#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu May  9 01:25:10 2024
# Process ID: 40364
# Current directory: C:/Users/alnaser/AppData/Roaming/Xilinx/Vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent36184
# Log file: C:/Users/alnaser/AppData/Roaming/Xilinx/Vivado/vivado.log
# Journal file: C:/Users/alnaser/AppData/Roaming/Xilinx/Vivado\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/alnaser/Documents/verilog/project_3/project_3.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 879.531 ; gain = 152.637
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ControlUnit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ControlUnit_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/C_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/DR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/MEMORY.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMORY
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/TR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/seq_qounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/CONTROL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/FGO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FGO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/r_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module r_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/FGI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FGI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/IEN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IEN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/P.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module P
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sim_1/new/processor_tb_01.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 126000ee773b40ac9921976d17a57cdf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ControlUnit_behav xil_defaultlib.ControlUnit xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 12 for port AR_OUT [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/MEMORY.v:15]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 7 for port T [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/CONTROL.v:59]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 3 for port s [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/CONTROL.v:84]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 16 for port C_BUS_OUT [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/CONTROL.v:85]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 12 for port AR_IN [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/C_BUS.v:28]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 12 for port AR_OUT [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/C_BUS.v:29]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" Line 1. Module AC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" Line 1. Module AC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" Line 1. Module AC doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AR
Compiling module xil_defaultlib.MEMORY
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.AC
Compiling module xil_defaultlib.DR
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.R
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.TR
Compiling module xil_defaultlib.C_BUS
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.glbl
Built simulation snapshot ControlUnit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ControlUnit_behav -key {Behavioral:sim_1:Functional:ControlUnit} -tclbatch {ControlUnit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source ControlUnit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ControlUnit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 906.543 ; gain = 16.664
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ControlUnit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ControlUnit_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/C_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/DR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/MEMORY.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMORY
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/TR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/seq_qounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/CONTROL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/FGO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FGO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/r_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module r_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/FGI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FGI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/IEN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IEN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/P.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module P
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sim_1/new/processor_tb_01.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 126000ee773b40ac9921976d17a57cdf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ControlUnit_behav xil_defaultlib.ControlUnit xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 12 for port AR_OUT [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/MEMORY.v:15]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 7 for port T [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/CONTROL.v:59]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 3 for port s [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/CONTROL.v:84]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 16 for port C_BUS_OUT [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/CONTROL.v:85]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 12 for port AR_IN [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/C_BUS.v:28]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 12 for port AR_OUT [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/C_BUS.v:29]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" Line 1. Module AC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" Line 1. Module AC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" Line 1. Module AC doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AR
Compiling module xil_defaultlib.MEMORY
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.AC
Compiling module xil_defaultlib.DR
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.R
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.TR
Compiling module xil_defaultlib.C_BUS
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.glbl
Built simulation snapshot ControlUnit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ControlUnit_behav -key {Behavioral:sim_1:Functional:ControlUnit} -tclbatch {ControlUnit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source ControlUnit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ControlUnit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ControlUnit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ControlUnit_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/C_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/DR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/MEMORY.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMORY
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/TR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/seq_qounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/CONTROL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/FGO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FGO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/r_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module r_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/FGI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FGI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/IEN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IEN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/P.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module P
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sim_1/new/processor_tb_01.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 126000ee773b40ac9921976d17a57cdf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ControlUnit_behav xil_defaultlib.ControlUnit xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 12 for port AR_OUT [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/MEMORY.v:15]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 7 for port T [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/CONTROL.v:59]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 3 for port s [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/CONTROL.v:84]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 16 for port C_BUS_OUT [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/CONTROL.v:85]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 12 for port AR_IN [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/C_BUS.v:28]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 12 for port AR_OUT [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/C_BUS.v:29]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" Line 1. Module AC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" Line 1. Module AC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" Line 1. Module AC doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AR
Compiling module xil_defaultlib.MEMORY
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.AC
Compiling module xil_defaultlib.DR
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.R
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.TR
Compiling module xil_defaultlib.C_BUS
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.glbl
Built simulation snapshot ControlUnit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ControlUnit_behav -key {Behavioral:sim_1:Functional:ControlUnit} -tclbatch {ControlUnit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source ControlUnit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ControlUnit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ControlUnit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ControlUnit_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/C_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/DR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/MEMORY.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMORY
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/TR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/seq_qounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/CONTROL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/FGO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FGO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/r_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module r_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/FGI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FGI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/IEN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IEN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/P.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module P
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sim_1/new/processor_tb_01.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 126000ee773b40ac9921976d17a57cdf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ControlUnit_behav xil_defaultlib.ControlUnit xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 12 for port AR_OUT [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/MEMORY.v:15]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 7 for port T [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/CONTROL.v:59]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 3 for port s [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/CONTROL.v:84]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 16 for port C_BUS_OUT [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/CONTROL.v:85]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 12 for port AR_IN [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/C_BUS.v:28]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 12 for port AR_OUT [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/C_BUS.v:29]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" Line 1. Module AC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" Line 1. Module AC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" Line 1. Module AC doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AR
Compiling module xil_defaultlib.MEMORY
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.AC
Compiling module xil_defaultlib.DR
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.R
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.TR
Compiling module xil_defaultlib.C_BUS
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.glbl
Built simulation snapshot ControlUnit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ControlUnit_behav -key {Behavioral:sim_1:Functional:ControlUnit} -tclbatch {ControlUnit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source ControlUnit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ControlUnit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ControlUnit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ControlUnit_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/C_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/DR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/MEMORY.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMORY
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/TR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/seq_qounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/CONTROL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/FGO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FGO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/r_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module r_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/FGI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FGI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/IEN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IEN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/P.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module P
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sim_1/new/processor_tb_01.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 126000ee773b40ac9921976d17a57cdf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ControlUnit_behav xil_defaultlib.ControlUnit xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 12 for port AR_OUT [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/MEMORY.v:15]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 7 for port T [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/CONTROL.v:59]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 3 for port s [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/CONTROL.v:84]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 16 for port C_BUS_OUT [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/CONTROL.v:85]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 12 for port AR_IN [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/C_BUS.v:28]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 12 for port AR_OUT [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/C_BUS.v:29]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" Line 1. Module AC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" Line 1. Module AC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" Line 1. Module AC doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AR
Compiling module xil_defaultlib.MEMORY
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.AC
Compiling module xil_defaultlib.DR
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.R
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.TR
Compiling module xil_defaultlib.C_BUS
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.glbl
Built simulation snapshot ControlUnit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ControlUnit_behav -key {Behavioral:sim_1:Functional:ControlUnit} -tclbatch {ControlUnit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source ControlUnit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ControlUnit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ControlUnit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ControlUnit_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/C_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/DR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/MEMORY.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMORY
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/TR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/seq_qounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/CONTROL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/FGO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FGO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/r_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module r_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/FGI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FGI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/IEN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IEN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/P.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module P
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sim_1/new/processor_tb_01.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 126000ee773b40ac9921976d17a57cdf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ControlUnit_behav xil_defaultlib.ControlUnit xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 12 for port AR_OUT [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/MEMORY.v:15]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 7 for port T [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/CONTROL.v:59]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 3 for port s [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/CONTROL.v:84]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 16 for port C_BUS_OUT [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/CONTROL.v:85]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 12 for port AR_IN [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/C_BUS.v:28]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 12 for port AR_OUT [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/C_BUS.v:29]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" Line 1. Module AC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" Line 1. Module AC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" Line 1. Module AC doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AR
Compiling module xil_defaultlib.MEMORY
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.AC
Compiling module xil_defaultlib.DR
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.R
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.TR
Compiling module xil_defaultlib.C_BUS
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.glbl
Built simulation snapshot ControlUnit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ControlUnit_behav -key {Behavioral:sim_1:Functional:ControlUnit} -tclbatch {ControlUnit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source ControlUnit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ControlUnit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ControlUnit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ControlUnit_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/C_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/DR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/MEMORY.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMORY
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/TR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/seq_qounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/CONTROL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/FGO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FGO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/r_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module r_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/FGI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FGI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/IEN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IEN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/P.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module P
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sim_1/new/processor_tb_01.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 126000ee773b40ac9921976d17a57cdf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ControlUnit_behav xil_defaultlib.ControlUnit xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 12 for port AR_OUT [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/MEMORY.v:15]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 7 for port T [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/CONTROL.v:59]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 3 for port s [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/CONTROL.v:84]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 16 for port C_BUS_OUT [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/CONTROL.v:85]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 12 for port AR_IN [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/C_BUS.v:28]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 12 for port AR_OUT [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/C_BUS.v:29]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" Line 1. Module AC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" Line 1. Module AC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" Line 1. Module AC doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AR
Compiling module xil_defaultlib.MEMORY
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.AC
Compiling module xil_defaultlib.DR
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.R
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.TR
Compiling module xil_defaultlib.C_BUS
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.glbl
Built simulation snapshot ControlUnit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ControlUnit_behav -key {Behavioral:sim_1:Functional:ControlUnit} -tclbatch {ControlUnit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source ControlUnit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ControlUnit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ControlUnit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ControlUnit_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/C_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/DR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/MEMORY.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMORY
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/TR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/seq_qounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/CONTROL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/FGO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FGO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/r_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module r_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/FGI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FGI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/IEN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IEN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/P.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module P
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sim_1/new/processor_tb_01.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 126000ee773b40ac9921976d17a57cdf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ControlUnit_behav xil_defaultlib.ControlUnit xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 12 for port AR_OUT [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/MEMORY.v:15]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 7 for port T [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/CONTROL.v:68]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 3 for port s [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/CONTROL.v:107]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 16 for port C_BUS_OUT [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/CONTROL.v:108]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 12 for port AR_IN [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/C_BUS.v:28]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 12 for port AR_OUT [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/C_BUS.v:29]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" Line 1. Module AC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" Line 1. Module AC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" Line 1. Module AC doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AR
Compiling module xil_defaultlib.MEMORY
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.AC
Compiling module xil_defaultlib.DR
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.R
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.TR
Compiling module xil_defaultlib.C_BUS
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.glbl
Built simulation snapshot ControlUnit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ControlUnit_behav -key {Behavioral:sim_1:Functional:ControlUnit} -tclbatch {ControlUnit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source ControlUnit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ControlUnit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ControlUnit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ControlUnit_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/C_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/DR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/MEMORY.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMORY
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/TR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/seq_qounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/CONTROL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/FGO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FGO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/r_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module r_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/FGI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FGI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/IEN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IEN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/P.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module P
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sim_1/new/processor_tb_01.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 126000ee773b40ac9921976d17a57cdf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ControlUnit_behav xil_defaultlib.ControlUnit xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 12 for port AR_OUT [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/MEMORY.v:15]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 7 for port T [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/CONTROL.v:68]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 3 for port s [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/CONTROL.v:107]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 16 for port C_BUS_OUT [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/CONTROL.v:108]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 12 for port AR_IN [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/C_BUS.v:28]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 12 for port AR_OUT [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/C_BUS.v:29]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" Line 1. Module AC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" Line 1. Module AC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" Line 1. Module AC doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AR
Compiling module xil_defaultlib.MEMORY
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.AC
Compiling module xil_defaultlib.DR
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.R
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.TR
Compiling module xil_defaultlib.C_BUS
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.glbl
Built simulation snapshot ControlUnit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ControlUnit_behav -key {Behavioral:sim_1:Functional:ControlUnit} -tclbatch {ControlUnit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source ControlUnit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ControlUnit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ControlUnit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ControlUnit_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/C_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/DR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/MEMORY.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMORY
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/TR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/seq_qounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/CONTROL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/FGO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FGO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/r_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module r_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/FGI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FGI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/IEN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IEN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/P.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module P
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sim_1/new/processor_tb_01.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 126000ee773b40ac9921976d17a57cdf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ControlUnit_behav xil_defaultlib.ControlUnit xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 12 for port AR_OUT [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/MEMORY.v:15]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 7 for port T [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/CONTROL.v:68]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 3 for port s [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/CONTROL.v:107]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 16 for port C_BUS_OUT [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/CONTROL.v:108]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 12 for port AR_IN [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/C_BUS.v:28]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 12 for port AR_OUT [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/C_BUS.v:29]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" Line 1. Module AC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" Line 1. Module AC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" Line 1. Module AC doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AR
Compiling module xil_defaultlib.MEMORY
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.AC
Compiling module xil_defaultlib.DR
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.R
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.TR
Compiling module xil_defaultlib.C_BUS
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.glbl
Built simulation snapshot ControlUnit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ControlUnit_behav -key {Behavioral:sim_1:Functional:ControlUnit} -tclbatch {ControlUnit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source ControlUnit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ControlUnit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ControlUnit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ControlUnit_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/C_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/DR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/MEMORY.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMORY
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/TR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/seq_qounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/CONTROL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/FGO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FGO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/r_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module r_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/FGI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FGI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/IEN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IEN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/P.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module P
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sim_1/new/processor_tb_01.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 126000ee773b40ac9921976d17a57cdf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ControlUnit_behav xil_defaultlib.ControlUnit xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 12 for port AR_OUT [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/MEMORY.v:15]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 7 for port T [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/CONTROL.v:68]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 3 for port s [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/CONTROL.v:107]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 16 for port C_BUS_OUT [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/CONTROL.v:108]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 12 for port AR_IN [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/C_BUS.v:28]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 12 for port AR_OUT [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/C_BUS.v:29]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" Line 1. Module AC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" Line 1. Module AC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" Line 1. Module AC doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AR
Compiling module xil_defaultlib.MEMORY
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.AC
Compiling module xil_defaultlib.DR
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.R
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.TR
Compiling module xil_defaultlib.C_BUS
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.glbl
Built simulation snapshot ControlUnit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ControlUnit_behav -key {Behavioral:sim_1:Functional:ControlUnit} -tclbatch {ControlUnit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source ControlUnit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ControlUnit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ControlUnit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ControlUnit_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/C_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/DR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/MEMORY.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMORY
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/TR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/seq_qounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/CONTROL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/FGO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FGO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/r_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module r_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/FGI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FGI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/IEN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IEN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/P.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module P
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sim_1/new/processor_tb_01.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 126000ee773b40ac9921976d17a57cdf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ControlUnit_behav xil_defaultlib.ControlUnit xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 12 for port AR_OUT [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/MEMORY.v:15]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 3 for port s [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/CONTROL.v:107]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 16 for port C_BUS_OUT [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/CONTROL.v:108]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 12 for port AR_IN [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/C_BUS.v:28]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 12 for port AR_OUT [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/C_BUS.v:29]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" Line 1. Module AC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" Line 1. Module AC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" Line 1. Module AC doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AR
Compiling module xil_defaultlib.MEMORY
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.AC
Compiling module xil_defaultlib.DR
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.R
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.TR
Compiling module xil_defaultlib.C_BUS
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.glbl
Built simulation snapshot ControlUnit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ControlUnit_behav -key {Behavioral:sim_1:Functional:ControlUnit} -tclbatch {ControlUnit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source ControlUnit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ControlUnit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ControlUnit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ControlUnit_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/C_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/DR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/MEMORY.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMORY
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/TR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/seq_qounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/CONTROL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/FGO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FGO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/r_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module r_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/FGI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FGI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/IEN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IEN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/P.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module P
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sim_1/new/processor_tb_01.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 126000ee773b40ac9921976d17a57cdf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ControlUnit_behav xil_defaultlib.ControlUnit xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 12 for port AR_OUT [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/MEMORY.v:15]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 16 for port C_BUS_OUT [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/CONTROL.v:108]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 12 for port AR_IN [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/C_BUS.v:28]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 12 for port AR_OUT [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/C_BUS.v:29]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" Line 1. Module AC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" Line 1. Module AC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" Line 1. Module AC doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AR
Compiling module xil_defaultlib.MEMORY
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.AC
Compiling module xil_defaultlib.DR
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.R
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.TR
Compiling module xil_defaultlib.C_BUS
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.glbl
Built simulation snapshot ControlUnit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ControlUnit_behav -key {Behavioral:sim_1:Functional:ControlUnit} -tclbatch {ControlUnit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source ControlUnit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ControlUnit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ControlUnit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ControlUnit_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/C_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/DR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/MEMORY.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMORY
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/TR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/seq_qounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/CONTROL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/FGO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FGO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/r_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module r_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/FGI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FGI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/IEN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IEN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/P.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module P
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sim_1/new/processor_tb_01.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 126000ee773b40ac9921976d17a57cdf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ControlUnit_behav xil_defaultlib.ControlUnit xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 12 for port AR_OUT [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/MEMORY.v:15]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 16 for port C_BUS_OUT [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/CONTROL.v:108]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 12 for port AR_IN [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/C_BUS.v:28]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 12 for port AR_OUT [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/C_BUS.v:29]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" Line 1. Module AC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" Line 1. Module AC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" Line 1. Module AC doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AR
Compiling module xil_defaultlib.MEMORY
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.AC
Compiling module xil_defaultlib.DR
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.R
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.TR
Compiling module xil_defaultlib.C_BUS
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.glbl
Built simulation snapshot ControlUnit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ControlUnit_behav -key {Behavioral:sim_1:Functional:ControlUnit} -tclbatch {ControlUnit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source ControlUnit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ControlUnit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ControlUnit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ControlUnit_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/C_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/DR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/MEMORY.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMORY
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/TR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/seq_qounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/CONTROL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/FGO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FGO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/r_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module r_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/FGI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FGI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/IEN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IEN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/P.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module P
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sim_1/new/processor_tb_01.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 126000ee773b40ac9921976d17a57cdf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ControlUnit_behav xil_defaultlib.ControlUnit xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 12 for port AR_OUT [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/MEMORY.v:15]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 16 for port C_BUS_OUT [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/CONTROL.v:108]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 12 for port AR_IN [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/C_BUS.v:28]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 12 for port AR_OUT [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/C_BUS.v:29]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" Line 1. Module AC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" Line 1. Module AC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" Line 1. Module AC doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AR
Compiling module xil_defaultlib.MEMORY
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.AC
Compiling module xil_defaultlib.DR
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.R
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.TR
Compiling module xil_defaultlib.C_BUS
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.glbl
Built simulation snapshot ControlUnit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ControlUnit_behav -key {Behavioral:sim_1:Functional:ControlUnit} -tclbatch {ControlUnit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source ControlUnit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ControlUnit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ControlUnit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ControlUnit_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/C_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/DR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/MEMORY.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMORY
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/TR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/seq_qounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/CONTROL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/FGO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FGO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/r_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module r_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/FGI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FGI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/IEN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IEN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/P.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module P
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sim_1/new/processor_tb_01.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 126000ee773b40ac9921976d17a57cdf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ControlUnit_behav xil_defaultlib.ControlUnit xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 12 for port AR_OUT [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/MEMORY.v:15]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 16 for port C_BUS_OUT [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/CONTROL.v:108]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 12 for port AR_IN [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/C_BUS.v:28]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 12 for port AR_OUT [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/C_BUS.v:29]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" Line 1. Module AC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" Line 1. Module AC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" Line 1. Module AC doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AR
Compiling module xil_defaultlib.MEMORY
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.AC
Compiling module xil_defaultlib.DR
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.R
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.TR
Compiling module xil_defaultlib.C_BUS
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.glbl
Built simulation snapshot ControlUnit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ControlUnit_behav -key {Behavioral:sim_1:Functional:ControlUnit} -tclbatch {ControlUnit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source ControlUnit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ControlUnit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ControlUnit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ControlUnit_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/C_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/DR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/MEMORY.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMORY
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/TR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/seq_qounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/CONTROL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/FGO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FGO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/r_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module r_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/FGI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FGI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/IEN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IEN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/P.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module P
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sim_1/new/processor_tb_01.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 126000ee773b40ac9921976d17a57cdf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ControlUnit_behav xil_defaultlib.ControlUnit xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 12 for port AR_OUT [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/MEMORY.v:15]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 16 for port C_BUS_OUT [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/CONTROL.v:108]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 12 for port AR_IN [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/C_BUS.v:28]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 12 for port AR_OUT [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/C_BUS.v:29]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" Line 1. Module AC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" Line 1. Module AC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" Line 1. Module AC doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AR
Compiling module xil_defaultlib.MEMORY
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.AC
Compiling module xil_defaultlib.DR
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.R
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.TR
Compiling module xil_defaultlib.C_BUS
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.glbl
Built simulation snapshot ControlUnit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ControlUnit_behav -key {Behavioral:sim_1:Functional:ControlUnit} -tclbatch {ControlUnit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source ControlUnit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ControlUnit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ControlUnit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ControlUnit_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/C_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/DR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/MEMORY.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMORY
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/TR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/seq_qounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/CONTROL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/FGO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FGO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/r_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module r_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/FGI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FGI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/IEN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IEN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/P.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module P
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sim_1/new/processor_tb_01.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 126000ee773b40ac9921976d17a57cdf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ControlUnit_behav xil_defaultlib.ControlUnit xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 12 for port AR_OUT [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/MEMORY.v:15]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 16 for port C_BUS_OUT [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/CONTROL.v:108]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 12 for port AR_IN [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/C_BUS.v:28]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 12 for port AR_OUT [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/C_BUS.v:29]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" Line 1. Module AC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" Line 1. Module AC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" Line 1. Module AC doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AR
Compiling module xil_defaultlib.MEMORY
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.AC
Compiling module xil_defaultlib.DR
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.R
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.TR
Compiling module xil_defaultlib.C_BUS
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.glbl
Built simulation snapshot ControlUnit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ControlUnit_behav -key {Behavioral:sim_1:Functional:ControlUnit} -tclbatch {ControlUnit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source ControlUnit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ControlUnit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ControlUnit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ControlUnit_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/C_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/DR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/MEMORY.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMORY
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/TR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/seq_qounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/CONTROL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/FGO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FGO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/r_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module r_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/FGI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FGI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/IEN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IEN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/P.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module P
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sim_1/new/processor_tb_01.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 126000ee773b40ac9921976d17a57cdf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ControlUnit_behav xil_defaultlib.ControlUnit xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 12 for port AR_OUT [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/MEMORY.v:15]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 16 for port C_BUS_OUT [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/CONTROL.v:108]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 12 for port AR_OUT [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/CONTROL.v:101]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 12 for port AR_IN [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/C_BUS.v:28]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 12 for port AR_OUT [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/C_BUS.v:29]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" Line 1. Module AC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" Line 1. Module AC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" Line 1. Module AC doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AR
Compiling module xil_defaultlib.MEMORY
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.AC
Compiling module xil_defaultlib.DR
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.R
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.TR
Compiling module xil_defaultlib.C_BUS
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.glbl
Built simulation snapshot ControlUnit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ControlUnit_behav -key {Behavioral:sim_1:Functional:ControlUnit} -tclbatch {ControlUnit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source ControlUnit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ControlUnit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ControlUnit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ControlUnit_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/C_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/DR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/MEMORY.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMORY
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/TR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/seq_qounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/CONTROL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/FGO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FGO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/r_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module r_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/FGI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FGI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/IEN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IEN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/P.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module P
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sim_1/new/processor_tb_01.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 126000ee773b40ac9921976d17a57cdf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ControlUnit_behav xil_defaultlib.ControlUnit xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 12 for port AR_OUT [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/MEMORY.v:15]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 16 for port C_BUS_OUT [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/CONTROL.v:108]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 12 for port AR_OUT [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/CONTROL.v:101]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 12 for port AR_IN [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/C_BUS.v:28]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 12 for port AR_OUT [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/C_BUS.v:29]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" Line 1. Module AC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" Line 1. Module AC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" Line 1. Module AC doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AR
Compiling module xil_defaultlib.MEMORY
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.AC
Compiling module xil_defaultlib.DR
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.R
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.TR
Compiling module xil_defaultlib.C_BUS
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.glbl
Built simulation snapshot ControlUnit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ControlUnit_behav -key {Behavioral:sim_1:Functional:ControlUnit} -tclbatch {ControlUnit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source ControlUnit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ControlUnit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ControlUnit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ControlUnit_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/C_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/DR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/MEMORY.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMORY
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/TR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/seq_qounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/CONTROL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/FGO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FGO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/r_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module r_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/FGI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FGI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/IEN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IEN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/P.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module P
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sim_1/new/processor_tb_01.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 126000ee773b40ac9921976d17a57cdf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ControlUnit_behav xil_defaultlib.ControlUnit xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 12 for port AR_OUT [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/MEMORY.v:15]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 16 for port C_BUS_OUT [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/CONTROL.v:108]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 12 for port AR_OUT [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/CONTROL.v:101]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 12 for port AR_OUT [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/C_BUS.v:29]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" Line 1. Module AC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" Line 1. Module AC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" Line 1. Module AC doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AR
Compiling module xil_defaultlib.MEMORY
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.AC
Compiling module xil_defaultlib.DR
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.R
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.TR
Compiling module xil_defaultlib.C_BUS
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.glbl
Built simulation snapshot ControlUnit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ControlUnit_behav -key {Behavioral:sim_1:Functional:ControlUnit} -tclbatch {ControlUnit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source ControlUnit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ControlUnit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 949.410 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ControlUnit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ControlUnit_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/C_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/DR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/MEMORY.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMORY
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/TR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/seq_qounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/CONTROL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/FGO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FGO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/r_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module r_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/FGI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FGI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/IEN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IEN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/P.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module P
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sim_1/new/processor_tb_01.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 126000ee773b40ac9921976d17a57cdf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ControlUnit_behav xil_defaultlib.ControlUnit xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 12 for port AR_OUT [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/MEMORY.v:15]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 16 for port C_BUS_OUT [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/CONTROL.v:108]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 12 for port AR_OUT [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/C_BUS.v:29]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" Line 1. Module AC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" Line 1. Module AC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" Line 1. Module AC doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AR
Compiling module xil_defaultlib.MEMORY
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.AC
Compiling module xil_defaultlib.DR
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.R
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.TR
Compiling module xil_defaultlib.C_BUS
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.glbl
Built simulation snapshot ControlUnit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ControlUnit_behav -key {Behavioral:sim_1:Functional:ControlUnit} -tclbatch {ControlUnit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source ControlUnit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ControlUnit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ControlUnit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ControlUnit_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/C_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/DR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/MEMORY.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMORY
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/TR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/seq_qounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/CONTROL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/FGO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FGO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/r_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module r_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/FGI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FGI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/IEN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IEN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/P.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module P
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sim_1/new/processor_tb_01.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 126000ee773b40ac9921976d17a57cdf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ControlUnit_behav xil_defaultlib.ControlUnit xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 12 for port AR_OUT [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/MEMORY.v:15]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 12 for port AR_OUT [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/C_BUS.v:29]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" Line 1. Module AC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" Line 1. Module AC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" Line 1. Module AC doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AR
Compiling module xil_defaultlib.MEMORY
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.AC
Compiling module xil_defaultlib.DR
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.R
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.TR
Compiling module xil_defaultlib.C_BUS
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.glbl
Built simulation snapshot ControlUnit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ControlUnit_behav -key {Behavioral:sim_1:Functional:ControlUnit} -tclbatch {ControlUnit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source ControlUnit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ControlUnit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 949.410 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ControlUnit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ControlUnit_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/C_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/DR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/MEMORY.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMORY
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/TR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/seq_qounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/CONTROL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/FGO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FGO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/r_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module r_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/FGI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FGI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/IEN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IEN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/P.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module P
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sim_1/new/processor_tb_01.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 126000ee773b40ac9921976d17a57cdf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ControlUnit_behav xil_defaultlib.ControlUnit xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 12 for port AR_OUT [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/MEMORY.v:15]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 12 for port AR_OUT [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/C_BUS.v:29]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" Line 1. Module AC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" Line 1. Module AC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" Line 1. Module AC doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AR
Compiling module xil_defaultlib.MEMORY
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.AC
Compiling module xil_defaultlib.DR
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.R
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.TR
Compiling module xil_defaultlib.C_BUS
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.glbl
Built simulation snapshot ControlUnit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ControlUnit_behav -key {Behavioral:sim_1:Functional:ControlUnit} -tclbatch {ControlUnit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source ControlUnit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ControlUnit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ControlUnit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ControlUnit_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/C_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/DR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/MEMORY.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMORY
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/TR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/seq_qounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/CONTROL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/FGO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FGO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/r_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module r_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/FGI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FGI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/IEN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IEN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/P.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module P
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sim_1/new/processor_tb_01.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 126000ee773b40ac9921976d17a57cdf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ControlUnit_behav xil_defaultlib.ControlUnit xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 12 for port AR_OUT [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/MEMORY.v:15]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 12 for port AR_OUT [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/C_BUS.v:29]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" Line 1. Module AC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" Line 1. Module AC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" Line 1. Module AC doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AR
Compiling module xil_defaultlib.MEMORY
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.AC
Compiling module xil_defaultlib.DR
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.R
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.TR
Compiling module xil_defaultlib.C_BUS
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.glbl
Built simulation snapshot ControlUnit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ControlUnit_behav -key {Behavioral:sim_1:Functional:ControlUnit} -tclbatch {ControlUnit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source ControlUnit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ControlUnit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ControlUnit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ControlUnit_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/C_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/DR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/MEMORY.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMORY
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/TR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/seq_qounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/CONTROL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/FGO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FGO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/r_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module r_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/FGI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FGI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/IEN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IEN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/P.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module P
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sim_1/new/processor_tb_01.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 126000ee773b40ac9921976d17a57cdf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ControlUnit_behav xil_defaultlib.ControlUnit xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 12 for port AR_OUT [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/MEMORY.v:15]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 12 for port AR_OUT [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/CONTROL.v:97]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 12 for port AR_OUT [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/C_BUS.v:29]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" Line 1. Module AC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" Line 1. Module AC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" Line 1. Module AC doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AR
Compiling module xil_defaultlib.MEMORY
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.AC
Compiling module xil_defaultlib.DR
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.R
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.TR
Compiling module xil_defaultlib.C_BUS
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.glbl
Built simulation snapshot ControlUnit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ControlUnit_behav -key {Behavioral:sim_1:Functional:ControlUnit} -tclbatch {ControlUnit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source ControlUnit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ControlUnit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ControlUnit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ControlUnit_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/C_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/DR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/MEMORY.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMORY
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/TR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/seq_qounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/CONTROL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/FGO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FGO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/r_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module r_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/FGI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FGI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/IEN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IEN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/P.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module P
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sim_1/new/processor_tb_01.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 126000ee773b40ac9921976d17a57cdf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ControlUnit_behav xil_defaultlib.ControlUnit xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 12 for port AR_OUT [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/MEMORY.v:15]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 12 for port AR_OUT [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/CONTROL.v:99]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 12 for port AR_OUT [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/C_BUS.v:29]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" Line 1. Module AC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" Line 1. Module AC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" Line 1. Module AC doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AR
Compiling module xil_defaultlib.MEMORY
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.AC
Compiling module xil_defaultlib.DR
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.R
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.TR
Compiling module xil_defaultlib.C_BUS
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.glbl
Built simulation snapshot ControlUnit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ControlUnit_behav -key {Behavioral:sim_1:Functional:ControlUnit} -tclbatch {ControlUnit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source ControlUnit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ControlUnit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ControlUnit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ControlUnit_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/C_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/DR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/MEMORY.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMORY
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/TR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/seq_qounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/CONTROL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/FGO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FGO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/r_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module r_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/FGI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FGI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/IEN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IEN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/P.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module P
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sim_1/new/processor_tb_01.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 126000ee773b40ac9921976d17a57cdf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ControlUnit_behav xil_defaultlib.ControlUnit xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 12 for port AR_OUT [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/MEMORY.v:15]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 12 for port AR_OUT [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/CONTROL.v:99]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 12 for port AR_OUT [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/C_BUS.v:29]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" Line 1. Module AC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" Line 1. Module AC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" Line 1. Module AC doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AR
Compiling module xil_defaultlib.MEMORY
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.AC
Compiling module xil_defaultlib.DR
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.R
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.TR
Compiling module xil_defaultlib.C_BUS
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.glbl
Built simulation snapshot ControlUnit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ControlUnit_behav -key {Behavioral:sim_1:Functional:ControlUnit} -tclbatch {ControlUnit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source ControlUnit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ControlUnit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ControlUnit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ControlUnit_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/C_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/DR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/MEMORY.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMORY
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/TR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/seq_qounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/CONTROL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/FGO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FGO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/r_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module r_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/FGI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FGI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/IEN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IEN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/P.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module P
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sim_1/new/processor_tb_01.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 126000ee773b40ac9921976d17a57cdf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ControlUnit_behav xil_defaultlib.ControlUnit xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 12 for port AR_OUT [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/MEMORY.v:15]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 12 for port AR_OUT [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/CONTROL.v:99]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 12 for port AR_OUT [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/C_BUS.v:29]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" Line 1. Module AC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" Line 1. Module AC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" Line 1. Module AC doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AR
Compiling module xil_defaultlib.MEMORY
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.AC
Compiling module xil_defaultlib.DR
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.R
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.TR
Compiling module xil_defaultlib.C_BUS
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.glbl
Built simulation snapshot ControlUnit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ControlUnit_behav -key {Behavioral:sim_1:Functional:ControlUnit} -tclbatch {ControlUnit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source ControlUnit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ControlUnit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
create_project project_6 C:/Users/alnaser/Documents/verilog/project_6 -part xc7vx485tffg1157-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
file mkdir C:/Users/alnaser/Documents/verilog/project_6/project_6.srcs/sources_1/new
close [ open C:/Users/alnaser/Documents/verilog/project_6/project_6.srcs/sources_1/new/c_bus.v w ]
add_files C:/Users/alnaser/Documents/verilog/project_6/project_6.srcs/sources_1/new/c_bus.v
update_compile_order -fileset sources_1
file mkdir C:/Users/alnaser/Documents/verilog/project_6/project_6.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/alnaser/Documents/verilog/project_6/project_6.srcs/sim_1/new/11.v w ]
add_files -fileset sim_1 C:/Users/alnaser/Documents/verilog/project_6/project_6.srcs/sim_1/new/11.v
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files C:/Users/alnaser/Documents/verilog/project_6/project_6.srcs/sources_1/new/c_bus.v] -no_script -reset -force -quiet
remove_files  C:/Users/alnaser/Documents/verilog/project_6/project_6.srcs/sources_1/new/c_bus.v
file delete -force C:/Users/alnaser/Documents/verilog/project_6/project_6.srcs/sources_1/new/c_bus.v
close [ open C:/Users/alnaser/Documents/verilog/project_6/project_6.srcs/sources_1/new/00.v w ]
add_files C:/Users/alnaser/Documents/verilog/project_6/project_6.srcs/sources_1/new/00.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/alnaser/Documents/verilog/project_6/project_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'C_BUS_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/alnaser/Documents/verilog/project_6/project_6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj C_BUS_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_6/project_6.srcs/sources_1/new/00.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_6/project_6.srcs/sim_1/new/11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_BUS_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_6/project_6.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/alnaser/Documents/verilog/project_6/project_6.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d26c75eaa5db4373824ba3c3427e4ef5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot C_BUS_tb_behav xil_defaultlib.C_BUS_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <MEMORY> not found while processing module instance <mem_c> [C:/Users/alnaser/Documents/verilog/project_6/project_6.srcs/sources_1/new/00.v:43]
ERROR: [VRFC 10-2063] Module <AR> not found while processing module instance <AR_C> [C:/Users/alnaser/Documents/verilog/project_6/project_6.srcs/sources_1/new/00.v:49]
ERROR: [VRFC 10-2063] Module <PC> not found while processing module instance <PC_C> [C:/Users/alnaser/Documents/verilog/project_6/project_6.srcs/sources_1/new/00.v:54]
ERROR: [VRFC 10-2063] Module <DR> not found while processing module instance <DR_C> [C:/Users/alnaser/Documents/verilog/project_6/project_6.srcs/sources_1/new/00.v:59]
ERROR: [VRFC 10-2063] Module <AC> not found while processing module instance <AC_C> [C:/Users/alnaser/Documents/verilog/project_6/project_6.srcs/sources_1/new/00.v:64]
ERROR: [VRFC 10-2063] Module <IR> not found while processing module instance <IR_C> [C:/Users/alnaser/Documents/verilog/project_6/project_6.srcs/sources_1/new/00.v:70]
ERROR: [VRFC 10-2063] Module <TR> not found while processing module instance <TR_C> [C:/Users/alnaser/Documents/verilog/project_6/project_6.srcs/sources_1/new/00.v:77]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/alnaser/Documents/verilog/project_6/project_6.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/alnaser/Documents/verilog/project_6/project_6.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/alnaser/Documents/verilog/project_6/project_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'C_BUS_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/alnaser/Documents/verilog/project_6/project_6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj C_BUS_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_6/project_6.srcs/sources_1/new/00.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_6/project_6.srcs/sim_1/new/11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_BUS_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/alnaser/Documents/verilog/project_6/project_6.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d26c75eaa5db4373824ba3c3427e4ef5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot C_BUS_tb_behav xil_defaultlib.C_BUS_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.C_BUS
Compiling module xil_defaultlib.C_BUS_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot C_BUS_tb_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/alnaser/Documents/verilog/project_6/project_6.sim/sim_1/behav/xsim/xsim.dir/C_BUS_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu May  9 07:14:32 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/alnaser/Documents/verilog/project_6/project_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "C_BUS_tb_behav -key {Behavioral:sim_1:Functional:C_BUS_tb} -tclbatch {C_BUS_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source C_BUS_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time	 R_W	 s	 C_BUS_OUT	 MEM_OUT
----	---	---	----------	---------
                  20	 0	 2	 ffff	 ffff
                  30	 1	 4	 5678	 zzzz
$finish called at time : 140 ns : File "C:/Users/alnaser/Documents/verilog/project_6/project_6.srcs/sim_1/new/11.v" Line 85
INFO: [USF-XSim-96] XSim completed. Design snapshot 'C_BUS_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1166.195 ; gain = 8.246
current_project project_3
current_project project_6
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/alnaser/Documents/verilog/project_6/project_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'C_BUS_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/alnaser/Documents/verilog/project_6/project_6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj C_BUS_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_6/project_6.srcs/sources_1/new/00.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_6/project_6.srcs/sim_1/new/11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_BUS_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/alnaser/Documents/verilog/project_6/project_6.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d26c75eaa5db4373824ba3c3427e4ef5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot C_BUS_tb_behav xil_defaultlib.C_BUS_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.C_BUS
Compiling module xil_defaultlib.C_BUS_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot C_BUS_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/alnaser/Documents/verilog/project_6/project_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "C_BUS_tb_behav -key {Behavioral:sim_1:Functional:C_BUS_tb} -tclbatch {C_BUS_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source C_BUS_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time	 R_W	 s	 C_BUS_OUT	 MEM_OUT
----	---	---	----------	---------
                  20	 0	 2	 ffff	 ffff
                  30	 1	 4	 5678	 zzzz
$finish called at time : 140 ns : File "C:/Users/alnaser/Documents/verilog/project_6/project_6.srcs/sim_1/new/11.v" Line 85
INFO: [USF-XSim-96] XSim completed. Design snapshot 'C_BUS_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/alnaser/Documents/verilog/project_6/project_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'C_BUS_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/alnaser/Documents/verilog/project_6/project_6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj C_BUS_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_6/project_6.srcs/sources_1/new/00.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_6/project_6.srcs/sim_1/new/11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_BUS_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/alnaser/Documents/verilog/project_6/project_6.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d26c75eaa5db4373824ba3c3427e4ef5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot C_BUS_tb_behav xil_defaultlib.C_BUS_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.C_BUS
Compiling module xil_defaultlib.C_BUS_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot C_BUS_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/alnaser/Documents/verilog/project_6/project_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "C_BUS_tb_behav -key {Behavioral:sim_1:Functional:C_BUS_tb} -tclbatch {C_BUS_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source C_BUS_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time	 R_W	 s	 C_BUS_OUT	 MEM_OUT
----	---	---	----------	---------
                  20	 0	 2	 ffff	 ffff
                  30	 1	 4	 5678	 zzzz
$finish called at time : 140 ns : File "C:/Users/alnaser/Documents/verilog/project_6/project_6.srcs/sim_1/new/11.v" Line 85
INFO: [USF-XSim-96] XSim completed. Design snapshot 'C_BUS_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/alnaser/Documents/verilog/project_6/project_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'C_BUS_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/alnaser/Documents/verilog/project_6/project_6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj C_BUS_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_6/project_6.srcs/sources_1/new/00.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_BUS
WARNING: [VRFC 10-1771] potential always loop found [C:/Users/alnaser/Documents/verilog/project_6/project_6.srcs/sources_1/new/00.v:83]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_6/project_6.srcs/sim_1/new/11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_BUS_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/alnaser/Documents/verilog/project_6/project_6.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d26c75eaa5db4373824ba3c3427e4ef5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot C_BUS_tb_behav xil_defaultlib.C_BUS_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.C_BUS
Compiling module xil_defaultlib.C_BUS_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot C_BUS_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/alnaser/Documents/verilog/project_6/project_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "C_BUS_tb_behav -key {Behavioral:sim_1:Functional:C_BUS_tb} -tclbatch {C_BUS_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source C_BUS_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:38 . Memory (MB): peak = 1167.480 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:39 . Memory (MB): peak = 1167.480 ; gain = 0.000
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:41 . Memory (MB): peak = 1167.480 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/alnaser/Documents/verilog/project_6/project_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'C_BUS_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/alnaser/Documents/verilog/project_6/project_6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj C_BUS_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_6/project_6.srcs/sources_1/new/00.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_6/project_6.srcs/sim_1/new/11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_BUS_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/alnaser/Documents/verilog/project_6/project_6.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d26c75eaa5db4373824ba3c3427e4ef5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot C_BUS_tb_behav xil_defaultlib.C_BUS_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.C_BUS
Compiling module xil_defaultlib.C_BUS_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot C_BUS_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/alnaser/Documents/verilog/project_6/project_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "C_BUS_tb_behav -key {Behavioral:sim_1:Functional:C_BUS_tb} -tclbatch {C_BUS_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source C_BUS_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time	 R_W	 s	 C_BUS_OUT	 MEM_OUT
----	---	---	----------	---------
                  20	 0	 2	 zzzz	 zzzz
                  21	 0	 2	 ffff	 ffff
                  30	 1	 4	 ffff	 zzzz
                  31	 1	 4	 5678	 zzzz
$finish called at time : 140 ns : File "C:/Users/alnaser/Documents/verilog/project_6/project_6.srcs/sim_1/new/11.v" Line 85
INFO: [USF-XSim-96] XSim completed. Design snapshot 'C_BUS_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/alnaser/Documents/verilog/project_6/project_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'C_BUS_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/alnaser/Documents/verilog/project_6/project_6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj C_BUS_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_6/project_6.srcs/sources_1/new/00.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_6/project_6.srcs/sim_1/new/11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_BUS_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/alnaser/Documents/verilog/project_6/project_6.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d26c75eaa5db4373824ba3c3427e4ef5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot C_BUS_tb_behav xil_defaultlib.C_BUS_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.C_BUS
Compiling module xil_defaultlib.C_BUS_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot C_BUS_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/alnaser/Documents/verilog/project_6/project_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "C_BUS_tb_behav -key {Behavioral:sim_1:Functional:C_BUS_tb} -tclbatch {C_BUS_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source C_BUS_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time	 CLK	 R_W	 s	 C_BUS_OUT	 MEM_OUT
----	---	---	---	----------	---------
INFO: [USF-XSim-96] XSim completed. Design snapshot 'C_BUS_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/alnaser/Documents/verilog/project_6/project_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'C_BUS_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/alnaser/Documents/verilog/project_6/project_6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj C_BUS_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_6/project_6.srcs/sources_1/new/00.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_6/project_6.srcs/sim_1/new/11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_BUS_tb
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/alnaser/Documents/verilog/project_6/project_6.srcs/sim_1/new/11.v:70]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/alnaser/Documents/verilog/project_6/project_6.srcs/sim_1/new/11.v:85]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/alnaser/Documents/verilog/project_6/project_6.srcs/sim_1/new/11.v:98]
ERROR: [VRFC 10-51] int is an unknown type [C:/Users/alnaser/Documents/verilog/project_6/project_6.srcs/sim_1/new/11.v:70]
ERROR: [VRFC 10-51] int is an unknown type [C:/Users/alnaser/Documents/verilog/project_6/project_6.srcs/sim_1/new/11.v:85]
ERROR: [VRFC 10-51] int is an unknown type [C:/Users/alnaser/Documents/verilog/project_6/project_6.srcs/sim_1/new/11.v:98]
ERROR: [VRFC 10-2787] module C_BUS_tb ignored due to previous errors [C:/Users/alnaser/Documents/verilog/project_6/project_6.srcs/sim_1/new/11.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/alnaser/Documents/verilog/project_6/project_6.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/alnaser/Documents/verilog/project_6/project_6.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/alnaser/Documents/verilog/project_6/project_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'C_BUS_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/alnaser/Documents/verilog/project_6/project_6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj C_BUS_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_6/project_6.srcs/sources_1/new/00.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_6/project_6.srcs/sim_1/new/11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_BUS_tb
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/alnaser/Documents/verilog/project_6/project_6.srcs/sim_1/new/11.v:85]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/alnaser/Documents/verilog/project_6/project_6.srcs/sim_1/new/11.v:98]
ERROR: [VRFC 10-51] int is an unknown type [C:/Users/alnaser/Documents/verilog/project_6/project_6.srcs/sim_1/new/11.v:85]
ERROR: [VRFC 10-51] int is an unknown type [C:/Users/alnaser/Documents/verilog/project_6/project_6.srcs/sim_1/new/11.v:98]
ERROR: [VRFC 10-2787] module C_BUS_tb ignored due to previous errors [C:/Users/alnaser/Documents/verilog/project_6/project_6.srcs/sim_1/new/11.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/alnaser/Documents/verilog/project_6/project_6.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/alnaser/Documents/verilog/project_6/project_6.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/alnaser/Documents/verilog/project_6/project_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'C_BUS_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/alnaser/Documents/verilog/project_6/project_6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj C_BUS_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_6/project_6.srcs/sources_1/new/00.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_6/project_6.srcs/sim_1/new/11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_BUS_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/alnaser/Documents/verilog/project_6/project_6.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d26c75eaa5db4373824ba3c3427e4ef5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot C_BUS_tb_behav xil_defaultlib.C_BUS_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.C_BUS
Compiling module xil_defaultlib.C_BUS_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot C_BUS_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/alnaser/Documents/verilog/project_6/project_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "C_BUS_tb_behav -key {Behavioral:sim_1:Functional:C_BUS_tb} -tclbatch {C_BUS_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source C_BUS_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time	 CLK	 R_W	 s	 C_BUS_OUT	 MEM_OUT
----	---	---	---	----------	---------
                  45	 1	 0	 7	 zzzz	 zzzz
                  65	 0	 0	 2	 ffff	 ffff
                  70	 1	 0	 2	 ffff	 ffff
                 105	 0	 1	 4	 5678	 zzzz
                 110	 1	 1	 4	 5678	 zzzz
                 115	 0	 1	 4	 5678	 zzzz
$finish called at time : 230 ns : File "C:/Users/alnaser/Documents/verilog/project_6/project_6.srcs/sim_1/new/11.v" Line 108
INFO: [USF-XSim-96] XSim completed. Design snapshot 'C_BUS_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1171.121 ; gain = 3.641
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/alnaser/Documents/verilog/project_6/project_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'C_BUS_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/alnaser/Documents/verilog/project_6/project_6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj C_BUS_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_6/project_6.srcs/sources_1/new/00.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_6/project_6.srcs/sim_1/new/11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_BUS_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/alnaser/Documents/verilog/project_6/project_6.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d26c75eaa5db4373824ba3c3427e4ef5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot C_BUS_tb_behav xil_defaultlib.C_BUS_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.C_BUS
Compiling module xil_defaultlib.C_BUS_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot C_BUS_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/alnaser/Documents/verilog/project_6/project_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "C_BUS_tb_behav -key {Behavioral:sim_1:Functional:C_BUS_tb} -tclbatch {C_BUS_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source C_BUS_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time	 CLK	 R_W	 s	 C_BUS_OUT	 MEM_OUT
----	---	---	---	----------	---------
                  45	 1	 0	 7	 zzzz	 zzzz
                  65	 0	 0	 2	 ffff	 ffff
                  70	 1	 0	 2	 ffff	 ffff
                 105	 0	 1	 4	 5678	 zzzz
                 110	 1	 1	 4	 5678	 zzzz
                 115	 0	 1	 4	 5678	 zzzz
$finish called at time : 230 ns : File "C:/Users/alnaser/Documents/verilog/project_6/project_6.srcs/sim_1/new/11.v" Line 109
INFO: [USF-XSim-96] XSim completed. Design snapshot 'C_BUS_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 1175.145 ; gain = 2.859
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/alnaser/Documents/verilog/project_6/project_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'C_BUS_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/alnaser/Documents/verilog/project_6/project_6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj C_BUS_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_6/project_6.srcs/sources_1/new/00.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_6/project_6.srcs/sim_1/new/11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_BUS_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/alnaser/Documents/verilog/project_6/project_6.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d26c75eaa5db4373824ba3c3427e4ef5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot C_BUS_tb_behav xil_defaultlib.C_BUS_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.C_BUS
Compiling module xil_defaultlib.C_BUS_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot C_BUS_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/alnaser/Documents/verilog/project_6/project_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "C_BUS_tb_behav -key {Behavioral:sim_1:Functional:C_BUS_tb} -tclbatch {C_BUS_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source C_BUS_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time	 CLK	 R_W	 s	 C_BUS_OUT	 MEM_OUT
----	---	---	---	----------	---------
                  45	 1	 0	 7	 zzzz	 zzzz
                  65	 0	 0	 2	 ffff	 ffff
                  70	 1	 0	 2	 ffff	 ffff
                 105	 0	 1	 4	 5678	 zzzz
                 110	 1	 1	 4	 5678	 zzzz
                 115	 0	 1	 4	 5678	 zzzz
$finish called at time : 230 ns : File "C:/Users/alnaser/Documents/verilog/project_6/project_6.srcs/sim_1/new/11.v" Line 110
INFO: [USF-XSim-96] XSim completed. Design snapshot 'C_BUS_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1175.145 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/alnaser/Documents/verilog/project_6/project_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'C_BUS_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/alnaser/Documents/verilog/project_6/project_6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj C_BUS_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_6/project_6.srcs/sources_1/new/00.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_6/project_6.srcs/sim_1/new/11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_BUS_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/alnaser/Documents/verilog/project_6/project_6.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d26c75eaa5db4373824ba3c3427e4ef5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot C_BUS_tb_behav xil_defaultlib.C_BUS_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.C_BUS
Compiling module xil_defaultlib.C_BUS_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot C_BUS_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/alnaser/Documents/verilog/project_6/project_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "C_BUS_tb_behav -key {Behavioral:sim_1:Functional:C_BUS_tb} -tclbatch {C_BUS_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source C_BUS_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time	 CLK	 R_W	 s	 C_BUS_OUT	 MEM_OUT
----	---	---	---	----------	---------
                  45	 1	 0	 7	 zzzz	 zzzz
                  65	 0	 0	 2	 ffff	 ffff
                  70	 1	 0	 2	 ffff	 ffff
                 105	 0	 1	 4	 5678	 zzzz
                 110	 1	 1	 4	 5678	 zzzz
                 115	 0	 1	 4	 5678	 zzzz
$finish called at time : 230 ns : File "C:/Users/alnaser/Documents/verilog/project_6/project_6.srcs/sim_1/new/11.v" Line 110
INFO: [USF-XSim-96] XSim completed. Design snapshot 'C_BUS_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1176.793 ; gain = 1.648
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/alnaser/Documents/verilog/project_6/project_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'C_BUS_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/alnaser/Documents/verilog/project_6/project_6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj C_BUS_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_6/project_6.srcs/sources_1/new/00.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_6/project_6.srcs/sim_1/new/11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_BUS_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/alnaser/Documents/verilog/project_6/project_6.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d26c75eaa5db4373824ba3c3427e4ef5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot C_BUS_tb_behav xil_defaultlib.C_BUS_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.C_BUS
Compiling module xil_defaultlib.C_BUS_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot C_BUS_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/alnaser/Documents/verilog/project_6/project_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "C_BUS_tb_behav -key {Behavioral:sim_1:Functional:C_BUS_tb} -tclbatch {C_BUS_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source C_BUS_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time	 CLK	 R_W	 s	 C_BUS_OUT	 MEM_OUT
----	---	---	---	----------	---------
                  46	 1	 0	 7	 zzzz	 zzzz
                  66	 0	 0	 2	 ffff	 ffff
                  71	 1	 0	 2	 ffff	 ffff
                 106	 0	 1	 4	 5678	 zzzz
                 111	 1	 1	 4	 5678	 zzzz
                 116	 0	 1	 4	 5678	 zzzz
$finish called at time : 231 ns : File "C:/Users/alnaser/Documents/verilog/project_6/project_6.srcs/sim_1/new/11.v" Line 110
INFO: [USF-XSim-96] XSim completed. Design snapshot 'C_BUS_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1177.176 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/alnaser/Documents/verilog/project_6/project_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'C_BUS_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/alnaser/Documents/verilog/project_6/project_6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj C_BUS_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_6/project_6.srcs/sources_1/new/00.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_6/project_6.srcs/sim_1/new/11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_BUS_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/alnaser/Documents/verilog/project_6/project_6.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d26c75eaa5db4373824ba3c3427e4ef5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot C_BUS_tb_behav xil_defaultlib.C_BUS_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.C_BUS
Compiling module xil_defaultlib.C_BUS_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot C_BUS_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/alnaser/Documents/verilog/project_6/project_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "C_BUS_tb_behav -key {Behavioral:sim_1:Functional:C_BUS_tb} -tclbatch {C_BUS_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source C_BUS_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time	 CLK	 R_W	 s	 C_BUS_OUT	 MEM_OUT
----	---	---	---	----------	---------
                  46	 1	 0	 1	 000a	 000a
                  66	 0	 0	 2	 ffff	 ffff
                  71	 1	 0	 2	 ffff	 ffff
                 106	 0	 1	 4	 5678	 zzzz
                 111	 1	 1	 4	 5678	 zzzz
                 116	 0	 1	 4	 5678	 zzzz
$finish called at time : 231 ns : File "C:/Users/alnaser/Documents/verilog/project_6/project_6.srcs/sim_1/new/11.v" Line 110
INFO: [USF-XSim-96] XSim completed. Design snapshot 'C_BUS_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1177.176 ; gain = 0.000
current_project project_3
current_sim simulation_29
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ControlUnit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ControlUnit_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/C_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/DR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/MEMORY.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMORY
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/TR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/seq_qounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/CONTROL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/FGO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FGO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/r_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module r_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/FGI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FGI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/IEN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IEN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/P.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module P
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sim_1/new/processor_tb_01.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 126000ee773b40ac9921976d17a57cdf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ControlUnit_behav xil_defaultlib.ControlUnit xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 12 for port AR_OUT [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/MEMORY.v:15]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 12 for port AR_OUT [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/CONTROL.v:99]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 12 for port AR_OUT [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/C_BUS.v:29]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" Line 1. Module AC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" Line 1. Module AC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" Line 1. Module AC doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AR
Compiling module xil_defaultlib.MEMORY
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.AC
Compiling module xil_defaultlib.DR
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.R
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.TR
Compiling module xil_defaultlib.C_BUS
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.glbl
Built simulation snapshot ControlUnit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ControlUnit_behav -key {Behavioral:sim_1:Functional:ControlUnit} -tclbatch {ControlUnit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source ControlUnit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ControlUnit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 1178.484 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ControlUnit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ControlUnit_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/C_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/DR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/MEMORY.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMORY
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/TR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/seq_qounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/CONTROL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/FGO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FGO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/r_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module r_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/FGI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FGI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/IEN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IEN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/P.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module P
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sim_1/new/processor_tb_01.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 126000ee773b40ac9921976d17a57cdf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ControlUnit_behav xil_defaultlib.ControlUnit xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 12 for port AR_OUT [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/MEMORY.v:15]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 12 for port AR_OUT [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/CONTROL.v:99]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 12 for port AR_OUT [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/C_BUS.v:29]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" Line 1. Module AC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" Line 1. Module AC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" Line 1. Module AC doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AR
Compiling module xil_defaultlib.MEMORY
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.AC
Compiling module xil_defaultlib.DR
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.R
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.TR
Compiling module xil_defaultlib.C_BUS
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.glbl
Built simulation snapshot ControlUnit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ControlUnit_behav -key {Behavioral:sim_1:Functional:ControlUnit} -tclbatch {ControlUnit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source ControlUnit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ControlUnit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 1195.469 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ControlUnit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ControlUnit_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/C_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/DR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/MEMORY.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMORY
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/TR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/seq_qounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/CONTROL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/FGO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FGO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/r_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module r_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/FGI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FGI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/IEN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IEN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/P.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module P
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sim_1/new/processor_tb_01.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 126000ee773b40ac9921976d17a57cdf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ControlUnit_behav xil_defaultlib.ControlUnit xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 12 for port AR_OUT [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/MEMORY.v:15]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 12 for port AR_OUT [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/CONTROL.v:99]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 12 for port AR_OUT [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/C_BUS.v:29]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" Line 1. Module AC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" Line 1. Module AC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" Line 1. Module AC doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AR
Compiling module xil_defaultlib.MEMORY
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.AC
Compiling module xil_defaultlib.DR
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.R
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.TR
Compiling module xil_defaultlib.C_BUS
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.glbl
Built simulation snapshot ControlUnit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ControlUnit_behav -key {Behavioral:sim_1:Functional:ControlUnit} -tclbatch {ControlUnit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source ControlUnit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ControlUnit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 1195.469 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ControlUnit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ControlUnit_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/C_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/DR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/MEMORY.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMORY
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/TR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/seq_qounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/CONTROL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/FGO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FGO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/r_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module r_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/FGI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FGI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/IEN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IEN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/P.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module P
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sim_1/new/processor_tb_01.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 126000ee773b40ac9921976d17a57cdf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ControlUnit_behav xil_defaultlib.ControlUnit xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 12 for port AR_OUT [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/MEMORY.v:15]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 12 for port AR_OUT [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/CONTROL.v:99]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 12 for port AR_OUT [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/C_BUS.v:29]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" Line 1. Module AC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" Line 1. Module AC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" Line 1. Module AC doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AR
Compiling module xil_defaultlib.MEMORY
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.AC
Compiling module xil_defaultlib.DR
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.R
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.TR
Compiling module xil_defaultlib.C_BUS
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.glbl
Built simulation snapshot ControlUnit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ControlUnit_behav -key {Behavioral:sim_1:Functional:ControlUnit} -tclbatch {ControlUnit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source ControlUnit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ControlUnit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 1195.469 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ControlUnit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ControlUnit_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/C_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/DR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/MEMORY.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMORY
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/TR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/seq_qounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/CONTROL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/FGO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FGO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/r_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module r_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/FGI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FGI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/IEN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IEN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/P.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module P
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sim_1/new/processor_tb_01.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 126000ee773b40ac9921976d17a57cdf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ControlUnit_behav xil_defaultlib.ControlUnit xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 12 for port AR_OUT [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/MEMORY.v:15]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 12 for port AR_OUT [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/CONTROL.v:99]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 12 for port AR_OUT [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/C_BUS.v:29]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" Line 1. Module AC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" Line 1. Module AC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" Line 1. Module AC doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AR
Compiling module xil_defaultlib.MEMORY
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.AC
Compiling module xil_defaultlib.DR
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.R
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.TR
Compiling module xil_defaultlib.C_BUS
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.glbl
Built simulation snapshot ControlUnit_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1195.469 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ControlUnit_behav -key {Behavioral:sim_1:Functional:ControlUnit} -tclbatch {ControlUnit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source ControlUnit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ControlUnit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 1195.469 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ControlUnit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ControlUnit_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/C_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/DR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/MEMORY.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMORY
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/TR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/seq_qounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/CONTROL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/FGO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FGO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/r_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module r_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/FGI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FGI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/IEN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IEN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/P.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module P
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sim_1/new/processor_tb_01.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 126000ee773b40ac9921976d17a57cdf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ControlUnit_behav xil_defaultlib.ControlUnit xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 12 for port AR_OUT [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/MEMORY.v:15]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 12 for port AR_OUT [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/CONTROL.v:99]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 12 for port AR_OUT [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/C_BUS.v:29]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" Line 1. Module AC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" Line 1. Module AC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" Line 1. Module AC doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AR
Compiling module xil_defaultlib.MEMORY
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.AC
Compiling module xil_defaultlib.DR
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.R
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.TR
Compiling module xil_defaultlib.C_BUS
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.glbl
Built simulation snapshot ControlUnit_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1195.469 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ControlUnit_behav -key {Behavioral:sim_1:Functional:ControlUnit} -tclbatch {ControlUnit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source ControlUnit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ControlUnit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 1195.469 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ControlUnit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ControlUnit_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/C_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/DR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/MEMORY.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMORY
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/TR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/seq_qounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/CONTROL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/FGO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FGO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/r_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module r_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/FGI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FGI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/IEN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IEN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/P.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module P
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sim_1/new/processor_tb_01.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 126000ee773b40ac9921976d17a57cdf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ControlUnit_behav xil_defaultlib.ControlUnit xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 12 for port AR_OUT [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/MEMORY.v:15]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 12 for port AR_OUT [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/CONTROL.v:99]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 12 for port AR_OUT [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/C_BUS.v:29]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" Line 1. Module AC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" Line 1. Module AC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" Line 1. Module AC doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AR
Compiling module xil_defaultlib.MEMORY
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.AC
Compiling module xil_defaultlib.DR
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.R
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.TR
Compiling module xil_defaultlib.C_BUS
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.glbl
Built simulation snapshot ControlUnit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ControlUnit_behav -key {Behavioral:sim_1:Functional:ControlUnit} -tclbatch {ControlUnit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source ControlUnit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ControlUnit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 1195.469 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ControlUnit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ControlUnit_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/C_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/DR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/MEMORY.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMORY
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/TR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/seq_qounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/CONTROL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/FGO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FGO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/r_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module r_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/FGI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FGI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/IEN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IEN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/P.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module P
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sim_1/new/processor_tb_01.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 126000ee773b40ac9921976d17a57cdf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ControlUnit_behav xil_defaultlib.ControlUnit xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 12 for port AR_OUT [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/MEMORY.v:15]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 12 for port AR_OUT [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/CONTROL.v:99]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 12 for port AR_OUT [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/C_BUS.v:29]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" Line 1. Module AC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" Line 1. Module AC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" Line 1. Module AC doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AR
Compiling module xil_defaultlib.MEMORY
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.AC
Compiling module xil_defaultlib.DR
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.R
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.TR
Compiling module xil_defaultlib.C_BUS
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.glbl
Built simulation snapshot ControlUnit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ControlUnit_behav -key {Behavioral:sim_1:Functional:ControlUnit} -tclbatch {ControlUnit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source ControlUnit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ControlUnit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 1195.469 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ControlUnit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ControlUnit_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/C_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/DR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/MEMORY.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMORY
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/TR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/seq_qounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/CONTROL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/FGO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FGO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/r_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module r_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/FGI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FGI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/IEN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IEN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/P.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module P
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sim_1/new/processor_tb_01.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 126000ee773b40ac9921976d17a57cdf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ControlUnit_behav xil_defaultlib.ControlUnit xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 12 for port AR_OUT [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/MEMORY.v:15]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 12 for port AR_OUT [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/CONTROL.v:99]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 12 for port AR_OUT [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/C_BUS.v:29]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" Line 1. Module AC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" Line 1. Module AC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" Line 1. Module AC doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AR
Compiling module xil_defaultlib.MEMORY
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.AC
Compiling module xil_defaultlib.DR
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.R
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.TR
Compiling module xil_defaultlib.C_BUS
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.glbl
Built simulation snapshot ControlUnit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ControlUnit_behav -key {Behavioral:sim_1:Functional:ControlUnit} -tclbatch {ControlUnit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source ControlUnit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ControlUnit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1195.469 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ControlUnit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ControlUnit_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/C_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/DR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/MEMORY.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMORY
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/TR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/seq_qounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/CONTROL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/FGO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FGO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/r_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module r_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/FGI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FGI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/IEN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IEN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/P.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module P
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sim_1/new/processor_tb_01.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 126000ee773b40ac9921976d17a57cdf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ControlUnit_behav xil_defaultlib.ControlUnit xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 12 for port AR_OUT [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/MEMORY.v:15]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 12 for port AR_OUT [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/CONTROL.v:99]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 12 for port AR_IN [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/CONTROL.v:100]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 12 for port AR_OUT [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/C_BUS.v:29]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" Line 1. Module AC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" Line 1. Module AC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" Line 1. Module AC doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AR
Compiling module xil_defaultlib.MEMORY
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.AC
Compiling module xil_defaultlib.DR
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.R
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.TR
Compiling module xil_defaultlib.C_BUS
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.glbl
Built simulation snapshot ControlUnit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ControlUnit_behav -key {Behavioral:sim_1:Functional:ControlUnit} -tclbatch {ControlUnit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source ControlUnit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ControlUnit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ControlUnit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ControlUnit_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/C_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/DR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/MEMORY.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMORY
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/TR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/seq_qounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/CONTROL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/FGO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FGO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/r_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module r_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/FGI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FGI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/IEN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IEN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/P.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module P
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sim_1/new/processor_tb_01.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 126000ee773b40ac9921976d17a57cdf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ControlUnit_behav xil_defaultlib.ControlUnit xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 12 for port AR_OUT [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/MEMORY.v:15]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 12 for port AR_OUT [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/CONTROL.v:99]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 12 for port AR_IN [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/CONTROL.v:100]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 12 for port AR_OUT [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/C_BUS.v:29]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" Line 1. Module AC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" Line 1. Module AC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" Line 1. Module AC doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AR
Compiling module xil_defaultlib.MEMORY
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.AC
Compiling module xil_defaultlib.DR
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.R
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.TR
Compiling module xil_defaultlib.C_BUS
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.glbl
Built simulation snapshot ControlUnit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ControlUnit_behav -key {Behavioral:sim_1:Functional:ControlUnit} -tclbatch {ControlUnit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source ControlUnit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ControlUnit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ControlUnit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ControlUnit_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/C_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/DR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/MEMORY.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMORY
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/TR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/seq_qounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/CONTROL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/FGO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FGO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/r_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module r_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/FGI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FGI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/IEN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IEN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/P.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module P
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sim_1/new/processor_tb_01.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 126000ee773b40ac9921976d17a57cdf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ControlUnit_behav xil_defaultlib.ControlUnit xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 12 for port AR_OUT [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/MEMORY.v:15]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 12 for port AR_OUT [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/CONTROL.v:99]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 12 for port AR_IN [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/CONTROL.v:100]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 12 for port AR_OUT [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/C_BUS.v:29]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" Line 1. Module AC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" Line 1. Module AC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" Line 1. Module AC doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AR
Compiling module xil_defaultlib.MEMORY
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.AC
Compiling module xil_defaultlib.DR
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.R
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.TR
Compiling module xil_defaultlib.C_BUS
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.glbl
Built simulation snapshot ControlUnit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ControlUnit_behav -key {Behavioral:sim_1:Functional:ControlUnit} -tclbatch {ControlUnit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source ControlUnit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ControlUnit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ControlUnit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ControlUnit_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/C_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/DR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/MEMORY.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMORY
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module R
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/TR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/seq_qounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/CONTROL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/FGO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FGO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/r_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module r_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/FGI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FGI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/IEN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IEN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/P.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module P
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sim_1/new/processor_tb_01.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 126000ee773b40ac9921976d17a57cdf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ControlUnit_behav xil_defaultlib.ControlUnit xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 12 for port AR_OUT [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/MEMORY.v:15]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 12 for port AR_OUT [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/CONTROL.v:99]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 12 for port AR_IN [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/CONTROL.v:100]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 12 for port AR_OUT [C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/C_BUS.v:29]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" Line 1. Module AC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" Line 1. Module AC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/alnaser/Documents/verilog/project_3/project_3.srcs/sources_1/new/AC.v" Line 1. Module AC doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AR
Compiling module xil_defaultlib.MEMORY
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.AC
Compiling module xil_defaultlib.DR
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.R
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.TR
Compiling module xil_defaultlib.C_BUS
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.glbl
Built simulation snapshot ControlUnit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/alnaser/Documents/verilog/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ControlUnit_behav -key {Behavioral:sim_1:Functional:ControlUnit} -tclbatch {ControlUnit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source ControlUnit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ControlUnit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
current_project project_6
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/alnaser/Documents/verilog/project_6/project_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RegisterFile_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/alnaser/Documents/verilog/project_6/project_6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RegisterFile_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_6/project_6.srcs/sources_1/new/00.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_6/project_6.srcs/sim_1/new/11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/alnaser/Documents/verilog/project_6/project_6.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d26c75eaa5db4373824ba3c3427e4ef5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RegisterFile_tb_behav xil_defaultlib.RegisterFile_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-529] concurrent assignment to a non-net data is not permitted [C:/Users/alnaser/Documents/verilog/project_6/project_6.srcs/sim_1/new/11.v:21]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/alnaser/Documents/verilog/project_6/project_6.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/alnaser/Documents/verilog/project_6/project_6.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
current_sim simulation_41
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/alnaser/Documents/verilog/project_6/project_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RegisterFile_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/alnaser/Documents/verilog/project_6/project_6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RegisterFile_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_6/project_6.srcs/sources_1/new/00.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_6/project_6.srcs/sim_1/new/11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/alnaser/Documents/verilog/project_6/project_6.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d26c75eaa5db4373824ba3c3427e4ef5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RegisterFile_tb_behav xil_defaultlib.RegisterFile_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-529] concurrent assignment to a non-net data is not permitted [C:/Users/alnaser/Documents/verilog/project_6/project_6.srcs/sim_1/new/11.v:23]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/alnaser/Documents/verilog/project_6/project_6.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/alnaser/Documents/verilog/project_6/project_6.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/alnaser/Documents/verilog/project_6/project_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RegisterFile_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/alnaser/Documents/verilog/project_6/project_6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RegisterFile_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_6/project_6.srcs/sources_1/new/00.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_6/project_6.srcs/sim_1/new/11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/alnaser/Documents/verilog/project_6/project_6.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d26c75eaa5db4373824ba3c3427e4ef5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RegisterFile_tb_behav xil_defaultlib.RegisterFile_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-529] concurrent assignment to a non-net data is not permitted [C:/Users/alnaser/Documents/verilog/project_6/project_6.srcs/sim_1/new/11.v:23]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/alnaser/Documents/verilog/project_6/project_6.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/alnaser/Documents/verilog/project_6/project_6.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/alnaser/Documents/verilog/project_6/project_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RegisterFile_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/alnaser/Documents/verilog/project_6/project_6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RegisterFile_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_6/project_6.srcs/sources_1/new/00.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_6/project_6.srcs/sim_1/new/11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile_tb
ERROR: [VRFC 10-1280] procedural assignment to a non-register data is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/alnaser/Documents/verilog/project_6/project_6.srcs/sim_1/new/11.v:52]
ERROR: [VRFC 10-1280] procedural assignment to a non-register data is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/alnaser/Documents/verilog/project_6/project_6.srcs/sim_1/new/11.v:59]
ERROR: [VRFC 10-1280] procedural assignment to a non-register data is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/alnaser/Documents/verilog/project_6/project_6.srcs/sim_1/new/11.v:60]
ERROR: [VRFC 10-1280] procedural assignment to a non-register data is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/alnaser/Documents/verilog/project_6/project_6.srcs/sim_1/new/11.v:61]
ERROR: [VRFC 10-1280] procedural assignment to a non-register data is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/alnaser/Documents/verilog/project_6/project_6.srcs/sim_1/new/11.v:62]
ERROR: [VRFC 10-1280] procedural assignment to a non-register data is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/alnaser/Documents/verilog/project_6/project_6.srcs/sim_1/new/11.v:63]
ERROR: [VRFC 10-1280] procedural assignment to a non-register data is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/alnaser/Documents/verilog/project_6/project_6.srcs/sim_1/new/11.v:64]
ERROR: [VRFC 10-2787] module RegisterFile_tb ignored due to previous errors [C:/Users/alnaser/Documents/verilog/project_6/project_6.srcs/sim_1/new/11.v:2]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/alnaser/Documents/verilog/project_6/project_6.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/alnaser/Documents/verilog/project_6/project_6.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
current_project project_3
current_sim simulation_54
current_project project_6
current_sim simulation_41
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/alnaser/Documents/verilog/project_6/project_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MEMORY_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/alnaser/Documents/verilog/project_6/project_6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MEMORY_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_6/project_6.srcs/sources_1/new/00.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMORY
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_6/project_6.srcs/sim_1/new/11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMORY_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/alnaser/Documents/verilog/project_6/project_6.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d26c75eaa5db4373824ba3c3427e4ef5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MEMORY_tb_behav xil_defaultlib.MEMORY_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <AR> not found while processing module instance <ins_to_mem> [C:/Users/alnaser/Documents/verilog/project_6/project_6.srcs/sources_1/new/00.v:17]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/alnaser/Documents/verilog/project_6/project_6.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/alnaser/Documents/verilog/project_6/project_6.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1195.469 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/alnaser/Documents/verilog/project_6/project_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MEMORY_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/alnaser/Documents/verilog/project_6/project_6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MEMORY_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_6/project_6.srcs/sources_1/new/00.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMORY
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_6/project_6.srcs/sim_1/new/11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMORY_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/alnaser/Documents/verilog/project_6/project_6.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d26c75eaa5db4373824ba3c3427e4ef5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MEMORY_tb_behav xil_defaultlib.MEMORY_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MEMORY
Compiling module xil_defaultlib.MEMORY_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot MEMORY_tb_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/alnaser/Documents/verilog/project_6/project_6.sim/sim_1/behav/xsim/xsim.dir/MEMORY_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu May  9 10:04:30 2024...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1195.469 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/alnaser/Documents/verilog/project_6/project_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MEMORY_tb_behav -key {Behavioral:sim_1:Functional:MEMORY_tb} -tclbatch {MEMORY_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source MEMORY_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Writing abcd to memory address 00
Reading from memory address 00: abcd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MEMORY_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 1203.691 ; gain = 8.223
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1203.691 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/alnaser/Documents/verilog/project_6/project_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MEMORY_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/alnaser/Documents/verilog/project_6/project_6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MEMORY_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_6/project_6.srcs/sources_1/new/00.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMORY
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_6/project_6.srcs/sim_1/new/11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMORY_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/alnaser/Documents/verilog/project_6/project_6.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d26c75eaa5db4373824ba3c3427e4ef5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MEMORY_tb_behav xil_defaultlib.MEMORY_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MEMORY
Compiling module xil_defaultlib.MEMORY_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot MEMORY_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/alnaser/Documents/verilog/project_6/project_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MEMORY_tb_behav -key {Behavioral:sim_1:Functional:MEMORY_tb} -tclbatch {MEMORY_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source MEMORY_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Writing abcd to memory address 00
Reading from memory address 00: abcd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MEMORY_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1203.691 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/alnaser/Documents/verilog/project_6/project_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MEMORY_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/alnaser/Documents/verilog/project_6/project_6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MEMORY_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_6/project_6.srcs/sources_1/new/00.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMORY
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_6/project_6.srcs/sim_1/new/11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMORY_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/alnaser/Documents/verilog/project_6/project_6.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d26c75eaa5db4373824ba3c3427e4ef5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MEMORY_tb_behav xil_defaultlib.MEMORY_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MEMORY
Compiling module xil_defaultlib.MEMORY_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot MEMORY_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/alnaser/Documents/verilog/project_6/project_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MEMORY_tb_behav -key {Behavioral:sim_1:Functional:MEMORY_tb} -tclbatch {MEMORY_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source MEMORY_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Writing abcd to memory address 00
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MEMORY_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1203.691 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/alnaser/Documents/verilog/project_6/project_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MEMORY_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/alnaser/Documents/verilog/project_6/project_6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MEMORY_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_6/project_6.srcs/sources_1/new/00.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMORY
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_6/project_6.srcs/sim_1/new/11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMORY_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/alnaser/Documents/verilog/project_6/project_6.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d26c75eaa5db4373824ba3c3427e4ef5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MEMORY_tb_behav xil_defaultlib.MEMORY_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MEMORY
Compiling module xil_defaultlib.MEMORY_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot MEMORY_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/alnaser/Documents/verilog/project_6/project_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MEMORY_tb_behav -key {Behavioral:sim_1:Functional:MEMORY_tb} -tclbatch {MEMORY_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source MEMORY_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Writing abcd to memory address 00
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MEMORY_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1203.691 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/alnaser/Documents/verilog/project_6/project_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MEMORY_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/alnaser/Documents/verilog/project_6/project_6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MEMORY_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_6/project_6.srcs/sources_1/new/00.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMORY
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_6/project_6.srcs/sim_1/new/11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMORY_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/alnaser/Documents/verilog/project_6/project_6.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d26c75eaa5db4373824ba3c3427e4ef5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MEMORY_tb_behav xil_defaultlib.MEMORY_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MEMORY
Compiling module xil_defaultlib.MEMORY_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot MEMORY_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/alnaser/Documents/verilog/project_6/project_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MEMORY_tb_behav -key {Behavioral:sim_1:Functional:MEMORY_tb} -tclbatch {MEMORY_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source MEMORY_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Writing abcd to memory address 00
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1206.613 ; gain = 2.922
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MEMORY_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 1206.613 ; gain = 2.922
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/alnaser/Documents/verilog/project_6/project_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MEMORY_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/alnaser/Documents/verilog/project_6/project_6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MEMORY_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_6/project_6.srcs/sources_1/new/00.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMORY
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_6/project_6.srcs/sim_1/new/11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMORY_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/alnaser/Documents/verilog/project_6/project_6.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d26c75eaa5db4373824ba3c3427e4ef5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MEMORY_tb_behav xil_defaultlib.MEMORY_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MEMORY
Compiling module xil_defaultlib.MEMORY_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot MEMORY_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/alnaser/Documents/verilog/project_6/project_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MEMORY_tb_behav -key {Behavioral:sim_1:Functional:MEMORY_tb} -tclbatch {MEMORY_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source MEMORY_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Reading from memory address 00: 7800
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MEMORY_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1207.922 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/alnaser/Documents/verilog/project_6/project_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MEMORY_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/alnaser/Documents/verilog/project_6/project_6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MEMORY_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_6/project_6.srcs/sources_1/new/00.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMORY
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_6/project_6.srcs/sim_1/new/11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMORY_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/alnaser/Documents/verilog/project_6/project_6.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d26c75eaa5db4373824ba3c3427e4ef5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MEMORY_tb_behav xil_defaultlib.MEMORY_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MEMORY
Compiling module xil_defaultlib.MEMORY_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot MEMORY_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/alnaser/Documents/verilog/project_6/project_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MEMORY_tb_behav -key {Behavioral:sim_1:Functional:MEMORY_tb} -tclbatch {MEMORY_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source MEMORY_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Reading from memory address 00: 7800
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MEMORY_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 1207.922 ; gain = 0.000
create_project project_9 C:/Users/alnaser/Documents/verilog/project_9 -part xc7vx485tffg1157-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 1236.879 ; gain = 27.125
file mkdir C:/Users/alnaser/Documents/verilog/project_9/project_9.srcs/sources_1/new
close [ open C:/Users/alnaser/Documents/verilog/project_9/project_9.srcs/sources_1/new/memory.v w ]
add_files C:/Users/alnaser/Documents/verilog/project_9/project_9.srcs/sources_1/new/memory.v
update_compile_order -fileset sources_1
close [ open C:/Users/alnaser/Documents/verilog/project_9/project_9.srcs/sources_1/new/bus.v w ]
add_files C:/Users/alnaser/Documents/verilog/project_9/project_9.srcs/sources_1/new/bus.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open C:/Users/alnaser/Documents/verilog/project_9/project_9.srcs/sources_1/new/control.v w ]
add_files C:/Users/alnaser/Documents/verilog/project_9/project_9.srcs/sources_1/new/control.v
update_compile_order -fileset sources_1
open_project C:/Users/alnaser/Documents/verilog/project_2/project_2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/alnaser/Documents/verilog/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'micro_processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/alnaser/Documents/verilog/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj micro_processor_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/alnaser/Documents/verilog/project_2/project_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 89e503ea06cb4c209a50990e5b97821c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot micro_processor_tb_behav xil_defaultlib.micro_processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/alnaser/Documents/verilog/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "micro_processor_tb_behav -key {Behavioral:sim_1:Functional:micro_processor_tb} -tclbatch {micro_processor_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source micro_processor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'micro_processor_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close [ open C:/Users/alnaser/Documents/verilog/project_2/project_2.srcs/sources_1/new/MEM.v w ]
add_files C:/Users/alnaser/Documents/verilog/project_2/project_2.srcs/sources_1/new/MEM.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property top micro_processor [current_fileset]
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/alnaser/Documents/verilog/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'micro_processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/alnaser/Documents/verilog/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj micro_processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_2/project_2.srcs/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMORY
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_2/project_2.srcs/sources_1/new/micro_processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module micro_processor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_2/project_2.srcs/sim_1/new/micro_processor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module micro_processor_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/alnaser/Documents/verilog/project_2/project_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 89e503ea06cb4c209a50990e5b97821c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot micro_processor_tb_behav xil_defaultlib.micro_processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port MEM_address [C:/Users/alnaser/Documents/verilog/project_2/project_2.srcs/sources_1/new/micro_processor.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MEMORY
Compiling module xil_defaultlib.micro_processor
Compiling module xil_defaultlib.micro_processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot micro_processor_tb_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/alnaser/Documents/verilog/project_2/project_2.sim/sim_1/behav/xsim/xsim.dir/micro_processor_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu May  9 13:06:58 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/alnaser/Documents/verilog/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "micro_processor_tb_behav -key {Behavioral:sim_1:Functional:micro_processor_tb} -tclbatch {micro_processor_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source micro_processor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'micro_processor_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1495.695 ; gain = 0.551
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/alnaser/Documents/verilog/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'micro_processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/alnaser/Documents/verilog/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj micro_processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_2/project_2.srcs/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMORY
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_2/project_2.srcs/sources_1/new/micro_processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module micro_processor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_2/project_2.srcs/sim_1/new/micro_processor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module micro_processor_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/alnaser/Documents/verilog/project_2/project_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 89e503ea06cb4c209a50990e5b97821c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot micro_processor_tb_behav xil_defaultlib.micro_processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2538] module instantiation should have an instance name [C:/Users/alnaser/Documents/verilog/project_2/project_2.srcs/sim_1/new/micro_processor_tb.v:34]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/alnaser/Documents/verilog/project_2/project_2.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/alnaser/Documents/verilog/project_2/project_2.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/alnaser/Documents/verilog/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'micro_processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/alnaser/Documents/verilog/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj micro_processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_2/project_2.srcs/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMORY
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_2/project_2.srcs/sources_1/new/micro_processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module micro_processor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_2/project_2.srcs/sim_1/new/micro_processor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module micro_processor_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/alnaser/Documents/verilog/project_2/project_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 89e503ea06cb4c209a50990e5b97821c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot micro_processor_tb_behav xil_defaultlib.micro_processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port MEM_address [C:/Users/alnaser/Documents/verilog/project_2/project_2.srcs/sources_1/new/micro_processor.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MEMORY
Compiling module xil_defaultlib.micro_processor
Compiling module xil_defaultlib.micro_processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot micro_processor_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/alnaser/Documents/verilog/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "micro_processor_tb_behav -key {Behavioral:sim_1:Functional:micro_processor_tb} -tclbatch {micro_processor_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source micro_processor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'micro_processor_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/alnaser/Documents/verilog/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'micro_processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/alnaser/Documents/verilog/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj micro_processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_2/project_2.srcs/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMORY
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_2/project_2.srcs/sources_1/new/micro_processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module micro_processor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_2/project_2.srcs/sim_1/new/micro_processor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module micro_processor_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/alnaser/Documents/verilog/project_2/project_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 89e503ea06cb4c209a50990e5b97821c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot micro_processor_tb_behav xil_defaultlib.micro_processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port MEM_address [C:/Users/alnaser/Documents/verilog/project_2/project_2.srcs/sources_1/new/micro_processor.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MEMORY
Compiling module xil_defaultlib.micro_processor
Compiling module xil_defaultlib.micro_processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot micro_processor_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/alnaser/Documents/verilog/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "micro_processor_tb_behav -key {Behavioral:sim_1:Functional:micro_processor_tb} -tclbatch {micro_processor_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source micro_processor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'micro_processor_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/alnaser/Documents/verilog/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'micro_processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/alnaser/Documents/verilog/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj micro_processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_2/project_2.srcs/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMORY
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_2/project_2.srcs/sources_1/new/micro_processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module micro_processor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_2/project_2.srcs/sim_1/new/micro_processor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module micro_processor_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/alnaser/Documents/verilog/project_2/project_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 89e503ea06cb4c209a50990e5b97821c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot micro_processor_tb_behav xil_defaultlib.micro_processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port MEM_address [C:/Users/alnaser/Documents/verilog/project_2/project_2.srcs/sources_1/new/micro_processor.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MEMORY
Compiling module xil_defaultlib.micro_processor
Compiling module xil_defaultlib.micro_processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot micro_processor_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/alnaser/Documents/verilog/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "micro_processor_tb_behav -key {Behavioral:sim_1:Functional:micro_processor_tb} -tclbatch {micro_processor_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source micro_processor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'micro_processor_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/alnaser/Documents/verilog/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'micro_processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/alnaser/Documents/verilog/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj micro_processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_2/project_2.srcs/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMORY
ERROR: [VRFC 10-91] CLK is not declared [C:/Users/alnaser/Documents/verilog/project_2/project_2.srcs/sources_1/new/MEM.v:24]
ERROR: [VRFC 10-2787] module MEMORY ignored due to previous errors [C:/Users/alnaser/Documents/verilog/project_2/project_2.srcs/sources_1/new/MEM.v:5]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/alnaser/Documents/verilog/project_2/project_2.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/alnaser/Documents/verilog/project_2/project_2.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/alnaser/Documents/verilog/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'micro_processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/alnaser/Documents/verilog/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj micro_processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_2/project_2.srcs/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMORY
ERROR: [VRFC 10-91] CLK is not declared [C:/Users/alnaser/Documents/verilog/project_2/project_2.srcs/sources_1/new/MEM.v:24]
ERROR: [VRFC 10-2787] module MEMORY ignored due to previous errors [C:/Users/alnaser/Documents/verilog/project_2/project_2.srcs/sources_1/new/MEM.v:5]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/alnaser/Documents/verilog/project_2/project_2.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/alnaser/Documents/verilog/project_2/project_2.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/alnaser/Documents/verilog/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'micro_processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/alnaser/Documents/verilog/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj micro_processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_2/project_2.srcs/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMORY
ERROR: [VRFC 10-91] CLK is not declared [C:/Users/alnaser/Documents/verilog/project_2/project_2.srcs/sources_1/new/MEM.v:24]
ERROR: [VRFC 10-2787] module MEMORY ignored due to previous errors [C:/Users/alnaser/Documents/verilog/project_2/project_2.srcs/sources_1/new/MEM.v:5]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/alnaser/Documents/verilog/project_2/project_2.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/alnaser/Documents/verilog/project_2/project_2.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/alnaser/Documents/verilog/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'micro_processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/alnaser/Documents/verilog/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj micro_processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_2/project_2.srcs/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMORY
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_2/project_2.srcs/sources_1/new/micro_processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module micro_processor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_2/project_2.srcs/sim_1/new/micro_processor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module micro_processor_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/alnaser/Documents/verilog/project_2/project_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 89e503ea06cb4c209a50990e5b97821c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot micro_processor_tb_behav xil_defaultlib.micro_processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port MEM_address [C:/Users/alnaser/Documents/verilog/project_2/project_2.srcs/sources_1/new/micro_processor.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MEMORY
Compiling module xil_defaultlib.micro_processor
Compiling module xil_defaultlib.micro_processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot micro_processor_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/alnaser/Documents/verilog/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "micro_processor_tb_behav -key {Behavioral:sim_1:Functional:micro_processor_tb} -tclbatch {micro_processor_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source micro_processor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'micro_processor_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
set_property top tb_micro_processor [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/alnaser/Documents/verilog/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_micro_processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/alnaser/Documents/verilog/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_micro_processor_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_2/project_2.srcs/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMORY
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_2/project_2.srcs/sources_1/new/micro_processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module micro_processor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_2/project_2.srcs/sim_1/new/micro_processor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_micro_processor
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/alnaser/Documents/verilog/project_2/project_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 89e503ea06cb4c209a50990e5b97821c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_micro_processor_behav xil_defaultlib.tb_micro_processor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port MEM_address [C:/Users/alnaser/Documents/verilog/project_2/project_2.srcs/sources_1/new/micro_processor.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MEMORY
Compiling module xil_defaultlib.micro_processor
Compiling module xil_defaultlib.tb_micro_processor
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_micro_processor_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/alnaser/Documents/verilog/project_2/project_2.sim/sim_1/behav/xsim/xsim.dir/tb_micro_processor_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu May  9 13:35:21 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/alnaser/Documents/verilog/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_micro_processor_behav -key {Behavioral:sim_1:Functional:tb_micro_processor} -tclbatch {tb_micro_processor.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_micro_processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
time = 0, clk = 0, IR = xxxx, PC =    0, AC = 1234
time = 5, clk = 1, IR = xxxx, PC =    0, AC = 1234
time = 10, clk = 0, IR = xxxx, PC =    0, AC = 1234
time = 15, clk = 1, IR = 8010, PC =    1, AC = 1234
time = 20, clk = 0, IR = 8010, PC =    1, AC = 1234
time = 25, clk = 1, IR = 8010, PC =    1, AC = 1234
time = 30, clk = 0, IR = 8010, PC =    1, AC = 1234
time = 35, clk = 1, IR = 8010, PC =    1, AC = 1234
time = 40, clk = 0, IR = 8010, PC =    1, AC = 1234
time = 45, clk = 1, IR = 8010, PC =    1, AC = 0024
time = 50, clk = 0, IR = 8010, PC =    1, AC = 0024
time = 55, clk = 1, IR = 8010, PC =    1, AC = 0024
time = 60, clk = 0, IR = 8010, PC =    1, AC = 0024
time = 65, clk = 1, IR = xxxx, PC =    2, AC = 0024
time = 70, clk = 0, IR = xxxx, PC =    2, AC = 0024
time = 75, clk = 1, IR = xxxx, PC =    2, AC = 0024
time = 80, clk = 0, IR = xxxx, PC =    2, AC = 0024
time = 85, clk = 1, IR = xxxx, PC =    2, AC = 0024
time = 90, clk = 0, IR = xxxx, PC =    2, AC = 0024
time = 95, clk = 1, IR = xxxx, PC =    2, AC = 0024
time = 100, clk = 0, IR = xxxx, PC =    2, AC = 0024
time = 105, clk = 1, IR = xxxx, PC =    2, AC = 0024
time = 110, clk = 0, IR = xxxx, PC =    2, AC = 0024
time = 115, clk = 1, IR = xxxx, PC =    2, AC = 0024
time = 120, clk = 0, IR = xxxx, PC =    2, AC = 0024
time = 125, clk = 1, IR = xxxx, PC =    2, AC = 0024
time = 130, clk = 0, IR = xxxx, PC =    2, AC = 0024
time = 135, clk = 1, IR = xxxx, PC =    2, AC = 0024
time = 140, clk = 0, IR = xxxx, PC =    2, AC = 0024
time = 145, clk = 1, IR = xxxx, PC =    2, AC = 0024
time = 150, clk = 0, IR = xxxx, PC =    2, AC = 0024
time = 155, clk = 1, IR = xxxx, PC =    2, AC = 0024
time = 160, clk = 0, IR = xxxx, PC =    2, AC = 0024
time = 165, clk = 1, IR = xxxx, PC =    2, AC = 0024
time = 170, clk = 0, IR = xxxx, PC =    2, AC = 0024
time = 175, clk = 1, IR = xxxx, PC =    2, AC = 0024
time = 180, clk = 0, IR = xxxx, PC =    2, AC = 0024
time = 185, clk = 1, IR = xxxx, PC =    2, AC = 0024
time = 190, clk = 0, IR = xxxx, PC =    2, AC = 0024
time = 195, clk = 1, IR = xxxx, PC =    2, AC = 0024
time = 200, clk = 0, IR = xxxx, PC =    2, AC = 0024
time = 205, clk = 1, IR = xxxx, PC =    2, AC = 0024
time = 210, clk = 0, IR = xxxx, PC =    2, AC = 0024
time = 215, clk = 1, IR = xxxx, PC =    2, AC = 0024
time = 220, clk = 0, IR = xxxx, PC =    2, AC = 0024
time = 225, clk = 1, IR = xxxx, PC =    3, AC = 0024
time = 230, clk = 0, IR = xxxx, PC =    3, AC = 0024
time = 235, clk = 1, IR = xxxx, PC =    3, AC = 0024
time = 240, clk = 0, IR = xxxx, PC =    3, AC = 0024
time = 245, clk = 1, IR = xxxx, PC =    3, AC = 0024
time = 250, clk = 0, IR = xxxx, PC =    3, AC = 0024
time = 255, clk = 1, IR = xxxx, PC =    3, AC = 0024
time = 260, clk = 0, IR = xxxx, PC =    3, AC = 0024
time = 265, clk = 1, IR = xxxx, PC =    3, AC = 0024
time = 270, clk = 0, IR = xxxx, PC =    3, AC = 0024
time = 275, clk = 1, IR = xxxx, PC =    3, AC = 0024
time = 280, clk = 0, IR = xxxx, PC =    3, AC = 0024
time = 285, clk = 1, IR = xxxx, PC =    3, AC = 0024
time = 290, clk = 0, IR = xxxx, PC =    3, AC = 0024
time = 295, clk = 1, IR = xxxx, PC =    3, AC = 0024
time = 300, clk = 0, IR = xxxx, PC =    3, AC = 0024
time = 305, clk = 1, IR = xxxx, PC =    3, AC = 0024
time = 310, clk = 0, IR = xxxx, PC =    3, AC = 0024
time = 315, clk = 1, IR = xxxx, PC =    3, AC = 0024
time = 320, clk = 0, IR = xxxx, PC =    3, AC = 0024
time = 325, clk = 1, IR = xxxx, PC =    3, AC = 0024
time = 330, clk = 0, IR = xxxx, PC =    3, AC = 0024
time = 335, clk = 1, IR = xxxx, PC =    3, AC = 0024
time = 340, clk = 0, IR = xxxx, PC =    3, AC = 0024
time = 345, clk = 1, IR = xxxx, PC =    3, AC = 0024
time = 350, clk = 0, IR = xxxx, PC =    3, AC = 0024
time = 355, clk = 1, IR = xxxx, PC =    3, AC = 0024
time = 360, clk = 0, IR = xxxx, PC =    3, AC = 0024
time = 365, clk = 1, IR = xxxx, PC =    3, AC = 0024
time = 370, clk = 0, IR = xxxx, PC =    3, AC = 0024
time = 375, clk = 1, IR = xxxx, PC =    3, AC = 0024
time = 380, clk = 0, IR = xxxx, PC =    3, AC = 0024
time = 385, clk = 1, IR = xxxx, PC =    4, AC = 0024
time = 390, clk = 0, IR = xxxx, PC =    4, AC = 0024
time = 395, clk = 1, IR = xxxx, PC =    4, AC = 0024
time = 400, clk = 0, IR = xxxx, PC =    4, AC = 0024
time = 405, clk = 1, IR = xxxx, PC =    4, AC = 0024
time = 410, clk = 0, IR = xxxx, PC =    4, AC = 0024
time = 415, clk = 1, IR = xxxx, PC =    4, AC = 0024
time = 420, clk = 0, IR = xxxx, PC =    4, AC = 0024
time = 425, clk = 1, IR = xxxx, PC =    4, AC = 0024
time = 430, clk = 0, IR = xxxx, PC =    4, AC = 0024
time = 435, clk = 1, IR = xxxx, PC =    4, AC = 0024
time = 440, clk = 0, IR = xxxx, PC =    4, AC = 0024
time = 445, clk = 1, IR = xxxx, PC =    4, AC = 0024
time = 450, clk = 0, IR = xxxx, PC =    4, AC = 0024
time = 455, clk = 1, IR = xxxx, PC =    4, AC = 0024
time = 460, clk = 0, IR = xxxx, PC =    4, AC = 0024
time = 465, clk = 1, IR = xxxx, PC =    4, AC = 0024
time = 470, clk = 0, IR = xxxx, PC =    4, AC = 0024
time = 475, clk = 1, IR = xxxx, PC =    4, AC = 0024
time = 480, clk = 0, IR = xxxx, PC =    4, AC = 0024
time = 485, clk = 1, IR = xxxx, PC =    4, AC = 0024
time = 490, clk = 0, IR = xxxx, PC =    4, AC = 0024
time = 495, clk = 1, IR = xxxx, PC =    4, AC = 0024
time = 500, clk = 0, IR = xxxx, PC =    4, AC = 0024
time = 505, clk = 1, IR = xxxx, PC =    4, AC = 0024
time = 510, clk = 0, IR = xxxx, PC =    4, AC = 0024
time = 515, clk = 1, IR = xxxx, PC =    4, AC = 0024
time = 520, clk = 0, IR = xxxx, PC =    4, AC = 0024
time = 525, clk = 1, IR = xxxx, PC =    4, AC = 0024
time = 530, clk = 0, IR = xxxx, PC =    4, AC = 0024
time = 535, clk = 1, IR = xxxx, PC =    4, AC = 0024
time = 540, clk = 0, IR = xxxx, PC =    4, AC = 0024
time = 545, clk = 1, IR = xxxx, PC =    5, AC = 0024
time = 550, clk = 0, IR = xxxx, PC =    5, AC = 0024
time = 555, clk = 1, IR = xxxx, PC =    5, AC = 0024
time = 560, clk = 0, IR = xxxx, PC =    5, AC = 0024
time = 565, clk = 1, IR = xxxx, PC =    5, AC = 0024
time = 570, clk = 0, IR = xxxx, PC =    5, AC = 0024
time = 575, clk = 1, IR = xxxx, PC =    5, AC = 0024
time = 580, clk = 0, IR = xxxx, PC =    5, AC = 0024
time = 585, clk = 1, IR = xxxx, PC =    5, AC = 0024
time = 590, clk = 0, IR = xxxx, PC =    5, AC = 0024
time = 595, clk = 1, IR = xxxx, PC =    5, AC = 0024
time = 600, clk = 0, IR = xxxx, PC =    5, AC = 0024
time = 605, clk = 1, IR = xxxx, PC =    5, AC = 0024
time = 610, clk = 0, IR = xxxx, PC =    5, AC = 0024
time = 615, clk = 1, IR = xxxx, PC =    5, AC = 0024
time = 620, clk = 0, IR = xxxx, PC =    5, AC = 0024
time = 625, clk = 1, IR = xxxx, PC =    5, AC = 0024
time = 630, clk = 0, IR = xxxx, PC =    5, AC = 0024
time = 635, clk = 1, IR = xxxx, PC =    5, AC = 0024
time = 640, clk = 0, IR = xxxx, PC =    5, AC = 0024
time = 645, clk = 1, IR = xxxx, PC =    5, AC = 0024
time = 650, clk = 0, IR = xxxx, PC =    5, AC = 0024
time = 655, clk = 1, IR = xxxx, PC =    5, AC = 0024
time = 660, clk = 0, IR = xxxx, PC =    5, AC = 0024
time = 665, clk = 1, IR = xxxx, PC =    5, AC = 0024
time = 670, clk = 0, IR = xxxx, PC =    5, AC = 0024
time = 675, clk = 1, IR = xxxx, PC =    5, AC = 0024
time = 680, clk = 0, IR = xxxx, PC =    5, AC = 0024
time = 685, clk = 1, IR = xxxx, PC =    5, AC = 0024
time = 690, clk = 0, IR = xxxx, PC =    5, AC = 0024
time = 695, clk = 1, IR = xxxx, PC =    5, AC = 0024
time = 700, clk = 0, IR = xxxx, PC =    5, AC = 0024
time = 705, clk = 1, IR = xxxx, PC =    6, AC = 0024
time = 710, clk = 0, IR = xxxx, PC =    6, AC = 0024
time = 715, clk = 1, IR = xxxx, PC =    6, AC = 0024
time = 720, clk = 0, IR = xxxx, PC =    6, AC = 0024
time = 725, clk = 1, IR = xxxx, PC =    6, AC = 0024
time = 730, clk = 0, IR = xxxx, PC =    6, AC = 0024
time = 735, clk = 1, IR = xxxx, PC =    6, AC = 0024
time = 740, clk = 0, IR = xxxx, PC =    6, AC = 0024
time = 745, clk = 1, IR = xxxx, PC =    6, AC = 0024
time = 750, clk = 0, IR = xxxx, PC =    6, AC = 0024
time = 755, clk = 1, IR = xxxx, PC =    6, AC = 0024
time = 760, clk = 0, IR = xxxx, PC =    6, AC = 0024
time = 765, clk = 1, IR = xxxx, PC =    6, AC = 0024
time = 770, clk = 0, IR = xxxx, PC =    6, AC = 0024
time = 775, clk = 1, IR = xxxx, PC =    6, AC = 0024
time = 780, clk = 0, IR = xxxx, PC =    6, AC = 0024
time = 785, clk = 1, IR = xxxx, PC =    6, AC = 0024
time = 790, clk = 0, IR = xxxx, PC =    6, AC = 0024
time = 795, clk = 1, IR = xxxx, PC =    6, AC = 0024
time = 800, clk = 0, IR = xxxx, PC =    6, AC = 0024
time = 805, clk = 1, IR = xxxx, PC =    6, AC = 0024
time = 810, clk = 0, IR = xxxx, PC =    6, AC = 0024
time = 815, clk = 1, IR = xxxx, PC =    6, AC = 0024
time = 820, clk = 0, IR = xxxx, PC =    6, AC = 0024
time = 825, clk = 1, IR = xxxx, PC =    6, AC = 0024
time = 830, clk = 0, IR = xxxx, PC =    6, AC = 0024
time = 835, clk = 1, IR = xxxx, PC =    6, AC = 0024
time = 840, clk = 0, IR = xxxx, PC =    6, AC = 0024
time = 845, clk = 1, IR = xxxx, PC =    6, AC = 0024
time = 850, clk = 0, IR = xxxx, PC =    6, AC = 0024
time = 855, clk = 1, IR = xxxx, PC =    6, AC = 0024
time = 860, clk = 0, IR = xxxx, PC =    6, AC = 0024
time = 865, clk = 1, IR = xxxx, PC =    7, AC = 0024
time = 870, clk = 0, IR = xxxx, PC =    7, AC = 0024
time = 875, clk = 1, IR = xxxx, PC =    7, AC = 0024
time = 880, clk = 0, IR = xxxx, PC =    7, AC = 0024
time = 885, clk = 1, IR = xxxx, PC =    7, AC = 0024
time = 890, clk = 0, IR = xxxx, PC =    7, AC = 0024
time = 895, clk = 1, IR = xxxx, PC =    7, AC = 0024
time = 900, clk = 0, IR = xxxx, PC =    7, AC = 0024
time = 905, clk = 1, IR = xxxx, PC =    7, AC = 0024
time = 910, clk = 0, IR = xxxx, PC =    7, AC = 0024
time = 915, clk = 1, IR = xxxx, PC =    7, AC = 0024
time = 920, clk = 0, IR = xxxx, PC =    7, AC = 0024
time = 925, clk = 1, IR = xxxx, PC =    7, AC = 0024
time = 930, clk = 0, IR = xxxx, PC =    7, AC = 0024
time = 935, clk = 1, IR = xxxx, PC =    7, AC = 0024
time = 940, clk = 0, IR = xxxx, PC =    7, AC = 0024
time = 945, clk = 1, IR = xxxx, PC =    7, AC = 0024
time = 950, clk = 0, IR = xxxx, PC =    7, AC = 0024
time = 955, clk = 1, IR = xxxx, PC =    7, AC = 0024
time = 960, clk = 0, IR = xxxx, PC =    7, AC = 0024
time = 965, clk = 1, IR = xxxx, PC =    7, AC = 0024
time = 970, clk = 0, IR = xxxx, PC =    7, AC = 0024
time = 975, clk = 1, IR = xxxx, PC =    7, AC = 0024
time = 980, clk = 0, IR = xxxx, PC =    7, AC = 0024
time = 985, clk = 1, IR = xxxx, PC =    7, AC = 0024
time = 990, clk = 0, IR = xxxx, PC =    7, AC = 0024
time = 995, clk = 1, IR = xxxx, PC =    7, AC = 0024
time = 1000, clk = 0, IR = xxxx, PC =    7, AC = 0024
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_micro_processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1514.508 ; gain = 13.230
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/alnaser/Documents/verilog/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_micro_processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/alnaser/Documents/verilog/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_micro_processor_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_2/project_2.srcs/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMORY
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_2/project_2.srcs/sources_1/new/micro_processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module micro_processor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_2/project_2.srcs/sim_1/new/micro_processor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_micro_processor
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/alnaser/Documents/verilog/project_2/project_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 89e503ea06cb4c209a50990e5b97821c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_micro_processor_behav xil_defaultlib.tb_micro_processor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port MEM_address [C:/Users/alnaser/Documents/verilog/project_2/project_2.srcs/sources_1/new/micro_processor.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MEMORY
Compiling module xil_defaultlib.micro_processor
Compiling module xil_defaultlib.tb_micro_processor
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_micro_processor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/alnaser/Documents/verilog/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_micro_processor_behav -key {Behavioral:sim_1:Functional:tb_micro_processor} -tclbatch {tb_micro_processor.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_micro_processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_micro_processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/alnaser/Documents/verilog/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_micro_processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/alnaser/Documents/verilog/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_micro_processor_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_2/project_2.srcs/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMORY
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_2/project_2.srcs/sources_1/new/micro_processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module micro_processor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_2/project_2.srcs/sim_1/new/micro_processor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_micro_processor
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/alnaser/Documents/verilog/project_2/project_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 89e503ea06cb4c209a50990e5b97821c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_micro_processor_behav xil_defaultlib.tb_micro_processor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port MEM_address [C:/Users/alnaser/Documents/verilog/project_2/project_2.srcs/sources_1/new/micro_processor.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MEMORY
Compiling module xil_defaultlib.micro_processor
Compiling module xil_defaultlib.tb_micro_processor
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_micro_processor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/alnaser/Documents/verilog/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_micro_processor_behav -key {Behavioral:sim_1:Functional:tb_micro_processor} -tclbatch {tb_micro_processor.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_micro_processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_micro_processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/alnaser/Documents/verilog/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_micro_processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/alnaser/Documents/verilog/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_micro_processor_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_2/project_2.srcs/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMORY
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_2/project_2.srcs/sources_1/new/micro_processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module micro_processor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_2/project_2.srcs/sim_1/new/micro_processor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_micro_processor
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/alnaser/Documents/verilog/project_2/project_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 89e503ea06cb4c209a50990e5b97821c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_micro_processor_behav xil_defaultlib.tb_micro_processor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port MEM_address [C:/Users/alnaser/Documents/verilog/project_2/project_2.srcs/sources_1/new/micro_processor.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MEMORY
Compiling module xil_defaultlib.micro_processor
Compiling module xil_defaultlib.tb_micro_processor
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_micro_processor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/alnaser/Documents/verilog/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_micro_processor_behav -key {Behavioral:sim_1:Functional:tb_micro_processor} -tclbatch {tb_micro_processor.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_micro_processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File C:Users\alnaserDesktopmemory_input.txt referenced on C:/Users/alnaser/Documents/verilog/project_2/project_2.srcs/sources_1/new/MEM.v at line 19 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_micro_processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
current_project project_3
current_sim simulation_54
current_project project_2
current_sim simulation_71
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/alnaser/Documents/verilog/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_micro_processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/alnaser/Documents/verilog/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_micro_processor_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_2/project_2.srcs/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMORY
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_2/project_2.srcs/sources_1/new/micro_processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module micro_processor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_2/project_2.srcs/sim_1/new/micro_processor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_micro_processor
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/alnaser/Documents/verilog/project_2/project_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 89e503ea06cb4c209a50990e5b97821c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_micro_processor_behav xil_defaultlib.tb_micro_processor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port MEM_address [C:/Users/alnaser/Documents/verilog/project_2/project_2.srcs/sources_1/new/micro_processor.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MEMORY
Compiling module xil_defaultlib.micro_processor
Compiling module xil_defaultlib.tb_micro_processor
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_micro_processor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/alnaser/Documents/verilog/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_micro_processor_behav -key {Behavioral:sim_1:Functional:tb_micro_processor} -tclbatch {tb_micro_processor.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_micro_processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File C:Users\alnaserDesktopmemory_input.txt referenced on C:/Users/alnaser/Documents/verilog/project_2/project_2.srcs/sources_1/new/MEM.v at line 19 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_micro_processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/alnaser/Documents/verilog/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_micro_processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/alnaser/Documents/verilog/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_micro_processor_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_2/project_2.srcs/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMORY
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_2/project_2.srcs/sources_1/new/micro_processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module micro_processor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_2/project_2.srcs/sim_1/new/micro_processor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_micro_processor
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/alnaser/Documents/verilog/project_2/project_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 89e503ea06cb4c209a50990e5b97821c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_micro_processor_behav xil_defaultlib.tb_micro_processor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port MEM_address [C:/Users/alnaser/Documents/verilog/project_2/project_2.srcs/sources_1/new/micro_processor.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MEMORY
Compiling module xil_defaultlib.micro_processor
Compiling module xil_defaultlib.tb_micro_processor
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_micro_processor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/alnaser/Documents/verilog/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_micro_processor_behav -key {Behavioral:sim_1:Functional:tb_micro_processor} -tclbatch {tb_micro_processor.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_micro_processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_micro_processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/alnaser/Documents/verilog/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_micro_processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/alnaser/Documents/verilog/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_micro_processor_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_2/project_2.srcs/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMORY
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_2/project_2.srcs/sources_1/new/micro_processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module micro_processor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_2/project_2.srcs/sim_1/new/micro_processor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_micro_processor
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/alnaser/Documents/verilog/project_2/project_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 89e503ea06cb4c209a50990e5b97821c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_micro_processor_behav xil_defaultlib.tb_micro_processor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port MEM_address [C:/Users/alnaser/Documents/verilog/project_2/project_2.srcs/sources_1/new/micro_processor.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MEMORY
Compiling module xil_defaultlib.micro_processor
Compiling module xil_defaultlib.tb_micro_processor
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_micro_processor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/alnaser/Documents/verilog/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_micro_processor_behav -key {Behavioral:sim_1:Functional:tb_micro_processor} -tclbatch {tb_micro_processor.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_micro_processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_micro_processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/alnaser/Documents/verilog/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_micro_processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/alnaser/Documents/verilog/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_micro_processor_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_2/project_2.srcs/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMORY
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_2/project_2.srcs/sources_1/new/micro_processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module micro_processor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_2/project_2.srcs/sim_1/new/micro_processor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_micro_processor
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/alnaser/Documents/verilog/project_2/project_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 89e503ea06cb4c209a50990e5b97821c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_micro_processor_behav xil_defaultlib.tb_micro_processor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port MEM_address [C:/Users/alnaser/Documents/verilog/project_2/project_2.srcs/sources_1/new/micro_processor.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MEMORY
Compiling module xil_defaultlib.micro_processor
Compiling module xil_defaultlib.tb_micro_processor
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_micro_processor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/alnaser/Documents/verilog/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_micro_processor_behav -key {Behavioral:sim_1:Functional:tb_micro_processor} -tclbatch {tb_micro_processor.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_micro_processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_micro_processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/alnaser/Documents/verilog/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_micro_processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/alnaser/Documents/verilog/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_micro_processor_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_2/project_2.srcs/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMORY
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_2/project_2.srcs/sources_1/new/micro_processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module micro_processor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_2/project_2.srcs/sim_1/new/micro_processor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_micro_processor
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/alnaser/Documents/verilog/project_2/project_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 89e503ea06cb4c209a50990e5b97821c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_micro_processor_behav xil_defaultlib.tb_micro_processor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port MEM_address [C:/Users/alnaser/Documents/verilog/project_2/project_2.srcs/sources_1/new/micro_processor.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MEMORY
Compiling module xil_defaultlib.micro_processor
Compiling module xil_defaultlib.tb_micro_processor
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_micro_processor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/alnaser/Documents/verilog/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_micro_processor_behav -key {Behavioral:sim_1:Functional:tb_micro_processor} -tclbatch {tb_micro_processor.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_micro_processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_micro_processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/alnaser/Documents/verilog/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_micro_processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/alnaser/Documents/verilog/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_micro_processor_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_2/project_2.srcs/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMORY
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_2/project_2.srcs/sources_1/new/micro_processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module micro_processor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_2/project_2.srcs/sim_1/new/micro_processor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_micro_processor
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/alnaser/Documents/verilog/project_2/project_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 89e503ea06cb4c209a50990e5b97821c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_micro_processor_behav xil_defaultlib.tb_micro_processor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MEMORY
Compiling module xil_defaultlib.micro_processor
Compiling module xil_defaultlib.tb_micro_processor
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_micro_processor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/alnaser/Documents/verilog/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_micro_processor_behav -key {Behavioral:sim_1:Functional:tb_micro_processor} -tclbatch {tb_micro_processor.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_micro_processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_micro_processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/alnaser/Documents/verilog/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_micro_processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/alnaser/Documents/verilog/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_micro_processor_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_2/project_2.srcs/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMORY
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_2/project_2.srcs/sources_1/new/micro_processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module micro_processor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_2/project_2.srcs/sim_1/new/micro_processor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_micro_processor
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/alnaser/Documents/verilog/project_2/project_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 89e503ea06cb4c209a50990e5b97821c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_micro_processor_behav xil_defaultlib.tb_micro_processor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MEMORY
Compiling module xil_defaultlib.micro_processor
Compiling module xil_defaultlib.tb_micro_processor
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_micro_processor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/alnaser/Documents/verilog/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_micro_processor_behav -key {Behavioral:sim_1:Functional:tb_micro_processor} -tclbatch {tb_micro_processor.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_micro_processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_micro_processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/alnaser/Documents/verilog/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_micro_processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/alnaser/Documents/verilog/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_micro_processor_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_2/project_2.srcs/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMORY
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_2/project_2.srcs/sources_1/new/micro_processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module micro_processor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alnaser/Documents/verilog/project_2/project_2.srcs/sim_1/new/micro_processor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_micro_processor
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/alnaser/Documents/verilog/project_2/project_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 89e503ea06cb4c209a50990e5b97821c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_micro_processor_behav xil_defaultlib.tb_micro_processor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MEMORY
Compiling module xil_defaultlib.micro_processor
Compiling module xil_defaultlib.tb_micro_processor
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_micro_processor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/alnaser/Documents/verilog/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_micro_processor_behav -key {Behavioral:sim_1:Functional:tb_micro_processor} -tclbatch {tb_micro_processor.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_micro_processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_micro_processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
archive_project C:/Users/alnaser/Documents/verilog/project_2.xpr.zip -temp_dir C:/Users/alnaser/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-40364-alnaser -force -exclude_run_results -include_local_ip_cache
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'C:/Users/alnaser/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-40364-alnaser' for archiving project
Scanning sources...
Finished scanning sources
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [ProjectBase 1-495] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience any problem with archiving the project, please consider setting environment variable $TEMP to a shorter path.
Current project path is 'C:/Users/alnaser/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-40364-alnaser/PrjAr/_X_'.
INFO: [Coretcl 2-135] resetting runs for excluding generated files from archive...
WARNING: [Coretcl 2-105] Run 'synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'synth_1'...
INFO: [Coretcl 2-133] re-setting run 'impl_1'...
