(* use_dsp48="no" *) (* use_dsp="no" *) module top
#(parameter param15 = ((!(((8'h9f) ? (8'had) : (8'ha7)) ? (~(8'ha4)) : ((8'ha7) * (8'ha2)))) ? (~&(!(~|(8'ha5)))) : (!(&((8'had) <<< (8'hb0))))))
(y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h45):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(3'h7):(1'h0)] wire3;
  input wire signed [(3'h6):(1'h0)] wire2;
  input wire [(4'hb):(1'h0)] wire1;
  input wire [(3'h7):(1'h0)] wire0;
  wire signed [(3'h4):(1'h0)] wire14;
  wire signed [(3'h6):(1'h0)] wire13;
  wire [(3'h5):(1'h0)] wire12;
  wire [(4'hb):(1'h0)] wire11;
  wire signed [(4'hb):(1'h0)] wire10;
  wire [(3'h4):(1'h0)] wire9;
  wire [(3'h4):(1'h0)] wire8;
  wire signed [(2'h2):(1'h0)] wire4;
  reg signed [(3'h4):(1'h0)] reg7 = (1'h0);
  reg [(4'hb):(1'h0)] reg6 = (1'h0);
  reg [(3'h6):(1'h0)] reg5 = (1'h0);
  assign y = {wire14,
                 wire13,
                 wire12,
                 wire11,
                 wire10,
                 wire9,
                 wire8,
                 wire4,
                 reg7,
                 reg6,
                 reg5,
                 (1'h0)};
  assign wire4 = $unsigned((((wire2 < wire1) <= $unsigned(wire1)) >= ($unsigned(wire3) ^~ (8'hac))));
  always
    @(posedge clk) begin
      if ((wire0[(3'h7):(3'h7)] ? wire3[(3'h6):(3'h6)] : wire2[(1'h0):(1'h0)]))
        begin
          reg5 <= ({(~^$signed(wire3))} ?
              $signed(wire3) : $unsigned((~|$unsigned(wire0))));
        end
      else
        begin
          reg5 <= ($unsigned((reg5 ^ $unsigned(wire2))) ~^ $unsigned($signed({wire0})));
          reg6 <= (8'ha5);
          reg7 <= wire2;
        end
    end
  assign wire8 = wire4;
  assign wire9 = $unsigned($unsigned((8'ha7)));
  assign wire10 = ($signed((reg6[(3'h4):(3'h4)] ?
                      $signed(wire9) : (reg7 & (8'ha0)))) >> (^~$signed((^wire2))));
  assign wire11 = (reg6[(4'ha):(4'ha)] ?
                      $signed(wire9) : {wire0[(1'h0):(1'h0)]});
  assign wire12 = wire0[(1'h0):(1'h0)];
  assign wire13 = reg5;
  assign wire14 = (|{reg6[(1'h0):(1'h0)]});
endmodule