arch                         	circuit                      	script_params                	vtr_flow_elapsed_time	error	odin_synth_time	max_odin_mem	abc_depth	abc_synth_time	abc_cec_time	abc_sec_time	max_abc_mem	ace_time	max_ace_mem	num_clb	num_io	num_memories	num_mult	vpr_revision            	vpr_status	max_vpr_mem	num_primary_inputs	num_primary_outputs	num_pre_packed_nets	num_pre_packed_blocks	num_netlist_clocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	device_grid_tiles	device_limiting_resources	device_name	pack_time	placed_wirelength_est	place_time	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	logic_block_area_total	logic_block_area_used	min_chan_width_routing_area_total	min_chan_width_routing_area_per_tile	min_chan_width_route_time	crit_path_routed_wirelength	crit_path_route_success_iteration	crit_path_total_nets_routed	crit_path_total_connections_routed	crit_path_total_heap_pushes	crit_path_total_heap_pops	critical_path_delay	setup_TNS	setup_WNS	hold_TNS 	hold_WNS 	crit_path_routing_area_total	crit_path_routing_area_per_tile	crit_path_route_time	num_global_nets	num_routed_nets
timing/k6_N10_40nm.xml       	microbenchmarks/d_flip_flop.v	common_--clock_modeling_ideal	0.33                 	     	0.00           	4788        	1        	0.01          	-1          	-1          	29732      	-1      	-1         	1      	2     	-1          	-1      	v8.0.0-rc2-17-gbd4bdd9db	success   	10988      	2                 	1                  	3                  	4                    	1                 	3                   	4                     	3           	3            	9                	-1                       	auto       	0.00     	4                    	0.00      	0.570641      	-0.944653           	-0.570641           	2             	3                	2                                     	53894                 	53894                	1165.58                          	129.509                             	0.00                     	3                          	2                                	3                          	3                                 	56                         	48                       	0.577715           	-1.04204 	-0.577715	0        	0        	1165.58                     	129.509                        	0.00                	1              	2              
timing/k6_N10_40nm.xml       	microbenchmarks/d_flip_flop.v	common_--clock_modeling_route	0.32                 	     	0.00           	4740        	1        	0.01          	-1          	-1          	29604      	-1      	-1         	1      	2     	-1          	-1      	v8.0.0-rc2-17-gbd4bdd9db	success   	10780      	2                 	1                  	3                  	4                    	1                 	3                   	4                     	3           	3            	9                	-1                       	auto       	0.00     	6                    	0.00      	0.524421      	-0.946421           	-0.524421           	2             	5                	1                                     	53894                 	53894                	1588.16                          	176.462                             	0.00                     	5                          	1                                	3                          	3                                 	73                         	60                       	0.7307             	-1.06327 	-0.7307  	-0.155434	-0.155434	1588.16                     	176.462                        	0.00                	0              	3              
timing/k6_N10_40nm.xml       	verilog/mkPktMerge.v         	common_--clock_modeling_ideal	4.26                 	     	0.31           	53120       	2        	1.03          	-1          	-1          	52684      	-1      	-1         	155    	5     	-1          	-1      	v8.0.0-rc2-17-gbd4bdd9db	success   	23716      	5                 	156                	191                	347                  	1                 	163                 	316                   	15          	15           	225              	clb                      	auto       	0.03     	22                   	0.20      	1.10064       	-11.3943            	-1.10064            	8             	62               	14                                    	9.10809e+06           	8.35357e+06          	130230.                          	578.801                             	0.17                     	64                         	13                               	48                         	55                                	1792                       	824                      	1.16775            	-14.6949 	-1.16775 	0        	0        	158426.                     	704.117                        	0.01                	154            	9              
timing/k6_N10_40nm.xml       	verilog/mkPktMerge.v         	common_--clock_modeling_route	4.17                 	     	0.23           	53136       	2        	1.03          	-1          	-1          	52672      	-1      	-1         	155    	5     	-1          	-1      	v8.0.0-rc2-17-gbd4bdd9db	success   	23992      	5                 	156                	191                	347                  	1                 	163                 	316                   	15          	15           	225              	clb                      	auto       	0.03     	29                   	0.15      	1.12405       	-11.8425            	-1.12405            	8             	83               	18                                    	9.10809e+06           	8.35357e+06          	137721.                          	612.093                             	0.18                     	75                         	9                                	58                         	78                                	4126                       	1834                     	1.43734            	-14.0834 	-1.43734 	-2.72102 	-0.21284 	165917.                     	737.409                        	0.01                	153            	10             
timing/k6_N10_mem32K_40nm.xml	microbenchmarks/d_flip_flop.v	common_--clock_modeling_ideal	0.36                 	     	0.00           	5276        	1        	0.01          	-1          	-1          	29708      	-1      	-1         	1      	2     	0           	0       	v8.0.0-rc2-17-gbd4bdd9db	success   	17076      	2                 	1                  	3                  	4                    	1                 	3                   	4                     	3           	3            	9                	-1                       	auto       	0.00     	4                    	0.01      	0.570641      	-0.944653           	-0.570641           	2             	3                	2                                     	53894                 	53894                	1165.58                          	129.509                             	0.00                     	3                          	2                                	3                          	3                                 	56                         	48                       	0.577715           	-1.04204 	-0.577715	0        	0        	1165.58                     	129.509                        	0.00                	1              	2              
timing/k6_N10_mem32K_40nm.xml	microbenchmarks/d_flip_flop.v	common_--clock_modeling_route	0.32                 	     	0.00           	5332        	1        	0.01          	-1          	-1          	29640      	-1      	-1         	1      	2     	0           	0       	v8.0.0-rc2-17-gbd4bdd9db	success   	16956      	2                 	1                  	3                  	4                    	1                 	3                   	4                     	3           	3            	9                	-1                       	auto       	0.00     	6                    	0.01      	0.524421      	-0.946421           	-0.524421           	2             	5                	1                                     	53894                 	53894                	1588.16                          	176.462                             	0.00                     	5                          	1                                	3                          	3                                 	73                         	60                       	0.7307             	-1.06327 	-0.7307  	-0.155434	-0.155434	1588.16                     	176.462                        	0.00                	0              	3              
timing/k6_N10_mem32K_40nm.xml	verilog/mkPktMerge.v         	common_--clock_modeling_ideal	8.08                 	     	0.11           	16492       	2        	0.11          	-1          	-1          	34112      	-1      	-1         	33     	311   	15          	0       	v8.0.0-rc2-17-gbd4bdd9db	success   	54836      	311               	156                	972                	1128                 	1                 	954                 	515                   	28          	28           	784              	memory                   	auto       	0.32     	7339                 	1.45      	3.50082       	-4199.76            	-3.50082            	36            	13582            	27                                    	4.25198e+07           	9.9985e+06           	1.86960e+06                      	2384.70                             	3.59                     	12376                      	35                               	3518                       	3979                              	5974008                    	2193096                  	3.92354            	-4832.49 	-3.92354 	-18.6448 	-0.360359	2.30301e+06                 	2937.52                        	0.90                	15             	939            
timing/k6_N10_mem32K_40nm.xml	verilog/mkPktMerge.v         	common_--clock_modeling_route	8.23                 	     	0.15           	16548       	2        	0.11          	-1          	-1          	34104      	-1      	-1         	33     	311   	15          	0       	v8.0.0-rc2-17-gbd4bdd9db	success   	54696      	311               	156                	972                	1128                 	1                 	954                 	515                   	28          	28           	784              	memory                   	auto       	0.32     	7734                 	1.50      	4.62016       	-3489.62            	-4.62016            	40            	13729            	46                                    	4.25198e+07           	9.9985e+06           	2.07480e+06                      	2646.43                             	3.89                     	12524                      	14                               	2831                       	3363                              	5096995                    	1873373                  	4.77146            	-3727.08 	-4.77146 	-859.17  	-2.43909 	2.60581e+06                 	3323.74                        	0.64                	14             	940            
