rxfifo_ip_4Kx64.v,verilog,xil_defaultlib,../../../../LMAC_DFIFO_BRIDGE.srcs/sources_1/ip/rxfifo_ip_4Kx64/sim/rxfifo_ip_4Kx64.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
