{"vcs1":{"timestamp_begin":1730982464.292658707, "rt":2.01, "ut":0.80, "st":0.28}}
{"vcselab":{"timestamp_begin":1730982466.396993619, "rt":1.21, "ut":0.26, "st":0.18}}
{"link":{"timestamp_begin":1730982467.692431533, "rt":0.36, "ut":0.14, "st":0.17}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1730982463.585419107}
{"VCS_COMP_START_TIME": 1730982463.585419107}
{"VCS_COMP_END_TIME": 1730982469.845351991}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 331996}}
{"stitch_vcselab": {"peak_mem": 231492}}
