/*
 * Function entries for mathbench.
 *
 * Copyright (c) 2022, Arm Limited.
 * SPDX-License-Identifier: MIT OR Apache-2.0 WITH LLVM-exception
 */
F (erfcf, -4.0, 10.0)
F (erff, -4.0, 4.0)
F (log10f, 0.01, 11.1)

D (erf, -6,6)
D (erfc, -6.0, 28.0)
D (log10, 0.01, 11.1)

#if WANT_VMATH
D (__s_erf, -6.0, 6.0)
F (__s_erfcf, -6.0, 28.0)
D (__s_erfc, -6.0, 28.0)
F (__s_log10f, 0.01, 11.1)
D (__s_log10, 0.01, 11.1)
#if __aarch64__
VD  (__v_erf, -6.0, 6.0)
VF (__v_erfcf, -6.0, 28.0)
VD (__v_erfc, -6.0, 28.0)
VD (__v_log10, 0.01, 11.1)
VF (__v_log10f, 0.01, 11.1)
#ifdef __vpcs
VND(__vn_erf, -6.0, 6.0)
VND(_ZGVnN2v_erf, -6.0, 6.0)

VNF(__vn_erfcf, -6.0, 28.0)
VNF(_ZGVnN4v_erfcf, -6.0, 28.0)

VND(__vn_erfc, -6.0, 28.0)
VND(_ZGVnN2v_erfc, -6.0, 28.0)

VNF (__vn_log10f, 0.01, 11.1)
VNF (_ZGVnN4v_log10f, 0.01, 11.1)

VND (__vn_log10, 0.01, 11.1)
VND (_ZGVnN2v_log10, 0.01, 11.1)
#endif
#endif
#endif
