 library IEEE;
           use ieee.std_logic_1164.all;
            use ieee.std_logic_unsigned.all;    
            entity UP_Counter is 
             port(
             Clock, CLR : in  std_logic;
             Q : out std_logic_vector(3 downto 0));
             end UP_Counter;
        
             architecture archi of UP_Counter is  
             signal tmp: std_logic_vector(3 downto 0);
             begin
             process (Clock, CLR) 
             begin   
                 if(CLR='1') then
                    tmp<= "0000";
                elsif (Clock='1' and Clock'event) then
                      tmp<= tmp+1;
                 end if;  
             end process; 
                Q <= tmp;
             end archi;
			 