Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sat Jun 26 09:52:21 2021
| Host         : DESKTOP-NDG2QTT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TOP_1_RCA_timing_summary_routed.rpt -rpx TOP_1_RCA_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP_1_RCA
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 145 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      9.643        0.000                      0                  419        0.045        0.000                      0                  419        9.500        0.000                       0                   436  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clock  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock               9.643        0.000                      0                  419        0.045        0.000                      0                  419        9.500        0.000                       0                   436  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack        9.643ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.643ns  (required time - arrival time)
  Source:                 C3_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Z_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        10.256ns  (logic 2.740ns (26.717%)  route 7.516ns (73.283%))
  Logic Levels:           14  (LUT2=1 LUT5=6 LUT6=7)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.510ns = ( 24.510 - 20.000 ) 
    Source Clock Delay      (SCD):    5.110ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         1.866     5.110    clk_IBUF_BUFG
    SLICE_X112Y50        FDRE                                         r  C3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y50        FDRE (Prop_fdre_C_Q)         0.518     5.628 r  C3_reg[5]/Q
                         net (fo=5, routed)           0.827     6.455    C3[5]
    SLICE_X110Y49        LUT2 (Prop_lut2_I0_O)        0.152     6.607 f  Z[10]_i_11/O
                         net (fo=1, routed)           0.479     7.086    Z[10]_i_11_n_0
    SLICE_X110Y50        LUT6 (Prop_lut6_I5_O)        0.332     7.418 f  Z[10]_i_8/O
                         net (fo=1, routed)           0.594     8.012    Z[10]_i_8_n_0
    SLICE_X110Y47        LUT6 (Prop_lut6_I5_O)        0.124     8.136 f  Z[10]_i_5/O
                         net (fo=2, routed)           0.432     8.568    Z[10]_i_5_n_0
    SLICE_X110Y48        LUT6 (Prop_lut6_I0_O)        0.124     8.692 f  Z[15]_i_8/O
                         net (fo=1, routed)           0.443     9.135    Z[15]_i_8_n_0
    SLICE_X109Y49        LUT6 (Prop_lut6_I5_O)        0.124     9.259 f  Z[15]_i_5/O
                         net (fo=2, routed)           0.439     9.698    Z[15]_i_5_n_0
    SLICE_X108Y48        LUT6 (Prop_lut6_I0_O)        0.124     9.822 f  Z[20]_i_8/O
                         net (fo=1, routed)           0.430    10.252    Z[20]_i_8_n_0
    SLICE_X107Y48        LUT6 (Prop_lut6_I5_O)        0.124    10.376 f  Z[20]_i_5/O
                         net (fo=2, routed)           0.506    10.882    Z[20]_i_5_n_0
    SLICE_X106Y48        LUT5 (Prop_lut5_I4_O)        0.124    11.006 f  Z[20]_i_2/O
                         net (fo=2, routed)           0.916    11.921    Z[20]_i_2_n_0
    SLICE_X104Y48        LUT5 (Prop_lut5_I4_O)        0.124    12.045 f  Z[23]_i_2/O
                         net (fo=3, routed)           0.846    12.891    Z[23]_i_2_n_0
    SLICE_X102Y50        LUT5 (Prop_lut5_I4_O)        0.150    13.041 f  Z[24]_i_2/O
                         net (fo=2, routed)           0.675    13.716    Z[24]_i_2_n_0
    SLICE_X102Y52        LUT5 (Prop_lut5_I4_O)        0.348    14.064 f  Z[26]_i_2/O
                         net (fo=2, routed)           0.312    14.375    Z[26]_i_2_n_0
    SLICE_X102Y53        LUT5 (Prop_lut5_I4_O)        0.124    14.499 f  Z[28]_i_2/O
                         net (fo=2, routed)           0.308    14.807    Z[28]_i_2_n_0
    SLICE_X103Y54        LUT5 (Prop_lut5_I4_O)        0.124    14.931 r  Z[30]_i_2/O
                         net (fo=1, routed)           0.310    15.241    Z[30]_i_2_n_0
    SLICE_X104Y54        LUT6 (Prop_lut6_I2_O)        0.124    15.365 r  Z[30]_i_1/O
                         net (fo=1, routed)           0.000    15.365    G1[30]
    SLICE_X104Y54        FDRE                                         r  Z_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
    K19                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    20.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    22.810    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         1.609    24.510    clk_IBUF_BUFG
    SLICE_X104Y54        FDRE                                         r  Z_reg[30]/C
                         clock pessimism              0.457    24.967    
                         clock uncertainty           -0.035    24.931    
    SLICE_X104Y54        FDRE (Setup_fdre_C_D)        0.077    25.008    Z_reg[30]
  -------------------------------------------------------------------
                         required time                         25.008    
                         arrival time                         -15.365    
  -------------------------------------------------------------------
                         slack                                  9.643    

Slack (MET) :             9.958ns  (required time - arrival time)
  Source:                 C3_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Z_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        9.941ns  (logic 2.616ns (26.316%)  route 7.325ns (73.684%))
  Logic Levels:           13  (LUT2=1 LUT5=5 LUT6=7)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.510ns = ( 24.510 - 20.000 ) 
    Source Clock Delay      (SCD):    5.110ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         1.866     5.110    clk_IBUF_BUFG
    SLICE_X112Y50        FDRE                                         r  C3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y50        FDRE (Prop_fdre_C_Q)         0.518     5.628 r  C3_reg[5]/Q
                         net (fo=5, routed)           0.827     6.455    C3[5]
    SLICE_X110Y49        LUT2 (Prop_lut2_I0_O)        0.152     6.607 r  Z[10]_i_11/O
                         net (fo=1, routed)           0.479     7.086    Z[10]_i_11_n_0
    SLICE_X110Y50        LUT6 (Prop_lut6_I5_O)        0.332     7.418 r  Z[10]_i_8/O
                         net (fo=1, routed)           0.594     8.012    Z[10]_i_8_n_0
    SLICE_X110Y47        LUT6 (Prop_lut6_I5_O)        0.124     8.136 r  Z[10]_i_5/O
                         net (fo=2, routed)           0.432     8.568    Z[10]_i_5_n_0
    SLICE_X110Y48        LUT6 (Prop_lut6_I0_O)        0.124     8.692 r  Z[15]_i_8/O
                         net (fo=1, routed)           0.443     9.135    Z[15]_i_8_n_0
    SLICE_X109Y49        LUT6 (Prop_lut6_I5_O)        0.124     9.259 r  Z[15]_i_5/O
                         net (fo=2, routed)           0.439     9.698    Z[15]_i_5_n_0
    SLICE_X108Y48        LUT6 (Prop_lut6_I0_O)        0.124     9.822 r  Z[20]_i_8/O
                         net (fo=1, routed)           0.430    10.252    Z[20]_i_8_n_0
    SLICE_X107Y48        LUT6 (Prop_lut6_I5_O)        0.124    10.376 r  Z[20]_i_5/O
                         net (fo=2, routed)           0.506    10.882    Z[20]_i_5_n_0
    SLICE_X106Y48        LUT5 (Prop_lut5_I4_O)        0.124    11.006 r  Z[20]_i_2/O
                         net (fo=2, routed)           0.916    11.921    Z[20]_i_2_n_0
    SLICE_X104Y48        LUT5 (Prop_lut5_I4_O)        0.124    12.045 r  Z[23]_i_2/O
                         net (fo=3, routed)           0.846    12.891    Z[23]_i_2_n_0
    SLICE_X102Y50        LUT5 (Prop_lut5_I4_O)        0.150    13.041 r  Z[24]_i_2/O
                         net (fo=2, routed)           0.675    13.716    Z[24]_i_2_n_0
    SLICE_X102Y52        LUT5 (Prop_lut5_I4_O)        0.348    14.064 r  Z[26]_i_2/O
                         net (fo=2, routed)           0.312    14.375    Z[26]_i_2_n_0
    SLICE_X102Y53        LUT5 (Prop_lut5_I4_O)        0.124    14.499 r  Z[28]_i_2/O
                         net (fo=2, routed)           0.427    14.926    Z[28]_i_2_n_0
    SLICE_X102Y54        LUT6 (Prop_lut6_I0_O)        0.124    15.050 r  Z[28]_i_1/O
                         net (fo=1, routed)           0.000    15.050    G1[28]
    SLICE_X102Y54        FDRE                                         r  Z_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
    K19                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    20.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    22.810    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         1.609    24.510    clk_IBUF_BUFG
    SLICE_X102Y54        FDRE                                         r  Z_reg[28]/C
                         clock pessimism              0.457    24.967    
                         clock uncertainty           -0.035    24.931    
    SLICE_X102Y54        FDRE (Setup_fdre_C_D)        0.077    25.008    Z_reg[28]
  -------------------------------------------------------------------
                         required time                         25.008    
                         arrival time                         -15.050    
  -------------------------------------------------------------------
                         slack                                  9.958    

Slack (MET) :             10.127ns  (required time - arrival time)
  Source:                 C3_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Z_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        9.799ns  (logic 2.490ns (25.410%)  route 7.309ns (74.590%))
  Logic Levels:           14  (LUT2=1 LUT5=5 LUT6=8)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.584ns = ( 24.584 - 20.000 ) 
    Source Clock Delay      (SCD):    5.110ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         1.866     5.110    clk_IBUF_BUFG
    SLICE_X112Y50        FDRE                                         r  C3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y50        FDRE (Prop_fdre_C_Q)         0.518     5.628 r  C3_reg[5]/Q
                         net (fo=5, routed)           0.827     6.455    C3[5]
    SLICE_X110Y49        LUT2 (Prop_lut2_I0_O)        0.152     6.607 r  Z[10]_i_11/O
                         net (fo=1, routed)           0.479     7.086    Z[10]_i_11_n_0
    SLICE_X110Y50        LUT6 (Prop_lut6_I5_O)        0.332     7.418 r  Z[10]_i_8/O
                         net (fo=1, routed)           0.594     8.012    Z[10]_i_8_n_0
    SLICE_X110Y47        LUT6 (Prop_lut6_I5_O)        0.124     8.136 r  Z[10]_i_5/O
                         net (fo=2, routed)           0.432     8.568    Z[10]_i_5_n_0
    SLICE_X110Y48        LUT6 (Prop_lut6_I0_O)        0.124     8.692 r  Z[15]_i_8/O
                         net (fo=1, routed)           0.443     9.135    Z[15]_i_8_n_0
    SLICE_X109Y49        LUT6 (Prop_lut6_I5_O)        0.124     9.259 r  Z[15]_i_5/O
                         net (fo=2, routed)           0.439     9.698    Z[15]_i_5_n_0
    SLICE_X108Y48        LUT6 (Prop_lut6_I0_O)        0.124     9.822 r  Z[20]_i_8/O
                         net (fo=1, routed)           0.430    10.252    Z[20]_i_8_n_0
    SLICE_X107Y48        LUT6 (Prop_lut6_I5_O)        0.124    10.376 r  Z[20]_i_5/O
                         net (fo=2, routed)           0.513    10.888    Z[20]_i_5_n_0
    SLICE_X106Y48        LUT6 (Prop_lut6_I0_O)        0.124    11.012 r  Z[25]_i_8/O
                         net (fo=1, routed)           0.535    11.547    Z[25]_i_8_n_0
    SLICE_X103Y48        LUT6 (Prop_lut6_I5_O)        0.124    11.671 r  Z[25]_i_5/O
                         net (fo=1, routed)           0.558    12.229    Z[25]_i_5_n_0
    SLICE_X102Y51        LUT5 (Prop_lut5_I4_O)        0.124    12.353 r  Z[25]_i_2/O
                         net (fo=2, routed)           0.554    12.908    Z[25]_i_2_n_0
    SLICE_X103Y52        LUT5 (Prop_lut5_I4_O)        0.124    13.032 r  Z[27]_i_2/O
                         net (fo=2, routed)           0.415    13.447    Z[27]_i_2_n_0
    SLICE_X103Y53        LUT5 (Prop_lut5_I4_O)        0.124    13.571 r  Z[29]_i_2/O
                         net (fo=2, routed)           0.424    13.995    Z[29]_i_2_n_0
    SLICE_X105Y54        LUT5 (Prop_lut5_I2_O)        0.124    14.119 f  Z[32]_i_6/O
                         net (fo=2, routed)           0.666    14.785    Z[32]_i_6_n_0
    SLICE_X106Y53        LUT5 (Prop_lut5_I4_O)        0.124    14.909 r  Z[32]_i_1/O
                         net (fo=1, routed)           0.000    14.909    G1[32]
    SLICE_X106Y53        FDRE                                         r  Z_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
    K19                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    20.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    22.810    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         1.683    24.584    clk_IBUF_BUFG
    SLICE_X106Y53        FDRE                                         r  Z_reg[32]/C
                         clock pessimism              0.457    25.041    
                         clock uncertainty           -0.035    25.005    
    SLICE_X106Y53        FDRE (Setup_fdre_C_D)        0.031    25.036    Z_reg[32]
  -------------------------------------------------------------------
                         required time                         25.036    
                         arrival time                         -14.909    
  -------------------------------------------------------------------
                         slack                                 10.127    

Slack (MET) :             10.129ns  (required time - arrival time)
  Source:                 C3_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Z_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        9.795ns  (logic 2.490ns (25.421%)  route 7.305ns (74.579%))
  Logic Levels:           14  (LUT2=1 LUT5=4 LUT6=9)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.584ns = ( 24.584 - 20.000 ) 
    Source Clock Delay      (SCD):    5.110ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         1.866     5.110    clk_IBUF_BUFG
    SLICE_X112Y50        FDRE                                         r  C3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y50        FDRE (Prop_fdre_C_Q)         0.518     5.628 r  C3_reg[5]/Q
                         net (fo=5, routed)           0.827     6.455    C3[5]
    SLICE_X110Y49        LUT2 (Prop_lut2_I0_O)        0.152     6.607 f  Z[10]_i_11/O
                         net (fo=1, routed)           0.479     7.086    Z[10]_i_11_n_0
    SLICE_X110Y50        LUT6 (Prop_lut6_I5_O)        0.332     7.418 f  Z[10]_i_8/O
                         net (fo=1, routed)           0.594     8.012    Z[10]_i_8_n_0
    SLICE_X110Y47        LUT6 (Prop_lut6_I5_O)        0.124     8.136 f  Z[10]_i_5/O
                         net (fo=2, routed)           0.432     8.568    Z[10]_i_5_n_0
    SLICE_X110Y48        LUT6 (Prop_lut6_I0_O)        0.124     8.692 f  Z[15]_i_8/O
                         net (fo=1, routed)           0.443     9.135    Z[15]_i_8_n_0
    SLICE_X109Y49        LUT6 (Prop_lut6_I5_O)        0.124     9.259 f  Z[15]_i_5/O
                         net (fo=2, routed)           0.439     9.698    Z[15]_i_5_n_0
    SLICE_X108Y48        LUT6 (Prop_lut6_I0_O)        0.124     9.822 f  Z[20]_i_8/O
                         net (fo=1, routed)           0.430    10.252    Z[20]_i_8_n_0
    SLICE_X107Y48        LUT6 (Prop_lut6_I5_O)        0.124    10.376 f  Z[20]_i_5/O
                         net (fo=2, routed)           0.513    10.888    Z[20]_i_5_n_0
    SLICE_X106Y48        LUT6 (Prop_lut6_I0_O)        0.124    11.012 f  Z[25]_i_8/O
                         net (fo=1, routed)           0.535    11.547    Z[25]_i_8_n_0
    SLICE_X103Y48        LUT6 (Prop_lut6_I5_O)        0.124    11.671 f  Z[25]_i_5/O
                         net (fo=1, routed)           0.558    12.229    Z[25]_i_5_n_0
    SLICE_X102Y51        LUT5 (Prop_lut5_I4_O)        0.124    12.353 f  Z[25]_i_2/O
                         net (fo=2, routed)           0.554    12.908    Z[25]_i_2_n_0
    SLICE_X103Y52        LUT5 (Prop_lut5_I4_O)        0.124    13.032 f  Z[27]_i_2/O
                         net (fo=2, routed)           0.415    13.447    Z[27]_i_2_n_0
    SLICE_X103Y53        LUT5 (Prop_lut5_I4_O)        0.124    13.571 f  Z[29]_i_2/O
                         net (fo=2, routed)           0.424    13.995    Z[29]_i_2_n_0
    SLICE_X105Y54        LUT5 (Prop_lut5_I2_O)        0.124    14.119 r  Z[32]_i_6/O
                         net (fo=2, routed)           0.662    14.781    Z[32]_i_6_n_0
    SLICE_X106Y53        LUT6 (Prop_lut6_I2_O)        0.124    14.905 r  Z[31]_i_1/O
                         net (fo=1, routed)           0.000    14.905    G1[31]
    SLICE_X106Y53        FDRE                                         r  Z_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
    K19                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    20.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    22.810    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         1.683    24.584    clk_IBUF_BUFG
    SLICE_X106Y53        FDRE                                         r  Z_reg[31]/C
                         clock pessimism              0.457    25.041    
                         clock uncertainty           -0.035    25.005    
    SLICE_X106Y53        FDRE (Setup_fdre_C_D)        0.029    25.034    Z_reg[31]
  -------------------------------------------------------------------
                         required time                         25.034    
                         arrival time                         -14.905    
  -------------------------------------------------------------------
                         slack                                 10.129    

Slack (MET) :             10.206ns  (required time - arrival time)
  Source:                 C3_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Z_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        9.692ns  (logic 2.492ns (25.711%)  route 7.200ns (74.289%))
  Logic Levels:           12  (LUT2=1 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.510ns = ( 24.510 - 20.000 ) 
    Source Clock Delay      (SCD):    5.110ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         1.866     5.110    clk_IBUF_BUFG
    SLICE_X112Y50        FDRE                                         r  C3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y50        FDRE (Prop_fdre_C_Q)         0.518     5.628 r  C3_reg[5]/Q
                         net (fo=5, routed)           0.827     6.455    C3[5]
    SLICE_X110Y49        LUT2 (Prop_lut2_I0_O)        0.152     6.607 r  Z[10]_i_11/O
                         net (fo=1, routed)           0.479     7.086    Z[10]_i_11_n_0
    SLICE_X110Y50        LUT6 (Prop_lut6_I5_O)        0.332     7.418 r  Z[10]_i_8/O
                         net (fo=1, routed)           0.594     8.012    Z[10]_i_8_n_0
    SLICE_X110Y47        LUT6 (Prop_lut6_I5_O)        0.124     8.136 r  Z[10]_i_5/O
                         net (fo=2, routed)           0.432     8.568    Z[10]_i_5_n_0
    SLICE_X110Y48        LUT6 (Prop_lut6_I0_O)        0.124     8.692 r  Z[15]_i_8/O
                         net (fo=1, routed)           0.443     9.135    Z[15]_i_8_n_0
    SLICE_X109Y49        LUT6 (Prop_lut6_I5_O)        0.124     9.259 r  Z[15]_i_5/O
                         net (fo=2, routed)           0.439     9.698    Z[15]_i_5_n_0
    SLICE_X108Y48        LUT6 (Prop_lut6_I0_O)        0.124     9.822 r  Z[20]_i_8/O
                         net (fo=1, routed)           0.430    10.252    Z[20]_i_8_n_0
    SLICE_X107Y48        LUT6 (Prop_lut6_I5_O)        0.124    10.376 r  Z[20]_i_5/O
                         net (fo=2, routed)           0.506    10.882    Z[20]_i_5_n_0
    SLICE_X106Y48        LUT5 (Prop_lut5_I4_O)        0.124    11.006 r  Z[20]_i_2/O
                         net (fo=2, routed)           0.916    11.921    Z[20]_i_2_n_0
    SLICE_X104Y48        LUT5 (Prop_lut5_I4_O)        0.124    12.045 r  Z[23]_i_2/O
                         net (fo=3, routed)           0.846    12.891    Z[23]_i_2_n_0
    SLICE_X102Y50        LUT5 (Prop_lut5_I4_O)        0.150    13.041 r  Z[24]_i_2/O
                         net (fo=2, routed)           0.675    13.716    Z[24]_i_2_n_0
    SLICE_X102Y52        LUT5 (Prop_lut5_I4_O)        0.348    14.064 r  Z[26]_i_2/O
                         net (fo=2, routed)           0.614    14.678    Z[26]_i_2_n_0
    SLICE_X102Y53        LUT6 (Prop_lut6_I0_O)        0.124    14.802 r  Z[26]_i_1/O
                         net (fo=1, routed)           0.000    14.802    G1[26]
    SLICE_X102Y53        FDRE                                         r  Z_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
    K19                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    20.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    22.810    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         1.609    24.510    clk_IBUF_BUFG
    SLICE_X102Y53        FDRE                                         r  Z_reg[26]/C
                         clock pessimism              0.457    24.967    
                         clock uncertainty           -0.035    24.931    
    SLICE_X102Y53        FDRE (Setup_fdre_C_D)        0.077    25.008    Z_reg[26]
  -------------------------------------------------------------------
                         required time                         25.008    
                         arrival time                         -14.802    
  -------------------------------------------------------------------
                         slack                                 10.206    

Slack (MET) :             10.846ns  (required time - arrival time)
  Source:                 C3_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Z_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        9.005ns  (logic 2.366ns (26.274%)  route 6.639ns (73.726%))
  Logic Levels:           13  (LUT2=1 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.510ns = ( 24.510 - 20.000 ) 
    Source Clock Delay      (SCD):    5.110ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         1.866     5.110    clk_IBUF_BUFG
    SLICE_X112Y50        FDRE                                         r  C3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y50        FDRE (Prop_fdre_C_Q)         0.518     5.628 r  C3_reg[5]/Q
                         net (fo=5, routed)           0.827     6.455    C3[5]
    SLICE_X110Y49        LUT2 (Prop_lut2_I0_O)        0.152     6.607 r  Z[10]_i_11/O
                         net (fo=1, routed)           0.479     7.086    Z[10]_i_11_n_0
    SLICE_X110Y50        LUT6 (Prop_lut6_I5_O)        0.332     7.418 r  Z[10]_i_8/O
                         net (fo=1, routed)           0.594     8.012    Z[10]_i_8_n_0
    SLICE_X110Y47        LUT6 (Prop_lut6_I5_O)        0.124     8.136 r  Z[10]_i_5/O
                         net (fo=2, routed)           0.432     8.568    Z[10]_i_5_n_0
    SLICE_X110Y48        LUT6 (Prop_lut6_I0_O)        0.124     8.692 r  Z[15]_i_8/O
                         net (fo=1, routed)           0.443     9.135    Z[15]_i_8_n_0
    SLICE_X109Y49        LUT6 (Prop_lut6_I5_O)        0.124     9.259 r  Z[15]_i_5/O
                         net (fo=2, routed)           0.439     9.698    Z[15]_i_5_n_0
    SLICE_X108Y48        LUT6 (Prop_lut6_I0_O)        0.124     9.822 r  Z[20]_i_8/O
                         net (fo=1, routed)           0.430    10.252    Z[20]_i_8_n_0
    SLICE_X107Y48        LUT6 (Prop_lut6_I5_O)        0.124    10.376 r  Z[20]_i_5/O
                         net (fo=2, routed)           0.513    10.888    Z[20]_i_5_n_0
    SLICE_X106Y48        LUT6 (Prop_lut6_I0_O)        0.124    11.012 r  Z[25]_i_8/O
                         net (fo=1, routed)           0.535    11.547    Z[25]_i_8_n_0
    SLICE_X103Y48        LUT6 (Prop_lut6_I5_O)        0.124    11.671 r  Z[25]_i_5/O
                         net (fo=1, routed)           0.558    12.229    Z[25]_i_5_n_0
    SLICE_X102Y51        LUT5 (Prop_lut5_I4_O)        0.124    12.353 r  Z[25]_i_2/O
                         net (fo=2, routed)           0.554    12.908    Z[25]_i_2_n_0
    SLICE_X103Y52        LUT5 (Prop_lut5_I4_O)        0.124    13.032 r  Z[27]_i_2/O
                         net (fo=2, routed)           0.415    13.447    Z[27]_i_2_n_0
    SLICE_X103Y53        LUT5 (Prop_lut5_I4_O)        0.124    13.571 r  Z[29]_i_2/O
                         net (fo=2, routed)           0.420    13.991    Z[29]_i_2_n_0
    SLICE_X105Y54        LUT6 (Prop_lut6_I0_O)        0.124    14.115 r  Z[29]_i_1/O
                         net (fo=1, routed)           0.000    14.115    G1[29]
    SLICE_X105Y54        FDRE                                         r  Z_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
    K19                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    20.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    22.810    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         1.609    24.510    clk_IBUF_BUFG
    SLICE_X105Y54        FDRE                                         r  Z_reg[29]/C
                         clock pessimism              0.457    24.967    
                         clock uncertainty           -0.035    24.931    
    SLICE_X105Y54        FDRE (Setup_fdre_C_D)        0.029    24.960    Z_reg[29]
  -------------------------------------------------------------------
                         required time                         24.960    
                         arrival time                         -14.115    
  -------------------------------------------------------------------
                         slack                                 10.846    

Slack (MET) :             11.039ns  (required time - arrival time)
  Source:                 C3_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Z_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        8.861ns  (logic 2.368ns (26.724%)  route 6.493ns (73.276%))
  Logic Levels:           11  (LUT2=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.511ns = ( 24.511 - 20.000 ) 
    Source Clock Delay      (SCD):    5.110ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         1.866     5.110    clk_IBUF_BUFG
    SLICE_X112Y50        FDRE                                         r  C3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y50        FDRE (Prop_fdre_C_Q)         0.518     5.628 r  C3_reg[5]/Q
                         net (fo=5, routed)           0.827     6.455    C3[5]
    SLICE_X110Y49        LUT2 (Prop_lut2_I0_O)        0.152     6.607 r  Z[10]_i_11/O
                         net (fo=1, routed)           0.479     7.086    Z[10]_i_11_n_0
    SLICE_X110Y50        LUT6 (Prop_lut6_I5_O)        0.332     7.418 r  Z[10]_i_8/O
                         net (fo=1, routed)           0.594     8.012    Z[10]_i_8_n_0
    SLICE_X110Y47        LUT6 (Prop_lut6_I5_O)        0.124     8.136 r  Z[10]_i_5/O
                         net (fo=2, routed)           0.432     8.568    Z[10]_i_5_n_0
    SLICE_X110Y48        LUT6 (Prop_lut6_I0_O)        0.124     8.692 r  Z[15]_i_8/O
                         net (fo=1, routed)           0.443     9.135    Z[15]_i_8_n_0
    SLICE_X109Y49        LUT6 (Prop_lut6_I5_O)        0.124     9.259 r  Z[15]_i_5/O
                         net (fo=2, routed)           0.439     9.698    Z[15]_i_5_n_0
    SLICE_X108Y48        LUT6 (Prop_lut6_I0_O)        0.124     9.822 r  Z[20]_i_8/O
                         net (fo=1, routed)           0.430    10.252    Z[20]_i_8_n_0
    SLICE_X107Y48        LUT6 (Prop_lut6_I5_O)        0.124    10.376 r  Z[20]_i_5/O
                         net (fo=2, routed)           0.506    10.882    Z[20]_i_5_n_0
    SLICE_X106Y48        LUT5 (Prop_lut5_I4_O)        0.124    11.006 r  Z[20]_i_2/O
                         net (fo=2, routed)           0.916    11.921    Z[20]_i_2_n_0
    SLICE_X104Y48        LUT5 (Prop_lut5_I4_O)        0.124    12.045 r  Z[23]_i_2/O
                         net (fo=3, routed)           0.846    12.891    Z[23]_i_2_n_0
    SLICE_X102Y50        LUT5 (Prop_lut5_I4_O)        0.150    13.041 r  Z[24]_i_2/O
                         net (fo=2, routed)           0.582    13.623    Z[24]_i_2_n_0
    SLICE_X102Y52        LUT6 (Prop_lut6_I0_O)        0.348    13.971 r  Z[24]_i_1/O
                         net (fo=1, routed)           0.000    13.971    G1[24]
    SLICE_X102Y52        FDRE                                         r  Z_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
    K19                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    20.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    22.810    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         1.610    24.511    clk_IBUF_BUFG
    SLICE_X102Y52        FDRE                                         r  Z_reg[24]/C
                         clock pessimism              0.457    24.968    
                         clock uncertainty           -0.035    24.932    
    SLICE_X102Y52        FDRE (Setup_fdre_C_D)        0.077    25.009    Z_reg[24]
  -------------------------------------------------------------------
                         required time                         25.009    
                         arrival time                         -13.971    
  -------------------------------------------------------------------
                         slack                                 11.039    

Slack (MET) :             11.355ns  (required time - arrival time)
  Source:                 C3_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Z_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        8.495ns  (logic 2.242ns (26.391%)  route 6.253ns (73.609%))
  Logic Levels:           12  (LUT2=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.510ns = ( 24.510 - 20.000 ) 
    Source Clock Delay      (SCD):    5.110ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         1.866     5.110    clk_IBUF_BUFG
    SLICE_X112Y50        FDRE                                         r  C3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y50        FDRE (Prop_fdre_C_Q)         0.518     5.628 r  C3_reg[5]/Q
                         net (fo=5, routed)           0.827     6.455    C3[5]
    SLICE_X110Y49        LUT2 (Prop_lut2_I0_O)        0.152     6.607 r  Z[10]_i_11/O
                         net (fo=1, routed)           0.479     7.086    Z[10]_i_11_n_0
    SLICE_X110Y50        LUT6 (Prop_lut6_I5_O)        0.332     7.418 r  Z[10]_i_8/O
                         net (fo=1, routed)           0.594     8.012    Z[10]_i_8_n_0
    SLICE_X110Y47        LUT6 (Prop_lut6_I5_O)        0.124     8.136 r  Z[10]_i_5/O
                         net (fo=2, routed)           0.432     8.568    Z[10]_i_5_n_0
    SLICE_X110Y48        LUT6 (Prop_lut6_I0_O)        0.124     8.692 r  Z[15]_i_8/O
                         net (fo=1, routed)           0.443     9.135    Z[15]_i_8_n_0
    SLICE_X109Y49        LUT6 (Prop_lut6_I5_O)        0.124     9.259 r  Z[15]_i_5/O
                         net (fo=2, routed)           0.439     9.698    Z[15]_i_5_n_0
    SLICE_X108Y48        LUT6 (Prop_lut6_I0_O)        0.124     9.822 r  Z[20]_i_8/O
                         net (fo=1, routed)           0.430    10.252    Z[20]_i_8_n_0
    SLICE_X107Y48        LUT6 (Prop_lut6_I5_O)        0.124    10.376 r  Z[20]_i_5/O
                         net (fo=2, routed)           0.513    10.888    Z[20]_i_5_n_0
    SLICE_X106Y48        LUT6 (Prop_lut6_I0_O)        0.124    11.012 r  Z[25]_i_8/O
                         net (fo=1, routed)           0.535    11.547    Z[25]_i_8_n_0
    SLICE_X103Y48        LUT6 (Prop_lut6_I5_O)        0.124    11.671 r  Z[25]_i_5/O
                         net (fo=1, routed)           0.558    12.229    Z[25]_i_5_n_0
    SLICE_X102Y51        LUT5 (Prop_lut5_I4_O)        0.124    12.353 r  Z[25]_i_2/O
                         net (fo=2, routed)           0.554    12.908    Z[25]_i_2_n_0
    SLICE_X103Y52        LUT5 (Prop_lut5_I4_O)        0.124    13.032 r  Z[27]_i_2/O
                         net (fo=2, routed)           0.449    13.481    Z[27]_i_2_n_0
    SLICE_X103Y53        LUT6 (Prop_lut6_I0_O)        0.124    13.605 r  Z[27]_i_1/O
                         net (fo=1, routed)           0.000    13.605    G1[27]
    SLICE_X103Y53        FDRE                                         r  Z_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
    K19                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    20.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    22.810    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         1.609    24.510    clk_IBUF_BUFG
    SLICE_X103Y53        FDRE                                         r  Z_reg[27]/C
                         clock pessimism              0.457    24.967    
                         clock uncertainty           -0.035    24.931    
    SLICE_X103Y53        FDRE (Setup_fdre_C_D)        0.029    24.960    Z_reg[27]
  -------------------------------------------------------------------
                         required time                         24.960    
                         arrival time                         -13.605    
  -------------------------------------------------------------------
                         slack                                 11.355    

Slack (MET) :             11.767ns  (required time - arrival time)
  Source:                 C3_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Z_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        7.987ns  (logic 1.994ns (24.966%)  route 5.993ns (75.034%))
  Logic Levels:           10  (LUT2=1 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.528ns = ( 24.528 - 20.000 ) 
    Source Clock Delay      (SCD):    5.110ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         1.866     5.110    clk_IBUF_BUFG
    SLICE_X112Y50        FDRE                                         r  C3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y50        FDRE (Prop_fdre_C_Q)         0.518     5.628 r  C3_reg[5]/Q
                         net (fo=5, routed)           0.827     6.455    C3[5]
    SLICE_X110Y49        LUT2 (Prop_lut2_I0_O)        0.152     6.607 r  Z[10]_i_11/O
                         net (fo=1, routed)           0.479     7.086    Z[10]_i_11_n_0
    SLICE_X110Y50        LUT6 (Prop_lut6_I5_O)        0.332     7.418 r  Z[10]_i_8/O
                         net (fo=1, routed)           0.594     8.012    Z[10]_i_8_n_0
    SLICE_X110Y47        LUT6 (Prop_lut6_I5_O)        0.124     8.136 r  Z[10]_i_5/O
                         net (fo=2, routed)           0.432     8.568    Z[10]_i_5_n_0
    SLICE_X110Y48        LUT6 (Prop_lut6_I0_O)        0.124     8.692 r  Z[15]_i_8/O
                         net (fo=1, routed)           0.443     9.135    Z[15]_i_8_n_0
    SLICE_X109Y49        LUT6 (Prop_lut6_I5_O)        0.124     9.259 r  Z[15]_i_5/O
                         net (fo=2, routed)           0.673     9.932    Z[15]_i_5_n_0
    SLICE_X108Y49        LUT5 (Prop_lut5_I4_O)        0.124    10.056 r  Z[15]_i_2/O
                         net (fo=2, routed)           0.679    10.735    Z[15]_i_2_n_0
    SLICE_X108Y48        LUT5 (Prop_lut5_I4_O)        0.124    10.859 r  Z[18]_i_2/O
                         net (fo=3, routed)           0.584    11.443    Z[18]_i_2_n_0
    SLICE_X106Y48        LUT5 (Prop_lut5_I4_O)        0.124    11.567 r  Z[19]_i_2/O
                         net (fo=2, routed)           0.699    12.266    Z[19]_i_2_n_0
    SLICE_X104Y48        LUT5 (Prop_lut5_I4_O)        0.124    12.390 r  Z[21]_i_2/O
                         net (fo=1, routed)           0.583    12.973    Z[21]_i_2_n_0
    SLICE_X103Y48        LUT6 (Prop_lut6_I0_O)        0.124    13.097 r  Z[21]_i_1/O
                         net (fo=1, routed)           0.000    13.097    G1[21]
    SLICE_X103Y48        FDRE                                         r  Z_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
    K19                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    20.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    22.810    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         1.626    24.528    clk_IBUF_BUFG
    SLICE_X103Y48        FDRE                                         r  Z_reg[21]/C
                         clock pessimism              0.342    24.870    
                         clock uncertainty           -0.035    24.835    
    SLICE_X103Y48        FDRE (Setup_fdre_C_D)        0.029    24.864    Z_reg[21]
  -------------------------------------------------------------------
                         required time                         24.864    
                         arrival time                         -13.097    
  -------------------------------------------------------------------
                         slack                                 11.767    

Slack (MET) :             11.865ns  (required time - arrival time)
  Source:                 C3_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Z_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clock rise@20.000ns - clock rise@0.000ns)
  Data Path Delay:        8.039ns  (logic 2.118ns (26.346%)  route 5.921ns (73.654%))
  Logic Levels:           11  (LUT2=1 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.511ns = ( 24.511 - 20.000 ) 
    Source Clock Delay      (SCD):    5.110ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         1.866     5.110    clk_IBUF_BUFG
    SLICE_X112Y50        FDRE                                         r  C3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y50        FDRE (Prop_fdre_C_Q)         0.518     5.628 r  C3_reg[5]/Q
                         net (fo=5, routed)           0.827     6.455    C3[5]
    SLICE_X110Y49        LUT2 (Prop_lut2_I0_O)        0.152     6.607 r  Z[10]_i_11/O
                         net (fo=1, routed)           0.479     7.086    Z[10]_i_11_n_0
    SLICE_X110Y50        LUT6 (Prop_lut6_I5_O)        0.332     7.418 r  Z[10]_i_8/O
                         net (fo=1, routed)           0.594     8.012    Z[10]_i_8_n_0
    SLICE_X110Y47        LUT6 (Prop_lut6_I5_O)        0.124     8.136 r  Z[10]_i_5/O
                         net (fo=2, routed)           0.432     8.568    Z[10]_i_5_n_0
    SLICE_X110Y48        LUT6 (Prop_lut6_I0_O)        0.124     8.692 r  Z[15]_i_8/O
                         net (fo=1, routed)           0.443     9.135    Z[15]_i_8_n_0
    SLICE_X109Y49        LUT6 (Prop_lut6_I5_O)        0.124     9.259 r  Z[15]_i_5/O
                         net (fo=2, routed)           0.439     9.698    Z[15]_i_5_n_0
    SLICE_X108Y48        LUT6 (Prop_lut6_I0_O)        0.124     9.822 r  Z[20]_i_8/O
                         net (fo=1, routed)           0.430    10.252    Z[20]_i_8_n_0
    SLICE_X107Y48        LUT6 (Prop_lut6_I5_O)        0.124    10.376 r  Z[20]_i_5/O
                         net (fo=2, routed)           0.513    10.888    Z[20]_i_5_n_0
    SLICE_X106Y48        LUT6 (Prop_lut6_I0_O)        0.124    11.012 r  Z[25]_i_8/O
                         net (fo=1, routed)           0.535    11.547    Z[25]_i_8_n_0
    SLICE_X103Y48        LUT6 (Prop_lut6_I5_O)        0.124    11.671 r  Z[25]_i_5/O
                         net (fo=1, routed)           0.558    12.229    Z[25]_i_5_n_0
    SLICE_X102Y51        LUT5 (Prop_lut5_I4_O)        0.124    12.353 r  Z[25]_i_2/O
                         net (fo=2, routed)           0.671    13.025    Z[25]_i_2_n_0
    SLICE_X102Y52        LUT6 (Prop_lut6_I0_O)        0.124    13.149 r  Z[25]_i_1/O
                         net (fo=1, routed)           0.000    13.149    G1[25]
    SLICE_X102Y52        FDRE                                         r  Z_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     20.000    20.000 r  
    K19                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    20.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    22.810    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         1.610    24.511    clk_IBUF_BUFG
    SLICE_X102Y52        FDRE                                         r  Z_reg[25]/C
                         clock pessimism              0.457    24.968    
                         clock uncertainty           -0.035    24.932    
    SLICE_X102Y52        FDRE (Setup_fdre_C_D)        0.081    25.013    Z_reg[25]
  -------------------------------------------------------------------
                         required time                         25.013    
                         arrival time                         -13.149    
  -------------------------------------------------------------------
                         slack                                 11.865    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 A1_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            A2_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.164ns (45.874%)  route 0.193ns (54.126%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         0.614     1.480    clk_IBUF_BUFG
    SLICE_X102Y46        FDRE                                         r  A1_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y46        FDRE (Prop_fdre_C_Q)         0.164     1.644 r  A1_reg[26]/Q
                         net (fo=1, routed)           0.193     1.838    A1[26]
    SLICE_X103Y51        FDRE                                         r  A2_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         0.879     1.994    clk_IBUF_BUFG
    SLICE_X103Y51        FDRE                                         r  A2_reg[26]/C
                         clock pessimism             -0.248     1.746    
    SLICE_X103Y51        FDRE (Hold_fdre_C_D)         0.047     1.793    A2_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 B2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            B3_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.164ns (41.898%)  route 0.227ns (58.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         0.637     1.504    clk_IBUF_BUFG
    SLICE_X112Y52        FDRE                                         r  B2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y52        FDRE (Prop_fdre_C_Q)         0.164     1.668 r  B2_reg[5]/Q
                         net (fo=1, routed)           0.227     1.895    B2[5]
    SLICE_X112Y49        FDRE                                         r  B3_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         0.914     2.029    clk_IBUF_BUFG
    SLICE_X112Y49        FDRE                                         r  B3_reg[5]/C
                         clock pessimism             -0.248     1.781    
    SLICE_X112Y49        FDRE (Hold_fdre_C_D)         0.059     1.840    B3_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 A2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            A3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.794%)  route 0.242ns (63.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         0.642     1.508    clk_IBUF_BUFG
    SLICE_X113Y46        FDRE                                         r  A2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y46        FDRE (Prop_fdre_C_Q)         0.141     1.649 r  A2_reg[3]/Q
                         net (fo=1, routed)           0.242     1.892    A2[3]
    SLICE_X112Y50        FDRE                                         r  A3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         0.909     2.024    clk_IBUF_BUFG
    SLICE_X112Y50        FDRE                                         r  A3_reg[3]/C
                         clock pessimism             -0.248     1.776    
    SLICE_X112Y50        FDRE (Hold_fdre_C_D)         0.059     1.835    A3_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 C3_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Z_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.141%)  route 0.068ns (26.859%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         0.636     1.503    clk_IBUF_BUFG
    SLICE_X109Y50        FDRE                                         r  C3_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y50        FDRE (Prop_fdre_C_Q)         0.141     1.644 r  C3_reg[12]/Q
                         net (fo=4, routed)           0.068     1.712    C3[12]
    SLICE_X108Y50        LUT6 (Prop_lut6_I2_O)        0.045     1.757 r  Z[12]_i_1/O
                         net (fo=1, routed)           0.000     1.757    G1[12]
    SLICE_X108Y50        FDRE                                         r  Z_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         0.906     2.021    clk_IBUF_BUFG
    SLICE_X108Y50        FDRE                                         r  Z_reg[12]/C
                         clock pessimism             -0.506     1.516    
    SLICE_X108Y50        FDRE (Hold_fdre_C_D)         0.120     1.636    Z_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 C3_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Z_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.186ns (70.426%)  route 0.078ns (29.574%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         0.642     1.508    clk_IBUF_BUFG
    SLICE_X109Y48        FDRE                                         r  C3_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y48        FDRE (Prop_fdre_C_Q)         0.141     1.649 r  C3_reg[15]/Q
                         net (fo=5, routed)           0.078     1.728    C3[15]
    SLICE_X108Y48        LUT6 (Prop_lut6_I2_O)        0.045     1.773 r  Z[15]_i_1/O
                         net (fo=1, routed)           0.000     1.773    G1[15]
    SLICE_X108Y48        FDRE                                         r  Z_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         0.913     2.028    clk_IBUF_BUFG
    SLICE_X108Y48        FDRE                                         r  Z_reg[15]/C
                         clock pessimism             -0.507     1.521    
    SLICE_X108Y48        FDRE (Hold_fdre_C_D)         0.120     1.641    Z_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 C3_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Z_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.226ns (44.308%)  route 0.284ns (55.692%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         0.636     1.503    clk_IBUF_BUFG
    SLICE_X109Y50        FDRE                                         r  C3_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y50        FDRE (Prop_fdre_C_Q)         0.128     1.631 r  C3_reg[16]/Q
                         net (fo=3, routed)           0.284     1.915    C3[16]
    SLICE_X107Y48        LUT6 (Prop_lut6_I2_O)        0.098     2.013 r  Z[16]_i_1/O
                         net (fo=1, routed)           0.000     2.013    G1[16]
    SLICE_X107Y48        FDRE                                         r  Z_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         0.913     2.028    clk_IBUF_BUFG
    SLICE_X107Y48        FDRE                                         r  Z_reg[16]/C
                         clock pessimism             -0.248     1.780    
    SLICE_X107Y48        FDRE (Hold_fdre_C_D)         0.091     1.871    Z_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.871    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 C2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            C3_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.128ns (29.185%)  route 0.311ns (70.815%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         0.637     1.504    clk_IBUF_BUFG
    SLICE_X110Y50        FDRE                                         r  C2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y50        FDRE (Prop_fdre_C_Q)         0.128     1.632 r  C2_reg[8]/Q
                         net (fo=1, routed)           0.311     1.942    C2[8]
    SLICE_X110Y48        FDRE                                         r  C3_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         0.914     2.029    clk_IBUF_BUFG
    SLICE_X110Y48        FDRE                                         r  C3_reg[8]/C
                         clock pessimism             -0.248     1.781    
    SLICE_X110Y48        FDRE (Hold_fdre_C_D)         0.017     1.798    C3_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 A2_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            A3_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.965%)  route 0.116ns (45.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         0.609     1.476    clk_IBUF_BUFG
    SLICE_X105Y52        FDRE                                         r  A2_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y52        FDRE (Prop_fdre_C_Q)         0.141     1.617 r  A2_reg[30]/Q
                         net (fo=1, routed)           0.116     1.732    A2[30]
    SLICE_X103Y52        FDRE                                         r  A3_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         0.879     1.994    clk_IBUF_BUFG
    SLICE_X103Y52        FDRE                                         r  A3_reg[30]/C
                         clock pessimism             -0.483     1.512    
    SLICE_X103Y52        FDRE (Hold_fdre_C_D)         0.071     1.583    A3_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 A1_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            A2_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.164ns (34.410%)  route 0.313ns (65.590%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         0.614     1.480    clk_IBUF_BUFG
    SLICE_X102Y46        FDRE                                         r  A1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y46        FDRE (Prop_fdre_C_Q)         0.164     1.644 r  A1_reg[24]/Q
                         net (fo=1, routed)           0.313     1.957    A1[24]
    SLICE_X102Y50        FDRE                                         r  A2_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         0.879     1.994    clk_IBUF_BUFG
    SLICE_X102Y50        FDRE                                         r  A2_reg[24]/C
                         clock pessimism             -0.248     1.746    
    SLICE_X102Y50        FDRE (Hold_fdre_C_D)         0.060     1.806    A2_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 A2_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            A3_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.313%)  route 0.119ns (45.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         0.643     1.509    clk_IBUF_BUFG
    SLICE_X110Y47        FDRE                                         r  A2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y47        FDRE (Prop_fdre_C_Q)         0.141     1.650 r  A2_reg[12]/Q
                         net (fo=1, routed)           0.119     1.769    A2[12]
    SLICE_X109Y48        FDRE                                         r  A3_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=435, routed)         0.913     2.028    clk_IBUF_BUFG
    SLICE_X109Y48        FDRE                                         r  A3_reg[12]/C
                         clock pessimism             -0.482     1.546    
    SLICE_X109Y48        FDRE (Hold_fdre_C_D)         0.070     1.616    A3_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.153    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X112Y56   A1_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X108Y43   A1_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X108Y43   A1_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X110Y45   A1_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X110Y45   A1_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X110Y45   A1_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X110Y45   A1_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X108Y43   A1_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X106Y45   A1_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X112Y56   A1_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X113Y55   A1_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X113Y55   A2_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X102Y50   A2_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X103Y51   A2_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X105Y52   A2_reg[27]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X102Y52   A2_reg[28]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X112Y55   A3_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X102Y51   A3_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X103Y52   A3_reg[25]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X103Y49   A2_reg[25]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X104Y47   A3_reg[19]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X104Y47   A3_reg[20]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X103Y47   A3_reg[21]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X103Y47   A3_reg[22]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X102Y49   A3_reg[23]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X105Y48   Z_reg[20]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X103Y48   Z_reg[21]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X104Y49   B3_reg[20]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X105Y48   C2_reg[19]/C



