;redcode
;assert 1
	SPL 0, #2
	CMP -209, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	ADD 100, 6
	MOV -1, <-20
	SUB @127, 106
	ADD @0, 0
	SUB #16, @-0
	ADD 210, 30
	SUB <0, @2
	SUB 916, @10
	MOV 0, -2
	ADD 100, 6
	ADD 100, 6
	JMZ 10, 9
	JMZ 100, 6
	ADD 100, 6
	SUB @121, 103
	JMZ 10, 9
	ADD 100, 6
	SLT 100, 6
	ADD 100, 6
	ADD 100, 6
	SPL 0, 60
	SUB 0, -2
	ADD 210, 60
	JMP -1, @-0
	SUB @121, 103
	MOV -1, <-20
	JMP 0, -2
	SPL 0, 60
	SLT 100, 6
	SPL 0, 60
	MOV 0, -2
	JMP -7, @-20
	MOV @10, 0
	SLT @10, 0
	SUB 161, 100
	MOV -1, <-20
	SLT #290, <1
	JMP 0, #2
	SLT 100, 6
	SLT #290, <1
	SLT 100, 6
	MOV -7, <-20
	SLT 100, 6
	SUB #16, @-0
	ADD 100, 6
	MOV -7, <-20
