// Seed: 2882114970
module module_0;
  logic id_1, id_2, id_3;
  assign module_1.id_1 = 0;
  assign id_3 = 1;
endmodule
module module_1 (
    output wire id_0,
    input supply1 id_1,
    input supply1 id_2,
    input supply0 id_3,
    output tri1 id_4,
    input uwire id_5,
    input wire id_6,
    input wand id_7,
    output supply0 id_8,
    input wor id_9,
    input tri1 id_10,
    input supply0 id_11,
    output wand id_12,
    input wand id_13
);
  wire id_15;
  id_16 :
  assert property (@(posedge id_11) id_7 + -1)
  else $clog2(75);
  ;
  module_0 modCall_1 ();
  wire id_17;
  wire [-1 : -1] id_18;
endmodule
