/*#*********************************************************************************************************************/
/*# Software       : TSMC MEMORY COMPILER tsn28hpcpd127spsram_2012.02.00.d.180a						*/
/*# Technology     : TSMC 28nm CMOS LOGIC High Performance Compact Mobile Computing Plus 1P10M HKMG CU_ELK 0.9V				*/
/*#  Memory Type    : TSMC 28nm High Performance Compact Mobile Computing Plus Single Port SRAM with d127 bit cell SVT periphery */
/*# Library Name   : ts1n28hpcpsvtb32768x36m16swso (user specify : TS1N28HPCPSVTB32768X36M16SWSO)				*/
/*# Library Version: 180a												*/
/*# Generated Time : 2024/05/13, 17:41:17										*/
/*#*********************************************************************************************************************/
/*#															*/
/*# STATEMENT OF USE													*/
/*#															*/
/*# This information contains confidential and proprietary information of TSMC.					*/
/*# No part of this information may be reproduced, transmitted, transcribed,						*/
/*# stored in a retrieval system, or translated into any human or computer						*/
/*# language, in any form or by any means, electronic, mechanical, magnetic,						*/
/*# optical, chemical, manual, or otherwise, without the prior written permission					*/
/*# of TSMC. This information was prepared for informational purpose and is for					*/
/*# use by TSMC's customers only. TSMC reserves the right to make changes in the					*/
/*# information at any time and without notice.									*/
/*#															*/
/*#*********************************************************************************************************************/
/* Template Version : S_03_52101                                               */
/****************************************************************************** */

library (  ts1n28hpcpsvtb32768x36m16swso_ffg0p99v125c ) {
    technology ( cmos) ;
    delay_model : table_lookup ;
    date : "2011 " ;
    comment : "Copyright TSMC" ;
    revision : v1.0 ;
    simulation : true ;
    voltage_map ( VDD, 0.990000 ) ;
    voltage_map ( VSS, 0.0) ;
    nom_process : 1 ;
    nom_temperature : 125.000000 ;
    nom_voltage : 0.990000 ;
    operating_conditions ( "ffg0p99v125c" ) {
        process : 1 ;
        temperature : 125 ;
        voltage : 0.990000 ;
        tree_type : "balanced_tree" ;
    }
    default_operating_conditions : ffg0p99v125c ;
    default_max_transition : 0.255000 ;
    capacitive_load_unit ( 1, pf)  ;
    voltage_unit : "1V" ;
    current_unit : "1uA" ;
    time_unit : "1ns" ;
    leakage_power_unit : "1uW" ;   
    pulling_resistance_unit : "1kohm" ;
    library_features ( report_delay_calculation) ;
    library_features ( report_power_calculation) ;    
    define_cell_area ( pad_drivers,pad_driver_sites) ;
    define_cell_area ( bond_pads,pad_slots) ;
 
    default_max_fanout : 20.0 ;
    default_fanout_load : 1.0 ;
    default_inout_pin_cap : 0.0 ;
    default_input_pin_cap : 0.0 ;
    default_output_pin_cap : 0.0 ;
  
    slew_lower_threshold_pct_rise : 10.00 ;
    slew_upper_threshold_pct_rise : 90.00 ;
    slew_derate_from_library : 1.00 ;
    input_threshold_pct_fall : 50.00 ;
    output_threshold_pct_fall : 50.00 ;
    input_threshold_pct_rise : 50.00 ;
    output_threshold_pct_rise : 50.00 ;
    slew_lower_threshold_pct_fall : 10.00 ;
    slew_upper_threshold_pct_fall : 90.00 ;
    default_cell_leakage_power : 0.000000 ;
    default_leakage_power_density : 0.000000 ;
    k_volt_cell_leakage_power : 0.000000 ;
    k_temp_cell_leakage_power : 0.000000 ;
    k_process_cell_leakage_power : 0.000000 ;
    k_volt_internal_power : 0.000000 ;
    k_temp_internal_power : 0.000000 ;
    k_process_internal_power : 0.000000 ;

    lu_table_template ( clktran_constraint_template ) {
        variable_1 : constrained_pin_transition ;
        index_1 ( "0.005000, 0.021000, 0.042000, 0.085000, 0.255000" ) ;
    }
    lu_table_template (asyntran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.005000, 0.021000, 0.042000, 0.085000, 0.255000" ) ;
    }    
    lu_table_template (asig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.005000, 0.021000, 0.042000, 0.085000, 0.255000" ) ;
         index_2 ( "0.002000, 0.019000, 0.042000, 0.132000, 0.358000" ) ;
    }
    lu_table_template ( sig2sram_delay_template ) {
        variable_1 : input_net_transition ;
        variable_2 : total_output_net_capacitance ;
        index_1 ( "0.005000, 0.021000, 0.042000, 0.085000, 0.255000" ) ;
        index_2 ( "0.002000, 0.019000, 0.042000, 0.132000, 0.358000" ) ;
    }
    lu_table_template ( sram_load_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.002000, 0.019000, 0.042000, 0.132000, 0.358000");
    }
    lu_table_template ( sig2sram_constraint_template ) {
        variable_1 : related_pin_transition ;
        variable_2 : constrained_pin_transition ;
        index_1 ( "0.005000, 0.021000, 0.042000, 0.085000, 0.255000" ) ;
        index_2 ( "0.005000, 0.021000, 0.042000, 0.085000, 0.255000" ) ;
    }
    power_lut_template ( sram_power_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.002000, 0.019000, 0.042000, 0.132000, 0.358000");
    } 
type ( A_bus_14_to_0 ) {
    base_type : array ;
    data_type : bit ;
    bit_width : 15 ;
    bit_from : 14 ;
    bit_to : 0 ;
    downto : true ;
}
type ( Q_bus_35_to_0 ) {
    base_type : array ;
    data_type : bit ;
    bit_width : 36 ;
    bit_from : 35 ;
    bit_to : 0 ;
    downto : true ;
}
cell ( TS1N28HPCPSVTB32768X36M16SWSO ) {
    memory () {
        type : ram ;
        address_width : 15 ;
        word_width : 36 ;
    }
    area : 231389.896350 ;
    interface_timing : TRUE ;
    dont_use : TRUE ;
    dont_touch : TRUE ;
    map_only : TRUE ;
    is_macro_cell : TRUE ;
    switch_cell_type : fine_grain;
    pg_pin ( VDD ) {
        voltage_name : VDD ;
        direction : input;
        pg_type : primary_power ;
    }    
    pg_pin ( VDD_i ) {
        voltage_name : VDD ;
        direction : internal;
        switch_function : "SD | SLP";
        pg_type : internal_power;
        pg_function : "VDD";
    }
    pg_pin ( VSS ) {
        voltage_name : VSS ;
        direction : input;
        pg_type : primary_ground ;
    }


    pin ( SD ) {
        direction : input ;
        always_on : true;
        switch_pin : true;        
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.002600 ;

        internal_power () {
            related_pg_pin : VDD_i ;
            rise_power ( "scalar" ) {
                values ( "6.413705" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "454.437720" ) ;
            }
        }
        timing () {
            timing_type : setup_rising ;
            related_pin : "CLK" ;
            when : "!CEB" ;
            sdf_cond : "check_noidle" ;
            fall_constraint ( asyntran_constraint_template ) {
                values ( "12.235540, 12.242240, 12.244040, 12.241540, 12.248040" ) ;
            }
        }
        timing () {
            timing_type : hold_rising ;
            related_pin : "CLK" ;
            when : "!CEB" ;
            sdf_cond : "check_noidle" ;
            fall_constraint ( scalar ) {
                values ( "0.000000" ) ;
            }
        }

        timing () {
            timing_type : non_seq_hold_rising ;
            related_pin : "CEB" ;
            rise_constraint ( asyntran_constraint_template ) {
                values ( "0.705336, 0.707712, 0.710412, 0.710196, 0.796875" ) ;
            }
        }
        timing () {
            timing_type : non_seq_setup_rising ;
            related_pin : "CEB" ;
            rise_constraint ( scalar ) {
                values ( "0.000000" ) ;
            }
        }
        timing () {
            timing_type : non_seq_setup_falling ;
            related_pin : "CEB" ;
            fall_constraint ( asyntran_constraint_template ) {
                values ( "12.235540, 12.242240, 12.244040, 12.241540, 12.248040" ) ;
            }
        }
        timing () {
            timing_type : non_seq_hold_falling ;
            related_pin : "CEB" ;
            fall_constraint ( scalar ) {
                values ( "0.000000" ) ;
            }
        }
    }
    pin ( SLP ) {
        direction : input ;
        always_on : true;
        switch_pin : true;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.000934 ;

        internal_power () {
            related_pg_pin : VDD_i ;
            rise_power ( "scalar" ) {
                values ( "1.579377" ) ;
            }
            fall_power ( "scalar" ) {
                  values ( "16.832376" ) ;
            }
        }
        timing () {
            timing_type : setup_rising ;
            related_pin : "CLK" ;
            when : "!CEB" ;
            sdf_cond : "check_noidle" ;
            fall_constraint ( asyntran_constraint_template ) {
                values ( "0.961900, 0.964000, 0.966900, 0.971200, 0.984500" ) ;
            }
        }
        timing () {
            timing_type : hold_rising ;
            related_pin : "CLK" ;
            when : "!CEB" ;
            sdf_cond : "check_noidle" ;
            fall_constraint ( scalar ) {
                values ( "0.000000" ) ;
            }
        }

        timing () {
            timing_type : non_seq_hold_rising ;
            related_pin : "CEB" ;
            rise_constraint ( asyntran_constraint_template ) {
                values ( "0.705336, 0.707712, 0.710412, 0.710196, 0.796875" ) ;
            }
        }
        timing () {
            timing_type : non_seq_setup_rising ;
            related_pin : "CEB" ;
            rise_constraint ( scalar ) {
                values ( "0.000000" ) ;
            }
        }
        timing () {
            timing_type : non_seq_setup_falling ;
            related_pin : "CEB" ;
            fall_constraint ( asyntran_constraint_template ) {
                values ( "0.961900, 0.964000, 0.966900, 0.971200, 0.984500" ) ;
            }
        }
        timing () {
            timing_type : non_seq_hold_falling ;
            related_pin : "CEB" ;
            fall_constraint ( scalar ) {
                values ( "0.000000" ) ;
            }
        }
    }


    bus ( Q ) {
        bus_type : Q_bus_35_to_0 ;
        direction : output ;
        max_capacitance : 0.358 ;
        memory_read () {
            address : A ;
        }
        pin ( Q[35:0] ) {
        is_isolated : true;
        isolation_enable_condition : "SD | SLP";  
            power_down_function : "!VDD  + VSS" ;
            related_power_pin : VDD ;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD_i ;
                when : "!SD & !SLP" ;
                rise_power (sram_power_template ) {
                    values ( "0.010494, 0.010494, 0.010494, 0.010494, 0.010494" ) ;
                }
                fall_power (sram_power_template ) {
                    values ( "0.007623, 0.007623, 0.007623, 0.007623, 0.007623" ) ;
                }
            }
            internal_power () {
                related_pg_pin : VDD_i ;
                when : "SD" ;
                rise_power (sram_power_template ) {
                    values ( "0.000000, 0.000000, 0.000000, 0.000000, 0.000000" ) ;
                }
                fall_power (sram_power_template ) {
                    values ( "0.000000, 0.000000, 0.000000, 0.000000, 0.000000" ) ;
                }
            }
            internal_power () {
                related_pg_pin : VDD_i ;
                when : "!SD & SLP" ;
                rise_power (sram_power_template ) {
                    values ( "0.000000, 0.000000, 0.000000, 0.000000, 0.000000" ) ;
                }
                fall_power (sram_power_template ) {
                    values ( "0.000000, 0.000000, 0.000000, 0.000000, 0.000000" ) ;
                }
            }
        }
        timing () {
            related_pin : "SD" ;
            timing_type : combinational_fall ;
            timing_sense : positive_unate ;
            cell_rise(scalar) {
                values ( "0.000000" ) ;
            }
            cell_fall ( scalar ) {
                values ( "0.000000" ) ;
            }
            retaining_rise(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_fall(scalar) {
                values ( "0.000000" ) ;
            }
            rise_transition(scalar) {
                values ( "0.000000" ) ;
            }
            fall_transition ( scalar ) {
                values ( "0.000000" ) ;
            }
            retain_rise_slew(scalar) {
                values ( "0.000000" ) ;
            } 
            retain_fall_slew(scalar) {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            related_pin   : "SD" ;
            timing_type   : combinational_rise ;
            timing_sense  : negative_unate ;
            cell_rise(scalar) {
                values ( "0.000000" ) ;
            }
            cell_fall(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_rise(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_fall(scalar) {
                values ( "0.000000" ) ;
            }
            rise_transition(scalar) {
                values ( "0.000000" ) ;
            }
            fall_transition(scalar) {
                values ( "0.000000" ) ;
            }
            retain_rise_slew(scalar) {
                values ( "0.000000" ) ;
            }
            retain_fall_slew(scalar) {
                values ( "0.000000" ) ;
            } 
        }
        timing () {
            related_pin : "SD" ;
            timing_type : combinational_fall ;
            timing_sense : negative_unate ;
            cell_rise(scalar) {
                values ( "0.000000" ) ;
            }
            cell_fall ( asig2sram_delay_template ) {
                values ( \
              "2.565067, 2.583567, 2.609267, 2.714967, 2.987867",\
              "2.568567, 2.587067, 2.612767, 2.718467, 2.991367",\
              "2.573167, 2.591667, 2.617367, 2.723067, 2.995967",\
              "2.582767, 2.601267, 2.626967, 2.732667, 3.005567",\
              "2.610467, 2.628967, 2.654667, 2.760367, 3.033267"\
               ) ;
            }
            retaining_rise(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_fall(scalar) {
                values ( "0.000000" ) ;
            }
            rise_transition(scalar) {
                values ( "0.000000" ) ;
            }
            fall_transition ( sram_load_template ) {
                values ( "0.006200, 0.012300, 0.022600, 0.065300, 0.172700" ) ;
            }
            retain_rise_slew(scalar) {
                values ( "0.000000" ) ;
            } 
            retain_fall_slew(scalar) {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            related_pin   : "SD" ;
            timing_type   : combinational_rise ;
            timing_sense  : positive_unate ;
            
            cell_rise(scalar) {
                values ( "0.000000" ) ;
            }
            cell_fall(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_rise(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_fall(scalar) {
                values ( "0.000000" ) ;
            }
            rise_transition(scalar) {
                values ( "0.000000" ) ;
            }
            fall_transition(scalar) {
                values ( "0.000000" ) ;
            }
            retain_rise_slew(scalar) {
                values ( "0.000000" ) ;
            }
            retain_fall_slew(scalar) {
                values ( "0.000000" ) ;
            } 
        }
        timing () {
            related_pin : "SLP" ;
            timing_type : combinational_fall ;
            timing_sense : positive_unate ;
            cell_rise(scalar) {
                values ( "0.000000" ) ;
            }
            cell_fall ( scalar ) {
                values ( "0.000000" ) ;
            }
            retaining_rise(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_fall(scalar) {
                values ( "0.000000" ) ;
            }
            rise_transition(scalar) {
                values ( "0.000000" ) ;
            }
            fall_transition ( scalar ) {
                values ( "0.000000" ) ;
            }
            retain_rise_slew(scalar) {
                values ( "0.000000" ) ;
            } 
            retain_fall_slew(scalar) {
                values ( "0.000000") ;
            }
        }
        timing() {
            related_pin   : "SLP" ;
            timing_type   : combinational_rise ;
            timing_sense  : negative_unate ;
            
            cell_rise(scalar) {
                values ( "0.000000" ) ;
            }
            cell_fall(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_rise(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_fall(scalar) {
                values ( "0.000000" ) ;
            }
            rise_transition(scalar) {
                values ( "0.000000" ) ;
            }
            fall_transition(scalar) {
                values ( "0.000000" ) ;
            }
            retain_rise_slew(scalar) {
                values ( "0.000000" ) ;
            }
            retain_fall_slew(scalar) {
                values ( "0.000000" ) ;
            } 
        }
        timing () {
            related_pin : "SLP" ;
            timing_type : combinational_fall ;
            timing_sense : negative_unate ;
            cell_rise(scalar) {
                values ( "0.000000" ) ;
            }
            cell_fall ( asig2sram_delay_template ) {
                values ( \
              "2.565067, 2.583567, 2.609267, 2.714967, 2.987867",\
              "2.568567, 2.587067, 2.612767, 2.718467, 2.991367",\
              "2.573167, 2.591667, 2.617367, 2.723067, 2.995967",\
              "2.582767, 2.601267, 2.626967, 2.732667, 3.005567",\
              "2.610467, 2.628967, 2.654667, 2.760367, 3.033267"\
               ) ;
            }
            retaining_rise(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_fall(scalar) {
                values ( "0.000000" ) ;
            }
            rise_transition(scalar) {
                values ( "0.000000" ) ;
            }
            fall_transition ( sram_load_template ) {
                values ( "0.006400, 0.012400, 0.022600, 0.065200, 0.172500" ) ;
            }
            retain_rise_slew(scalar) {
                values ( "0.000000" ) ;
            } 
            retain_fall_slew(scalar) {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            related_pin   : "SLP" ;
            timing_type   : combinational_rise ;
            timing_sense  : positive_unate ;
            
            cell_rise(scalar) {
                values ( "0.000000" ) ;
            }
            cell_fall(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_rise(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_fall(scalar) {
                values ( "0.000000" ) ;
            }
            rise_transition(scalar) {
                values ( "0.000000" ) ;
            }
            fall_transition(scalar) {
                values ( "0.000000" ) ;
            }
            retain_rise_slew(scalar) {
                values ( "0.000000" ) ;
            }
            retain_fall_slew(scalar) {
                values ( "0.000000" ) ;
            } 
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : rising_edge ;
            timing_sense : non_unate ;
                when : "!SD & !SLP & !CEB & WEB" ;
                sdf_cond : "!SD & !SLP & !CEB & WEB" ;
            retaining_fall ( sig2sram_delay_template ) {
                values ( \
              "0.450290, 0.457580, 0.467300, 0.503480, 0.594380",\
              "0.452180, 0.459470, 0.469190, 0.505370, 0.596270",\
              "0.452540, 0.459830, 0.469550, 0.505730, 0.596630",\
              "0.454610, 0.461900, 0.471620, 0.507800, 0.598700",\
              "0.452810, 0.460100, 0.469820, 0.506000, 0.596900"\
               ) ;
            }
            retaining_rise ( sig2sram_delay_template ) {
                values ( \
              "0.450290, 0.457580, 0.467300, 0.503480, 0.594380",\
              "0.452180, 0.459470, 0.469190, 0.505370, 0.596270",\
              "0.452540, 0.459830, 0.469550, 0.505730, 0.596630",\
              "0.454610, 0.461900, 0.471620, 0.507800, 0.598700",\
              "0.452810, 0.460100, 0.469820, 0.506000, 0.596900"\
               ) ;
            }      
            retain_rise_slew ( sram_load_template ) {
                values ( "0.008700, 0.024100, 0.045800, 0.132000, 0.351000" ) ;
            }
            retain_fall_slew ( sram_load_template ) {
                values ( "0.008700, 0.024100, 0.045800, 0.132000, 0.351000" ) ;
            }
            cell_rise ( sig2sram_delay_template ) {
                values ( \
              "0.705336, 0.715704, 0.732228, 0.805020, 0.988620",\
              "0.707712, 0.718080, 0.734604, 0.807396, 0.990996",\
              "0.710412, 0.720780, 0.737304, 0.810096, 0.993696",\
              "0.710196, 0.720564, 0.737088, 0.809880, 0.993480",\
              "0.708900, 0.719268, 0.735792, 0.808584, 0.992184"\
               ) ;
            }
            rise_transition ( sram_load_template ) {
                values ( "0.010600, 0.038600, 0.076900, 0.228400, 0.606600" ) ;
            }
            cell_fall ( sig2sram_delay_template ) {
                values ( \
              "0.705336, 0.715704, 0.732228, 0.805020, 0.988620",\
              "0.707712, 0.718080, 0.734604, 0.807396, 0.990996",\
              "0.710412, 0.720780, 0.737304, 0.810096, 0.993696",\
              "0.710196, 0.720564, 0.737088, 0.809880, 0.993480",\
              "0.708900, 0.719268, 0.735792, 0.808584, 0.992184"\
               ) ;
            }
            fall_transition ( sram_load_template ) {
                values ( "0.010600, 0.038600, 0.076900, 0.228400, 0.606600" ) ;
            }
        }
    }
    pin ( CLK ) {
        direction : input ;
        is_isolated : true;
        isolation_enable_condition : "SD | SLP";  
        related_power_pin : VDD_i;
        related_ground_pin : VSS ;
        max_transition : 0.255000 ;
        capacitance : 0.045368 ;
        clock : true ;
        pin_func_type : active_rising ;

        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLK" ;
            
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.086146, 0.089198, 0.090942, 0.106250, 0.318750" ) ;
            }
            
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.101503, 0.105318, 0.110441, 0.118289, 0.318750" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLK" ;
            
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.705336, 0.707712, 0.710412, 0.710196, 0.796875" ) ;
            }
            
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.705336, 0.707712, 0.710412, 0.710196, 0.796875" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD_i ;
            when : "!SD & !SLP &!CEB & WEB" ;
            rise_power ( "scalar" ) {
                values ( "21.885831" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD_i ;
            when : "!SD & !SLP &!CEB & !WEB" ;
            rise_power ( "scalar" ) {
                values ( "24.077889" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD_i ;
            when : "!SD & !SLP &CEB" ;
            rise_power ( "scalar" ) {
                values ( "0.120384" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD_i ;
            when : "SD & CEB" ;
            rise_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD_i ;
            when : "!SD & SLP &CEB" ;
            rise_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
    }
    pin ( CEB ) {
        direction : input ;
        is_isolated : true;
        isolation_enable_condition : "SD | SLP";  
        related_power_pin : VDD_i;
        related_ground_pin : VSS ;
        capacitance : 0.000867 ;
        internal_power () {
            related_pg_pin : VDD_i ;
        when : "!SD & !SLP" ;
            rise_power ( "scalar" ) {
                values ( "0.067617" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.054648" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD_i ;
        when : "SD" ;
            rise_power ( "scalar" ) {
            values ( "0.000000" ) ;
            }
            fall_power ( "scalar" ) {
            values ( "0.000000" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD_i ;
        when : "!SD & SLP" ;
            rise_power ( "scalar" ) {
            values ( "0.000000" ) ;
            }
            fall_power ( "scalar" ) {
            values ( "0.000000" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : "!SD & !SLP" ;
            sdf_cond : "check_nopd" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.091258, 0.094618, 0.097768, 0.101968, 0.112153",\
              "0.091363, 0.094723, 0.097873, 0.102073, 0.112258",\
              "0.091258, 0.094618, 0.097768, 0.101968, 0.112153",\
              "0.091258, 0.094618, 0.097768, 0.101968, 0.112153",\
              "0.091363, 0.094723, 0.097873, 0.102073, 0.112258"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.091258, 0.094618, 0.097768, 0.101968, 0.112153",\
              "0.091363, 0.094723, 0.097873, 0.102073, 0.112258",\
              "0.091258, 0.094618, 0.097768, 0.101968, 0.112153",\
              "0.091258, 0.094618, 0.097768, 0.101968, 0.112153",\
              "0.091363, 0.094723, 0.097873, 0.102073, 0.112258"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : "!SD & !SLP" ;
            sdf_cond : "check_nopd" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.065857, 0.062667, 0.060357, 0.058047, 0.054197",\
              "0.069047, 0.065857, 0.063547, 0.061237, 0.057387",\
              "0.071027, 0.067837, 0.065527, 0.063217, 0.059367",\
              "0.072787, 0.069597, 0.067287, 0.064977, 0.061127",\
              "0.070697, 0.067507, 0.065197, 0.062887, 0.059037"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.065857, 0.062667, 0.060357, 0.058047, 0.054197",\
              "0.069047, 0.065857, 0.063547, 0.061237, 0.057387",\
              "0.071027, 0.067837, 0.065527, 0.063217, 0.059367",\
              "0.072787, 0.069597, 0.067287, 0.064977, 0.061127",\
              "0.070697, 0.067507, 0.065197, 0.062887, 0.059037"\
               ) ;
            }
        }
    }
    pin ( WEB ) {
        direction : input ;
        is_isolated : true;
        isolation_enable_condition : "SD | SLP";  
        related_power_pin : VDD_i;
        related_ground_pin : VSS ;
        capacitance : 0.001061 ;
        internal_power () {
            related_pg_pin : VDD_i ;
            when : "!SD & !SLP" ;
            rise_power ( "scalar" ) {
                values ( "0.022869" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.025938" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD_i ;
            when : "SD" ;
            rise_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD_i ;
            when : "!SD & SLP" ;
            rise_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : "!SD & !SLP & !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.049725, 0.052665, 0.055080, 0.058440, 0.066315",\
              "0.049725, 0.052665, 0.055080, 0.058440, 0.066315",\
              "0.049725, 0.052665, 0.055080, 0.058440, 0.066315",\
              "0.049620, 0.052560, 0.054975, 0.058335, 0.066210",\
              "0.049620, 0.052560, 0.054975, 0.058335, 0.066210"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.049725, 0.052665, 0.055080, 0.058440, 0.066315",\
              "0.049725, 0.052665, 0.055080, 0.058440, 0.066315",\
              "0.049725, 0.052665, 0.055080, 0.058440, 0.066315",\
              "0.049620, 0.052560, 0.054975, 0.058335, 0.066210",\
              "0.049620, 0.052560, 0.054975, 0.058335, 0.066210"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : "!SD & !SLP & !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.068069, 0.065539, 0.063999, 0.062019, 0.058829",\
              "0.071369, 0.068839, 0.067299, 0.065319, 0.062129",\
              "0.073349, 0.070819, 0.069279, 0.067299, 0.064109",\
              "0.075109, 0.072579, 0.071039, 0.069059, 0.065869",\
              "0.073019, 0.070489, 0.068949, 0.066969, 0.063779"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.068069, 0.065539, 0.063999, 0.062019, 0.058829",\
              "0.071369, 0.068839, 0.067299, 0.065319, 0.062129",\
              "0.073349, 0.070819, 0.069279, 0.067299, 0.064109",\
              "0.075109, 0.072579, 0.071039, 0.069059, 0.065869",\
              "0.073019, 0.070489, 0.068949, 0.066969, 0.063779"\
               ) ;
            }
        }
    }
    bus ( A ) {
        bus_type : A_bus_14_to_0 ;
        direction : input ;
        capacitance : 0.000802 ;
        pin ( A[14:0] ) {
        is_isolated : true;
        isolation_enable_condition : "SD | SLP";  
            related_power_pin : VDD_i;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD_i ;
                when : "!SD & !SLP" ;
                rise_power ( "scalar" ) {
                    values ( "0.010989" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.012969" ) ;
                }
            }
            internal_power () {
                related_pg_pin : VDD_i ;
                when : "SD" ;
                rise_power ( "scalar" ) {
                    values ( "0.000000" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.000000" ) ;
                }
            }
            internal_power () {
                related_pg_pin : VDD_i ;
                when : "!SD & SLP" ;
                rise_power ( "scalar" ) {
                    values ( "0.000000" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.000000" ) ;
                }
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : "!SD & !SLP & !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.066222, 0.068847, 0.070947, 0.073992, 0.080922",\
              "0.066012, 0.068637, 0.070737, 0.073782, 0.080712",\
              "0.066012, 0.068637, 0.070737, 0.073782, 0.080712",\
              "0.065907, 0.068532, 0.070632, 0.073677, 0.080607",\
              "0.066222, 0.068847, 0.070947, 0.073992, 0.080922"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.066222, 0.068847, 0.070947, 0.073992, 0.080922",\
              "0.066012, 0.068637, 0.070737, 0.073782, 0.080712",\
              "0.066012, 0.068637, 0.070737, 0.073782, 0.080712",\
              "0.065907, 0.068532, 0.070632, 0.073677, 0.080607",\
              "0.066222, 0.068847, 0.070947, 0.073992, 0.080922"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : "!SD & !SLP & !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.069487, 0.068277, 0.067947, 0.068497, 0.073887",\
              "0.072677, 0.071467, 0.071137, 0.071687, 0.077077",\
              "0.074657, 0.073447, 0.073117, 0.073667, 0.079057",\
              "0.076527, 0.075317, 0.074987, 0.075537, 0.080927",\
              "0.074437, 0.073227, 0.072897, 0.073447, 0.078837"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.069487, 0.068277, 0.067947, 0.068497, 0.073887",\
              "0.072677, 0.071467, 0.071137, 0.071687, 0.077077",\
              "0.074657, 0.073447, 0.073117, 0.073667, 0.079057",\
              "0.076527, 0.075317, 0.074987, 0.075537, 0.080927",\
              "0.074437, 0.073227, 0.072897, 0.073447, 0.078837"\
               ) ;
            }
        }
    }
    bus ( BWEB ) {
        bus_type : Q_bus_35_to_0 ;
        direction : input ;
        capacitance : 0.000882 ;
        pin ( BWEB[35:0] ) {
        is_isolated : true;
        isolation_enable_condition : "SD | SLP";  
            related_power_pin : VDD_i;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD_i ;
                when : "!SD & !SLP";
                rise_power ( "scalar" ) {
                    values ( "0.011088" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.015642" ) ;
                }
            }
           internal_power () {
                related_pg_pin : VDD_i ;
                when : "SD";
                rise_power ( "scalar" ) {
                    values ( "0.000000" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.000000" ) ;
                }
            }
           internal_power () {
                related_pg_pin : VDD_i ;
                when : "!SD & SLP";
                rise_power ( "scalar" ) {
                    values ( "0.000000" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.000000" ) ;
                }
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : "!SD & !SLP & !CEB & !WEB";
            sdf_cond : "check_write" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.046373, 0.048788, 0.051318, 0.053733, 0.060518",\
              "0.043498, 0.045913, 0.048443, 0.050858, 0.057643",\
              "0.040163, 0.042578, 0.045108, 0.047523, 0.054308",\
              "0.036828, 0.039243, 0.041773, 0.044188, 0.050973",\
              "0.037173, 0.039588, 0.042118, 0.044533, 0.051318"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.046373, 0.048788, 0.051318, 0.053733, 0.060518",\
              "0.043498, 0.045913, 0.048443, 0.050858, 0.057643",\
              "0.040163, 0.042578, 0.045108, 0.047523, 0.054308",\
              "0.036828, 0.039243, 0.041773, 0.044188, 0.050973",\
              "0.037173, 0.039588, 0.042118, 0.044533, 0.051318"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : "!SD & !SLP & !CEB & !WEB";
            sdf_cond : "check_write" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.068236, 0.065476, 0.062946, 0.059841, 0.053516",\
              "0.071341, 0.068581, 0.066051, 0.062946, 0.056621",\
              "0.074791, 0.072031, 0.069501, 0.066396, 0.060071",\
              "0.078816, 0.076056, 0.073526, 0.070421, 0.064096",\
              "0.078126, 0.075366, 0.072836, 0.069731, 0.063406"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.068236, 0.065476, 0.062946, 0.059841, 0.053516",\
              "0.071341, 0.068581, 0.066051, 0.062946, 0.056621",\
              "0.074791, 0.072031, 0.069501, 0.066396, 0.060071",\
              "0.078816, 0.076056, 0.073526, 0.070421, 0.064096",\
              "0.078126, 0.075366, 0.072836, 0.069731, 0.063406"\
               ) ;
            }      
        }
    }
    bus ( D ) {
        bus_type : Q_bus_35_to_0 ;
        direction : input ;
        capacitance : 0.000894 ;
        memory_write() {
            address : A ;
            clocked_on : CLK ;
        }
        pin ( D[35:0] ) {
        is_isolated : true;
        isolation_enable_condition : "SD | SLP";  
            related_power_pin : VDD_i;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD_i ;
            when : "!SD & !SLP";
                rise_power ( "scalar" ) {
                    values ( "0.012672" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.014157" ) ;
                }
            }
            internal_power () {
                related_pg_pin : VDD_i ;
            when : "SD";
                rise_power ( "scalar" ) {
                    values ( "0.000000" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.000000" ) ;
                }
            }
            internal_power () {
                related_pg_pin : VDD_i ;
            when : "!SD & SLP";
                rise_power ( "scalar" ) {
                    values ( "0.000000" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.000000" ) ;
                }
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : "!SD & !SLP & !CEB & !WEB";
            sdf_cond : "check_write" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.037595, 0.040010, 0.042540, 0.045300, 0.052430",\
              "0.035065, 0.037480, 0.040010, 0.042770, 0.049900",\
              "0.031615, 0.034030, 0.036560, 0.039320, 0.046450",\
              "0.031500, 0.031500, 0.032995, 0.035755, 0.042885",\
              "0.031500, 0.031500, 0.033685, 0.036445, 0.043575"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.037595, 0.040010, 0.042540, 0.045300, 0.052430",\
              "0.035065, 0.037480, 0.040010, 0.042770, 0.049900",\
              "0.031615, 0.034030, 0.036560, 0.039320, 0.046450",\
              "0.031500, 0.031500, 0.032995, 0.035755, 0.042885",\
              "0.031500, 0.031500, 0.033685, 0.036445, 0.043575"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : "!SD & !SLP & !CEB & !WEB";
            sdf_cond : "check_write" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) { 
                values ( \
              "0.067993, 0.065348, 0.062933, 0.059598, 0.053388",\
              "0.071098, 0.068453, 0.066038, 0.062703, 0.056493",\
              "0.074433, 0.071788, 0.069373, 0.066038, 0.059828",\
              "0.078458, 0.075813, 0.073398, 0.070063, 0.063853",\
              "0.077883, 0.075238, 0.072823, 0.069488, 0.063278"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.067993, 0.065348, 0.062933, 0.059598, 0.053388",\
              "0.071098, 0.068453, 0.066038, 0.062703, 0.056493",\
              "0.074433, 0.071788, 0.069373, 0.066038, 0.059828",\
              "0.078458, 0.075813, 0.073398, 0.070063, 0.063853",\
              "0.077883, 0.075238, 0.072823, 0.069488, 0.063278"\
               ) ;
            }
        }
   }

    leakage_power () {
        related_pg_pin : VDD ;
        when : "SD";
        value : 1581.188400 ;
    }
    leakage_power () {
        related_pg_pin : VDD ;
        when : "!SD & SLP";
        value : 11972.664000 ;
    }
   leakage_power () {
        related_pg_pin : VDD ;
        when : "!SD & !SLP";
        value : 15627.942000 ;
    }
}
}
