timestamp 1729853601
version 8.3
tech sky130A
style ngspice()
scale 1000 1 500000
resistclasses 4400000 2200000 950000 3050000 120000 197000 114000 191000 120000 197000 114000 191000 48200 319800 2000000 48200 48200 12800 125 125 47 47 29 5
use sky130_fd_pr__nfet_01v8_R32FGG XM4 1 0 562 0 1 511
use sky130_fd_pr__nfet_01v8_4N4BM2 XM2 1 0 -415 0 1 542
use sky130_fd_pr__pfet_01v8_77ASL4 sky130_fd_pr__pfet_01v8_77ASL4_0 1 0 130 0 1 506
use sky130_fd_pr__pfet_01v8_2V7TNJ sky130_fd_pr__pfet_01v8_2V7TNJ_0 1 0 18 0 1 542
port "VCON" 3 357 481 357 481 m1
port "D" 2 537 655 537 655 m1
port "GND" 5 -484 365 -484 365 m1
port "U" 0 -413 1070 -413 1070 m1
port "VDD" 4 66 1123 66 1123 m1
node "m1_n46_n19#" 0 0 -46 -19 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_n46_84#" 0 0 -46 84 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "VCON" 0 0 357 481 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_n370_494#" 0 0 -370 494 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "D" 0 0 537 655 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "li_592_248#" 0 0 592 248 v0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "GND" 0 0 -484 365 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "U" 0 0 -413 1070 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "VDD" 0 0 66 1123 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
substrate "VSUBS" 0 0 -1073741817 -1073741817 space 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_fd_pr__pfet_01v8_2V7TNJ_0/VSUBS" "sky130_fd_pr__pfet_01v8_77ASL4_0/VSUBS" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_fd_pr__pfet_01v8_77ASL4_0/VSUBS" "XM2/a_n94_n127#"
merge "XM2/a_n94_n127#" "XM2/a_n196_n239#"
merge "XM2/a_n196_n239#" "GND"
merge "GND" "XM4/a_18_n151#"
merge "XM4/a_18_n151#" "VSUBS"
merge "VSUBS" "XM4/a_n178_n263#"
merge "XM4/a_n178_n263#" "li_592_248#"
merge "sky130_fd_pr__pfet_01v8_2V7TNJ_0/a_18_n480#" "sky130_fd_pr__pfet_01v8_2V7TNJ_0/w_n112_n542#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_fd_pr__pfet_01v8_2V7TNJ_0/w_n112_n542#" "sky130_fd_pr__pfet_01v8_77ASL4_0/a_n94_n444#"
merge "sky130_fd_pr__pfet_01v8_77ASL4_0/a_n94_n444#" "sky130_fd_pr__pfet_01v8_77ASL4_0/w_n130_n544#"
merge "sky130_fd_pr__pfet_01v8_77ASL4_0/w_n130_n544#" "VDD"
merge "sky130_fd_pr__pfet_01v8_2V7TNJ_0/a_n76_n480#" "sky130_fd_pr__pfet_01v8_77ASL4_0/a_n36_n541#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_fd_pr__pfet_01v8_77ASL4_0/a_n36_n541#" "m1_n46_n19#"
merge "m1_n46_n19#" "m1_n46_84#"
merge "m1_n46_84#" "XM2/a_36_n127#"
merge "XM2/a_36_n127#" "m1_n370_494#"
merge "sky130_fd_pr__pfet_01v8_2V7TNJ_0/a_n18_n506#" "XM2/a_n36_n153#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "XM2/a_n36_n153#" "U"
merge "XM4/a_n33_111#" "D" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_fd_pr__pfet_01v8_77ASL4_0/a_36_n444#" "XM4/a_n76_n151#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "XM4/a_n76_n151#" "VCON"
