Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2015.1.0 (lin64) Build 0 Wed Jan 28 11:59:42 PST 2015
| Date              : Wed Jan 28 19:43:35 2015
| Host              : xsjrdevl19 running 64-bit Red Hat Enterprise Linux Client release 5.9 (Tikanga)
| Design            : paj_raygentop_hierarchy_no_mem
| Device            : 7vx980t-ffg1930
| Speed File        : -2  PRODUCTION 1.11 2014-09-11
| Temperature Grade : C
------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.733ns  (required time - arrival time)
  Source:                 matmultinst/am32_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            matmultinst/Cz_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (tm3_clk_v0 rise@2.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        3.208ns  (logic 2.204ns (68.703%)  route 1.004ns (31.297%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.797ns = ( 7.297 - 2.500 ) 
    Source Clock Delay      (SCD):    5.173ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AY39                                              0.000     0.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.668     0.668    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.700     3.368    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.461    tm3_clk_v0_IBUF_BUFG_inst/O
    DSP48_X4Y71          net (fo=1246, estimated)     1.712     5.173    matmultinst/clk
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y71          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      1.635     6.808    matmultinst/am32_reg/P[16]
    SLICE_X55Y175        net (fo=3, estimated)        0.685     7.493    matmultinst/p_0_in[0]
    SLICE_X55Y175        LUT3 (Prop_lut3_I0_O)        0.043     7.536    matmultinst/Cz[3]_i_4/O
    SLICE_X54Y174        net (fo=1, estimated)        0.274     7.810    matmultinst/Cz[3]_i_4_n_4
    SLICE_X54Y174        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     8.063    matmultinst/Cz_reg[3]_i_1/CO[3]
    SLICE_X54Y175        net (fo=1, estimated)        0.007     8.070    matmultinst/Cz_reg[3]_i_1_n_4
    SLICE_X54Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.124    matmultinst/Cz_reg[7]_i_1/CO[3]
    SLICE_X54Y176        net (fo=1, estimated)        0.000     8.124    matmultinst/Cz_reg[7]_i_1_n_4
    SLICE_X54Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.178    matmultinst/Cz_reg[11]_i_1/CO[3]
    SLICE_X54Y177        net (fo=1, estimated)        0.000     8.178    matmultinst/Cz_reg[11]_i_1_n_4
    SLICE_X54Y177        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     8.343    matmultinst/Cz_reg[15]_i_1/O[1]
    SLICE_X54Y177        net (fo=1, routed)           0.038     8.381    matmultinst/Cz0[13]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.500     2.500    
    AY39                                              0.000     2.500    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     2.500    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.561     3.061    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.565     5.626    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.709    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X54Y177        net (fo=1246, estimated)     1.588     7.297    matmultinst/clk
                         clock pessimism              0.339     7.636    
                         clock uncertainty           -0.035     7.601    
    SLICE_X54Y177        FDRE (Setup_fdre_C_D)        0.047     7.648    matmultinst/Cz_reg[13]
  -------------------------------------------------------------------
                         required time                          7.648    
                         arrival time                          -8.381    
  -------------------------------------------------------------------
                         slack                                 -0.733    

Slack (VIOLATED) :        -0.719ns  (required time - arrival time)
  Source:                 matmultinst/am32_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            matmultinst/Cz_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (tm3_clk_v0 rise@2.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        3.194ns  (logic 2.190ns (68.566%)  route 1.004ns (31.434%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.797ns = ( 7.297 - 2.500 ) 
    Source Clock Delay      (SCD):    5.173ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AY39                                              0.000     0.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.668     0.668    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.700     3.368    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.461    tm3_clk_v0_IBUF_BUFG_inst/O
    DSP48_X4Y71          net (fo=1246, estimated)     1.712     5.173    matmultinst/clk
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y71          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      1.635     6.808    matmultinst/am32_reg/P[16]
    SLICE_X55Y175        net (fo=3, estimated)        0.685     7.493    matmultinst/p_0_in[0]
    SLICE_X55Y175        LUT3 (Prop_lut3_I0_O)        0.043     7.536    matmultinst/Cz[3]_i_4/O
    SLICE_X54Y174        net (fo=1, estimated)        0.274     7.810    matmultinst/Cz[3]_i_4_n_4
    SLICE_X54Y174        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     8.063    matmultinst/Cz_reg[3]_i_1/CO[3]
    SLICE_X54Y175        net (fo=1, estimated)        0.007     8.070    matmultinst/Cz_reg[3]_i_1_n_4
    SLICE_X54Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.124    matmultinst/Cz_reg[7]_i_1/CO[3]
    SLICE_X54Y176        net (fo=1, estimated)        0.000     8.124    matmultinst/Cz_reg[7]_i_1_n_4
    SLICE_X54Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.178    matmultinst/Cz_reg[11]_i_1/CO[3]
    SLICE_X54Y177        net (fo=1, estimated)        0.000     8.178    matmultinst/Cz_reg[11]_i_1_n_4
    SLICE_X54Y177        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     8.329    matmultinst/Cz_reg[15]_i_1/O[3]
    SLICE_X54Y177        net (fo=1, routed)           0.038     8.367    matmultinst/Cz0[15]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.500     2.500    
    AY39                                              0.000     2.500    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     2.500    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.561     3.061    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.565     5.626    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.709    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X54Y177        net (fo=1246, estimated)     1.588     7.297    matmultinst/clk
                         clock pessimism              0.339     7.636    
                         clock uncertainty           -0.035     7.601    
    SLICE_X54Y177        FDRE (Setup_fdre_C_D)        0.047     7.648    matmultinst/Cz_reg[15]
  -------------------------------------------------------------------
                         required time                          7.648    
                         arrival time                          -8.367    
  -------------------------------------------------------------------
                         slack                                 -0.719    

Slack (VIOLATED) :        -0.680ns  (required time - arrival time)
  Source:                 matmultinst/am32_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            matmultinst/Cz_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (tm3_clk_v0 rise@2.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        3.155ns  (logic 2.151ns (68.177%)  route 1.004ns (31.822%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.797ns = ( 7.297 - 2.500 ) 
    Source Clock Delay      (SCD):    5.173ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AY39                                              0.000     0.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.668     0.668    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.700     3.368    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.461    tm3_clk_v0_IBUF_BUFG_inst/O
    DSP48_X4Y71          net (fo=1246, estimated)     1.712     5.173    matmultinst/clk
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y71          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      1.635     6.808    matmultinst/am32_reg/P[16]
    SLICE_X55Y175        net (fo=3, estimated)        0.685     7.493    matmultinst/p_0_in[0]
    SLICE_X55Y175        LUT3 (Prop_lut3_I0_O)        0.043     7.536    matmultinst/Cz[3]_i_4/O
    SLICE_X54Y174        net (fo=1, estimated)        0.274     7.810    matmultinst/Cz[3]_i_4_n_4
    SLICE_X54Y174        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     8.063    matmultinst/Cz_reg[3]_i_1/CO[3]
    SLICE_X54Y175        net (fo=1, estimated)        0.007     8.070    matmultinst/Cz_reg[3]_i_1_n_4
    SLICE_X54Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.124    matmultinst/Cz_reg[7]_i_1/CO[3]
    SLICE_X54Y176        net (fo=1, estimated)        0.000     8.124    matmultinst/Cz_reg[7]_i_1_n_4
    SLICE_X54Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.178    matmultinst/Cz_reg[11]_i_1/CO[3]
    SLICE_X54Y177        net (fo=1, estimated)        0.000     8.178    matmultinst/Cz_reg[11]_i_1_n_4
    SLICE_X54Y177        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112     8.290    matmultinst/Cz_reg[15]_i_1/O[2]
    SLICE_X54Y177        net (fo=1, routed)           0.038     8.328    matmultinst/Cz0[14]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.500     2.500    
    AY39                                              0.000     2.500    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     2.500    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.561     3.061    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.565     5.626    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.709    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X54Y177        net (fo=1246, estimated)     1.588     7.297    matmultinst/clk
                         clock pessimism              0.339     7.636    
                         clock uncertainty           -0.035     7.601    
    SLICE_X54Y177        FDRE (Setup_fdre_C_D)        0.047     7.648    matmultinst/Cz_reg[14]
  -------------------------------------------------------------------
                         required time                          7.648    
                         arrival time                          -8.328    
  -------------------------------------------------------------------
                         slack                                 -0.680    

Slack (VIOLATED) :        -0.680ns  (required time - arrival time)
  Source:                 matmultinst/am32_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            matmultinst/Cz_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (tm3_clk_v0 rise@2.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        3.154ns  (logic 2.150ns (68.167%)  route 1.004ns (31.833%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.796ns = ( 7.296 - 2.500 ) 
    Source Clock Delay      (SCD):    5.173ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AY39                                              0.000     0.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.668     0.668    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.700     3.368    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.461    tm3_clk_v0_IBUF_BUFG_inst/O
    DSP48_X4Y71          net (fo=1246, estimated)     1.712     5.173    matmultinst/clk
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y71          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      1.635     6.808    matmultinst/am32_reg/P[16]
    SLICE_X55Y175        net (fo=3, estimated)        0.685     7.493    matmultinst/p_0_in[0]
    SLICE_X55Y175        LUT3 (Prop_lut3_I0_O)        0.043     7.536    matmultinst/Cz[3]_i_4/O
    SLICE_X54Y174        net (fo=1, estimated)        0.274     7.810    matmultinst/Cz[3]_i_4_n_4
    SLICE_X54Y174        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     8.063    matmultinst/Cz_reg[3]_i_1/CO[3]
    SLICE_X54Y175        net (fo=1, estimated)        0.007     8.070    matmultinst/Cz_reg[3]_i_1_n_4
    SLICE_X54Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.124    matmultinst/Cz_reg[7]_i_1/CO[3]
    SLICE_X54Y176        net (fo=1, estimated)        0.000     8.124    matmultinst/Cz_reg[7]_i_1_n_4
    SLICE_X54Y176        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     8.289    matmultinst/Cz_reg[11]_i_1/O[1]
    SLICE_X54Y176        net (fo=1, routed)           0.038     8.327    matmultinst/Cz0[9]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.500     2.500    
    AY39                                              0.000     2.500    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     2.500    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.561     3.061    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.565     5.626    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.709    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X54Y176        net (fo=1246, estimated)     1.587     7.296    matmultinst/clk
                         clock pessimism              0.339     7.635    
                         clock uncertainty           -0.035     7.600    
    SLICE_X54Y176        FDRE (Setup_fdre_C_D)        0.047     7.647    matmultinst/Cz_reg[9]
  -------------------------------------------------------------------
                         required time                          7.647    
                         arrival time                          -8.327    
  -------------------------------------------------------------------
                         slack                                 -0.680    

Slack (VIOLATED) :        -0.676ns  (required time - arrival time)
  Source:                 matmultinst/am32_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            matmultinst/Cz_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (tm3_clk_v0 rise@2.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        3.151ns  (logic 2.147ns (68.137%)  route 1.004ns (31.863%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.797ns = ( 7.297 - 2.500 ) 
    Source Clock Delay      (SCD):    5.173ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AY39                                              0.000     0.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.668     0.668    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.700     3.368    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.461    tm3_clk_v0_IBUF_BUFG_inst/O
    DSP48_X4Y71          net (fo=1246, estimated)     1.712     5.173    matmultinst/clk
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y71          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      1.635     6.808    matmultinst/am32_reg/P[16]
    SLICE_X55Y175        net (fo=3, estimated)        0.685     7.493    matmultinst/p_0_in[0]
    SLICE_X55Y175        LUT3 (Prop_lut3_I0_O)        0.043     7.536    matmultinst/Cz[3]_i_4/O
    SLICE_X54Y174        net (fo=1, estimated)        0.274     7.810    matmultinst/Cz[3]_i_4_n_4
    SLICE_X54Y174        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     8.063    matmultinst/Cz_reg[3]_i_1/CO[3]
    SLICE_X54Y175        net (fo=1, estimated)        0.007     8.070    matmultinst/Cz_reg[3]_i_1_n_4
    SLICE_X54Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.124    matmultinst/Cz_reg[7]_i_1/CO[3]
    SLICE_X54Y176        net (fo=1, estimated)        0.000     8.124    matmultinst/Cz_reg[7]_i_1_n_4
    SLICE_X54Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.178    matmultinst/Cz_reg[11]_i_1/CO[3]
    SLICE_X54Y177        net (fo=1, estimated)        0.000     8.178    matmultinst/Cz_reg[11]_i_1_n_4
    SLICE_X54Y177        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     8.286    matmultinst/Cz_reg[15]_i_1/O[0]
    SLICE_X54Y177        net (fo=1, routed)           0.038     8.324    matmultinst/Cz0[12]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.500     2.500    
    AY39                                              0.000     2.500    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     2.500    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.561     3.061    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.565     5.626    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.709    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X54Y177        net (fo=1246, estimated)     1.588     7.297    matmultinst/clk
                         clock pessimism              0.339     7.636    
                         clock uncertainty           -0.035     7.601    
    SLICE_X54Y177        FDRE (Setup_fdre_C_D)        0.047     7.648    matmultinst/Cz_reg[12]
  -------------------------------------------------------------------
                         required time                          7.648    
                         arrival time                          -8.324    
  -------------------------------------------------------------------
                         slack                                 -0.676    

Slack (VIOLATED) :        -0.666ns  (required time - arrival time)
  Source:                 matmultinst/am32_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            matmultinst/Cz_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (tm3_clk_v0 rise@2.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        3.140ns  (logic 2.136ns (68.025%)  route 1.004ns (31.975%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.796ns = ( 7.296 - 2.500 ) 
    Source Clock Delay      (SCD):    5.173ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AY39                                              0.000     0.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.668     0.668    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.700     3.368    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.461    tm3_clk_v0_IBUF_BUFG_inst/O
    DSP48_X4Y71          net (fo=1246, estimated)     1.712     5.173    matmultinst/clk
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y71          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      1.635     6.808    matmultinst/am32_reg/P[16]
    SLICE_X55Y175        net (fo=3, estimated)        0.685     7.493    matmultinst/p_0_in[0]
    SLICE_X55Y175        LUT3 (Prop_lut3_I0_O)        0.043     7.536    matmultinst/Cz[3]_i_4/O
    SLICE_X54Y174        net (fo=1, estimated)        0.274     7.810    matmultinst/Cz[3]_i_4_n_4
    SLICE_X54Y174        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     8.063    matmultinst/Cz_reg[3]_i_1/CO[3]
    SLICE_X54Y175        net (fo=1, estimated)        0.007     8.070    matmultinst/Cz_reg[3]_i_1_n_4
    SLICE_X54Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.124    matmultinst/Cz_reg[7]_i_1/CO[3]
    SLICE_X54Y176        net (fo=1, estimated)        0.000     8.124    matmultinst/Cz_reg[7]_i_1_n_4
    SLICE_X54Y176        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     8.275    matmultinst/Cz_reg[11]_i_1/O[3]
    SLICE_X54Y176        net (fo=1, routed)           0.038     8.313    matmultinst/Cz0[11]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.500     2.500    
    AY39                                              0.000     2.500    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     2.500    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.561     3.061    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.565     5.626    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.709    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X54Y176        net (fo=1246, estimated)     1.587     7.296    matmultinst/clk
                         clock pessimism              0.339     7.635    
                         clock uncertainty           -0.035     7.600    
    SLICE_X54Y176        FDRE (Setup_fdre_C_D)        0.047     7.647    matmultinst/Cz_reg[11]
  -------------------------------------------------------------------
                         required time                          7.647    
                         arrival time                          -8.313    
  -------------------------------------------------------------------
                         slack                                 -0.666    

Slack (VIOLATED) :        -0.627ns  (required time - arrival time)
  Source:                 matmultinst/am32_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            matmultinst/Cz_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (tm3_clk_v0 rise@2.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        3.101ns  (logic 2.097ns (67.623%)  route 1.004ns (32.377%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.796ns = ( 7.296 - 2.500 ) 
    Source Clock Delay      (SCD):    5.173ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AY39                                              0.000     0.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.668     0.668    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.700     3.368    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.461    tm3_clk_v0_IBUF_BUFG_inst/O
    DSP48_X4Y71          net (fo=1246, estimated)     1.712     5.173    matmultinst/clk
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y71          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      1.635     6.808    matmultinst/am32_reg/P[16]
    SLICE_X55Y175        net (fo=3, estimated)        0.685     7.493    matmultinst/p_0_in[0]
    SLICE_X55Y175        LUT3 (Prop_lut3_I0_O)        0.043     7.536    matmultinst/Cz[3]_i_4/O
    SLICE_X54Y174        net (fo=1, estimated)        0.274     7.810    matmultinst/Cz[3]_i_4_n_4
    SLICE_X54Y174        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     8.063    matmultinst/Cz_reg[3]_i_1/CO[3]
    SLICE_X54Y175        net (fo=1, estimated)        0.007     8.070    matmultinst/Cz_reg[3]_i_1_n_4
    SLICE_X54Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.124    matmultinst/Cz_reg[7]_i_1/CO[3]
    SLICE_X54Y176        net (fo=1, estimated)        0.000     8.124    matmultinst/Cz_reg[7]_i_1_n_4
    SLICE_X54Y176        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112     8.236    matmultinst/Cz_reg[11]_i_1/O[2]
    SLICE_X54Y176        net (fo=1, routed)           0.038     8.274    matmultinst/Cz0[10]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.500     2.500    
    AY39                                              0.000     2.500    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     2.500    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.561     3.061    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.565     5.626    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.709    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X54Y176        net (fo=1246, estimated)     1.587     7.296    matmultinst/clk
                         clock pessimism              0.339     7.635    
                         clock uncertainty           -0.035     7.600    
    SLICE_X54Y176        FDRE (Setup_fdre_C_D)        0.047     7.647    matmultinst/Cz_reg[10]
  -------------------------------------------------------------------
                         required time                          7.647    
                         arrival time                          -8.274    
  -------------------------------------------------------------------
                         slack                                 -0.627    

Slack (VIOLATED) :        -0.627ns  (required time - arrival time)
  Source:                 matmultinst/am32_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            matmultinst/Cz_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (tm3_clk_v0 rise@2.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        3.100ns  (logic 2.096ns (67.613%)  route 1.004ns (32.387%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 7.295 - 2.500 ) 
    Source Clock Delay      (SCD):    5.173ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AY39                                              0.000     0.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.668     0.668    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.700     3.368    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.461    tm3_clk_v0_IBUF_BUFG_inst/O
    DSP48_X4Y71          net (fo=1246, estimated)     1.712     5.173    matmultinst/clk
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y71          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      1.635     6.808    matmultinst/am32_reg/P[16]
    SLICE_X55Y175        net (fo=3, estimated)        0.685     7.493    matmultinst/p_0_in[0]
    SLICE_X55Y175        LUT3 (Prop_lut3_I0_O)        0.043     7.536    matmultinst/Cz[3]_i_4/O
    SLICE_X54Y174        net (fo=1, estimated)        0.274     7.810    matmultinst/Cz[3]_i_4_n_4
    SLICE_X54Y174        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     8.063    matmultinst/Cz_reg[3]_i_1/CO[3]
    SLICE_X54Y175        net (fo=1, estimated)        0.007     8.070    matmultinst/Cz_reg[3]_i_1_n_4
    SLICE_X54Y175        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     8.235    matmultinst/Cz_reg[7]_i_1/O[1]
    SLICE_X54Y175        net (fo=1, routed)           0.038     8.273    matmultinst/Cz0[5]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.500     2.500    
    AY39                                              0.000     2.500    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     2.500    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.561     3.061    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.565     5.626    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.709    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X54Y175        net (fo=1246, estimated)     1.586     7.295    matmultinst/clk
                         clock pessimism              0.339     7.634    
                         clock uncertainty           -0.035     7.599    
    SLICE_X54Y175        FDRE (Setup_fdre_C_D)        0.047     7.646    matmultinst/Cz_reg[5]
  -------------------------------------------------------------------
                         required time                          7.646    
                         arrival time                          -8.273    
  -------------------------------------------------------------------
                         slack                                 -0.627    

Slack (VIOLATED) :        -0.623ns  (required time - arrival time)
  Source:                 matmultinst/am32_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            matmultinst/Cz_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (tm3_clk_v0 rise@2.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        3.097ns  (logic 2.093ns (67.582%)  route 1.004ns (32.418%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.796ns = ( 7.296 - 2.500 ) 
    Source Clock Delay      (SCD):    5.173ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AY39                                              0.000     0.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.668     0.668    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.700     3.368    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.461    tm3_clk_v0_IBUF_BUFG_inst/O
    DSP48_X4Y71          net (fo=1246, estimated)     1.712     5.173    matmultinst/clk
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y71          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      1.635     6.808    matmultinst/am32_reg/P[16]
    SLICE_X55Y175        net (fo=3, estimated)        0.685     7.493    matmultinst/p_0_in[0]
    SLICE_X55Y175        LUT3 (Prop_lut3_I0_O)        0.043     7.536    matmultinst/Cz[3]_i_4/O
    SLICE_X54Y174        net (fo=1, estimated)        0.274     7.810    matmultinst/Cz[3]_i_4_n_4
    SLICE_X54Y174        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     8.063    matmultinst/Cz_reg[3]_i_1/CO[3]
    SLICE_X54Y175        net (fo=1, estimated)        0.007     8.070    matmultinst/Cz_reg[3]_i_1_n_4
    SLICE_X54Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.124    matmultinst/Cz_reg[7]_i_1/CO[3]
    SLICE_X54Y176        net (fo=1, estimated)        0.000     8.124    matmultinst/Cz_reg[7]_i_1_n_4
    SLICE_X54Y176        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     8.232    matmultinst/Cz_reg[11]_i_1/O[0]
    SLICE_X54Y176        net (fo=1, routed)           0.038     8.270    matmultinst/Cz0[8]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.500     2.500    
    AY39                                              0.000     2.500    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     2.500    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.561     3.061    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.565     5.626    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.709    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X54Y176        net (fo=1246, estimated)     1.587     7.296    matmultinst/clk
                         clock pessimism              0.339     7.635    
                         clock uncertainty           -0.035     7.600    
    SLICE_X54Y176        FDRE (Setup_fdre_C_D)        0.047     7.647    matmultinst/Cz_reg[8]
  -------------------------------------------------------------------
                         required time                          7.647    
                         arrival time                          -8.270    
  -------------------------------------------------------------------
                         slack                                 -0.623    

Slack (VIOLATED) :        -0.622ns  (required time - arrival time)
  Source:                 matmultinst/am22_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            matmultinst/Cy_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (tm3_clk_v0 rise@2.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        3.098ns  (logic 2.090ns (67.463%)  route 1.008ns (32.537%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 7.295 - 2.500 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AY39                                              0.000     0.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.668     0.668    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.700     3.368    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.461    tm3_clk_v0_IBUF_BUFG_inst/O
    DSP48_X4Y69          net (fo=1246, estimated)     1.709     5.170    matmultinst/clk
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y69          DSP48E1 (Prop_dsp48e1_CLK_P[22])
                                                      1.635     6.805    matmultinst/am22_reg/P[22]
    SLICE_X59Y173        net (fo=3, estimated)        0.615     7.420    matmultinst/p_0_in1_in[6]
    SLICE_X59Y173        LUT3 (Prop_lut3_I0_O)        0.043     7.463    matmultinst/Cy[7]_i_2/O
    SLICE_X58Y175        net (fo=1, estimated)        0.355     7.818    matmultinst/Cy[7]_i_2_n_4
    SLICE_X58Y175        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.193     8.011    matmultinst/Cy_reg[7]_i_1/CO[3]
    SLICE_X58Y176        net (fo=1, estimated)        0.000     8.011    matmultinst/Cy_reg[7]_i_1_n_4
    SLICE_X58Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.065    matmultinst/Cy_reg[11]_i_1/CO[3]
    SLICE_X58Y177        net (fo=1, estimated)        0.000     8.065    matmultinst/Cy_reg[11]_i_1_n_4
    SLICE_X58Y177        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     8.230    matmultinst/Cy_reg[15]_i_1/O[1]
    SLICE_X58Y177        net (fo=1, routed)           0.038     8.268    matmultinst/Cy0[13]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.500     2.500    
    AY39                                              0.000     2.500    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     2.500    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.561     3.061    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.565     5.626    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.709    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X58Y177        net (fo=1246, estimated)     1.586     7.295    matmultinst/clk
                         clock pessimism              0.339     7.634    
                         clock uncertainty           -0.035     7.599    
    SLICE_X58Y177        FDRE (Setup_fdre_C_D)        0.047     7.646    matmultinst/Cy_reg[13]
  -------------------------------------------------------------------
                         required time                          7.646    
                         arrival time                          -8.268    
  -------------------------------------------------------------------
                         slack                                 -0.622    

Slack (VIOLATED) :        -0.619ns  (required time - arrival time)
  Source:                 matmultinst/am11_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            matmultinst/Cx_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (tm3_clk_v0 rise@2.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        3.111ns  (logic 2.090ns (67.181%)  route 1.021ns (32.819%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns = ( 7.298 - 2.500 ) 
    Source Clock Delay      (SCD):    5.183ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AY39                                              0.000     0.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.668     0.668    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.700     3.368    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.461    tm3_clk_v0_IBUF_BUFG_inst/O
    DSP48_X4Y65          net (fo=1246, estimated)     1.722     5.183    matmultinst/clk
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y65          DSP48E1 (Prop_dsp48e1_CLK_P[22])
                                                      1.635     6.818    matmultinst/am11_reg/P[22]
    SLICE_X58Y165        net (fo=3, estimated)        0.615     7.433    matmultinst/p_1_in6_in[6]
    SLICE_X58Y165        LUT3 (Prop_lut3_I2_O)        0.043     7.476    matmultinst/Cx[7]_i_2/O
    SLICE_X58Y168        net (fo=1, estimated)        0.368     7.844    matmultinst/Cx[7]_i_2_n_4
    SLICE_X58Y168        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.193     8.037    matmultinst/Cx_reg[7]_i_1/CO[3]
    SLICE_X58Y169        net (fo=1, estimated)        0.000     8.037    matmultinst/Cx_reg[7]_i_1_n_4
    SLICE_X58Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.091    matmultinst/Cx_reg[11]_i_1/CO[3]
    SLICE_X58Y170        net (fo=1, estimated)        0.000     8.091    matmultinst/Cx_reg[11]_i_1_n_4
    SLICE_X58Y170        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     8.256    matmultinst/Cx_reg[15]_i_1/O[1]
    SLICE_X58Y170        net (fo=1, routed)           0.038     8.294    matmultinst/Cx0[13]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.500     2.500    
    AY39                                              0.000     2.500    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     2.500    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.561     3.061    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.565     5.626    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.709    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X58Y170        net (fo=1246, estimated)     1.589     7.298    matmultinst/clk
                         clock pessimism              0.365     7.663    
                         clock uncertainty           -0.035     7.628    
    SLICE_X58Y170        FDRE (Setup_fdre_C_D)        0.047     7.675    matmultinst/Cx_reg[13]
  -------------------------------------------------------------------
                         required time                          7.675    
                         arrival time                          -8.294    
  -------------------------------------------------------------------
                         slack                                 -0.619    

Slack (VIOLATED) :        -0.613ns  (required time - arrival time)
  Source:                 matmultinst/am32_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            matmultinst/Cz_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (tm3_clk_v0 rise@2.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        3.086ns  (logic 2.082ns (67.466%)  route 1.004ns (32.534%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 7.295 - 2.500 ) 
    Source Clock Delay      (SCD):    5.173ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AY39                                              0.000     0.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.668     0.668    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.700     3.368    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.461    tm3_clk_v0_IBUF_BUFG_inst/O
    DSP48_X4Y71          net (fo=1246, estimated)     1.712     5.173    matmultinst/clk
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y71          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      1.635     6.808    matmultinst/am32_reg/P[16]
    SLICE_X55Y175        net (fo=3, estimated)        0.685     7.493    matmultinst/p_0_in[0]
    SLICE_X55Y175        LUT3 (Prop_lut3_I0_O)        0.043     7.536    matmultinst/Cz[3]_i_4/O
    SLICE_X54Y174        net (fo=1, estimated)        0.274     7.810    matmultinst/Cz[3]_i_4_n_4
    SLICE_X54Y174        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     8.063    matmultinst/Cz_reg[3]_i_1/CO[3]
    SLICE_X54Y175        net (fo=1, estimated)        0.007     8.070    matmultinst/Cz_reg[3]_i_1_n_4
    SLICE_X54Y175        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     8.221    matmultinst/Cz_reg[7]_i_1/O[3]
    SLICE_X54Y175        net (fo=1, routed)           0.038     8.259    matmultinst/Cz0[7]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.500     2.500    
    AY39                                              0.000     2.500    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     2.500    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.561     3.061    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.565     5.626    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.709    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X54Y175        net (fo=1246, estimated)     1.586     7.295    matmultinst/clk
                         clock pessimism              0.339     7.634    
                         clock uncertainty           -0.035     7.599    
    SLICE_X54Y175        FDRE (Setup_fdre_C_D)        0.047     7.646    matmultinst/Cz_reg[7]
  -------------------------------------------------------------------
                         required time                          7.646    
                         arrival time                          -8.259    
  -------------------------------------------------------------------
                         slack                                 -0.613    

Slack (VIOLATED) :        -0.608ns  (required time - arrival time)
  Source:                 matmultinst/am22_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            matmultinst/Cy_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (tm3_clk_v0 rise@2.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        3.084ns  (logic 2.076ns (67.315%)  route 1.008ns (32.685%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 7.295 - 2.500 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AY39                                              0.000     0.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.668     0.668    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.700     3.368    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.461    tm3_clk_v0_IBUF_BUFG_inst/O
    DSP48_X4Y69          net (fo=1246, estimated)     1.709     5.170    matmultinst/clk
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y69          DSP48E1 (Prop_dsp48e1_CLK_P[22])
                                                      1.635     6.805    matmultinst/am22_reg/P[22]
    SLICE_X59Y173        net (fo=3, estimated)        0.615     7.420    matmultinst/p_0_in1_in[6]
    SLICE_X59Y173        LUT3 (Prop_lut3_I0_O)        0.043     7.463    matmultinst/Cy[7]_i_2/O
    SLICE_X58Y175        net (fo=1, estimated)        0.355     7.818    matmultinst/Cy[7]_i_2_n_4
    SLICE_X58Y175        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.193     8.011    matmultinst/Cy_reg[7]_i_1/CO[3]
    SLICE_X58Y176        net (fo=1, estimated)        0.000     8.011    matmultinst/Cy_reg[7]_i_1_n_4
    SLICE_X58Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.065    matmultinst/Cy_reg[11]_i_1/CO[3]
    SLICE_X58Y177        net (fo=1, estimated)        0.000     8.065    matmultinst/Cy_reg[11]_i_1_n_4
    SLICE_X58Y177        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     8.216    matmultinst/Cy_reg[15]_i_1/O[3]
    SLICE_X58Y177        net (fo=1, routed)           0.038     8.254    matmultinst/Cy0[15]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.500     2.500    
    AY39                                              0.000     2.500    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     2.500    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.561     3.061    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.565     5.626    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.709    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X58Y177        net (fo=1246, estimated)     1.586     7.295    matmultinst/clk
                         clock pessimism              0.339     7.634    
                         clock uncertainty           -0.035     7.599    
    SLICE_X58Y177        FDRE (Setup_fdre_C_D)        0.047     7.646    matmultinst/Cy_reg[15]
  -------------------------------------------------------------------
                         required time                          7.646    
                         arrival time                          -8.254    
  -------------------------------------------------------------------
                         slack                                 -0.608    

Slack (VIOLATED) :        -0.605ns  (required time - arrival time)
  Source:                 matmultinst/am11_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            matmultinst/Cx_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (tm3_clk_v0 rise@2.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        3.097ns  (logic 2.076ns (67.033%)  route 1.021ns (32.967%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns = ( 7.298 - 2.500 ) 
    Source Clock Delay      (SCD):    5.183ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AY39                                              0.000     0.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.668     0.668    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.700     3.368    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.461    tm3_clk_v0_IBUF_BUFG_inst/O
    DSP48_X4Y65          net (fo=1246, estimated)     1.722     5.183    matmultinst/clk
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y65          DSP48E1 (Prop_dsp48e1_CLK_P[22])
                                                      1.635     6.818    matmultinst/am11_reg/P[22]
    SLICE_X58Y165        net (fo=3, estimated)        0.615     7.433    matmultinst/p_1_in6_in[6]
    SLICE_X58Y165        LUT3 (Prop_lut3_I2_O)        0.043     7.476    matmultinst/Cx[7]_i_2/O
    SLICE_X58Y168        net (fo=1, estimated)        0.368     7.844    matmultinst/Cx[7]_i_2_n_4
    SLICE_X58Y168        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.193     8.037    matmultinst/Cx_reg[7]_i_1/CO[3]
    SLICE_X58Y169        net (fo=1, estimated)        0.000     8.037    matmultinst/Cx_reg[7]_i_1_n_4
    SLICE_X58Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.091    matmultinst/Cx_reg[11]_i_1/CO[3]
    SLICE_X58Y170        net (fo=1, estimated)        0.000     8.091    matmultinst/Cx_reg[11]_i_1_n_4
    SLICE_X58Y170        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     8.242    matmultinst/Cx_reg[15]_i_1/O[3]
    SLICE_X58Y170        net (fo=1, routed)           0.038     8.280    matmultinst/Cx0[15]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.500     2.500    
    AY39                                              0.000     2.500    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     2.500    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.561     3.061    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.565     5.626    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.709    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X58Y170        net (fo=1246, estimated)     1.589     7.298    matmultinst/clk
                         clock pessimism              0.365     7.663    
                         clock uncertainty           -0.035     7.628    
    SLICE_X58Y170        FDRE (Setup_fdre_C_D)        0.047     7.675    matmultinst/Cx_reg[15]
  -------------------------------------------------------------------
                         required time                          7.675    
                         arrival time                          -8.280    
  -------------------------------------------------------------------
                         slack                                 -0.605    

Slack (VIOLATED) :        -0.574ns  (required time - arrival time)
  Source:                 matmultinst/am32_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            matmultinst/Cz_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (tm3_clk_v0 rise@2.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        3.047ns  (logic 2.043ns (67.050%)  route 1.004ns (32.950%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 7.295 - 2.500 ) 
    Source Clock Delay      (SCD):    5.173ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AY39                                              0.000     0.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.668     0.668    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.700     3.368    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.461    tm3_clk_v0_IBUF_BUFG_inst/O
    DSP48_X4Y71          net (fo=1246, estimated)     1.712     5.173    matmultinst/clk
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y71          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      1.635     6.808    matmultinst/am32_reg/P[16]
    SLICE_X55Y175        net (fo=3, estimated)        0.685     7.493    matmultinst/p_0_in[0]
    SLICE_X55Y175        LUT3 (Prop_lut3_I0_O)        0.043     7.536    matmultinst/Cz[3]_i_4/O
    SLICE_X54Y174        net (fo=1, estimated)        0.274     7.810    matmultinst/Cz[3]_i_4_n_4
    SLICE_X54Y174        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     8.063    matmultinst/Cz_reg[3]_i_1/CO[3]
    SLICE_X54Y175        net (fo=1, estimated)        0.007     8.070    matmultinst/Cz_reg[3]_i_1_n_4
    SLICE_X54Y175        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112     8.182    matmultinst/Cz_reg[7]_i_1/O[2]
    SLICE_X54Y175        net (fo=1, routed)           0.038     8.220    matmultinst/Cz0[6]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.500     2.500    
    AY39                                              0.000     2.500    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     2.500    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.561     3.061    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.565     5.626    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.709    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X54Y175        net (fo=1246, estimated)     1.586     7.295    matmultinst/clk
                         clock pessimism              0.339     7.634    
                         clock uncertainty           -0.035     7.599    
    SLICE_X54Y175        FDRE (Setup_fdre_C_D)        0.047     7.646    matmultinst/Cz_reg[6]
  -------------------------------------------------------------------
                         required time                          7.646    
                         arrival time                          -8.220    
  -------------------------------------------------------------------
                         slack                                 -0.574    

Slack (VIOLATED) :        -0.570ns  (required time - arrival time)
  Source:                 matmultinst/am32_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            matmultinst/Cz_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (tm3_clk_v0 rise@2.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        3.043ns  (logic 2.039ns (67.006%)  route 1.004ns (32.994%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 7.295 - 2.500 ) 
    Source Clock Delay      (SCD):    5.173ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AY39                                              0.000     0.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.668     0.668    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.700     3.368    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.461    tm3_clk_v0_IBUF_BUFG_inst/O
    DSP48_X4Y71          net (fo=1246, estimated)     1.712     5.173    matmultinst/clk
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y71          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      1.635     6.808    matmultinst/am32_reg/P[16]
    SLICE_X55Y175        net (fo=3, estimated)        0.685     7.493    matmultinst/p_0_in[0]
    SLICE_X55Y175        LUT3 (Prop_lut3_I0_O)        0.043     7.536    matmultinst/Cz[3]_i_4/O
    SLICE_X54Y174        net (fo=1, estimated)        0.274     7.810    matmultinst/Cz[3]_i_4_n_4
    SLICE_X54Y174        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     8.063    matmultinst/Cz_reg[3]_i_1/CO[3]
    SLICE_X54Y175        net (fo=1, estimated)        0.007     8.070    matmultinst/Cz_reg[3]_i_1_n_4
    SLICE_X54Y175        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     8.178    matmultinst/Cz_reg[7]_i_1/O[0]
    SLICE_X54Y175        net (fo=1, routed)           0.038     8.216    matmultinst/Cz0[4]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.500     2.500    
    AY39                                              0.000     2.500    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     2.500    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.561     3.061    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.565     5.626    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.709    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X54Y175        net (fo=1246, estimated)     1.586     7.295    matmultinst/clk
                         clock pessimism              0.339     7.634    
                         clock uncertainty           -0.035     7.599    
    SLICE_X54Y175        FDRE (Setup_fdre_C_D)        0.047     7.646    matmultinst/Cz_reg[4]
  -------------------------------------------------------------------
                         required time                          7.646    
                         arrival time                          -8.216    
  -------------------------------------------------------------------
                         slack                                 -0.570    

Slack (VIOLATED) :        -0.569ns  (required time - arrival time)
  Source:                 matmultinst/am22_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            matmultinst/Cy_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (tm3_clk_v0 rise@2.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        3.045ns  (logic 2.037ns (66.897%)  route 1.008ns (33.103%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 7.295 - 2.500 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AY39                                              0.000     0.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.668     0.668    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.700     3.368    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.461    tm3_clk_v0_IBUF_BUFG_inst/O
    DSP48_X4Y69          net (fo=1246, estimated)     1.709     5.170    matmultinst/clk
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y69          DSP48E1 (Prop_dsp48e1_CLK_P[22])
                                                      1.635     6.805    matmultinst/am22_reg/P[22]
    SLICE_X59Y173        net (fo=3, estimated)        0.615     7.420    matmultinst/p_0_in1_in[6]
    SLICE_X59Y173        LUT3 (Prop_lut3_I0_O)        0.043     7.463    matmultinst/Cy[7]_i_2/O
    SLICE_X58Y175        net (fo=1, estimated)        0.355     7.818    matmultinst/Cy[7]_i_2_n_4
    SLICE_X58Y175        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.193     8.011    matmultinst/Cy_reg[7]_i_1/CO[3]
    SLICE_X58Y176        net (fo=1, estimated)        0.000     8.011    matmultinst/Cy_reg[7]_i_1_n_4
    SLICE_X58Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.065    matmultinst/Cy_reg[11]_i_1/CO[3]
    SLICE_X58Y177        net (fo=1, estimated)        0.000     8.065    matmultinst/Cy_reg[11]_i_1_n_4
    SLICE_X58Y177        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112     8.177    matmultinst/Cy_reg[15]_i_1/O[2]
    SLICE_X58Y177        net (fo=1, routed)           0.038     8.215    matmultinst/Cy0[14]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.500     2.500    
    AY39                                              0.000     2.500    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     2.500    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.561     3.061    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.565     5.626    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.709    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X58Y177        net (fo=1246, estimated)     1.586     7.295    matmultinst/clk
                         clock pessimism              0.339     7.634    
                         clock uncertainty           -0.035     7.599    
    SLICE_X58Y177        FDRE (Setup_fdre_C_D)        0.047     7.646    matmultinst/Cy_reg[14]
  -------------------------------------------------------------------
                         required time                          7.646    
                         arrival time                          -8.215    
  -------------------------------------------------------------------
                         slack                                 -0.569    

Slack (VIOLATED) :        -0.569ns  (required time - arrival time)
  Source:                 matmultinst/am22_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            matmultinst/Cy_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (tm3_clk_v0 rise@2.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        3.044ns  (logic 2.036ns (66.886%)  route 1.008ns (33.114%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 7.294 - 2.500 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AY39                                              0.000     0.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.668     0.668    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.700     3.368    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.461    tm3_clk_v0_IBUF_BUFG_inst/O
    DSP48_X4Y69          net (fo=1246, estimated)     1.709     5.170    matmultinst/clk
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y69          DSP48E1 (Prop_dsp48e1_CLK_P[22])
                                                      1.635     6.805    matmultinst/am22_reg/P[22]
    SLICE_X59Y173        net (fo=3, estimated)        0.615     7.420    matmultinst/p_0_in1_in[6]
    SLICE_X59Y173        LUT3 (Prop_lut3_I0_O)        0.043     7.463    matmultinst/Cy[7]_i_2/O
    SLICE_X58Y175        net (fo=1, estimated)        0.355     7.818    matmultinst/Cy[7]_i_2_n_4
    SLICE_X58Y175        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.193     8.011    matmultinst/Cy_reg[7]_i_1/CO[3]
    SLICE_X58Y176        net (fo=1, estimated)        0.000     8.011    matmultinst/Cy_reg[7]_i_1_n_4
    SLICE_X58Y176        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     8.176    matmultinst/Cy_reg[11]_i_1/O[1]
    SLICE_X58Y176        net (fo=1, routed)           0.038     8.214    matmultinst/Cy0[9]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.500     2.500    
    AY39                                              0.000     2.500    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     2.500    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.561     3.061    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.565     5.626    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.709    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X58Y176        net (fo=1246, estimated)     1.585     7.294    matmultinst/clk
                         clock pessimism              0.339     7.633    
                         clock uncertainty           -0.035     7.598    
    SLICE_X58Y176        FDRE (Setup_fdre_C_D)        0.047     7.645    matmultinst/Cy_reg[9]
  -------------------------------------------------------------------
                         required time                          7.645    
                         arrival time                          -8.214    
  -------------------------------------------------------------------
                         slack                                 -0.569    

Slack (VIOLATED) :        -0.566ns  (required time - arrival time)
  Source:                 matmultinst/am11_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            matmultinst/Cx_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (tm3_clk_v0 rise@2.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        3.058ns  (logic 2.037ns (66.612%)  route 1.021ns (33.388%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns = ( 7.298 - 2.500 ) 
    Source Clock Delay      (SCD):    5.183ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AY39                                              0.000     0.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.668     0.668    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.700     3.368    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.461    tm3_clk_v0_IBUF_BUFG_inst/O
    DSP48_X4Y65          net (fo=1246, estimated)     1.722     5.183    matmultinst/clk
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y65          DSP48E1 (Prop_dsp48e1_CLK_P[22])
                                                      1.635     6.818    matmultinst/am11_reg/P[22]
    SLICE_X58Y165        net (fo=3, estimated)        0.615     7.433    matmultinst/p_1_in6_in[6]
    SLICE_X58Y165        LUT3 (Prop_lut3_I2_O)        0.043     7.476    matmultinst/Cx[7]_i_2/O
    SLICE_X58Y168        net (fo=1, estimated)        0.368     7.844    matmultinst/Cx[7]_i_2_n_4
    SLICE_X58Y168        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.193     8.037    matmultinst/Cx_reg[7]_i_1/CO[3]
    SLICE_X58Y169        net (fo=1, estimated)        0.000     8.037    matmultinst/Cx_reg[7]_i_1_n_4
    SLICE_X58Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.091    matmultinst/Cx_reg[11]_i_1/CO[3]
    SLICE_X58Y170        net (fo=1, estimated)        0.000     8.091    matmultinst/Cx_reg[11]_i_1_n_4
    SLICE_X58Y170        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112     8.203    matmultinst/Cx_reg[15]_i_1/O[2]
    SLICE_X58Y170        net (fo=1, routed)           0.038     8.241    matmultinst/Cx0[14]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.500     2.500    
    AY39                                              0.000     2.500    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     2.500    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.561     3.061    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.565     5.626    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.709    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X58Y170        net (fo=1246, estimated)     1.589     7.298    matmultinst/clk
                         clock pessimism              0.365     7.663    
                         clock uncertainty           -0.035     7.628    
    SLICE_X58Y170        FDRE (Setup_fdre_C_D)        0.047     7.675    matmultinst/Cx_reg[14]
  -------------------------------------------------------------------
                         required time                          7.675    
                         arrival time                          -8.241    
  -------------------------------------------------------------------
                         slack                                 -0.566    

Slack (VIOLATED) :        -0.565ns  (required time - arrival time)
  Source:                 matmultinst/am22_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            matmultinst/Cy_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (tm3_clk_v0 rise@2.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        3.041ns  (logic 2.033ns (66.853%)  route 1.008ns (33.147%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 7.295 - 2.500 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AY39                                              0.000     0.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.668     0.668    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.700     3.368    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.461    tm3_clk_v0_IBUF_BUFG_inst/O
    DSP48_X4Y69          net (fo=1246, estimated)     1.709     5.170    matmultinst/clk
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y69          DSP48E1 (Prop_dsp48e1_CLK_P[22])
                                                      1.635     6.805    matmultinst/am22_reg/P[22]
    SLICE_X59Y173        net (fo=3, estimated)        0.615     7.420    matmultinst/p_0_in1_in[6]
    SLICE_X59Y173        LUT3 (Prop_lut3_I0_O)        0.043     7.463    matmultinst/Cy[7]_i_2/O
    SLICE_X58Y175        net (fo=1, estimated)        0.355     7.818    matmultinst/Cy[7]_i_2_n_4
    SLICE_X58Y175        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.193     8.011    matmultinst/Cy_reg[7]_i_1/CO[3]
    SLICE_X58Y176        net (fo=1, estimated)        0.000     8.011    matmultinst/Cy_reg[7]_i_1_n_4
    SLICE_X58Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.065    matmultinst/Cy_reg[11]_i_1/CO[3]
    SLICE_X58Y177        net (fo=1, estimated)        0.000     8.065    matmultinst/Cy_reg[11]_i_1_n_4
    SLICE_X58Y177        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     8.173    matmultinst/Cy_reg[15]_i_1/O[0]
    SLICE_X58Y177        net (fo=1, routed)           0.038     8.211    matmultinst/Cy0[12]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.500     2.500    
    AY39                                              0.000     2.500    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     2.500    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.561     3.061    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.565     5.626    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.709    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X58Y177        net (fo=1246, estimated)     1.586     7.295    matmultinst/clk
                         clock pessimism              0.339     7.634    
                         clock uncertainty           -0.035     7.599    
    SLICE_X58Y177        FDRE (Setup_fdre_C_D)        0.047     7.646    matmultinst/Cy_reg[12]
  -------------------------------------------------------------------
                         required time                          7.646    
                         arrival time                          -8.211    
  -------------------------------------------------------------------
                         slack                                 -0.565    

Slack (VIOLATED) :        -0.564ns  (required time - arrival time)
  Source:                 matmultinst/am11_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            matmultinst/Cx_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (tm3_clk_v0 rise@2.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        3.057ns  (logic 2.036ns (66.601%)  route 1.021ns (33.399%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.799ns = ( 7.299 - 2.500 ) 
    Source Clock Delay      (SCD):    5.183ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AY39                                              0.000     0.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.668     0.668    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.700     3.368    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.461    tm3_clk_v0_IBUF_BUFG_inst/O
    DSP48_X4Y65          net (fo=1246, estimated)     1.722     5.183    matmultinst/clk
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y65          DSP48E1 (Prop_dsp48e1_CLK_P[22])
                                                      1.635     6.818    matmultinst/am11_reg/P[22]
    SLICE_X58Y165        net (fo=3, estimated)        0.615     7.433    matmultinst/p_1_in6_in[6]
    SLICE_X58Y165        LUT3 (Prop_lut3_I2_O)        0.043     7.476    matmultinst/Cx[7]_i_2/O
    SLICE_X58Y168        net (fo=1, estimated)        0.368     7.844    matmultinst/Cx[7]_i_2_n_4
    SLICE_X58Y168        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.193     8.037    matmultinst/Cx_reg[7]_i_1/CO[3]
    SLICE_X58Y169        net (fo=1, estimated)        0.000     8.037    matmultinst/Cx_reg[7]_i_1_n_4
    SLICE_X58Y169        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     8.202    matmultinst/Cx_reg[11]_i_1/O[1]
    SLICE_X58Y169        net (fo=1, routed)           0.038     8.240    matmultinst/Cx0[9]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.500     2.500    
    AY39                                              0.000     2.500    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     2.500    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.561     3.061    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.565     5.626    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.709    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X58Y169        net (fo=1246, estimated)     1.590     7.299    matmultinst/clk
                         clock pessimism              0.365     7.664    
                         clock uncertainty           -0.035     7.629    
    SLICE_X58Y169        FDRE (Setup_fdre_C_D)        0.047     7.676    matmultinst/Cx_reg[9]
  -------------------------------------------------------------------
                         required time                          7.676    
                         arrival time                          -8.240    
  -------------------------------------------------------------------
                         slack                                 -0.564    

Slack (VIOLATED) :        -0.562ns  (required time - arrival time)
  Source:                 matmultinst/am11_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            matmultinst/Cx_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (tm3_clk_v0 rise@2.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        3.054ns  (logic 2.033ns (66.568%)  route 1.021ns (33.432%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns = ( 7.298 - 2.500 ) 
    Source Clock Delay      (SCD):    5.183ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AY39                                              0.000     0.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.668     0.668    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.700     3.368    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.461    tm3_clk_v0_IBUF_BUFG_inst/O
    DSP48_X4Y65          net (fo=1246, estimated)     1.722     5.183    matmultinst/clk
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y65          DSP48E1 (Prop_dsp48e1_CLK_P[22])
                                                      1.635     6.818    matmultinst/am11_reg/P[22]
    SLICE_X58Y165        net (fo=3, estimated)        0.615     7.433    matmultinst/p_1_in6_in[6]
    SLICE_X58Y165        LUT3 (Prop_lut3_I2_O)        0.043     7.476    matmultinst/Cx[7]_i_2/O
    SLICE_X58Y168        net (fo=1, estimated)        0.368     7.844    matmultinst/Cx[7]_i_2_n_4
    SLICE_X58Y168        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.193     8.037    matmultinst/Cx_reg[7]_i_1/CO[3]
    SLICE_X58Y169        net (fo=1, estimated)        0.000     8.037    matmultinst/Cx_reg[7]_i_1_n_4
    SLICE_X58Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.091    matmultinst/Cx_reg[11]_i_1/CO[3]
    SLICE_X58Y170        net (fo=1, estimated)        0.000     8.091    matmultinst/Cx_reg[11]_i_1_n_4
    SLICE_X58Y170        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     8.199    matmultinst/Cx_reg[15]_i_1/O[0]
    SLICE_X58Y170        net (fo=1, routed)           0.038     8.237    matmultinst/Cx0[12]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.500     2.500    
    AY39                                              0.000     2.500    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     2.500    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.561     3.061    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.565     5.626    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.709    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X58Y170        net (fo=1246, estimated)     1.589     7.298    matmultinst/clk
                         clock pessimism              0.365     7.663    
                         clock uncertainty           -0.035     7.628    
    SLICE_X58Y170        FDRE (Setup_fdre_C_D)        0.047     7.675    matmultinst/Cx_reg[12]
  -------------------------------------------------------------------
                         required time                          7.675    
                         arrival time                          -8.237    
  -------------------------------------------------------------------
                         slack                                 -0.562    

Slack (VIOLATED) :        -0.555ns  (required time - arrival time)
  Source:                 matmultinst/am22_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            matmultinst/Cy_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (tm3_clk_v0 rise@2.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        3.030ns  (logic 2.022ns (66.733%)  route 1.008ns (33.267%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 7.294 - 2.500 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AY39                                              0.000     0.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.668     0.668    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.700     3.368    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.461    tm3_clk_v0_IBUF_BUFG_inst/O
    DSP48_X4Y69          net (fo=1246, estimated)     1.709     5.170    matmultinst/clk
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y69          DSP48E1 (Prop_dsp48e1_CLK_P[22])
                                                      1.635     6.805    matmultinst/am22_reg/P[22]
    SLICE_X59Y173        net (fo=3, estimated)        0.615     7.420    matmultinst/p_0_in1_in[6]
    SLICE_X59Y173        LUT3 (Prop_lut3_I0_O)        0.043     7.463    matmultinst/Cy[7]_i_2/O
    SLICE_X58Y175        net (fo=1, estimated)        0.355     7.818    matmultinst/Cy[7]_i_2_n_4
    SLICE_X58Y175        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.193     8.011    matmultinst/Cy_reg[7]_i_1/CO[3]
    SLICE_X58Y176        net (fo=1, estimated)        0.000     8.011    matmultinst/Cy_reg[7]_i_1_n_4
    SLICE_X58Y176        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     8.162    matmultinst/Cy_reg[11]_i_1/O[3]
    SLICE_X58Y176        net (fo=1, routed)           0.038     8.200    matmultinst/Cy0[11]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.500     2.500    
    AY39                                              0.000     2.500    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     2.500    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.561     3.061    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.565     5.626    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.709    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X58Y176        net (fo=1246, estimated)     1.585     7.294    matmultinst/clk
                         clock pessimism              0.339     7.633    
                         clock uncertainty           -0.035     7.598    
    SLICE_X58Y176        FDRE (Setup_fdre_C_D)        0.047     7.645    matmultinst/Cy_reg[11]
  -------------------------------------------------------------------
                         required time                          7.645    
                         arrival time                          -8.200    
  -------------------------------------------------------------------
                         slack                                 -0.555    

Slack (VIOLATED) :        -0.550ns  (required time - arrival time)
  Source:                 matmultinst/am11_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            matmultinst/Cx_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (tm3_clk_v0 rise@2.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        3.043ns  (logic 2.022ns (66.448%)  route 1.021ns (33.552%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.799ns = ( 7.299 - 2.500 ) 
    Source Clock Delay      (SCD):    5.183ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AY39                                              0.000     0.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.668     0.668    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.700     3.368    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.461    tm3_clk_v0_IBUF_BUFG_inst/O
    DSP48_X4Y65          net (fo=1246, estimated)     1.722     5.183    matmultinst/clk
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y65          DSP48E1 (Prop_dsp48e1_CLK_P[22])
                                                      1.635     6.818    matmultinst/am11_reg/P[22]
    SLICE_X58Y165        net (fo=3, estimated)        0.615     7.433    matmultinst/p_1_in6_in[6]
    SLICE_X58Y165        LUT3 (Prop_lut3_I2_O)        0.043     7.476    matmultinst/Cx[7]_i_2/O
    SLICE_X58Y168        net (fo=1, estimated)        0.368     7.844    matmultinst/Cx[7]_i_2_n_4
    SLICE_X58Y168        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.193     8.037    matmultinst/Cx_reg[7]_i_1/CO[3]
    SLICE_X58Y169        net (fo=1, estimated)        0.000     8.037    matmultinst/Cx_reg[7]_i_1_n_4
    SLICE_X58Y169        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     8.188    matmultinst/Cx_reg[11]_i_1/O[3]
    SLICE_X58Y169        net (fo=1, routed)           0.038     8.226    matmultinst/Cx0[11]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.500     2.500    
    AY39                                              0.000     2.500    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     2.500    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.561     3.061    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.565     5.626    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.709    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X58Y169        net (fo=1246, estimated)     1.590     7.299    matmultinst/clk
                         clock pessimism              0.365     7.664    
                         clock uncertainty           -0.035     7.629    
    SLICE_X58Y169        FDRE (Setup_fdre_C_D)        0.047     7.676    matmultinst/Cx_reg[11]
  -------------------------------------------------------------------
                         required time                          7.676    
                         arrival time                          -8.226    
  -------------------------------------------------------------------
                         slack                                 -0.550    

Slack (VIOLATED) :        -0.516ns  (required time - arrival time)
  Source:                 matmultinst/am22_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            matmultinst/Cy_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (tm3_clk_v0 rise@2.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.991ns  (logic 1.983ns (66.299%)  route 1.008ns (33.701%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 7.294 - 2.500 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AY39                                              0.000     0.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.668     0.668    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.700     3.368    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.461    tm3_clk_v0_IBUF_BUFG_inst/O
    DSP48_X4Y69          net (fo=1246, estimated)     1.709     5.170    matmultinst/clk
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y69          DSP48E1 (Prop_dsp48e1_CLK_P[22])
                                                      1.635     6.805    matmultinst/am22_reg/P[22]
    SLICE_X59Y173        net (fo=3, estimated)        0.615     7.420    matmultinst/p_0_in1_in[6]
    SLICE_X59Y173        LUT3 (Prop_lut3_I0_O)        0.043     7.463    matmultinst/Cy[7]_i_2/O
    SLICE_X58Y175        net (fo=1, estimated)        0.355     7.818    matmultinst/Cy[7]_i_2_n_4
    SLICE_X58Y175        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.193     8.011    matmultinst/Cy_reg[7]_i_1/CO[3]
    SLICE_X58Y176        net (fo=1, estimated)        0.000     8.011    matmultinst/Cy_reg[7]_i_1_n_4
    SLICE_X58Y176        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112     8.123    matmultinst/Cy_reg[11]_i_1/O[2]
    SLICE_X58Y176        net (fo=1, routed)           0.038     8.161    matmultinst/Cy0[10]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.500     2.500    
    AY39                                              0.000     2.500    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     2.500    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.561     3.061    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.565     5.626    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.709    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X58Y176        net (fo=1246, estimated)     1.585     7.294    matmultinst/clk
                         clock pessimism              0.339     7.633    
                         clock uncertainty           -0.035     7.598    
    SLICE_X58Y176        FDRE (Setup_fdre_C_D)        0.047     7.645    matmultinst/Cy_reg[10]
  -------------------------------------------------------------------
                         required time                          7.645    
                         arrival time                          -8.161    
  -------------------------------------------------------------------
                         slack                                 -0.516    

Slack (VIOLATED) :        -0.512ns  (required time - arrival time)
  Source:                 matmultinst/am22_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            matmultinst/Cy_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (tm3_clk_v0 rise@2.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.987ns  (logic 1.979ns (66.254%)  route 1.008ns (33.746%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 7.294 - 2.500 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AY39                                              0.000     0.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.668     0.668    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.700     3.368    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.461    tm3_clk_v0_IBUF_BUFG_inst/O
    DSP48_X4Y69          net (fo=1246, estimated)     1.709     5.170    matmultinst/clk
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y69          DSP48E1 (Prop_dsp48e1_CLK_P[22])
                                                      1.635     6.805    matmultinst/am22_reg/P[22]
    SLICE_X59Y173        net (fo=3, estimated)        0.615     7.420    matmultinst/p_0_in1_in[6]
    SLICE_X59Y173        LUT3 (Prop_lut3_I0_O)        0.043     7.463    matmultinst/Cy[7]_i_2/O
    SLICE_X58Y175        net (fo=1, estimated)        0.355     7.818    matmultinst/Cy[7]_i_2_n_4
    SLICE_X58Y175        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.193     8.011    matmultinst/Cy_reg[7]_i_1/CO[3]
    SLICE_X58Y176        net (fo=1, estimated)        0.000     8.011    matmultinst/Cy_reg[7]_i_1_n_4
    SLICE_X58Y176        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     8.119    matmultinst/Cy_reg[11]_i_1/O[0]
    SLICE_X58Y176        net (fo=1, routed)           0.038     8.157    matmultinst/Cy0[8]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.500     2.500    
    AY39                                              0.000     2.500    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     2.500    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.561     3.061    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.565     5.626    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.709    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X58Y176        net (fo=1246, estimated)     1.585     7.294    matmultinst/clk
                         clock pessimism              0.339     7.633    
                         clock uncertainty           -0.035     7.598    
    SLICE_X58Y176        FDRE (Setup_fdre_C_D)        0.047     7.645    matmultinst/Cy_reg[8]
  -------------------------------------------------------------------
                         required time                          7.645    
                         arrival time                          -8.157    
  -------------------------------------------------------------------
                         slack                                 -0.512    

Slack (VIOLATED) :        -0.511ns  (required time - arrival time)
  Source:                 matmultinst/am11_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            matmultinst/Cx_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (tm3_clk_v0 rise@2.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        3.004ns  (logic 1.983ns (66.012%)  route 1.021ns (33.988%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.799ns = ( 7.299 - 2.500 ) 
    Source Clock Delay      (SCD):    5.183ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AY39                                              0.000     0.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.668     0.668    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.700     3.368    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.461    tm3_clk_v0_IBUF_BUFG_inst/O
    DSP48_X4Y65          net (fo=1246, estimated)     1.722     5.183    matmultinst/clk
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y65          DSP48E1 (Prop_dsp48e1_CLK_P[22])
                                                      1.635     6.818    matmultinst/am11_reg/P[22]
    SLICE_X58Y165        net (fo=3, estimated)        0.615     7.433    matmultinst/p_1_in6_in[6]
    SLICE_X58Y165        LUT3 (Prop_lut3_I2_O)        0.043     7.476    matmultinst/Cx[7]_i_2/O
    SLICE_X58Y168        net (fo=1, estimated)        0.368     7.844    matmultinst/Cx[7]_i_2_n_4
    SLICE_X58Y168        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.193     8.037    matmultinst/Cx_reg[7]_i_1/CO[3]
    SLICE_X58Y169        net (fo=1, estimated)        0.000     8.037    matmultinst/Cx_reg[7]_i_1_n_4
    SLICE_X58Y169        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112     8.149    matmultinst/Cx_reg[11]_i_1/O[2]
    SLICE_X58Y169        net (fo=1, routed)           0.038     8.187    matmultinst/Cx0[10]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.500     2.500    
    AY39                                              0.000     2.500    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     2.500    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.561     3.061    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.565     5.626    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.709    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X58Y169        net (fo=1246, estimated)     1.590     7.299    matmultinst/clk
                         clock pessimism              0.365     7.664    
                         clock uncertainty           -0.035     7.629    
    SLICE_X58Y169        FDRE (Setup_fdre_C_D)        0.047     7.676    matmultinst/Cx_reg[10]
  -------------------------------------------------------------------
                         required time                          7.676    
                         arrival time                          -8.187    
  -------------------------------------------------------------------
                         slack                                 -0.511    

Slack (VIOLATED) :        -0.507ns  (required time - arrival time)
  Source:                 matmultinst/am11_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            matmultinst/Cx_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (tm3_clk_v0 rise@2.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        3.000ns  (logic 1.979ns (65.967%)  route 1.021ns (34.033%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.799ns = ( 7.299 - 2.500 ) 
    Source Clock Delay      (SCD):    5.183ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AY39                                              0.000     0.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.668     0.668    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.700     3.368    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.461    tm3_clk_v0_IBUF_BUFG_inst/O
    DSP48_X4Y65          net (fo=1246, estimated)     1.722     5.183    matmultinst/clk
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y65          DSP48E1 (Prop_dsp48e1_CLK_P[22])
                                                      1.635     6.818    matmultinst/am11_reg/P[22]
    SLICE_X58Y165        net (fo=3, estimated)        0.615     7.433    matmultinst/p_1_in6_in[6]
    SLICE_X58Y165        LUT3 (Prop_lut3_I2_O)        0.043     7.476    matmultinst/Cx[7]_i_2/O
    SLICE_X58Y168        net (fo=1, estimated)        0.368     7.844    matmultinst/Cx[7]_i_2_n_4
    SLICE_X58Y168        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.193     8.037    matmultinst/Cx_reg[7]_i_1/CO[3]
    SLICE_X58Y169        net (fo=1, estimated)        0.000     8.037    matmultinst/Cx_reg[7]_i_1_n_4
    SLICE_X58Y169        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     8.145    matmultinst/Cx_reg[11]_i_1/O[0]
    SLICE_X58Y169        net (fo=1, routed)           0.038     8.183    matmultinst/Cx0[8]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.500     2.500    
    AY39                                              0.000     2.500    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     2.500    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.561     3.061    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.565     5.626    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.709    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X58Y169        net (fo=1246, estimated)     1.590     7.299    matmultinst/clk
                         clock pessimism              0.365     7.664    
                         clock uncertainty           -0.035     7.629    
    SLICE_X58Y169        FDRE (Setup_fdre_C_D)        0.047     7.676    matmultinst/Cx_reg[8]
  -------------------------------------------------------------------
                         required time                          7.676    
                         arrival time                          -8.183    
  -------------------------------------------------------------------
                         slack                                 -0.507    

Slack (VIOLATED) :        -0.497ns  (required time - arrival time)
  Source:                 matmultinst/am32_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            matmultinst/Cz_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (tm3_clk_v0 rise@2.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.970ns  (logic 1.973ns (66.431%)  route 0.997ns (33.569%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 7.295 - 2.500 ) 
    Source Clock Delay      (SCD):    5.173ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AY39                                              0.000     0.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.668     0.668    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.700     3.368    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.461    tm3_clk_v0_IBUF_BUFG_inst/O
    DSP48_X4Y71          net (fo=1246, estimated)     1.712     5.173    matmultinst/clk
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y71          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      1.635     6.808    matmultinst/am32_reg/P[16]
    SLICE_X55Y175        net (fo=3, estimated)        0.685     7.493    matmultinst/p_0_in[0]
    SLICE_X55Y175        LUT3 (Prop_lut3_I0_O)        0.043     7.536    matmultinst/Cz[3]_i_4/O
    SLICE_X54Y174        net (fo=1, estimated)        0.274     7.810    matmultinst/Cz[3]_i_4_n_4
    SLICE_X54Y174        CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.295     8.105    matmultinst/Cz_reg[3]_i_1/O[3]
    SLICE_X54Y174        net (fo=1, routed)           0.038     8.143    matmultinst/Cz0[3]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.500     2.500    
    AY39                                              0.000     2.500    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     2.500    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.561     3.061    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.565     5.626    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.709    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X54Y174        net (fo=1246, estimated)     1.586     7.295    matmultinst/clk
                         clock pessimism              0.339     7.634    
                         clock uncertainty           -0.035     7.599    
    SLICE_X54Y174        FDRE (Setup_fdre_C_D)        0.047     7.646    matmultinst/Cz_reg[3]
  -------------------------------------------------------------------
                         required time                          7.646    
                         arrival time                          -8.143    
  -------------------------------------------------------------------
                         slack                                 -0.497    

Slack (VIOLATED) :        -0.475ns  (required time - arrival time)
  Source:                 matmultinst/am21_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            matmultinst/Cy_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (tm3_clk_v0 rise@2.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.975ns  (logic 2.096ns (70.454%)  route 0.879ns (29.546%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 7.293 - 2.500 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AY39                                              0.000     0.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.668     0.668    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.700     3.368    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.461    tm3_clk_v0_IBUF_BUFG_inst/O
    DSP48_X4Y70          net (fo=1246, estimated)     1.709     5.170    matmultinst/clk
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y70          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      1.635     6.805    matmultinst/am21_reg/P[16]
    SLICE_X59Y174        net (fo=3, estimated)        0.532     7.337    matmultinst/p_1_in3_in[0]
    SLICE_X59Y174        LUT3 (Prop_lut3_I2_O)        0.043     7.380    matmultinst/Cy[3]_i_4/O
    SLICE_X58Y174        net (fo=1, estimated)        0.302     7.682    matmultinst/Cy[3]_i_4_n_4
    SLICE_X58Y174        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     7.935    matmultinst/Cy_reg[3]_i_1/CO[3]
    SLICE_X58Y175        net (fo=1, estimated)        0.007     7.942    matmultinst/Cy_reg[3]_i_1_n_4
    SLICE_X58Y175        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     8.107    matmultinst/Cy_reg[7]_i_1/O[1]
    SLICE_X58Y175        net (fo=1, routed)           0.038     8.145    matmultinst/Cy0[5]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.500     2.500    
    AY39                                              0.000     2.500    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     2.500    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.561     3.061    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.565     5.626    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.709    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X58Y175        net (fo=1246, estimated)     1.584     7.293    matmultinst/clk
                         clock pessimism              0.365     7.658    
                         clock uncertainty           -0.035     7.623    
    SLICE_X58Y175        FDRE (Setup_fdre_C_D)        0.047     7.670    matmultinst/Cy_reg[5]
  -------------------------------------------------------------------
                         required time                          7.670    
                         arrival time                          -8.145    
  -------------------------------------------------------------------
                         slack                                 -0.475    




