// Mem file initialization records.
//
// SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
// Vivado v2020.2 (64-bit)
// Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// Created on Friday May 23, 2025 - 04:05:19 pm, from:
//
//     Map file     - c:\fpga_harman\250522_I2C_MASTER_MICROBLAZE\250522_I2C_MASTER_MICROBLAZE.gen\sources_1\bd\AXI4_LITE_I2C_PERIPH\AXI4_LITE_I2C_PERIPH.bmm
//     Data file(s) - c:/fpga_harman/250522_I2C_MASTER_MICROBLAZE/250522_I2C_MASTER_MICROBLAZE.gen/sources_1/bd/AXI4_LITE_I2C_PERIPH/ip/AXI4_LITE_I2C_PERIPH_microblaze_0_0/data/mb_bootloop_le.elf
//
// Address space 'AXI4_LITE_I2C_PERIPH_i_microblaze_0.AXI4_LITE_I2C_PERIPH_i_microblaze_0_local_memory_lmb_bram_ADDR_SPACE', bit lane [31:0].
//
// Bus width = 32 bits, number of bus blocks = 1.

@00000000
    B8000000
