#-----------------------------------------------------------
# xsim v2015.4.2 (64-bit)
# SW Build 1494164 on Fri Feb 26 04:18:56 MST 2016
# IP Build 1491208 on Wed Feb 24 03:25:39 MST 2016
# Start of session at: Sat Sep 01 12:54:31 2018
# Process ID: 8892
# Current directory: C:/Users/ArzhangJunior/Desktop/HLS/StepGen/solution1/sim/verilog
# Command line: xsim.exe -mode tcl -source {xsim.dir/stepGen/xsim_script.tcl}
# Log file: C:/Users/ArzhangJunior/Desktop/HLS/StepGen/solution1/sim/verilog/xsim.log
# Journal file: C:/Users/ArzhangJunior/Desktop/HLS/StepGen/solution1/sim/verilog\xsim.jou
#-----------------------------------------------------------
source xsim.dir/stepGen/xsim_script.tcl
# xsim {stepGen} -maxdeltaid 10000 -autoloadwcfg -tclbatch {stepGen.tcl}
Vivado Simulator 2015.4
Time resolution is 1 ps
source stepGen.tcl
## log_wave -r /
WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_stepGen_top/next_trigger_ready_cnt was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of Verilog named events.

## run all
$finish called at time : 20835 ns : File "C:/Users/ArzhangJunior/Desktop/HLS/StepGen/solution1/sim/verilog/stepGen.autotb.v" Line 352
## quit
INFO: [Common 17-206] Exiting xsim at Sat Sep 01 12:54:35 2018...
