# Reading D:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do Project_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src {D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/flip_flop_D_IO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:35 on Jun 06,2019
# vlog -reportprogress 300 -sv -work work "+incdir+D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src" D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/flip_flop_D_IO.sv 
# -- Compiling module flip_flop_D_IO
# 
# Top level modules:
# 	flip_flop_D_IO
# End time: 20:25:35 on Jun 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src {D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/mux_2_x_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:35 on Jun 06,2019
# vlog -reportprogress 300 -sv -work work "+incdir+D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src" D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/mux_2_x_1.sv 
# -- Compiling module mux_2_x_1
# 
# Top level modules:
# 	mux_2_x_1
# End time: 20:25:35 on Jun 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Memories {D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Memories/data_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:35 on Jun 06,2019
# vlog -reportprogress 300 -sv -work work "+incdir+D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Memories" D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Memories/data_memory.sv 
# -- Compiling module data_memory
# 
# Top level modules:
# 	data_memory
# End time: 20:25:35 on Jun 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Memories {D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Memories/instruction_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:35 on Jun 06,2019
# vlog -reportprogress 300 -sv -work work "+incdir+D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Memories" D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Memories/instruction_memory.sv 
# -- Compiling module instruction_memory
# 
# Top level modules:
# 	instruction_memory
# End time: 20:25:35 on Jun 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ControlUnit {D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ControlUnit/flip_flop_D_cu.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:35 on Jun 06,2019
# vlog -reportprogress 300 -sv -work work "+incdir+D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ControlUnit" D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ControlUnit/flip_flop_D_cu.sv 
# -- Compiling module flip_flop_D_cu
# 
# Top level modules:
# 	flip_flop_D_cu
# End time: 20:25:35 on Jun 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/RegisterFile {D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/RegisterFile/register_file.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:35 on Jun 06,2019
# vlog -reportprogress 300 -sv -work work "+incdir+D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/RegisterFile" D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/RegisterFile/register_file.sv 
# -- Compiling module register_file
# 
# Top level modules:
# 	register_file
# End time: 20:25:35 on Jun 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ExtendUnit {D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ExtendUnit/n_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:35 on Jun 06,2019
# vlog -reportprogress 300 -sv -work work "+incdir+D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ExtendUnit" D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ExtendUnit/n_mux.sv 
# -- Compiling module n_mux
# 
# Top level modules:
# 	n_mux
# End time: 20:25:35 on Jun 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ExtendUnit {D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ExtendUnit/ror.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:35 on Jun 06,2019
# vlog -reportprogress 300 -sv -work work "+incdir+D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ExtendUnit" D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ExtendUnit/ror.sv 
# -- Compiling module ror
# 
# Top level modules:
# 	ror
# End time: 20:25:36 on Jun 06,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ExtendUnit {D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ExtendUnit/mux_4_x_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:36 on Jun 06,2019
# vlog -reportprogress 300 -sv -work work "+incdir+D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ExtendUnit" D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ExtendUnit/mux_4_x_1.sv 
# -- Compiling module mux_4_x_1
# 
# Top level modules:
# 	mux_4_x_1
# End time: 20:25:36 on Jun 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/DataPath {D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/DataPath/adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:36 on Jun 06,2019
# vlog -reportprogress 300 -sv -work work "+incdir+D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/DataPath" D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/DataPath/adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 20:25:36 on Jun 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/DataPath {D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/DataPath/full_adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:36 on Jun 06,2019
# vlog -reportprogress 300 -sv -work work "+incdir+D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/DataPath" D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/DataPath/full_adder.sv 
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# End time: 20:25:36 on Jun 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/DataPath {D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/DataPath/flip_flop_D.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:36 on Jun 06,2019
# vlog -reportprogress 300 -sv -work work "+incdir+D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/DataPath" D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/DataPath/flip_flop_D.sv 
# -- Compiling module flip_flop_D
# 
# Top level modules:
# 	flip_flop_D
# End time: 20:25:36 on Jun 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor {D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/processor.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:36 on Jun 06,2019
# vlog -reportprogress 300 -sv -work work "+incdir+D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor" D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/processor.sv 
# -- Compiling module processor
# 
# Top level modules:
# 	processor
# End time: 20:25:36 on Jun 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/DataPath {D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/DataPath/data_path.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:36 on Jun 06,2019
# vlog -reportprogress 300 -sv -work work "+incdir+D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/DataPath" D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/DataPath/data_path.sv 
# -- Compiling module data_path
# 
# Top level modules:
# 	data_path
# End time: 20:25:36 on Jun 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ExtendUnit {D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ExtendUnit/extend.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:36 on Jun 06,2019
# vlog -reportprogress 300 -sv -work work "+incdir+D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ExtendUnit" D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ExtendUnit/extend.sv 
# -- Compiling module extend
# 
# Top level modules:
# 	extend
# End time: 20:25:36 on Jun 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ControlUnit {D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ControlUnit/decoder_cu.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:36 on Jun 06,2019
# vlog -reportprogress 300 -sv -work work "+incdir+D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ControlUnit" D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ControlUnit/decoder_cu.sv 
# -- Compiling module decoder_cu
# 
# Top level modules:
# 	decoder_cu
# End time: 20:25:36 on Jun 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ControlUnit {D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ControlUnit/alu_deco.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:36 on Jun 06,2019
# vlog -reportprogress 300 -sv -work work "+incdir+D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ControlUnit" D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ControlUnit/alu_deco.sv 
# -- Compiling module alu_deco
# 
# Top level modules:
# 	alu_deco
# End time: 20:25:36 on Jun 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ControlUnit {D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ControlUnit/alu_shift_deco.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:36 on Jun 06,2019
# vlog -reportprogress 300 -sv -work work "+incdir+D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ControlUnit" D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ControlUnit/alu_shift_deco.sv 
# -- Compiling module alu_shift_deco
# 
# Top level modules:
# 	alu_shift_deco
# End time: 20:25:36 on Jun 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ControlUnit {D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ControlUnit/deco.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:36 on Jun 06,2019
# vlog -reportprogress 300 -sv -work work "+incdir+D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ControlUnit" D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ControlUnit/deco.sv 
# -- Compiling module deco
# 
# Top level modules:
# 	deco
# End time: 20:25:36 on Jun 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ControlUnit {D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ControlUnit/cond_check.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:36 on Jun 06,2019
# vlog -reportprogress 300 -sv -work work "+incdir+D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ControlUnit" D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ControlUnit/cond_check.sv 
# -- Compiling module cond_check
# 
# Top level modules:
# 	cond_check
# End time: 20:25:36 on Jun 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ControlUnit {D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ControlUnit/cond_logic_cu.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:37 on Jun 06,2019
# vlog -reportprogress 300 -sv -work work "+incdir+D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ControlUnit" D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ControlUnit/cond_logic_cu.sv 
# -- Compiling module cond_logic_cu
# 
# Top level modules:
# 	cond_logic_cu
# End time: 20:25:37 on Jun 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ControlUnit {D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ControlUnit/control_unit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:37 on Jun 06,2019
# vlog -reportprogress 300 -sv -work work "+incdir+D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ControlUnit" D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Processor/ControlUnit/control_unit.sv 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 20:25:37 on Jun 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src {D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/video_game.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:37 on Jun 06,2019
# vlog -reportprogress 300 -sv -work work "+incdir+D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src" D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/video_game.sv 
# -- Compiling module video_game
# 
# Top level modules:
# 	video_game
# End time: 20:25:37 on Jun 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src {D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/io_deco.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:37 on Jun 06,2019
# vlog -reportprogress 300 -sv -work work "+incdir+D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src" D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/io_deco.sv 
# -- Compiling module io_deco
# 
# Top level modules:
# 	io_deco
# End time: 20:25:37 on Jun 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src {D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Project.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:37 on Jun 06,2019
# vlog -reportprogress 300 -sv -work work "+incdir+D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src" D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Project.sv 
# -- Compiling module Project
# 
# Top level modules:
# 	Project
# End time: 20:25:37 on Jun 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+d:/ugit/taller_diseno_digital/proyecto/project/src/keyboardps2 {d:/ugit/taller_diseno_digital/proyecto/project/src/keyboardps2/ps2_keyboard.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:37 on Jun 06,2019
# vlog -reportprogress 300 -sv -work work "+incdir+d:/ugit/taller_diseno_digital/proyecto/project/src/keyboardps2" d:/ugit/taller_diseno_digital/proyecto/project/src/keyboardps2/ps2_keyboard.sv 
# -- Compiling module ps2_keyboard
# 
# Top level modules:
# 	ps2_keyboard
# End time: 20:25:37 on Jun 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+d:/ugit/taller_diseno_digital/proyecto/project/src/keyboardps2 {d:/ugit/taller_diseno_digital/proyecto/project/src/keyboardps2/debounce.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:37 on Jun 06,2019
# vlog -reportprogress 300 -sv -work work "+incdir+d:/ugit/taller_diseno_digital/proyecto/project/src/keyboardps2" d:/ugit/taller_diseno_digital/proyecto/project/src/keyboardps2/debounce.sv 
# -- Compiling module Debounce
# 
# Top level modules:
# 	Debounce
# End time: 20:25:37 on Jun 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+d:/ugit/taller_diseno_digital/proyecto/project/src/keyboardps2 {d:/ugit/taller_diseno_digital/proyecto/project/src/keyboardps2/frequency_divider.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:37 on Jun 06,2019
# vlog -reportprogress 300 -sv -work work "+incdir+d:/ugit/taller_diseno_digital/proyecto/project/src/keyboardps2" d:/ugit/taller_diseno_digital/proyecto/project/src/keyboardps2/frequency_divider.sv 
# -- Compiling module frequency_divider
# 
# Top level modules:
# 	frequency_divider
# End time: 20:25:37 on Jun 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+d:/ugit/taller_diseno_digital/proyecto/project/src/keyboardps2 {d:/ugit/taller_diseno_digital/proyecto/project/src/keyboardps2/sincronizer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:37 on Jun 06,2019
# vlog -reportprogress 300 -sv -work work "+incdir+d:/ugit/taller_diseno_digital/proyecto/project/src/keyboardps2" d:/ugit/taller_diseno_digital/proyecto/project/src/keyboardps2/sincronizer.sv 
# -- Compiling module sincronizer
# 
# Top level modules:
# 	sincronizer
# End time: 20:25:37 on Jun 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+d:/ugit/taller_diseno_digital/proyecto/project/src/keyboardps2 {d:/ugit/taller_diseno_digital/proyecto/project/src/keyboardps2/read_and_shift_register.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:37 on Jun 06,2019
# vlog -reportprogress 300 -sv -work work "+incdir+d:/ugit/taller_diseno_digital/proyecto/project/src/keyboardps2" d:/ugit/taller_diseno_digital/proyecto/project/src/keyboardps2/read_and_shift_register.sv 
# -- Compiling module read_And_shift_register
# 
# Top level modules:
# 	read_And_shift_register
# End time: 20:25:37 on Jun 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+d:/ugit/taller_diseno_digital/proyecto/project/src/keyboardps2 {d:/ugit/taller_diseno_digital/proyecto/project/src/keyboardps2/memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:37 on Jun 06,2019
# vlog -reportprogress 300 -sv -work work "+incdir+d:/ugit/taller_diseno_digital/proyecto/project/src/keyboardps2" d:/ugit/taller_diseno_digital/proyecto/project/src/keyboardps2/memory.sv 
# -- Compiling module memory
# 
# Top level modules:
# 	memory
# End time: 20:25:37 on Jun 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+d:/ugit/taller_diseno_digital/proyecto/project/src/processor/alu {d:/ugit/taller_diseno_digital/proyecto/project/src/processor/alu/alu.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:37 on Jun 06,2019
# vlog -reportprogress 300 -sv -work work "+incdir+d:/ugit/taller_diseno_digital/proyecto/project/src/processor/alu" d:/ugit/taller_diseno_digital/proyecto/project/src/processor/alu/alu.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 20:25:37 on Jun 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+d:/ugit/taller_diseno_digital/proyecto/project/src/processor/alu {d:/ugit/taller_diseno_digital/proyecto/project/src/processor/alu/combinational_circuit_module.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:37 on Jun 06,2019
# vlog -reportprogress 300 -sv -work work "+incdir+d:/ugit/taller_diseno_digital/proyecto/project/src/processor/alu" d:/ugit/taller_diseno_digital/proyecto/project/src/processor/alu/combinational_circuit_module.sv 
# -- Compiling module combinational_circuit_module
# 
# Top level modules:
# 	combinational_circuit_module
# End time: 20:25:37 on Jun 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+d:/ugit/taller_diseno_digital/proyecto/project/src/processor/alu {d:/ugit/taller_diseno_digital/proyecto/project/src/processor/alu/arithmetic_module.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:38 on Jun 06,2019
# vlog -reportprogress 300 -sv -work work "+incdir+d:/ugit/taller_diseno_digital/proyecto/project/src/processor/alu" d:/ugit/taller_diseno_digital/proyecto/project/src/processor/alu/arithmetic_module.sv 
# -- Compiling module arithmetic_module
# 
# Top level modules:
# 	arithmetic_module
# End time: 20:25:38 on Jun 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+d:/ugit/taller_diseno_digital/proyecto/project/src/processor/alu {d:/ugit/taller_diseno_digital/proyecto/project/src/processor/alu/add_sub_module.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:38 on Jun 06,2019
# vlog -reportprogress 300 -sv -work work "+incdir+d:/ugit/taller_diseno_digital/proyecto/project/src/processor/alu" d:/ugit/taller_diseno_digital/proyecto/project/src/processor/alu/add_sub_module.sv 
# -- Compiling module add_sub_module
# 
# Top level modules:
# 	add_sub_module
# End time: 20:25:38 on Jun 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+d:/ugit/taller_diseno_digital/proyecto/project/src/processor/alu {d:/ugit/taller_diseno_digital/proyecto/project/src/processor/alu/asl.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:38 on Jun 06,2019
# vlog -reportprogress 300 -sv -work work "+incdir+d:/ugit/taller_diseno_digital/proyecto/project/src/processor/alu" d:/ugit/taller_diseno_digital/proyecto/project/src/processor/alu/asl.sv 
# -- Compiling module asl
# 
# Top level modules:
# 	asl
# End time: 20:25:38 on Jun 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+d:/ugit/taller_diseno_digital/proyecto/project/src/processor/alu {d:/ugit/taller_diseno_digital/proyecto/project/src/processor/alu/asr.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:38 on Jun 06,2019
# vlog -reportprogress 300 -sv -work work "+incdir+d:/ugit/taller_diseno_digital/proyecto/project/src/processor/alu" d:/ugit/taller_diseno_digital/proyecto/project/src/processor/alu/asr.sv 
# -- Compiling module asr
# 
# Top level modules:
# 	asr
# End time: 20:25:38 on Jun 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+d:/ugit/taller_diseno_digital/proyecto/project/src/processor/alu {d:/ugit/taller_diseno_digital/proyecto/project/src/processor/alu/logic_module.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:38 on Jun 06,2019
# vlog -reportprogress 300 -sv -work work "+incdir+d:/ugit/taller_diseno_digital/proyecto/project/src/processor/alu" d:/ugit/taller_diseno_digital/proyecto/project/src/processor/alu/logic_module.sv 
# -- Compiling module logic_module
# 
# Top level modules:
# 	logic_module
# End time: 20:25:38 on Jun 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+d:/ugit/taller_diseno_digital/proyecto/project/src/processor/alu {d:/ugit/taller_diseno_digital/proyecto/project/src/processor/alu/lsr.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:38 on Jun 06,2019
# vlog -reportprogress 300 -sv -work work "+incdir+d:/ugit/taller_diseno_digital/proyecto/project/src/processor/alu" d:/ugit/taller_diseno_digital/proyecto/project/src/processor/alu/lsr.sv 
# -- Compiling module lsr
# 
# Top level modules:
# 	lsr
# End time: 20:25:38 on Jun 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+d:/ugit/taller_diseno_digital/proyecto/project/src/processor/alu {d:/ugit/taller_diseno_digital/proyecto/project/src/processor/alu/mux_8_x_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:38 on Jun 06,2019
# vlog -reportprogress 300 -sv -work work "+incdir+d:/ugit/taller_diseno_digital/proyecto/project/src/processor/alu" d:/ugit/taller_diseno_digital/proyecto/project/src/processor/alu/mux_8_x_1.sv 
# -- Compiling module mux_8_x_1
# 
# Top level modules:
# 	mux_8_x_1
# End time: 20:25:38 on Jun 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+d:/ugit/taller_diseno_digital/proyecto/project/src/processor/alu {d:/ugit/taller_diseno_digital/proyecto/project/src/processor/alu/flag_module.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:38 on Jun 06,2019
# vlog -reportprogress 300 -sv -work work "+incdir+d:/ugit/taller_diseno_digital/proyecto/project/src/processor/alu" d:/ugit/taller_diseno_digital/proyecto/project/src/processor/alu/flag_module.sv 
# -- Compiling module flag_module
# 
# Top level modules:
# 	flag_module
# End time: 20:25:38 on Jun 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+d:/ugit/taller_diseno_digital/proyecto/project/src/vga {d:/ugit/taller_diseno_digital/proyecto/project/src/vga/vga.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:38 on Jun 06,2019
# vlog -reportprogress 300 -sv -work work "+incdir+d:/ugit/taller_diseno_digital/proyecto/project/src/vga" d:/ugit/taller_diseno_digital/proyecto/project/src/vga/vga.sv 
# -- Compiling module VGA
# 
# Top level modules:
# 	VGA
# End time: 20:25:38 on Jun 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+d:/ugit/taller_diseno_digital/proyecto/project/src/vga/frequencydividers {d:/ugit/taller_diseno_digital/proyecto/project/src/vga/frequencydividers/clkdivisor.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:38 on Jun 06,2019
# vlog -reportprogress 300 -sv -work work "+incdir+d:/ugit/taller_diseno_digital/proyecto/project/src/vga/frequencydividers" d:/ugit/taller_diseno_digital/proyecto/project/src/vga/frequencydividers/clkdivisor.sv 
# -- Compiling module ClkDivisor
# 
# Top level modules:
# 	ClkDivisor
# End time: 20:25:38 on Jun 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+d:/ugit/taller_diseno_digital/proyecto/project/src/vga/frequencydividers {d:/ugit/taller_diseno_digital/proyecto/project/src/vga/frequencydividers/frequency_divider_paint.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:38 on Jun 06,2019
# vlog -reportprogress 300 -sv -work work "+incdir+d:/ugit/taller_diseno_digital/proyecto/project/src/vga/frequencydividers" d:/ugit/taller_diseno_digital/proyecto/project/src/vga/frequencydividers/frequency_divider_paint.sv 
# -- Compiling module frequency_divider_paint
# 
# Top level modules:
# 	frequency_divider_paint
# End time: 20:25:38 on Jun 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+d:/ugit/taller_diseno_digital/proyecto/project/src/vga/controller {d:/ugit/taller_diseno_digital/proyecto/project/src/vga/controller/controllersync.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:38 on Jun 06,2019
# vlog -reportprogress 300 -sv -work work "+incdir+d:/ugit/taller_diseno_digital/proyecto/project/src/vga/controller" d:/ugit/taller_diseno_digital/proyecto/project/src/vga/controller/controllersync.sv 
# -- Compiling module ControllerSync
# 
# Top level modules:
# 	ControllerSync
# End time: 20:25:38 on Jun 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+d:/ugit/taller_diseno_digital/proyecto/project/src/vga/animation {d:/ugit/taller_diseno_digital/proyecto/project/src/vga/animation/animation.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:38 on Jun 06,2019
# vlog -reportprogress 300 -sv -work work "+incdir+d:/ugit/taller_diseno_digital/proyecto/project/src/vga/animation" d:/ugit/taller_diseno_digital/proyecto/project/src/vga/animation/animation.sv 
# -- Compiling module animation
# 
# Top level modules:
# 	animation
# End time: 20:25:39 on Jun 06,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+d:/ugit/taller_diseno_digital/proyecto/project/src/vga/animation {d:/ugit/taller_diseno_digital/proyecto/project/src/vga/animation/counter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:39 on Jun 06,2019
# vlog -reportprogress 300 -sv -work work "+incdir+d:/ugit/taller_diseno_digital/proyecto/project/src/vga/animation" d:/ugit/taller_diseno_digital/proyecto/project/src/vga/animation/counter.sv 
# -- Compiling module counter
# 
# Top level modules:
# 	counter
# End time: 20:25:39 on Jun 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+d:/ugit/taller_diseno_digital/proyecto/project/src/vga/painter {d:/ugit/taller_diseno_digital/proyecto/project/src/vga/painter/pixelgenerator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:39 on Jun 06,2019
# vlog -reportprogress 300 -sv -work work "+incdir+d:/ugit/taller_diseno_digital/proyecto/project/src/vga/painter" d:/ugit/taller_diseno_digital/proyecto/project/src/vga/painter/pixelgenerator.sv 
# -- Compiling module PixelGenerator
# 
# Top level modules:
# 	PixelGenerator
# End time: 20:25:39 on Jun 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+d:/ugit/taller_diseno_digital/proyecto/project/src/vga/painter {d:/ugit/taller_diseno_digital/proyecto/project/src/vga/painter/sprite.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:39 on Jun 06,2019
# vlog -reportprogress 300 -sv -work work "+incdir+d:/ugit/taller_diseno_digital/proyecto/project/src/vga/painter" d:/ugit/taller_diseno_digital/proyecto/project/src/vga/painter/sprite.sv 
# -- Compiling module Sprite
# 
# Top level modules:
# 	Sprite
# End time: 20:25:39 on Jun 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+d:/ugit/taller_diseno_digital/proyecto/project/src/vga/painter {d:/ugit/taller_diseno_digital/proyecto/project/src/vga/painter/decorgb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:39 on Jun 06,2019
# vlog -reportprogress 300 -sv -work work "+incdir+d:/ugit/taller_diseno_digital/proyecto/project/src/vga/painter" d:/ugit/taller_diseno_digital/proyecto/project/src/vga/painter/decorgb.sv 
# -- Compiling module decoRGB
# 
# Top level modules:
# 	decoRGB
# End time: 20:25:39 on Jun 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.Project
# vsim work.Project 
# Start time: 20:25:43 on Jun 06,2019
# Loading sv_std.std
# Loading work.Project
# Loading work.video_game
# Loading work.ps2_keyboard
# Loading work.Debounce
# Loading work.frequency_divider
# Loading work.sincronizer
# Loading work.read_And_shift_register
# Loading work.memory
# Loading work.io_deco
# Loading work.mux_2_x_1
# Loading work.data_memory
# Loading work.instruction_memory
# Loading work.flip_flop_D_IO
# Loading work.processor
# Loading work.control_unit
# Loading work.decoder_cu
# Loading work.deco
# Loading work.alu_deco
# Loading work.alu_shift_deco
# Loading work.cond_logic_cu
# Loading work.flip_flop_D_cu
# Loading work.cond_check
# Loading work.data_path
# Loading work.adder
# Loading work.flip_flop_D
# Loading work.register_file
# Loading work.extend
# Loading work.ror
# Loading work.mux_4_x_1
# Loading work.ALU
# Loading work.combinational_circuit_module
# Loading work.arithmetic_module
# Loading work.add_sub_module
# Loading work.asl
# Loading work.asr
# Loading work.logic_module
# Loading work.lsr
# Loading work.mux_8_x_1
# Loading work.flag_module
# Loading work.VGA
# Loading work.ClkDivisor
# Loading work.frequency_divider_paint
# Loading work.ControllerSync
# Loading work.animation
# Loading work.counter
# Loading work.PixelGenerator
# Loading work.Sprite
# Loading work.decoRGB
# Loading work.full_adder
# Loading work.n_mux
# ** Warning: (vsim-3015) D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Project.sv(7): [PCDPC] - Port size (5) does not match connection size (4) for port 'ff_out'. The port definition is at: D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/video_game.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /Project/vg File: D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/video_game.sv
add wave -position end sim:/Project/*
run 10000
run 1000000
vlog -sv -work work +incdir+D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Memories D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Memories/instruction_memory.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:28:58 on Jun 06,2019
# vlog -reportprogress 300 -sv -work work "+incdir+D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Memories" D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Memories/instruction_memory.sv 
# -- Compiling module instruction_memory
# 
# Top level modules:
# 	instruction_memory
# End time: 20:28:58 on Jun 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.Project
# End time: 20:29:01 on Jun 06,2019, Elapsed time: 0:03:18
# Errors: 0, Warnings: 1
# vsim work.Project 
# Start time: 20:29:01 on Jun 06,2019
# Loading sv_std.std
# Loading work.Project
# Loading work.video_game
# Loading work.ps2_keyboard
# Loading work.Debounce
# Loading work.frequency_divider
# Loading work.sincronizer
# Loading work.read_And_shift_register
# Loading work.memory
# Loading work.io_deco
# Loading work.mux_2_x_1
# Loading work.data_memory
# Loading work.instruction_memory
# Loading work.flip_flop_D_IO
# Loading work.processor
# Loading work.control_unit
# Loading work.decoder_cu
# Loading work.deco
# Loading work.alu_deco
# Loading work.alu_shift_deco
# Loading work.cond_logic_cu
# Loading work.flip_flop_D_cu
# Loading work.cond_check
# Loading work.data_path
# Loading work.adder
# Loading work.flip_flop_D
# Loading work.register_file
# Loading work.extend
# Loading work.ror
# Loading work.mux_4_x_1
# Loading work.ALU
# Loading work.combinational_circuit_module
# Loading work.arithmetic_module
# Loading work.add_sub_module
# Loading work.asl
# Loading work.asr
# Loading work.logic_module
# Loading work.lsr
# Loading work.mux_8_x_1
# Loading work.flag_module
# Loading work.VGA
# Loading work.ClkDivisor
# Loading work.frequency_divider_paint
# Loading work.ControllerSync
# Loading work.animation
# Loading work.counter
# Loading work.PixelGenerator
# Loading work.Sprite
# Loading work.decoRGB
# Loading work.full_adder
# Loading work.n_mux
# ** Warning: (vsim-3015) D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/Project.sv(7): [PCDPC] - Port size (5) does not match connection size (4) for port 'ff_out'. The port definition is at: D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/video_game.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /Project/vg File: D:/uGit/Taller_Diseno_DIgital/Proyecto/Project/src/video_game.sv
add wave -position end sim:/Project/*
run 1000
run 10000
run 100000
# End time: 20:31:37 on Jun 06,2019, Elapsed time: 0:02:36
# Errors: 0, Warnings: 1
