# The advanced work of Object detection based on FPGAs

This repository provides an up-to-date the list of studies addressing imbalance problems in object detection. It follows the taxonomy provided in the following paper (please cite the paper if you benefit from this repository):

Tao S, Kai Z, Zhe C, Qian M, Jiawen W, Lu W, "Imbalance Problems in Object Detection: A Review", Transactions on Pattern Analysis and Machine Intelligence (TPAMI), 2020.[[preprint\]](https://arxiv.org/abs/1909.00169)

## How to request addition of a paper

If you know of a paper that addresses an imbalance problem concerning generic object detection and is not on this repository, you are welcome to request the addition of that paper by submitting a pull request. In your pull request please briefly state which section of your paper is related to which problem.

Following the methodology in our paper, the papers should be designed for the generic object detection problem (i.e. reporting results on generic object detection datasets such as ILSVRC, Pascal VOC, MS-COCO, Open Images, Objects 365 etc.).

# Table of Contents (Follows the taxonomy in the paper)

1. [Target detection under traditional methods](#1-target-detection-under-traditional-methods)
2. [Target detection under the deep learning method](#2-target-detection-under-the-deep-learning-method)

# 1. Target detection under traditional methods

- [NOVEL FPGA BASED HAAR CLASSIFIER FACE DETECTION ALGORITHM ACCELERATION](https://github.com/vivian13maker/FPGA-based-accelerator-for-object-detection-A-comprehensive-review/blob/main/NOVEL%20FPGA%20BASED%20HAAR%20CLASSIFIER%20FACE%20DETECTION%20ALGORITHM%20ACCELERATION.md#novel-fpga-based-haar-classifier-face-detection-algorithm-acceleration), [[paper]](https://www.researchgate.net/profile/Shih-Lien-Lu/publication/4375375_Novel_FPGA_based_Haar_classifier_face_detection_algorithm_acceleration/links/0fcfd50933e992036b000000/Novel-FPGA-based-Haar-classifier-face-detection-algorithm-acceleration.pdf)
- [Multichannel Pulse-Coupled-Neural-Network-Based Color Image Segmentation for Object Detection](./Multichannel Pulse-Coupled-Neural-Network-Based Color Image Segmentation for Object Detection.md), [[paper]](https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=5991960)
- [A Flexible Parallel Hardware Architecture for AdaBoost-Based Real-Time Object Detection](./A Flexible Parallel Hardware Architecture for AdaBoost-Based Real-Time Object Detection.md), [[paper]](http://islab.soe.uoguelph.ca/sareibi/TEACHING_dr/ENG6530_RCS_html_dr/outline_W2017/docs/PAPER_REVIEW_dr/2014_dr/GRAD_dr/FPGA_Object_Detection.pdf)
- [ASIC and FPGA Implementation of the Gaussian Mixture Model Algorithm for Real-Time Segmentation of High Definition video](./ASIC and FPGA Implementation of the Gaussian Mixture Model Algorithm for Real-Time Segmentation of High Definition video.md), [[paper]](https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=6481463)
- [A Multi-Resolution FPGA-Based Architecture for Real-Time Edge and Corner Detection](./A Multi-Resolution FPGA-Based Architecture for Real-Time Edge and Corner Detection.md), [[paper]](https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=6532283&tag=1)
- [Real-time DDoS attack detection using FPGA](./Real-time DDoS attack detection using FPGA.md), [[paper]](https://pdf.sciencedirectassets.com/271515/1-s2.0-S0140366417X00145/1-s2.0-S0140366416306442/main.pdf?X-Amz-Security-Token=IQoJb3JpZ2luX2VjEGkaCXVzLWVhc3QtMSJIMEYCIQCSLMW2ICdJDAmE7ivk8QEVK1B2wTePm2AHTqZonAPeLgIhAIZa6fHMW38%2F1xoMPwwCNfR7w1YfT6C7eSFDvkudeuHoKoMECLL%2F%2F%2F%2F%2F%2F%2F%2F%2F%2FwEQBBoMMDU5MDAzNTQ2ODY1IgxPMVpKOnBjEXiNedYq1wNXshw27g8a4bMLA9qXteO3%2FhRAg596opxx4CGJntNGKA3hAI9BJQcv7hHL%2BtSUrP1r7o1L8YoxrlgVy36W5grCtZgI9admqzlKQ5V853meF2RYQTf3F1%2BxRgzQT8bKuzCUv3hZ2inSCooFCZvZBP2KxEw26N1uF%2BCqaes%2FAJzL17mLXJxETWMHt1k6WWPgoFTGg%2BNKv6%2BDn5SOxC8nprGdWICej4AT%2F2ASuZCXeQiDd%2BQVUBZhbEGzuSlq3MHVHjMVKoPWAlY9W%2BNAhvOq6gkqpm3uulLPclNDJRQva2dnZoV9echfiaOOVpe%2BigO%2FA7%2Bkn8WBlEEyf7haAK19QzpbsRTeTZnffoqr9sSnPz57G3NOuOOosB4yNnrfFl5qNOlxxIR%2BwwmwOO3fXG1fA%2BtvqmZEhRKWKvbXFlKny2hzHo1FVvjRb3mphZJ7%2BdQiBqKCUywUgRN7i8JEe6hcUoQ8i3i9f%2BHdhtQyX8ezT0eeqZWzuvehWXMSZuP%2BlT94U3Qi%2BHvep4wHgyt2Y%2BjW%2FMbrJ2gqL%2B%2FDgXttL4zEKpMwygs5%2BU0fnf4QVFodWMc1d7%2BtmZH96PZX%2F3oXkkB4jVdbnVOMdKNJ84YWGI4sPH%2FhnsPo%2Bo1b0DEw6LnliQY6pAETPEIgCUujBm4qwqijluLNsy%2B2nWmdZTMcjqmyumXgthAqXeKAcNRBXwCNT%2FsbVIjUGanegExnmZvWyF%2FXxvxbf4WsfZ1gP%2FIhrn%2Bl%2BiZsZT58wbxCQWvpvqB8Hp%2FDTW0wOm%2BOAV8hKlRASbtlQgJjhgsC7872TOngZ8LAMAa0Ka4D4LqiY5wnBHI%2FOUWdL5Wj7PkkU3WBW%2FwVPfJZBAMDpuhGxA%3D%3D&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Date=20210909T020315Z&X-Amz-SignedHeaders=host&X-Amz-Expires=300&X-Amz-Credential=ASIAQ3PHCVTY6K5D6W5T%2F20210909%2Fus-east-1%2Fs3%2Faws4_request&X-Amz-Signature=6ba326170c67d0cf806e84346be264b8ae37585325c4bb04ffd344db7a27f317&hash=d6e5997d7a70d39ba847de55b80049ba545b16a584b1aa48f74ce7db3ef200bb&host=68042c943591013ac2b2430a89b270f6af2c76d8dfd086a07176afe7c76c2c61&pii=S0140366416306442&tid=spdf-983b2b2f-2278-44f0-bd21-df8ce7830c30&sid=2c671d44374b7643bf38a970b0fdad44ae02gxrqa&type=client)
- [An efficient and cost effective FPGA based implementation of the Viola-Jones face detection algorithm](./An efficient and cost effective FPGA based implementation of the Viola-Jones face detection algorithm.md), [[paper]](https://pdf.sciencedirectassets.com/314097/1-s2.0-S2468067217X00023/1-s2.0-S2468067216300116/main.pdf?X-Amz-Security-Token=IQoJb3JpZ2luX2VjEGoaCXVzLWVhc3QtMSJHMEUCIE5EBIH5tFBDpruhO8i9XmBjBqAifNC695wj2qq13AriAiEAsD34KQcopoHXWfj%2BFLFT0gMir45lOOPmIp%2By95re7HMqgwQIs%2F%2F%2F%2F%2F%2F%2F%2F%2F%2F%2FARAEGgwwNTkwMDM1NDY4NjUiDOJCmvfCchbe47Nr8irXA38MLTxkzefosys2pY5uLGkCDUALEBiP4otEQ%2Bt41WhUkDpyd4kfywiYV6BDsZl2mVcdUYHxXacYveCzPO18I0g6bOfqAufPBf%2BjXxopM4yQNyF71%2FHLs1BICSAH1yG2t9DCidTwxoUyp%2FdQsE37u8dmL%2Bz2j3nzCCKa4nd4O9FR9DCNZ%2B5ThWkP5SpodUOLm7xkJmyx19JrxJZsmdgboEhIOEZhrnfqziUxkGCyEiojL4ArjkmKelVAbt0ZDFqCgqx5%2FBIl2pAFXLVSl3SG%2BrVZU6%2B6Z%2FwD5N%2BkMZqzYue6DVhpaGeiSVgmz40primpFWtEMf%2B59g1T%2FVpcasSvaySJabl5%2FT%2FZJ0j%2BkDoAMvzi1%2F%2BO1%2FP0aE2sVTxX6vGWQUxUCs1F05TuOafVW2Q9VWErx8gfkWIMv55VgDDwm0TVj%2F%2BOkwaV6t9vxlNFo%2F5qnbVBn4OYESPopPptDMssdzCKrEdQTwKW0c%2FjAzxav4Q02Zi0lI71n1zV5nd01tWyVKwnIrSLMer6Db4daY6ffOR48C6%2FVLK1ZIUnFzz8fIzAC5YpuiqoGeh29fWrNzYeeFO1odNlDtRf%2BK%2BzjsIHiBTlYyyEEv1gWSsCVmGaI1i2dpFqqKNc2jD3yuWJBjqlAZhL8wYQe66y%2BXk4ZDcDZwZmSo663%2FpAJkee7y5IkBTnMgzk%2BnowQ1eN5FcldfhGCnqrlrECnJaHeC4AtEDqTJkQ9%2FafhAHlJQ1fZsCixQ7VV1eWvvBMIYThxPxxsHtwy8F5KgUIuRg4%2FCxb%2BB4yW9kkWRhoCt4ZfXUXP1SyxsWv9%2BEDEqrf9RRBPYL%2FsoJ2KEi1yxhpGr%2BZndjRzGoHTy53GoiKaA%3D%3D&X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Date=20210909T023825Z&X-Amz-SignedHeaders=host&X-Amz-Expires=300&X-Amz-Credential=ASIAQ3PHCVTY2NM6UE5W%2F20210909%2Fus-east-1%2Fs3%2Faws4_request&X-Amz-Signature=a4ddde73aa8fddf9daae5ec175d42c652bf742884be015e61f1ff575cab66ef9&hash=6c4a59010d0ac2568cb706a032f86271c5a36354b06ae2d247418431d090ae4f&host=68042c943591013ac2b2430a89b270f6af2c76d8dfd086a07176afe7c76c2c61&pii=S2468067216300116&tid=spdf-86fbbb1d-f217-49bb-9677-ca0674a1d641&sid=2c671d44374b7643bf38a970b0fdad44ae02gxrqa&type=client)
- [FPGA-Based Real-Time Moving Target Detection System for Unmanned Aerial Vehicle Application](./FPGA-Based Real-Time Moving Target Detection System for Unmanned Aerial Vehicle Application.md), [[paper]](https://downloads.hindawi.com/journals/ijrc/2016/8457908.pdf)
- [FPGA acceleration of Hyperspectral Image Processing for High-Speed Detection Applications](./FPGA acceleration of Hyperspectral Image Processing for High-Speed Detection Applications.md), [[paper]](https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8050773)
- [Energy-Efficient Pedestrian Detection System Exploiting Statistical Error Compensation for Lossy Memory Data Compression](./Energy-Efficient Pedestrian Detection System Exploiting Statistical Error Compensation for Lossy Memory Data Compression.md), [[paper]](https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8310932)
- [Real-time hardware–software embedded vision system for ITS smart camera implemented in Zynq SoC](./Real-time hardware–software embedded vision system for ITS smart camera implemented in Zynq SoC.md), [[paper]](https://link.springer.com/content/pdf/10.1007/s11554-016-0588-9.pdf)
- [Towards a Scalable HardwareSoftware Co-Design Platform for Real-time Pedestrian Tracking Based on a ZYNQ-7000 Device](./Towards a Scalable HardwareSoftware Co-Design Platform for Real-time Pedestrian Tracking Based on a ZYNQ-7000 Device.md), [[paper]](https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8307853)
- 

# 2. Target detection under the deep learning method

- [A Lightweight YOLOv2 A Binarized CNN with A Parallel Support Vector Regression for an FPGA](./A Lightweight YOLOv2 A Binarized CNN with A Parallel Support Vector Regression for an FPGA.md), [[paper]](https://dl.acm.org/doi/pdf/10.1145/3174243.3174266)
- [A High-Throughput and Power-Efficient FPGA Implementation of YOLO CNN for Object Detection](./A High-Throughput and Power-Efficient FPGA Implementation of YOLO CNN for Object Detection.md), [[paper]](https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8678682)
- [REQ-YOLO A Resource-Aware, Efficient Quantization Framework for Object Detection on FPGAs](./REQ-YOLO A Resource-Aware, Efficient Quantization Framework for Object Detection on FPGAs.md), [[paper]](https://arxiv.org/pdf/1909.13396.pdf)
- [A Real-Time Object Detection Accelerator with Compressed SSDLite on FPGA](./A Real-Time Object Detection Accelerator with Compressed SSDLite on FPGA.md), [[paper]](https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8742299)
- [An Object Detector based on Multiscale Sliding Window Search using a Fully Pipelined Binarized CNN on an FPGA](./An Object Detector based on Multiscale Sliding Window Search using a Fully Pipelined Binarized CNN on an FPGA.md), [[paper]](https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8280135)
- [Accelerating Tiny YOLO v3 using FPGA-based HardwareSoftware Co-Design](./Accelerating Tiny YOLO v3 using FPGA-based HardwareSoftware Co-Design.md), [[paper]](https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=9180843)
- [Angel-Eye A Complete Design Flow for Mapping CNN Onto Embedded FPGA](./Angel-Eye A Complete Design Flow for Mapping CNN Onto Embedded FPGA.md), [[paper]](https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7930521)
- [A Novel FPGA Accelerator Design for Real-Time and Ultra-Low Power Deep Convolutional Neural Networks Compared With Titan](./A Novel FPGA Accelerator Design for Real-Time and Ultra-Low Power Deep Convolutional Neural Networks Compared With Titan.md), [[paper]](https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=9108269)
- [SpWA An Efficient Sparse Winograd Convolutional Neural Networks Accelerator on FPGAs](./SpWA An Efficient Sparse Winograd Convolutional Neural Networks Accelerator on FPGAs.md), [[paper]](https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8465842)
- [An Energy-Efficient FPGA-Based Deconvolutional Neural Networks Accelerator for Single Image Super-Resolution](./An Energy-Efficient FPGA-Based Deconvolutional Neural Networks Accelerator for Single Image Super-Resolution.md), [[paper]](https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8584497)
- [A Fully Connected Layer Elimination for a Binarized Convolutional Neural Network on an FPGA](./A Fully Connected Layer Elimination for a Binarized Convolutional Neural Network on an FPGA.md), [[paper]](https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8056771)
- [Sparse-YOLO HardwareSoftware Co-Design of an FPGA Accelerator for YOLOv2](./Sparse-YOLO HardwareSoftware Co-Design of an FPGA Accelerator for YOLOv2.md), [[paper]](https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=9122495)
- [LACS A High-Computational-Efficiency Accelerator for CNNs](./LACS A High-Computational-Efficiency Accelerator for CNNs.md), [[paper]](https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8944026)

