$date
	Tue May 31 21:01:53 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module RGB_TO_HSV_TB $end
$var wire 24 ! source_data [23:0] $end
$var reg 1 " clk $end
$scope module dut $end
$var wire 16 # check_div1 [15:0] $end
$var wire 16 $ check_div16 [15:0] $end
$var wire 16 % check_div2 [15:0] $end
$var wire 1 & clk $end
$var wire 1 ' reset_n $end
$var wire 24 ( sink_data [23:0] $end
$var wire 1 ) sink_eop $end
$var wire 1 * sink_ready $end
$var wire 1 + sink_sop $end
$var wire 1 , sink_valid $end
$var wire 1 - source_eop $end
$var wire 1 . source_ready $end
$var wire 1 / source_sop $end
$var wire 1 0 source_valid $end
$var wire 24 1 source_data [23:0] $end
$scope begin $ivl_for_loop0 $end
$var integer 32 2 i [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b11111111 2
b100010010000000000000000 1
z0
z/
z.
z-
z,
z+
z*
z)
bz (
z'
z&
b10000000 %
b10000 $
b100000000 #
0"
b100010010000000000000000 !
$end
#1
1"
#2
0"
#3
1"
#4
0"
#5
1"
#6
0"
#7
1"
#8
0"
#9
1"
#10
0"
#11
1"
#12
0"
#13
1"
#14
0"
#15
1"
#16
0"
#17
1"
#18
0"
#19
1"
#20
0"
#21
1"
#22
0"
#23
1"
#24
0"
#25
1"
#26
0"
#27
1"
#28
0"
#29
1"
#30
0"
#31
1"
#32
0"
#33
1"
#34
0"
#35
1"
#36
0"
#37
1"
#38
0"
#39
1"
#40
0"
#41
1"
#42
0"
#43
1"
#44
0"
#45
1"
#46
0"
#47
1"
#48
0"
#49
1"
#50
0"
#51
1"
#52
0"
#53
1"
#54
0"
#55
1"
#56
0"
#57
1"
#58
0"
#59
1"
#60
0"
#61
1"
#62
0"
#63
1"
#64
0"
#65
1"
#66
0"
#67
1"
#68
0"
#69
1"
#70
0"
#71
1"
#72
0"
#73
1"
#74
0"
#75
1"
#76
0"
#77
1"
#78
0"
#79
1"
#80
0"
#81
1"
#82
0"
#83
1"
#84
0"
#85
1"
#86
0"
#87
1"
#88
0"
#89
1"
#90
0"
#91
1"
#92
0"
#93
1"
#94
0"
#95
1"
#96
0"
#97
1"
#98
0"
#99
1"
#100
0"
