(S (NP (NP (NP (DT A) (JJ new) (NN design)) (CC and) (NP (JJ novel) (NN architecture))) (ADJP (NN suitable) (PP (IN for) (NP (NP (NNP FPGA/ASIC) (NN implementation)) (PP (IN of) (NP (DT a) (CD 2D) (JJ Gaussian) (NN surround) (NN function))) (PP (IN for) (NP (NN image) (NN processing) (NN application))))))) (VP (VBZ is) (VP (VBN presented) (PP (IN in) (NP (DT this) (NN paper))))) (. .))
(S (NP (DT The) (VBN proposed) (NN scheme)) (VP (NNS results) (PP (IN in) (NP (NP (JJ enormous) (NNS savings)) (PP (IN of) (NP (NN memory))) (VP (ADVP (RB normally)) (VBN required) (PP (IN for) (NP (CD 2D) (JJ Gaussian) (NN function) (NN implementation))))))) (. .))
(S (PP (IN In) (NP (DT the) (JJ present) (NN work))) (, ,) (NP (NP (DT the) (NNP Gaussian) (NN symmetric) (NNS characteristics)) (SBAR (WHNP (WDT which)) (S (VP (ADVP (RB quickly)) (VBZ falls) (ADVP (RP off)) (PP (IN toward) (NP (NN plus/minus) (NN infinity))))))) (VP (VBZ has) (VP (VBN been) (VP (VBN used) (SBAR (IN in) (NN order) (S (VP (TO to) (VP (VB save) (NP (DT the) (NN memory))))))))) (. .))
(S (NP (DT The) (CD 2D) (JJ Gaussian) (NN function) (NN implementation)) (VP (VBZ is) (VP (VBN presented) (PP (IN for) (NP (NP (NN use)) (PP (IN in) (NP (NP (NNS applications)) (PP (JJ such) (IN as) (NP (NP (NP (NN image) (NN enhancement)) (, ,) (NP (VBG smoothing)) (, ,) (NP (NN edge) (NN detection)) (CC and) (NP (VBG filtering))) (ADVP (NN etc)))))))))) (. .))
(S (NP (NP (DT The) (JJ Gaussian) (NN design)) (VP (VBN exploited) (ADVP (RB here)))) (VP (VBZ has) (VP (VBN been) (VP (VBN used) (PP (IN in) (NP (NP (DT the) (NN core) (NN part)) (PP (IN of) (NP (ADJP (NN retinex) (VBN based)) (NN color) (NN image) (NN enhancement)))))))) (. .))
(S (ADVP (RB Therefore)) (, ,) (NP (NP (DT the) (NN design)) (VP (VBD presented))) (VP (NNS produces) (NP (NP (JJ Gaussian) (NN output)) (PP (IN with) (NP (NP (CD three) (JJ different) (NNS scales)) (, ,) (ADVP (RB namely)) (, ,) (NP (CD 16) (, ,) (CD 64) (CC and) (CD 128)))))) (. .))
(S (NP (DT The) (NN design)) (VP (VP (VBD was) (VP (VBN coded) (PP (IN in) (NP (NP (NNP Verilog)) (, ,) (NP (NP (DT a) (JJ popular) (NN hardware) (NN design) (NN language)) (VP (VBN used) (PP (IN in) (NP (NNS industries))))) (, ,))) (S (VP (VBG conforming) (PP (TO to) (NP (NNP RTL) (VBG coding) (NNS guidelines))))))) (CC and) (VP (NNS fits) (PP (IN onto) (NP (NP (DT a) (JJ single) (NN chip)) (PP (IN with) (NP (NP (DT a) (NN gate) (NN count) (NN utilization)) (PP (IN of) (NP (CD 89,213) (NNS gates))))))))) (. .))
(S (NP (NP (JJ Experimental) (NNS results)) (VP (VBD presented))) (VP (NNS confirms) (SBAR (IN that) (S (NP (DT the) (VBN proposed) (NN method)) (VP (VBZ offers) (NP (NP (DT a) (JJ new) (NN approach)) (PP (IN for) (NP (NP (NN development)) (PP (IN of) (NP (ADJP (JJ large) (JJ sized)) (NNP Gaussian) (NN pyramid)))))) (SBAR (IN while) (S (VP (VBG reducing) (NP (DT the) (JJ on-chip) (NN memory) (NN utilization))))))))) (. .))
