<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [SYN 201-107] Renaming port name 'matrixmul_1D_rev2/Input' to 'matrixmul_1D_rev2/Input_r' to avoid the conflict with HDL keywords or other object names." projectName="HW2_2_HLS" solutionName="solution1" date="2022-06-04T03:54:58.950+0900" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xD;&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design&#xD;&#xA;report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 1239.824 ; gain = 0.000&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;Implementation tool: Xilinx Vivado v.2018.2&#xD;&#xA;Project:             HW2_2_HLS&#xD;&#xA;Solution:            solution1&#xD;&#xA;Device target:       xc7z020clg484-1&#xD;&#xA;Report date:         Fri Jun 04 03:59:16 +0900 2021&#xD;&#xA;&#xD;&#xA;#=== Post-Implementation Resource usage ===&#xD;&#xA;SLICE:           34&#xD;&#xA;LUT:            111&#xD;&#xA;FF:              95&#xD;&#xA;DSP:              1&#xD;&#xA;BRAM:             2&#xD;&#xA;SRL:              0&#xD;&#xA;#=== Final timing ===&#xD;&#xA;CP required:    10.000&#xD;&#xA;CP achieved post-synthesis:    3.834&#xD;&#xA;CP achieved post-implementation:    3.980&#xD;&#xA;Timing met" projectName="HW2_2_HLS" solutionName="solution1" date="2021-06-04T03:59:16.360+0900" type="Warning"/>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xD;&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design" projectName="HW2_2_HLS" solutionName="solution1" date="2021-06-04T03:59:15.269+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;Input_r_q0[7]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;Input_r_q0[7]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.&#xD;&#xA;Phase 1 Build RT Design | Checksum: 74f833fa&#xD;&#xA;&#xD;&#xA;Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 1295.137 ; gain = 91.434&#xD;&#xA;Post Restoration Checksum: NetGraph: 14486e1d NumContArr: 60afc5dd Constraints: 0 Timing: 0&#xD;&#xA;&#xD;&#xA;Phase 2 Router Initialization&#xD;&#xA;&#xD;&#xA;Phase 2.1 Create Timer&#xD;&#xA;Phase 2.1 Create Timer | Checksum: 74f833fa&#xD;&#xA;&#xD;&#xA;Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 1295.137 ; gain = 91.434&#xD;&#xA;&#xD;&#xA;Phase 2.2 Fix Topology Constraints&#xD;&#xA;Phase 2.2 Fix Topology Constraints | Checksum: 74f833fa&#xD;&#xA;&#xD;&#xA;Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 1301.059 ; gain = 97.355&#xD;&#xA;&#xD;&#xA;Phase 2.3 Pre Route Cleanup&#xD;&#xA;Phase 2.3 Pre Route Cleanup | Checksum: 74f833fa&#xD;&#xA;&#xD;&#xA;Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 1301.059 ; gain = 97.355&#xD;&#xA; Number of Nodes with overlaps = 0&#xD;&#xA;&#xD;&#xA;Phase 2.4 Update Timing&#xD;&#xA;Phase 2.4 Update Timing | Checksum: 190141d69&#xD;&#xA;&#xD;&#xA;Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 1304.797 ; gain = 101.094" projectName="HW2_2_HLS" solutionName="solution1" date="2021-06-04T03:59:15.269+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;Input_r_q0[4]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;Input_r_q0[4]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HW2_2_HLS" solutionName="solution1" date="2021-06-04T03:58:55.271+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;Input_r_q0[6]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;Input_r_q0[6]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HW2_2_HLS" solutionName="solution1" date="2021-06-04T03:58:55.263+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;Input_r_q0[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;Input_r_q0[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HW2_2_HLS" solutionName="solution1" date="2021-06-04T03:58:55.251+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;Input_r_q0[5]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;Input_r_q0[5]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HW2_2_HLS" solutionName="solution1" date="2021-06-04T03:58:55.241+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;Input_r_q0[1]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;Input_r_q0[1]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HW2_2_HLS" solutionName="solution1" date="2021-06-04T03:58:55.230+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;Input_r_q0[2]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;Input_r_q0[2]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HW2_2_HLS" solutionName="solution1" date="2021-06-04T03:58:55.220+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;Input_r_q0[3]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;Input_r_q0[3]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HW2_2_HLS" solutionName="solution1" date="2021-06-04T03:58:55.210+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;ap_rst&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;ap_rst&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HW2_2_HLS" solutionName="solution1" date="2021-06-04T03:58:55.200+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;ap_start&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;ap_start&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="HW2_2_HLS" solutionName="solution1" date="2021-06-04T03:58:55.187+0900" type="Warning"/>
        <logs message="WARNING: [Route 35-197] Clock port &quot;ap_clk&quot; does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement." projectName="HW2_2_HLS" solutionName="solution1" date="2021-06-04T03:58:55.178+0900" type="Warning"/>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xD;&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design" projectName="HW2_2_HLS" solutionName="solution1" date="2021-06-04T03:58:45.118+0900" type="Warning"/>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xD;&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design" projectName="HW2_2_HLS" solutionName="solution1" date="2021-06-04T03:58:14.728+0900" type="Warning"/>
        <logs message="WARNING: [Constraints 18-5210] No constraint will be written out." projectName="HW2_2_HLS" solutionName="solution1" date="2021-06-04T03:57:57.332+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (tmp_5_cast_reg_587_reg[2]) is unused and will be removed from module matrixmul_1D_rev2.&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 776.742 ; gain = 520.008&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start ROM, RAM, DSP and Shift Register Reporting&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Block RAM: Preliminary Mapping  Report (see note below)&#xD;&#xA;+-------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+&#xD;&#xA;|Module Name              | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | &#xD;&#xA;+-------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+&#xD;&#xA;|matrixmul_1D_rev2_A_ram: | ram_reg    | 1 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | &#xD;&#xA;|matrixmul_1D_rev2_A_ram: | ram_reg    | 1 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | &#xD;&#xA;+-------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+&#xD;&#xA;&#xD;&#xA;Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. &#xD;&#xA;&#xD;&#xA;DSP: Preliminary Mapping  Report (see note below)&#xD;&#xA;+------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+&#xD;&#xA;|Module Name       | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | &#xD;&#xA;+------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+&#xD;&#xA;|matrixmul_1D_rev2 | (P+A2*B2)'  | 9      | 9      | -      | -      | 20     | 1    | 1    | -    | -    | -     | 0    | 1    | &#xD;&#xA;+------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+&#xD;&#xA;&#xD;&#xA;Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished ROM, RAM, DSP and Shift Register Reporting&#xD;&#xA;---------------------------------------------------------------------------------" projectName="HW2_2_HLS" solutionName="solution1" date="2021-06-04T03:57:42.466+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (tmp_5_cast_reg_587_reg[7]) is unused and will be removed from module matrixmul_1D_rev2." projectName="HW2_2_HLS" solutionName="solution1" date="2021-06-04T03:57:42.457+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design matrixmul_1D_rev2 has port AB_d0[20] driven by constant 0" projectName="HW2_2_HLS" solutionName="solution1" date="2021-06-04T03:57:42.448+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design matrixmul_1D_rev2 has port AB_d0[21] driven by constant 0" projectName="HW2_2_HLS" solutionName="solution1" date="2021-06-04T03:57:42.437+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design matrixmul_1D_rev2 has port AB_d0[22] driven by constant 0" projectName="HW2_2_HLS" solutionName="solution1" date="2021-06-04T03:57:42.429+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design matrixmul_1D_rev2 has port AB_d0[23] driven by constant 0" projectName="HW2_2_HLS" solutionName="solution1" date="2021-06-04T03:57:42.419+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design matrixmul_1D_rev2 has port AB_d0[24] driven by constant 0" projectName="HW2_2_HLS" solutionName="solution1" date="2021-06-04T03:57:42.410+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design matrixmul_1D_rev2 has port AB_d0[25] driven by constant 0" projectName="HW2_2_HLS" solutionName="solution1" date="2021-06-04T03:57:42.402+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design matrixmul_1D_rev2 has port AB_d0[26] driven by constant 0" projectName="HW2_2_HLS" solutionName="solution1" date="2021-06-04T03:57:42.393+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design matrixmul_1D_rev2 has port AB_d0[27] driven by constant 0" projectName="HW2_2_HLS" solutionName="solution1" date="2021-06-04T03:57:42.383+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design matrixmul_1D_rev2 has port AB_d0[28] driven by constant 0" projectName="HW2_2_HLS" solutionName="solution1" date="2021-06-04T03:57:42.372+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design matrixmul_1D_rev2 has port AB_d0[29] driven by constant 0" projectName="HW2_2_HLS" solutionName="solution1" date="2021-06-04T03:57:42.364+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design matrixmul_1D_rev2 has port AB_d0[30] driven by constant 0" projectName="HW2_2_HLS" solutionName="solution1" date="2021-06-04T03:57:42.355+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design matrixmul_1D_rev2 has port AB_d0[31] driven by constant 0" projectName="HW2_2_HLS" solutionName="solution1" date="2021-06-04T03:57:42.347+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design matrixmul_1D_rev2 has port AB_address0[9] driven by constant 0" projectName="HW2_2_HLS" solutionName="solution1" date="2021-06-04T03:57:42.337+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design matrixmul_1D_rev2 has port Input_r_address0[8] driven by constant 0" projectName="HW2_2_HLS" solutionName="solution1" date="2021-06-04T03:57:42.328+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design matrixmul_1D_rev2 has port Input_r_address0[9] driven by constant 0" projectName="HW2_2_HLS" solutionName="solution1" date="2021-06-04T03:57:42.319+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design matrixmul_1D_rev2 has port Input_r_address0[10] driven by constant 0" projectName="HW2_2_HLS" solutionName="solution1" date="2021-06-04T03:57:42.310+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/SEP16/SoC_2022_MJU/HW2_2/HW2_2_HLS/solution1/impl/verilog/matrixmul_1D_rev2.v:203]&#xD;&#xA;DSP Report: Generating DSP sum_reg_250_reg, operation Mode is: (P+A2*B2)'.&#xD;&#xA;DSP Report: register B is absorbed into DSP sum_reg_250_reg.&#xD;&#xA;DSP Report: register A is absorbed into DSP sum_reg_250_reg.&#xD;&#xA;DSP Report: register sum_reg_250_reg is absorbed into DSP sum_reg_250_reg.&#xD;&#xA;DSP Report: operator matrixmul_1D_rev2bkb_U1/matrixmul_1D_rev2bkb_DSP48_0_U/p is absorbed into DSP sum_reg_250_reg.&#xD;&#xA;DSP Report: operator matrixmul_1D_rev2bkb_U1/matrixmul_1D_rev2bkb_DSP48_0_U/m is absorbed into DSP sum_reg_250_reg." projectName="HW2_2_HLS" solutionName="solution1" date="2021-06-04T03:57:42.300+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/SEP16/SoC_2022_MJU/HW2_2/HW2_2_HLS/solution1/impl/verilog/matrixmul_1D_rev2.v:203]" projectName="HW2_2_HLS" solutionName="solution1" date="2021-06-04T03:57:42.292+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element B_load_reg_644_reg was removed.  [C:/Users/SEP16/SoC_2022_MJU/HW2_2/HW2_2_HLS/solution1/impl/verilog/matrixmul_1D_rev2.v:298]" projectName="HW2_2_HLS" solutionName="solution1" date="2021-06-04T03:57:42.285+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element A_load_reg_639_reg was removed.  [C:/Users/SEP16/SoC_2022_MJU/HW2_2/HW2_2_HLS/solution1/impl/verilog/matrixmul_1D_rev2.v:297]" projectName="HW2_2_HLS" solutionName="solution1" date="2021-06-04T03:57:42.276+0900" type="Warning"/>
        <logs message="Warning: Parallel synthesis criteria is not met " projectName="HW2_2_HLS" solutionName="solution1" date="2021-06-04T03:57:42.257+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design matrixmul_1D_rev2_A has unconnected port reset&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 413.594 ; gain = 156.859&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report Check Netlist: &#xD;&#xA;+------+------------------+-------+---------+-------+------------------+&#xD;&#xA;|      |Item              |Errors |Warnings |Status |Description       |&#xD;&#xA;+------+------------------+-------+---------+-------+------------------+&#xD;&#xA;|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |&#xD;&#xA;+------+------------------+-------+---------+-------+------------------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Handling Custom Attributes&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 413.594 ; gain = 156.859&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 413.594 ; gain = 156.859&#xD;&#xA;---------------------------------------------------------------------------------" projectName="HW2_2_HLS" solutionName="solution1" date="2021-06-04T03:57:32.353+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design matrixmul_1D_rev2 has port AB_d0[20] driven by constant 0" projectName="HW2_2_HLS" solutionName="solution1" date="2021-06-04T03:57:32.342+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design matrixmul_1D_rev2 has port AB_d0[21] driven by constant 0" projectName="HW2_2_HLS" solutionName="solution1" date="2021-06-04T03:57:32.332+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design matrixmul_1D_rev2 has port AB_d0[22] driven by constant 0" projectName="HW2_2_HLS" solutionName="solution1" date="2021-06-04T03:57:32.324+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design matrixmul_1D_rev2 has port AB_d0[23] driven by constant 0" projectName="HW2_2_HLS" solutionName="solution1" date="2021-06-04T03:57:32.314+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design matrixmul_1D_rev2 has port AB_d0[24] driven by constant 0" projectName="HW2_2_HLS" solutionName="solution1" date="2021-06-04T03:57:32.304+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design matrixmul_1D_rev2 has port AB_d0[25] driven by constant 0" projectName="HW2_2_HLS" solutionName="solution1" date="2021-06-04T03:57:32.296+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design matrixmul_1D_rev2 has port AB_d0[26] driven by constant 0" projectName="HW2_2_HLS" solutionName="solution1" date="2021-06-04T03:57:32.288+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design matrixmul_1D_rev2 has port AB_d0[27] driven by constant 0" projectName="HW2_2_HLS" solutionName="solution1" date="2021-06-04T03:57:32.278+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design matrixmul_1D_rev2 has port AB_d0[28] driven by constant 0" projectName="HW2_2_HLS" solutionName="solution1" date="2021-06-04T03:57:32.269+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design matrixmul_1D_rev2 has port AB_d0[29] driven by constant 0" projectName="HW2_2_HLS" solutionName="solution1" date="2021-06-04T03:57:32.261+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design matrixmul_1D_rev2 has port AB_d0[30] driven by constant 0" projectName="HW2_2_HLS" solutionName="solution1" date="2021-06-04T03:57:32.252+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design matrixmul_1D_rev2 has port AB_d0[31] driven by constant 0" projectName="HW2_2_HLS" solutionName="solution1" date="2021-06-04T03:57:32.245+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design matrixmul_1D_rev2 has port AB_address0[9] driven by constant 0" projectName="HW2_2_HLS" solutionName="solution1" date="2021-06-04T03:57:32.236+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-5974] attribute &quot;use_dsp48&quot; has been deprecated, please use &quot;use_dsp&quot; instead " projectName="HW2_2_HLS" solutionName="solution1" date="2021-06-04T03:57:32.221+0900" type="Warning"/>
      </packageLog>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
