Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_complexAdder_top -prj complexAdder.prj --lib ieee_proposed=./ieee_proposed -s complexAdder 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/complexAdder/sim/vhdl/AESL_sim_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/complexAdder/sim/vhdl/AESL_axi_slave_AXILiteS.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AESL_axi_slave_AXILiteS
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/complexAdder/sim/vhdl/complexAdder.autotb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity apatb_complexAdder_top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/complexAdder/sim/vhdl/complexAdder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity complexAdder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/complexAdder/sim/vhdl/complexAdder_AXILiteS_s_axi.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity complexAdder_AXILiteS_s_axi
INFO: [VRFC 10-307] analyzing entity complexAdder_AXILiteS_s_axi_ram
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_textio
Compiling architecture behave of entity xil_defaultlib.complexAdder_AXILiteS_s_axi_ram [\complexAdder_AXILiteS_s_axi_ram...]
Compiling architecture behave of entity xil_defaultlib.complexAdder_AXILiteS_s_axi [\complexAdder_AXILiteS_s_axi(8,3...]
Compiling architecture behav of entity xil_defaultlib.complexAdder [\complexAdder(8,32)\]
Compiling architecture behav of entity xil_defaultlib.AESL_axi_slave_AXILiteS [\AESL_axi_slave_AXILiteS("../tv/...]
Compiling architecture behav of entity xil_defaultlib.apatb_complexadder_top
Built simulation snapshot complexAdder
