RISCV SB+rfi-addr+rfi-ctrl-rfi
"Rfi DpAddrdR Fre Rfi DpCtrldW Rfi Fre"
Cycle=Rfi Fre Rfi DpAddrdR Fre Rfi DpCtrldW
Relax=Rfi
Safe=Fre DpAddrdR DpCtrldW
Generator=diy7 (version 7.51+4(dev))
Prefetch=0:x=F,0:y=T,1:y=F,1:x=T
Com=Fr Fr
Orig=Rfi DpAddrdR Fre Rfi DpCtrldW Rfi Fre
{
0:x5=2; 0:x6=x; 0:x10=y;
1:x5=1; 1:x6=y; 1:x8=x;
}
 P0             | P1             ;
 sw x5,0(x6)    | sw x5,0(x6)    ;
 lw x7,0(x6)    | lw x7,0(x6)    ;
 xor x8,x7,x7   | bne x7,x0,LC00 ;
 add x11,x10,x8 | LC00:          ;
 lw x9,0(x11)   | sw x5,0(x8)    ;
                | lw x9,0(x8)    ;
exists
(x=2 /\ 0:x7=2 /\ 0:x9=0 /\ 1:x7=1 /\ 1:x9=1)
