<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <window width="1920" height="1040" x="0" y="0" />
 <systemtable filter="Clock and Reset Interfaces">
  <columns>
   <connections preferredWidth="735" />
  </columns>
 </systemtable>
<<<<<<< HEAD
 <library expandedCategories="Project,Existing IP Variants,Library" />
=======
 <library expandedCategories="Library,Existing IP Variants,Project" />
>>>>>>> 7195fa45c040afc1f0b8147cd5f62971c68e7b2d
 <generation
   path=""
   block_symbol_file="0"
   simulation="VERILOG"
   modelsim="1"
   clear_previous="0" />
 <sysinfo autosync="1" />
</preferences>
