// Automatically generated by PRGA's blackbox library generator
module {{ module.vpr_model }} #(
    parameter   ENABLE_CE = 1'b0
) (
    input wire C
    , input wire D
    , input wire E
    , output reg Q
    );

`ifndef PRGA_POSTSYN_NO_REGINIT
    initial begin
        Q = $unsigned($random) % 2;
    end
`endif

    generate if (ENABLE_CE) begin
        always @(posedge C)
            if (E)
                Q <= D;
    end else begin
        always @(posedge C)
            Q <= D;
    end endgenerate

endmodule
