
****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /home/dcs/git/mopshub/Vivado/mopshub_v1/mopshub_board_v1/mopshub_board_v1.runs/impl_1/.Xil/Vivado-6305-chipdev2.physik.uni-wuppertal.de/dc_drv.0/dc/debug_ip_core.tcl
# set_param project.singleFileAddWarning.threshold 0
# set_param synth.enableIncremental 0
# set_param chipscope.maxJobs 2
# set_param chipscope.flow 0
# set_param ips.addSpecialDataToCacheID 0
# set script_paths /home/dcs/git/mopshub/Vivado/mopshub_v1/mopshub_board_v1/mopshub_board_v1.runs/impl_1/.Xil/Vivado-6305-chipdev2.physik.uni-wuppertal.de/dbg_hub_CV.0/out/get_cs_ip.tcl
# foreach script_path $script_paths { 
#     source $script_path
#     lappend debug_ip_vlnv $ip_vlnv 
#     lappend debug_ip_module_name $ip_module_name
#     lappend debug_params $params
#     lappend debug_intf_params $intf_params
#     lappend debug_connectivity $connectivity
#     lappend debug_output_xci $output_xci
#     lappend debug_output_dcp $output_dcp
#     lappend debug_output_dir $output_dir
#     lappend debug_synth_opts $synth_opts
#     lappend debug_xdc_files $xdc_files
# }
## set_param project.singleFileAddWarning.threshold 0
## set_param synth.enableIncremental 0
## set_param chipscope.maxJobs 2
## set_param chipscope.flow 0
## set part xc7a200tfbg484-2
## set board_part_repo_paths {}
## set board_part {}
## set board_connections {}
## set tool_flow Vivado
## set ip_vlnv xilinx.com:ip:xsdbm:3.0
## set ip_module_name dbg_hub
## set params {{{PARAM_VALUE.C_BSCAN_MODE} {false} {PARAM_VALUE.C_BSCAN_MODE_WITH_CORE} {false} {PARAM_VALUE.C_CLK_INPUT_FREQ_HZ} {300000000} {PARAM_VALUE.C_ENABLE_CLK_DIVIDER} {false} {PARAM_VALUE.C_EN_BSCANID_VEC} {false} {PARAM_VALUE.C_NUM_BSCAN_MASTER_PORTS} {0} {PARAM_VALUE.C_TWO_PRIM_MODE} {false} {PARAM_VALUE.C_USER_SCAN_CHAIN} {1} {PARAM_VALUE.C_USE_EXT_BSCAN} {false} {PARAM_VALUE.C_XSDB_NUM_SLAVES} {1}}}
## set intf_params {}
## set connectivity {}
## set output_xci /home/dcs/git/mopshub/Vivado/mopshub_v1/mopshub_board_v1/mopshub_board_v1.runs/impl_1/.Xil/Vivado-6305-chipdev2.physik.uni-wuppertal.de/dbg_hub_CV.0/out/result.xci
## set output_dcp /home/dcs/git/mopshub/Vivado/mopshub_v1/mopshub_board_v1/mopshub_board_v1.runs/impl_1/.Xil/Vivado-6305-chipdev2.physik.uni-wuppertal.de/dbg_hub_CV.0/out/result.dcp
## set output_dir /home/dcs/git/mopshub/Vivado/mopshub_v1/mopshub_board_v1/mopshub_board_v1.runs/impl_1/.Xil/Vivado-6305-chipdev2.physik.uni-wuppertal.de/dbg_hub_CV.0/out
## set ip_repo_paths {}
## set ip_output_repo /home/dcs/git/mopshub/Vivado/mopshub_v1/mopshub_board_v1/mopshub_board_v1.cache/ip
## set ip_cache_permissions {read write}
## set oopbus_ip_repo_paths [get_param chipscope.oopbus_ip_repo_paths]
## set synth_opts {}
## set xdc_files {}
# set debug_ip_repo_paths $ip_repo_paths
# set debug_ip_output_repo $ip_output_repo
# set debug_ip_cache_permissions $ip_cache_permissions
# set debug_oopbus_ip_repo_paths [get_param chipscope.oopbus_ip_repo_paths]
# set ordering_constrs 1
# set jobs 2
# source {/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/ip/ipxchipscope.tcl}
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/storage/sw/Xilinx/Vivado/2020.2/data/ip'.
IP SYNTH XDC FILES = 

DBG: creating temporary IP: dbg_hub
/home/dcs/git/mopshub/Vivado/mopshub_v1/mopshub_board_v1/mopshub_board_v1.runs/impl_1/.Xil/Vivado-6305-chipdev2.physik.uni-wuppertal.de/dc_drv.0/dc/prj_ip.srcs/sources_1/ip/dbg_hub/dbg_hub.xci
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'dbg_hub'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dbg_hub'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dbg_hub'...
generation completed successfully
Succeeded copying xdc_files
Succeeded copying xci files
created run dbg_hub_synth_1
launching all runs dbg_hub_synth_1
[Tue Mar 26 14:17:35 2024] Launched dbg_hub_synth_1...
Run output will be captured here: /home/dcs/git/mopshub/Vivado/mopshub_v1/mopshub_board_v1/mopshub_board_v1.runs/impl_1/.Xil/Vivado-6305-chipdev2.physik.uni-wuppertal.de/dc_drv.0/dc/prj_ip.runs/dbg_hub_synth_1/runme.log
INFO: [InternalPartition_RunlogStart-1] dbg_hub
[Tue Mar 26 14:17:35 2024] Waiting for dbg_hub_synth_1 to finish...

*** Running vivado
    with args -log dbg_hub.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source dbg_hub.tcl


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source dbg_hub.tcl -notrace
Command: synth_design -top dbg_hub -part xc7a200tfbg484-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tfbg484-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 7574
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:25 . Memory (MB): peak = 2463.266 ; gain = 0.000 ; free physical = 3777 ; free virtual = 9039
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'dbg_hub' [/home/dcs/git/mopshub/Vivado/mopshub_v1/mopshub_board_v1/mopshub_board_v1.runs/impl_1/.Xil/Vivado-6305-chipdev2.physik.uni-wuppertal.de/dc_drv.0/dc/prj_ip.gen/sources_1/ip/dbg_hub/synth/dbg_hub.v:58]
INFO: [Synth 8-6157] synthesizing module 'BSCANE2' [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:884]
INFO: [Synth 8-6155] done synthesizing module 'BSCANE2' (1#1) [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:884]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (4#1) [/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'dbg_hub' (51#1) [/home/dcs/git/mopshub/Vivado/mopshub_v1/mopshub_board_v1/mopshub_board_v1.runs/impl_1/.Xil/Vivado-6305-chipdev2.physik.uni-wuppertal.de/dc_drv.0/dc/prj_ip.gen/sources_1/ip/dbg_hub/synth/dbg_hub.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:48 . Memory (MB): peak = 2588.242 ; gain = 124.977 ; free physical = 3813 ; free virtual = 9077
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:48 . Memory (MB): peak = 2606.051 ; gain = 142.785 ; free physical = 3814 ; free virtual = 9078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:48 . Memory (MB): peak = 2606.051 ; gain = 142.785 ; free physical = 3814 ; free virtual = 9078
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2611.988 ; gain = 0.000 ; free physical = 3806 ; free virtual = 9070
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/dcs/git/mopshub/Vivado/mopshub_v1/mopshub_board_v1/mopshub_board_v1.runs/impl_1/.Xil/Vivado-6305-chipdev2.physik.uni-wuppertal.de/dc_drv.0/dc/prj_ip.gen/sources_1/ip/dbg_hub/dbg_hub_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/dcs/git/mopshub/Vivado/mopshub_v1/mopshub_board_v1/mopshub_board_v1.runs/impl_1/.Xil/Vivado-6305-chipdev2.physik.uni-wuppertal.de/dc_drv.0/dc/prj_ip.gen/sources_1/ip/dbg_hub/dbg_hub_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/dcs/git/mopshub/Vivado/mopshub_v1/mopshub_board_v1/mopshub_board_v1.runs/impl_1/.Xil/Vivado-6305-chipdev2.physik.uni-wuppertal.de/dc_drv.0/dc/prj_ip.gen/sources_1/ip/dbg_hub/constraints/xsdbm_cc_early.xdc] for cell 'inst'
Finished Parsing XDC File [/home/dcs/git/mopshub/Vivado/mopshub_v1/mopshub_board_v1/mopshub_board_v1.runs/impl_1/.Xil/Vivado-6305-chipdev2.physik.uni-wuppertal.de/dc_drv.0/dc/prj_ip.gen/sources_1/ip/dbg_hub/constraints/xsdbm_cc_early.xdc] for cell 'inst'
Parsing XDC File [/home/dcs/git/mopshub/Vivado/mopshub_v1/mopshub_board_v1/mopshub_board_v1.runs/impl_1/.Xil/Vivado-6305-chipdev2.physik.uni-wuppertal.de/dc_drv.0/dc/prj_ip.runs/dbg_hub_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/dcs/git/mopshub/Vivado/mopshub_v1/mopshub_board_v1/mopshub_board_v1.runs/impl_1/.Xil/Vivado-6305-chipdev2.physik.uni-wuppertal.de/dc_drv.0/dc/prj_ip.runs/dbg_hub_synth_1/dont_touch.xdc]
Parsing XDC File [/home/dcs/git/mopshub/Vivado/mopshub_v1/mopshub_board_v1/mopshub_board_v1.runs/impl_1/.Xil/Vivado-6305-chipdev2.physik.uni-wuppertal.de/dc_drv.0/dc/prj_ip.gen/sources_1/ip/dbg_hub/constraints/xsdbm_cc_late.xdc] for cell 'inst'
Finished Parsing XDC File [/home/dcs/git/mopshub/Vivado/mopshub_v1/mopshub_board_v1/mopshub_board_v1.runs/impl_1/.Xil/Vivado-6305-chipdev2.physik.uni-wuppertal.de/dc_drv.0/dc/prj_ip.gen/sources_1/ip/dbg_hub/constraints/xsdbm_cc_late.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/dcs/git/mopshub/Vivado/mopshub_v1/mopshub_board_v1/mopshub_board_v1.runs/impl_1/.Xil/Vivado-6305-chipdev2.physik.uni-wuppertal.de/dc_drv.0/dc/prj_ip.gen/sources_1/ip/dbg_hub/constraints/xsdbm_cc_late.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/dbg_hub_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/dbg_hub_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/dcs/git/mopshub/Vivado/mopshub_v1/mopshub_board_v1/mopshub_board_v1.runs/impl_1/.Xil/Vivado-6305-chipdev2.physik.uni-wuppertal.de/dc_drv.0/dc/prj_ip.gen/sources_1/ip/dbg_hub/constraints/xsdbm_gc_late.xdc] for cell 'inst'
Finished Parsing XDC File [/home/dcs/git/mopshub/Vivado/mopshub_v1/mopshub_board_v1/mopshub_board_v1.runs/impl_1/.Xil/Vivado-6305-chipdev2.physik.uni-wuppertal.de/dc_drv.0/dc/prj_ip.gen/sources_1/ip/dbg_hub/constraints/xsdbm_gc_late.xdc] for cell 'inst'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2746.832 ; gain = 0.000 ; free physical = 3722 ; free virtual = 8986
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2746.836 ; gain = 0.004 ; free physical = 3721 ; free virtual = 8985
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:56 . Memory (MB): peak = 2746.836 ; gain = 283.570 ; free physical = 3780 ; free virtual = 9051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg484-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:56 . Memory (MB): peak = 2746.836 ; gain = 283.570 ; free physical = 3780 ; free virtual = 9051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/dcs/git/mopshub/Vivado/mopshub_v1/mopshub_board_v1/mopshub_board_v1.runs/impl_1/.Xil/Vivado-6305-chipdev2.physik.uni-wuppertal.de/dc_drv.0/dc/prj_ip.runs/dbg_hub_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:56 . Memory (MB): peak = 2746.836 ; gain = 283.570 ; free physical = 3780 ; free virtual = 9051
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'id_state_reg' in module 'xsdbm_v3_0_0_bscan_switch'
INFO: [Synth 8-802] inferred FSM for state register 'gpregsm1.curr_fwft_state_reg' in module 'rd_fwft'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbm_v3_0_0_bus_ctl'
INFO: [Synth 8-802] inferred FSM for state register 'SWITCH_N_EXT_BSCAN.id_state_reg' in module 'xsdbm_v3_0_0_xsdbm_id'
INFO: [Synth 8-6159] Found Keep on FSM register 'id_state_reg' in module 'xsdbm_v3_0_0_bscan_switch', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                  iSTATE |                               00 |                               00
                 iSTATE0 |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-6159] Found Keep on FSM register 'gpregsm1.curr_fwft_state_reg' in module 'rd_fwft', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               10 |                               10
       both_stages_valid |                               11 |                               11
            stage2_valid |                               01 |                               01
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  InitSt |             00000000000000000001 |                            00000
                 ResetSt |             00000000000000000010 |                            00001
                  IdleSt |             00000000000000000100 |                            00010
                ClrErrSt |             00000000000000001000 |                            00011
            WriteStartSt |             00000000000000010000 |                            01111
               WriteWdSt |             00000000000000100000 |                            10000
              WriteAckSt |             00000000000001000000 |                            10001
              WriteErrSt |             00000000000010000000 |                            10011
              WriteIncSt |             00000000000100000000 |                            10010
             ReadStartSt |             00000000001000000000 |                            00100
             ReadFlushSt |             00000000010000000000 |                            00101
                ReadWdSt |             00000000100000000000 |                            00110
               ReadAckSt |             00000001000000000000 |                            00111
               ReadErrSt |             00000010000000000000 |                            01000
            ReadBStartSt |             00000100000000000000 |                            01001
              ReadWaitSt |             00001000000000000000 |                            01100
              ReadStopSt |             00010000000000000000 |                            01101
              ReadNextSt |             00100000000000000000 |                            01010
           ReadNextAckSt |             01000000000000000000 |                            01011
              ReadBErrSt |             10000000000000000000 |                            01110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'xsdbm_v3_0_0_bus_ctl'
INFO: [Synth 8-6159] Found Keep on FSM register 'SWITCH_N_EXT_BSCAN.id_state_reg' in module 'xsdbm_v3_0_0_xsdbm_id', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                  iSTATE |                               00 |                               00
                 iSTATE0 |                               01 |                               01
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:57 . Memory (MB): peak = 2746.836 ; gain = 283.570 ; free physical = 3776 ; free virtual = 9044
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    8 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 6     
+---XORs : 
	   2 Input      1 Bit         XORs := 44    
+---XORs : 
	                4 Bit    Wide XORs := 4     
	                3 Bit    Wide XORs := 4     
	                2 Bit    Wide XORs := 4     
+---Registers : 
	              128 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	               28 Bit    Registers := 2     
	               18 Bit    Registers := 2     
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 3     
	                4 Bit    Registers := 32    
	                3 Bit    Registers := 16    
	                2 Bit    Registers := 14    
	                1 Bit    Registers := 105   
+---Muxes : 
	   2 Input   32 Bit        Muxes := 9     
	  20 Input   20 Bit        Muxes := 1     
	   2 Input   20 Bit        Muxes := 23    
	   2 Input   16 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 4     
	   2 Input    5 Bit        Muxes := 2     
	   3 Input    5 Bit        Muxes := 1     
	  20 Input    5 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 5     
	   3 Input    4 Bit        Muxes := 3     
	   4 Input    4 Bit        Muxes := 2     
	   6 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 7     
	   3 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 15    
	   4 Input    2 Bit        Muxes := 1     
	   5 Input    2 Bit        Muxes := 1     
	  20 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 40    
	   3 Input    1 Bit        Muxes := 2     
	  16 Input    1 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 2     
	  20 Input    1 Bit        Muxes := 18    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:01:00 . Memory (MB): peak = 2746.836 ; gain = 283.570 ; free physical = 3759 ; free virtual = 9030
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+----------------------+---------------------------------------------------------+---------------+----------------+
|Module Name           | RTL Object                                              | Depth x Width | Implemented As | 
+----------------------+---------------------------------------------------------+---------------+----------------+
|xsdbm_v3_0_0_bus_ctl  | auto_sl_drdy                                            | 32x1          | LUT            | 
|xsdbm_v3_0_0_bus_ctl  | auto_sl_drdy                                            | 32x1          | LUT            | 
|xsdbm_v3_0_0_bus_ctl  | inc_addr_r                                              | 32x1          | LUT            | 
|xsdbm_v3_0_0_bus_ctl  | inc_addr_r                                              | 32x1          | LUT            | 
|xsdbm_v3_0_0_bus_ctl  | dec_wdc_r                                               | 32x1          | LUT            | 
|xsdbm_v3_0_0_bus_ctl  | dec_wdc_r                                               | 32x1          | LUT            | 
|xsdbm_v3_0_0_bus_ctl  | sl_den_r                                                | 32x1          | LUT            | 
|xsdbm_v3_0_0_bus_ctl  | sl_dwe_r                                                | 32x1          | LUT            | 
|xsdbm_v3_0_0_bus_ctl  | sl_rdmux_sel_r                                          | 32x1          | LUT            | 
|xsdbm_v3_0_0_bus_ctl  | sl_berr_r                                               | 32x1          | LUT            | 
|xsdbm_v3_0_0_bus_ctl  | ma_err_r                                                | 32x2          | LUT            | 
|xsdbm_v3_0_0_bus_ctl  | timer_rst                                               | 32x1          | LUT            | 
|xsdbm_v3_0_0_xsdbm_id | CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r     | 32x2          | LUT            | 
|xsdbm_v3_0_0_xsdbm_id | CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r    | 32x1          | LUT            | 
|xsdbm_v3_0_0_xsdbm_id | CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy | 32x1          | LUT            | 
|xsdbm_v3_0_0_xsdbm_id | CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy | 32x1          | LUT            | 
|xsdbm_v3_0_0_xsdbm_id | CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst    | 32x1          | LUT            | 
|xsdbm_v3_0_0_xsdbm_id | CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r   | 32x1          | LUT            | 
|xsdbm_v3_0_0_xsdbm_id | CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r   | 32x1          | LUT            | 
|xsdbm_v3_0_0_xsdbm_id | CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r    | 32x1          | LUT            | 
|xsdbm_v3_0_0_xsdbm_id | CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r    | 32x1          | LUT            | 
|xsdbm_v3_0_0_xsdbm_id | CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r     | 32x1          | LUT            | 
|xsdbm_v3_0_0_xsdbm_id | CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r     | 32x1          | LUT            | 
+----------------------+---------------------------------------------------------+---------------+----------------+


Distributed RAM: Preliminary Mapping	Report (see note below)
+----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+-------------+
|Module Name                                                                                                                 | RTL Object                                                                    | Inference      | Size (Depth x Width) | Primitives  | 
+----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+-------------+
|inst/\BSCANID.u_xsdbm_id /\CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst  | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 16 x 16              | RAM32M x 3	 | 
|inst/\BSCANID.u_xsdbm_id /\CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst  | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 16 x 16              | RAM32M x 3	 | 
+----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+-------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:01:04 . Memory (MB): peak = 2746.836 ; gain = 283.570 ; free physical = 3644 ; free virtual = 8915
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:01:05 . Memory (MB): peak = 2746.836 ; gain = 283.570 ; free physical = 3646 ; free virtual = 8917
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping	Report
+----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+-------------+
|Module Name                                                                                                                 | RTL Object                                                                    | Inference      | Size (Depth x Width) | Primitives  | 
+----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+-------------+
|inst/\BSCANID.u_xsdbm_id /\CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst  | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 16 x 16              | RAM32M x 3	 | 
|inst/\BSCANID.u_xsdbm_id /\CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst  | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 16 x 16              | RAM32M x 3	 | 
+----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+-------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:01:05 . Memory (MB): peak = 2746.836 ; gain = 283.570 ; free physical = 3645 ; free virtual = 8914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-3295] tying undriven pin UPDATE_temp_i_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin RUNTEST_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin TCK_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin TMS_inferred:in0 to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:01:07 . Memory (MB): peak = 2746.836 ; gain = 283.570 ; free physical = 3641 ; free virtual = 8909
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:01:07 . Memory (MB): peak = 2746.836 ; gain = 283.570 ; free physical = 3641 ; free virtual = 8909
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:01:07 . Memory (MB): peak = 2746.836 ; gain = 283.570 ; free physical = 3641 ; free virtual = 8909
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:01:07 . Memory (MB): peak = 2746.836 ; gain = 283.570 ; free physical = 3641 ; free virtual = 8909
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:01:07 . Memory (MB): peak = 2746.836 ; gain = 283.570 ; free physical = 3641 ; free virtual = 8909
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:01:07 . Memory (MB): peak = 2746.836 ; gain = 283.570 ; free physical = 3641 ; free virtual = 8909
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BSCANE2 |     1|
|2     |BUFG    |     1|
|3     |CARRY4  |    12|
|4     |LUT1    |    27|
|5     |LUT2    |    99|
|6     |LUT3    |   109|
|7     |LUT4    |   127|
|8     |LUT5    |    90|
|9     |LUT6    |    76|
|10    |RAM32M  |     6|
|11    |FDCE    |   184|
|12    |FDPE    |    41|
|13    |FDRE    |   506|
|14    |FDSE    |    10|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:01:07 . Memory (MB): peak = 2746.836 ; gain = 283.570 ; free physical = 3641 ; free virtual = 8909
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:01:04 . Memory (MB): peak = 2746.836 ; gain = 142.785 ; free physical = 3691 ; free virtual = 8960
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:01:07 . Memory (MB): peak = 2746.836 ; gain = 283.570 ; free physical = 3692 ; free virtual = 8960
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2746.836 ; gain = 0.000 ; free physical = 3761 ; free virtual = 9030
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2746.836 ; gain = 0.000 ; free physical = 3693 ; free virtual = 8969
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 6 instances

INFO: [Common 17-83] Releasing license: Synthesis
33 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:01:26 . Memory (MB): peak = 2746.836 ; gain = 289.738 ; free physical = 3837 ; free virtual = 9113
INFO: [Common 17-1381] The checkpoint '/home/dcs/git/mopshub/Vivado/mopshub_v1/mopshub_board_v1/mopshub_board_v1.runs/impl_1/.Xil/Vivado-6305-chipdev2.physik.uni-wuppertal.de/dc_drv.0/dc/prj_ip.runs/dbg_hub_synth_1/dbg_hub.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP dbg_hub, cache-ID = 64e40af101ac0841
INFO: [Coretcl 2-1174] Renamed 78 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/dcs/git/mopshub/Vivado/mopshub_v1/mopshub_board_v1/mopshub_board_v1.runs/impl_1/.Xil/Vivado-6305-chipdev2.physik.uni-wuppertal.de/dc_drv.0/dc/prj_ip.runs/dbg_hub_synth_1/dbg_hub.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Tue Mar 26 14:19:23 2024...
[Tue Mar 26 14:19:23 2024] dbg_hub_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:53 ; elapsed = 00:01:48 . Memory (MB): peak = 2526.496 ; gain = 0.000 ; free physical = 4804 ; free virtual = 10080
INFO: [InternalPartition_RunlogEnd-1] dbg_hub
synth_opts = 
ip = dbg_hub
# set failed [catch {ipx::chipscope::run_multi_gen_and_synth_ip_core $part $board_part $board_connections $board_part_repo_paths $tool_flow $debug_ip_vlnv $debug_ip_module_name $debug_params $debug_output_xci $debug_output_dcp $debug_output_dir $debug_ip_repo_paths $debug_ip_output_repo $debug_ip_cache_permissions $debug_oopbus_ip_repo_paths $debug_synth_opts $debug_xdc_files $ordering_constrs $jobs} errMessage]
# if { $failed } {
# send_msg_id {IP_Flow 19-3805} ERROR "Failed to generate and synthesize debug IPs. \n $errMessage"
#   exit 1
# }
INFO: [Common 17-206] Exiting Vivado at Tue Mar 26 14:19:23 2024...
