$date
	Sun Oct 23 01:01:49 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#269990
b1000 &
b1000 %
1$
b1000 !
1"
#269991
0"
#269994
b100 &
b100 %
#269998
b10 &
b10 %
#270002
b1 &
b1 %
1#
#270006
b0 &
0#
b0 %
0$
#1340361
b11010 !
1"
#1340362
b11010 &
b11010 %
1$
#1340363
0"
#1340366
b1101 &
b1101 %
#1340370
b101000 &
b101000 %
#1340374
b10100 &
b10100 %
#1340378
b1010 &
b1010 %
#1340382
b101 &
b101 %
#1340386
b10000 &
b10000 %
#1340390
b1000 &
b1000 %
#1340394
b100 &
b100 %
#1340398
b10 &
b10 %
#1340402
b1 &
b1 %
1#
#1340406
b0 &
0#
b0 %
0$
#2289233
b101 !
1"
#2289234
b101 &
b101 %
1$
#2289235
0"
#2289238
b10000 &
b10000 %
#2289242
b1000 &
b1000 %
#2289246
b100 &
b100 %
#2289250
b10 &
b10 %
#2289254
b1 &
1#
b1 %
#2289258
b0 &
b0 %
0#
0$
#4500012
