<root><simulation><result_generated_time />2023-05-16 18:17:45<layer><layer_spec />{'B': 1, 'K': 128, 'C': 128, 'OY': 75, 'OX': 75, 'IY': 75, 'IX': 75, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />92160000<total_data_size_element />{'W': 16384, 'I': 720000, 'O': 720000}<total_data_reuse />{'W': 5625, 'I': 128.0, 'O': 128}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />19/48</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />20160</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [128, 1, 1], 'I': [160, 1, 1], 'O': [20, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 5)], []], [[('K', 4)], [('C', 32)]], [], []]<I />[[[('K', 4)], []], [[('OY', 5)], [('C', 32)]], [], []]<O />[[[], [('C', 32)]], [[('OY', 5), ('K', 4)], []], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 4), ('C', 2), ('OY', 3), ('C', 2), ('OX', 5)], [('K', 8), ('OY', 5), ('OX', 15)], []]<I />[[('K', 4), ('C', 2), ('OY', 3), ('C', 2), ('OX', 5), ('K', 8)], [('OY', 5), ('OX', 15)], []]<O />[[('K', 4), ('C', 2), ('OY', 3), ('C', 2)], [('OX', 5), ('K', 8), ('OY', 5), ('OX', 15)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [5.0, 15, 75, 1], 'I': [4.0, 32.0, 1.0, 1.0], 'O': [32.0, 4, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [128, 131072, 131072], 'I': [480, 5760000, 5760000], 'O': [96, 5760000, 5760000], 'O_partial': [96, 0, 0], 'O_final': [0, 5760000, 5760000]}<actual_mem_utilization_individual />{'W': [0.25, 0.0, 0.0], 'I': [0.94, 0.17, 0.0], 'O': [0.19, 0.17, 0.0]}<actual_mem_utilization_shared />{'W': [0.25, 0.35, 0.0], 'I': [0.94, 0.35, 0.0], 'O': [0.19, 0.35, 0.0]}<effective_mem_size_bit />{'W': [128, 131072, 131072], 'I': [480, 5760000, 5760000], 'O': [96, 1152000, 5760000], 'O_partial': [96, 0, 0], 'O_final': [0, 1152000, 5760000]}<total_unit_count />{'W': [640, 128, 1, 1], 'I': [640, 160, 1, 1], 'O': [640, 20, 1, 1]}<unique_unit_count />{'W': [128, 128, 1, 1], 'I': [160, 160, 1, 1], 'O': [20, 20, 1, 1]}<duplicate_unit_count />{'W': [5.0, 1.0, 1.0, 1.0], 'I': [4.0, 1.0, 1.0, 1.0], 'O': [32.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[18432000, 1228800], [1228800, 16384], [16384, 0]]<I />[[5760000, 720000], [720000, 720000], [720000, 0]]<O />[[(2160000, 2880000), (720000, 0)], [(0, 720000), (720000, 0)], [(0, 720000), (0, 0)]]<O_partial />[[(2160000, 2880000), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (720000, 0)], [(0, 720000), (720000, 0)], [(0, 720000), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[2304000, 153600], [19200, 256], [64, 0]]<I />[[720000, 90000], [11250, 11250], [2812, 0]]<O />[[(270000, 360000), (90000, 0)], [(0, 11250), (11250, 0)], [(0, 2812), (0, 0)]]<O_partial />[([270000, 360000], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [90000, 0]), ([0, 11250], [11250, 0]), ([0, 2812], [0, 0])]</mem_access_count_word><mac_count><active />92160000<idle />55296000</mac_count></basic_info><energy><total_energy />204241998.4<mem_energy_breakdown><W />[830.2, 2045.1, 85.2]<I />[274.7, 2229.6, 3745.8]<O />[252.2, 2229.6, 3745.8]</mem_energy_breakdown><MAC_energy><active_MAC />201461760.0<idle_MAC />2764800.0<total />204226560.0</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.5786<utilization_without_data_loading />0.625<utilization_spatial />0.625<utilization_temporal_with_data_loading />0.9258<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />155538<latency_cycle_without_data_loading />144000<ideal_computing_cycle />144000<data_loading><load_cycle_total />11538<load_cycle_individual />{'W': [32, 256, 0], 'I': [150, 11250, 0]}<load_cycle_combined />{'W': 256, 'I': 11250}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-143999], [-142562, -124592], [-144000, -144000]], 'I': [[-143999], [-17168, -6660], [-144000, -144000]], 'O': [[-144000], [-138000, -132000], [-132750, -141188]]}<mem_stall_cycle_shared />{'W': [[-143999], [-142562, 0], [0, 0]], 'I': [[-143999], [-17168, 0], [0, 0]], 'O': [[-144000], [-138000, -132000], [-132750, -141188]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [128, 131072, 131072], 'I': [480, 5760000, 5760000], 'O': [96, 5760000, 5760000], 'O_partial': [96, 0, 0], 'O_final': [0, 5760000, 5760000]}<data_size_each_level_total />{'W': [16384, 131072, 131072], 'I': [76800, 5760000, 5760000], 'O': [1920, 5760000, 5760000]}<loop_cycles_each_level />{'W': [240, 144000, 144000], 'I': [1920, 144000, 144000], 'O': [48, 144000, 144000]}<top_ir_loop_size />{'W': [5, 75, 1], 'I': [8, 1, 1], 'O': [2, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.5], [68.3, 0.9], [0.9, 0.9]], 'I': [[8.0, 0.2], [40.0, 40.0], [40.0, 40.0]], 'O': [[8.0, 2.0], [40.0, 40.0], [40.0, 40.0]]}<req_inst_mem_bw />{'W': [[8.0, 2.7], [341.3, 68.3], [68.3, 0.9]], 'I': [[8.0, 2.0], [320.0, 40.0], [40.0, 40.0]], 'O': [[8.0, 4.0], [80.0, 40.0], [40.0, 40.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.5], [68.3, 0.9], [0.9, 0]], 'I': [[8.0, 2.0], [320.0, 40.0], [40.0, 0]], 'O': [[8.0, 2.0], [40.0, 40.0], [40.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.5], [428.3, 80.9], [40.9, 40.0]], 'I': [[8.0, 2.0], [428.3, 80.9], [40.9, 40.0]], 'O': [[8.0, 2.0], [428.3, 80.9], [40.9, 40.0]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 144000], [240, 240, 600], [144000, 144000, 1]], 'I': [[1, 1, 144000], [240, 1920, 75], [144000, 144000, 1]], 'O': [[1, 1, 144000], [48, 48, 3000], [144000, 144000, 1]]}<trans_time_real />{'W': [[0, 1, 144000], [[2, 240, 600], [32, 240, 600]], [[256, 144000, 1], [64, 144000, 1]]], 'I': [[0, 1, 144000], [[8, 1920, 75], [150, 1920, 75]], [[11250, 144000, 1], [2812, 144000, 1]]], 'O': [[0, 1, 144000], [[2, 48, 3000], [4, 48, 3000]], [[11250, 144000, 1], [2812, 144000, 1]]]}<single_stall_cycle />{'W': [[-1], [-238, -208], [-143744, -143936]], 'I': [[-1], [-232, -90], [-132750, -141188]], 'O': [[-1], [-46, -44], [-132750, -141188]]}<single_stall_count />{'W': [143999, 599, 0], 'I': [143999, 74, 0], 'O': [144000, 3000, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [11250, 0]}, 1: {'W': [19168, 0], 'I': [11100, 0], 'O': [12000, 11250]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-144000, -144000], [-132750, -144000]], 1: [[-113732, -144000], [-132000, -132750]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />120.6<mem_area />120.5<mem_area_percentage />99.9 %</area></results><elapsed_time_second />2</simulation></root>