#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat Dec 29 15:41:36 2018
# Process ID: 3896
# Current directory: C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12980 C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\mb_2\ctrl.xpr
# Log file: C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb_2/vivado.log
# Journal file: C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb_2/ctrl.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:25 ; elapsed = 00:00:14 . Memory (MB): peak = 890.059 ; gain = 168.453
update_compile_order -fileset sources_1
open_bd_design {C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb_2/ctrl.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding cell -- xilinx.com:ip:microblaze:10.0 - microblaze_0
Adding cell -- xilinx.com:ip:axi_intc:4.1 - microblaze_0_axi_intc
Adding cell -- xilinx.com:ip:xlconcat:2.1 - microblaze_0_xlconcat
Adding cell -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_0_100M
Adding cell -- xilinx.com:ip:axi_timer:2.0 - axi_timer_0
Adding cell -- xilinx.com:ip:axi_iic:2.0 - axi_iic_0
Adding cell -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding cell -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_1
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Successfully read diagram <design_1> from BD file <C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb_2/ctrl.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1005.688 ; gain = 107.801
launch_sdk -workspace C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb_2/ctrl.sdk -hwspec C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb_2/ctrl.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb_2/ctrl.sdk -hwspec C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb_2/ctrl.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
launch_sdk -workspace C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb_2/ctrl.sdk -hwspec C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb_2/ctrl.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb_2/ctrl.sdk -hwspec C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb_2/ctrl.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
launch_sdk -workspace C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb_2/ctrl.sdk -hwspec C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb_2/ctrl.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb_2/ctrl.sdk -hwspec C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/mb_2/ctrl.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
exit
INFO: [Common 17-206] Exiting Vivado at Sat Dec 29 16:40:45 2018...
