{"hierarchy":{"paths":[["doc:\/\/VHDLParsing\/documentation\/VHDLParsing","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VariableAssignment"]]},"abstract":[{"text":"Create an assignment to a reference.","type":"text"}],"identifier":{"url":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VariableAssignment\/reference(variable:)","interfaceLanguage":"swift"},"kind":"symbol","schemaVersion":{"minor":3,"major":0,"patch":0},"metadata":{"title":"reference(variable:)","externalID":"s:11VHDLParsing18VariableAssignmentO9reference8variableAcA0B9ReferenceO_tFZ","roleHeading":"Type Method","modules":[{"name":"VHDLParsing"}],"platforms":[],"fragments":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"kind":"keyword","text":"func"},{"kind":"text","text":" "},{"kind":"identifier","text":"reference"},{"kind":"text","text":"("},{"kind":"externalParam","text":"variable"},{"kind":"text","text":": "},{"preciseIdentifier":"s:11VHDLParsing17VariableReferenceO","kind":"typeIdentifier","text":"VariableReference"},{"kind":"text","text":") -> "},{"preciseIdentifier":"s:11VHDLParsing18VariableAssignmentO","kind":"typeIdentifier","text":"VariableAssignment"}],"role":"symbol","symbolKind":"method"},"variants":[{"paths":["\/documentation\/vhdlparsing\/variableassignment\/reference(variable:)"],"traits":[{"interfaceLanguage":"swift"}]}],"primaryContentSections":[{"declarations":[{"platforms":["Linux"],"languages":["swift"],"tokens":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"kind":"keyword","text":"func"},{"kind":"text","text":" "},{"kind":"identifier","text":"reference"},{"kind":"text","text":"("},{"kind":"externalParam","text":"variable"},{"kind":"text","text":": "},{"kind":"typeIdentifier","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VariableReference","text":"VariableReference","preciseIdentifier":"s:11VHDLParsing17VariableReferenceO"},{"kind":"text","text":") -> "},{"kind":"typeIdentifier","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VariableAssignment","text":"VariableAssignment","preciseIdentifier":"s:11VHDLParsing18VariableAssignmentO"}]}],"kind":"declarations"},{"kind":"parameters","parameters":[{"name":"variable","content":[{"type":"paragraph","inlineContent":[{"type":"text","text":"The reference this assignment represents."}]}]}]},{"kind":"content","content":[{"text":"Return Value","level":2,"anchor":"return-value","type":"heading"},{"inlineContent":[{"type":"text","text":"The created "},{"type":"codeVoice","code":"VariableAssignment"},{"type":"text","text":"."}],"type":"paragraph"}]}],"sections":[],"references":{"doc://VHDLParsing/documentation/VHDLParsing/VariableAssignment/reference(variable:)":{"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VariableAssignment\/reference(variable:)","title":"reference(variable:)","url":"\/documentation\/vhdlparsing\/variableassignment\/reference(variable:)","abstract":[{"text":"Create an assignment to a reference.","type":"text"}],"role":"symbol","kind":"symbol","type":"topic","deprecated":true,"fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"func","kind":"keyword"},{"text":" ","kind":"text"},{"text":"reference","kind":"identifier"},{"text":"(","kind":"text"},{"text":"variable","kind":"externalParam"},{"text":": ","kind":"text"},{"text":"VariableReference","kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing17VariableReferenceO"},{"text":") -> ","kind":"text"},{"text":"VariableAssignment","kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing18VariableAssignmentO"}]},"doc://VHDLParsing/documentation/VHDLParsing/VariableReference":{"navigatorTitle":[{"text":"VariableReference","kind":"identifier"}],"kind":"symbol","url":"\/documentation\/vhdlparsing\/variablereference","abstract":[{"text":"A type for defining types of references to a variable.","type":"text"}],"role":"symbol","title":"VariableReference","fragments":[{"kind":"keyword","text":"enum"},{"text":" ","kind":"text"},{"text":"VariableReference","kind":"identifier"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VariableReference","type":"topic"},"doc://VHDLParsing/documentation/VHDLParsing":{"kind":"symbol","url":"\/documentation\/vhdlparsing","abstract":[],"role":"collection","title":"VHDLParsing","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing","type":"topic"},"doc://VHDLParsing/documentation/VHDLParsing/VariableAssignment":{"title":"VariableAssignment","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VariableAssignment","fragments":[{"text":"enum","kind":"keyword"},{"text":" ","kind":"text"},{"text":"VariableAssignment","kind":"identifier"}],"abstract":[{"text":"A variable assignment exists within a port map and is used to assign a port to a variable.","type":"text"}],"role":"symbol","navigatorTitle":[{"text":"VariableAssignment","kind":"identifier"}],"kind":"symbol","url":"\/documentation\/vhdlparsing\/variableassignment","type":"topic"}}}