Analysis & Synthesis report for FPU_project
Tue Aug 01 23:17:29 2023
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. Removed Registers Triggering Further Register Optimizations
 10. General Register Statistics
 11. Elapsed Time Per Partition
 12. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Aug 01 23:17:29 2023           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; FPU_project                                     ;
; Top-level Entity Name              ; Division                                        ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 175                                             ;
;     Total combinational functions  ; 174                                             ;
;     Dedicated logic registers      ; 96                                              ;
; Total registers                    ; 96                                              ;
; Total pins                         ; 100                                             ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 0                                               ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; Division           ; FPU_project        ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 16     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                       ;
+-------------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------+---------+
; File Name with User-Entered Path    ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                          ; Library ;
+-------------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------+---------+
; 48_bit_parallel_reg.bdf             ; yes             ; User Block Diagram/Schematic File  ; H:/mpalc077/Favorites/FPU_project/48_bit_parallel_reg.bdf             ;         ;
; 48_bit_add_sub.bdf                  ; yes             ; User Block Diagram/Schematic File  ; H:/mpalc077/Favorites/FPU_project/48_bit_add_sub.bdf                  ;         ;
; Normalizer.bdf                      ; yes             ; User Block Diagram/Schematic File  ; H:/mpalc077/Favorites/FPU_project/Normalizer.bdf                      ;         ;
; 46_bit_par_in_ser_out_reg.bdf       ; yes             ; User Block Diagram/Schematic File  ; H:/mpalc077/Favorites/FPU_project/46_bit_par_in_ser_out_reg.bdf       ;         ;
; 23_counter.bdf                      ; yes             ; User Block Diagram/Schematic File  ; H:/mpalc077/Favorites/FPU_project/23_counter.bdf                      ;         ;
; 23_bit_shift_reg.bdf                ; yes             ; User Block Diagram/Schematic File  ; H:/mpalc077/Favorites/FPU_project/23_bit_shift_reg.bdf                ;         ;
; 8_bit_parallel_reg.bdf              ; yes             ; User Block Diagram/Schematic File  ; H:/mpalc077/Favorites/FPU_project/8_bit_parallel_reg.bdf              ;         ;
; 8_bit_add_sub_ha.bdf                ; yes             ; User Block Diagram/Schematic File  ; H:/mpalc077/Favorites/FPU_project/8_bit_add_sub_ha.bdf                ;         ;
; 8_bit_add_sub.bdf                   ; yes             ; User Block Diagram/Schematic File  ; H:/mpalc077/Favorites/FPU_project/8_bit_add_sub.bdf                   ;         ;
; 2_1_mux.bdf                         ; yes             ; User Block Diagram/Schematic File  ; H:/mpalc077/Favorites/FPU_project/2_1_mux.bdf                         ;         ;
; 1_bit_ha.bdf                        ; yes             ; User Block Diagram/Schematic File  ; H:/mpalc077/Favorites/FPU_project/1_bit_ha.bdf                        ;         ;
; 1_bit_fa.bdf                        ; yes             ; User Block Diagram/Schematic File  ; H:/mpalc077/Favorites/FPU_project/1_bit_fa.bdf                        ;         ;
; Divider.bdf                         ; yes             ; User Block Diagram/Schematic File  ; H:/mpalc077/Favorites/FPU_project/Divider.bdf                         ;         ;
; Division.bdf                        ; yes             ; User Block Diagram/Schematic File  ; H:/mpalc077/Favorites/FPU_project/Division.bdf                        ;         ;
; 48_bit_par_in_ser_par_out_reg_r.bdf ; yes             ; User Block Diagram/Schematic File  ; H:/mpalc077/Favorites/FPU_project/48_bit_par_in_ser_par_out_reg_r.bdf ;         ;
+-------------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------+---------+


+---------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                         ;
+---------------------------------------------+-----------------------+
; Resource                                    ; Usage                 ;
+---------------------------------------------+-----------------------+
; Estimated Total logic elements              ; 175                   ;
;                                             ;                       ;
; Total combinational functions               ; 174                   ;
; Logic element usage by number of LUT inputs ;                       ;
;     -- 4 input functions                    ; 65                    ;
;     -- 3 input functions                    ; 54                    ;
;     -- <=2 input functions                  ; 55                    ;
;                                             ;                       ;
; Logic elements by mode                      ;                       ;
;     -- normal mode                          ; 174                   ;
;     -- arithmetic mode                      ; 0                     ;
;                                             ;                       ;
; Total registers                             ; 96                    ;
;     -- Dedicated logic registers            ; 96                    ;
;     -- I/O registers                        ; 0                     ;
;                                             ;                       ;
; I/O pins                                    ; 100                   ;
; Embedded Multiplier 9-bit elements          ; 0                     ;
; Maximum fan-out node                        ; Divider:inst1|inst462 ;
; Maximum fan-out                             ; 96                    ;
; Total fan-out                               ; 968                   ;
; Average fan-out                             ; 2.06                  ;
+---------------------------------------------+-----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                       ;
+------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                     ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                           ; Library Name ;
+------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------+--------------+
; |Division                                      ; 174 (8)           ; 96 (0)       ; 0           ; 0            ; 0       ; 0         ; 100  ; 0            ; |Division                                                                     ; work         ;
;    |8_bit_add_sub:inst4|                       ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Division|8_bit_add_sub:inst4                                                 ; work         ;
;       |1_bit_fa:inst1|                         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Division|8_bit_add_sub:inst4|1_bit_fa:inst1                                  ; work         ;
;       |1_bit_fa:inst3|                         ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Division|8_bit_add_sub:inst4|1_bit_fa:inst3                                  ; work         ;
;       |1_bit_fa:inst4|                         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Division|8_bit_add_sub:inst4|1_bit_fa:inst4                                  ; work         ;
;       |1_bit_fa:inst6|                         ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Division|8_bit_add_sub:inst4|1_bit_fa:inst6                                  ; work         ;
;    |Divider:inst1|                             ; 157 (1)           ; 96 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Division|Divider:inst1                                                       ; work         ;
;       |2_1_mux:inst25|                         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Division|Divider:inst1|2_1_mux:inst25                                        ; work         ;
;       |48_bit_add_sub:inst4|                   ; 108 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Division|Divider:inst1|48_bit_add_sub:inst4                                  ; work         ;
;          |1_bit_fa:111|                        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Division|Divider:inst1|48_bit_add_sub:inst4|1_bit_fa:111                     ; work         ;
;          |1_bit_fa:112|                        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Division|Divider:inst1|48_bit_add_sub:inst4|1_bit_fa:112                     ; work         ;
;          |1_bit_fa:8|                          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Division|Divider:inst1|48_bit_add_sub:inst4|1_bit_fa:8                       ; work         ;
;          |1_bit_fa:9|                          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Division|Divider:inst1|48_bit_add_sub:inst4|1_bit_fa:9                       ; work         ;
;          |1_bit_fa:inst0|                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Division|Divider:inst1|48_bit_add_sub:inst4|1_bit_fa:inst0                   ; work         ;
;          |1_bit_fa:inst10|                     ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Division|Divider:inst1|48_bit_add_sub:inst4|1_bit_fa:inst10                  ; work         ;
;          |1_bit_fa:inst1109|                   ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Division|Divider:inst1|48_bit_add_sub:inst4|1_bit_fa:inst1109                ; work         ;
;          |1_bit_fa:inst1110|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Division|Divider:inst1|48_bit_add_sub:inst4|1_bit_fa:inst1110                ; work         ;
;          |1_bit_fa:inst11|                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Division|Divider:inst1|48_bit_add_sub:inst4|1_bit_fa:inst11                  ; work         ;
;          |1_bit_fa:inst12|                     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Division|Divider:inst1|48_bit_add_sub:inst4|1_bit_fa:inst12                  ; work         ;
;          |1_bit_fa:inst13|                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Division|Divider:inst1|48_bit_add_sub:inst4|1_bit_fa:inst13                  ; work         ;
;          |1_bit_fa:inst14|                     ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Division|Divider:inst1|48_bit_add_sub:inst4|1_bit_fa:inst14                  ; work         ;
;          |1_bit_fa:inst15|                     ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Division|Divider:inst1|48_bit_add_sub:inst4|1_bit_fa:inst15                  ; work         ;
;          |1_bit_fa:inst16|                     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Division|Divider:inst1|48_bit_add_sub:inst4|1_bit_fa:inst16                  ; work         ;
;          |1_bit_fa:inst17|                     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Division|Divider:inst1|48_bit_add_sub:inst4|1_bit_fa:inst17                  ; work         ;
;          |1_bit_fa:inst19|                     ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Division|Divider:inst1|48_bit_add_sub:inst4|1_bit_fa:inst19                  ; work         ;
;          |1_bit_fa:inst1|                      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Division|Divider:inst1|48_bit_add_sub:inst4|1_bit_fa:inst1                   ; work         ;
;          |1_bit_fa:inst20|                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Division|Divider:inst1|48_bit_add_sub:inst4|1_bit_fa:inst20                  ; work         ;
;          |1_bit_fa:inst2222|                   ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Division|Divider:inst1|48_bit_add_sub:inst4|1_bit_fa:inst2222                ; work         ;
;          |1_bit_fa:inst2223|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Division|Divider:inst1|48_bit_add_sub:inst4|1_bit_fa:inst2223                ; work         ;
;          |1_bit_fa:inst22|                     ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Division|Divider:inst1|48_bit_add_sub:inst4|1_bit_fa:inst22                  ; work         ;
;          |1_bit_fa:inst233|                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Division|Divider:inst1|48_bit_add_sub:inst4|1_bit_fa:inst233                 ; work         ;
;          |1_bit_fa:inst234|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Division|Divider:inst1|48_bit_add_sub:inst4|1_bit_fa:inst234                 ; work         ;
;          |1_bit_fa:inst2|                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Division|Divider:inst1|48_bit_add_sub:inst4|1_bit_fa:inst2                   ; work         ;
;          |1_bit_fa:inst3|                      ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Division|Divider:inst1|48_bit_add_sub:inst4|1_bit_fa:inst3                   ; work         ;
;          |1_bit_fa:inst44|                     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Division|Divider:inst1|48_bit_add_sub:inst4|1_bit_fa:inst44                  ; work         ;
;          |1_bit_fa:inst46|                     ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Division|Divider:inst1|48_bit_add_sub:inst4|1_bit_fa:inst46                  ; work         ;
;          |1_bit_fa:inst4|                      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Division|Divider:inst1|48_bit_add_sub:inst4|1_bit_fa:inst4                   ; work         ;
;          |1_bit_fa:inst53|                     ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Division|Divider:inst1|48_bit_add_sub:inst4|1_bit_fa:inst53                  ; work         ;
;          |1_bit_fa:inst54|                     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Division|Divider:inst1|48_bit_add_sub:inst4|1_bit_fa:inst54                  ; work         ;
;          |1_bit_fa:inst55|                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Division|Divider:inst1|48_bit_add_sub:inst4|1_bit_fa:inst55                  ; work         ;
;          |1_bit_fa:inst56|                     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Division|Divider:inst1|48_bit_add_sub:inst4|1_bit_fa:inst56                  ; work         ;
;          |1_bit_fa:inst57|                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Division|Divider:inst1|48_bit_add_sub:inst4|1_bit_fa:inst57                  ; work         ;
;          |1_bit_fa:inst58|                     ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Division|Divider:inst1|48_bit_add_sub:inst4|1_bit_fa:inst58                  ; work         ;
;          |1_bit_fa:inst5|                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Division|Divider:inst1|48_bit_add_sub:inst4|1_bit_fa:inst5                   ; work         ;
;          |1_bit_fa:inst65|                     ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Division|Divider:inst1|48_bit_add_sub:inst4|1_bit_fa:inst65                  ; work         ;
;          |1_bit_fa:inst66|                     ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Division|Divider:inst1|48_bit_add_sub:inst4|1_bit_fa:inst66                  ; work         ;
;          |1_bit_fa:inst67|                     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Division|Divider:inst1|48_bit_add_sub:inst4|1_bit_fa:inst67                  ; work         ;
;          |1_bit_fa:inst68|                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Division|Divider:inst1|48_bit_add_sub:inst4|1_bit_fa:inst68                  ; work         ;
;          |1_bit_fa:inst69|                     ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Division|Divider:inst1|48_bit_add_sub:inst4|1_bit_fa:inst69                  ; work         ;
;          |1_bit_fa:inst6|                      ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Division|Divider:inst1|48_bit_add_sub:inst4|1_bit_fa:inst6                   ; work         ;
;          |1_bit_fa:inst70|                     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Division|Divider:inst1|48_bit_add_sub:inst4|1_bit_fa:inst70                  ; work         ;
;          |1_bit_fa:inst71|                     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Division|Divider:inst1|48_bit_add_sub:inst4|1_bit_fa:inst71                  ; work         ;
;          |1_bit_fa:inst77|                     ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Division|Divider:inst1|48_bit_add_sub:inst4|1_bit_fa:inst77                  ; work         ;
;          |1_bit_fa:inst78|                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Division|Divider:inst1|48_bit_add_sub:inst4|1_bit_fa:inst78                  ; work         ;
;          |1_bit_fa:inst7|                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Division|Divider:inst1|48_bit_add_sub:inst4|1_bit_fa:inst7                   ; work         ;
;          |1_bit_fa:inst8|                      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Division|Divider:inst1|48_bit_add_sub:inst4|1_bit_fa:inst8                   ; work         ;
;          |1_bit_fa:inst9|                      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Division|Divider:inst1|48_bit_add_sub:inst4|1_bit_fa:inst9                   ; work         ;
;       |48_bit_par_in_ser_par_out_reg_r:inst26| ; 47 (0)            ; 48 (48)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Division|Divider:inst1|48_bit_par_in_ser_par_out_reg_r:inst26                ; work         ;
;          |2_1_mux:inst25|                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Division|Divider:inst1|48_bit_par_in_ser_par_out_reg_r:inst26|2_1_mux:inst25 ; work         ;
;          |2_1_mux:inst26|                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Division|Divider:inst1|48_bit_par_in_ser_par_out_reg_r:inst26|2_1_mux:inst26 ; work         ;
;          |2_1_mux:inst27|                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Division|Divider:inst1|48_bit_par_in_ser_par_out_reg_r:inst26|2_1_mux:inst27 ; work         ;
;          |2_1_mux:inst28|                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Division|Divider:inst1|48_bit_par_in_ser_par_out_reg_r:inst26|2_1_mux:inst28 ; work         ;
;          |2_1_mux:inst29|                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Division|Divider:inst1|48_bit_par_in_ser_par_out_reg_r:inst26|2_1_mux:inst29 ; work         ;
;          |2_1_mux:inst30|                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Division|Divider:inst1|48_bit_par_in_ser_par_out_reg_r:inst26|2_1_mux:inst30 ; work         ;
;          |2_1_mux:inst31|                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Division|Divider:inst1|48_bit_par_in_ser_par_out_reg_r:inst26|2_1_mux:inst31 ; work         ;
;          |2_1_mux:inst32|                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Division|Divider:inst1|48_bit_par_in_ser_par_out_reg_r:inst26|2_1_mux:inst32 ; work         ;
;          |2_1_mux:inst33|                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Division|Divider:inst1|48_bit_par_in_ser_par_out_reg_r:inst26|2_1_mux:inst33 ; work         ;
;          |2_1_mux:inst34|                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Division|Divider:inst1|48_bit_par_in_ser_par_out_reg_r:inst26|2_1_mux:inst34 ; work         ;
;          |2_1_mux:inst35|                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Division|Divider:inst1|48_bit_par_in_ser_par_out_reg_r:inst26|2_1_mux:inst35 ; work         ;
;          |2_1_mux:inst36|                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Division|Divider:inst1|48_bit_par_in_ser_par_out_reg_r:inst26|2_1_mux:inst36 ; work         ;
;          |2_1_mux:inst37|                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Division|Divider:inst1|48_bit_par_in_ser_par_out_reg_r:inst26|2_1_mux:inst37 ; work         ;
;          |2_1_mux:inst38|                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Division|Divider:inst1|48_bit_par_in_ser_par_out_reg_r:inst26|2_1_mux:inst38 ; work         ;
;          |2_1_mux:inst39|                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Division|Divider:inst1|48_bit_par_in_ser_par_out_reg_r:inst26|2_1_mux:inst39 ; work         ;
;          |2_1_mux:inst40|                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Division|Divider:inst1|48_bit_par_in_ser_par_out_reg_r:inst26|2_1_mux:inst40 ; work         ;
;          |2_1_mux:inst41|                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Division|Divider:inst1|48_bit_par_in_ser_par_out_reg_r:inst26|2_1_mux:inst41 ; work         ;
;          |2_1_mux:inst42|                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Division|Divider:inst1|48_bit_par_in_ser_par_out_reg_r:inst26|2_1_mux:inst42 ; work         ;
;          |2_1_mux:inst43|                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Division|Divider:inst1|48_bit_par_in_ser_par_out_reg_r:inst26|2_1_mux:inst43 ; work         ;
;          |2_1_mux:inst44|                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Division|Divider:inst1|48_bit_par_in_ser_par_out_reg_r:inst26|2_1_mux:inst44 ; work         ;
;          |2_1_mux:inst45|                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Division|Divider:inst1|48_bit_par_in_ser_par_out_reg_r:inst26|2_1_mux:inst45 ; work         ;
;          |2_1_mux:inst46|                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Division|Divider:inst1|48_bit_par_in_ser_par_out_reg_r:inst26|2_1_mux:inst46 ; work         ;
;          |2_1_mux:inst50|                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Division|Divider:inst1|48_bit_par_in_ser_par_out_reg_r:inst26|2_1_mux:inst50 ; work         ;
;          |2_1_mux:inst52|                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Division|Divider:inst1|48_bit_par_in_ser_par_out_reg_r:inst26|2_1_mux:inst52 ; work         ;
;          |2_1_mux:inst53|                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Division|Divider:inst1|48_bit_par_in_ser_par_out_reg_r:inst26|2_1_mux:inst53 ; work         ;
;          |2_1_mux:inst56|                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Division|Divider:inst1|48_bit_par_in_ser_par_out_reg_r:inst26|2_1_mux:inst56 ; work         ;
;          |2_1_mux:inst57|                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Division|Divider:inst1|48_bit_par_in_ser_par_out_reg_r:inst26|2_1_mux:inst57 ; work         ;
;          |2_1_mux:inst60|                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Division|Divider:inst1|48_bit_par_in_ser_par_out_reg_r:inst26|2_1_mux:inst60 ; work         ;
;          |2_1_mux:inst61|                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Division|Divider:inst1|48_bit_par_in_ser_par_out_reg_r:inst26|2_1_mux:inst61 ; work         ;
;          |2_1_mux:inst64|                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Division|Divider:inst1|48_bit_par_in_ser_par_out_reg_r:inst26|2_1_mux:inst64 ; work         ;
;          |2_1_mux:inst65|                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Division|Divider:inst1|48_bit_par_in_ser_par_out_reg_r:inst26|2_1_mux:inst65 ; work         ;
;          |2_1_mux:inst68|                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Division|Divider:inst1|48_bit_par_in_ser_par_out_reg_r:inst26|2_1_mux:inst68 ; work         ;
;          |2_1_mux:inst69|                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Division|Divider:inst1|48_bit_par_in_ser_par_out_reg_r:inst26|2_1_mux:inst69 ; work         ;
;          |2_1_mux:inst72|                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Division|Divider:inst1|48_bit_par_in_ser_par_out_reg_r:inst26|2_1_mux:inst72 ; work         ;
;          |2_1_mux:inst73|                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Division|Divider:inst1|48_bit_par_in_ser_par_out_reg_r:inst26|2_1_mux:inst73 ; work         ;
;          |2_1_mux:inst76|                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Division|Divider:inst1|48_bit_par_in_ser_par_out_reg_r:inst26|2_1_mux:inst76 ; work         ;
;          |2_1_mux:inst77|                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Division|Divider:inst1|48_bit_par_in_ser_par_out_reg_r:inst26|2_1_mux:inst77 ; work         ;
;          |2_1_mux:inst80|                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Division|Divider:inst1|48_bit_par_in_ser_par_out_reg_r:inst26|2_1_mux:inst80 ; work         ;
;          |2_1_mux:inst81|                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Division|Divider:inst1|48_bit_par_in_ser_par_out_reg_r:inst26|2_1_mux:inst81 ; work         ;
;          |2_1_mux:inst84|                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Division|Divider:inst1|48_bit_par_in_ser_par_out_reg_r:inst26|2_1_mux:inst84 ; work         ;
;          |2_1_mux:inst85|                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Division|Divider:inst1|48_bit_par_in_ser_par_out_reg_r:inst26|2_1_mux:inst85 ; work         ;
;          |2_1_mux:inst88|                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Division|Divider:inst1|48_bit_par_in_ser_par_out_reg_r:inst26|2_1_mux:inst88 ; work         ;
;          |2_1_mux:inst89|                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Division|Divider:inst1|48_bit_par_in_ser_par_out_reg_r:inst26|2_1_mux:inst89 ; work         ;
;          |2_1_mux:inst92|                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Division|Divider:inst1|48_bit_par_in_ser_par_out_reg_r:inst26|2_1_mux:inst92 ; work         ;
;          |2_1_mux:inst93|                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Division|Divider:inst1|48_bit_par_in_ser_par_out_reg_r:inst26|2_1_mux:inst93 ; work         ;
;          |2_1_mux:inst96|                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Division|Divider:inst1|48_bit_par_in_ser_par_out_reg_r:inst26|2_1_mux:inst96 ; work         ;
;          |2_1_mux:inst97|                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Division|Divider:inst1|48_bit_par_in_ser_par_out_reg_r:inst26|2_1_mux:inst97 ; work         ;
;       |48_bit_parallel_reg:inst|               ; 0 (0)             ; 48 (48)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Division|Divider:inst1|48_bit_parallel_reg:inst                              ; work         ;
+------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                     ;
+----------------------------------------------------------+---------------------------------------------+
; Register name                                            ; Reason for Removal                          ;
+----------------------------------------------------------+---------------------------------------------+
; Normalizer:inst8|inst4                                   ; Stuck at VCC due to stuck port data_in      ;
; Normalizer:inst8|inst17                                  ; Stuck at VCC due to stuck port data_in      ;
; Normalizer:inst8|8_bit_parallel_reg:inst3|inst           ; Stuck at GND due to stuck port clock_enable ;
; Normalizer:inst8|8_bit_parallel_reg:inst3|inst1          ; Stuck at GND due to stuck port clock_enable ;
; Normalizer:inst8|8_bit_parallel_reg:inst3|inst2          ; Stuck at GND due to stuck port clock_enable ;
; Normalizer:inst8|8_bit_parallel_reg:inst3|inst3          ; Stuck at GND due to stuck port clock_enable ;
; Normalizer:inst8|8_bit_parallel_reg:inst3|inst4          ; Stuck at GND due to stuck port clock_enable ;
; Normalizer:inst8|8_bit_parallel_reg:inst3|inst5          ; Stuck at GND due to stuck port clock_enable ;
; Normalizer:inst8|8_bit_parallel_reg:inst3|inst6          ; Stuck at GND due to stuck port clock_enable ;
; Normalizer:inst8|8_bit_parallel_reg:inst3|inst7          ; Stuck at GND due to stuck port clock_enable ;
; Normalizer:inst8|23_counter:inst15|inst12                ; Stuck at VCC due to stuck port data_in      ;
; Normalizer:inst8|23_counter:inst15|inst6                 ; Stuck at VCC due to stuck port data_in      ;
; Normalizer:inst8|23_counter:inst15|inst4                 ; Stuck at VCC due to stuck port data_in      ;
; Normalizer:inst8|23_counter:inst15|inst10                ; Stuck at VCC due to stuck port data_in      ;
; Normalizer:inst8|23_counter:inst15|inst3                 ; Stuck at VCC due to stuck port data_in      ;
; Normalizer:inst8|23_counter:inst15|inst                  ; Stuck at VCC due to stuck port data_in      ;
; Normalizer:inst8|23_counter:inst15|inst8                 ; Stuck at VCC due to stuck port data_in      ;
; Normalizer:inst8|inst16                                  ; Stuck at GND due to stuck port data_in      ;
; Normalizer:inst8|23_bit_shift_reg:inst|inst22            ; Stuck at GND due to stuck port clock_enable ;
; Normalizer:inst8|23_bit_shift_reg:inst|inst23            ; Stuck at GND due to stuck port clock_enable ;
; Normalizer:inst8|23_bit_shift_reg:inst|inst21            ; Stuck at GND due to stuck port clock_enable ;
; Normalizer:inst8|23_bit_shift_reg:inst|inst20            ; Stuck at GND due to stuck port clock_enable ;
; Normalizer:inst8|23_bit_shift_reg:inst|inst19            ; Stuck at GND due to stuck port clock_enable ;
; Normalizer:inst8|23_bit_shift_reg:inst|inst18            ; Stuck at GND due to stuck port clock_enable ;
; Normalizer:inst8|23_bit_shift_reg:inst|inst17            ; Stuck at GND due to stuck port clock_enable ;
; Normalizer:inst8|23_bit_shift_reg:inst|inst16            ; Stuck at GND due to stuck port clock_enable ;
; Normalizer:inst8|23_bit_shift_reg:inst|inst15            ; Stuck at GND due to stuck port clock_enable ;
; Normalizer:inst8|23_bit_shift_reg:inst|inst14            ; Stuck at GND due to stuck port clock_enable ;
; Normalizer:inst8|23_bit_shift_reg:inst|inst13            ; Stuck at GND due to stuck port clock_enable ;
; Normalizer:inst8|23_bit_shift_reg:inst|inst12            ; Stuck at GND due to stuck port clock_enable ;
; Normalizer:inst8|23_bit_shift_reg:inst|inst11            ; Stuck at GND due to stuck port clock_enable ;
; Normalizer:inst8|23_bit_shift_reg:inst|inst10            ; Stuck at GND due to stuck port clock_enable ;
; Normalizer:inst8|23_bit_shift_reg:inst|inst9             ; Stuck at GND due to stuck port clock_enable ;
; Normalizer:inst8|23_bit_shift_reg:inst|inst8             ; Stuck at GND due to stuck port clock_enable ;
; Normalizer:inst8|23_bit_shift_reg:inst|inst7             ; Stuck at GND due to stuck port clock_enable ;
; Normalizer:inst8|23_bit_shift_reg:inst|inst6             ; Stuck at GND due to stuck port clock_enable ;
; Normalizer:inst8|23_bit_shift_reg:inst|inst5             ; Stuck at GND due to stuck port clock_enable ;
; Normalizer:inst8|23_bit_shift_reg:inst|inst4             ; Stuck at GND due to stuck port clock_enable ;
; Normalizer:inst8|23_bit_shift_reg:inst|inst3             ; Stuck at GND due to stuck port clock_enable ;
; Normalizer:inst8|23_bit_shift_reg:inst|inst2             ; Stuck at GND due to stuck port clock_enable ;
; Normalizer:inst8|23_bit_shift_reg:inst|inst              ; Stuck at GND due to stuck port clock_enable ;
; Normalizer:inst8|46_bit_par_in_ser_out_reg:inst99|inst95 ; Lost fanout                                 ;
; Normalizer:inst8|46_bit_par_in_ser_out_reg:inst99|inst94 ; Lost fanout                                 ;
; Normalizer:inst8|46_bit_par_in_ser_out_reg:inst99|inst91 ; Lost fanout                                 ;
; Normalizer:inst8|46_bit_par_in_ser_out_reg:inst99|inst90 ; Lost fanout                                 ;
; Normalizer:inst8|46_bit_par_in_ser_out_reg:inst99|inst87 ; Lost fanout                                 ;
; Normalizer:inst8|46_bit_par_in_ser_out_reg:inst99|inst86 ; Lost fanout                                 ;
; Normalizer:inst8|46_bit_par_in_ser_out_reg:inst99|inst83 ; Lost fanout                                 ;
; Normalizer:inst8|46_bit_par_in_ser_out_reg:inst99|inst82 ; Lost fanout                                 ;
; Normalizer:inst8|46_bit_par_in_ser_out_reg:inst99|inst79 ; Lost fanout                                 ;
; Normalizer:inst8|46_bit_par_in_ser_out_reg:inst99|inst78 ; Lost fanout                                 ;
; Normalizer:inst8|46_bit_par_in_ser_out_reg:inst99|inst75 ; Lost fanout                                 ;
; Normalizer:inst8|46_bit_par_in_ser_out_reg:inst99|inst74 ; Lost fanout                                 ;
; Normalizer:inst8|46_bit_par_in_ser_out_reg:inst99|inst71 ; Lost fanout                                 ;
; Normalizer:inst8|46_bit_par_in_ser_out_reg:inst99|inst70 ; Lost fanout                                 ;
; Normalizer:inst8|46_bit_par_in_ser_out_reg:inst99|inst67 ; Lost fanout                                 ;
; Normalizer:inst8|46_bit_par_in_ser_out_reg:inst99|inst66 ; Lost fanout                                 ;
; Normalizer:inst8|46_bit_par_in_ser_out_reg:inst99|inst63 ; Lost fanout                                 ;
; Normalizer:inst8|46_bit_par_in_ser_out_reg:inst99|inst62 ; Lost fanout                                 ;
; Normalizer:inst8|46_bit_par_in_ser_out_reg:inst99|inst59 ; Lost fanout                                 ;
; Normalizer:inst8|46_bit_par_in_ser_out_reg:inst99|inst58 ; Lost fanout                                 ;
; Normalizer:inst8|46_bit_par_in_ser_out_reg:inst99|inst55 ; Lost fanout                                 ;
; Normalizer:inst8|46_bit_par_in_ser_out_reg:inst99|inst54 ; Lost fanout                                 ;
; Normalizer:inst8|46_bit_par_in_ser_out_reg:inst99|inst49 ; Lost fanout                                 ;
; Normalizer:inst8|46_bit_par_in_ser_out_reg:inst99|inst48 ; Lost fanout                                 ;
; Normalizer:inst8|46_bit_par_in_ser_out_reg:inst99|inst47 ; Lost fanout                                 ;
; Divider:inst1|23_bit_shift_reg:inst1200|inst23           ; Lost fanout                                 ;
; Normalizer:inst8|46_bit_par_in_ser_out_reg:inst99|inst23 ; Lost fanout                                 ;
; Divider:inst1|23_bit_shift_reg:inst1200|inst22           ; Lost fanout                                 ;
; Normalizer:inst8|46_bit_par_in_ser_out_reg:inst99|inst22 ; Lost fanout                                 ;
; Divider:inst1|23_bit_shift_reg:inst1200|inst21           ; Lost fanout                                 ;
; Normalizer:inst8|46_bit_par_in_ser_out_reg:inst99|inst21 ; Lost fanout                                 ;
; Divider:inst1|23_bit_shift_reg:inst1200|inst20           ; Lost fanout                                 ;
; Normalizer:inst8|46_bit_par_in_ser_out_reg:inst99|inst20 ; Lost fanout                                 ;
; Divider:inst1|23_bit_shift_reg:inst1200|inst19           ; Lost fanout                                 ;
; Normalizer:inst8|46_bit_par_in_ser_out_reg:inst99|inst19 ; Lost fanout                                 ;
; Divider:inst1|23_bit_shift_reg:inst1200|inst18           ; Lost fanout                                 ;
; Normalizer:inst8|46_bit_par_in_ser_out_reg:inst99|inst18 ; Lost fanout                                 ;
; Divider:inst1|23_bit_shift_reg:inst1200|inst17           ; Lost fanout                                 ;
; Normalizer:inst8|46_bit_par_in_ser_out_reg:inst99|inst17 ; Lost fanout                                 ;
; Divider:inst1|23_bit_shift_reg:inst1200|inst16           ; Lost fanout                                 ;
; Normalizer:inst8|46_bit_par_in_ser_out_reg:inst99|inst16 ; Lost fanout                                 ;
; Divider:inst1|23_bit_shift_reg:inst1200|inst15           ; Lost fanout                                 ;
; Normalizer:inst8|46_bit_par_in_ser_out_reg:inst99|inst15 ; Lost fanout                                 ;
; Divider:inst1|23_bit_shift_reg:inst1200|inst14           ; Lost fanout                                 ;
; Normalizer:inst8|46_bit_par_in_ser_out_reg:inst99|inst14 ; Lost fanout                                 ;
; Divider:inst1|23_bit_shift_reg:inst1200|inst13           ; Lost fanout                                 ;
; Normalizer:inst8|46_bit_par_in_ser_out_reg:inst99|inst13 ; Lost fanout                                 ;
; Divider:inst1|23_bit_shift_reg:inst1200|inst12           ; Lost fanout                                 ;
; Normalizer:inst8|46_bit_par_in_ser_out_reg:inst99|inst12 ; Lost fanout                                 ;
; Divider:inst1|23_bit_shift_reg:inst1200|inst11           ; Lost fanout                                 ;
; Normalizer:inst8|46_bit_par_in_ser_out_reg:inst99|inst11 ; Lost fanout                                 ;
; Divider:inst1|23_bit_shift_reg:inst1200|inst10           ; Lost fanout                                 ;
; Normalizer:inst8|46_bit_par_in_ser_out_reg:inst99|inst10 ; Lost fanout                                 ;
; Divider:inst1|23_bit_shift_reg:inst1200|inst9            ; Lost fanout                                 ;
; Normalizer:inst8|46_bit_par_in_ser_out_reg:inst99|inst9  ; Lost fanout                                 ;
; Divider:inst1|23_bit_shift_reg:inst1200|inst8            ; Lost fanout                                 ;
; Normalizer:inst8|46_bit_par_in_ser_out_reg:inst99|inst8  ; Lost fanout                                 ;
; Divider:inst1|23_bit_shift_reg:inst1200|inst7            ; Lost fanout                                 ;
; Normalizer:inst8|46_bit_par_in_ser_out_reg:inst99|inst7  ; Lost fanout                                 ;
; Divider:inst1|23_bit_shift_reg:inst1200|inst6            ; Lost fanout                                 ;
; Normalizer:inst8|46_bit_par_in_ser_out_reg:inst99|inst6  ; Lost fanout                                 ;
; Divider:inst1|23_bit_shift_reg:inst1200|inst5            ; Lost fanout                                 ;
; Normalizer:inst8|46_bit_par_in_ser_out_reg:inst99|inst5  ; Lost fanout                                 ;
; Divider:inst1|23_bit_shift_reg:inst1200|inst4            ; Lost fanout                                 ;
; Normalizer:inst8|46_bit_par_in_ser_out_reg:inst99|inst4  ; Lost fanout                                 ;
; Divider:inst1|23_bit_shift_reg:inst1200|inst3            ; Lost fanout                                 ;
; Normalizer:inst8|46_bit_par_in_ser_out_reg:inst99|inst3  ; Lost fanout                                 ;
; Divider:inst1|23_bit_shift_reg:inst1200|inst2            ; Lost fanout                                 ;
; Normalizer:inst8|46_bit_par_in_ser_out_reg:inst99|inst2  ; Lost fanout                                 ;
; Divider:inst1|23_bit_shift_reg:inst1200|inst             ; Lost fanout                                 ;
; Normalizer:inst8|46_bit_par_in_ser_out_reg:inst99|inst   ; Lost fanout                                 ;
; Divider:inst1|inst3                                      ; Lost fanout                                 ;
; Total Number of Removed Registers = 113                  ;                                             ;
+----------------------------------------------------------+---------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                         ;
+-------------------------------------------+---------------------------+-----------------------------------------------------------------------------+
; Register name                             ; Reason for Removal        ; Registers Removed due to This Register                                      ;
+-------------------------------------------+---------------------------+-----------------------------------------------------------------------------+
; Normalizer:inst8|inst4                    ; Stuck at VCC              ; Normalizer:inst8|inst17, Normalizer:inst8|8_bit_parallel_reg:inst3|inst,    ;
;                                           ; due to stuck port data_in ; Normalizer:inst8|8_bit_parallel_reg:inst3|inst1,                            ;
;                                           ;                           ; Normalizer:inst8|8_bit_parallel_reg:inst3|inst2,                            ;
;                                           ;                           ; Normalizer:inst8|8_bit_parallel_reg:inst3|inst3,                            ;
;                                           ;                           ; Normalizer:inst8|8_bit_parallel_reg:inst3|inst4,                            ;
;                                           ;                           ; Normalizer:inst8|8_bit_parallel_reg:inst3|inst5,                            ;
;                                           ;                           ; Normalizer:inst8|8_bit_parallel_reg:inst3|inst6,                            ;
;                                           ;                           ; Normalizer:inst8|23_counter:inst15|inst,                                    ;
;                                           ;                           ; Normalizer:inst8|46_bit_par_in_ser_out_reg:inst99|inst95,                   ;
;                                           ;                           ; Normalizer:inst8|46_bit_par_in_ser_out_reg:inst99|inst94,                   ;
;                                           ;                           ; Normalizer:inst8|46_bit_par_in_ser_out_reg:inst99|inst91,                   ;
;                                           ;                           ; Normalizer:inst8|46_bit_par_in_ser_out_reg:inst99|inst90,                   ;
;                                           ;                           ; Normalizer:inst8|46_bit_par_in_ser_out_reg:inst99|inst87,                   ;
;                                           ;                           ; Normalizer:inst8|46_bit_par_in_ser_out_reg:inst99|inst86,                   ;
;                                           ;                           ; Normalizer:inst8|46_bit_par_in_ser_out_reg:inst99|inst83,                   ;
;                                           ;                           ; Normalizer:inst8|46_bit_par_in_ser_out_reg:inst99|inst82,                   ;
;                                           ;                           ; Normalizer:inst8|46_bit_par_in_ser_out_reg:inst99|inst79,                   ;
;                                           ;                           ; Normalizer:inst8|46_bit_par_in_ser_out_reg:inst99|inst78,                   ;
;                                           ;                           ; Normalizer:inst8|46_bit_par_in_ser_out_reg:inst99|inst75,                   ;
;                                           ;                           ; Normalizer:inst8|46_bit_par_in_ser_out_reg:inst99|inst74,                   ;
;                                           ;                           ; Normalizer:inst8|46_bit_par_in_ser_out_reg:inst99|inst71,                   ;
;                                           ;                           ; Normalizer:inst8|46_bit_par_in_ser_out_reg:inst99|inst70,                   ;
;                                           ;                           ; Normalizer:inst8|46_bit_par_in_ser_out_reg:inst99|inst67,                   ;
;                                           ;                           ; Normalizer:inst8|46_bit_par_in_ser_out_reg:inst99|inst66,                   ;
;                                           ;                           ; Normalizer:inst8|46_bit_par_in_ser_out_reg:inst99|inst63,                   ;
;                                           ;                           ; Normalizer:inst8|46_bit_par_in_ser_out_reg:inst99|inst62,                   ;
;                                           ;                           ; Normalizer:inst8|46_bit_par_in_ser_out_reg:inst99|inst59,                   ;
;                                           ;                           ; Normalizer:inst8|46_bit_par_in_ser_out_reg:inst99|inst58,                   ;
;                                           ;                           ; Normalizer:inst8|46_bit_par_in_ser_out_reg:inst99|inst55,                   ;
;                                           ;                           ; Normalizer:inst8|46_bit_par_in_ser_out_reg:inst99|inst54,                   ;
;                                           ;                           ; Normalizer:inst8|46_bit_par_in_ser_out_reg:inst99|inst49,                   ;
;                                           ;                           ; Normalizer:inst8|46_bit_par_in_ser_out_reg:inst99|inst48,                   ;
;                                           ;                           ; Normalizer:inst8|46_bit_par_in_ser_out_reg:inst99|inst47,                   ;
;                                           ;                           ; Divider:inst1|23_bit_shift_reg:inst1200|inst23,                             ;
;                                           ;                           ; Normalizer:inst8|46_bit_par_in_ser_out_reg:inst99|inst23,                   ;
;                                           ;                           ; Divider:inst1|23_bit_shift_reg:inst1200|inst22,                             ;
;                                           ;                           ; Normalizer:inst8|46_bit_par_in_ser_out_reg:inst99|inst22,                   ;
;                                           ;                           ; Divider:inst1|23_bit_shift_reg:inst1200|inst21,                             ;
;                                           ;                           ; Normalizer:inst8|46_bit_par_in_ser_out_reg:inst99|inst21,                   ;
;                                           ;                           ; Divider:inst1|23_bit_shift_reg:inst1200|inst20,                             ;
;                                           ;                           ; Normalizer:inst8|46_bit_par_in_ser_out_reg:inst99|inst20,                   ;
;                                           ;                           ; Divider:inst1|23_bit_shift_reg:inst1200|inst19,                             ;
;                                           ;                           ; Normalizer:inst8|46_bit_par_in_ser_out_reg:inst99|inst19,                   ;
;                                           ;                           ; Divider:inst1|23_bit_shift_reg:inst1200|inst18,                             ;
;                                           ;                           ; Normalizer:inst8|46_bit_par_in_ser_out_reg:inst99|inst18,                   ;
;                                           ;                           ; Divider:inst1|23_bit_shift_reg:inst1200|inst17,                             ;
;                                           ;                           ; Normalizer:inst8|46_bit_par_in_ser_out_reg:inst99|inst17,                   ;
;                                           ;                           ; Divider:inst1|23_bit_shift_reg:inst1200|inst16,                             ;
;                                           ;                           ; Normalizer:inst8|46_bit_par_in_ser_out_reg:inst99|inst16,                   ;
;                                           ;                           ; Divider:inst1|23_bit_shift_reg:inst1200|inst15,                             ;
;                                           ;                           ; Normalizer:inst8|46_bit_par_in_ser_out_reg:inst99|inst15,                   ;
;                                           ;                           ; Divider:inst1|23_bit_shift_reg:inst1200|inst14,                             ;
;                                           ;                           ; Normalizer:inst8|46_bit_par_in_ser_out_reg:inst99|inst14,                   ;
;                                           ;                           ; Divider:inst1|23_bit_shift_reg:inst1200|inst13,                             ;
;                                           ;                           ; Normalizer:inst8|46_bit_par_in_ser_out_reg:inst99|inst13,                   ;
;                                           ;                           ; Divider:inst1|23_bit_shift_reg:inst1200|inst12,                             ;
;                                           ;                           ; Normalizer:inst8|46_bit_par_in_ser_out_reg:inst99|inst12,                   ;
;                                           ;                           ; Divider:inst1|23_bit_shift_reg:inst1200|inst11,                             ;
;                                           ;                           ; Normalizer:inst8|46_bit_par_in_ser_out_reg:inst99|inst11,                   ;
;                                           ;                           ; Divider:inst1|23_bit_shift_reg:inst1200|inst10,                             ;
;                                           ;                           ; Normalizer:inst8|46_bit_par_in_ser_out_reg:inst99|inst10,                   ;
;                                           ;                           ; Divider:inst1|23_bit_shift_reg:inst1200|inst9,                              ;
;                                           ;                           ; Normalizer:inst8|46_bit_par_in_ser_out_reg:inst99|inst9,                    ;
;                                           ;                           ; Divider:inst1|23_bit_shift_reg:inst1200|inst8,                              ;
;                                           ;                           ; Normalizer:inst8|46_bit_par_in_ser_out_reg:inst99|inst8,                    ;
;                                           ;                           ; Divider:inst1|23_bit_shift_reg:inst1200|inst7,                              ;
;                                           ;                           ; Normalizer:inst8|46_bit_par_in_ser_out_reg:inst99|inst7,                    ;
;                                           ;                           ; Divider:inst1|23_bit_shift_reg:inst1200|inst6,                              ;
;                                           ;                           ; Normalizer:inst8|46_bit_par_in_ser_out_reg:inst99|inst6,                    ;
;                                           ;                           ; Divider:inst1|23_bit_shift_reg:inst1200|inst5,                              ;
;                                           ;                           ; Normalizer:inst8|46_bit_par_in_ser_out_reg:inst99|inst5,                    ;
;                                           ;                           ; Divider:inst1|23_bit_shift_reg:inst1200|inst4,                              ;
;                                           ;                           ; Normalizer:inst8|46_bit_par_in_ser_out_reg:inst99|inst4,                    ;
;                                           ;                           ; Divider:inst1|23_bit_shift_reg:inst1200|inst3,                              ;
;                                           ;                           ; Normalizer:inst8|46_bit_par_in_ser_out_reg:inst99|inst3,                    ;
;                                           ;                           ; Divider:inst1|23_bit_shift_reg:inst1200|inst2,                              ;
;                                           ;                           ; Normalizer:inst8|46_bit_par_in_ser_out_reg:inst99|inst2,                    ;
;                                           ;                           ; Divider:inst1|23_bit_shift_reg:inst1200|inst,                               ;
;                                           ;                           ; Normalizer:inst8|46_bit_par_in_ser_out_reg:inst99|inst, Divider:inst1|inst3 ;
; Normalizer:inst8|23_counter:inst15|inst12 ; Stuck at VCC              ; Normalizer:inst8|23_counter:inst15|inst10,                                  ;
;                                           ; due to stuck port data_in ; Normalizer:inst8|23_counter:inst15|inst8, Normalizer:inst8|inst16,          ;
;                                           ;                           ; Normalizer:inst8|23_bit_shift_reg:inst|inst22,                              ;
;                                           ;                           ; Normalizer:inst8|23_bit_shift_reg:inst|inst23,                              ;
;                                           ;                           ; Normalizer:inst8|23_bit_shift_reg:inst|inst21,                              ;
;                                           ;                           ; Normalizer:inst8|23_bit_shift_reg:inst|inst20,                              ;
;                                           ;                           ; Normalizer:inst8|23_bit_shift_reg:inst|inst19,                              ;
;                                           ;                           ; Normalizer:inst8|23_bit_shift_reg:inst|inst18,                              ;
;                                           ;                           ; Normalizer:inst8|23_bit_shift_reg:inst|inst17,                              ;
;                                           ;                           ; Normalizer:inst8|23_bit_shift_reg:inst|inst16,                              ;
;                                           ;                           ; Normalizer:inst8|23_bit_shift_reg:inst|inst15,                              ;
;                                           ;                           ; Normalizer:inst8|23_bit_shift_reg:inst|inst14,                              ;
;                                           ;                           ; Normalizer:inst8|23_bit_shift_reg:inst|inst13,                              ;
;                                           ;                           ; Normalizer:inst8|23_bit_shift_reg:inst|inst12,                              ;
;                                           ;                           ; Normalizer:inst8|23_bit_shift_reg:inst|inst11,                              ;
;                                           ;                           ; Normalizer:inst8|23_bit_shift_reg:inst|inst10,                              ;
;                                           ;                           ; Normalizer:inst8|23_bit_shift_reg:inst|inst9,                               ;
;                                           ;                           ; Normalizer:inst8|23_bit_shift_reg:inst|inst8,                               ;
;                                           ;                           ; Normalizer:inst8|23_bit_shift_reg:inst|inst7,                               ;
;                                           ;                           ; Normalizer:inst8|23_bit_shift_reg:inst|inst6,                               ;
;                                           ;                           ; Normalizer:inst8|23_bit_shift_reg:inst|inst5,                               ;
;                                           ;                           ; Normalizer:inst8|23_bit_shift_reg:inst|inst4,                               ;
;                                           ;                           ; Normalizer:inst8|23_bit_shift_reg:inst|inst3,                               ;
;                                           ;                           ; Normalizer:inst8|23_bit_shift_reg:inst|inst2,                               ;
;                                           ;                           ; Normalizer:inst8|23_bit_shift_reg:inst|inst                                 ;
; Normalizer:inst8|23_counter:inst15|inst6  ; Stuck at VCC              ; Normalizer:inst8|23_counter:inst15|inst3                                    ;
;                                           ; due to stuck port data_in ;                                                                             ;
+-------------------------------------------+---------------------------+-----------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 96    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 23    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 96    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Aug 01 23:17:22 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off FPU_project -c FPU_project
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file variable_shifter.bdf
    Info (12023): Found entity 1: variable_shifter
Info (12021): Found 1 design units, including 1 entities, in source file addition.bdf
    Info (12023): Found entity 1: Addition
Info (12021): Found 1 design units, including 1 entities, in source file 24_bit_twos_complementer.bdf
    Info (12023): Found entity 1: 24_bit_twos_complementer
Info (12021): Found 1 design units, including 1 entities, in source file 24_bit_par_in_ser_par_out_reg.bdf
    Info (12023): Found entity 1: 24_bit_par_in_ser_par_out_reg
Info (12021): Found 1 design units, including 1 entities, in source file multiplication.bdf
    Info (12023): Found entity 1: Multiplication
Info (12021): Found 1 design units, including 1 entities, in source file twos_complementer.bdf
    Info (12023): Found entity 1: twos_complementer
Info (12021): Found 1 design units, including 1 entities, in source file multiplier.bdf
    Info (12023): Found entity 1: Multiplier
Info (12021): Found 1 design units, including 1 entities, in source file 48_bit_parallel_reg.bdf
    Info (12023): Found entity 1: 48_bit_parallel_reg
Info (12021): Found 1 design units, including 1 entities, in source file 48_bit_par_in_ser_par_out_reg.bdf
    Info (12023): Found entity 1: 48_bit_par_in_ser_par_out_reg
Info (12021): Found 1 design units, including 1 entities, in source file 48_bit_add_sub.bdf
    Info (12023): Found entity 1: 48_bit_add_sub
Info (12021): Found 1 design units, including 1 entities, in source file 24_bit_parallel_reg.bdf
    Info (12023): Found entity 1: 24_bit_parallel_reg
Info (12021): Found 1 design units, including 1 entities, in source file 24_bit_par_in_ser_out_reg.bdf
    Info (12023): Found entity 1: 24_bit_par_in_ser_out_reg
Info (12021): Found 1 design units, including 1 entities, in source file 1to4_demux.bdf
    Info (12023): Found entity 1: 1to4_demux
Info (12021): Found 1 design units, including 1 entities, in source file normalizer.bdf
    Info (12023): Found entity 1: Normalizer
Info (12021): Found 1 design units, including 1 entities, in source file 46_bit_par_in_ser_out_reg.bdf
    Info (12023): Found entity 1: 46_bit_par_in_ser_out_reg
Info (12021): Found 1 design units, including 1 entities, in source file 24_bit_add_sub.bdf
    Info (12023): Found entity 1: 24_bit_add_sub
Info (12021): Found 1 design units, including 1 entities, in source file 23_counter.bdf
    Info (12023): Found entity 1: 23_counter
Info (12021): Found 1 design units, including 1 entities, in source file 23_bit_shift_reg.bdf
    Info (12023): Found entity 1: 23_bit_shift_reg
Info (12021): Found 1 design units, including 1 entities, in source file 8_bit_parallel_reg.bdf
    Info (12023): Found entity 1: 8_bit_parallel_reg
Info (12021): Found 1 design units, including 1 entities, in source file 8_bit_add_sub_ha.bdf
    Info (12023): Found entity 1: 8_bit_add_sub_ha
Info (12021): Found 1 design units, including 1 entities, in source file 8_bit_add_sub.bdf
    Info (12023): Found entity 1: 8_bit_add_sub
Info (12021): Found 1 design units, including 1 entities, in source file 2_1_mux.bdf
    Info (12023): Found entity 1: 2_1_mux
Info (12021): Found 1 design units, including 1 entities, in source file 1_bit_ha.bdf
    Info (12023): Found entity 1: 1_bit_ha
Info (12021): Found 1 design units, including 1 entities, in source file 1_bit_fa.bdf
    Info (12023): Found entity 1: 1_bit_fa
Warning (12019): Can't analyze file -- file 48bitShiftRight.bdf is missing
Info (12021): Found 1 design units, including 1 entities, in source file divider.bdf
    Info (12023): Found entity 1: Divider
Info (12021): Found 2 design units, including 1 entities, in source file bit48mux.vhd
    Info (12022): Found design unit 1: bit48mux-SYN
    Info (12023): Found entity 1: bit48mux
Info (12021): Found 1 design units, including 1 entities, in source file 24bit_piso_rightshift.bdf
    Info (12023): Found entity 1: 24bit_piso_rightshift
Info (12021): Found 2 design units, including 1 entities, in source file bit24mux.vhd
    Info (12022): Found design unit 1: bit24mux-SYN
    Info (12023): Found entity 1: bit24mux
Info (12021): Found 2 design units, including 1 entities, in source file bit8mux.vhd
    Info (12022): Found design unit 1: bit8mux-SYN
    Info (12023): Found entity 1: bit8mux
Info (12021): Found 2 design units, including 1 entities, in source file bit1mux.vhd
    Info (12022): Found design unit 1: bit1mux-SYN
    Info (12023): Found entity 1: bit1mux
Info (12021): Found 1 design units, including 1 entities, in source file division.bdf
    Info (12023): Found entity 1: Division
Info (12021): Found 1 design units, including 1 entities, in source file subtraction.bdf
    Info (12023): Found entity 1: Subtraction
Info (12021): Found 1 design units, including 1 entities, in source file 48_bit_par_in_ser_par_out_reg_r.bdf
    Info (12023): Found entity 1: 48_bit_par_in_ser_par_out_reg_r
Info (12127): Elaborating entity "Division" for the top level hierarchy
Info (12128): Elaborating entity "Normalizer" for hierarchy "Normalizer:inst8"
Info (12128): Elaborating entity "23_bit_shift_reg" for hierarchy "Normalizer:inst8|23_bit_shift_reg:inst"
Info (12128): Elaborating entity "46_bit_par_in_ser_out_reg" for hierarchy "Normalizer:inst8|46_bit_par_in_ser_out_reg:inst99"
Info (12128): Elaborating entity "2_1_mux" for hierarchy "Normalizer:inst8|46_bit_par_in_ser_out_reg:inst99|2_1_mux:inst97"
Info (12128): Elaborating entity "23_counter" for hierarchy "Normalizer:inst8|23_counter:inst15"
Info (12128): Elaborating entity "8_bit_add_sub_ha" for hierarchy "Normalizer:inst8|8_bit_add_sub_ha:inst2"
Info (12128): Elaborating entity "1_bit_ha" for hierarchy "Normalizer:inst8|8_bit_add_sub_ha:inst2|1_bit_ha:inst5"
Info (12128): Elaborating entity "8_bit_parallel_reg" for hierarchy "Normalizer:inst8|8_bit_parallel_reg:inst3"
Info (12128): Elaborating entity "8_bit_add_sub" for hierarchy "8_bit_add_sub:inst5"
Info (12128): Elaborating entity "1_bit_fa" for hierarchy "8_bit_add_sub:inst5|1_bit_fa:inst0"
Info (12128): Elaborating entity "Divider" for hierarchy "Divider:inst1"
Info (12128): Elaborating entity "48_bit_add_sub" for hierarchy "Divider:inst1|48_bit_add_sub:inst4"
Info (12128): Elaborating entity "48_bit_parallel_reg" for hierarchy "Divider:inst1|48_bit_parallel_reg:inst"
Warning (275008): Primitive "AND2" of instance "inst25" not used
Info (12128): Elaborating entity "48_bit_par_in_ser_par_out_reg_r" for hierarchy "Divider:inst1|48_bit_par_in_ser_par_out_reg_r:inst26"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "B21" is stuck at GND
    Warning (13410): Pin "R30" is stuck at GND
    Warning (13410): Pin "R22" is stuck at GND
    Warning (13410): Pin "R29" is stuck at GND
    Warning (13410): Pin "R28" is stuck at GND
    Warning (13410): Pin "R20" is stuck at GND
    Warning (13410): Pin "R27" is stuck at GND
    Warning (13410): Pin "R19" is stuck at GND
    Warning (13410): Pin "R26" is stuck at GND
    Warning (13410): Pin "R18" is stuck at GND
    Warning (13410): Pin "R25" is stuck at GND
    Warning (13410): Pin "R17" is stuck at GND
    Warning (13410): Pin "R24" is stuck at GND
    Warning (13410): Pin "R16" is stuck at GND
    Warning (13410): Pin "R23" is stuck at GND
    Warning (13410): Pin "R15" is stuck at GND
    Warning (13410): Pin "R14" is stuck at GND
    Warning (13410): Pin "R13" is stuck at GND
    Warning (13410): Pin "R12" is stuck at GND
    Warning (13410): Pin "R11" is stuck at GND
    Warning (13410): Pin "R10" is stuck at GND
    Warning (13410): Pin "R9" is stuck at GND
    Warning (13410): Pin "R8" is stuck at GND
    Warning (13410): Pin "R7" is stuck at GND
    Warning (13410): Pin "R6" is stuck at GND
    Warning (13410): Pin "R5" is stuck at GND
    Warning (13410): Pin "R4" is stuck at GND
    Warning (13410): Pin "R3" is stuck at GND
    Warning (13410): Pin "R2" is stuck at GND
    Warning (13410): Pin "R1" is stuck at GND
    Warning (13410): Pin "R0" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (17049): 72 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "En"
Info (21057): Implemented 275 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 67 input pins
    Info (21059): Implemented 33 output pins
    Info (21061): Implemented 175 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 37 warnings
    Info: Peak virtual memory: 517 megabytes
    Info: Processing ended: Tue Aug 01 23:17:29 2023
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:05


