%% Begin Waypoint %%
- **Assembling and Compiling**
	- [[Assembler]]
	- [[Compiler]]
	- [[Interpreter VS Compiler]]
	- [[Interpreter]]
	- [[Language Abstraction]]
	- [[Unified Syntax for Abstract State Machines (UASM)]]
- [[Computer Structures]]
- **Interrupts and Faults**
	- [[Asynchronous Interrupt]]
	- [[Exception]]
	- [[Fault]]
	- [[Hardware Interrupts]]
	- [[Interrupt]]
	- [[IRQ Signal]]
	- [[IRQ Unit]]
	- [[Software Interrupt]]
	- [[Synchronous Interrupt]]
	- [[System Call (Trap)]]
- **Memory Hierarchy and Cache Design**
	- [[Bit Line]]
	- [[Cache Hit]]
	- [[Cache Miss]]
	- [[Direct Mapped (DM) Cache]]
	- [[Dual Port]]
	- [[Dynamic Random-Access Memory (DRAM)]]
	- [[Fully Associative (FA) Cache]]
	- [[Locality of Reference]]
	- [[Memory Addressing]]
	- [[Memory Hierarchy]]
	- [[Sense Amplifier]]
	- [[Single Port]]
	- [[Spatial Locality]]
	- [[Static Random Access Memory (SRAM)]]
	- [[Swap Space]]
	- [[Temporal Locality]]
	- [[The Cache Idea]]
	- [[Volatile]]
	- [[Word Line]]
- **Photos**

- **Stack and Procedures**
	- [[Allocate]]
	- [[Base Pointer (BP) R27]]
	- [[Deallocate]]
	- [[Function]]
	- [[Linkage Pointer (LP) R28]]
	- [[Pop]]
	- [[Procedure Linkage Convention]]
	- [[Procedure Linkage Problem]]
	- [[Push]]
	- [[Stack Implementation]]
	- [[Stack Pointer (SP) R29]]
- **Virtual Machine**
	- [[Effective Interrupt Load]]
	- [[Kernel]]
	- [[Scheduling and Multiple Interrupts]]
- **[[Virtual Memory]]**
	- [[Demand Paging]]
	- [[Dirty Bit (D)]]
	- [[Least Recently Used Bit (LRU)]]
	- [[Memory Management Unit (MMU)]]
	- [[Memory Paging]]
	- [[Page Fault Exception]]
	- [[Page Offset (PO)]]
	- [[Page Table]]
	- [[Physical Address (PA)]]
	- [[Physical Page Number (PPN)]]
	- [[Process]]
	- [[Resident Bit (R)]]
	- [[Super Locality of Reference]]
	- [[Translation Lookaside Buffer (TLB)]]
	- [[Virtual Address (VA)]]
	- [[Virtual Memory]]
	- [[Virtual Page Number (VPN)]]

%% End Waypoint %%