Analysis & Synthesis report for testes
Thu Sep 08 20:24:06 2022
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. General Register Statistics
 10. Inverted Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Elapsed Time Per Partition
 13. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Sep 08 20:24:06 2022      ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                      ; testes                                     ;
; Top-level Entity Name              ; testes                                     ;
; Family                             ; Cyclone IV GX                              ;
; Total logic elements               ; 173                                        ;
;     Total combinational functions  ; 165                                        ;
;     Dedicated logic registers      ; 47                                         ;
; Total registers                    ; 47                                         ;
; Total pins                         ; 23                                         ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 0                                          ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total GXB Receiver Channel PCS     ; 0                                          ;
; Total GXB Receiver Channel PMA     ; 0                                          ;
; Total GXB Transmitter Channel PCS  ; 0                                          ;
; Total GXB Transmitter Channel PMA  ; 0                                          ;
; Total PLLs                         ; 0                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                                      ; testes             ; testes             ;
; Family name                                                                ; Cyclone IV GX      ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                   ;
+----------------------------------+-----------------+------------------------------------------+----------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                                ; File Name with Absolute Path                                   ; Library ;
+----------------------------------+-----------------+------------------------------------------+----------------------------------------------------------------+---------+
; testes.bdf                       ; yes             ; User Block Diagram/Schematic File        ; D:/Github/digital_circuits_processor1/testes.bdf               ;         ;
; decod1x2.bdf                     ; yes             ; User Block Diagram/Schematic File        ; D:/Github/digital_circuits_processor1/decod1x2.bdf             ;         ;
; cond_test.bdf                    ; yes             ; User Block Diagram/Schematic File        ; D:/Github/digital_circuits_processor1/cond_test.bdf            ;         ;
; Ahmes_uc.bdf                     ; yes             ; User Block Diagram/Schematic File        ; D:/Github/digital_circuits_processor1/Ahmes_uc.bdf             ;         ;
; shr.bdf                          ; yes             ; User Block Diagram/Schematic File        ; D:/Github/digital_circuits_processor1/shr.bdf                  ;         ;
; rol.bdf                          ; yes             ; User Block Diagram/Schematic File        ; D:/Github/digital_circuits_processor1/rol.bdf                  ;         ;
; ror.bdf                          ; yes             ; User Block Diagram/Schematic File        ; D:/Github/digital_circuits_processor1/ror.bdf                  ;         ;
; carry_check_ahmes.bdf            ; yes             ; User Block Diagram/Schematic File        ; D:/Github/digital_circuits_processor1/carry_check_ahmes.bdf    ;         ;
; borrow_check_ahmes.bdf           ; yes             ; User Block Diagram/Schematic File        ; D:/Github/digital_circuits_processor1/borrow_check_ahmes.bdf   ;         ;
; overflow_check_ahmes.bdf         ; yes             ; User Block Diagram/Schematic File        ; D:/Github/digital_circuits_processor1/overflow_check_ahmes.bdf ;         ;
; Vhdl1.vhd                        ; yes             ; User VHDL File                           ; D:/Github/digital_circuits_processor1/Vhdl1.vhd                ;         ;
; m_inst_counter.bdf               ; yes             ; User Block Diagram/Schematic File        ; D:/Github/digital_circuits_processor1/m_inst_counter.bdf       ;         ;
; ahmes.bdf                        ; yes             ; Auto-Found Block Diagram/Schematic File  ; D:/Github/digital_circuits_processor1/ahmes.bdf                ;         ;
; ahmes_alu.bdf                    ; yes             ; Auto-Found Block Diagram/Schematic File  ; D:/Github/digital_circuits_processor1/ahmes_alu.bdf            ;         ;
; shl.bdf                          ; yes             ; Auto-Found Block Diagram/Schematic File  ; D:/Github/digital_circuits_processor1/shl.bdf                  ;         ;
; mux4x1.bdf                       ; yes             ; Auto-Found Block Diagram/Schematic File  ; D:/Github/digital_circuits_processor1/mux4x1.bdf               ;         ;
; mux2x1.bdf                       ; yes             ; Auto-Found Block Diagram/Schematic File  ; D:/Github/digital_circuits_processor1/mux2x1.bdf               ;         ;
; zero_check.bdf                   ; yes             ; Auto-Found Block Diagram/Schematic File  ; D:/Github/digital_circuits_processor1/zero_check.bdf           ;         ;
; mux16x1_8bitsa.bdf               ; yes             ; Auto-Found Block Diagram/Schematic File  ; D:/Github/digital_circuits_processor1/mux16x1_8bitsa.bdf       ;         ;
; mux16x1.bdf                      ; yes             ; Auto-Found Block Diagram/Schematic File  ; D:/Github/digital_circuits_processor1/mux16x1.bdf              ;         ;
; 8_bits_adder.bdf                 ; yes             ; Auto-Found Block Diagram/Schematic File  ; D:/Github/digital_circuits_processor1/8_bits_adder.bdf         ;         ;
; full_adder.bdf                   ; yes             ; Auto-Found Block Diagram/Schematic File  ; D:/Github/digital_circuits_processor1/full_adder.bdf           ;         ;
; half_adder.bdf                   ; yes             ; Auto-Found Block Diagram/Schematic File  ; D:/Github/digital_circuits_processor1/half_adder.bdf           ;         ;
; or_8bits.bdf                     ; yes             ; Auto-Found Block Diagram/Schematic File  ; D:/Github/digital_circuits_processor1/or_8bits.bdf             ;         ;
; and_8bits.bdf                    ; yes             ; Auto-Found Block Diagram/Schematic File  ; D:/Github/digital_circuits_processor1/and_8bits.bdf            ;         ;
; not_8bits.bdf                    ; yes             ; Auto-Found Block Diagram/Schematic File  ; D:/Github/digital_circuits_processor1/not_8bits.bdf            ;         ;
; mux4x1_8bits.bdf                 ; yes             ; Auto-Found Block Diagram/Schematic File  ; D:/Github/digital_circuits_processor1/mux4x1_8bits.bdf         ;         ;
; negative_check.bdf               ; yes             ; Auto-Found Block Diagram/Schematic File  ; D:/Github/digital_circuits_processor1/negative_check.bdf       ;         ;
; reg_8_bits.bdf                   ; yes             ; Auto-Found Block Diagram/Schematic File  ; D:/Github/digital_circuits_processor1/reg_8_bits.bdf           ;         ;
; decod3x8.bdf                     ; yes             ; Auto-Found Block Diagram/Schematic File  ; D:/Github/digital_circuits_processor1/decod3x8.bdf             ;         ;
; counter_8_bits.bdf               ; yes             ; Auto-Found Block Diagram/Schematic File  ; D:/Github/digital_circuits_processor1/counter_8_bits.bdf       ;         ;
; generic_counter.bdf              ; yes             ; Auto-Found Block Diagram/Schematic File  ; D:/Github/digital_circuits_processor1/generic_counter.bdf      ;         ;
; ahmes_instr_decod.bdf            ; yes             ; Auto-Found Block Diagram/Schematic File  ; D:/Github/digital_circuits_processor1/ahmes_instr_decod.bdf    ;         ;
; decod4x16.bdf                    ; yes             ; Auto-Found Block Diagram/Schematic File  ; D:/Github/digital_circuits_processor1/decod4x16.bdf            ;         ;
; decod2x4.bdf                     ; yes             ; Auto-Found Block Diagram/Schematic File  ; D:/Github/digital_circuits_processor1/decod2x4.bdf             ;         ;
; mux2x1_8bits.bdf                 ; yes             ; Auto-Found Block Diagram/Schematic File  ; D:/Github/digital_circuits_processor1/mux2x1_8bits.bdf         ;         ;
+----------------------------------+-----------------+------------------------------------------+----------------------------------------------------------------+---------+


+---------------------------------------------+
; Analysis & Synthesis Resource Usage Summary ;
+--------------------------+------------------+
; Resource                 ; Usage            ;
+--------------------------+------------------+
; I/O pins                 ; 23               ;
; DSP block 9-bit elements ; 0                ;
; Maximum fan-out node     ; clock~input      ;
; Maximum fan-out          ; 47               ;
; Total fan-out            ; 819              ;
; Average fan-out          ; 3.17             ;
+--------------------------+------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                       ;
+----------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node             ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                       ; Library Name ;
+----------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------+--------------+
; |testes                                ; 165 (0)           ; 47 (0)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 23   ; 0            ; |testes                                                                                                                   ; work         ;
;    |Ahmes:inst|                        ; 165 (6)           ; 47 (4)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |testes|Ahmes:inst                                                                                                        ; work         ;
;       |Ahmes_uc:inst|                  ; 30 (19)           ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |testes|Ahmes:inst|Ahmes_uc:inst                                                                                          ; work         ;
;          |Ahmes_instr_decod:inst|      ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |testes|Ahmes:inst|Ahmes_uc:inst|Ahmes_instr_decod:inst                                                                   ; work         ;
;             |decod4x16:inst|           ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |testes|Ahmes:inst|Ahmes_uc:inst|Ahmes_instr_decod:inst|decod4x16:inst                                                    ; work         ;
;          |m_inst_counter:inst1|        ; 5 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |testes|Ahmes:inst|Ahmes_uc:inst|m_inst_counter:inst1                                                                     ; work         ;
;             |counter_8_bits:inst2|     ; 3 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |testes|Ahmes:inst|Ahmes_uc:inst|m_inst_counter:inst1|counter_8_bits:inst2                                                ; work         ;
;                |generic_counter:inst3| ; 1 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |testes|Ahmes:inst|Ahmes_uc:inst|m_inst_counter:inst1|counter_8_bits:inst2|generic_counter:inst3                          ; work         ;
;                   |mux4x1:inst|        ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |testes|Ahmes:inst|Ahmes_uc:inst|m_inst_counter:inst1|counter_8_bits:inst2|generic_counter:inst3|mux4x1:inst              ; work         ;
;                      |mux2x1:inst2|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |testes|Ahmes:inst|Ahmes_uc:inst|m_inst_counter:inst1|counter_8_bits:inst2|generic_counter:inst3|mux4x1:inst|mux2x1:inst2 ; work         ;
;                |generic_counter:inst4| ; 1 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |testes|Ahmes:inst|Ahmes_uc:inst|m_inst_counter:inst1|counter_8_bits:inst2|generic_counter:inst4                          ; work         ;
;                   |mux4x1:inst|        ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |testes|Ahmes:inst|Ahmes_uc:inst|m_inst_counter:inst1|counter_8_bits:inst2|generic_counter:inst4|mux4x1:inst              ; work         ;
;                      |mux2x1:inst2|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |testes|Ahmes:inst|Ahmes_uc:inst|m_inst_counter:inst1|counter_8_bits:inst2|generic_counter:inst4|mux4x1:inst|mux2x1:inst2 ; work         ;
;                |generic_counter:inst|  ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |testes|Ahmes:inst|Ahmes_uc:inst|m_inst_counter:inst1|counter_8_bits:inst2|generic_counter:inst                           ; work         ;
;             |decod3x8:inst1|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |testes|Ahmes:inst|Ahmes_uc:inst|m_inst_counter:inst1|decod3x8:inst1                                                      ; work         ;
;       |ahmes_alu:inst7|                ; 58 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |testes|Ahmes:inst|ahmes_alu:inst7                                                                                        ; work         ;
;          |8_bits_adder:inst45|         ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |testes|Ahmes:inst|ahmes_alu:inst7|8_bits_adder:inst45                                                                    ; work         ;
;             |full_adder:inst1|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |testes|Ahmes:inst|ahmes_alu:inst7|8_bits_adder:inst45|full_adder:inst1                                                   ; work         ;
;             |full_adder:inst2|         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |testes|Ahmes:inst|ahmes_alu:inst7|8_bits_adder:inst45|full_adder:inst2                                                   ; work         ;
;             |full_adder:inst4|         ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |testes|Ahmes:inst|ahmes_alu:inst7|8_bits_adder:inst45|full_adder:inst4                                                   ; work         ;
;             |full_adder:inst5|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |testes|Ahmes:inst|ahmes_alu:inst7|8_bits_adder:inst45|full_adder:inst5                                                   ; work         ;
;             |full_adder:inst8|         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |testes|Ahmes:inst|ahmes_alu:inst7|8_bits_adder:inst45|full_adder:inst8                                                   ; work         ;
;          |carry_check_ahmes:inst7|     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |testes|Ahmes:inst|ahmes_alu:inst7|carry_check_ahmes:inst7                                                                ; work         ;
;          |mux16x1_8bitsa:inst|         ; 41 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |testes|Ahmes:inst|ahmes_alu:inst7|mux16x1_8bitsa:inst                                                                    ; work         ;
;             |mux16x1:inst1|            ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |testes|Ahmes:inst|ahmes_alu:inst7|mux16x1_8bitsa:inst|mux16x1:inst1                                                      ; work         ;
;                |mux4x1:inst3|          ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |testes|Ahmes:inst|ahmes_alu:inst7|mux16x1_8bitsa:inst|mux16x1:inst1|mux4x1:inst3                                         ; work         ;
;                   |mux2x1:inst2|       ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |testes|Ahmes:inst|ahmes_alu:inst7|mux16x1_8bitsa:inst|mux16x1:inst1|mux4x1:inst3|mux2x1:inst2                            ; work         ;
;             |mux16x1:inst2|            ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |testes|Ahmes:inst|ahmes_alu:inst7|mux16x1_8bitsa:inst|mux16x1:inst2                                                      ; work         ;
;                |mux4x1:inst3|          ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |testes|Ahmes:inst|ahmes_alu:inst7|mux16x1_8bitsa:inst|mux16x1:inst2|mux4x1:inst3                                         ; work         ;
;                   |mux2x1:inst2|       ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |testes|Ahmes:inst|ahmes_alu:inst7|mux16x1_8bitsa:inst|mux16x1:inst2|mux4x1:inst3|mux2x1:inst2                            ; work         ;
;             |mux16x1:inst3|            ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |testes|Ahmes:inst|ahmes_alu:inst7|mux16x1_8bitsa:inst|mux16x1:inst3                                                      ; work         ;
;                |mux4x1:inst3|          ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |testes|Ahmes:inst|ahmes_alu:inst7|mux16x1_8bitsa:inst|mux16x1:inst3|mux4x1:inst3                                         ; work         ;
;                   |mux2x1:inst2|       ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |testes|Ahmes:inst|ahmes_alu:inst7|mux16x1_8bitsa:inst|mux16x1:inst3|mux4x1:inst3|mux2x1:inst2                            ; work         ;
;             |mux16x1:inst4|            ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |testes|Ahmes:inst|ahmes_alu:inst7|mux16x1_8bitsa:inst|mux16x1:inst4                                                      ; work         ;
;                |mux4x1:inst3|          ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |testes|Ahmes:inst|ahmes_alu:inst7|mux16x1_8bitsa:inst|mux16x1:inst4|mux4x1:inst3                                         ; work         ;
;                   |mux2x1:inst2|       ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |testes|Ahmes:inst|ahmes_alu:inst7|mux16x1_8bitsa:inst|mux16x1:inst4|mux4x1:inst3|mux2x1:inst2                            ; work         ;
;             |mux16x1:inst5|            ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |testes|Ahmes:inst|ahmes_alu:inst7|mux16x1_8bitsa:inst|mux16x1:inst5                                                      ; work         ;
;                |mux4x1:inst3|          ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |testes|Ahmes:inst|ahmes_alu:inst7|mux16x1_8bitsa:inst|mux16x1:inst5|mux4x1:inst3                                         ; work         ;
;                   |mux2x1:inst2|       ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |testes|Ahmes:inst|ahmes_alu:inst7|mux16x1_8bitsa:inst|mux16x1:inst5|mux4x1:inst3|mux2x1:inst2                            ; work         ;
;             |mux16x1:inst6|            ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |testes|Ahmes:inst|ahmes_alu:inst7|mux16x1_8bitsa:inst|mux16x1:inst6                                                      ; work         ;
;                |mux4x1:inst3|          ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |testes|Ahmes:inst|ahmes_alu:inst7|mux16x1_8bitsa:inst|mux16x1:inst6|mux4x1:inst3                                         ; work         ;
;                   |mux2x1:inst2|       ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |testes|Ahmes:inst|ahmes_alu:inst7|mux16x1_8bitsa:inst|mux16x1:inst6|mux4x1:inst3|mux2x1:inst2                            ; work         ;
;             |mux16x1:inst7|            ; 11 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |testes|Ahmes:inst|ahmes_alu:inst7|mux16x1_8bitsa:inst|mux16x1:inst7                                                      ; work         ;
;                |mux4x1:inst3|          ; 11 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |testes|Ahmes:inst|ahmes_alu:inst7|mux16x1_8bitsa:inst|mux16x1:inst7|mux4x1:inst3                                         ; work         ;
;                   |mux2x1:inst2|       ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |testes|Ahmes:inst|ahmes_alu:inst7|mux16x1_8bitsa:inst|mux16x1:inst7|mux4x1:inst3|mux2x1:inst2                            ; work         ;
;             |mux16x1:inst|             ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |testes|Ahmes:inst|ahmes_alu:inst7|mux16x1_8bitsa:inst|mux16x1:inst                                                       ; work         ;
;                |mux4x1:inst3|          ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |testes|Ahmes:inst|ahmes_alu:inst7|mux16x1_8bitsa:inst|mux16x1:inst|mux4x1:inst3                                          ; work         ;
;                   |mux2x1:inst2|       ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |testes|Ahmes:inst|ahmes_alu:inst7|mux16x1_8bitsa:inst|mux16x1:inst|mux4x1:inst3|mux2x1:inst2                             ; work         ;
;          |overflow_check_ahmes:inst9|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |testes|Ahmes:inst|ahmes_alu:inst7|overflow_check_ahmes:inst9                                                             ; work         ;
;          |zero_check:inst24|           ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |testes|Ahmes:inst|ahmes_alu:inst7|zero_check:inst24                                                                      ; work         ;
;       |counter_8_bits:PC|              ; 16 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |testes|Ahmes:inst|counter_8_bits:PC                                                                                      ; work         ;
;          |generic_counter:inst3|       ; 1 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |testes|Ahmes:inst|counter_8_bits:PC|generic_counter:inst3                                                                ; work         ;
;             |mux4x1:inst|              ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |testes|Ahmes:inst|counter_8_bits:PC|generic_counter:inst3|mux4x1:inst                                                    ; work         ;
;                |mux2x1:inst2|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |testes|Ahmes:inst|counter_8_bits:PC|generic_counter:inst3|mux4x1:inst|mux2x1:inst2                                       ; work         ;
;          |generic_counter:inst4|       ; 2 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |testes|Ahmes:inst|counter_8_bits:PC|generic_counter:inst4                                                                ; work         ;
;             |mux4x1:inst|              ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |testes|Ahmes:inst|counter_8_bits:PC|generic_counter:inst4|mux4x1:inst                                                    ; work         ;
;                |mux2x1:inst2|          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |testes|Ahmes:inst|counter_8_bits:PC|generic_counter:inst4|mux4x1:inst|mux2x1:inst2                                       ; work         ;
;          |generic_counter:inst5|       ; 2 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |testes|Ahmes:inst|counter_8_bits:PC|generic_counter:inst5                                                                ; work         ;
;             |mux4x1:inst|              ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |testes|Ahmes:inst|counter_8_bits:PC|generic_counter:inst5|mux4x1:inst                                                    ; work         ;
;                |mux2x1:inst2|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |testes|Ahmes:inst|counter_8_bits:PC|generic_counter:inst5|mux4x1:inst|mux2x1:inst2                                       ; work         ;
;          |generic_counter:inst6|       ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |testes|Ahmes:inst|counter_8_bits:PC|generic_counter:inst6                                                                ; work         ;
;          |generic_counter:inst7|       ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |testes|Ahmes:inst|counter_8_bits:PC|generic_counter:inst7                                                                ; work         ;
;          |generic_counter:inst8|       ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |testes|Ahmes:inst|counter_8_bits:PC|generic_counter:inst8                                                                ; work         ;
;          |generic_counter:inst9|       ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |testes|Ahmes:inst|counter_8_bits:PC|generic_counter:inst9                                                                ; work         ;
;          |generic_counter:inst|        ; 2 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |testes|Ahmes:inst|counter_8_bits:PC|generic_counter:inst                                                                 ; work         ;
;             |mux4x1:inst|              ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |testes|Ahmes:inst|counter_8_bits:PC|generic_counter:inst|mux4x1:inst                                                     ; work         ;
;                |mux2x1:inst|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |testes|Ahmes:inst|counter_8_bits:PC|generic_counter:inst|mux4x1:inst|mux2x1:inst                                         ; work         ;
;       |memoria:inst31|                 ; 47 (47)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |testes|Ahmes:inst|memoria:inst31                                                                                         ; work         ;
;       |mux2x1_8bits:inst3|             ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |testes|Ahmes:inst|mux2x1_8bits:inst3                                                                                     ; work         ;
;          |mux2x1:inst1|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |testes|Ahmes:inst|mux2x1_8bits:inst3|mux2x1:inst1                                                                        ; work         ;
;          |mux2x1:inst2|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |testes|Ahmes:inst|mux2x1_8bits:inst3|mux2x1:inst2                                                                        ; work         ;
;          |mux2x1:inst3|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |testes|Ahmes:inst|mux2x1_8bits:inst3|mux2x1:inst3                                                                        ; work         ;
;          |mux2x1:inst4|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |testes|Ahmes:inst|mux2x1_8bits:inst3|mux2x1:inst4                                                                        ; work         ;
;          |mux2x1:inst5|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |testes|Ahmes:inst|mux2x1_8bits:inst3|mux2x1:inst5                                                                        ; work         ;
;          |mux2x1:inst6|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |testes|Ahmes:inst|mux2x1_8bits:inst3|mux2x1:inst6                                                                        ; work         ;
;          |mux2x1:inst7|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |testes|Ahmes:inst|mux2x1_8bits:inst3|mux2x1:inst7                                                                        ; work         ;
;          |mux2x1:inst|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |testes|Ahmes:inst|mux2x1_8bits:inst3|mux2x1:inst                                                                         ; work         ;
;       |reg_8_bits:AC|                  ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |testes|Ahmes:inst|reg_8_bits:AC                                                                                          ; work         ;
;       |reg_8_bits:RDM|                 ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |testes|Ahmes:inst|reg_8_bits:RDM                                                                                         ; work         ;
;       |reg_8_bits:REM|                 ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |testes|Ahmes:inst|reg_8_bits:REM                                                                                         ; work         ;
;       |reg_8_bits:RI|                  ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |testes|Ahmes:inst|reg_8_bits:RI                                                                                          ; work         ;
+----------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                             ;
+---------------------------------------+----------------------------------------+
; Register name                         ; Reason for Removal                     ;
+---------------------------------------+----------------------------------------+
; Ahmes:inst|inst25                     ; Stuck at VCC due to stuck port data_in ;
; Total Number of Removed Registers = 1 ;                                        ;
+---------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 47    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 1     ;
; Number of registers using Asynchronous Clear ; 47    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 43    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; Ahmes:inst|inst11                      ; 3       ;
; Ahmes:inst|inst23                      ; 3       ;
; Ahmes:inst|inst24                      ; 3       ;
; Ahmes:inst|inst12                      ; 3       ;
; Total number of inverted registers = 4 ;         ;
+----------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------+
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |testes|Ahmes:inst|counter_8_bits:PC|generic_counter:inst9|inst5                                     ;
; 12:1               ; 6 bits    ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; No         ; |testes|Ahmes:inst|ahmes_alu:inst7|mux16x1_8bitsa:inst|mux16x1:inst6|mux4x1:inst3|mux2x1:inst2|inst2 ;
; 12:1               ; 2 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |testes|Ahmes:inst|ahmes_alu:inst7|mux16x1_8bitsa:inst|mux16x1:inst7|mux4x1:inst3|mux2x1:inst2|inst2 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Thu Sep 08 20:24:01 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off testes -c testes
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file testes.bdf
    Info (12023): Found entity 1: testes
Info (12021): Found 1 design units, including 1 entities, in source file decod1x2.bdf
    Info (12023): Found entity 1: decod1x2
Info (12021): Found 1 design units, including 1 entities, in source file cond_test.bdf
    Info (12023): Found entity 1: cond_test
Info (12021): Found 1 design units, including 1 entities, in source file ahmes_uc.bdf
    Info (12023): Found entity 1: Ahmes_uc
Info (12021): Found 1 design units, including 1 entities, in source file shr.bdf
    Info (12023): Found entity 1: shr
Info (12021): Found 1 design units, including 1 entities, in source file rol.bdf
    Info (12023): Found entity 1: rol
Info (12021): Found 1 design units, including 1 entities, in source file ror.bdf
    Info (12023): Found entity 1: ror
Info (12021): Found 1 design units, including 1 entities, in source file neander.bdf
    Info (12023): Found entity 1: Neander
Info (12021): Found 1 design units, including 1 entities, in source file carry_check_ahmes.bdf
    Info (12023): Found entity 1: carry_check_ahmes
Info (12021): Found 1 design units, including 1 entities, in source file borrow_check_ahmes.bdf
    Info (12023): Found entity 1: borrow_check_ahmes
Info (12021): Found 1 design units, including 1 entities, in source file overflow_check_ahmes.bdf
    Info (12023): Found entity 1: overflow_check_ahmes
Info (12021): Found 1 design units, including 1 entities, in source file ahmes_board.bdf
    Info (12023): Found entity 1: Ahmes_board
Info (12021): Found 2 design units, including 1 entities, in source file vhdl1.vhd
    Info (12022): Found design unit 1: memoria-circ1
    Info (12023): Found entity 1: memoria
Info (12021): Found 1 design units, including 1 entities, in source file block14.bdf
    Info (12023): Found entity 1: Block14
Info (12021): Found 1 design units, including 1 entities, in source file m_inst_counter.bdf
    Info (12023): Found entity 1: m_inst_counter
Info (12127): Elaborating entity "testes" for the top level hierarchy
Warning (12125): Using design file ahmes.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Ahmes
Info (12128): Elaborating entity "Ahmes" for hierarchy "Ahmes:inst"
Warning (12125): Using design file ahmes_alu.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: ahmes_alu
Info (12128): Elaborating entity "ahmes_alu" for hierarchy "Ahmes:inst|ahmes_alu:inst7"
Warning (275009): Pin "c_flag" not connected
Info (12128): Elaborating entity "carry_check_ahmes" for hierarchy "Ahmes:inst|ahmes_alu:inst7|carry_check_ahmes:inst7"
Warning (275008): Primitive "NOT" of instance "inst20" not used
Warning (12125): Using design file shl.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: shl
Info (12128): Elaborating entity "shl" for hierarchy "Ahmes:inst|ahmes_alu:inst7|shl:inst13"
Warning (12125): Using design file mux4x1.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: mux4x1
Info (12128): Elaborating entity "mux4x1" for hierarchy "Ahmes:inst|ahmes_alu:inst7|mux4x1:inst6"
Warning (12125): Using design file mux2x1.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: mux2x1
Info (12128): Elaborating entity "mux2x1" for hierarchy "Ahmes:inst|ahmes_alu:inst7|mux4x1:inst6|mux2x1:inst2"
Info (12128): Elaborating entity "shr" for hierarchy "Ahmes:inst|ahmes_alu:inst7|shr:inst23"
Info (12128): Elaborating entity "ror" for hierarchy "Ahmes:inst|ahmes_alu:inst7|ror:inst72"
Info (12128): Elaborating entity "rol" for hierarchy "Ahmes:inst|ahmes_alu:inst7|rol:inst84"
Info (12128): Elaborating entity "borrow_check_ahmes" for hierarchy "Ahmes:inst|ahmes_alu:inst7|borrow_check_ahmes:inst8"
Warning (275008): Primitive "NOT" of instance "inst19" not used
Warning (275008): Primitive "NOT" of instance "inst20" not used
Warning (275008): Primitive "NOT" of instance "inst8" not used
Warning (12125): Using design file zero_check.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: zero_check
Info (12128): Elaborating entity "zero_check" for hierarchy "Ahmes:inst|ahmes_alu:inst7|zero_check:inst24"
Warning (12125): Using design file mux16x1_8bitsa.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: mux16x1_8bitsa
Info (12128): Elaborating entity "mux16x1_8bitsa" for hierarchy "Ahmes:inst|ahmes_alu:inst7|mux16x1_8bitsa:inst"
Warning (12125): Using design file mux16x1.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: mux16x1
Info (12128): Elaborating entity "mux16x1" for hierarchy "Ahmes:inst|ahmes_alu:inst7|mux16x1_8bitsa:inst|mux16x1:inst"
Warning (12125): Using design file 8_bits_adder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: 8_bits_adder
Info (12128): Elaborating entity "8_bits_adder" for hierarchy "Ahmes:inst|ahmes_alu:inst7|8_bits_adder:inst45"
Warning (12125): Using design file full_adder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: full_adder
Info (12128): Elaborating entity "full_adder" for hierarchy "Ahmes:inst|ahmes_alu:inst7|8_bits_adder:inst45|full_adder:inst7"
Warning (12125): Using design file half_adder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: half_adder
Info (12128): Elaborating entity "half_adder" for hierarchy "Ahmes:inst|ahmes_alu:inst7|8_bits_adder:inst45|full_adder:inst7|half_adder:inst1"
Warning (12125): Using design file or_8bits.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: or_8bits
Info (12128): Elaborating entity "or_8bits" for hierarchy "Ahmes:inst|ahmes_alu:inst7|or_8bits:inst2"
Warning (12125): Using design file and_8bits.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: and_8bits
Info (12128): Elaborating entity "and_8bits" for hierarchy "Ahmes:inst|ahmes_alu:inst7|and_8bits:inst1"
Warning (12125): Using design file not_8bits.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: not_8bits
Info (12128): Elaborating entity "not_8bits" for hierarchy "Ahmes:inst|ahmes_alu:inst7|not_8bits:inst3"
Warning (12125): Using design file mux4x1_8bits.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: mux4x1_8bits
Info (12128): Elaborating entity "mux4x1_8bits" for hierarchy "Ahmes:inst|ahmes_alu:inst7|mux4x1_8bits:inst5"
Warning (12125): Using design file negative_check.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: negative_check
Info (12128): Elaborating entity "negative_check" for hierarchy "Ahmes:inst|ahmes_alu:inst7|negative_check:inst4"
Info (12128): Elaborating entity "overflow_check_ahmes" for hierarchy "Ahmes:inst|ahmes_alu:inst7|overflow_check_ahmes:inst9"
Warning (275008): Primitive "NOT" of instance "inst19" not used
Warning (275008): Primitive "NOT" of instance "inst20" not used
Warning (12125): Using design file reg_8_bits.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: reg_8_bits
Info (12128): Elaborating entity "reg_8_bits" for hierarchy "Ahmes:inst|reg_8_bits:AC"
Info (12128): Elaborating entity "Ahmes_uc" for hierarchy "Ahmes:inst|Ahmes_uc:inst"
Info (12128): Elaborating entity "m_inst_counter" for hierarchy "Ahmes:inst|Ahmes_uc:inst|m_inst_counter:inst1"
Warning (12125): Using design file decod3x8.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: decod3x8
Info (12128): Elaborating entity "decod3x8" for hierarchy "Ahmes:inst|Ahmes_uc:inst|m_inst_counter:inst1|decod3x8:inst1"
Warning (12125): Using design file counter_8_bits.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: counter_8_bits
Info (12128): Elaborating entity "counter_8_bits" for hierarchy "Ahmes:inst|Ahmes_uc:inst|m_inst_counter:inst1|counter_8_bits:inst2"
Warning (12125): Using design file generic_counter.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: generic_counter
Info (12128): Elaborating entity "generic_counter" for hierarchy "Ahmes:inst|Ahmes_uc:inst|m_inst_counter:inst1|counter_8_bits:inst2|generic_counter:inst3"
Warning (12125): Using design file ahmes_instr_decod.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Ahmes_instr_decod
Info (12128): Elaborating entity "Ahmes_instr_decod" for hierarchy "Ahmes:inst|Ahmes_uc:inst|Ahmes_instr_decod:inst"
Warning (12125): Using design file decod4x16.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: decod4x16
Info (12128): Elaborating entity "decod4x16" for hierarchy "Ahmes:inst|Ahmes_uc:inst|Ahmes_instr_decod:inst|decod4x16:inst"
Warning (12125): Using design file decod2x4.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: decod2x4
Info (12128): Elaborating entity "decod2x4" for hierarchy "Ahmes:inst|Ahmes_uc:inst|Ahmes_instr_decod:inst|decod2x4:inst4"
Info (12128): Elaborating entity "cond_test" for hierarchy "Ahmes:inst|Ahmes_uc:inst|cond_test:inst15"
Info (12128): Elaborating entity "decod1x2" for hierarchy "Ahmes:inst|Ahmes_uc:inst|cond_test:inst15|decod1x2:inst3"
Info (12128): Elaborating entity "memoria" for hierarchy "Ahmes:inst|memoria:inst31"
Warning (12125): Using design file mux2x1_8bits.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: mux2x1_8bits
Info (12128): Elaborating entity "mux2x1_8bits" for hierarchy "Ahmes:inst|mux2x1_8bits:inst3"
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "borrow" is stuck at VCC
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 204 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 21 output pins
    Info (21061): Implemented 181 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 34 warnings
    Info: Peak virtual memory: 4709 megabytes
    Info: Processing ended: Thu Sep 08 20:24:06 2022
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:04


