// Seed: 2056064982
module module_0 (
    input wire id_0,
    output uwire id_1,
    output uwire id_2,
    input uwire id_3,
    output supply1 id_4
);
  logic id_6;
  ;
  assign module_1.id_6 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd37
) (
    output tri1 id_0,
    output tri1 _id_1,
    input tri1 id_2,
    output tri0 id_3,
    output tri0 id_4,
    input supply0 id_5,
    input wire id_6,
    input supply1 id_7,
    input supply0 id_8,
    input wor id_9,
    input tri id_10,
    output tri id_11
);
  logic id_13;
  ;
  logic [id_1 : {  -1  ,  1  }] id_14 = -1;
  module_0 modCall_1 (
      id_8,
      id_11,
      id_3,
      id_5,
      id_11
  );
endmodule
