# PPUä»•æ§˜æ›¸

## 1. ã‚¤ãƒ³ã‚¿ãƒ¼ãƒ•ã‚§ãƒ¼ã‚¹

### 1-1. å®šç¾©

```systemverilog
module PPU(
    input logic clk, reset,
    // counter section
    output logic n_int,
    output logic [8:0] hcnt, vcnt,
    // rendering section
    output logic [7:0] pixel,
    // ppu bus section
    output logic ale, n_rd, n_we
    output logic [5:0] ppu_msb_bus,
    inout logic [7:0] ppu_lsb_bus, ppu_lsb_bus_ale,
    // cpu bus section
    input logic rw, n_dbe,
    input logic [2:0] cpu_addr_bus,
    inout logic [7:0] cpu_data_bus
);
```

### 1-2. ä»®æƒ³ã‚¤ãƒ³ã‚¿ãƒ¼ãƒ•ã‚§ãƒ¼ã‚¹

Inoutãƒãƒ¼ãƒˆã‚’å±•é–‹ã—ã€ä»®æƒ³çš„ã«Input/Outputãƒãƒ¼ãƒˆã«å¤‰æ›ã™ã‚‹ã€‚

```systemverilog
/*
module PPU(
    input logic clk, reset,
    // counter section
    output logic n_int,
    output logic [8:0] hcnt, vcnt,
    // rendering section
    output logic [7:0] pixel,
    // ppu bus section
    output logic ale, n_rd, n_we,
    output logic [13:0] ppu_addr_bus,
    input logic [7:0] ppu_data_bus_in,
    output logic [7:0] ppu_data_bus_out,
    // cpu bus section
    input logic rw, n_dbe,
    input logic [2:0] cpu_addr_bus,
    input logic [7:0] cpu_data_bus_in,
    output logic [7:0] cpu_data_bus_out
);
*/
```

#### PPUãƒã‚¹ã®å±•é–‹

```systemverilog
logic [13:0] ppu_addr_bus;
logic [7:0] ppu_data_bus_in;
logic [7:0] ppu_data_bus_out;

assign ppu_msb_bus = ppu_addr_bus[13:8];
assign ppu_lsb_bus = (ale) ? ppu_addr_bus[7:0] : ppu_data_bus_out;
assign ppu_lsb_bus_ale = ppu_addr_bus[7:0];
assign ppu_data_bus_in = ppu_lsb_bus;
```

#### CPUãƒã‚¹ã®å±•é–‹

```systemverilog
logic [7:0] cpu_data_bus_in;
logic [7:0] cpu_data_bus_out;

assign cpu_data_bus = cpu_data_bus_out;
assign cpu_data_bus_in = cpu_data_bus;
```



## 2. åŸºå¹¹åˆ¶å¾¡

### 2-1. ã‚«ã‚¦ãƒ³ã‚¿

```systemverilog
module Counter(
    input logic clk, reset,
    // n_int
    input logic [7:0] ppustatus,
    input logic [7:0] ppuctrl,
    output logic n_int,
    // hcnt, vcnt
    output logic [8:0] hcnt, vcnt,
    // timing control signal
    output logic [8:0] ihcnt, ivcnt,
    output logic vcnt_000_239,
    output logic vcnt_261,
    output logic hcnt_001_008,
    output logic hcnt_001_064,
    output logic hcnt_065_256,
    output logic hcnt_257_320,
    output logic hcnt_321_336,
    output logic hcnt_337_340,
);
```

#### â˜… n_int

> å‚è€ƒï¼š[https://www.nesdev.org/wiki/NMI](https://www.nesdev.org/wiki/NMI)

1. Start of vertical blanking (dot 1 of line 241) : Set vblank_flag in PPU to true.
2. End of vertical blanking (dot 1 of line 261) : Set vblank_flag to false.
3. Read [PPUSTATUS](https://www.nesdev.org/wiki/PPUSTATUS): Return old status of vblank_flag in bit 7, then set vblank_flag to false.
4. Write to [PPUCTRL](https://www.nesdev.org/wiki/PPUCTRL): Set NMI_output to bit 7.

The PPU pulls /NMI low if and only if both vblank_flag and NMI_output are true.

```systemverilog
wire n_int = !(ppustatus[7] && ppuctrl[7]);
```

#### â˜… hcnt, vcnt

```systemverilog
// parameter
parameter HCNTMAX = 9'd340;
parameter VCNTMAX = 9'd261;
parameter VCNTVIS = 9'd239;

// frame
logic frame;
wire frameend = (frame) ? HCNTMAX - 9'd1 : HCNTMAX;
always_ff @(posedge clk)
    if (reset)
        frame <= 1'b0;
    else if (vcnt == VCNTMAX && hcnt == frameend)
        frame <= ~frame;

// [8:0] hcnt
always_ff @(posedge clk)
    if (reset)
        hcnt <= 9'd0;
    else if (vcnt == VCNTMAX && hcnt == frameend)
        hcnt <= 9'd0;
    else if (hcnt == HCNTMAX)
        hcnt <= 9'd0;
    else
        hcnt <= hcnt + 9'd1;

// [8:0] vcnt
always_ff @(posedge clk)
    if (reset)
        vcnt <= 9'd0;
    else if (vcnt == VCNTMAX && hcnt == frameend)
        vcnt <= 9'd0;
    else if (hcnt == HCNTMAX)
        vcnt <= vcnt + 9'd1;
```

#### ihcnt, ivcnt

```systemverilog
assign [8:0] ihcnt = hcnt - 9'd1;
assign [8:0] ivcnt = vcnt - 9'd1;
```

#### vcnt_000_239

```systemverilog
assign vcnt_000_239 = ((9'd0 <= vcnt) && (vcnt <= 9'd239));
```

#### vcnt_261

```systemverilog
assign vcnt_261 = (vcnt == 9'd261);
```

#### hcnt_001_008

```systemverilog
assign hcnt_001_008 = ((9'd1 <= hcnt) && (hcnt <= 9'd8));
```

#### hcnt_001_064

```systemverilog
assign hcnt_001_064 = ((9'd1 <= hcnt) && (hcnt <= 9'd64));
```

#### hcnt_065_256

```systemverilog
assign hcnt_065_256 = ((9'd65 <= hcnt) && (hcnt <= 9'd256));
```

#### hcnt_257_320

```systemverilog
assign hcnt_257_320 = ((9'd257 <= hcnt) && (hcnt <= 9'd320));
```

#### hcnt_321_336

```systemverilog
assign hcnt_321_336 = ((9'd321 <= hcnt) && (hcnt <= 9'd336));
```

#### hcnt_337_340

```systemverilog
assign hcnt_337_340 = ((9'd337 <= hcnt) && (hcnt <= 9'd340));
```



### 2-2. ãƒ¬ãƒ³ãƒ€ãƒªãƒ³ã‚°

ãƒ¬ãƒ³ãƒ€ãƒªãƒ³ã‚°ãƒ‘ã‚¤ãƒ—ãƒ©ã‚¤ãƒ³ã‚’å®šç¾©ã™ã‚‹ãƒ¢ã‚¸ãƒ¥ãƒ¼ãƒ«ã€‚

```systemverilog
module Renderer(
    input logic clk, reset,
    // rendering_en, fetch_en
    input logic [8:0] hcnt, vcnt,
    input logic [7:0] ppumask,
    input logic vcnt_000_239
    input logic vcnt_261,
    output logic rendering_en,
    output logic fetch_en,
    output logic fetch_rd,
    // pixel
    input logic [3:0] bg_index,
    input logic [4:0] sp_index,
    output logic [7:0] pixel,
    // sprite0_hit
    input logic sprite0_scanline,
    input logic sprite0_rendering,
    output logic sprite0_hit
);
```

#### rendering_en

```systemverilog
assign rendering_en = ppumask[3] & ppumask[4];
```

#### fetch_en

Sprite evaluation occurs if either the sprite layer or background layer is enabled via $2001. Unless both layers are disabled, it merely hides sprite rendering.

```systemverilog
assign fetch_en = vcnt_000_239 | vcnt_261;
```

#### fetch_rd

```systemverilog
assign fetch_rd = ((rendering_en & fetch_en) & !hcnt[0]);
```

#### index

| BG pixel | Sprite pixel | Priority |     Output     |
| :------: | :----------: | :------: | :------------: |
|    0     |      0       |    X     | EXT in ($3F00) |
|    0     |     1-3      |    X     |     Sprite     |
|   1-3    |      0       |    X     |       BG       |
|   1-3    |     1-3      |    0     |     Sprite     |
|   1-3    |     1-3      |    1     |       BG       |

**Border region**
The border region displays the palette RAM entry selected by EXT input, either the data on the EXT pins if in input mode or 0 if in output mode. The first pixel on the left border is displayed with greyscale mode enabled. The border is affected by PPUMASK emphasis and greyscale effects.

**Rendering disabled**
With rendering disabled, both the picture and border regions display only EXT input. On PPUs that support CPU reads from palette RAM (RP2C02G, RP2C02H), the automatic greyscale effect on the first border pixel is disabled if a CPU palette read occurs at the exact same time.[1]

```systemverilog
// Priority mux
wire bg_index0 = (bg_index[1:0] == 2'b00);
wire sp_index0 = (sp_index[1:0] == 2'b00);
wire index_sel = sp_index[4];

wire [4:0] bg_index_mux = (bg_index0) ? 5'b0 : {1'b0, bg_index};
wire [4:0] sp_index_mux = (sp_index0) ? 5'b0 : {1'b1, sp_index[3:0]};

always_ff @(posedge clk)
    index <= index_mux;

logic [4:0] index_mux;
always_comb
    casex({bg_index0, sp_index0, index_sel})
        3'b11x: index_mux = 5'b0;
        3'b10x: index_mux = sp_index_mux;
        3'b01x: index_mux = bg_index_mux;
        3'b000: index_mux = sp_index_mux;
        3'b001: index_mux = bg_index_mux;
    endcase
```

#### â˜… pixel

When the PPU isn't rendering, its v register specifies the current VRAM address (and is output on the PPU's address pins). Whenever the low 14 bits of v point into palette RAM ($3F00-$3FFF), the PPU will continuously draw the color at that address instead of the EXT input, overriding the backdrop color. This is because the only way to access palette RAM is with this drawing mechanism.

PPUMASK emphasis and greyscale effects apply even with rendering disabled.

Addresses $3F04/$3F08/$3F0C are not used by the PPU when normally rendering (since the pattern values that would otherwise select those cells select the backdrop color instead). They can still be shown using the background palette direct access, explained below.

- [x] indexæ¼”ç®—ã§å¯¾å¿œã™ã‚‹ã€‚$3F04/$3F08/$3F0C/$3F10/$3F14/$3F18/$3F1C = $3F00ã¨ã™ã‚‹ã€‚

Addresses $3F10/$3F14/$3F18/$3F1C are mirrors of $3F00/$3F04/$3F08/$3F0C. Note that this goes for writing as well as reading. A symptom of not having implemented this correctly in an emulator is the sky being black in *Super Mario Bros.*, which writes the backdrop color through $3F10.

- [ ] pallet ramã§å¯¾å¿œã™ã‚‹ã€‚

```systemverilog
// Pallet RAM
wire n_pram_cs = !((14'h3F00 <= pram_address) && (pram_address <= 14'h3FFF));
wire n_pram_we = (n_pram_cs | n_we);
wire index_en = (rendering_en & fetch_en);

wire [7:0] pram_data = (n_pram_we) ? 8'bz : ppu_data_bus_out;
wire [13:0] pram_address = (index_en) ? 14'h3F00 & {9'b0, index} : ppu_addr_bus;

assign pixel = pram_data;
Pallet_RAM Pallet_RAM(
    .clk(clk),
    .reset(reset),
    .n_cs(n_pram_cs),
    .n_we(n_pram_we),
    .n_oe(1'b0),
    .address(pram_address[4:0]),
    .data(pram_data)
);
```

#### sprite0_hit

> å‚è€ƒï¼šhttps://www.nesdev.org/wiki/PPU_OAM#Internal_operation

```cpp
// sprite0_hit pseudo code
/*
input logic sprite0_scanline,
input logic sprite0_rendering,
output logic sprite0_hit
*/

// Sprite Zero Hit detection
if (bSpriteZeroHitPossible && bSpriteZeroBeingRendered)
{
    // Sprite zero is a collision between foreground and background
    // so they must both be enabled
    if (mask.render_background & mask.render_sprites)
    {
        // The left edge of the screen has specific switches to control
        // its appearance. This is used to smooth inconsistencies when
        // scrolling (since sprites x coord must be >= 0)
        if (~(mask.render_background_left | mask.render_sprites_left))
        {
            if (cycle >= 9 && cycle < 258)
            {
                status.sprite_zero_hit = 1;
            }
        }
        else
        {
            if (cycle >= 1 && cycle < 258)
            {
                status.sprite_zero_hit = 1;
            }
        }
    }
}
```



### 2-3. PPUãƒã‚¹å…¥å‡ºåŠ›

```systemverilog
module PPU_BUS_IF(
    input logic clk, reset,
    input logic rendering_en,
    input logic bg_fetch_en, sp_fetch_en,
    input logic fetch_rd, reg_rd, reg_we,

    output logic ale, n_rd, n_we,
    output logic [13:0] ppu_addr_bus,
    output logic [7:0] ppu_data_bus_out
);
```

#### â˜… ale

ppu_lsb_busãŒPPUã¨ã‚«ãƒ¼ãƒˆãƒªãƒƒã‚¸ã‹ã‚‰åŒæ™‚ã«é§†å‹•ã•ã‚Œãªã„ã‚ˆã†ã«ã™ã‚‹ãŸã‚ã€aleã¨!n_rdã€!n_weãŒåŒæ™‚ã«ã‚¢ã‚¯ãƒ†ã‚£ãƒ–ã«ãªã‚‰ãªã„ã‚ˆã†ã«æ³¨æ„ã™ã‚‹ã€‚

```systemverilog
assign ale = (n_rd & n_we);
```

#### â˜… n_rd

```systemverilog
assign n_rd = !(fetch_rd | reg_rd);
```

#### â˜… n_we

```systemverilog
assign n_we = !reg_we;
```

#### â˜… ppu_addr_bus

During frame rendering, provided rendering is enabled (i.e., when either background or sprite rendering is enabled in [$2001:3-4](https://www.nesdev.org/wiki/PPU_registers)), the value on the PPU address bus is as indicated in the descriptions above and in the frame timing diagram below. During VBlank and when rendering is disabled, the value on the PPU address bus is the current value of the [v](https://www.nesdev.org/wiki/PPU_scrolling) register.

```systemverilog
always_comb
    casex({rendering_en, bg_fetch_en, sp_fetch_en})
        3'b0xx: ppu_addr_bus = ppu_v;
        3'b100: ppu_addr_bus = ppu_v;
        3'b11x: ppu_addr_bus = bg_fetch_addr;
        3'b101: ppu_addr_bus = sp_fetch_addr;
    endcase
```

#### â˜… ppu_data_bus_out

```systemverilog
always_comb
    casex({reg_we})
        1'b1: ppu_data_bus_out = reg_ppu_data_bus;
        1'b0: ppu_data_bus_out = 'z;
    endcase
```



### 2-4. CPUãƒã‚¹å…¥å‡ºåŠ›

### ğŸ˜Š8/23 ã“ã“ã‹ã‚‰ğŸ˜Š

```systemverilog
module PPU_BUS_IF(
    input logic clk, reset,
    input logic rendering_en,
    input logic bg_fetch_en, sp_fetch_en,
    input logic fetch_rd, reg_rd, reg_we,

    output logic ale, n_rd, n_we,
    output logic [13:0] ppu_addr_bus,
    output logic [7:0] ppu_data_bus_out
);
```

```systemverilog
module CPU_BUS_IF(
    input logic clk, reset,
    input logic rw, n_dbe,
    input logic [2:0] cpu_addr_bus,
    output logic [7:0] cpu_data_bus_out
);
```

#### â˜… cpu_data_bus_out

```systemverilog
// ãƒ¬ã‚¸ã‚¹ã‚¿ã®å‡¦ç†ã‚’æ›¸ãçµ‚ã‚ã£ã¦ã‹ã‚‰å†åº¦æ¤œè¨ã™ã‚‹ã€‚
always_comb
    casex({!n_dbe, !rw})
        2'b1x: cpu_data_bus_out = 'z;
        2'b01: cpu_data_bus_out = 'z;
    endcase
```



## 3. èƒŒæ™¯åˆ¶å¾¡

To generate the background in the picture region, the PPU performs memory fetches on dots 321-336 and 1-256 of scanlines 0-239 and 261.

### 3-1. èƒŒæ™¯ãƒ‡ãƒ¼ã‚¿å–å¾—

```systemverilog
module BG_fetch(
    input logic clk, reset,
    input logic [8:0] hcnt, vcnt,
    input logic [8:0] ihcnt, ivcnt,
    input logic [7:0] ppu_data_bus_in,
    // for PPU_BUS_IF
    output logic bg_fetch_en,
    output logic [13:0] bg_fetch_addr,
    // for BG_shifter
    output logic [7:0] bg_at, bg_lsb, bg_msb
);
```

#### bg_fetch_en

```systemverilog
assign bg_fetch_en = fetch_en & (!hcnt_257_320 | ihcnt[3]);
```

#### bg_fetch_addr

- [ ] timing control signalã‚’åˆ©ç”¨ã—ã¦ã‚ã‹ã‚Šã‚„ã™ãæ›¸ãç›´ã™ã€‚

PPU addresses within the pattern tables can be decoded as follows:

```
DCBA98 76543210
---------------
0HNNNN NNNNPyyy
|||||| |||||+++- T: Fine Y offset, the row number within a tile
|||||| ||||+---- P: Bit plane (0: lsb; 1: msb)
||++++-++++----- N: Tile number from name table
|+-------------- H: Half of pattern table (0: "left"; 1: "right")
+--------------- 0: Pattern table is at $0000-$1FFF
```

```systemverilog
// Address multiplexer
always_comb
    case(hcnt[2:1])
        2'b00: bg_fetch_addr = bg_nt_addr;
        2'b01: bg_fetch_addr = (bg_shift_en) ? bg_at_addr : bg_nt_addr;
        2'b10: bg_fetch_addr = bg_lsb_addr;
        2'b11: bg_fetch_addr = bg_msb_addr;
    endcase

// Addressing
wire [13:0] bg_nt_addr = {2'b10, ppu_v[11:0]};
wire [13:0] bg_at_addr = {2'b10, ppu_v[11:10], 4'b1111, ppu_v[9:7], ppu_v[4:2]};
wire [13:0] bg_lsb_addr = {1'b0, ppuctrl[4], bg_nt, 1'b0, ppu_v[14:12]};
wire [13:0] bg_msb_addr = {1'b0, ppuctrl[4], bg_nt, 1'b1, ppu_v[14:12]};
```

#### bg_nt

- [ ] timing control signalã‚’åˆ©ç”¨ã—ã¦ã‚ã‹ã‚Šã‚„ã™ãæ›¸ãç›´ã™ã€‚

```systemverilog
logic [7:0] bg_nt;
always_ff @(posedge clk)
    if (bg_fetch_en && hcnt[2:0] == 3'b010)
        bg_nt <= ppu_data_bus_in;
```

#### bg_at

```systemverilog
always_ff @(posedge clk)
    if (bg_fetch_en && hcnt[2:0] == 3'b100)
        bg_at <= ppu_data_bus_in;
```

#### bg_lsb

```systemverilog
always_ff @(posedge clk)
    if (bg_fetch_en && hcnt[2:0] == 3'b110)
        bg_lsb <= ppu_data_bus_in;
```

#### bg_msb

```systemverilog
assign bg_msb = ppu_data_bus_in;
```



### 3-2. èƒŒæ™¯ãƒ‡ãƒ¼ã‚¿å‡ºåŠ›

> å‚è€ƒï¼‘ï¼šhttps://www.nesdev.org/wiki/PPU_rendering#PPU_address_bus_contents
>
> å‚è€ƒï¼’ï¼šhttps://www.nesdev.org/wiki/PPU_memory_map

On every 8th dot in these background fetch regions (the same dot on which the coarse x component of v is incremented), the pattern and attributes data are transferred into registers used for producing pixel data.

To generate the background in the picture region, the PPU performs memory fetches on dots 321-336 and 1-256 of scanlines 0-239 and 261. On every dot in these background fetch regions, a 4-bit pixel is selected by the fine x register from the low 8 bits of the pattern and attributes shift registers, which are then shifted.

```systemverilog
module BG_shifter(
    input logic clk, reset,
    input logic [8:0] ihcnt, ivcnt,
    input logic fetch_en,
    input logic hcnt_001_064,
    input logic hcnt_065_256,
    input logic hcnt_321_336,
    input logic [14:0] ppu_v,
    input logic [2:0] ppu_x,
    input logic [7:0] bg_at, bg_lsb, bg_msb,
    // for Renderer
    output logic [3:0] bg_index
);
```

#### bg_shift_en

```systemverilog
wire shift_en = fetch_en & (hcnt_001_64 | hcnt_065_256 | hcnt_321_336);
```

#### bg_trans_en

```systemverilog
wire bg_trans_en = shift_en && (ihcnt[2:0] == 3'b111);
```

#### bg_index

- [ ] PPUMASK[1] = 0 ã®æ™‚bg_index = 4'b0ã¨ã™ã‚‹ã€‚

```systemverilog
// BG shift register
// {bg_msb, bg_lsb} -> $BG_SHIFT;
logic [15:0] bg_msb_shift, bg_lsb_shift;
always_ff @(posedge clk)
    if (bg_trans_en) begin
        bg_msb_shift <= {bg_msb_shift[14:7], bg_msb};
        bg_lsb_shift <= {bg_lsb_shift[14:7], bg_lsb};
    end
    else if (shift_en) begin
        bg_msb_shift <= {bg_msb_shift[14:0], 1'b1};
        bg_lsb_shift <= {bg_lsb_shift[14:0], 1'b1};
    end

// Attributes shift register
// {bg_at} -> $AT_SHIFT;
logic [15:0] attr_msb_shift, attr_lsb_shift;
always_ff @(posedge clk)
    if (bg_trans_en) begin
        attr_msb_shift <= {attr_msb_shift[14:7], 8{bg_at_mux[1]}};
        attr_lsb_shift <= {attr_lsb_shift[14:7], 8{bg_at_mux[0]}};
    end
    else if (shift_en) begin
        attr_msb_shift <= {attr_msb_shift[14:0], 1'b1};
        attr_lsb_shift <= {attr_lsb_shift[14:0], 1'b1};
    end

logic [1:0] bg_at_mux;
always_comb
    case({ppu_v[6], ppu_v[1]})
        2'b00: bg_at_mux = bg_at[1:0];
        2'b01: bg_at_mux = bg_at[3:2];
        2'b10: bg_at_mux = bg_at[5:4];
        2'b11: bg_at_mux = bg_at[7:6];
    endcase


// Fine_x select mux
// $SHIFTER * $REG_X -> $INDEX_BG;
always_ff @(posedge clk)
    bg_index <= bg_index_mux;

logic [3:0] bg_index_mux;
always_comb
    case(ppu_x)
        3'b000: bg_index_mux = {attr_msb_shift[15], attr_lsb_shift[15], bg_msb_shift[15], bg_lsb_shift[15]};
        3'b001: bg_index_mux = {attr_msb_shift[14], attr_lsb_shift[14], bg_msb_shift[14], bg_lsb_shift[14]};
        3'b010: bg_index_mux = {attr_msb_shift[13], attr_lsb_shift[13], bg_msb_shift[13], bg_lsb_shift[13]};
        3'b011: bg_index_mux = {attr_msb_shift[12], attr_lsb_shift[12], bg_msb_shift[12], bg_lsb_shift[12]};
        3'b100: bg_index_mux = {attr_msb_shift[11], attr_lsb_shift[11], bg_msb_shift[11], bg_lsb_shift[11]};
        3'b101: bg_index_mux = {attr_msb_shift[10], attr_lsb_shift[10], bg_msb_shift[10], bg_lsb_shift[10]};
        3'b110: bg_index_mux = {attr_msb_shift[9], attr_lsb_shift[9], bg_msb_shift[9], bg_lsb_shift[9]};
        3'b111: bg_index_mux = {attr_msb_shift[8], attr_lsb_shift[8], bg_msb_shift[8], bg_lsb_shift[8]};
    endcase
```





## 4. ã‚¹ãƒ—ãƒ©ã‚¤ãƒˆåˆ¶å¾¡

### 4-1. OAMè©•ä¾¡

Yåº§æ¨™ã®ãƒã‚§ãƒƒã‚¯æ–¹æ³•ï¼š0 <= Scanline.Yåº§æ¨™ - Sprite.Yåº§æ¨™ < Sprite.é«˜ã•

```systemverilog
input logic sprite0_scanline,
input logic sprite0_rendering,
```

#### sprite0_scanline

```systemverilog
output logic sprite0_scanline,

logic sprite0_next_scanline
```

#### sprite0_rendering

```systemverilog
```



### 4-2. ã‚¹ãƒ—ãƒ©ã‚¤ãƒˆå–å¾—

```systemverilog
module SP_fetch(
    input logic clk, reset,
    input logic [8:0] hcnt, vcnt,
    input logic [7:0] ppu_data_bus_in,
    // for PPU_BUS_IF
    output logic sp_fetch_en,
    output logic [13:0] sp_fetch_addr,
    // for SP_
);
```

> å‚è€ƒï¼‘ï¼šhttps://www.nesdev.org/wiki/PPU_sprite_evaluation
>
> å‚è€ƒï¼’ï¼šhttps://www.nesdev.org/wiki/PPU_sprite_priority

OAM -> Secondary OAM -> Sprite fetch -> Sprite output unit [7:0] -> sp_index

#### sp_fetch_en

```systemverilog
assign sp_fetch_en = fetch_en & (hcnt_257_320 & !ihcnt[3]);
```

#### sp_fetch_addr

```systemverilog

```

#### oam2nd

```systemverilog

```



### 4-4. ã‚¹ãƒ—ãƒ©ã‚¤ãƒˆå‡ºåŠ›

#### sp_output_unit

Secondary OAMã®4byteã®å±æ€§ã€Sprite pattern dataã€hcntã‹ã‚‰indexãƒ‡ãƒ¼ã‚¿ã‚’åãå‡ºã™ãƒ¦ãƒ‹ãƒƒãƒˆã€‚
ã‚¯ãƒ­ãƒƒã‚¯æ¯ã«Xåº§æ¨™ã‚’æ¸›ç®—ã—ã€Xåº§æ¨™ãŒ0~-7ã®é–“å‡ºåŠ›ã™ã‚‹

```systemverilog
module Sprite_output_unit(
    input logic clk, reset,
    input logic [8:0] hcnt, vcnt,
    input logic // Secondary OAM 4byte,
    input logic // Sprite pattern data,
    output logic [4:0] sp_index_raw
    // External section
);
```

#### sp_index

Sprite_output_unit#0~7ã‚’å…¥åŠ›ã¨ã—ã¦ã€å„ªå…ˆåº¦ã®é«˜ã„ãƒ¦ãƒ‹ãƒƒãƒˆã‹ã‚‰ã®å…¥åŠ›ã‚’å‡ºåŠ›ã™ã‚‹ã€‚

- [ ] PPUMASK[2] = 0 ã®æ™‚sp_index = 5'b0ã¨ã™ã‚‹ã€‚

```systemverilog
always_comb
```



## 5. å†…éƒ¨åˆ¶å¾¡

### 5-1. ãƒ¬ã‚¸ã‚¹ã‚¿

```systemverilog
module Register(
    input clk, reset,
    input logic rw, n_dbe,
    input logic [2:0] cpu_addr_bus,
    input logic [7:0] cpu_data_bus_in,
    output logic reg_rd, reg_we,
    output logic [7:0] reg_cpu_data_out
);
```

#### reg_rd

```systemverilog

```

#### reg_we

```systemverilog

```

#### reg_ppu_data_bus

```systemverilog
// ãƒ­ã‚¸ãƒƒã‚¯ã®ã‚¤ãƒ¡ãƒ¼ã‚¸
always_comb
    casex({})
        2'b1x: reg_ppu_data_bus_out = ppuctrl;
        2'b01: reg_ppu_data_bus_out = ppumask;
        2'b00: reg_ppu_data_bus_out = ppustatus;
    endcase
```



#### ppuctrl

```systemverilog
```

#### ppumask

```
7  bit  0
---- ----
BGRs bMmG
|||| ||||
|||| |||+- Greyscale (0: normal color, 1: produce a greyscale display)
|||| ||+-- 1: Show background in leftmost 8 pixels of screen, 0: Hide
|||| |+--- 1: Show sprites in leftmost 8 pixels of screen, 0: Hide
|||| +---- 1: Show background
|||+------ 1: Show sprites
||+------- Emphasize red (green on PAL/Dendy)
|+-------- Emphasize green (red on PAL/Dendy)
+--------- Emphasize blue
```

```systemverilog
```

#### ppustatus

```systemverilog
```

#### oamaddr

```systemverilog
```

#### oamdata

```systemverilog
```

#### ppuscroll

```systemverilog
```

#### ppuaddr

```systemverilog
```

#### ppudata

```systemverilog
```



### 5-2. å†…éƒ¨ãƒ¬ã‚¸ã‚¹ã‚¿

The 15 bit registers *t* and *v* are composed this way during rendering:

```
yyy NN YYYYY XXXXX
||| || ||||| +++++-- coarse X scroll
||| || +++++-------- coarse Y scroll
||| ++-------------- nametable select
+++----------------- fine Y scroll
```



#### ppu_v

```systemverilog
```

#### ppu_t

```systemverilog
```

#### ppu_x

```systemverilog
```

#### ppu_w

```systemverilog
```



### 5-3. OAMæ›¸è¾¼ã¿

#### oam_dma

```systemverilog
```



## 6. Utility

### 6-1. Pallet RAM

```systemverilog
module Pallet_RAM(
    input logic clk, reset,
    input logic n_cs, n_we, n_oe,
    input logic [4:0] address,
    inout logic [7:0] data
);
    
    logic [7:0] ram_data [2**5-1:0];
    
    /*
    logic [7:0] PPU_PRAM [2**5-1:0];
    always_ff @(posedge CLK)
        if (!n_cs && REG_PRAM_WR)
            if (PPU_ADDR[1:0] == 2'b00 )
                PPU_PRAM[{1'b0, PPU_ADDR[3:0]}] <= CPU_DATA;
            else
                PPU_PRAM[PPU_ADDR[4:0]] <= CPU_DATA;


    logic [7:0] PPU_PRAM_DATA;
    always_comb
        if (!n_cs && REG_PRAM_WR)
            PPU_PRAM_DATA = CPU_DATA;
        else if (!n_cs && PPU_RD)
            PPU_PRAM_DATA = PPU_PRAM[PPU_ADDR[4:0]];
        else if (RND_INDEX[1:0] == 2'b00)
            PPU_PRAM_DATA = PPU_PRAM[5'h00];
        else
            PPU_PRAM_DATA = PPU_PRAM[RND_INDEX];

    always_ff @(posedge CLK)
        PPU_PIXEL <= PPU_PRAM_DATA;

    */

endmodule
```

### 6-2. OAM

```systemverilog
module OAM(
    input logic clk, reset,
    input logic n_cs, n_we, n_oe,
    input logic [7:0] address,
    inout logic [7:0] data
);
    
    logic [7:0] ram_data [2**8-1:0];
    
endmodule
```

### 6-3. OAM2nd

```systemverilog
module OAM2nd(
    input logic clk, reset,
    input logic n_cs, n_we, n_oe,
    input logic [4:0] address,
    inout logic [7:0] data
);
    
    logic [7:0] ram_data [2**5-1:0];
    
endmodule
```

