
OLED1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002108  00400000  00400000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00402108  00402108  00012108  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     0000043c  20400000  00402110  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          000002d8  2040043c  0040254c  0002043c  2**2
                  ALLOC
  4 .stack        00002004  20400714  00402824  0002043c  2**0
                  ALLOC
  5 .heap         00000200  20402718  00404828  0002043c  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  0002043c  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  0002046a  2**0
                  CONTENTS, READONLY
  8 .debug_info   00017972  00000000  00000000  000204c3  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 000034de  00000000  00000000  00037e35  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00005581  00000000  00000000  0003b313  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000968  00000000  00000000  00040894  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000a28  00000000  00000000  000411fc  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  00020917  00000000  00000000  00041c24  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000dcdc  00000000  00000000  0006253b  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0008fc8a  00000000  00000000  00070217  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  000016a0  00000000  00000000  000ffea4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	18 27 40 20 2d 13 40 00 29 13 40 00 29 13 40 00     .'@ -.@.).@.).@.
  400010:	29 13 40 00 29 13 40 00 29 13 40 00 00 00 00 00     ).@.).@.).@.....
	...
  40002c:	29 13 40 00 29 13 40 00 00 00 00 00 29 13 40 00     ).@.).@.....).@.
  40003c:	29 13 40 00 29 13 40 00 29 13 40 00 e9 15 40 00     ).@.).@.).@...@.
  40004c:	65 16 40 00 29 13 40 00 29 13 40 00 29 13 40 00     e.@.).@.).@.).@.
  40005c:	29 13 40 00 29 13 40 00 00 00 00 00 8d 0e 40 00     ).@.).@.......@.
  40006c:	a1 0e 40 00 b5 0e 40 00 29 13 40 00 29 13 40 00     ..@...@.).@.).@.
  40007c:	29 13 40 00 c9 0e 40 00 dd 0e 40 00 29 13 40 00     ).@...@...@.).@.
  40008c:	29 13 40 00 29 13 40 00 29 13 40 00 29 13 40 00     ).@.).@.).@.).@.
  40009c:	c1 15 40 00 99 15 40 00 29 13 40 00 29 13 40 00     ..@...@.).@.).@.
  4000ac:	29 13 40 00 29 13 40 00 29 13 40 00 29 13 40 00     ).@.).@.).@.).@.
  4000bc:	29 13 40 00 29 13 40 00 29 13 40 00 29 13 40 00     ).@.).@.).@.).@.
  4000cc:	29 13 40 00 00 00 00 00 29 13 40 00 00 00 00 00     ).@.....).@.....
  4000dc:	29 13 40 00 29 13 40 00 29 13 40 00 29 13 40 00     ).@.).@.).@.).@.
  4000ec:	29 13 40 00 29 13 40 00 29 13 40 00 29 13 40 00     ).@.).@.).@.).@.
  4000fc:	29 13 40 00 29 13 40 00 29 13 40 00 29 13 40 00     ).@.).@.).@.).@.
  40010c:	29 13 40 00 29 13 40 00 00 00 00 00 00 00 00 00     ).@.).@.........
  40011c:	00 00 00 00 29 13 40 00 29 13 40 00 29 13 40 00     ....).@.).@.).@.
  40012c:	29 13 40 00 29 13 40 00 00 00 00 00 29 13 40 00     ).@.).@.....).@.
  40013c:	29 13 40 00                                         ).@.

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	2040043c 	.word	0x2040043c
  40015c:	00000000 	.word	0x00000000
  400160:	00402110 	.word	0x00402110

00400164 <frame_dummy>:
  400164:	4b0c      	ldr	r3, [pc, #48]	; (400198 <frame_dummy+0x34>)
  400166:	b143      	cbz	r3, 40017a <frame_dummy+0x16>
  400168:	480c      	ldr	r0, [pc, #48]	; (40019c <frame_dummy+0x38>)
  40016a:	490d      	ldr	r1, [pc, #52]	; (4001a0 <frame_dummy+0x3c>)
  40016c:	b510      	push	{r4, lr}
  40016e:	f3af 8000 	nop.w
  400172:	480c      	ldr	r0, [pc, #48]	; (4001a4 <frame_dummy+0x40>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b923      	cbnz	r3, 400182 <frame_dummy+0x1e>
  400178:	bd10      	pop	{r4, pc}
  40017a:	480a      	ldr	r0, [pc, #40]	; (4001a4 <frame_dummy+0x40>)
  40017c:	6803      	ldr	r3, [r0, #0]
  40017e:	b933      	cbnz	r3, 40018e <frame_dummy+0x2a>
  400180:	4770      	bx	lr
  400182:	4b09      	ldr	r3, [pc, #36]	; (4001a8 <frame_dummy+0x44>)
  400184:	2b00      	cmp	r3, #0
  400186:	d0f7      	beq.n	400178 <frame_dummy+0x14>
  400188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40018c:	4718      	bx	r3
  40018e:	4b06      	ldr	r3, [pc, #24]	; (4001a8 <frame_dummy+0x44>)
  400190:	2b00      	cmp	r3, #0
  400192:	d0f5      	beq.n	400180 <frame_dummy+0x1c>
  400194:	4718      	bx	r3
  400196:	bf00      	nop
  400198:	00000000 	.word	0x00000000
  40019c:	00402110 	.word	0x00402110
  4001a0:	20400440 	.word	0x20400440
  4001a4:	00402110 	.word	0x00402110
  4001a8:	00000000 	.word	0x00000000

004001ac <rtc_set_hour_mode>:
 * \param p_rtc Pointer to an RTC instance.
 * \param ul_mode 1 for 12-hour mode, 0 for 24-hour mode.
 */
void rtc_set_hour_mode(Rtc *p_rtc, uint32_t ul_mode)
{
	if (ul_mode) {
  4001ac:	b921      	cbnz	r1, 4001b8 <rtc_set_hour_mode+0xc>
		p_rtc->RTC_MR |= RTC_MR_HRMOD;
	} else {
		p_rtc->RTC_MR &= (~RTC_MR_HRMOD);
  4001ae:	6843      	ldr	r3, [r0, #4]
  4001b0:	f023 0301 	bic.w	r3, r3, #1
  4001b4:	6043      	str	r3, [r0, #4]
  4001b6:	4770      	bx	lr
		p_rtc->RTC_MR |= RTC_MR_HRMOD;
  4001b8:	6843      	ldr	r3, [r0, #4]
  4001ba:	f043 0301 	orr.w	r3, r3, #1
  4001be:	6043      	str	r3, [r0, #4]
  4001c0:	4770      	bx	lr

004001c2 <rtc_enable_interrupt>:
 * \param p_rtc Pointer to an RTC instance.
 * \param ul_sources Interrupts to be enabled.
 */
void rtc_enable_interrupt(Rtc *p_rtc, uint32_t ul_sources)
{
	p_rtc->RTC_IER = ul_sources;
  4001c2:	6201      	str	r1, [r0, #32]
  4001c4:	4770      	bx	lr

004001c6 <rtc_get_time>:
 * \param pul_minute Current minute.
 * \param pul_second Current second.
 */
void rtc_get_time(Rtc *p_rtc, uint32_t *pul_hour, uint32_t *pul_minute,
		uint32_t *pul_second)
{
  4001c6:	b430      	push	{r4, r5}
	uint32_t ul_time;
	uint32_t ul_temp;

	/* Get the current RTC time (multiple reads are necessary to insure a stable value). */
	ul_time = p_rtc->RTC_TIMR;
  4001c8:	6885      	ldr	r5, [r0, #8]
	while (ul_time != p_rtc->RTC_TIMR) {
  4001ca:	6884      	ldr	r4, [r0, #8]
  4001cc:	42a5      	cmp	r5, r4
  4001ce:	d003      	beq.n	4001d8 <rtc_get_time+0x12>
		ul_time = p_rtc->RTC_TIMR;
  4001d0:	6885      	ldr	r5, [r0, #8]
	while (ul_time != p_rtc->RTC_TIMR) {
  4001d2:	6884      	ldr	r4, [r0, #8]
  4001d4:	42ac      	cmp	r4, r5
  4001d6:	d1fb      	bne.n	4001d0 <rtc_get_time+0xa>
	}

	/* Hour */
	if (pul_hour) {
  4001d8:	b161      	cbz	r1, 4001f4 <rtc_get_time+0x2e>
		ul_temp = (ul_time & RTC_TIMR_HOUR_Msk) >> RTC_TIMR_HOUR_Pos;
		*pul_hour = (ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  4001da:	f3c4 5001 	ubfx	r0, r4, #20, #2
  4001de:	eb00 0580 	add.w	r5, r0, r0, lsl #2
  4001e2:	f3c4 4003 	ubfx	r0, r4, #16, #4
  4001e6:	eb00 0045 	add.w	r0, r0, r5, lsl #1

		if ((ul_time & RTC_TIMR_AMPM) == RTC_TIMR_AMPM) {
  4001ea:	f414 0f80 	tst.w	r4, #4194304	; 0x400000
			*pul_hour += 12;
  4001ee:	bf18      	it	ne
  4001f0:	300c      	addne	r0, #12
  4001f2:	6008      	str	r0, [r1, #0]
		}
	}

	/* Minute */
	if (pul_minute) {
  4001f4:	b142      	cbz	r2, 400208 <rtc_get_time+0x42>
		ul_temp = (ul_time & RTC_TIMR_MIN_Msk) >> RTC_TIMR_MIN_Pos;
		*pul_minute = (ul_temp >> BCD_SHIFT) * BCD_FACTOR +  (ul_temp & BCD_MASK);
  4001f6:	f3c4 3102 	ubfx	r1, r4, #12, #3
  4001fa:	eb01 0181 	add.w	r1, r1, r1, lsl #2
  4001fe:	f3c4 2003 	ubfx	r0, r4, #8, #4
  400202:	eb00 0141 	add.w	r1, r0, r1, lsl #1
  400206:	6011      	str	r1, [r2, #0]
	}

	/* Second */
	if (pul_second) {
  400208:	b143      	cbz	r3, 40021c <rtc_get_time+0x56>
		ul_temp = (ul_time & RTC_TIMR_SEC_Msk) >> RTC_TIMR_SEC_Pos;
		*pul_second = (ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  40020a:	f3c4 1202 	ubfx	r2, r4, #4, #3
  40020e:	eb02 0282 	add.w	r2, r2, r2, lsl #2
  400212:	f004 040f 	and.w	r4, r4, #15
  400216:	eb04 0442 	add.w	r4, r4, r2, lsl #1
  40021a:	601c      	str	r4, [r3, #0]
	}
}
  40021c:	bc30      	pop	{r4, r5}
  40021e:	4770      	bx	lr

00400220 <rtc_set_time>:
 *
 * \return 0 for OK, else invalid setting.
 */
uint32_t rtc_set_time(Rtc *p_rtc, uint32_t ul_hour, uint32_t ul_minute,
		uint32_t ul_second)
{
  400220:	b4f0      	push	{r4, r5, r6, r7}
	uint32_t ul_time = 0;

	/* If 12-hour mode, set AMPM bit */
	if ((p_rtc->RTC_MR & RTC_MR_HRMOD) == RTC_MR_HRMOD) {
  400222:	6844      	ldr	r4, [r0, #4]
		if (ul_hour > 12) {
  400224:	f014 0f01 	tst.w	r4, #1
  400228:	d005      	beq.n	400236 <rtc_set_time+0x16>
  40022a:	290c      	cmp	r1, #12
  40022c:	d903      	bls.n	400236 <rtc_set_time+0x16>
			ul_hour -= 12;
  40022e:	390c      	subs	r1, #12
			ul_time |= RTC_TIMR_AMPM;
  400230:	f44f 0780 	mov.w	r7, #4194304	; 0x400000
  400234:	e000      	b.n	400238 <rtc_set_time+0x18>
	uint32_t ul_time = 0;
  400236:	2700      	movs	r7, #0
	/* Minute */
	ul_time |= ((ul_minute / BCD_FACTOR) << (RTC_TIMR_MIN_Pos + BCD_SHIFT)) |
			((ul_minute % BCD_FACTOR) << RTC_TIMR_MIN_Pos);

	/* Second */
	ul_time |= ((ul_second / BCD_FACTOR) << (RTC_TIMR_SEC_Pos + BCD_SHIFT)) |
  400238:	4c1c      	ldr	r4, [pc, #112]	; (4002ac <rtc_set_time+0x8c>)
  40023a:	fba4 5603 	umull	r5, r6, r4, r3
  40023e:	08f6      	lsrs	r6, r6, #3
			((ul_second % BCD_FACTOR) << RTC_TIMR_SEC_Pos);
  400240:	eb06 0586 	add.w	r5, r6, r6, lsl #2
  400244:	eba3 0345 	sub.w	r3, r3, r5, lsl #1
  400248:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
	ul_time |= ((ul_minute / BCD_FACTOR) << (RTC_TIMR_MIN_Pos + BCD_SHIFT)) |
  40024c:	fba4 6502 	umull	r6, r5, r4, r2
  400250:	08ed      	lsrs	r5, r5, #3
  400252:	ea43 3305 	orr.w	r3, r3, r5, lsl #12
			((ul_minute % BCD_FACTOR) << RTC_TIMR_MIN_Pos);
  400256:	eb05 0585 	add.w	r5, r5, r5, lsl #2
  40025a:	eba2 0545 	sub.w	r5, r2, r5, lsl #1
  40025e:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
  400262:	433b      	orrs	r3, r7
	ul_time |= ((ul_hour / BCD_FACTOR) << (RTC_TIMR_HOUR_Pos + BCD_SHIFT)) |
  400264:	fba4 4201 	umull	r4, r2, r4, r1
  400268:	08d2      	lsrs	r2, r2, #3
  40026a:	ea43 5302 	orr.w	r3, r3, r2, lsl #20
			((ul_hour % BCD_FACTOR) << RTC_TIMR_HOUR_Pos);
  40026e:	eb02 0282 	add.w	r2, r2, r2, lsl #2
  400272:	eba1 0142 	sub.w	r1, r1, r2, lsl #1
	ul_time |= ((ul_second / BCD_FACTOR) << (RTC_TIMR_SEC_Pos + BCD_SHIFT)) |
  400276:	ea43 4101 	orr.w	r1, r3, r1, lsl #16

	/* Update time register. Check the spec for the flow. */
	while ((p_rtc->RTC_SR & RTC_SR_SEC) != RTC_SR_SEC);
  40027a:	6983      	ldr	r3, [r0, #24]
  40027c:	f013 0f04 	tst.w	r3, #4
  400280:	d0fb      	beq.n	40027a <rtc_set_time+0x5a>
	p_rtc->RTC_CR |= RTC_CR_UPDTIM;
  400282:	6803      	ldr	r3, [r0, #0]
  400284:	f043 0301 	orr.w	r3, r3, #1
  400288:	6003      	str	r3, [r0, #0]
	while ((p_rtc->RTC_SR & RTC_SR_ACKUPD) != RTC_SR_ACKUPD);
  40028a:	6983      	ldr	r3, [r0, #24]
  40028c:	f013 0f01 	tst.w	r3, #1
  400290:	d0fb      	beq.n	40028a <rtc_set_time+0x6a>
	p_rtc->RTC_SCCR = RTC_SCCR_ACKCLR;
  400292:	2301      	movs	r3, #1
  400294:	61c3      	str	r3, [r0, #28]
	p_rtc->RTC_TIMR = ul_time;
  400296:	6081      	str	r1, [r0, #8]
	p_rtc->RTC_CR &= (~RTC_CR_UPDTIM);
  400298:	6803      	ldr	r3, [r0, #0]
  40029a:	f023 0301 	bic.w	r3, r3, #1
  40029e:	6003      	str	r3, [r0, #0]

	return (p_rtc->RTC_VER & RTC_VER_NVTIM);
  4002a0:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
}
  4002a2:	f000 0001 	and.w	r0, r0, #1
  4002a6:	bcf0      	pop	{r4, r5, r6, r7}
  4002a8:	4770      	bx	lr
  4002aa:	bf00      	nop
  4002ac:	cccccccd 	.word	0xcccccccd

004002b0 <rtc_set_time_alarm>:
 */
uint32_t rtc_set_time_alarm(Rtc *p_rtc,
		uint32_t ul_hour_flag, uint32_t ul_hour,
		uint32_t ul_minute_flag, uint32_t ul_minute,
		uint32_t ul_second_flag, uint32_t ul_second)
{
  4002b0:	b5f0      	push	{r4, r5, r6, r7, lr}
  4002b2:	9c05      	ldr	r4, [sp, #20]
  4002b4:	9d06      	ldr	r5, [sp, #24]
  4002b6:	9f07      	ldr	r7, [sp, #28]
	uint32_t ul_alarm = 0;

	/* Hour alarm setting */
	if (ul_hour_flag) {
  4002b8:	460e      	mov	r6, r1
  4002ba:	b1b1      	cbz	r1, 4002ea <rtc_set_time_alarm+0x3a>
		/* If 12-hour mode, set AMPM bit */
		if ((p_rtc->RTC_MR & RTC_MR_HRMOD) == RTC_MR_HRMOD) {
  4002bc:	6841      	ldr	r1, [r0, #4]
			if (ul_hour > 12) {
  4002be:	f011 0f01 	tst.w	r1, #1
  4002c2:	d005      	beq.n	4002d0 <rtc_set_time_alarm+0x20>
  4002c4:	2a0c      	cmp	r2, #12
  4002c6:	d903      	bls.n	4002d0 <rtc_set_time_alarm+0x20>
				ul_hour -= 12;
  4002c8:	3a0c      	subs	r2, #12
				ul_alarm |= RTC_TIMR_AMPM;
  4002ca:	f44f 0680 	mov.w	r6, #4194304	; 0x400000
  4002ce:	e000      	b.n	4002d2 <rtc_set_time_alarm+0x22>
	uint32_t ul_alarm = 0;
  4002d0:	2600      	movs	r6, #0
			}
		}

		ul_alarm |= ((ul_hour / BCD_FACTOR) << (RTC_TIMR_HOUR_Pos + BCD_SHIFT)) |
  4002d2:	4919      	ldr	r1, [pc, #100]	; (400338 <rtc_set_time_alarm+0x88>)
  4002d4:	fba1 e102 	umull	lr, r1, r1, r2
  4002d8:	08c9      	lsrs	r1, r1, #3
				((ul_hour % BCD_FACTOR) << RTC_TIMR_HOUR_Pos);
  4002da:	eb01 0e81 	add.w	lr, r1, r1, lsl #2
  4002de:	eba2 024e 	sub.w	r2, r2, lr, lsl #1
  4002e2:	0412      	lsls	r2, r2, #16
		ul_alarm |= ((ul_hour / BCD_FACTOR) << (RTC_TIMR_HOUR_Pos + BCD_SHIFT)) |
  4002e4:	ea42 5201 	orr.w	r2, r2, r1, lsl #20
  4002e8:	4316      	orrs	r6, r2
	}

	/* Minute alarm setting */
	if (ul_minute_flag) {
  4002ea:	b15b      	cbz	r3, 400304 <rtc_set_time_alarm+0x54>
		ul_alarm |= ((ul_minute / BCD_FACTOR) << (RTC_TIMR_MIN_Pos + BCD_SHIFT)) |
  4002ec:	4b12      	ldr	r3, [pc, #72]	; (400338 <rtc_set_time_alarm+0x88>)
  4002ee:	fba3 2304 	umull	r2, r3, r3, r4
  4002f2:	08db      	lsrs	r3, r3, #3
				((ul_minute % BCD_FACTOR) << RTC_TIMR_MIN_Pos);
  4002f4:	eb03 0283 	add.w	r2, r3, r3, lsl #2
  4002f8:	eba4 0442 	sub.w	r4, r4, r2, lsl #1
  4002fc:	0224      	lsls	r4, r4, #8
		ul_alarm |= ((ul_minute / BCD_FACTOR) << (RTC_TIMR_MIN_Pos + BCD_SHIFT)) |
  4002fe:	ea44 3403 	orr.w	r4, r4, r3, lsl #12
  400302:	4326      	orrs	r6, r4
	}

	/* Second alarm setting */
	if (ul_second_flag) {
  400304:	b155      	cbz	r5, 40031c <rtc_set_time_alarm+0x6c>
		ul_alarm |= ((ul_second / BCD_FACTOR) << (RTC_TIMR_SEC_Pos + BCD_SHIFT)) |
  400306:	4b0c      	ldr	r3, [pc, #48]	; (400338 <rtc_set_time_alarm+0x88>)
  400308:	fba3 2307 	umull	r2, r3, r3, r7
  40030c:	08db      	lsrs	r3, r3, #3
				((ul_second % BCD_FACTOR) << RTC_TIMR_SEC_Pos);
  40030e:	eb03 0283 	add.w	r2, r3, r3, lsl #2
  400312:	eba7 0742 	sub.w	r7, r7, r2, lsl #1
		ul_alarm |= ((ul_second / BCD_FACTOR) << (RTC_TIMR_SEC_Pos + BCD_SHIFT)) |
  400316:	ea47 1303 	orr.w	r3, r7, r3, lsl #4
  40031a:	431e      	orrs	r6, r3
	}

	p_rtc->RTC_TIMALR &= ~(RTC_TIMALR_SECEN | RTC_TIMALR_MINEN | RTC_TIMALR_HOUREN);
  40031c:	6902      	ldr	r2, [r0, #16]
  40031e:	4b07      	ldr	r3, [pc, #28]	; (40033c <rtc_set_time_alarm+0x8c>)
  400320:	4013      	ands	r3, r2
  400322:	6103      	str	r3, [r0, #16]
	p_rtc->RTC_TIMALR = ul_alarm;
  400324:	6106      	str	r6, [r0, #16]
	p_rtc->RTC_TIMALR |= (RTC_TIMALR_SECEN | RTC_TIMALR_MINEN | RTC_TIMALR_HOUREN);
  400326:	6902      	ldr	r2, [r0, #16]
  400328:	4b05      	ldr	r3, [pc, #20]	; (400340 <rtc_set_time_alarm+0x90>)
  40032a:	4313      	orrs	r3, r2
  40032c:	6103      	str	r3, [r0, #16]

	return (p_rtc->RTC_VER & RTC_VER_NVTIMALR);
  40032e:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
}
  400330:	f000 0004 	and.w	r0, r0, #4
  400334:	bdf0      	pop	{r4, r5, r6, r7, pc}
  400336:	bf00      	nop
  400338:	cccccccd 	.word	0xcccccccd
  40033c:	ff7f7f7f 	.word	0xff7f7f7f
  400340:	00808080 	.word	0x00808080

00400344 <rtc_set_date>:
 *
 * \return 0 for OK, else invalid setting.
 */
uint32_t rtc_set_date(Rtc *p_rtc, uint32_t ul_year, uint32_t ul_month,
		uint32_t ul_day, uint32_t ul_week)
{
  400344:	b470      	push	{r4, r5, r6}

	/* Week */
	ul_date |= (ul_week << RTC_CALR_DAY_Pos);

	/* Day */
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  400346:	4d2a      	ldr	r5, [pc, #168]	; (4003f0 <rtc_set_date+0xac>)
  400348:	fba5 4603 	umull	r4, r6, r5, r3
  40034c:	08f6      	lsrs	r6, r6, #3
	ul_date |= (ul_week << RTC_CALR_DAY_Pos);
  40034e:	9c03      	ldr	r4, [sp, #12]
  400350:	0564      	lsls	r4, r4, #21
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  400352:	ea44 7406 	orr.w	r4, r4, r6, lsl #28
			((ul_day % BCD_FACTOR) << RTC_CALR_DATE_Pos);
  400356:	eb06 0686 	add.w	r6, r6, r6, lsl #2
  40035a:	eba3 0346 	sub.w	r3, r3, r6, lsl #1
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  40035e:	ea44 6303 	orr.w	r3, r4, r3, lsl #24
	ul_date |= ((ul_month / BCD_FACTOR) << (RTC_CALR_MONTH_Pos + BCD_SHIFT)) |
  400362:	fba5 6402 	umull	r6, r4, r5, r2
  400366:	08e4      	lsrs	r4, r4, #3
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  400368:	ea43 5304 	orr.w	r3, r3, r4, lsl #20
			((ul_month % BCD_FACTOR) << RTC_CALR_MONTH_Pos);
  40036c:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  400370:	eba2 0244 	sub.w	r2, r2, r4, lsl #1
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  400374:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
	ul_date |= ((ul_year / BCD_FACTOR / BCD_FACTOR / BCD_FACTOR) <<
  400378:	4b1e      	ldr	r3, [pc, #120]	; (4003f4 <rtc_set_date+0xb0>)
  40037a:	fba3 4301 	umull	r4, r3, r3, r1
  40037e:	099b      	lsrs	r3, r3, #6
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  400380:	ea42 1203 	orr.w	r2, r2, r3, lsl #4
			((ul_year / BCD_FACTOR / BCD_FACTOR) % BCD_FACTOR) <<  RTC_CALR_CENT_Pos);
  400384:	4b1c      	ldr	r3, [pc, #112]	; (4003f8 <rtc_set_date+0xb4>)
  400386:	fba3 4301 	umull	r4, r3, r3, r1
  40038a:	095b      	lsrs	r3, r3, #5
  40038c:	fba5 6403 	umull	r6, r4, r5, r3
  400390:	08e4      	lsrs	r4, r4, #3
  400392:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  400396:	eba3 0344 	sub.w	r3, r3, r4, lsl #1
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  40039a:	431a      	orrs	r2, r3
			((ul_year % BCD_FACTOR) << RTC_CALR_YEAR_Pos);
  40039c:	fba5 4301 	umull	r4, r3, r5, r1
  4003a0:	08db      	lsrs	r3, r3, #3
  4003a2:	eb03 0483 	add.w	r4, r3, r3, lsl #2
  4003a6:	eba1 0144 	sub.w	r1, r1, r4, lsl #1
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  4003aa:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
	ul_date |= (((ul_year / BCD_FACTOR) % BCD_FACTOR) <<
  4003ae:	fba5 1503 	umull	r1, r5, r5, r3
  4003b2:	08ed      	lsrs	r5, r5, #3
  4003b4:	eb05 0585 	add.w	r5, r5, r5, lsl #2
  4003b8:	eba3 0545 	sub.w	r5, r3, r5, lsl #1
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  4003bc:	ea42 3205 	orr.w	r2, r2, r5, lsl #12

	/* Update calendar register. Check the spec for the flow. */
	while ((p_rtc->RTC_SR & RTC_SR_SEC) != RTC_SR_SEC);
  4003c0:	6983      	ldr	r3, [r0, #24]
  4003c2:	f013 0f04 	tst.w	r3, #4
  4003c6:	d0fb      	beq.n	4003c0 <rtc_set_date+0x7c>
	p_rtc->RTC_CR |= RTC_CR_UPDCAL;
  4003c8:	6803      	ldr	r3, [r0, #0]
  4003ca:	f043 0302 	orr.w	r3, r3, #2
  4003ce:	6003      	str	r3, [r0, #0]
	while ((p_rtc->RTC_SR & RTC_SR_ACKUPD) != RTC_SR_ACKUPD);
  4003d0:	6983      	ldr	r3, [r0, #24]
  4003d2:	f013 0f01 	tst.w	r3, #1
  4003d6:	d0fb      	beq.n	4003d0 <rtc_set_date+0x8c>
	p_rtc->RTC_SCCR = RTC_SCCR_ACKCLR;
  4003d8:	2301      	movs	r3, #1
  4003da:	61c3      	str	r3, [r0, #28]
	p_rtc->RTC_CALR = ul_date;
  4003dc:	60c2      	str	r2, [r0, #12]
	p_rtc->RTC_CR &= (~RTC_CR_UPDCAL);
  4003de:	6803      	ldr	r3, [r0, #0]
  4003e0:	f023 0302 	bic.w	r3, r3, #2
  4003e4:	6003      	str	r3, [r0, #0]

	return (p_rtc->RTC_VER & RTC_VER_NVCAL);
  4003e6:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
}
  4003e8:	f000 0002 	and.w	r0, r0, #2
  4003ec:	bc70      	pop	{r4, r5, r6}
  4003ee:	4770      	bx	lr
  4003f0:	cccccccd 	.word	0xcccccccd
  4003f4:	10624dd3 	.word	0x10624dd3
  4003f8:	51eb851f 	.word	0x51eb851f

004003fc <rtc_set_date_alarm>:
 * \return 0 for OK, else invalid setting.
 */
uint32_t rtc_set_date_alarm(Rtc *p_rtc,
		uint32_t ul_month_flag, uint32_t ul_month,
		uint32_t ul_day_flag, uint32_t ul_day)
{
  4003fc:	b430      	push	{r4, r5}
  4003fe:	9d02      	ldr	r5, [sp, #8]
	uint32_t ul_alarm = 0;

	/* Month alarm setting */
	if (ul_month_flag) {
  400400:	460c      	mov	r4, r1
  400402:	b151      	cbz	r1, 40041a <rtc_set_date_alarm+0x1e>
		ul_alarm |= ((ul_month / BCD_FACTOR) << (RTC_CALR_MONTH_Pos + BCD_SHIFT)) |
  400404:	4c12      	ldr	r4, [pc, #72]	; (400450 <rtc_set_date_alarm+0x54>)
  400406:	fba4 1402 	umull	r1, r4, r4, r2
  40040a:	08e4      	lsrs	r4, r4, #3
				((ul_month % BCD_FACTOR) << RTC_CALR_MONTH_Pos);
  40040c:	eb04 0184 	add.w	r1, r4, r4, lsl #2
  400410:	eba2 0241 	sub.w	r2, r2, r1, lsl #1
  400414:	0412      	lsls	r2, r2, #16
		ul_alarm |= ((ul_month / BCD_FACTOR) << (RTC_CALR_MONTH_Pos + BCD_SHIFT)) |
  400416:	ea42 5404 	orr.w	r4, r2, r4, lsl #20
	}

	/* Day alarm setting */
	if (ul_day_flag) {
  40041a:	b15b      	cbz	r3, 400434 <rtc_set_date_alarm+0x38>
		ul_alarm |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  40041c:	4a0c      	ldr	r2, [pc, #48]	; (400450 <rtc_set_date_alarm+0x54>)
  40041e:	fba2 3205 	umull	r3, r2, r2, r5
  400422:	08d2      	lsrs	r2, r2, #3
				((ul_day % BCD_FACTOR) << RTC_CALR_DATE_Pos);
  400424:	eb02 0382 	add.w	r3, r2, r2, lsl #2
  400428:	eba5 0343 	sub.w	r3, r5, r3, lsl #1
  40042c:	061b      	lsls	r3, r3, #24
		ul_alarm |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  40042e:	ea43 7302 	orr.w	r3, r3, r2, lsl #28
  400432:	431c      	orrs	r4, r3
	}

	/* Set alarm */
	p_rtc->RTC_CALALR &= ~(RTC_CALALR_MTHEN | RTC_CALALR_DATEEN);
  400434:	6942      	ldr	r2, [r0, #20]
  400436:	4b07      	ldr	r3, [pc, #28]	; (400454 <rtc_set_date_alarm+0x58>)
  400438:	4013      	ands	r3, r2
  40043a:	6143      	str	r3, [r0, #20]
	p_rtc->RTC_CALALR = ul_alarm;
  40043c:	6144      	str	r4, [r0, #20]
	p_rtc->RTC_CALALR |= (RTC_CALALR_MTHEN | RTC_CALALR_DATEEN);
  40043e:	6942      	ldr	r2, [r0, #20]
  400440:	4b05      	ldr	r3, [pc, #20]	; (400458 <rtc_set_date_alarm+0x5c>)
  400442:	4313      	orrs	r3, r2
  400444:	6143      	str	r3, [r0, #20]

	return (p_rtc->RTC_VER & RTC_VER_NVCALALR);
  400446:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
}
  400448:	f000 0008 	and.w	r0, r0, #8
  40044c:	bc30      	pop	{r4, r5}
  40044e:	4770      	bx	lr
  400450:	cccccccd 	.word	0xcccccccd
  400454:	7f7fffff 	.word	0x7f7fffff
  400458:	80800000 	.word	0x80800000

0040045c <rtc_get_status>:
 *
 * \return Status of the RTC.
 */
uint32_t rtc_get_status(Rtc *p_rtc)
{
	return (p_rtc->RTC_SR);
  40045c:	6980      	ldr	r0, [r0, #24]
}
  40045e:	4770      	bx	lr

00400460 <rtc_clear_status>:
 * \param p_rtc Pointer to an RTC instance.
 * \param ul_clear Some flag bits which will be cleared.
 */
void rtc_clear_status(Rtc *p_rtc, uint32_t ul_clear)
{
	p_rtc->RTC_SCCR = ul_clear;
  400460:	61c1      	str	r1, [r0, #28]
  400462:	4770      	bx	lr

00400464 <rtt_init>:
 * \return 0 if successful.
 */
uint32_t rtt_init(Rtt *p_rtt, uint16_t us_prescaler)
{
#if (SAM4N || SAM4S || SAM4E || SAM4C || SAMG51 || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	p_rtt->RTT_MR = (us_prescaler | RTT_MR_RTTRST | g_wobits_in_rtt_mr);
  400464:	4b03      	ldr	r3, [pc, #12]	; (400474 <rtt_init+0x10>)
  400466:	681b      	ldr	r3, [r3, #0]
  400468:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
  40046c:	4319      	orrs	r1, r3
  40046e:	6001      	str	r1, [r0, #0]
#else
	p_rtt->RTT_MR = (us_prescaler | RTT_MR_RTTRST);
#endif
	return 0;
}
  400470:	2000      	movs	r0, #0
  400472:	4770      	bx	lr
  400474:	20400458 	.word	0x20400458

00400478 <rtt_sel_source>:
 * \param p_rtt Pointer to an RTT instance.
 * \param is_rtc_sel RTC 1Hz Clock Selection.
 */
void rtt_sel_source(Rtt *p_rtt, bool is_rtc_sel)
{
	if(is_rtc_sel) {
  400478:	b941      	cbnz	r1, 40048c <rtt_sel_source+0x14>
		g_wobits_in_rtt_mr |= RTT_MR_RTC1HZ;
		p_rtt->RTT_MR |= g_wobits_in_rtt_mr;
	} else {
		g_wobits_in_rtt_mr &= ~RTT_MR_RTC1HZ;
  40047a:	4a09      	ldr	r2, [pc, #36]	; (4004a0 <rtt_sel_source+0x28>)
  40047c:	6813      	ldr	r3, [r2, #0]
  40047e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
  400482:	6013      	str	r3, [r2, #0]
		p_rtt->RTT_MR |= g_wobits_in_rtt_mr;
  400484:	6802      	ldr	r2, [r0, #0]
  400486:	4313      	orrs	r3, r2
  400488:	6003      	str	r3, [r0, #0]
  40048a:	4770      	bx	lr
		g_wobits_in_rtt_mr |= RTT_MR_RTC1HZ;
  40048c:	4a04      	ldr	r2, [pc, #16]	; (4004a0 <rtt_sel_source+0x28>)
  40048e:	6813      	ldr	r3, [r2, #0]
  400490:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
  400494:	6013      	str	r3, [r2, #0]
		p_rtt->RTT_MR |= g_wobits_in_rtt_mr;
  400496:	6802      	ldr	r2, [r0, #0]
  400498:	4313      	orrs	r3, r2
  40049a:	6003      	str	r3, [r0, #0]
  40049c:	4770      	bx	lr
  40049e:	bf00      	nop
  4004a0:	20400458 	.word	0x20400458

004004a4 <rtt_enable_interrupt>:
 */
void rtt_enable_interrupt(Rtt *p_rtt, uint32_t ul_sources)
{
	uint32_t temp;

	temp = p_rtt->RTT_MR;
  4004a4:	6802      	ldr	r2, [r0, #0]
	temp |= ul_sources;
#if (SAM4N || SAM4S || SAM4E || SAM4C || SAMG51 || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	temp |= g_wobits_in_rtt_mr;
  4004a6:	4b03      	ldr	r3, [pc, #12]	; (4004b4 <rtt_enable_interrupt+0x10>)
  4004a8:	681b      	ldr	r3, [r3, #0]
  4004aa:	4319      	orrs	r1, r3
  4004ac:	4311      	orrs	r1, r2
#endif
	p_rtt->RTT_MR = temp;
  4004ae:	6001      	str	r1, [r0, #0]
  4004b0:	4770      	bx	lr
  4004b2:	bf00      	nop
  4004b4:	20400458 	.word	0x20400458

004004b8 <rtt_disable_interrupt>:
 */
void rtt_disable_interrupt(Rtt *p_rtt, uint32_t ul_sources)
{
	uint32_t temp = 0;

	temp = p_rtt->RTT_MR;
  4004b8:	6803      	ldr	r3, [r0, #0]
	temp &= (~ul_sources);
  4004ba:	ea23 0101 	bic.w	r1, r3, r1
#if (SAM4N || SAM4S || SAM4E || SAM4C || SAMG51 || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	temp |= g_wobits_in_rtt_mr;
  4004be:	4b02      	ldr	r3, [pc, #8]	; (4004c8 <rtt_disable_interrupt+0x10>)
  4004c0:	681b      	ldr	r3, [r3, #0]
  4004c2:	4319      	orrs	r1, r3
#endif
	p_rtt->RTT_MR = temp;
  4004c4:	6001      	str	r1, [r0, #0]
  4004c6:	4770      	bx	lr
  4004c8:	20400458 	.word	0x20400458

004004cc <rtt_read_timer_value>:
 *
 * \return The current Real-time Timer value.
 */
uint32_t rtt_read_timer_value(Rtt *p_rtt)
{
	uint32_t rtt_val = p_rtt->RTT_VR;
  4004cc:	6882      	ldr	r2, [r0, #8]

	while (rtt_val != p_rtt->RTT_VR) {
  4004ce:	6883      	ldr	r3, [r0, #8]
  4004d0:	429a      	cmp	r2, r3
  4004d2:	d003      	beq.n	4004dc <rtt_read_timer_value+0x10>
		rtt_val = p_rtt->RTT_VR;
  4004d4:	6882      	ldr	r2, [r0, #8]
	while (rtt_val != p_rtt->RTT_VR) {
  4004d6:	6883      	ldr	r3, [r0, #8]
  4004d8:	4293      	cmp	r3, r2
  4004da:	d1fb      	bne.n	4004d4 <rtt_read_timer_value+0x8>
	}

	return rtt_val;
}
  4004dc:	4618      	mov	r0, r3
  4004de:	4770      	bx	lr

004004e0 <rtt_get_status>:
 *
 * \return The Real-time Timer status.
 */
uint32_t rtt_get_status(Rtt *p_rtt)
{
	return p_rtt->RTT_SR;
  4004e0:	68c0      	ldr	r0, [r0, #12]
}
  4004e2:	4770      	bx	lr

004004e4 <rtt_write_alarm_time>:
 * \param ul_alarm_time Alarm time,Alarm time = ALMV + 1.
 *
 * \retval 0 Configuration is done.
 */
uint32_t rtt_write_alarm_time(Rtt *p_rtt, uint32_t ul_alarm_time)
{
  4004e4:	b570      	push	{r4, r5, r6, lr}
  4004e6:	4606      	mov	r6, r0
  4004e8:	460d      	mov	r5, r1
	uint32_t flag;

	flag = p_rtt->RTT_MR & RTT_MR_ALMIEN;
  4004ea:	6804      	ldr	r4, [r0, #0]
  4004ec:	f404 3480 	and.w	r4, r4, #65536	; 0x10000

	rtt_disable_interrupt(RTT, RTT_MR_ALMIEN);
  4004f0:	f44f 3180 	mov.w	r1, #65536	; 0x10000
  4004f4:	4809      	ldr	r0, [pc, #36]	; (40051c <rtt_write_alarm_time+0x38>)
  4004f6:	4b0a      	ldr	r3, [pc, #40]	; (400520 <rtt_write_alarm_time+0x3c>)
  4004f8:	4798      	blx	r3

	/**
	 * Alarm time = ALMV + 1,If the incoming parameter 
	 * is 0, the ALMV is set to 0xFFFFFFFF.
	*/
	if(ul_alarm_time == 0) {
  4004fa:	b92d      	cbnz	r5, 400508 <rtt_write_alarm_time+0x24>
		p_rtt->RTT_AR = 0xFFFFFFFF;
  4004fc:	f04f 33ff 	mov.w	r3, #4294967295
  400500:	6073      	str	r3, [r6, #4]
	}
	else {
		p_rtt->RTT_AR = ul_alarm_time - 1;
	}

	if (flag) {
  400502:	b924      	cbnz	r4, 40050e <rtt_write_alarm_time+0x2a>
		rtt_enable_interrupt(RTT, RTT_MR_ALMIEN);
	}

	return 0;
}
  400504:	2000      	movs	r0, #0
  400506:	bd70      	pop	{r4, r5, r6, pc}
		p_rtt->RTT_AR = ul_alarm_time - 1;
  400508:	3d01      	subs	r5, #1
  40050a:	6075      	str	r5, [r6, #4]
  40050c:	e7f9      	b.n	400502 <rtt_write_alarm_time+0x1e>
		rtt_enable_interrupt(RTT, RTT_MR_ALMIEN);
  40050e:	f44f 3180 	mov.w	r1, #65536	; 0x10000
  400512:	4802      	ldr	r0, [pc, #8]	; (40051c <rtt_write_alarm_time+0x38>)
  400514:	4b03      	ldr	r3, [pc, #12]	; (400524 <rtt_write_alarm_time+0x40>)
  400516:	4798      	blx	r3
  400518:	e7f4      	b.n	400504 <rtt_write_alarm_time+0x20>
  40051a:	bf00      	nop
  40051c:	400e1830 	.word	0x400e1830
  400520:	004004b9 	.word	0x004004b9
  400524:	004004a5 	.word	0x004004a5

00400528 <spi_enable_clock>:
 * \brief Enable SPI clock.
 *
 * \param p_spi Pointer to an SPI instance.
 */
void spi_enable_clock(Spi *p_spi)
{
  400528:	b508      	push	{r3, lr}
#if (SAM4S || SAM3S || SAM3N || SAM3U || SAM4E || SAM4N || SAMG51|| SAMG53|| SAMG54)
	UNUSED(p_spi);
	sysclk_enable_peripheral_clock(ID_SPI);
#elif (SAM3XA || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	if (p_spi == SPI0) {
  40052a:	4b07      	ldr	r3, [pc, #28]	; (400548 <spi_enable_clock+0x20>)
  40052c:	4298      	cmp	r0, r3
  40052e:	d003      	beq.n	400538 <spi_enable_clock+0x10>
		sysclk_enable_peripheral_clock(ID_SPI0);
	}
	#ifdef SPI1
	else if (p_spi == SPI1) {
  400530:	4b06      	ldr	r3, [pc, #24]	; (40054c <spi_enable_clock+0x24>)
  400532:	4298      	cmp	r0, r3
  400534:	d004      	beq.n	400540 <spi_enable_clock+0x18>
  400536:	bd08      	pop	{r3, pc}
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  400538:	2015      	movs	r0, #21
  40053a:	4b05      	ldr	r3, [pc, #20]	; (400550 <spi_enable_clock+0x28>)
  40053c:	4798      	blx	r3
  40053e:	bd08      	pop	{r3, pc}
  400540:	202a      	movs	r0, #42	; 0x2a
  400542:	4b03      	ldr	r3, [pc, #12]	; (400550 <spi_enable_clock+0x28>)
  400544:	4798      	blx	r3
	}
	#endif
#elif SAM4L
	sysclk_enable_peripheral_clock(p_spi);
#endif
}
  400546:	e7f6      	b.n	400536 <spi_enable_clock+0xe>
  400548:	40008000 	.word	0x40008000
  40054c:	40058000 	.word	0x40058000
  400550:	00401011 	.word	0x00401011

00400554 <spi_set_peripheral_chip_select_value>:
 *                 \ref spi_enable_peripheral_select_decode,
 *                 \ref spi_disable_peripheral_select_decode.
 */
void spi_set_peripheral_chip_select_value(Spi *p_spi, uint32_t ul_value)
{
	p_spi->SPI_MR &= (~SPI_MR_PCS_Msk);
  400554:	6843      	ldr	r3, [r0, #4]
  400556:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
  40055a:	6043      	str	r3, [r0, #4]
	p_spi->SPI_MR |= SPI_MR_PCS(ul_value);
  40055c:	6843      	ldr	r3, [r0, #4]
  40055e:	0409      	lsls	r1, r1, #16
  400560:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
  400564:	4319      	orrs	r1, r3
  400566:	6041      	str	r1, [r0, #4]
  400568:	4770      	bx	lr

0040056a <spi_write>:
 * \retval SPI_OK on Success.
 * \retval SPI_ERROR_TIMEOUT on Time-out.
 */
spi_status_t spi_write(Spi *p_spi, uint16_t us_data,
		uint8_t uc_pcs, uint8_t uc_last)
{
  40056a:	b430      	push	{r4, r5}
	uint32_t timeout = SPI_TIMEOUT;
	uint32_t value;

	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
  40056c:	f643 2499 	movw	r4, #15001	; 0x3a99
  400570:	6905      	ldr	r5, [r0, #16]
  400572:	f015 0f02 	tst.w	r5, #2
  400576:	d103      	bne.n	400580 <spi_write+0x16>
		if (!timeout--) {
  400578:	3c01      	subs	r4, #1
  40057a:	d1f9      	bne.n	400570 <spi_write+0x6>
			return SPI_ERROR_TIMEOUT;
  40057c:	2001      	movs	r0, #1
  40057e:	e00c      	b.n	40059a <spi_write+0x30>
 *
 * \return 1 for Variable mode, 0 for fixed mode.
 */
static inline uint32_t spi_get_peripheral_select_mode(Spi *p_spi)
{
	if (p_spi->SPI_MR & SPI_MR_PS) {
  400580:	6844      	ldr	r4, [r0, #4]
		}
	}

	if (spi_get_peripheral_select_mode(p_spi)) {
  400582:	f014 0f02 	tst.w	r4, #2
  400586:	d006      	beq.n	400596 <spi_write+0x2c>
		value = SPI_TDR_TD(us_data) | SPI_TDR_PCS(uc_pcs);
  400588:	0412      	lsls	r2, r2, #16
  40058a:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
  40058e:	4311      	orrs	r1, r2
		if (uc_last) {
  400590:	b10b      	cbz	r3, 400596 <spi_write+0x2c>
			value |= SPI_TDR_LASTXFER;
  400592:	f041 7180 	orr.w	r1, r1, #16777216	; 0x1000000
		}
	} else {
		value = SPI_TDR_TD(us_data);
	}

	p_spi->SPI_TDR = value;
  400596:	60c1      	str	r1, [r0, #12]

	return SPI_OK;
  400598:	2000      	movs	r0, #0
}
  40059a:	bc30      	pop	{r4, r5}
  40059c:	4770      	bx	lr

0040059e <spi_set_clock_polarity>:
 * \param ul_polarity Default clock state is logical one(high)/zero(low).
 */
void spi_set_clock_polarity(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_polarity)
{
	if (ul_polarity) {
  40059e:	b932      	cbnz	r2, 4005ae <spi_set_clock_polarity+0x10>
  4005a0:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CPOL);
  4005a4:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4005a6:	f023 0301 	bic.w	r3, r3, #1
  4005aa:	6303      	str	r3, [r0, #48]	; 0x30
  4005ac:	4770      	bx	lr
  4005ae:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
  4005b2:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4005b4:	f043 0301 	orr.w	r3, r3, #1
  4005b8:	6303      	str	r3, [r0, #48]	; 0x30
  4005ba:	4770      	bx	lr

004005bc <spi_set_clock_phase>:
 *  \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 *  \param ul_phase Data capture on the rising/falling edge of clock.
 */
void spi_set_clock_phase(Spi *p_spi, uint32_t ul_pcs_ch, uint32_t ul_phase)
{
	if (ul_phase) {
  4005bc:	b932      	cbnz	r2, 4005cc <spi_set_clock_phase+0x10>
  4005be:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_NCPHA);
  4005c2:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4005c4:	f023 0302 	bic.w	r3, r3, #2
  4005c8:	6303      	str	r3, [r0, #48]	; 0x30
  4005ca:	4770      	bx	lr
  4005cc:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
  4005d0:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4005d2:	f043 0302 	orr.w	r3, r3, #2
  4005d6:	6303      	str	r3, [r0, #48]	; 0x30
  4005d8:	4770      	bx	lr

004005da <spi_configure_cs_behavior>:
 * \param ul_cs_behavior Behavior of the Chip Select after transfer.
 */
void spi_configure_cs_behavior(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_cs_behavior)
{
	if (ul_cs_behavior == SPI_CS_RISE_FORCED) {
  4005da:	2a04      	cmp	r2, #4
  4005dc:	d003      	beq.n	4005e6 <spi_configure_cs_behavior+0xc>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
	} else if (ul_cs_behavior == SPI_CS_RISE_NO_TX) {
  4005de:	b16a      	cbz	r2, 4005fc <spi_configure_cs_behavior+0x22>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
	} else if (ul_cs_behavior == SPI_CS_KEEP_LOW) {
  4005e0:	2a08      	cmp	r2, #8
  4005e2:	d016      	beq.n	400612 <spi_configure_cs_behavior+0x38>
  4005e4:	4770      	bx	lr
  4005e6:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  4005ea:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4005ec:	f023 0308 	bic.w	r3, r3, #8
  4005f0:	6303      	str	r3, [r0, #48]	; 0x30
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
  4005f2:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4005f4:	f043 0304 	orr.w	r3, r3, #4
  4005f8:	6303      	str	r3, [r0, #48]	; 0x30
  4005fa:	4770      	bx	lr
  4005fc:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  400600:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400602:	f023 0308 	bic.w	r3, r3, #8
  400606:	6303      	str	r3, [r0, #48]	; 0x30
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
  400608:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40060a:	f023 0304 	bic.w	r3, r3, #4
  40060e:	6303      	str	r3, [r0, #48]	; 0x30
  400610:	4770      	bx	lr
  400612:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSAAT;
  400616:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400618:	f043 0308 	orr.w	r3, r3, #8
  40061c:	6303      	str	r3, [r0, #48]	; 0x30
	}
}
  40061e:	e7e1      	b.n	4005e4 <spi_configure_cs_behavior+0xa>

00400620 <spi_set_bits_per_transfer>:
 * \param ul_bits Number of bits (8~16), use the pattern defined
 *        in the device header file.
 */
void spi_set_bits_per_transfer(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_bits)
{
  400620:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_BITS_Msk);
  400624:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  400626:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  40062a:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= ul_bits;
  40062c:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  40062e:	431a      	orrs	r2, r3
  400630:	630a      	str	r2, [r1, #48]	; 0x30
  400632:	4770      	bx	lr

00400634 <spi_calc_baudrate_div>:
 *   \retval > 0  Success.
 *   \retval < 0  Error.
 */
int16_t spi_calc_baudrate_div(const uint32_t baudrate, uint32_t mck)
{
	int baud_div = div_ceil(mck, baudrate);
  400634:	1e43      	subs	r3, r0, #1
  400636:	4419      	add	r1, r3
  400638:	fbb1 f0f0 	udiv	r0, r1, r0

	/* The value of baud_div is from 1 to 255 in the SCBR field. */
	if (baud_div <= 0 || baud_div > 255) {
  40063c:	1e43      	subs	r3, r0, #1
  40063e:	2bfe      	cmp	r3, #254	; 0xfe
		return -1;
	}

	return baud_div;
  400640:	bf94      	ite	ls
  400642:	b200      	sxthls	r0, r0
		return -1;
  400644:	f04f 30ff 	movhi.w	r0, #4294967295
}
  400648:	4770      	bx	lr

0040064a <spi_set_baudrate_div>:
 */
int16_t spi_set_baudrate_div(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_baudrate_divider)
{
    /* Programming the SCBR field to 0 is forbidden */
    if (!uc_baudrate_divider)
  40064a:	b17a      	cbz	r2, 40066c <spi_set_baudrate_div+0x22>
{
  40064c:	b410      	push	{r4}
  40064e:	4614      	mov	r4, r2
  400650:	eb00 0181 	add.w	r1, r0, r1, lsl #2
        return -1;

	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_SCBR_Msk);
  400654:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  400656:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
  40065a:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_SCBR(uc_baudrate_divider);
  40065c:	6b0a      	ldr	r2, [r1, #48]	; 0x30
  40065e:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
  400662:	630a      	str	r2, [r1, #48]	; 0x30
    return 0;
  400664:	2000      	movs	r0, #0
}
  400666:	f85d 4b04 	ldr.w	r4, [sp], #4
  40066a:	4770      	bx	lr
        return -1;
  40066c:	f04f 30ff 	mov.w	r0, #4294967295
  400670:	4770      	bx	lr

00400672 <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
  400672:	b410      	push	{r4}

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400674:	0189      	lsls	r1, r1, #6
  400676:	1843      	adds	r3, r0, r1

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
  400678:	2402      	movs	r4, #2
  40067a:	5044      	str	r4, [r0, r1]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
  40067c:	f04f 31ff 	mov.w	r1, #4294967295
  400680:	6299      	str	r1, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
  400682:	6a19      	ldr	r1, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
  400684:	605a      	str	r2, [r3, #4]
}
  400686:	f85d 4b04 	ldr.w	r4, [sp], #4
  40068a:	4770      	bx	lr

0040068c <tc_start>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
  40068c:	0189      	lsls	r1, r1, #6
  40068e:	2305      	movs	r3, #5
  400690:	5043      	str	r3, [r0, r1]
  400692:	4770      	bx	lr

00400694 <tc_write_rc>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RC = ul_value;
  400694:	eb00 1181 	add.w	r1, r0, r1, lsl #6
  400698:	61ca      	str	r2, [r1, #28]
  40069a:	4770      	bx	lr

0040069c <tc_enable_interrupt>:

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  40069c:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	tc_channel->TC_IER = ul_sources;
  4006a0:	624a      	str	r2, [r1, #36]	; 0x24
  4006a2:	4770      	bx	lr

004006a4 <tc_get_status>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
			
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  4006a4:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	return tc_channel->TC_SR;
  4006a8:	6a08      	ldr	r0, [r1, #32]
}
  4006aa:	4770      	bx	lr

004006ac <tc_find_mck_divisor>:
		uint32_t ul_freq,
		uint32_t ul_mck,
		uint32_t *p_uldiv,
		uint32_t *p_ultcclks,
		uint32_t ul_boardmck)
{
  4006ac:	b4f0      	push	{r4, r5, r6, r7}
  4006ae:	b086      	sub	sp, #24
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  4006b0:	2402      	movs	r4, #2
  4006b2:	9401      	str	r4, [sp, #4]
  4006b4:	2408      	movs	r4, #8
  4006b6:	9402      	str	r4, [sp, #8]
  4006b8:	2420      	movs	r4, #32
  4006ba:	9403      	str	r4, [sp, #12]
  4006bc:	2480      	movs	r4, #128	; 0x80
  4006be:	9404      	str	r4, [sp, #16]
			ul_boardmck / FREQ_SLOW_CLOCK_EXT };
  4006c0:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  4006c2:	0be4      	lsrs	r4, r4, #15
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  4006c4:	9405      	str	r4, [sp, #20]
	for (ul_index = 0;
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
		ul_high = ul_mck / divisors[ul_index];
		ul_low  = ul_high / TC_DIV_FACTOR;
		if (ul_freq > ul_high) {
  4006c6:	ebb0 0f51 	cmp.w	r0, r1, lsr #1
  4006ca:	d814      	bhi.n	4006f6 <tc_find_mck_divisor+0x4a>
  4006cc:	0c4c      	lsrs	r4, r1, #17
			return 0;
		} else if (ul_freq >= ul_low) {
  4006ce:	42a0      	cmp	r0, r4
  4006d0:	d217      	bcs.n	400702 <tc_find_mck_divisor+0x56>
  4006d2:	2501      	movs	r5, #1
		ul_high = ul_mck / divisors[ul_index];
  4006d4:	af01      	add	r7, sp, #4
  4006d6:	f857 4025 	ldr.w	r4, [r7, r5, lsl #2]
  4006da:	fbb1 f4f4 	udiv	r4, r1, r4
		ul_low  = ul_high / TC_DIV_FACTOR;
  4006de:	0c26      	lsrs	r6, r4, #16
		if (ul_freq > ul_high) {
  4006e0:	4284      	cmp	r4, r0
  4006e2:	d30a      	bcc.n	4006fa <tc_find_mck_divisor+0x4e>
		} else if (ul_freq >= ul_low) {
  4006e4:	4286      	cmp	r6, r0
  4006e6:	d90d      	bls.n	400704 <tc_find_mck_divisor+0x58>
			ul_index++) {
  4006e8:	3501      	adds	r5, #1
	for (ul_index = 0;
  4006ea:	2d05      	cmp	r5, #5
  4006ec:	d1f3      	bne.n	4006d6 <tc_find_mck_divisor+0x2a>
			break;
		}
	}
	if (ul_index >= (sizeof(divisors) / sizeof(divisors[0]))) {
		return 0;
  4006ee:	2000      	movs	r0, #0
	if (p_ultcclks) {
		*p_ultcclks = ul_index;
	}

	return 1;
}
  4006f0:	b006      	add	sp, #24
  4006f2:	bcf0      	pop	{r4, r5, r6, r7}
  4006f4:	4770      	bx	lr
			return 0;
  4006f6:	2000      	movs	r0, #0
  4006f8:	e7fa      	b.n	4006f0 <tc_find_mck_divisor+0x44>
  4006fa:	2000      	movs	r0, #0
  4006fc:	e7f8      	b.n	4006f0 <tc_find_mck_divisor+0x44>
	return 1;
  4006fe:	2001      	movs	r0, #1
  400700:	e7f6      	b.n	4006f0 <tc_find_mck_divisor+0x44>
	for (ul_index = 0;
  400702:	2500      	movs	r5, #0
	if (p_uldiv) {
  400704:	b12a      	cbz	r2, 400712 <tc_find_mck_divisor+0x66>
		*p_uldiv = divisors[ul_index];
  400706:	a906      	add	r1, sp, #24
  400708:	eb01 0185 	add.w	r1, r1, r5, lsl #2
  40070c:	f851 1c14 	ldr.w	r1, [r1, #-20]
  400710:	6011      	str	r1, [r2, #0]
	if (p_ultcclks) {
  400712:	2b00      	cmp	r3, #0
  400714:	d0f3      	beq.n	4006fe <tc_find_mck_divisor+0x52>
		*p_ultcclks = ul_index;
  400716:	601d      	str	r5, [r3, #0]
	return 1;
  400718:	2001      	movs	r0, #1
  40071a:	e7e9      	b.n	4006f0 <tc_find_mck_divisor+0x44>

0040071c <gfx_mono_set_framebuffer>:
	gfx_mono_set_framebuffer(framebuffer);
\endcode
 */
void gfx_mono_set_framebuffer(uint8_t *framebuffer)
{
	fbpointer = framebuffer;
  40071c:	4b01      	ldr	r3, [pc, #4]	; (400724 <gfx_mono_set_framebuffer+0x8>)
  40071e:	6018      	str	r0, [r3, #0]
  400720:	4770      	bx	lr
  400722:	bf00      	nop
  400724:	2040045c 	.word	0x2040045c

00400728 <gfx_mono_framebuffer_put_byte>:
\endcode
 */
void gfx_mono_framebuffer_put_byte(gfx_coord_t page, gfx_coord_t column,
		uint8_t data)
{
	*(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column) = data;
  400728:	4b02      	ldr	r3, [pc, #8]	; (400734 <gfx_mono_framebuffer_put_byte+0xc>)
  40072a:	681b      	ldr	r3, [r3, #0]
  40072c:	eb03 10c0 	add.w	r0, r3, r0, lsl #7
  400730:	5442      	strb	r2, [r0, r1]
  400732:	4770      	bx	lr
  400734:	2040045c 	.word	0x2040045c

00400738 <gfx_mono_framebuffer_get_byte>:
	data = gfx_mono_framebuffer_get_byte(0, 0);
\endcode
 */
uint8_t gfx_mono_framebuffer_get_byte(gfx_coord_t page, gfx_coord_t column)
{
	return *(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column);
  400738:	4b02      	ldr	r3, [pc, #8]	; (400744 <gfx_mono_framebuffer_get_byte+0xc>)
  40073a:	681b      	ldr	r3, [r3, #0]
  40073c:	eb03 10c0 	add.w	r0, r3, r0, lsl #7
}
  400740:	5c40      	ldrb	r0, [r0, r1]
  400742:	4770      	bx	lr
  400744:	2040045c 	.word	0x2040045c

00400748 <gfx_mono_ssd1306_put_byte>:
	gfx_mono_ssd1306_put_byte(0, 0, 0xFF, false);
\endcode
  */
 void gfx_mono_ssd1306_put_byte(gfx_coord_t page, gfx_coord_t column,
		uint8_t data, bool force)
{
  400748:	b570      	push	{r4, r5, r6, lr}
  40074a:	4604      	mov	r4, r0
  40074c:	460d      	mov	r5, r1
  40074e:	4616      	mov	r6, r2
#ifdef CONFIG_SSD1306_FRAMEBUFFER
	if (!force && data == gfx_mono_framebuffer_get_byte(page, column)) {
  400750:	b91b      	cbnz	r3, 40075a <gfx_mono_ssd1306_put_byte+0x12>
  400752:	4b0d      	ldr	r3, [pc, #52]	; (400788 <gfx_mono_ssd1306_put_byte+0x40>)
  400754:	4798      	blx	r3
  400756:	42b0      	cmp	r0, r6
  400758:	d015      	beq.n	400786 <gfx_mono_ssd1306_put_byte+0x3e>
		return;
	}
	gfx_mono_framebuffer_put_byte(page, column, data);
  40075a:	4632      	mov	r2, r6
  40075c:	4629      	mov	r1, r5
  40075e:	4620      	mov	r0, r4
  400760:	4b0a      	ldr	r3, [pc, #40]	; (40078c <gfx_mono_ssd1306_put_byte+0x44>)
  400762:	4798      	blx	r3
 * \param address the page address
 */
static inline void ssd1306_set_page_address(uint8_t address)
{
	// Make sure that the address is 4 bits (only 8 pages)
	address &= 0x0F;
  400764:	f004 000f 	and.w	r0, r4, #15
	ssd1306_write_command(SSD1306_CMD_SET_PAGE_START_ADDRESS(address));
  400768:	f040 00b0 	orr.w	r0, r0, #176	; 0xb0
  40076c:	4c08      	ldr	r4, [pc, #32]	; (400790 <gfx_mono_ssd1306_put_byte+0x48>)
  40076e:	47a0      	blx	r4
 */
static inline void ssd1306_set_column_address(uint8_t address)
{
	// Make sure the address is 7 bits
	address &= 0x7F;
	ssd1306_write_command(SSD1306_CMD_COL_ADD_SET_MSB(address >> 4));
  400770:	f3c5 1002 	ubfx	r0, r5, #4, #3
  400774:	f040 0010 	orr.w	r0, r0, #16
  400778:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_COL_ADD_SET_LSB(address & 0x0F));
  40077a:	f005 000f 	and.w	r0, r5, #15
  40077e:	47a0      	blx	r4
#endif

	ssd1306_set_page_address(page);
	ssd1306_set_column_address(column);

	ssd1306_write_data(data);
  400780:	4630      	mov	r0, r6
  400782:	4b04      	ldr	r3, [pc, #16]	; (400794 <gfx_mono_ssd1306_put_byte+0x4c>)
  400784:	4798      	blx	r3
  400786:	bd70      	pop	{r4, r5, r6, pc}
  400788:	00400739 	.word	0x00400739
  40078c:	00400729 	.word	0x00400729
  400790:	004007e9 	.word	0x004007e9
  400794:	00400a09 	.word	0x00400a09

00400798 <gfx_mono_ssd1306_init>:
{
  400798:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	gfx_mono_set_framebuffer(framebuffer);
  40079c:	480d      	ldr	r0, [pc, #52]	; (4007d4 <gfx_mono_ssd1306_init+0x3c>)
  40079e:	4b0e      	ldr	r3, [pc, #56]	; (4007d8 <gfx_mono_ssd1306_init+0x40>)
  4007a0:	4798      	blx	r3
	ssd1306_init();
  4007a2:	4b0e      	ldr	r3, [pc, #56]	; (4007dc <gfx_mono_ssd1306_init+0x44>)
  4007a4:	4798      	blx	r3
 */
static inline void ssd1306_set_display_start_line_address(uint8_t address)
{
	// Make sure address is 6 bits
	address &= 0x3F;
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_START_LINE(address));
  4007a6:	2040      	movs	r0, #64	; 0x40
  4007a8:	4b0d      	ldr	r3, [pc, #52]	; (4007e0 <gfx_mono_ssd1306_init+0x48>)
  4007aa:	4798      	blx	r3
	for (page = 0; page < GFX_MONO_LCD_PAGES; page++) {
  4007ac:	2500      	movs	r5, #0
			gfx_mono_ssd1306_put_byte(page, column, 0x00, true);
  4007ae:	f04f 0801 	mov.w	r8, #1
  4007b2:	462f      	mov	r7, r5
  4007b4:	4e0b      	ldr	r6, [pc, #44]	; (4007e4 <gfx_mono_ssd1306_init+0x4c>)
{
  4007b6:	2400      	movs	r4, #0
			gfx_mono_ssd1306_put_byte(page, column, 0x00, true);
  4007b8:	4643      	mov	r3, r8
  4007ba:	463a      	mov	r2, r7
  4007bc:	b2e1      	uxtb	r1, r4
  4007be:	4628      	mov	r0, r5
  4007c0:	47b0      	blx	r6
  4007c2:	3401      	adds	r4, #1
		for (column = 0; column < GFX_MONO_LCD_WIDTH; column++) {
  4007c4:	2c80      	cmp	r4, #128	; 0x80
  4007c6:	d1f7      	bne.n	4007b8 <gfx_mono_ssd1306_init+0x20>
	for (page = 0; page < GFX_MONO_LCD_PAGES; page++) {
  4007c8:	3501      	adds	r5, #1
  4007ca:	b2ed      	uxtb	r5, r5
  4007cc:	2d04      	cmp	r5, #4
  4007ce:	d1f2      	bne.n	4007b6 <gfx_mono_ssd1306_init+0x1e>
  4007d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4007d4:	20400460 	.word	0x20400460
  4007d8:	0040071d 	.word	0x0040071d
  4007dc:	00400829 	.word	0x00400829
  4007e0:	004007e9 	.word	0x004007e9
  4007e4:	00400749 	.word	0x00400749

004007e8 <ssd1306_write_command>:
 * data write function is called based on the selected interface.
 *
 * \param command the command to write
 */
void ssd1306_write_command(uint8_t command)
{
  4007e8:	b538      	push	{r3, r4, r5, lr}
  4007ea:	4605      	mov	r5, r0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  4007ec:	2208      	movs	r2, #8
  4007ee:	4b09      	ldr	r3, [pc, #36]	; (400814 <ssd1306_write_command+0x2c>)
  4007f0:	635a      	str	r2, [r3, #52]	; 0x34
	ioport_set_pin_level(SSD1306_DC_PIN, false);
	
	spi_set_peripheral_chip_select_value(SPI0, 1);
  4007f2:	4c09      	ldr	r4, [pc, #36]	; (400818 <ssd1306_write_command+0x30>)
  4007f4:	2101      	movs	r1, #1
  4007f6:	4620      	mov	r0, r4
  4007f8:	4b08      	ldr	r3, [pc, #32]	; (40081c <ssd1306_write_command+0x34>)
  4007fa:	4798      	blx	r3
	spi_write(SPI0, command, 1, 1);
  4007fc:	2301      	movs	r3, #1
  4007fe:	461a      	mov	r2, r3
  400800:	4629      	mov	r1, r5
  400802:	4620      	mov	r0, r4
  400804:	4c06      	ldr	r4, [pc, #24]	; (400820 <ssd1306_write_command+0x38>)
  400806:	47a0      	blx	r4
	delay_us(10);
  400808:	f44f 70fd 	mov.w	r0, #506	; 0x1fa
  40080c:	4b05      	ldr	r3, [pc, #20]	; (400824 <ssd1306_write_command+0x3c>)
  40080e:	4798      	blx	r3
  400810:	bd38      	pop	{r3, r4, r5, pc}
  400812:	bf00      	nop
  400814:	400e1000 	.word	0x400e1000
  400818:	40008000 	.word	0x40008000
  40081c:	00400555 	.word	0x00400555
  400820:	0040056b 	.word	0x0040056b
  400824:	20400001 	.word	0x20400001

00400828 <ssd1306_init>:
{
  400828:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  40082c:	4d66      	ldr	r5, [pc, #408]	; (4009c8 <ssd1306_init+0x1a0>)
  40082e:	f44f 3600 	mov.w	r6, #131072	; 0x20000
  400832:	612e      	str	r6, [r5, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400834:	f8c5 60a0 	str.w	r6, [r5, #160]	; 0xa0
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400838:	4b64      	ldr	r3, [pc, #400]	; (4009cc <ssd1306_init+0x1a4>)
  40083a:	2708      	movs	r7, #8
  40083c:	611f      	str	r7, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  40083e:	f8c3 70a0 	str.w	r7, [r3, #160]	; 0xa0
		base->PIO_PUER = mask;
  400842:	666e      	str	r6, [r5, #100]	; 0x64
		base->PIO_PPDDR = mask;
  400844:	f8c5 6090 	str.w	r6, [r5, #144]	; 0x90
		base->PIO_MDDR = mask;
  400848:	656e      	str	r6, [r5, #84]	; 0x54
		base->PIO_IFDR = mask;
  40084a:	626e      	str	r6, [r5, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  40084c:	f8c5 6080 	str.w	r6, [r5, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  400850:	6f2a      	ldr	r2, [r5, #112]	; 0x70
  400852:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
  400856:	672a      	str	r2, [r5, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400858:	6f6a      	ldr	r2, [r5, #116]	; 0x74
  40085a:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
  40085e:	676a      	str	r2, [r5, #116]	; 0x74
		base->PIO_PUER = mask;
  400860:	665f      	str	r7, [r3, #100]	; 0x64
		base->PIO_PPDDR = mask;
  400862:	f8c3 7090 	str.w	r7, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  400866:	655f      	str	r7, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  400868:	625f      	str	r7, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  40086a:	f8c3 7080 	str.w	r7, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  40086e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400870:	f022 0208 	bic.w	r2, r2, #8
  400874:	671a      	str	r2, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400876:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400878:	f022 0208 	bic.w	r2, r2, #8
  40087c:	675a      	str	r2, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PER = mask;
  40087e:	601f      	str	r7, [r3, #0]
  400880:	602e      	str	r6, [r5, #0]
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400882:	631f      	str	r7, [r3, #48]	; 0x30
  400884:	632e      	str	r6, [r5, #48]	; 0x30
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CLK_MASK, PIO_DEFAULT);
  400886:	f8df 817c 	ldr.w	r8, [pc, #380]	; 400a04 <ssd1306_init+0x1dc>
  40088a:	2300      	movs	r3, #0
  40088c:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  400890:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400894:	4640      	mov	r0, r8
  400896:	4c4e      	ldr	r4, [pc, #312]	; (4009d0 <ssd1306_init+0x1a8>)
  400898:	47a0      	blx	r4
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_MOSI_MASK, PIO_DEFAULT);
  40089a:	2300      	movs	r3, #0
  40089c:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  4008a0:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4008a4:	4640      	mov	r0, r8
  4008a6:	47a0      	blx	r4
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CS_MASK, PIO_DEFAULT);
  4008a8:	2300      	movs	r3, #0
  4008aa:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  4008ae:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4008b2:	4640      	mov	r0, r8
  4008b4:	47a0      	blx	r4
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CLK_MASK, PIO_DEFAULT);
  4008b6:	2300      	movs	r3, #0
  4008b8:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  4008bc:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4008c0:	4640      	mov	r0, r8
  4008c2:	47a0      	blx	r4
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_MOSI_MASK, PIO_DEFAULT);
  4008c4:	2300      	movs	r3, #0
  4008c6:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  4008ca:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4008ce:	4640      	mov	r0, r8
  4008d0:	47a0      	blx	r4
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CS_MASK, PIO_DEFAULT);
  4008d2:	2300      	movs	r3, #0
  4008d4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  4008d8:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4008dc:	4640      	mov	r0, r8
  4008de:	47a0      	blx	r4
	p_spi->SPI_CR = SPI_CR_SPIDIS;
  4008e0:	4c3c      	ldr	r4, [pc, #240]	; (4009d4 <ssd1306_init+0x1ac>)
  4008e2:	f04f 0902 	mov.w	r9, #2
  4008e6:	f8c4 9000 	str.w	r9, [r4]
	p_spi->SPI_CR = SPI_CR_SWRST;
  4008ea:	f04f 0880 	mov.w	r8, #128	; 0x80
  4008ee:	f8c4 8000 	str.w	r8, [r4]
	p_spi->SPI_MR |= SPI_MR_MSTR;
  4008f2:	6863      	ldr	r3, [r4, #4]
  4008f4:	f043 0301 	orr.w	r3, r3, #1
  4008f8:	6063      	str	r3, [r4, #4]
		spi_configure_cs_behavior(SPI0, 1, SPI_CS_KEEP_LOW);
  4008fa:	463a      	mov	r2, r7
  4008fc:	2101      	movs	r1, #1
  4008fe:	4620      	mov	r0, r4
  400900:	4b35      	ldr	r3, [pc, #212]	; (4009d8 <ssd1306_init+0x1b0>)
  400902:	4798      	blx	r3
		spi_set_clock_polarity(SPI0, 1, 0);
  400904:	2200      	movs	r2, #0
  400906:	2101      	movs	r1, #1
  400908:	4620      	mov	r0, r4
  40090a:	4b34      	ldr	r3, [pc, #208]	; (4009dc <ssd1306_init+0x1b4>)
  40090c:	4798      	blx	r3
		spi_set_clock_phase(SPI0, 1, 0);
  40090e:	2200      	movs	r2, #0
  400910:	2101      	movs	r1, #1
  400912:	4620      	mov	r0, r4
  400914:	4b32      	ldr	r3, [pc, #200]	; (4009e0 <ssd1306_init+0x1b8>)
  400916:	4798      	blx	r3
	p_spi->SPI_MR &= (~SPI_MR_PS);
  400918:	6863      	ldr	r3, [r4, #4]
  40091a:	f023 0302 	bic.w	r3, r3, #2
  40091e:	6063      	str	r3, [r4, #4]
		spi_set_bits_per_transfer(SPI0, 1, SPI_CSR_BITS_8_BIT);
  400920:	2200      	movs	r2, #0
  400922:	2101      	movs	r1, #1
  400924:	4620      	mov	r0, r4
  400926:	4b2f      	ldr	r3, [pc, #188]	; (4009e4 <ssd1306_init+0x1bc>)
  400928:	4798      	blx	r3
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_loopback(Spi *p_spi)
{
	p_spi->SPI_MR &= (~SPI_MR_LLB);
  40092a:	6863      	ldr	r3, [r4, #4]
  40092c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  400930:	6063      	str	r3, [r4, #4]
	p_spi->SPI_MR |= SPI_MR_MODFDIS;
  400932:	6863      	ldr	r3, [r4, #4]
  400934:	f043 0310 	orr.w	r3, r3, #16
  400938:	6063      	str	r3, [r4, #4]
		int div = spi_calc_baudrate_div(2000000, sysclk_get_peripheral_hz());
  40093a:	492b      	ldr	r1, [pc, #172]	; (4009e8 <ssd1306_init+0x1c0>)
  40093c:	482b      	ldr	r0, [pc, #172]	; (4009ec <ssd1306_init+0x1c4>)
  40093e:	4b2c      	ldr	r3, [pc, #176]	; (4009f0 <ssd1306_init+0x1c8>)
  400940:	4798      	blx	r3
		spi_set_baudrate_div(SPI0,1, div);
  400942:	b2c2      	uxtb	r2, r0
  400944:	2101      	movs	r1, #1
  400946:	4620      	mov	r0, r4
  400948:	4b2a      	ldr	r3, [pc, #168]	; (4009f4 <ssd1306_init+0x1cc>)
  40094a:	4798      	blx	r3
		spi_enable_clock(SPI0);
  40094c:	4620      	mov	r0, r4
  40094e:	4b2a      	ldr	r3, [pc, #168]	; (4009f8 <ssd1306_init+0x1d0>)
  400950:	4798      	blx	r3
	p_spi->SPI_CR = SPI_CR_SPIEN;
  400952:	2301      	movs	r3, #1
  400954:	6023      	str	r3, [r4, #0]
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  400956:	636e      	str	r6, [r5, #52]	; 0x34
	delay_cycles(delay_10us); // At lest 10us
  400958:	f640 30b8 	movw	r0, #3000	; 0xbb8
  40095c:	4c27      	ldr	r4, [pc, #156]	; (4009fc <ssd1306_init+0x1d4>)
  40095e:	47a0      	blx	r4
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400960:	632e      	str	r6, [r5, #48]	; 0x30
	delay_cycles(delay_10us); // At lest 10us
  400962:	f640 30b8 	movw	r0, #3000	; 0xbb8
  400966:	47a0      	blx	r4
  400968:	632e      	str	r6, [r5, #48]	; 0x30
	ssd1306_write_command(SSD1306_CMD_SET_MULTIPLEX_RATIO);
  40096a:	20a8      	movs	r0, #168	; 0xa8
  40096c:	4c24      	ldr	r4, [pc, #144]	; (400a00 <ssd1306_init+0x1d8>)
  40096e:	47a0      	blx	r4
	ssd1306_write_command(0x1F);
  400970:	201f      	movs	r0, #31
  400972:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_OFFSET);
  400974:	20d3      	movs	r0, #211	; 0xd3
  400976:	47a0      	blx	r4
	ssd1306_write_command(0x00);
  400978:	2000      	movs	r0, #0
  40097a:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_START_LINE(0x00));
  40097c:	2040      	movs	r0, #64	; 0x40
  40097e:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_SEGMENT_RE_MAP_COL127_SEG0);
  400980:	20a1      	movs	r0, #161	; 0xa1
  400982:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_COM_OUTPUT_SCAN_DOWN);
  400984:	20c8      	movs	r0, #200	; 0xc8
  400986:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_COM_PINS);
  400988:	20da      	movs	r0, #218	; 0xda
  40098a:	47a0      	blx	r4
	ssd1306_write_command(0x02);
  40098c:	4648      	mov	r0, r9
  40098e:	47a0      	blx	r4
 *
 * \retval contrast the contrast value written to the OLED controller
 */
static inline uint8_t ssd1306_set_contrast(uint8_t contrast)
{
	ssd1306_write_command(SSD1306_CMD_SET_CONTRAST_CONTROL_FOR_BANK0);
  400990:	2081      	movs	r0, #129	; 0x81
  400992:	47a0      	blx	r4
	ssd1306_write_command(contrast);
  400994:	208f      	movs	r0, #143	; 0x8f
  400996:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_ENTIRE_DISPLAY_AND_GDDRAM_ON);
  400998:	20a4      	movs	r0, #164	; 0xa4
  40099a:	47a0      	blx	r4
 * This function will disable invert on all pixels on the OLED
 *
 */
static inline void ssd1306_display_invert_disable(void)
{
	ssd1306_write_command(SSD1306_CMD_SET_NORMAL_DISPLAY);
  40099c:	20a6      	movs	r0, #166	; 0xa6
  40099e:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_CLOCK_DIVIDE_RATIO);
  4009a0:	20d5      	movs	r0, #213	; 0xd5
  4009a2:	47a0      	blx	r4
	ssd1306_write_command(0x80);
  4009a4:	4640      	mov	r0, r8
  4009a6:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_CHARGE_PUMP_SETTING);
  4009a8:	208d      	movs	r0, #141	; 0x8d
  4009aa:	47a0      	blx	r4
	ssd1306_write_command(0x14);
  4009ac:	2014      	movs	r0, #20
  4009ae:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_VCOMH_DESELECT_LEVEL);
  4009b0:	20db      	movs	r0, #219	; 0xdb
  4009b2:	47a0      	blx	r4
	ssd1306_write_command(0x40); // Default => 0x20 (0.77*VCC)
  4009b4:	2040      	movs	r0, #64	; 0x40
  4009b6:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_PRE_CHARGE_PERIOD);
  4009b8:	20d9      	movs	r0, #217	; 0xd9
  4009ba:	47a0      	blx	r4
	ssd1306_write_command(0xF1);
  4009bc:	20f1      	movs	r0, #241	; 0xf1
  4009be:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_ON);
  4009c0:	20af      	movs	r0, #175	; 0xaf
  4009c2:	47a0      	blx	r4
  4009c4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4009c8:	400e1200 	.word	0x400e1200
  4009cc:	400e1000 	.word	0x400e1000
  4009d0:	00400cf1 	.word	0x00400cf1
  4009d4:	40008000 	.word	0x40008000
  4009d8:	004005db 	.word	0x004005db
  4009dc:	0040059f 	.word	0x0040059f
  4009e0:	004005bd 	.word	0x004005bd
  4009e4:	00400621 	.word	0x00400621
  4009e8:	08f0d180 	.word	0x08f0d180
  4009ec:	001e8480 	.word	0x001e8480
  4009f0:	00400635 	.word	0x00400635
  4009f4:	0040064b 	.word	0x0040064b
  4009f8:	00400529 	.word	0x00400529
  4009fc:	20400001 	.word	0x20400001
  400a00:	004007e9 	.word	0x004007e9
  400a04:	400e1400 	.word	0x400e1400

00400a08 <ssd1306_write_data>:
 * data write function is called based on the selected interface.
 *
 * \param data the data to write
 */
void ssd1306_write_data(uint8_t data)
{
  400a08:	b538      	push	{r3, r4, r5, lr}
  400a0a:	4605      	mov	r5, r0
  400a0c:	2208      	movs	r2, #8
  400a0e:	4b09      	ldr	r3, [pc, #36]	; (400a34 <ssd1306_write_data+0x2c>)
  400a10:	631a      	str	r2, [r3, #48]	; 0x30
	ioport_set_pin_level(SSD1306_DC_PIN, true);
	
	spi_set_peripheral_chip_select_value(SPI0, 1);
  400a12:	4c09      	ldr	r4, [pc, #36]	; (400a38 <ssd1306_write_data+0x30>)
  400a14:	2101      	movs	r1, #1
  400a16:	4620      	mov	r0, r4
  400a18:	4b08      	ldr	r3, [pc, #32]	; (400a3c <ssd1306_write_data+0x34>)
  400a1a:	4798      	blx	r3
	spi_write(SPI0, data, 1, 1);
  400a1c:	2301      	movs	r3, #1
  400a1e:	461a      	mov	r2, r3
  400a20:	4629      	mov	r1, r5
  400a22:	4620      	mov	r0, r4
  400a24:	4c06      	ldr	r4, [pc, #24]	; (400a40 <ssd1306_write_data+0x38>)
  400a26:	47a0      	blx	r4
	delay_us(10);
  400a28:	f44f 70fd 	mov.w	r0, #506	; 0x1fa
  400a2c:	4b05      	ldr	r3, [pc, #20]	; (400a44 <ssd1306_write_data+0x3c>)
  400a2e:	4798      	blx	r3
  400a30:	bd38      	pop	{r3, r4, r5, pc}
  400a32:	bf00      	nop
  400a34:	400e1000 	.word	0x400e1000
  400a38:	40008000 	.word	0x40008000
  400a3c:	00400555 	.word	0x00400555
  400a40:	0040056b 	.word	0x0040056b
  400a44:	20400001 	.word	0x20400001

00400a48 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  400a48:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  400a4a:	4810      	ldr	r0, [pc, #64]	; (400a8c <sysclk_init+0x44>)
  400a4c:	4b10      	ldr	r3, [pc, #64]	; (400a90 <sysclk_init+0x48>)
  400a4e:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400a50:	213e      	movs	r1, #62	; 0x3e
  400a52:	2000      	movs	r0, #0
  400a54:	4b0f      	ldr	r3, [pc, #60]	; (400a94 <sysclk_init+0x4c>)
  400a56:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  400a58:	4c0f      	ldr	r4, [pc, #60]	; (400a98 <sysclk_init+0x50>)
  400a5a:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  400a5c:	2800      	cmp	r0, #0
  400a5e:	d0fc      	beq.n	400a5a <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  400a60:	4b0e      	ldr	r3, [pc, #56]	; (400a9c <sysclk_init+0x54>)
  400a62:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  400a64:	4a0e      	ldr	r2, [pc, #56]	; (400aa0 <sysclk_init+0x58>)
  400a66:	4b0f      	ldr	r3, [pc, #60]	; (400aa4 <sysclk_init+0x5c>)
  400a68:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
	return pmc_is_locked_pllack();
  400a6a:	4c0f      	ldr	r4, [pc, #60]	; (400aa8 <sysclk_init+0x60>)
  400a6c:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  400a6e:	2800      	cmp	r0, #0
  400a70:	d0fc      	beq.n	400a6c <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  400a72:	2002      	movs	r0, #2
  400a74:	4b0d      	ldr	r3, [pc, #52]	; (400aac <sysclk_init+0x64>)
  400a76:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  400a78:	2000      	movs	r0, #0
  400a7a:	4b0d      	ldr	r3, [pc, #52]	; (400ab0 <sysclk_init+0x68>)
  400a7c:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  400a7e:	4b0d      	ldr	r3, [pc, #52]	; (400ab4 <sysclk_init+0x6c>)
  400a80:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  400a82:	4802      	ldr	r0, [pc, #8]	; (400a8c <sysclk_init+0x44>)
  400a84:	4b02      	ldr	r3, [pc, #8]	; (400a90 <sysclk_init+0x48>)
  400a86:	4798      	blx	r3
  400a88:	bd10      	pop	{r4, pc}
  400a8a:	bf00      	nop
  400a8c:	11e1a300 	.word	0x11e1a300
  400a90:	00401501 	.word	0x00401501
  400a94:	00400f8d 	.word	0x00400f8d
  400a98:	00400fe1 	.word	0x00400fe1
  400a9c:	00400ff1 	.word	0x00400ff1
  400aa0:	20183f01 	.word	0x20183f01
  400aa4:	400e0600 	.word	0x400e0600
  400aa8:	00401001 	.word	0x00401001
  400aac:	00400ef1 	.word	0x00400ef1
  400ab0:	00400f29 	.word	0x00400f29
  400ab4:	004013f5 	.word	0x004013f5

00400ab8 <board_init>:
	__ISB();
}
#endif

void board_init(void)
{
  400ab8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  400aba:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400abe:	4b48      	ldr	r3, [pc, #288]	; (400be0 <board_init+0x128>)
  400ac0:	605a      	str	r2, [r3, #4]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  400ac2:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400ac6:	f3bf 8f6f 	isb	sy
__STATIC_INLINE void SCB_EnableICache(void)
{
  #if (__ICACHE_PRESENT == 1)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0;                       // invalidate I-Cache
  400aca:	4b46      	ldr	r3, [pc, #280]	; (400be4 <board_init+0x12c>)
  400acc:	2200      	movs	r2, #0
  400ace:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
    SCB->CCR |=  SCB_CCR_IC_Msk;            // enable I-Cache
  400ad2:	695a      	ldr	r2, [r3, #20]
  400ad4:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
  400ad8:	615a      	str	r2, [r3, #20]
  __ASM volatile ("dsb");
  400ada:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400ade:	f3bf 8f6f 	isb	sy
{
  #if (__DCACHE_PRESENT == 1)
    uint32_t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;

    ccsidr  = SCB->CCSIDR;
  400ae2:	f8d3 7080 	ldr.w	r7, [r3, #128]	; 0x80
    sets    = CCSIDR_SETS(ccsidr);
  400ae6:	f3c7 364e 	ubfx	r6, r7, #13, #15
    sshift  = CCSIDR_LSSHIFT(ccsidr) + 4;
  400aea:	f007 0007 	and.w	r0, r7, #7
  400aee:	3004      	adds	r0, #4
    ways    = CCSIDR_WAYS(ccsidr);
  400af0:	f3c7 07c9 	ubfx	r7, r7, #3, #10
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
  400af4:	fab7 fe87 	clz	lr, r7
    wshift  = __CLZ(ways) & 0x1f;
  400af8:	f00e 0e1f 	and.w	lr, lr, #31
  __ASM volatile ("dsb");
  400afc:	f3bf 8f4f 	dsb	sy
  400b00:	f04f 34ff 	mov.w	r4, #4294967295
  400b04:	fa04 fc00 	lsl.w	ip, r4, r0
  400b08:	fa06 f000 	lsl.w	r0, r6, r0
  400b0c:	fa04 f40e 	lsl.w	r4, r4, lr
  400b10:	fa07 fe0e 	lsl.w	lr, r7, lr

    do {                                    // invalidate D-Cache
         int32_t tmpways = ways;
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
              SCB->DCISW = sw;
  400b14:	461d      	mov	r5, r3
         int32_t tmpways = ways;
  400b16:	463a      	mov	r2, r7
  400b18:	4673      	mov	r3, lr
              sw = ((tmpways << wshift) | (sets << sshift));
  400b1a:	ea40 0103 	orr.w	r1, r0, r3
              SCB->DCISW = sw;
  400b1e:	f8c5 1260 	str.w	r1, [r5, #608]	; 0x260
            } while(tmpways--);
  400b22:	3a01      	subs	r2, #1
  400b24:	4423      	add	r3, r4
  400b26:	f1b2 3fff 	cmp.w	r2, #4294967295
  400b2a:	d1f6      	bne.n	400b1a <board_init+0x62>
        } while(sets--);
  400b2c:	3e01      	subs	r6, #1
  400b2e:	4460      	add	r0, ip
  400b30:	f1b6 3fff 	cmp.w	r6, #4294967295
  400b34:	d1ef      	bne.n	400b16 <board_init+0x5e>
  400b36:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  SCB_CCR_DC_Msk;            // enable D-Cache
  400b3a:	4b2a      	ldr	r3, [pc, #168]	; (400be4 <board_init+0x12c>)
  400b3c:	695a      	ldr	r2, [r3, #20]
  400b3e:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
  400b42:	615a      	str	r2, [r3, #20]
  400b44:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400b48:	f3bf 8f6f 	isb	sy
		*dst++ = *src++;
	}
#endif
#else
	/* TCM Configuration */
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  400b4c:	4a26      	ldr	r2, [pc, #152]	; (400be8 <board_init+0x130>)
  400b4e:	4927      	ldr	r1, [pc, #156]	; (400bec <board_init+0x134>)
  400b50:	6051      	str	r1, [r2, #4]
					| EEFC_FCR_FARG(8));
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  400b52:	f5a1 7180 	sub.w	r1, r1, #256	; 0x100
  400b56:	6051      	str	r1, [r2, #4]
  __ASM volatile ("dsb");
  400b58:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400b5c:	f3bf 8f6f 	isb	sy
	SCB->ITCMCR &= ~(uint32_t)(1UL);
  400b60:	f8d3 2290 	ldr.w	r2, [r3, #656]	; 0x290
  400b64:	f022 0201 	bic.w	r2, r2, #1
  400b68:	f8c3 2290 	str.w	r2, [r3, #656]	; 0x290
	SCB->DTCMCR &= ~(uint32_t)SCB_DTCMCR_EN_Msk;
  400b6c:	f8d3 2294 	ldr.w	r2, [r3, #660]	; 0x294
  400b70:	f022 0201 	bic.w	r2, r2, #1
  400b74:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  __ASM volatile ("dsb");
  400b78:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400b7c:	f3bf 8f6f 	isb	sy
  400b80:	200a      	movs	r0, #10
  400b82:	4c1b      	ldr	r4, [pc, #108]	; (400bf0 <board_init+0x138>)
  400b84:	47a0      	blx	r4
  400b86:	200b      	movs	r0, #11
  400b88:	47a0      	blx	r4
  400b8a:	200c      	movs	r0, #12
  400b8c:	47a0      	blx	r4
  400b8e:	2010      	movs	r0, #16
  400b90:	47a0      	blx	r4
  400b92:	2011      	movs	r0, #17
  400b94:	47a0      	blx	r4
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400b96:	4b17      	ldr	r3, [pc, #92]	; (400bf4 <board_init+0x13c>)
  400b98:	f44f 7280 	mov.w	r2, #256	; 0x100
  400b9c:	611a      	str	r2, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400b9e:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400ba2:	631a      	str	r2, [r3, #48]	; 0x30
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  400ba4:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
  400ba8:	f44f 6200 	mov.w	r2, #2048	; 0x800
  400bac:	615a      	str	r2, [r3, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400bae:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_PUER = mask;
  400bb2:	665a      	str	r2, [r3, #100]	; 0x64
		base->PIO_PPDDR = mask;
  400bb4:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  400bb8:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFER = mask;
  400bba:	621a      	str	r2, [r3, #32]
		base->PIO_IFSCER = mask;
  400bbc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
		base->PIO_ABCDSR[0] &= ~mask;
  400bc0:	6f19      	ldr	r1, [r3, #112]	; 0x70
  400bc2:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  400bc6:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400bc8:	6f59      	ldr	r1, [r3, #116]	; 0x74
  400bca:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  400bce:	6759      	str	r1, [r3, #116]	; 0x74
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
		base->PIO_FELLSR = mask;
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  400bd0:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  400bd4:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
		break;
	default:
		base->PIO_AIMDR = mask;
		return;
	}
	base->PIO_AIMER = mask;
  400bd8:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  400bdc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400bde:	bf00      	nop
  400be0:	400e1850 	.word	0x400e1850
  400be4:	e000ed00 	.word	0xe000ed00
  400be8:	400e0c00 	.word	0x400e0c00
  400bec:	5a00080c 	.word	0x5a00080c
  400bf0:	00401011 	.word	0x00401011
  400bf4:	400e1200 	.word	0x400e1200

00400bf8 <pio_set>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_SODR = ul_mask;
  400bf8:	6301      	str	r1, [r0, #48]	; 0x30
  400bfa:	4770      	bx	lr

00400bfc <pio_clear>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_clear(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_CODR = ul_mask;
  400bfc:	6341      	str	r1, [r0, #52]	; 0x34
  400bfe:	4770      	bx	lr

00400c00 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  400c00:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  400c02:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  400c06:	d03a      	beq.n	400c7e <pio_set_peripheral+0x7e>
  400c08:	d813      	bhi.n	400c32 <pio_set_peripheral+0x32>
  400c0a:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  400c0e:	d025      	beq.n	400c5c <pio_set_peripheral+0x5c>
  400c10:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  400c14:	d10a      	bne.n	400c2c <pio_set_peripheral+0x2c>

		ul_sr = p_pio->PIO_ABCDSR[1];
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
		break;
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400c16:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400c18:	4313      	orrs	r3, r2
  400c1a:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400c1c:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400c1e:	6f41      	ldr	r1, [r0, #116]	; 0x74
  400c20:	400b      	ands	r3, r1
  400c22:	ea23 0302 	bic.w	r3, r3, r2
  400c26:	6743      	str	r3, [r0, #116]	; 0x74
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  400c28:	6042      	str	r2, [r0, #4]
  400c2a:	4770      	bx	lr
	switch (ul_type) {
  400c2c:	2900      	cmp	r1, #0
  400c2e:	d1fb      	bne.n	400c28 <pio_set_peripheral+0x28>
  400c30:	4770      	bx	lr
  400c32:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  400c36:	d021      	beq.n	400c7c <pio_set_peripheral+0x7c>
  400c38:	d809      	bhi.n	400c4e <pio_set_peripheral+0x4e>
  400c3a:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  400c3e:	d1f3      	bne.n	400c28 <pio_set_peripheral+0x28>
		ul_sr = p_pio->PIO_ABCDSR[0];
  400c40:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400c42:	4313      	orrs	r3, r2
  400c44:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400c46:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400c48:	4313      	orrs	r3, r2
  400c4a:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400c4c:	e7ec      	b.n	400c28 <pio_set_peripheral+0x28>
	switch (ul_type) {
  400c4e:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  400c52:	d013      	beq.n	400c7c <pio_set_peripheral+0x7c>
  400c54:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400c58:	d010      	beq.n	400c7c <pio_set_peripheral+0x7c>
  400c5a:	e7e5      	b.n	400c28 <pio_set_peripheral+0x28>
{
  400c5c:	b410      	push	{r4}
		ul_sr = p_pio->PIO_ABCDSR[0];
  400c5e:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400c60:	6f04      	ldr	r4, [r0, #112]	; 0x70
  400c62:	43d3      	mvns	r3, r2
  400c64:	4021      	ands	r1, r4
  400c66:	461c      	mov	r4, r3
  400c68:	4019      	ands	r1, r3
  400c6a:	6701      	str	r1, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400c6c:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400c6e:	6f41      	ldr	r1, [r0, #116]	; 0x74
  400c70:	400b      	ands	r3, r1
  400c72:	4023      	ands	r3, r4
  400c74:	6743      	str	r3, [r0, #116]	; 0x74
	p_pio->PIO_PDR = ul_mask;
  400c76:	6042      	str	r2, [r0, #4]
}
  400c78:	f85d 4b04 	ldr.w	r4, [sp], #4
  400c7c:	4770      	bx	lr
		ul_sr = p_pio->PIO_ABCDSR[0];
  400c7e:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400c80:	6f01      	ldr	r1, [r0, #112]	; 0x70
  400c82:	400b      	ands	r3, r1
  400c84:	ea23 0302 	bic.w	r3, r3, r2
  400c88:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400c8a:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400c8c:	4313      	orrs	r3, r2
  400c8e:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400c90:	e7ca      	b.n	400c28 <pio_set_peripheral+0x28>

00400c92 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  400c92:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  400c94:	f012 0f01 	tst.w	r2, #1
  400c98:	d10d      	bne.n	400cb6 <pio_set_input+0x24>
		p_pio->PIO_PUDR = ul_mask;
  400c9a:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  400c9c:	f012 0f0a 	tst.w	r2, #10
  400ca0:	d00b      	beq.n	400cba <pio_set_input+0x28>
		p_pio->PIO_IFER = ul_mask;
  400ca2:	6201      	str	r1, [r0, #32]
	if (ul_attribute & PIO_DEGLITCH) {
  400ca4:	f012 0f02 	tst.w	r2, #2
  400ca8:	d109      	bne.n	400cbe <pio_set_input+0x2c>
		if (ul_attribute & PIO_DEBOUNCE) {
  400caa:	f012 0f08 	tst.w	r2, #8
  400cae:	d008      	beq.n	400cc2 <pio_set_input+0x30>
			p_pio->PIO_IFSCER = ul_mask;
  400cb0:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
  400cb4:	e005      	b.n	400cc2 <pio_set_input+0x30>
		p_pio->PIO_PUER = ul_mask;
  400cb6:	6641      	str	r1, [r0, #100]	; 0x64
  400cb8:	e7f0      	b.n	400c9c <pio_set_input+0xa>
		p_pio->PIO_IFDR = ul_mask;
  400cba:	6241      	str	r1, [r0, #36]	; 0x24
  400cbc:	e7f2      	b.n	400ca4 <pio_set_input+0x12>
		p_pio->PIO_IFSCDR = ul_mask;
  400cbe:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
	p_pio->PIO_ODR = ul_mask;
  400cc2:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  400cc4:	6001      	str	r1, [r0, #0]
  400cc6:	4770      	bx	lr

00400cc8 <pio_set_output>:
{
  400cc8:	b410      	push	{r4}
  400cca:	9c01      	ldr	r4, [sp, #4]
	p_pio->PIO_IDR = ul_mask;
  400ccc:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  400cce:	b94c      	cbnz	r4, 400ce4 <pio_set_output+0x1c>
		p_pio->PIO_PUDR = ul_mask;
  400cd0:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_multidrive_enable) {
  400cd2:	b14b      	cbz	r3, 400ce8 <pio_set_output+0x20>
		p_pio->PIO_MDER = ul_mask;
  400cd4:	6501      	str	r1, [r0, #80]	; 0x50
	if (ul_default_level) {
  400cd6:	b94a      	cbnz	r2, 400cec <pio_set_output+0x24>
		p_pio->PIO_CODR = ul_mask;
  400cd8:	6341      	str	r1, [r0, #52]	; 0x34
	p_pio->PIO_OER = ul_mask;
  400cda:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  400cdc:	6001      	str	r1, [r0, #0]
}
  400cde:	f85d 4b04 	ldr.w	r4, [sp], #4
  400ce2:	4770      	bx	lr
		p_pio->PIO_PUER = ul_mask;
  400ce4:	6641      	str	r1, [r0, #100]	; 0x64
  400ce6:	e7f4      	b.n	400cd2 <pio_set_output+0xa>
		p_pio->PIO_MDDR = ul_mask;
  400ce8:	6541      	str	r1, [r0, #84]	; 0x54
  400cea:	e7f4      	b.n	400cd6 <pio_set_output+0xe>
		p_pio->PIO_SODR = ul_mask;
  400cec:	6301      	str	r1, [r0, #48]	; 0x30
  400cee:	e7f4      	b.n	400cda <pio_set_output+0x12>

00400cf0 <pio_configure>:
{
  400cf0:	b570      	push	{r4, r5, r6, lr}
  400cf2:	b082      	sub	sp, #8
  400cf4:	4605      	mov	r5, r0
  400cf6:	4616      	mov	r6, r2
  400cf8:	461c      	mov	r4, r3
	switch (ul_type) {
  400cfa:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  400cfe:	d014      	beq.n	400d2a <pio_configure+0x3a>
  400d00:	d90a      	bls.n	400d18 <pio_configure+0x28>
  400d02:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  400d06:	d024      	beq.n	400d52 <pio_configure+0x62>
  400d08:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400d0c:	d021      	beq.n	400d52 <pio_configure+0x62>
  400d0e:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  400d12:	d017      	beq.n	400d44 <pio_configure+0x54>
		return 0;
  400d14:	2000      	movs	r0, #0
  400d16:	e01a      	b.n	400d4e <pio_configure+0x5e>
	switch (ul_type) {
  400d18:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  400d1c:	d005      	beq.n	400d2a <pio_configure+0x3a>
  400d1e:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  400d22:	d002      	beq.n	400d2a <pio_configure+0x3a>
  400d24:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  400d28:	d1f4      	bne.n	400d14 <pio_configure+0x24>
		pio_set_peripheral(p_pio, ul_type, ul_mask);
  400d2a:	4632      	mov	r2, r6
  400d2c:	4628      	mov	r0, r5
  400d2e:	4b11      	ldr	r3, [pc, #68]	; (400d74 <pio_configure+0x84>)
  400d30:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400d32:	f014 0f01 	tst.w	r4, #1
  400d36:	d102      	bne.n	400d3e <pio_configure+0x4e>
		p_pio->PIO_PUDR = ul_mask;
  400d38:	662e      	str	r6, [r5, #96]	; 0x60
	return 1;
  400d3a:	2001      	movs	r0, #1
  400d3c:	e007      	b.n	400d4e <pio_configure+0x5e>
		p_pio->PIO_PUER = ul_mask;
  400d3e:	666e      	str	r6, [r5, #100]	; 0x64
	return 1;
  400d40:	2001      	movs	r0, #1
  400d42:	e004      	b.n	400d4e <pio_configure+0x5e>
		pio_set_input(p_pio, ul_mask, ul_attribute);
  400d44:	461a      	mov	r2, r3
  400d46:	4631      	mov	r1, r6
  400d48:	4b0b      	ldr	r3, [pc, #44]	; (400d78 <pio_configure+0x88>)
  400d4a:	4798      	blx	r3
	return 1;
  400d4c:	2001      	movs	r0, #1
}
  400d4e:	b002      	add	sp, #8
  400d50:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
  400d52:	f004 0301 	and.w	r3, r4, #1
  400d56:	9300      	str	r3, [sp, #0]
  400d58:	f3c4 0380 	ubfx	r3, r4, #2, #1
  400d5c:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400d60:	bf14      	ite	ne
  400d62:	2200      	movne	r2, #0
  400d64:	2201      	moveq	r2, #1
  400d66:	4631      	mov	r1, r6
  400d68:	4628      	mov	r0, r5
  400d6a:	4c04      	ldr	r4, [pc, #16]	; (400d7c <pio_configure+0x8c>)
  400d6c:	47a0      	blx	r4
	return 1;
  400d6e:	2001      	movs	r0, #1
		break;
  400d70:	e7ed      	b.n	400d4e <pio_configure+0x5e>
  400d72:	bf00      	nop
  400d74:	00400c01 	.word	0x00400c01
  400d78:	00400c93 	.word	0x00400c93
  400d7c:	00400cc9 	.word	0x00400cc9

00400d80 <pio_get_output_data_status>:
	if ((p_pio->PIO_ODSR & ul_mask) == 0) {
  400d80:	6b83      	ldr	r3, [r0, #56]	; 0x38
  400d82:	420b      	tst	r3, r1
}
  400d84:	bf14      	ite	ne
  400d86:	2001      	movne	r0, #1
  400d88:	2000      	moveq	r0, #0
  400d8a:	4770      	bx	lr

00400d8c <pio_configure_interrupt>:
	if (ul_attr & PIO_IT_AIME) {
  400d8c:	f012 0f10 	tst.w	r2, #16
  400d90:	d012      	beq.n	400db8 <pio_configure_interrupt+0x2c>
		p_pio->PIO_AIMER = ul_mask;
  400d92:	f8c0 10b0 	str.w	r1, [r0, #176]	; 0xb0
		if (ul_attr & PIO_IT_RE_OR_HL) {
  400d96:	f012 0f20 	tst.w	r2, #32
  400d9a:	d007      	beq.n	400dac <pio_configure_interrupt+0x20>
			p_pio->PIO_REHLSR = ul_mask;
  400d9c:	f8c0 10d4 	str.w	r1, [r0, #212]	; 0xd4
		if (ul_attr & PIO_IT_EDGE) {
  400da0:	f012 0f40 	tst.w	r2, #64	; 0x40
  400da4:	d005      	beq.n	400db2 <pio_configure_interrupt+0x26>
			p_pio->PIO_ESR = ul_mask;
  400da6:	f8c0 10c0 	str.w	r1, [r0, #192]	; 0xc0
  400daa:	4770      	bx	lr
			p_pio->PIO_FELLSR = ul_mask;
  400dac:	f8c0 10d0 	str.w	r1, [r0, #208]	; 0xd0
  400db0:	e7f6      	b.n	400da0 <pio_configure_interrupt+0x14>
			p_pio->PIO_LSR = ul_mask;
  400db2:	f8c0 10c4 	str.w	r1, [r0, #196]	; 0xc4
  400db6:	4770      	bx	lr
		p_pio->PIO_AIMDR = ul_mask;
  400db8:	f8c0 10b4 	str.w	r1, [r0, #180]	; 0xb4
  400dbc:	4770      	bx	lr

00400dbe <pio_enable_interrupt>:
	p_pio->PIO_IER = ul_mask;
  400dbe:	6401      	str	r1, [r0, #64]	; 0x40
  400dc0:	4770      	bx	lr

00400dc2 <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  400dc2:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  400dc4:	4770      	bx	lr

00400dc6 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  400dc6:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  400dc8:	4770      	bx	lr
	...

00400dcc <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  400dcc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400dd0:	4604      	mov	r4, r0
  400dd2:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  400dd4:	4b0e      	ldr	r3, [pc, #56]	; (400e10 <pio_handler_process+0x44>)
  400dd6:	4798      	blx	r3
  400dd8:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  400dda:	4620      	mov	r0, r4
  400ddc:	4b0d      	ldr	r3, [pc, #52]	; (400e14 <pio_handler_process+0x48>)
  400dde:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  400de0:	4005      	ands	r5, r0
  400de2:	d013      	beq.n	400e0c <pio_handler_process+0x40>
  400de4:	4c0c      	ldr	r4, [pc, #48]	; (400e18 <pio_handler_process+0x4c>)
  400de6:	f104 0660 	add.w	r6, r4, #96	; 0x60
  400dea:	e003      	b.n	400df4 <pio_handler_process+0x28>
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  400dec:	42b4      	cmp	r4, r6
  400dee:	d00d      	beq.n	400e0c <pio_handler_process+0x40>
  400df0:	3410      	adds	r4, #16
		while (status != 0) {
  400df2:	b15d      	cbz	r5, 400e0c <pio_handler_process+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
  400df4:	6820      	ldr	r0, [r4, #0]
  400df6:	4540      	cmp	r0, r8
  400df8:	d1f8      	bne.n	400dec <pio_handler_process+0x20>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  400dfa:	6861      	ldr	r1, [r4, #4]
  400dfc:	4229      	tst	r1, r5
  400dfe:	d0f5      	beq.n	400dec <pio_handler_process+0x20>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  400e00:	68e3      	ldr	r3, [r4, #12]
  400e02:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  400e04:	6863      	ldr	r3, [r4, #4]
  400e06:	ea25 0503 	bic.w	r5, r5, r3
  400e0a:	e7ef      	b.n	400dec <pio_handler_process+0x20>
  400e0c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400e10:	00400dc3 	.word	0x00400dc3
  400e14:	00400dc7 	.word	0x00400dc7
  400e18:	20400660 	.word	0x20400660

00400e1c <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  400e1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  400e1e:	4c18      	ldr	r4, [pc, #96]	; (400e80 <pio_handler_set+0x64>)
  400e20:	6826      	ldr	r6, [r4, #0]
  400e22:	2e06      	cmp	r6, #6
  400e24:	d82a      	bhi.n	400e7c <pio_handler_set+0x60>
  400e26:	f04f 0c00 	mov.w	ip, #0
  400e2a:	4664      	mov	r4, ip
		return 1;

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
		pSource = &(gs_interrupt_sources[i]);
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  400e2c:	4f15      	ldr	r7, [pc, #84]	; (400e84 <pio_handler_set+0x68>)
  400e2e:	e004      	b.n	400e3a <pio_handler_set+0x1e>
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  400e30:	3401      	adds	r4, #1
  400e32:	b2e4      	uxtb	r4, r4
  400e34:	46a4      	mov	ip, r4
  400e36:	42a6      	cmp	r6, r4
  400e38:	d309      	bcc.n	400e4e <pio_handler_set+0x32>
		pSource = &(gs_interrupt_sources[i]);
  400e3a:	46a6      	mov	lr, r4
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  400e3c:	0125      	lsls	r5, r4, #4
  400e3e:	597d      	ldr	r5, [r7, r5]
  400e40:	428d      	cmp	r5, r1
  400e42:	d1f5      	bne.n	400e30 <pio_handler_set+0x14>
  400e44:	eb07 1504 	add.w	r5, r7, r4, lsl #4
  400e48:	686d      	ldr	r5, [r5, #4]
  400e4a:	4295      	cmp	r5, r2
  400e4c:	d1f0      	bne.n	400e30 <pio_handler_set+0x14>
			break;
		}
	}

	/* Define new source */
	pSource->id = ul_id;
  400e4e:	4d0d      	ldr	r5, [pc, #52]	; (400e84 <pio_handler_set+0x68>)
  400e50:	ea4f 1e0e 	mov.w	lr, lr, lsl #4
  400e54:	eb05 040e 	add.w	r4, r5, lr
  400e58:	f845 100e 	str.w	r1, [r5, lr]
	pSource->mask = ul_mask;
  400e5c:	6062      	str	r2, [r4, #4]
	pSource->attr = ul_attr;
  400e5e:	60a3      	str	r3, [r4, #8]
	pSource->handler = p_handler;
  400e60:	9906      	ldr	r1, [sp, #24]
  400e62:	60e1      	str	r1, [r4, #12]
	if (i == gs_ul_nb_sources + 1) {
  400e64:	3601      	adds	r6, #1
  400e66:	4566      	cmp	r6, ip
  400e68:	d005      	beq.n	400e76 <pio_handler_set+0x5a>
  400e6a:	4611      	mov	r1, r2
		gs_ul_nb_sources++;
	}

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  400e6c:	461a      	mov	r2, r3
  400e6e:	4b06      	ldr	r3, [pc, #24]	; (400e88 <pio_handler_set+0x6c>)
  400e70:	4798      	blx	r3

	return 0;
  400e72:	2000      	movs	r0, #0
  400e74:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		gs_ul_nb_sources++;
  400e76:	4902      	ldr	r1, [pc, #8]	; (400e80 <pio_handler_set+0x64>)
  400e78:	600e      	str	r6, [r1, #0]
  400e7a:	e7f6      	b.n	400e6a <pio_handler_set+0x4e>
		return 1;
  400e7c:	2001      	movs	r0, #1
}
  400e7e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400e80:	204006d0 	.word	0x204006d0
  400e84:	20400660 	.word	0x20400660
  400e88:	00400d8d 	.word	0x00400d8d

00400e8c <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  400e8c:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  400e8e:	210a      	movs	r1, #10
  400e90:	4801      	ldr	r0, [pc, #4]	; (400e98 <PIOA_Handler+0xc>)
  400e92:	4b02      	ldr	r3, [pc, #8]	; (400e9c <PIOA_Handler+0x10>)
  400e94:	4798      	blx	r3
  400e96:	bd08      	pop	{r3, pc}
  400e98:	400e0e00 	.word	0x400e0e00
  400e9c:	00400dcd 	.word	0x00400dcd

00400ea0 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  400ea0:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  400ea2:	210b      	movs	r1, #11
  400ea4:	4801      	ldr	r0, [pc, #4]	; (400eac <PIOB_Handler+0xc>)
  400ea6:	4b02      	ldr	r3, [pc, #8]	; (400eb0 <PIOB_Handler+0x10>)
  400ea8:	4798      	blx	r3
  400eaa:	bd08      	pop	{r3, pc}
  400eac:	400e1000 	.word	0x400e1000
  400eb0:	00400dcd 	.word	0x00400dcd

00400eb4 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  400eb4:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  400eb6:	210c      	movs	r1, #12
  400eb8:	4801      	ldr	r0, [pc, #4]	; (400ec0 <PIOC_Handler+0xc>)
  400eba:	4b02      	ldr	r3, [pc, #8]	; (400ec4 <PIOC_Handler+0x10>)
  400ebc:	4798      	blx	r3
  400ebe:	bd08      	pop	{r3, pc}
  400ec0:	400e1200 	.word	0x400e1200
  400ec4:	00400dcd 	.word	0x00400dcd

00400ec8 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  400ec8:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
  400eca:	2110      	movs	r1, #16
  400ecc:	4801      	ldr	r0, [pc, #4]	; (400ed4 <PIOD_Handler+0xc>)
  400ece:	4b02      	ldr	r3, [pc, #8]	; (400ed8 <PIOD_Handler+0x10>)
  400ed0:	4798      	blx	r3
  400ed2:	bd08      	pop	{r3, pc}
  400ed4:	400e1400 	.word	0x400e1400
  400ed8:	00400dcd 	.word	0x00400dcd

00400edc <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  400edc:	b508      	push	{r3, lr}
	pio_handler_process(PIOE, ID_PIOE);
  400ede:	2111      	movs	r1, #17
  400ee0:	4801      	ldr	r0, [pc, #4]	; (400ee8 <PIOE_Handler+0xc>)
  400ee2:	4b02      	ldr	r3, [pc, #8]	; (400eec <PIOE_Handler+0x10>)
  400ee4:	4798      	blx	r3
  400ee6:	bd08      	pop	{r3, pc}
  400ee8:	400e1600 	.word	0x400e1600
  400eec:	00400dcd 	.word	0x00400dcd

00400ef0 <pmc_mck_set_division>:
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
	switch (ul_div) {
  400ef0:	2803      	cmp	r0, #3
  400ef2:	d011      	beq.n	400f18 <pmc_mck_set_division+0x28>
  400ef4:	2804      	cmp	r0, #4
  400ef6:	d012      	beq.n	400f1e <pmc_mck_set_division+0x2e>
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  400ef8:	2802      	cmp	r0, #2
  400efa:	bf0c      	ite	eq
  400efc:	f44f 7180 	moveq.w	r1, #256	; 0x100
  400f00:	2100      	movne	r1, #0
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  400f02:	4a08      	ldr	r2, [pc, #32]	; (400f24 <pmc_mck_set_division+0x34>)
  400f04:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400f06:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  400f0a:	430b      	orrs	r3, r1
	PMC->PMC_MCKR =
  400f0c:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  400f0e:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400f10:	f013 0f08 	tst.w	r3, #8
  400f14:	d0fb      	beq.n	400f0e <pmc_mck_set_division+0x1e>
}
  400f16:	4770      	bx	lr
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  400f18:	f44f 7140 	mov.w	r1, #768	; 0x300
			break;
  400f1c:	e7f1      	b.n	400f02 <pmc_mck_set_division+0x12>
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  400f1e:	f44f 7100 	mov.w	r1, #512	; 0x200
			break;
  400f22:	e7ee      	b.n	400f02 <pmc_mck_set_division+0x12>
  400f24:	400e0600 	.word	0x400e0600

00400f28 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  400f28:	4a17      	ldr	r2, [pc, #92]	; (400f88 <pmc_switch_mck_to_pllack+0x60>)
  400f2a:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400f2c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  400f30:	4318      	orrs	r0, r3
  400f32:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400f34:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400f36:	f013 0f08 	tst.w	r3, #8
  400f3a:	d10a      	bne.n	400f52 <pmc_switch_mck_to_pllack+0x2a>
  400f3c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400f40:	4911      	ldr	r1, [pc, #68]	; (400f88 <pmc_switch_mck_to_pllack+0x60>)
  400f42:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400f44:	f012 0f08 	tst.w	r2, #8
  400f48:	d103      	bne.n	400f52 <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400f4a:	3b01      	subs	r3, #1
  400f4c:	d1f9      	bne.n	400f42 <pmc_switch_mck_to_pllack+0x1a>
			return 1;
  400f4e:	2001      	movs	r0, #1
  400f50:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  400f52:	4a0d      	ldr	r2, [pc, #52]	; (400f88 <pmc_switch_mck_to_pllack+0x60>)
  400f54:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400f56:	f023 0303 	bic.w	r3, r3, #3
  400f5a:	f043 0302 	orr.w	r3, r3, #2
  400f5e:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400f60:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400f62:	f013 0f08 	tst.w	r3, #8
  400f66:	d10a      	bne.n	400f7e <pmc_switch_mck_to_pllack+0x56>
  400f68:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400f6c:	4906      	ldr	r1, [pc, #24]	; (400f88 <pmc_switch_mck_to_pllack+0x60>)
  400f6e:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400f70:	f012 0f08 	tst.w	r2, #8
  400f74:	d105      	bne.n	400f82 <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400f76:	3b01      	subs	r3, #1
  400f78:	d1f9      	bne.n	400f6e <pmc_switch_mck_to_pllack+0x46>
			return 1;
  400f7a:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  400f7c:	4770      	bx	lr
	return 0;
  400f7e:	2000      	movs	r0, #0
  400f80:	4770      	bx	lr
  400f82:	2000      	movs	r0, #0
  400f84:	4770      	bx	lr
  400f86:	bf00      	nop
  400f88:	400e0600 	.word	0x400e0600

00400f8c <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  400f8c:	b9a0      	cbnz	r0, 400fb8 <pmc_switch_mainck_to_xtal+0x2c>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400f8e:	480e      	ldr	r0, [pc, #56]	; (400fc8 <pmc_switch_mainck_to_xtal+0x3c>)
  400f90:	6a03      	ldr	r3, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  400f92:	0209      	lsls	r1, r1, #8
  400f94:	b289      	uxth	r1, r1
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400f96:	4a0d      	ldr	r2, [pc, #52]	; (400fcc <pmc_switch_mainck_to_xtal+0x40>)
  400f98:	401a      	ands	r2, r3
  400f9a:	4b0d      	ldr	r3, [pc, #52]	; (400fd0 <pmc_switch_mainck_to_xtal+0x44>)
  400f9c:	4313      	orrs	r3, r2
  400f9e:	4319      	orrs	r1, r3
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400fa0:	6201      	str	r1, [r0, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  400fa2:	4602      	mov	r2, r0
  400fa4:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400fa6:	f013 0f01 	tst.w	r3, #1
  400faa:	d0fb      	beq.n	400fa4 <pmc_switch_mainck_to_xtal+0x18>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  400fac:	4a06      	ldr	r2, [pc, #24]	; (400fc8 <pmc_switch_mainck_to_xtal+0x3c>)
  400fae:	6a11      	ldr	r1, [r2, #32]
  400fb0:	4b08      	ldr	r3, [pc, #32]	; (400fd4 <pmc_switch_mainck_to_xtal+0x48>)
  400fb2:	430b      	orrs	r3, r1
  400fb4:	6213      	str	r3, [r2, #32]
  400fb6:	4770      	bx	lr
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400fb8:	4903      	ldr	r1, [pc, #12]	; (400fc8 <pmc_switch_mainck_to_xtal+0x3c>)
  400fba:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  400fbc:	4a06      	ldr	r2, [pc, #24]	; (400fd8 <pmc_switch_mainck_to_xtal+0x4c>)
  400fbe:	401a      	ands	r2, r3
  400fc0:	4b06      	ldr	r3, [pc, #24]	; (400fdc <pmc_switch_mainck_to_xtal+0x50>)
  400fc2:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400fc4:	620b      	str	r3, [r1, #32]
  400fc6:	4770      	bx	lr
  400fc8:	400e0600 	.word	0x400e0600
  400fcc:	ffc8fffc 	.word	0xffc8fffc
  400fd0:	00370001 	.word	0x00370001
  400fd4:	01370000 	.word	0x01370000
  400fd8:	fec8fffc 	.word	0xfec8fffc
  400fdc:	01370002 	.word	0x01370002

00400fe0 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  400fe0:	4b02      	ldr	r3, [pc, #8]	; (400fec <pmc_osc_is_ready_mainck+0xc>)
  400fe2:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400fe4:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  400fe8:	4770      	bx	lr
  400fea:	bf00      	nop
  400fec:	400e0600 	.word	0x400e0600

00400ff0 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  400ff0:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  400ff4:	4b01      	ldr	r3, [pc, #4]	; (400ffc <pmc_disable_pllack+0xc>)
  400ff6:	629a      	str	r2, [r3, #40]	; 0x28
  400ff8:	4770      	bx	lr
  400ffa:	bf00      	nop
  400ffc:	400e0600 	.word	0x400e0600

00401000 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  401000:	4b02      	ldr	r3, [pc, #8]	; (40100c <pmc_is_locked_pllack+0xc>)
  401002:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  401004:	f000 0002 	and.w	r0, r0, #2
  401008:	4770      	bx	lr
  40100a:	bf00      	nop
  40100c:	400e0600 	.word	0x400e0600

00401010 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  401010:	283f      	cmp	r0, #63	; 0x3f
  401012:	d81e      	bhi.n	401052 <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  401014:	281f      	cmp	r0, #31
  401016:	d80c      	bhi.n	401032 <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  401018:	4b11      	ldr	r3, [pc, #68]	; (401060 <pmc_enable_periph_clk+0x50>)
  40101a:	699a      	ldr	r2, [r3, #24]
  40101c:	2301      	movs	r3, #1
  40101e:	4083      	lsls	r3, r0
  401020:	4393      	bics	r3, r2
  401022:	d018      	beq.n	401056 <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  401024:	2301      	movs	r3, #1
  401026:	fa03 f000 	lsl.w	r0, r3, r0
  40102a:	4b0d      	ldr	r3, [pc, #52]	; (401060 <pmc_enable_periph_clk+0x50>)
  40102c:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  40102e:	2000      	movs	r0, #0
  401030:	4770      	bx	lr
		ul_id -= 32;
  401032:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  401034:	4b0a      	ldr	r3, [pc, #40]	; (401060 <pmc_enable_periph_clk+0x50>)
  401036:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  40103a:	2301      	movs	r3, #1
  40103c:	4083      	lsls	r3, r0
  40103e:	4393      	bics	r3, r2
  401040:	d00b      	beq.n	40105a <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  401042:	2301      	movs	r3, #1
  401044:	fa03 f000 	lsl.w	r0, r3, r0
  401048:	4b05      	ldr	r3, [pc, #20]	; (401060 <pmc_enable_periph_clk+0x50>)
  40104a:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
	return 0;
  40104e:	2000      	movs	r0, #0
  401050:	4770      	bx	lr
		return 1;
  401052:	2001      	movs	r0, #1
  401054:	4770      	bx	lr
	return 0;
  401056:	2000      	movs	r0, #0
  401058:	4770      	bx	lr
  40105a:	2000      	movs	r0, #0
}
  40105c:	4770      	bx	lr
  40105e:	bf00      	nop
  401060:	400e0600 	.word	0x400e0600

00401064 <pmc_set_flash_in_wait_mode>:
 *
 * \param ul_flash_state PMC_WAIT_MODE_FLASH_STANDBY flash in standby mode,
 * PMC_WAIT_MODE_FLASH_DEEP_POWERDOWN flash in deep power down mode.
 */
void pmc_set_flash_in_wait_mode(uint32_t ul_flash_state)
{
  401064:	4770      	bx	lr
	...

00401068 <pmc_enable_waitmode>:
void pmc_enable_waitmode(void)
{
	uint32_t i;

	/* Flash in wait mode */
	i = PMC->PMC_FSMR;
  401068:	4a10      	ldr	r2, [pc, #64]	; (4010ac <pmc_enable_waitmode+0x44>)
  40106a:	6f13      	ldr	r3, [r2, #112]	; 0x70
	i &= ~PMC_FSMR_FLPM_Msk;
  40106c:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
#if !(SAMV71 || SAMV70 || SAME70 || SAMS70)
	i |= ul_flash_in_wait_mode;
#else
	i |= PMC_WAIT_MODE_FLASH_IDLE;
  401070:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
#endif
	PMC->PMC_FSMR = i;
  401074:	6713      	str	r3, [r2, #112]	; 0x70

	/* Set the WAITMODE bit = 1 */
	PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_WAITMODE;
  401076:	6a11      	ldr	r1, [r2, #32]
  401078:	4b0d      	ldr	r3, [pc, #52]	; (4010b0 <pmc_enable_waitmode+0x48>)
  40107a:	430b      	orrs	r3, r1
  40107c:	6213      	str	r3, [r2, #32]

	/* Waiting for Master Clock Ready MCKRDY = 1 */
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  40107e:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401080:	f013 0f08 	tst.w	r3, #8
  401084:	d0fb      	beq.n	40107e <pmc_enable_waitmode+0x16>
  401086:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
  __ASM volatile ("nop");
  40108a:	bf00      	nop

	/* Waiting for MOSCRCEN bit cleared is strongly recommended
	 * to ensure that the core will not execute undesired instructions
	 */
	for (i = 0; i < 500; i++) {
  40108c:	3b01      	subs	r3, #1
  40108e:	d1fc      	bne.n	40108a <pmc_enable_waitmode+0x22>
		__NOP();
	}
	while (!(PMC->CKGR_MOR & CKGR_MOR_MOSCRCEN));
  401090:	4a06      	ldr	r2, [pc, #24]	; (4010ac <pmc_enable_waitmode+0x44>)
  401092:	6a13      	ldr	r3, [r2, #32]
  401094:	f013 0f08 	tst.w	r3, #8
  401098:	d0fb      	beq.n	401092 <pmc_enable_waitmode+0x2a>

#if (!SAMG)
	/* Restore Flash in idle mode */
	i = PMC->PMC_FSMR;
  40109a:	4a04      	ldr	r2, [pc, #16]	; (4010ac <pmc_enable_waitmode+0x44>)
  40109c:	6f13      	ldr	r3, [r2, #112]	; 0x70
	i &= ~PMC_FSMR_FLPM_Msk;
  40109e:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
	i |= PMC_WAIT_MODE_FLASH_IDLE;
  4010a2:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
	PMC->PMC_FSMR = i;
  4010a6:	6713      	str	r3, [r2, #112]	; 0x70
  4010a8:	4770      	bx	lr
  4010aa:	bf00      	nop
  4010ac:	400e0600 	.word	0x400e0600
  4010b0:	00370004 	.word	0x00370004

004010b4 <pmc_sleep>:
static volatile bool b_is_sleep_clock_used = false;
/** Callback invoked once when clocks are restored */
static pmc_callback_wakeup_clocks_restored_t callback_clocks_restored = NULL;

void pmc_sleep(int sleep_mode)
{
  4010b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	switch (sleep_mode) {
  4010b8:	1e43      	subs	r3, r0, #1
  4010ba:	2b04      	cmp	r3, #4
  4010bc:	f200 8107 	bhi.w	4012ce <pmc_sleep+0x21a>
  4010c0:	e8df f013 	tbh	[pc, r3, lsl #1]
  4010c4:	00050005 	.word	0x00050005
  4010c8:	00150015 	.word	0x00150015
  4010cc:	00f6      	.short	0x00f6
	case SAM_PM_SMODE_SLEEP_WFI:
	case SAM_PM_SMODE_SLEEP_WFE:
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG || SAMV71 || SAMV70 || SAMS70 || SAME70)
		SCB->SCR &= (uint32_t)~SCR_SLEEPDEEP;
  4010ce:	4a81      	ldr	r2, [pc, #516]	; (4012d4 <pmc_sleep+0x220>)
  4010d0:	6913      	ldr	r3, [r2, #16]
  4010d2:	f023 0304 	bic.w	r3, r3, #4
  4010d6:	6113      	str	r3, [r2, #16]
		cpu_irq_enable();
  4010d8:	2201      	movs	r2, #1
  4010da:	4b7f      	ldr	r3, [pc, #508]	; (4012d8 <pmc_sleep+0x224>)
  4010dc:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb");
  4010de:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
  4010e2:	b662      	cpsie	i
  __ASM volatile ("dsb");
  4010e4:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("wfi");
  4010e8:	bf30      	wfi
  4010ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4010ee:	4604      	mov	r4, r0
#if defined(EFC1)
		uint32_t fmr1;
#endif
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG || SAMV71 || SAMV70 || SAMS70 || SAME70)
		(sleep_mode == SAM_PM_SMODE_WAIT_FAST) ?
				pmc_set_flash_in_wait_mode(PMC_FSMR_FLPM_FLASH_STANDBY) :
  4010f0:	2803      	cmp	r0, #3
  4010f2:	bf0c      	ite	eq
  4010f4:	2000      	moveq	r0, #0
				pmc_set_flash_in_wait_mode(PMC_FSMR_FLPM_FLASH_DEEP_POWERDOWN);
  4010f6:	f44f 1000 	movne.w	r0, #2097152	; 0x200000
  4010fa:	4b78      	ldr	r3, [pc, #480]	; (4012dc <pmc_sleep+0x228>)
  4010fc:	4798      	blx	r3
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
  4010fe:	b672      	cpsid	i
  __ASM volatile ("dmb");
  401100:	f3bf 8f5f 	dmb	sy
#endif
		cpu_irq_disable();
  401104:	2200      	movs	r2, #0
  401106:	4b74      	ldr	r3, [pc, #464]	; (4012d8 <pmc_sleep+0x224>)
  401108:	701a      	strb	r2, [r3, #0]
		b_is_sleep_clock_used = true;
  40110a:	2201      	movs	r2, #1
  40110c:	4b74      	ldr	r3, [pc, #464]	; (4012e0 <pmc_sleep+0x22c>)
  40110e:	701a      	strb	r2, [r3, #0]
	uint32_t mor  = PMC->CKGR_MOR;
  401110:	4b74      	ldr	r3, [pc, #464]	; (4012e4 <pmc_sleep+0x230>)
  401112:	6a1f      	ldr	r7, [r3, #32]
	uint32_t mckr = PMC->PMC_MCKR;
  401114:	6b1d      	ldr	r5, [r3, #48]	; 0x30
	uint32_t fmr  = EFC0->EEFC_FMR;
  401116:	4a74      	ldr	r2, [pc, #464]	; (4012e8 <pmc_sleep+0x234>)
  401118:	f8d2 8000 	ldr.w	r8, [r2]
		*p_pll0_setting = PMC->CKGR_PLLAR;
  40111c:	6a9e      	ldr	r6, [r3, #40]	; 0x28
	PMC->CKGR_MOR = CKGR_MOR_KEY_PASSWD | mor | CKGR_MOR_MOSCRCEN;
  40111e:	4a73      	ldr	r2, [pc, #460]	; (4012ec <pmc_sleep+0x238>)
  401120:	433a      	orrs	r2, r7
  401122:	621a      	str	r2, [r3, #32]
	if ((mckr & PMC_MCKR_CSS_Msk) > PMC_MCKR_CSS_MAIN_CLK) {
  401124:	f005 0903 	and.w	r9, r5, #3
  401128:	f1b9 0f01 	cmp.w	r9, #1
  40112c:	f240 8089 	bls.w	401242 <pmc_sleep+0x18e>
		mckr = (mckr & (~PMC_MCKR_CSS_Msk)) | PMC_MCKR_CSS_MAIN_CLK;
  401130:	f025 0103 	bic.w	r1, r5, #3
  401134:	f041 0101 	orr.w	r1, r1, #1
		PMC->PMC_MCKR = mckr;
  401138:	6319      	str	r1, [r3, #48]	; 0x30
		while(!(PMC->PMC_SR & PMC_SR_MCKRDY));
  40113a:	461a      	mov	r2, r3
  40113c:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40113e:	f013 0f08 	tst.w	r3, #8
  401142:	d0fb      	beq.n	40113c <pmc_sleep+0x88>
	if (mckr & PMC_MCKR_PRES_Msk) {
  401144:	f011 0f70 	tst.w	r1, #112	; 0x70
  401148:	d008      	beq.n	40115c <pmc_sleep+0xa8>
		mckr = (mckr & (~PMC_MCKR_PRES_Msk));
  40114a:	f021 0170 	bic.w	r1, r1, #112	; 0x70
		PMC->PMC_MCKR = mckr;
  40114e:	4b65      	ldr	r3, [pc, #404]	; (4012e4 <pmc_sleep+0x230>)
  401150:	6319      	str	r1, [r3, #48]	; 0x30
		while(!(PMC->PMC_SR & PMC_SR_MCKRDY));
  401152:	461a      	mov	r2, r3
  401154:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401156:	f013 0f08 	tst.w	r3, #8
  40115a:	d0fb      	beq.n	401154 <pmc_sleep+0xa0>
	pmc_disable_pllack();
  40115c:	4b64      	ldr	r3, [pc, #400]	; (4012f0 <pmc_sleep+0x23c>)
  40115e:	4798      	blx	r3
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  401160:	4a60      	ldr	r2, [pc, #384]	; (4012e4 <pmc_sleep+0x230>)
  401162:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401164:	f413 3f00 	tst.w	r3, #131072	; 0x20000
  401168:	d0fb      	beq.n	401162 <pmc_sleep+0xae>
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  40116a:	4a5e      	ldr	r2, [pc, #376]	; (4012e4 <pmc_sleep+0x230>)
  40116c:	6a11      	ldr	r1, [r2, #32]
  40116e:	4b61      	ldr	r3, [pc, #388]	; (4012f4 <pmc_sleep+0x240>)
  401170:	400b      	ands	r3, r1
  401172:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  401176:	6213      	str	r3, [r2, #32]
	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS));
  401178:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40117a:	f413 3f80 	tst.w	r3, #65536	; 0x10000
  40117e:	d0fb      	beq.n	401178 <pmc_sleep+0xc4>
	EFC0->EEFC_FMR = fmr & (~EEFC_FMR_FWS_Msk);
  401180:	f428 6370 	bic.w	r3, r8, #3840	; 0xf00
  401184:	4a58      	ldr	r2, [pc, #352]	; (4012e8 <pmc_sleep+0x234>)
  401186:	6013      	str	r3, [r2, #0]
	if (disable_xtal) {
  401188:	2c04      	cmp	r4, #4
  40118a:	d05c      	beq.n	401246 <pmc_sleep+0x192>
				&fmr1,
#endif
				(sleep_mode == SAM_PM_SMODE_WAIT));

		/* Enter wait mode */
		cpu_irq_enable();
  40118c:	4c52      	ldr	r4, [pc, #328]	; (4012d8 <pmc_sleep+0x224>)
  40118e:	2301      	movs	r3, #1
  401190:	7023      	strb	r3, [r4, #0]
  401192:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  401196:	b662      	cpsie	i

		pmc_enable_waitmode();
  401198:	4b57      	ldr	r3, [pc, #348]	; (4012f8 <pmc_sleep+0x244>)
  40119a:	4798      	blx	r3
  __ASM volatile ("cpsid i" : : : "memory");
  40119c:	b672      	cpsid	i
  40119e:	f3bf 8f5f 	dmb	sy

		cpu_irq_disable();
  4011a2:	2300      	movs	r3, #0
  4011a4:	7023      	strb	r3, [r4, #0]
	if (CKGR_MOR_MOSCXTBY == (osc_setting & CKGR_MOR_MOSCXTBY)) {
  4011a6:	f017 0f02 	tst.w	r7, #2
  4011aa:	d055      	beq.n	401258 <pmc_sleep+0x1a4>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4011ac:	4a4d      	ldr	r2, [pc, #308]	; (4012e4 <pmc_sleep+0x230>)
  4011ae:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  4011b0:	4952      	ldr	r1, [pc, #328]	; (4012fc <pmc_sleep+0x248>)
  4011b2:	4019      	ands	r1, r3
  4011b4:	4b52      	ldr	r3, [pc, #328]	; (401300 <pmc_sleep+0x24c>)
  4011b6:	430b      	orrs	r3, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4011b8:	6213      	str	r3, [r2, #32]
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  4011ba:	6a11      	ldr	r1, [r2, #32]
				| CKGR_MOR_KEY_PASSWD;
  4011bc:	4b51      	ldr	r3, [pc, #324]	; (401304 <pmc_sleep+0x250>)
  4011be:	400b      	ands	r3, r1
  4011c0:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  4011c4:	6213      	str	r3, [r2, #32]
	if (pll0_setting & CKGR_PLLAR_MULA_Msk) {
  4011c6:	4b50      	ldr	r3, [pc, #320]	; (401308 <pmc_sleep+0x254>)
  4011c8:	4033      	ands	r3, r6
  4011ca:	2b00      	cmp	r3, #0
  4011cc:	d06e      	beq.n	4012ac <pmc_sleep+0x1f8>
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | pll0_setting;
  4011ce:	f046 5600 	orr.w	r6, r6, #536870912	; 0x20000000
  4011d2:	4b44      	ldr	r3, [pc, #272]	; (4012e4 <pmc_sleep+0x230>)
  4011d4:	629e      	str	r6, [r3, #40]	; 0x28
		pll_sr |= PMC_SR_LOCKA;
  4011d6:	2102      	movs	r1, #2
	switch(mck_setting & PMC_MCKR_CSS_Msk) {
  4011d8:	f1b9 0f02 	cmp.w	r9, #2
  4011dc:	d104      	bne.n	4011e8 <pmc_sleep+0x134>
		while (!(PMC->PMC_SR & PMC_SR_LOCKA));
  4011de:	4a41      	ldr	r2, [pc, #260]	; (4012e4 <pmc_sleep+0x230>)
  4011e0:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4011e2:	f013 0f02 	tst.w	r3, #2
  4011e6:	d0fb      	beq.n	4011e0 <pmc_sleep+0x12c>
	mckr = PMC->PMC_MCKR;
  4011e8:	4a3e      	ldr	r2, [pc, #248]	; (4012e4 <pmc_sleep+0x230>)
  4011ea:	6b13      	ldr	r3, [r2, #48]	; 0x30
	PMC->PMC_MCKR = (mckr & ~PMC_MCKR_PRES_Msk)
  4011ec:	f023 0370 	bic.w	r3, r3, #112	; 0x70
		| (mck_setting & PMC_MCKR_PRES_Msk);
  4011f0:	f005 0070 	and.w	r0, r5, #112	; 0x70
  4011f4:	4303      	orrs	r3, r0
	PMC->PMC_MCKR = (mckr & ~PMC_MCKR_PRES_Msk)
  4011f6:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  4011f8:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4011fa:	f013 0f08 	tst.w	r3, #8
  4011fe:	d0fb      	beq.n	4011f8 <pmc_sleep+0x144>
	EFC0->EEFC_FMR = fmr_setting;
  401200:	4b39      	ldr	r3, [pc, #228]	; (4012e8 <pmc_sleep+0x234>)
  401202:	f8c3 8000 	str.w	r8, [r3]
	PMC->PMC_MCKR = mck_setting;
  401206:	f5a3 63c0 	sub.w	r3, r3, #1536	; 0x600
  40120a:	631d      	str	r5, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  40120c:	461a      	mov	r2, r3
  40120e:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401210:	f013 0f08 	tst.w	r3, #8
  401214:	d0fb      	beq.n	40120e <pmc_sleep+0x15a>
	while (!(PMC->PMC_SR & pll_sr));
  401216:	4a33      	ldr	r2, [pc, #204]	; (4012e4 <pmc_sleep+0x230>)
  401218:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40121a:	420b      	tst	r3, r1
  40121c:	d0fc      	beq.n	401218 <pmc_sleep+0x164>

#if (SAM4C || SAM4CM || SAM4CP)
		/* Restore the sub-system 1 */
		PMC->PMC_SCER = cpclk_backup | PMC_SCER_CPKEY_PASSWD;
#endif
		b_is_sleep_clock_used = false;
  40121e:	2200      	movs	r2, #0
  401220:	4b2f      	ldr	r3, [pc, #188]	; (4012e0 <pmc_sleep+0x22c>)
  401222:	701a      	strb	r2, [r3, #0]
		if (callback_clocks_restored) {
  401224:	4b39      	ldr	r3, [pc, #228]	; (40130c <pmc_sleep+0x258>)
  401226:	681b      	ldr	r3, [r3, #0]
  401228:	b11b      	cbz	r3, 401232 <pmc_sleep+0x17e>
			callback_clocks_restored();
  40122a:	4798      	blx	r3
			callback_clocks_restored = NULL;
  40122c:	2200      	movs	r2, #0
  40122e:	4b37      	ldr	r3, [pc, #220]	; (40130c <pmc_sleep+0x258>)
  401230:	601a      	str	r2, [r3, #0]
		}
		cpu_irq_enable();
  401232:	2201      	movs	r2, #1
  401234:	4b28      	ldr	r3, [pc, #160]	; (4012d8 <pmc_sleep+0x224>)
  401236:	701a      	strb	r2, [r3, #0]
  401238:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  40123c:	b662      	cpsie	i
  40123e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	uint32_t mckr = PMC->PMC_MCKR;
  401242:	4629      	mov	r1, r5
  401244:	e77e      	b.n	401144 <pmc_sleep+0x90>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  401246:	f5a2 62c0 	sub.w	r2, r2, #1536	; 0x600
  40124a:	6a11      	ldr	r1, [r2, #32]
  40124c:	4b30      	ldr	r3, [pc, #192]	; (401310 <pmc_sleep+0x25c>)
  40124e:	400b      	ands	r3, r1
  401250:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  401254:	6213      	str	r3, [r2, #32]
  401256:	e799      	b.n	40118c <pmc_sleep+0xd8>
	} else if (CKGR_MOR_MOSCXTEN == (osc_setting & CKGR_MOR_MOSCXTEN)) {
  401258:	f017 0f01 	tst.w	r7, #1
  40125c:	d0b3      	beq.n	4011c6 <pmc_sleep+0x112>
		if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCXTEN)) {
  40125e:	4b21      	ldr	r3, [pc, #132]	; (4012e4 <pmc_sleep+0x230>)
  401260:	6a1b      	ldr	r3, [r3, #32]
  401262:	f013 0f01 	tst.w	r3, #1
  401266:	d10b      	bne.n	401280 <pmc_sleep+0x1cc>
			PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  401268:	491e      	ldr	r1, [pc, #120]	; (4012e4 <pmc_sleep+0x230>)
  40126a:	6a0b      	ldr	r3, [r1, #32]
					CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN;
  40126c:	4a29      	ldr	r2, [pc, #164]	; (401314 <pmc_sleep+0x260>)
  40126e:	401a      	ands	r2, r3
  401270:	4b29      	ldr	r3, [pc, #164]	; (401318 <pmc_sleep+0x264>)
  401272:	4313      	orrs	r3, r2
			PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  401274:	620b      	str	r3, [r1, #32]
			while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  401276:	460a      	mov	r2, r1
  401278:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40127a:	f013 0f01 	tst.w	r3, #1
  40127e:	d0fb      	beq.n	401278 <pmc_sleep+0x1c4>
		if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
  401280:	4b18      	ldr	r3, [pc, #96]	; (4012e4 <pmc_sleep+0x230>)
  401282:	6a1b      	ldr	r3, [r3, #32]
  401284:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  401288:	d108      	bne.n	40129c <pmc_sleep+0x1e8>
			PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  40128a:	4a16      	ldr	r2, [pc, #88]	; (4012e4 <pmc_sleep+0x230>)
  40128c:	6a11      	ldr	r1, [r2, #32]
  40128e:	4b23      	ldr	r3, [pc, #140]	; (40131c <pmc_sleep+0x268>)
  401290:	430b      	orrs	r3, r1
  401292:	6213      	str	r3, [r2, #32]
			while (!(PMC->PMC_SR & PMC_SR_MOSCSELS));
  401294:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401296:	f413 3f80 	tst.w	r3, #65536	; 0x10000
  40129a:	d0fb      	beq.n	401294 <pmc_sleep+0x1e0>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  40129c:	4a11      	ldr	r2, [pc, #68]	; (4012e4 <pmc_sleep+0x230>)
  40129e:	6a11      	ldr	r1, [r2, #32]
					| CKGR_MOR_KEY_PASSWD;
  4012a0:	4b18      	ldr	r3, [pc, #96]	; (401304 <pmc_sleep+0x250>)
  4012a2:	400b      	ands	r3, r1
  4012a4:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  4012a8:	6213      	str	r3, [r2, #32]
  4012aa:	e78c      	b.n	4011c6 <pmc_sleep+0x112>
	uint32_t pll_sr = 0;
  4012ac:	2100      	movs	r1, #0
  4012ae:	e793      	b.n	4011d8 <pmc_sleep+0x124>

		break;
	}
#if (!(SAMG51 || SAMG53 || SAMG54))
	case SAM_PM_SMODE_BACKUP:
		SCB->SCR |= SCR_SLEEPDEEP;
  4012b0:	4a08      	ldr	r2, [pc, #32]	; (4012d4 <pmc_sleep+0x220>)
  4012b2:	6913      	ldr	r3, [r2, #16]
  4012b4:	f043 0304 	orr.w	r3, r3, #4
  4012b8:	6113      	str	r3, [r2, #16]
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAMS70 || SAME70)
		SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_VROFF_STOP_VREG;
  4012ba:	4a19      	ldr	r2, [pc, #100]	; (401320 <pmc_sleep+0x26c>)
  4012bc:	4b19      	ldr	r3, [pc, #100]	; (401324 <pmc_sleep+0x270>)
  4012be:	601a      	str	r2, [r3, #0]
		cpu_irq_enable();
  4012c0:	2201      	movs	r2, #1
  4012c2:	4b05      	ldr	r3, [pc, #20]	; (4012d8 <pmc_sleep+0x224>)
  4012c4:	701a      	strb	r2, [r3, #0]
  4012c6:	f3bf 8f5f 	dmb	sy
  4012ca:	b662      	cpsie	i
  __ASM volatile ("wfi");
  4012cc:	bf30      	wfi
  4012ce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4012d2:	bf00      	nop
  4012d4:	e000ed00 	.word	0xe000ed00
  4012d8:	2040000a 	.word	0x2040000a
  4012dc:	00401065 	.word	0x00401065
  4012e0:	204006d4 	.word	0x204006d4
  4012e4:	400e0600 	.word	0x400e0600
  4012e8:	400e0c00 	.word	0x400e0c00
  4012ec:	00370008 	.word	0x00370008
  4012f0:	00400ff1 	.word	0x00400ff1
  4012f4:	fec8ffff 	.word	0xfec8ffff
  4012f8:	00401069 	.word	0x00401069
  4012fc:	fec8fffc 	.word	0xfec8fffc
  401300:	01370002 	.word	0x01370002
  401304:	ffc8ff87 	.word	0xffc8ff87
  401308:	07ff0000 	.word	0x07ff0000
  40130c:	204006d8 	.word	0x204006d8
  401310:	ffc8fffe 	.word	0xffc8fffe
  401314:	ffc8fffc 	.word	0xffc8fffc
  401318:	00370001 	.word	0x00370001
  40131c:	01370000 	.word	0x01370000
  401320:	a5000004 	.word	0xa5000004
  401324:	400e1810 	.word	0x400e1810

00401328 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  401328:	e7fe      	b.n	401328 <Dummy_Handler>
	...

0040132c <Reset_Handler>:
{
  40132c:	b500      	push	{lr}
  40132e:	b083      	sub	sp, #12
        if (pSrc != pDest) {
  401330:	4b25      	ldr	r3, [pc, #148]	; (4013c8 <Reset_Handler+0x9c>)
  401332:	4a26      	ldr	r2, [pc, #152]	; (4013cc <Reset_Handler+0xa0>)
  401334:	429a      	cmp	r2, r3
  401336:	d010      	beq.n	40135a <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
  401338:	4b25      	ldr	r3, [pc, #148]	; (4013d0 <Reset_Handler+0xa4>)
  40133a:	4a23      	ldr	r2, [pc, #140]	; (4013c8 <Reset_Handler+0x9c>)
  40133c:	429a      	cmp	r2, r3
  40133e:	d20c      	bcs.n	40135a <Reset_Handler+0x2e>
  401340:	3b01      	subs	r3, #1
  401342:	1a9b      	subs	r3, r3, r2
  401344:	f023 0303 	bic.w	r3, r3, #3
  401348:	3304      	adds	r3, #4
  40134a:	4413      	add	r3, r2
  40134c:	491f      	ldr	r1, [pc, #124]	; (4013cc <Reset_Handler+0xa0>)
                        *pDest++ = *pSrc++;
  40134e:	f851 0b04 	ldr.w	r0, [r1], #4
  401352:	f842 0b04 	str.w	r0, [r2], #4
                for (; pDest < &_erelocate;) {
  401356:	429a      	cmp	r2, r3
  401358:	d1f9      	bne.n	40134e <Reset_Handler+0x22>
        for (pDest = &_szero; pDest < &_ezero;) {
  40135a:	4b1e      	ldr	r3, [pc, #120]	; (4013d4 <Reset_Handler+0xa8>)
  40135c:	4a1e      	ldr	r2, [pc, #120]	; (4013d8 <Reset_Handler+0xac>)
  40135e:	429a      	cmp	r2, r3
  401360:	d20a      	bcs.n	401378 <Reset_Handler+0x4c>
  401362:	3b01      	subs	r3, #1
  401364:	1a9b      	subs	r3, r3, r2
  401366:	f023 0303 	bic.w	r3, r3, #3
  40136a:	3304      	adds	r3, #4
  40136c:	4413      	add	r3, r2
                *pDest++ = 0;
  40136e:	2100      	movs	r1, #0
  401370:	f842 1b04 	str.w	r1, [r2], #4
        for (pDest = &_szero; pDest < &_ezero;) {
  401374:	4293      	cmp	r3, r2
  401376:	d1fb      	bne.n	401370 <Reset_Handler+0x44>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  401378:	4a18      	ldr	r2, [pc, #96]	; (4013dc <Reset_Handler+0xb0>)
  40137a:	4b19      	ldr	r3, [pc, #100]	; (4013e0 <Reset_Handler+0xb4>)
  40137c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  401380:	6093      	str	r3, [r2, #8]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  401382:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
  401386:	fab3 f383 	clz	r3, r3
  40138a:	095b      	lsrs	r3, r3, #5
  40138c:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  40138e:	b672      	cpsid	i
  __ASM volatile ("dmb");
  401390:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  401394:	2200      	movs	r2, #0
  401396:	4b13      	ldr	r3, [pc, #76]	; (4013e4 <Reset_Handler+0xb8>)
  401398:	701a      	strb	r2, [r3, #0]
	return flags;
  40139a:	9901      	ldr	r1, [sp, #4]
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
	REG_CPACR |=  (0xFu << 20);
  40139c:	4a12      	ldr	r2, [pc, #72]	; (4013e8 <Reset_Handler+0xbc>)
  40139e:	6813      	ldr	r3, [r2, #0]
  4013a0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  4013a4:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb");
  4013a6:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4013aa:	f3bf 8f6f 	isb	sy
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  4013ae:	b129      	cbz	r1, 4013bc <Reset_Handler+0x90>
		cpu_irq_enable();
  4013b0:	2201      	movs	r2, #1
  4013b2:	4b0c      	ldr	r3, [pc, #48]	; (4013e4 <Reset_Handler+0xb8>)
  4013b4:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb");
  4013b6:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  4013ba:	b662      	cpsie	i
        __libc_init_array();
  4013bc:	4b0b      	ldr	r3, [pc, #44]	; (4013ec <Reset_Handler+0xc0>)
  4013be:	4798      	blx	r3
        main();
  4013c0:	4b0b      	ldr	r3, [pc, #44]	; (4013f0 <Reset_Handler+0xc4>)
  4013c2:	4798      	blx	r3
  4013c4:	e7fe      	b.n	4013c4 <Reset_Handler+0x98>
  4013c6:	bf00      	nop
  4013c8:	20400000 	.word	0x20400000
  4013cc:	00402110 	.word	0x00402110
  4013d0:	2040043c 	.word	0x2040043c
  4013d4:	20400714 	.word	0x20400714
  4013d8:	2040043c 	.word	0x2040043c
  4013dc:	e000ed00 	.word	0xe000ed00
  4013e0:	00400000 	.word	0x00400000
  4013e4:	2040000a 	.word	0x2040000a
  4013e8:	e000ed88 	.word	0xe000ed88
  4013ec:	00401f55 	.word	0x00401f55
  4013f0:	00401a45 	.word	0x00401a45

004013f4 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate( void )
{
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  4013f4:	4b3b      	ldr	r3, [pc, #236]	; (4014e4 <SystemCoreClockUpdate+0xf0>)
  4013f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4013f8:	f003 0303 	and.w	r3, r3, #3
  4013fc:	2b01      	cmp	r3, #1
  4013fe:	d01d      	beq.n	40143c <SystemCoreClockUpdate+0x48>
  401400:	b183      	cbz	r3, 401424 <SystemCoreClockUpdate+0x30>
  401402:	2b02      	cmp	r3, #2
  401404:	d036      	beq.n	401474 <SystemCoreClockUpdate+0x80>

    default:
    break;
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  401406:	4b37      	ldr	r3, [pc, #220]	; (4014e4 <SystemCoreClockUpdate+0xf0>)
  401408:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40140a:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40140e:	2b70      	cmp	r3, #112	; 0x70
  401410:	d05f      	beq.n	4014d2 <SystemCoreClockUpdate+0xde>
  {
    SystemCoreClock /= 3U;
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  401412:	4b34      	ldr	r3, [pc, #208]	; (4014e4 <SystemCoreClockUpdate+0xf0>)
  401414:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  401416:	4934      	ldr	r1, [pc, #208]	; (4014e8 <SystemCoreClockUpdate+0xf4>)
  401418:	f3c2 1202 	ubfx	r2, r2, #4, #3
  40141c:	680b      	ldr	r3, [r1, #0]
  40141e:	40d3      	lsrs	r3, r2
  401420:	600b      	str	r3, [r1, #0]
  401422:	4770      	bx	lr
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  401424:	4b31      	ldr	r3, [pc, #196]	; (4014ec <SystemCoreClockUpdate+0xf8>)
  401426:	695b      	ldr	r3, [r3, #20]
  401428:	f013 0f80 	tst.w	r3, #128	; 0x80
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  40142c:	bf14      	ite	ne
  40142e:	f44f 4200 	movne.w	r2, #32768	; 0x8000
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  401432:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  401436:	4b2c      	ldr	r3, [pc, #176]	; (4014e8 <SystemCoreClockUpdate+0xf4>)
  401438:	601a      	str	r2, [r3, #0]
  40143a:	e7e4      	b.n	401406 <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  40143c:	4b29      	ldr	r3, [pc, #164]	; (4014e4 <SystemCoreClockUpdate+0xf0>)
  40143e:	6a1b      	ldr	r3, [r3, #32]
  401440:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  401444:	d003      	beq.n	40144e <SystemCoreClockUpdate+0x5a>
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  401446:	4a2a      	ldr	r2, [pc, #168]	; (4014f0 <SystemCoreClockUpdate+0xfc>)
  401448:	4b27      	ldr	r3, [pc, #156]	; (4014e8 <SystemCoreClockUpdate+0xf4>)
  40144a:	601a      	str	r2, [r3, #0]
  40144c:	e7db      	b.n	401406 <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  40144e:	4a29      	ldr	r2, [pc, #164]	; (4014f4 <SystemCoreClockUpdate+0x100>)
  401450:	4b25      	ldr	r3, [pc, #148]	; (4014e8 <SystemCoreClockUpdate+0xf4>)
  401452:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  401454:	4b23      	ldr	r3, [pc, #140]	; (4014e4 <SystemCoreClockUpdate+0xf0>)
  401456:	6a1b      	ldr	r3, [r3, #32]
  401458:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40145c:	2b10      	cmp	r3, #16
  40145e:	d005      	beq.n	40146c <SystemCoreClockUpdate+0x78>
  401460:	2b20      	cmp	r3, #32
  401462:	d1d0      	bne.n	401406 <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 3U;
  401464:	4a22      	ldr	r2, [pc, #136]	; (4014f0 <SystemCoreClockUpdate+0xfc>)
  401466:	4b20      	ldr	r3, [pc, #128]	; (4014e8 <SystemCoreClockUpdate+0xf4>)
  401468:	601a      	str	r2, [r3, #0]
          break;
  40146a:	e7cc      	b.n	401406 <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 2U;
  40146c:	4a22      	ldr	r2, [pc, #136]	; (4014f8 <SystemCoreClockUpdate+0x104>)
  40146e:	4b1e      	ldr	r3, [pc, #120]	; (4014e8 <SystemCoreClockUpdate+0xf4>)
  401470:	601a      	str	r2, [r3, #0]
          break;
  401472:	e7c8      	b.n	401406 <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  401474:	4b1b      	ldr	r3, [pc, #108]	; (4014e4 <SystemCoreClockUpdate+0xf0>)
  401476:	6a1b      	ldr	r3, [r3, #32]
  401478:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  40147c:	d016      	beq.n	4014ac <SystemCoreClockUpdate+0xb8>
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  40147e:	4a1c      	ldr	r2, [pc, #112]	; (4014f0 <SystemCoreClockUpdate+0xfc>)
  401480:	4b19      	ldr	r3, [pc, #100]	; (4014e8 <SystemCoreClockUpdate+0xf4>)
  401482:	601a      	str	r2, [r3, #0]
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  401484:	4b17      	ldr	r3, [pc, #92]	; (4014e4 <SystemCoreClockUpdate+0xf0>)
  401486:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401488:	f003 0303 	and.w	r3, r3, #3
  40148c:	2b02      	cmp	r3, #2
  40148e:	d1ba      	bne.n	401406 <SystemCoreClockUpdate+0x12>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  401490:	4a14      	ldr	r2, [pc, #80]	; (4014e4 <SystemCoreClockUpdate+0xf0>)
  401492:	6a91      	ldr	r1, [r2, #40]	; 0x28
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  401494:	6a92      	ldr	r2, [r2, #40]	; 0x28
  401496:	4814      	ldr	r0, [pc, #80]	; (4014e8 <SystemCoreClockUpdate+0xf4>)
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  401498:	f3c1 410a 	ubfx	r1, r1, #16, #11
  40149c:	6803      	ldr	r3, [r0, #0]
  40149e:	fb01 3303 	mla	r3, r1, r3, r3
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  4014a2:	b2d2      	uxtb	r2, r2
  4014a4:	fbb3 f3f2 	udiv	r3, r3, r2
  4014a8:	6003      	str	r3, [r0, #0]
  4014aa:	e7ac      	b.n	401406 <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4014ac:	4a11      	ldr	r2, [pc, #68]	; (4014f4 <SystemCoreClockUpdate+0x100>)
  4014ae:	4b0e      	ldr	r3, [pc, #56]	; (4014e8 <SystemCoreClockUpdate+0xf4>)
  4014b0:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  4014b2:	4b0c      	ldr	r3, [pc, #48]	; (4014e4 <SystemCoreClockUpdate+0xf0>)
  4014b4:	6a1b      	ldr	r3, [r3, #32]
  4014b6:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4014ba:	2b10      	cmp	r3, #16
  4014bc:	d005      	beq.n	4014ca <SystemCoreClockUpdate+0xd6>
  4014be:	2b20      	cmp	r3, #32
  4014c0:	d1e0      	bne.n	401484 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 3U;
  4014c2:	4a0b      	ldr	r2, [pc, #44]	; (4014f0 <SystemCoreClockUpdate+0xfc>)
  4014c4:	4b08      	ldr	r3, [pc, #32]	; (4014e8 <SystemCoreClockUpdate+0xf4>)
  4014c6:	601a      	str	r2, [r3, #0]
          break;
  4014c8:	e7dc      	b.n	401484 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 2U;
  4014ca:	4a0b      	ldr	r2, [pc, #44]	; (4014f8 <SystemCoreClockUpdate+0x104>)
  4014cc:	4b06      	ldr	r3, [pc, #24]	; (4014e8 <SystemCoreClockUpdate+0xf4>)
  4014ce:	601a      	str	r2, [r3, #0]
          break;
  4014d0:	e7d8      	b.n	401484 <SystemCoreClockUpdate+0x90>
    SystemCoreClock /= 3U;
  4014d2:	4a05      	ldr	r2, [pc, #20]	; (4014e8 <SystemCoreClockUpdate+0xf4>)
  4014d4:	6813      	ldr	r3, [r2, #0]
  4014d6:	4909      	ldr	r1, [pc, #36]	; (4014fc <SystemCoreClockUpdate+0x108>)
  4014d8:	fba1 1303 	umull	r1, r3, r1, r3
  4014dc:	085b      	lsrs	r3, r3, #1
  4014de:	6013      	str	r3, [r2, #0]
  4014e0:	4770      	bx	lr
  4014e2:	bf00      	nop
  4014e4:	400e0600 	.word	0x400e0600
  4014e8:	2040000c 	.word	0x2040000c
  4014ec:	400e1810 	.word	0x400e1810
  4014f0:	00b71b00 	.word	0x00b71b00
  4014f4:	003d0900 	.word	0x003d0900
  4014f8:	007a1200 	.word	0x007a1200
  4014fc:	aaaaaaab 	.word	0xaaaaaaab

00401500 <system_init_flash>:
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  401500:	4b16      	ldr	r3, [pc, #88]	; (40155c <system_init_flash+0x5c>)
  401502:	4298      	cmp	r0, r3
  401504:	d913      	bls.n	40152e <system_init_flash+0x2e>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  }
  else
  {
    if (ul_clk < CHIP_FREQ_FWS_1)
  401506:	4b16      	ldr	r3, [pc, #88]	; (401560 <system_init_flash+0x60>)
  401508:	4298      	cmp	r0, r3
  40150a:	d915      	bls.n	401538 <system_init_flash+0x38>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
    }
    else
    {
      if (ul_clk < CHIP_FREQ_FWS_2)
  40150c:	4b15      	ldr	r3, [pc, #84]	; (401564 <system_init_flash+0x64>)
  40150e:	4298      	cmp	r0, r3
  401510:	d916      	bls.n	401540 <system_init_flash+0x40>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
      }
      else
      {
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  401512:	4b15      	ldr	r3, [pc, #84]	; (401568 <system_init_flash+0x68>)
  401514:	4298      	cmp	r0, r3
  401516:	d917      	bls.n	401548 <system_init_flash+0x48>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
        }
        else
        {
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  401518:	4b14      	ldr	r3, [pc, #80]	; (40156c <system_init_flash+0x6c>)
  40151a:	4298      	cmp	r0, r3
  40151c:	d918      	bls.n	401550 <system_init_flash+0x50>
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
          }
          else
          {
            if ( ul_clk < CHIP_FREQ_FWS_5 )
  40151e:	4b14      	ldr	r3, [pc, #80]	; (401570 <system_init_flash+0x70>)
  401520:	4298      	cmp	r0, r3
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  401522:	bf94      	ite	ls
  401524:	4a13      	ldrls	r2, [pc, #76]	; (401574 <system_init_flash+0x74>)
            }
            else
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(6)|EEFC_FMR_CLOE;
  401526:	4a14      	ldrhi	r2, [pc, #80]	; (401578 <system_init_flash+0x78>)
  401528:	4b14      	ldr	r3, [pc, #80]	; (40157c <system_init_flash+0x7c>)
  40152a:	601a      	str	r2, [r3, #0]
  40152c:	4770      	bx	lr
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  40152e:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  401532:	4b12      	ldr	r3, [pc, #72]	; (40157c <system_init_flash+0x7c>)
  401534:	601a      	str	r2, [r3, #0]
  401536:	4770      	bx	lr
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  401538:	4a11      	ldr	r2, [pc, #68]	; (401580 <system_init_flash+0x80>)
  40153a:	4b10      	ldr	r3, [pc, #64]	; (40157c <system_init_flash+0x7c>)
  40153c:	601a      	str	r2, [r3, #0]
  40153e:	4770      	bx	lr
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  401540:	4a10      	ldr	r2, [pc, #64]	; (401584 <system_init_flash+0x84>)
  401542:	4b0e      	ldr	r3, [pc, #56]	; (40157c <system_init_flash+0x7c>)
  401544:	601a      	str	r2, [r3, #0]
  401546:	4770      	bx	lr
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  401548:	4a0f      	ldr	r2, [pc, #60]	; (401588 <system_init_flash+0x88>)
  40154a:	4b0c      	ldr	r3, [pc, #48]	; (40157c <system_init_flash+0x7c>)
  40154c:	601a      	str	r2, [r3, #0]
  40154e:	4770      	bx	lr
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  401550:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  401554:	4b09      	ldr	r3, [pc, #36]	; (40157c <system_init_flash+0x7c>)
  401556:	601a      	str	r2, [r3, #0]
  401558:	4770      	bx	lr
  40155a:	bf00      	nop
  40155c:	015ef3bf 	.word	0x015ef3bf
  401560:	02bde77f 	.word	0x02bde77f
  401564:	041cdb3f 	.word	0x041cdb3f
  401568:	057bceff 	.word	0x057bceff
  40156c:	06dac2bf 	.word	0x06dac2bf
  401570:	0839b67f 	.word	0x0839b67f
  401574:	04000500 	.word	0x04000500
  401578:	04000600 	.word	0x04000600
  40157c:	400e0c00 	.word	0x400e0c00
  401580:	04000100 	.word	0x04000100
  401584:	04000200 	.word	0x04000200
  401588:	04000300 	.word	0x04000300

0040158c <but1_callback>:

// }

void but1_callback(void)
{
	but1_flag = 1;
  40158c:	2201      	movs	r2, #1
  40158e:	4b01      	ldr	r3, [pc, #4]	; (401594 <but1_callback+0x8>)
  401590:	701a      	strb	r2, [r3, #0]
  401592:	4770      	bx	lr
  401594:	204006e0 	.word	0x204006e0

00401598 <TC1_Handler>:
}

/**
*  Interrupt handler for TC1 interrupt.
*/
void TC1_Handler(void){
  401598:	b500      	push	{lr}
  40159a:	b083      	sub	sp, #12
	volatile uint32_t ul_dummy;

	/****************************************************************
	* Devemos indicar ao TC que a interrupo foi satisfeita.
	******************************************************************/
	ul_dummy = tc_get_status(TC0, 1);
  40159c:	2101      	movs	r1, #1
  40159e:	4805      	ldr	r0, [pc, #20]	; (4015b4 <TC1_Handler+0x1c>)
  4015a0:	4b05      	ldr	r3, [pc, #20]	; (4015b8 <TC1_Handler+0x20>)
  4015a2:	4798      	blx	r3
  4015a4:	9001      	str	r0, [sp, #4]

	/* Avoid compiler warning */
	UNUSED(ul_dummy);
  4015a6:	9b01      	ldr	r3, [sp, #4]

	/** Muda o estado do LED */
	flag_tc = 1;
  4015a8:	2201      	movs	r2, #1
  4015aa:	4b04      	ldr	r3, [pc, #16]	; (4015bc <TC1_Handler+0x24>)
  4015ac:	701a      	strb	r2, [r3, #0]
}
  4015ae:	b003      	add	sp, #12
  4015b0:	f85d fb04 	ldr.w	pc, [sp], #4
  4015b4:	4000c000 	.word	0x4000c000
  4015b8:	004006a5 	.word	0x004006a5
  4015bc:	204006df 	.word	0x204006df

004015c0 <TC0_Handler>:

void TC0_Handler(void){
  4015c0:	b500      	push	{lr}
  4015c2:	b083      	sub	sp, #12
	volatile uint32_t ul_dummy;

	/****************************************************************
	* Devemos indicar ao TC que a interrupo foi satisfeita.
	******************************************************************/
	ul_dummy = tc_get_status(TC0, 0);
  4015c4:	2100      	movs	r1, #0
  4015c6:	4805      	ldr	r0, [pc, #20]	; (4015dc <TC0_Handler+0x1c>)
  4015c8:	4b05      	ldr	r3, [pc, #20]	; (4015e0 <TC0_Handler+0x20>)
  4015ca:	4798      	blx	r3
  4015cc:	9001      	str	r0, [sp, #4]

	/* Avoid compiler warning */
	UNUSED(ul_dummy);
  4015ce:	9b01      	ldr	r3, [sp, #4]

	/** Muda o estado do LED */
	flag_placa = 1;
  4015d0:	2201      	movs	r2, #1
  4015d2:	4b04      	ldr	r3, [pc, #16]	; (4015e4 <TC0_Handler+0x24>)
  4015d4:	701a      	strb	r2, [r3, #0]
}
  4015d6:	b003      	add	sp, #12
  4015d8:	f85d fb04 	ldr.w	pc, [sp], #4
  4015dc:	4000c000 	.word	0x4000c000
  4015e0:	004006a5 	.word	0x004006a5
  4015e4:	204006dd 	.word	0x204006dd

004015e8 <RTC_Handler>:

/**
* \brief Interrupt handler for the RTC. Refresh the display.
*/
void RTC_Handler(void)
{
  4015e8:	b538      	push	{r3, r4, r5, lr}
	uint32_t ul_status = rtc_get_status(RTC);
  4015ea:	480f      	ldr	r0, [pc, #60]	; (401628 <RTC_Handler+0x40>)
  4015ec:	4b0f      	ldr	r3, [pc, #60]	; (40162c <RTC_Handler+0x44>)
  4015ee:	4798      	blx	r3
	if ((ul_status & RTC_SR_SEC) == RTC_SR_SEC) {
		
	}
	
	/* Time or date alarm */
	if ((ul_status & RTC_SR_ALARM) == RTC_SR_ALARM) {
  4015f0:	f010 0f02 	tst.w	r0, #2
  4015f4:	d002      	beq.n	4015fc <RTC_Handler+0x14>
		flag_rtc = 1;
  4015f6:	2201      	movs	r2, #1
  4015f8:	4b0d      	ldr	r3, [pc, #52]	; (401630 <RTC_Handler+0x48>)
  4015fa:	701a      	strb	r2, [r3, #0]
	}


	
	rtc_clear_status(RTC, RTC_SCCR_SECCLR);
  4015fc:	4d0a      	ldr	r5, [pc, #40]	; (401628 <RTC_Handler+0x40>)
  4015fe:	2104      	movs	r1, #4
  401600:	4628      	mov	r0, r5
  401602:	4c0c      	ldr	r4, [pc, #48]	; (401634 <RTC_Handler+0x4c>)
  401604:	47a0      	blx	r4
	rtc_clear_status(RTC, RTC_SCCR_ALRCLR);
  401606:	2102      	movs	r1, #2
  401608:	4628      	mov	r0, r5
  40160a:	47a0      	blx	r4
	rtc_clear_status(RTC, RTC_SCCR_ACKCLR);
  40160c:	2101      	movs	r1, #1
  40160e:	4628      	mov	r0, r5
  401610:	47a0      	blx	r4
	rtc_clear_status(RTC, RTC_SCCR_TIMCLR);
  401612:	2108      	movs	r1, #8
  401614:	4628      	mov	r0, r5
  401616:	47a0      	blx	r4
	rtc_clear_status(RTC, RTC_SCCR_CALCLR);
  401618:	2110      	movs	r1, #16
  40161a:	4628      	mov	r0, r5
  40161c:	47a0      	blx	r4
	rtc_clear_status(RTC, RTC_SCCR_TDERRCLR);
  40161e:	2120      	movs	r1, #32
  401620:	4628      	mov	r0, r5
  401622:	47a0      	blx	r4
  401624:	bd38      	pop	{r3, r4, r5, pc}
  401626:	bf00      	nop
  401628:	400e1860 	.word	0x400e1860
  40162c:	0040045d 	.word	0x0040045d
  401630:	204006de 	.word	0x204006de
  401634:	00400461 	.word	0x00400461

00401638 <pin_toggle>:

/************************************************************************/
/* Funcoes                                                              */
/************************************************************************/

void pin_toggle(Pio *pio, uint32_t mask){
  401638:	b538      	push	{r3, r4, r5, lr}
  40163a:	4604      	mov	r4, r0
  40163c:	460d      	mov	r5, r1
  if(pio_get_output_data_status(pio, mask)){
  40163e:	4b06      	ldr	r3, [pc, #24]	; (401658 <pin_toggle+0x20>)
  401640:	4798      	blx	r3
  401642:	b920      	cbnz	r0, 40164e <pin_toggle+0x16>
	  pio_clear(pio, mask);
  }
    
  else{
	  pio_set(pio,mask);
  401644:	4629      	mov	r1, r5
  401646:	4620      	mov	r0, r4
  401648:	4b04      	ldr	r3, [pc, #16]	; (40165c <pin_toggle+0x24>)
  40164a:	4798      	blx	r3
  40164c:	bd38      	pop	{r3, r4, r5, pc}
	  pio_clear(pio, mask);
  40164e:	4629      	mov	r1, r5
  401650:	4620      	mov	r0, r4
  401652:	4b03      	ldr	r3, [pc, #12]	; (401660 <pin_toggle+0x28>)
  401654:	4798      	blx	r3
  401656:	bd38      	pop	{r3, r4, r5, pc}
  401658:	00400d81 	.word	0x00400d81
  40165c:	00400bf9 	.word	0x00400bf9
  401660:	00400bfd 	.word	0x00400bfd

00401664 <RTT_Handler>:
{
  401664:	b510      	push	{r4, lr}
  ul_status = rtt_get_status(RTT);
  401666:	480a      	ldr	r0, [pc, #40]	; (401690 <RTT_Handler+0x2c>)
  401668:	4b0a      	ldr	r3, [pc, #40]	; (401694 <RTT_Handler+0x30>)
  40166a:	4798      	blx	r3
  40166c:	4604      	mov	r4, r0
  if ((ul_status & RTT_SR_RTTINC) == RTT_SR_RTTINC) {
  40166e:	f010 0f02 	tst.w	r0, #2
  401672:	d106      	bne.n	401682 <RTT_Handler+0x1e>
  if ((ul_status & RTT_SR_ALMS) == RTT_SR_ALMS) {
  401674:	f014 0f01 	tst.w	r4, #1
  401678:	d002      	beq.n	401680 <RTT_Handler+0x1c>
      f_rtt = true;                  // flag RTT alarme
  40167a:	2201      	movs	r2, #1
  40167c:	4b06      	ldr	r3, [pc, #24]	; (401698 <RTT_Handler+0x34>)
  40167e:	701a      	strb	r2, [r3, #0]
  401680:	bd10      	pop	{r4, pc}
	pin_toggle(LED2_PIO, LED2_IDX_MASK);  
  401682:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  401686:	4805      	ldr	r0, [pc, #20]	; (40169c <RTT_Handler+0x38>)
  401688:	4b05      	ldr	r3, [pc, #20]	; (4016a0 <RTT_Handler+0x3c>)
  40168a:	4798      	blx	r3
  40168c:	e7f2      	b.n	401674 <RTT_Handler+0x10>
  40168e:	bf00      	nop
  401690:	400e1830 	.word	0x400e1830
  401694:	004004e1 	.word	0x004004e1
  401698:	204006dc 	.word	0x204006dc
  40169c:	400e1200 	.word	0x400e1200
  4016a0:	00401639 	.word	0x00401639

004016a4 <pisca_led>:


/*
 * @Brief Pisca LED placa
 */
void pisca_led(int n, int t){
  4016a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  for (int i=0;i<n;i++){
  4016a8:	f1b0 0800 	subs.w	r8, r0, #0
  4016ac:	dd30      	ble.n	401710 <pisca_led+0x6c>
  4016ae:	460f      	mov	r7, r1
    pio_clear(LED1_PIO, LED1_IDX_MASK);
    delay_ms(t);
  4016b0:	17cd      	asrs	r5, r1, #31
  4016b2:	4b18      	ldr	r3, [pc, #96]	; (401714 <pisca_led+0x70>)
  4016b4:	fba1 0103 	umull	r0, r1, r1, r3
  4016b8:	fb03 1105 	mla	r1, r3, r5, r1
  4016bc:	f241 722c 	movw	r2, #5932	; 0x172c
  4016c0:	2300      	movs	r3, #0
  4016c2:	f241 742b 	movw	r4, #5931	; 0x172b
  4016c6:	2500      	movs	r5, #0
  4016c8:	1900      	adds	r0, r0, r4
  4016ca:	4169      	adcs	r1, r5
  4016cc:	4c12      	ldr	r4, [pc, #72]	; (401718 <pisca_led+0x74>)
  4016ce:	47a0      	blx	r4
  4016d0:	4682      	mov	sl, r0
  4016d2:	2400      	movs	r4, #0
    pio_clear(LED1_PIO, LED1_IDX_MASK);
  4016d4:	4e11      	ldr	r6, [pc, #68]	; (40171c <pisca_led+0x78>)
  4016d6:	f8df 9050 	ldr.w	r9, [pc, #80]	; 401728 <pisca_led+0x84>
    delay_ms(t);
  4016da:	4d11      	ldr	r5, [pc, #68]	; (401720 <pisca_led+0x7c>)
  4016dc:	e00a      	b.n	4016f4 <pisca_led+0x50>
  4016de:	2033      	movs	r0, #51	; 0x33
  4016e0:	47a8      	blx	r5
    pio_set(LED1_PIO, LED1_IDX_MASK);
  4016e2:	2101      	movs	r1, #1
  4016e4:	4630      	mov	r0, r6
  4016e6:	4b0f      	ldr	r3, [pc, #60]	; (401724 <pisca_led+0x80>)
  4016e8:	4798      	blx	r3
    delay_ms(t);
  4016ea:	2033      	movs	r0, #51	; 0x33
  4016ec:	47a8      	blx	r5
  for (int i=0;i<n;i++){
  4016ee:	3401      	adds	r4, #1
  4016f0:	45a0      	cmp	r8, r4
  4016f2:	d00d      	beq.n	401710 <pisca_led+0x6c>
    pio_clear(LED1_PIO, LED1_IDX_MASK);
  4016f4:	2101      	movs	r1, #1
  4016f6:	4630      	mov	r0, r6
  4016f8:	47c8      	blx	r9
    delay_ms(t);
  4016fa:	2f00      	cmp	r7, #0
  4016fc:	d0ef      	beq.n	4016de <pisca_led+0x3a>
  4016fe:	4650      	mov	r0, sl
  401700:	47a8      	blx	r5
    pio_set(LED1_PIO, LED1_IDX_MASK);
  401702:	2101      	movs	r1, #1
  401704:	4630      	mov	r0, r6
  401706:	4b07      	ldr	r3, [pc, #28]	; (401724 <pisca_led+0x80>)
  401708:	4798      	blx	r3
    delay_ms(t);
  40170a:	4650      	mov	r0, sl
  40170c:	47a8      	blx	r5
  40170e:	e7ee      	b.n	4016ee <pisca_led+0x4a>
  401710:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401714:	11e1a300 	.word	0x11e1a300
  401718:	00401c45 	.word	0x00401c45
  40171c:	400e0e00 	.word	0x400e0e00
  401720:	20400001 	.word	0x20400001
  401724:	00400bf9 	.word	0x00400bf9
  401728:	00400bfd 	.word	0x00400bfd

0040172c <pisca_led_p>:
  }
}

void pisca_led_p(int n, int t){
  40172c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  for (int i=0;i<n;i++){
  401730:	f1b0 0800 	subs.w	r8, r0, #0
  401734:	dd33      	ble.n	40179e <pisca_led_p+0x72>
  401736:	460f      	mov	r7, r1
    pio_clear(LED_PIO, LED_IDX_MASK);
    delay_ms(t);
  401738:	17cd      	asrs	r5, r1, #31
  40173a:	4b1a      	ldr	r3, [pc, #104]	; (4017a4 <pisca_led_p+0x78>)
  40173c:	fba1 0103 	umull	r0, r1, r1, r3
  401740:	fb03 1105 	mla	r1, r3, r5, r1
  401744:	f241 722c 	movw	r2, #5932	; 0x172c
  401748:	2300      	movs	r3, #0
  40174a:	f241 742b 	movw	r4, #5931	; 0x172b
  40174e:	2500      	movs	r5, #0
  401750:	1900      	adds	r0, r0, r4
  401752:	4169      	adcs	r1, r5
  401754:	4c14      	ldr	r4, [pc, #80]	; (4017a8 <pisca_led_p+0x7c>)
  401756:	47a0      	blx	r4
  401758:	4682      	mov	sl, r0
  40175a:	2400      	movs	r4, #0
    pio_clear(LED_PIO, LED_IDX_MASK);
  40175c:	4e13      	ldr	r6, [pc, #76]	; (4017ac <pisca_led_p+0x80>)
  40175e:	f8df 9058 	ldr.w	r9, [pc, #88]	; 4017b8 <pisca_led_p+0x8c>
    delay_ms(t);
  401762:	4d13      	ldr	r5, [pc, #76]	; (4017b0 <pisca_led_p+0x84>)
  401764:	e00b      	b.n	40177e <pisca_led_p+0x52>
  401766:	2033      	movs	r0, #51	; 0x33
  401768:	47a8      	blx	r5
    pio_set(LED_PIO, LED_IDX_MASK);
  40176a:	f44f 7180 	mov.w	r1, #256	; 0x100
  40176e:	4630      	mov	r0, r6
  401770:	4b10      	ldr	r3, [pc, #64]	; (4017b4 <pisca_led_p+0x88>)
  401772:	4798      	blx	r3
    delay_ms(t);
  401774:	2033      	movs	r0, #51	; 0x33
  401776:	47a8      	blx	r5
  for (int i=0;i<n;i++){
  401778:	3401      	adds	r4, #1
  40177a:	45a0      	cmp	r8, r4
  40177c:	d00f      	beq.n	40179e <pisca_led_p+0x72>
    pio_clear(LED_PIO, LED_IDX_MASK);
  40177e:	f44f 7180 	mov.w	r1, #256	; 0x100
  401782:	4630      	mov	r0, r6
  401784:	47c8      	blx	r9
    delay_ms(t);
  401786:	2f00      	cmp	r7, #0
  401788:	d0ed      	beq.n	401766 <pisca_led_p+0x3a>
  40178a:	4650      	mov	r0, sl
  40178c:	47a8      	blx	r5
    pio_set(LED_PIO, LED_IDX_MASK);
  40178e:	f44f 7180 	mov.w	r1, #256	; 0x100
  401792:	4630      	mov	r0, r6
  401794:	4b07      	ldr	r3, [pc, #28]	; (4017b4 <pisca_led_p+0x88>)
  401796:	4798      	blx	r3
    delay_ms(t);
  401798:	4650      	mov	r0, sl
  40179a:	47a8      	blx	r5
  40179c:	e7ec      	b.n	401778 <pisca_led_p+0x4c>
  40179e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4017a2:	bf00      	nop
  4017a4:	11e1a300 	.word	0x11e1a300
  4017a8:	00401c45 	.word	0x00401c45
  4017ac:	400e1200 	.word	0x400e1200
  4017b0:	20400001 	.word	0x20400001
  4017b4:	00400bf9 	.word	0x00400bf9
  4017b8:	00400bfd 	.word	0x00400bfd

004017bc <pisca_led3>:
  }
}

void pisca_led3(int n, int t){
  4017bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  for (int i=0;i<n;i++){
  4017c0:	f1b0 0800 	subs.w	r8, r0, #0
  4017c4:	dd30      	ble.n	401828 <pisca_led3+0x6c>
  4017c6:	460f      	mov	r7, r1
    pio_clear(LED3_PIO, LED3_IDX_MASK);
    delay_ms(t);
  4017c8:	17cd      	asrs	r5, r1, #31
  4017ca:	4b18      	ldr	r3, [pc, #96]	; (40182c <pisca_led3+0x70>)
  4017cc:	fba1 0103 	umull	r0, r1, r1, r3
  4017d0:	fb03 1105 	mla	r1, r3, r5, r1
  4017d4:	f241 722c 	movw	r2, #5932	; 0x172c
  4017d8:	2300      	movs	r3, #0
  4017da:	f241 742b 	movw	r4, #5931	; 0x172b
  4017de:	2500      	movs	r5, #0
  4017e0:	1900      	adds	r0, r0, r4
  4017e2:	4169      	adcs	r1, r5
  4017e4:	4c12      	ldr	r4, [pc, #72]	; (401830 <pisca_led3+0x74>)
  4017e6:	47a0      	blx	r4
  4017e8:	4682      	mov	sl, r0
  4017ea:	2400      	movs	r4, #0
    pio_clear(LED3_PIO, LED3_IDX_MASK);
  4017ec:	4e11      	ldr	r6, [pc, #68]	; (401834 <pisca_led3+0x78>)
  4017ee:	f8df 9050 	ldr.w	r9, [pc, #80]	; 401840 <pisca_led3+0x84>
    delay_ms(t);
  4017f2:	4d11      	ldr	r5, [pc, #68]	; (401838 <pisca_led3+0x7c>)
  4017f4:	e00a      	b.n	40180c <pisca_led3+0x50>
  4017f6:	2033      	movs	r0, #51	; 0x33
  4017f8:	47a8      	blx	r5
    pio_set(LED3_PIO, LED3_IDX_MASK);
  4017fa:	2104      	movs	r1, #4
  4017fc:	4630      	mov	r0, r6
  4017fe:	4b0f      	ldr	r3, [pc, #60]	; (40183c <pisca_led3+0x80>)
  401800:	4798      	blx	r3
    delay_ms(t);
  401802:	2033      	movs	r0, #51	; 0x33
  401804:	47a8      	blx	r5
  for (int i=0;i<n;i++){
  401806:	3401      	adds	r4, #1
  401808:	45a0      	cmp	r8, r4
  40180a:	d00d      	beq.n	401828 <pisca_led3+0x6c>
    pio_clear(LED3_PIO, LED3_IDX_MASK);
  40180c:	2104      	movs	r1, #4
  40180e:	4630      	mov	r0, r6
  401810:	47c8      	blx	r9
    delay_ms(t);
  401812:	2f00      	cmp	r7, #0
  401814:	d0ef      	beq.n	4017f6 <pisca_led3+0x3a>
  401816:	4650      	mov	r0, sl
  401818:	47a8      	blx	r5
    pio_set(LED3_PIO, LED3_IDX_MASK);
  40181a:	2104      	movs	r1, #4
  40181c:	4630      	mov	r0, r6
  40181e:	4b07      	ldr	r3, [pc, #28]	; (40183c <pisca_led3+0x80>)
  401820:	4798      	blx	r3
    delay_ms(t);
  401822:	4650      	mov	r0, sl
  401824:	47a8      	blx	r5
  401826:	e7ee      	b.n	401806 <pisca_led3+0x4a>
  401828:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40182c:	11e1a300 	.word	0x11e1a300
  401830:	00401c45 	.word	0x00401c45
  401834:	400e1000 	.word	0x400e1000
  401838:	20400001 	.word	0x20400001
  40183c:	00400bf9 	.word	0x00400bf9
  401840:	00400bfd 	.word	0x00400bfd

00401844 <init>:
}




void init(void){
  401844:	b570      	push	{r4, r5, r6, lr}
  401846:	b082      	sub	sp, #8
	// Initialize the board clock
	sysclk_init();
  401848:	4b1c      	ldr	r3, [pc, #112]	; (4018bc <init+0x78>)
  40184a:	4798      	blx	r3

	// Desativa WatchDog Timer
	WDT->WDT_MR = WDT_MR_WDDIS;
  40184c:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  401850:	4b1b      	ldr	r3, [pc, #108]	; (4018c0 <init+0x7c>)
  401852:	605a      	str	r2, [r3, #4]
	
	
	// Inicializa PIO do led do Xplained
	
	pmc_enable_periph_clk(LED1_PIO_ID);
  401854:	200a      	movs	r0, #10
  401856:	4e1b      	ldr	r6, [pc, #108]	; (4018c4 <init+0x80>)
  401858:	47b0      	blx	r6
	pio_set_output(LED1_PIO, LED1_IDX_MASK, 0, 0, 0);
  40185a:	2400      	movs	r4, #0
  40185c:	9400      	str	r4, [sp, #0]
  40185e:	4623      	mov	r3, r4
  401860:	4622      	mov	r2, r4
  401862:	2101      	movs	r1, #1
  401864:	4818      	ldr	r0, [pc, #96]	; (4018c8 <init+0x84>)
  401866:	4d19      	ldr	r5, [pc, #100]	; (4018cc <init+0x88>)
  401868:	47a8      	blx	r5
	
	pmc_enable_periph_clk(LED2_PIO_ID);
  40186a:	200c      	movs	r0, #12
  40186c:	47b0      	blx	r6
	pio_set_output(LED2_PIO, LED2_IDX_MASK, 0, 0, 0);
  40186e:	9400      	str	r4, [sp, #0]
  401870:	4623      	mov	r3, r4
  401872:	4622      	mov	r2, r4
  401874:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  401878:	4815      	ldr	r0, [pc, #84]	; (4018d0 <init+0x8c>)
  40187a:	47a8      	blx	r5
	
	pmc_enable_periph_clk(LED3_PIO_ID);
  40187c:	200b      	movs	r0, #11
  40187e:	47b0      	blx	r6
	pio_set_output(LED3_PIO, LED3_IDX_MASK, 0, 0, 0);
  401880:	9400      	str	r4, [sp, #0]
  401882:	4623      	mov	r3, r4
  401884:	4622      	mov	r2, r4
  401886:	2104      	movs	r1, #4
  401888:	4812      	ldr	r0, [pc, #72]	; (4018d4 <init+0x90>)
  40188a:	47a8      	blx	r5
	
	// Ativa interrupo
	pio_enable_interrupt(BUT1_PIO, BUT1_IDX_MASK);
  40188c:	4c12      	ldr	r4, [pc, #72]	; (4018d8 <init+0x94>)
  40188e:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  401892:	4620      	mov	r0, r4
  401894:	4b11      	ldr	r3, [pc, #68]	; (4018dc <init+0x98>)
  401896:	4798      	blx	r3
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  401898:	4b11      	ldr	r3, [pc, #68]	; (4018e0 <init+0x9c>)
  40189a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
  40189e:	601a      	str	r2, [r3, #0]
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  4018a0:	2280      	movs	r2, #128	; 0x80
  4018a2:	f883 2310 	strb.w	r2, [r3, #784]	; 0x310
	NVIC_EnableIRQ(BUT1_PIO_ID);
	NVIC_SetPriority(BUT1_PIO_ID, 4); // Prioridade 4
	// Configura interrupo no pino referente ao botao e associa
	// funo de callback caso uma interrupo for gerada
	// a funo de callback  a: but_callback()
	pio_handler_set(BUT1_PIO,
  4018a6:	4b0f      	ldr	r3, [pc, #60]	; (4018e4 <init+0xa0>)
  4018a8:	9300      	str	r3, [sp, #0]
  4018aa:	2370      	movs	r3, #112	; 0x70
  4018ac:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  4018b0:	2110      	movs	r1, #16
  4018b2:	4620      	mov	r0, r4
  4018b4:	4c0c      	ldr	r4, [pc, #48]	; (4018e8 <init+0xa4>)
  4018b6:	47a0      	blx	r4
	BUT1_PIO_ID,
	BUT1_IDX_MASK,
	PIO_IT_RISE_EDGE,
	but1_callback);
	
}
  4018b8:	b002      	add	sp, #8
  4018ba:	bd70      	pop	{r4, r5, r6, pc}
  4018bc:	00400a49 	.word	0x00400a49
  4018c0:	400e1850 	.word	0x400e1850
  4018c4:	00401011 	.word	0x00401011
  4018c8:	400e0e00 	.word	0x400e0e00
  4018cc:	00400cc9 	.word	0x00400cc9
  4018d0:	400e1200 	.word	0x400e1200
  4018d4:	400e1000 	.word	0x400e1000
  4018d8:	400e1400 	.word	0x400e1400
  4018dc:	00400dbf 	.word	0x00400dbf
  4018e0:	e000e100 	.word	0xe000e100
  4018e4:	0040158d 	.word	0x0040158d
  4018e8:	00400e1d 	.word	0x00400e1d

004018ec <TC_init>:

/**
* Configura TimerCounter (TC) para gerar uma interrupcao no canal (ID_TC e TC_CHANNEL)
* na taxa de especificada em freq.
*/
void TC_init(Tc * TC, int ID_TC, int TC_CHANNEL, int freq){
  4018ec:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  4018f0:	b085      	sub	sp, #20
  4018f2:	4606      	mov	r6, r0
  4018f4:	460c      	mov	r4, r1
  4018f6:	4617      	mov	r7, r2
  4018f8:	4698      	mov	r8, r3
	o uC possui 3 TCs, cada TC possui 3 canais
	TC0 : ID_TC0, ID_TC1, ID_TC2
	TC1 : ID_TC3, ID_TC4, ID_TC5
	TC2 : ID_TC6, ID_TC7, ID_TC8
	*/
	pmc_enable_periph_clk(ID_TC);
  4018fa:	4608      	mov	r0, r1
  4018fc:	4b1e      	ldr	r3, [pc, #120]	; (401978 <TC_init+0x8c>)
  4018fe:	4798      	blx	r3

	/** Configura o TC para operar em  freq hz e interrupco no RC compare */
	tc_find_mck_divisor(freq, ul_sysclk, &ul_div, &ul_tcclks, ul_sysclk);
  401900:	4d1e      	ldr	r5, [pc, #120]	; (40197c <TC_init+0x90>)
  401902:	9500      	str	r5, [sp, #0]
  401904:	ab02      	add	r3, sp, #8
  401906:	aa03      	add	r2, sp, #12
  401908:	4629      	mov	r1, r5
  40190a:	4640      	mov	r0, r8
  40190c:	f8df 908c 	ldr.w	r9, [pc, #140]	; 40199c <TC_init+0xb0>
  401910:	47c8      	blx	r9
	tc_init(TC, TC_CHANNEL, ul_tcclks | TC_CMR_CPCTRG);
  401912:	9a02      	ldr	r2, [sp, #8]
  401914:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
  401918:	4639      	mov	r1, r7
  40191a:	4630      	mov	r0, r6
  40191c:	4b18      	ldr	r3, [pc, #96]	; (401980 <TC_init+0x94>)
  40191e:	4798      	blx	r3
	tc_write_rc(TC, TC_CHANNEL, (ul_sysclk / ul_div) / freq);
  401920:	9a03      	ldr	r2, [sp, #12]
  401922:	fbb5 f2f2 	udiv	r2, r5, r2
  401926:	fbb2 f2f8 	udiv	r2, r2, r8
  40192a:	4639      	mov	r1, r7
  40192c:	4630      	mov	r0, r6
  40192e:	4b15      	ldr	r3, [pc, #84]	; (401984 <TC_init+0x98>)
  401930:	4798      	blx	r3

	/* Configura e ativa interrupco no TC canal 0 */
	/* Interrupo no C */
  	NVIC_SetPriority(ID_TC, 4);
  401932:	b263      	sxtb	r3, r4
  if(IRQn < 0) {
  401934:	2b00      	cmp	r3, #0
  401936:	db17      	blt.n	401968 <TC_init+0x7c>
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  401938:	4a13      	ldr	r2, [pc, #76]	; (401988 <TC_init+0x9c>)
  40193a:	2180      	movs	r1, #128	; 0x80
  40193c:	54d1      	strb	r1, [r2, r3]
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  40193e:	095b      	lsrs	r3, r3, #5
  401940:	f004 041f 	and.w	r4, r4, #31
  401944:	2201      	movs	r2, #1
  401946:	fa02 f404 	lsl.w	r4, r2, r4
  40194a:	4a10      	ldr	r2, [pc, #64]	; (40198c <TC_init+0xa0>)
  40194c:	f842 4023 	str.w	r4, [r2, r3, lsl #2]
	NVIC_EnableIRQ((IRQn_Type) ID_TC);
	tc_enable_interrupt(TC, TC_CHANNEL, TC_IER_CPCS);
  401950:	2210      	movs	r2, #16
  401952:	4639      	mov	r1, r7
  401954:	4630      	mov	r0, r6
  401956:	4b0e      	ldr	r3, [pc, #56]	; (401990 <TC_init+0xa4>)
  401958:	4798      	blx	r3

	/* Inicializa o canal 0 do TC */
	tc_start(TC, TC_CHANNEL);
  40195a:	4639      	mov	r1, r7
  40195c:	4630      	mov	r0, r6
  40195e:	4b0d      	ldr	r3, [pc, #52]	; (401994 <TC_init+0xa8>)
  401960:	4798      	blx	r3
}
  401962:	b005      	add	sp, #20
  401964:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  401968:	f004 010f 	and.w	r1, r4, #15
  40196c:	4a0a      	ldr	r2, [pc, #40]	; (401998 <TC_init+0xac>)
  40196e:	440a      	add	r2, r1
  401970:	2180      	movs	r1, #128	; 0x80
  401972:	7611      	strb	r1, [r2, #24]
  401974:	e7e3      	b.n	40193e <TC_init+0x52>
  401976:	bf00      	nop
  401978:	00401011 	.word	0x00401011
  40197c:	11e1a300 	.word	0x11e1a300
  401980:	00400673 	.word	0x00400673
  401984:	00400695 	.word	0x00400695
  401988:	e000e400 	.word	0xe000e400
  40198c:	e000e100 	.word	0xe000e100
  401990:	0040069d 	.word	0x0040069d
  401994:	0040068d 	.word	0x0040068d
  401998:	e000ecfc 	.word	0xe000ecfc
  40199c:	004006ad 	.word	0x004006ad

004019a0 <RTC_init>:
}

/**
* Configura o RTC para funcionar com interrupcao de alarme
*/
void RTC_init(Rtc *rtc, uint32_t id_rtc, calendar t, uint32_t irq_type){
  4019a0:	b082      	sub	sp, #8
  4019a2:	b570      	push	{r4, r5, r6, lr}
  4019a4:	b082      	sub	sp, #8
  4019a6:	4605      	mov	r5, r0
  4019a8:	460c      	mov	r4, r1
  4019aa:	a906      	add	r1, sp, #24
  4019ac:	e881 000c 	stmia.w	r1, {r2, r3}
	/* Configura o PMC */
	pmc_enable_periph_clk(ID_RTC);
  4019b0:	2002      	movs	r0, #2
  4019b2:	4b1d      	ldr	r3, [pc, #116]	; (401a28 <RTC_init+0x88>)
  4019b4:	4798      	blx	r3

	/* Default RTC configuration, 24-hour mode */
	rtc_set_hour_mode(rtc, 0);
  4019b6:	2100      	movs	r1, #0
  4019b8:	4628      	mov	r0, r5
  4019ba:	4b1c      	ldr	r3, [pc, #112]	; (401a2c <RTC_init+0x8c>)
  4019bc:	4798      	blx	r3

	/* Configura data e hora manualmente */
	rtc_set_date(rtc, t.year, t.month, t.day, t.week);
  4019be:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4019c0:	9300      	str	r3, [sp, #0]
  4019c2:	9b08      	ldr	r3, [sp, #32]
  4019c4:	9a07      	ldr	r2, [sp, #28]
  4019c6:	9906      	ldr	r1, [sp, #24]
  4019c8:	4628      	mov	r0, r5
  4019ca:	4e19      	ldr	r6, [pc, #100]	; (401a30 <RTC_init+0x90>)
  4019cc:	47b0      	blx	r6
	rtc_set_time(rtc, t.hour, t.minute, t.second);
  4019ce:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4019d0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  4019d2:	990a      	ldr	r1, [sp, #40]	; 0x28
  4019d4:	4628      	mov	r0, r5
  4019d6:	4e17      	ldr	r6, [pc, #92]	; (401a34 <RTC_init+0x94>)
  4019d8:	47b0      	blx	r6

	/* Configure RTC interrupts */
	NVIC_DisableIRQ(id_rtc);
  4019da:	b262      	sxtb	r2, r4
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  4019dc:	b2e4      	uxtb	r4, r4
  4019de:	f004 011f 	and.w	r1, r4, #31
  4019e2:	2301      	movs	r3, #1
  4019e4:	408b      	lsls	r3, r1
  4019e6:	0956      	lsrs	r6, r2, #5
  4019e8:	4813      	ldr	r0, [pc, #76]	; (401a38 <RTC_init+0x98>)
  4019ea:	eb00 0186 	add.w	r1, r0, r6, lsl #2
  4019ee:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  4019f2:	f8c1 3180 	str.w	r3, [r1, #384]	; 0x180
  if(IRQn < 0) {
  4019f6:	2a00      	cmp	r2, #0
  4019f8:	db0f      	blt.n	401a1a <RTC_init+0x7a>
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  4019fa:	490f      	ldr	r1, [pc, #60]	; (401a38 <RTC_init+0x98>)
  4019fc:	4411      	add	r1, r2
  4019fe:	2280      	movs	r2, #128	; 0x80
  401a00:	f881 2300 	strb.w	r2, [r1, #768]	; 0x300
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  401a04:	f840 3026 	str.w	r3, [r0, r6, lsl #2]
	NVIC_ClearPendingIRQ(id_rtc);
	NVIC_SetPriority(id_rtc, 4);
	NVIC_EnableIRQ(id_rtc);

	/* Ativa interrupcao via alarme */
	rtc_enable_interrupt(rtc,  irq_type);
  401a08:	990d      	ldr	r1, [sp, #52]	; 0x34
  401a0a:	4628      	mov	r0, r5
  401a0c:	4b0b      	ldr	r3, [pc, #44]	; (401a3c <RTC_init+0x9c>)
  401a0e:	4798      	blx	r3
}
  401a10:	b002      	add	sp, #8
  401a12:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  401a16:	b002      	add	sp, #8
  401a18:	4770      	bx	lr
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  401a1a:	f004 040f 	and.w	r4, r4, #15
  401a1e:	4a08      	ldr	r2, [pc, #32]	; (401a40 <RTC_init+0xa0>)
  401a20:	2180      	movs	r1, #128	; 0x80
  401a22:	5511      	strb	r1, [r2, r4]
  401a24:	e7ee      	b.n	401a04 <RTC_init+0x64>
  401a26:	bf00      	nop
  401a28:	00401011 	.word	0x00401011
  401a2c:	004001ad 	.word	0x004001ad
  401a30:	00400345 	.word	0x00400345
  401a34:	00400221 	.word	0x00400221
  401a38:	e000e100 	.word	0xe000e100
  401a3c:	004001c3 	.word	0x004001c3
  401a40:	e000ed14 	.word	0xe000ed14

00401a44 <main>:


int main (void)
{
  401a44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  401a48:	b08e      	sub	sp, #56	; 0x38
	board_init();
  401a4a:	4b5b      	ldr	r3, [pc, #364]	; (401bb8 <main+0x174>)
  401a4c:	4798      	blx	r3
	sysclk_init();
  401a4e:	4b5b      	ldr	r3, [pc, #364]	; (401bbc <main+0x178>)
  401a50:	4798      	blx	r3
	delay_init();
	init();
  401a52:	4b5b      	ldr	r3, [pc, #364]	; (401bc0 <main+0x17c>)
  401a54:	4798      	blx	r3
	// Init OLED
	gfx_mono_ssd1306_init();
  401a56:	4b5b      	ldr	r3, [pc, #364]	; (401bc4 <main+0x180>)
  401a58:	4798      	blx	r3

	/** Configura timer TC0, canal 1 */
	TC_init(TC0, ID_TC1, 1, 4);
  401a5a:	4d5b      	ldr	r5, [pc, #364]	; (401bc8 <main+0x184>)
  401a5c:	2304      	movs	r3, #4
  401a5e:	2201      	movs	r2, #1
  401a60:	2118      	movs	r1, #24
  401a62:	4628      	mov	r0, r5
  401a64:	4c59      	ldr	r4, [pc, #356]	; (401bcc <main+0x188>)
  401a66:	47a0      	blx	r4
	TC_init(TC0, ID_TC0, 0, 5);
  401a68:	2305      	movs	r3, #5
  401a6a:	2200      	movs	r2, #0
  401a6c:	2117      	movs	r1, #23
  401a6e:	4628      	mov	r0, r5
  401a70:	47a0      	blx	r4
	
	// Inicializa RTT com IRQ no alarme.
	f_rtt = true;
  401a72:	2101      	movs	r1, #1
  401a74:	4b56      	ldr	r3, [pc, #344]	; (401bd0 <main+0x18c>)
  401a76:	7019      	strb	r1, [r3, #0]
	
	pio_set(LED1_PIO, LED1_IDX_MASK);
  401a78:	4856      	ldr	r0, [pc, #344]	; (401bd4 <main+0x190>)
  401a7a:	4c57      	ldr	r4, [pc, #348]	; (401bd8 <main+0x194>)
  401a7c:	47a0      	blx	r4
	pio_set(LED2_PIO, LED2_IDX_MASK);
  401a7e:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  401a82:	4856      	ldr	r0, [pc, #344]	; (401bdc <main+0x198>)
  401a84:	47a0      	blx	r4
	pio_set(LED3_PIO, LED3_IDX_MASK);
  401a86:	2104      	movs	r1, #4
  401a88:	4855      	ldr	r0, [pc, #340]	; (401be0 <main+0x19c>)
  401a8a:	47a0      	blx	r4
	
	/** Configura RTC */
	calendar rtc_initial = {2021, 3, 17, 12, 15, 45 ,1};
  401a8c:	ac07      	add	r4, sp, #28
  401a8e:	4d55      	ldr	r5, [pc, #340]	; (401be4 <main+0x1a0>)
  401a90:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  401a92:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  401a94:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
  401a98:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	RTC_init(RTC, ID_RTC, rtc_initial, RTC_IER_ALREN);
  401a9c:	2602      	movs	r6, #2
  401a9e:	9605      	str	r6, [sp, #20]
  401aa0:	466c      	mov	r4, sp
  401aa2:	ad09      	add	r5, sp, #36	; 0x24
  401aa4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  401aa6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  401aa8:	682b      	ldr	r3, [r5, #0]
  401aaa:	6023      	str	r3, [r4, #0]
  401aac:	ab07      	add	r3, sp, #28
  401aae:	cb0c      	ldmia	r3, {r2, r3}
  401ab0:	4631      	mov	r1, r6
  401ab2:	484d      	ldr	r0, [pc, #308]	; (401be8 <main+0x1a4>)
  401ab4:	4c4d      	ldr	r4, [pc, #308]	; (401bec <main+0x1a8>)
  401ab6:	47a0      	blx	r4
  
	while (1) {
		if(but1_flag){
  401ab8:	4f4d      	ldr	r7, [pc, #308]	; (401bf0 <main+0x1ac>)
			rtc_get_time(RTC,&h,&m,&s);
  401aba:	f8df 812c 	ldr.w	r8, [pc, #300]	; 401be8 <main+0x1a4>
  rtt_sel_source(RTT, false);
  401abe:	4c4d      	ldr	r4, [pc, #308]	; (401bf4 <main+0x1b0>)
  401ac0:	e05f      	b.n	401b82 <main+0x13e>
			rtc_get_time(RTC,&h,&m,&s);
  401ac2:	4e4d      	ldr	r6, [pc, #308]	; (401bf8 <main+0x1b4>)
  401ac4:	4d4d      	ldr	r5, [pc, #308]	; (401bfc <main+0x1b8>)
  401ac6:	f8df 9170 	ldr.w	r9, [pc, #368]	; 401c38 <main+0x1f4>
  401aca:	4633      	mov	r3, r6
  401acc:	462a      	mov	r2, r5
  401ace:	4649      	mov	r1, r9
  401ad0:	4640      	mov	r0, r8
  401ad2:	f8df a168 	ldr.w	sl, [pc, #360]	; 401c3c <main+0x1f8>
  401ad6:	47d0      	blx	sl
			/* configura alarme do RTC */
			rtc_set_date_alarm(RTC, 1, rtc_initial.month, 1, rtc_initial.day);
  401ad8:	2311      	movs	r3, #17
  401ada:	9300      	str	r3, [sp, #0]
  401adc:	2301      	movs	r3, #1
  401ade:	2203      	movs	r2, #3
  401ae0:	4619      	mov	r1, r3
  401ae2:	4640      	mov	r0, r8
  401ae4:	f8df a158 	ldr.w	sl, [pc, #344]	; 401c40 <main+0x1fc>
  401ae8:	47d0      	blx	sl
			rtc_set_time_alarm(RTC, 1, h, 1, m, 1, s + 4);
  401aea:	f8d9 2000 	ldr.w	r2, [r9]
  401aee:	6833      	ldr	r3, [r6, #0]
  401af0:	3304      	adds	r3, #4
  401af2:	9302      	str	r3, [sp, #8]
  401af4:	2101      	movs	r1, #1
  401af6:	9101      	str	r1, [sp, #4]
  401af8:	682b      	ldr	r3, [r5, #0]
  401afa:	9300      	str	r3, [sp, #0]
  401afc:	460b      	mov	r3, r1
  401afe:	4640      	mov	r0, r8
  401b00:	4d3f      	ldr	r5, [pc, #252]	; (401c00 <main+0x1bc>)
  401b02:	47a8      	blx	r5
			but1_flag=0;
  401b04:	2300      	movs	r3, #0
  401b06:	703b      	strb	r3, [r7, #0]
  401b08:	e03e      	b.n	401b88 <main+0x144>
		}
		if(flag_rtc){
			pisca_led3(5, 200);
  401b0a:	21c8      	movs	r1, #200	; 0xc8
  401b0c:	2005      	movs	r0, #5
  401b0e:	4b3d      	ldr	r3, [pc, #244]	; (401c04 <main+0x1c0>)
  401b10:	4798      	blx	r3
			flag_rtc = 0;
  401b12:	2200      	movs	r2, #0
  401b14:	4b3c      	ldr	r3, [pc, #240]	; (401c08 <main+0x1c4>)
  401b16:	701a      	strb	r2, [r3, #0]
  401b18:	e03a      	b.n	401b90 <main+0x14c>
  rtt_sel_source(RTT, false);
  401b1a:	2100      	movs	r1, #0
  401b1c:	4620      	mov	r0, r4
  401b1e:	4b3b      	ldr	r3, [pc, #236]	; (401c0c <main+0x1c8>)
  401b20:	4798      	blx	r3
  rtt_init(RTT, pllPreScale);
  401b22:	2100      	movs	r1, #0
  401b24:	4620      	mov	r0, r4
  401b26:	4b3a      	ldr	r3, [pc, #232]	; (401c10 <main+0x1cc>)
  401b28:	4798      	blx	r3
  ul_previous_time = rtt_read_timer_value(RTT);
  401b2a:	4620      	mov	r0, r4
  401b2c:	4b39      	ldr	r3, [pc, #228]	; (401c14 <main+0x1d0>)
  401b2e:	4798      	blx	r3
  401b30:	4605      	mov	r5, r0
  while (ul_previous_time == rtt_read_timer_value(RTT));
  401b32:	4e38      	ldr	r6, [pc, #224]	; (401c14 <main+0x1d0>)
  401b34:	4620      	mov	r0, r4
  401b36:	47b0      	blx	r6
  401b38:	4285      	cmp	r5, r0
  401b3a:	d0fb      	beq.n	401b34 <main+0xf0>
  rtt_write_alarm_time(RTT, IrqNPulses+ul_previous_time);
  401b3c:	f105 0110 	add.w	r1, r5, #16
  401b40:	4620      	mov	r0, r4
  401b42:	4b35      	ldr	r3, [pc, #212]	; (401c18 <main+0x1d4>)
  401b44:	4798      	blx	r3
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  401b46:	4b35      	ldr	r3, [pc, #212]	; (401c1c <main+0x1d8>)
  401b48:	2208      	movs	r2, #8
  401b4a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  401b4e:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  401b52:	2180      	movs	r1, #128	; 0x80
  401b54:	f883 1303 	strb.w	r1, [r3, #771]	; 0x303
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  401b58:	601a      	str	r2, [r3, #0]
  rtt_enable_interrupt(RTT, RTT_MR_ALMIEN | RTT_MR_RTTINCIEN);
  401b5a:	f44f 3140 	mov.w	r1, #196608	; 0x30000
  401b5e:	4620      	mov	r0, r4
  401b60:	4b2f      	ldr	r3, [pc, #188]	; (401c20 <main+0x1dc>)
  401b62:	4798      	blx	r3
		  uint32_t irqRTTvalue = 16;
      
		  // reinicia RTT para gerar um novo IRQ
		  RTT_init(pllPreScale, irqRTTvalue);         
      
		  f_rtt = false;
  401b64:	2200      	movs	r2, #0
  401b66:	4b1a      	ldr	r3, [pc, #104]	; (401bd0 <main+0x18c>)
  401b68:	701a      	strb	r2, [r3, #0]
  401b6a:	e015      	b.n	401b98 <main+0x154>
		}
		
		if(flag_tc){
			pisca_led(1,10);
  401b6c:	210a      	movs	r1, #10
  401b6e:	2001      	movs	r0, #1
  401b70:	4b2c      	ldr	r3, [pc, #176]	; (401c24 <main+0x1e0>)
  401b72:	4798      	blx	r3
			flag_tc = 0;
  401b74:	2200      	movs	r2, #0
  401b76:	4b2c      	ldr	r3, [pc, #176]	; (401c28 <main+0x1e4>)
  401b78:	701a      	strb	r2, [r3, #0]
  401b7a:	e011      	b.n	401ba0 <main+0x15c>
			pisca_led_p(1, 10);
			flag_placa = 0;
		}	
		
		
		pmc_sleep(SAM_PM_SMODE_SLEEP_WFI);
  401b7c:	2002      	movs	r0, #2
  401b7e:	4b2b      	ldr	r3, [pc, #172]	; (401c2c <main+0x1e8>)
  401b80:	4798      	blx	r3
		if(but1_flag){
  401b82:	783b      	ldrb	r3, [r7, #0]
  401b84:	2b00      	cmp	r3, #0
  401b86:	d19c      	bne.n	401ac2 <main+0x7e>
		if(flag_rtc){
  401b88:	4b1f      	ldr	r3, [pc, #124]	; (401c08 <main+0x1c4>)
  401b8a:	781b      	ldrb	r3, [r3, #0]
  401b8c:	2b00      	cmp	r3, #0
  401b8e:	d1bc      	bne.n	401b0a <main+0xc6>
		if (f_rtt){
  401b90:	4b0f      	ldr	r3, [pc, #60]	; (401bd0 <main+0x18c>)
  401b92:	781b      	ldrb	r3, [r3, #0]
  401b94:	2b00      	cmp	r3, #0
  401b96:	d1c0      	bne.n	401b1a <main+0xd6>
		if(flag_tc){
  401b98:	4b23      	ldr	r3, [pc, #140]	; (401c28 <main+0x1e4>)
  401b9a:	781b      	ldrb	r3, [r3, #0]
  401b9c:	2b00      	cmp	r3, #0
  401b9e:	d1e5      	bne.n	401b6c <main+0x128>
		if (flag_placa){
  401ba0:	4b23      	ldr	r3, [pc, #140]	; (401c30 <main+0x1ec>)
  401ba2:	781b      	ldrb	r3, [r3, #0]
  401ba4:	2b00      	cmp	r3, #0
  401ba6:	d0e9      	beq.n	401b7c <main+0x138>
			pisca_led_p(1, 10);
  401ba8:	210a      	movs	r1, #10
  401baa:	2001      	movs	r0, #1
  401bac:	4b21      	ldr	r3, [pc, #132]	; (401c34 <main+0x1f0>)
  401bae:	4798      	blx	r3
			flag_placa = 0;
  401bb0:	2200      	movs	r2, #0
  401bb2:	4b1f      	ldr	r3, [pc, #124]	; (401c30 <main+0x1ec>)
  401bb4:	701a      	strb	r2, [r3, #0]
  401bb6:	e7e1      	b.n	401b7c <main+0x138>
  401bb8:	00400ab9 	.word	0x00400ab9
  401bbc:	00400a49 	.word	0x00400a49
  401bc0:	00401845 	.word	0x00401845
  401bc4:	00400799 	.word	0x00400799
  401bc8:	4000c000 	.word	0x4000c000
  401bcc:	004018ed 	.word	0x004018ed
  401bd0:	204006dc 	.word	0x204006dc
  401bd4:	400e0e00 	.word	0x400e0e00
  401bd8:	00400bf9 	.word	0x00400bf9
  401bdc:	400e1200 	.word	0x400e1200
  401be0:	400e1000 	.word	0x400e1000
  401be4:	004020c4 	.word	0x004020c4
  401be8:	400e1860 	.word	0x400e1860
  401bec:	004019a1 	.word	0x004019a1
  401bf0:	204006e0 	.word	0x204006e0
  401bf4:	400e1830 	.word	0x400e1830
  401bf8:	204006e4 	.word	0x204006e4
  401bfc:	204006ec 	.word	0x204006ec
  401c00:	004002b1 	.word	0x004002b1
  401c04:	004017bd 	.word	0x004017bd
  401c08:	204006de 	.word	0x204006de
  401c0c:	00400479 	.word	0x00400479
  401c10:	00400465 	.word	0x00400465
  401c14:	004004cd 	.word	0x004004cd
  401c18:	004004e5 	.word	0x004004e5
  401c1c:	e000e100 	.word	0xe000e100
  401c20:	004004a5 	.word	0x004004a5
  401c24:	004016a5 	.word	0x004016a5
  401c28:	204006df 	.word	0x204006df
  401c2c:	004010b5 	.word	0x004010b5
  401c30:	204006dd 	.word	0x204006dd
  401c34:	0040172d 	.word	0x0040172d
  401c38:	204006e8 	.word	0x204006e8
  401c3c:	004001c7 	.word	0x004001c7
  401c40:	004003fd 	.word	0x004003fd

00401c44 <__aeabi_uldivmod>:
  401c44:	b953      	cbnz	r3, 401c5c <__aeabi_uldivmod+0x18>
  401c46:	b94a      	cbnz	r2, 401c5c <__aeabi_uldivmod+0x18>
  401c48:	2900      	cmp	r1, #0
  401c4a:	bf08      	it	eq
  401c4c:	2800      	cmpeq	r0, #0
  401c4e:	bf1c      	itt	ne
  401c50:	f04f 31ff 	movne.w	r1, #4294967295
  401c54:	f04f 30ff 	movne.w	r0, #4294967295
  401c58:	f000 b97a 	b.w	401f50 <__aeabi_idiv0>
  401c5c:	f1ad 0c08 	sub.w	ip, sp, #8
  401c60:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  401c64:	f000 f806 	bl	401c74 <__udivmoddi4>
  401c68:	f8dd e004 	ldr.w	lr, [sp, #4]
  401c6c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  401c70:	b004      	add	sp, #16
  401c72:	4770      	bx	lr

00401c74 <__udivmoddi4>:
  401c74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  401c78:	468c      	mov	ip, r1
  401c7a:	460d      	mov	r5, r1
  401c7c:	4604      	mov	r4, r0
  401c7e:	9e08      	ldr	r6, [sp, #32]
  401c80:	2b00      	cmp	r3, #0
  401c82:	d151      	bne.n	401d28 <__udivmoddi4+0xb4>
  401c84:	428a      	cmp	r2, r1
  401c86:	4617      	mov	r7, r2
  401c88:	d96d      	bls.n	401d66 <__udivmoddi4+0xf2>
  401c8a:	fab2 fe82 	clz	lr, r2
  401c8e:	f1be 0f00 	cmp.w	lr, #0
  401c92:	d00b      	beq.n	401cac <__udivmoddi4+0x38>
  401c94:	f1ce 0c20 	rsb	ip, lr, #32
  401c98:	fa01 f50e 	lsl.w	r5, r1, lr
  401c9c:	fa20 fc0c 	lsr.w	ip, r0, ip
  401ca0:	fa02 f70e 	lsl.w	r7, r2, lr
  401ca4:	ea4c 0c05 	orr.w	ip, ip, r5
  401ca8:	fa00 f40e 	lsl.w	r4, r0, lr
  401cac:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  401cb0:	0c25      	lsrs	r5, r4, #16
  401cb2:	fbbc f8fa 	udiv	r8, ip, sl
  401cb6:	fa1f f987 	uxth.w	r9, r7
  401cba:	fb0a cc18 	mls	ip, sl, r8, ip
  401cbe:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  401cc2:	fb08 f309 	mul.w	r3, r8, r9
  401cc6:	42ab      	cmp	r3, r5
  401cc8:	d90a      	bls.n	401ce0 <__udivmoddi4+0x6c>
  401cca:	19ed      	adds	r5, r5, r7
  401ccc:	f108 32ff 	add.w	r2, r8, #4294967295
  401cd0:	f080 8123 	bcs.w	401f1a <__udivmoddi4+0x2a6>
  401cd4:	42ab      	cmp	r3, r5
  401cd6:	f240 8120 	bls.w	401f1a <__udivmoddi4+0x2a6>
  401cda:	f1a8 0802 	sub.w	r8, r8, #2
  401cde:	443d      	add	r5, r7
  401ce0:	1aed      	subs	r5, r5, r3
  401ce2:	b2a4      	uxth	r4, r4
  401ce4:	fbb5 f0fa 	udiv	r0, r5, sl
  401ce8:	fb0a 5510 	mls	r5, sl, r0, r5
  401cec:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  401cf0:	fb00 f909 	mul.w	r9, r0, r9
  401cf4:	45a1      	cmp	r9, r4
  401cf6:	d909      	bls.n	401d0c <__udivmoddi4+0x98>
  401cf8:	19e4      	adds	r4, r4, r7
  401cfa:	f100 33ff 	add.w	r3, r0, #4294967295
  401cfe:	f080 810a 	bcs.w	401f16 <__udivmoddi4+0x2a2>
  401d02:	45a1      	cmp	r9, r4
  401d04:	f240 8107 	bls.w	401f16 <__udivmoddi4+0x2a2>
  401d08:	3802      	subs	r0, #2
  401d0a:	443c      	add	r4, r7
  401d0c:	eba4 0409 	sub.w	r4, r4, r9
  401d10:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  401d14:	2100      	movs	r1, #0
  401d16:	2e00      	cmp	r6, #0
  401d18:	d061      	beq.n	401dde <__udivmoddi4+0x16a>
  401d1a:	fa24 f40e 	lsr.w	r4, r4, lr
  401d1e:	2300      	movs	r3, #0
  401d20:	6034      	str	r4, [r6, #0]
  401d22:	6073      	str	r3, [r6, #4]
  401d24:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401d28:	428b      	cmp	r3, r1
  401d2a:	d907      	bls.n	401d3c <__udivmoddi4+0xc8>
  401d2c:	2e00      	cmp	r6, #0
  401d2e:	d054      	beq.n	401dda <__udivmoddi4+0x166>
  401d30:	2100      	movs	r1, #0
  401d32:	e886 0021 	stmia.w	r6, {r0, r5}
  401d36:	4608      	mov	r0, r1
  401d38:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401d3c:	fab3 f183 	clz	r1, r3
  401d40:	2900      	cmp	r1, #0
  401d42:	f040 808e 	bne.w	401e62 <__udivmoddi4+0x1ee>
  401d46:	42ab      	cmp	r3, r5
  401d48:	d302      	bcc.n	401d50 <__udivmoddi4+0xdc>
  401d4a:	4282      	cmp	r2, r0
  401d4c:	f200 80fa 	bhi.w	401f44 <__udivmoddi4+0x2d0>
  401d50:	1a84      	subs	r4, r0, r2
  401d52:	eb65 0503 	sbc.w	r5, r5, r3
  401d56:	2001      	movs	r0, #1
  401d58:	46ac      	mov	ip, r5
  401d5a:	2e00      	cmp	r6, #0
  401d5c:	d03f      	beq.n	401dde <__udivmoddi4+0x16a>
  401d5e:	e886 1010 	stmia.w	r6, {r4, ip}
  401d62:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401d66:	b912      	cbnz	r2, 401d6e <__udivmoddi4+0xfa>
  401d68:	2701      	movs	r7, #1
  401d6a:	fbb7 f7f2 	udiv	r7, r7, r2
  401d6e:	fab7 fe87 	clz	lr, r7
  401d72:	f1be 0f00 	cmp.w	lr, #0
  401d76:	d134      	bne.n	401de2 <__udivmoddi4+0x16e>
  401d78:	1beb      	subs	r3, r5, r7
  401d7a:	0c3a      	lsrs	r2, r7, #16
  401d7c:	fa1f fc87 	uxth.w	ip, r7
  401d80:	2101      	movs	r1, #1
  401d82:	fbb3 f8f2 	udiv	r8, r3, r2
  401d86:	0c25      	lsrs	r5, r4, #16
  401d88:	fb02 3318 	mls	r3, r2, r8, r3
  401d8c:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  401d90:	fb0c f308 	mul.w	r3, ip, r8
  401d94:	42ab      	cmp	r3, r5
  401d96:	d907      	bls.n	401da8 <__udivmoddi4+0x134>
  401d98:	19ed      	adds	r5, r5, r7
  401d9a:	f108 30ff 	add.w	r0, r8, #4294967295
  401d9e:	d202      	bcs.n	401da6 <__udivmoddi4+0x132>
  401da0:	42ab      	cmp	r3, r5
  401da2:	f200 80d1 	bhi.w	401f48 <__udivmoddi4+0x2d4>
  401da6:	4680      	mov	r8, r0
  401da8:	1aed      	subs	r5, r5, r3
  401daa:	b2a3      	uxth	r3, r4
  401dac:	fbb5 f0f2 	udiv	r0, r5, r2
  401db0:	fb02 5510 	mls	r5, r2, r0, r5
  401db4:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  401db8:	fb0c fc00 	mul.w	ip, ip, r0
  401dbc:	45a4      	cmp	ip, r4
  401dbe:	d907      	bls.n	401dd0 <__udivmoddi4+0x15c>
  401dc0:	19e4      	adds	r4, r4, r7
  401dc2:	f100 33ff 	add.w	r3, r0, #4294967295
  401dc6:	d202      	bcs.n	401dce <__udivmoddi4+0x15a>
  401dc8:	45a4      	cmp	ip, r4
  401dca:	f200 80b8 	bhi.w	401f3e <__udivmoddi4+0x2ca>
  401dce:	4618      	mov	r0, r3
  401dd0:	eba4 040c 	sub.w	r4, r4, ip
  401dd4:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  401dd8:	e79d      	b.n	401d16 <__udivmoddi4+0xa2>
  401dda:	4631      	mov	r1, r6
  401ddc:	4630      	mov	r0, r6
  401dde:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401de2:	f1ce 0420 	rsb	r4, lr, #32
  401de6:	fa05 f30e 	lsl.w	r3, r5, lr
  401dea:	fa07 f70e 	lsl.w	r7, r7, lr
  401dee:	fa20 f804 	lsr.w	r8, r0, r4
  401df2:	0c3a      	lsrs	r2, r7, #16
  401df4:	fa25 f404 	lsr.w	r4, r5, r4
  401df8:	ea48 0803 	orr.w	r8, r8, r3
  401dfc:	fbb4 f1f2 	udiv	r1, r4, r2
  401e00:	ea4f 4518 	mov.w	r5, r8, lsr #16
  401e04:	fb02 4411 	mls	r4, r2, r1, r4
  401e08:	fa1f fc87 	uxth.w	ip, r7
  401e0c:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  401e10:	fb01 f30c 	mul.w	r3, r1, ip
  401e14:	42ab      	cmp	r3, r5
  401e16:	fa00 f40e 	lsl.w	r4, r0, lr
  401e1a:	d909      	bls.n	401e30 <__udivmoddi4+0x1bc>
  401e1c:	19ed      	adds	r5, r5, r7
  401e1e:	f101 30ff 	add.w	r0, r1, #4294967295
  401e22:	f080 808a 	bcs.w	401f3a <__udivmoddi4+0x2c6>
  401e26:	42ab      	cmp	r3, r5
  401e28:	f240 8087 	bls.w	401f3a <__udivmoddi4+0x2c6>
  401e2c:	3902      	subs	r1, #2
  401e2e:	443d      	add	r5, r7
  401e30:	1aeb      	subs	r3, r5, r3
  401e32:	fa1f f588 	uxth.w	r5, r8
  401e36:	fbb3 f0f2 	udiv	r0, r3, r2
  401e3a:	fb02 3310 	mls	r3, r2, r0, r3
  401e3e:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  401e42:	fb00 f30c 	mul.w	r3, r0, ip
  401e46:	42ab      	cmp	r3, r5
  401e48:	d907      	bls.n	401e5a <__udivmoddi4+0x1e6>
  401e4a:	19ed      	adds	r5, r5, r7
  401e4c:	f100 38ff 	add.w	r8, r0, #4294967295
  401e50:	d26f      	bcs.n	401f32 <__udivmoddi4+0x2be>
  401e52:	42ab      	cmp	r3, r5
  401e54:	d96d      	bls.n	401f32 <__udivmoddi4+0x2be>
  401e56:	3802      	subs	r0, #2
  401e58:	443d      	add	r5, r7
  401e5a:	1aeb      	subs	r3, r5, r3
  401e5c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  401e60:	e78f      	b.n	401d82 <__udivmoddi4+0x10e>
  401e62:	f1c1 0720 	rsb	r7, r1, #32
  401e66:	fa22 f807 	lsr.w	r8, r2, r7
  401e6a:	408b      	lsls	r3, r1
  401e6c:	fa05 f401 	lsl.w	r4, r5, r1
  401e70:	ea48 0303 	orr.w	r3, r8, r3
  401e74:	fa20 fe07 	lsr.w	lr, r0, r7
  401e78:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  401e7c:	40fd      	lsrs	r5, r7
  401e7e:	ea4e 0e04 	orr.w	lr, lr, r4
  401e82:	fbb5 f9fc 	udiv	r9, r5, ip
  401e86:	ea4f 441e 	mov.w	r4, lr, lsr #16
  401e8a:	fb0c 5519 	mls	r5, ip, r9, r5
  401e8e:	fa1f f883 	uxth.w	r8, r3
  401e92:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  401e96:	fb09 f408 	mul.w	r4, r9, r8
  401e9a:	42ac      	cmp	r4, r5
  401e9c:	fa02 f201 	lsl.w	r2, r2, r1
  401ea0:	fa00 fa01 	lsl.w	sl, r0, r1
  401ea4:	d908      	bls.n	401eb8 <__udivmoddi4+0x244>
  401ea6:	18ed      	adds	r5, r5, r3
  401ea8:	f109 30ff 	add.w	r0, r9, #4294967295
  401eac:	d243      	bcs.n	401f36 <__udivmoddi4+0x2c2>
  401eae:	42ac      	cmp	r4, r5
  401eb0:	d941      	bls.n	401f36 <__udivmoddi4+0x2c2>
  401eb2:	f1a9 0902 	sub.w	r9, r9, #2
  401eb6:	441d      	add	r5, r3
  401eb8:	1b2d      	subs	r5, r5, r4
  401eba:	fa1f fe8e 	uxth.w	lr, lr
  401ebe:	fbb5 f0fc 	udiv	r0, r5, ip
  401ec2:	fb0c 5510 	mls	r5, ip, r0, r5
  401ec6:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  401eca:	fb00 f808 	mul.w	r8, r0, r8
  401ece:	45a0      	cmp	r8, r4
  401ed0:	d907      	bls.n	401ee2 <__udivmoddi4+0x26e>
  401ed2:	18e4      	adds	r4, r4, r3
  401ed4:	f100 35ff 	add.w	r5, r0, #4294967295
  401ed8:	d229      	bcs.n	401f2e <__udivmoddi4+0x2ba>
  401eda:	45a0      	cmp	r8, r4
  401edc:	d927      	bls.n	401f2e <__udivmoddi4+0x2ba>
  401ede:	3802      	subs	r0, #2
  401ee0:	441c      	add	r4, r3
  401ee2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  401ee6:	eba4 0408 	sub.w	r4, r4, r8
  401eea:	fba0 8902 	umull	r8, r9, r0, r2
  401eee:	454c      	cmp	r4, r9
  401ef0:	46c6      	mov	lr, r8
  401ef2:	464d      	mov	r5, r9
  401ef4:	d315      	bcc.n	401f22 <__udivmoddi4+0x2ae>
  401ef6:	d012      	beq.n	401f1e <__udivmoddi4+0x2aa>
  401ef8:	b156      	cbz	r6, 401f10 <__udivmoddi4+0x29c>
  401efa:	ebba 030e 	subs.w	r3, sl, lr
  401efe:	eb64 0405 	sbc.w	r4, r4, r5
  401f02:	fa04 f707 	lsl.w	r7, r4, r7
  401f06:	40cb      	lsrs	r3, r1
  401f08:	431f      	orrs	r7, r3
  401f0a:	40cc      	lsrs	r4, r1
  401f0c:	6037      	str	r7, [r6, #0]
  401f0e:	6074      	str	r4, [r6, #4]
  401f10:	2100      	movs	r1, #0
  401f12:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401f16:	4618      	mov	r0, r3
  401f18:	e6f8      	b.n	401d0c <__udivmoddi4+0x98>
  401f1a:	4690      	mov	r8, r2
  401f1c:	e6e0      	b.n	401ce0 <__udivmoddi4+0x6c>
  401f1e:	45c2      	cmp	sl, r8
  401f20:	d2ea      	bcs.n	401ef8 <__udivmoddi4+0x284>
  401f22:	ebb8 0e02 	subs.w	lr, r8, r2
  401f26:	eb69 0503 	sbc.w	r5, r9, r3
  401f2a:	3801      	subs	r0, #1
  401f2c:	e7e4      	b.n	401ef8 <__udivmoddi4+0x284>
  401f2e:	4628      	mov	r0, r5
  401f30:	e7d7      	b.n	401ee2 <__udivmoddi4+0x26e>
  401f32:	4640      	mov	r0, r8
  401f34:	e791      	b.n	401e5a <__udivmoddi4+0x1e6>
  401f36:	4681      	mov	r9, r0
  401f38:	e7be      	b.n	401eb8 <__udivmoddi4+0x244>
  401f3a:	4601      	mov	r1, r0
  401f3c:	e778      	b.n	401e30 <__udivmoddi4+0x1bc>
  401f3e:	3802      	subs	r0, #2
  401f40:	443c      	add	r4, r7
  401f42:	e745      	b.n	401dd0 <__udivmoddi4+0x15c>
  401f44:	4608      	mov	r0, r1
  401f46:	e708      	b.n	401d5a <__udivmoddi4+0xe6>
  401f48:	f1a8 0802 	sub.w	r8, r8, #2
  401f4c:	443d      	add	r5, r7
  401f4e:	e72b      	b.n	401da8 <__udivmoddi4+0x134>

00401f50 <__aeabi_idiv0>:
  401f50:	4770      	bx	lr
  401f52:	bf00      	nop

00401f54 <__libc_init_array>:
  401f54:	b570      	push	{r4, r5, r6, lr}
  401f56:	4e0f      	ldr	r6, [pc, #60]	; (401f94 <__libc_init_array+0x40>)
  401f58:	4d0f      	ldr	r5, [pc, #60]	; (401f98 <__libc_init_array+0x44>)
  401f5a:	1b76      	subs	r6, r6, r5
  401f5c:	10b6      	asrs	r6, r6, #2
  401f5e:	bf18      	it	ne
  401f60:	2400      	movne	r4, #0
  401f62:	d005      	beq.n	401f70 <__libc_init_array+0x1c>
  401f64:	3401      	adds	r4, #1
  401f66:	f855 3b04 	ldr.w	r3, [r5], #4
  401f6a:	4798      	blx	r3
  401f6c:	42a6      	cmp	r6, r4
  401f6e:	d1f9      	bne.n	401f64 <__libc_init_array+0x10>
  401f70:	4e0a      	ldr	r6, [pc, #40]	; (401f9c <__libc_init_array+0x48>)
  401f72:	4d0b      	ldr	r5, [pc, #44]	; (401fa0 <__libc_init_array+0x4c>)
  401f74:	1b76      	subs	r6, r6, r5
  401f76:	f000 f8b5 	bl	4020e4 <_init>
  401f7a:	10b6      	asrs	r6, r6, #2
  401f7c:	bf18      	it	ne
  401f7e:	2400      	movne	r4, #0
  401f80:	d006      	beq.n	401f90 <__libc_init_array+0x3c>
  401f82:	3401      	adds	r4, #1
  401f84:	f855 3b04 	ldr.w	r3, [r5], #4
  401f88:	4798      	blx	r3
  401f8a:	42a6      	cmp	r6, r4
  401f8c:	d1f9      	bne.n	401f82 <__libc_init_array+0x2e>
  401f8e:	bd70      	pop	{r4, r5, r6, pc}
  401f90:	bd70      	pop	{r4, r5, r6, pc}
  401f92:	bf00      	nop
  401f94:	004020f0 	.word	0x004020f0
  401f98:	004020f0 	.word	0x004020f0
  401f9c:	004020f8 	.word	0x004020f8
  401fa0:	004020f0 	.word	0x004020f0

00401fa4 <register_fini>:
  401fa4:	4b02      	ldr	r3, [pc, #8]	; (401fb0 <register_fini+0xc>)
  401fa6:	b113      	cbz	r3, 401fae <register_fini+0xa>
  401fa8:	4802      	ldr	r0, [pc, #8]	; (401fb4 <register_fini+0x10>)
  401faa:	f000 b805 	b.w	401fb8 <atexit>
  401fae:	4770      	bx	lr
  401fb0:	00000000 	.word	0x00000000
  401fb4:	00401fc5 	.word	0x00401fc5

00401fb8 <atexit>:
  401fb8:	2300      	movs	r3, #0
  401fba:	4601      	mov	r1, r0
  401fbc:	461a      	mov	r2, r3
  401fbe:	4618      	mov	r0, r3
  401fc0:	f000 b81e 	b.w	402000 <__register_exitproc>

00401fc4 <__libc_fini_array>:
  401fc4:	b538      	push	{r3, r4, r5, lr}
  401fc6:	4c0a      	ldr	r4, [pc, #40]	; (401ff0 <__libc_fini_array+0x2c>)
  401fc8:	4d0a      	ldr	r5, [pc, #40]	; (401ff4 <__libc_fini_array+0x30>)
  401fca:	1b64      	subs	r4, r4, r5
  401fcc:	10a4      	asrs	r4, r4, #2
  401fce:	d00a      	beq.n	401fe6 <__libc_fini_array+0x22>
  401fd0:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  401fd4:	3b01      	subs	r3, #1
  401fd6:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  401fda:	3c01      	subs	r4, #1
  401fdc:	f855 3904 	ldr.w	r3, [r5], #-4
  401fe0:	4798      	blx	r3
  401fe2:	2c00      	cmp	r4, #0
  401fe4:	d1f9      	bne.n	401fda <__libc_fini_array+0x16>
  401fe6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  401fea:	f000 b885 	b.w	4020f8 <_fini>
  401fee:	bf00      	nop
  401ff0:	00402108 	.word	0x00402108
  401ff4:	00402104 	.word	0x00402104

00401ff8 <__retarget_lock_acquire_recursive>:
  401ff8:	4770      	bx	lr
  401ffa:	bf00      	nop

00401ffc <__retarget_lock_release_recursive>:
  401ffc:	4770      	bx	lr
  401ffe:	bf00      	nop

00402000 <__register_exitproc>:
  402000:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  402004:	4d2c      	ldr	r5, [pc, #176]	; (4020b8 <__register_exitproc+0xb8>)
  402006:	4606      	mov	r6, r0
  402008:	6828      	ldr	r0, [r5, #0]
  40200a:	4698      	mov	r8, r3
  40200c:	460f      	mov	r7, r1
  40200e:	4691      	mov	r9, r2
  402010:	f7ff fff2 	bl	401ff8 <__retarget_lock_acquire_recursive>
  402014:	4b29      	ldr	r3, [pc, #164]	; (4020bc <__register_exitproc+0xbc>)
  402016:	681c      	ldr	r4, [r3, #0]
  402018:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  40201c:	2b00      	cmp	r3, #0
  40201e:	d03e      	beq.n	40209e <__register_exitproc+0x9e>
  402020:	685a      	ldr	r2, [r3, #4]
  402022:	2a1f      	cmp	r2, #31
  402024:	dc1c      	bgt.n	402060 <__register_exitproc+0x60>
  402026:	f102 0e01 	add.w	lr, r2, #1
  40202a:	b176      	cbz	r6, 40204a <__register_exitproc+0x4a>
  40202c:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  402030:	2401      	movs	r4, #1
  402032:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  402036:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  40203a:	4094      	lsls	r4, r2
  40203c:	4320      	orrs	r0, r4
  40203e:	2e02      	cmp	r6, #2
  402040:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  402044:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  402048:	d023      	beq.n	402092 <__register_exitproc+0x92>
  40204a:	3202      	adds	r2, #2
  40204c:	f8c3 e004 	str.w	lr, [r3, #4]
  402050:	6828      	ldr	r0, [r5, #0]
  402052:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  402056:	f7ff ffd1 	bl	401ffc <__retarget_lock_release_recursive>
  40205a:	2000      	movs	r0, #0
  40205c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  402060:	4b17      	ldr	r3, [pc, #92]	; (4020c0 <__register_exitproc+0xc0>)
  402062:	b30b      	cbz	r3, 4020a8 <__register_exitproc+0xa8>
  402064:	f44f 70c8 	mov.w	r0, #400	; 0x190
  402068:	f3af 8000 	nop.w
  40206c:	4603      	mov	r3, r0
  40206e:	b1d8      	cbz	r0, 4020a8 <__register_exitproc+0xa8>
  402070:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  402074:	6002      	str	r2, [r0, #0]
  402076:	2100      	movs	r1, #0
  402078:	6041      	str	r1, [r0, #4]
  40207a:	460a      	mov	r2, r1
  40207c:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  402080:	f04f 0e01 	mov.w	lr, #1
  402084:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  402088:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  40208c:	2e00      	cmp	r6, #0
  40208e:	d0dc      	beq.n	40204a <__register_exitproc+0x4a>
  402090:	e7cc      	b.n	40202c <__register_exitproc+0x2c>
  402092:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  402096:	430c      	orrs	r4, r1
  402098:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  40209c:	e7d5      	b.n	40204a <__register_exitproc+0x4a>
  40209e:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  4020a2:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  4020a6:	e7bb      	b.n	402020 <__register_exitproc+0x20>
  4020a8:	6828      	ldr	r0, [r5, #0]
  4020aa:	f7ff ffa7 	bl	401ffc <__retarget_lock_release_recursive>
  4020ae:	f04f 30ff 	mov.w	r0, #4294967295
  4020b2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4020b6:	bf00      	nop
  4020b8:	20400438 	.word	0x20400438
  4020bc:	004020e0 	.word	0x004020e0
  4020c0:	00000000 	.word	0x00000000
  4020c4:	000007e5 	.word	0x000007e5
  4020c8:	00000003 	.word	0x00000003
  4020cc:	00000011 	.word	0x00000011
  4020d0:	0000000c 	.word	0x0000000c
  4020d4:	0000000f 	.word	0x0000000f
  4020d8:	0000002d 	.word	0x0000002d
  4020dc:	00000001 	.word	0x00000001

004020e0 <_global_impure_ptr>:
  4020e0:	20400010                                ..@ 

004020e4 <_init>:
  4020e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4020e6:	bf00      	nop
  4020e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4020ea:	bc08      	pop	{r3}
  4020ec:	469e      	mov	lr, r3
  4020ee:	4770      	bx	lr

004020f0 <__init_array_start>:
  4020f0:	00401fa5 	.word	0x00401fa5

004020f4 <__frame_dummy_init_array_entry>:
  4020f4:	00400165                                e.@.

004020f8 <_fini>:
  4020f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4020fa:	bf00      	nop
  4020fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4020fe:	bc08      	pop	{r3}
  402100:	469e      	mov	lr, r3
  402102:	4770      	bx	lr

00402104 <__fini_array_start>:
  402104:	00400141 	.word	0x00400141

Disassembly of section .relocate:

20400000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20400000:	f3bf 8f5f 	dmb	sy
20400004:	3801      	subs	r0, #1
20400006:	d1fb      	bne.n	20400000 <portable_delay_cycles>
20400008:	4770      	bx	lr

2040000a <g_interrupt_enabled>:
2040000a:	0001                                        ..

2040000c <SystemCoreClock>:
2040000c:	0900 003d                                   ..=.

20400010 <impure_data>:
20400010:	0000 0000 02fc 2040 0364 2040 03cc 2040     ......@ d.@ ..@ 
	...
204000b8:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
204000c8:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20400438 <__atexit_recursive_mutex>:
20400438:	06f0 2040                                   ..@ 
