<html><body><samp><pre>
<!@TC:1518554825>
<a name=compilerReport38></a>Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016</a>
@N: : <!@TM:1518554825> | Running in 64-bit mode 
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

<a name=compilerReport39></a>Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016</a>
@N: : <!@TM:1518554825> | Running in 64-bit mode 
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"F:\lscc\iCEcube2.2017.01\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"F:\lscc\iCEcube2.2017.01\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"F:\lscc\iCEcube2.2017.01\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"F:\lscc\iCEcube2.2017.01\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"F:\lscc\iCEcube2.2017.01\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\workspace\sha256-core\src\sha\sha256_coefs.v" (library work)
@I::"C:\workspace\sha256-core\src\sha\sha256_core.v" (library work)
<font color=#A52A2A>@W:<a href="@W:CG289:@XP_HELP">CG289</a> : <a href="C:\workspace\sha256-core\src\sha\sha256_core.v:25:24:25:30:@W:CG289:@XP_MSG">sha256_core.v(25)</a><!@TM:1518554825> | Specified digits overflow the number's size</font>
@I::"C:\workspace\sha256-core\src\sha\sha256_math.v" (library work)
@I::"C:\workspace\sha256-core\src\spi\spi_slave.v" (library work)
@I::"C:\workspace\sha256-core\src\top\sha256_spi.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module sha256_spi
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\workspace\sha256-core\src\sha\sha256_math.v:3:7:3:11:@N:CG364:@XP_MSG">sha256_math.v(3)</a><!@TM:1518554825> | Synthesizing module sum0 in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\workspace\sha256-core\src\sha\sha256_math.v:13:7:13:11:@N:CG364:@XP_MSG">sha256_math.v(13)</a><!@TM:1518554825> | Synthesizing module sum1 in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\workspace\sha256-core\src\sha\sha256_math.v:43:7:43:12:@N:CG364:@XP_MSG">sha256_math.v(43)</a><!@TM:1518554825> | Synthesizing module sigm0 in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\workspace\sha256-core\src\sha\sha256_math.v:54:7:54:12:@N:CG364:@XP_MSG">sha256_math.v(54)</a><!@TM:1518554825> | Synthesizing module sigm1 in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\workspace\sha256-core\src\sha\sha256_math.v:23:7:23:9:@N:CG364:@XP_MSG">sha256_math.v(23)</a><!@TM:1518554825> | Synthesizing module ch in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\workspace\sha256-core\src\sha\sha256_math.v:33:7:33:10:@N:CG364:@XP_MSG">sha256_math.v(33)</a><!@TM:1518554825> | Synthesizing module maj in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="F:\lscc\iCEcube2.2017.01\synpbase\lib\generic\sb_ice40.v:993:7:993:19:@N:CG364:@XP_MSG">sb_ice40.v(993)</a><!@TM:1518554825> | Synthesizing module SB_RAM256x16 in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\workspace\sha256-core\src\sha\sha256_coefs.v:1:7:1:19:@N:CG364:@XP_MSG">sha256_coefs.v(1)</a><!@TM:1518554825> | Synthesizing module sha256_coefs in library work.

<font color=#A52A2A>@W:<a href="@W:CS263:@XP_HELP">CS263</a> : <a href="C:\workspace\sha256-core\src\sha\sha256_coefs.v:13:10:13:27:@W:CS263:@XP_MSG">sha256_coefs.v(13)</a><!@TM:1518554825> | Port-width mismatch for port RADDR. The port definition is 8 bits, but the actual port connection bit width is 9. Adjust either the definition or the instantiation of this port.</font>
<font color=#A52A2A>@W:<a href="@W:CS263:@XP_HELP">CS263</a> : <a href="C:\workspace\sha256-core\src\sha\sha256_coefs.v:44:10:44:27:@W:CS263:@XP_MSG">sha256_coefs.v(44)</a><!@TM:1518554825> | Port-width mismatch for port RADDR. The port definition is 8 bits, but the actual port connection bit width is 9. Adjust either the definition or the instantiation of this port.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\workspace\sha256-core\src\sha\sha256_core.v:5:7:5:18:@N:CG364:@XP_MSG">sha256_core.v(5)</a><!@TM:1518554825> | Synthesizing module sha256_core in library work.

<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\workspace\sha256-core\src\sha\sha256_core.v:78:22:78:30:@W:CG360:@XP_MSG">sha256_core.v(78)</a><!@TM:1518554825> | Removing wire o_data_w, as there is no assignment to it.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\workspace\sha256-core\src\spi\spi_slave.v:5:7:5:16:@N:CG364:@XP_MSG">spi_slave.v(5)</a><!@TM:1518554825> | Synthesizing module spi_slave in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\workspace\sha256-core\src\top\sha256_spi.v:5:7:5:17:@N:CG364:@XP_MSG">sha256_spi.v(5)</a><!@TM:1518554825> | Synthesizing module sha256_spi in library work.

<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\workspace\sha256-core\src\top\sha256_spi.v:20:5:20:12:@W:CG360:@XP_MSG">sha256_spi.v(20)</a><!@TM:1518554825> | Removing wire we_edge, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\workspace\sha256-core\src\top\sha256_spi.v:26:0:26:6:@W:CL169:@XP_MSG">sha256_spi.v(26)</a><!@TM:1518554825> | Pruning unused register ss_sync[2:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\workspace\sha256-core\src\top\sha256_spi.v:26:0:26:6:@W:CL169:@XP_MSG">sha256_spi.v(26)</a><!@TM:1518554825> | Pruning unused register mosi_sync[2:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL265:@XP_HELP">CL265</a> : <a href="C:\workspace\sha256-core\src\top\sha256_spi.v:26:0:26:6:@W:CL265:@XP_MSG">sha256_spi.v(26)</a><!@TM:1518554825> | Removing unused bit 2 of sck_sync[2:0]. Either assign all bits or reduce the width of the signal.</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\workspace\sha256-core\src\sha\sha256_core.v:105:4:105:10:@N:CL201:@XP_MSG">sha256_core.v(105)</a><!@TM:1518554825> | Trying to extract state machine for register r_status.
Extracted state machine for register r_status
State machine has 5 reachable states with original encodings of:
   00000000
   00000001
   00000010
   00000100
   00001010
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\workspace\sha256-core\src\sha\sha256_core.v:105:4:105:10:@N:CL201:@XP_MSG">sha256_core.v(105)</a><!@TM:1518554825> | Trying to extract state machine for register r_state.
Extracted state machine for register r_state
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Feb 13 22:47:05 2018

###########################################################]
<a name=compilerReport40></a>Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016</a>
@N: : <!@TM:1518554825> | Running in 64-bit mode 

Linker output is up to date. No re-linking necessary


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Feb 13 22:47:05 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Feb 13 22:47:05 2018

###########################################################]

</pre></samp></body></html>
