

================================================================
== Vivado HLS Report for 'conv_layer1'
================================================================
* Date:           Wed Apr 25 19:19:08 2018

* Version:        2017.4.1 (Build 2117188 on Tue Jan 30 15:53:01 MST 2018)
* Project:        nnet
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.97|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  505089|  505089|  505089|  505089|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                         |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1                 |  505088|  505088|     63136|          -|          -|     8|    no    |
        | + Loop 1.1              |   63133|   63133|      2177|          -|          -|    29|    no    |
        |  ++ Loop 1.1.1          |    2175|    2175|        75|          -|          -|    29|    no    |
        |   +++ Loop 1.1.1.1      |      72|      72|        18|          -|          -|     4|    no    |
        |    ++++ Loop 1.1.1.1.1  |      16|      16|         4|          -|          -|     4|    no    |
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond4)
3 --> 
	4  / true
4 --> 
	5  / (!exitcond5)
	2  / (exitcond5)
5 --> 
	6  / (!exitcond6)
	4  / (exitcond6)
6 --> 
	11  / (exitcond7)
	7  / (!exitcond7)
7 --> 
	8  / (!exitcond8)
	6  / (exitcond8)
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	7  / true
11 --> 
	5  / true

* FSM state operations: 

 <State 1> : 1.77ns
ST_1 : Operation 12 [1/1] (1.76ns)   --->   "br label %.loopexit" [nnet/solution1/nnet.cpp:20]

 <State 2> : 3.25ns
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%filter = phi i4 [ 0, %0 ], [ %filter_2, %.loopexit.loopexit ]"
ST_2 : Operation 14 [1/1] (1.30ns)   --->   "%exitcond4 = icmp eq i4 %filter, -8" [nnet/solution1/nnet.cpp:20]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"
ST_2 : Operation 16 [1/1] (1.73ns)   --->   "%filter_2 = add i4 %filter, 1" [nnet/solution1/nnet.cpp:20]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "br i1 %exitcond4, label %2, label %.preheader57.preheader" [nnet/solution1/nnet.cpp:20]
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%tmp = zext i4 %filter to i64" [nnet/solution1/nnet.cpp:32]
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%conv_layer1_bias_V_a = getelementptr [8 x i21]* @conv_layer1_bias_V, i64 0, i64 %tmp" [nnet/solution1/nnet.cpp:33]
ST_2 : Operation 20 [2/2] (3.25ns)   --->   "%p_Val2_10 = load i21* %conv_layer1_bias_V_a, align 4" [nnet/solution1/nnet.cpp:33]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 19> <Depth = 128> <ROM>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "ret void" [nnet/solution1/nnet.cpp:36]

 <State 3> : 3.25ns
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_cast1 = zext i4 %filter to i9" [nnet/solution1/nnet.cpp:33]
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_cast = zext i4 %filter to i14" [nnet/solution1/nnet.cpp:33]
ST_3 : Operation 24 [1/2] (3.25ns)   --->   "%p_Val2_10 = load i21* %conv_layer1_bias_V_a, align 4" [nnet/solution1/nnet.cpp:33]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 19> <Depth = 128> <ROM>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%p_Val2_13_cast = sext i21 %p_Val2_10 to i24" [nnet/solution1/nnet.cpp:33]
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_4 = sext i21 %p_Val2_10 to i23" [nnet/solution1/nnet.cpp:33]
ST_3 : Operation 27 [1/1] (1.76ns)   --->   "br label %.preheader57" [nnet/solution1/nnet.cpp:23]

 <State 4> : 1.96ns
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%i = phi i5 [ 0, %.preheader57.preheader ], [ %i_6, %.preheader57.loopexit ]"
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%phi_mul = phi i10 [ 0, %.preheader57.preheader ], [ %next_mul, %.preheader57.loopexit ]"
ST_4 : Operation 30 [1/1] (1.95ns)   --->   "%next_mul = add i10 %phi_mul, 29"   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 31 [1/1] (1.36ns)   --->   "%exitcond5 = icmp eq i5 %i, -3" [nnet/solution1/nnet.cpp:23]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%empty_35 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 29, i64 29, i64 29)"
ST_4 : Operation 33 [1/1] (1.78ns)   --->   "%i_6 = add i5 %i, 1" [nnet/solution1/nnet.cpp:23]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "br i1 %exitcond5, label %.loopexit.loopexit, label %.preheader56.preheader" [nnet/solution1/nnet.cpp:23]
ST_4 : Operation 35 [1/1] (1.76ns)   --->   "br label %.preheader56" [nnet/solution1/nnet.cpp:24]
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "br label %.loopexit"

 <State 5> : 1.78ns
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%j = phi i5 [ %j_6, %1 ], [ 0, %.preheader56.preheader ]"
ST_5 : Operation 38 [1/1] (1.36ns)   --->   "%exitcond6 = icmp eq i5 %j, -3" [nnet/solution1/nnet.cpp:24]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%empty_36 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 29, i64 29, i64 29)"
ST_5 : Operation 40 [1/1] (1.78ns)   --->   "%j_6 = add i5 %j, 1" [nnet/solution1/nnet.cpp:24]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "br i1 %exitcond6, label %.preheader57.loopexit, label %.preheader12.preheader" [nnet/solution1/nnet.cpp:24]
ST_5 : Operation 42 [1/1] (1.76ns)   --->   "br label %.preheader12" [nnet/solution1/nnet.cpp:28]
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "br label %.preheader57"

 <State 6> : 6.14ns
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i24 [ %sum_1, %.preheader12.loopexit ], [ 0, %.preheader12.preheader ]" [nnet/solution1/nnet.cpp:32]
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%row_offset = phi i3 [ %row_offset_2, %.preheader12.loopexit ], [ 0, %.preheader12.preheader ]"
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "%row_offset_cast4 = zext i3 %row_offset to i5" [nnet/solution1/nnet.cpp:28]
ST_6 : Operation 47 [1/1] (1.13ns)   --->   "%exitcond7 = icmp eq i3 %row_offset, -4" [nnet/solution1/nnet.cpp:28]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%empty_37 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"
ST_6 : Operation 49 [1/1] (1.65ns)   --->   "%row_offset_2 = add i3 %row_offset, 1" [nnet/solution1/nnet.cpp:28]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "br i1 %exitcond7, label %1, label %.preheader55.preheader" [nnet/solution1/nnet.cpp:28]
ST_6 : Operation 51 [1/1] (1.78ns)   --->   "%tmp_34 = add i5 %i, %row_offset_cast4" [nnet/solution1/nnet.cpp:32]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_60 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %row_offset, i2 0)" [nnet/solution1/nnet.cpp:28]
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_94_cast = zext i5 %tmp_60 to i6" [nnet/solution1/nnet.cpp:30]
ST_6 : Operation 54 [1/1] (1.76ns)   --->   "br label %.preheader55" [nnet/solution1/nnet.cpp:30]
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_33_cast = zext i5 %j to i10" [nnet/solution1/nnet.cpp:33]
ST_6 : Operation 56 [1/1] (1.95ns)   --->   "%tmp_s = add i10 %tmp_33_cast, %phi_mul" [nnet/solution1/nnet.cpp:33]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_43 = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_s, i3 0)" [nnet/solution1/nnet.cpp:33]
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_91_cast = zext i13 %tmp_43 to i14" [nnet/solution1/nnet.cpp:33]
ST_6 : Operation 59 [1/1] (2.01ns)   --->   "%tmp_59 = add i14 %tmp_cast, %tmp_91_cast" [nnet/solution1/nnet.cpp:33]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_44 = trunc i24 %p_Val2_s to i23" [nnet/solution1/nnet.cpp:32]
ST_6 : Operation 61 [1/1] (2.31ns)   --->   "%p_Val2_s_39 = add i24 %p_Val2_s, %p_Val2_13_cast" [nnet/solution1/nnet.cpp:33]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 62 [1/1] (2.28ns)   --->   "%p_Val2_cast = add i23 %tmp_4, %tmp_44" [/home/sergiu/git/lic/hls/workspace/nnet/headers/activations.h:13->nnet/solution1/nnet.cpp:33]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 63 [1/1] (2.45ns)   --->   "%tmp_i = icmp sgt i24 %p_Val2_s_39, 0" [/home/sergiu/git/lic/hls/workspace/nnet/headers/activations.h:13->nnet/solution1/nnet.cpp:33]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 64 [1/1] (1.37ns)   --->   "%a_V_i = select i1 %tmp_i, i23 %p_Val2_cast, i23 0" [/home/sergiu/git/lic/hls/workspace/nnet/headers/activations.h:13->nnet/solution1/nnet.cpp:33]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

 <State 7> : 6.97ns
ST_7 : Operation 65 [1/1] (0.00ns)   --->   "%sum_1 = phi i24 [ %p_Val2_s, %.preheader55.preheader ], [ %sum_V, %.preheader.preheader ]"
ST_7 : Operation 66 [1/1] (0.00ns)   --->   "%col_offset = phi i3 [ 0, %.preheader55.preheader ], [ %col_offset_2, %.preheader.preheader ]"
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "%col_offset_cast2 = zext i3 %col_offset to i5" [nnet/solution1/nnet.cpp:30]
ST_7 : Operation 68 [1/1] (1.13ns)   --->   "%exitcond8 = icmp eq i3 %col_offset, -4" [nnet/solution1/nnet.cpp:30]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%empty_38 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"
ST_7 : Operation 70 [1/1] (1.65ns)   --->   "%col_offset_2 = add i3 %col_offset, 1" [nnet/solution1/nnet.cpp:30]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "br i1 %exitcond8, label %.preheader12.loopexit, label %.preheader.preheader" [nnet/solution1/nnet.cpp:30]
ST_7 : Operation 72 [1/1] (1.78ns)   --->   "%tmp_35 = add i5 %col_offset_cast2, %j" [nnet/solution1/nnet.cpp:32]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_61 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_34, i5 %tmp_35)" [nnet/solution1/nnet.cpp:32]
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_62 = zext i10 %tmp_61 to i64" [nnet/solution1/nnet.cpp:32]
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%image_V_0_addr = getelementptr [1024 x i20]* @image_V_0, i64 0, i64 %tmp_62" [nnet/solution1/nnet.cpp:32]
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_36_cast = zext i3 %col_offset to i6" [nnet/solution1/nnet.cpp:32]
ST_7 : Operation 77 [1/1] (1.78ns)   --->   "%tmp_63 = add i6 %tmp_36_cast, %tmp_94_cast" [nnet/solution1/nnet.cpp:32]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_99_cast = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %tmp_63, i3 0)" [nnet/solution1/nnet.cpp:32]
ST_7 : Operation 79 [1/1] (1.93ns)   --->   "%tmp_64 = add i9 %tmp_cast1, %tmp_99_cast" [nnet/solution1/nnet.cpp:32]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_100_cast = zext i9 %tmp_64 to i64" [nnet/solution1/nnet.cpp:32]
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%conv_layer1_weights_s = getelementptr [128 x i19]* @conv_layer1_weights_s, i64 0, i64 %tmp_100_cast" [nnet/solution1/nnet.cpp:32]
ST_7 : Operation 82 [2/2] (3.25ns)   --->   "%image_V_0_load = load i20* %image_V_0_addr, align 4" [nnet/solution1/nnet.cpp:32]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 19> <Depth = 128> <ROM>
ST_7 : Operation 83 [2/2] (3.25ns)   --->   "%conv_layer1_weights_2 = load i19* %conv_layer1_weights_s, align 4" [nnet/solution1/nnet.cpp:32]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 19> <Depth = 128> <ROM>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "br label %.preheader12"

 <State 8> : 3.25ns
ST_8 : Operation 85 [1/2] (3.25ns)   --->   "%image_V_0_load = load i20* %image_V_0_addr, align 4" [nnet/solution1/nnet.cpp:32]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 19> <Depth = 128> <ROM>
ST_8 : Operation 86 [1/2] (3.25ns)   --->   "%conv_layer1_weights_2 = load i19* %conv_layer1_weights_s, align 4" [nnet/solution1/nnet.cpp:32]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 19> <Depth = 128> <ROM>

 <State 9> : 6.38ns
ST_9 : Operation 87 [1/1] (0.00ns)   --->   "%OP1_V_cast = zext i20 %image_V_0_load to i39" [nnet/solution1/nnet.cpp:32]
ST_9 : Operation 88 [1/1] (0.00ns)   --->   "%OP2_V_cast = sext i19 %conv_layer1_weights_2 to i39" [nnet/solution1/nnet.cpp:32]
ST_9 : Operation 89 [1/1] (6.38ns)   --->   "%p_Val2_1 = mul i39 %OP2_V_cast, %OP1_V_cast" [nnet/solution1/nnet.cpp:32]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

 <State 10> : 2.99ns
ST_10 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_37 = call i44 @_ssdm_op_BitConcatenate.i44.i24.i20(i24 %sum_1, i20 0)" [nnet/solution1/nnet.cpp:32]
ST_10 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_51_cast = sext i39 %p_Val2_1 to i44" [nnet/solution1/nnet.cpp:32]
ST_10 : Operation 92 [1/1] (2.98ns)   --->   "%p_Val2_2 = add i44 %tmp_37, %tmp_51_cast" [nnet/solution1/nnet.cpp:32]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 93 [1/1] (0.00ns)   --->   "%sum_V = call i24 @_ssdm_op_PartSelect.i24.i44.i32.i32(i44 %p_Val2_2, i32 20, i32 43)" [nnet/solution1/nnet.cpp:32]
ST_10 : Operation 94 [1/1] (0.00ns)   --->   "br label %.preheader55" [nnet/solution1/nnet.cpp:30]

 <State 11> : 3.25ns
ST_11 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_92_cast = zext i14 %tmp_59 to i64" [nnet/solution1/nnet.cpp:33]
ST_11 : Operation 96 [1/1] (0.00ns)   --->   "%output_V_addr = getelementptr [6728 x i24]* %output_V, i64 0, i64 %tmp_92_cast" [nnet/solution1/nnet.cpp:33]
ST_11 : Operation 97 [1/1] (0.00ns)   --->   "%a_V_i_cast = zext i23 %a_V_i to i24" [/home/sergiu/git/lic/hls/workspace/nnet/headers/activations.h:13->nnet/solution1/nnet.cpp:33]
ST_11 : Operation 98 [1/1] (3.25ns)   --->   "store i24 %a_V_i_cast, i24* %output_V_addr, align 4" [nnet/solution1/nnet.cpp:33]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 6728> <RAM>
ST_11 : Operation 99 [1/1] (0.00ns)   --->   "br label %.preheader56" [nnet/solution1/nnet.cpp:24]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ output_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv_layer1_bias_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ image_V_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer1_weights_s]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_12           (br               ) [ 011111111111]
filter                (phi              ) [ 001100000000]
exitcond4             (icmp             ) [ 001111111111]
empty                 (speclooptripcount) [ 000000000000]
filter_2              (add              ) [ 011111111111]
StgValue_17           (br               ) [ 000000000000]
tmp                   (zext             ) [ 000000000000]
conv_layer1_bias_V_a  (getelementptr    ) [ 000100000000]
StgValue_21           (ret              ) [ 000000000000]
tmp_cast1             (zext             ) [ 000011111111]
tmp_cast              (zext             ) [ 000011111111]
p_Val2_10             (load             ) [ 000000000000]
p_Val2_13_cast        (sext             ) [ 000011111111]
tmp_4                 (sext             ) [ 000011111111]
StgValue_27           (br               ) [ 001111111111]
i                     (phi              ) [ 000010111110]
phi_mul               (phi              ) [ 000010111110]
next_mul              (add              ) [ 001111111111]
exitcond5             (icmp             ) [ 001111111111]
empty_35              (speclooptripcount) [ 000000000000]
i_6                   (add              ) [ 001111111111]
StgValue_34           (br               ) [ 000000000000]
StgValue_35           (br               ) [ 001111111111]
StgValue_36           (br               ) [ 011111111111]
j                     (phi              ) [ 000001111110]
exitcond6             (icmp             ) [ 001111111111]
empty_36              (speclooptripcount) [ 000000000000]
j_6                   (add              ) [ 001111111111]
StgValue_41           (br               ) [ 000000000000]
StgValue_42           (br               ) [ 001111111111]
StgValue_43           (br               ) [ 001111111111]
p_Val2_s              (phi              ) [ 000000111110]
row_offset            (phi              ) [ 000000100000]
row_offset_cast4      (zext             ) [ 000000000000]
exitcond7             (icmp             ) [ 001111111111]
empty_37              (speclooptripcount) [ 000000000000]
row_offset_2          (add              ) [ 001111111111]
StgValue_50           (br               ) [ 000000000000]
tmp_34                (add              ) [ 000000011110]
tmp_60                (bitconcatenate   ) [ 000000000000]
tmp_94_cast           (zext             ) [ 000000011110]
StgValue_54           (br               ) [ 001111111111]
tmp_33_cast           (zext             ) [ 000000000000]
tmp_s                 (add              ) [ 000000000000]
tmp_43                (bitconcatenate   ) [ 000000000000]
tmp_91_cast           (zext             ) [ 000000000000]
tmp_59                (add              ) [ 000000000001]
tmp_44                (trunc            ) [ 000000000000]
p_Val2_s_39           (add              ) [ 000000000000]
p_Val2_cast           (add              ) [ 000000000000]
tmp_i                 (icmp             ) [ 000000000000]
a_V_i                 (select           ) [ 000000000001]
sum_1                 (phi              ) [ 001111111111]
col_offset            (phi              ) [ 000000010000]
col_offset_cast2      (zext             ) [ 000000000000]
exitcond8             (icmp             ) [ 001111111111]
empty_38              (speclooptripcount) [ 000000000000]
col_offset_2          (add              ) [ 001111111111]
StgValue_71           (br               ) [ 000000000000]
tmp_35                (add              ) [ 000000000000]
tmp_61                (bitconcatenate   ) [ 000000000000]
tmp_62                (zext             ) [ 000000000000]
image_V_0_addr        (getelementptr    ) [ 000000001000]
tmp_36_cast           (zext             ) [ 000000000000]
tmp_63                (add              ) [ 000000000000]
tmp_99_cast           (bitconcatenate   ) [ 000000000000]
tmp_64                (add              ) [ 000000000000]
tmp_100_cast          (zext             ) [ 000000000000]
conv_layer1_weights_s (getelementptr    ) [ 000000001000]
StgValue_84           (br               ) [ 001111111111]
image_V_0_load        (load             ) [ 000000000100]
conv_layer1_weights_2 (load             ) [ 000000000100]
OP1_V_cast            (zext             ) [ 000000000000]
OP2_V_cast            (sext             ) [ 000000000000]
p_Val2_1              (mul              ) [ 000000000010]
tmp_37                (bitconcatenate   ) [ 000000000000]
tmp_51_cast           (sext             ) [ 000000000000]
p_Val2_2              (add              ) [ 000000000000]
sum_V                 (partselect       ) [ 001111111111]
StgValue_94           (br               ) [ 001111111111]
tmp_92_cast           (zext             ) [ 000000000000]
output_V_addr         (getelementptr    ) [ 000000000000]
a_V_i_cast            (zext             ) [ 000000000000]
StgValue_98           (store            ) [ 000000000000]
StgValue_99           (br               ) [ 001111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="output_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="conv_layer1_bias_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer1_bias_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="image_V_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_V_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv_layer1_weights_s">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer1_weights_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i10.i3"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i6.i3"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i44.i24.i20"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i44.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="conv_layer1_bias_V_a_gep_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="21" slack="0"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="0" index="2" bw="4" slack="0"/>
<pin id="68" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_layer1_bias_V_a/2 "/>
</bind>
</comp>

<comp id="71" class="1004" name="grp_access_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="3" slack="0"/>
<pin id="73" dir="0" index="1" bw="21" slack="2147483647"/>
<pin id="74" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_10/2 "/>
</bind>
</comp>

<comp id="76" class="1004" name="image_V_0_addr_gep_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="20" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="0" index="2" bw="10" slack="0"/>
<pin id="80" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_V_0_addr/7 "/>
</bind>
</comp>

<comp id="83" class="1004" name="conv_layer1_weights_s_gep_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="19" slack="0"/>
<pin id="85" dir="0" index="1" bw="1" slack="0"/>
<pin id="86" dir="0" index="2" bw="9" slack="0"/>
<pin id="87" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_layer1_weights_s/7 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_access_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="10" slack="0"/>
<pin id="92" dir="0" index="1" bw="20" slack="2147483647"/>
<pin id="93" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="image_V_0_load/7 "/>
</bind>
</comp>

<comp id="95" class="1004" name="grp_access_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="7" slack="0"/>
<pin id="97" dir="0" index="1" bw="19" slack="2147483647"/>
<pin id="98" dir="1" index="2" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_layer1_weights_2/7 "/>
</bind>
</comp>

<comp id="100" class="1004" name="output_V_addr_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="24" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="14" slack="0"/>
<pin id="104" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_V_addr/11 "/>
</bind>
</comp>

<comp id="107" class="1004" name="StgValue_98_access_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="13" slack="0"/>
<pin id="109" dir="0" index="1" bw="24" slack="0"/>
<pin id="110" dir="1" index="2" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_98/11 "/>
</bind>
</comp>

<comp id="112" class="1005" name="filter_reg_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="4" slack="1"/>
<pin id="114" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="filter (phireg) "/>
</bind>
</comp>

<comp id="116" class="1004" name="filter_phi_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="1"/>
<pin id="118" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="119" dir="0" index="2" bw="4" slack="0"/>
<pin id="120" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="121" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="filter/2 "/>
</bind>
</comp>

<comp id="124" class="1005" name="i_reg_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="5" slack="1"/>
<pin id="126" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="128" class="1004" name="i_phi_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="1"/>
<pin id="130" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="131" dir="0" index="2" bw="5" slack="0"/>
<pin id="132" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="133" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/4 "/>
</bind>
</comp>

<comp id="136" class="1005" name="phi_mul_reg_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="10" slack="1"/>
<pin id="138" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="140" class="1004" name="phi_mul_phi_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="1"/>
<pin id="142" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="143" dir="0" index="2" bw="10" slack="0"/>
<pin id="144" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="145" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/4 "/>
</bind>
</comp>

<comp id="148" class="1005" name="j_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="5" slack="1"/>
<pin id="150" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="152" class="1004" name="j_phi_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="5" slack="0"/>
<pin id="154" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="155" dir="0" index="2" bw="1" slack="1"/>
<pin id="156" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="157" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/5 "/>
</bind>
</comp>

<comp id="160" class="1005" name="p_Val2_s_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="24" slack="1"/>
<pin id="162" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s (phireg) "/>
</bind>
</comp>

<comp id="164" class="1004" name="p_Val2_s_phi_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="24" slack="1"/>
<pin id="166" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="167" dir="0" index="2" bw="1" slack="1"/>
<pin id="168" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="169" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_s/6 "/>
</bind>
</comp>

<comp id="172" class="1005" name="row_offset_reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="3" slack="1"/>
<pin id="174" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="row_offset (phireg) "/>
</bind>
</comp>

<comp id="176" class="1004" name="row_offset_phi_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="3" slack="0"/>
<pin id="178" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="179" dir="0" index="2" bw="1" slack="1"/>
<pin id="180" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="181" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="row_offset/6 "/>
</bind>
</comp>

<comp id="183" class="1005" name="sum_1_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="24" slack="1"/>
<pin id="185" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sum_1 (phireg) "/>
</bind>
</comp>

<comp id="187" class="1004" name="sum_1_phi_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="24" slack="1"/>
<pin id="189" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="190" dir="0" index="2" bw="24" slack="1"/>
<pin id="191" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="192" dir="1" index="4" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_1/7 "/>
</bind>
</comp>

<comp id="195" class="1005" name="col_offset_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="3" slack="1"/>
<pin id="197" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="col_offset (phireg) "/>
</bind>
</comp>

<comp id="199" class="1004" name="col_offset_phi_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="1"/>
<pin id="201" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="202" dir="0" index="2" bw="3" slack="0"/>
<pin id="203" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="204" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="col_offset/7 "/>
</bind>
</comp>

<comp id="206" class="1004" name="exitcond4_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="4" slack="0"/>
<pin id="208" dir="0" index="1" bw="4" slack="0"/>
<pin id="209" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="filter_2_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="4" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="filter_2/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="tmp_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="4" slack="0"/>
<pin id="220" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="tmp_cast1_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="4" slack="1"/>
<pin id="225" dir="1" index="1" bw="9" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast1/3 "/>
</bind>
</comp>

<comp id="227" class="1004" name="tmp_cast_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="4" slack="1"/>
<pin id="229" dir="1" index="1" bw="14" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/3 "/>
</bind>
</comp>

<comp id="231" class="1004" name="p_Val2_13_cast_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="21" slack="0"/>
<pin id="233" dir="1" index="1" bw="24" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_Val2_13_cast/3 "/>
</bind>
</comp>

<comp id="235" class="1004" name="tmp_4_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="21" slack="0"/>
<pin id="237" dir="1" index="1" bw="23" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="239" class="1004" name="next_mul_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="10" slack="0"/>
<pin id="241" dir="0" index="1" bw="6" slack="0"/>
<pin id="242" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/4 "/>
</bind>
</comp>

<comp id="245" class="1004" name="exitcond5_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="5" slack="0"/>
<pin id="247" dir="0" index="1" bw="3" slack="0"/>
<pin id="248" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond5/4 "/>
</bind>
</comp>

<comp id="251" class="1004" name="i_6_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="5" slack="0"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_6/4 "/>
</bind>
</comp>

<comp id="257" class="1004" name="exitcond6_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="5" slack="0"/>
<pin id="259" dir="0" index="1" bw="3" slack="0"/>
<pin id="260" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond6/5 "/>
</bind>
</comp>

<comp id="263" class="1004" name="j_6_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="5" slack="0"/>
<pin id="265" dir="0" index="1" bw="1" slack="0"/>
<pin id="266" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_6/5 "/>
</bind>
</comp>

<comp id="269" class="1004" name="row_offset_cast4_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="3" slack="0"/>
<pin id="271" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="row_offset_cast4/6 "/>
</bind>
</comp>

<comp id="273" class="1004" name="exitcond7_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="3" slack="0"/>
<pin id="275" dir="0" index="1" bw="3" slack="0"/>
<pin id="276" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond7/6 "/>
</bind>
</comp>

<comp id="279" class="1004" name="row_offset_2_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="3" slack="0"/>
<pin id="281" dir="0" index="1" bw="1" slack="0"/>
<pin id="282" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="row_offset_2/6 "/>
</bind>
</comp>

<comp id="285" class="1004" name="tmp_34_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="5" slack="2"/>
<pin id="287" dir="0" index="1" bw="3" slack="0"/>
<pin id="288" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_34/6 "/>
</bind>
</comp>

<comp id="291" class="1004" name="tmp_60_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="5" slack="0"/>
<pin id="293" dir="0" index="1" bw="3" slack="0"/>
<pin id="294" dir="0" index="2" bw="1" slack="0"/>
<pin id="295" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_60/6 "/>
</bind>
</comp>

<comp id="299" class="1004" name="tmp_94_cast_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="5" slack="0"/>
<pin id="301" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_94_cast/6 "/>
</bind>
</comp>

<comp id="303" class="1004" name="tmp_33_cast_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="5" slack="1"/>
<pin id="305" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_33_cast/6 "/>
</bind>
</comp>

<comp id="307" class="1004" name="tmp_s_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="5" slack="0"/>
<pin id="309" dir="0" index="1" bw="10" slack="2"/>
<pin id="310" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_s/6 "/>
</bind>
</comp>

<comp id="313" class="1004" name="tmp_43_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="13" slack="0"/>
<pin id="315" dir="0" index="1" bw="10" slack="0"/>
<pin id="316" dir="0" index="2" bw="1" slack="0"/>
<pin id="317" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_43/6 "/>
</bind>
</comp>

<comp id="321" class="1004" name="tmp_91_cast_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="13" slack="0"/>
<pin id="323" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_91_cast/6 "/>
</bind>
</comp>

<comp id="325" class="1004" name="tmp_59_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="4" slack="3"/>
<pin id="327" dir="0" index="1" bw="13" slack="0"/>
<pin id="328" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_59/6 "/>
</bind>
</comp>

<comp id="330" class="1004" name="tmp_44_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="24" slack="0"/>
<pin id="332" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_44/6 "/>
</bind>
</comp>

<comp id="334" class="1004" name="p_Val2_s_39_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="24" slack="0"/>
<pin id="336" dir="0" index="1" bw="21" slack="3"/>
<pin id="337" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_s_39/6 "/>
</bind>
</comp>

<comp id="339" class="1004" name="p_Val2_cast_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="21" slack="3"/>
<pin id="341" dir="0" index="1" bw="23" slack="0"/>
<pin id="342" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_cast/6 "/>
</bind>
</comp>

<comp id="344" class="1004" name="tmp_i_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="24" slack="0"/>
<pin id="346" dir="0" index="1" bw="1" slack="0"/>
<pin id="347" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i/6 "/>
</bind>
</comp>

<comp id="350" class="1004" name="a_V_i_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1" slack="0"/>
<pin id="352" dir="0" index="1" bw="23" slack="0"/>
<pin id="353" dir="0" index="2" bw="1" slack="0"/>
<pin id="354" dir="1" index="3" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="a_V_i/6 "/>
</bind>
</comp>

<comp id="358" class="1004" name="col_offset_cast2_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="3" slack="0"/>
<pin id="360" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="col_offset_cast2/7 "/>
</bind>
</comp>

<comp id="362" class="1004" name="exitcond8_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="3" slack="0"/>
<pin id="364" dir="0" index="1" bw="3" slack="0"/>
<pin id="365" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond8/7 "/>
</bind>
</comp>

<comp id="368" class="1004" name="col_offset_2_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="3" slack="0"/>
<pin id="370" dir="0" index="1" bw="1" slack="0"/>
<pin id="371" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col_offset_2/7 "/>
</bind>
</comp>

<comp id="374" class="1004" name="tmp_35_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="3" slack="0"/>
<pin id="376" dir="0" index="1" bw="5" slack="2"/>
<pin id="377" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_35/7 "/>
</bind>
</comp>

<comp id="380" class="1004" name="tmp_61_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="10" slack="0"/>
<pin id="382" dir="0" index="1" bw="5" slack="1"/>
<pin id="383" dir="0" index="2" bw="5" slack="0"/>
<pin id="384" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_61/7 "/>
</bind>
</comp>

<comp id="387" class="1004" name="tmp_62_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="10" slack="0"/>
<pin id="389" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_62/7 "/>
</bind>
</comp>

<comp id="392" class="1004" name="tmp_36_cast_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="3" slack="0"/>
<pin id="394" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_36_cast/7 "/>
</bind>
</comp>

<comp id="396" class="1004" name="tmp_63_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="3" slack="0"/>
<pin id="398" dir="0" index="1" bw="5" slack="1"/>
<pin id="399" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_63/7 "/>
</bind>
</comp>

<comp id="401" class="1004" name="tmp_99_cast_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="9" slack="0"/>
<pin id="403" dir="0" index="1" bw="6" slack="0"/>
<pin id="404" dir="0" index="2" bw="1" slack="0"/>
<pin id="405" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_99_cast/7 "/>
</bind>
</comp>

<comp id="409" class="1004" name="tmp_64_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="4" slack="4"/>
<pin id="411" dir="0" index="1" bw="9" slack="0"/>
<pin id="412" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_64/7 "/>
</bind>
</comp>

<comp id="414" class="1004" name="tmp_100_cast_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="9" slack="0"/>
<pin id="416" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_100_cast/7 "/>
</bind>
</comp>

<comp id="419" class="1004" name="OP1_V_cast_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="20" slack="1"/>
<pin id="421" dir="1" index="1" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V_cast/9 "/>
</bind>
</comp>

<comp id="422" class="1004" name="OP2_V_cast_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="19" slack="1"/>
<pin id="424" dir="1" index="1" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_cast/9 "/>
</bind>
</comp>

<comp id="425" class="1004" name="tmp_37_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="44" slack="0"/>
<pin id="427" dir="0" index="1" bw="24" slack="3"/>
<pin id="428" dir="0" index="2" bw="1" slack="0"/>
<pin id="429" dir="1" index="3" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_37/10 "/>
</bind>
</comp>

<comp id="433" class="1004" name="tmp_51_cast_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="39" slack="1"/>
<pin id="435" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_51_cast/10 "/>
</bind>
</comp>

<comp id="436" class="1004" name="p_Val2_2_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="44" slack="0"/>
<pin id="438" dir="0" index="1" bw="39" slack="0"/>
<pin id="439" dir="1" index="2" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_2/10 "/>
</bind>
</comp>

<comp id="442" class="1004" name="sum_V_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="24" slack="0"/>
<pin id="444" dir="0" index="1" bw="44" slack="0"/>
<pin id="445" dir="0" index="2" bw="6" slack="0"/>
<pin id="446" dir="0" index="3" bw="7" slack="0"/>
<pin id="447" dir="1" index="4" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="sum_V/10 "/>
</bind>
</comp>

<comp id="452" class="1004" name="tmp_92_cast_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="14" slack="1"/>
<pin id="454" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_92_cast/11 "/>
</bind>
</comp>

<comp id="456" class="1004" name="a_V_i_cast_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="23" slack="1"/>
<pin id="458" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="a_V_i_cast/11 "/>
</bind>
</comp>

<comp id="460" class="1007" name="p_Val2_1_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="19" slack="0"/>
<pin id="462" dir="0" index="1" bw="20" slack="0"/>
<pin id="463" dir="1" index="2" bw="39" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_1/9 "/>
</bind>
</comp>

<comp id="469" class="1005" name="filter_2_reg_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="4" slack="0"/>
<pin id="471" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="filter_2 "/>
</bind>
</comp>

<comp id="474" class="1005" name="conv_layer1_bias_V_a_reg_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="3" slack="1"/>
<pin id="476" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="conv_layer1_bias_V_a "/>
</bind>
</comp>

<comp id="479" class="1005" name="tmp_cast1_reg_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="9" slack="4"/>
<pin id="481" dir="1" index="1" bw="9" slack="4"/>
</pin_list>
<bind>
<opset="tmp_cast1 "/>
</bind>
</comp>

<comp id="484" class="1005" name="tmp_cast_reg_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="14" slack="3"/>
<pin id="486" dir="1" index="1" bw="14" slack="3"/>
</pin_list>
<bind>
<opset="tmp_cast "/>
</bind>
</comp>

<comp id="489" class="1005" name="p_Val2_13_cast_reg_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="24" slack="3"/>
<pin id="491" dir="1" index="1" bw="24" slack="3"/>
</pin_list>
<bind>
<opset="p_Val2_13_cast "/>
</bind>
</comp>

<comp id="494" class="1005" name="tmp_4_reg_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="23" slack="3"/>
<pin id="496" dir="1" index="1" bw="23" slack="3"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="499" class="1005" name="next_mul_reg_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="10" slack="0"/>
<pin id="501" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="507" class="1005" name="i_6_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="5" slack="0"/>
<pin id="509" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_6 "/>
</bind>
</comp>

<comp id="515" class="1005" name="j_6_reg_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="5" slack="0"/>
<pin id="517" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j_6 "/>
</bind>
</comp>

<comp id="523" class="1005" name="row_offset_2_reg_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="3" slack="0"/>
<pin id="525" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="row_offset_2 "/>
</bind>
</comp>

<comp id="528" class="1005" name="tmp_34_reg_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="5" slack="1"/>
<pin id="530" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_34 "/>
</bind>
</comp>

<comp id="533" class="1005" name="tmp_94_cast_reg_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="6" slack="1"/>
<pin id="535" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_94_cast "/>
</bind>
</comp>

<comp id="538" class="1005" name="tmp_59_reg_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="14" slack="1"/>
<pin id="540" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_59 "/>
</bind>
</comp>

<comp id="543" class="1005" name="a_V_i_reg_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="23" slack="1"/>
<pin id="545" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="a_V_i "/>
</bind>
</comp>

<comp id="551" class="1005" name="col_offset_2_reg_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="3" slack="0"/>
<pin id="553" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="col_offset_2 "/>
</bind>
</comp>

<comp id="556" class="1005" name="image_V_0_addr_reg_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="10" slack="1"/>
<pin id="558" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="image_V_0_addr "/>
</bind>
</comp>

<comp id="561" class="1005" name="conv_layer1_weights_s_reg_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="7" slack="1"/>
<pin id="563" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="conv_layer1_weights_s "/>
</bind>
</comp>

<comp id="566" class="1005" name="image_V_0_load_reg_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="20" slack="1"/>
<pin id="568" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="image_V_0_load "/>
</bind>
</comp>

<comp id="571" class="1005" name="conv_layer1_weights_2_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="19" slack="1"/>
<pin id="573" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="conv_layer1_weights_2 "/>
</bind>
</comp>

<comp id="576" class="1005" name="p_Val2_1_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="39" slack="1"/>
<pin id="578" dir="1" index="1" bw="39" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_1 "/>
</bind>
</comp>

<comp id="581" class="1005" name="sum_V_reg_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="24" slack="1"/>
<pin id="583" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sum_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="69"><net_src comp="2" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="18" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="75"><net_src comp="64" pin="3"/><net_sink comp="71" pin=0"/></net>

<net id="81"><net_src comp="4" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="18" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="88"><net_src comp="6" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="89"><net_src comp="18" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="94"><net_src comp="76" pin="3"/><net_sink comp="90" pin=0"/></net>

<net id="99"><net_src comp="83" pin="3"/><net_sink comp="95" pin=0"/></net>

<net id="105"><net_src comp="0" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="18" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="111"><net_src comp="100" pin="3"/><net_sink comp="107" pin=0"/></net>

<net id="115"><net_src comp="8" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="122"><net_src comp="112" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="116" pin="4"/><net_sink comp="112" pin=0"/></net>

<net id="127"><net_src comp="20" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="134"><net_src comp="124" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="128" pin="4"/><net_sink comp="124" pin=0"/></net>

<net id="139"><net_src comp="22" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="146"><net_src comp="136" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="140" pin="4"/><net_sink comp="136" pin=0"/></net>

<net id="151"><net_src comp="20" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="158"><net_src comp="148" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="159"><net_src comp="152" pin="4"/><net_sink comp="148" pin=0"/></net>

<net id="163"><net_src comp="32" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="170"><net_src comp="160" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="171"><net_src comp="164" pin="4"/><net_sink comp="160" pin=0"/></net>

<net id="175"><net_src comp="34" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="182"><net_src comp="172" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="186"><net_src comp="183" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="193"><net_src comp="160" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="194"><net_src comp="187" pin="4"/><net_sink comp="183" pin=0"/></net>

<net id="198"><net_src comp="34" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="205"><net_src comp="195" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="210"><net_src comp="116" pin="4"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="10" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="116" pin="4"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="16" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="221"><net_src comp="116" pin="4"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="226"><net_src comp="112" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="230"><net_src comp="112" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="234"><net_src comp="71" pin="2"/><net_sink comp="231" pin=0"/></net>

<net id="238"><net_src comp="71" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="243"><net_src comp="140" pin="4"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="24" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="249"><net_src comp="128" pin="4"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="26" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="255"><net_src comp="128" pin="4"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="30" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="261"><net_src comp="152" pin="4"/><net_sink comp="257" pin=0"/></net>

<net id="262"><net_src comp="26" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="267"><net_src comp="152" pin="4"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="30" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="272"><net_src comp="176" pin="4"/><net_sink comp="269" pin=0"/></net>

<net id="277"><net_src comp="176" pin="4"/><net_sink comp="273" pin=0"/></net>

<net id="278"><net_src comp="36" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="283"><net_src comp="176" pin="4"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="40" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="289"><net_src comp="124" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="269" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="296"><net_src comp="42" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="297"><net_src comp="176" pin="4"/><net_sink comp="291" pin=1"/></net>

<net id="298"><net_src comp="44" pin="0"/><net_sink comp="291" pin=2"/></net>

<net id="302"><net_src comp="291" pin="3"/><net_sink comp="299" pin=0"/></net>

<net id="306"><net_src comp="148" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="311"><net_src comp="303" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="136" pin="1"/><net_sink comp="307" pin=1"/></net>

<net id="318"><net_src comp="46" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="319"><net_src comp="307" pin="2"/><net_sink comp="313" pin=1"/></net>

<net id="320"><net_src comp="34" pin="0"/><net_sink comp="313" pin=2"/></net>

<net id="324"><net_src comp="313" pin="3"/><net_sink comp="321" pin=0"/></net>

<net id="329"><net_src comp="321" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="333"><net_src comp="164" pin="4"/><net_sink comp="330" pin=0"/></net>

<net id="338"><net_src comp="164" pin="4"/><net_sink comp="334" pin=0"/></net>

<net id="343"><net_src comp="330" pin="1"/><net_sink comp="339" pin=1"/></net>

<net id="348"><net_src comp="334" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="32" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="355"><net_src comp="344" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="356"><net_src comp="339" pin="2"/><net_sink comp="350" pin=1"/></net>

<net id="357"><net_src comp="48" pin="0"/><net_sink comp="350" pin=2"/></net>

<net id="361"><net_src comp="199" pin="4"/><net_sink comp="358" pin=0"/></net>

<net id="366"><net_src comp="199" pin="4"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="36" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="372"><net_src comp="199" pin="4"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="40" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="378"><net_src comp="358" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="148" pin="1"/><net_sink comp="374" pin=1"/></net>

<net id="385"><net_src comp="50" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="386"><net_src comp="374" pin="2"/><net_sink comp="380" pin=2"/></net>

<net id="390"><net_src comp="380" pin="3"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="395"><net_src comp="199" pin="4"/><net_sink comp="392" pin=0"/></net>

<net id="400"><net_src comp="392" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="406"><net_src comp="52" pin="0"/><net_sink comp="401" pin=0"/></net>

<net id="407"><net_src comp="396" pin="2"/><net_sink comp="401" pin=1"/></net>

<net id="408"><net_src comp="34" pin="0"/><net_sink comp="401" pin=2"/></net>

<net id="413"><net_src comp="401" pin="3"/><net_sink comp="409" pin=1"/></net>

<net id="417"><net_src comp="409" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="430"><net_src comp="54" pin="0"/><net_sink comp="425" pin=0"/></net>

<net id="431"><net_src comp="183" pin="1"/><net_sink comp="425" pin=1"/></net>

<net id="432"><net_src comp="56" pin="0"/><net_sink comp="425" pin=2"/></net>

<net id="440"><net_src comp="425" pin="3"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="433" pin="1"/><net_sink comp="436" pin=1"/></net>

<net id="448"><net_src comp="58" pin="0"/><net_sink comp="442" pin=0"/></net>

<net id="449"><net_src comp="436" pin="2"/><net_sink comp="442" pin=1"/></net>

<net id="450"><net_src comp="60" pin="0"/><net_sink comp="442" pin=2"/></net>

<net id="451"><net_src comp="62" pin="0"/><net_sink comp="442" pin=3"/></net>

<net id="455"><net_src comp="452" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="459"><net_src comp="456" pin="1"/><net_sink comp="107" pin=1"/></net>

<net id="464"><net_src comp="422" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="465"><net_src comp="419" pin="1"/><net_sink comp="460" pin=1"/></net>

<net id="472"><net_src comp="212" pin="2"/><net_sink comp="469" pin=0"/></net>

<net id="473"><net_src comp="469" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="477"><net_src comp="64" pin="3"/><net_sink comp="474" pin=0"/></net>

<net id="478"><net_src comp="474" pin="1"/><net_sink comp="71" pin=0"/></net>

<net id="482"><net_src comp="223" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="483"><net_src comp="479" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="487"><net_src comp="227" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="488"><net_src comp="484" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="492"><net_src comp="231" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="493"><net_src comp="489" pin="1"/><net_sink comp="334" pin=1"/></net>

<net id="497"><net_src comp="235" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="498"><net_src comp="494" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="502"><net_src comp="239" pin="2"/><net_sink comp="499" pin=0"/></net>

<net id="503"><net_src comp="499" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="510"><net_src comp="251" pin="2"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="518"><net_src comp="263" pin="2"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="526"><net_src comp="279" pin="2"/><net_sink comp="523" pin=0"/></net>

<net id="527"><net_src comp="523" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="531"><net_src comp="285" pin="2"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="380" pin=1"/></net>

<net id="536"><net_src comp="299" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="537"><net_src comp="533" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="541"><net_src comp="325" pin="2"/><net_sink comp="538" pin=0"/></net>

<net id="542"><net_src comp="538" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="546"><net_src comp="350" pin="3"/><net_sink comp="543" pin=0"/></net>

<net id="547"><net_src comp="543" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="554"><net_src comp="368" pin="2"/><net_sink comp="551" pin=0"/></net>

<net id="555"><net_src comp="551" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="559"><net_src comp="76" pin="3"/><net_sink comp="556" pin=0"/></net>

<net id="560"><net_src comp="556" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="564"><net_src comp="83" pin="3"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="569"><net_src comp="90" pin="2"/><net_sink comp="566" pin=0"/></net>

<net id="570"><net_src comp="566" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="574"><net_src comp="95" pin="2"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="579"><net_src comp="460" pin="2"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="584"><net_src comp="442" pin="4"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="187" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_V | {11 }
 - Input state : 
	Port: conv_layer1 : conv_layer1_bias_V | {2 3 }
	Port: conv_layer1 : image_V_0 | {7 8 }
	Port: conv_layer1 : conv_layer1_weights_s | {7 8 }
  - Chain level:
	State 1
	State 2
		exitcond4 : 1
		filter_2 : 1
		StgValue_17 : 2
		tmp : 1
		conv_layer1_bias_V_a : 2
		p_Val2_10 : 3
	State 3
		p_Val2_13_cast : 1
		tmp_4 : 1
	State 4
		next_mul : 1
		exitcond5 : 1
		i_6 : 1
		StgValue_34 : 2
	State 5
		exitcond6 : 1
		j_6 : 1
		StgValue_41 : 2
	State 6
		row_offset_cast4 : 1
		exitcond7 : 1
		row_offset_2 : 1
		StgValue_50 : 2
		tmp_34 : 2
		tmp_60 : 1
		tmp_94_cast : 2
		tmp_s : 1
		tmp_43 : 2
		tmp_91_cast : 3
		tmp_59 : 4
		tmp_44 : 1
		p_Val2_s_39 : 1
		p_Val2_cast : 2
		tmp_i : 2
		a_V_i : 3
	State 7
		col_offset_cast2 : 1
		exitcond8 : 1
		col_offset_2 : 1
		StgValue_71 : 2
		tmp_35 : 2
		tmp_61 : 3
		tmp_62 : 4
		image_V_0_addr : 5
		tmp_36_cast : 1
		tmp_63 : 2
		tmp_99_cast : 3
		tmp_64 : 4
		tmp_100_cast : 5
		conv_layer1_weights_s : 6
		image_V_0_load : 6
		conv_layer1_weights_2 : 7
	State 8
	State 9
		p_Val2_1 : 1
	State 10
		p_Val2_2 : 1
		sum_V : 2
	State 11
		output_V_addr : 1
		StgValue_98 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|          |     filter_2_fu_212     |    0    |    0    |    13   |
|          |     next_mul_fu_239     |    0    |    0    |    17   |
|          |        i_6_fu_251       |    0    |    0    |    15   |
|          |        j_6_fu_263       |    0    |    0    |    15   |
|          |   row_offset_2_fu_279   |    0    |    0    |    12   |
|          |      tmp_34_fu_285      |    0    |    0    |    15   |
|          |       tmp_s_fu_307      |    0    |    0    |    17   |
|    add   |      tmp_59_fu_325      |    0    |    0    |    20   |
|          |    p_Val2_s_39_fu_334   |    0    |    0    |    31   |
|          |    p_Val2_cast_fu_339   |    0    |    0    |    30   |
|          |   col_offset_2_fu_368   |    0    |    0    |    12   |
|          |      tmp_35_fu_374      |    0    |    0    |    15   |
|          |      tmp_63_fu_396      |    0    |    0    |    15   |
|          |      tmp_64_fu_409      |    0    |    0    |    16   |
|          |     p_Val2_2_fu_436     |    0    |    0    |    51   |
|----------|-------------------------|---------|---------|---------|
|          |     exitcond4_fu_206    |    0    |    0    |    9    |
|          |     exitcond5_fu_245    |    0    |    0    |    11   |
|   icmp   |     exitcond6_fu_257    |    0    |    0    |    11   |
|          |     exitcond7_fu_273    |    0    |    0    |    9    |
|          |       tmp_i_fu_344      |    0    |    0    |    18   |
|          |     exitcond8_fu_362    |    0    |    0    |    9    |
|----------|-------------------------|---------|---------|---------|
|  select  |       a_V_i_fu_350      |    0    |    0    |    23   |
|----------|-------------------------|---------|---------|---------|
|    mul   |     p_Val2_1_fu_460     |    1    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |        tmp_fu_218       |    0    |    0    |    0    |
|          |     tmp_cast1_fu_223    |    0    |    0    |    0    |
|          |     tmp_cast_fu_227     |    0    |    0    |    0    |
|          | row_offset_cast4_fu_269 |    0    |    0    |    0    |
|          |    tmp_94_cast_fu_299   |    0    |    0    |    0    |
|          |    tmp_33_cast_fu_303   |    0    |    0    |    0    |
|   zext   |    tmp_91_cast_fu_321   |    0    |    0    |    0    |
|          | col_offset_cast2_fu_358 |    0    |    0    |    0    |
|          |      tmp_62_fu_387      |    0    |    0    |    0    |
|          |    tmp_36_cast_fu_392   |    0    |    0    |    0    |
|          |   tmp_100_cast_fu_414   |    0    |    0    |    0    |
|          |    OP1_V_cast_fu_419    |    0    |    0    |    0    |
|          |    tmp_92_cast_fu_452   |    0    |    0    |    0    |
|          |    a_V_i_cast_fu_456    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |  p_Val2_13_cast_fu_231  |    0    |    0    |    0    |
|   sext   |       tmp_4_fu_235      |    0    |    0    |    0    |
|          |    OP2_V_cast_fu_422    |    0    |    0    |    0    |
|          |    tmp_51_cast_fu_433   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |      tmp_60_fu_291      |    0    |    0    |    0    |
|          |      tmp_43_fu_313      |    0    |    0    |    0    |
|bitconcatenate|      tmp_61_fu_380      |    0    |    0    |    0    |
|          |    tmp_99_cast_fu_401   |    0    |    0    |    0    |
|          |      tmp_37_fu_425      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   trunc  |      tmp_44_fu_330      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|partselect|       sum_V_fu_442      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    1    |    0    |   384   |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|        a_V_i_reg_543        |   23   |
|     col_offset_2_reg_551    |    3   |
|      col_offset_reg_195     |    3   |
| conv_layer1_bias_V_a_reg_474|    3   |
|conv_layer1_weights_2_reg_571|   19   |
|conv_layer1_weights_s_reg_561|    7   |
|       filter_2_reg_469      |    4   |
|        filter_reg_112       |    4   |
|         i_6_reg_507         |    5   |
|          i_reg_124          |    5   |
|    image_V_0_addr_reg_556   |   10   |
|    image_V_0_load_reg_566   |   20   |
|         j_6_reg_515         |    5   |
|          j_reg_148          |    5   |
|       next_mul_reg_499      |   10   |
|    p_Val2_13_cast_reg_489   |   24   |
|       p_Val2_1_reg_576      |   39   |
|       p_Val2_s_reg_160      |   24   |
|       phi_mul_reg_136       |   10   |
|     row_offset_2_reg_523    |    3   |
|      row_offset_reg_172     |    3   |
|        sum_1_reg_183        |   24   |
|        sum_V_reg_581        |   24   |
|        tmp_34_reg_528       |    5   |
|        tmp_4_reg_494        |   23   |
|        tmp_59_reg_538       |   14   |
|     tmp_94_cast_reg_533     |    6   |
|      tmp_cast1_reg_479      |    9   |
|       tmp_cast_reg_484      |   14   |
+-----------------------------+--------+
|            Total            |   348  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_71 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_90 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_95 |  p0  |   2  |   7  |   14   ||    9    |
|  filter_reg_112  |  p0  |   2  |   4  |    8   ||    9    |
|     i_reg_124    |  p0  |   2  |   5  |   10   ||    9    |
|  phi_mul_reg_136 |  p0  |   2  |  10  |   20   ||    9    |
|     j_reg_148    |  p0  |   2  |   5  |   10   ||    9    |
| p_Val2_s_reg_160 |  p0  |   2  |  24  |   48   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   136  ||  14.152 ||    72   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   384  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   14   |    -   |   72   |
|  Register |    -   |    -   |   348  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |   14   |   348  |   456  |
+-----------+--------+--------+--------+--------+
