
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 0.51

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.07 source latency bit_count[2]$_SDFFE_PN0P_/CK ^
  -0.07 target latency rx_shift_reg[7]$_SDFFE_PN0P_/CK ^
   0.00 CRPR
--------------
   0.00 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: spi_clk$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: spi_clk$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    5.13    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4    9.76    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_2_1__f_clk/A (CLKBUF_X3)
    10   14.45    0.01    0.04    0.07 ^ clkbuf_2_1__f_clk/Z (CLKBUF_X3)
                                         clknet_2_1__leaf_clk (net)
                  0.01    0.00    0.07 ^ spi_clk$_SDFFE_PN0P_/CK (DFF_X1)
     2    3.39    0.01    0.07    0.15 v spi_clk$_SDFFE_PN0P_/QN (DFF_X1)
                                         _004_ (net)
                  0.01    0.00    0.15 v _345_/A2 (NAND4_X1)
     1    1.74    0.01    0.02    0.17 ^ _345_/ZN (NAND4_X1)
                                         _137_ (net)
                  0.01    0.00    0.17 ^ _348_/B1 (AOI21_X1)
     1    1.30    0.01    0.01    0.18 v _348_/ZN (AOI21_X1)
                                         _026_ (net)
                  0.01    0.00    0.18 v spi_clk$_SDFFE_PN0P_/D (DFF_X1)
                                  0.18   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    5.13    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4    9.76    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_2_1__f_clk/A (CLKBUF_X3)
    10   14.45    0.01    0.04    0.07 ^ clkbuf_2_1__f_clk/Z (CLKBUF_X3)
                                         clknet_2_1__leaf_clk (net)
                  0.01    0.00    0.07 ^ spi_clk$_SDFFE_PN0P_/CK (DFF_X1)
                          0.00    0.07   clock reconvergence pessimism
                          0.00    0.08   library hold time
                                  0.08   data required time
-----------------------------------------------------------------------------
                                  0.08   data required time
                                 -0.18   data arrival time
-----------------------------------------------------------------------------
                                  0.10   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: bit_count[0]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rx_shift_reg[0]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    5.13    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4    9.76    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_2_1__f_clk/A (CLKBUF_X3)
    10   14.45    0.01    0.04    0.07 ^ clkbuf_2_1__f_clk/Z (CLKBUF_X3)
                                         clknet_2_1__leaf_clk (net)
                  0.01    0.00    0.07 ^ bit_count[0]$_SDFFE_PN0P_/CK (DFF_X2)
     5   10.66    0.02    0.13    0.20 ^ bit_count[0]$_SDFFE_PN0P_/Q (DFF_X2)
                                         bit_count[0] (net)
                  0.02    0.00    0.20 ^ _385_/A (HA_X1)
     3   10.40    0.03    0.05    0.25 ^ _385_/CO (HA_X1)
                                         _198_ (net)
                  0.03    0.00    0.25 ^ _220_/A3 (NAND3_X2)
     3    8.74    0.02    0.03    0.29 v _220_/ZN (NAND3_X2)
                                         _204_ (net)
                  0.02    0.00    0.29 v _387_/B (HA_X1)
     1    1.70    0.01    0.06    0.34 v _387_/S (HA_X1)
                                         _206_ (net)
                  0.01    0.00    0.34 v _299_/A (INV_X1)
     3    5.71    0.02    0.02    0.37 ^ _299_/ZN (INV_X1)
                                         _100_ (net)
                  0.02    0.00    0.37 ^ _301_/A1 (AND4_X2)
     6    9.71    0.02    0.06    0.43 ^ _301_/ZN (AND4_X2)
                                         _102_ (net)
                  0.02    0.00    0.43 ^ _303_/A1 (OR2_X1)
     1    1.60    0.01    0.03    0.45 ^ _303_/ZN (OR2_X1)
                                         _104_ (net)
                  0.01    0.00    0.45 ^ _309_/A1 (NAND4_X1)
     1    2.26    0.02    0.02    0.48 v _309_/ZN (NAND4_X1)
                                         _110_ (net)
                  0.02    0.00    0.48 v _310_/S (MUX2_X1)
     1    1.23    0.01    0.05    0.53 v _310_/Z (MUX2_X1)
                                         _017_ (net)
                  0.01    0.00    0.53 v rx_shift_reg[0]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.53   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock source latency
     1    5.13    0.00    0.00    1.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    1.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4    9.76    0.01    0.03    1.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    1.03 ^ clkbuf_2_3__f_clk/A (CLKBUF_X3)
    10   13.89    0.01    0.04    1.07 ^ clkbuf_2_3__f_clk/Z (CLKBUF_X3)
                                         clknet_2_3__leaf_clk (net)
                  0.01    0.00    1.07 ^ rx_shift_reg[0]$_SDFFE_PN0P_/CK (DFF_X1)
                          0.00    1.07   clock reconvergence pessimism
                         -0.04    1.04   library setup time
                                  1.04   data required time
-----------------------------------------------------------------------------
                                  1.04   data required time
                                 -0.53   data arrival time
-----------------------------------------------------------------------------
                                  0.51   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: bit_count[0]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rx_shift_reg[0]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    5.13    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4    9.76    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_2_1__f_clk/A (CLKBUF_X3)
    10   14.45    0.01    0.04    0.07 ^ clkbuf_2_1__f_clk/Z (CLKBUF_X3)
                                         clknet_2_1__leaf_clk (net)
                  0.01    0.00    0.07 ^ bit_count[0]$_SDFFE_PN0P_/CK (DFF_X2)
     5   10.66    0.02    0.13    0.20 ^ bit_count[0]$_SDFFE_PN0P_/Q (DFF_X2)
                                         bit_count[0] (net)
                  0.02    0.00    0.20 ^ _385_/A (HA_X1)
     3   10.40    0.03    0.05    0.25 ^ _385_/CO (HA_X1)
                                         _198_ (net)
                  0.03    0.00    0.25 ^ _220_/A3 (NAND3_X2)
     3    8.74    0.02    0.03    0.29 v _220_/ZN (NAND3_X2)
                                         _204_ (net)
                  0.02    0.00    0.29 v _387_/B (HA_X1)
     1    1.70    0.01    0.06    0.34 v _387_/S (HA_X1)
                                         _206_ (net)
                  0.01    0.00    0.34 v _299_/A (INV_X1)
     3    5.71    0.02    0.02    0.37 ^ _299_/ZN (INV_X1)
                                         _100_ (net)
                  0.02    0.00    0.37 ^ _301_/A1 (AND4_X2)
     6    9.71    0.02    0.06    0.43 ^ _301_/ZN (AND4_X2)
                                         _102_ (net)
                  0.02    0.00    0.43 ^ _303_/A1 (OR2_X1)
     1    1.60    0.01    0.03    0.45 ^ _303_/ZN (OR2_X1)
                                         _104_ (net)
                  0.01    0.00    0.45 ^ _309_/A1 (NAND4_X1)
     1    2.26    0.02    0.02    0.48 v _309_/ZN (NAND4_X1)
                                         _110_ (net)
                  0.02    0.00    0.48 v _310_/S (MUX2_X1)
     1    1.23    0.01    0.05    0.53 v _310_/Z (MUX2_X1)
                                         _017_ (net)
                  0.01    0.00    0.53 v rx_shift_reg[0]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.53   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock source latency
     1    5.13    0.00    0.00    1.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    1.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4    9.76    0.01    0.03    1.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    1.03 ^ clkbuf_2_3__f_clk/A (CLKBUF_X3)
    10   13.89    0.01    0.04    1.07 ^ clkbuf_2_3__f_clk/Z (CLKBUF_X3)
                                         clknet_2_3__leaf_clk (net)
                  0.01    0.00    1.07 ^ rx_shift_reg[0]$_SDFFE_PN0P_/CK (DFF_X1)
                          0.00    1.07   clock reconvergence pessimism
                         -0.04    1.04   library setup time
                                  1.04   data required time
-----------------------------------------------------------------------------
                                  1.04   data required time
                                 -0.53   data arrival time
-----------------------------------------------------------------------------
                                  0.51   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
0.13835130631923676

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.6969

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
9.330901145935059

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
10.47130012512207

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8911

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: bit_count[0]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rx_shift_reg[0]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    0.07 ^ clkbuf_2_1__f_clk/Z (CLKBUF_X3)
   0.00    0.07 ^ bit_count[0]$_SDFFE_PN0P_/CK (DFF_X2)
   0.13    0.20 ^ bit_count[0]$_SDFFE_PN0P_/Q (DFF_X2)
   0.05    0.25 ^ _385_/CO (HA_X1)
   0.03    0.29 v _220_/ZN (NAND3_X2)
   0.06    0.34 v _387_/S (HA_X1)
   0.02    0.37 ^ _299_/ZN (INV_X1)
   0.06    0.43 ^ _301_/ZN (AND4_X2)
   0.03    0.45 ^ _303_/ZN (OR2_X1)
   0.02    0.48 v _309_/ZN (NAND4_X1)
   0.05    0.53 v _310_/Z (MUX2_X1)
   0.00    0.53 v rx_shift_reg[0]$_SDFFE_PN0P_/D (DFF_X1)
           0.53   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock source latency
   0.00    1.00 ^ clk (in)
   0.03    1.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    1.07 ^ clkbuf_2_3__f_clk/Z (CLKBUF_X3)
   0.00    1.07 ^ rx_shift_reg[0]$_SDFFE_PN0P_/CK (DFF_X1)
   0.00    1.07   clock reconvergence pessimism
  -0.04    1.04   library setup time
           1.04   data required time
---------------------------------------------------------
           1.04   data required time
          -0.53   data arrival time
---------------------------------------------------------
           0.51   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: spi_clk$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: spi_clk$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    0.07 ^ clkbuf_2_1__f_clk/Z (CLKBUF_X3)
   0.00    0.07 ^ spi_clk$_SDFFE_PN0P_/CK (DFF_X1)
   0.07    0.15 v spi_clk$_SDFFE_PN0P_/QN (DFF_X1)
   0.02    0.17 ^ _345_/ZN (NAND4_X1)
   0.01    0.18 v _348_/ZN (AOI21_X1)
   0.00    0.18 v spi_clk$_SDFFE_PN0P_/D (DFF_X1)
           0.18   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    0.07 ^ clkbuf_2_1__f_clk/Z (CLKBUF_X3)
   0.00    0.07 ^ spi_clk$_SDFFE_PN0P_/CK (DFF_X1)
   0.00    0.07   clock reconvergence pessimism
   0.00    0.08   library hold time
           0.08   data required time
---------------------------------------------------------
           0.08   data required time
          -0.18   data arrival time
---------------------------------------------------------
           0.10   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.0717

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.0718

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
0.5294

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
0.5064

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
95.655459

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.41e-04   8.32e-06   2.76e-06   2.52e-04  51.1%
Combinational          5.13e-05   4.74e-05   5.16e-06   1.04e-04  21.0%
Clock                  5.87e-05   7.89e-05   1.93e-07   1.38e-04  27.9%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.51e-04   1.35e-04   8.11e-06   4.94e-04 100.0%
                          71.1%      27.2%       1.6%
