Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto fd24335ab3454546b3e52517bd6cba14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/fifo.v" Line 1. Module fifo doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/write_pointer.v" Line 1. Module write_pointer doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/read_pointer.v" Line 1. Module read_pointer doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/ram_fifo.v" Line 1. Module ram_fifo doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/status_signal.v" Line 1. Module status_signal doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.write_pointer
Compiling module xil_defaultlib.read_pointer
Compiling module xil_defaultlib.ram_fifo
Compiling module xil_defaultlib.status_signal
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
