Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Feb 10 13:08:03 2020
| Host         : DESKTOP-C18GUII running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 6 register/latch pins with no clock driven by root clock pin: TOP/CU/FSM_sequential_CS_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: TOP/CU/FSM_sequential_CS_reg[2]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: U0/clk_5KHz_reg/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: debounce/debounced_button_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 169 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.500        0.000                      0                   33        0.260        0.000                      0                   33        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.500        0.000                      0                   33        0.260        0.000                      0                   33        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.500ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.260ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.500ns  (required time - arrival time)
  Source:                 U0/count1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/count1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.539ns  (logic 2.311ns (50.914%)  route 2.228ns (49.086%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.554     5.075    U0/clk100MHz_IBUF_BUFG
    SLICE_X56Y22         FDRE                                         r  U0/count1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y22         FDRE (Prop_fdre_C_Q)         0.518     5.593 f  U0/count1_reg[10]/Q
                         net (fo=2, routed)           0.946     6.540    U0/count1[10]
    SLICE_X57Y23         LUT4 (Prop_lut4_I0_O)        0.124     6.664 r  U0/count10_carry__0_i_8/O
                         net (fo=1, routed)           0.263     6.927    U0/count10_carry__0_i_8_n_0
    SLICE_X57Y23         LUT5 (Prop_lut5_I4_O)        0.124     7.051 f  U0/count10_carry__0_i_4/O
                         net (fo=6, routed)           1.010     8.060    U0/count10_carry__0_i_4_n_0
    SLICE_X56Y21         LUT5 (Prop_lut5_I3_O)        0.124     8.184 r  U0/count10_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.184    U0/count1_0[5]
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.697 r  U0/count10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.697    U0/count10_carry__0_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.814 r  U0/count10_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.814    U0/count10_carry__1_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.931 r  U0/count10_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.931    U0/count10_carry__2_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.048 r  U0/count10_carry__3/CO[3]
                         net (fo=1, routed)           0.009     9.057    U0/count10_carry__3_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.174 r  U0/count10_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.174    U0/count10_carry__4_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.291 r  U0/count10_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.291    U0/count10_carry__5_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.614 r  U0/count10_carry__6/O[1]
                         net (fo=1, routed)           0.000     9.614    U0/count10_carry__6_n_6
    SLICE_X56Y27         FDRE                                         r  U0/count1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.439    14.780    U0/clk100MHz_IBUF_BUFG
    SLICE_X56Y27         FDRE                                         r  U0/count1_reg[30]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X56Y27         FDRE (Setup_fdre_C_D)        0.109    15.114    U0/count1_reg[30]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                          -9.614    
  -------------------------------------------------------------------
                         slack                                  5.500    

Slack (MET) :             5.584ns  (required time - arrival time)
  Source:                 U0/count1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/count1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.455ns  (logic 2.227ns (49.988%)  route 2.228ns (50.012%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.554     5.075    U0/clk100MHz_IBUF_BUFG
    SLICE_X56Y22         FDRE                                         r  U0/count1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y22         FDRE (Prop_fdre_C_Q)         0.518     5.593 f  U0/count1_reg[10]/Q
                         net (fo=2, routed)           0.946     6.540    U0/count1[10]
    SLICE_X57Y23         LUT4 (Prop_lut4_I0_O)        0.124     6.664 r  U0/count10_carry__0_i_8/O
                         net (fo=1, routed)           0.263     6.927    U0/count10_carry__0_i_8_n_0
    SLICE_X57Y23         LUT5 (Prop_lut5_I4_O)        0.124     7.051 f  U0/count10_carry__0_i_4/O
                         net (fo=6, routed)           1.010     8.060    U0/count10_carry__0_i_4_n_0
    SLICE_X56Y21         LUT5 (Prop_lut5_I3_O)        0.124     8.184 r  U0/count10_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.184    U0/count1_0[5]
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.697 r  U0/count10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.697    U0/count10_carry__0_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.814 r  U0/count10_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.814    U0/count10_carry__1_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.931 r  U0/count10_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.931    U0/count10_carry__2_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.048 r  U0/count10_carry__3/CO[3]
                         net (fo=1, routed)           0.009     9.057    U0/count10_carry__3_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.174 r  U0/count10_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.174    U0/count10_carry__4_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.291 r  U0/count10_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.291    U0/count10_carry__5_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.530 r  U0/count10_carry__6/O[2]
                         net (fo=1, routed)           0.000     9.530    U0/count10_carry__6_n_5
    SLICE_X56Y27         FDRE                                         r  U0/count1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.439    14.780    U0/clk100MHz_IBUF_BUFG
    SLICE_X56Y27         FDRE                                         r  U0/count1_reg[31]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X56Y27         FDRE (Setup_fdre_C_D)        0.109    15.114    U0/count1_reg[31]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                          -9.530    
  -------------------------------------------------------------------
                         slack                                  5.584    

Slack (MET) :             5.597ns  (required time - arrival time)
  Source:                 U0/count1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/count1_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.453ns  (logic 2.194ns (49.268%)  route 2.259ns (50.732%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.554     5.075    U0/clk100MHz_IBUF_BUFG
    SLICE_X56Y27         FDRE                                         r  U0/count1_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y27         FDRE (Prop_fdre_C_Q)         0.518     5.593 r  U0/count1_reg[30]/Q
                         net (fo=2, routed)           0.978     6.571    U0/count1[30]
    SLICE_X57Y23         LUT4 (Prop_lut4_I1_O)        0.124     6.695 r  U0/count10_carry__0_i_8/O
                         net (fo=1, routed)           0.263     6.958    U0/count10_carry__0_i_8_n_0
    SLICE_X57Y23         LUT5 (Prop_lut5_I4_O)        0.124     7.082 f  U0/count10_carry__0_i_4/O
                         net (fo=6, routed)           1.010     8.091    U0/count10_carry__0_i_4_n_0
    SLICE_X56Y21         LUT5 (Prop_lut5_I3_O)        0.124     8.215 r  U0/count10_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.215    U0/count1_0[5]
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.728 r  U0/count10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.728    U0/count10_carry__0_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.845 r  U0/count10_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.845    U0/count10_carry__1_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.962 r  U0/count10_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.962    U0/count10_carry__2_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.079 r  U0/count10_carry__3/CO[3]
                         net (fo=1, routed)           0.009     9.088    U0/count10_carry__3_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.205 r  U0/count10_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.205    U0/count10_carry__4_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.528 r  U0/count10_carry__5/O[1]
                         net (fo=1, routed)           0.000     9.528    U0/count10_carry__5_n_6
    SLICE_X56Y26         FDRE                                         r  U0/count1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.438    14.779    U0/clk100MHz_IBUF_BUFG
    SLICE_X56Y26         FDRE                                         r  U0/count1_reg[26]/C
                         clock pessimism              0.273    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X56Y26         FDRE (Setup_fdre_C_D)        0.109    15.126    U0/count1_reg[26]
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                          -9.528    
  -------------------------------------------------------------------
                         slack                                  5.597    

Slack (MET) :             5.604ns  (required time - arrival time)
  Source:                 U0/count1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/count1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.435ns  (logic 2.207ns (49.763%)  route 2.228ns (50.237%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.554     5.075    U0/clk100MHz_IBUF_BUFG
    SLICE_X56Y22         FDRE                                         r  U0/count1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y22         FDRE (Prop_fdre_C_Q)         0.518     5.593 f  U0/count1_reg[10]/Q
                         net (fo=2, routed)           0.946     6.540    U0/count1[10]
    SLICE_X57Y23         LUT4 (Prop_lut4_I0_O)        0.124     6.664 r  U0/count10_carry__0_i_8/O
                         net (fo=1, routed)           0.263     6.927    U0/count10_carry__0_i_8_n_0
    SLICE_X57Y23         LUT5 (Prop_lut5_I4_O)        0.124     7.051 f  U0/count10_carry__0_i_4/O
                         net (fo=6, routed)           1.010     8.060    U0/count10_carry__0_i_4_n_0
    SLICE_X56Y21         LUT5 (Prop_lut5_I3_O)        0.124     8.184 r  U0/count10_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.184    U0/count1_0[5]
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.697 r  U0/count10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.697    U0/count10_carry__0_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.814 r  U0/count10_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.814    U0/count10_carry__1_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.931 r  U0/count10_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.931    U0/count10_carry__2_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.048 r  U0/count10_carry__3/CO[3]
                         net (fo=1, routed)           0.009     9.057    U0/count10_carry__3_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.174 r  U0/count10_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.174    U0/count10_carry__4_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.291 r  U0/count10_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.291    U0/count10_carry__5_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.510 r  U0/count10_carry__6/O[0]
                         net (fo=1, routed)           0.000     9.510    U0/count10_carry__6_n_7
    SLICE_X56Y27         FDRE                                         r  U0/count1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.439    14.780    U0/clk100MHz_IBUF_BUFG
    SLICE_X56Y27         FDRE                                         r  U0/count1_reg[29]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X56Y27         FDRE (Setup_fdre_C_D)        0.109    15.114    U0/count1_reg[29]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                          -9.510    
  -------------------------------------------------------------------
                         slack                                  5.604    

Slack (MET) :             5.605ns  (required time - arrival time)
  Source:                 U0/count1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/count1_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.445ns  (logic 2.186ns (49.177%)  route 2.259ns (50.823%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.554     5.075    U0/clk100MHz_IBUF_BUFG
    SLICE_X56Y27         FDRE                                         r  U0/count1_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y27         FDRE (Prop_fdre_C_Q)         0.518     5.593 r  U0/count1_reg[30]/Q
                         net (fo=2, routed)           0.978     6.571    U0/count1[30]
    SLICE_X57Y23         LUT4 (Prop_lut4_I1_O)        0.124     6.695 r  U0/count10_carry__0_i_8/O
                         net (fo=1, routed)           0.263     6.958    U0/count10_carry__0_i_8_n_0
    SLICE_X57Y23         LUT5 (Prop_lut5_I4_O)        0.124     7.082 f  U0/count10_carry__0_i_4/O
                         net (fo=6, routed)           1.010     8.091    U0/count10_carry__0_i_4_n_0
    SLICE_X56Y21         LUT5 (Prop_lut5_I3_O)        0.124     8.215 r  U0/count10_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.215    U0/count1_0[5]
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.728 r  U0/count10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.728    U0/count10_carry__0_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.845 r  U0/count10_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.845    U0/count10_carry__1_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.962 r  U0/count10_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.962    U0/count10_carry__2_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.079 r  U0/count10_carry__3/CO[3]
                         net (fo=1, routed)           0.009     9.088    U0/count10_carry__3_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.205 r  U0/count10_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.205    U0/count10_carry__4_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.520 r  U0/count10_carry__5/O[3]
                         net (fo=1, routed)           0.000     9.520    U0/count10_carry__5_n_4
    SLICE_X56Y26         FDRE                                         r  U0/count1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.438    14.779    U0/clk100MHz_IBUF_BUFG
    SLICE_X56Y26         FDRE                                         r  U0/count1_reg[28]/C
                         clock pessimism              0.273    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X56Y26         FDRE (Setup_fdre_C_D)        0.109    15.126    U0/count1_reg[28]
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                          -9.520    
  -------------------------------------------------------------------
                         slack                                  5.605    

Slack (MET) :             5.681ns  (required time - arrival time)
  Source:                 U0/count1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/count1_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.369ns  (logic 2.110ns (48.293%)  route 2.259ns (51.707%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.554     5.075    U0/clk100MHz_IBUF_BUFG
    SLICE_X56Y27         FDRE                                         r  U0/count1_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y27         FDRE (Prop_fdre_C_Q)         0.518     5.593 r  U0/count1_reg[30]/Q
                         net (fo=2, routed)           0.978     6.571    U0/count1[30]
    SLICE_X57Y23         LUT4 (Prop_lut4_I1_O)        0.124     6.695 r  U0/count10_carry__0_i_8/O
                         net (fo=1, routed)           0.263     6.958    U0/count10_carry__0_i_8_n_0
    SLICE_X57Y23         LUT5 (Prop_lut5_I4_O)        0.124     7.082 f  U0/count10_carry__0_i_4/O
                         net (fo=6, routed)           1.010     8.091    U0/count10_carry__0_i_4_n_0
    SLICE_X56Y21         LUT5 (Prop_lut5_I3_O)        0.124     8.215 r  U0/count10_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.215    U0/count1_0[5]
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.728 r  U0/count10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.728    U0/count10_carry__0_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.845 r  U0/count10_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.845    U0/count10_carry__1_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.962 r  U0/count10_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.962    U0/count10_carry__2_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.079 r  U0/count10_carry__3/CO[3]
                         net (fo=1, routed)           0.009     9.088    U0/count10_carry__3_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.205 r  U0/count10_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.205    U0/count10_carry__4_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.444 r  U0/count10_carry__5/O[2]
                         net (fo=1, routed)           0.000     9.444    U0/count10_carry__5_n_5
    SLICE_X56Y26         FDRE                                         r  U0/count1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.438    14.779    U0/clk100MHz_IBUF_BUFG
    SLICE_X56Y26         FDRE                                         r  U0/count1_reg[27]/C
                         clock pessimism              0.273    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X56Y26         FDRE (Setup_fdre_C_D)        0.109    15.126    U0/count1_reg[27]
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                          -9.444    
  -------------------------------------------------------------------
                         slack                                  5.681    

Slack (MET) :             5.701ns  (required time - arrival time)
  Source:                 U0/count1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/count1_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.349ns  (logic 2.090ns (48.055%)  route 2.259ns (51.945%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.554     5.075    U0/clk100MHz_IBUF_BUFG
    SLICE_X56Y27         FDRE                                         r  U0/count1_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y27         FDRE (Prop_fdre_C_Q)         0.518     5.593 r  U0/count1_reg[30]/Q
                         net (fo=2, routed)           0.978     6.571    U0/count1[30]
    SLICE_X57Y23         LUT4 (Prop_lut4_I1_O)        0.124     6.695 r  U0/count10_carry__0_i_8/O
                         net (fo=1, routed)           0.263     6.958    U0/count10_carry__0_i_8_n_0
    SLICE_X57Y23         LUT5 (Prop_lut5_I4_O)        0.124     7.082 f  U0/count10_carry__0_i_4/O
                         net (fo=6, routed)           1.010     8.091    U0/count10_carry__0_i_4_n_0
    SLICE_X56Y21         LUT5 (Prop_lut5_I3_O)        0.124     8.215 r  U0/count10_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.215    U0/count1_0[5]
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.728 r  U0/count10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.728    U0/count10_carry__0_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.845 r  U0/count10_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.845    U0/count10_carry__1_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.962 r  U0/count10_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.962    U0/count10_carry__2_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.079 r  U0/count10_carry__3/CO[3]
                         net (fo=1, routed)           0.009     9.088    U0/count10_carry__3_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.205 r  U0/count10_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.205    U0/count10_carry__4_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.424 r  U0/count10_carry__5/O[0]
                         net (fo=1, routed)           0.000     9.424    U0/count10_carry__5_n_7
    SLICE_X56Y26         FDRE                                         r  U0/count1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.438    14.779    U0/clk100MHz_IBUF_BUFG
    SLICE_X56Y26         FDRE                                         r  U0/count1_reg[25]/C
                         clock pessimism              0.273    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X56Y26         FDRE (Setup_fdre_C_D)        0.109    15.126    U0/count1_reg[25]
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                          -9.424    
  -------------------------------------------------------------------
                         slack                                  5.701    

Slack (MET) :             5.712ns  (required time - arrival time)
  Source:                 U0/count1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/count1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.336ns  (logic 2.077ns (47.899%)  route 2.259ns (52.101%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.554     5.075    U0/clk100MHz_IBUF_BUFG
    SLICE_X56Y27         FDRE                                         r  U0/count1_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y27         FDRE (Prop_fdre_C_Q)         0.518     5.593 r  U0/count1_reg[30]/Q
                         net (fo=2, routed)           0.978     6.571    U0/count1[30]
    SLICE_X57Y23         LUT4 (Prop_lut4_I1_O)        0.124     6.695 r  U0/count10_carry__0_i_8/O
                         net (fo=1, routed)           0.263     6.958    U0/count10_carry__0_i_8_n_0
    SLICE_X57Y23         LUT5 (Prop_lut5_I4_O)        0.124     7.082 f  U0/count10_carry__0_i_4/O
                         net (fo=6, routed)           1.010     8.091    U0/count10_carry__0_i_4_n_0
    SLICE_X56Y21         LUT5 (Prop_lut5_I3_O)        0.124     8.215 r  U0/count10_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.215    U0/count1_0[5]
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.728 r  U0/count10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.728    U0/count10_carry__0_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.845 r  U0/count10_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.845    U0/count10_carry__1_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.962 r  U0/count10_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.962    U0/count10_carry__2_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.079 r  U0/count10_carry__3/CO[3]
                         net (fo=1, routed)           0.009     9.088    U0/count10_carry__3_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.411 r  U0/count10_carry__4/O[1]
                         net (fo=1, routed)           0.000     9.411    U0/count10_carry__4_n_6
    SLICE_X56Y25         FDRE                                         r  U0/count1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.436    14.777    U0/clk100MHz_IBUF_BUFG
    SLICE_X56Y25         FDRE                                         r  U0/count1_reg[22]/C
                         clock pessimism              0.273    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X56Y25         FDRE (Setup_fdre_C_D)        0.109    15.124    U0/count1_reg[22]
  -------------------------------------------------------------------
                         required time                         15.124    
                         arrival time                          -9.411    
  -------------------------------------------------------------------
                         slack                                  5.712    

Slack (MET) :             5.720ns  (required time - arrival time)
  Source:                 U0/count1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/count1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.328ns  (logic 2.069ns (47.803%)  route 2.259ns (52.197%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.554     5.075    U0/clk100MHz_IBUF_BUFG
    SLICE_X56Y27         FDRE                                         r  U0/count1_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y27         FDRE (Prop_fdre_C_Q)         0.518     5.593 r  U0/count1_reg[30]/Q
                         net (fo=2, routed)           0.978     6.571    U0/count1[30]
    SLICE_X57Y23         LUT4 (Prop_lut4_I1_O)        0.124     6.695 r  U0/count10_carry__0_i_8/O
                         net (fo=1, routed)           0.263     6.958    U0/count10_carry__0_i_8_n_0
    SLICE_X57Y23         LUT5 (Prop_lut5_I4_O)        0.124     7.082 f  U0/count10_carry__0_i_4/O
                         net (fo=6, routed)           1.010     8.091    U0/count10_carry__0_i_4_n_0
    SLICE_X56Y21         LUT5 (Prop_lut5_I3_O)        0.124     8.215 r  U0/count10_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.215    U0/count1_0[5]
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.728 r  U0/count10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.728    U0/count10_carry__0_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.845 r  U0/count10_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.845    U0/count10_carry__1_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.962 r  U0/count10_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.962    U0/count10_carry__2_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.079 r  U0/count10_carry__3/CO[3]
                         net (fo=1, routed)           0.009     9.088    U0/count10_carry__3_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.403 r  U0/count10_carry__4/O[3]
                         net (fo=1, routed)           0.000     9.403    U0/count10_carry__4_n_4
    SLICE_X56Y25         FDRE                                         r  U0/count1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.436    14.777    U0/clk100MHz_IBUF_BUFG
    SLICE_X56Y25         FDRE                                         r  U0/count1_reg[24]/C
                         clock pessimism              0.273    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X56Y25         FDRE (Setup_fdre_C_D)        0.109    15.124    U0/count1_reg[24]
  -------------------------------------------------------------------
                         required time                         15.124    
                         arrival time                          -9.403    
  -------------------------------------------------------------------
                         slack                                  5.720    

Slack (MET) :             5.796ns  (required time - arrival time)
  Source:                 U0/count1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/count1_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.252ns  (logic 1.993ns (46.870%)  route 2.259ns (53.130%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.554     5.075    U0/clk100MHz_IBUF_BUFG
    SLICE_X56Y27         FDRE                                         r  U0/count1_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y27         FDRE (Prop_fdre_C_Q)         0.518     5.593 r  U0/count1_reg[30]/Q
                         net (fo=2, routed)           0.978     6.571    U0/count1[30]
    SLICE_X57Y23         LUT4 (Prop_lut4_I1_O)        0.124     6.695 r  U0/count10_carry__0_i_8/O
                         net (fo=1, routed)           0.263     6.958    U0/count10_carry__0_i_8_n_0
    SLICE_X57Y23         LUT5 (Prop_lut5_I4_O)        0.124     7.082 f  U0/count10_carry__0_i_4/O
                         net (fo=6, routed)           1.010     8.091    U0/count10_carry__0_i_4_n_0
    SLICE_X56Y21         LUT5 (Prop_lut5_I3_O)        0.124     8.215 r  U0/count10_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.215    U0/count1_0[5]
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.728 r  U0/count10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.728    U0/count10_carry__0_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.845 r  U0/count10_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.845    U0/count10_carry__1_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.962 r  U0/count10_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.962    U0/count10_carry__2_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.079 r  U0/count10_carry__3/CO[3]
                         net (fo=1, routed)           0.009     9.088    U0/count10_carry__3_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.327 r  U0/count10_carry__4/O[2]
                         net (fo=1, routed)           0.000     9.327    U0/count10_carry__4_n_5
    SLICE_X56Y25         FDRE                                         r  U0/count1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.436    14.777    U0/clk100MHz_IBUF_BUFG
    SLICE_X56Y25         FDRE                                         r  U0/count1_reg[23]/C
                         clock pessimism              0.273    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X56Y25         FDRE (Setup_fdre_C_D)        0.109    15.124    U0/count1_reg[23]
  -------------------------------------------------------------------
                         required time                         15.124    
                         arrival time                          -9.327    
  -------------------------------------------------------------------
                         slack                                  5.796    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 U0/count1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/count1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.299ns (73.104%)  route 0.110ns (26.896%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.558     1.441    U0/clk100MHz_IBUF_BUFG
    SLICE_X57Y21         FDRE                                         r  U0/count1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y21         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  U0/count1_reg[0]/Q
                         net (fo=3, routed)           0.110     1.692    U0/count1[0]
    SLICE_X56Y20         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.158     1.850 r  U0/count10_carry/O[0]
                         net (fo=1, routed)           0.000     1.850    U0/count10_carry_n_7
    SLICE_X56Y20         FDRE                                         r  U0/count1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.826     1.953    U0/clk100MHz_IBUF_BUFG
    SLICE_X56Y20         FDRE                                         r  U0/count1_reg[1]/C
                         clock pessimism             -0.497     1.456    
    SLICE_X56Y20         FDRE (Hold_fdre_C_D)         0.134     1.590    U0/count1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 U0/count1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/count1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.556     1.439    U0/clk100MHz_IBUF_BUFG
    SLICE_X56Y23         FDRE                                         r  U0/count1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y23         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  U0/count1_reg[15]/Q
                         net (fo=2, routed)           0.125     1.729    U0/count1[15]
    SLICE_X56Y23         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.839 r  U0/count10_carry__2/O[2]
                         net (fo=1, routed)           0.000     1.839    U0/count10_carry__2_n_5
    SLICE_X56Y23         FDRE                                         r  U0/count1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.822     1.949    U0/clk100MHz_IBUF_BUFG
    SLICE_X56Y23         FDRE                                         r  U0/count1_reg[15]/C
                         clock pessimism             -0.510     1.439    
    SLICE_X56Y23         FDRE (Hold_fdre_C_D)         0.134     1.573    U0/count1_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 U0/count1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/count1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.558     1.441    U0/clk100MHz_IBUF_BUFG
    SLICE_X56Y21         FDRE                                         r  U0/count1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y21         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  U0/count1_reg[7]/Q
                         net (fo=2, routed)           0.126     1.731    U0/count1[7]
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.841 r  U0/count10_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.841    U0/count10_carry__0_n_5
    SLICE_X56Y21         FDRE                                         r  U0/count1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.825     1.952    U0/clk100MHz_IBUF_BUFG
    SLICE_X56Y21         FDRE                                         r  U0/count1_reg[7]/C
                         clock pessimism             -0.511     1.441    
    SLICE_X56Y21         FDRE (Hold_fdre_C_D)         0.134     1.575    U0/count1_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 U0/count1_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/count1_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.556     1.439    U0/clk100MHz_IBUF_BUFG
    SLICE_X56Y26         FDRE                                         r  U0/count1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y26         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  U0/count1_reg[27]/Q
                         net (fo=2, routed)           0.127     1.730    U0/count1[27]
    SLICE_X56Y26         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.840 r  U0/count10_carry__5/O[2]
                         net (fo=1, routed)           0.000     1.840    U0/count10_carry__5_n_5
    SLICE_X56Y26         FDRE                                         r  U0/count1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.822     1.949    U0/clk100MHz_IBUF_BUFG
    SLICE_X56Y26         FDRE                                         r  U0/count1_reg[27]/C
                         clock pessimism             -0.510     1.439    
    SLICE_X56Y26         FDRE (Hold_fdre_C_D)         0.134     1.573    U0/count1_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 U0/count1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/count1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.558     1.441    U0/clk100MHz_IBUF_BUFG
    SLICE_X56Y27         FDRE                                         r  U0/count1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y27         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  U0/count1_reg[31]/Q
                         net (fo=2, routed)           0.127     1.732    U0/count1[31]
    SLICE_X56Y27         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.842 r  U0/count10_carry__6/O[2]
                         net (fo=1, routed)           0.000     1.842    U0/count10_carry__6_n_5
    SLICE_X56Y27         FDRE                                         r  U0/count1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.824     1.951    U0/clk100MHz_IBUF_BUFG
    SLICE_X56Y27         FDRE                                         r  U0/count1_reg[31]/C
                         clock pessimism             -0.510     1.441    
    SLICE_X56Y27         FDRE (Hold_fdre_C_D)         0.134     1.575    U0/count1_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 U0/count1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/count1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.559     1.442    U0/clk100MHz_IBUF_BUFG
    SLICE_X56Y20         FDRE                                         r  U0/count1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y20         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  U0/count1_reg[3]/Q
                         net (fo=2, routed)           0.127     1.733    U0/count1[3]
    SLICE_X56Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.843 r  U0/count10_carry/O[2]
                         net (fo=1, routed)           0.000     1.843    U0/count10_carry_n_5
    SLICE_X56Y20         FDRE                                         r  U0/count1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.826     1.953    U0/clk100MHz_IBUF_BUFG
    SLICE_X56Y20         FDRE                                         r  U0/count1_reg[3]/C
                         clock pessimism             -0.511     1.442    
    SLICE_X56Y20         FDRE (Hold_fdre_C_D)         0.134     1.576    U0/count1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 U0/clk_5KHz_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/clk_5KHz_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.565%)  route 0.182ns (49.435%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.556     1.439    U0/clk100MHz_IBUF_BUFG
    SLICE_X57Y23         FDRE                                         r  U0/clk_5KHz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y23         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  U0/clk_5KHz_reg/Q
                         net (fo=20, routed)          0.182     1.762    U0/clk_5KHz_reg_0
    SLICE_X57Y23         LUT5 (Prop_lut5_I4_O)        0.045     1.807 r  U0/clk_5KHz_i_1/O
                         net (fo=1, routed)           0.000     1.807    U0/clk_5KHz_i_1_n_0
    SLICE_X57Y23         FDRE                                         r  U0/clk_5KHz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.822     1.949    U0/clk100MHz_IBUF_BUFG
    SLICE_X57Y23         FDRE                                         r  U0/clk_5KHz_reg/C
                         clock pessimism             -0.510     1.439    
    SLICE_X57Y23         FDRE (Hold_fdre_C_D)         0.091     1.530    U0/clk_5KHz_reg
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 U0/count1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/count1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.325ns (74.712%)  route 0.110ns (25.288%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.558     1.441    U0/clk100MHz_IBUF_BUFG
    SLICE_X57Y21         FDRE                                         r  U0/count1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y21         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  U0/count1_reg[0]/Q
                         net (fo=3, routed)           0.110     1.692    U0/count1[0]
    SLICE_X56Y20         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.184     1.876 r  U0/count10_carry/O[1]
                         net (fo=1, routed)           0.000     1.876    U0/count10_carry_n_6
    SLICE_X56Y20         FDRE                                         r  U0/count1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.826     1.953    U0/clk100MHz_IBUF_BUFG
    SLICE_X56Y20         FDRE                                         r  U0/count1_reg[2]/C
                         clock pessimism             -0.497     1.456    
    SLICE_X56Y20         FDRE (Hold_fdre_C_D)         0.134     1.590    U0/count1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 U0/count1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/count1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.337ns (75.391%)  route 0.110ns (24.609%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.558     1.441    U0/clk100MHz_IBUF_BUFG
    SLICE_X57Y21         FDRE                                         r  U0/count1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y21         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  U0/count1_reg[0]/Q
                         net (fo=3, routed)           0.110     1.692    U0/count1[0]
    SLICE_X56Y20         CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.196     1.888 r  U0/count10_carry/O[3]
                         net (fo=1, routed)           0.000     1.888    U0/count10_carry_n_4
    SLICE_X56Y20         FDRE                                         r  U0/count1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.826     1.953    U0/clk100MHz_IBUF_BUFG
    SLICE_X56Y20         FDRE                                         r  U0/count1_reg[4]/C
                         clock pessimism             -0.497     1.456    
    SLICE_X56Y20         FDRE (Hold_fdre_C_D)         0.134     1.590    U0/count1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 U0/count1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/count1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.310ns (71.185%)  route 0.125ns (28.815%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.556     1.439    U0/clk100MHz_IBUF_BUFG
    SLICE_X56Y23         FDRE                                         r  U0/count1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y23         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  U0/count1_reg[15]/Q
                         net (fo=2, routed)           0.125     1.729    U0/count1[15]
    SLICE_X56Y23         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.875 r  U0/count10_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.875    U0/count10_carry__2_n_4
    SLICE_X56Y23         FDRE                                         r  U0/count1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.822     1.949    U0/clk100MHz_IBUF_BUFG
    SLICE_X56Y23         FDRE                                         r  U0/count1_reg[16]/C
                         clock pessimism             -0.510     1.439    
    SLICE_X56Y23         FDRE (Hold_fdre_C_D)         0.134     1.573    U0/count1_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.301    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100MHz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk100MHz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y23   U0/clk_5KHz_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y21   U0/count1_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y22   U0/count1_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y22   U0/count1_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y22   U0/count1_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y23   U0/count1_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y23   U0/count1_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y23   U0/count1_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y23   U0/count1_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y23   U0/clk_5KHz_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y22   U0/count1_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y22   U0/count1_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y22   U0/count1_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y23   U0/count1_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y23   U0/count1_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y23   U0/count1_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y23   U0/count1_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y26   U0/count1_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y26   U0/count1_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y21   U0/count1_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y22   U0/count1_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y22   U0/count1_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y22   U0/count1_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y20   U0/count1_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y27   U0/count1_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y20   U0/count1_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y27   U0/count1_reg[30]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y27   U0/count1_reg[31]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y20   U0/count1_reg[3]/C



