ARRAY_SIZE,FUNC_0
CLK_GATE_SET_TO_DISABLE,VAR_0
CLK_I2S_CDCLK,VAR_1
CLK_I2S_RCLK_PSR,VAR_2
CLK_I2S_RCLK_SRC,VAR_3
CLK_SET_RATE_NO_REPARENT,VAR_4
CLK_SET_RATE_PARENT,VAR_5
ENOMEM,VAR_6
GFP_KERNEL,VAR_7
I2SMOD,VAR_8
I2SPSR,VAR_9
IS_ERR,FUNC_1
PSR_PSREN,VAR_10
QUIRK_NO_MUXPSR,VAR_11
__clk_get_name,FUNC_2
clk_get,FUNC_3
clk_put,FUNC_4
clk_register_divider,FUNC_5
clk_register_gate,FUNC_6
clk_register_mux,FUNC_7
dev_err,FUNC_8
dev_name,FUNC_9
devm_kasprintf,FUNC_10
i2s_unregister_clocks,FUNC_11
of_clk_add_provider,FUNC_12
of_clk_src_onecell_get,VAR_12
of_find_property,FUNC_13
readl,FUNC_14
writel,FUNC_15
i2s_register_clock_provider,FUNC_16
priv,VAR_13
i2s_clk_desc,VAR_14
clk_name,VAR_15
p_names,VAR_16
dev,VAR_17
reg_info,VAR_18
i2s_clk_name,VAR_19
rclksrc,VAR_20
ret,VAR_21
i,VAR_22
val,VAR_23
