{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1717245861648 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717245861649 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun  1 05:44:21 2024 " "Processing started: Sat Jun  1 05:44:21 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717245861649 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717245861649 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part3 -c part3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off part3 -c part3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717245861649 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1717245862086 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1717245862086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part3.v 1 1 " "Found 1 design units, including 1 entities, in source file part3.v" { { "Info" "ISGN_ENTITY_NAME" "1 part3 " "Found entity 1: part3" {  } { { "part3.v" "" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab5/part3/part3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717245873595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717245873595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file freq_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 freq_counter " "Found entity 1: freq_counter" {  } { { "freq_counter.v" "" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab5/part3/freq_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717245873597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717245873597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nor_gate.v 1 1 " "Found 1 design units, including 1 entities, in source file nor_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 nor_gate " "Found entity 1: nor_gate" {  } { { "nor_gate.v" "" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab5/part3/nor_gate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717245873598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717245873598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "smaller_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file smaller_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 smaller_counter " "Found entity 1: smaller_counter" {  } { { "smaller_counter.v" "" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab5/part3/smaller_counter.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717245873599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717245873599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "smaller_counter_seg2.v 1 1 " "Found 1 design units, including 1 entities, in source file smaller_counter_seg2.v" { { "Info" "ISGN_ENTITY_NAME" "1 smaller_counter_seg2 " "Found entity 1: smaller_counter_seg2" {  } { { "smaller_counter_seg2.v" "" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab5/part3/smaller_counter_seg2.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717245873601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717245873601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "smaller_counter_seg3.v 1 1 " "Found 1 design units, including 1 entities, in source file smaller_counter_seg3.v" { { "Info" "ISGN_ENTITY_NAME" "1 smaller_counter_seg3 " "Found entity 1: smaller_counter_seg3" {  } { { "smaller_counter_seg3.v" "" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab5/part3/smaller_counter_seg3.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717245873602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717245873602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "char_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file char_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 char_7seg " "Found entity 1: char_7seg" {  } { { "char_7seg.v" "" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab5/part3/char_7seg.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717245873603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717245873603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "smaller_counter_seg4.v 1 1 " "Found 1 design units, including 1 entities, in source file smaller_counter_seg4.v" { { "Info" "ISGN_ENTITY_NAME" "1 smaller_counter_seg4 " "Found entity 1: smaller_counter_seg4" {  } { { "smaller_counter_seg4.v" "" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab5/part3/smaller_counter_seg4.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717245873605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717245873605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "smaller_counter_seg5.v 1 1 " "Found 1 design units, including 1 entities, in source file smaller_counter_seg5.v" { { "Info" "ISGN_ENTITY_NAME" "1 smaller_counter_seg5 " "Found entity 1: smaller_counter_seg5" {  } { { "smaller_counter_seg5.v" "" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab5/part3/smaller_counter_seg5.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717245873606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717245873606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "smaller_counter_seg6.v 1 1 " "Found 1 design units, including 1 entities, in source file smaller_counter_seg6.v" { { "Info" "ISGN_ENTITY_NAME" "1 smaller_counter_seg6 " "Found entity 1: smaller_counter_seg6" {  } { { "smaller_counter_seg6.v" "" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab5/part3/smaller_counter_seg6.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717245873607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717245873607 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hold part3.v(23) " "Verilog HDL Implicit Net warning at part3.v(23): created implicit net for \"hold\"" {  } { { "part3.v" "" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab5/part3/part3.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717245873608 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "part3 " "Elaborating entity \"part3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1717245873638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_counter freq_counter:U0 " "Elaborating entity \"freq_counter\" for hierarchy \"freq_counter:U0\"" {  } { { "part3.v" "U0" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab5/part3/part3.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717245873651 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 freq_counter.v(18) " "Verilog HDL assignment warning at freq_counter.v(18): truncated value with size 32 to match size of target (19)" {  } { { "freq_counter.v" "" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab5/part3/freq_counter.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717245873653 "|part3|freq_counter:U0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nor_gate nor_gate:U1 " "Elaborating entity \"nor_gate\" for hierarchy \"nor_gate:U1\"" {  } { { "part3.v" "U1" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab5/part3/part3.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717245873654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "smaller_counter smaller_counter:U2 " "Elaborating entity \"smaller_counter\" for hierarchy \"smaller_counter:U2\"" {  } { { "part3.v" "U2" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab5/part3/part3.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717245873657 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 smaller_counter.v(29) " "Verilog HDL assignment warning at smaller_counter.v(29): truncated value with size 32 to match size of target (4)" {  } { { "smaller_counter.v" "" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab5/part3/smaller_counter.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717245873658 "|part3|smaller_counter:U2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 smaller_counter.v(34) " "Verilog HDL assignment warning at smaller_counter.v(34): truncated value with size 32 to match size of target (4)" {  } { { "smaller_counter.v" "" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab5/part3/smaller_counter.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717245873658 "|part3|smaller_counter:U2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "smaller_counter_seg2 smaller_counter_seg2:U3 " "Elaborating entity \"smaller_counter_seg2\" for hierarchy \"smaller_counter_seg2:U3\"" {  } { { "part3.v" "U3" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab5/part3/part3.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717245873659 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 smaller_counter_seg2.v(31) " "Verilog HDL assignment warning at smaller_counter_seg2.v(31): truncated value with size 32 to match size of target (4)" {  } { { "smaller_counter_seg2.v" "" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab5/part3/smaller_counter_seg2.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717245873660 "|part3|smaller_counter_seg2:U3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 smaller_counter_seg2.v(36) " "Verilog HDL assignment warning at smaller_counter_seg2.v(36): truncated value with size 32 to match size of target (4)" {  } { { "smaller_counter_seg2.v" "" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab5/part3/smaller_counter_seg2.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717245873661 "|part3|smaller_counter_seg2:U3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "smaller_counter_seg3 smaller_counter_seg3:U4 " "Elaborating entity \"smaller_counter_seg3\" for hierarchy \"smaller_counter_seg3:U4\"" {  } { { "part3.v" "U4" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab5/part3/part3.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717245873662 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 smaller_counter_seg3.v(30) " "Verilog HDL assignment warning at smaller_counter_seg3.v(30): truncated value with size 32 to match size of target (4)" {  } { { "smaller_counter_seg3.v" "" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab5/part3/smaller_counter_seg3.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717245873663 "|part3|smaller_counter_seg3:U4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 smaller_counter_seg3.v(35) " "Verilog HDL assignment warning at smaller_counter_seg3.v(35): truncated value with size 32 to match size of target (4)" {  } { { "smaller_counter_seg3.v" "" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab5/part3/smaller_counter_seg3.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717245873663 "|part3|smaller_counter_seg3:U4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "smaller_counter_seg4 smaller_counter_seg4:U5 " "Elaborating entity \"smaller_counter_seg4\" for hierarchy \"smaller_counter_seg4:U5\"" {  } { { "part3.v" "U5" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab5/part3/part3.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717245873664 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 smaller_counter_seg4.v(28) " "Verilog HDL assignment warning at smaller_counter_seg4.v(28): truncated value with size 32 to match size of target (4)" {  } { { "smaller_counter_seg4.v" "" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab5/part3/smaller_counter_seg4.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717245873665 "|part3|smaller_counter_seg4:U5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 smaller_counter_seg4.v(32) " "Verilog HDL assignment warning at smaller_counter_seg4.v(32): truncated value with size 32 to match size of target (4)" {  } { { "smaller_counter_seg4.v" "" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab5/part3/smaller_counter_seg4.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717245873665 "|part3|smaller_counter_seg4:U5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "smaller_counter_seg5 smaller_counter_seg5:U6 " "Elaborating entity \"smaller_counter_seg5\" for hierarchy \"smaller_counter_seg5:U6\"" {  } { { "part3.v" "U6" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab5/part3/part3.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717245873666 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 smaller_counter_seg5.v(26) " "Verilog HDL assignment warning at smaller_counter_seg5.v(26): truncated value with size 32 to match size of target (4)" {  } { { "smaller_counter_seg5.v" "" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab5/part3/smaller_counter_seg5.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717245873668 "|part3|smaller_counter_seg5:U6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 smaller_counter_seg5.v(31) " "Verilog HDL assignment warning at smaller_counter_seg5.v(31): truncated value with size 32 to match size of target (4)" {  } { { "smaller_counter_seg5.v" "" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab5/part3/smaller_counter_seg5.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717245873668 "|part3|smaller_counter_seg5:U6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 smaller_counter_seg5.v(36) " "Verilog HDL assignment warning at smaller_counter_seg5.v(36): truncated value with size 32 to match size of target (4)" {  } { { "smaller_counter_seg5.v" "" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab5/part3/smaller_counter_seg5.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717245873668 "|part3|smaller_counter_seg5:U6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 smaller_counter_seg5.v(41) " "Verilog HDL assignment warning at smaller_counter_seg5.v(41): truncated value with size 32 to match size of target (4)" {  } { { "smaller_counter_seg5.v" "" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab5/part3/smaller_counter_seg5.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717245873668 "|part3|smaller_counter_seg5:U6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 smaller_counter_seg5.v(46) " "Verilog HDL assignment warning at smaller_counter_seg5.v(46): truncated value with size 32 to match size of target (4)" {  } { { "smaller_counter_seg5.v" "" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab5/part3/smaller_counter_seg5.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717245873668 "|part3|smaller_counter_seg5:U6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 4 smaller_counter_seg5.v(51) " "Verilog HDL assignment warning at smaller_counter_seg5.v(51): truncated value with size 6 to match size of target (4)" {  } { { "smaller_counter_seg5.v" "" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab5/part3/smaller_counter_seg5.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717245873668 "|part3|smaller_counter_seg5:U6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 smaller_counter_seg5.v(63) " "Verilog HDL assignment warning at smaller_counter_seg5.v(63): truncated value with size 32 to match size of target (4)" {  } { { "smaller_counter_seg5.v" "" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab5/part3/smaller_counter_seg5.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717245873668 "|part3|smaller_counter_seg5:U6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 smaller_counter_seg5.v(67) " "Verilog HDL assignment warning at smaller_counter_seg5.v(67): truncated value with size 32 to match size of target (4)" {  } { { "smaller_counter_seg5.v" "" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab5/part3/smaller_counter_seg5.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717245873668 "|part3|smaller_counter_seg5:U6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "smaller_counter_seg6 smaller_counter_seg6:U7 " "Elaborating entity \"smaller_counter_seg6\" for hierarchy \"smaller_counter_seg6:U7\"" {  } { { "part3.v" "U7" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab5/part3/part3.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717245873669 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 smaller_counter_seg6.v(28) " "Verilog HDL assignment warning at smaller_counter_seg6.v(28): truncated value with size 32 to match size of target (4)" {  } { { "smaller_counter_seg6.v" "" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab5/part3/smaller_counter_seg6.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717245873670 "|part3|smaller_counter_seg6:U7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "char_7seg char_7seg:U8 " "Elaborating entity \"char_7seg\" for hierarchy \"char_7seg:U8\"" {  } { { "part3.v" "U8" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab5/part3/part3.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717245873670 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "stop " "Net \"stop\" is missing source, defaulting to GND" {  } { { "part3.v" "stop" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab5/part3/part3.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717245873695 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1717245873695 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "stop " "Net \"stop\" is missing source, defaulting to GND" {  } { { "part3.v" "stop" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab5/part3/part3.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717245873695 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1717245873695 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "stop " "Net \"stop\" is missing source, defaulting to GND" {  } { { "part3.v" "stop" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab5/part3/part3.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717245873696 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1717245873696 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "part3.v" "" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab5/part3/part3.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717245874292 "|part3|LEDR[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1717245874292 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1717245874375 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "part2 24 " "Ignored 24 assignments for entity \"part2\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity part2 -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity part2 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717245874864 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity part2 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity part2 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717245874864 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity part2 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity part2 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717245874864 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity part2 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity part2 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717245874864 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity part2 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity part2 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717245874864 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity part2 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity part2 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717245874864 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity part2 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity part2 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717245874864 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity part2 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity part2 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717245874864 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity part2 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity part2 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717245874864 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity part2 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity part2 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717245874864 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity part2 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity part2 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717245874864 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity part2 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity part2 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717245874864 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity part2 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity part2 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717245874864 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity part2 -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity part2 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717245874864 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity part2 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity part2 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717245874864 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity part2 -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity part2 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717245874864 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity part2 -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity part2 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717245874864 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity part2 -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity part2 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717245874864 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity part2 -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity part2 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717245874864 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity part2 -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity part2 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717245874864 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity part2 -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity part2 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717245874864 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity part2 -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity part2 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717245874864 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity part2 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity part2 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717245874864 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity part2 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity part2 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717245874864 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1717245874864 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1717245875060 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717245875060 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "220 " "Implemented 220 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1717245875120 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1717245875120 ""} { "Info" "ICUT_CUT_TM_LCELLS" "159 " "Implemented 159 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1717245875120 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1717245875120 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 53 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 53 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4822 " "Peak virtual memory: 4822 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717245875146 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun  1 05:44:35 2024 " "Processing ended: Sat Jun  1 05:44:35 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717245875146 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717245875146 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717245875146 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1717245875146 ""}
