\BOOKMARK [1][-]{section.1}{Introduction}{}% 1
\BOOKMARK [1][-]{section.2}{Background}{}% 2
\BOOKMARK [2][-]{subsection.2.1}{Side Channels}{section.2}% 3
\BOOKMARK [2][-]{subsection.2.2}{Hardware counter registers}{section.2}% 4
\BOOKMARK [2][-]{subsection.2.3}{Execution/Dynamic Matching}{section.2}% 5
\BOOKMARK [1][-]{section.3}{Previous Work}{}% 6
\BOOKMARK [1][-]{section.4}{Methodology}{}% 7
\BOOKMARK [2][-]{subsection.4.1}{Finding Valid Input}{section.4}% 8
\BOOKMARK [3][-]{subsubsection.4.1.1}{Finding Desired Input Size}{subsection.4.1}% 9
\BOOKMARK [3][-]{subsubsection.4.1.2}{Categorizing Input}{subsection.4.1}% 10
\BOOKMARK [2][-]{subsection.4.2}{Generating Protocol State Machine}{section.4}% 11
\BOOKMARK [1][-]{section.5}{Evaluation and Results}{}% 12
\BOOKMARK [2][-]{subsection.5.1}{Finding Input, Input Size and Classifying Input}{section.5}% 13
\BOOKMARK [2][-]{subsection.5.2}{Protocol State Machine Generation}{section.5}% 14
\BOOKMARK [2][-]{subsection.5.3}{Case Study}{section.5}% 15
\BOOKMARK [1][-]{section.6}{Future Work and Limitations}{}% 16
\BOOKMARK [1][-]{section.7}{Conclusions}{}% 17
\BOOKMARK [1][-]{section.8}{References}{}% 18
