// Seed: 2970412159
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  always id_3 = 1;
  wire id_4;
  wire id_5;
  wire id_6 = 1 ? id_1 : id_2;
endmodule
module module_1 (
    input supply0 id_0,
    input supply1 id_1
    , id_18,
    input wor id_2,
    input wor id_3,
    output uwire id_4,
    input wor id_5,
    output tri1 id_6,
    output supply0 id_7,
    output supply0 id_8,
    input wor id_9,
    output wand id_10,
    input wor id_11,
    output supply0 id_12,
    output wor id_13,
    output uwire id_14,
    input wand id_15,
    input tri id_16
);
  assign id_7  = 1'b0;
  assign id_12 = 1;
  module_0(
      id_18, id_18, id_18
  );
endmodule
