<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>AXIRFGainBlock</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">4</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>RF_IN</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rf_in_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rf_in_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rf_in_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.RF_IN.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>RF_OUT</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rf_out_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rf_out_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rf_out_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.RF_OUT.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>axis_aresetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axis_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.AXIS_ARESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>axis_aclk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axis_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.AXIS_ACLK.ASSOCIATED_RESET">axis_aresetn</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.AXIS_ACLK.ASSOCIATED_BUSIF">RF_IN:RF_OUT</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>AXIRFGainBlock_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>5497fee4</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>AXIRFGainBlock_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>5497fee4</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_softwaredriver</spirit:name>
        <spirit:displayName>Software Driver</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:sw.driver</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_softwaredriver_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>60d31a85</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>65cf1b47</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>16328387</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_testbench</spirit:name>
        <spirit:displayName>Test Bench</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation.testbench</spirit:envIdentifier>
        <spirit:modelName>ARFGB_tb</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_testbench_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>bc83c20f</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axis_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axis_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rf_out_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_AXI_STREAM_TDATA_WIDTH&apos;)) - 1)">255</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rf_out_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rf_out_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rf_in_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_AXI_STREAM_TDATA_WIDTH&apos;)) - 1)">255</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rf_in_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rf_in_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>INITIAL_SCALE</spirit:name>
        <spirit:displayName>Initial Scale</spirit:displayName>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.INITIAL_SCALE" spirit:bitStringLength="32">0x01000000</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_AXI_STREAM_TDATA_WIDTH</spirit:name>
        <spirit:displayName>C Axi Stream Tdata Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_AXI_STREAM_TDATA_WIDTH">256</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/AXIRFGainBlock_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/mult16_30.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/AXIRFGainBlock_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_d7b95a1f</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/AXIRFGainBlock_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/mult16_30.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/AXIRFGainBlock_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_softwaredriver_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>drivers/AXIRFGainBlock_v1_0/data/AXIRFGainBlock.mdd</spirit:name>
        <spirit:userFileType>mdd</spirit:userFileType>
        <spirit:userFileType>driver_mdd</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/AXIRFGainBlock_v1_0/data/AXIRFGainBlock.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>driver_tcl</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/AXIRFGainBlock_v1_0/src/Makefile</spirit:name>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/AXIRFGainBlock_v1_0/src/AXIRFGainBlock.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/AXIRFGainBlock_v1_0/src/AXIRFGainBlock.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/AXIRFGainBlock_v1_0/src/AXIRFGainBlock_selftest.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/AXIRFGainBlock_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_65cf1b47</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_testbench_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/ARFGB_tb.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>Simple gain control for RF digital signal chain</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">AXIRFGainBlock_v1_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>INITIAL_SCALE</spirit:name>
      <spirit:displayName>Initial Scale</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.INITIAL_SCALE" spirit:bitStringLength="32">0x01000000</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_AXI_STREAM_TDATA_WIDTH</spirit:name>
      <spirit:displayName>C Axi Stream Tdata Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_AXI_STREAM_TDATA_WIDTH">256</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynquplus</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>AXIRFGainBlock_v1.0</xilinx:displayName>
      <xilinx:coreRevision>6</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2019-08-30T15:49:00Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d803eab_ARCHIVE_LOCATION">c:/Users/zapma/Documents/GitHub/ChannelSim/ip_repo/AXIRFGainBlock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41d74e40_ARCHIVE_LOCATION">c:/Users/zapma/Documents/GitHub/ChannelSim/ip_repo/AXIRFGainBlock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42982213_ARCHIVE_LOCATION">c:/Users/zapma/Documents/GitHub/ChannelSim/ip_repo/AXIRFGainBlock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@427e954c_ARCHIVE_LOCATION">c:/Users/zapma/Documents/GitHub/ChannelSim/ip_repo/AXIRFGainBlock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@479e95de_ARCHIVE_LOCATION">c:/Users/zapma/Documents/GitHub/ChannelSim/ip_repo/AXIRFGainBlock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48f435dc_ARCHIVE_LOCATION">c:/Users/zapma/Documents/GitHub/ChannelSim/ip_repo/AXIRFGainBlock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b2bbdd9_ARCHIVE_LOCATION">c:/Users/zapma/Documents/GitHub/ChannelSim/ip_repo/AXIRFGainBlock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b3a7f40_ARCHIVE_LOCATION">c:/Users/zapma/Documents/GitHub/ChannelSim/ip_repo/AXIRFGainBlock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26f6f24d_ARCHIVE_LOCATION">c:/Users/zapma/Documents/GitHub/ChannelSim/ip_repo/AXIRFGainBlock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51527d91_ARCHIVE_LOCATION">c:/Users/zapma/Documents/GitHub/ChannelSim/ip_repo/AXIRFGainBlock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35968419_ARCHIVE_LOCATION">c:/Users/zapma/Documents/GitHub/ChannelSim/ip_repo/AXIRFGainBlock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a4fa2da_ARCHIVE_LOCATION">c:/Users/zapma/Documents/GitHub/ChannelSim/ip_repo/AXIRFGainBlock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@212c400_ARCHIVE_LOCATION">c:/Users/zapma/Documents/GitHub/ChannelSim/ip_repo/AXIRFGainBlock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c5afbd2_ARCHIVE_LOCATION">c:/Users/zapma/Documents/GitHub/ChannelSim/ip_repo/AXIRFGainBlock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c245b94_ARCHIVE_LOCATION">c:/Users/zapma/Documents/GitHub/ChannelSim/ip_repo/AXIRFGainBlock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74408380_ARCHIVE_LOCATION">c:/Users/zapma/Documents/GitHub/ChannelSim/ip_repo/AXIRFGainBlock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ffc7f09_ARCHIVE_LOCATION">c:/Users/zapma/Documents/GitHub/ChannelSim/ip_repo/AXIRFGainBlock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7599d8ed_ARCHIVE_LOCATION">c:/Users/zapma/Documents/GitHub/ChannelSim/ip_repo/AXIRFGainBlock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@737e3036_ARCHIVE_LOCATION">c:/Users/zapma/Documents/GitHub/ChannelSim/ip_repo/AXIRFGainBlock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15a3c24e_ARCHIVE_LOCATION">c:/Users/zapma/Documents/GitHub/ChannelSim/ip_repo/AXIRFGainBlock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42c88ef3_ARCHIVE_LOCATION">c:/Users/zapma/Documents/GitHub/ChannelSim/ip_repo/AXIRFGainBlock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c436f4d_ARCHIVE_LOCATION">c:/Users/zapma/Documents/GitHub/ChannelSim/ip_repo/AXIRFGainBlock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3670c390_ARCHIVE_LOCATION">c:/Users/zapma/Documents/GitHub/ChannelSim/ip_repo/AXIRFGainBlock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68709dba_ARCHIVE_LOCATION">c:/Users/zapma/Documents/GitHub/ChannelSim/ip_repo/AXIRFGainBlock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fc1067c_ARCHIVE_LOCATION">c:/Users/zapma/Documents/GitHub/ChannelSim/ip_repo/AXIRFGainBlock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50681ff4_ARCHIVE_LOCATION">c:/Users/zapma/Documents/GitHub/ChannelSim/ip_repo/AXIRFGainBlock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a7c07b5_ARCHIVE_LOCATION">c:/Users/zapma/Documents/GitHub/ChannelSim/ip_repo/AXIRFGainBlock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44b43e4_ARCHIVE_LOCATION">c:/Users/zapma/Documents/GitHub/ChannelSim/ip_repo/AXIRFGainBlock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30e8d702_ARCHIVE_LOCATION">c:/Users/zapma/Documents/GitHub/ChannelSim/ip_repo/AXIRFGainBlock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d5346a9_ARCHIVE_LOCATION">c:/Users/zapma/Documents/GitHub/ChannelSim/ip_repo/AXIRFGainBlock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a93b235_ARCHIVE_LOCATION">c:/Users/zapma/Documents/GitHub/ChannelSim/ip_repo/AXIRFGainBlock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c2940b2_ARCHIVE_LOCATION">c:/Users/zapma/Documents/GitHub/ChannelSim/ip_repo/AXIRFGainBlock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ba7bf7c_ARCHIVE_LOCATION">c:/Users/zapma/Documents/GitHub/ChannelSim/ip_repo/AXIRFGainBlock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64583ce4_ARCHIVE_LOCATION">c:/Users/zapma/Documents/GitHub/ChannelSim/ip_repo/AXIRFGainBlock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e3fd2c0_ARCHIVE_LOCATION">c:/Users/zapma/Documents/GitHub/ChannelSim/ip_repo/AXIRFGainBlock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ad7318_ARCHIVE_LOCATION">c:/Users/zapma/Documents/GitHub/ChannelSim/ip_repo/AXIRFGainBlock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@df4f739_ARCHIVE_LOCATION">c:/Users/zapma/Documents/GitHub/ChannelSim/ip_repo/AXIRFGainBlock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75e95538_ARCHIVE_LOCATION">c:/Users/zapma/Documents/GitHub/ChannelSim/ip_repo/AXIRFGainBlock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63760748_ARCHIVE_LOCATION">c:/Users/zapma/Documents/GitHub/ChannelSim/ip_repo/AXIRFGainBlock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@434e755a_ARCHIVE_LOCATION">c:/Users/zapma/Documents/GitHub/ChannelSim/ip_repo/AXIRFGainBlock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ebaab3e_ARCHIVE_LOCATION">c:/Users/zapma/Documents/GitHub/ChannelSim/ip_repo/AXIRFGainBlock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@852dde8_ARCHIVE_LOCATION">c:/Users/zapma/Documents/GitHub/ChannelSim/ip_repo/AXIRFGainBlock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@762d5ecb_ARCHIVE_LOCATION">c:/Users/zapma/Documents/GitHub/ChannelSim/ip_repo/AXIRFGainBlock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41edf66e_ARCHIVE_LOCATION">c:/Users/zapma/Documents/GitHub/ChannelSim/ip_repo/AXIRFGainBlock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b387224_ARCHIVE_LOCATION">c:/Users/zapma/Documents/GitHub/ChannelSim/ip_repo/AXIRFGainBlock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37466a44_ARCHIVE_LOCATION">c:/Users/zapma/Documents/GitHub/ChannelSim/ip_repo/AXIRFGainBlock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@309e500a_ARCHIVE_LOCATION">c:/Users/zapma/Documents/GitHub/ChannelSim/ip_repo/AXIRFGainBlock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d80a4f3_ARCHIVE_LOCATION">c:/Users/zapma/Documents/GitHub/ChannelSim/ip_repo/AXIRFGainBlock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@674da66_ARCHIVE_LOCATION">c:/Users/zapma/Documents/GitHub/ChannelSim/ip_repo/AXIRFGainBlock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@247e8d1e_ARCHIVE_LOCATION">c:/Users/zapma/Documents/GitHub/ChannelSim/ip_repo/AXIRFGainBlock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f6b0b24_ARCHIVE_LOCATION">c:/Users/zapma/Documents/GitHub/ChannelSim/ip_repo/AXIRFGainBlock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30e22888_ARCHIVE_LOCATION">c:/Users/zapma/Documents/GitHub/ChannelSim/ip_repo/AXIRFGainBlock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bc1294_ARCHIVE_LOCATION">c:/Users/zapma/Documents/GitHub/ChannelSim/ip_repo/AXIRFGainBlock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a2b86b_ARCHIVE_LOCATION">c:/Users/zapma/Documents/GitHub/ChannelSim/ip_repo/AXIRFGainBlock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3297fd7b_ARCHIVE_LOCATION">c:/Users/zapma/Documents/GitHub/ChannelSim/ip_repo/AXIRFGainBlock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15a685a7_ARCHIVE_LOCATION">c:/Users/zapma/Documents/GitHub/ChannelSim/ip_repo/AXIRFGainBlock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@242c3b96_ARCHIVE_LOCATION">c:/Users/zapma/Documents/GitHub/ChannelSim/ip_repo/AXIRFGainBlock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d44768_ARCHIVE_LOCATION">c:/Users/zapma/Documents/GitHub/ChannelSim/ip_repo/AXIRFGainBlock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12730994_ARCHIVE_LOCATION">c:/Users/zapma/Documents/GitHub/ChannelSim/ip_repo/AXIRFGainBlock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c6e7230_ARCHIVE_LOCATION">c:/Users/zapma/Documents/GitHub/ChannelSim/ip_repo/AXIRFGainBlock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e7d1f1a_ARCHIVE_LOCATION">c:/Users/zapma/Documents/GitHub/ChannelSim/ip_repo/AXIRFGainBlock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3731be8a_ARCHIVE_LOCATION">c:/Users/zapma/Documents/GitHub/ChannelSim/ip_repo/AXIRFGainBlock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48fbf73e_ARCHIVE_LOCATION">c:/Users/zapma/Documents/GitHub/ChannelSim/ip_repo/AXIRFGainBlock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e7b9355_ARCHIVE_LOCATION">c:/Users/zapma/Documents/GitHub/ChannelSim/ip_repo/AXIRFGainBlock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@756218c1_ARCHIVE_LOCATION">c:/Users/zapma/Documents/GitHub/ChannelSim/ip_repo/AXIRFGainBlock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e36b092_ARCHIVE_LOCATION">c:/Users/zapma/Documents/GitHub/ChannelSim/ip_repo/AXIRFGainBlock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@266b9b15_ARCHIVE_LOCATION">c:/Users/zapma/Documents/GitHub/ChannelSim/ip_repo/AXIRFGainBlock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77fa3f37_ARCHIVE_LOCATION">c:/Users/zapma/Documents/GitHub/ChannelSim/ip_repo/AXIRFGainBlock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71b62004_ARCHIVE_LOCATION">c:/Users/zapma/Documents/GitHub/ChannelSim/ip_repo/AXIRFGainBlock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d9288b_ARCHIVE_LOCATION">c:/Users/zapma/Documents/GitHub/ChannelSim/ip_repo/AXIRFGainBlock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b7d8788_ARCHIVE_LOCATION">c:/Users/zapma/Documents/GitHub/ChannelSim/ip_repo/AXIRFGainBlock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@151b94fd_ARCHIVE_LOCATION">c:/Users/zapma/Documents/GitHub/ChannelSim/ip_repo/AXIRFGainBlock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@366977bd_ARCHIVE_LOCATION">c:/Users/zapma/Documents/GitHub/ChannelSim/ip_repo/AXIRFGainBlock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c94a5d8_ARCHIVE_LOCATION">c:/Users/zapma/Documents/GitHub/ChannelSim/ip_repo/AXIRFGainBlock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c82d281_ARCHIVE_LOCATION">c:/Users/zapma/Documents/GitHub/ChannelSim/ip_repo/AXIRFGainBlock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f4bb7c8_ARCHIVE_LOCATION">c:/Users/zapma/Documents/GitHub/ChannelSim/ip_repo/AXIRFGainBlock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@640ab0fa_ARCHIVE_LOCATION">c:/Users/zapma/Documents/GitHub/ChannelSim/ip_repo/AXIRFGainBlock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15e394b7_ARCHIVE_LOCATION">c:/Users/zapma/Documents/GitHub/ChannelSim/ip_repo/AXIRFGainBlock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19781426_ARCHIVE_LOCATION">c:/Users/zapma/Documents/GitHub/ChannelSim/ip_repo/AXIRFGainBlock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48b7d0bf_ARCHIVE_LOCATION">c:/Users/zapma/Documents/GitHub/ChannelSim/ip_repo/AXIRFGainBlock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ae5bb6_ARCHIVE_LOCATION">c:/Users/zapma/Documents/GitHub/ChannelSim/ip_repo/AXIRFGainBlock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d5907be_ARCHIVE_LOCATION">c:/Users/zapma/Documents/GitHub/ChannelSim/ip_repo/AXIRFGainBlock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a95a8c1_ARCHIVE_LOCATION">c:/Users/zapma/Documents/GitHub/ChannelSim/ip_repo/AXIRFGainBlock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16eb219b_ARCHIVE_LOCATION">c:/Users/zapma/Documents/GitHub/ChannelSim/ip_repo/AXIRFGainBlock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f1ccb38_ARCHIVE_LOCATION">c:/Users/zapma/Documents/GitHub/ChannelSim/ip_repo/AXIRFGainBlock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67d8dd21_ARCHIVE_LOCATION">c:/Users/zapma/Documents/GitHub/ChannelSim/ip_repo/AXIRFGainBlock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@483de2ad_ARCHIVE_LOCATION">c:/Users/zapma/Documents/GitHub/ChannelSim/ip_repo/AXIRFGainBlock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@653e3b27_ARCHIVE_LOCATION">c:/Users/zapma/Documents/GitHub/ChannelSim/ip_repo/AXIRFGainBlock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@caa0b36_ARCHIVE_LOCATION">c:/Users/zapma/Documents/GitHub/ChannelSim/ip_repo/AXIRFGainBlock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10a421a3_ARCHIVE_LOCATION">c:/Users/zapma/Documents/GitHub/ChannelSim/ip_repo/AXIRFGainBlock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44139f0c_ARCHIVE_LOCATION">c:/Users/zapma/Documents/GitHub/ChannelSim/ip_repo/AXIRFGainBlock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10dbf25a_ARCHIVE_LOCATION">c:/Users/zapma/Documents/GitHub/ChannelSim/ip_repo/AXIRFGainBlock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1286c4f4_ARCHIVE_LOCATION">c:/Users/zapma/Documents/GitHub/ChannelSim/ip_repo/AXIRFGainBlock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29381750_ARCHIVE_LOCATION">c:/Users/zapma/Documents/GitHub/ChannelSim/ip_repo/AXIRFGainBlock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@eaf7b71_ARCHIVE_LOCATION">c:/Users/zapma/Documents/GitHub/ChannelSim/ip_repo/AXIRFGainBlock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f128206_ARCHIVE_LOCATION">c:/Users/zapma/Documents/GitHub/ChannelSim/ip_repo/AXIRFGainBlock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b706bd9_ARCHIVE_LOCATION">c:/Users/zapma/Documents/GitHub/ChannelSim/ip_repo/AXIRFGainBlock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28b0a199_ARCHIVE_LOCATION">c:/Users/zapma/Documents/GitHub/ChannelSim/ip_repo/AXIRFGainBlock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1dbcd012_ARCHIVE_LOCATION">c:/Users/zapma/Documents/GitHub/ChannelSim/ip_repo/AXIRFGainBlock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61d77eab_ARCHIVE_LOCATION">c:/Users/zapma/Documents/GitHub/ChannelSim/ip_repo/AXIRFGainBlock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e5c9cb5_ARCHIVE_LOCATION">c:/Users/zapma/Documents/GitHub/ChannelSim/ip_repo/AXIRFGainBlock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ea10c31_ARCHIVE_LOCATION">c:/Users/zapma/Documents/GitHub/ChannelSim/ip_repo/AXIRFGainBlock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49db27c1_ARCHIVE_LOCATION">c:/Users/zapma/Documents/GitHub/ChannelSim/ip_repo/AXIRFGainBlock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62a2982e_ARCHIVE_LOCATION">c:/Users/zapma/Documents/GitHub/ChannelSim/ip_repo/AXIRFGainBlock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55706bb2_ARCHIVE_LOCATION">c:/Users/zapma/Documents/GitHub/ChannelSim/ip_repo/AXIRFGainBlock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1bef2fb9_ARCHIVE_LOCATION">c:/Users/zapma/Documents/GitHub/ChannelSim/ip_repo/AXIRFGainBlock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c070ada_ARCHIVE_LOCATION">c:/Users/zapma/Documents/GitHub/ChannelSim/ip_repo/AXIRFGainBlock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bfb5956_ARCHIVE_LOCATION">c:/Users/zapma/Documents/GitHub/ChannelSim/ip_repo/AXIRFGainBlock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cd218c5_ARCHIVE_LOCATION">c:/Users/zapma/Documents/GitHub/ChannelSim/ip_repo/AXIRFGainBlock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@613b9532_ARCHIVE_LOCATION">c:/Users/zapma/Documents/GitHub/ChannelSim/ip_repo/AXIRFGainBlock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45f2beae_ARCHIVE_LOCATION">c:/Users/zapma/Documents/GitHub/ChannelSim/ip_repo/AXIRFGainBlock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ac14561_ARCHIVE_LOCATION">c:/Users/zapma/Documents/GitHub/ChannelSim/ip_repo/AXIRFGainBlock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e204351_ARCHIVE_LOCATION">c:/Users/zapma/Documents/GitHub/ChannelSim/ip_repo/AXIRFGainBlock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a6c01d3_ARCHIVE_LOCATION">c:/Users/zapma/Documents/GitHub/ChannelSim/ip_repo/AXIRFGainBlock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6cf99114_ARCHIVE_LOCATION">c:/Users/zapma/Documents/GitHub/ChannelSim/ip_repo/AXIRFGainBlock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33987745_ARCHIVE_LOCATION">c:/Users/zapma/Documents/GitHub/ChannelSim/ip_repo/AXIRFGainBlock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d08cf4a_ARCHIVE_LOCATION">c:/Users/zapma/Documents/GitHub/ChannelSim/ip_repo/AXIRFGainBlock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9796b1a_ARCHIVE_LOCATION">c:/Users/zapma/Documents/GitHub/ChannelSim/ip_repo/AXIRFGainBlock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2dd3220a_ARCHIVE_LOCATION">c:/Users/zapma/Documents/GitHub/ChannelSim/ip_repo/AXIRFGainBlock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19ee2314_ARCHIVE_LOCATION">c:/Users/zapma/Documents/GitHub/ChannelSim/ip_repo/AXIRFGainBlock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48ef4005_ARCHIVE_LOCATION">c:/Users/zapma/Documents/GitHub/ChannelSim/ip_repo/AXIRFGainBlock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36166ea4_ARCHIVE_LOCATION">c:/Users/zapma/Documents/GitHub/ChannelSim/ip_repo/AXIRFGainBlock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37e7fcad_ARCHIVE_LOCATION">c:/Users/zapma/Documents/GitHub/ChannelSim/ip_repo/AXIRFGainBlock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@227b8289_ARCHIVE_LOCATION">c:/Users/zapma/Documents/GitHub/ChannelSim/ip_repo/AXIRFGainBlock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4eef84d7_ARCHIVE_LOCATION">c:/Users/zapma/Documents/GitHub/ChannelSim/ip_repo/AXIRFGainBlock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c9fb977_ARCHIVE_LOCATION">c:/Users/zapma/Documents/GitHub/ChannelSim/ip_repo/AXIRFGainBlock_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c5e1a22_ARCHIVE_LOCATION">c:/Users/zapma/Documents/GitHub/ChannelSim/ip_repo/AXIRFGainBlock_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="f668566c"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="b71566c2"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="2d7f98ce"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="5764be8e"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="7cff6ed7"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
