
EncoderTest.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d630  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000848  0800d800  0800d800  0000e800  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e048  0800e048  00010328  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800e048  0800e048  0000f048  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e050  0800e050  00010328  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e050  0800e050  0000f050  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800e054  0800e054  0000f054  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000328  20000000  0800e058  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000004b8  20000328  0800e380  00010328  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200007e0  0800e380  000107e0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00010328  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001bf86  00000000  00000000  00010358  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000304e  00000000  00000000  0002c2de  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000018a8  00000000  00000000  0002f330  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000137e  00000000  00000000  00030bd8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00026eff  00000000  00000000  00031f56  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001b7ce  00000000  00000000  00058e55  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000edd49  00000000  00000000  00074623  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0016236c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007c70  00000000  00000000  001623b0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004f  00000000  00000000  0016a020  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000328 	.word	0x20000328
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800d7e8 	.word	0x0800d7e8

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	2000032c 	.word	0x2000032c
 800020c:	0800d7e8 	.word	0x0800d7e8

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b988 	b.w	8000fb0 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f806 	bl	8000cb8 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__udivmoddi4>:
 8000cb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cbc:	9d08      	ldr	r5, [sp, #32]
 8000cbe:	468e      	mov	lr, r1
 8000cc0:	4604      	mov	r4, r0
 8000cc2:	4688      	mov	r8, r1
 8000cc4:	2b00      	cmp	r3, #0
 8000cc6:	d14a      	bne.n	8000d5e <__udivmoddi4+0xa6>
 8000cc8:	428a      	cmp	r2, r1
 8000cca:	4617      	mov	r7, r2
 8000ccc:	d962      	bls.n	8000d94 <__udivmoddi4+0xdc>
 8000cce:	fab2 f682 	clz	r6, r2
 8000cd2:	b14e      	cbz	r6, 8000ce8 <__udivmoddi4+0x30>
 8000cd4:	f1c6 0320 	rsb	r3, r6, #32
 8000cd8:	fa01 f806 	lsl.w	r8, r1, r6
 8000cdc:	fa20 f303 	lsr.w	r3, r0, r3
 8000ce0:	40b7      	lsls	r7, r6
 8000ce2:	ea43 0808 	orr.w	r8, r3, r8
 8000ce6:	40b4      	lsls	r4, r6
 8000ce8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cec:	fa1f fc87 	uxth.w	ip, r7
 8000cf0:	fbb8 f1fe 	udiv	r1, r8, lr
 8000cf4:	0c23      	lsrs	r3, r4, #16
 8000cf6:	fb0e 8811 	mls	r8, lr, r1, r8
 8000cfa:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cfe:	fb01 f20c 	mul.w	r2, r1, ip
 8000d02:	429a      	cmp	r2, r3
 8000d04:	d909      	bls.n	8000d1a <__udivmoddi4+0x62>
 8000d06:	18fb      	adds	r3, r7, r3
 8000d08:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d0c:	f080 80ea 	bcs.w	8000ee4 <__udivmoddi4+0x22c>
 8000d10:	429a      	cmp	r2, r3
 8000d12:	f240 80e7 	bls.w	8000ee4 <__udivmoddi4+0x22c>
 8000d16:	3902      	subs	r1, #2
 8000d18:	443b      	add	r3, r7
 8000d1a:	1a9a      	subs	r2, r3, r2
 8000d1c:	b2a3      	uxth	r3, r4
 8000d1e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d22:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d26:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d2a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d2e:	459c      	cmp	ip, r3
 8000d30:	d909      	bls.n	8000d46 <__udivmoddi4+0x8e>
 8000d32:	18fb      	adds	r3, r7, r3
 8000d34:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d38:	f080 80d6 	bcs.w	8000ee8 <__udivmoddi4+0x230>
 8000d3c:	459c      	cmp	ip, r3
 8000d3e:	f240 80d3 	bls.w	8000ee8 <__udivmoddi4+0x230>
 8000d42:	443b      	add	r3, r7
 8000d44:	3802      	subs	r0, #2
 8000d46:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d4a:	eba3 030c 	sub.w	r3, r3, ip
 8000d4e:	2100      	movs	r1, #0
 8000d50:	b11d      	cbz	r5, 8000d5a <__udivmoddi4+0xa2>
 8000d52:	40f3      	lsrs	r3, r6
 8000d54:	2200      	movs	r2, #0
 8000d56:	e9c5 3200 	strd	r3, r2, [r5]
 8000d5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d5e:	428b      	cmp	r3, r1
 8000d60:	d905      	bls.n	8000d6e <__udivmoddi4+0xb6>
 8000d62:	b10d      	cbz	r5, 8000d68 <__udivmoddi4+0xb0>
 8000d64:	e9c5 0100 	strd	r0, r1, [r5]
 8000d68:	2100      	movs	r1, #0
 8000d6a:	4608      	mov	r0, r1
 8000d6c:	e7f5      	b.n	8000d5a <__udivmoddi4+0xa2>
 8000d6e:	fab3 f183 	clz	r1, r3
 8000d72:	2900      	cmp	r1, #0
 8000d74:	d146      	bne.n	8000e04 <__udivmoddi4+0x14c>
 8000d76:	4573      	cmp	r3, lr
 8000d78:	d302      	bcc.n	8000d80 <__udivmoddi4+0xc8>
 8000d7a:	4282      	cmp	r2, r0
 8000d7c:	f200 8105 	bhi.w	8000f8a <__udivmoddi4+0x2d2>
 8000d80:	1a84      	subs	r4, r0, r2
 8000d82:	eb6e 0203 	sbc.w	r2, lr, r3
 8000d86:	2001      	movs	r0, #1
 8000d88:	4690      	mov	r8, r2
 8000d8a:	2d00      	cmp	r5, #0
 8000d8c:	d0e5      	beq.n	8000d5a <__udivmoddi4+0xa2>
 8000d8e:	e9c5 4800 	strd	r4, r8, [r5]
 8000d92:	e7e2      	b.n	8000d5a <__udivmoddi4+0xa2>
 8000d94:	2a00      	cmp	r2, #0
 8000d96:	f000 8090 	beq.w	8000eba <__udivmoddi4+0x202>
 8000d9a:	fab2 f682 	clz	r6, r2
 8000d9e:	2e00      	cmp	r6, #0
 8000da0:	f040 80a4 	bne.w	8000eec <__udivmoddi4+0x234>
 8000da4:	1a8a      	subs	r2, r1, r2
 8000da6:	0c03      	lsrs	r3, r0, #16
 8000da8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000dac:	b280      	uxth	r0, r0
 8000dae:	b2bc      	uxth	r4, r7
 8000db0:	2101      	movs	r1, #1
 8000db2:	fbb2 fcfe 	udiv	ip, r2, lr
 8000db6:	fb0e 221c 	mls	r2, lr, ip, r2
 8000dba:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000dbe:	fb04 f20c 	mul.w	r2, r4, ip
 8000dc2:	429a      	cmp	r2, r3
 8000dc4:	d907      	bls.n	8000dd6 <__udivmoddi4+0x11e>
 8000dc6:	18fb      	adds	r3, r7, r3
 8000dc8:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000dcc:	d202      	bcs.n	8000dd4 <__udivmoddi4+0x11c>
 8000dce:	429a      	cmp	r2, r3
 8000dd0:	f200 80e0 	bhi.w	8000f94 <__udivmoddi4+0x2dc>
 8000dd4:	46c4      	mov	ip, r8
 8000dd6:	1a9b      	subs	r3, r3, r2
 8000dd8:	fbb3 f2fe 	udiv	r2, r3, lr
 8000ddc:	fb0e 3312 	mls	r3, lr, r2, r3
 8000de0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000de4:	fb02 f404 	mul.w	r4, r2, r4
 8000de8:	429c      	cmp	r4, r3
 8000dea:	d907      	bls.n	8000dfc <__udivmoddi4+0x144>
 8000dec:	18fb      	adds	r3, r7, r3
 8000dee:	f102 30ff 	add.w	r0, r2, #4294967295
 8000df2:	d202      	bcs.n	8000dfa <__udivmoddi4+0x142>
 8000df4:	429c      	cmp	r4, r3
 8000df6:	f200 80ca 	bhi.w	8000f8e <__udivmoddi4+0x2d6>
 8000dfa:	4602      	mov	r2, r0
 8000dfc:	1b1b      	subs	r3, r3, r4
 8000dfe:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e02:	e7a5      	b.n	8000d50 <__udivmoddi4+0x98>
 8000e04:	f1c1 0620 	rsb	r6, r1, #32
 8000e08:	408b      	lsls	r3, r1
 8000e0a:	fa22 f706 	lsr.w	r7, r2, r6
 8000e0e:	431f      	orrs	r7, r3
 8000e10:	fa0e f401 	lsl.w	r4, lr, r1
 8000e14:	fa20 f306 	lsr.w	r3, r0, r6
 8000e18:	fa2e fe06 	lsr.w	lr, lr, r6
 8000e1c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000e20:	4323      	orrs	r3, r4
 8000e22:	fa00 f801 	lsl.w	r8, r0, r1
 8000e26:	fa1f fc87 	uxth.w	ip, r7
 8000e2a:	fbbe f0f9 	udiv	r0, lr, r9
 8000e2e:	0c1c      	lsrs	r4, r3, #16
 8000e30:	fb09 ee10 	mls	lr, r9, r0, lr
 8000e34:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000e38:	fb00 fe0c 	mul.w	lr, r0, ip
 8000e3c:	45a6      	cmp	lr, r4
 8000e3e:	fa02 f201 	lsl.w	r2, r2, r1
 8000e42:	d909      	bls.n	8000e58 <__udivmoddi4+0x1a0>
 8000e44:	193c      	adds	r4, r7, r4
 8000e46:	f100 3aff 	add.w	sl, r0, #4294967295
 8000e4a:	f080 809c 	bcs.w	8000f86 <__udivmoddi4+0x2ce>
 8000e4e:	45a6      	cmp	lr, r4
 8000e50:	f240 8099 	bls.w	8000f86 <__udivmoddi4+0x2ce>
 8000e54:	3802      	subs	r0, #2
 8000e56:	443c      	add	r4, r7
 8000e58:	eba4 040e 	sub.w	r4, r4, lr
 8000e5c:	fa1f fe83 	uxth.w	lr, r3
 8000e60:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e64:	fb09 4413 	mls	r4, r9, r3, r4
 8000e68:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000e6c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e70:	45a4      	cmp	ip, r4
 8000e72:	d908      	bls.n	8000e86 <__udivmoddi4+0x1ce>
 8000e74:	193c      	adds	r4, r7, r4
 8000e76:	f103 3eff 	add.w	lr, r3, #4294967295
 8000e7a:	f080 8082 	bcs.w	8000f82 <__udivmoddi4+0x2ca>
 8000e7e:	45a4      	cmp	ip, r4
 8000e80:	d97f      	bls.n	8000f82 <__udivmoddi4+0x2ca>
 8000e82:	3b02      	subs	r3, #2
 8000e84:	443c      	add	r4, r7
 8000e86:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000e8a:	eba4 040c 	sub.w	r4, r4, ip
 8000e8e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e92:	4564      	cmp	r4, ip
 8000e94:	4673      	mov	r3, lr
 8000e96:	46e1      	mov	r9, ip
 8000e98:	d362      	bcc.n	8000f60 <__udivmoddi4+0x2a8>
 8000e9a:	d05f      	beq.n	8000f5c <__udivmoddi4+0x2a4>
 8000e9c:	b15d      	cbz	r5, 8000eb6 <__udivmoddi4+0x1fe>
 8000e9e:	ebb8 0203 	subs.w	r2, r8, r3
 8000ea2:	eb64 0409 	sbc.w	r4, r4, r9
 8000ea6:	fa04 f606 	lsl.w	r6, r4, r6
 8000eaa:	fa22 f301 	lsr.w	r3, r2, r1
 8000eae:	431e      	orrs	r6, r3
 8000eb0:	40cc      	lsrs	r4, r1
 8000eb2:	e9c5 6400 	strd	r6, r4, [r5]
 8000eb6:	2100      	movs	r1, #0
 8000eb8:	e74f      	b.n	8000d5a <__udivmoddi4+0xa2>
 8000eba:	fbb1 fcf2 	udiv	ip, r1, r2
 8000ebe:	0c01      	lsrs	r1, r0, #16
 8000ec0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000ec4:	b280      	uxth	r0, r0
 8000ec6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000eca:	463b      	mov	r3, r7
 8000ecc:	4638      	mov	r0, r7
 8000ece:	463c      	mov	r4, r7
 8000ed0:	46b8      	mov	r8, r7
 8000ed2:	46be      	mov	lr, r7
 8000ed4:	2620      	movs	r6, #32
 8000ed6:	fbb1 f1f7 	udiv	r1, r1, r7
 8000eda:	eba2 0208 	sub.w	r2, r2, r8
 8000ede:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000ee2:	e766      	b.n	8000db2 <__udivmoddi4+0xfa>
 8000ee4:	4601      	mov	r1, r0
 8000ee6:	e718      	b.n	8000d1a <__udivmoddi4+0x62>
 8000ee8:	4610      	mov	r0, r2
 8000eea:	e72c      	b.n	8000d46 <__udivmoddi4+0x8e>
 8000eec:	f1c6 0220 	rsb	r2, r6, #32
 8000ef0:	fa2e f302 	lsr.w	r3, lr, r2
 8000ef4:	40b7      	lsls	r7, r6
 8000ef6:	40b1      	lsls	r1, r6
 8000ef8:	fa20 f202 	lsr.w	r2, r0, r2
 8000efc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f00:	430a      	orrs	r2, r1
 8000f02:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f06:	b2bc      	uxth	r4, r7
 8000f08:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f0c:	0c11      	lsrs	r1, r2, #16
 8000f0e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f12:	fb08 f904 	mul.w	r9, r8, r4
 8000f16:	40b0      	lsls	r0, r6
 8000f18:	4589      	cmp	r9, r1
 8000f1a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000f1e:	b280      	uxth	r0, r0
 8000f20:	d93e      	bls.n	8000fa0 <__udivmoddi4+0x2e8>
 8000f22:	1879      	adds	r1, r7, r1
 8000f24:	f108 3cff 	add.w	ip, r8, #4294967295
 8000f28:	d201      	bcs.n	8000f2e <__udivmoddi4+0x276>
 8000f2a:	4589      	cmp	r9, r1
 8000f2c:	d81f      	bhi.n	8000f6e <__udivmoddi4+0x2b6>
 8000f2e:	eba1 0109 	sub.w	r1, r1, r9
 8000f32:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f36:	fb09 f804 	mul.w	r8, r9, r4
 8000f3a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f3e:	b292      	uxth	r2, r2
 8000f40:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f44:	4542      	cmp	r2, r8
 8000f46:	d229      	bcs.n	8000f9c <__udivmoddi4+0x2e4>
 8000f48:	18ba      	adds	r2, r7, r2
 8000f4a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000f4e:	d2c4      	bcs.n	8000eda <__udivmoddi4+0x222>
 8000f50:	4542      	cmp	r2, r8
 8000f52:	d2c2      	bcs.n	8000eda <__udivmoddi4+0x222>
 8000f54:	f1a9 0102 	sub.w	r1, r9, #2
 8000f58:	443a      	add	r2, r7
 8000f5a:	e7be      	b.n	8000eda <__udivmoddi4+0x222>
 8000f5c:	45f0      	cmp	r8, lr
 8000f5e:	d29d      	bcs.n	8000e9c <__udivmoddi4+0x1e4>
 8000f60:	ebbe 0302 	subs.w	r3, lr, r2
 8000f64:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000f68:	3801      	subs	r0, #1
 8000f6a:	46e1      	mov	r9, ip
 8000f6c:	e796      	b.n	8000e9c <__udivmoddi4+0x1e4>
 8000f6e:	eba7 0909 	sub.w	r9, r7, r9
 8000f72:	4449      	add	r1, r9
 8000f74:	f1a8 0c02 	sub.w	ip, r8, #2
 8000f78:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f7c:	fb09 f804 	mul.w	r8, r9, r4
 8000f80:	e7db      	b.n	8000f3a <__udivmoddi4+0x282>
 8000f82:	4673      	mov	r3, lr
 8000f84:	e77f      	b.n	8000e86 <__udivmoddi4+0x1ce>
 8000f86:	4650      	mov	r0, sl
 8000f88:	e766      	b.n	8000e58 <__udivmoddi4+0x1a0>
 8000f8a:	4608      	mov	r0, r1
 8000f8c:	e6fd      	b.n	8000d8a <__udivmoddi4+0xd2>
 8000f8e:	443b      	add	r3, r7
 8000f90:	3a02      	subs	r2, #2
 8000f92:	e733      	b.n	8000dfc <__udivmoddi4+0x144>
 8000f94:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f98:	443b      	add	r3, r7
 8000f9a:	e71c      	b.n	8000dd6 <__udivmoddi4+0x11e>
 8000f9c:	4649      	mov	r1, r9
 8000f9e:	e79c      	b.n	8000eda <__udivmoddi4+0x222>
 8000fa0:	eba1 0109 	sub.w	r1, r1, r9
 8000fa4:	46c4      	mov	ip, r8
 8000fa6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000faa:	fb09 f804 	mul.w	r8, r9, r4
 8000fae:	e7c4      	b.n	8000f3a <__udivmoddi4+0x282>

08000fb0 <__aeabi_idiv0>:
 8000fb0:	4770      	bx	lr
 8000fb2:	bf00      	nop

08000fb4 <bmi3_init>:
/*!
 * @brief This API is the entry point for bmi3 sensor. It reads and validates the
 * chip-id of the sensor.
 */
int8_t bmi3_init(struct bmi3_dev *dev)
{
 8000fb4:	b580      	push	{r7, lr}
 8000fb6:	b084      	sub	sp, #16
 8000fb8:	af00      	add	r7, sp, #0
 8000fba:	6078      	str	r0, [r7, #4]
    /* Variable to store result of API */
    int8_t rslt;

    /* Variable to assign chip id */
    uint8_t chip_id[2] = { 0 };
 8000fbc:	2300      	movs	r3, #0
 8000fbe:	81bb      	strh	r3, [r7, #12]

    /* Null-pointer check */
    rslt = null_ptr_check(dev);
 8000fc0:	6878      	ldr	r0, [r7, #4]
 8000fc2:	f000 fd63 	bl	8001a8c <null_ptr_check>
 8000fc6:	4603      	mov	r3, r0
 8000fc8:	73fb      	strb	r3, [r7, #15]

    if (rslt == BMI3_OK)
 8000fca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000fce:	2b00      	cmp	r3, #0
 8000fd0:	d10d      	bne.n	8000fee <bmi3_init+0x3a>
    {
        dev->chip_id = 0;
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	2200      	movs	r2, #0
 8000fd6:	701a      	strb	r2, [r3, #0]

        /* An extra dummy byte is read during SPI read */
        if (dev->intf == BMI3_SPI_INTF)
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	7a5b      	ldrb	r3, [r3, #9]
 8000fdc:	2b00      	cmp	r3, #0
 8000fde:	d103      	bne.n	8000fe8 <bmi3_init+0x34>
        {
            dev->dummy_byte = 1;
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	2201      	movs	r2, #1
 8000fe4:	72da      	strb	r2, [r3, #11]
 8000fe6:	e002      	b.n	8000fee <bmi3_init+0x3a>
        }
        else
        {
            dev->dummy_byte = 2;
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	2202      	movs	r2, #2
 8000fec:	72da      	strb	r2, [r3, #11]
        }
    }

    if (rslt == BMI3_OK)
 8000fee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000ff2:	2b00      	cmp	r3, #0
 8000ff4:	d118      	bne.n	8001028 <bmi3_init+0x74>
    {
        /* Perform soft-reset to bring all register values to their default values */
        rslt = bmi3_soft_reset(dev);
 8000ff6:	6878      	ldr	r0, [r7, #4]
 8000ff8:	f000 f8d4 	bl	80011a4 <bmi3_soft_reset>
 8000ffc:	4603      	mov	r3, r0
 8000ffe:	73fb      	strb	r3, [r7, #15]

        if (rslt == BMI3_OK)
 8001000:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001004:	2b00      	cmp	r3, #0
 8001006:	d10f      	bne.n	8001028 <bmi3_init+0x74>
        {
            /* Read chip-id of the BMI3 sensor */
            rslt = bmi3_get_regs(BMI3_REG_CHIP_ID, chip_id, 2, dev);
 8001008:	f107 010c 	add.w	r1, r7, #12
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	2202      	movs	r2, #2
 8001010:	2000      	movs	r0, #0
 8001012:	f000 f821 	bl	8001058 <bmi3_get_regs>
 8001016:	4603      	mov	r3, r0
 8001018:	73fb      	strb	r3, [r7, #15]

            if (rslt == BMI3_OK)
 800101a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800101e:	2b00      	cmp	r3, #0
 8001020:	d102      	bne.n	8001028 <bmi3_init+0x74>
            {
                dev->chip_id = chip_id[0];
 8001022:	7b3a      	ldrb	r2, [r7, #12]
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	701a      	strb	r2, [r3, #0]
            }
        }
    }

    if (rslt == BMI3_OK)
 8001028:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800102c:	2b00      	cmp	r3, #0
 800102e:	d10d      	bne.n	800104c <bmi3_init+0x98>
    {
        if (((chip_id[1] & BMI3_REV_ID_MASK) >> BMI3_REV_ID_POS) == BMI3_ENABLE)
 8001030:	7b7b      	ldrb	r3, [r7, #13]
 8001032:	091b      	lsrs	r3, r3, #4
 8001034:	b2db      	uxtb	r3, r3
 8001036:	2b01      	cmp	r3, #1
 8001038:	d104      	bne.n	8001044 <bmi3_init+0x90>
        {
            dev->accel_bit_width = BMI3_ACC_DP_OFF_XYZ_14_BIT_MASK;
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	f643 72ff 	movw	r2, #16383	@ 0x3fff
 8001040:	839a      	strh	r2, [r3, #28]
 8001042:	e003      	b.n	800104c <bmi3_init+0x98>
        }
        else
        {
            dev->accel_bit_width = BMI3_ACC_DP_OFF_XYZ_13_BIT_MASK;
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	f641 72ff 	movw	r2, #8191	@ 0x1fff
 800104a:	839a      	strh	r2, [r3, #28]
        }
    }

    return rslt;
 800104c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001050:	4618      	mov	r0, r3
 8001052:	3710      	adds	r7, #16
 8001054:	46bd      	mov	sp, r7
 8001056:	bd80      	pop	{r7, pc}

08001058 <bmi3_get_regs>:
 * @note For most of the registers auto address increment applies, with the
 * exception of a few special registers, which trap the address. For e.g.,
 * Register address - 0x03.
 */
int8_t bmi3_get_regs(uint8_t reg_addr, uint8_t *data, uint16_t len, struct bmi3_dev *dev)
{
 8001058:	b590      	push	{r4, r7, lr}
 800105a:	b0a7      	sub	sp, #156	@ 0x9c
 800105c:	af00      	add	r7, sp, #0
 800105e:	60b9      	str	r1, [r7, #8]
 8001060:	607b      	str	r3, [r7, #4]
 8001062:	4603      	mov	r3, r0
 8001064:	73fb      	strb	r3, [r7, #15]
 8001066:	4613      	mov	r3, r2
 8001068:	81bb      	strh	r3, [r7, #12]

    /* Variable to define temporary buffer */
    uint8_t temp_buf[BMI3_MAX_LEN];

    /* Variable to define loop */
    uint16_t index = 0;
 800106a:	2300      	movs	r3, #0
 800106c:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94

    /* Null-pointer check */
    rslt = null_ptr_check(dev);
 8001070:	6878      	ldr	r0, [r7, #4]
 8001072:	f000 fd0b 	bl	8001a8c <null_ptr_check>
 8001076:	4603      	mov	r3, r0
 8001078:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97

    if ((rslt == BMI3_OK) && (data != NULL))
 800107c:	f997 3097 	ldrsb.w	r3, [r7, #151]	@ 0x97
 8001080:	2b00      	cmp	r3, #0
 8001082:	d145      	bne.n	8001110 <bmi3_get_regs+0xb8>
 8001084:	68bb      	ldr	r3, [r7, #8]
 8001086:	2b00      	cmp	r3, #0
 8001088:	d042      	beq.n	8001110 <bmi3_get_regs+0xb8>
    {
        /* Configuring reg_addr for SPI Interface */
        if (dev->intf == BMI3_SPI_INTF)
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	7a5b      	ldrb	r3, [r3, #9]
 800108e:	2b00      	cmp	r3, #0
 8001090:	d103      	bne.n	800109a <bmi3_get_regs+0x42>
        {
            reg_addr = (reg_addr | BMI3_SPI_RD_MASK);
 8001092:	7bfb      	ldrb	r3, [r7, #15]
 8001094:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001098:	73fb      	strb	r3, [r7, #15]
        }

        dev->intf_rslt = dev->read(reg_addr, temp_buf, len + dev->dummy_byte, dev->intf_ptr);
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	691c      	ldr	r4, [r3, #16]
 800109e:	89bb      	ldrh	r3, [r7, #12]
 80010a0:	687a      	ldr	r2, [r7, #4]
 80010a2:	7ad2      	ldrb	r2, [r2, #11]
 80010a4:	4413      	add	r3, r2
 80010a6:	461a      	mov	r2, r3
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	685b      	ldr	r3, [r3, #4]
 80010ac:	f107 0114 	add.w	r1, r7, #20
 80010b0:	7bf8      	ldrb	r0, [r7, #15]
 80010b2:	47a0      	blx	r4
 80010b4:	4603      	mov	r3, r0
 80010b6:	461a      	mov	r2, r3
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	729a      	strb	r2, [r3, #10]
        dev->delay_us(2, dev->intf_ptr);
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	699b      	ldr	r3, [r3, #24]
 80010c0:	687a      	ldr	r2, [r7, #4]
 80010c2:	6852      	ldr	r2, [r2, #4]
 80010c4:	4611      	mov	r1, r2
 80010c6:	2002      	movs	r0, #2
 80010c8:	4798      	blx	r3

        if (dev->intf_rslt == BMI3_INTF_RET_SUCCESS)
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	f993 300a 	ldrsb.w	r3, [r3, #10]
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	d119      	bne.n	8001108 <bmi3_get_regs+0xb0>
        {
            /* Read the data from the position next to dummy byte */
            while (index < len)
 80010d4:	e012      	b.n	80010fc <bmi3_get_regs+0xa4>
            {
                data[index] = temp_buf[index + dev->dummy_byte];
 80010d6:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 80010da:	687a      	ldr	r2, [r7, #4]
 80010dc:	7ad2      	ldrb	r2, [r2, #11]
 80010de:	441a      	add	r2, r3
 80010e0:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 80010e4:	68b9      	ldr	r1, [r7, #8]
 80010e6:	440b      	add	r3, r1
 80010e8:	3298      	adds	r2, #152	@ 0x98
 80010ea:	443a      	add	r2, r7
 80010ec:	f812 2c84 	ldrb.w	r2, [r2, #-132]
 80010f0:	701a      	strb	r2, [r3, #0]
                index++;
 80010f2:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 80010f6:	3301      	adds	r3, #1
 80010f8:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
            while (index < len)
 80010fc:	f8b7 2094 	ldrh.w	r2, [r7, #148]	@ 0x94
 8001100:	89bb      	ldrh	r3, [r7, #12]
 8001102:	429a      	cmp	r2, r3
 8001104:	d3e7      	bcc.n	80010d6 <bmi3_get_regs+0x7e>
        if (dev->intf_rslt == BMI3_INTF_RET_SUCCESS)
 8001106:	e006      	b.n	8001116 <bmi3_get_regs+0xbe>
            }
        }
        else
        {
            rslt = BMI3_E_COM_FAIL;
 8001108:	23fe      	movs	r3, #254	@ 0xfe
 800110a:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
        if (dev->intf_rslt == BMI3_INTF_RET_SUCCESS)
 800110e:	e002      	b.n	8001116 <bmi3_get_regs+0xbe>
        }
    }
    else
    {
        rslt = BMI3_E_NULL_PTR;
 8001110:	23ff      	movs	r3, #255	@ 0xff
 8001112:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
    }

    return rslt;
 8001116:	f997 3097 	ldrsb.w	r3, [r7, #151]	@ 0x97
}
 800111a:	4618      	mov	r0, r3
 800111c:	379c      	adds	r7, #156	@ 0x9c
 800111e:	46bd      	mov	sp, r7
 8001120:	bd90      	pop	{r4, r7, pc}

08001122 <bmi3_set_regs>:

/*!
 * @brief This API writes data to the given register address of bmi3 sensor.
 */
int8_t bmi3_set_regs(uint8_t reg_addr, const uint8_t *data, uint16_t len, struct bmi3_dev *dev)
{
 8001122:	b590      	push	{r4, r7, lr}
 8001124:	b087      	sub	sp, #28
 8001126:	af00      	add	r7, sp, #0
 8001128:	60b9      	str	r1, [r7, #8]
 800112a:	607b      	str	r3, [r7, #4]
 800112c:	4603      	mov	r3, r0
 800112e:	73fb      	strb	r3, [r7, #15]
 8001130:	4613      	mov	r3, r2
 8001132:	81bb      	strh	r3, [r7, #12]
    /* Variable to store result of API */
    int8_t rslt;

    /* Null-pointer check */
    rslt = null_ptr_check(dev);
 8001134:	6878      	ldr	r0, [r7, #4]
 8001136:	f000 fca9 	bl	8001a8c <null_ptr_check>
 800113a:	4603      	mov	r3, r0
 800113c:	75fb      	strb	r3, [r7, #23]

    if ((rslt == BMI3_OK) && (data != NULL))
 800113e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001142:	2b00      	cmp	r3, #0
 8001144:	d125      	bne.n	8001192 <bmi3_set_regs+0x70>
 8001146:	68bb      	ldr	r3, [r7, #8]
 8001148:	2b00      	cmp	r3, #0
 800114a:	d022      	beq.n	8001192 <bmi3_set_regs+0x70>
    {
        /* Configuring reg_addr for SPI Interface */
        if (dev->intf == BMI3_SPI_INTF)
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	7a5b      	ldrb	r3, [r3, #9]
 8001150:	2b00      	cmp	r3, #0
 8001152:	d103      	bne.n	800115c <bmi3_set_regs+0x3a>
        {
            reg_addr = (reg_addr & BMI3_SPI_WR_MASK);
 8001154:	7bfb      	ldrb	r3, [r7, #15]
 8001156:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800115a:	73fb      	strb	r3, [r7, #15]
        }

        dev->intf_rslt = dev->write(reg_addr, data, len, dev->intf_ptr);
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	695c      	ldr	r4, [r3, #20]
 8001160:	89ba      	ldrh	r2, [r7, #12]
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	685b      	ldr	r3, [r3, #4]
 8001166:	7bf8      	ldrb	r0, [r7, #15]
 8001168:	68b9      	ldr	r1, [r7, #8]
 800116a:	47a0      	blx	r4
 800116c:	4603      	mov	r3, r0
 800116e:	461a      	mov	r2, r3
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	729a      	strb	r2, [r3, #10]
        dev->delay_us(2, dev->intf_ptr);
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	699b      	ldr	r3, [r3, #24]
 8001178:	687a      	ldr	r2, [r7, #4]
 800117a:	6852      	ldr	r2, [r2, #4]
 800117c:	4611      	mov	r1, r2
 800117e:	2002      	movs	r0, #2
 8001180:	4798      	blx	r3

        if (dev->intf_rslt != BMI3_INTF_RET_SUCCESS)
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	f993 300a 	ldrsb.w	r3, [r3, #10]
 8001188:	2b00      	cmp	r3, #0
 800118a:	d004      	beq.n	8001196 <bmi3_set_regs+0x74>
        {
            rslt = BMI3_E_COM_FAIL;
 800118c:	23fe      	movs	r3, #254	@ 0xfe
 800118e:	75fb      	strb	r3, [r7, #23]
        if (dev->intf_rslt != BMI3_INTF_RET_SUCCESS)
 8001190:	e001      	b.n	8001196 <bmi3_set_regs+0x74>
        }
    }
    else
    {
        rslt = BMI3_E_NULL_PTR;
 8001192:	23ff      	movs	r3, #255	@ 0xff
 8001194:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 8001196:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800119a:	4618      	mov	r0, r3
 800119c:	371c      	adds	r7, #28
 800119e:	46bd      	mov	sp, r7
 80011a0:	bd90      	pop	{r4, r7, pc}
	...

080011a4 <bmi3_soft_reset>:
/*!
 * @brief This API resets bmi3 sensor. All registers are overwritten with
 * their default values.
 */
int8_t bmi3_soft_reset(struct bmi3_dev *dev)
{
 80011a4:	b580      	push	{r7, lr}
 80011a6:	b088      	sub	sp, #32
 80011a8:	af00      	add	r7, sp, #0
 80011aa:	6078      	str	r0, [r7, #4]
    /* Variable to store result of API */
    int8_t rslt;

    /* Variable to read the dummy byte */
    uint8_t dummy_byte[2] = { 0 };
 80011ac:	2300      	movs	r3, #0
 80011ae:	83bb      	strh	r3, [r7, #28]

    /* Variable to store feature data array */
    uint8_t feature_data[2] = { 0x2c, 0x01 };
 80011b0:	f44f 7396 	mov.w	r3, #300	@ 0x12c
 80011b4:	833b      	strh	r3, [r7, #24]

    /* Variable to enable feature engine bit */
    uint8_t feature_engine_en[2] = { BMI3_ENABLE, 0 };
 80011b6:	2301      	movs	r3, #1
 80011b8:	82bb      	strh	r3, [r7, #20]

    /* Variable to store status value for feature engine enable */
    uint8_t reg_data[2] = { 0 };
 80011ba:	2300      	movs	r3, #0
 80011bc:	823b      	strh	r3, [r7, #16]

    /* Array variable to store feature IO status */
    uint8_t feature_io_status[2] = { BMI3_ENABLE, 0 };
 80011be:	2301      	movs	r3, #1
 80011c0:	81bb      	strh	r3, [r7, #12]

    uint8_t loop = 1;
 80011c2:	2301      	movs	r3, #1
 80011c4:	77bb      	strb	r3, [r7, #30]

    /* Null-pointer check */
    rslt = null_ptr_check(dev);
 80011c6:	6878      	ldr	r0, [r7, #4]
 80011c8:	f000 fc60 	bl	8001a8c <null_ptr_check>
 80011cc:	4603      	mov	r3, r0
 80011ce:	77fb      	strb	r3, [r7, #31]

    if (rslt == BMI3_OK)
 80011d0:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80011d4:	2b00      	cmp	r3, #0
 80011d6:	d16f      	bne.n	80012b8 <bmi3_soft_reset+0x114>
    {
        /* Reset bmi3 device */
        rslt = bmi3_set_command_register(BMI3_CMD_SOFT_RESET, dev);
 80011d8:	6879      	ldr	r1, [r7, #4]
 80011da:	f64d 60af 	movw	r0, #57007	@ 0xdeaf
 80011de:	f000 f873 	bl	80012c8 <bmi3_set_command_register>
 80011e2:	4603      	mov	r3, r0
 80011e4:	77fb      	strb	r3, [r7, #31]
        dev->delay_us(BMI3_SOFT_RESET_DELAY, dev->intf_ptr);
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	699b      	ldr	r3, [r3, #24]
 80011ea:	687a      	ldr	r2, [r7, #4]
 80011ec:	6852      	ldr	r2, [r2, #4]
 80011ee:	4611      	mov	r1, r2
 80011f0:	f240 50dc 	movw	r0, #1500	@ 0x5dc
 80011f4:	4798      	blx	r3

        /* Performing a dummy read after a soft-reset */
        if ((rslt == BMI3_OK) && (dev->intf == BMI3_SPI_INTF))
 80011f6:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80011fa:	2b00      	cmp	r3, #0
 80011fc:	d10c      	bne.n	8001218 <bmi3_soft_reset+0x74>
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	7a5b      	ldrb	r3, [r3, #9]
 8001202:	2b00      	cmp	r3, #0
 8001204:	d108      	bne.n	8001218 <bmi3_soft_reset+0x74>
        {
            rslt = bmi3_get_regs(BMI3_REG_CHIP_ID, dummy_byte, 2, dev);
 8001206:	f107 011c 	add.w	r1, r7, #28
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	2202      	movs	r2, #2
 800120e:	2000      	movs	r0, #0
 8001210:	f7ff ff22 	bl	8001058 <bmi3_get_regs>
 8001214:	4603      	mov	r3, r0
 8001216:	77fb      	strb	r3, [r7, #31]
        }

        /* Enabling Feature engine */
        if (rslt == BMI3_OK)
 8001218:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800121c:	2b00      	cmp	r3, #0
 800121e:	d108      	bne.n	8001232 <bmi3_soft_reset+0x8e>
        {
            rslt = bmi3_set_regs(BMI3_REG_FEATURE_IO2, feature_data, 2, dev);
 8001220:	f107 0118 	add.w	r1, r7, #24
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	2202      	movs	r2, #2
 8001228:	2012      	movs	r0, #18
 800122a:	f7ff ff7a 	bl	8001122 <bmi3_set_regs>
 800122e:	4603      	mov	r3, r0
 8001230:	77fb      	strb	r3, [r7, #31]
        }

        if (rslt == BMI3_OK)
 8001232:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8001236:	2b00      	cmp	r3, #0
 8001238:	d108      	bne.n	800124c <bmi3_soft_reset+0xa8>
        {
            /* Enabling feature status bit */
            rslt = bmi3_set_regs(BMI3_REG_FEATURE_IO_STATUS, feature_io_status, 2, dev);
 800123a:	f107 010c 	add.w	r1, r7, #12
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	2202      	movs	r2, #2
 8001242:	2014      	movs	r0, #20
 8001244:	f7ff ff6d 	bl	8001122 <bmi3_set_regs>
 8001248:	4603      	mov	r3, r0
 800124a:	77fb      	strb	r3, [r7, #31]
        }

        if (rslt == BMI3_OK)
 800124c:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8001250:	2b00      	cmp	r3, #0
 8001252:	d108      	bne.n	8001266 <bmi3_soft_reset+0xc2>
        {
            /* Enable feature engine bit */
            rslt = bmi3_set_regs(BMI3_REG_FEATURE_CTRL, feature_engine_en, 2, dev);
 8001254:	f107 0114 	add.w	r1, r7, #20
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	2202      	movs	r2, #2
 800125c:	2040      	movs	r0, #64	@ 0x40
 800125e:	f7ff ff60 	bl	8001122 <bmi3_set_regs>
 8001262:	4603      	mov	r3, r0
 8001264:	77fb      	strb	r3, [r7, #31]
        }

        if (rslt == BMI3_OK)
 8001266:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800126a:	2b00      	cmp	r3, #0
 800126c:	d124      	bne.n	80012b8 <bmi3_soft_reset+0x114>
        {
            /* Checking the status bit for feature engine enable */
            while (loop <= 10)
 800126e:	e020      	b.n	80012b2 <bmi3_soft_reset+0x10e>
            {
                dev->delay_us(100000, dev->intf_ptr);
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	699b      	ldr	r3, [r3, #24]
 8001274:	687a      	ldr	r2, [r7, #4]
 8001276:	6852      	ldr	r2, [r2, #4]
 8001278:	4611      	mov	r1, r2
 800127a:	4812      	ldr	r0, [pc, #72]	@ (80012c4 <bmi3_soft_reset+0x120>)
 800127c:	4798      	blx	r3

                rslt = bmi3_get_regs(BMI3_REG_FEATURE_IO1, reg_data, 2, dev);
 800127e:	f107 0110 	add.w	r1, r7, #16
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	2202      	movs	r2, #2
 8001286:	2011      	movs	r0, #17
 8001288:	f7ff fee6 	bl	8001058 <bmi3_get_regs>
 800128c:	4603      	mov	r3, r0
 800128e:	77fb      	strb	r3, [r7, #31]

                if (rslt == BMI3_OK)
 8001290:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8001294:	2b00      	cmp	r3, #0
 8001296:	d109      	bne.n	80012ac <bmi3_soft_reset+0x108>
                {
                    if (reg_data[0] & BMI3_FEATURE_ENGINE_ENABLE_MASK)
 8001298:	7c3b      	ldrb	r3, [r7, #16]
 800129a:	f003 0301 	and.w	r3, r3, #1
 800129e:	2b00      	cmp	r3, #0
 80012a0:	d002      	beq.n	80012a8 <bmi3_soft_reset+0x104>
                    {
                        rslt = BMI3_OK;
 80012a2:	2300      	movs	r3, #0
 80012a4:	77fb      	strb	r3, [r7, #31]

                        break;
 80012a6:	e007      	b.n	80012b8 <bmi3_soft_reset+0x114>
                    }
                    else
                    {
                        rslt = BMI3_E_FEATURE_ENGINE_STATUS;
 80012a8:	23f2      	movs	r3, #242	@ 0xf2
 80012aa:	77fb      	strb	r3, [r7, #31]
                    }
                }

                loop++;
 80012ac:	7fbb      	ldrb	r3, [r7, #30]
 80012ae:	3301      	adds	r3, #1
 80012b0:	77bb      	strb	r3, [r7, #30]
            while (loop <= 10)
 80012b2:	7fbb      	ldrb	r3, [r7, #30]
 80012b4:	2b0a      	cmp	r3, #10
 80012b6:	d9db      	bls.n	8001270 <bmi3_soft_reset+0xcc>
            }
        }
    }

    return rslt;
 80012b8:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 80012bc:	4618      	mov	r0, r3
 80012be:	3720      	adds	r7, #32
 80012c0:	46bd      	mov	sp, r7
 80012c2:	bd80      	pop	{r7, pc}
 80012c4:	000186a0 	.word	0x000186a0

080012c8 <bmi3_set_command_register>:

/*!
 * @brief This API writes the available sensor specific commands to the sensor.
 */
int8_t bmi3_set_command_register(uint16_t command, struct bmi3_dev *dev)
{
 80012c8:	b580      	push	{r7, lr}
 80012ca:	b084      	sub	sp, #16
 80012cc:	af00      	add	r7, sp, #0
 80012ce:	4603      	mov	r3, r0
 80012d0:	6039      	str	r1, [r7, #0]
 80012d2:	80fb      	strh	r3, [r7, #6]
    /* Variable to store result of API */
    int8_t rslt;

    /* Array variable to store command value */
    uint8_t reg_data[2] = { 0 };
 80012d4:	2300      	movs	r3, #0
 80012d6:	81bb      	strh	r3, [r7, #12]

    reg_data[0] = (uint8_t)(command & BMI3_SET_LOW_BYTE);
 80012d8:	88fb      	ldrh	r3, [r7, #6]
 80012da:	b2db      	uxtb	r3, r3
 80012dc:	733b      	strb	r3, [r7, #12]
    reg_data[1] = (uint8_t)((command & BMI3_SET_HIGH_BYTE) >> 8);
 80012de:	88fb      	ldrh	r3, [r7, #6]
 80012e0:	0a1b      	lsrs	r3, r3, #8
 80012e2:	b29b      	uxth	r3, r3
 80012e4:	b2db      	uxtb	r3, r3
 80012e6:	737b      	strb	r3, [r7, #13]

    /* Set the command in the command register */
    rslt = bmi3_set_regs(BMI3_REG_CMD, reg_data, 2, dev);
 80012e8:	f107 010c 	add.w	r1, r7, #12
 80012ec:	683b      	ldr	r3, [r7, #0]
 80012ee:	2202      	movs	r2, #2
 80012f0:	207e      	movs	r0, #126	@ 0x7e
 80012f2:	f7ff ff16 	bl	8001122 <bmi3_set_regs>
 80012f6:	4603      	mov	r3, r0
 80012f8:	73fb      	strb	r3, [r7, #15]

    return rslt;
 80012fa:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80012fe:	4618      	mov	r0, r3
 8001300:	3710      	adds	r7, #16
 8001302:	46bd      	mov	sp, r7
 8001304:	bd80      	pop	{r7, pc}
	...

08001308 <bmi3_set_sensor_config>:

/*!
 * @brief This API sets the sensor/feature configuration.
 */
int8_t bmi3_set_sensor_config(struct bmi3_sens_config *sens_cfg, uint8_t n_sens, struct bmi3_dev *dev)
{
 8001308:	b580      	push	{r7, lr}
 800130a:	b086      	sub	sp, #24
 800130c:	af00      	add	r7, sp, #0
 800130e:	60f8      	str	r0, [r7, #12]
 8001310:	460b      	mov	r3, r1
 8001312:	607a      	str	r2, [r7, #4]
 8001314:	72fb      	strb	r3, [r7, #11]

    /* Variable to define loop */
    uint8_t loop;

    /* Null-pointer check */
    rslt = null_ptr_check(dev);
 8001316:	6878      	ldr	r0, [r7, #4]
 8001318:	f000 fbb8 	bl	8001a8c <null_ptr_check>
 800131c:	4603      	mov	r3, r0
 800131e:	75fb      	strb	r3, [r7, #23]

    if ((rslt == BMI3_OK) && (sens_cfg != NULL))
 8001320:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001324:	2b00      	cmp	r3, #0
 8001326:	f040 80f7 	bne.w	8001518 <bmi3_set_sensor_config+0x210>
 800132a:	68fb      	ldr	r3, [r7, #12]
 800132c:	2b00      	cmp	r3, #0
 800132e:	f000 80f3 	beq.w	8001518 <bmi3_set_sensor_config+0x210>
    {
        for (loop = 0; loop < n_sens; loop++)
 8001332:	2300      	movs	r3, #0
 8001334:	75bb      	strb	r3, [r7, #22]
 8001336:	e0e7      	b.n	8001508 <bmi3_set_sensor_config+0x200>
        {
            switch (sens_cfg[loop].type)
 8001338:	7dbb      	ldrb	r3, [r7, #22]
 800133a:	222c      	movs	r2, #44	@ 0x2c
 800133c:	fb02 f303 	mul.w	r3, r2, r3
 8001340:	68fa      	ldr	r2, [r7, #12]
 8001342:	4413      	add	r3, r2
 8001344:	781b      	ldrb	r3, [r3, #0]
 8001346:	2b0c      	cmp	r3, #12
 8001348:	f200 80d4 	bhi.w	80014f4 <bmi3_set_sensor_config+0x1ec>
 800134c:	a201      	add	r2, pc, #4	@ (adr r2, 8001354 <bmi3_set_sensor_config+0x4c>)
 800134e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001352:	bf00      	nop
 8001354:	08001389 	.word	0x08001389
 8001358:	080013a5 	.word	0x080013a5
 800135c:	080013f9 	.word	0x080013f9
 8001360:	080013c1 	.word	0x080013c1
 8001364:	080013dd 	.word	0x080013dd
 8001368:	08001469 	.word	0x08001469
 800136c:	08001431 	.word	0x08001431
 8001370:	0800144d 	.word	0x0800144d
 8001374:	08001415 	.word	0x08001415
 8001378:	08001485 	.word	0x08001485
 800137c:	080014a1 	.word	0x080014a1
 8001380:	080014bd 	.word	0x080014bd
 8001384:	080014d9 	.word	0x080014d9
            {
                case BMI3_ACCEL:
                    rslt = set_accel_config(&sens_cfg[loop].cfg.acc, dev);
 8001388:	7dbb      	ldrb	r3, [r7, #22]
 800138a:	222c      	movs	r2, #44	@ 0x2c
 800138c:	fb02 f303 	mul.w	r3, r2, r3
 8001390:	68fa      	ldr	r2, [r7, #12]
 8001392:	4413      	add	r3, r2
 8001394:	3302      	adds	r3, #2
 8001396:	6879      	ldr	r1, [r7, #4]
 8001398:	4618      	mov	r0, r3
 800139a:	f000 f8c5 	bl	8001528 <set_accel_config>
 800139e:	4603      	mov	r3, r0
 80013a0:	75fb      	strb	r3, [r7, #23]
                    break;
 80013a2:	e0aa      	b.n	80014fa <bmi3_set_sensor_config+0x1f2>

                case BMI3_GYRO:
                    rslt = set_gyro_config(&sens_cfg[loop].cfg.gyr, dev);
 80013a4:	7dbb      	ldrb	r3, [r7, #22]
 80013a6:	222c      	movs	r2, #44	@ 0x2c
 80013a8:	fb02 f303 	mul.w	r3, r2, r3
 80013ac:	68fa      	ldr	r2, [r7, #12]
 80013ae:	4413      	add	r3, r2
 80013b0:	3302      	adds	r3, #2
 80013b2:	6879      	ldr	r1, [r7, #4]
 80013b4:	4618      	mov	r0, r3
 80013b6:	f000 fa5d 	bl	8001874 <set_gyro_config>
 80013ba:	4603      	mov	r3, r0
 80013bc:	75fb      	strb	r3, [r7, #23]
                    break;
 80013be:	e09c      	b.n	80014fa <bmi3_set_sensor_config+0x1f2>

                case BMI3_ANY_MOTION:
                    rslt = set_any_motion_config(&sens_cfg[loop].cfg.any_motion, dev);
 80013c0:	7dbb      	ldrb	r3, [r7, #22]
 80013c2:	222c      	movs	r2, #44	@ 0x2c
 80013c4:	fb02 f303 	mul.w	r3, r2, r3
 80013c8:	68fa      	ldr	r2, [r7, #12]
 80013ca:	4413      	add	r3, r2
 80013cc:	3302      	adds	r3, #2
 80013ce:	6879      	ldr	r1, [r7, #4]
 80013d0:	4618      	mov	r0, r3
 80013d2:	f000 fb7b 	bl	8001acc <set_any_motion_config>
 80013d6:	4603      	mov	r3, r0
 80013d8:	75fb      	strb	r3, [r7, #23]
                    break;
 80013da:	e08e      	b.n	80014fa <bmi3_set_sensor_config+0x1f2>

                case BMI3_NO_MOTION:
                    rslt = set_no_motion_config(&sens_cfg[loop].cfg.no_motion, dev);
 80013dc:	7dbb      	ldrb	r3, [r7, #22]
 80013de:	222c      	movs	r2, #44	@ 0x2c
 80013e0:	fb02 f303 	mul.w	r3, r2, r3
 80013e4:	68fa      	ldr	r2, [r7, #12]
 80013e6:	4413      	add	r3, r2
 80013e8:	3302      	adds	r3, #2
 80013ea:	6879      	ldr	r1, [r7, #4]
 80013ec:	4618      	mov	r0, r3
 80013ee:	f000 fc0e 	bl	8001c0e <set_no_motion_config>
 80013f2:	4603      	mov	r3, r0
 80013f4:	75fb      	strb	r3, [r7, #23]
                    break;
 80013f6:	e080      	b.n	80014fa <bmi3_set_sensor_config+0x1f2>

                case BMI3_SIG_MOTION:
                    rslt = set_sig_motion_config(&sens_cfg[loop].cfg.sig_motion, dev);
 80013f8:	7dbb      	ldrb	r3, [r7, #22]
 80013fa:	222c      	movs	r2, #44	@ 0x2c
 80013fc:	fb02 f303 	mul.w	r3, r2, r3
 8001400:	68fa      	ldr	r2, [r7, #12]
 8001402:	4413      	add	r3, r2
 8001404:	3302      	adds	r3, #2
 8001406:	6879      	ldr	r1, [r7, #4]
 8001408:	4618      	mov	r0, r3
 800140a:	f000 fd0d 	bl	8001e28 <set_sig_motion_config>
 800140e:	4603      	mov	r3, r0
 8001410:	75fb      	strb	r3, [r7, #23]
                    break;
 8001412:	e072      	b.n	80014fa <bmi3_set_sensor_config+0x1f2>

                case BMI3_FLAT:
                    rslt = set_flat_config(&sens_cfg[loop].cfg.flat, dev);
 8001414:	7dbb      	ldrb	r3, [r7, #22]
 8001416:	222c      	movs	r2, #44	@ 0x2c
 8001418:	fb02 f303 	mul.w	r3, r2, r3
 800141c:	68fa      	ldr	r2, [r7, #12]
 800141e:	4413      	add	r3, r2
 8001420:	3302      	adds	r3, #2
 8001422:	6879      	ldr	r1, [r7, #4]
 8001424:	4618      	mov	r0, r3
 8001426:	f000 fc93 	bl	8001d50 <set_flat_config>
 800142a:	4603      	mov	r3, r0
 800142c:	75fb      	strb	r3, [r7, #23]
                    break;
 800142e:	e064      	b.n	80014fa <bmi3_set_sensor_config+0x1f2>

                case BMI3_TILT:
                    rslt = set_tilt_config(&sens_cfg[loop].cfg.tilt, dev);
 8001430:	7dbb      	ldrb	r3, [r7, #22]
 8001432:	222c      	movs	r2, #44	@ 0x2c
 8001434:	fb02 f303 	mul.w	r3, r2, r3
 8001438:	68fa      	ldr	r2, [r7, #12]
 800143a:	4413      	add	r3, r2
 800143c:	3302      	adds	r3, #2
 800143e:	6879      	ldr	r1, [r7, #4]
 8001440:	4618      	mov	r0, r3
 8001442:	f000 fdb1 	bl	8001fa8 <set_tilt_config>
 8001446:	4603      	mov	r3, r0
 8001448:	75fb      	strb	r3, [r7, #23]
                    break;
 800144a:	e056      	b.n	80014fa <bmi3_set_sensor_config+0x1f2>

                case BMI3_ORIENTATION:
                    rslt = set_orientation_config(&sens_cfg[loop].cfg.orientation, dev);
 800144c:	7dbb      	ldrb	r3, [r7, #22]
 800144e:	222c      	movs	r2, #44	@ 0x2c
 8001450:	fb02 f303 	mul.w	r3, r2, r3
 8001454:	68fa      	ldr	r2, [r7, #12]
 8001456:	4413      	add	r3, r2
 8001458:	3302      	adds	r3, #2
 800145a:	6879      	ldr	r1, [r7, #4]
 800145c:	4618      	mov	r0, r3
 800145e:	f000 fdf0 	bl	8002042 <set_orientation_config>
 8001462:	4603      	mov	r3, r0
 8001464:	75fb      	strb	r3, [r7, #23]
                    break;
 8001466:	e048      	b.n	80014fa <bmi3_set_sensor_config+0x1f2>

                case BMI3_STEP_COUNTER:
                    rslt = set_step_config(&sens_cfg[loop].cfg.step_counter, dev);
 8001468:	7dbb      	ldrb	r3, [r7, #22]
 800146a:	222c      	movs	r2, #44	@ 0x2c
 800146c:	fb02 f303 	mul.w	r3, r2, r3
 8001470:	68fa      	ldr	r2, [r7, #12]
 8001472:	4413      	add	r3, r2
 8001474:	3302      	adds	r3, #2
 8001476:	6879      	ldr	r1, [r7, #4]
 8001478:	4618      	mov	r0, r3
 800147a:	f000 fe8e 	bl	800219a <set_step_config>
 800147e:	4603      	mov	r3, r0
 8001480:	75fb      	strb	r3, [r7, #23]
                    break;
 8001482:	e03a      	b.n	80014fa <bmi3_set_sensor_config+0x1f2>

                case BMI3_TAP:
                    rslt = set_tap_config(&sens_cfg[loop].cfg.tap, dev);
 8001484:	7dbb      	ldrb	r3, [r7, #22]
 8001486:	222c      	movs	r2, #44	@ 0x2c
 8001488:	fb02 f303 	mul.w	r3, r2, r3
 800148c:	68fa      	ldr	r2, [r7, #12]
 800148e:	4413      	add	r3, r2
 8001490:	3302      	adds	r3, #2
 8001492:	6879      	ldr	r1, [r7, #4]
 8001494:	4618      	mov	r0, r3
 8001496:	f001 f87e 	bl	8002596 <set_tap_config>
 800149a:	4603      	mov	r3, r0
 800149c:	75fb      	strb	r3, [r7, #23]
                    break;
 800149e:	e02c      	b.n	80014fa <bmi3_set_sensor_config+0x1f2>

                case BMI3_ALT_ACCEL:
                    rslt = set_alternate_accel_config(&sens_cfg[loop].cfg.alt_acc, dev);
 80014a0:	7dbb      	ldrb	r3, [r7, #22]
 80014a2:	222c      	movs	r2, #44	@ 0x2c
 80014a4:	fb02 f303 	mul.w	r3, r2, r3
 80014a8:	68fa      	ldr	r2, [r7, #12]
 80014aa:	4413      	add	r3, r2
 80014ac:	3302      	adds	r3, #2
 80014ae:	6879      	ldr	r1, [r7, #4]
 80014b0:	4618      	mov	r0, r3
 80014b2:	f001 f98e 	bl	80027d2 <set_alternate_accel_config>
 80014b6:	4603      	mov	r3, r0
 80014b8:	75fb      	strb	r3, [r7, #23]
                    break;
 80014ba:	e01e      	b.n	80014fa <bmi3_set_sensor_config+0x1f2>

                case BMI3_ALT_GYRO:
                    rslt = set_alternate_gyro_config(&sens_cfg[loop].cfg.alt_gyr, dev);
 80014bc:	7dbb      	ldrb	r3, [r7, #22]
 80014be:	222c      	movs	r2, #44	@ 0x2c
 80014c0:	fb02 f303 	mul.w	r3, r2, r3
 80014c4:	68fa      	ldr	r2, [r7, #12]
 80014c6:	4413      	add	r3, r2
 80014c8:	3302      	adds	r3, #2
 80014ca:	6879      	ldr	r1, [r7, #4]
 80014cc:	4618      	mov	r0, r3
 80014ce:	f001 f9cf 	bl	8002870 <set_alternate_gyro_config>
 80014d2:	4603      	mov	r3, r0
 80014d4:	75fb      	strb	r3, [r7, #23]
                    break;
 80014d6:	e010      	b.n	80014fa <bmi3_set_sensor_config+0x1f2>

                case BMI3_ALT_AUTO_CONFIG:
                    rslt = set_alternate_auto_config(&sens_cfg[loop].cfg.alt_auto_cfg, dev);
 80014d8:	7dbb      	ldrb	r3, [r7, #22]
 80014da:	222c      	movs	r2, #44	@ 0x2c
 80014dc:	fb02 f303 	mul.w	r3, r2, r3
 80014e0:	68fa      	ldr	r2, [r7, #12]
 80014e2:	4413      	add	r3, r2
 80014e4:	3302      	adds	r3, #2
 80014e6:	6879      	ldr	r1, [r7, #4]
 80014e8:	4618      	mov	r0, r3
 80014ea:	f001 fa10 	bl	800290e <set_alternate_auto_config>
 80014ee:	4603      	mov	r3, r0
 80014f0:	75fb      	strb	r3, [r7, #23]
                    break;
 80014f2:	e002      	b.n	80014fa <bmi3_set_sensor_config+0x1f2>

                default:
                    rslt = BMI3_E_INVALID_SENSOR;
 80014f4:	23fa      	movs	r3, #250	@ 0xfa
 80014f6:	75fb      	strb	r3, [r7, #23]
                    break;
 80014f8:	bf00      	nop
            }

            /* Return error if any of the get sensor data fails */
            if (rslt != BMI3_OK)
 80014fa:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80014fe:	2b00      	cmp	r3, #0
 8001500:	d108      	bne.n	8001514 <bmi3_set_sensor_config+0x20c>
        for (loop = 0; loop < n_sens; loop++)
 8001502:	7dbb      	ldrb	r3, [r7, #22]
 8001504:	3301      	adds	r3, #1
 8001506:	75bb      	strb	r3, [r7, #22]
 8001508:	7dba      	ldrb	r2, [r7, #22]
 800150a:	7afb      	ldrb	r3, [r7, #11]
 800150c:	429a      	cmp	r2, r3
 800150e:	f4ff af13 	bcc.w	8001338 <bmi3_set_sensor_config+0x30>
    if ((rslt == BMI3_OK) && (sens_cfg != NULL))
 8001512:	e003      	b.n	800151c <bmi3_set_sensor_config+0x214>
            {
                break;
 8001514:	bf00      	nop
    if ((rslt == BMI3_OK) && (sens_cfg != NULL))
 8001516:	e001      	b.n	800151c <bmi3_set_sensor_config+0x214>
            }
        }
    }
    else
    {
        rslt = BMI3_E_NULL_PTR;
 8001518:	23ff      	movs	r3, #255	@ 0xff
 800151a:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 800151c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001520:	4618      	mov	r0, r3
 8001522:	3718      	adds	r7, #24
 8001524:	46bd      	mov	sp, r7
 8001526:	bd80      	pop	{r7, pc}

08001528 <set_accel_config>:
/*!
 * @brief This internal API sets accelerometer configurations like ODR, accel mode,
 * bandwidth, average samples and range.
 */
static int8_t set_accel_config(struct bmi3_accel_config *config, struct bmi3_dev *dev)
{
 8001528:	b580      	push	{r7, lr}
 800152a:	b086      	sub	sp, #24
 800152c:	af00      	add	r7, sp, #0
 800152e:	6078      	str	r0, [r7, #4]
 8001530:	6039      	str	r1, [r7, #0]
    /* Variable to store result of API */
    int8_t rslt;

    /* Variable to store data */
    uint8_t reg_data[2] = { 0 };
 8001532:	2300      	movs	r3, #0
 8001534:	813b      	strh	r3, [r7, #8]

    uint16_t odr, range, bwp, avg_num, acc_mode;

    if (config != NULL)
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	2b00      	cmp	r3, #0
 800153a:	f000 80a7 	beq.w	800168c <set_accel_config+0x164>
    {
        /* Validate bandwidth and averaging samples */
        rslt = validate_bw_avg_acc_mode(&config->bwp, &config->acc_mode, &config->avg_num, dev);
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	1c58      	adds	r0, r3, #1
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	1c99      	adds	r1, r3, #2
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	1d1a      	adds	r2, r3, #4
 800154a:	683b      	ldr	r3, [r7, #0]
 800154c:	f000 f8f2 	bl	8001734 <validate_bw_avg_acc_mode>
 8001550:	4603      	mov	r3, r0
 8001552:	75fb      	strb	r3, [r7, #23]

        if (rslt == BMI3_OK)
 8001554:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001558:	2b00      	cmp	r3, #0
 800155a:	d108      	bne.n	800156e <set_accel_config+0x46>
        {
            /* Validate ODR and range */
            rslt = validate_acc_odr_range(&config->odr, &config->range, dev);
 800155c:	6878      	ldr	r0, [r7, #4]
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	3303      	adds	r3, #3
 8001562:	683a      	ldr	r2, [r7, #0]
 8001564:	4619      	mov	r1, r3
 8001566:	f000 f920 	bl	80017aa <validate_acc_odr_range>
 800156a:	4603      	mov	r3, r0
 800156c:	75fb      	strb	r3, [r7, #23]
        }

        if (rslt == BMI3_OK)
 800156e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001572:	2b00      	cmp	r3, #0
 8001574:	d11f      	bne.n	80015b6 <set_accel_config+0x8e>
        {
            if (config->acc_mode == BMI3_ACC_MODE_LOW_PWR)
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	789b      	ldrb	r3, [r3, #2]
 800157a:	2b03      	cmp	r3, #3
 800157c:	d109      	bne.n	8001592 <set_accel_config+0x6a>
            {
                rslt = validate_acc_odr_avg(config->odr, config->avg_num);
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	781a      	ldrb	r2, [r3, #0]
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	791b      	ldrb	r3, [r3, #4]
 8001586:	4619      	mov	r1, r3
 8001588:	4610      	mov	r0, r2
 800158a:	f001 fa0b 	bl	80029a4 <validate_acc_odr_avg>
 800158e:	4603      	mov	r3, r0
 8001590:	75fb      	strb	r3, [r7, #23]
            }

            if ((config->acc_mode == BMI3_ACC_MODE_NORMAL) || (config->acc_mode == BMI3_ACC_MODE_HIGH_PERF))
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	789b      	ldrb	r3, [r3, #2]
 8001596:	2b04      	cmp	r3, #4
 8001598:	d003      	beq.n	80015a2 <set_accel_config+0x7a>
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	789b      	ldrb	r3, [r3, #2]
 800159e:	2b07      	cmp	r3, #7
 80015a0:	d109      	bne.n	80015b6 <set_accel_config+0x8e>
            {
                if ((config->odr >= BMI3_ACC_ODR_0_78HZ) && (config->odr <= BMI3_ACC_ODR_6_25HZ))
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	781b      	ldrb	r3, [r3, #0]
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d005      	beq.n	80015b6 <set_accel_config+0x8e>
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	781b      	ldrb	r3, [r3, #0]
 80015ae:	2b04      	cmp	r3, #4
 80015b0:	d801      	bhi.n	80015b6 <set_accel_config+0x8e>
                {
                    rslt = BMI3_E_ACC_INVALID_CFG;
 80015b2:	23fc      	movs	r3, #252	@ 0xfc
 80015b4:	75fb      	strb	r3, [r7, #23]
                }
            }
        }

        if (rslt == BMI3_OK)
 80015b6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d163      	bne.n	8001686 <set_accel_config+0x15e>
        {
            /* Set accelerometer ODR */
            odr = BMI3_SET_BIT_POS0(reg_data[0], BMI3_ACC_ODR, config->odr);
 80015be:	7a3b      	ldrb	r3, [r7, #8]
 80015c0:	b21b      	sxth	r3, r3
 80015c2:	f023 030f 	bic.w	r3, r3, #15
 80015c6:	b21a      	sxth	r2, r3
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	781b      	ldrb	r3, [r3, #0]
 80015cc:	b21b      	sxth	r3, r3
 80015ce:	f003 030f 	and.w	r3, r3, #15
 80015d2:	b21b      	sxth	r3, r3
 80015d4:	4313      	orrs	r3, r2
 80015d6:	b21b      	sxth	r3, r3
 80015d8:	82bb      	strh	r3, [r7, #20]

            /* Set accelerometer range */
            range = BMI3_SET_BITS(reg_data[0], BMI3_ACC_RANGE, config->range);
 80015da:	7a3b      	ldrb	r3, [r7, #8]
 80015dc:	b21b      	sxth	r3, r3
 80015de:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80015e2:	b21a      	sxth	r2, r3
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	78db      	ldrb	r3, [r3, #3]
 80015e8:	b21b      	sxth	r3, r3
 80015ea:	011b      	lsls	r3, r3, #4
 80015ec:	b21b      	sxth	r3, r3
 80015ee:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80015f2:	b21b      	sxth	r3, r3
 80015f4:	4313      	orrs	r3, r2
 80015f6:	b21b      	sxth	r3, r3
 80015f8:	827b      	strh	r3, [r7, #18]

            /* Set accelerometer bandwidth */
            bwp = BMI3_SET_BITS(reg_data[0], BMI3_ACC_BW, config->bwp);
 80015fa:	7a3b      	ldrb	r3, [r7, #8]
 80015fc:	b21b      	sxth	r3, r3
 80015fe:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001602:	b21a      	sxth	r2, r3
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	785b      	ldrb	r3, [r3, #1]
 8001608:	b21b      	sxth	r3, r3
 800160a:	01db      	lsls	r3, r3, #7
 800160c:	b21b      	sxth	r3, r3
 800160e:	b2db      	uxtb	r3, r3
 8001610:	b21b      	sxth	r3, r3
 8001612:	4313      	orrs	r3, r2
 8001614:	b21b      	sxth	r3, r3
 8001616:	823b      	strh	r3, [r7, #16]

            /* Set accelerometer average number of samples */
            avg_num = BMI3_SET_BITS(reg_data[1], BMI3_ACC_AVG_NUM, config->avg_num);
 8001618:	7a7b      	ldrb	r3, [r7, #9]
 800161a:	b21a      	sxth	r2, r3
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	791b      	ldrb	r3, [r3, #4]
 8001620:	b21b      	sxth	r3, r3
 8001622:	021b      	lsls	r3, r3, #8
 8001624:	b21b      	sxth	r3, r3
 8001626:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800162a:	b21b      	sxth	r3, r3
 800162c:	4313      	orrs	r3, r2
 800162e:	b21b      	sxth	r3, r3
 8001630:	81fb      	strh	r3, [r7, #14]

            /* Set accelerometer accel mode */
            acc_mode = BMI3_SET_BITS(reg_data[1], BMI3_ACC_MODE, config->acc_mode);
 8001632:	7a7b      	ldrb	r3, [r7, #9]
 8001634:	b21a      	sxth	r2, r3
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	789b      	ldrb	r3, [r3, #2]
 800163a:	b21b      	sxth	r3, r3
 800163c:	031b      	lsls	r3, r3, #12
 800163e:	b21b      	sxth	r3, r3
 8001640:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8001644:	b21b      	sxth	r3, r3
 8001646:	4313      	orrs	r3, r2
 8001648:	b21b      	sxth	r3, r3
 800164a:	81bb      	strh	r3, [r7, #12]

            reg_data[0] = (uint8_t)(odr | range | bwp);
 800164c:	8abb      	ldrh	r3, [r7, #20]
 800164e:	b2da      	uxtb	r2, r3
 8001650:	8a7b      	ldrh	r3, [r7, #18]
 8001652:	b2db      	uxtb	r3, r3
 8001654:	4313      	orrs	r3, r2
 8001656:	b2da      	uxtb	r2, r3
 8001658:	8a3b      	ldrh	r3, [r7, #16]
 800165a:	b2db      	uxtb	r3, r3
 800165c:	4313      	orrs	r3, r2
 800165e:	b2db      	uxtb	r3, r3
 8001660:	723b      	strb	r3, [r7, #8]
            reg_data[1] = (uint8_t)((avg_num | acc_mode) >> 8);
 8001662:	89fa      	ldrh	r2, [r7, #14]
 8001664:	89bb      	ldrh	r3, [r7, #12]
 8001666:	4313      	orrs	r3, r2
 8001668:	b29b      	uxth	r3, r3
 800166a:	0a1b      	lsrs	r3, r3, #8
 800166c:	b29b      	uxth	r3, r3
 800166e:	b2db      	uxtb	r3, r3
 8001670:	727b      	strb	r3, [r7, #9]

            /* Set configurations for accel */
            rslt = bmi3_set_regs(BMI3_REG_ACC_CONF, reg_data, 2, dev);
 8001672:	f107 0108 	add.w	r1, r7, #8
 8001676:	683b      	ldr	r3, [r7, #0]
 8001678:	2202      	movs	r2, #2
 800167a:	2020      	movs	r0, #32
 800167c:	f7ff fd51 	bl	8001122 <bmi3_set_regs>
 8001680:	4603      	mov	r3, r0
 8001682:	75fb      	strb	r3, [r7, #23]
 8001684:	e004      	b.n	8001690 <set_accel_config+0x168>
        }
        else
        {
            rslt = BMI3_E_ACC_INVALID_CFG;
 8001686:	23fc      	movs	r3, #252	@ 0xfc
 8001688:	75fb      	strb	r3, [r7, #23]
 800168a:	e001      	b.n	8001690 <set_accel_config+0x168>
        }
    }
    else
    {
        rslt = BMI3_E_NULL_PTR;
 800168c:	23ff      	movs	r3, #255	@ 0xff
 800168e:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 8001690:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001694:	4618      	mov	r0, r3
 8001696:	3718      	adds	r7, #24
 8001698:	46bd      	mov	sp, r7
 800169a:	bd80      	pop	{r7, pc}

0800169c <get_accel_config>:
/*!
 * @brief This internal API gets accelerometer configurations like ODR,
 * bandwidth, accel mode, average samples and gravity range.
 */
static int8_t get_accel_config(struct bmi3_accel_config *config, struct bmi3_dev *dev)
{
 800169c:	b580      	push	{r7, lr}
 800169e:	b084      	sub	sp, #16
 80016a0:	af00      	add	r7, sp, #0
 80016a2:	6078      	str	r0, [r7, #4]
 80016a4:	6039      	str	r1, [r7, #0]
    /* Variable to store result of API */
    int8_t rslt;

    /* Array to store data */
    uint8_t data_array[2] = { 0 };
 80016a6:	2300      	movs	r3, #0
 80016a8:	813b      	strh	r3, [r7, #8]

    uint16_t reg_data;

    if (config != NULL)
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	d039      	beq.n	8001724 <get_accel_config+0x88>
    {
        /* Read the sensor configuration details */
        rslt = bmi3_get_regs(BMI3_REG_ACC_CONF, data_array, 2, dev);
 80016b0:	f107 0108 	add.w	r1, r7, #8
 80016b4:	683b      	ldr	r3, [r7, #0]
 80016b6:	2202      	movs	r2, #2
 80016b8:	2020      	movs	r0, #32
 80016ba:	f7ff fccd 	bl	8001058 <bmi3_get_regs>
 80016be:	4603      	mov	r3, r0
 80016c0:	73fb      	strb	r3, [r7, #15]

        if (rslt == BMI3_OK)
 80016c2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	d12e      	bne.n	8001728 <get_accel_config+0x8c>
        {
            reg_data = data_array[0];
 80016ca:	7a3b      	ldrb	r3, [r7, #8]
 80016cc:	81bb      	strh	r3, [r7, #12]

            /* Get accelerometer ODR */
            config->odr = BMI3_GET_BIT_POS0(reg_data, BMI3_ACC_ODR);
 80016ce:	89bb      	ldrh	r3, [r7, #12]
 80016d0:	b2db      	uxtb	r3, r3
 80016d2:	f003 030f 	and.w	r3, r3, #15
 80016d6:	b2da      	uxtb	r2, r3
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	701a      	strb	r2, [r3, #0]

            /* Get accelerometer range */
            config->range = BMI3_GET_BITS(reg_data, BMI3_ACC_RANGE);
 80016dc:	89bb      	ldrh	r3, [r7, #12]
 80016de:	111b      	asrs	r3, r3, #4
 80016e0:	b2db      	uxtb	r3, r3
 80016e2:	f003 0307 	and.w	r3, r3, #7
 80016e6:	b2da      	uxtb	r2, r3
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	70da      	strb	r2, [r3, #3]

            /* Get accelerometer bandwidth */
            config->bwp = BMI3_GET_BITS(reg_data, BMI3_ACC_BW);
 80016ec:	89bb      	ldrh	r3, [r7, #12]
 80016ee:	11db      	asrs	r3, r3, #7
 80016f0:	b2db      	uxtb	r3, r3
 80016f2:	f003 0301 	and.w	r3, r3, #1
 80016f6:	b2da      	uxtb	r2, r3
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	705a      	strb	r2, [r3, #1]

            reg_data = (uint16_t)data_array[1] << 8;
 80016fc:	7a7b      	ldrb	r3, [r7, #9]
 80016fe:	021b      	lsls	r3, r3, #8
 8001700:	81bb      	strh	r3, [r7, #12]

            /* Get accelerometer average samples */
            config->avg_num = BMI3_GET_BITS(reg_data, BMI3_ACC_AVG_NUM);
 8001702:	89bb      	ldrh	r3, [r7, #12]
 8001704:	121b      	asrs	r3, r3, #8
 8001706:	b2db      	uxtb	r3, r3
 8001708:	f003 0307 	and.w	r3, r3, #7
 800170c:	b2da      	uxtb	r2, r3
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	711a      	strb	r2, [r3, #4]

            /* Get accel mode */
            config->acc_mode = BMI3_GET_BITS(reg_data, BMI3_ACC_MODE);
 8001712:	89bb      	ldrh	r3, [r7, #12]
 8001714:	131b      	asrs	r3, r3, #12
 8001716:	b2db      	uxtb	r3, r3
 8001718:	f003 0307 	and.w	r3, r3, #7
 800171c:	b2da      	uxtb	r2, r3
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	709a      	strb	r2, [r3, #2]
 8001722:	e001      	b.n	8001728 <get_accel_config+0x8c>
        }
    }
    else
    {
        rslt = BMI3_E_NULL_PTR;
 8001724:	23ff      	movs	r3, #255	@ 0xff
 8001726:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8001728:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800172c:	4618      	mov	r0, r3
 800172e:	3710      	adds	r7, #16
 8001730:	46bd      	mov	sp, r7
 8001732:	bd80      	pop	{r7, pc}

08001734 <validate_bw_avg_acc_mode>:
/*!
 * @brief This internal API validates bandwidth and accel mode of the
 * accelerometer set by the user.
 */
static int8_t validate_bw_avg_acc_mode(uint8_t *bandwidth, uint8_t *acc_mode, uint8_t *avg_num, struct bmi3_dev *dev)
{
 8001734:	b580      	push	{r7, lr}
 8001736:	b086      	sub	sp, #24
 8001738:	af00      	add	r7, sp, #0
 800173a:	60f8      	str	r0, [r7, #12]
 800173c:	60b9      	str	r1, [r7, #8]
 800173e:	607a      	str	r2, [r7, #4]
 8001740:	603b      	str	r3, [r7, #0]
    /* Variable to store result of API */
    int8_t rslt;

    if ((bandwidth != NULL) && (acc_mode != NULL) && (avg_num != NULL))
 8001742:	68fb      	ldr	r3, [r7, #12]
 8001744:	2b00      	cmp	r3, #0
 8001746:	d026      	beq.n	8001796 <validate_bw_avg_acc_mode+0x62>
 8001748:	68bb      	ldr	r3, [r7, #8]
 800174a:	2b00      	cmp	r3, #0
 800174c:	d023      	beq.n	8001796 <validate_bw_avg_acc_mode+0x62>
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	2b00      	cmp	r3, #0
 8001752:	d020      	beq.n	8001796 <validate_bw_avg_acc_mode+0x62>
    {
        /* Validate and auto-correct accel mode */
        rslt = check_boundary_val(acc_mode, BMI3_ACC_MODE_DISABLE, BMI3_ACC_MODE_HIGH_PERF, dev);
 8001754:	683b      	ldr	r3, [r7, #0]
 8001756:	2207      	movs	r2, #7
 8001758:	2100      	movs	r1, #0
 800175a:	68b8      	ldr	r0, [r7, #8]
 800175c:	f000 f84e 	bl	80017fc <check_boundary_val>
 8001760:	4603      	mov	r3, r0
 8001762:	75fb      	strb	r3, [r7, #23]

        if (rslt == BMI3_OK)
 8001764:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001768:	2b00      	cmp	r3, #0
 800176a:	d117      	bne.n	800179c <validate_bw_avg_acc_mode+0x68>
        {
            /* Validate for averaging number of samples */
            rslt = check_boundary_val(avg_num, BMI3_ACC_AVG1, BMI3_ACC_AVG64, dev);
 800176c:	683b      	ldr	r3, [r7, #0]
 800176e:	2206      	movs	r2, #6
 8001770:	2100      	movs	r1, #0
 8001772:	6878      	ldr	r0, [r7, #4]
 8001774:	f000 f842 	bl	80017fc <check_boundary_val>
 8001778:	4603      	mov	r3, r0
 800177a:	75fb      	strb	r3, [r7, #23]

            if (rslt == BMI3_OK)
 800177c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001780:	2b00      	cmp	r3, #0
 8001782:	d10b      	bne.n	800179c <validate_bw_avg_acc_mode+0x68>
            {
                /* Validate bandwidth */
                rslt = check_boundary_val(bandwidth, BMI3_ACC_BW_ODR_HALF, BMI3_ACC_BW_ODR_QUARTER, dev);
 8001784:	683b      	ldr	r3, [r7, #0]
 8001786:	2201      	movs	r2, #1
 8001788:	2100      	movs	r1, #0
 800178a:	68f8      	ldr	r0, [r7, #12]
 800178c:	f000 f836 	bl	80017fc <check_boundary_val>
 8001790:	4603      	mov	r3, r0
 8001792:	75fb      	strb	r3, [r7, #23]
        if (rslt == BMI3_OK)
 8001794:	e002      	b.n	800179c <validate_bw_avg_acc_mode+0x68>
            }
        }
    }
    else
    {
        rslt = BMI3_E_NULL_PTR;
 8001796:	23ff      	movs	r3, #255	@ 0xff
 8001798:	75fb      	strb	r3, [r7, #23]
 800179a:	e000      	b.n	800179e <validate_bw_avg_acc_mode+0x6a>
        if (rslt == BMI3_OK)
 800179c:	bf00      	nop
    }

    return rslt;
 800179e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80017a2:	4618      	mov	r0, r3
 80017a4:	3718      	adds	r7, #24
 80017a6:	46bd      	mov	sp, r7
 80017a8:	bd80      	pop	{r7, pc}

080017aa <validate_acc_odr_range>:
/*!
 * @brief This internal API validates ODR and range of the accelerometer set by
 * the user.
 */
static int8_t validate_acc_odr_range(uint8_t *odr, uint8_t *range, struct bmi3_dev *dev)
{
 80017aa:	b580      	push	{r7, lr}
 80017ac:	b086      	sub	sp, #24
 80017ae:	af00      	add	r7, sp, #0
 80017b0:	60f8      	str	r0, [r7, #12]
 80017b2:	60b9      	str	r1, [r7, #8]
 80017b4:	607a      	str	r2, [r7, #4]
    /* Variable to store result of API */
    int8_t rslt;

    if ((odr != NULL) && (range != NULL))
 80017b6:	68fb      	ldr	r3, [r7, #12]
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	d017      	beq.n	80017ec <validate_acc_odr_range+0x42>
 80017bc:	68bb      	ldr	r3, [r7, #8]
 80017be:	2b00      	cmp	r3, #0
 80017c0:	d014      	beq.n	80017ec <validate_acc_odr_range+0x42>
    {
        /* Validate and auto correct ODR */
        rslt = check_boundary_val(odr, BMI3_ACC_ODR_0_78HZ, BMI3_ACC_ODR_6400HZ, dev);
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	220e      	movs	r2, #14
 80017c6:	2101      	movs	r1, #1
 80017c8:	68f8      	ldr	r0, [r7, #12]
 80017ca:	f000 f817 	bl	80017fc <check_boundary_val>
 80017ce:	4603      	mov	r3, r0
 80017d0:	75fb      	strb	r3, [r7, #23]

        if (rslt == BMI3_OK)
 80017d2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	d10a      	bne.n	80017f0 <validate_acc_odr_range+0x46>
        {
            /* Validate and auto correct Range */
            rslt = check_boundary_val(range, BMI3_ACC_RANGE_2G, BMI3_ACC_RANGE_16G, dev);
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	2203      	movs	r2, #3
 80017de:	2100      	movs	r1, #0
 80017e0:	68b8      	ldr	r0, [r7, #8]
 80017e2:	f000 f80b 	bl	80017fc <check_boundary_val>
 80017e6:	4603      	mov	r3, r0
 80017e8:	75fb      	strb	r3, [r7, #23]
        if (rslt == BMI3_OK)
 80017ea:	e001      	b.n	80017f0 <validate_acc_odr_range+0x46>
        }
    }
    else
    {
        rslt = BMI3_E_NULL_PTR;
 80017ec:	23ff      	movs	r3, #255	@ 0xff
 80017ee:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 80017f0:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80017f4:	4618      	mov	r0, r3
 80017f6:	3718      	adds	r7, #24
 80017f8:	46bd      	mov	sp, r7
 80017fa:	bd80      	pop	{r7, pc}

080017fc <check_boundary_val>:

/*!
 * @brief This internal API is used to validate the boundary conditions.
 */
static int8_t check_boundary_val(uint8_t *val, uint8_t min, uint8_t max, struct bmi3_dev *dev)
{
 80017fc:	b580      	push	{r7, lr}
 80017fe:	b086      	sub	sp, #24
 8001800:	af00      	add	r7, sp, #0
 8001802:	60f8      	str	r0, [r7, #12]
 8001804:	607b      	str	r3, [r7, #4]
 8001806:	460b      	mov	r3, r1
 8001808:	72fb      	strb	r3, [r7, #11]
 800180a:	4613      	mov	r3, r2
 800180c:	72bb      	strb	r3, [r7, #10]
    /* Variable to store result of API */
    int8_t rslt;

    /* Null-pointer check */
    rslt = null_ptr_check(dev);
 800180e:	6878      	ldr	r0, [r7, #4]
 8001810:	f000 f93c 	bl	8001a8c <null_ptr_check>
 8001814:	4603      	mov	r3, r0
 8001816:	75fb      	strb	r3, [r7, #23]

    if ((rslt == BMI3_OK) && (val != NULL))
 8001818:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800181c:	2b00      	cmp	r3, #0
 800181e:	d121      	bne.n	8001864 <check_boundary_val+0x68>
 8001820:	68fb      	ldr	r3, [r7, #12]
 8001822:	2b00      	cmp	r3, #0
 8001824:	d01e      	beq.n	8001864 <check_boundary_val+0x68>
    {
        /* Check if value is below minimum value */
        if (*val < min)
 8001826:	68fb      	ldr	r3, [r7, #12]
 8001828:	781b      	ldrb	r3, [r3, #0]
 800182a:	7afa      	ldrb	r2, [r7, #11]
 800182c:	429a      	cmp	r2, r3
 800182e:	d909      	bls.n	8001844 <check_boundary_val+0x48>
        {
            /* Auto correct the invalid value to minimum value */
            *val = min;
 8001830:	68fb      	ldr	r3, [r7, #12]
 8001832:	7afa      	ldrb	r2, [r7, #11]
 8001834:	701a      	strb	r2, [r3, #0]
            dev->info |= BMI3_I_MIN_VALUE;
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	7a1b      	ldrb	r3, [r3, #8]
 800183a:	f043 0301 	orr.w	r3, r3, #1
 800183e:	b2da      	uxtb	r2, r3
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	721a      	strb	r2, [r3, #8]
        }

        /* Check if value is above maximum value */
        if (*val > max)
 8001844:	68fb      	ldr	r3, [r7, #12]
 8001846:	781b      	ldrb	r3, [r3, #0]
 8001848:	7aba      	ldrb	r2, [r7, #10]
 800184a:	429a      	cmp	r2, r3
 800184c:	d20c      	bcs.n	8001868 <check_boundary_val+0x6c>
        {
            /* Auto correct the invalid value to maximum value */
            *val = max;
 800184e:	68fb      	ldr	r3, [r7, #12]
 8001850:	7aba      	ldrb	r2, [r7, #10]
 8001852:	701a      	strb	r2, [r3, #0]
            dev->info |= BMI3_I_MAX_VALUE;
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	7a1b      	ldrb	r3, [r3, #8]
 8001858:	f043 0302 	orr.w	r3, r3, #2
 800185c:	b2da      	uxtb	r2, r3
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	721a      	strb	r2, [r3, #8]
        if (*val > max)
 8001862:	e001      	b.n	8001868 <check_boundary_val+0x6c>
        }
    }
    else
    {
        rslt = BMI3_E_NULL_PTR;
 8001864:	23ff      	movs	r3, #255	@ 0xff
 8001866:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 8001868:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800186c:	4618      	mov	r0, r3
 800186e:	3718      	adds	r7, #24
 8001870:	46bd      	mov	sp, r7
 8001872:	bd80      	pop	{r7, pc}

08001874 <set_gyro_config>:
/*!
 * @brief This internal API sets gyroscope configurations like ODR,
 * bandwidth, gyro mode, average samples and dps range.
 */
static int8_t set_gyro_config(struct bmi3_gyro_config *config, struct bmi3_dev *dev)
{
 8001874:	b580      	push	{r7, lr}
 8001876:	b086      	sub	sp, #24
 8001878:	af00      	add	r7, sp, #0
 800187a:	6078      	str	r0, [r7, #4]
 800187c:	6039      	str	r1, [r7, #0]
    /* Variable to store result of API */
    int8_t rslt;

    /* Variable to store data */
    uint8_t reg_data[2] = { 0 };
 800187e:	2300      	movs	r3, #0
 8001880:	813b      	strh	r3, [r7, #8]

    uint16_t odr, range, bwp, avg_num, gyr_mode;

    if (config != NULL)
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	2b00      	cmp	r3, #0
 8001886:	f000 8095 	beq.w	80019b4 <set_gyro_config+0x140>
    {
        /* Validate bandwidth, average samples and mode */
        rslt = validate_bw_avg_gyr_mode(&config->bwp, &config->gyr_mode, &config->avg_num, dev);
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	1c58      	adds	r0, r3, #1
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	1c99      	adds	r1, r3, #2
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	1d1a      	adds	r2, r3, #4
 8001896:	683b      	ldr	r3, [r7, #0]
 8001898:	f000 f894 	bl	80019c4 <validate_bw_avg_gyr_mode>
 800189c:	4603      	mov	r3, r0
 800189e:	75fb      	strb	r3, [r7, #23]

        if (rslt == BMI3_OK)
 80018a0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	d108      	bne.n	80018ba <set_gyro_config+0x46>
        {
            /* Validate ODR and range */
            rslt = validate_gyr_odr_range(&config->odr, &config->range, dev);
 80018a8:	6878      	ldr	r0, [r7, #4]
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	3303      	adds	r3, #3
 80018ae:	683a      	ldr	r2, [r7, #0]
 80018b0:	4619      	mov	r1, r3
 80018b2:	f000 f8c2 	bl	8001a3a <validate_gyr_odr_range>
 80018b6:	4603      	mov	r3, r0
 80018b8:	75fb      	strb	r3, [r7, #23]
        }

        if (rslt == BMI3_OK)
 80018ba:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80018be:	2b00      	cmp	r3, #0
 80018c0:	d10d      	bne.n	80018de <set_gyro_config+0x6a>
        {
            if (config->gyr_mode == BMI3_GYR_MODE_LOW_PWR)
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	789b      	ldrb	r3, [r3, #2]
 80018c6:	2b03      	cmp	r3, #3
 80018c8:	d109      	bne.n	80018de <set_gyro_config+0x6a>
            {
                rslt = validate_gyr_odr_avg(config->odr, config->avg_num);
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	781a      	ldrb	r2, [r3, #0]
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	791b      	ldrb	r3, [r3, #4]
 80018d2:	4619      	mov	r1, r3
 80018d4:	4610      	mov	r0, r2
 80018d6:	f001 f943 	bl	8002b60 <validate_gyr_odr_avg>
 80018da:	4603      	mov	r3, r0
 80018dc:	75fb      	strb	r3, [r7, #23]
            }
        }

        if (rslt == BMI3_OK)
 80018de:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d163      	bne.n	80019ae <set_gyro_config+0x13a>
        {
            /* Set gyroscope ODR */
            odr = BMI3_SET_BIT_POS0(reg_data[0], BMI3_GYR_ODR, config->odr);
 80018e6:	7a3b      	ldrb	r3, [r7, #8]
 80018e8:	b21b      	sxth	r3, r3
 80018ea:	f023 030f 	bic.w	r3, r3, #15
 80018ee:	b21a      	sxth	r2, r3
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	781b      	ldrb	r3, [r3, #0]
 80018f4:	b21b      	sxth	r3, r3
 80018f6:	f003 030f 	and.w	r3, r3, #15
 80018fa:	b21b      	sxth	r3, r3
 80018fc:	4313      	orrs	r3, r2
 80018fe:	b21b      	sxth	r3, r3
 8001900:	82bb      	strh	r3, [r7, #20]

            /* Set gyroscope range */
            range = BMI3_SET_BITS(reg_data[0], BMI3_GYR_RANGE, config->range);
 8001902:	7a3b      	ldrb	r3, [r7, #8]
 8001904:	b21b      	sxth	r3, r3
 8001906:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800190a:	b21a      	sxth	r2, r3
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	78db      	ldrb	r3, [r3, #3]
 8001910:	b21b      	sxth	r3, r3
 8001912:	011b      	lsls	r3, r3, #4
 8001914:	b21b      	sxth	r3, r3
 8001916:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800191a:	b21b      	sxth	r3, r3
 800191c:	4313      	orrs	r3, r2
 800191e:	b21b      	sxth	r3, r3
 8001920:	827b      	strh	r3, [r7, #18]

            /* Set gyroscope bandwidth */
            bwp = BMI3_SET_BITS(reg_data[0], BMI3_GYR_BW, config->bwp);
 8001922:	7a3b      	ldrb	r3, [r7, #8]
 8001924:	b21b      	sxth	r3, r3
 8001926:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800192a:	b21a      	sxth	r2, r3
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	785b      	ldrb	r3, [r3, #1]
 8001930:	b21b      	sxth	r3, r3
 8001932:	01db      	lsls	r3, r3, #7
 8001934:	b21b      	sxth	r3, r3
 8001936:	b2db      	uxtb	r3, r3
 8001938:	b21b      	sxth	r3, r3
 800193a:	4313      	orrs	r3, r2
 800193c:	b21b      	sxth	r3, r3
 800193e:	823b      	strh	r3, [r7, #16]

            /* Set gyroscope average sample */
            avg_num = BMI3_SET_BITS(reg_data[1], BMI3_GYR_AVG_NUM, config->avg_num);
 8001940:	7a7b      	ldrb	r3, [r7, #9]
 8001942:	b21a      	sxth	r2, r3
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	791b      	ldrb	r3, [r3, #4]
 8001948:	b21b      	sxth	r3, r3
 800194a:	021b      	lsls	r3, r3, #8
 800194c:	b21b      	sxth	r3, r3
 800194e:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8001952:	b21b      	sxth	r3, r3
 8001954:	4313      	orrs	r3, r2
 8001956:	b21b      	sxth	r3, r3
 8001958:	81fb      	strh	r3, [r7, #14]

            /* Set gyroscope mode */
            gyr_mode = BMI3_SET_BITS(reg_data[1], BMI3_GYR_MODE, config->gyr_mode);
 800195a:	7a7b      	ldrb	r3, [r7, #9]
 800195c:	b21a      	sxth	r2, r3
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	789b      	ldrb	r3, [r3, #2]
 8001962:	b21b      	sxth	r3, r3
 8001964:	031b      	lsls	r3, r3, #12
 8001966:	b21b      	sxth	r3, r3
 8001968:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 800196c:	b21b      	sxth	r3, r3
 800196e:	4313      	orrs	r3, r2
 8001970:	b21b      	sxth	r3, r3
 8001972:	81bb      	strh	r3, [r7, #12]

            reg_data[0] = (uint8_t)(odr | range | bwp);
 8001974:	8abb      	ldrh	r3, [r7, #20]
 8001976:	b2da      	uxtb	r2, r3
 8001978:	8a7b      	ldrh	r3, [r7, #18]
 800197a:	b2db      	uxtb	r3, r3
 800197c:	4313      	orrs	r3, r2
 800197e:	b2da      	uxtb	r2, r3
 8001980:	8a3b      	ldrh	r3, [r7, #16]
 8001982:	b2db      	uxtb	r3, r3
 8001984:	4313      	orrs	r3, r2
 8001986:	b2db      	uxtb	r3, r3
 8001988:	723b      	strb	r3, [r7, #8]
            reg_data[1] = (uint8_t)((avg_num | gyr_mode) >> 8);
 800198a:	89fa      	ldrh	r2, [r7, #14]
 800198c:	89bb      	ldrh	r3, [r7, #12]
 800198e:	4313      	orrs	r3, r2
 8001990:	b29b      	uxth	r3, r3
 8001992:	0a1b      	lsrs	r3, r3, #8
 8001994:	b29b      	uxth	r3, r3
 8001996:	b2db      	uxtb	r3, r3
 8001998:	727b      	strb	r3, [r7, #9]

            /* Set gyro configurations */
            rslt = bmi3_set_regs(BMI3_REG_GYR_CONF, reg_data, 2, dev);
 800199a:	f107 0108 	add.w	r1, r7, #8
 800199e:	683b      	ldr	r3, [r7, #0]
 80019a0:	2202      	movs	r2, #2
 80019a2:	2021      	movs	r0, #33	@ 0x21
 80019a4:	f7ff fbbd 	bl	8001122 <bmi3_set_regs>
 80019a8:	4603      	mov	r3, r0
 80019aa:	75fb      	strb	r3, [r7, #23]
 80019ac:	e004      	b.n	80019b8 <set_gyro_config+0x144>
        }
        else
        {
            rslt = BMI3_E_GYRO_INVALID_CFG;
 80019ae:	23fb      	movs	r3, #251	@ 0xfb
 80019b0:	75fb      	strb	r3, [r7, #23]
 80019b2:	e001      	b.n	80019b8 <set_gyro_config+0x144>
        }
    }
    else
    {
        rslt = BMI3_E_NULL_PTR;
 80019b4:	23ff      	movs	r3, #255	@ 0xff
 80019b6:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 80019b8:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80019bc:	4618      	mov	r0, r3
 80019be:	3718      	adds	r7, #24
 80019c0:	46bd      	mov	sp, r7
 80019c2:	bd80      	pop	{r7, pc}

080019c4 <validate_bw_avg_gyr_mode>:
 */
static int8_t validate_bw_avg_gyr_mode(uint8_t *bandwidth,
                                       uint8_t *gyr_mode,
                                       const uint8_t *avg_num,
                                       struct bmi3_dev *dev)
{
 80019c4:	b580      	push	{r7, lr}
 80019c6:	b086      	sub	sp, #24
 80019c8:	af00      	add	r7, sp, #0
 80019ca:	60f8      	str	r0, [r7, #12]
 80019cc:	60b9      	str	r1, [r7, #8]
 80019ce:	607a      	str	r2, [r7, #4]
 80019d0:	603b      	str	r3, [r7, #0]
    /* Variable to store result of API */
    int8_t rslt;

    if ((bandwidth != NULL) && (gyr_mode != NULL) && (avg_num != NULL))
 80019d2:	68fb      	ldr	r3, [r7, #12]
 80019d4:	2b00      	cmp	r3, #0
 80019d6:	d026      	beq.n	8001a26 <validate_bw_avg_gyr_mode+0x62>
 80019d8:	68bb      	ldr	r3, [r7, #8]
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d023      	beq.n	8001a26 <validate_bw_avg_gyr_mode+0x62>
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	2b00      	cmp	r3, #0
 80019e2:	d020      	beq.n	8001a26 <validate_bw_avg_gyr_mode+0x62>
    {
        /* Validate and auto-correct gyro mode */
        rslt = check_boundary_val(gyr_mode, BMI3_GYR_MODE_DISABLE, BMI3_GYR_MODE_HIGH_PERF, dev);
 80019e4:	683b      	ldr	r3, [r7, #0]
 80019e6:	2207      	movs	r2, #7
 80019e8:	2100      	movs	r1, #0
 80019ea:	68b8      	ldr	r0, [r7, #8]
 80019ec:	f7ff ff06 	bl	80017fc <check_boundary_val>
 80019f0:	4603      	mov	r3, r0
 80019f2:	75fb      	strb	r3, [r7, #23]

        if (rslt == BMI3_OK)
 80019f4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	d117      	bne.n	8001a2c <validate_bw_avg_gyr_mode+0x68>
        {
            /* Validate for averaging mode */
            rslt = check_boundary_val(bandwidth, BMI3_GYR_AVG1, BMI3_GYR_AVG64, dev);
 80019fc:	683b      	ldr	r3, [r7, #0]
 80019fe:	2206      	movs	r2, #6
 8001a00:	2100      	movs	r1, #0
 8001a02:	68f8      	ldr	r0, [r7, #12]
 8001a04:	f7ff fefa 	bl	80017fc <check_boundary_val>
 8001a08:	4603      	mov	r3, r0
 8001a0a:	75fb      	strb	r3, [r7, #23]

            if (rslt == BMI3_OK)
 8001a0c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	d10b      	bne.n	8001a2c <validate_bw_avg_gyr_mode+0x68>
            {
                /* Validate for bandwidth */
                rslt = check_boundary_val(bandwidth, BMI3_GYR_BW_ODR_HALF, BMI3_GYR_BW_ODR_QUARTER, dev);
 8001a14:	683b      	ldr	r3, [r7, #0]
 8001a16:	2201      	movs	r2, #1
 8001a18:	2100      	movs	r1, #0
 8001a1a:	68f8      	ldr	r0, [r7, #12]
 8001a1c:	f7ff feee 	bl	80017fc <check_boundary_val>
 8001a20:	4603      	mov	r3, r0
 8001a22:	75fb      	strb	r3, [r7, #23]
        if (rslt == BMI3_OK)
 8001a24:	e002      	b.n	8001a2c <validate_bw_avg_gyr_mode+0x68>
            }
        }
    }
    else
    {
        rslt = BMI3_E_NULL_PTR;
 8001a26:	23ff      	movs	r3, #255	@ 0xff
 8001a28:	75fb      	strb	r3, [r7, #23]
 8001a2a:	e000      	b.n	8001a2e <validate_bw_avg_gyr_mode+0x6a>
        if (rslt == BMI3_OK)
 8001a2c:	bf00      	nop
    }

    return rslt;
 8001a2e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001a32:	4618      	mov	r0, r3
 8001a34:	3718      	adds	r7, #24
 8001a36:	46bd      	mov	sp, r7
 8001a38:	bd80      	pop	{r7, pc}

08001a3a <validate_gyr_odr_range>:
/*!
 * @brief This internal API validates ODR and range of the gyroscope set by
 * the user.
 */
static int8_t validate_gyr_odr_range(uint8_t *odr, uint8_t *range, struct bmi3_dev *dev)
{
 8001a3a:	b580      	push	{r7, lr}
 8001a3c:	b086      	sub	sp, #24
 8001a3e:	af00      	add	r7, sp, #0
 8001a40:	60f8      	str	r0, [r7, #12]
 8001a42:	60b9      	str	r1, [r7, #8]
 8001a44:	607a      	str	r2, [r7, #4]
    /* Variable to store result of API */
    int8_t rslt;

    if ((odr != NULL) && (range != NULL))
 8001a46:	68fb      	ldr	r3, [r7, #12]
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d017      	beq.n	8001a7c <validate_gyr_odr_range+0x42>
 8001a4c:	68bb      	ldr	r3, [r7, #8]
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d014      	beq.n	8001a7c <validate_gyr_odr_range+0x42>
    {
        /* Validate and auto correct ODR */
        rslt = check_boundary_val(odr, BMI3_GYR_ODR_0_78HZ, BMI3_GYR_ODR_6400HZ, dev);
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	220e      	movs	r2, #14
 8001a56:	2101      	movs	r1, #1
 8001a58:	68f8      	ldr	r0, [r7, #12]
 8001a5a:	f7ff fecf 	bl	80017fc <check_boundary_val>
 8001a5e:	4603      	mov	r3, r0
 8001a60:	75fb      	strb	r3, [r7, #23]

        if (rslt == BMI3_OK)
 8001a62:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	d10a      	bne.n	8001a80 <validate_gyr_odr_range+0x46>
        {
            /* Validate and auto correct Range */
            rslt = check_boundary_val(range, BMI3_GYR_RANGE_125DPS, BMI3_GYR_RANGE_2000DPS, dev);
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	2204      	movs	r2, #4
 8001a6e:	2100      	movs	r1, #0
 8001a70:	68b8      	ldr	r0, [r7, #8]
 8001a72:	f7ff fec3 	bl	80017fc <check_boundary_val>
 8001a76:	4603      	mov	r3, r0
 8001a78:	75fb      	strb	r3, [r7, #23]
        if (rslt == BMI3_OK)
 8001a7a:	e001      	b.n	8001a80 <validate_gyr_odr_range+0x46>
        }
    }
    else
    {
        rslt = BMI3_E_NULL_PTR;
 8001a7c:	23ff      	movs	r3, #255	@ 0xff
 8001a7e:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 8001a80:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001a84:	4618      	mov	r0, r3
 8001a86:	3718      	adds	r7, #24
 8001a88:	46bd      	mov	sp, r7
 8001a8a:	bd80      	pop	{r7, pc}

08001a8c <null_ptr_check>:
/*!
 * @brief This internal API is used to validate the device structure pointer for
 * null conditions.
 */
static int8_t null_ptr_check(const struct bmi3_dev *dev)
{
 8001a8c:	b480      	push	{r7}
 8001a8e:	b085      	sub	sp, #20
 8001a90:	af00      	add	r7, sp, #0
 8001a92:	6078      	str	r0, [r7, #4]
    int8_t rslt;

    if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->delay_us == NULL))
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	d00b      	beq.n	8001ab2 <null_ptr_check+0x26>
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	691b      	ldr	r3, [r3, #16]
 8001a9e:	2b00      	cmp	r3, #0
 8001aa0:	d007      	beq.n	8001ab2 <null_ptr_check+0x26>
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	695b      	ldr	r3, [r3, #20]
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d003      	beq.n	8001ab2 <null_ptr_check+0x26>
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	699b      	ldr	r3, [r3, #24]
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d102      	bne.n	8001ab8 <null_ptr_check+0x2c>
    {
        rslt = BMI3_E_NULL_PTR;
 8001ab2:	23ff      	movs	r3, #255	@ 0xff
 8001ab4:	73fb      	strb	r3, [r7, #15]
 8001ab6:	e001      	b.n	8001abc <null_ptr_check+0x30>
    }
    else
    {
        /* Device structure is fine */
        rslt = BMI3_OK;
 8001ab8:	2300      	movs	r3, #0
 8001aba:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8001abc:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001ac0:	4618      	mov	r0, r3
 8001ac2:	3714      	adds	r7, #20
 8001ac4:	46bd      	mov	sp, r7
 8001ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aca:	4770      	bx	lr

08001acc <set_any_motion_config>:
/*!
 * @brief This internal API sets any-motion configurations like threshold,
 * duration, accel reference up, hysteresis and wait time.
 */
static int8_t set_any_motion_config(const struct bmi3_any_motion_config *config, struct bmi3_dev *dev)
{
 8001acc:	b580      	push	{r7, lr}
 8001ace:	b088      	sub	sp, #32
 8001ad0:	af00      	add	r7, sp, #0
 8001ad2:	6078      	str	r0, [r7, #4]
 8001ad4:	6039      	str	r1, [r7, #0]
    /* Variable to store result of API */
    int8_t rslt;

    /* Array to set the base address of any-motion feature */
    uint8_t base_addr[2] = { BMI3_BASE_ADDR_ANY_MOTION, 0 };
 8001ad6:	2305      	movs	r3, #5
 8001ad8:	823b      	strh	r3, [r7, #16]

    /* Array to define the feature configuration */
    uint8_t any_mot_config[6] = { 0 };
 8001ada:	f107 0308 	add.w	r3, r7, #8
 8001ade:	2200      	movs	r2, #0
 8001ae0:	601a      	str	r2, [r3, #0]
 8001ae2:	809a      	strh	r2, [r3, #4]

    uint16_t threshold, acc_ref_up, hysteresis, duration, wait_time;

    if (config != NULL)
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	f000 8089 	beq.w	8001bfe <set_any_motion_config+0x132>
    {
        /* Set the any-motion base address to feature engine transmission address to start DMA transaction */
        rslt = bmi3_set_regs(BMI3_REG_FEATURE_DATA_ADDR, base_addr, 2, dev);
 8001aec:	f107 0110 	add.w	r1, r7, #16
 8001af0:	683b      	ldr	r3, [r7, #0]
 8001af2:	2202      	movs	r2, #2
 8001af4:	2041      	movs	r0, #65	@ 0x41
 8001af6:	f7ff fb14 	bl	8001122 <bmi3_set_regs>
 8001afa:	4603      	mov	r3, r0
 8001afc:	77fb      	strb	r3, [r7, #31]

        if (rslt == BMI3_OK)
 8001afe:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	d17d      	bne.n	8001c02 <set_any_motion_config+0x136>
        {
            /* Set threshold for lsb 8 bits */
            any_mot_config[0] = (uint8_t)BMI3_SET_BIT_POS0(any_mot_config[0],
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	885b      	ldrh	r3, [r3, #2]
 8001b0a:	b2db      	uxtb	r3, r3
 8001b0c:	723b      	strb	r3, [r7, #8]
                                                           BMI3_ANY_NO_SLOPE_THRESHOLD,
                                                           config->slope_thres);

            threshold = ((uint16_t)any_mot_config[1] << 8);
 8001b0e:	7a7b      	ldrb	r3, [r7, #9]
 8001b10:	021b      	lsls	r3, r3, #8
 8001b12:	83bb      	strh	r3, [r7, #28]

            /* Set threshold for msb 8 bits */
            any_mot_config[1] =
                (BMI3_SET_BIT_POS0(threshold, BMI3_ANY_NO_SLOPE_THRESHOLD,
 8001b14:	8bbb      	ldrh	r3, [r7, #28]
 8001b16:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 8001b1a:	f023 030f 	bic.w	r3, r3, #15
 8001b1e:	687a      	ldr	r2, [r7, #4]
 8001b20:	8852      	ldrh	r2, [r2, #2]
 8001b22:	f3c2 020b 	ubfx	r2, r2, #0, #12
 8001b26:	4313      	orrs	r3, r2
                                   config->slope_thres) & BMI3_ANY_NO_SLOPE_THRESHOLD_MASK) >> 8;
 8001b28:	121b      	asrs	r3, r3, #8
 8001b2a:	b2db      	uxtb	r3, r3
 8001b2c:	f003 030f 	and.w	r3, r3, #15
 8001b30:	b2db      	uxtb	r3, r3
            any_mot_config[1] =
 8001b32:	727b      	strb	r3, [r7, #9]

            acc_ref_up = ((uint16_t)any_mot_config[1] << 8);
 8001b34:	7a7b      	ldrb	r3, [r7, #9]
 8001b36:	021b      	lsls	r3, r3, #8
 8001b38:	837b      	strh	r3, [r7, #26]

            /* Set accel reference */
            any_mot_config[1] |=
 8001b3a:	7a7b      	ldrb	r3, [r7, #9]
 8001b3c:	b25a      	sxtb	r2, r3
                (BMI3_SET_BITS(acc_ref_up, BMI3_ANY_NO_ACC_REF_UP,
 8001b3e:	8b7b      	ldrh	r3, [r7, #26]
 8001b40:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	791b      	ldrb	r3, [r3, #4]
 8001b48:	031b      	lsls	r3, r3, #12
 8001b4a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001b4e:	430b      	orrs	r3, r1
                               config->acc_ref_up) & BMI3_ANY_NO_ACC_REF_UP_MASK) >> 8;
 8001b50:	121b      	asrs	r3, r3, #8
 8001b52:	b25b      	sxtb	r3, r3
 8001b54:	f003 0310 	and.w	r3, r3, #16
 8001b58:	b25b      	sxtb	r3, r3
            any_mot_config[1] |=
 8001b5a:	4313      	orrs	r3, r2
 8001b5c:	b25b      	sxtb	r3, r3
 8001b5e:	b2db      	uxtb	r3, r3
 8001b60:	727b      	strb	r3, [r7, #9]

            /* Set hysteresis for lsb 8 bits */
            any_mot_config[2] =
                (uint8_t)BMI3_SET_BIT_POS0(any_mot_config[2], BMI3_ANY_NO_HYSTERESIS, config->hysteresis);
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	88db      	ldrh	r3, [r3, #6]
 8001b66:	b2db      	uxtb	r3, r3
            any_mot_config[2] =
 8001b68:	72bb      	strb	r3, [r7, #10]

            hysteresis = ((uint16_t)any_mot_config[3] << 8);
 8001b6a:	7afb      	ldrb	r3, [r7, #11]
 8001b6c:	021b      	lsls	r3, r3, #8
 8001b6e:	833b      	strh	r3, [r7, #24]

            /* Set hysteresis for msb 8 bits */
            any_mot_config[3] =
                (BMI3_SET_BIT_POS0(hysteresis, BMI3_ANY_NO_HYSTERESIS,
 8001b70:	8b3b      	ldrh	r3, [r7, #24]
 8001b72:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8001b76:	f023 0303 	bic.w	r3, r3, #3
 8001b7a:	687a      	ldr	r2, [r7, #4]
 8001b7c:	88d2      	ldrh	r2, [r2, #6]
 8001b7e:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8001b82:	4313      	orrs	r3, r2
                                   config->hysteresis) & BMI3_ANY_NO_HYSTERESIS_MASK) >> 8;
 8001b84:	121b      	asrs	r3, r3, #8
 8001b86:	b2db      	uxtb	r3, r3
 8001b88:	f003 0303 	and.w	r3, r3, #3
 8001b8c:	b2db      	uxtb	r3, r3
            any_mot_config[3] =
 8001b8e:	72fb      	strb	r3, [r7, #11]

            /* Set duration for lsb 8 bits */
            any_mot_config[4] = (uint8_t)BMI3_SET_BIT_POS0(any_mot_config[4], BMI3_ANY_NO_DURATION, config->duration);
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	881b      	ldrh	r3, [r3, #0]
 8001b94:	b2db      	uxtb	r3, r3
 8001b96:	733b      	strb	r3, [r7, #12]

            duration = ((uint16_t)any_mot_config[5] << 8);
 8001b98:	7b7b      	ldrb	r3, [r7, #13]
 8001b9a:	021b      	lsls	r3, r3, #8
 8001b9c:	82fb      	strh	r3, [r7, #22]

            /* Set duration for msb 8 bits */
            any_mot_config[5] =
                (BMI3_SET_BIT_POS0(duration, BMI3_ANY_NO_DURATION, config->duration) & BMI3_ANY_NO_DURATION_MASK) >> 8;
 8001b9e:	8afb      	ldrh	r3, [r7, #22]
 8001ba0:	f423 53ff 	bic.w	r3, r3, #8160	@ 0x1fe0
 8001ba4:	f023 031f 	bic.w	r3, r3, #31
 8001ba8:	687a      	ldr	r2, [r7, #4]
 8001baa:	8812      	ldrh	r2, [r2, #0]
 8001bac:	f3c2 020c 	ubfx	r2, r2, #0, #13
 8001bb0:	4313      	orrs	r3, r2
 8001bb2:	121b      	asrs	r3, r3, #8
 8001bb4:	b2db      	uxtb	r3, r3
 8001bb6:	f003 031f 	and.w	r3, r3, #31
 8001bba:	b2db      	uxtb	r3, r3
            any_mot_config[5] =
 8001bbc:	737b      	strb	r3, [r7, #13]

            wait_time = ((uint16_t)any_mot_config[5] << 8);
 8001bbe:	7b7b      	ldrb	r3, [r7, #13]
 8001bc0:	021b      	lsls	r3, r3, #8
 8001bc2:	82bb      	strh	r3, [r7, #20]

            /* Set wait time */
            any_mot_config[5] |=
 8001bc4:	7b7b      	ldrb	r3, [r7, #13]
 8001bc6:	b25a      	sxtb	r2, r3
                (BMI3_SET_BITS(wait_time, BMI3_ANY_NO_WAIT_TIME, config->wait_time) & BMI3_ANY_NO_WAIT_TIME_MASK) >> 8;
 8001bc8:	8abb      	ldrh	r3, [r7, #20]
 8001bca:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	891b      	ldrh	r3, [r3, #8]
 8001bd2:	035b      	lsls	r3, r3, #13
 8001bd4:	b29b      	uxth	r3, r3
 8001bd6:	430b      	orrs	r3, r1
 8001bd8:	121b      	asrs	r3, r3, #8
 8001bda:	b25b      	sxtb	r3, r3
 8001bdc:	f023 031f 	bic.w	r3, r3, #31
 8001be0:	b25b      	sxtb	r3, r3
            any_mot_config[5] |=
 8001be2:	4313      	orrs	r3, r2
 8001be4:	b25b      	sxtb	r3, r3
 8001be6:	b2db      	uxtb	r3, r3
 8001be8:	737b      	strb	r3, [r7, #13]

            /* Set the configuration back to the feature engine register */
            rslt = bmi3_set_regs(BMI3_REG_FEATURE_DATA_TX, any_mot_config, 6, dev);
 8001bea:	f107 0108 	add.w	r1, r7, #8
 8001bee:	683b      	ldr	r3, [r7, #0]
 8001bf0:	2206      	movs	r2, #6
 8001bf2:	2042      	movs	r0, #66	@ 0x42
 8001bf4:	f7ff fa95 	bl	8001122 <bmi3_set_regs>
 8001bf8:	4603      	mov	r3, r0
 8001bfa:	77fb      	strb	r3, [r7, #31]
 8001bfc:	e001      	b.n	8001c02 <set_any_motion_config+0x136>
        }
    }
    else
    {
        rslt = BMI3_E_NULL_PTR;
 8001bfe:	23ff      	movs	r3, #255	@ 0xff
 8001c00:	77fb      	strb	r3, [r7, #31]
    }

    return rslt;
 8001c02:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8001c06:	4618      	mov	r0, r3
 8001c08:	3720      	adds	r7, #32
 8001c0a:	46bd      	mov	sp, r7
 8001c0c:	bd80      	pop	{r7, pc}

08001c0e <set_no_motion_config>:
/*!
 * @brief This internal API sets no-motion configurations like threshold,
 * duration, accel reference up, hysteresis and wait time.
 */
static int8_t set_no_motion_config(const struct bmi3_no_motion_config *config, struct bmi3_dev *dev)
{
 8001c0e:	b580      	push	{r7, lr}
 8001c10:	b088      	sub	sp, #32
 8001c12:	af00      	add	r7, sp, #0
 8001c14:	6078      	str	r0, [r7, #4]
 8001c16:	6039      	str	r1, [r7, #0]
    /* Variable to store result of API */
    int8_t rslt;

    /* Array to set the base address of no-motion feature */
    uint8_t base_addr[2] = { BMI3_BASE_ADDR_NO_MOTION, 0 };
 8001c18:	2308      	movs	r3, #8
 8001c1a:	823b      	strh	r3, [r7, #16]

    /* Array to define the feature configuration */
    uint8_t no_mot_config[6] = { 0 };
 8001c1c:	f107 0308 	add.w	r3, r7, #8
 8001c20:	2200      	movs	r2, #0
 8001c22:	601a      	str	r2, [r3, #0]
 8001c24:	809a      	strh	r2, [r3, #4]

    uint16_t threshold, acc_ref_up, hysteresis, duration, wait_time;

    if (config != NULL)
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	f000 8089 	beq.w	8001d40 <set_no_motion_config+0x132>
    {
        /* Set the no-motion base address to feature engine transmission address to start DMA transaction */
        rslt = bmi3_set_regs(BMI3_REG_FEATURE_DATA_ADDR, base_addr, 2, dev);
 8001c2e:	f107 0110 	add.w	r1, r7, #16
 8001c32:	683b      	ldr	r3, [r7, #0]
 8001c34:	2202      	movs	r2, #2
 8001c36:	2041      	movs	r0, #65	@ 0x41
 8001c38:	f7ff fa73 	bl	8001122 <bmi3_set_regs>
 8001c3c:	4603      	mov	r3, r0
 8001c3e:	77fb      	strb	r3, [r7, #31]

        if (rslt == BMI3_OK)
 8001c40:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d17d      	bne.n	8001d44 <set_no_motion_config+0x136>
        {
            /* Set threshold for lsb 8 bits */
            no_mot_config[0] = (uint8_t)BMI3_SET_BIT_POS0(no_mot_config[0],
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	885b      	ldrh	r3, [r3, #2]
 8001c4c:	b2db      	uxtb	r3, r3
 8001c4e:	723b      	strb	r3, [r7, #8]
                                                          BMI3_ANY_NO_SLOPE_THRESHOLD,
                                                          config->slope_thres);

            threshold = ((uint16_t)no_mot_config[1] << 8);
 8001c50:	7a7b      	ldrb	r3, [r7, #9]
 8001c52:	021b      	lsls	r3, r3, #8
 8001c54:	83bb      	strh	r3, [r7, #28]

            /* Set threshold for msb 8 bits */
            no_mot_config[1] =
                (BMI3_SET_BIT_POS0(threshold, BMI3_ANY_NO_SLOPE_THRESHOLD,
 8001c56:	8bbb      	ldrh	r3, [r7, #28]
 8001c58:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 8001c5c:	f023 030f 	bic.w	r3, r3, #15
 8001c60:	687a      	ldr	r2, [r7, #4]
 8001c62:	8852      	ldrh	r2, [r2, #2]
 8001c64:	f3c2 020b 	ubfx	r2, r2, #0, #12
 8001c68:	4313      	orrs	r3, r2
                                   config->slope_thres) & BMI3_ANY_NO_SLOPE_THRESHOLD_MASK) >> 8;
 8001c6a:	121b      	asrs	r3, r3, #8
 8001c6c:	b2db      	uxtb	r3, r3
 8001c6e:	f003 030f 	and.w	r3, r3, #15
 8001c72:	b2db      	uxtb	r3, r3
            no_mot_config[1] =
 8001c74:	727b      	strb	r3, [r7, #9]

            acc_ref_up = ((uint16_t)no_mot_config[1] << 8);
 8001c76:	7a7b      	ldrb	r3, [r7, #9]
 8001c78:	021b      	lsls	r3, r3, #8
 8001c7a:	837b      	strh	r3, [r7, #26]

            /* Set accel reference */
            no_mot_config[1] |=
 8001c7c:	7a7b      	ldrb	r3, [r7, #9]
 8001c7e:	b25a      	sxtb	r2, r3
                (BMI3_SET_BITS(acc_ref_up, BMI3_ANY_NO_ACC_REF_UP,
 8001c80:	8b7b      	ldrh	r3, [r7, #26]
 8001c82:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	791b      	ldrb	r3, [r3, #4]
 8001c8a:	031b      	lsls	r3, r3, #12
 8001c8c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001c90:	430b      	orrs	r3, r1
                               config->acc_ref_up) & BMI3_ANY_NO_ACC_REF_UP_MASK) >> 8;
 8001c92:	121b      	asrs	r3, r3, #8
 8001c94:	b25b      	sxtb	r3, r3
 8001c96:	f003 0310 	and.w	r3, r3, #16
 8001c9a:	b25b      	sxtb	r3, r3
            no_mot_config[1] |=
 8001c9c:	4313      	orrs	r3, r2
 8001c9e:	b25b      	sxtb	r3, r3
 8001ca0:	b2db      	uxtb	r3, r3
 8001ca2:	727b      	strb	r3, [r7, #9]

            /* Set hysteresis for lsb 8 bits */
            no_mot_config[2] = (uint8_t)BMI3_SET_BIT_POS0(no_mot_config[2], BMI3_ANY_NO_HYSTERESIS, config->hysteresis);
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	88db      	ldrh	r3, [r3, #6]
 8001ca8:	b2db      	uxtb	r3, r3
 8001caa:	72bb      	strb	r3, [r7, #10]

            hysteresis = ((uint16_t)no_mot_config[3] << 8);
 8001cac:	7afb      	ldrb	r3, [r7, #11]
 8001cae:	021b      	lsls	r3, r3, #8
 8001cb0:	833b      	strh	r3, [r7, #24]

            /* Set hysteresis for msb 8 bits */
            no_mot_config[3] =
                (BMI3_SET_BIT_POS0(hysteresis, BMI3_ANY_NO_HYSTERESIS,
 8001cb2:	8b3b      	ldrh	r3, [r7, #24]
 8001cb4:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8001cb8:	f023 0303 	bic.w	r3, r3, #3
 8001cbc:	687a      	ldr	r2, [r7, #4]
 8001cbe:	88d2      	ldrh	r2, [r2, #6]
 8001cc0:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8001cc4:	4313      	orrs	r3, r2
                                   config->hysteresis) & BMI3_ANY_NO_HYSTERESIS_MASK) >> 8;
 8001cc6:	121b      	asrs	r3, r3, #8
 8001cc8:	b2db      	uxtb	r3, r3
 8001cca:	f003 0303 	and.w	r3, r3, #3
 8001cce:	b2db      	uxtb	r3, r3
            no_mot_config[3] =
 8001cd0:	72fb      	strb	r3, [r7, #11]

            /* Set duration for lsb 8 bits */
            no_mot_config[4] = (uint8_t)BMI3_SET_BIT_POS0(no_mot_config[4], BMI3_ANY_NO_DURATION, config->duration);
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	881b      	ldrh	r3, [r3, #0]
 8001cd6:	b2db      	uxtb	r3, r3
 8001cd8:	733b      	strb	r3, [r7, #12]

            duration = ((uint16_t)no_mot_config[5] << 8);
 8001cda:	7b7b      	ldrb	r3, [r7, #13]
 8001cdc:	021b      	lsls	r3, r3, #8
 8001cde:	82fb      	strh	r3, [r7, #22]

            /* Set duration for msb 8 bits */
            no_mot_config[5] =
                (BMI3_SET_BIT_POS0(duration, BMI3_ANY_NO_DURATION, config->duration) & BMI3_ANY_NO_DURATION_MASK) >> 8;
 8001ce0:	8afb      	ldrh	r3, [r7, #22]
 8001ce2:	f423 53ff 	bic.w	r3, r3, #8160	@ 0x1fe0
 8001ce6:	f023 031f 	bic.w	r3, r3, #31
 8001cea:	687a      	ldr	r2, [r7, #4]
 8001cec:	8812      	ldrh	r2, [r2, #0]
 8001cee:	f3c2 020c 	ubfx	r2, r2, #0, #13
 8001cf2:	4313      	orrs	r3, r2
 8001cf4:	121b      	asrs	r3, r3, #8
 8001cf6:	b2db      	uxtb	r3, r3
 8001cf8:	f003 031f 	and.w	r3, r3, #31
 8001cfc:	b2db      	uxtb	r3, r3
            no_mot_config[5] =
 8001cfe:	737b      	strb	r3, [r7, #13]

            wait_time = ((uint16_t)no_mot_config[5] << 8);
 8001d00:	7b7b      	ldrb	r3, [r7, #13]
 8001d02:	021b      	lsls	r3, r3, #8
 8001d04:	82bb      	strh	r3, [r7, #20]

            /* Set wait time */
            no_mot_config[5] |=
 8001d06:	7b7b      	ldrb	r3, [r7, #13]
 8001d08:	b25a      	sxtb	r2, r3
                (BMI3_SET_BITS(wait_time, BMI3_ANY_NO_WAIT_TIME, config->wait_time) & BMI3_ANY_NO_WAIT_TIME_MASK) >> 8;
 8001d0a:	8abb      	ldrh	r3, [r7, #20]
 8001d0c:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	891b      	ldrh	r3, [r3, #8]
 8001d14:	035b      	lsls	r3, r3, #13
 8001d16:	b29b      	uxth	r3, r3
 8001d18:	430b      	orrs	r3, r1
 8001d1a:	121b      	asrs	r3, r3, #8
 8001d1c:	b25b      	sxtb	r3, r3
 8001d1e:	f023 031f 	bic.w	r3, r3, #31
 8001d22:	b25b      	sxtb	r3, r3
            no_mot_config[5] |=
 8001d24:	4313      	orrs	r3, r2
 8001d26:	b25b      	sxtb	r3, r3
 8001d28:	b2db      	uxtb	r3, r3
 8001d2a:	737b      	strb	r3, [r7, #13]

            /* Set the configuration back to the feature engine register */
            rslt = bmi3_set_regs(BMI3_REG_FEATURE_DATA_TX, no_mot_config, 6, dev);
 8001d2c:	f107 0108 	add.w	r1, r7, #8
 8001d30:	683b      	ldr	r3, [r7, #0]
 8001d32:	2206      	movs	r2, #6
 8001d34:	2042      	movs	r0, #66	@ 0x42
 8001d36:	f7ff f9f4 	bl	8001122 <bmi3_set_regs>
 8001d3a:	4603      	mov	r3, r0
 8001d3c:	77fb      	strb	r3, [r7, #31]
 8001d3e:	e001      	b.n	8001d44 <set_no_motion_config+0x136>
        }
    }
    else
    {
        rslt = BMI3_E_NULL_PTR;
 8001d40:	23ff      	movs	r3, #255	@ 0xff
 8001d42:	77fb      	strb	r3, [r7, #31]
    }

    return rslt;
 8001d44:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8001d48:	4618      	mov	r0, r3
 8001d4a:	3720      	adds	r7, #32
 8001d4c:	46bd      	mov	sp, r7
 8001d4e:	bd80      	pop	{r7, pc}

08001d50 <set_flat_config>:
/*!
 * @brief This internal API sets flat configurations like theta, blocking,
 * hold-time, hysteresis, and slope threshold.
 */
static int8_t set_flat_config(const struct bmi3_flat_config *config, struct bmi3_dev *dev)
{
 8001d50:	b580      	push	{r7, lr}
 8001d52:	b086      	sub	sp, #24
 8001d54:	af00      	add	r7, sp, #0
 8001d56:	6078      	str	r0, [r7, #4]
 8001d58:	6039      	str	r1, [r7, #0]
    /* Variable to store result of API */
    int8_t rslt;

    /* Array to define the feature configuration */
    uint8_t flat_config[4] = { 0 };
 8001d5a:	2300      	movs	r3, #0
 8001d5c:	60fb      	str	r3, [r7, #12]

    /* Array to set the base address of flat feature */
    uint8_t base_addr[2] = { BMI3_BASE_ADDR_FLAT, 0 };
 8001d5e:	230b      	movs	r3, #11
 8001d60:	813b      	strh	r3, [r7, #8]

    uint16_t holdtime, hyst;

    if (config != NULL)
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	2b00      	cmp	r3, #0
 8001d66:	d057      	beq.n	8001e18 <set_flat_config+0xc8>
    {
        /* Set the flat base address to feature engine transmission address to start DMA transaction */
        rslt = bmi3_set_regs(BMI3_REG_FEATURE_DATA_ADDR, base_addr, 2, dev);
 8001d68:	f107 0108 	add.w	r1, r7, #8
 8001d6c:	683b      	ldr	r3, [r7, #0]
 8001d6e:	2202      	movs	r2, #2
 8001d70:	2041      	movs	r0, #65	@ 0x41
 8001d72:	f7ff f9d6 	bl	8001122 <bmi3_set_regs>
 8001d76:	4603      	mov	r3, r0
 8001d78:	75fb      	strb	r3, [r7, #23]

        if (rslt == BMI3_OK)
 8001d7a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d14c      	bne.n	8001e1c <set_flat_config+0xcc>
        {
            /* Set theta */
            flat_config[0] = BMI3_SET_BIT_POS0(flat_config[0], BMI3_FLAT_THETA, config->theta);
 8001d82:	7b3b      	ldrb	r3, [r7, #12]
 8001d84:	b25b      	sxtb	r3, r3
 8001d86:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001d8a:	b25a      	sxtb	r2, r3
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	881b      	ldrh	r3, [r3, #0]
 8001d90:	b25b      	sxtb	r3, r3
 8001d92:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001d96:	b25b      	sxtb	r3, r3
 8001d98:	4313      	orrs	r3, r2
 8001d9a:	b25b      	sxtb	r3, r3
 8001d9c:	b2db      	uxtb	r3, r3
 8001d9e:	733b      	strb	r3, [r7, #12]

            /* Set blocking */
            flat_config[0] |= BMI3_SET_BITS(flat_config[0], BMI3_FLAT_BLOCKING, config->blocking);
 8001da0:	7b3b      	ldrb	r3, [r7, #12]
 8001da2:	b25a      	sxtb	r2, r3
 8001da4:	7b3b      	ldrb	r3, [r7, #12]
 8001da6:	b25b      	sxtb	r3, r3
 8001da8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001dac:	b259      	sxtb	r1, r3
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	885b      	ldrh	r3, [r3, #2]
 8001db2:	b25b      	sxtb	r3, r3
 8001db4:	019b      	lsls	r3, r3, #6
 8001db6:	b25b      	sxtb	r3, r3
 8001db8:	430b      	orrs	r3, r1
 8001dba:	b25b      	sxtb	r3, r3
 8001dbc:	4313      	orrs	r3, r2
 8001dbe:	b25b      	sxtb	r3, r3
 8001dc0:	b2db      	uxtb	r3, r3
 8001dc2:	733b      	strb	r3, [r7, #12]

            /* Set hold time */
            holdtime = ((uint16_t)flat_config[1] << 8);
 8001dc4:	7b7b      	ldrb	r3, [r7, #13]
 8001dc6:	021b      	lsls	r3, r3, #8
 8001dc8:	82bb      	strh	r3, [r7, #20]
            flat_config[1] =
                (BMI3_SET_BITS(holdtime, BMI3_FLAT_HOLD_TIME, config->hold_time) & BMI3_FLAT_HOLD_TIME_MASK) >> 8;
 8001dca:	8abb      	ldrh	r3, [r7, #20]
 8001dcc:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	88db      	ldrh	r3, [r3, #6]
 8001dd4:	021b      	lsls	r3, r3, #8
 8001dd6:	b29b      	uxth	r3, r3
 8001dd8:	4313      	orrs	r3, r2
 8001dda:	121b      	asrs	r3, r3, #8
            flat_config[1] =
 8001ddc:	b2db      	uxtb	r3, r3
 8001dde:	737b      	strb	r3, [r7, #13]

            /* Set slope threshold */
            flat_config[2] = BMI3_SET_BIT_POS0(flat_config[2], BMI3_FLAT_SLOPE_THRES, config->slope_thres);
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	891b      	ldrh	r3, [r3, #8]
 8001de4:	b2db      	uxtb	r3, r3
 8001de6:	73bb      	strb	r3, [r7, #14]

            /* Set hysteresis */
            hyst = ((uint16_t)flat_config[3] << 8);
 8001de8:	7bfb      	ldrb	r3, [r7, #15]
 8001dea:	021b      	lsls	r3, r3, #8
 8001dec:	827b      	strh	r3, [r7, #18]
            flat_config[3] = (BMI3_SET_BITS(hyst, BMI3_FLAT_HYST, config->hysteresis) & BMI3_FLAT_HYST_MASK) >> 8;
 8001dee:	8a7b      	ldrh	r3, [r7, #18]
 8001df0:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	889b      	ldrh	r3, [r3, #4]
 8001df8:	021b      	lsls	r3, r3, #8
 8001dfa:	b29b      	uxth	r3, r3
 8001dfc:	4313      	orrs	r3, r2
 8001dfe:	121b      	asrs	r3, r3, #8
 8001e00:	b2db      	uxtb	r3, r3
 8001e02:	73fb      	strb	r3, [r7, #15]

            /* Set the configuration back to the feature engine register */
            rslt = bmi3_set_regs(BMI3_REG_FEATURE_DATA_TX, flat_config, 4, dev);
 8001e04:	f107 010c 	add.w	r1, r7, #12
 8001e08:	683b      	ldr	r3, [r7, #0]
 8001e0a:	2204      	movs	r2, #4
 8001e0c:	2042      	movs	r0, #66	@ 0x42
 8001e0e:	f7ff f988 	bl	8001122 <bmi3_set_regs>
 8001e12:	4603      	mov	r3, r0
 8001e14:	75fb      	strb	r3, [r7, #23]
 8001e16:	e001      	b.n	8001e1c <set_flat_config+0xcc>
        }
    }
    else
    {
        rslt = BMI3_E_NULL_PTR;
 8001e18:	23ff      	movs	r3, #255	@ 0xff
 8001e1a:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 8001e1c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001e20:	4618      	mov	r0, r3
 8001e22:	3718      	adds	r7, #24
 8001e24:	46bd      	mov	sp, r7
 8001e26:	bd80      	pop	{r7, pc}

08001e28 <set_sig_motion_config>:
/*!
 * @brief This internal API sets sig-motion configurations like block size,
 * peak 2 peak min, mcr min, peak 2 peak max and mcr max.
 */
static int8_t set_sig_motion_config(const struct bmi3_sig_motion_config *config, struct bmi3_dev *dev)
{
 8001e28:	b580      	push	{r7, lr}
 8001e2a:	b08a      	sub	sp, #40	@ 0x28
 8001e2c:	af00      	add	r7, sp, #0
 8001e2e:	6078      	str	r0, [r7, #4]
 8001e30:	6039      	str	r1, [r7, #0]
    /* Variable to store result of API */
    int8_t rslt;

    /* Array to set the base address of sig-motion feature */
    uint8_t base_addr[2] = { BMI3_BASE_ADDR_SIG_MOTION, 0 };
 8001e32:	230d      	movs	r3, #13
 8001e34:	833b      	strh	r3, [r7, #24]

    /* Array to define the feature configuration */
    uint8_t sig_mot_config[6] = { 0 };
 8001e36:	f107 0310 	add.w	r3, r7, #16
 8001e3a:	2200      	movs	r2, #0
 8001e3c:	601a      	str	r2, [r3, #0]
 8001e3e:	809a      	strh	r2, [r3, #4]

    struct bmi3_accel_config acc_config = { 0 };
 8001e40:	f107 0308 	add.w	r3, r7, #8
 8001e44:	2200      	movs	r2, #0
 8001e46:	601a      	str	r2, [r3, #0]
 8001e48:	711a      	strb	r2, [r3, #4]

    uint16_t block_size, p2p_min, mcr_min, p2p_max, mcr_max;

    if (config != NULL)
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	f000 80a2 	beq.w	8001f96 <set_sig_motion_config+0x16e>
    {
        rslt = get_accel_config(&acc_config, dev);
 8001e52:	f107 0308 	add.w	r3, r7, #8
 8001e56:	6839      	ldr	r1, [r7, #0]
 8001e58:	4618      	mov	r0, r3
 8001e5a:	f7ff fc1f 	bl	800169c <get_accel_config>
 8001e5e:	4603      	mov	r3, r0
 8001e60:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

        if ((rslt == BMI3_OK) && (acc_config.acc_mode == BMI3_ACC_MODE_LOW_PWR))
 8001e64:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d10c      	bne.n	8001e86 <set_sig_motion_config+0x5e>
 8001e6c:	7abb      	ldrb	r3, [r7, #10]
 8001e6e:	2b03      	cmp	r3, #3
 8001e70:	d109      	bne.n	8001e86 <set_sig_motion_config+0x5e>
        {
            if (acc_config.odr >= BMI3_ACC_ODR_50HZ)
 8001e72:	7a3b      	ldrb	r3, [r7, #8]
 8001e74:	2b06      	cmp	r3, #6
 8001e76:	d903      	bls.n	8001e80 <set_sig_motion_config+0x58>
            {
                rslt = BMI3_OK;
 8001e78:	2300      	movs	r3, #0
 8001e7a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8001e7e:	e002      	b.n	8001e86 <set_sig_motion_config+0x5e>
            }
            else
            {
                rslt = BMI3_E_ACC_INVALID_CFG;
 8001e80:	23fc      	movs	r3, #252	@ 0xfc
 8001e82:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            }
        }

        if (rslt == BMI3_OK)
 8001e86:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	f040 8086 	bne.w	8001f9c <set_sig_motion_config+0x174>
        {
            /* Set the sig-motion base address to feature engine transmission address to start DMA transaction */
            rslt = bmi3_set_regs(BMI3_REG_FEATURE_DATA_ADDR, base_addr, 2, dev);
 8001e90:	f107 0118 	add.w	r1, r7, #24
 8001e94:	683b      	ldr	r3, [r7, #0]
 8001e96:	2202      	movs	r2, #2
 8001e98:	2041      	movs	r0, #65	@ 0x41
 8001e9a:	f7ff f942 	bl	8001122 <bmi3_set_regs>
 8001e9e:	4603      	mov	r3, r0
 8001ea0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

            if (rslt == BMI3_OK)
 8001ea4:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d177      	bne.n	8001f9c <set_sig_motion_config+0x174>
            {
                /* Set block size for lsb 8 bits */
                sig_mot_config[0] = (uint8_t)BMI3_SET_BIT_POS0(sig_mot_config[0],
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	881b      	ldrh	r3, [r3, #0]
 8001eb0:	b2db      	uxtb	r3, r3
 8001eb2:	743b      	strb	r3, [r7, #16]
                                                               BMI3_SIG_BLOCK_SIZE,
                                                               config->block_size);

                block_size = ((uint16_t)sig_mot_config[1] << 8);
 8001eb4:	7c7b      	ldrb	r3, [r7, #17]
 8001eb6:	021b      	lsls	r3, r3, #8
 8001eb8:	84bb      	strh	r3, [r7, #36]	@ 0x24

                /* Set block size for msb 8 bits */
                sig_mot_config[1] =
                    (BMI3_SET_BIT_POS0(block_size, BMI3_SIG_BLOCK_SIZE,
 8001eba:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001ebc:	0c1b      	lsrs	r3, r3, #16
 8001ebe:	041b      	lsls	r3, r3, #16
 8001ec0:	687a      	ldr	r2, [r7, #4]
 8001ec2:	8812      	ldrh	r2, [r2, #0]
 8001ec4:	4313      	orrs	r3, r2
                                       config->block_size) & BMI3_SIG_BLOCK_SIZE_MASK) >> 8;
 8001ec6:	121b      	asrs	r3, r3, #8
                sig_mot_config[1] =
 8001ec8:	b2db      	uxtb	r3, r3
 8001eca:	747b      	strb	r3, [r7, #17]

                /* Set peak to peak minimum for lsb 8 bits */
                sig_mot_config[2] = (uint8_t)BMI3_SET_BIT_POS0(sig_mot_config[2],
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	885b      	ldrh	r3, [r3, #2]
 8001ed0:	b2db      	uxtb	r3, r3
 8001ed2:	74bb      	strb	r3, [r7, #18]
                                                               BMI3_SIG_P2P_MIN,
                                                               config->peak_2_peak_min);

                p2p_min = ((uint16_t)sig_mot_config[3] << 8);
 8001ed4:	7cfb      	ldrb	r3, [r7, #19]
 8001ed6:	021b      	lsls	r3, r3, #8
 8001ed8:	847b      	strh	r3, [r7, #34]	@ 0x22

                /* Set peak to peak minimum for msb 8 bits */
                sig_mot_config[3] =
                    (BMI3_SET_BIT_POS0(p2p_min, BMI3_SIG_P2P_MIN,
 8001eda:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8001edc:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8001ee0:	f023 0303 	bic.w	r3, r3, #3
 8001ee4:	687a      	ldr	r2, [r7, #4]
 8001ee6:	8852      	ldrh	r2, [r2, #2]
 8001ee8:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8001eec:	4313      	orrs	r3, r2
                                       config->peak_2_peak_min) & BMI3_SIG_P2P_MIN_MASK) >> 8;
 8001eee:	121b      	asrs	r3, r3, #8
 8001ef0:	b2db      	uxtb	r3, r3
 8001ef2:	f003 0303 	and.w	r3, r3, #3
 8001ef6:	b2db      	uxtb	r3, r3
                sig_mot_config[3] =
 8001ef8:	74fb      	strb	r3, [r7, #19]

                mcr_min = ((uint16_t)sig_mot_config[3] << 8);
 8001efa:	7cfb      	ldrb	r3, [r7, #19]
 8001efc:	021b      	lsls	r3, r3, #8
 8001efe:	843b      	strh	r3, [r7, #32]

                /* Set mcr minimum */
                sig_mot_config[3] |=
 8001f00:	7cfb      	ldrb	r3, [r7, #19]
 8001f02:	b25a      	sxtb	r2, r3
                    (BMI3_SET_BITS(mcr_min, BMI3_SIG_MCR_MIN, config->mcr_min) & BMI3_SIG_MCR_MIN_MASK) >> 8;
 8001f04:	8c3b      	ldrh	r3, [r7, #32]
 8001f06:	f423 417c 	bic.w	r1, r3, #64512	@ 0xfc00
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	791b      	ldrb	r3, [r3, #4]
 8001f0e:	029b      	lsls	r3, r3, #10
 8001f10:	b29b      	uxth	r3, r3
 8001f12:	430b      	orrs	r3, r1
 8001f14:	121b      	asrs	r3, r3, #8
 8001f16:	b25b      	sxtb	r3, r3
 8001f18:	f023 0303 	bic.w	r3, r3, #3
 8001f1c:	b25b      	sxtb	r3, r3
                sig_mot_config[3] |=
 8001f1e:	4313      	orrs	r3, r2
 8001f20:	b25b      	sxtb	r3, r3
 8001f22:	b2db      	uxtb	r3, r3
 8001f24:	74fb      	strb	r3, [r7, #19]

                /* Set peak to peak maximum for lsb 8 bits */
                sig_mot_config[4] = (uint8_t)BMI3_SET_BIT_POS0(sig_mot_config[4],
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	88db      	ldrh	r3, [r3, #6]
 8001f2a:	b2db      	uxtb	r3, r3
 8001f2c:	753b      	strb	r3, [r7, #20]
                                                               BMI3_SIG_P2P_MAX,
                                                               config->peak_2_peak_max);

                p2p_max = ((uint16_t)sig_mot_config[5] << 8);
 8001f2e:	7d7b      	ldrb	r3, [r7, #21]
 8001f30:	021b      	lsls	r3, r3, #8
 8001f32:	83fb      	strh	r3, [r7, #30]

                /* Set peak to peak maximum for msb 8 bits */
                sig_mot_config[5] =
                    (BMI3_SET_BIT_POS0(p2p_max, BMI3_SIG_P2P_MAX,
 8001f34:	8bfb      	ldrh	r3, [r7, #30]
 8001f36:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8001f3a:	f023 0303 	bic.w	r3, r3, #3
 8001f3e:	687a      	ldr	r2, [r7, #4]
 8001f40:	88d2      	ldrh	r2, [r2, #6]
 8001f42:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8001f46:	4313      	orrs	r3, r2
                                       config->peak_2_peak_max) & BMI3_SIG_P2P_MAX_MASK) >> 8;
 8001f48:	121b      	asrs	r3, r3, #8
 8001f4a:	b2db      	uxtb	r3, r3
 8001f4c:	f003 0303 	and.w	r3, r3, #3
 8001f50:	b2db      	uxtb	r3, r3
                sig_mot_config[5] =
 8001f52:	757b      	strb	r3, [r7, #21]

                mcr_max = ((uint16_t)sig_mot_config[5] << 8);
 8001f54:	7d7b      	ldrb	r3, [r7, #21]
 8001f56:	021b      	lsls	r3, r3, #8
 8001f58:	83bb      	strh	r3, [r7, #28]

                /* Set mcr maximum */
                sig_mot_config[5] |= (BMI3_SET_BITS(mcr_max, BMI3_MCR_MAX, config->mcr_max) & BMI3_MCR_MAX_MASK) >> 8;
 8001f5a:	7d7b      	ldrb	r3, [r7, #21]
 8001f5c:	b25a      	sxtb	r2, r3
 8001f5e:	8bbb      	ldrh	r3, [r7, #28]
 8001f60:	f423 417c 	bic.w	r1, r3, #64512	@ 0xfc00
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	7a1b      	ldrb	r3, [r3, #8]
 8001f68:	029b      	lsls	r3, r3, #10
 8001f6a:	b29b      	uxth	r3, r3
 8001f6c:	430b      	orrs	r3, r1
 8001f6e:	121b      	asrs	r3, r3, #8
 8001f70:	b25b      	sxtb	r3, r3
 8001f72:	f023 0303 	bic.w	r3, r3, #3
 8001f76:	b25b      	sxtb	r3, r3
 8001f78:	4313      	orrs	r3, r2
 8001f7a:	b25b      	sxtb	r3, r3
 8001f7c:	b2db      	uxtb	r3, r3
 8001f7e:	757b      	strb	r3, [r7, #21]

                /* Set the configuration back to the feature engine register */
                rslt = bmi3_set_regs(BMI3_REG_FEATURE_DATA_TX, sig_mot_config, 6, dev);
 8001f80:	f107 0110 	add.w	r1, r7, #16
 8001f84:	683b      	ldr	r3, [r7, #0]
 8001f86:	2206      	movs	r2, #6
 8001f88:	2042      	movs	r0, #66	@ 0x42
 8001f8a:	f7ff f8ca 	bl	8001122 <bmi3_set_regs>
 8001f8e:	4603      	mov	r3, r0
 8001f90:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8001f94:	e002      	b.n	8001f9c <set_sig_motion_config+0x174>
            }
        }
    }
    else
    {
        rslt = BMI3_E_NULL_PTR;
 8001f96:	23ff      	movs	r3, #255	@ 0xff
 8001f98:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    return rslt;
 8001f9c:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 8001fa0:	4618      	mov	r0, r3
 8001fa2:	3728      	adds	r7, #40	@ 0x28
 8001fa4:	46bd      	mov	sp, r7
 8001fa6:	bd80      	pop	{r7, pc}

08001fa8 <set_tilt_config>:
/*!
 * @brief This internal API sets tilt configurations like segment size,
 * tilt angle, beta accel mean.
 */
static int8_t set_tilt_config(const struct bmi3_tilt_config *config, struct bmi3_dev *dev)
{
 8001fa8:	b580      	push	{r7, lr}
 8001faa:	b086      	sub	sp, #24
 8001fac:	af00      	add	r7, sp, #0
 8001fae:	6078      	str	r0, [r7, #4]
 8001fb0:	6039      	str	r1, [r7, #0]
    /* Variable to store result of API */
    int8_t rslt;

    /* Array to set the base address of tilt feature */
    uint8_t base_addr[2] = { BMI3_BASE_ADDR_TILT, 0 };
 8001fb2:	2321      	movs	r3, #33	@ 0x21
 8001fb4:	823b      	strh	r3, [r7, #16]

    /* Array to define the feature configuration */
    uint8_t tilt_config[4] = { 0 };
 8001fb6:	2300      	movs	r3, #0
 8001fb8:	60fb      	str	r3, [r7, #12]

    uint16_t min_tilt_angle, beta_acc_mean;

    if (config != NULL)
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	d038      	beq.n	8002032 <set_tilt_config+0x8a>
    {
        /* Set the tilt base address to feature engine transmission address to start DMA transaction */
        rslt = bmi3_set_regs(BMI3_REG_FEATURE_DATA_ADDR, base_addr, 2, dev);
 8001fc0:	f107 0110 	add.w	r1, r7, #16
 8001fc4:	683b      	ldr	r3, [r7, #0]
 8001fc6:	2202      	movs	r2, #2
 8001fc8:	2041      	movs	r0, #65	@ 0x41
 8001fca:	f7ff f8aa 	bl	8001122 <bmi3_set_regs>
 8001fce:	4603      	mov	r3, r0
 8001fd0:	75fb      	strb	r3, [r7, #23]

        if (rslt == BMI3_OK)
 8001fd2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d12d      	bne.n	8002036 <set_tilt_config+0x8e>
        {
            /* Set segment size */
            tilt_config[0] = BMI3_SET_BIT_POS0(tilt_config[0], BMI3_TILT_SEGMENT_SIZE, config->segment_size);
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	881b      	ldrh	r3, [r3, #0]
 8001fde:	b2db      	uxtb	r3, r3
 8001fe0:	733b      	strb	r3, [r7, #12]

            min_tilt_angle = ((uint16_t)tilt_config[1] << 8);
 8001fe2:	7b7b      	ldrb	r3, [r7, #13]
 8001fe4:	021b      	lsls	r3, r3, #8
 8001fe6:	82bb      	strh	r3, [r7, #20]

            /* Set minimum tilt angle */
            tilt_config[1] =
                (BMI3_SET_BITS(min_tilt_angle, BMI3_TILT_MIN_TILT_ANGLE,
 8001fe8:	8abb      	ldrh	r3, [r7, #20]
 8001fea:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	885b      	ldrh	r3, [r3, #2]
 8001ff2:	021b      	lsls	r3, r3, #8
 8001ff4:	b29b      	uxth	r3, r3
 8001ff6:	4313      	orrs	r3, r2
                               config->min_tilt_angle) & BMI3_TILT_MIN_TILT_ANGLE_MASK) >> 8;
 8001ff8:	121b      	asrs	r3, r3, #8
            tilt_config[1] =
 8001ffa:	b2db      	uxtb	r3, r3
 8001ffc:	737b      	strb	r3, [r7, #13]

            /* Set beta accel mean for lsb 8 bits */
            tilt_config[2] = (uint8_t)BMI3_SET_BIT_POS0(tilt_config[2], BMI3_TILT_BETA_ACC_MEAN, config->beta_acc_mean);
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	889b      	ldrh	r3, [r3, #4]
 8002002:	b2db      	uxtb	r3, r3
 8002004:	73bb      	strb	r3, [r7, #14]

            beta_acc_mean = ((uint16_t)tilt_config[3] << 8);
 8002006:	7bfb      	ldrb	r3, [r7, #15]
 8002008:	021b      	lsls	r3, r3, #8
 800200a:	827b      	strh	r3, [r7, #18]

            /* Set beta accel mean for msb 8 bits */
            tilt_config[3] =
                (BMI3_SET_BIT_POS0(beta_acc_mean, BMI3_TILT_BETA_ACC_MEAN,
 800200c:	8a7b      	ldrh	r3, [r7, #18]
 800200e:	0c1b      	lsrs	r3, r3, #16
 8002010:	041b      	lsls	r3, r3, #16
 8002012:	687a      	ldr	r2, [r7, #4]
 8002014:	8892      	ldrh	r2, [r2, #4]
 8002016:	4313      	orrs	r3, r2
                                   config->beta_acc_mean) & BMI3_TILT_BETA_ACC_MEAN_MASK) >> 8;
 8002018:	121b      	asrs	r3, r3, #8
            tilt_config[3] =
 800201a:	b2db      	uxtb	r3, r3
 800201c:	73fb      	strb	r3, [r7, #15]

            /* Set the configuration back to the feature engine register */
            rslt = bmi3_set_regs(BMI3_REG_FEATURE_DATA_TX, tilt_config, 4, dev);
 800201e:	f107 010c 	add.w	r1, r7, #12
 8002022:	683b      	ldr	r3, [r7, #0]
 8002024:	2204      	movs	r2, #4
 8002026:	2042      	movs	r0, #66	@ 0x42
 8002028:	f7ff f87b 	bl	8001122 <bmi3_set_regs>
 800202c:	4603      	mov	r3, r0
 800202e:	75fb      	strb	r3, [r7, #23]
 8002030:	e001      	b.n	8002036 <set_tilt_config+0x8e>
        }
    }
    else
    {
        rslt = BMI3_E_NULL_PTR;
 8002032:	23ff      	movs	r3, #255	@ 0xff
 8002034:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 8002036:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800203a:	4618      	mov	r0, r3
 800203c:	3718      	adds	r7, #24
 800203e:	46bd      	mov	sp, r7
 8002040:	bd80      	pop	{r7, pc}

08002042 <set_orientation_config>:
/*!
 * @brief This internal API sets orientation configurations like upside enable,
 * mode, blocking, theta, hold time, slope threshold and hysteresis.
 */
static int8_t set_orientation_config(const struct bmi3_orientation_config *config, struct bmi3_dev *dev)
{
 8002042:	b580      	push	{r7, lr}
 8002044:	b086      	sub	sp, #24
 8002046:	af00      	add	r7, sp, #0
 8002048:	6078      	str	r0, [r7, #4]
 800204a:	6039      	str	r1, [r7, #0]
    /* Variable to store result of API */
    int8_t rslt;

    /* Array to define the feature configuration */
    uint8_t orient_config[4] = { 0 };
 800204c:	2300      	movs	r3, #0
 800204e:	60fb      	str	r3, [r7, #12]

    /* Array to set the base address of orient feature */
    uint8_t base_aadr[2] = { BMI3_BASE_ADDR_ORIENT, 0 };
 8002050:	231c      	movs	r3, #28
 8002052:	813b      	strh	r3, [r7, #8]

    uint16_t theta, hysteresis;

    if (config != NULL)
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	2b00      	cmp	r3, #0
 8002058:	f000 8097 	beq.w	800218a <set_orientation_config+0x148>
    {
        /* Set the orient base address to feature engine transmission address to start DMA transaction */
        rslt = bmi3_set_regs(BMI3_REG_FEATURE_DATA_ADDR, base_aadr, 2, dev);
 800205c:	f107 0108 	add.w	r1, r7, #8
 8002060:	683b      	ldr	r3, [r7, #0]
 8002062:	2202      	movs	r2, #2
 8002064:	2041      	movs	r0, #65	@ 0x41
 8002066:	f7ff f85c 	bl	8001122 <bmi3_set_regs>
 800206a:	4603      	mov	r3, r0
 800206c:	75fb      	strb	r3, [r7, #23]

        if (rslt == BMI3_OK)
 800206e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8002072:	2b00      	cmp	r3, #0
 8002074:	f040 808b 	bne.w	800218e <set_orientation_config+0x14c>
        {
            /* Set upside down bit */
            orient_config[0] = BMI3_SET_BIT_POS0(orient_config[0], BMI3_ORIENT_UD_EN, config->ud_en);
 8002078:	7b3b      	ldrb	r3, [r7, #12]
 800207a:	b25b      	sxtb	r3, r3
 800207c:	f023 0301 	bic.w	r3, r3, #1
 8002080:	b25a      	sxtb	r2, r3
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	781b      	ldrb	r3, [r3, #0]
 8002086:	b25b      	sxtb	r3, r3
 8002088:	f003 0301 	and.w	r3, r3, #1
 800208c:	b25b      	sxtb	r3, r3
 800208e:	4313      	orrs	r3, r2
 8002090:	b25b      	sxtb	r3, r3
 8002092:	b2db      	uxtb	r3, r3
 8002094:	733b      	strb	r3, [r7, #12]

            /* Set mode */
            orient_config[0] |= BMI3_SET_BITS(orient_config[0], BMI3_ORIENT_MODE, config->mode);
 8002096:	7b3b      	ldrb	r3, [r7, #12]
 8002098:	b25a      	sxtb	r2, r3
 800209a:	7b3b      	ldrb	r3, [r7, #12]
 800209c:	b25b      	sxtb	r3, r3
 800209e:	f023 0306 	bic.w	r3, r3, #6
 80020a2:	b259      	sxtb	r1, r3
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	785b      	ldrb	r3, [r3, #1]
 80020a8:	b25b      	sxtb	r3, r3
 80020aa:	005b      	lsls	r3, r3, #1
 80020ac:	b25b      	sxtb	r3, r3
 80020ae:	f003 0306 	and.w	r3, r3, #6
 80020b2:	b25b      	sxtb	r3, r3
 80020b4:	430b      	orrs	r3, r1
 80020b6:	b25b      	sxtb	r3, r3
 80020b8:	4313      	orrs	r3, r2
 80020ba:	b25b      	sxtb	r3, r3
 80020bc:	b2db      	uxtb	r3, r3
 80020be:	733b      	strb	r3, [r7, #12]

            /* Set blocking */
            orient_config[0] |= BMI3_SET_BITS(orient_config[0], BMI3_ORIENT_BLOCKING, config->blocking);
 80020c0:	7b3b      	ldrb	r3, [r7, #12]
 80020c2:	b25a      	sxtb	r2, r3
 80020c4:	7b3b      	ldrb	r3, [r7, #12]
 80020c6:	b25b      	sxtb	r3, r3
 80020c8:	f023 0318 	bic.w	r3, r3, #24
 80020cc:	b259      	sxtb	r1, r3
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	789b      	ldrb	r3, [r3, #2]
 80020d2:	b25b      	sxtb	r3, r3
 80020d4:	00db      	lsls	r3, r3, #3
 80020d6:	b25b      	sxtb	r3, r3
 80020d8:	f003 0318 	and.w	r3, r3, #24
 80020dc:	b25b      	sxtb	r3, r3
 80020de:	430b      	orrs	r3, r1
 80020e0:	b25b      	sxtb	r3, r3
 80020e2:	4313      	orrs	r3, r2
 80020e4:	b25b      	sxtb	r3, r3
 80020e6:	b2db      	uxtb	r3, r3
 80020e8:	733b      	strb	r3, [r7, #12]

            /* Set theta for lsb 8 bits */
            orient_config[0] |= (uint8_t)BMI3_SET_BITS(orient_config[0], BMI3_ORIENT_THETA, config->theta);
 80020ea:	7b3a      	ldrb	r2, [r7, #12]
 80020ec:	7b3b      	ldrb	r3, [r7, #12]
 80020ee:	b25b      	sxtb	r3, r3
 80020f0:	f003 031f 	and.w	r3, r3, #31
 80020f4:	b259      	sxtb	r1, r3
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	78db      	ldrb	r3, [r3, #3]
 80020fa:	b25b      	sxtb	r3, r3
 80020fc:	015b      	lsls	r3, r3, #5
 80020fe:	b25b      	sxtb	r3, r3
 8002100:	430b      	orrs	r3, r1
 8002102:	b25b      	sxtb	r3, r3
 8002104:	b2db      	uxtb	r3, r3
 8002106:	4313      	orrs	r3, r2
 8002108:	b2db      	uxtb	r3, r3
 800210a:	733b      	strb	r3, [r7, #12]

            theta = ((uint16_t)orient_config[1] << 8);
 800210c:	7b7b      	ldrb	r3, [r7, #13]
 800210e:	021b      	lsls	r3, r3, #8
 8002110:	82bb      	strh	r3, [r7, #20]

            /* Set theta for msb 8 bits */
            orient_config[1] = (BMI3_SET_BITS(theta, BMI3_ORIENT_THETA, config->theta) & BMI3_ORIENT_THETA_MASK) >> 8;
 8002112:	8abb      	ldrh	r3, [r7, #20]
 8002114:	f423 62fc 	bic.w	r2, r3, #2016	@ 0x7e0
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	78db      	ldrb	r3, [r3, #3]
 800211c:	015b      	lsls	r3, r3, #5
 800211e:	f403 63fc 	and.w	r3, r3, #2016	@ 0x7e0
 8002122:	4313      	orrs	r3, r2
 8002124:	121b      	asrs	r3, r3, #8
 8002126:	b2db      	uxtb	r3, r3
 8002128:	f003 0307 	and.w	r3, r3, #7
 800212c:	b2db      	uxtb	r3, r3
 800212e:	737b      	strb	r3, [r7, #13]

            /* Set hold time */
            orient_config[1] |=
 8002130:	7b7b      	ldrb	r3, [r7, #13]
 8002132:	b25a      	sxtb	r2, r3
                (BMI3_SET_BITS(orient_config[1], BMI3_ORIENT_HOLD_TIME,
 8002134:	7b7b      	ldrb	r3, [r7, #13]
 8002136:	4619      	mov	r1, r3
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	791b      	ldrb	r3, [r3, #4]
 800213c:	02db      	lsls	r3, r3, #11
 800213e:	b29b      	uxth	r3, r3
 8002140:	430b      	orrs	r3, r1
                               config->hold_time) & BMI3_ORIENT_HOLD_TIME_MASK) >> 8;
 8002142:	121b      	asrs	r3, r3, #8
 8002144:	b25b      	sxtb	r3, r3
 8002146:	f023 0307 	bic.w	r3, r3, #7
 800214a:	b25b      	sxtb	r3, r3
            orient_config[1] |=
 800214c:	4313      	orrs	r3, r2
 800214e:	b25b      	sxtb	r3, r3
 8002150:	b2db      	uxtb	r3, r3
 8002152:	737b      	strb	r3, [r7, #13]

            /* Set slope threshold */
            orient_config[2] = BMI3_SET_BIT_POS0(orient_config[2], BMI3_ORIENT_SLOPE_THRES, config->slope_thres);
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	799b      	ldrb	r3, [r3, #6]
 8002158:	73bb      	strb	r3, [r7, #14]

            hysteresis = ((uint16_t)orient_config[3] << 8);
 800215a:	7bfb      	ldrb	r3, [r7, #15]
 800215c:	021b      	lsls	r3, r3, #8
 800215e:	827b      	strh	r3, [r7, #18]

            /* Set hysteresis */
            orient_config[3] =
                (BMI3_SET_BITS(hysteresis, BMI3_ORIENT_HYST, config->hysteresis) & BMI3_ORIENT_HYST_MASK) >> 8;
 8002160:	8a7b      	ldrh	r3, [r7, #18]
 8002162:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	795b      	ldrb	r3, [r3, #5]
 800216a:	021b      	lsls	r3, r3, #8
 800216c:	b29b      	uxth	r3, r3
 800216e:	4313      	orrs	r3, r2
 8002170:	121b      	asrs	r3, r3, #8
            orient_config[3] =
 8002172:	b2db      	uxtb	r3, r3
 8002174:	73fb      	strb	r3, [r7, #15]

            /* Set the configuration back to the feature engine register */
            rslt = bmi3_set_regs(BMI3_REG_FEATURE_DATA_TX, orient_config, 4, dev);
 8002176:	f107 010c 	add.w	r1, r7, #12
 800217a:	683b      	ldr	r3, [r7, #0]
 800217c:	2204      	movs	r2, #4
 800217e:	2042      	movs	r0, #66	@ 0x42
 8002180:	f7fe ffcf 	bl	8001122 <bmi3_set_regs>
 8002184:	4603      	mov	r3, r0
 8002186:	75fb      	strb	r3, [r7, #23]
 8002188:	e001      	b.n	800218e <set_orientation_config+0x14c>
        }
    }
    else
    {
        rslt = BMI3_E_NULL_PTR;
 800218a:	23ff      	movs	r3, #255	@ 0xff
 800218c:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 800218e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8002192:	4618      	mov	r0, r3
 8002194:	3718      	adds	r7, #24
 8002196:	46bd      	mov	sp, r7
 8002198:	bd80      	pop	{r7, pc}

0800219a <set_step_config>:
/*!
 * @brief This internal API sets step counter configurations like water-mark level,
 * reset counter and step counter parameters.
 */
static int8_t set_step_config(const struct bmi3_step_counter_config *config, struct bmi3_dev *dev)
{
 800219a:	b580      	push	{r7, lr}
 800219c:	b092      	sub	sp, #72	@ 0x48
 800219e:	af00      	add	r7, sp, #0
 80021a0:	6078      	str	r0, [r7, #4]
 80021a2:	6039      	str	r1, [r7, #0]
    /* Variable to store result of API */
    int8_t rslt;

    /* Array to set the base address of step counter feature */
    uint8_t base_addr[2] = { BMI3_BASE_ADDR_STEP_CNT, 0 };
 80021a4:	2310      	movs	r3, #16
 80021a6:	853b      	strh	r3, [r7, #40]	@ 0x28

    /* Array to define the feature configuration */
    uint8_t step_config[24] = { 0 };
 80021a8:	f107 0310 	add.w	r3, r7, #16
 80021ac:	2200      	movs	r2, #0
 80021ae:	601a      	str	r2, [r3, #0]
 80021b0:	605a      	str	r2, [r3, #4]
 80021b2:	609a      	str	r2, [r3, #8]
 80021b4:	60da      	str	r2, [r3, #12]
 80021b6:	611a      	str	r2, [r3, #16]
 80021b8:	615a      	str	r2, [r3, #20]

    struct bmi3_accel_config acc_config = { 0 };
 80021ba:	f107 0308 	add.w	r3, r7, #8
 80021be:	2200      	movs	r2, #0
 80021c0:	601a      	str	r2, [r3, #0]
 80021c2:	711a      	strb	r2, [r3, #4]

    uint16_t watermark, reset_counter, env_min_dist_up, env_coef_up, env_min_dist_down, env_coef_down;
    uint16_t mean_val_decay, mean_step_dur, step_counter_increment, peak_duration_min_running;
    uint16_t activity_detection_threshold, step_duration_window, mcr_threshold;

    if (config != NULL)
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	f000 81dc 	beq.w	8002584 <set_step_config+0x3ea>
    {
        rslt = get_accel_config(&acc_config, dev);
 80021cc:	f107 0308 	add.w	r3, r7, #8
 80021d0:	6839      	ldr	r1, [r7, #0]
 80021d2:	4618      	mov	r0, r3
 80021d4:	f7ff fa62 	bl	800169c <get_accel_config>
 80021d8:	4603      	mov	r3, r0
 80021da:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47

        if ((rslt == BMI3_OK) && (acc_config.acc_mode == BMI3_ACC_MODE_LOW_PWR))
 80021de:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d10c      	bne.n	8002200 <set_step_config+0x66>
 80021e6:	7abb      	ldrb	r3, [r7, #10]
 80021e8:	2b03      	cmp	r3, #3
 80021ea:	d109      	bne.n	8002200 <set_step_config+0x66>
        {
            if (acc_config.odr >= BMI3_ACC_ODR_50HZ)
 80021ec:	7a3b      	ldrb	r3, [r7, #8]
 80021ee:	2b06      	cmp	r3, #6
 80021f0:	d903      	bls.n	80021fa <set_step_config+0x60>
            {
                rslt = BMI3_OK;
 80021f2:	2300      	movs	r3, #0
 80021f4:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 80021f8:	e002      	b.n	8002200 <set_step_config+0x66>
            }
            else
            {
                rslt = BMI3_E_ACC_INVALID_CFG;
 80021fa:	23fc      	movs	r3, #252	@ 0xfc
 80021fc:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
            }
        }

        if (rslt == BMI3_OK)
 8002200:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 8002204:	2b00      	cmp	r3, #0
 8002206:	f040 81c0 	bne.w	800258a <set_step_config+0x3f0>
        {
            /* Set the step counter base address to feature engine transmission address to start DMA transaction */
            rslt = bmi3_set_regs(BMI3_REG_FEATURE_DATA_ADDR, base_addr, 2, dev);
 800220a:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 800220e:	683b      	ldr	r3, [r7, #0]
 8002210:	2202      	movs	r2, #2
 8002212:	2041      	movs	r0, #65	@ 0x41
 8002214:	f7fe ff85 	bl	8001122 <bmi3_set_regs>
 8002218:	4603      	mov	r3, r0
 800221a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47

            if (rslt == BMI3_OK)
 800221e:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 8002222:	2b00      	cmp	r3, #0
 8002224:	f040 81b1 	bne.w	800258a <set_step_config+0x3f0>
            {
                /* Set water-mark for lsb 8 bits */
                step_config[0] =
                    (uint8_t)BMI3_SET_BIT_POS0(step_config[0], BMI3_STEP_WATERMARK, config->watermark_level);
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	881b      	ldrh	r3, [r3, #0]
 800222c:	b2db      	uxtb	r3, r3
                step_config[0] =
 800222e:	743b      	strb	r3, [r7, #16]

                watermark = ((uint16_t)step_config[1] << 8);
 8002230:	7c7b      	ldrb	r3, [r7, #17]
 8002232:	021b      	lsls	r3, r3, #8
 8002234:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44

                /* Set water-mark for msb 8 bits */
                step_config[1] =
                    (BMI3_SET_BIT_POS0(watermark, BMI3_STEP_WATERMARK,
 8002238:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 800223c:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002240:	f023 0303 	bic.w	r3, r3, #3
 8002244:	687a      	ldr	r2, [r7, #4]
 8002246:	8812      	ldrh	r2, [r2, #0]
 8002248:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800224c:	4313      	orrs	r3, r2
                                       config->watermark_level) & BMI3_STEP_WATERMARK_MASK) >> 8;
 800224e:	121b      	asrs	r3, r3, #8
 8002250:	b2db      	uxtb	r3, r3
 8002252:	f003 0303 	and.w	r3, r3, #3
 8002256:	b2db      	uxtb	r3, r3
                step_config[1] =
 8002258:	747b      	strb	r3, [r7, #17]

                reset_counter = ((uint16_t)step_config[1] << 8);
 800225a:	7c7b      	ldrb	r3, [r7, #17]
 800225c:	021b      	lsls	r3, r3, #8
 800225e:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42

                /* Set reset counter */
                step_config[1] |=
 8002262:	7c7b      	ldrb	r3, [r7, #17]
 8002264:	b25a      	sxtb	r2, r3
                    (BMI3_SET_BITS(reset_counter, BMI3_STEP_RESET_COUNTER,
 8002266:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 800226a:	f423 6180 	bic.w	r1, r3, #1024	@ 0x400
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	885b      	ldrh	r3, [r3, #2]
 8002272:	029b      	lsls	r3, r3, #10
 8002274:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002278:	430b      	orrs	r3, r1
                                   config->reset_counter) & BMI3_STEP_RESET_COUNTER_MASK) >> 8;
 800227a:	121b      	asrs	r3, r3, #8
 800227c:	b25b      	sxtb	r3, r3
 800227e:	f003 0304 	and.w	r3, r3, #4
 8002282:	b25b      	sxtb	r3, r3
                step_config[1] |=
 8002284:	4313      	orrs	r3, r2
 8002286:	b25b      	sxtb	r3, r3
 8002288:	b2db      	uxtb	r3, r3
 800228a:	747b      	strb	r3, [r7, #17]

                /* Set env_min_dist_up for lsb 8 bits */
                step_config[2] = (uint8_t)BMI3_SET_BIT_POS0(step_config[2],
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	889b      	ldrh	r3, [r3, #4]
 8002290:	b2db      	uxtb	r3, r3
 8002292:	74bb      	strb	r3, [r7, #18]
                                                            BMI3_STEP_ENV_MIN_DIST_UP,
                                                            config->env_min_dist_up);

                env_min_dist_up = ((uint16_t)step_config[3] << 8);
 8002294:	7cfb      	ldrb	r3, [r7, #19]
 8002296:	021b      	lsls	r3, r3, #8
 8002298:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40

                /* Set env_min_dist_up for msb 8 bits */
                step_config[3] =
                    (BMI3_SET_BIT_POS0(env_min_dist_up, BMI3_STEP_ENV_MIN_DIST_UP,
 800229c:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 80022a0:	0c1b      	lsrs	r3, r3, #16
 80022a2:	041b      	lsls	r3, r3, #16
 80022a4:	687a      	ldr	r2, [r7, #4]
 80022a6:	8892      	ldrh	r2, [r2, #4]
 80022a8:	4313      	orrs	r3, r2
                                       config->env_min_dist_up) & BMI3_STEP_ENV_MIN_DIST_UP_MASK) >> 8;
 80022aa:	121b      	asrs	r3, r3, #8
                step_config[3] =
 80022ac:	b2db      	uxtb	r3, r3
 80022ae:	74fb      	strb	r3, [r7, #19]

                /* Set env_coef_up for lsb 8 bits */
                step_config[4] = (uint8_t)BMI3_SET_BIT_POS0(step_config[4], BMI3_STEP_ENV_COEF_UP, config->env_coef_up);
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	88db      	ldrh	r3, [r3, #6]
 80022b4:	b2db      	uxtb	r3, r3
 80022b6:	753b      	strb	r3, [r7, #20]

                env_coef_up = ((uint16_t)step_config[5] << 8);
 80022b8:	7d7b      	ldrb	r3, [r7, #21]
 80022ba:	021b      	lsls	r3, r3, #8
 80022bc:	87fb      	strh	r3, [r7, #62]	@ 0x3e

                /* Set env_coef_up for msb 8 bits */
                step_config[5] =
                    (BMI3_SET_BIT_POS0(env_coef_up, BMI3_STEP_ENV_COEF_UP,
 80022be:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80022c0:	0c1b      	lsrs	r3, r3, #16
 80022c2:	041b      	lsls	r3, r3, #16
 80022c4:	687a      	ldr	r2, [r7, #4]
 80022c6:	88d2      	ldrh	r2, [r2, #6]
 80022c8:	4313      	orrs	r3, r2
                                       config->env_coef_up) & BMI3_STEP_ENV_COEF_UP_MASK) >> 8;
 80022ca:	121b      	asrs	r3, r3, #8
                step_config[5] =
 80022cc:	b2db      	uxtb	r3, r3
 80022ce:	757b      	strb	r3, [r7, #21]

                /* Set env_min_dist_down for lsb 8 bits */
                step_config[6] = (uint8_t)BMI3_SET_BIT_POS0(step_config[6],
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	891b      	ldrh	r3, [r3, #8]
 80022d4:	b2db      	uxtb	r3, r3
 80022d6:	75bb      	strb	r3, [r7, #22]
                                                            BMI3_STEP_ENV_MIN_DIST_DOWN,
                                                            config->env_min_dist_down);

                env_min_dist_down = ((uint16_t)step_config[7] << 8);
 80022d8:	7dfb      	ldrb	r3, [r7, #23]
 80022da:	021b      	lsls	r3, r3, #8
 80022dc:	87bb      	strh	r3, [r7, #60]	@ 0x3c

                /* Set env_min_dist_down for msb 8 bits */
                step_config[7] =
                    (BMI3_SET_BIT_POS0(env_min_dist_down, BMI3_STEP_ENV_MIN_DIST_DOWN,
 80022de:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 80022e0:	0c1b      	lsrs	r3, r3, #16
 80022e2:	041b      	lsls	r3, r3, #16
 80022e4:	687a      	ldr	r2, [r7, #4]
 80022e6:	8912      	ldrh	r2, [r2, #8]
 80022e8:	4313      	orrs	r3, r2
                                       config->env_min_dist_down) & BMI3_STEP_ENV_MIN_DIST_DOWN_MASK) >> 8;
 80022ea:	121b      	asrs	r3, r3, #8
                step_config[7] =
 80022ec:	b2db      	uxtb	r3, r3
 80022ee:	75fb      	strb	r3, [r7, #23]

                /* Set env_coef_down for lsb 8 bits */
                step_config[8] = (uint8_t)BMI3_SET_BIT_POS0(step_config[8],
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	895b      	ldrh	r3, [r3, #10]
 80022f4:	b2db      	uxtb	r3, r3
 80022f6:	763b      	strb	r3, [r7, #24]
                                                            BMI3_STEP_ENV_COEF_DOWN,
                                                            config->env_coef_down);

                env_coef_down = ((uint16_t)step_config[9] << 8);
 80022f8:	7e7b      	ldrb	r3, [r7, #25]
 80022fa:	021b      	lsls	r3, r3, #8
 80022fc:	877b      	strh	r3, [r7, #58]	@ 0x3a

                /* Set env_coef_down for msb 8 bits */
                step_config[9] =
                    (BMI3_SET_BIT_POS0(env_coef_down, BMI3_STEP_ENV_COEF_DOWN,
 80022fe:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8002300:	0c1b      	lsrs	r3, r3, #16
 8002302:	041b      	lsls	r3, r3, #16
 8002304:	687a      	ldr	r2, [r7, #4]
 8002306:	8952      	ldrh	r2, [r2, #10]
 8002308:	4313      	orrs	r3, r2
                                       config->env_coef_down) & BMI3_STEP_ENV_COEF_DOWN_MASK) >> 8;
 800230a:	121b      	asrs	r3, r3, #8
                step_config[9] =
 800230c:	b2db      	uxtb	r3, r3
 800230e:	767b      	strb	r3, [r7, #25]

                /* Set mean_val_decay for lsb 8 bits */
                step_config[10] = (uint8_t)BMI3_SET_BIT_POS0(step_config[10],
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	899b      	ldrh	r3, [r3, #12]
 8002314:	b2db      	uxtb	r3, r3
 8002316:	76bb      	strb	r3, [r7, #26]
                                                             BMI3_STEP_MEAN_VAL_DECAY,
                                                             config->mean_val_decay);

                mean_val_decay = ((uint16_t)step_config[11] << 8);
 8002318:	7efb      	ldrb	r3, [r7, #27]
 800231a:	021b      	lsls	r3, r3, #8
 800231c:	873b      	strh	r3, [r7, #56]	@ 0x38

                /* Set mean_val_decay for msb 8 bits */
                step_config[11] =
                    (BMI3_SET_BIT_POS0(mean_val_decay, BMI3_STEP_MEAN_VAL_DECAY,
 800231e:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8002320:	0c1b      	lsrs	r3, r3, #16
 8002322:	041b      	lsls	r3, r3, #16
 8002324:	687a      	ldr	r2, [r7, #4]
 8002326:	8992      	ldrh	r2, [r2, #12]
 8002328:	4313      	orrs	r3, r2
                                       config->mean_val_decay) & BMI3_STEP_MEAN_VAL_DECAY_MASK) >> 8;
 800232a:	121b      	asrs	r3, r3, #8
                step_config[11] =
 800232c:	b2db      	uxtb	r3, r3
 800232e:	76fb      	strb	r3, [r7, #27]

                /* Set mean_step_dur for lsb 8 bits */
                step_config[12] = (uint8_t)BMI3_SET_BIT_POS0(step_config[12],
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	89db      	ldrh	r3, [r3, #14]
 8002334:	b2db      	uxtb	r3, r3
 8002336:	773b      	strb	r3, [r7, #28]
                                                             BMI3_STEP_MEAN_STEP_DUR,
                                                             config->mean_step_dur);

                mean_step_dur = ((uint16_t)step_config[13] << 8);
 8002338:	7f7b      	ldrb	r3, [r7, #29]
 800233a:	021b      	lsls	r3, r3, #8
 800233c:	86fb      	strh	r3, [r7, #54]	@ 0x36

                /* Set mean_step_dur for msb 8 bits */
                step_config[13] =
                    (BMI3_SET_BIT_POS0(mean_step_dur, BMI3_STEP_MEAN_STEP_DUR,
 800233e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8002340:	0c1b      	lsrs	r3, r3, #16
 8002342:	041b      	lsls	r3, r3, #16
 8002344:	687a      	ldr	r2, [r7, #4]
 8002346:	89d2      	ldrh	r2, [r2, #14]
 8002348:	4313      	orrs	r3, r2
                                       config->mean_step_dur) & BMI3_STEP_MEAN_STEP_DUR_MASK) >> 8;
 800234a:	121b      	asrs	r3, r3, #8
                step_config[13] =
 800234c:	b2db      	uxtb	r3, r3
 800234e:	777b      	strb	r3, [r7, #29]

                /* Set step buffer size */
                step_config[14] = BMI3_SET_BIT_POS0(step_config[14], BMI3_STEP_BUFFER_SIZE, config->step_buffer_size);
 8002350:	7fbb      	ldrb	r3, [r7, #30]
 8002352:	b25b      	sxtb	r3, r3
 8002354:	f023 030f 	bic.w	r3, r3, #15
 8002358:	b25a      	sxtb	r2, r3
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	8a1b      	ldrh	r3, [r3, #16]
 800235e:	b25b      	sxtb	r3, r3
 8002360:	f003 030f 	and.w	r3, r3, #15
 8002364:	b25b      	sxtb	r3, r3
 8002366:	4313      	orrs	r3, r2
 8002368:	b25b      	sxtb	r3, r3
 800236a:	b2db      	uxtb	r3, r3
 800236c:	77bb      	strb	r3, [r7, #30]

                /* Set filter cascade */
                step_config[14] |= BMI3_SET_BITS(step_config[14],
 800236e:	7fbb      	ldrb	r3, [r7, #30]
 8002370:	b25a      	sxtb	r2, r3
 8002372:	7fbb      	ldrb	r3, [r7, #30]
 8002374:	b25b      	sxtb	r3, r3
 8002376:	f023 0310 	bic.w	r3, r3, #16
 800237a:	b259      	sxtb	r1, r3
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	8a5b      	ldrh	r3, [r3, #18]
 8002380:	b25b      	sxtb	r3, r3
 8002382:	011b      	lsls	r3, r3, #4
 8002384:	b25b      	sxtb	r3, r3
 8002386:	f003 0310 	and.w	r3, r3, #16
 800238a:	b25b      	sxtb	r3, r3
 800238c:	430b      	orrs	r3, r1
 800238e:	b25b      	sxtb	r3, r3
 8002390:	4313      	orrs	r3, r2
 8002392:	b25b      	sxtb	r3, r3
 8002394:	b2db      	uxtb	r3, r3
 8002396:	77bb      	strb	r3, [r7, #30]
                                                 BMI3_STEP_FILTER_CASCADE_ENABLED,
                                                 config->filter_cascade_enabled);

                /* Set step_counter_increment for lsb 8 bits */
                step_config[14] |= (uint8_t)BMI3_SET_BITS(step_config[14],
 8002398:	7fba      	ldrb	r2, [r7, #30]
 800239a:	7fbb      	ldrb	r3, [r7, #30]
 800239c:	b25b      	sxtb	r3, r3
 800239e:	f003 031f 	and.w	r3, r3, #31
 80023a2:	b259      	sxtb	r1, r3
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	8a9b      	ldrh	r3, [r3, #20]
 80023a8:	b25b      	sxtb	r3, r3
 80023aa:	015b      	lsls	r3, r3, #5
 80023ac:	b25b      	sxtb	r3, r3
 80023ae:	430b      	orrs	r3, r1
 80023b0:	b25b      	sxtb	r3, r3
 80023b2:	b2db      	uxtb	r3, r3
 80023b4:	4313      	orrs	r3, r2
 80023b6:	b2db      	uxtb	r3, r3
 80023b8:	77bb      	strb	r3, [r7, #30]
                                                          BMI3_STEP_COUNTER_INCREMENT,
                                                          config->step_counter_increment);

                step_counter_increment = ((uint16_t)step_config[15] << 8);
 80023ba:	7ffb      	ldrb	r3, [r7, #31]
 80023bc:	021b      	lsls	r3, r3, #8
 80023be:	86bb      	strh	r3, [r7, #52]	@ 0x34

                /* Set step_counter_increment for msb 8 bits */
                step_config[15] =
                    (BMI3_SET_BITS(step_counter_increment, BMI3_STEP_COUNTER_INCREMENT,
 80023c0:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 80023c2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80023c6:	f023 03e0 	bic.w	r3, r3, #224	@ 0xe0
 80023ca:	687a      	ldr	r2, [r7, #4]
 80023cc:	8a92      	ldrh	r2, [r2, #20]
 80023ce:	0152      	lsls	r2, r2, #5
 80023d0:	b292      	uxth	r2, r2
 80023d2:	4313      	orrs	r3, r2
                                   config->step_counter_increment) & BMI3_STEP_COUNTER_INCREMENT_MASK) >> 8;
 80023d4:	121b      	asrs	r3, r3, #8
                step_config[15] =
 80023d6:	b2db      	uxtb	r3, r3
 80023d8:	77fb      	strb	r3, [r7, #31]

                /* Set peak_duration_min_walking for lsb 8 bits */
                step_config[16] = BMI3_SET_BIT_POS0(step_config[16],
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	8adb      	ldrh	r3, [r3, #22]
 80023de:	b2db      	uxtb	r3, r3
 80023e0:	f887 3020 	strb.w	r3, [r7, #32]
                                                    BMI3_STEP_PEAK_DURATION_MIN_WALKING,
                                                    config->peak_duration_min_walking);

                peak_duration_min_running = ((uint16_t)step_config[17] << 8);
 80023e4:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80023e8:	021b      	lsls	r3, r3, #8
 80023ea:	867b      	strh	r3, [r7, #50]	@ 0x32

                /* Set peak_duration_min_walking for msb 8 bits */
                step_config[17] =
                    (BMI3_SET_BITS(peak_duration_min_running, BMI3_STEP_PEAK_DURATION_MIN_RUNNING,
 80023ec:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 80023ee:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	8b1b      	ldrh	r3, [r3, #24]
 80023f6:	021b      	lsls	r3, r3, #8
 80023f8:	b29b      	uxth	r3, r3
 80023fa:	4313      	orrs	r3, r2
                                   config->peak_duration_min_running) & BMI3_STEP_PEAK_DURATION_MIN_RUNNING_MASK) >> 8;
 80023fc:	121b      	asrs	r3, r3, #8
                step_config[17] =
 80023fe:	b2db      	uxtb	r3, r3
 8002400:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21

                /* Set activity detection fsctor */
                step_config[18] = BMI3_SET_BIT_POS0(step_config[18],
 8002404:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8002408:	b25b      	sxtb	r3, r3
 800240a:	f023 030f 	bic.w	r3, r3, #15
 800240e:	b25a      	sxtb	r2, r3
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	8b5b      	ldrh	r3, [r3, #26]
 8002414:	b25b      	sxtb	r3, r3
 8002416:	f003 030f 	and.w	r3, r3, #15
 800241a:	b25b      	sxtb	r3, r3
 800241c:	4313      	orrs	r3, r2
 800241e:	b25b      	sxtb	r3, r3
 8002420:	b2db      	uxtb	r3, r3
 8002422:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
                                                    BMI3_STEP_ACTIVITY_DETECTION_FACTOR,
                                                    config->activity_detection_factor);

                /* Set activity_detection_threshold for lsb 8 bits */
                step_config[18] |= (uint8_t)BMI3_SET_BITS(step_config[18],
 8002426:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 800242a:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 800242e:	b25b      	sxtb	r3, r3
 8002430:	f003 030f 	and.w	r3, r3, #15
 8002434:	b259      	sxtb	r1, r3
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	8b9b      	ldrh	r3, [r3, #28]
 800243a:	b25b      	sxtb	r3, r3
 800243c:	011b      	lsls	r3, r3, #4
 800243e:	b25b      	sxtb	r3, r3
 8002440:	430b      	orrs	r3, r1
 8002442:	b25b      	sxtb	r3, r3
 8002444:	b2db      	uxtb	r3, r3
 8002446:	4313      	orrs	r3, r2
 8002448:	b2db      	uxtb	r3, r3
 800244a:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
                                                          BMI3_STEP_ACTIVITY_DETECTION_THRESHOLD,
                                                          config->activity_detection_thres);

                activity_detection_threshold = ((uint16_t)step_config[19] << 8);
 800244e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8002452:	021b      	lsls	r3, r3, #8
 8002454:	863b      	strh	r3, [r7, #48]	@ 0x30

                /* Set activity_detection_threshold for msb 8 bits */
                step_config[19] =
                    (BMI3_SET_BITS(activity_detection_threshold, BMI3_STEP_ACTIVITY_DETECTION_THRESHOLD,
 8002456:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8002458:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800245c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002460:	687a      	ldr	r2, [r7, #4]
 8002462:	8b92      	ldrh	r2, [r2, #28]
 8002464:	0112      	lsls	r2, r2, #4
 8002466:	b292      	uxth	r2, r2
 8002468:	4313      	orrs	r3, r2
                                   config->activity_detection_thres) & BMI3_STEP_ACTIVITY_DETECTION_THRESHOLD_MASK) >>
 800246a:	121b      	asrs	r3, r3, #8
                step_config[19] =
 800246c:	b2db      	uxtb	r3, r3
 800246e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
                    8;

                /* Set maximum step duration */
                step_config[20] = BMI3_SET_BIT_POS0(step_config[20], BMI3_STEP_DURATION_MAX, config->step_duration_max);
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	8bdb      	ldrh	r3, [r3, #30]
 8002476:	b2db      	uxtb	r3, r3
 8002478:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24

                step_duration_window = ((uint16_t)step_config[21] << 8);
 800247c:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8002480:	021b      	lsls	r3, r3, #8
 8002482:	85fb      	strh	r3, [r7, #46]	@ 0x2e

                /* Set step duration window */
                step_config[21] =
                    (BMI3_SET_BITS(step_duration_window, BMI3_STEP_DURATION_WINDOW,
 8002484:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8002486:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	8c1b      	ldrh	r3, [r3, #32]
 800248e:	021b      	lsls	r3, r3, #8
 8002490:	b29b      	uxth	r3, r3
 8002492:	4313      	orrs	r3, r2
                                   config->step_duration_window) & BMI3_STEP_DURATION_WINDOW_MASK) >> 8;
 8002494:	121b      	asrs	r3, r3, #8
                step_config[21] =
 8002496:	b2db      	uxtb	r3, r3
 8002498:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25

                step_config[22] = BMI3_SET_BIT_POS0(step_config[22],
 800249c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80024a0:	b25b      	sxtb	r3, r3
 80024a2:	f023 0301 	bic.w	r3, r3, #1
 80024a6:	b25a      	sxtb	r2, r3
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 80024ac:	b25b      	sxtb	r3, r3
 80024ae:	f003 0301 	and.w	r3, r3, #1
 80024b2:	b25b      	sxtb	r3, r3
 80024b4:	4313      	orrs	r3, r2
 80024b6:	b25b      	sxtb	r3, r3
 80024b8:	b2db      	uxtb	r3, r3
 80024ba:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
                                                    BMI3_STEP_DURATION_PP_ENABLED,
                                                    config->step_duration_pp_enabled);

                step_config[22] |= BMI3_SET_BITS(step_config[22],
 80024be:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80024c2:	b25a      	sxtb	r2, r3
 80024c4:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80024c8:	b25b      	sxtb	r3, r3
 80024ca:	f023 030e 	bic.w	r3, r3, #14
 80024ce:	b259      	sxtb	r1, r3
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 80024d4:	b25b      	sxtb	r3, r3
 80024d6:	005b      	lsls	r3, r3, #1
 80024d8:	b25b      	sxtb	r3, r3
 80024da:	f003 030e 	and.w	r3, r3, #14
 80024de:	b25b      	sxtb	r3, r3
 80024e0:	430b      	orrs	r3, r1
 80024e2:	b25b      	sxtb	r3, r3
 80024e4:	4313      	orrs	r3, r2
 80024e6:	b25b      	sxtb	r3, r3
 80024e8:	b2db      	uxtb	r3, r3
 80024ea:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
                                                 BMI3_STEP_DURATION_THRESHOLD,
                                                 config->step_duration_thres);

                step_config[22] |= BMI3_SET_BITS(step_config[22],
 80024ee:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80024f2:	b25a      	sxtb	r2, r3
 80024f4:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80024f8:	b25b      	sxtb	r3, r3
 80024fa:	f023 0310 	bic.w	r3, r3, #16
 80024fe:	b259      	sxtb	r1, r3
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002504:	b25b      	sxtb	r3, r3
 8002506:	011b      	lsls	r3, r3, #4
 8002508:	b25b      	sxtb	r3, r3
 800250a:	f003 0310 	and.w	r3, r3, #16
 800250e:	b25b      	sxtb	r3, r3
 8002510:	430b      	orrs	r3, r1
 8002512:	b25b      	sxtb	r3, r3
 8002514:	4313      	orrs	r3, r2
 8002516:	b25b      	sxtb	r3, r3
 8002518:	b2db      	uxtb	r3, r3
 800251a:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
                                                 BMI3_STEP_MEAN_CROSSING_PP_ENABLED,
                                                 config->mean_crossing_pp_enabled);

                /* Set mcr_threshold for lsb 8 bits */
                step_config[22] |= (uint8_t)BMI3_SET_BITS(step_config[22],
 800251e:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8002522:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8002526:	b25b      	sxtb	r3, r3
 8002528:	f003 031f 	and.w	r3, r3, #31
 800252c:	b259      	sxtb	r1, r3
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002532:	b25b      	sxtb	r3, r3
 8002534:	015b      	lsls	r3, r3, #5
 8002536:	b25b      	sxtb	r3, r3
 8002538:	430b      	orrs	r3, r1
 800253a:	b25b      	sxtb	r3, r3
 800253c:	b2db      	uxtb	r3, r3
 800253e:	4313      	orrs	r3, r2
 8002540:	b2db      	uxtb	r3, r3
 8002542:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
                                                          BMI3_STEP_MCR_THRESHOLD,
                                                          config->mcr_threshold);

                mcr_threshold = ((uint16_t)step_config[23] << 8);
 8002546:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800254a:	021b      	lsls	r3, r3, #8
 800254c:	85bb      	strh	r3, [r7, #44]	@ 0x2c

                /* Set mcr_threshold for msb 8 bits */
                step_config[23] =
                    (BMI3_SET_BITS(mcr_threshold, BMI3_STEP_MCR_THRESHOLD,
 800254e:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8002550:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002558:	015b      	lsls	r3, r3, #5
 800255a:	f403 7378 	and.w	r3, r3, #992	@ 0x3e0
 800255e:	4313      	orrs	r3, r2
                                   config->mcr_threshold) & BMI3_STEP_MCR_THRESHOLD_MASK) >> 8;
 8002560:	121b      	asrs	r3, r3, #8
 8002562:	b2db      	uxtb	r3, r3
 8002564:	f003 0303 	and.w	r3, r3, #3
 8002568:	b2db      	uxtb	r3, r3
                step_config[23] =
 800256a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

                /* Set the configuration back to feature engine register */
                rslt = bmi3_set_regs(BMI3_REG_FEATURE_DATA_TX, step_config, 24, dev);
 800256e:	f107 0110 	add.w	r1, r7, #16
 8002572:	683b      	ldr	r3, [r7, #0]
 8002574:	2218      	movs	r2, #24
 8002576:	2042      	movs	r0, #66	@ 0x42
 8002578:	f7fe fdd3 	bl	8001122 <bmi3_set_regs>
 800257c:	4603      	mov	r3, r0
 800257e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8002582:	e002      	b.n	800258a <set_step_config+0x3f0>
            }
        }
    }
    else
    {
        rslt = BMI3_E_NULL_PTR;
 8002584:	23ff      	movs	r3, #255	@ 0xff
 8002586:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }

    return rslt;
 800258a:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
}
 800258e:	4618      	mov	r0, r3
 8002590:	3748      	adds	r7, #72	@ 0x48
 8002592:	46bd      	mov	sp, r7
 8002594:	bd80      	pop	{r7, pc}

08002596 <set_tap_config>:
 * @brief This internal API sets tap configurations like axes select, wait for time out, mode,
 * max peaks for tap, duration, tap peak threshold, max gest duration, max dur bw peaks,
 * shock settling duration.
 */
static int8_t set_tap_config(const struct bmi3_tap_detector_config *config, struct bmi3_dev *dev)
{
 8002596:	b580      	push	{r7, lr}
 8002598:	b08a      	sub	sp, #40	@ 0x28
 800259a:	af00      	add	r7, sp, #0
 800259c:	6078      	str	r0, [r7, #4]
 800259e:	6039      	str	r1, [r7, #0]
    /* Variable to store result of API */
    int8_t rslt;

    /* Array to define the feature configuration */
    uint8_t tap_config[6] = { 0 };
 80025a0:	f107 0318 	add.w	r3, r7, #24
 80025a4:	2200      	movs	r2, #0
 80025a6:	601a      	str	r2, [r3, #0]
 80025a8:	809a      	strh	r2, [r3, #4]

    /* Array to set the base address of tap feature */
    uint8_t base_aadr[2] = { BMI3_BASE_ADDR_TAP, 0 };
 80025aa:	231e      	movs	r3, #30
 80025ac:	82bb      	strh	r3, [r7, #20]

    struct bmi3_accel_config acc_config = { 0 };
 80025ae:	f107 030c 	add.w	r3, r7, #12
 80025b2:	2200      	movs	r2, #0
 80025b4:	601a      	str	r2, [r3, #0]
 80025b6:	711a      	strb	r2, [r3, #4]

    uint16_t tap_peak_thres, max_gest_dur, min_quite_dur_between_taps, quite_time_after_gest;

    if (config != NULL)
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	f000 8100 	beq.w	80027c0 <set_tap_config+0x22a>
    {
        rslt = get_accel_config(&acc_config, dev);
 80025c0:	f107 030c 	add.w	r3, r7, #12
 80025c4:	6839      	ldr	r1, [r7, #0]
 80025c6:	4618      	mov	r0, r3
 80025c8:	f7ff f868 	bl	800169c <get_accel_config>
 80025cc:	4603      	mov	r3, r0
 80025ce:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

        if ((rslt == BMI3_OK) && (acc_config.acc_mode == BMI3_ACC_MODE_LOW_PWR))
 80025d2:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d10c      	bne.n	80025f4 <set_tap_config+0x5e>
 80025da:	7bbb      	ldrb	r3, [r7, #14]
 80025dc:	2b03      	cmp	r3, #3
 80025de:	d109      	bne.n	80025f4 <set_tap_config+0x5e>
        {
            if (acc_config.odr >= BMI3_ACC_ODR_200HZ)
 80025e0:	7b3b      	ldrb	r3, [r7, #12]
 80025e2:	2b08      	cmp	r3, #8
 80025e4:	d903      	bls.n	80025ee <set_tap_config+0x58>
            {
                rslt = BMI3_OK;
 80025e6:	2300      	movs	r3, #0
 80025e8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80025ec:	e002      	b.n	80025f4 <set_tap_config+0x5e>
            }
            else
            {
                rslt = BMI3_E_ACC_INVALID_CFG;
 80025ee:	23fc      	movs	r3, #252	@ 0xfc
 80025f0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            }
        }

        if (rslt == BMI3_OK)
 80025f4:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	f040 80e4 	bne.w	80027c6 <set_tap_config+0x230>
        {
            /* Set the tap base address to feature engine transmission address to start DMA transaction */
            rslt = bmi3_set_regs(BMI3_REG_FEATURE_DATA_ADDR, base_aadr, 2, dev);
 80025fe:	f107 0114 	add.w	r1, r7, #20
 8002602:	683b      	ldr	r3, [r7, #0]
 8002604:	2202      	movs	r2, #2
 8002606:	2041      	movs	r0, #65	@ 0x41
 8002608:	f7fe fd8b 	bl	8001122 <bmi3_set_regs>
 800260c:	4603      	mov	r3, r0
 800260e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

            if (rslt == BMI3_OK)
 8002612:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8002616:	2b00      	cmp	r3, #0
 8002618:	f040 80d5 	bne.w	80027c6 <set_tap_config+0x230>
            {
                /* Set axis_sel */
                tap_config[0] = BMI3_SET_BIT_POS0(tap_config[0], BMI3_TAP_AXIS_SEL, config->axis_sel);
 800261c:	7e3b      	ldrb	r3, [r7, #24]
 800261e:	b25b      	sxtb	r3, r3
 8002620:	f023 0303 	bic.w	r3, r3, #3
 8002624:	b25a      	sxtb	r2, r3
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	781b      	ldrb	r3, [r3, #0]
 800262a:	b25b      	sxtb	r3, r3
 800262c:	f003 0303 	and.w	r3, r3, #3
 8002630:	b25b      	sxtb	r3, r3
 8002632:	4313      	orrs	r3, r2
 8002634:	b25b      	sxtb	r3, r3
 8002636:	b2db      	uxtb	r3, r3
 8002638:	763b      	strb	r3, [r7, #24]

                /* Set wait for time out */
                tap_config[0] |= BMI3_SET_BITS(tap_config[0], BMI3_TAP_WAIT_FR_TIME_OUT, config->wait_for_timeout);
 800263a:	7e3b      	ldrb	r3, [r7, #24]
 800263c:	b25a      	sxtb	r2, r3
 800263e:	7e3b      	ldrb	r3, [r7, #24]
 8002640:	b25b      	sxtb	r3, r3
 8002642:	f023 0304 	bic.w	r3, r3, #4
 8002646:	b259      	sxtb	r1, r3
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	785b      	ldrb	r3, [r3, #1]
 800264c:	b25b      	sxtb	r3, r3
 800264e:	009b      	lsls	r3, r3, #2
 8002650:	b25b      	sxtb	r3, r3
 8002652:	f003 0304 	and.w	r3, r3, #4
 8002656:	b25b      	sxtb	r3, r3
 8002658:	430b      	orrs	r3, r1
 800265a:	b25b      	sxtb	r3, r3
 800265c:	4313      	orrs	r3, r2
 800265e:	b25b      	sxtb	r3, r3
 8002660:	b2db      	uxtb	r3, r3
 8002662:	763b      	strb	r3, [r7, #24]

                /* Set maximum peaks for tap */
                tap_config[0] |= BMI3_SET_BITS(tap_config[0], BMI3_TAP_MAX_PEAKS, config->max_peaks_for_tap);
 8002664:	7e3b      	ldrb	r3, [r7, #24]
 8002666:	b25a      	sxtb	r2, r3
 8002668:	7e3b      	ldrb	r3, [r7, #24]
 800266a:	b25b      	sxtb	r3, r3
 800266c:	f023 0338 	bic.w	r3, r3, #56	@ 0x38
 8002670:	b259      	sxtb	r1, r3
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	789b      	ldrb	r3, [r3, #2]
 8002676:	b25b      	sxtb	r3, r3
 8002678:	00db      	lsls	r3, r3, #3
 800267a:	b25b      	sxtb	r3, r3
 800267c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002680:	b25b      	sxtb	r3, r3
 8002682:	430b      	orrs	r3, r1
 8002684:	b25b      	sxtb	r3, r3
 8002686:	4313      	orrs	r3, r2
 8002688:	b25b      	sxtb	r3, r3
 800268a:	b2db      	uxtb	r3, r3
 800268c:	763b      	strb	r3, [r7, #24]

                /* Set mode */
                tap_config[0] |= BMI3_SET_BITS(tap_config[0], BMI3_TAP_MODE, config->mode);
 800268e:	7e3b      	ldrb	r3, [r7, #24]
 8002690:	b25a      	sxtb	r2, r3
 8002692:	7e3b      	ldrb	r3, [r7, #24]
 8002694:	b25b      	sxtb	r3, r3
 8002696:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800269a:	b259      	sxtb	r1, r3
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	78db      	ldrb	r3, [r3, #3]
 80026a0:	b25b      	sxtb	r3, r3
 80026a2:	019b      	lsls	r3, r3, #6
 80026a4:	b25b      	sxtb	r3, r3
 80026a6:	430b      	orrs	r3, r1
 80026a8:	b25b      	sxtb	r3, r3
 80026aa:	4313      	orrs	r3, r2
 80026ac:	b25b      	sxtb	r3, r3
 80026ae:	b2db      	uxtb	r3, r3
 80026b0:	763b      	strb	r3, [r7, #24]

                /* Set peak threshold first byte in word */
                tap_config[2] = (uint8_t)BMI3_SET_BIT_POS0(tap_config[2], BMI3_TAP_PEAK_THRES, config->tap_peak_thres);
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	889b      	ldrh	r3, [r3, #4]
 80026b6:	b2db      	uxtb	r3, r3
 80026b8:	76bb      	strb	r3, [r7, #26]

                /* Left shift by 8 times so that we can set rest of the values of tap peak threshold conf in word */
                tap_peak_thres = ((uint16_t)tap_config[3] << 8);
 80026ba:	7efb      	ldrb	r3, [r7, #27]
 80026bc:	021b      	lsls	r3, r3, #8
 80026be:	84bb      	strh	r3, [r7, #36]	@ 0x24

                /* Set peak threshold second byte in word */
                tap_config[3] =
                    (BMI3_SET_BIT_POS0(tap_peak_thres, BMI3_TAP_PEAK_THRES,
 80026c0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80026c2:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80026c6:	f023 0303 	bic.w	r3, r3, #3
 80026ca:	687a      	ldr	r2, [r7, #4]
 80026cc:	8892      	ldrh	r2, [r2, #4]
 80026ce:	f3c2 0209 	ubfx	r2, r2, #0, #10
 80026d2:	4313      	orrs	r3, r2
                                       config->tap_peak_thres) & BMI3_TAP_PEAK_THRES_MASK) >> 8;
 80026d4:	121b      	asrs	r3, r3, #8
 80026d6:	b2db      	uxtb	r3, r3
 80026d8:	f003 0303 	and.w	r3, r3, #3
 80026dc:	b2db      	uxtb	r3, r3
                tap_config[3] =
 80026de:	76fb      	strb	r3, [r7, #27]

                max_gest_dur = ((uint16_t)tap_config[3] << 8);
 80026e0:	7efb      	ldrb	r3, [r7, #27]
 80026e2:	021b      	lsls	r3, r3, #8
 80026e4:	847b      	strh	r3, [r7, #34]	@ 0x22

                /* Set max gesture duration */
                tap_config[3] |=
 80026e6:	7efb      	ldrb	r3, [r7, #27]
 80026e8:	b25a      	sxtb	r2, r3
                    (BMI3_SET_BITS(max_gest_dur, BMI3_TAP_MAX_GEST_DUR,
 80026ea:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80026ec:	f423 417c 	bic.w	r1, r3, #64512	@ 0xfc00
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	799b      	ldrb	r3, [r3, #6]
 80026f4:	029b      	lsls	r3, r3, #10
 80026f6:	b29b      	uxth	r3, r3
 80026f8:	430b      	orrs	r3, r1
                                   config->max_gest_dur) & BMI3_TAP_MAX_GEST_DUR_MASK) >> 8;
 80026fa:	121b      	asrs	r3, r3, #8
 80026fc:	b25b      	sxtb	r3, r3
 80026fe:	f023 0303 	bic.w	r3, r3, #3
 8002702:	b25b      	sxtb	r3, r3
                tap_config[3] |=
 8002704:	4313      	orrs	r3, r2
 8002706:	b25b      	sxtb	r3, r3
 8002708:	b2db      	uxtb	r3, r3
 800270a:	76fb      	strb	r3, [r7, #27]

                /* Set max duration between peaks */
                tap_config[4] =
                    (BMI3_SET_BIT_POS0(tap_config[4], BMI3_TAP_MAX_DUR_BW_PEAKS,
 800270c:	7f3b      	ldrb	r3, [r7, #28]
 800270e:	b25b      	sxtb	r3, r3
 8002710:	f023 030f 	bic.w	r3, r3, #15
 8002714:	b25a      	sxtb	r2, r3
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	79db      	ldrb	r3, [r3, #7]
 800271a:	b25b      	sxtb	r3, r3
 800271c:	f003 030f 	and.w	r3, r3, #15
 8002720:	b25b      	sxtb	r3, r3
 8002722:	4313      	orrs	r3, r2
 8002724:	b25b      	sxtb	r3, r3
                                       config->max_dur_between_peaks) & BMI3_TAP_MAX_DUR_BW_PEAKS_MASK);
 8002726:	b2db      	uxtb	r3, r3
 8002728:	f003 030f 	and.w	r3, r3, #15
 800272c:	b2db      	uxtb	r3, r3
                tap_config[4] =
 800272e:	773b      	strb	r3, [r7, #28]

                /* Set shock settling duration */
                tap_config[4] |=
 8002730:	7f3b      	ldrb	r3, [r7, #28]
 8002732:	b25a      	sxtb	r2, r3
                    (BMI3_SET_BITS(tap_config[4], BMI3_TAP_SHOCK_SETT_DUR,
 8002734:	7f3b      	ldrb	r3, [r7, #28]
 8002736:	b25b      	sxtb	r3, r3
 8002738:	f003 030f 	and.w	r3, r3, #15
 800273c:	b259      	sxtb	r1, r3
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	7a1b      	ldrb	r3, [r3, #8]
 8002742:	b25b      	sxtb	r3, r3
 8002744:	011b      	lsls	r3, r3, #4
 8002746:	b25b      	sxtb	r3, r3
 8002748:	430b      	orrs	r3, r1
 800274a:	b25b      	sxtb	r3, r3
                                   config->tap_shock_settling_dur) & BMI3_TAP_SHOCK_SETT_DUR_MASK);
 800274c:	f023 030f 	bic.w	r3, r3, #15
 8002750:	b25b      	sxtb	r3, r3
                tap_config[4] |=
 8002752:	4313      	orrs	r3, r2
 8002754:	b25b      	sxtb	r3, r3
 8002756:	b2db      	uxtb	r3, r3
 8002758:	773b      	strb	r3, [r7, #28]

                min_quite_dur_between_taps = ((uint16_t)tap_config[5] << 8);
 800275a:	7f7b      	ldrb	r3, [r7, #29]
 800275c:	021b      	lsls	r3, r3, #8
 800275e:	843b      	strh	r3, [r7, #32]

                /* Set quite duration between taps */
                tap_config[5] =
                    (BMI3_SET_BITS(min_quite_dur_between_taps, BMI3_TAP_MIN_QUITE_DUR_BW_TAPS,
 8002760:	8c3b      	ldrh	r3, [r7, #32]
 8002762:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	7a5b      	ldrb	r3, [r3, #9]
 800276a:	021b      	lsls	r3, r3, #8
 800276c:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8002770:	4313      	orrs	r3, r2
                                   config->min_quite_dur_between_taps) & BMI3_TAP_MIN_QUITE_DUR_BW_TAPS_MASK) >> 8;
 8002772:	121b      	asrs	r3, r3, #8
 8002774:	b2db      	uxtb	r3, r3
 8002776:	f003 030f 	and.w	r3, r3, #15
 800277a:	b2db      	uxtb	r3, r3
                tap_config[5] =
 800277c:	777b      	strb	r3, [r7, #29]

                quite_time_after_gest = ((uint16_t)tap_config[5] << 8);
 800277e:	7f7b      	ldrb	r3, [r7, #29]
 8002780:	021b      	lsls	r3, r3, #8
 8002782:	83fb      	strh	r3, [r7, #30]

                /* Set quite time after gesture */
                tap_config[5] |=
 8002784:	7f7b      	ldrb	r3, [r7, #29]
 8002786:	b25a      	sxtb	r2, r3
                    (BMI3_SET_BITS(quite_time_after_gest, BMI3_TAP_QUITE_TIME_AFTR_GEST,
 8002788:	8bfb      	ldrh	r3, [r7, #30]
 800278a:	f423 4170 	bic.w	r1, r3, #61440	@ 0xf000
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	7a9b      	ldrb	r3, [r3, #10]
 8002792:	031b      	lsls	r3, r3, #12
 8002794:	b29b      	uxth	r3, r3
 8002796:	430b      	orrs	r3, r1
                                   config->quite_time_after_gest) & BMI3_TAP_QUITE_TIME_AFTR_GEST_MASK) >> 8;
 8002798:	121b      	asrs	r3, r3, #8
 800279a:	b25b      	sxtb	r3, r3
 800279c:	f023 030f 	bic.w	r3, r3, #15
 80027a0:	b25b      	sxtb	r3, r3
                tap_config[5] |=
 80027a2:	4313      	orrs	r3, r2
 80027a4:	b25b      	sxtb	r3, r3
 80027a6:	b2db      	uxtb	r3, r3
 80027a8:	777b      	strb	r3, [r7, #29]

                /* Set the configuration back to the feature engine register */
                rslt = bmi3_set_regs(BMI3_REG_FEATURE_DATA_TX, tap_config, 6, dev);
 80027aa:	f107 0118 	add.w	r1, r7, #24
 80027ae:	683b      	ldr	r3, [r7, #0]
 80027b0:	2206      	movs	r2, #6
 80027b2:	2042      	movs	r0, #66	@ 0x42
 80027b4:	f7fe fcb5 	bl	8001122 <bmi3_set_regs>
 80027b8:	4603      	mov	r3, r0
 80027ba:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80027be:	e002      	b.n	80027c6 <set_tap_config+0x230>
            }
        }
    }
    else
    {
        rslt = BMI3_E_NULL_PTR;
 80027c0:	23ff      	movs	r3, #255	@ 0xff
 80027c2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    return rslt;
 80027c6:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 80027ca:	4618      	mov	r0, r3
 80027cc:	3728      	adds	r7, #40	@ 0x28
 80027ce:	46bd      	mov	sp, r7
 80027d0:	bd80      	pop	{r7, pc}

080027d2 <set_alternate_accel_config>:
/*!
 * @brief This internal API sets alternate accelerometer configurations like ODR,
 * accel mode and average number of samples.
 */
static int8_t set_alternate_accel_config(const struct bmi3_alt_accel_config *config, struct bmi3_dev *dev)
{
 80027d2:	b580      	push	{r7, lr}
 80027d4:	b086      	sub	sp, #24
 80027d6:	af00      	add	r7, sp, #0
 80027d8:	6078      	str	r0, [r7, #4]
 80027da:	6039      	str	r1, [r7, #0]
    /* Variable to store result of API */
    int8_t rslt;

    /* Variable to store data */
    uint8_t reg_data[2] = { 0 };
 80027dc:	2300      	movs	r3, #0
 80027de:	81bb      	strh	r3, [r7, #12]

    uint16_t alt_acc_odr, alt_acc_avg_num, alt_acc_mode;

    if (config != NULL)
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d03c      	beq.n	8002860 <set_alternate_accel_config+0x8e>
    {
        /* Set alternate accelerometer ODR */
        alt_acc_odr = BMI3_SET_BIT_POS0(reg_data[0], BMI3_ALT_ACC_ODR, config->alt_acc_odr);
 80027e6:	7b3b      	ldrb	r3, [r7, #12]
 80027e8:	b21b      	sxth	r3, r3
 80027ea:	f023 030f 	bic.w	r3, r3, #15
 80027ee:	b21a      	sxth	r2, r3
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	781b      	ldrb	r3, [r3, #0]
 80027f4:	b21b      	sxth	r3, r3
 80027f6:	f003 030f 	and.w	r3, r3, #15
 80027fa:	b21b      	sxth	r3, r3
 80027fc:	4313      	orrs	r3, r2
 80027fe:	b21b      	sxth	r3, r3
 8002800:	82bb      	strh	r3, [r7, #20]

        /* Set alternate accelerometer average number of samples */
        alt_acc_avg_num = BMI3_SET_BITS(reg_data[1], BMI3_ALT_ACC_AVG_NUM, config->alt_acc_avg_num);
 8002802:	7b7b      	ldrb	r3, [r7, #13]
 8002804:	b21a      	sxth	r2, r3
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	789b      	ldrb	r3, [r3, #2]
 800280a:	b21b      	sxth	r3, r3
 800280c:	021b      	lsls	r3, r3, #8
 800280e:	b21b      	sxth	r3, r3
 8002810:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8002814:	b21b      	sxth	r3, r3
 8002816:	4313      	orrs	r3, r2
 8002818:	b21b      	sxth	r3, r3
 800281a:	827b      	strh	r3, [r7, #18]

        /* Set alternate accelerometer mode */
        alt_acc_mode = BMI3_SET_BITS(reg_data[1], BMI3_ALT_ACC_MODE, config->alt_acc_mode);
 800281c:	7b7b      	ldrb	r3, [r7, #13]
 800281e:	b21a      	sxth	r2, r3
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	785b      	ldrb	r3, [r3, #1]
 8002824:	b21b      	sxth	r3, r3
 8002826:	031b      	lsls	r3, r3, #12
 8002828:	b21b      	sxth	r3, r3
 800282a:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 800282e:	b21b      	sxth	r3, r3
 8002830:	4313      	orrs	r3, r2
 8002832:	b21b      	sxth	r3, r3
 8002834:	823b      	strh	r3, [r7, #16]

        reg_data[0] = (uint8_t)(alt_acc_odr);
 8002836:	8abb      	ldrh	r3, [r7, #20]
 8002838:	b2db      	uxtb	r3, r3
 800283a:	733b      	strb	r3, [r7, #12]
        reg_data[1] = (uint8_t)((alt_acc_avg_num | alt_acc_mode) >> 8);
 800283c:	8a7a      	ldrh	r2, [r7, #18]
 800283e:	8a3b      	ldrh	r3, [r7, #16]
 8002840:	4313      	orrs	r3, r2
 8002842:	b29b      	uxth	r3, r3
 8002844:	0a1b      	lsrs	r3, r3, #8
 8002846:	b29b      	uxth	r3, r3
 8002848:	b2db      	uxtb	r3, r3
 800284a:	737b      	strb	r3, [r7, #13]

        /* Set configurations of alternate accel */
        rslt = bmi3_set_regs(BMI3_REG_ALT_ACC_CONF, reg_data, 2, dev);
 800284c:	f107 010c 	add.w	r1, r7, #12
 8002850:	683b      	ldr	r3, [r7, #0]
 8002852:	2202      	movs	r2, #2
 8002854:	2028      	movs	r0, #40	@ 0x28
 8002856:	f7fe fc64 	bl	8001122 <bmi3_set_regs>
 800285a:	4603      	mov	r3, r0
 800285c:	75fb      	strb	r3, [r7, #23]
 800285e:	e001      	b.n	8002864 <set_alternate_accel_config+0x92>
    }
    else
    {
        rslt = BMI3_E_NULL_PTR;
 8002860:	23ff      	movs	r3, #255	@ 0xff
 8002862:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 8002864:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8002868:	4618      	mov	r0, r3
 800286a:	3718      	adds	r7, #24
 800286c:	46bd      	mov	sp, r7
 800286e:	bd80      	pop	{r7, pc}

08002870 <set_alternate_gyro_config>:
/*!
 * @brief This internal API sets alternate gyro configurations like ODR,
 * gyro mode and average number of samples.
 */
static int8_t set_alternate_gyro_config(const struct bmi3_alt_gyro_config *config, struct bmi3_dev *dev)
{
 8002870:	b580      	push	{r7, lr}
 8002872:	b086      	sub	sp, #24
 8002874:	af00      	add	r7, sp, #0
 8002876:	6078      	str	r0, [r7, #4]
 8002878:	6039      	str	r1, [r7, #0]
    /* Variable to store result of API */
    int8_t rslt;

    /* Variable to store data */
    uint8_t reg_data[2] = { 0 };
 800287a:	2300      	movs	r3, #0
 800287c:	81bb      	strh	r3, [r7, #12]

    uint16_t alt_gyro_odr, alt_gyro_avg_num, alt_gyro_mode;

    if (config != NULL)
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	2b00      	cmp	r3, #0
 8002882:	d03c      	beq.n	80028fe <set_alternate_gyro_config+0x8e>
    {
        /* Set alternate gyro ODR */
        alt_gyro_odr = BMI3_SET_BIT_POS0(reg_data[0], BMI3_ALT_GYR_ODR, config->alt_gyro_odr);
 8002884:	7b3b      	ldrb	r3, [r7, #12]
 8002886:	b21b      	sxth	r3, r3
 8002888:	f023 030f 	bic.w	r3, r3, #15
 800288c:	b21a      	sxth	r2, r3
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	781b      	ldrb	r3, [r3, #0]
 8002892:	b21b      	sxth	r3, r3
 8002894:	f003 030f 	and.w	r3, r3, #15
 8002898:	b21b      	sxth	r3, r3
 800289a:	4313      	orrs	r3, r2
 800289c:	b21b      	sxth	r3, r3
 800289e:	82bb      	strh	r3, [r7, #20]

        /* Set alternate gyro average number of samples */
        alt_gyro_avg_num = BMI3_SET_BITS(reg_data[1], BMI3_ALT_GYR_AVG_NUM, config->alt_gyro_avg_num);
 80028a0:	7b7b      	ldrb	r3, [r7, #13]
 80028a2:	b21a      	sxth	r2, r3
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	789b      	ldrb	r3, [r3, #2]
 80028a8:	b21b      	sxth	r3, r3
 80028aa:	021b      	lsls	r3, r3, #8
 80028ac:	b21b      	sxth	r3, r3
 80028ae:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80028b2:	b21b      	sxth	r3, r3
 80028b4:	4313      	orrs	r3, r2
 80028b6:	b21b      	sxth	r3, r3
 80028b8:	827b      	strh	r3, [r7, #18]

        /* Set alternate gyro mode */
        alt_gyro_mode = BMI3_SET_BITS(reg_data[1], BMI3_ALT_GYR_MODE, config->alt_gyro_mode);
 80028ba:	7b7b      	ldrb	r3, [r7, #13]
 80028bc:	b21a      	sxth	r2, r3
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	785b      	ldrb	r3, [r3, #1]
 80028c2:	b21b      	sxth	r3, r3
 80028c4:	031b      	lsls	r3, r3, #12
 80028c6:	b21b      	sxth	r3, r3
 80028c8:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 80028cc:	b21b      	sxth	r3, r3
 80028ce:	4313      	orrs	r3, r2
 80028d0:	b21b      	sxth	r3, r3
 80028d2:	823b      	strh	r3, [r7, #16]

        reg_data[0] = (uint8_t)(alt_gyro_odr);
 80028d4:	8abb      	ldrh	r3, [r7, #20]
 80028d6:	b2db      	uxtb	r3, r3
 80028d8:	733b      	strb	r3, [r7, #12]
        reg_data[1] = (uint8_t)((alt_gyro_avg_num | alt_gyro_mode) >> 8);
 80028da:	8a7a      	ldrh	r2, [r7, #18]
 80028dc:	8a3b      	ldrh	r3, [r7, #16]
 80028de:	4313      	orrs	r3, r2
 80028e0:	b29b      	uxth	r3, r3
 80028e2:	0a1b      	lsrs	r3, r3, #8
 80028e4:	b29b      	uxth	r3, r3
 80028e6:	b2db      	uxtb	r3, r3
 80028e8:	737b      	strb	r3, [r7, #13]

        /* Set configurations of alternate gyro */
        rslt = bmi3_set_regs(BMI3_REG_ALT_GYR_CONF, reg_data, 2, dev);
 80028ea:	f107 010c 	add.w	r1, r7, #12
 80028ee:	683b      	ldr	r3, [r7, #0]
 80028f0:	2202      	movs	r2, #2
 80028f2:	2029      	movs	r0, #41	@ 0x29
 80028f4:	f7fe fc15 	bl	8001122 <bmi3_set_regs>
 80028f8:	4603      	mov	r3, r0
 80028fa:	75fb      	strb	r3, [r7, #23]
 80028fc:	e001      	b.n	8002902 <set_alternate_gyro_config+0x92>
    }
    else
    {
        rslt = BMI3_E_NULL_PTR;
 80028fe:	23ff      	movs	r3, #255	@ 0xff
 8002900:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 8002902:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8002906:	4618      	mov	r0, r3
 8002908:	3718      	adds	r7, #24
 800290a:	46bd      	mov	sp, r7
 800290c:	bd80      	pop	{r7, pc}

0800290e <set_alternate_auto_config>:

/*!
 * @brief This internal API sets alternate auto configurations for feature interrupts.
 */
static int8_t set_alternate_auto_config(const struct bmi3_auto_config_change *config, struct bmi3_dev *dev)
{
 800290e:	b580      	push	{r7, lr}
 8002910:	b086      	sub	sp, #24
 8002912:	af00      	add	r7, sp, #0
 8002914:	6078      	str	r0, [r7, #4]
 8002916:	6039      	str	r1, [r7, #0]
    /* Variable to store result of API */
    int8_t rslt;

    /* Array to define the alternate auto configuration */
    uint8_t alt_auto_config[2] = { 0 };
 8002918:	2300      	movs	r3, #0
 800291a:	823b      	strh	r3, [r7, #16]

    /* Array to set the base address of alternate auto config */
    uint8_t base_addr[2] = { BMI3_BASE_ADDR_ALT_AUTO_CONFIG, 0 };
 800291c:	2323      	movs	r3, #35	@ 0x23
 800291e:	81bb      	strh	r3, [r7, #12]

    uint8_t alt_switch, user_switch;

    if (config != NULL)
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	2b00      	cmp	r3, #0
 8002924:	d036      	beq.n	8002994 <set_alternate_auto_config+0x86>
    {
        /* Set the alternate auto config base address to feature engine transmission address to start DMA transaction */
        rslt = bmi3_set_regs(BMI3_REG_FEATURE_DATA_ADDR, base_addr, 2, dev);
 8002926:	f107 010c 	add.w	r1, r7, #12
 800292a:	683b      	ldr	r3, [r7, #0]
 800292c:	2202      	movs	r2, #2
 800292e:	2041      	movs	r0, #65	@ 0x41
 8002930:	f7fe fbf7 	bl	8001122 <bmi3_set_regs>
 8002934:	4603      	mov	r3, r0
 8002936:	75fb      	strb	r3, [r7, #23]

        if (rslt == BMI3_OK)
 8002938:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800293c:	2b00      	cmp	r3, #0
 800293e:	d12b      	bne.n	8002998 <set_alternate_auto_config+0x8a>
        {
            /* Set alternate switch config */
            alt_switch = BMI3_SET_BIT_POS0(alt_auto_config[0],
 8002940:	7c3b      	ldrb	r3, [r7, #16]
 8002942:	b25b      	sxtb	r3, r3
 8002944:	f023 030f 	bic.w	r3, r3, #15
 8002948:	b25a      	sxtb	r2, r3
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	781b      	ldrb	r3, [r3, #0]
 800294e:	b25b      	sxtb	r3, r3
 8002950:	f003 030f 	and.w	r3, r3, #15
 8002954:	b25b      	sxtb	r3, r3
 8002956:	4313      	orrs	r3, r2
 8002958:	b25b      	sxtb	r3, r3
 800295a:	75bb      	strb	r3, [r7, #22]
                                           BMI3_ALT_CONF_ALT_SWITCH,
                                           config->alt_conf_alt_switch_src_select);

            /* Set alternate user config */
            user_switch = BMI3_SET_BITS(alt_auto_config[0],
 800295c:	7c3b      	ldrb	r3, [r7, #16]
 800295e:	b25b      	sxtb	r3, r3
 8002960:	f003 030f 	and.w	r3, r3, #15
 8002964:	b25a      	sxtb	r2, r3
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	785b      	ldrb	r3, [r3, #1]
 800296a:	b25b      	sxtb	r3, r3
 800296c:	011b      	lsls	r3, r3, #4
 800296e:	b25b      	sxtb	r3, r3
 8002970:	4313      	orrs	r3, r2
 8002972:	b25b      	sxtb	r3, r3
 8002974:	757b      	strb	r3, [r7, #21]
                                        BMI3_ALT_CONF_USER_SWITCH,
                                        config->alt_conf_user_switch_src_select);

            alt_auto_config[0] = alt_switch | user_switch;
 8002976:	7dba      	ldrb	r2, [r7, #22]
 8002978:	7d7b      	ldrb	r3, [r7, #21]
 800297a:	4313      	orrs	r3, r2
 800297c:	b2db      	uxtb	r3, r3
 800297e:	743b      	strb	r3, [r7, #16]

            /* Set the configuration back to the feature engine register */
            rslt = bmi3_set_regs(BMI3_REG_FEATURE_DATA_TX, alt_auto_config, 2, dev);
 8002980:	f107 0110 	add.w	r1, r7, #16
 8002984:	683b      	ldr	r3, [r7, #0]
 8002986:	2202      	movs	r2, #2
 8002988:	2042      	movs	r0, #66	@ 0x42
 800298a:	f7fe fbca 	bl	8001122 <bmi3_set_regs>
 800298e:	4603      	mov	r3, r0
 8002990:	75fb      	strb	r3, [r7, #23]
 8002992:	e001      	b.n	8002998 <set_alternate_auto_config+0x8a>
        }
    }
    else
    {
        rslt = BMI3_E_NULL_PTR;
 8002994:	23ff      	movs	r3, #255	@ 0xff
 8002996:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 8002998:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800299c:	4618      	mov	r0, r3
 800299e:	3718      	adds	r7, #24
 80029a0:	46bd      	mov	sp, r7
 80029a2:	bd80      	pop	{r7, pc}

080029a4 <validate_acc_odr_avg>:

/*!
 * @brief This internal API is used to validate ODR and AVG combinations for accel
 */
static int8_t validate_acc_odr_avg(uint8_t acc_odr, uint8_t acc_avg)
{
 80029a4:	b580      	push	{r7, lr}
 80029a6:	b086      	sub	sp, #24
 80029a8:	af00      	add	r7, sp, #0
 80029aa:	4603      	mov	r3, r0
 80029ac:	460a      	mov	r2, r1
 80029ae:	71fb      	strb	r3, [r7, #7]
 80029b0:	4613      	mov	r3, r2
 80029b2:	71bb      	strb	r3, [r7, #6]
    int8_t rslt;

    float odr = 0.0, avg = 0.0;
 80029b4:	f04f 0300 	mov.w	r3, #0
 80029b8:	617b      	str	r3, [r7, #20]
 80029ba:	f04f 0300 	mov.w	r3, #0
 80029be:	613b      	str	r3, [r7, #16]

    switch (acc_odr)
 80029c0:	79fb      	ldrb	r3, [r7, #7]
 80029c2:	3b01      	subs	r3, #1
 80029c4:	2b09      	cmp	r3, #9
 80029c6:	d835      	bhi.n	8002a34 <validate_acc_odr_avg+0x90>
 80029c8:	a201      	add	r2, pc, #4	@ (adr r2, 80029d0 <validate_acc_odr_avg+0x2c>)
 80029ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80029ce:	bf00      	nop
 80029d0:	080029f9 	.word	0x080029f9
 80029d4:	080029ff 	.word	0x080029ff
 80029d8:	08002a05 	.word	0x08002a05
 80029dc:	08002a0b 	.word	0x08002a0b
 80029e0:	08002a11 	.word	0x08002a11
 80029e4:	08002a17 	.word	0x08002a17
 80029e8:	08002a1d 	.word	0x08002a1d
 80029ec:	08002a23 	.word	0x08002a23
 80029f0:	08002a29 	.word	0x08002a29
 80029f4:	08002a2f 	.word	0x08002a2f
    {
        case BMI3_ACC_ODR_0_78HZ:
            odr = 0.78125;
 80029f8:	4b2f      	ldr	r3, [pc, #188]	@ (8002ab8 <validate_acc_odr_avg+0x114>)
 80029fa:	617b      	str	r3, [r7, #20]
            break;
 80029fc:	e01b      	b.n	8002a36 <validate_acc_odr_avg+0x92>
        case BMI3_ACC_ODR_1_56HZ:
            odr = 1.5625;
 80029fe:	4b2f      	ldr	r3, [pc, #188]	@ (8002abc <validate_acc_odr_avg+0x118>)
 8002a00:	617b      	str	r3, [r7, #20]
            break;
 8002a02:	e018      	b.n	8002a36 <validate_acc_odr_avg+0x92>
        case BMI3_ACC_ODR_3_125HZ:
            odr = 3.125;
 8002a04:	4b2e      	ldr	r3, [pc, #184]	@ (8002ac0 <validate_acc_odr_avg+0x11c>)
 8002a06:	617b      	str	r3, [r7, #20]
            break;
 8002a08:	e015      	b.n	8002a36 <validate_acc_odr_avg+0x92>
        case BMI3_ACC_ODR_6_25HZ:
            odr = 6.25;
 8002a0a:	4b2e      	ldr	r3, [pc, #184]	@ (8002ac4 <validate_acc_odr_avg+0x120>)
 8002a0c:	617b      	str	r3, [r7, #20]
            break;
 8002a0e:	e012      	b.n	8002a36 <validate_acc_odr_avg+0x92>
        case BMI3_ACC_ODR_12_5HZ:
            odr = 12.5;
 8002a10:	4b2d      	ldr	r3, [pc, #180]	@ (8002ac8 <validate_acc_odr_avg+0x124>)
 8002a12:	617b      	str	r3, [r7, #20]
            break;
 8002a14:	e00f      	b.n	8002a36 <validate_acc_odr_avg+0x92>
        case BMI3_ACC_ODR_25HZ:
            odr = 25.0;
 8002a16:	4b2d      	ldr	r3, [pc, #180]	@ (8002acc <validate_acc_odr_avg+0x128>)
 8002a18:	617b      	str	r3, [r7, #20]
            break;
 8002a1a:	e00c      	b.n	8002a36 <validate_acc_odr_avg+0x92>
        case BMI3_ACC_ODR_50HZ:
            odr = 50.0;
 8002a1c:	4b2c      	ldr	r3, [pc, #176]	@ (8002ad0 <validate_acc_odr_avg+0x12c>)
 8002a1e:	617b      	str	r3, [r7, #20]
            break;
 8002a20:	e009      	b.n	8002a36 <validate_acc_odr_avg+0x92>
        case BMI3_ACC_ODR_100HZ:
            odr = 100.0;
 8002a22:	4b2c      	ldr	r3, [pc, #176]	@ (8002ad4 <validate_acc_odr_avg+0x130>)
 8002a24:	617b      	str	r3, [r7, #20]
            break;
 8002a26:	e006      	b.n	8002a36 <validate_acc_odr_avg+0x92>
        case BMI3_ACC_ODR_200HZ:
            odr = 200.0;
 8002a28:	4b2b      	ldr	r3, [pc, #172]	@ (8002ad8 <validate_acc_odr_avg+0x134>)
 8002a2a:	617b      	str	r3, [r7, #20]
            break;
 8002a2c:	e003      	b.n	8002a36 <validate_acc_odr_avg+0x92>
        case BMI3_ACC_ODR_400HZ:
            odr = 400.0;
 8002a2e:	4b2b      	ldr	r3, [pc, #172]	@ (8002adc <validate_acc_odr_avg+0x138>)
 8002a30:	617b      	str	r3, [r7, #20]
            break;
 8002a32:	e000      	b.n	8002a36 <validate_acc_odr_avg+0x92>
        default:
            break;
 8002a34:	bf00      	nop
    }

    switch (acc_avg)
 8002a36:	79bb      	ldrb	r3, [r7, #6]
 8002a38:	2b06      	cmp	r3, #6
 8002a3a:	d82d      	bhi.n	8002a98 <validate_acc_odr_avg+0xf4>
 8002a3c:	a201      	add	r2, pc, #4	@ (adr r2, 8002a44 <validate_acc_odr_avg+0xa0>)
 8002a3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a42:	bf00      	nop
 8002a44:	08002a61 	.word	0x08002a61
 8002a48:	08002a69 	.word	0x08002a69
 8002a4c:	08002a71 	.word	0x08002a71
 8002a50:	08002a79 	.word	0x08002a79
 8002a54:	08002a81 	.word	0x08002a81
 8002a58:	08002a89 	.word	0x08002a89
 8002a5c:	08002a91 	.word	0x08002a91
    {
        case BMI3_ACC_AVG1:
            avg = 1.0;
 8002a60:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8002a64:	613b      	str	r3, [r7, #16]
            break;
 8002a66:	e018      	b.n	8002a9a <validate_acc_odr_avg+0xf6>
        case BMI3_ACC_AVG2:
            avg = 2.0;
 8002a68:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8002a6c:	613b      	str	r3, [r7, #16]
            break;
 8002a6e:	e014      	b.n	8002a9a <validate_acc_odr_avg+0xf6>
        case BMI3_ACC_AVG4:
            avg = 4.0;
 8002a70:	f04f 4381 	mov.w	r3, #1082130432	@ 0x40800000
 8002a74:	613b      	str	r3, [r7, #16]
            break;
 8002a76:	e010      	b.n	8002a9a <validate_acc_odr_avg+0xf6>
        case BMI3_ACC_AVG8:
            avg = 8.0;
 8002a78:	f04f 4382 	mov.w	r3, #1090519040	@ 0x41000000
 8002a7c:	613b      	str	r3, [r7, #16]
            break;
 8002a7e:	e00c      	b.n	8002a9a <validate_acc_odr_avg+0xf6>
        case BMI3_ACC_AVG16:
            avg = 16.0;
 8002a80:	f04f 4383 	mov.w	r3, #1098907648	@ 0x41800000
 8002a84:	613b      	str	r3, [r7, #16]
            break;
 8002a86:	e008      	b.n	8002a9a <validate_acc_odr_avg+0xf6>
        case BMI3_ACC_AVG32:
            avg = 32.0;
 8002a88:	f04f 4384 	mov.w	r3, #1107296256	@ 0x42000000
 8002a8c:	613b      	str	r3, [r7, #16]
            break;
 8002a8e:	e004      	b.n	8002a9a <validate_acc_odr_avg+0xf6>
        case BMI3_ACC_AVG64:
            avg = 64.0;
 8002a90:	f04f 4385 	mov.w	r3, #1115684864	@ 0x42800000
 8002a94:	613b      	str	r3, [r7, #16]
            break;
 8002a96:	e000      	b.n	8002a9a <validate_acc_odr_avg+0xf6>
        default:
            break;
 8002a98:	bf00      	nop
    }

    rslt = accel_skipped_samples_check(odr, avg);
 8002a9a:	edd7 0a04 	vldr	s1, [r7, #16]
 8002a9e:	ed97 0a05 	vldr	s0, [r7, #20]
 8002aa2:	f000 f81d 	bl	8002ae0 <accel_skipped_samples_check>
 8002aa6:	4603      	mov	r3, r0
 8002aa8:	73fb      	strb	r3, [r7, #15]

    return rslt;
 8002aaa:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8002aae:	4618      	mov	r0, r3
 8002ab0:	3718      	adds	r7, #24
 8002ab2:	46bd      	mov	sp, r7
 8002ab4:	bd80      	pop	{r7, pc}
 8002ab6:	bf00      	nop
 8002ab8:	3f480000 	.word	0x3f480000
 8002abc:	3fc80000 	.word	0x3fc80000
 8002ac0:	40480000 	.word	0x40480000
 8002ac4:	40c80000 	.word	0x40c80000
 8002ac8:	41480000 	.word	0x41480000
 8002acc:	41c80000 	.word	0x41c80000
 8002ad0:	42480000 	.word	0x42480000
 8002ad4:	42c80000 	.word	0x42c80000
 8002ad8:	43480000 	.word	0x43480000
 8002adc:	43c80000 	.word	0x43c80000

08002ae0 <accel_skipped_samples_check>:

/*!
 * @brief This internal API is used to check skipped samples for accel
 */
static int8_t accel_skipped_samples_check(float odr, float avg)
{
 8002ae0:	b480      	push	{r7}
 8002ae2:	b087      	sub	sp, #28
 8002ae4:	af00      	add	r7, sp, #0
 8002ae6:	ed87 0a01 	vstr	s0, [r7, #4]
 8002aea:	edc7 0a00 	vstr	s1, [r7]
    int8_t rslt;

    float max_odr = 6400.0;
 8002aee:	4b1b      	ldr	r3, [pc, #108]	@ (8002b5c <accel_skipped_samples_check+0x7c>)
 8002af0:	613b      	str	r3, [r7, #16]

    float skipped_samples = 0.0;
 8002af2:	f04f 0300 	mov.w	r3, #0
 8002af6:	60fb      	str	r3, [r7, #12]

    if ((odr > 0.0) && (avg > 0.0))
 8002af8:	edd7 7a01 	vldr	s15, [r7, #4]
 8002afc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002b00:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b04:	dd1f      	ble.n	8002b46 <accel_skipped_samples_check+0x66>
 8002b06:	edd7 7a00 	vldr	s15, [r7]
 8002b0a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002b0e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b12:	dd18      	ble.n	8002b46 <accel_skipped_samples_check+0x66>
    {
        skipped_samples = (float)(max_odr / odr) - avg;
 8002b14:	edd7 6a04 	vldr	s13, [r7, #16]
 8002b18:	edd7 7a01 	vldr	s15, [r7, #4]
 8002b1c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002b20:	edd7 7a00 	vldr	s15, [r7]
 8002b24:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002b28:	edc7 7a03 	vstr	s15, [r7, #12]

        if (skipped_samples > 0.0)
 8002b2c:	edd7 7a03 	vldr	s15, [r7, #12]
 8002b30:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002b34:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b38:	dd02      	ble.n	8002b40 <accel_skipped_samples_check+0x60>
        {
            rslt = BMI3_OK;
 8002b3a:	2300      	movs	r3, #0
 8002b3c:	75fb      	strb	r3, [r7, #23]
        if (skipped_samples > 0.0)
 8002b3e:	e004      	b.n	8002b4a <accel_skipped_samples_check+0x6a>
        }
        else
        {
            rslt = BMI3_E_ACC_INVALID_CFG;
 8002b40:	23fc      	movs	r3, #252	@ 0xfc
 8002b42:	75fb      	strb	r3, [r7, #23]
        if (skipped_samples > 0.0)
 8002b44:	e001      	b.n	8002b4a <accel_skipped_samples_check+0x6a>
        }
    }
    else
    {
        rslt = BMI3_E_ACC_INVALID_CFG;
 8002b46:	23fc      	movs	r3, #252	@ 0xfc
 8002b48:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 8002b4a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8002b4e:	4618      	mov	r0, r3
 8002b50:	371c      	adds	r7, #28
 8002b52:	46bd      	mov	sp, r7
 8002b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b58:	4770      	bx	lr
 8002b5a:	bf00      	nop
 8002b5c:	45c80000 	.word	0x45c80000

08002b60 <validate_gyr_odr_avg>:

/*!
 * @brief This internal API is used to validate ODR and AVG combinations for gyro
 */
static int8_t validate_gyr_odr_avg(uint8_t gyr_odr, uint8_t gyr_avg)
{
 8002b60:	b580      	push	{r7, lr}
 8002b62:	b086      	sub	sp, #24
 8002b64:	af00      	add	r7, sp, #0
 8002b66:	4603      	mov	r3, r0
 8002b68:	460a      	mov	r2, r1
 8002b6a:	71fb      	strb	r3, [r7, #7]
 8002b6c:	4613      	mov	r3, r2
 8002b6e:	71bb      	strb	r3, [r7, #6]
    int8_t rslt;

    float odr = 0.0, avg = 0.0;
 8002b70:	f04f 0300 	mov.w	r3, #0
 8002b74:	617b      	str	r3, [r7, #20]
 8002b76:	f04f 0300 	mov.w	r3, #0
 8002b7a:	613b      	str	r3, [r7, #16]

    switch (gyr_odr)
 8002b7c:	79fb      	ldrb	r3, [r7, #7]
 8002b7e:	3b01      	subs	r3, #1
 8002b80:	2b09      	cmp	r3, #9
 8002b82:	d835      	bhi.n	8002bf0 <validate_gyr_odr_avg+0x90>
 8002b84:	a201      	add	r2, pc, #4	@ (adr r2, 8002b8c <validate_gyr_odr_avg+0x2c>)
 8002b86:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b8a:	bf00      	nop
 8002b8c:	08002bb5 	.word	0x08002bb5
 8002b90:	08002bbb 	.word	0x08002bbb
 8002b94:	08002bc1 	.word	0x08002bc1
 8002b98:	08002bc7 	.word	0x08002bc7
 8002b9c:	08002bcd 	.word	0x08002bcd
 8002ba0:	08002bd3 	.word	0x08002bd3
 8002ba4:	08002bd9 	.word	0x08002bd9
 8002ba8:	08002bdf 	.word	0x08002bdf
 8002bac:	08002be5 	.word	0x08002be5
 8002bb0:	08002beb 	.word	0x08002beb
    {
        case BMI3_GYR_ODR_0_78HZ:
            odr = 0.78125;
 8002bb4:	4b2f      	ldr	r3, [pc, #188]	@ (8002c74 <validate_gyr_odr_avg+0x114>)
 8002bb6:	617b      	str	r3, [r7, #20]
            break;
 8002bb8:	e01b      	b.n	8002bf2 <validate_gyr_odr_avg+0x92>
        case BMI3_GYR_ODR_1_56HZ:
            odr = 1.5625;
 8002bba:	4b2f      	ldr	r3, [pc, #188]	@ (8002c78 <validate_gyr_odr_avg+0x118>)
 8002bbc:	617b      	str	r3, [r7, #20]
            break;
 8002bbe:	e018      	b.n	8002bf2 <validate_gyr_odr_avg+0x92>
        case BMI3_GYR_ODR_3_125HZ:
            odr = 3.125;
 8002bc0:	4b2e      	ldr	r3, [pc, #184]	@ (8002c7c <validate_gyr_odr_avg+0x11c>)
 8002bc2:	617b      	str	r3, [r7, #20]
            break;
 8002bc4:	e015      	b.n	8002bf2 <validate_gyr_odr_avg+0x92>
        case BMI3_GYR_ODR_6_25HZ:
            odr = 6.25;
 8002bc6:	4b2e      	ldr	r3, [pc, #184]	@ (8002c80 <validate_gyr_odr_avg+0x120>)
 8002bc8:	617b      	str	r3, [r7, #20]
            break;
 8002bca:	e012      	b.n	8002bf2 <validate_gyr_odr_avg+0x92>
        case BMI3_GYR_ODR_12_5HZ:
            odr = 12.5;
 8002bcc:	4b2d      	ldr	r3, [pc, #180]	@ (8002c84 <validate_gyr_odr_avg+0x124>)
 8002bce:	617b      	str	r3, [r7, #20]
            break;
 8002bd0:	e00f      	b.n	8002bf2 <validate_gyr_odr_avg+0x92>
        case BMI3_GYR_ODR_25HZ:
            odr = 25.0;
 8002bd2:	4b2d      	ldr	r3, [pc, #180]	@ (8002c88 <validate_gyr_odr_avg+0x128>)
 8002bd4:	617b      	str	r3, [r7, #20]
            break;
 8002bd6:	e00c      	b.n	8002bf2 <validate_gyr_odr_avg+0x92>
        case BMI3_GYR_ODR_50HZ:
            odr = 50.0;
 8002bd8:	4b2c      	ldr	r3, [pc, #176]	@ (8002c8c <validate_gyr_odr_avg+0x12c>)
 8002bda:	617b      	str	r3, [r7, #20]
            break;
 8002bdc:	e009      	b.n	8002bf2 <validate_gyr_odr_avg+0x92>
        case BMI3_GYR_ODR_100HZ:
            odr = 100.0;
 8002bde:	4b2c      	ldr	r3, [pc, #176]	@ (8002c90 <validate_gyr_odr_avg+0x130>)
 8002be0:	617b      	str	r3, [r7, #20]
            break;
 8002be2:	e006      	b.n	8002bf2 <validate_gyr_odr_avg+0x92>
        case BMI3_GYR_ODR_200HZ:
            odr = 200.0;
 8002be4:	4b2b      	ldr	r3, [pc, #172]	@ (8002c94 <validate_gyr_odr_avg+0x134>)
 8002be6:	617b      	str	r3, [r7, #20]
            break;
 8002be8:	e003      	b.n	8002bf2 <validate_gyr_odr_avg+0x92>
        case BMI3_GYR_ODR_400HZ:
            odr = 400.0;
 8002bea:	4b2b      	ldr	r3, [pc, #172]	@ (8002c98 <validate_gyr_odr_avg+0x138>)
 8002bec:	617b      	str	r3, [r7, #20]
            break;
 8002bee:	e000      	b.n	8002bf2 <validate_gyr_odr_avg+0x92>
        default:
            break;
 8002bf0:	bf00      	nop
    }

    switch (gyr_avg)
 8002bf2:	79bb      	ldrb	r3, [r7, #6]
 8002bf4:	2b06      	cmp	r3, #6
 8002bf6:	d82d      	bhi.n	8002c54 <validate_gyr_odr_avg+0xf4>
 8002bf8:	a201      	add	r2, pc, #4	@ (adr r2, 8002c00 <validate_gyr_odr_avg+0xa0>)
 8002bfa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002bfe:	bf00      	nop
 8002c00:	08002c1d 	.word	0x08002c1d
 8002c04:	08002c25 	.word	0x08002c25
 8002c08:	08002c2d 	.word	0x08002c2d
 8002c0c:	08002c35 	.word	0x08002c35
 8002c10:	08002c3d 	.word	0x08002c3d
 8002c14:	08002c45 	.word	0x08002c45
 8002c18:	08002c4d 	.word	0x08002c4d
    {
        case BMI3_GYR_AVG1:
            avg = 1.0;
 8002c1c:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8002c20:	613b      	str	r3, [r7, #16]
            break;
 8002c22:	e018      	b.n	8002c56 <validate_gyr_odr_avg+0xf6>
        case BMI3_GYR_AVG2:
            avg = 2.0;
 8002c24:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8002c28:	613b      	str	r3, [r7, #16]
            break;
 8002c2a:	e014      	b.n	8002c56 <validate_gyr_odr_avg+0xf6>
        case BMI3_GYR_AVG4:
            avg = 4.0;
 8002c2c:	f04f 4381 	mov.w	r3, #1082130432	@ 0x40800000
 8002c30:	613b      	str	r3, [r7, #16]
            break;
 8002c32:	e010      	b.n	8002c56 <validate_gyr_odr_avg+0xf6>
        case BMI3_GYR_AVG8:
            avg = 8.0;
 8002c34:	f04f 4382 	mov.w	r3, #1090519040	@ 0x41000000
 8002c38:	613b      	str	r3, [r7, #16]
            break;
 8002c3a:	e00c      	b.n	8002c56 <validate_gyr_odr_avg+0xf6>
        case BMI3_GYR_AVG16:
            avg = 16.0;
 8002c3c:	f04f 4383 	mov.w	r3, #1098907648	@ 0x41800000
 8002c40:	613b      	str	r3, [r7, #16]
            break;
 8002c42:	e008      	b.n	8002c56 <validate_gyr_odr_avg+0xf6>
        case BMI3_GYR_AVG32:
            avg = 32.0;
 8002c44:	f04f 4384 	mov.w	r3, #1107296256	@ 0x42000000
 8002c48:	613b      	str	r3, [r7, #16]
            break;
 8002c4a:	e004      	b.n	8002c56 <validate_gyr_odr_avg+0xf6>
        case BMI3_GYR_AVG64:
            avg = 64.0;
 8002c4c:	f04f 4385 	mov.w	r3, #1115684864	@ 0x42800000
 8002c50:	613b      	str	r3, [r7, #16]
            break;
 8002c52:	e000      	b.n	8002c56 <validate_gyr_odr_avg+0xf6>
        default:
            break;
 8002c54:	bf00      	nop
    }

    rslt = gyro_skipped_samples_check(odr, avg);
 8002c56:	edd7 0a04 	vldr	s1, [r7, #16]
 8002c5a:	ed97 0a05 	vldr	s0, [r7, #20]
 8002c5e:	f000 f81d 	bl	8002c9c <gyro_skipped_samples_check>
 8002c62:	4603      	mov	r3, r0
 8002c64:	73fb      	strb	r3, [r7, #15]

    return rslt;
 8002c66:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8002c6a:	4618      	mov	r0, r3
 8002c6c:	3718      	adds	r7, #24
 8002c6e:	46bd      	mov	sp, r7
 8002c70:	bd80      	pop	{r7, pc}
 8002c72:	bf00      	nop
 8002c74:	3f480000 	.word	0x3f480000
 8002c78:	3fc80000 	.word	0x3fc80000
 8002c7c:	40480000 	.word	0x40480000
 8002c80:	40c80000 	.word	0x40c80000
 8002c84:	41480000 	.word	0x41480000
 8002c88:	41c80000 	.word	0x41c80000
 8002c8c:	42480000 	.word	0x42480000
 8002c90:	42c80000 	.word	0x42c80000
 8002c94:	43480000 	.word	0x43480000
 8002c98:	43c80000 	.word	0x43c80000

08002c9c <gyro_skipped_samples_check>:

/*!
 * @brief This internal API is used to check skipped samples for gyro
 */
static int8_t gyro_skipped_samples_check(float odr, float avg)
{
 8002c9c:	b480      	push	{r7}
 8002c9e:	b087      	sub	sp, #28
 8002ca0:	af00      	add	r7, sp, #0
 8002ca2:	ed87 0a01 	vstr	s0, [r7, #4]
 8002ca6:	edc7 0a00 	vstr	s1, [r7]
    int8_t rslt;

    float max_odr = 6400.0;
 8002caa:	4b1b      	ldr	r3, [pc, #108]	@ (8002d18 <gyro_skipped_samples_check+0x7c>)
 8002cac:	613b      	str	r3, [r7, #16]

    float skipped_samples = 0.0;
 8002cae:	f04f 0300 	mov.w	r3, #0
 8002cb2:	60fb      	str	r3, [r7, #12]

    if ((odr > 0.0) && (avg > 0.0))
 8002cb4:	edd7 7a01 	vldr	s15, [r7, #4]
 8002cb8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002cbc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002cc0:	dd1f      	ble.n	8002d02 <gyro_skipped_samples_check+0x66>
 8002cc2:	edd7 7a00 	vldr	s15, [r7]
 8002cc6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002cca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002cce:	dd18      	ble.n	8002d02 <gyro_skipped_samples_check+0x66>
    {
        skipped_samples = (float)(max_odr / odr) - avg;
 8002cd0:	edd7 6a04 	vldr	s13, [r7, #16]
 8002cd4:	edd7 7a01 	vldr	s15, [r7, #4]
 8002cd8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002cdc:	edd7 7a00 	vldr	s15, [r7]
 8002ce0:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002ce4:	edc7 7a03 	vstr	s15, [r7, #12]

        if (skipped_samples > 0.0)
 8002ce8:	edd7 7a03 	vldr	s15, [r7, #12]
 8002cec:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002cf0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002cf4:	dd02      	ble.n	8002cfc <gyro_skipped_samples_check+0x60>
        {
            rslt = BMI3_OK;
 8002cf6:	2300      	movs	r3, #0
 8002cf8:	75fb      	strb	r3, [r7, #23]
        if (skipped_samples > 0.0)
 8002cfa:	e004      	b.n	8002d06 <gyro_skipped_samples_check+0x6a>
        }
        else
        {
            rslt = BMI3_E_GYRO_INVALID_CFG;
 8002cfc:	23fb      	movs	r3, #251	@ 0xfb
 8002cfe:	75fb      	strb	r3, [r7, #23]
        if (skipped_samples > 0.0)
 8002d00:	e001      	b.n	8002d06 <gyro_skipped_samples_check+0x6a>
        }
    }
    else
    {
        rslt = BMI3_E_GYRO_INVALID_CFG;
 8002d02:	23fb      	movs	r3, #251	@ 0xfb
 8002d04:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 8002d06:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8002d0a:	4618      	mov	r0, r3
 8002d0c:	371c      	adds	r7, #28
 8002d0e:	46bd      	mov	sp, r7
 8002d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d14:	4770      	bx	lr
 8002d16:	bf00      	nop
 8002d18:	45c80000 	.word	0x45c80000

08002d1c <bmi323_init>:
/*!
 * @brief This API is the entry point for bmi323 sensor. It reads and validates the
 * chip-id of the sensor.
 */
int8_t bmi323_init(struct bmi3_dev *dev)
{
 8002d1c:	b580      	push	{r7, lr}
 8002d1e:	b084      	sub	sp, #16
 8002d20:	af00      	add	r7, sp, #0
 8002d22:	6078      	str	r0, [r7, #4]
    /* Variable to define error */
    int8_t rslt;

    /* Null-pointer check */
    rslt = null_ptr_check(dev);
 8002d24:	6878      	ldr	r0, [r7, #4]
 8002d26:	f000 fdc9 	bl	80038bc <null_ptr_check>
 8002d2a:	4603      	mov	r3, r0
 8002d2c:	73fb      	strb	r3, [r7, #15]

    if (rslt == BMI323_OK)
 8002d2e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d104      	bne.n	8002d40 <bmi323_init+0x24>
    {
        rslt = bmi3_init(dev);
 8002d36:	6878      	ldr	r0, [r7, #4]
 8002d38:	f7fe f93c 	bl	8000fb4 <bmi3_init>
 8002d3c:	4603      	mov	r3, r0
 8002d3e:	73fb      	strb	r3, [r7, #15]
    }

    if (rslt == BMI323_OK)
 8002d40:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d109      	bne.n	8002d5c <bmi323_init+0x40>
    {
        /* Validate chip-id */
        if (dev->chip_id == BMI323_CHIP_ID)
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	781b      	ldrb	r3, [r3, #0]
 8002d4c:	2b43      	cmp	r3, #67	@ 0x43
 8002d4e:	d103      	bne.n	8002d58 <bmi323_init+0x3c>
        {
            /* Assign resolution to the structure */
            dev->resolution = BMI323_16_BIT_RESOLUTION;
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	2210      	movs	r2, #16
 8002d54:	731a      	strb	r2, [r3, #12]
 8002d56:	e001      	b.n	8002d5c <bmi323_init+0x40>
        }
        else
        {
            rslt = BMI323_E_DEV_NOT_FOUND;
 8002d58:	23fd      	movs	r3, #253	@ 0xfd
 8002d5a:	73fb      	strb	r3, [r7, #15]
        }
    }

    if (rslt == BMI323_OK)
 8002d5c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d105      	bne.n	8002d70 <bmi323_init+0x54>
    {
        rslt = bmi323_context_switch_selection(BMI323_WEARABLE_SEL, dev);
 8002d64:	6879      	ldr	r1, [r7, #4]
 8002d66:	2001      	movs	r0, #1
 8002d68:	f000 f81e 	bl	8002da8 <bmi323_context_switch_selection>
 8002d6c:	4603      	mov	r3, r0
 8002d6e:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8002d70:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8002d74:	4618      	mov	r0, r3
 8002d76:	3710      	adds	r7, #16
 8002d78:	46bd      	mov	sp, r7
 8002d7a:	bd80      	pop	{r7, pc}

08002d7c <bmi323_set_sensor_config>:

/*!
 * @brief This API sets the sensor/feature configuration.
 */
int8_t bmi323_set_sensor_config(struct bmi3_sens_config *sens_cfg, uint8_t n_sens, struct bmi3_dev *dev)
{
 8002d7c:	b580      	push	{r7, lr}
 8002d7e:	b086      	sub	sp, #24
 8002d80:	af00      	add	r7, sp, #0
 8002d82:	60f8      	str	r0, [r7, #12]
 8002d84:	460b      	mov	r3, r1
 8002d86:	607a      	str	r2, [r7, #4]
 8002d88:	72fb      	strb	r3, [r7, #11]
    /* Variable to define error */
    int8_t rslt;

    rslt = bmi3_set_sensor_config(sens_cfg, n_sens, dev);
 8002d8a:	7afb      	ldrb	r3, [r7, #11]
 8002d8c:	687a      	ldr	r2, [r7, #4]
 8002d8e:	4619      	mov	r1, r3
 8002d90:	68f8      	ldr	r0, [r7, #12]
 8002d92:	f7fe fab9 	bl	8001308 <bmi3_set_sensor_config>
 8002d96:	4603      	mov	r3, r0
 8002d98:	75fb      	strb	r3, [r7, #23]

    return rslt;
 8002d9a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8002d9e:	4618      	mov	r0, r3
 8002da0:	3718      	adds	r7, #24
 8002da2:	46bd      	mov	sp, r7
 8002da4:	bd80      	pop	{r7, pc}
	...

08002da8 <bmi323_context_switch_selection>:

/*!
 * @brief This API writes the configurations of context feature for smart phone, wearables and hearables.
 */
int8_t bmi323_context_switch_selection(uint8_t context_sel, struct bmi3_dev *dev)
{
 8002da8:	b580      	push	{r7, lr}
 8002daa:	b0c6      	sub	sp, #280	@ 0x118
 8002dac:	af00      	add	r7, sp, #0
 8002dae:	4602      	mov	r2, r0
 8002db0:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002db4:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8002db8:	6019      	str	r1, [r3, #0]
 8002dba:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002dbe:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8002dc2:	701a      	strb	r2, [r3, #0]
    /* Variable to define error */
    int8_t rslt;

    struct bmi3_sens_config sens_cfg[BMI323_MAX_FEATURE];

    uint8_t index = 0;
 8002dc4:	2300      	movs	r3, #0
 8002dc6:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116

    if (context_sel < BMI323_SEL_MAX)
 8002dca:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002dce:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8002dd2:	781b      	ldrb	r3, [r3, #0]
 8002dd4:	2b02      	cmp	r3, #2
 8002dd6:	f200 8560 	bhi.w	800389a <bmi323_context_switch_selection+0xaf2>
    {
        /* Set any-motion configuration */
        sens_cfg[0].type = BMI323_ANY_MOTION;
 8002dda:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002dde:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8002de2:	2203      	movs	r2, #3
 8002de4:	701a      	strb	r2, [r3, #0]
        sens_cfg[0].cfg.any_motion.slope_thres = any_motion_param_set[context_sel][index++];
 8002de6:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002dea:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8002dee:	781a      	ldrb	r2, [r3, #0]
 8002df0:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8002df4:	1c59      	adds	r1, r3, #1
 8002df6:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 8002dfa:	4618      	mov	r0, r3
 8002dfc:	49e3      	ldr	r1, [pc, #908]	@ (800318c <bmi323_context_switch_selection+0x3e4>)
 8002dfe:	4613      	mov	r3, r2
 8002e00:	009b      	lsls	r3, r3, #2
 8002e02:	4413      	add	r3, r2
 8002e04:	4403      	add	r3, r0
 8002e06:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 8002e0a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002e0e:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8002e12:	809a      	strh	r2, [r3, #4]
        sens_cfg[0].cfg.any_motion.acc_ref_up = (uint8_t)(any_motion_param_set[context_sel][index++]);
 8002e14:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002e18:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8002e1c:	781a      	ldrb	r2, [r3, #0]
 8002e1e:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8002e22:	1c59      	adds	r1, r3, #1
 8002e24:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 8002e28:	4618      	mov	r0, r3
 8002e2a:	49d8      	ldr	r1, [pc, #864]	@ (800318c <bmi323_context_switch_selection+0x3e4>)
 8002e2c:	4613      	mov	r3, r2
 8002e2e:	009b      	lsls	r3, r3, #2
 8002e30:	4413      	add	r3, r2
 8002e32:	4403      	add	r3, r0
 8002e34:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8002e38:	b2da      	uxtb	r2, r3
 8002e3a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002e3e:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8002e42:	719a      	strb	r2, [r3, #6]
        sens_cfg[0].cfg.any_motion.hysteresis = any_motion_param_set[context_sel][index++];
 8002e44:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002e48:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8002e4c:	781a      	ldrb	r2, [r3, #0]
 8002e4e:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8002e52:	1c59      	adds	r1, r3, #1
 8002e54:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 8002e58:	4618      	mov	r0, r3
 8002e5a:	49cc      	ldr	r1, [pc, #816]	@ (800318c <bmi323_context_switch_selection+0x3e4>)
 8002e5c:	4613      	mov	r3, r2
 8002e5e:	009b      	lsls	r3, r3, #2
 8002e60:	4413      	add	r3, r2
 8002e62:	4403      	add	r3, r0
 8002e64:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 8002e68:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002e6c:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8002e70:	811a      	strh	r2, [r3, #8]
        sens_cfg[0].cfg.any_motion.duration = any_motion_param_set[context_sel][index++];
 8002e72:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002e76:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8002e7a:	781a      	ldrb	r2, [r3, #0]
 8002e7c:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8002e80:	1c59      	adds	r1, r3, #1
 8002e82:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 8002e86:	4618      	mov	r0, r3
 8002e88:	49c0      	ldr	r1, [pc, #768]	@ (800318c <bmi323_context_switch_selection+0x3e4>)
 8002e8a:	4613      	mov	r3, r2
 8002e8c:	009b      	lsls	r3, r3, #2
 8002e8e:	4413      	add	r3, r2
 8002e90:	4403      	add	r3, r0
 8002e92:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 8002e96:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002e9a:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8002e9e:	805a      	strh	r2, [r3, #2]
        sens_cfg[0].cfg.any_motion.wait_time = any_motion_param_set[context_sel][index++];
 8002ea0:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002ea4:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8002ea8:	781a      	ldrb	r2, [r3, #0]
 8002eaa:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8002eae:	1c59      	adds	r1, r3, #1
 8002eb0:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 8002eb4:	4618      	mov	r0, r3
 8002eb6:	49b5      	ldr	r1, [pc, #724]	@ (800318c <bmi323_context_switch_selection+0x3e4>)
 8002eb8:	4613      	mov	r3, r2
 8002eba:	009b      	lsls	r3, r3, #2
 8002ebc:	4413      	add	r3, r2
 8002ebe:	4403      	add	r3, r0
 8002ec0:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 8002ec4:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002ec8:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8002ecc:	815a      	strh	r2, [r3, #10]

        /* Set no-motion configuration */
        index = 0;
 8002ece:	2300      	movs	r3, #0
 8002ed0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
        sens_cfg[1].type = BMI323_NO_MOTION;
 8002ed4:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002ed8:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8002edc:	2204      	movs	r2, #4
 8002ede:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
        sens_cfg[1].cfg.no_motion.slope_thres = no_motion_param_set[context_sel][index++];
 8002ee2:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002ee6:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8002eea:	781a      	ldrb	r2, [r3, #0]
 8002eec:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8002ef0:	1c59      	adds	r1, r3, #1
 8002ef2:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 8002ef6:	4618      	mov	r0, r3
 8002ef8:	49a5      	ldr	r1, [pc, #660]	@ (8003190 <bmi323_context_switch_selection+0x3e8>)
 8002efa:	4613      	mov	r3, r2
 8002efc:	009b      	lsls	r3, r3, #2
 8002efe:	4413      	add	r3, r2
 8002f00:	4403      	add	r3, r0
 8002f02:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 8002f06:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002f0a:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8002f0e:	861a      	strh	r2, [r3, #48]	@ 0x30
        sens_cfg[1].cfg.no_motion.acc_ref_up = (uint8_t)(no_motion_param_set[context_sel][index++]);
 8002f10:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002f14:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8002f18:	781a      	ldrb	r2, [r3, #0]
 8002f1a:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8002f1e:	1c59      	adds	r1, r3, #1
 8002f20:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 8002f24:	4618      	mov	r0, r3
 8002f26:	499a      	ldr	r1, [pc, #616]	@ (8003190 <bmi323_context_switch_selection+0x3e8>)
 8002f28:	4613      	mov	r3, r2
 8002f2a:	009b      	lsls	r3, r3, #2
 8002f2c:	4413      	add	r3, r2
 8002f2e:	4403      	add	r3, r0
 8002f30:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8002f34:	b2da      	uxtb	r2, r3
 8002f36:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002f3a:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8002f3e:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32
        sens_cfg[1].cfg.no_motion.hysteresis = no_motion_param_set[context_sel][index++];
 8002f42:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002f46:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8002f4a:	781a      	ldrb	r2, [r3, #0]
 8002f4c:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8002f50:	1c59      	adds	r1, r3, #1
 8002f52:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 8002f56:	4618      	mov	r0, r3
 8002f58:	498d      	ldr	r1, [pc, #564]	@ (8003190 <bmi323_context_switch_selection+0x3e8>)
 8002f5a:	4613      	mov	r3, r2
 8002f5c:	009b      	lsls	r3, r3, #2
 8002f5e:	4413      	add	r3, r2
 8002f60:	4403      	add	r3, r0
 8002f62:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 8002f66:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002f6a:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8002f6e:	869a      	strh	r2, [r3, #52]	@ 0x34
        sens_cfg[1].cfg.no_motion.duration = no_motion_param_set[context_sel][index++];
 8002f70:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002f74:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8002f78:	781a      	ldrb	r2, [r3, #0]
 8002f7a:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8002f7e:	1c59      	adds	r1, r3, #1
 8002f80:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 8002f84:	4618      	mov	r0, r3
 8002f86:	4982      	ldr	r1, [pc, #520]	@ (8003190 <bmi323_context_switch_selection+0x3e8>)
 8002f88:	4613      	mov	r3, r2
 8002f8a:	009b      	lsls	r3, r3, #2
 8002f8c:	4413      	add	r3, r2
 8002f8e:	4403      	add	r3, r0
 8002f90:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 8002f94:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002f98:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8002f9c:	85da      	strh	r2, [r3, #46]	@ 0x2e
        sens_cfg[1].cfg.no_motion.wait_time = no_motion_param_set[context_sel][index++];
 8002f9e:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002fa2:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8002fa6:	781a      	ldrb	r2, [r3, #0]
 8002fa8:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8002fac:	1c59      	adds	r1, r3, #1
 8002fae:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 8002fb2:	4618      	mov	r0, r3
 8002fb4:	4976      	ldr	r1, [pc, #472]	@ (8003190 <bmi323_context_switch_selection+0x3e8>)
 8002fb6:	4613      	mov	r3, r2
 8002fb8:	009b      	lsls	r3, r3, #2
 8002fba:	4413      	add	r3, r2
 8002fbc:	4403      	add	r3, r0
 8002fbe:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 8002fc2:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002fc6:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8002fca:	86da      	strh	r2, [r3, #54]	@ 0x36

        /* Set tap configuration */
        index = 0;
 8002fcc:	2300      	movs	r3, #0
 8002fce:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
        sens_cfg[2].type = BMI323_TAP;
 8002fd2:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002fd6:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8002fda:	2209      	movs	r2, #9
 8002fdc:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
        sens_cfg[2].cfg.tap.axis_sel = (uint8_t)tap_param_set[context_sel][index++];
 8002fe0:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002fe4:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8002fe8:	781a      	ldrb	r2, [r3, #0]
 8002fea:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8002fee:	1c59      	adds	r1, r3, #1
 8002ff0:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 8002ff4:	4618      	mov	r0, r3
 8002ff6:	4967      	ldr	r1, [pc, #412]	@ (8003194 <bmi323_context_switch_selection+0x3ec>)
 8002ff8:	4613      	mov	r3, r2
 8002ffa:	009b      	lsls	r3, r3, #2
 8002ffc:	4413      	add	r3, r2
 8002ffe:	005b      	lsls	r3, r3, #1
 8003000:	4403      	add	r3, r0
 8003002:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8003006:	b2da      	uxtb	r2, r3
 8003008:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800300c:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8003010:	f883 205a 	strb.w	r2, [r3, #90]	@ 0x5a
        sens_cfg[2].cfg.tap.wait_for_timeout = (uint8_t)tap_param_set[context_sel][index++];
 8003014:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8003018:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 800301c:	781a      	ldrb	r2, [r3, #0]
 800301e:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8003022:	1c59      	adds	r1, r3, #1
 8003024:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 8003028:	4618      	mov	r0, r3
 800302a:	495a      	ldr	r1, [pc, #360]	@ (8003194 <bmi323_context_switch_selection+0x3ec>)
 800302c:	4613      	mov	r3, r2
 800302e:	009b      	lsls	r3, r3, #2
 8003030:	4413      	add	r3, r2
 8003032:	005b      	lsls	r3, r3, #1
 8003034:	4403      	add	r3, r0
 8003036:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800303a:	b2da      	uxtb	r2, r3
 800303c:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8003040:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8003044:	f883 205b 	strb.w	r2, [r3, #91]	@ 0x5b
        sens_cfg[2].cfg.tap.max_peaks_for_tap = (uint8_t)tap_param_set[context_sel][index++];
 8003048:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800304c:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8003050:	781a      	ldrb	r2, [r3, #0]
 8003052:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8003056:	1c59      	adds	r1, r3, #1
 8003058:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 800305c:	4618      	mov	r0, r3
 800305e:	494d      	ldr	r1, [pc, #308]	@ (8003194 <bmi323_context_switch_selection+0x3ec>)
 8003060:	4613      	mov	r3, r2
 8003062:	009b      	lsls	r3, r3, #2
 8003064:	4413      	add	r3, r2
 8003066:	005b      	lsls	r3, r3, #1
 8003068:	4403      	add	r3, r0
 800306a:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800306e:	b2da      	uxtb	r2, r3
 8003070:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8003074:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8003078:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        sens_cfg[2].cfg.tap.mode = (uint8_t)tap_param_set[context_sel][index++];
 800307c:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8003080:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8003084:	781a      	ldrb	r2, [r3, #0]
 8003086:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 800308a:	1c59      	adds	r1, r3, #1
 800308c:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 8003090:	4618      	mov	r0, r3
 8003092:	4940      	ldr	r1, [pc, #256]	@ (8003194 <bmi323_context_switch_selection+0x3ec>)
 8003094:	4613      	mov	r3, r2
 8003096:	009b      	lsls	r3, r3, #2
 8003098:	4413      	add	r3, r2
 800309a:	005b      	lsls	r3, r3, #1
 800309c:	4403      	add	r3, r0
 800309e:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80030a2:	b2da      	uxtb	r2, r3
 80030a4:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80030a8:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80030ac:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        sens_cfg[2].cfg.tap.tap_peak_thres = tap_param_set[context_sel][index++];
 80030b0:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80030b4:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 80030b8:	781a      	ldrb	r2, [r3, #0]
 80030ba:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 80030be:	1c59      	adds	r1, r3, #1
 80030c0:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 80030c4:	4618      	mov	r0, r3
 80030c6:	4933      	ldr	r1, [pc, #204]	@ (8003194 <bmi323_context_switch_selection+0x3ec>)
 80030c8:	4613      	mov	r3, r2
 80030ca:	009b      	lsls	r3, r3, #2
 80030cc:	4413      	add	r3, r2
 80030ce:	005b      	lsls	r3, r3, #1
 80030d0:	4403      	add	r3, r0
 80030d2:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 80030d6:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80030da:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80030de:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
        sens_cfg[2].cfg.tap.max_gest_dur = (uint8_t)tap_param_set[context_sel][index++];
 80030e2:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80030e6:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 80030ea:	781a      	ldrb	r2, [r3, #0]
 80030ec:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 80030f0:	1c59      	adds	r1, r3, #1
 80030f2:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 80030f6:	4618      	mov	r0, r3
 80030f8:	4926      	ldr	r1, [pc, #152]	@ (8003194 <bmi323_context_switch_selection+0x3ec>)
 80030fa:	4613      	mov	r3, r2
 80030fc:	009b      	lsls	r3, r3, #2
 80030fe:	4413      	add	r3, r2
 8003100:	005b      	lsls	r3, r3, #1
 8003102:	4403      	add	r3, r0
 8003104:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8003108:	b2da      	uxtb	r2, r3
 800310a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800310e:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8003112:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60
        sens_cfg[2].cfg.tap.max_dur_between_peaks = (uint8_t)tap_param_set[context_sel][index++];
 8003116:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800311a:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 800311e:	781a      	ldrb	r2, [r3, #0]
 8003120:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8003124:	1c59      	adds	r1, r3, #1
 8003126:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 800312a:	4618      	mov	r0, r3
 800312c:	4919      	ldr	r1, [pc, #100]	@ (8003194 <bmi323_context_switch_selection+0x3ec>)
 800312e:	4613      	mov	r3, r2
 8003130:	009b      	lsls	r3, r3, #2
 8003132:	4413      	add	r3, r2
 8003134:	005b      	lsls	r3, r3, #1
 8003136:	4403      	add	r3, r0
 8003138:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800313c:	b2da      	uxtb	r2, r3
 800313e:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8003142:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8003146:	f883 2061 	strb.w	r2, [r3, #97]	@ 0x61
        sens_cfg[2].cfg.tap.tap_shock_settling_dur = (uint8_t)tap_param_set[context_sel][index++];
 800314a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800314e:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8003152:	781a      	ldrb	r2, [r3, #0]
 8003154:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8003158:	1c59      	adds	r1, r3, #1
 800315a:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 800315e:	4618      	mov	r0, r3
 8003160:	490c      	ldr	r1, [pc, #48]	@ (8003194 <bmi323_context_switch_selection+0x3ec>)
 8003162:	4613      	mov	r3, r2
 8003164:	009b      	lsls	r3, r3, #2
 8003166:	4413      	add	r3, r2
 8003168:	005b      	lsls	r3, r3, #1
 800316a:	4403      	add	r3, r0
 800316c:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8003170:	b2da      	uxtb	r2, r3
 8003172:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8003176:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800317a:	f883 2062 	strb.w	r2, [r3, #98]	@ 0x62
        sens_cfg[2].cfg.tap.min_quite_dur_between_taps = (uint8_t)tap_param_set[context_sel][index++];
 800317e:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8003182:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8003186:	781a      	ldrb	r2, [r3, #0]
 8003188:	e006      	b.n	8003198 <bmi323_context_switch_selection+0x3f0>
 800318a:	bf00      	nop
 800318c:	20000000 	.word	0x20000000
 8003190:	20000020 	.word	0x20000020
 8003194:	20000040 	.word	0x20000040
 8003198:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 800319c:	1c59      	adds	r1, r3, #1
 800319e:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 80031a2:	4618      	mov	r0, r3
 80031a4:	49e9      	ldr	r1, [pc, #932]	@ (800354c <bmi323_context_switch_selection+0x7a4>)
 80031a6:	4613      	mov	r3, r2
 80031a8:	009b      	lsls	r3, r3, #2
 80031aa:	4413      	add	r3, r2
 80031ac:	005b      	lsls	r3, r3, #1
 80031ae:	4403      	add	r3, r0
 80031b0:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80031b4:	b2da      	uxtb	r2, r3
 80031b6:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80031ba:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80031be:	f883 2063 	strb.w	r2, [r3, #99]	@ 0x63
        sens_cfg[2].cfg.tap.quite_time_after_gest = (uint8_t)tap_param_set[context_sel][index++];
 80031c2:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80031c6:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 80031ca:	781a      	ldrb	r2, [r3, #0]
 80031cc:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 80031d0:	1c59      	adds	r1, r3, #1
 80031d2:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 80031d6:	4618      	mov	r0, r3
 80031d8:	49dc      	ldr	r1, [pc, #880]	@ (800354c <bmi323_context_switch_selection+0x7a4>)
 80031da:	4613      	mov	r3, r2
 80031dc:	009b      	lsls	r3, r3, #2
 80031de:	4413      	add	r3, r2
 80031e0:	005b      	lsls	r3, r3, #1
 80031e2:	4403      	add	r3, r0
 80031e4:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80031e8:	b2da      	uxtb	r2, r3
 80031ea:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80031ee:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80031f2:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64

        /* Set step counter configuration */
        index = 0;
 80031f6:	2300      	movs	r3, #0
 80031f8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
        sens_cfg[3].type = BMI323_STEP_COUNTER;
 80031fc:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8003200:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8003204:	2205      	movs	r2, #5
 8003206:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84
        sens_cfg[3].cfg.step_counter.watermark_level = step_counter_param_set[context_sel][index++];
 800320a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800320e:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8003212:	781a      	ldrb	r2, [r3, #0]
 8003214:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8003218:	1c59      	adds	r1, r3, #1
 800321a:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 800321e:	4618      	mov	r0, r3
 8003220:	49cb      	ldr	r1, [pc, #812]	@ (8003550 <bmi323_context_switch_selection+0x7a8>)
 8003222:	2316      	movs	r3, #22
 8003224:	fb02 f303 	mul.w	r3, r2, r3
 8003228:	4403      	add	r3, r0
 800322a:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 800322e:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8003232:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8003236:	f8a3 2086 	strh.w	r2, [r3, #134]	@ 0x86
        sens_cfg[3].cfg.step_counter.reset_counter = step_counter_param_set[context_sel][index++];
 800323a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800323e:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8003242:	781a      	ldrb	r2, [r3, #0]
 8003244:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8003248:	1c59      	adds	r1, r3, #1
 800324a:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 800324e:	4618      	mov	r0, r3
 8003250:	49bf      	ldr	r1, [pc, #764]	@ (8003550 <bmi323_context_switch_selection+0x7a8>)
 8003252:	2316      	movs	r3, #22
 8003254:	fb02 f303 	mul.w	r3, r2, r3
 8003258:	4403      	add	r3, r0
 800325a:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 800325e:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8003262:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8003266:	f8a3 2088 	strh.w	r2, [r3, #136]	@ 0x88
        sens_cfg[3].cfg.step_counter.env_min_dist_up = step_counter_param_set[context_sel][index++];
 800326a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800326e:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8003272:	781a      	ldrb	r2, [r3, #0]
 8003274:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8003278:	1c59      	adds	r1, r3, #1
 800327a:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 800327e:	4618      	mov	r0, r3
 8003280:	49b3      	ldr	r1, [pc, #716]	@ (8003550 <bmi323_context_switch_selection+0x7a8>)
 8003282:	2316      	movs	r3, #22
 8003284:	fb02 f303 	mul.w	r3, r2, r3
 8003288:	4403      	add	r3, r0
 800328a:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 800328e:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8003292:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8003296:	f8a3 208a 	strh.w	r2, [r3, #138]	@ 0x8a
        sens_cfg[3].cfg.step_counter.env_coef_up = step_counter_param_set[context_sel][index++];
 800329a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800329e:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 80032a2:	781a      	ldrb	r2, [r3, #0]
 80032a4:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 80032a8:	1c59      	adds	r1, r3, #1
 80032aa:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 80032ae:	4618      	mov	r0, r3
 80032b0:	49a7      	ldr	r1, [pc, #668]	@ (8003550 <bmi323_context_switch_selection+0x7a8>)
 80032b2:	2316      	movs	r3, #22
 80032b4:	fb02 f303 	mul.w	r3, r2, r3
 80032b8:	4403      	add	r3, r0
 80032ba:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 80032be:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80032c2:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80032c6:	f8a3 208c 	strh.w	r2, [r3, #140]	@ 0x8c
        sens_cfg[3].cfg.step_counter.env_min_dist_down = step_counter_param_set[context_sel][index++];
 80032ca:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80032ce:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 80032d2:	781a      	ldrb	r2, [r3, #0]
 80032d4:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 80032d8:	1c59      	adds	r1, r3, #1
 80032da:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 80032de:	4618      	mov	r0, r3
 80032e0:	499b      	ldr	r1, [pc, #620]	@ (8003550 <bmi323_context_switch_selection+0x7a8>)
 80032e2:	2316      	movs	r3, #22
 80032e4:	fb02 f303 	mul.w	r3, r2, r3
 80032e8:	4403      	add	r3, r0
 80032ea:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 80032ee:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80032f2:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80032f6:	f8a3 208e 	strh.w	r2, [r3, #142]	@ 0x8e
        sens_cfg[3].cfg.step_counter.env_coef_down = step_counter_param_set[context_sel][index++];
 80032fa:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80032fe:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8003302:	781a      	ldrb	r2, [r3, #0]
 8003304:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8003308:	1c59      	adds	r1, r3, #1
 800330a:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 800330e:	4618      	mov	r0, r3
 8003310:	498f      	ldr	r1, [pc, #572]	@ (8003550 <bmi323_context_switch_selection+0x7a8>)
 8003312:	2316      	movs	r3, #22
 8003314:	fb02 f303 	mul.w	r3, r2, r3
 8003318:	4403      	add	r3, r0
 800331a:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 800331e:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8003322:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8003326:	f8a3 2090 	strh.w	r2, [r3, #144]	@ 0x90
        sens_cfg[3].cfg.step_counter.mean_val_decay = step_counter_param_set[context_sel][index++];
 800332a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800332e:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8003332:	781a      	ldrb	r2, [r3, #0]
 8003334:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8003338:	1c59      	adds	r1, r3, #1
 800333a:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 800333e:	4618      	mov	r0, r3
 8003340:	4983      	ldr	r1, [pc, #524]	@ (8003550 <bmi323_context_switch_selection+0x7a8>)
 8003342:	2316      	movs	r3, #22
 8003344:	fb02 f303 	mul.w	r3, r2, r3
 8003348:	4403      	add	r3, r0
 800334a:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 800334e:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8003352:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8003356:	f8a3 2092 	strh.w	r2, [r3, #146]	@ 0x92
        sens_cfg[3].cfg.step_counter.mean_step_dur = step_counter_param_set[context_sel][index++];
 800335a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800335e:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8003362:	781a      	ldrb	r2, [r3, #0]
 8003364:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8003368:	1c59      	adds	r1, r3, #1
 800336a:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 800336e:	4618      	mov	r0, r3
 8003370:	4977      	ldr	r1, [pc, #476]	@ (8003550 <bmi323_context_switch_selection+0x7a8>)
 8003372:	2316      	movs	r3, #22
 8003374:	fb02 f303 	mul.w	r3, r2, r3
 8003378:	4403      	add	r3, r0
 800337a:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 800337e:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8003382:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8003386:	f8a3 2094 	strh.w	r2, [r3, #148]	@ 0x94
        sens_cfg[3].cfg.step_counter.step_buffer_size = step_counter_param_set[context_sel][index++];
 800338a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800338e:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8003392:	781a      	ldrb	r2, [r3, #0]
 8003394:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8003398:	1c59      	adds	r1, r3, #1
 800339a:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 800339e:	4618      	mov	r0, r3
 80033a0:	496b      	ldr	r1, [pc, #428]	@ (8003550 <bmi323_context_switch_selection+0x7a8>)
 80033a2:	2316      	movs	r3, #22
 80033a4:	fb02 f303 	mul.w	r3, r2, r3
 80033a8:	4403      	add	r3, r0
 80033aa:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 80033ae:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80033b2:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80033b6:	f8a3 2096 	strh.w	r2, [r3, #150]	@ 0x96
        sens_cfg[3].cfg.step_counter.filter_cascade_enabled = step_counter_param_set[context_sel][index++];
 80033ba:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80033be:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 80033c2:	781a      	ldrb	r2, [r3, #0]
 80033c4:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 80033c8:	1c59      	adds	r1, r3, #1
 80033ca:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 80033ce:	4618      	mov	r0, r3
 80033d0:	495f      	ldr	r1, [pc, #380]	@ (8003550 <bmi323_context_switch_selection+0x7a8>)
 80033d2:	2316      	movs	r3, #22
 80033d4:	fb02 f303 	mul.w	r3, r2, r3
 80033d8:	4403      	add	r3, r0
 80033da:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 80033de:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80033e2:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80033e6:	f8a3 2098 	strh.w	r2, [r3, #152]	@ 0x98
        sens_cfg[3].cfg.step_counter.step_counter_increment = step_counter_param_set[context_sel][index++];
 80033ea:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80033ee:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 80033f2:	781a      	ldrb	r2, [r3, #0]
 80033f4:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 80033f8:	1c59      	adds	r1, r3, #1
 80033fa:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 80033fe:	4618      	mov	r0, r3
 8003400:	4953      	ldr	r1, [pc, #332]	@ (8003550 <bmi323_context_switch_selection+0x7a8>)
 8003402:	2316      	movs	r3, #22
 8003404:	fb02 f303 	mul.w	r3, r2, r3
 8003408:	4403      	add	r3, r0
 800340a:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 800340e:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8003412:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8003416:	f8a3 209a 	strh.w	r2, [r3, #154]	@ 0x9a
        sens_cfg[3].cfg.step_counter.peak_duration_min_walking = step_counter_param_set[context_sel][index++];
 800341a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800341e:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8003422:	781a      	ldrb	r2, [r3, #0]
 8003424:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8003428:	1c59      	adds	r1, r3, #1
 800342a:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 800342e:	4618      	mov	r0, r3
 8003430:	4947      	ldr	r1, [pc, #284]	@ (8003550 <bmi323_context_switch_selection+0x7a8>)
 8003432:	2316      	movs	r3, #22
 8003434:	fb02 f303 	mul.w	r3, r2, r3
 8003438:	4403      	add	r3, r0
 800343a:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 800343e:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8003442:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8003446:	f8a3 209c 	strh.w	r2, [r3, #156]	@ 0x9c
        sens_cfg[3].cfg.step_counter.peak_duration_min_running = step_counter_param_set[context_sel][index++];
 800344a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800344e:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8003452:	781a      	ldrb	r2, [r3, #0]
 8003454:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8003458:	1c59      	adds	r1, r3, #1
 800345a:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 800345e:	4618      	mov	r0, r3
 8003460:	493b      	ldr	r1, [pc, #236]	@ (8003550 <bmi323_context_switch_selection+0x7a8>)
 8003462:	2316      	movs	r3, #22
 8003464:	fb02 f303 	mul.w	r3, r2, r3
 8003468:	4403      	add	r3, r0
 800346a:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 800346e:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8003472:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8003476:	f8a3 209e 	strh.w	r2, [r3, #158]	@ 0x9e
        sens_cfg[3].cfg.step_counter.activity_detection_factor = step_counter_param_set[context_sel][index++];
 800347a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800347e:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8003482:	781a      	ldrb	r2, [r3, #0]
 8003484:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8003488:	1c59      	adds	r1, r3, #1
 800348a:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 800348e:	4618      	mov	r0, r3
 8003490:	492f      	ldr	r1, [pc, #188]	@ (8003550 <bmi323_context_switch_selection+0x7a8>)
 8003492:	2316      	movs	r3, #22
 8003494:	fb02 f303 	mul.w	r3, r2, r3
 8003498:	4403      	add	r3, r0
 800349a:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 800349e:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80034a2:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80034a6:	f8a3 20a0 	strh.w	r2, [r3, #160]	@ 0xa0
        sens_cfg[3].cfg.step_counter.activity_detection_thres = step_counter_param_set[context_sel][index++];
 80034aa:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80034ae:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 80034b2:	781a      	ldrb	r2, [r3, #0]
 80034b4:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 80034b8:	1c59      	adds	r1, r3, #1
 80034ba:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 80034be:	4618      	mov	r0, r3
 80034c0:	4923      	ldr	r1, [pc, #140]	@ (8003550 <bmi323_context_switch_selection+0x7a8>)
 80034c2:	2316      	movs	r3, #22
 80034c4:	fb02 f303 	mul.w	r3, r2, r3
 80034c8:	4403      	add	r3, r0
 80034ca:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 80034ce:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80034d2:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80034d6:	f8a3 20a2 	strh.w	r2, [r3, #162]	@ 0xa2
        sens_cfg[3].cfg.step_counter.step_duration_max = step_counter_param_set[context_sel][index++];
 80034da:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80034de:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 80034e2:	781a      	ldrb	r2, [r3, #0]
 80034e4:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 80034e8:	1c59      	adds	r1, r3, #1
 80034ea:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 80034ee:	4618      	mov	r0, r3
 80034f0:	4917      	ldr	r1, [pc, #92]	@ (8003550 <bmi323_context_switch_selection+0x7a8>)
 80034f2:	2316      	movs	r3, #22
 80034f4:	fb02 f303 	mul.w	r3, r2, r3
 80034f8:	4403      	add	r3, r0
 80034fa:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 80034fe:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8003502:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8003506:	f8a3 20a4 	strh.w	r2, [r3, #164]	@ 0xa4
        sens_cfg[3].cfg.step_counter.step_duration_window = step_counter_param_set[context_sel][index++];
 800350a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800350e:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8003512:	781a      	ldrb	r2, [r3, #0]
 8003514:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8003518:	1c59      	adds	r1, r3, #1
 800351a:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 800351e:	4618      	mov	r0, r3
 8003520:	490b      	ldr	r1, [pc, #44]	@ (8003550 <bmi323_context_switch_selection+0x7a8>)
 8003522:	2316      	movs	r3, #22
 8003524:	fb02 f303 	mul.w	r3, r2, r3
 8003528:	4403      	add	r3, r0
 800352a:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 800352e:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8003532:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8003536:	f8a3 20a6 	strh.w	r2, [r3, #166]	@ 0xa6
        sens_cfg[3].cfg.step_counter.step_duration_pp_enabled = step_counter_param_set[context_sel][index++];
 800353a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800353e:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8003542:	781a      	ldrb	r2, [r3, #0]
 8003544:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8003548:	1c59      	adds	r1, r3, #1
 800354a:	e003      	b.n	8003554 <bmi323_context_switch_selection+0x7ac>
 800354c:	20000040 	.word	0x20000040
 8003550:	2000007c 	.word	0x2000007c
 8003554:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 8003558:	4618      	mov	r0, r3
 800355a:	49d5      	ldr	r1, [pc, #852]	@ (80038b0 <bmi323_context_switch_selection+0xb08>)
 800355c:	2316      	movs	r3, #22
 800355e:	fb02 f303 	mul.w	r3, r2, r3
 8003562:	4403      	add	r3, r0
 8003564:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 8003568:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800356c:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8003570:	f8a3 20a8 	strh.w	r2, [r3, #168]	@ 0xa8
        sens_cfg[3].cfg.step_counter.step_duration_thres = step_counter_param_set[context_sel][index++];
 8003574:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8003578:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 800357c:	781a      	ldrb	r2, [r3, #0]
 800357e:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8003582:	1c59      	adds	r1, r3, #1
 8003584:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 8003588:	4618      	mov	r0, r3
 800358a:	49c9      	ldr	r1, [pc, #804]	@ (80038b0 <bmi323_context_switch_selection+0xb08>)
 800358c:	2316      	movs	r3, #22
 800358e:	fb02 f303 	mul.w	r3, r2, r3
 8003592:	4403      	add	r3, r0
 8003594:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 8003598:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800359c:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80035a0:	f8a3 20aa 	strh.w	r2, [r3, #170]	@ 0xaa
        sens_cfg[3].cfg.step_counter.mean_crossing_pp_enabled = step_counter_param_set[context_sel][index++];
 80035a4:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80035a8:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 80035ac:	781a      	ldrb	r2, [r3, #0]
 80035ae:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 80035b2:	1c59      	adds	r1, r3, #1
 80035b4:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 80035b8:	4618      	mov	r0, r3
 80035ba:	49bd      	ldr	r1, [pc, #756]	@ (80038b0 <bmi323_context_switch_selection+0xb08>)
 80035bc:	2316      	movs	r3, #22
 80035be:	fb02 f303 	mul.w	r3, r2, r3
 80035c2:	4403      	add	r3, r0
 80035c4:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 80035c8:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80035cc:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80035d0:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac
        sens_cfg[3].cfg.step_counter.mcr_threshold = step_counter_param_set[context_sel][index++];
 80035d4:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80035d8:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 80035dc:	781a      	ldrb	r2, [r3, #0]
 80035de:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 80035e2:	1c59      	adds	r1, r3, #1
 80035e4:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 80035e8:	4618      	mov	r0, r3
 80035ea:	49b1      	ldr	r1, [pc, #708]	@ (80038b0 <bmi323_context_switch_selection+0xb08>)
 80035ec:	2316      	movs	r3, #22
 80035ee:	fb02 f303 	mul.w	r3, r2, r3
 80035f2:	4403      	add	r3, r0
 80035f4:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 80035f8:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80035fc:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8003600:	f8a3 20ae 	strh.w	r2, [r3, #174]	@ 0xae

        /* Set significant motion configuration */
        index = 0;
 8003604:	2300      	movs	r3, #0
 8003606:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
        sens_cfg[4].type = BMI323_SIG_MOTION;
 800360a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800360e:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8003612:	2202      	movs	r2, #2
 8003614:	f883 20b0 	strb.w	r2, [r3, #176]	@ 0xb0
        sens_cfg[4].cfg.sig_motion.block_size = sig_motion_param_set[context_sel][index++];
 8003618:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800361c:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8003620:	781a      	ldrb	r2, [r3, #0]
 8003622:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8003626:	1c59      	adds	r1, r3, #1
 8003628:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 800362c:	4618      	mov	r0, r3
 800362e:	49a1      	ldr	r1, [pc, #644]	@ (80038b4 <bmi323_context_switch_selection+0xb0c>)
 8003630:	4613      	mov	r3, r2
 8003632:	009b      	lsls	r3, r3, #2
 8003634:	4413      	add	r3, r2
 8003636:	4403      	add	r3, r0
 8003638:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 800363c:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8003640:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8003644:	f8a3 20b2 	strh.w	r2, [r3, #178]	@ 0xb2
        sens_cfg[4].cfg.sig_motion.peak_2_peak_min = sig_motion_param_set[context_sel][index++];
 8003648:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800364c:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8003650:	781a      	ldrb	r2, [r3, #0]
 8003652:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8003656:	1c59      	adds	r1, r3, #1
 8003658:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 800365c:	4618      	mov	r0, r3
 800365e:	4995      	ldr	r1, [pc, #596]	@ (80038b4 <bmi323_context_switch_selection+0xb0c>)
 8003660:	4613      	mov	r3, r2
 8003662:	009b      	lsls	r3, r3, #2
 8003664:	4413      	add	r3, r2
 8003666:	4403      	add	r3, r0
 8003668:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 800366c:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8003670:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8003674:	f8a3 20b4 	strh.w	r2, [r3, #180]	@ 0xb4
        sens_cfg[4].cfg.sig_motion.mcr_min = (uint8_t)sig_motion_param_set[context_sel][index++];
 8003678:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800367c:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8003680:	781a      	ldrb	r2, [r3, #0]
 8003682:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8003686:	1c59      	adds	r1, r3, #1
 8003688:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 800368c:	4618      	mov	r0, r3
 800368e:	4989      	ldr	r1, [pc, #548]	@ (80038b4 <bmi323_context_switch_selection+0xb0c>)
 8003690:	4613      	mov	r3, r2
 8003692:	009b      	lsls	r3, r3, #2
 8003694:	4413      	add	r3, r2
 8003696:	4403      	add	r3, r0
 8003698:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800369c:	b2da      	uxtb	r2, r3
 800369e:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80036a2:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80036a6:	f883 20b6 	strb.w	r2, [r3, #182]	@ 0xb6
        sens_cfg[4].cfg.sig_motion.peak_2_peak_max = sig_motion_param_set[context_sel][index++];
 80036aa:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80036ae:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 80036b2:	781a      	ldrb	r2, [r3, #0]
 80036b4:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 80036b8:	1c59      	adds	r1, r3, #1
 80036ba:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 80036be:	4618      	mov	r0, r3
 80036c0:	497c      	ldr	r1, [pc, #496]	@ (80038b4 <bmi323_context_switch_selection+0xb0c>)
 80036c2:	4613      	mov	r3, r2
 80036c4:	009b      	lsls	r3, r3, #2
 80036c6:	4413      	add	r3, r2
 80036c8:	4403      	add	r3, r0
 80036ca:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 80036ce:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80036d2:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80036d6:	f8a3 20b8 	strh.w	r2, [r3, #184]	@ 0xb8
        sens_cfg[4].cfg.sig_motion.mcr_max = (uint8_t)sig_motion_param_set[context_sel][index++];
 80036da:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80036de:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 80036e2:	781a      	ldrb	r2, [r3, #0]
 80036e4:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 80036e8:	1c59      	adds	r1, r3, #1
 80036ea:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 80036ee:	4618      	mov	r0, r3
 80036f0:	4970      	ldr	r1, [pc, #448]	@ (80038b4 <bmi323_context_switch_selection+0xb0c>)
 80036f2:	4613      	mov	r3, r2
 80036f4:	009b      	lsls	r3, r3, #2
 80036f6:	4413      	add	r3, r2
 80036f8:	4403      	add	r3, r0
 80036fa:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80036fe:	b2da      	uxtb	r2, r3
 8003700:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8003704:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8003708:	f883 20ba 	strb.w	r2, [r3, #186]	@ 0xba

        /* Set orientation configuration */
        index = 0;
 800370c:	2300      	movs	r3, #0
 800370e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
        sens_cfg[5].type = BMI323_ORIENTATION;
 8003712:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8003716:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800371a:	2207      	movs	r2, #7
 800371c:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc
        sens_cfg[5].cfg.orientation.ud_en = (uint8_t)orientation_param_set[context_sel][index++];
 8003720:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8003724:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8003728:	781a      	ldrb	r2, [r3, #0]
 800372a:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 800372e:	1c59      	adds	r1, r3, #1
 8003730:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 8003734:	4618      	mov	r0, r3
 8003736:	4960      	ldr	r1, [pc, #384]	@ (80038b8 <bmi323_context_switch_selection+0xb10>)
 8003738:	4613      	mov	r3, r2
 800373a:	00db      	lsls	r3, r3, #3
 800373c:	1a9b      	subs	r3, r3, r2
 800373e:	4403      	add	r3, r0
 8003740:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8003744:	b2da      	uxtb	r2, r3
 8003746:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800374a:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800374e:	f883 20de 	strb.w	r2, [r3, #222]	@ 0xde
        sens_cfg[5].cfg.orientation.mode = (uint8_t)orientation_param_set[context_sel][index++];
 8003752:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8003756:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 800375a:	781a      	ldrb	r2, [r3, #0]
 800375c:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8003760:	1c59      	adds	r1, r3, #1
 8003762:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 8003766:	4618      	mov	r0, r3
 8003768:	4953      	ldr	r1, [pc, #332]	@ (80038b8 <bmi323_context_switch_selection+0xb10>)
 800376a:	4613      	mov	r3, r2
 800376c:	00db      	lsls	r3, r3, #3
 800376e:	1a9b      	subs	r3, r3, r2
 8003770:	4403      	add	r3, r0
 8003772:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8003776:	b2da      	uxtb	r2, r3
 8003778:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800377c:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8003780:	f883 20df 	strb.w	r2, [r3, #223]	@ 0xdf
        sens_cfg[5].cfg.orientation.blocking = (uint8_t)orientation_param_set[context_sel][index++];
 8003784:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8003788:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 800378c:	781a      	ldrb	r2, [r3, #0]
 800378e:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8003792:	1c59      	adds	r1, r3, #1
 8003794:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 8003798:	4618      	mov	r0, r3
 800379a:	4947      	ldr	r1, [pc, #284]	@ (80038b8 <bmi323_context_switch_selection+0xb10>)
 800379c:	4613      	mov	r3, r2
 800379e:	00db      	lsls	r3, r3, #3
 80037a0:	1a9b      	subs	r3, r3, r2
 80037a2:	4403      	add	r3, r0
 80037a4:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80037a8:	b2da      	uxtb	r2, r3
 80037aa:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80037ae:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80037b2:	f883 20e0 	strb.w	r2, [r3, #224]	@ 0xe0
        sens_cfg[5].cfg.orientation.theta = (uint8_t)orientation_param_set[context_sel][index++];
 80037b6:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80037ba:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 80037be:	781a      	ldrb	r2, [r3, #0]
 80037c0:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 80037c4:	1c59      	adds	r1, r3, #1
 80037c6:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 80037ca:	4618      	mov	r0, r3
 80037cc:	493a      	ldr	r1, [pc, #232]	@ (80038b8 <bmi323_context_switch_selection+0xb10>)
 80037ce:	4613      	mov	r3, r2
 80037d0:	00db      	lsls	r3, r3, #3
 80037d2:	1a9b      	subs	r3, r3, r2
 80037d4:	4403      	add	r3, r0
 80037d6:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80037da:	b2da      	uxtb	r2, r3
 80037dc:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80037e0:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80037e4:	f883 20e1 	strb.w	r2, [r3, #225]	@ 0xe1
        sens_cfg[5].cfg.orientation.hold_time = (uint8_t)orientation_param_set[context_sel][index++];
 80037e8:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80037ec:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 80037f0:	781a      	ldrb	r2, [r3, #0]
 80037f2:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 80037f6:	1c59      	adds	r1, r3, #1
 80037f8:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 80037fc:	4618      	mov	r0, r3
 80037fe:	492e      	ldr	r1, [pc, #184]	@ (80038b8 <bmi323_context_switch_selection+0xb10>)
 8003800:	4613      	mov	r3, r2
 8003802:	00db      	lsls	r3, r3, #3
 8003804:	1a9b      	subs	r3, r3, r2
 8003806:	4403      	add	r3, r0
 8003808:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800380c:	b2da      	uxtb	r2, r3
 800380e:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8003812:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8003816:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
        sens_cfg[5].cfg.orientation.slope_thres = (uint8_t)orientation_param_set[context_sel][index++];
 800381a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800381e:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8003822:	781a      	ldrb	r2, [r3, #0]
 8003824:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8003828:	1c59      	adds	r1, r3, #1
 800382a:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 800382e:	4618      	mov	r0, r3
 8003830:	4921      	ldr	r1, [pc, #132]	@ (80038b8 <bmi323_context_switch_selection+0xb10>)
 8003832:	4613      	mov	r3, r2
 8003834:	00db      	lsls	r3, r3, #3
 8003836:	1a9b      	subs	r3, r3, r2
 8003838:	4403      	add	r3, r0
 800383a:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800383e:	b2da      	uxtb	r2, r3
 8003840:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8003844:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8003848:	f883 20e4 	strb.w	r2, [r3, #228]	@ 0xe4
        sens_cfg[5].cfg.orientation.hysteresis = (uint8_t)orientation_param_set[context_sel][index++];
 800384c:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8003850:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8003854:	781a      	ldrb	r2, [r3, #0]
 8003856:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 800385a:	1c59      	adds	r1, r3, #1
 800385c:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 8003860:	4618      	mov	r0, r3
 8003862:	4915      	ldr	r1, [pc, #84]	@ (80038b8 <bmi323_context_switch_selection+0xb10>)
 8003864:	4613      	mov	r3, r2
 8003866:	00db      	lsls	r3, r3, #3
 8003868:	1a9b      	subs	r3, r3, r2
 800386a:	4403      	add	r3, r0
 800386c:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8003870:	b2da      	uxtb	r2, r3
 8003872:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8003876:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800387a:	f883 20e3 	strb.w	r2, [r3, #227]	@ 0xe3

        /* Set the context configurations */
        rslt = bmi323_set_sensor_config(sens_cfg, BMI323_MAX_FEATURE, dev);
 800387e:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8003882:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8003886:	f107 000c 	add.w	r0, r7, #12
 800388a:	681a      	ldr	r2, [r3, #0]
 800388c:	2106      	movs	r1, #6
 800388e:	f7ff fa75 	bl	8002d7c <bmi323_set_sensor_config>
 8003892:	4603      	mov	r3, r0
 8003894:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
 8003898:	e002      	b.n	80038a0 <bmi323_context_switch_selection+0xaf8>
    }
    else
    {
        rslt = BMI323_E_INVALID_CONTEXT_SEL;
 800389a:	23f3      	movs	r3, #243	@ 0xf3
 800389c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    }

    return rslt;
 80038a0:	f997 3117 	ldrsb.w	r3, [r7, #279]	@ 0x117
}
 80038a4:	4618      	mov	r0, r3
 80038a6:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 80038aa:	46bd      	mov	sp, r7
 80038ac:	bd80      	pop	{r7, pc}
 80038ae:	bf00      	nop
 80038b0:	2000007c 	.word	0x2000007c
 80038b4:	20000100 	.word	0x20000100
 80038b8:	20000120 	.word	0x20000120

080038bc <null_ptr_check>:
/*!
 * @brief This internal API is used to validate the device structure pointer for
 * null conditions.
 */
static int8_t null_ptr_check(const struct bmi3_dev *dev)
{
 80038bc:	b480      	push	{r7}
 80038be:	b085      	sub	sp, #20
 80038c0:	af00      	add	r7, sp, #0
 80038c2:	6078      	str	r0, [r7, #4]
    int8_t rslt;

    if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->delay_us == NULL))
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d00b      	beq.n	80038e2 <null_ptr_check+0x26>
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	691b      	ldr	r3, [r3, #16]
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d007      	beq.n	80038e2 <null_ptr_check+0x26>
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	695b      	ldr	r3, [r3, #20]
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d003      	beq.n	80038e2 <null_ptr_check+0x26>
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	699b      	ldr	r3, [r3, #24]
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d102      	bne.n	80038e8 <null_ptr_check+0x2c>
    {
        rslt = BMI323_E_NULL_PTR;
 80038e2:	23ff      	movs	r3, #255	@ 0xff
 80038e4:	73fb      	strb	r3, [r7, #15]
 80038e6:	e001      	b.n	80038ec <null_ptr_check+0x30>
    }
    else
    {
        /* Device structure is fine */
        rslt = BMI323_OK;
 80038e8:	2300      	movs	r3, #0
 80038ea:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 80038ec:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80038f0:	4618      	mov	r0, r3
 80038f2:	3714      	adds	r7, #20
 80038f4:	46bd      	mov	sp, r7
 80038f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038fa:	4770      	bx	lr

080038fc <bmi3_error_codes_print_result>:
static BMI3_INTF_RET_TYPE bmi3_spi_write(uint8_t reg_addr, const uint8_t *reg_data, uint32_t len, void *intf_ptr);
static void               bmi3_delay_us(uint32_t period, void *intf_ptr);

/* ---------- Helper: printf error decoder (unchanged) ---------- */
void bmi3_error_codes_print_result(const char api_name[], int8_t rslt)
{
 80038fc:	b580      	push	{r7, lr}
 80038fe:	b082      	sub	sp, #8
 8003900:	af00      	add	r7, sp, #0
 8003902:	6078      	str	r0, [r7, #4]
 8003904:	460b      	mov	r3, r1
 8003906:	70fb      	strb	r3, [r7, #3]
    switch (rslt)
 8003908:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800390c:	330e      	adds	r3, #14
 800390e:	2b0e      	cmp	r3, #14
 8003910:	f200 8092 	bhi.w	8003a38 <bmi3_error_codes_print_result+0x13c>
 8003914:	a201      	add	r2, pc, #4	@ (adr r2, 800391c <bmi3_error_codes_print_result+0x20>)
 8003916:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800391a:	bf00      	nop
 800391c:	08003a29 	.word	0x08003a29
 8003920:	08003a19 	.word	0x08003a19
 8003924:	08003a09 	.word	0x08003a09
 8003928:	080039f9 	.word	0x080039f9
 800392c:	080039e9 	.word	0x080039e9
 8003930:	080039d9 	.word	0x080039d9
 8003934:	080039c9 	.word	0x080039c9
 8003938:	08003999 	.word	0x08003999
 800393c:	08003989 	.word	0x08003989
 8003940:	080039b9 	.word	0x080039b9
 8003944:	080039a9 	.word	0x080039a9
 8003948:	08003979 	.word	0x08003979
 800394c:	08003969 	.word	0x08003969
 8003950:	08003959 	.word	0x08003959
 8003954:	08003a49 	.word	0x08003a49
    {
        case BMI3_OK: break;
        case BMI3_E_NULL_PTR:
            printf("%s\tError [%d] : Null pointer\r\n", api_name, rslt); break;
 8003958:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800395c:	461a      	mov	r2, r3
 800395e:	6879      	ldr	r1, [r7, #4]
 8003960:	483c      	ldr	r0, [pc, #240]	@ (8003a54 <bmi3_error_codes_print_result+0x158>)
 8003962:	f006 ff9f 	bl	800a8a4 <iprintf>
 8003966:	e070      	b.n	8003a4a <bmi3_error_codes_print_result+0x14e>
        case BMI3_E_COM_FAIL:
            printf("%s\tError [%d] : Communication failure\r\n", api_name, rslt); break;
 8003968:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800396c:	461a      	mov	r2, r3
 800396e:	6879      	ldr	r1, [r7, #4]
 8003970:	4839      	ldr	r0, [pc, #228]	@ (8003a58 <bmi3_error_codes_print_result+0x15c>)
 8003972:	f006 ff97 	bl	800a8a4 <iprintf>
 8003976:	e068      	b.n	8003a4a <bmi3_error_codes_print_result+0x14e>
        case BMI3_E_DEV_NOT_FOUND:
            printf("%s\tError [%d] : Device not found (bad chip-id?)\r\n", api_name, rslt); break;
 8003978:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800397c:	461a      	mov	r2, r3
 800397e:	6879      	ldr	r1, [r7, #4]
 8003980:	4836      	ldr	r0, [pc, #216]	@ (8003a5c <bmi3_error_codes_print_result+0x160>)
 8003982:	f006 ff8f 	bl	800a8a4 <iprintf>
 8003986:	e060      	b.n	8003a4a <bmi3_error_codes_print_result+0x14e>
        case BMI3_E_INVALID_SENSOR:
            printf("%s\tError [%d] : Invalid sensor selection\r\n", api_name, rslt); break;
 8003988:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800398c:	461a      	mov	r2, r3
 800398e:	6879      	ldr	r1, [r7, #4]
 8003990:	4833      	ldr	r0, [pc, #204]	@ (8003a60 <bmi3_error_codes_print_result+0x164>)
 8003992:	f006 ff87 	bl	800a8a4 <iprintf>
 8003996:	e058      	b.n	8003a4a <bmi3_error_codes_print_result+0x14e>
        case BMI3_E_INVALID_INT_PIN:
            printf("%s\tError [%d] : Invalid INT pin (only INT1/INT2)\r\n", api_name, rslt); break;
 8003998:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800399c:	461a      	mov	r2, r3
 800399e:	6879      	ldr	r1, [r7, #4]
 80039a0:	4830      	ldr	r0, [pc, #192]	@ (8003a64 <bmi3_error_codes_print_result+0x168>)
 80039a2:	f006 ff7f 	bl	800a8a4 <iprintf>
 80039a6:	e050      	b.n	8003a4a <bmi3_error_codes_print_result+0x14e>
        case BMI3_E_ACC_INVALID_CFG:
            printf("%s\tError [%d] : Accel config invalid\r\n", api_name, rslt); break;
 80039a8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80039ac:	461a      	mov	r2, r3
 80039ae:	6879      	ldr	r1, [r7, #4]
 80039b0:	482d      	ldr	r0, [pc, #180]	@ (8003a68 <bmi3_error_codes_print_result+0x16c>)
 80039b2:	f006 ff77 	bl	800a8a4 <iprintf>
 80039b6:	e048      	b.n	8003a4a <bmi3_error_codes_print_result+0x14e>
        case BMI3_E_GYRO_INVALID_CFG:
            printf("%s\tError [%d] : Gyro config invalid\r\n", api_name, rslt); break;
 80039b8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80039bc:	461a      	mov	r2, r3
 80039be:	6879      	ldr	r1, [r7, #4]
 80039c0:	482a      	ldr	r0, [pc, #168]	@ (8003a6c <bmi3_error_codes_print_result+0x170>)
 80039c2:	f006 ff6f 	bl	800a8a4 <iprintf>
 80039c6:	e040      	b.n	8003a4a <bmi3_error_codes_print_result+0x14e>
        case BMI3_E_INVALID_INPUT:
            printf("%s\tError [%d] : Invalid input\r\n", api_name, rslt); break;
 80039c8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80039cc:	461a      	mov	r2, r3
 80039ce:	6879      	ldr	r1, [r7, #4]
 80039d0:	4827      	ldr	r0, [pc, #156]	@ (8003a70 <bmi3_error_codes_print_result+0x174>)
 80039d2:	f006 ff67 	bl	800a8a4 <iprintf>
 80039d6:	e038      	b.n	8003a4a <bmi3_error_codes_print_result+0x14e>
        case BMI3_E_INVALID_STATUS:
            printf("%s\tError [%d] : Invalid status\r\n", api_name, rslt); break;
 80039d8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80039dc:	461a      	mov	r2, r3
 80039de:	6879      	ldr	r1, [r7, #4]
 80039e0:	4824      	ldr	r0, [pc, #144]	@ (8003a74 <bmi3_error_codes_print_result+0x178>)
 80039e2:	f006 ff5f 	bl	800a8a4 <iprintf>
 80039e6:	e030      	b.n	8003a4a <bmi3_error_codes_print_result+0x14e>
        case BMI3_E_DATA_RDY_INT_FAILED:
            printf("%s\tError [%d] : DRDY error\r\n", api_name, rslt); break;
 80039e8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80039ec:	461a      	mov	r2, r3
 80039ee:	6879      	ldr	r1, [r7, #4]
 80039f0:	4821      	ldr	r0, [pc, #132]	@ (8003a78 <bmi3_error_codes_print_result+0x17c>)
 80039f2:	f006 ff57 	bl	800a8a4 <iprintf>
 80039f6:	e028      	b.n	8003a4a <bmi3_error_codes_print_result+0x14e>
        case BMI3_E_INVALID_FOC_POSITION:
            printf("%s\tError [%d] : FOC position invalid\r\n", api_name, rslt); break;
 80039f8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80039fc:	461a      	mov	r2, r3
 80039fe:	6879      	ldr	r1, [r7, #4]
 8003a00:	481e      	ldr	r0, [pc, #120]	@ (8003a7c <bmi3_error_codes_print_result+0x180>)
 8003a02:	f006 ff4f 	bl	800a8a4 <iprintf>
 8003a06:	e020      	b.n	8003a4a <bmi3_error_codes_print_result+0x14e>
        case BMI3_E_INVALID_ST_SELECTION:
            printf("%s\tError [%d] : Self-test selection invalid\r\n", api_name, rslt); break;
 8003a08:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003a0c:	461a      	mov	r2, r3
 8003a0e:	6879      	ldr	r1, [r7, #4]
 8003a10:	481b      	ldr	r0, [pc, #108]	@ (8003a80 <bmi3_error_codes_print_result+0x184>)
 8003a12:	f006 ff47 	bl	800a8a4 <iprintf>
 8003a16:	e018      	b.n	8003a4a <bmi3_error_codes_print_result+0x14e>
        case BMI3_E_OUT_OF_RANGE:
            printf("%s\tError [%d] : Out of range\r\n", api_name, rslt); break;
 8003a18:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003a1c:	461a      	mov	r2, r3
 8003a1e:	6879      	ldr	r1, [r7, #4]
 8003a20:	4818      	ldr	r0, [pc, #96]	@ (8003a84 <bmi3_error_codes_print_result+0x188>)
 8003a22:	f006 ff3f 	bl	800a8a4 <iprintf>
 8003a26:	e010      	b.n	8003a4a <bmi3_error_codes_print_result+0x14e>
        case BMI3_E_FEATURE_ENGINE_STATUS:
            printf("%s\tError [%d] : Feature engine enable mask missing\r\n", api_name, rslt); break;
 8003a28:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003a2c:	461a      	mov	r2, r3
 8003a2e:	6879      	ldr	r1, [r7, #4]
 8003a30:	4815      	ldr	r0, [pc, #84]	@ (8003a88 <bmi3_error_codes_print_result+0x18c>)
 8003a32:	f006 ff37 	bl	800a8a4 <iprintf>
 8003a36:	e008      	b.n	8003a4a <bmi3_error_codes_print_result+0x14e>
        default:
            printf("%s\tError [%d] : Unknown\r\n", api_name, rslt); break;
 8003a38:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003a3c:	461a      	mov	r2, r3
 8003a3e:	6879      	ldr	r1, [r7, #4]
 8003a40:	4812      	ldr	r0, [pc, #72]	@ (8003a8c <bmi3_error_codes_print_result+0x190>)
 8003a42:	f006 ff2f 	bl	800a8a4 <iprintf>
 8003a46:	e000      	b.n	8003a4a <bmi3_error_codes_print_result+0x14e>
        case BMI3_OK: break;
 8003a48:	bf00      	nop
    }
}
 8003a4a:	bf00      	nop
 8003a4c:	3708      	adds	r7, #8
 8003a4e:	46bd      	mov	sp, r7
 8003a50:	bd80      	pop	{r7, pc}
 8003a52:	bf00      	nop
 8003a54:	0800d800 	.word	0x0800d800
 8003a58:	0800d820 	.word	0x0800d820
 8003a5c:	0800d848 	.word	0x0800d848
 8003a60:	0800d87c 	.word	0x0800d87c
 8003a64:	0800d8a8 	.word	0x0800d8a8
 8003a68:	0800d8dc 	.word	0x0800d8dc
 8003a6c:	0800d904 	.word	0x0800d904
 8003a70:	0800d92c 	.word	0x0800d92c
 8003a74:	0800d94c 	.word	0x0800d94c
 8003a78:	0800d970 	.word	0x0800d970
 8003a7c:	0800d990 	.word	0x0800d990
 8003a80:	0800d9b8 	.word	0x0800d9b8
 8003a84:	0800d9e8 	.word	0x0800d9e8
 8003a88:	0800da08 	.word	0x0800da08
 8003a8c:	0800da40 	.word	0x0800da40

08003a90 <bmi3_interface_init>:

/* Bind Bosch */
int8_t bmi3_interface_init(struct bmi3_dev *dev, int8_t intf)
{
 8003a90:	b480      	push	{r7}
 8003a92:	b083      	sub	sp, #12
 8003a94:	af00      	add	r7, sp, #0
 8003a96:	6078      	str	r0, [r7, #4]
 8003a98:	460b      	mov	r3, r1
 8003a9a:	70fb      	strb	r3, [r7, #3]
    if (dev == NULL) return BMI3_E_NULL_PTR;
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d102      	bne.n	8003aa8 <bmi3_interface_init+0x18>
 8003aa2:	f04f 33ff 	mov.w	r3, #4294967295
 8003aa6:	e02b      	b.n	8003b00 <bmi3_interface_init+0x70>

    /* Configure delay callback (Bosch often requests us-level delays; coarse ms is OK) */
    dev->delay_us = bmi3_delay_us;
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	4a18      	ldr	r2, [pc, #96]	@ (8003b0c <bmi3_interface_init+0x7c>)
 8003aac:	619a      	str	r2, [r3, #24]

    /* Configure max read/write length (not strictly required on MCU, but set anyway) */
    dev->read_write_len = READ_WRITE_LEN;
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	2220      	movs	r2, #32
 8003ab2:	81da      	strh	r2, [r3, #14]

    /* Choose interface: prefer I2C for bring-up */
    if (intf == BMI3_I2C_INTF)
 8003ab4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003ab8:	2b01      	cmp	r3, #1
 8003aba:	d10c      	bne.n	8003ad6 <bmi3_interface_init+0x46>
    {
        dev->intf     = BMI3_I2C_INTF;
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	2201      	movs	r2, #1
 8003ac0:	725a      	strb	r2, [r3, #9]
        dev->read     = bmi3_i2c_read;
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	4a12      	ldr	r2, [pc, #72]	@ (8003b10 <bmi3_interface_init+0x80>)
 8003ac6:	611a      	str	r2, [r3, #16]
        dev->write    = bmi3_i2c_write;
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	4a12      	ldr	r2, [pc, #72]	@ (8003b14 <bmi3_interface_init+0x84>)
 8003acc:	615a      	str	r2, [r3, #20]

        /* Pass the HAL handle as intf_ptr (driver passes it back to our hooks) */
        dev->intf_ptr = (void*)&BMI3_I2C_HANDLE;
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	4a11      	ldr	r2, [pc, #68]	@ (8003b18 <bmi3_interface_init+0x88>)
 8003ad2:	605a      	str	r2, [r3, #4]
 8003ad4:	e013      	b.n	8003afe <bmi3_interface_init+0x6e>
    }
    else if (intf == BMI3_SPI_INTF)
 8003ad6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d10c      	bne.n	8003af8 <bmi3_interface_init+0x68>
    {
        dev->intf     = BMI3_SPI_INTF;
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	2200      	movs	r2, #0
 8003ae2:	725a      	strb	r2, [r3, #9]
        dev->read     = bmi3_spi_read;   /* currently stubbed to return error */
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	4a0d      	ldr	r2, [pc, #52]	@ (8003b1c <bmi3_interface_init+0x8c>)
 8003ae8:	611a      	str	r2, [r3, #16]
        dev->write    = bmi3_spi_write;  /* currently stubbed to return error */
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	4a0c      	ldr	r2, [pc, #48]	@ (8003b20 <bmi3_interface_init+0x90>)
 8003aee:	615a      	str	r2, [r3, #20]
        dev->intf_ptr = NULL;            /* set later if you implement SPI */
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	2200      	movs	r2, #0
 8003af4:	605a      	str	r2, [r3, #4]
 8003af6:	e002      	b.n	8003afe <bmi3_interface_init+0x6e>
    }
    else
    {
        return BMI3_E_INVALID_INPUT;
 8003af8:	f06f 0307 	mvn.w	r3, #7
 8003afc:	e000      	b.n	8003b00 <bmi3_interface_init+0x70>
    }

    return BMI3_OK;
 8003afe:	2300      	movs	r3, #0
}
 8003b00:	4618      	mov	r0, r3
 8003b02:	370c      	adds	r7, #12
 8003b04:	46bd      	mov	sp, r7
 8003b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b0a:	4770      	bx	lr
 8003b0c:	08003c1d 	.word	0x08003c1d
 8003b10:	08003b25 	.word	0x08003b25
 8003b14:	08003b81 	.word	0x08003b81
 8003b18:	200003ec 	.word	0x200003ec
 8003b1c:	08003bdd 	.word	0x08003bdd
 8003b20:	08003bfd 	.word	0x08003bfd

08003b24 <bmi3_i2c_read>:

/* ========== HAL-backed implementations ========== */
/* I2C: use HAL_I2C_Mem_Read/Write, note HAL uses 8-bit address */
static BMI3_INTF_RET_TYPE bmi3_i2c_read(uint8_t reg_addr, uint8_t *reg_data, uint32_t len, void *intf_ptr)
{
 8003b24:	b580      	push	{r7, lr}
 8003b26:	b08a      	sub	sp, #40	@ 0x28
 8003b28:	af04      	add	r7, sp, #16
 8003b2a:	60b9      	str	r1, [r7, #8]
 8003b2c:	607a      	str	r2, [r7, #4]
 8003b2e:	603b      	str	r3, [r7, #0]
 8003b30:	4603      	mov	r3, r0
 8003b32:	73fb      	strb	r3, [r7, #15]
    I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef*)intf_ptr;
 8003b34:	683b      	ldr	r3, [r7, #0]
 8003b36:	617b      	str	r3, [r7, #20]
    if (hi2c == NULL) hi2c = &BMI3_I2C_HANDLE;
 8003b38:	697b      	ldr	r3, [r7, #20]
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d101      	bne.n	8003b42 <bmi3_i2c_read+0x1e>
 8003b3e:	4b0f      	ldr	r3, [pc, #60]	@ (8003b7c <bmi3_i2c_read+0x58>)
 8003b40:	617b      	str	r3, [r7, #20]

    HAL_StatusTypeDef st = HAL_I2C_Mem_Read(hi2c,
 8003b42:	7bfb      	ldrb	r3, [r7, #15]
 8003b44:	b29a      	uxth	r2, r3
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	b29b      	uxth	r3, r3
 8003b4a:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8003b4e:	9102      	str	r1, [sp, #8]
 8003b50:	9301      	str	r3, [sp, #4]
 8003b52:	68bb      	ldr	r3, [r7, #8]
 8003b54:	9300      	str	r3, [sp, #0]
 8003b56:	2301      	movs	r3, #1
 8003b58:	21d0      	movs	r1, #208	@ 0xd0
 8003b5a:	6978      	ldr	r0, [r7, #20]
 8003b5c:	f002 fd58 	bl	8006610 <HAL_I2C_Mem_Read>
 8003b60:	4603      	mov	r3, r0
 8003b62:	74fb      	strb	r3, [r7, #19]
                                            reg_addr,
                                            I2C_MEMADD_SIZE_8BIT,
                                            reg_data,
                                            (uint16_t)len,
                                            1000);
    return (st == HAL_OK) ? BMI3_INTF_RET_SUCCESS : BMI3_E_COM_FAIL;
 8003b64:	7cfb      	ldrb	r3, [r7, #19]
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d101      	bne.n	8003b6e <bmi3_i2c_read+0x4a>
 8003b6a:	2300      	movs	r3, #0
 8003b6c:	e001      	b.n	8003b72 <bmi3_i2c_read+0x4e>
 8003b6e:	f06f 0301 	mvn.w	r3, #1
}
 8003b72:	4618      	mov	r0, r3
 8003b74:	3718      	adds	r7, #24
 8003b76:	46bd      	mov	sp, r7
 8003b78:	bd80      	pop	{r7, pc}
 8003b7a:	bf00      	nop
 8003b7c:	200003ec 	.word	0x200003ec

08003b80 <bmi3_i2c_write>:

static BMI3_INTF_RET_TYPE bmi3_i2c_write(uint8_t reg_addr, const uint8_t *reg_data, uint32_t len, void *intf_ptr)
{
 8003b80:	b580      	push	{r7, lr}
 8003b82:	b08a      	sub	sp, #40	@ 0x28
 8003b84:	af04      	add	r7, sp, #16
 8003b86:	60b9      	str	r1, [r7, #8]
 8003b88:	607a      	str	r2, [r7, #4]
 8003b8a:	603b      	str	r3, [r7, #0]
 8003b8c:	4603      	mov	r3, r0
 8003b8e:	73fb      	strb	r3, [r7, #15]
    I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef*)intf_ptr;
 8003b90:	683b      	ldr	r3, [r7, #0]
 8003b92:	617b      	str	r3, [r7, #20]
    if (hi2c == NULL) hi2c = &BMI3_I2C_HANDLE;
 8003b94:	697b      	ldr	r3, [r7, #20]
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d101      	bne.n	8003b9e <bmi3_i2c_write+0x1e>
 8003b9a:	4b0f      	ldr	r3, [pc, #60]	@ (8003bd8 <bmi3_i2c_write+0x58>)
 8003b9c:	617b      	str	r3, [r7, #20]

    HAL_StatusTypeDef st = HAL_I2C_Mem_Write(hi2c,
 8003b9e:	7bfb      	ldrb	r3, [r7, #15]
 8003ba0:	b29a      	uxth	r2, r3
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	b29b      	uxth	r3, r3
 8003ba6:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8003baa:	9102      	str	r1, [sp, #8]
 8003bac:	9301      	str	r3, [sp, #4]
 8003bae:	68bb      	ldr	r3, [r7, #8]
 8003bb0:	9300      	str	r3, [sp, #0]
 8003bb2:	2301      	movs	r3, #1
 8003bb4:	21d0      	movs	r1, #208	@ 0xd0
 8003bb6:	6978      	ldr	r0, [r7, #20]
 8003bb8:	f002 fc30 	bl	800641c <HAL_I2C_Mem_Write>
 8003bbc:	4603      	mov	r3, r0
 8003bbe:	74fb      	strb	r3, [r7, #19]
                                             reg_addr,
                                             I2C_MEMADD_SIZE_8BIT,
                                             (uint8_t*)reg_data,
                                             (uint16_t)len,
                                             1000);
    return (st == HAL_OK) ? BMI3_INTF_RET_SUCCESS : BMI3_E_COM_FAIL;
 8003bc0:	7cfb      	ldrb	r3, [r7, #19]
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d101      	bne.n	8003bca <bmi3_i2c_write+0x4a>
 8003bc6:	2300      	movs	r3, #0
 8003bc8:	e001      	b.n	8003bce <bmi3_i2c_write+0x4e>
 8003bca:	f06f 0301 	mvn.w	r3, #1
}
 8003bce:	4618      	mov	r0, r3
 8003bd0:	3718      	adds	r7, #24
 8003bd2:	46bd      	mov	sp, r7
 8003bd4:	bd80      	pop	{r7, pc}
 8003bd6:	bf00      	nop
 8003bd8:	200003ec 	.word	0x200003ec

08003bdc <bmi3_spi_read>:

/* SPI: leave as stubs until you wire SPI + CS pin; prevents link errors */
static BMI3_INTF_RET_TYPE bmi3_spi_read(uint8_t reg_addr, uint8_t *reg_data, uint32_t len, void *intf_ptr)
{
 8003bdc:	b480      	push	{r7}
 8003bde:	b085      	sub	sp, #20
 8003be0:	af00      	add	r7, sp, #0
 8003be2:	60b9      	str	r1, [r7, #8]
 8003be4:	607a      	str	r2, [r7, #4]
 8003be6:	603b      	str	r3, [r7, #0]
 8003be8:	4603      	mov	r3, r0
 8003bea:	73fb      	strb	r3, [r7, #15]
    (void)reg_addr; (void)reg_data; (void)len; (void)intf_ptr;
    return BMI3_E_COM_FAIL;
 8003bec:	f06f 0301 	mvn.w	r3, #1
}
 8003bf0:	4618      	mov	r0, r3
 8003bf2:	3714      	adds	r7, #20
 8003bf4:	46bd      	mov	sp, r7
 8003bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bfa:	4770      	bx	lr

08003bfc <bmi3_spi_write>:

static BMI3_INTF_RET_TYPE bmi3_spi_write(uint8_t reg_addr, const uint8_t *reg_data, uint32_t len, void *intf_ptr)
{
 8003bfc:	b480      	push	{r7}
 8003bfe:	b085      	sub	sp, #20
 8003c00:	af00      	add	r7, sp, #0
 8003c02:	60b9      	str	r1, [r7, #8]
 8003c04:	607a      	str	r2, [r7, #4]
 8003c06:	603b      	str	r3, [r7, #0]
 8003c08:	4603      	mov	r3, r0
 8003c0a:	73fb      	strb	r3, [r7, #15]
    (void)reg_addr; (void)reg_data; (void)len; (void)intf_ptr;
    return BMI3_E_COM_FAIL;
 8003c0c:	f06f 0301 	mvn.w	r3, #1
}
 8003c10:	4618      	mov	r0, r3
 8003c12:	3714      	adds	r7, #20
 8003c14:	46bd      	mov	sp, r7
 8003c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c1a:	4770      	bx	lr

08003c1c <bmi3_delay_us>:

/* Delay: Bosch passes microseconds; we approximate using HAL_Delay(ms) */
static void bmi3_delay_us(uint32_t period, void *intf_ptr)
{
 8003c1c:	b580      	push	{r7, lr}
 8003c1e:	b082      	sub	sp, #8
 8003c20:	af00      	add	r7, sp, #0
 8003c22:	6078      	str	r0, [r7, #4]
 8003c24:	6039      	str	r1, [r7, #0]
    (void)intf_ptr;
    HAL_Delay((period + 999) / 1000);
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	f203 33e7 	addw	r3, r3, #999	@ 0x3e7
 8003c2c:	4a05      	ldr	r2, [pc, #20]	@ (8003c44 <bmi3_delay_us+0x28>)
 8003c2e:	fba2 2303 	umull	r2, r3, r2, r3
 8003c32:	099b      	lsrs	r3, r3, #6
 8003c34:	4618      	mov	r0, r3
 8003c36:	f001 f9ab 	bl	8004f90 <HAL_Delay>
}
 8003c3a:	bf00      	nop
 8003c3c:	3708      	adds	r7, #8
 8003c3e:	46bd      	mov	sp, r7
 8003c40:	bd80      	pop	{r7, pc}
 8003c42:	bf00      	nop
 8003c44:	10624dd3 	.word	0x10624dd3

08003c48 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8003c48:	b480      	push	{r7}
 8003c4a:	b083      	sub	sp, #12
 8003c4c:	af00      	add	r7, sp, #0
 8003c4e:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8003c50:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8003c54:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 8003c58:	f003 0301 	and.w	r3, r3, #1
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d013      	beq.n	8003c88 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8003c60:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8003c64:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 8003c68:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d00b      	beq.n	8003c88 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8003c70:	e000      	b.n	8003c74 <ITM_SendChar+0x2c>
    {
      __NOP();
 8003c72:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8003c74:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d0f9      	beq.n	8003c72 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8003c7e:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8003c82:	687a      	ldr	r2, [r7, #4]
 8003c84:	b2d2      	uxtb	r2, r2
 8003c86:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8003c88:	687b      	ldr	r3, [r7, #4]
}
 8003c8a:	4618      	mov	r0, r3
 8003c8c:	370c      	adds	r7, #12
 8003c8e:	46bd      	mov	sp, r7
 8003c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c94:	4770      	bx	lr
	...

08003c98 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003c98:	b580      	push	{r7, lr}
 8003c9a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003c9c:	f001 f906 	bl	8004eac <HAL_Init>


  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003ca0:	f000 f85e 	bl	8003d60 <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8003ca4:	f000 f8ce 	bl	8003e44 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003ca8:	f000 fafc 	bl	80042a4 <MX_GPIO_Init>
  MX_DMA_Init();
 8003cac:	f000 fae0 	bl	8004270 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8003cb0:	f000 fab4 	bl	800421c <MX_USART2_UART_Init>
  MX_TIM1_Init();
 8003cb4:	f000 f996 	bl	8003fe4 <MX_TIM1_Init>
  MX_ADC1_Init();
 8003cb8:	f000 f914 	bl	8003ee4 <MX_ADC1_Init>
  MX_I2C1_Init();
 8003cbc:	f000 f964 	bl	8003f88 <MX_I2C1_Init>
  MX_TIM2_Init();
 8003cc0:	f000 f9e8 	bl	8004094 <MX_TIM2_Init>
  MX_TIM3_Init();
 8003cc4:	f000 fa32 	bl	800412c <MX_TIM3_Init>
  MX_UART4_Init();
 8003cc8:	f000 fa7e 	bl	80041c8 <MX_UART4_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 8003ccc:	f000 f8d5 	bl	8003e7a <MX_NVIC_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Encoder_Start(&htim1, TIM_CHANNEL_ALL);
 8003cd0:	213c      	movs	r1, #60	@ 0x3c
 8003cd2:	481b      	ldr	r0, [pc, #108]	@ (8003d40 <main+0xa8>)
 8003cd4:	f004 fcd9 	bl	800868a <HAL_TIM_Encoder_Start>
  //HAL_ADC_Start(&hadc1);
  //HAL_ADC_Start_DMA(&hadc1, &hall_data, 1);


  HAL_UART_Receive_IT(&huart4, rx_buff, 1);
 8003cd8:	2201      	movs	r2, #1
 8003cda:	491a      	ldr	r1, [pc, #104]	@ (8003d44 <main+0xac>)
 8003cdc:	481a      	ldr	r0, [pc, #104]	@ (8003d48 <main+0xb0>)
 8003cde:	f005 f991 	bl	8009004 <HAL_UART_Receive_IT>
    * Interface reference is given as a parameter
    * For I2C : BMI3_I2C_INTF
    * For SPI : BMI3_SPI_INTF
    */
  /* Select accel and gyro sensor. */
   sensor_data[0].type = BMI323_ACCEL;
 8003ce2:	4b1a      	ldr	r3, [pc, #104]	@ (8003d4c <main+0xb4>)
 8003ce4:	2200      	movs	r2, #0
 8003ce6:	701a      	strb	r2, [r3, #0]
   sensor_data[1].type = BMI323_GYRO;
 8003ce8:	4b18      	ldr	r3, [pc, #96]	@ (8003d4c <main+0xb4>)
 8003cea:	2201      	movs	r2, #1
 8003cec:	751a      	strb	r2, [r3, #20]
   sensor_data[2].type = BMI323_TEMP;
 8003cee:	4b17      	ldr	r3, [pc, #92]	@ (8003d4c <main+0xb4>)
 8003cf0:	220d      	movs	r2, #13
 8003cf2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
   rslt = bmi3_interface_init(&dev, BMI3_I2C_INTF);
 8003cf6:	2101      	movs	r1, #1
 8003cf8:	4815      	ldr	r0, [pc, #84]	@ (8003d50 <main+0xb8>)
 8003cfa:	f7ff fec9 	bl	8003a90 <bmi3_interface_init>
 8003cfe:	4603      	mov	r3, r0
 8003d00:	461a      	mov	r2, r3
 8003d02:	4b14      	ldr	r3, [pc, #80]	@ (8003d54 <main+0xbc>)
 8003d04:	701a      	strb	r2, [r3, #0]
   bmi3_error_codes_print_result("bmi3_interface_init", rslt);
 8003d06:	4b13      	ldr	r3, [pc, #76]	@ (8003d54 <main+0xbc>)
 8003d08:	f993 3000 	ldrsb.w	r3, [r3]
 8003d0c:	4619      	mov	r1, r3
 8003d0e:	4812      	ldr	r0, [pc, #72]	@ (8003d58 <main+0xc0>)
 8003d10:	f7ff fdf4 	bl	80038fc <bmi3_error_codes_print_result>

   /* Initialize bmi323. */
   rslt = bmi323_init(&dev);
 8003d14:	480e      	ldr	r0, [pc, #56]	@ (8003d50 <main+0xb8>)
 8003d16:	f7ff f801 	bl	8002d1c <bmi323_init>
 8003d1a:	4603      	mov	r3, r0
 8003d1c:	461a      	mov	r2, r3
 8003d1e:	4b0d      	ldr	r3, [pc, #52]	@ (8003d54 <main+0xbc>)
 8003d20:	701a      	strb	r2, [r3, #0]
   bmi3_error_codes_print_result("bmi323_init", rslt);
 8003d22:	4b0c      	ldr	r3, [pc, #48]	@ (8003d54 <main+0xbc>)
 8003d24:	f993 3000 	ldrsb.w	r3, [r3]
 8003d28:	4619      	mov	r1, r3
 8003d2a:	480c      	ldr	r0, [pc, #48]	@ (8003d5c <main+0xc4>)
 8003d2c:	f7ff fde6 	bl	80038fc <bmi3_error_codes_print_result>

  	  	 */



	  check_buffer();
 8003d30:	f000 fb84 	bl	800443c <check_buffer>
	  check_angle();
 8003d34:	f000 fcc4 	bl	80046c0 <check_angle>
	  calculate_depth();
 8003d38:	f000 fc4e 	bl	80045d8 <calculate_depth>
	  check_buffer();
 8003d3c:	bf00      	nop
 8003d3e:	e7f7      	b.n	8003d30 <main+0x98>
 8003d40:	20000440 	.word	0x20000440
 8003d44:	200005b0 	.word	0x200005b0
 8003d48:	20000518 	.word	0x20000518
 8003d4c:	20000650 	.word	0x20000650
 8003d50:	2000062c 	.word	0x2000062c
 8003d54:	2000064c 	.word	0x2000064c
 8003d58:	0800da5c 	.word	0x0800da5c
 8003d5c:	0800da70 	.word	0x0800da70

08003d60 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003d60:	b580      	push	{r7, lr}
 8003d62:	b094      	sub	sp, #80	@ 0x50
 8003d64:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003d66:	f107 031c 	add.w	r3, r7, #28
 8003d6a:	2234      	movs	r2, #52	@ 0x34
 8003d6c:	2100      	movs	r1, #0
 8003d6e:	4618      	mov	r0, r3
 8003d70:	f006 fded 	bl	800a94e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003d74:	f107 0308 	add.w	r3, r7, #8
 8003d78:	2200      	movs	r2, #0
 8003d7a:	601a      	str	r2, [r3, #0]
 8003d7c:	605a      	str	r2, [r3, #4]
 8003d7e:	609a      	str	r2, [r3, #8]
 8003d80:	60da      	str	r2, [r3, #12]
 8003d82:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8003d84:	2300      	movs	r3, #0
 8003d86:	607b      	str	r3, [r7, #4]
 8003d88:	4b2c      	ldr	r3, [pc, #176]	@ (8003e3c <SystemClock_Config+0xdc>)
 8003d8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d8c:	4a2b      	ldr	r2, [pc, #172]	@ (8003e3c <SystemClock_Config+0xdc>)
 8003d8e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003d92:	6413      	str	r3, [r2, #64]	@ 0x40
 8003d94:	4b29      	ldr	r3, [pc, #164]	@ (8003e3c <SystemClock_Config+0xdc>)
 8003d96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d98:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003d9c:	607b      	str	r3, [r7, #4]
 8003d9e:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003da0:	2300      	movs	r3, #0
 8003da2:	603b      	str	r3, [r7, #0]
 8003da4:	4b26      	ldr	r3, [pc, #152]	@ (8003e40 <SystemClock_Config+0xe0>)
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	4a25      	ldr	r2, [pc, #148]	@ (8003e40 <SystemClock_Config+0xe0>)
 8003daa:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003dae:	6013      	str	r3, [r2, #0]
 8003db0:	4b23      	ldr	r3, [pc, #140]	@ (8003e40 <SystemClock_Config+0xe0>)
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8003db8:	603b      	str	r3, [r7, #0]
 8003dba:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8003dbc:	2302      	movs	r3, #2
 8003dbe:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003dc0:	2301      	movs	r3, #1
 8003dc2:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003dc4:	2310      	movs	r3, #16
 8003dc6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003dc8:	2302      	movs	r3, #2
 8003dca:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8003dcc:	2300      	movs	r3, #0
 8003dce:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 8003dd0:	2308      	movs	r3, #8
 8003dd2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 180;
 8003dd4:	23b4      	movs	r3, #180	@ 0xb4
 8003dd6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8003dd8:	2302      	movs	r3, #2
 8003dda:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8003ddc:	2302      	movs	r3, #2
 8003dde:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8003de0:	2302      	movs	r3, #2
 8003de2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003de4:	f107 031c 	add.w	r3, r7, #28
 8003de8:	4618      	mov	r0, r3
 8003dea:	f004 f8bb 	bl	8007f64 <HAL_RCC_OscConfig>
 8003dee:	4603      	mov	r3, r0
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d001      	beq.n	8003df8 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8003df4:	f000 fd02 	bl	80047fc <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8003df8:	f003 f9f0 	bl	80071dc <HAL_PWREx_EnableOverDrive>
 8003dfc:	4603      	mov	r3, r0
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d001      	beq.n	8003e06 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8003e02:	f000 fcfb 	bl	80047fc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003e06:	230f      	movs	r3, #15
 8003e08:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003e0a:	2302      	movs	r3, #2
 8003e0c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003e0e:	2300      	movs	r3, #0
 8003e10:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8003e12:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8003e16:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8003e18:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003e1c:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8003e1e:	f107 0308 	add.w	r3, r7, #8
 8003e22:	2105      	movs	r1, #5
 8003e24:	4618      	mov	r0, r3
 8003e26:	f003 fa29 	bl	800727c <HAL_RCC_ClockConfig>
 8003e2a:	4603      	mov	r3, r0
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	d001      	beq.n	8003e34 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8003e30:	f000 fce4 	bl	80047fc <Error_Handler>
  }
}
 8003e34:	bf00      	nop
 8003e36:	3750      	adds	r7, #80	@ 0x50
 8003e38:	46bd      	mov	sp, r7
 8003e3a:	bd80      	pop	{r7, pc}
 8003e3c:	40023800 	.word	0x40023800
 8003e40:	40007000 	.word	0x40007000

08003e44 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8003e44:	b580      	push	{r7, lr}
 8003e46:	b098      	sub	sp, #96	@ 0x60
 8003e48:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003e4a:	1d3b      	adds	r3, r7, #4
 8003e4c:	225c      	movs	r2, #92	@ 0x5c
 8003e4e:	2100      	movs	r1, #0
 8003e50:	4618      	mov	r0, r3
 8003e52:	f006 fd7c 	bl	800a94e <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_TIM;
 8003e56:	2310      	movs	r3, #16
 8003e58:	607b      	str	r3, [r7, #4]
  PeriphClkInitStruct.TIMPresSelection = RCC_TIMPRES_ACTIVATED;
 8003e5a:	2301      	movs	r3, #1
 8003e5c:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003e60:	1d3b      	adds	r3, r7, #4
 8003e62:	4618      	mov	r0, r3
 8003e64:	f003 fb24 	bl	80074b0 <HAL_RCCEx_PeriphCLKConfig>
 8003e68:	4603      	mov	r3, r0
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d001      	beq.n	8003e72 <PeriphCommonClock_Config+0x2e>
  {
    Error_Handler();
 8003e6e:	f000 fcc5 	bl	80047fc <Error_Handler>
  }
}
 8003e72:	bf00      	nop
 8003e74:	3760      	adds	r7, #96	@ 0x60
 8003e76:	46bd      	mov	sp, r7
 8003e78:	bd80      	pop	{r7, pc}

08003e7a <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 8003e7a:	b580      	push	{r7, lr}
 8003e7c:	af00      	add	r7, sp, #0
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8003e7e:	2200      	movs	r2, #0
 8003e80:	2100      	movs	r1, #0
 8003e82:	2038      	movs	r0, #56	@ 0x38
 8003e84:	f001 fbf5 	bl	8005672 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8003e88:	2038      	movs	r0, #56	@ 0x38
 8003e8a:	f001 fc0e 	bl	80056aa <HAL_NVIC_EnableIRQ>
  /* TIM2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8003e8e:	2200      	movs	r2, #0
 8003e90:	2100      	movs	r1, #0
 8003e92:	201c      	movs	r0, #28
 8003e94:	f001 fbed 	bl	8005672 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8003e98:	201c      	movs	r0, #28
 8003e9a:	f001 fc06 	bl	80056aa <HAL_NVIC_EnableIRQ>
  /* TIM3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8003e9e:	2200      	movs	r2, #0
 8003ea0:	2100      	movs	r1, #0
 8003ea2:	201d      	movs	r0, #29
 8003ea4:	f001 fbe5 	bl	8005672 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8003ea8:	201d      	movs	r0, #29
 8003eaa:	f001 fbfe 	bl	80056aa <HAL_NVIC_EnableIRQ>
  /* UART4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 8003eae:	2200      	movs	r2, #0
 8003eb0:	2100      	movs	r1, #0
 8003eb2:	2034      	movs	r0, #52	@ 0x34
 8003eb4:	f001 fbdd 	bl	8005672 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(UART4_IRQn);
 8003eb8:	2034      	movs	r0, #52	@ 0x34
 8003eba:	f001 fbf6 	bl	80056aa <HAL_NVIC_EnableIRQ>
  /* EXTI9_5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8003ebe:	2200      	movs	r2, #0
 8003ec0:	2100      	movs	r1, #0
 8003ec2:	2017      	movs	r0, #23
 8003ec4:	f001 fbd5 	bl	8005672 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8003ec8:	2017      	movs	r0, #23
 8003eca:	f001 fbee 	bl	80056aa <HAL_NVIC_EnableIRQ>
  /* EXTI15_10_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8003ece:	2200      	movs	r2, #0
 8003ed0:	2100      	movs	r1, #0
 8003ed2:	2028      	movs	r0, #40	@ 0x28
 8003ed4:	f001 fbcd 	bl	8005672 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8003ed8:	2028      	movs	r0, #40	@ 0x28
 8003eda:	f001 fbe6 	bl	80056aa <HAL_NVIC_EnableIRQ>
}
 8003ede:	bf00      	nop
 8003ee0:	bd80      	pop	{r7, pc}
	...

08003ee4 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8003ee4:	b580      	push	{r7, lr}
 8003ee6:	b084      	sub	sp, #16
 8003ee8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8003eea:	463b      	mov	r3, r7
 8003eec:	2200      	movs	r2, #0
 8003eee:	601a      	str	r2, [r3, #0]
 8003ef0:	605a      	str	r2, [r3, #4]
 8003ef2:	609a      	str	r2, [r3, #8]
 8003ef4:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8003ef6:	4b21      	ldr	r3, [pc, #132]	@ (8003f7c <MX_ADC1_Init+0x98>)
 8003ef8:	4a21      	ldr	r2, [pc, #132]	@ (8003f80 <MX_ADC1_Init+0x9c>)
 8003efa:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV6;
 8003efc:	4b1f      	ldr	r3, [pc, #124]	@ (8003f7c <MX_ADC1_Init+0x98>)
 8003efe:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8003f02:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8003f04:	4b1d      	ldr	r3, [pc, #116]	@ (8003f7c <MX_ADC1_Init+0x98>)
 8003f06:	2200      	movs	r2, #0
 8003f08:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8003f0a:	4b1c      	ldr	r3, [pc, #112]	@ (8003f7c <MX_ADC1_Init+0x98>)
 8003f0c:	2200      	movs	r2, #0
 8003f0e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8003f10:	4b1a      	ldr	r3, [pc, #104]	@ (8003f7c <MX_ADC1_Init+0x98>)
 8003f12:	2201      	movs	r2, #1
 8003f14:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8003f16:	4b19      	ldr	r3, [pc, #100]	@ (8003f7c <MX_ADC1_Init+0x98>)
 8003f18:	2200      	movs	r2, #0
 8003f1a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8003f1e:	4b17      	ldr	r3, [pc, #92]	@ (8003f7c <MX_ADC1_Init+0x98>)
 8003f20:	2200      	movs	r2, #0
 8003f22:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8003f24:	4b15      	ldr	r3, [pc, #84]	@ (8003f7c <MX_ADC1_Init+0x98>)
 8003f26:	4a17      	ldr	r2, [pc, #92]	@ (8003f84 <MX_ADC1_Init+0xa0>)
 8003f28:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8003f2a:	4b14      	ldr	r3, [pc, #80]	@ (8003f7c <MX_ADC1_Init+0x98>)
 8003f2c:	2200      	movs	r2, #0
 8003f2e:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8003f30:	4b12      	ldr	r3, [pc, #72]	@ (8003f7c <MX_ADC1_Init+0x98>)
 8003f32:	2201      	movs	r2, #1
 8003f34:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8003f36:	4b11      	ldr	r3, [pc, #68]	@ (8003f7c <MX_ADC1_Init+0x98>)
 8003f38:	2201      	movs	r2, #1
 8003f3a:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8003f3e:	4b0f      	ldr	r3, [pc, #60]	@ (8003f7c <MX_ADC1_Init+0x98>)
 8003f40:	2201      	movs	r2, #1
 8003f42:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8003f44:	480d      	ldr	r0, [pc, #52]	@ (8003f7c <MX_ADC1_Init+0x98>)
 8003f46:	f001 f847 	bl	8004fd8 <HAL_ADC_Init>
 8003f4a:	4603      	mov	r3, r0
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d001      	beq.n	8003f54 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8003f50:	f000 fc54 	bl	80047fc <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8003f54:	2300      	movs	r3, #0
 8003f56:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8003f58:	2301      	movs	r3, #1
 8003f5a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8003f5c:	2300      	movs	r3, #0
 8003f5e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003f60:	463b      	mov	r3, r7
 8003f62:	4619      	mov	r1, r3
 8003f64:	4805      	ldr	r0, [pc, #20]	@ (8003f7c <MX_ADC1_Init+0x98>)
 8003f66:	f001 f87b 	bl	8005060 <HAL_ADC_ConfigChannel>
 8003f6a:	4603      	mov	r3, r0
 8003f6c:	2b00      	cmp	r3, #0
 8003f6e:	d001      	beq.n	8003f74 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8003f70:	f000 fc44 	bl	80047fc <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8003f74:	bf00      	nop
 8003f76:	3710      	adds	r7, #16
 8003f78:	46bd      	mov	sp, r7
 8003f7a:	bd80      	pop	{r7, pc}
 8003f7c:	20000344 	.word	0x20000344
 8003f80:	40012000 	.word	0x40012000
 8003f84:	0f000001 	.word	0x0f000001

08003f88 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8003f88:	b580      	push	{r7, lr}
 8003f8a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8003f8c:	4b12      	ldr	r3, [pc, #72]	@ (8003fd8 <MX_I2C1_Init+0x50>)
 8003f8e:	4a13      	ldr	r2, [pc, #76]	@ (8003fdc <MX_I2C1_Init+0x54>)
 8003f90:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8003f92:	4b11      	ldr	r3, [pc, #68]	@ (8003fd8 <MX_I2C1_Init+0x50>)
 8003f94:	4a12      	ldr	r2, [pc, #72]	@ (8003fe0 <MX_I2C1_Init+0x58>)
 8003f96:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8003f98:	4b0f      	ldr	r3, [pc, #60]	@ (8003fd8 <MX_I2C1_Init+0x50>)
 8003f9a:	2200      	movs	r2, #0
 8003f9c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8003f9e:	4b0e      	ldr	r3, [pc, #56]	@ (8003fd8 <MX_I2C1_Init+0x50>)
 8003fa0:	2200      	movs	r2, #0
 8003fa2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003fa4:	4b0c      	ldr	r3, [pc, #48]	@ (8003fd8 <MX_I2C1_Init+0x50>)
 8003fa6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8003faa:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003fac:	4b0a      	ldr	r3, [pc, #40]	@ (8003fd8 <MX_I2C1_Init+0x50>)
 8003fae:	2200      	movs	r2, #0
 8003fb0:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8003fb2:	4b09      	ldr	r3, [pc, #36]	@ (8003fd8 <MX_I2C1_Init+0x50>)
 8003fb4:	2200      	movs	r2, #0
 8003fb6:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003fb8:	4b07      	ldr	r3, [pc, #28]	@ (8003fd8 <MX_I2C1_Init+0x50>)
 8003fba:	2200      	movs	r2, #0
 8003fbc:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003fbe:	4b06      	ldr	r3, [pc, #24]	@ (8003fd8 <MX_I2C1_Init+0x50>)
 8003fc0:	2200      	movs	r2, #0
 8003fc2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8003fc4:	4804      	ldr	r0, [pc, #16]	@ (8003fd8 <MX_I2C1_Init+0x50>)
 8003fc6:	f002 f8e5 	bl	8006194 <HAL_I2C_Init>
 8003fca:	4603      	mov	r3, r0
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	d001      	beq.n	8003fd4 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8003fd0:	f000 fc14 	bl	80047fc <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8003fd4:	bf00      	nop
 8003fd6:	bd80      	pop	{r7, pc}
 8003fd8:	200003ec 	.word	0x200003ec
 8003fdc:	40005400 	.word	0x40005400
 8003fe0:	000186a0 	.word	0x000186a0

08003fe4 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8003fe4:	b580      	push	{r7, lr}
 8003fe6:	b08c      	sub	sp, #48	@ 0x30
 8003fe8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8003fea:	f107 030c 	add.w	r3, r7, #12
 8003fee:	2224      	movs	r2, #36	@ 0x24
 8003ff0:	2100      	movs	r1, #0
 8003ff2:	4618      	mov	r0, r3
 8003ff4:	f006 fcab 	bl	800a94e <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003ff8:	1d3b      	adds	r3, r7, #4
 8003ffa:	2200      	movs	r2, #0
 8003ffc:	601a      	str	r2, [r3, #0]
 8003ffe:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8004000:	4b22      	ldr	r3, [pc, #136]	@ (800408c <MX_TIM1_Init+0xa8>)
 8004002:	4a23      	ldr	r2, [pc, #140]	@ (8004090 <MX_TIM1_Init+0xac>)
 8004004:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8004006:	4b21      	ldr	r3, [pc, #132]	@ (800408c <MX_TIM1_Init+0xa8>)
 8004008:	2200      	movs	r2, #0
 800400a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800400c:	4b1f      	ldr	r3, [pc, #124]	@ (800408c <MX_TIM1_Init+0xa8>)
 800400e:	2200      	movs	r2, #0
 8004010:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 2048;
 8004012:	4b1e      	ldr	r3, [pc, #120]	@ (800408c <MX_TIM1_Init+0xa8>)
 8004014:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004018:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800401a:	4b1c      	ldr	r3, [pc, #112]	@ (800408c <MX_TIM1_Init+0xa8>)
 800401c:	2200      	movs	r2, #0
 800401e:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8004020:	4b1a      	ldr	r3, [pc, #104]	@ (800408c <MX_TIM1_Init+0xa8>)
 8004022:	2200      	movs	r2, #0
 8004024:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004026:	4b19      	ldr	r3, [pc, #100]	@ (800408c <MX_TIM1_Init+0xa8>)
 8004028:	2200      	movs	r2, #0
 800402a:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 800402c:	2301      	movs	r3, #1
 800402e:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8004030:	2300      	movs	r3, #0
 8004032:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8004034:	2301      	movs	r3, #1
 8004036:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8004038:	2300      	movs	r3, #0
 800403a:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800403c:	2300      	movs	r3, #0
 800403e:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8004040:	2300      	movs	r3, #0
 8004042:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8004044:	2301      	movs	r3, #1
 8004046:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8004048:	2300      	movs	r3, #0
 800404a:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 800404c:	2300      	movs	r3, #0
 800404e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 8004050:	f107 030c 	add.w	r3, r7, #12
 8004054:	4619      	mov	r1, r3
 8004056:	480d      	ldr	r0, [pc, #52]	@ (800408c <MX_TIM1_Init+0xa8>)
 8004058:	f004 fa71 	bl	800853e <HAL_TIM_Encoder_Init>
 800405c:	4603      	mov	r3, r0
 800405e:	2b00      	cmp	r3, #0
 8004060:	d001      	beq.n	8004066 <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 8004062:	f000 fbcb 	bl	80047fc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004066:	2300      	movs	r3, #0
 8004068:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800406a:	2300      	movs	r3, #0
 800406c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800406e:	1d3b      	adds	r3, r7, #4
 8004070:	4619      	mov	r1, r3
 8004072:	4806      	ldr	r0, [pc, #24]	@ (800408c <MX_TIM1_Init+0xa8>)
 8004074:	f004 fee6 	bl	8008e44 <HAL_TIMEx_MasterConfigSynchronization>
 8004078:	4603      	mov	r3, r0
 800407a:	2b00      	cmp	r3, #0
 800407c:	d001      	beq.n	8004082 <MX_TIM1_Init+0x9e>
  {
    Error_Handler();
 800407e:	f000 fbbd 	bl	80047fc <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8004082:	bf00      	nop
 8004084:	3730      	adds	r7, #48	@ 0x30
 8004086:	46bd      	mov	sp, r7
 8004088:	bd80      	pop	{r7, pc}
 800408a:	bf00      	nop
 800408c:	20000440 	.word	0x20000440
 8004090:	40010000 	.word	0x40010000

08004094 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8004094:	b580      	push	{r7, lr}
 8004096:	b086      	sub	sp, #24
 8004098:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800409a:	f107 0308 	add.w	r3, r7, #8
 800409e:	2200      	movs	r2, #0
 80040a0:	601a      	str	r2, [r3, #0]
 80040a2:	605a      	str	r2, [r3, #4]
 80040a4:	609a      	str	r2, [r3, #8]
 80040a6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80040a8:	463b      	mov	r3, r7
 80040aa:	2200      	movs	r2, #0
 80040ac:	601a      	str	r2, [r3, #0]
 80040ae:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80040b0:	4b1d      	ldr	r3, [pc, #116]	@ (8004128 <MX_TIM2_Init+0x94>)
 80040b2:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80040b6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80040b8:	4b1b      	ldr	r3, [pc, #108]	@ (8004128 <MX_TIM2_Init+0x94>)
 80040ba:	2200      	movs	r2, #0
 80040bc:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80040be:	4b1a      	ldr	r3, [pc, #104]	@ (8004128 <MX_TIM2_Init+0x94>)
 80040c0:	2200      	movs	r2, #0
 80040c2:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 37500;
 80040c4:	4b18      	ldr	r3, [pc, #96]	@ (8004128 <MX_TIM2_Init+0x94>)
 80040c6:	f249 227c 	movw	r2, #37500	@ 0x927c
 80040ca:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80040cc:	4b16      	ldr	r3, [pc, #88]	@ (8004128 <MX_TIM2_Init+0x94>)
 80040ce:	2200      	movs	r2, #0
 80040d0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80040d2:	4b15      	ldr	r3, [pc, #84]	@ (8004128 <MX_TIM2_Init+0x94>)
 80040d4:	2200      	movs	r2, #0
 80040d6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80040d8:	4813      	ldr	r0, [pc, #76]	@ (8004128 <MX_TIM2_Init+0x94>)
 80040da:	f004 f9e1 	bl	80084a0 <HAL_TIM_Base_Init>
 80040de:	4603      	mov	r3, r0
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d001      	beq.n	80040e8 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80040e4:	f000 fb8a 	bl	80047fc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80040e8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80040ec:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80040ee:	f107 0308 	add.w	r3, r7, #8
 80040f2:	4619      	mov	r1, r3
 80040f4:	480c      	ldr	r0, [pc, #48]	@ (8004128 <MX_TIM2_Init+0x94>)
 80040f6:	f004 fc46 	bl	8008986 <HAL_TIM_ConfigClockSource>
 80040fa:	4603      	mov	r3, r0
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	d001      	beq.n	8004104 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8004100:	f000 fb7c 	bl	80047fc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004104:	2300      	movs	r3, #0
 8004106:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004108:	2300      	movs	r3, #0
 800410a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800410c:	463b      	mov	r3, r7
 800410e:	4619      	mov	r1, r3
 8004110:	4805      	ldr	r0, [pc, #20]	@ (8004128 <MX_TIM2_Init+0x94>)
 8004112:	f004 fe97 	bl	8008e44 <HAL_TIMEx_MasterConfigSynchronization>
 8004116:	4603      	mov	r3, r0
 8004118:	2b00      	cmp	r3, #0
 800411a:	d001      	beq.n	8004120 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 800411c:	f000 fb6e 	bl	80047fc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8004120:	bf00      	nop
 8004122:	3718      	adds	r7, #24
 8004124:	46bd      	mov	sp, r7
 8004126:	bd80      	pop	{r7, pc}
 8004128:	20000488 	.word	0x20000488

0800412c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800412c:	b580      	push	{r7, lr}
 800412e:	b086      	sub	sp, #24
 8004130:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004132:	f107 0308 	add.w	r3, r7, #8
 8004136:	2200      	movs	r2, #0
 8004138:	601a      	str	r2, [r3, #0]
 800413a:	605a      	str	r2, [r3, #4]
 800413c:	609a      	str	r2, [r3, #8]
 800413e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004140:	463b      	mov	r3, r7
 8004142:	2200      	movs	r2, #0
 8004144:	601a      	str	r2, [r3, #0]
 8004146:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8004148:	4b1d      	ldr	r3, [pc, #116]	@ (80041c0 <MX_TIM3_Init+0x94>)
 800414a:	4a1e      	ldr	r2, [pc, #120]	@ (80041c4 <MX_TIM3_Init+0x98>)
 800414c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 10-1;
 800414e:	4b1c      	ldr	r3, [pc, #112]	@ (80041c0 <MX_TIM3_Init+0x94>)
 8004150:	2209      	movs	r2, #9
 8004152:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004154:	4b1a      	ldr	r3, [pc, #104]	@ (80041c0 <MX_TIM3_Init+0x94>)
 8004156:	2200      	movs	r2, #0
 8004158:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 10000-1;
 800415a:	4b19      	ldr	r3, [pc, #100]	@ (80041c0 <MX_TIM3_Init+0x94>)
 800415c:	f242 720f 	movw	r2, #9999	@ 0x270f
 8004160:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004162:	4b17      	ldr	r3, [pc, #92]	@ (80041c0 <MX_TIM3_Init+0x94>)
 8004164:	2200      	movs	r2, #0
 8004166:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004168:	4b15      	ldr	r3, [pc, #84]	@ (80041c0 <MX_TIM3_Init+0x94>)
 800416a:	2200      	movs	r2, #0
 800416c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800416e:	4814      	ldr	r0, [pc, #80]	@ (80041c0 <MX_TIM3_Init+0x94>)
 8004170:	f004 f996 	bl	80084a0 <HAL_TIM_Base_Init>
 8004174:	4603      	mov	r3, r0
 8004176:	2b00      	cmp	r3, #0
 8004178:	d001      	beq.n	800417e <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 800417a:	f000 fb3f 	bl	80047fc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800417e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004182:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8004184:	f107 0308 	add.w	r3, r7, #8
 8004188:	4619      	mov	r1, r3
 800418a:	480d      	ldr	r0, [pc, #52]	@ (80041c0 <MX_TIM3_Init+0x94>)
 800418c:	f004 fbfb 	bl	8008986 <HAL_TIM_ConfigClockSource>
 8004190:	4603      	mov	r3, r0
 8004192:	2b00      	cmp	r3, #0
 8004194:	d001      	beq.n	800419a <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 8004196:	f000 fb31 	bl	80047fc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800419a:	2300      	movs	r3, #0
 800419c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800419e:	2300      	movs	r3, #0
 80041a0:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80041a2:	463b      	mov	r3, r7
 80041a4:	4619      	mov	r1, r3
 80041a6:	4806      	ldr	r0, [pc, #24]	@ (80041c0 <MX_TIM3_Init+0x94>)
 80041a8:	f004 fe4c 	bl	8008e44 <HAL_TIMEx_MasterConfigSynchronization>
 80041ac:	4603      	mov	r3, r0
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d001      	beq.n	80041b6 <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 80041b2:	f000 fb23 	bl	80047fc <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80041b6:	bf00      	nop
 80041b8:	3718      	adds	r7, #24
 80041ba:	46bd      	mov	sp, r7
 80041bc:	bd80      	pop	{r7, pc}
 80041be:	bf00      	nop
 80041c0:	200004d0 	.word	0x200004d0
 80041c4:	40000400 	.word	0x40000400

080041c8 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 80041c8:	b580      	push	{r7, lr}
 80041ca:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 80041cc:	4b11      	ldr	r3, [pc, #68]	@ (8004214 <MX_UART4_Init+0x4c>)
 80041ce:	4a12      	ldr	r2, [pc, #72]	@ (8004218 <MX_UART4_Init+0x50>)
 80041d0:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 4800;
 80041d2:	4b10      	ldr	r3, [pc, #64]	@ (8004214 <MX_UART4_Init+0x4c>)
 80041d4:	f44f 5296 	mov.w	r2, #4800	@ 0x12c0
 80041d8:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 80041da:	4b0e      	ldr	r3, [pc, #56]	@ (8004214 <MX_UART4_Init+0x4c>)
 80041dc:	2200      	movs	r2, #0
 80041de:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 80041e0:	4b0c      	ldr	r3, [pc, #48]	@ (8004214 <MX_UART4_Init+0x4c>)
 80041e2:	2200      	movs	r2, #0
 80041e4:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 80041e6:	4b0b      	ldr	r3, [pc, #44]	@ (8004214 <MX_UART4_Init+0x4c>)
 80041e8:	2200      	movs	r2, #0
 80041ea:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_RX;
 80041ec:	4b09      	ldr	r3, [pc, #36]	@ (8004214 <MX_UART4_Init+0x4c>)
 80041ee:	2204      	movs	r2, #4
 80041f0:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80041f2:	4b08      	ldr	r3, [pc, #32]	@ (8004214 <MX_UART4_Init+0x4c>)
 80041f4:	2200      	movs	r2, #0
 80041f6:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 80041f8:	4b06      	ldr	r3, [pc, #24]	@ (8004214 <MX_UART4_Init+0x4c>)
 80041fa:	2200      	movs	r2, #0
 80041fc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 80041fe:	4805      	ldr	r0, [pc, #20]	@ (8004214 <MX_UART4_Init+0x4c>)
 8004200:	f004 feb0 	bl	8008f64 <HAL_UART_Init>
 8004204:	4603      	mov	r3, r0
 8004206:	2b00      	cmp	r3, #0
 8004208:	d001      	beq.n	800420e <MX_UART4_Init+0x46>
  {
    Error_Handler();
 800420a:	f000 faf7 	bl	80047fc <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 800420e:	bf00      	nop
 8004210:	bd80      	pop	{r7, pc}
 8004212:	bf00      	nop
 8004214:	20000518 	.word	0x20000518
 8004218:	40004c00 	.word	0x40004c00

0800421c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800421c:	b580      	push	{r7, lr}
 800421e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8004220:	4b11      	ldr	r3, [pc, #68]	@ (8004268 <MX_USART2_UART_Init+0x4c>)
 8004222:	4a12      	ldr	r2, [pc, #72]	@ (800426c <MX_USART2_UART_Init+0x50>)
 8004224:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8004226:	4b10      	ldr	r3, [pc, #64]	@ (8004268 <MX_USART2_UART_Init+0x4c>)
 8004228:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800422c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800422e:	4b0e      	ldr	r3, [pc, #56]	@ (8004268 <MX_USART2_UART_Init+0x4c>)
 8004230:	2200      	movs	r2, #0
 8004232:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8004234:	4b0c      	ldr	r3, [pc, #48]	@ (8004268 <MX_USART2_UART_Init+0x4c>)
 8004236:	2200      	movs	r2, #0
 8004238:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800423a:	4b0b      	ldr	r3, [pc, #44]	@ (8004268 <MX_USART2_UART_Init+0x4c>)
 800423c:	2200      	movs	r2, #0
 800423e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8004240:	4b09      	ldr	r3, [pc, #36]	@ (8004268 <MX_USART2_UART_Init+0x4c>)
 8004242:	220c      	movs	r2, #12
 8004244:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004246:	4b08      	ldr	r3, [pc, #32]	@ (8004268 <MX_USART2_UART_Init+0x4c>)
 8004248:	2200      	movs	r2, #0
 800424a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800424c:	4b06      	ldr	r3, [pc, #24]	@ (8004268 <MX_USART2_UART_Init+0x4c>)
 800424e:	2200      	movs	r2, #0
 8004250:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8004252:	4805      	ldr	r0, [pc, #20]	@ (8004268 <MX_USART2_UART_Init+0x4c>)
 8004254:	f004 fe86 	bl	8008f64 <HAL_UART_Init>
 8004258:	4603      	mov	r3, r0
 800425a:	2b00      	cmp	r3, #0
 800425c:	d001      	beq.n	8004262 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800425e:	f000 facd 	bl	80047fc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8004262:	bf00      	nop
 8004264:	bd80      	pop	{r7, pc}
 8004266:	bf00      	nop
 8004268:	20000560 	.word	0x20000560
 800426c:	40004400 	.word	0x40004400

08004270 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8004270:	b480      	push	{r7}
 8004272:	b083      	sub	sp, #12
 8004274:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8004276:	2300      	movs	r3, #0
 8004278:	607b      	str	r3, [r7, #4]
 800427a:	4b09      	ldr	r3, [pc, #36]	@ (80042a0 <MX_DMA_Init+0x30>)
 800427c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800427e:	4a08      	ldr	r2, [pc, #32]	@ (80042a0 <MX_DMA_Init+0x30>)
 8004280:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8004284:	6313      	str	r3, [r2, #48]	@ 0x30
 8004286:	4b06      	ldr	r3, [pc, #24]	@ (80042a0 <MX_DMA_Init+0x30>)
 8004288:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800428a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800428e:	607b      	str	r3, [r7, #4]
 8004290:	687b      	ldr	r3, [r7, #4]

}
 8004292:	bf00      	nop
 8004294:	370c      	adds	r7, #12
 8004296:	46bd      	mov	sp, r7
 8004298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800429c:	4770      	bx	lr
 800429e:	bf00      	nop
 80042a0:	40023800 	.word	0x40023800

080042a4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80042a4:	b580      	push	{r7, lr}
 80042a6:	b08a      	sub	sp, #40	@ 0x28
 80042a8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80042aa:	f107 0314 	add.w	r3, r7, #20
 80042ae:	2200      	movs	r2, #0
 80042b0:	601a      	str	r2, [r3, #0]
 80042b2:	605a      	str	r2, [r3, #4]
 80042b4:	609a      	str	r2, [r3, #8]
 80042b6:	60da      	str	r2, [r3, #12]
 80042b8:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80042ba:	2300      	movs	r3, #0
 80042bc:	613b      	str	r3, [r7, #16]
 80042be:	4b3f      	ldr	r3, [pc, #252]	@ (80043bc <MX_GPIO_Init+0x118>)
 80042c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042c2:	4a3e      	ldr	r2, [pc, #248]	@ (80043bc <MX_GPIO_Init+0x118>)
 80042c4:	f043 0304 	orr.w	r3, r3, #4
 80042c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80042ca:	4b3c      	ldr	r3, [pc, #240]	@ (80043bc <MX_GPIO_Init+0x118>)
 80042cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042ce:	f003 0304 	and.w	r3, r3, #4
 80042d2:	613b      	str	r3, [r7, #16]
 80042d4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80042d6:	2300      	movs	r3, #0
 80042d8:	60fb      	str	r3, [r7, #12]
 80042da:	4b38      	ldr	r3, [pc, #224]	@ (80043bc <MX_GPIO_Init+0x118>)
 80042dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042de:	4a37      	ldr	r2, [pc, #220]	@ (80043bc <MX_GPIO_Init+0x118>)
 80042e0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80042e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80042e6:	4b35      	ldr	r3, [pc, #212]	@ (80043bc <MX_GPIO_Init+0x118>)
 80042e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80042ee:	60fb      	str	r3, [r7, #12]
 80042f0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80042f2:	2300      	movs	r3, #0
 80042f4:	60bb      	str	r3, [r7, #8]
 80042f6:	4b31      	ldr	r3, [pc, #196]	@ (80043bc <MX_GPIO_Init+0x118>)
 80042f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042fa:	4a30      	ldr	r2, [pc, #192]	@ (80043bc <MX_GPIO_Init+0x118>)
 80042fc:	f043 0301 	orr.w	r3, r3, #1
 8004300:	6313      	str	r3, [r2, #48]	@ 0x30
 8004302:	4b2e      	ldr	r3, [pc, #184]	@ (80043bc <MX_GPIO_Init+0x118>)
 8004304:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004306:	f003 0301 	and.w	r3, r3, #1
 800430a:	60bb      	str	r3, [r7, #8]
 800430c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800430e:	2300      	movs	r3, #0
 8004310:	607b      	str	r3, [r7, #4]
 8004312:	4b2a      	ldr	r3, [pc, #168]	@ (80043bc <MX_GPIO_Init+0x118>)
 8004314:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004316:	4a29      	ldr	r2, [pc, #164]	@ (80043bc <MX_GPIO_Init+0x118>)
 8004318:	f043 0302 	orr.w	r3, r3, #2
 800431c:	6313      	str	r3, [r2, #48]	@ 0x30
 800431e:	4b27      	ldr	r3, [pc, #156]	@ (80043bc <MX_GPIO_Init+0x118>)
 8004320:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004322:	f003 0302 	and.w	r3, r3, #2
 8004326:	607b      	str	r3, [r7, #4]
 8004328:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800432a:	2200      	movs	r2, #0
 800432c:	2120      	movs	r1, #32
 800432e:	4824      	ldr	r0, [pc, #144]	@ (80043c0 <MX_GPIO_Init+0x11c>)
 8004330:	f001 fefe 	bl	8006130 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_RESET);
 8004334:	2200      	movs	r2, #0
 8004336:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800433a:	4822      	ldr	r0, [pc, #136]	@ (80043c4 <MX_GPIO_Init+0x120>)
 800433c:	f001 fef8 	bl	8006130 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8004340:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8004344:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8004346:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 800434a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800434c:	2300      	movs	r3, #0
 800434e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8004350:	f107 0314 	add.w	r3, r7, #20
 8004354:	4619      	mov	r1, r3
 8004356:	481c      	ldr	r0, [pc, #112]	@ (80043c8 <MX_GPIO_Init+0x124>)
 8004358:	f001 fd3e 	bl	8005dd8 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800435c:	2320      	movs	r3, #32
 800435e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004360:	2301      	movs	r3, #1
 8004362:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004364:	2300      	movs	r3, #0
 8004366:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004368:	2300      	movs	r3, #0
 800436a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800436c:	f107 0314 	add.w	r3, r7, #20
 8004370:	4619      	mov	r1, r3
 8004372:	4813      	ldr	r0, [pc, #76]	@ (80043c0 <MX_GPIO_Init+0x11c>)
 8004374:	f001 fd30 	bl	8005dd8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 8004378:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800437c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800437e:	2301      	movs	r3, #1
 8004380:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004382:	2300      	movs	r3, #0
 8004384:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004386:	2300      	movs	r3, #0
 8004388:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800438a:	f107 0314 	add.w	r3, r7, #20
 800438e:	4619      	mov	r1, r3
 8004390:	480c      	ldr	r0, [pc, #48]	@ (80043c4 <MX_GPIO_Init+0x120>)
 8004392:	f001 fd21 	bl	8005dd8 <HAL_GPIO_Init>

  /*Configure GPIO pins : Hall2_Pin Hall1_Pin */
  GPIO_InitStruct.Pin = Hall2_Pin|Hall1_Pin;
 8004396:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800439a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 800439c:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 80043a0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80043a2:	2300      	movs	r3, #0
 80043a4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80043a6:	f107 0314 	add.w	r3, r7, #20
 80043aa:	4619      	mov	r1, r3
 80043ac:	4805      	ldr	r0, [pc, #20]	@ (80043c4 <MX_GPIO_Init+0x120>)
 80043ae:	f001 fd13 	bl	8005dd8 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80043b2:	bf00      	nop
 80043b4:	3728      	adds	r7, #40	@ 0x28
 80043b6:	46bd      	mov	sp, r7
 80043b8:	bd80      	pop	{r7, pc}
 80043ba:	bf00      	nop
 80043bc:	40023800 	.word	0x40023800
 80043c0:	40020000 	.word	0x40020000
 80043c4:	40020400 	.word	0x40020400
 80043c8:	40020800 	.word	0x40020800

080043cc <__io_putchar>:

/* USER CODE BEGIN 4 */
int __io_putchar(int ch)
{
 80043cc:	b580      	push	{r7, lr}
 80043ce:	b082      	sub	sp, #8
 80043d0:	af00      	add	r7, sp, #0
 80043d2:	6078      	str	r0, [r7, #4]
	ITM_SendChar(ch);
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	4618      	mov	r0, r3
 80043d8:	f7ff fc36 	bl	8003c48 <ITM_SendChar>
	return 0;
 80043dc:	2300      	movs	r3, #0
}
 80043de:	4618      	mov	r0, r3
 80043e0:	3708      	adds	r7, #8
 80043e2:	46bd      	mov	sp, r7
 80043e4:	bd80      	pop	{r7, pc}
	...

080043e8 <HAL_UART_RxCpltCallback>:
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80043e8:	b580      	push	{r7, lr}
 80043ea:	b082      	sub	sp, #8
 80043ec:	af00      	add	r7, sp, #0
 80043ee:	6078      	str	r0, [r7, #4]
	if(huart->Instance == UART4){
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	4a0c      	ldr	r2, [pc, #48]	@ (8004428 <HAL_UART_RxCpltCallback+0x40>)
 80043f6:	4293      	cmp	r3, r2
 80043f8:	d111      	bne.n	800441e <HAL_UART_RxCpltCallback+0x36>
		nmea[i]=rx_buff[0];
 80043fa:	4b0c      	ldr	r3, [pc, #48]	@ (800442c <HAL_UART_RxCpltCallback+0x44>)
 80043fc:	781b      	ldrb	r3, [r3, #0]
 80043fe:	461a      	mov	r2, r3
 8004400:	4b0b      	ldr	r3, [pc, #44]	@ (8004430 <HAL_UART_RxCpltCallback+0x48>)
 8004402:	7819      	ldrb	r1, [r3, #0]
 8004404:	4b0b      	ldr	r3, [pc, #44]	@ (8004434 <HAL_UART_RxCpltCallback+0x4c>)
 8004406:	5499      	strb	r1, [r3, r2]
		i++;
 8004408:	4b08      	ldr	r3, [pc, #32]	@ (800442c <HAL_UART_RxCpltCallback+0x44>)
 800440a:	781b      	ldrb	r3, [r3, #0]
 800440c:	3301      	adds	r3, #1
 800440e:	b2da      	uxtb	r2, r3
 8004410:	4b06      	ldr	r3, [pc, #24]	@ (800442c <HAL_UART_RxCpltCallback+0x44>)
 8004412:	701a      	strb	r2, [r3, #0]
		HAL_UART_Receive_IT(&huart4, rx_buff, 1);
 8004414:	2201      	movs	r2, #1
 8004416:	4906      	ldr	r1, [pc, #24]	@ (8004430 <HAL_UART_RxCpltCallback+0x48>)
 8004418:	4807      	ldr	r0, [pc, #28]	@ (8004438 <HAL_UART_RxCpltCallback+0x50>)
 800441a:	f004 fdf3 	bl	8009004 <HAL_UART_Receive_IT>
	}
}
 800441e:	bf00      	nop
 8004420:	3708      	adds	r7, #8
 8004422:	46bd      	mov	sp, r7
 8004424:	bd80      	pop	{r7, pc}
 8004426:	bf00      	nop
 8004428:	40004c00 	.word	0x40004c00
 800442c:	2000060b 	.word	0x2000060b
 8004430:	200005b0 	.word	0x200005b0
 8004434:	200005b4 	.word	0x200005b4
 8004438:	20000518 	.word	0x20000518

0800443c <check_buffer>:
void check_buffer(){
 800443c:	b580      	push	{r7, lr}
 800443e:	af00      	add	r7, sp, #0
	if(nmea[0]!=36){
 8004440:	4b0f      	ldr	r3, [pc, #60]	@ (8004480 <check_buffer+0x44>)
 8004442:	781b      	ldrb	r3, [r3, #0]
 8004444:	2b24      	cmp	r3, #36	@ 0x24
 8004446:	d002      	beq.n	800444e <check_buffer+0x12>
		i=0;
 8004448:	4b0e      	ldr	r3, [pc, #56]	@ (8004484 <check_buffer+0x48>)
 800444a:	2200      	movs	r2, #0
 800444c:	701a      	strb	r2, [r3, #0]
	}
	if(nmea[i-1]==10){
 800444e:	4b0d      	ldr	r3, [pc, #52]	@ (8004484 <check_buffer+0x48>)
 8004450:	781b      	ldrb	r3, [r3, #0]
 8004452:	3b01      	subs	r3, #1
 8004454:	4a0a      	ldr	r2, [pc, #40]	@ (8004480 <check_buffer+0x44>)
 8004456:	5cd3      	ldrb	r3, [r2, r3]
 8004458:	2b0a      	cmp	r3, #10
 800445a:	d10e      	bne.n	800447a <check_buffer+0x3e>

		i=0;
 800445c:	4b09      	ldr	r3, [pc, #36]	@ (8004484 <check_buffer+0x48>)
 800445e:	2200      	movs	r2, #0
 8004460:	701a      	strb	r2, [r3, #0]
		if (nmea[0]!='$'){
 8004462:	4b07      	ldr	r3, [pc, #28]	@ (8004480 <check_buffer+0x44>)
 8004464:	781b      	ldrb	r3, [r3, #0]
 8004466:	2b24      	cmp	r3, #36	@ 0x24
 8004468:	d002      	beq.n	8004470 <check_buffer+0x34>
			printf("error");
 800446a:	4807      	ldr	r0, [pc, #28]	@ (8004488 <check_buffer+0x4c>)
 800446c:	f006 fa1a 	bl	800a8a4 <iprintf>
		}
		printf(nmea);
 8004470:	4803      	ldr	r0, [pc, #12]	@ (8004480 <check_buffer+0x44>)
 8004472:	f006 fa17 	bl	800a8a4 <iprintf>
		clear_buff();
 8004476:	f000 f809 	bl	800448c <clear_buff>
	}
}
 800447a:	bf00      	nop
 800447c:	bd80      	pop	{r7, pc}
 800447e:	bf00      	nop
 8004480:	200005b4 	.word	0x200005b4
 8004484:	2000060b 	.word	0x2000060b
 8004488:	0800da7c 	.word	0x0800da7c

0800448c <clear_buff>:
void clear_buff(){
 800448c:	b580      	push	{r7, lr}
 800448e:	af00      	add	r7, sp, #0
//	for(int x=86; x>-1;--x){
//		nmea[x]= '';
//
//	}
	//actually only need this one line
	memset(&nmea,0,87);
 8004490:	2257      	movs	r2, #87	@ 0x57
 8004492:	2100      	movs	r1, #0
 8004494:	4802      	ldr	r0, [pc, #8]	@ (80044a0 <clear_buff+0x14>)
 8004496:	f006 fa5a 	bl	800a94e <memset>
}
 800449a:	bf00      	nop
 800449c:	bd80      	pop	{r7, pc}
 800449e:	bf00      	nop
 80044a0:	200005b4 	.word	0x200005b4

080044a4 <on_A_rise>:

    return (dps / (half_scale)) * (val);
}

static void on_A_rise()
{
 80044a4:	b480      	push	{r7}
 80044a6:	af00      	add	r7, sp, #0
  switch (Magnet_st) {
 80044a8:	4b14      	ldr	r3, [pc, #80]	@ (80044fc <on_A_rise+0x58>)
 80044aa:	781b      	ldrb	r3, [r3, #0]
 80044ac:	b2db      	uxtb	r3, r3
 80044ae:	2b02      	cmp	r3, #2
 80044b0:	d009      	beq.n	80044c6 <on_A_rise+0x22>
 80044b2:	2b02      	cmp	r3, #2
 80044b4:	dc1d      	bgt.n	80044f2 <on_A_rise+0x4e>
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d001      	beq.n	80044be <on_A_rise+0x1a>
 80044ba:	2b01      	cmp	r3, #1
      magnets_total++;
      magnets_net= magnets_cw-magnets_ccw ;

      Magnet_st = IDLE; break;
    case WAIT_B_AFTER_A:
    	break;
 80044bc:	e019      	b.n	80044f2 <on_A_rise+0x4e>
    	Magnet_st = WAIT_B_AFTER_A;
 80044be:	4b0f      	ldr	r3, [pc, #60]	@ (80044fc <on_A_rise+0x58>)
 80044c0:	2201      	movs	r2, #1
 80044c2:	701a      	strb	r2, [r3, #0]
    	break;
 80044c4:	e015      	b.n	80044f2 <on_A_rise+0x4e>
      magnets_ccw++;
 80044c6:	4b0e      	ldr	r3, [pc, #56]	@ (8004500 <on_A_rise+0x5c>)
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	3301      	adds	r3, #1
 80044cc:	4a0c      	ldr	r2, [pc, #48]	@ (8004500 <on_A_rise+0x5c>)
 80044ce:	6013      	str	r3, [r2, #0]
      magnets_total++;
 80044d0:	4b0c      	ldr	r3, [pc, #48]	@ (8004504 <on_A_rise+0x60>)
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	3301      	adds	r3, #1
 80044d6:	4a0b      	ldr	r2, [pc, #44]	@ (8004504 <on_A_rise+0x60>)
 80044d8:	6013      	str	r3, [r2, #0]
      magnets_net= magnets_cw-magnets_ccw ;
 80044da:	4b0b      	ldr	r3, [pc, #44]	@ (8004508 <on_A_rise+0x64>)
 80044dc:	681a      	ldr	r2, [r3, #0]
 80044de:	4b08      	ldr	r3, [pc, #32]	@ (8004500 <on_A_rise+0x5c>)
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	1ad3      	subs	r3, r2, r3
 80044e4:	461a      	mov	r2, r3
 80044e6:	4b09      	ldr	r3, [pc, #36]	@ (800450c <on_A_rise+0x68>)
 80044e8:	601a      	str	r2, [r3, #0]
      Magnet_st = IDLE; break;
 80044ea:	4b04      	ldr	r3, [pc, #16]	@ (80044fc <on_A_rise+0x58>)
 80044ec:	2200      	movs	r2, #0
 80044ee:	701a      	strb	r2, [r3, #0]
 80044f0:	bf00      	nop
  }
}
 80044f2:	bf00      	nop
 80044f4:	46bd      	mov	sp, r7
 80044f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044fa:	4770      	bx	lr
 80044fc:	20000628 	.word	0x20000628
 8004500:	20000618 	.word	0x20000618
 8004504:	20000610 	.word	0x20000610
 8004508:	20000614 	.word	0x20000614
 800450c:	2000061c 	.word	0x2000061c

08004510 <on_A_fall>:

static void on_A_fall()
{
 8004510:	b480      	push	{r7}
 8004512:	af00      	add	r7, sp, #0
  if (Magnet_st == WAIT_B_AFTER_A && HallB) {
 8004514:	4b08      	ldr	r3, [pc, #32]	@ (8004538 <on_A_fall+0x28>)
 8004516:	781b      	ldrb	r3, [r3, #0]
 8004518:	b2db      	uxtb	r3, r3
 800451a:	2b01      	cmp	r3, #1
 800451c:	d107      	bne.n	800452e <on_A_fall+0x1e>
 800451e:	4b07      	ldr	r3, [pc, #28]	@ (800453c <on_A_fall+0x2c>)
 8004520:	781b      	ldrb	r3, [r3, #0]
 8004522:	b2db      	uxtb	r3, r3
 8004524:	2b00      	cmp	r3, #0
 8004526:	d002      	beq.n	800452e <on_A_fall+0x1e>

	  Magnet_st = IDLE;
 8004528:	4b03      	ldr	r3, [pc, #12]	@ (8004538 <on_A_fall+0x28>)
 800452a:	2200      	movs	r2, #0
 800452c:	701a      	strb	r2, [r3, #0]
  }
}
 800452e:	bf00      	nop
 8004530:	46bd      	mov	sp, r7
 8004532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004536:	4770      	bx	lr
 8004538:	20000628 	.word	0x20000628
 800453c:	2000060d 	.word	0x2000060d

08004540 <on_B_rise>:

static void on_B_rise()
{
 8004540:	b480      	push	{r7}
 8004542:	af00      	add	r7, sp, #0
  switch (Magnet_st) {
 8004544:	4b14      	ldr	r3, [pc, #80]	@ (8004598 <on_B_rise+0x58>)
 8004546:	781b      	ldrb	r3, [r3, #0]
 8004548:	b2db      	uxtb	r3, r3
 800454a:	2b02      	cmp	r3, #2
 800454c:	d01d      	beq.n	800458a <on_B_rise+0x4a>
 800454e:	2b02      	cmp	r3, #2
 8004550:	dc1c      	bgt.n	800458c <on_B_rise+0x4c>
 8004552:	2b00      	cmp	r3, #0
 8004554:	d002      	beq.n	800455c <on_B_rise+0x1c>
 8004556:	2b01      	cmp	r3, #1
 8004558:	d004      	beq.n	8004564 <on_B_rise+0x24>
      Magnet_st = IDLE;
      break;
    case WAIT_A_AFTER_B:
    	break;
  }
}
 800455a:	e017      	b.n	800458c <on_B_rise+0x4c>
    	Magnet_st = WAIT_A_AFTER_B;
 800455c:	4b0e      	ldr	r3, [pc, #56]	@ (8004598 <on_B_rise+0x58>)
 800455e:	2202      	movs	r2, #2
 8004560:	701a      	strb	r2, [r3, #0]
    	break;
 8004562:	e013      	b.n	800458c <on_B_rise+0x4c>
      magnets_cw++;
 8004564:	4b0d      	ldr	r3, [pc, #52]	@ (800459c <on_B_rise+0x5c>)
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	3301      	adds	r3, #1
 800456a:	4a0c      	ldr	r2, [pc, #48]	@ (800459c <on_B_rise+0x5c>)
 800456c:	6013      	str	r3, [r2, #0]
      magnets_total++;
 800456e:	4b0c      	ldr	r3, [pc, #48]	@ (80045a0 <on_B_rise+0x60>)
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	3301      	adds	r3, #1
 8004574:	4a0a      	ldr	r2, [pc, #40]	@ (80045a0 <on_B_rise+0x60>)
 8004576:	6013      	str	r3, [r2, #0]
      magnets_net++;
 8004578:	4b0a      	ldr	r3, [pc, #40]	@ (80045a4 <on_B_rise+0x64>)
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	3301      	adds	r3, #1
 800457e:	4a09      	ldr	r2, [pc, #36]	@ (80045a4 <on_B_rise+0x64>)
 8004580:	6013      	str	r3, [r2, #0]
      Magnet_st = IDLE;
 8004582:	4b05      	ldr	r3, [pc, #20]	@ (8004598 <on_B_rise+0x58>)
 8004584:	2200      	movs	r2, #0
 8004586:	701a      	strb	r2, [r3, #0]
      break;
 8004588:	e000      	b.n	800458c <on_B_rise+0x4c>
    	break;
 800458a:	bf00      	nop
}
 800458c:	bf00      	nop
 800458e:	46bd      	mov	sp, r7
 8004590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004594:	4770      	bx	lr
 8004596:	bf00      	nop
 8004598:	20000628 	.word	0x20000628
 800459c:	20000614 	.word	0x20000614
 80045a0:	20000610 	.word	0x20000610
 80045a4:	2000061c 	.word	0x2000061c

080045a8 <on_B_fall>:

static void on_B_fall()
{
 80045a8:	b480      	push	{r7}
 80045aa:	af00      	add	r7, sp, #0
  if (Magnet_st == WAIT_A_AFTER_B && HallA) {
 80045ac:	4b08      	ldr	r3, [pc, #32]	@ (80045d0 <on_B_fall+0x28>)
 80045ae:	781b      	ldrb	r3, [r3, #0]
 80045b0:	b2db      	uxtb	r3, r3
 80045b2:	2b02      	cmp	r3, #2
 80045b4:	d107      	bne.n	80045c6 <on_B_fall+0x1e>
 80045b6:	4b07      	ldr	r3, [pc, #28]	@ (80045d4 <on_B_fall+0x2c>)
 80045b8:	781b      	ldrb	r3, [r3, #0]
 80045ba:	b2db      	uxtb	r3, r3
 80045bc:	2b00      	cmp	r3, #0
 80045be:	d002      	beq.n	80045c6 <on_B_fall+0x1e>

	  Magnet_st = IDLE;
 80045c0:	4b03      	ldr	r3, [pc, #12]	@ (80045d0 <on_B_fall+0x28>)
 80045c2:	2200      	movs	r2, #0
 80045c4:	701a      	strb	r2, [r3, #0]
  }
}
 80045c6:	bf00      	nop
 80045c8:	46bd      	mov	sp, r7
 80045ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ce:	4770      	bx	lr
 80045d0:	20000628 	.word	0x20000628
 80045d4:	2000060c 	.word	0x2000060c

080045d8 <calculate_depth>:
void calculate_depth(){
 80045d8:	b5b0      	push	{r4, r5, r7, lr}
 80045da:	af00      	add	r7, sp, #0
	magnets_net = magnets_cw - magnets_ccw;
 80045dc:	4b30      	ldr	r3, [pc, #192]	@ (80046a0 <calculate_depth+0xc8>)
 80045de:	681a      	ldr	r2, [r3, #0]
 80045e0:	4b30      	ldr	r3, [pc, #192]	@ (80046a4 <calculate_depth+0xcc>)
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	1ad3      	subs	r3, r2, r3
 80045e6:	461a      	mov	r2, r3
 80045e8:	4b2f      	ldr	r3, [pc, #188]	@ (80046a8 <calculate_depth+0xd0>)
 80045ea:	601a      	str	r2, [r3, #0]
	line_out = abs(magnets_net) * (circumference_inches/magnets_in_array)*(1.0/12.0);
 80045ec:	4b2e      	ldr	r3, [pc, #184]	@ (80046a8 <calculate_depth+0xd0>)
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	2b00      	cmp	r3, #0
 80045f2:	bfb8      	it	lt
 80045f4:	425b      	neglt	r3, r3
 80045f6:	ee07 3a90 	vmov	s15, r3
 80045fa:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80045fe:	4b2b      	ldr	r3, [pc, #172]	@ (80046ac <calculate_depth+0xd4>)
 8004600:	ed93 6a00 	vldr	s12, [r3]
 8004604:	4b2a      	ldr	r3, [pc, #168]	@ (80046b0 <calculate_depth+0xd8>)
 8004606:	edd3 6a00 	vldr	s13, [r3]
 800460a:	eec6 7a26 	vdiv.f32	s15, s12, s13
 800460e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004612:	ee17 0a90 	vmov	r0, s15
 8004616:	f7fb ffb7 	bl	8000588 <__aeabi_f2d>
 800461a:	a31d      	add	r3, pc, #116	@ (adr r3, 8004690 <calculate_depth+0xb8>)
 800461c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004620:	f7fc f80a 	bl	8000638 <__aeabi_dmul>
 8004624:	4602      	mov	r2, r0
 8004626:	460b      	mov	r3, r1
 8004628:	4610      	mov	r0, r2
 800462a:	4619      	mov	r1, r3
 800462c:	f7fc fadc 	bl	8000be8 <__aeabi_d2f>
 8004630:	4603      	mov	r3, r0
 8004632:	4a20      	ldr	r2, [pc, #128]	@ (80046b4 <calculate_depth+0xdc>)
 8004634:	6013      	str	r3, [r2, #0]



	depth_ft = line_out*(cos(angle*0.0174532925));
 8004636:	4b1f      	ldr	r3, [pc, #124]	@ (80046b4 <calculate_depth+0xdc>)
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	4618      	mov	r0, r3
 800463c:	f7fb ffa4 	bl	8000588 <__aeabi_f2d>
 8004640:	4604      	mov	r4, r0
 8004642:	460d      	mov	r5, r1
 8004644:	4b1c      	ldr	r3, [pc, #112]	@ (80046b8 <calculate_depth+0xe0>)
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	4618      	mov	r0, r3
 800464a:	f7fb ff9d 	bl	8000588 <__aeabi_f2d>
 800464e:	a312      	add	r3, pc, #72	@ (adr r3, 8004698 <calculate_depth+0xc0>)
 8004650:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004654:	f7fb fff0 	bl	8000638 <__aeabi_dmul>
 8004658:	4602      	mov	r2, r0
 800465a:	460b      	mov	r3, r1
 800465c:	ec43 2b17 	vmov	d7, r2, r3
 8004660:	eeb0 0a47 	vmov.f32	s0, s14
 8004664:	eef0 0a67 	vmov.f32	s1, s15
 8004668:	f008 f89a 	bl	800c7a0 <cos>
 800466c:	ec53 2b10 	vmov	r2, r3, d0
 8004670:	4620      	mov	r0, r4
 8004672:	4629      	mov	r1, r5
 8004674:	f7fb ffe0 	bl	8000638 <__aeabi_dmul>
 8004678:	4602      	mov	r2, r0
 800467a:	460b      	mov	r3, r1
 800467c:	4610      	mov	r0, r2
 800467e:	4619      	mov	r1, r3
 8004680:	f7fc fab2 	bl	8000be8 <__aeabi_d2f>
 8004684:	4603      	mov	r3, r0
 8004686:	4a0d      	ldr	r2, [pc, #52]	@ (80046bc <calculate_depth+0xe4>)
 8004688:	6013      	str	r3, [r2, #0]



}
 800468a:	bf00      	nop
 800468c:	bdb0      	pop	{r4, r5, r7, pc}
 800468e:	bf00      	nop
 8004690:	55555555 	.word	0x55555555
 8004694:	3fb55555 	.word	0x3fb55555
 8004698:	a1fae711 	.word	0xa1fae711
 800469c:	3f91df46 	.word	0x3f91df46
 80046a0:	20000614 	.word	0x20000614
 80046a4:	20000618 	.word	0x20000618
 80046a8:	2000061c 	.word	0x2000061c
 80046ac:	20000150 	.word	0x20000150
 80046b0:	2000014c 	.word	0x2000014c
 80046b4:	20000620 	.word	0x20000620
 80046b8:	200005ac 	.word	0x200005ac
 80046bc:	20000624 	.word	0x20000624

080046c0 <check_angle>:
void check_angle(){
 80046c0:	b580      	push	{r7, lr}
 80046c2:	af00      	add	r7, sp, #0
	  position= TIM1->CNT;
 80046c4:	4b21      	ldr	r3, [pc, #132]	@ (800474c <check_angle+0x8c>)
 80046c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046c8:	4a21      	ldr	r2, [pc, #132]	@ (8004750 <check_angle+0x90>)
 80046ca:	6013      	str	r3, [r2, #0]

	  if (!HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13)){
 80046cc:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80046d0:	4820      	ldr	r0, [pc, #128]	@ (8004754 <check_angle+0x94>)
 80046d2:	f001 fd15 	bl	8006100 <HAL_GPIO_ReadPin>
 80046d6:	4603      	mov	r3, r0
 80046d8:	2b00      	cmp	r3, #0
 80046da:	d103      	bne.n	80046e4 <check_angle+0x24>
		  __HAL_TIM_SET_COUNTER(&htim1,0);
 80046dc:	4b1e      	ldr	r3, [pc, #120]	@ (8004758 <check_angle+0x98>)
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	2200      	movs	r2, #0
 80046e2:	625a      	str	r2, [r3, #36]	@ 0x24
	  }


	  angle = (position/2048.0)*360;
 80046e4:	4b1a      	ldr	r3, [pc, #104]	@ (8004750 <check_angle+0x90>)
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	4618      	mov	r0, r3
 80046ea:	f7fb ff2b 	bl	8000544 <__aeabi_ui2d>
 80046ee:	f04f 0200 	mov.w	r2, #0
 80046f2:	4b1a      	ldr	r3, [pc, #104]	@ (800475c <check_angle+0x9c>)
 80046f4:	f7fc f8ca 	bl	800088c <__aeabi_ddiv>
 80046f8:	4602      	mov	r2, r0
 80046fa:	460b      	mov	r3, r1
 80046fc:	4610      	mov	r0, r2
 80046fe:	4619      	mov	r1, r3
 8004700:	f04f 0200 	mov.w	r2, #0
 8004704:	4b16      	ldr	r3, [pc, #88]	@ (8004760 <check_angle+0xa0>)
 8004706:	f7fb ff97 	bl	8000638 <__aeabi_dmul>
 800470a:	4602      	mov	r2, r0
 800470c:	460b      	mov	r3, r1
 800470e:	4610      	mov	r0, r2
 8004710:	4619      	mov	r1, r3
 8004712:	f7fc fa69 	bl	8000be8 <__aeabi_d2f>
 8004716:	4603      	mov	r3, r0
 8004718:	4a12      	ldr	r2, [pc, #72]	@ (8004764 <check_angle+0xa4>)
 800471a:	6013      	str	r3, [r2, #0]
	  //angle = (int)((position/2048.0)*360);

	  if (angle>180){
 800471c:	4b11      	ldr	r3, [pc, #68]	@ (8004764 <check_angle+0xa4>)
 800471e:	edd3 7a00 	vldr	s15, [r3]
 8004722:	ed9f 7a11 	vldr	s14, [pc, #68]	@ 8004768 <check_angle+0xa8>
 8004726:	eef4 7ac7 	vcmpe.f32	s15, s14
 800472a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800472e:	dc00      	bgt.n	8004732 <check_angle+0x72>
		angle = 360-angle;

	  }

}
 8004730:	e009      	b.n	8004746 <check_angle+0x86>
		angle = 360-angle;
 8004732:	4b0c      	ldr	r3, [pc, #48]	@ (8004764 <check_angle+0xa4>)
 8004734:	edd3 7a00 	vldr	s15, [r3]
 8004738:	ed9f 7a0c 	vldr	s14, [pc, #48]	@ 800476c <check_angle+0xac>
 800473c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004740:	4b08      	ldr	r3, [pc, #32]	@ (8004764 <check_angle+0xa4>)
 8004742:	edc3 7a00 	vstr	s15, [r3]
}
 8004746:	bf00      	nop
 8004748:	bd80      	pop	{r7, pc}
 800474a:	bf00      	nop
 800474c:	40010000 	.word	0x40010000
 8004750:	200005a8 	.word	0x200005a8
 8004754:	40020800 	.word	0x40020800
 8004758:	20000440 	.word	0x20000440
 800475c:	40a00000 	.word	0x40a00000
 8004760:	40768000 	.word	0x40768000
 8004764:	200005ac 	.word	0x200005ac
 8004768:	43340000 	.word	0x43340000
 800476c:	43b40000 	.word	0x43b40000

08004770 <HAL_GPIO_EXTI_Callback>:




void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8004770:	b580      	push	{r7, lr}
 8004772:	b082      	sub	sp, #8
 8004774:	af00      	add	r7, sp, #0
 8004776:	4603      	mov	r3, r0
 8004778:	80fb      	strh	r3, [r7, #6]

	if( (GPIO_Pin==Hall2_Pin) || (GPIO_Pin==Hall1_Pin) ){
 800477a:	88fb      	ldrh	r3, [r7, #6]
 800477c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004780:	d003      	beq.n	800478a <HAL_GPIO_EXTI_Callback+0x1a>
 8004782:	88fb      	ldrh	r3, [r7, #6]
 8004784:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004788:	d111      	bne.n	80047ae <HAL_GPIO_EXTI_Callback+0x3e>
		HallA = ((GPIOB->IDR) >> 9) & 1;
 800478a:	4b19      	ldr	r3, [pc, #100]	@ (80047f0 <HAL_GPIO_EXTI_Callback+0x80>)
 800478c:	691b      	ldr	r3, [r3, #16]
 800478e:	0a5b      	lsrs	r3, r3, #9
 8004790:	b2db      	uxtb	r3, r3
 8004792:	f003 0301 	and.w	r3, r3, #1
 8004796:	b2da      	uxtb	r2, r3
 8004798:	4b16      	ldr	r3, [pc, #88]	@ (80047f4 <HAL_GPIO_EXTI_Callback+0x84>)
 800479a:	701a      	strb	r2, [r3, #0]
		HallB = ((GPIOB->IDR) >> 8) & 1;
 800479c:	4b14      	ldr	r3, [pc, #80]	@ (80047f0 <HAL_GPIO_EXTI_Callback+0x80>)
 800479e:	691b      	ldr	r3, [r3, #16]
 80047a0:	0a1b      	lsrs	r3, r3, #8
 80047a2:	b2db      	uxtb	r3, r3
 80047a4:	f003 0301 	and.w	r3, r3, #1
 80047a8:	b2da      	uxtb	r2, r3
 80047aa:	4b13      	ldr	r3, [pc, #76]	@ (80047f8 <HAL_GPIO_EXTI_Callback+0x88>)
 80047ac:	701a      	strb	r2, [r3, #0]


	}
	  if (GPIO_Pin == Hall1_Pin) {
 80047ae:	88fb      	ldrh	r3, [r7, #6]
 80047b0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80047b4:	d10a      	bne.n	80047cc <HAL_GPIO_EXTI_Callback+0x5c>

	    if (!HallA) {
 80047b6:	4b0f      	ldr	r3, [pc, #60]	@ (80047f4 <HAL_GPIO_EXTI_Callback+0x84>)
 80047b8:	781b      	ldrb	r3, [r3, #0]
 80047ba:	b2db      	uxtb	r3, r3
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d102      	bne.n	80047c6 <HAL_GPIO_EXTI_Callback+0x56>
	    	on_A_rise();
 80047c0:	f7ff fe70 	bl	80044a4 <on_A_rise>
	    else
	    	on_B_fall();
	  }


}
 80047c4:	e010      	b.n	80047e8 <HAL_GPIO_EXTI_Callback+0x78>
	    	on_A_fall();
 80047c6:	f7ff fea3 	bl	8004510 <on_A_fall>
}
 80047ca:	e00d      	b.n	80047e8 <HAL_GPIO_EXTI_Callback+0x78>
	  else if (GPIO_Pin == Hall2_Pin) {
 80047cc:	88fb      	ldrh	r3, [r7, #6]
 80047ce:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80047d2:	d109      	bne.n	80047e8 <HAL_GPIO_EXTI_Callback+0x78>
	    if (!HallB) {
 80047d4:	4b08      	ldr	r3, [pc, #32]	@ (80047f8 <HAL_GPIO_EXTI_Callback+0x88>)
 80047d6:	781b      	ldrb	r3, [r3, #0]
 80047d8:	b2db      	uxtb	r3, r3
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d102      	bne.n	80047e4 <HAL_GPIO_EXTI_Callback+0x74>
	    	on_B_rise();
 80047de:	f7ff feaf 	bl	8004540 <on_B_rise>
}
 80047e2:	e001      	b.n	80047e8 <HAL_GPIO_EXTI_Callback+0x78>
	    	on_B_fall();
 80047e4:	f7ff fee0 	bl	80045a8 <on_B_fall>
}
 80047e8:	bf00      	nop
 80047ea:	3708      	adds	r7, #8
 80047ec:	46bd      	mov	sp, r7
 80047ee:	bd80      	pop	{r7, pc}
 80047f0:	40020400 	.word	0x40020400
 80047f4:	2000060c 	.word	0x2000060c
 80047f8:	2000060d 	.word	0x2000060d

080047fc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80047fc:	b480      	push	{r7}
 80047fe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8004800:	b672      	cpsid	i
}
 8004802:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8004804:	bf00      	nop
 8004806:	e7fd      	b.n	8004804 <Error_Handler+0x8>

08004808 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004808:	b580      	push	{r7, lr}
 800480a:	b082      	sub	sp, #8
 800480c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800480e:	2300      	movs	r3, #0
 8004810:	607b      	str	r3, [r7, #4]
 8004812:	4b10      	ldr	r3, [pc, #64]	@ (8004854 <HAL_MspInit+0x4c>)
 8004814:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004816:	4a0f      	ldr	r2, [pc, #60]	@ (8004854 <HAL_MspInit+0x4c>)
 8004818:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800481c:	6453      	str	r3, [r2, #68]	@ 0x44
 800481e:	4b0d      	ldr	r3, [pc, #52]	@ (8004854 <HAL_MspInit+0x4c>)
 8004820:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004822:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004826:	607b      	str	r3, [r7, #4]
 8004828:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800482a:	2300      	movs	r3, #0
 800482c:	603b      	str	r3, [r7, #0]
 800482e:	4b09      	ldr	r3, [pc, #36]	@ (8004854 <HAL_MspInit+0x4c>)
 8004830:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004832:	4a08      	ldr	r2, [pc, #32]	@ (8004854 <HAL_MspInit+0x4c>)
 8004834:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004838:	6413      	str	r3, [r2, #64]	@ 0x40
 800483a:	4b06      	ldr	r3, [pc, #24]	@ (8004854 <HAL_MspInit+0x4c>)
 800483c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800483e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004842:	603b      	str	r3, [r7, #0]
 8004844:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8004846:	2007      	movs	r0, #7
 8004848:	f000 ff08 	bl	800565c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800484c:	bf00      	nop
 800484e:	3708      	adds	r7, #8
 8004850:	46bd      	mov	sp, r7
 8004852:	bd80      	pop	{r7, pc}
 8004854:	40023800 	.word	0x40023800

08004858 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8004858:	b580      	push	{r7, lr}
 800485a:	b08a      	sub	sp, #40	@ 0x28
 800485c:	af00      	add	r7, sp, #0
 800485e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004860:	f107 0314 	add.w	r3, r7, #20
 8004864:	2200      	movs	r2, #0
 8004866:	601a      	str	r2, [r3, #0]
 8004868:	605a      	str	r2, [r3, #4]
 800486a:	609a      	str	r2, [r3, #8]
 800486c:	60da      	str	r2, [r3, #12]
 800486e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	4a2f      	ldr	r2, [pc, #188]	@ (8004934 <HAL_ADC_MspInit+0xdc>)
 8004876:	4293      	cmp	r3, r2
 8004878:	d157      	bne.n	800492a <HAL_ADC_MspInit+0xd2>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800487a:	2300      	movs	r3, #0
 800487c:	613b      	str	r3, [r7, #16]
 800487e:	4b2e      	ldr	r3, [pc, #184]	@ (8004938 <HAL_ADC_MspInit+0xe0>)
 8004880:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004882:	4a2d      	ldr	r2, [pc, #180]	@ (8004938 <HAL_ADC_MspInit+0xe0>)
 8004884:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004888:	6453      	str	r3, [r2, #68]	@ 0x44
 800488a:	4b2b      	ldr	r3, [pc, #172]	@ (8004938 <HAL_ADC_MspInit+0xe0>)
 800488c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800488e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004892:	613b      	str	r3, [r7, #16]
 8004894:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004896:	2300      	movs	r3, #0
 8004898:	60fb      	str	r3, [r7, #12]
 800489a:	4b27      	ldr	r3, [pc, #156]	@ (8004938 <HAL_ADC_MspInit+0xe0>)
 800489c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800489e:	4a26      	ldr	r2, [pc, #152]	@ (8004938 <HAL_ADC_MspInit+0xe0>)
 80048a0:	f043 0301 	orr.w	r3, r3, #1
 80048a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80048a6:	4b24      	ldr	r3, [pc, #144]	@ (8004938 <HAL_ADC_MspInit+0xe0>)
 80048a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048aa:	f003 0301 	and.w	r3, r3, #1
 80048ae:	60fb      	str	r3, [r7, #12]
 80048b0:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = Hall_sensor_Pin;
 80048b2:	2301      	movs	r3, #1
 80048b4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80048b6:	2303      	movs	r3, #3
 80048b8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80048ba:	2300      	movs	r3, #0
 80048bc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(Hall_sensor_GPIO_Port, &GPIO_InitStruct);
 80048be:	f107 0314 	add.w	r3, r7, #20
 80048c2:	4619      	mov	r1, r3
 80048c4:	481d      	ldr	r0, [pc, #116]	@ (800493c <HAL_ADC_MspInit+0xe4>)
 80048c6:	f001 fa87 	bl	8005dd8 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 80048ca:	4b1d      	ldr	r3, [pc, #116]	@ (8004940 <HAL_ADC_MspInit+0xe8>)
 80048cc:	4a1d      	ldr	r2, [pc, #116]	@ (8004944 <HAL_ADC_MspInit+0xec>)
 80048ce:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 80048d0:	4b1b      	ldr	r3, [pc, #108]	@ (8004940 <HAL_ADC_MspInit+0xe8>)
 80048d2:	2200      	movs	r2, #0
 80048d4:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80048d6:	4b1a      	ldr	r3, [pc, #104]	@ (8004940 <HAL_ADC_MspInit+0xe8>)
 80048d8:	2200      	movs	r2, #0
 80048da:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80048dc:	4b18      	ldr	r3, [pc, #96]	@ (8004940 <HAL_ADC_MspInit+0xe8>)
 80048de:	2200      	movs	r2, #0
 80048e0:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80048e2:	4b17      	ldr	r3, [pc, #92]	@ (8004940 <HAL_ADC_MspInit+0xe8>)
 80048e4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80048e8:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80048ea:	4b15      	ldr	r3, [pc, #84]	@ (8004940 <HAL_ADC_MspInit+0xe8>)
 80048ec:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80048f0:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80048f2:	4b13      	ldr	r3, [pc, #76]	@ (8004940 <HAL_ADC_MspInit+0xe8>)
 80048f4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80048f8:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80048fa:	4b11      	ldr	r3, [pc, #68]	@ (8004940 <HAL_ADC_MspInit+0xe8>)
 80048fc:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004900:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8004902:	4b0f      	ldr	r3, [pc, #60]	@ (8004940 <HAL_ADC_MspInit+0xe8>)
 8004904:	2200      	movs	r2, #0
 8004906:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004908:	4b0d      	ldr	r3, [pc, #52]	@ (8004940 <HAL_ADC_MspInit+0xe8>)
 800490a:	2200      	movs	r2, #0
 800490c:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800490e:	480c      	ldr	r0, [pc, #48]	@ (8004940 <HAL_ADC_MspInit+0xe8>)
 8004910:	f000 fee6 	bl	80056e0 <HAL_DMA_Init>
 8004914:	4603      	mov	r3, r0
 8004916:	2b00      	cmp	r3, #0
 8004918:	d001      	beq.n	800491e <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 800491a:	f7ff ff6f 	bl	80047fc <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	4a07      	ldr	r2, [pc, #28]	@ (8004940 <HAL_ADC_MspInit+0xe8>)
 8004922:	639a      	str	r2, [r3, #56]	@ 0x38
 8004924:	4a06      	ldr	r2, [pc, #24]	@ (8004940 <HAL_ADC_MspInit+0xe8>)
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 800492a:	bf00      	nop
 800492c:	3728      	adds	r7, #40	@ 0x28
 800492e:	46bd      	mov	sp, r7
 8004930:	bd80      	pop	{r7, pc}
 8004932:	bf00      	nop
 8004934:	40012000 	.word	0x40012000
 8004938:	40023800 	.word	0x40023800
 800493c:	40020000 	.word	0x40020000
 8004940:	2000038c 	.word	0x2000038c
 8004944:	40026410 	.word	0x40026410

08004948 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8004948:	b580      	push	{r7, lr}
 800494a:	b08a      	sub	sp, #40	@ 0x28
 800494c:	af00      	add	r7, sp, #0
 800494e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004950:	f107 0314 	add.w	r3, r7, #20
 8004954:	2200      	movs	r2, #0
 8004956:	601a      	str	r2, [r3, #0]
 8004958:	605a      	str	r2, [r3, #4]
 800495a:	609a      	str	r2, [r3, #8]
 800495c:	60da      	str	r2, [r3, #12]
 800495e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	4a19      	ldr	r2, [pc, #100]	@ (80049cc <HAL_I2C_MspInit+0x84>)
 8004966:	4293      	cmp	r3, r2
 8004968:	d12b      	bne.n	80049c2 <HAL_I2C_MspInit+0x7a>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800496a:	2300      	movs	r3, #0
 800496c:	613b      	str	r3, [r7, #16]
 800496e:	4b18      	ldr	r3, [pc, #96]	@ (80049d0 <HAL_I2C_MspInit+0x88>)
 8004970:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004972:	4a17      	ldr	r2, [pc, #92]	@ (80049d0 <HAL_I2C_MspInit+0x88>)
 8004974:	f043 0302 	orr.w	r3, r3, #2
 8004978:	6313      	str	r3, [r2, #48]	@ 0x30
 800497a:	4b15      	ldr	r3, [pc, #84]	@ (80049d0 <HAL_I2C_MspInit+0x88>)
 800497c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800497e:	f003 0302 	and.w	r3, r3, #2
 8004982:	613b      	str	r3, [r7, #16]
 8004984:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8004986:	23c0      	movs	r3, #192	@ 0xc0
 8004988:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800498a:	2312      	movs	r3, #18
 800498c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800498e:	2300      	movs	r3, #0
 8004990:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004992:	2303      	movs	r3, #3
 8004994:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8004996:	2304      	movs	r3, #4
 8004998:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800499a:	f107 0314 	add.w	r3, r7, #20
 800499e:	4619      	mov	r1, r3
 80049a0:	480c      	ldr	r0, [pc, #48]	@ (80049d4 <HAL_I2C_MspInit+0x8c>)
 80049a2:	f001 fa19 	bl	8005dd8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80049a6:	2300      	movs	r3, #0
 80049a8:	60fb      	str	r3, [r7, #12]
 80049aa:	4b09      	ldr	r3, [pc, #36]	@ (80049d0 <HAL_I2C_MspInit+0x88>)
 80049ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049ae:	4a08      	ldr	r2, [pc, #32]	@ (80049d0 <HAL_I2C_MspInit+0x88>)
 80049b0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80049b4:	6413      	str	r3, [r2, #64]	@ 0x40
 80049b6:	4b06      	ldr	r3, [pc, #24]	@ (80049d0 <HAL_I2C_MspInit+0x88>)
 80049b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049ba:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80049be:	60fb      	str	r3, [r7, #12]
 80049c0:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 80049c2:	bf00      	nop
 80049c4:	3728      	adds	r7, #40	@ 0x28
 80049c6:	46bd      	mov	sp, r7
 80049c8:	bd80      	pop	{r7, pc}
 80049ca:	bf00      	nop
 80049cc:	40005400 	.word	0x40005400
 80049d0:	40023800 	.word	0x40023800
 80049d4:	40020400 	.word	0x40020400

080049d8 <HAL_TIM_Encoder_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_encoder: TIM_Encoder handle pointer
  * @retval None
  */
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 80049d8:	b580      	push	{r7, lr}
 80049da:	b08a      	sub	sp, #40	@ 0x28
 80049dc:	af00      	add	r7, sp, #0
 80049de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80049e0:	f107 0314 	add.w	r3, r7, #20
 80049e4:	2200      	movs	r2, #0
 80049e6:	601a      	str	r2, [r3, #0]
 80049e8:	605a      	str	r2, [r3, #4]
 80049ea:	609a      	str	r2, [r3, #8]
 80049ec:	60da      	str	r2, [r3, #12]
 80049ee:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM1)
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	4a19      	ldr	r2, [pc, #100]	@ (8004a5c <HAL_TIM_Encoder_MspInit+0x84>)
 80049f6:	4293      	cmp	r3, r2
 80049f8:	d12c      	bne.n	8004a54 <HAL_TIM_Encoder_MspInit+0x7c>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80049fa:	2300      	movs	r3, #0
 80049fc:	613b      	str	r3, [r7, #16]
 80049fe:	4b18      	ldr	r3, [pc, #96]	@ (8004a60 <HAL_TIM_Encoder_MspInit+0x88>)
 8004a00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a02:	4a17      	ldr	r2, [pc, #92]	@ (8004a60 <HAL_TIM_Encoder_MspInit+0x88>)
 8004a04:	f043 0301 	orr.w	r3, r3, #1
 8004a08:	6453      	str	r3, [r2, #68]	@ 0x44
 8004a0a:	4b15      	ldr	r3, [pc, #84]	@ (8004a60 <HAL_TIM_Encoder_MspInit+0x88>)
 8004a0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a0e:	f003 0301 	and.w	r3, r3, #1
 8004a12:	613b      	str	r3, [r7, #16]
 8004a14:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004a16:	2300      	movs	r3, #0
 8004a18:	60fb      	str	r3, [r7, #12]
 8004a1a:	4b11      	ldr	r3, [pc, #68]	@ (8004a60 <HAL_TIM_Encoder_MspInit+0x88>)
 8004a1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a1e:	4a10      	ldr	r2, [pc, #64]	@ (8004a60 <HAL_TIM_Encoder_MspInit+0x88>)
 8004a20:	f043 0301 	orr.w	r3, r3, #1
 8004a24:	6313      	str	r3, [r2, #48]	@ 0x30
 8004a26:	4b0e      	ldr	r3, [pc, #56]	@ (8004a60 <HAL_TIM_Encoder_MspInit+0x88>)
 8004a28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a2a:	f003 0301 	and.w	r3, r3, #1
 8004a2e:	60fb      	str	r3, [r7, #12]
 8004a30:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8004a32:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8004a36:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004a38:	2302      	movs	r3, #2
 8004a3a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a3c:	2300      	movs	r3, #0
 8004a3e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004a40:	2300      	movs	r3, #0
 8004a42:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8004a44:	2301      	movs	r3, #1
 8004a46:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004a48:	f107 0314 	add.w	r3, r7, #20
 8004a4c:	4619      	mov	r1, r3
 8004a4e:	4805      	ldr	r0, [pc, #20]	@ (8004a64 <HAL_TIM_Encoder_MspInit+0x8c>)
 8004a50:	f001 f9c2 	bl	8005dd8 <HAL_GPIO_Init>

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 8004a54:	bf00      	nop
 8004a56:	3728      	adds	r7, #40	@ 0x28
 8004a58:	46bd      	mov	sp, r7
 8004a5a:	bd80      	pop	{r7, pc}
 8004a5c:	40010000 	.word	0x40010000
 8004a60:	40023800 	.word	0x40023800
 8004a64:	40020000 	.word	0x40020000

08004a68 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004a68:	b480      	push	{r7}
 8004a6a:	b085      	sub	sp, #20
 8004a6c:	af00      	add	r7, sp, #0
 8004a6e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004a78:	d10e      	bne.n	8004a98 <HAL_TIM_Base_MspInit+0x30>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004a7a:	2300      	movs	r3, #0
 8004a7c:	60fb      	str	r3, [r7, #12]
 8004a7e:	4b13      	ldr	r3, [pc, #76]	@ (8004acc <HAL_TIM_Base_MspInit+0x64>)
 8004a80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a82:	4a12      	ldr	r2, [pc, #72]	@ (8004acc <HAL_TIM_Base_MspInit+0x64>)
 8004a84:	f043 0301 	orr.w	r3, r3, #1
 8004a88:	6413      	str	r3, [r2, #64]	@ 0x40
 8004a8a:	4b10      	ldr	r3, [pc, #64]	@ (8004acc <HAL_TIM_Base_MspInit+0x64>)
 8004a8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a8e:	f003 0301 	and.w	r3, r3, #1
 8004a92:	60fb      	str	r3, [r7, #12]
 8004a94:	68fb      	ldr	r3, [r7, #12]
    /* USER CODE BEGIN TIM3_MspInit 1 */

    /* USER CODE END TIM3_MspInit 1 */
  }

}
 8004a96:	e012      	b.n	8004abe <HAL_TIM_Base_MspInit+0x56>
  else if(htim_base->Instance==TIM3)
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	4a0c      	ldr	r2, [pc, #48]	@ (8004ad0 <HAL_TIM_Base_MspInit+0x68>)
 8004a9e:	4293      	cmp	r3, r2
 8004aa0:	d10d      	bne.n	8004abe <HAL_TIM_Base_MspInit+0x56>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8004aa2:	2300      	movs	r3, #0
 8004aa4:	60bb      	str	r3, [r7, #8]
 8004aa6:	4b09      	ldr	r3, [pc, #36]	@ (8004acc <HAL_TIM_Base_MspInit+0x64>)
 8004aa8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004aaa:	4a08      	ldr	r2, [pc, #32]	@ (8004acc <HAL_TIM_Base_MspInit+0x64>)
 8004aac:	f043 0302 	orr.w	r3, r3, #2
 8004ab0:	6413      	str	r3, [r2, #64]	@ 0x40
 8004ab2:	4b06      	ldr	r3, [pc, #24]	@ (8004acc <HAL_TIM_Base_MspInit+0x64>)
 8004ab4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ab6:	f003 0302 	and.w	r3, r3, #2
 8004aba:	60bb      	str	r3, [r7, #8]
 8004abc:	68bb      	ldr	r3, [r7, #8]
}
 8004abe:	bf00      	nop
 8004ac0:	3714      	adds	r7, #20
 8004ac2:	46bd      	mov	sp, r7
 8004ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ac8:	4770      	bx	lr
 8004aca:	bf00      	nop
 8004acc:	40023800 	.word	0x40023800
 8004ad0:	40000400 	.word	0x40000400

08004ad4 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004ad4:	b580      	push	{r7, lr}
 8004ad6:	b08c      	sub	sp, #48	@ 0x30
 8004ad8:	af00      	add	r7, sp, #0
 8004ada:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004adc:	f107 031c 	add.w	r3, r7, #28
 8004ae0:	2200      	movs	r2, #0
 8004ae2:	601a      	str	r2, [r3, #0]
 8004ae4:	605a      	str	r2, [r3, #4]
 8004ae6:	609a      	str	r2, [r3, #8]
 8004ae8:	60da      	str	r2, [r3, #12]
 8004aea:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART4)
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	4a32      	ldr	r2, [pc, #200]	@ (8004bbc <HAL_UART_MspInit+0xe8>)
 8004af2:	4293      	cmp	r3, r2
 8004af4:	d12d      	bne.n	8004b52 <HAL_UART_MspInit+0x7e>
  {
    /* USER CODE BEGIN UART4_MspInit 0 */

    /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8004af6:	2300      	movs	r3, #0
 8004af8:	61bb      	str	r3, [r7, #24]
 8004afa:	4b31      	ldr	r3, [pc, #196]	@ (8004bc0 <HAL_UART_MspInit+0xec>)
 8004afc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004afe:	4a30      	ldr	r2, [pc, #192]	@ (8004bc0 <HAL_UART_MspInit+0xec>)
 8004b00:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8004b04:	6413      	str	r3, [r2, #64]	@ 0x40
 8004b06:	4b2e      	ldr	r3, [pc, #184]	@ (8004bc0 <HAL_UART_MspInit+0xec>)
 8004b08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b0a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004b0e:	61bb      	str	r3, [r7, #24]
 8004b10:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004b12:	2300      	movs	r3, #0
 8004b14:	617b      	str	r3, [r7, #20]
 8004b16:	4b2a      	ldr	r3, [pc, #168]	@ (8004bc0 <HAL_UART_MspInit+0xec>)
 8004b18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b1a:	4a29      	ldr	r2, [pc, #164]	@ (8004bc0 <HAL_UART_MspInit+0xec>)
 8004b1c:	f043 0304 	orr.w	r3, r3, #4
 8004b20:	6313      	str	r3, [r2, #48]	@ 0x30
 8004b22:	4b27      	ldr	r3, [pc, #156]	@ (8004bc0 <HAL_UART_MspInit+0xec>)
 8004b24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b26:	f003 0304 	and.w	r3, r3, #4
 8004b2a:	617b      	str	r3, [r7, #20]
 8004b2c:	697b      	ldr	r3, [r7, #20]
    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8004b2e:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8004b32:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004b34:	2302      	movs	r3, #2
 8004b36:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b38:	2300      	movs	r3, #0
 8004b3a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004b3c:	2303      	movs	r3, #3
 8004b3e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8004b40:	2308      	movs	r3, #8
 8004b42:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004b44:	f107 031c 	add.w	r3, r7, #28
 8004b48:	4619      	mov	r1, r3
 8004b4a:	481e      	ldr	r0, [pc, #120]	@ (8004bc4 <HAL_UART_MspInit+0xf0>)
 8004b4c:	f001 f944 	bl	8005dd8 <HAL_GPIO_Init>
    /* USER CODE BEGIN USART2_MspInit 1 */

    /* USER CODE END USART2_MspInit 1 */
  }

}
 8004b50:	e030      	b.n	8004bb4 <HAL_UART_MspInit+0xe0>
  else if(huart->Instance==USART2)
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	4a1c      	ldr	r2, [pc, #112]	@ (8004bc8 <HAL_UART_MspInit+0xf4>)
 8004b58:	4293      	cmp	r3, r2
 8004b5a:	d12b      	bne.n	8004bb4 <HAL_UART_MspInit+0xe0>
    __HAL_RCC_USART2_CLK_ENABLE();
 8004b5c:	2300      	movs	r3, #0
 8004b5e:	613b      	str	r3, [r7, #16]
 8004b60:	4b17      	ldr	r3, [pc, #92]	@ (8004bc0 <HAL_UART_MspInit+0xec>)
 8004b62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b64:	4a16      	ldr	r2, [pc, #88]	@ (8004bc0 <HAL_UART_MspInit+0xec>)
 8004b66:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004b6a:	6413      	str	r3, [r2, #64]	@ 0x40
 8004b6c:	4b14      	ldr	r3, [pc, #80]	@ (8004bc0 <HAL_UART_MspInit+0xec>)
 8004b6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b70:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004b74:	613b      	str	r3, [r7, #16]
 8004b76:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004b78:	2300      	movs	r3, #0
 8004b7a:	60fb      	str	r3, [r7, #12]
 8004b7c:	4b10      	ldr	r3, [pc, #64]	@ (8004bc0 <HAL_UART_MspInit+0xec>)
 8004b7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b80:	4a0f      	ldr	r2, [pc, #60]	@ (8004bc0 <HAL_UART_MspInit+0xec>)
 8004b82:	f043 0301 	orr.w	r3, r3, #1
 8004b86:	6313      	str	r3, [r2, #48]	@ 0x30
 8004b88:	4b0d      	ldr	r3, [pc, #52]	@ (8004bc0 <HAL_UART_MspInit+0xec>)
 8004b8a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b8c:	f003 0301 	and.w	r3, r3, #1
 8004b90:	60fb      	str	r3, [r7, #12]
 8004b92:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8004b94:	230c      	movs	r3, #12
 8004b96:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004b98:	2302      	movs	r3, #2
 8004b9a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b9c:	2300      	movs	r3, #0
 8004b9e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004ba0:	2303      	movs	r3, #3
 8004ba2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8004ba4:	2307      	movs	r3, #7
 8004ba6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004ba8:	f107 031c 	add.w	r3, r7, #28
 8004bac:	4619      	mov	r1, r3
 8004bae:	4807      	ldr	r0, [pc, #28]	@ (8004bcc <HAL_UART_MspInit+0xf8>)
 8004bb0:	f001 f912 	bl	8005dd8 <HAL_GPIO_Init>
}
 8004bb4:	bf00      	nop
 8004bb6:	3730      	adds	r7, #48	@ 0x30
 8004bb8:	46bd      	mov	sp, r7
 8004bba:	bd80      	pop	{r7, pc}
 8004bbc:	40004c00 	.word	0x40004c00
 8004bc0:	40023800 	.word	0x40023800
 8004bc4:	40020800 	.word	0x40020800
 8004bc8:	40004400 	.word	0x40004400
 8004bcc:	40020000 	.word	0x40020000

08004bd0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004bd0:	b480      	push	{r7}
 8004bd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8004bd4:	bf00      	nop
 8004bd6:	e7fd      	b.n	8004bd4 <NMI_Handler+0x4>

08004bd8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004bd8:	b480      	push	{r7}
 8004bda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004bdc:	bf00      	nop
 8004bde:	e7fd      	b.n	8004bdc <HardFault_Handler+0x4>

08004be0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004be0:	b480      	push	{r7}
 8004be2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004be4:	bf00      	nop
 8004be6:	e7fd      	b.n	8004be4 <MemManage_Handler+0x4>

08004be8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004be8:	b480      	push	{r7}
 8004bea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004bec:	bf00      	nop
 8004bee:	e7fd      	b.n	8004bec <BusFault_Handler+0x4>

08004bf0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004bf0:	b480      	push	{r7}
 8004bf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004bf4:	bf00      	nop
 8004bf6:	e7fd      	b.n	8004bf4 <UsageFault_Handler+0x4>

08004bf8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004bf8:	b480      	push	{r7}
 8004bfa:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004bfc:	bf00      	nop
 8004bfe:	46bd      	mov	sp, r7
 8004c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c04:	4770      	bx	lr

08004c06 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004c06:	b480      	push	{r7}
 8004c08:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004c0a:	bf00      	nop
 8004c0c:	46bd      	mov	sp, r7
 8004c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c12:	4770      	bx	lr

08004c14 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004c14:	b480      	push	{r7}
 8004c16:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004c18:	bf00      	nop
 8004c1a:	46bd      	mov	sp, r7
 8004c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c20:	4770      	bx	lr

08004c22 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004c22:	b580      	push	{r7, lr}
 8004c24:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004c26:	f000 f993 	bl	8004f50 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004c2a:	bf00      	nop
 8004c2c:	bd80      	pop	{r7, pc}

08004c2e <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8004c2e:	b580      	push	{r7, lr}
 8004c30:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Hall2_Pin);
 8004c32:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8004c36:	f001 fa95 	bl	8006164 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(Hall1_Pin);
 8004c3a:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8004c3e:	f001 fa91 	bl	8006164 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8004c42:	bf00      	nop
 8004c44:	bd80      	pop	{r7, pc}
	...

08004c48 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8004c48:	b580      	push	{r7, lr}
 8004c4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8004c4c:	4802      	ldr	r0, [pc, #8]	@ (8004c58 <TIM2_IRQHandler+0x10>)
 8004c4e:	f003 fdaa 	bl	80087a6 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8004c52:	bf00      	nop
 8004c54:	bd80      	pop	{r7, pc}
 8004c56:	bf00      	nop
 8004c58:	20000488 	.word	0x20000488

08004c5c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8004c5c:	b580      	push	{r7, lr}
 8004c5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8004c60:	4802      	ldr	r0, [pc, #8]	@ (8004c6c <TIM3_IRQHandler+0x10>)
 8004c62:	f003 fda0 	bl	80087a6 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8004c66:	bf00      	nop
 8004c68:	bd80      	pop	{r7, pc}
 8004c6a:	bf00      	nop
 8004c6c:	200004d0 	.word	0x200004d0

08004c70 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8004c70:	b580      	push	{r7, lr}
 8004c72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8004c74:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8004c78:	f001 fa74 	bl	8006164 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8004c7c:	bf00      	nop
 8004c7e:	bd80      	pop	{r7, pc}

08004c80 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 8004c80:	b580      	push	{r7, lr}
 8004c82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 8004c84:	4802      	ldr	r0, [pc, #8]	@ (8004c90 <UART4_IRQHandler+0x10>)
 8004c86:	f004 f9e3 	bl	8009050 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 8004c8a:	bf00      	nop
 8004c8c:	bd80      	pop	{r7, pc}
 8004c8e:	bf00      	nop
 8004c90:	20000518 	.word	0x20000518

08004c94 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8004c94:	b580      	push	{r7, lr}
 8004c96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8004c98:	4802      	ldr	r0, [pc, #8]	@ (8004ca4 <DMA2_Stream0_IRQHandler+0x10>)
 8004c9a:	f000 fe61 	bl	8005960 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8004c9e:	bf00      	nop
 8004ca0:	bd80      	pop	{r7, pc}
 8004ca2:	bf00      	nop
 8004ca4:	2000038c 	.word	0x2000038c

08004ca8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004ca8:	b480      	push	{r7}
 8004caa:	af00      	add	r7, sp, #0
  return 1;
 8004cac:	2301      	movs	r3, #1
}
 8004cae:	4618      	mov	r0, r3
 8004cb0:	46bd      	mov	sp, r7
 8004cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cb6:	4770      	bx	lr

08004cb8 <_kill>:

int _kill(int pid, int sig)
{
 8004cb8:	b580      	push	{r7, lr}
 8004cba:	b082      	sub	sp, #8
 8004cbc:	af00      	add	r7, sp, #0
 8004cbe:	6078      	str	r0, [r7, #4]
 8004cc0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8004cc2:	f005 fe97 	bl	800a9f4 <__errno>
 8004cc6:	4603      	mov	r3, r0
 8004cc8:	2216      	movs	r2, #22
 8004cca:	601a      	str	r2, [r3, #0]
  return -1;
 8004ccc:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004cd0:	4618      	mov	r0, r3
 8004cd2:	3708      	adds	r7, #8
 8004cd4:	46bd      	mov	sp, r7
 8004cd6:	bd80      	pop	{r7, pc}

08004cd8 <_exit>:

void _exit (int status)
{
 8004cd8:	b580      	push	{r7, lr}
 8004cda:	b082      	sub	sp, #8
 8004cdc:	af00      	add	r7, sp, #0
 8004cde:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8004ce0:	f04f 31ff 	mov.w	r1, #4294967295
 8004ce4:	6878      	ldr	r0, [r7, #4]
 8004ce6:	f7ff ffe7 	bl	8004cb8 <_kill>
  while (1) {}    /* Make sure we hang here */
 8004cea:	bf00      	nop
 8004cec:	e7fd      	b.n	8004cea <_exit+0x12>

08004cee <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004cee:	b580      	push	{r7, lr}
 8004cf0:	b086      	sub	sp, #24
 8004cf2:	af00      	add	r7, sp, #0
 8004cf4:	60f8      	str	r0, [r7, #12]
 8004cf6:	60b9      	str	r1, [r7, #8]
 8004cf8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004cfa:	2300      	movs	r3, #0
 8004cfc:	617b      	str	r3, [r7, #20]
 8004cfe:	e00a      	b.n	8004d16 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8004d00:	f3af 8000 	nop.w
 8004d04:	4601      	mov	r1, r0
 8004d06:	68bb      	ldr	r3, [r7, #8]
 8004d08:	1c5a      	adds	r2, r3, #1
 8004d0a:	60ba      	str	r2, [r7, #8]
 8004d0c:	b2ca      	uxtb	r2, r1
 8004d0e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004d10:	697b      	ldr	r3, [r7, #20]
 8004d12:	3301      	adds	r3, #1
 8004d14:	617b      	str	r3, [r7, #20]
 8004d16:	697a      	ldr	r2, [r7, #20]
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	429a      	cmp	r2, r3
 8004d1c:	dbf0      	blt.n	8004d00 <_read+0x12>
  }

  return len;
 8004d1e:	687b      	ldr	r3, [r7, #4]
}
 8004d20:	4618      	mov	r0, r3
 8004d22:	3718      	adds	r7, #24
 8004d24:	46bd      	mov	sp, r7
 8004d26:	bd80      	pop	{r7, pc}

08004d28 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004d28:	b580      	push	{r7, lr}
 8004d2a:	b086      	sub	sp, #24
 8004d2c:	af00      	add	r7, sp, #0
 8004d2e:	60f8      	str	r0, [r7, #12]
 8004d30:	60b9      	str	r1, [r7, #8]
 8004d32:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004d34:	2300      	movs	r3, #0
 8004d36:	617b      	str	r3, [r7, #20]
 8004d38:	e009      	b.n	8004d4e <_write+0x26>
  {
    __io_putchar(*ptr++);
 8004d3a:	68bb      	ldr	r3, [r7, #8]
 8004d3c:	1c5a      	adds	r2, r3, #1
 8004d3e:	60ba      	str	r2, [r7, #8]
 8004d40:	781b      	ldrb	r3, [r3, #0]
 8004d42:	4618      	mov	r0, r3
 8004d44:	f7ff fb42 	bl	80043cc <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004d48:	697b      	ldr	r3, [r7, #20]
 8004d4a:	3301      	adds	r3, #1
 8004d4c:	617b      	str	r3, [r7, #20]
 8004d4e:	697a      	ldr	r2, [r7, #20]
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	429a      	cmp	r2, r3
 8004d54:	dbf1      	blt.n	8004d3a <_write+0x12>
  }
  return len;
 8004d56:	687b      	ldr	r3, [r7, #4]
}
 8004d58:	4618      	mov	r0, r3
 8004d5a:	3718      	adds	r7, #24
 8004d5c:	46bd      	mov	sp, r7
 8004d5e:	bd80      	pop	{r7, pc}

08004d60 <_close>:

int _close(int file)
{
 8004d60:	b480      	push	{r7}
 8004d62:	b083      	sub	sp, #12
 8004d64:	af00      	add	r7, sp, #0
 8004d66:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8004d68:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004d6c:	4618      	mov	r0, r3
 8004d6e:	370c      	adds	r7, #12
 8004d70:	46bd      	mov	sp, r7
 8004d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d76:	4770      	bx	lr

08004d78 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004d78:	b480      	push	{r7}
 8004d7a:	b083      	sub	sp, #12
 8004d7c:	af00      	add	r7, sp, #0
 8004d7e:	6078      	str	r0, [r7, #4]
 8004d80:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8004d82:	683b      	ldr	r3, [r7, #0]
 8004d84:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004d88:	605a      	str	r2, [r3, #4]
  return 0;
 8004d8a:	2300      	movs	r3, #0
}
 8004d8c:	4618      	mov	r0, r3
 8004d8e:	370c      	adds	r7, #12
 8004d90:	46bd      	mov	sp, r7
 8004d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d96:	4770      	bx	lr

08004d98 <_isatty>:

int _isatty(int file)
{
 8004d98:	b480      	push	{r7}
 8004d9a:	b083      	sub	sp, #12
 8004d9c:	af00      	add	r7, sp, #0
 8004d9e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8004da0:	2301      	movs	r3, #1
}
 8004da2:	4618      	mov	r0, r3
 8004da4:	370c      	adds	r7, #12
 8004da6:	46bd      	mov	sp, r7
 8004da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dac:	4770      	bx	lr

08004dae <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004dae:	b480      	push	{r7}
 8004db0:	b085      	sub	sp, #20
 8004db2:	af00      	add	r7, sp, #0
 8004db4:	60f8      	str	r0, [r7, #12]
 8004db6:	60b9      	str	r1, [r7, #8]
 8004db8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8004dba:	2300      	movs	r3, #0
}
 8004dbc:	4618      	mov	r0, r3
 8004dbe:	3714      	adds	r7, #20
 8004dc0:	46bd      	mov	sp, r7
 8004dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dc6:	4770      	bx	lr

08004dc8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004dc8:	b580      	push	{r7, lr}
 8004dca:	b086      	sub	sp, #24
 8004dcc:	af00      	add	r7, sp, #0
 8004dce:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004dd0:	4a14      	ldr	r2, [pc, #80]	@ (8004e24 <_sbrk+0x5c>)
 8004dd2:	4b15      	ldr	r3, [pc, #84]	@ (8004e28 <_sbrk+0x60>)
 8004dd4:	1ad3      	subs	r3, r2, r3
 8004dd6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004dd8:	697b      	ldr	r3, [r7, #20]
 8004dda:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004ddc:	4b13      	ldr	r3, [pc, #76]	@ (8004e2c <_sbrk+0x64>)
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	d102      	bne.n	8004dea <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004de4:	4b11      	ldr	r3, [pc, #68]	@ (8004e2c <_sbrk+0x64>)
 8004de6:	4a12      	ldr	r2, [pc, #72]	@ (8004e30 <_sbrk+0x68>)
 8004de8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004dea:	4b10      	ldr	r3, [pc, #64]	@ (8004e2c <_sbrk+0x64>)
 8004dec:	681a      	ldr	r2, [r3, #0]
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	4413      	add	r3, r2
 8004df2:	693a      	ldr	r2, [r7, #16]
 8004df4:	429a      	cmp	r2, r3
 8004df6:	d207      	bcs.n	8004e08 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004df8:	f005 fdfc 	bl	800a9f4 <__errno>
 8004dfc:	4603      	mov	r3, r0
 8004dfe:	220c      	movs	r2, #12
 8004e00:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004e02:	f04f 33ff 	mov.w	r3, #4294967295
 8004e06:	e009      	b.n	8004e1c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004e08:	4b08      	ldr	r3, [pc, #32]	@ (8004e2c <_sbrk+0x64>)
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004e0e:	4b07      	ldr	r3, [pc, #28]	@ (8004e2c <_sbrk+0x64>)
 8004e10:	681a      	ldr	r2, [r3, #0]
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	4413      	add	r3, r2
 8004e16:	4a05      	ldr	r2, [pc, #20]	@ (8004e2c <_sbrk+0x64>)
 8004e18:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004e1a:	68fb      	ldr	r3, [r7, #12]
}
 8004e1c:	4618      	mov	r0, r3
 8004e1e:	3718      	adds	r7, #24
 8004e20:	46bd      	mov	sp, r7
 8004e22:	bd80      	pop	{r7, pc}
 8004e24:	20020000 	.word	0x20020000
 8004e28:	00000400 	.word	0x00000400
 8004e2c:	2000068c 	.word	0x2000068c
 8004e30:	200007e0 	.word	0x200007e0

08004e34 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004e34:	b480      	push	{r7}
 8004e36:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004e38:	4b06      	ldr	r3, [pc, #24]	@ (8004e54 <SystemInit+0x20>)
 8004e3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004e3e:	4a05      	ldr	r2, [pc, #20]	@ (8004e54 <SystemInit+0x20>)
 8004e40:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004e44:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004e48:	bf00      	nop
 8004e4a:	46bd      	mov	sp, r7
 8004e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e50:	4770      	bx	lr
 8004e52:	bf00      	nop
 8004e54:	e000ed00 	.word	0xe000ed00

08004e58 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8004e58:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8004e90 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8004e5c:	f7ff ffea 	bl	8004e34 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8004e60:	480c      	ldr	r0, [pc, #48]	@ (8004e94 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8004e62:	490d      	ldr	r1, [pc, #52]	@ (8004e98 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8004e64:	4a0d      	ldr	r2, [pc, #52]	@ (8004e9c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8004e66:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004e68:	e002      	b.n	8004e70 <LoopCopyDataInit>

08004e6a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004e6a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004e6c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004e6e:	3304      	adds	r3, #4

08004e70 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004e70:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004e72:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004e74:	d3f9      	bcc.n	8004e6a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004e76:	4a0a      	ldr	r2, [pc, #40]	@ (8004ea0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8004e78:	4c0a      	ldr	r4, [pc, #40]	@ (8004ea4 <LoopFillZerobss+0x22>)
  movs r3, #0
 8004e7a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004e7c:	e001      	b.n	8004e82 <LoopFillZerobss>

08004e7e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004e7e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004e80:	3204      	adds	r2, #4

08004e82 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004e82:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004e84:	d3fb      	bcc.n	8004e7e <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8004e86:	f005 fdbb 	bl	800aa00 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004e8a:	f7fe ff05 	bl	8003c98 <main>
  bx  lr    
 8004e8e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8004e90:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8004e94:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004e98:	20000328 	.word	0x20000328
  ldr r2, =_sidata
 8004e9c:	0800e058 	.word	0x0800e058
  ldr r2, =_sbss
 8004ea0:	20000328 	.word	0x20000328
  ldr r4, =_ebss
 8004ea4:	200007e0 	.word	0x200007e0

08004ea8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004ea8:	e7fe      	b.n	8004ea8 <ADC_IRQHandler>
	...

08004eac <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004eac:	b580      	push	{r7, lr}
 8004eae:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004eb0:	4b0e      	ldr	r3, [pc, #56]	@ (8004eec <HAL_Init+0x40>)
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	4a0d      	ldr	r2, [pc, #52]	@ (8004eec <HAL_Init+0x40>)
 8004eb6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004eba:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8004ebc:	4b0b      	ldr	r3, [pc, #44]	@ (8004eec <HAL_Init+0x40>)
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	4a0a      	ldr	r2, [pc, #40]	@ (8004eec <HAL_Init+0x40>)
 8004ec2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004ec6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004ec8:	4b08      	ldr	r3, [pc, #32]	@ (8004eec <HAL_Init+0x40>)
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	4a07      	ldr	r2, [pc, #28]	@ (8004eec <HAL_Init+0x40>)
 8004ece:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004ed2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004ed4:	2003      	movs	r0, #3
 8004ed6:	f000 fbc1 	bl	800565c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004eda:	2000      	movs	r0, #0
 8004edc:	f000 f808 	bl	8004ef0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004ee0:	f7ff fc92 	bl	8004808 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004ee4:	2300      	movs	r3, #0
}
 8004ee6:	4618      	mov	r0, r3
 8004ee8:	bd80      	pop	{r7, pc}
 8004eea:	bf00      	nop
 8004eec:	40023c00 	.word	0x40023c00

08004ef0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004ef0:	b580      	push	{r7, lr}
 8004ef2:	b082      	sub	sp, #8
 8004ef4:	af00      	add	r7, sp, #0
 8004ef6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004ef8:	4b12      	ldr	r3, [pc, #72]	@ (8004f44 <HAL_InitTick+0x54>)
 8004efa:	681a      	ldr	r2, [r3, #0]
 8004efc:	4b12      	ldr	r3, [pc, #72]	@ (8004f48 <HAL_InitTick+0x58>)
 8004efe:	781b      	ldrb	r3, [r3, #0]
 8004f00:	4619      	mov	r1, r3
 8004f02:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004f06:	fbb3 f3f1 	udiv	r3, r3, r1
 8004f0a:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f0e:	4618      	mov	r0, r3
 8004f10:	f000 fbd9 	bl	80056c6 <HAL_SYSTICK_Config>
 8004f14:	4603      	mov	r3, r0
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d001      	beq.n	8004f1e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8004f1a:	2301      	movs	r3, #1
 8004f1c:	e00e      	b.n	8004f3c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	2b0f      	cmp	r3, #15
 8004f22:	d80a      	bhi.n	8004f3a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004f24:	2200      	movs	r2, #0
 8004f26:	6879      	ldr	r1, [r7, #4]
 8004f28:	f04f 30ff 	mov.w	r0, #4294967295
 8004f2c:	f000 fba1 	bl	8005672 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004f30:	4a06      	ldr	r2, [pc, #24]	@ (8004f4c <HAL_InitTick+0x5c>)
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004f36:	2300      	movs	r3, #0
 8004f38:	e000      	b.n	8004f3c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8004f3a:	2301      	movs	r3, #1
}
 8004f3c:	4618      	mov	r0, r3
 8004f3e:	3708      	adds	r7, #8
 8004f40:	46bd      	mov	sp, r7
 8004f42:	bd80      	pop	{r7, pc}
 8004f44:	20000154 	.word	0x20000154
 8004f48:	2000015c 	.word	0x2000015c
 8004f4c:	20000158 	.word	0x20000158

08004f50 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004f50:	b480      	push	{r7}
 8004f52:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004f54:	4b06      	ldr	r3, [pc, #24]	@ (8004f70 <HAL_IncTick+0x20>)
 8004f56:	781b      	ldrb	r3, [r3, #0]
 8004f58:	461a      	mov	r2, r3
 8004f5a:	4b06      	ldr	r3, [pc, #24]	@ (8004f74 <HAL_IncTick+0x24>)
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	4413      	add	r3, r2
 8004f60:	4a04      	ldr	r2, [pc, #16]	@ (8004f74 <HAL_IncTick+0x24>)
 8004f62:	6013      	str	r3, [r2, #0]
}
 8004f64:	bf00      	nop
 8004f66:	46bd      	mov	sp, r7
 8004f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f6c:	4770      	bx	lr
 8004f6e:	bf00      	nop
 8004f70:	2000015c 	.word	0x2000015c
 8004f74:	20000690 	.word	0x20000690

08004f78 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004f78:	b480      	push	{r7}
 8004f7a:	af00      	add	r7, sp, #0
  return uwTick;
 8004f7c:	4b03      	ldr	r3, [pc, #12]	@ (8004f8c <HAL_GetTick+0x14>)
 8004f7e:	681b      	ldr	r3, [r3, #0]
}
 8004f80:	4618      	mov	r0, r3
 8004f82:	46bd      	mov	sp, r7
 8004f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f88:	4770      	bx	lr
 8004f8a:	bf00      	nop
 8004f8c:	20000690 	.word	0x20000690

08004f90 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004f90:	b580      	push	{r7, lr}
 8004f92:	b084      	sub	sp, #16
 8004f94:	af00      	add	r7, sp, #0
 8004f96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004f98:	f7ff ffee 	bl	8004f78 <HAL_GetTick>
 8004f9c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004fa8:	d005      	beq.n	8004fb6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004faa:	4b0a      	ldr	r3, [pc, #40]	@ (8004fd4 <HAL_Delay+0x44>)
 8004fac:	781b      	ldrb	r3, [r3, #0]
 8004fae:	461a      	mov	r2, r3
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	4413      	add	r3, r2
 8004fb4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8004fb6:	bf00      	nop
 8004fb8:	f7ff ffde 	bl	8004f78 <HAL_GetTick>
 8004fbc:	4602      	mov	r2, r0
 8004fbe:	68bb      	ldr	r3, [r7, #8]
 8004fc0:	1ad3      	subs	r3, r2, r3
 8004fc2:	68fa      	ldr	r2, [r7, #12]
 8004fc4:	429a      	cmp	r2, r3
 8004fc6:	d8f7      	bhi.n	8004fb8 <HAL_Delay+0x28>
  {
  }
}
 8004fc8:	bf00      	nop
 8004fca:	bf00      	nop
 8004fcc:	3710      	adds	r7, #16
 8004fce:	46bd      	mov	sp, r7
 8004fd0:	bd80      	pop	{r7, pc}
 8004fd2:	bf00      	nop
 8004fd4:	2000015c 	.word	0x2000015c

08004fd8 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8004fd8:	b580      	push	{r7, lr}
 8004fda:	b084      	sub	sp, #16
 8004fdc:	af00      	add	r7, sp, #0
 8004fde:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004fe0:	2300      	movs	r3, #0
 8004fe2:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	d101      	bne.n	8004fee <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8004fea:	2301      	movs	r3, #1
 8004fec:	e033      	b.n	8005056 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d109      	bne.n	800500a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8004ff6:	6878      	ldr	r0, [r7, #4]
 8004ff8:	f7ff fc2e 	bl	8004858 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	2200      	movs	r2, #0
 8005000:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	2200      	movs	r2, #0
 8005006:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800500e:	f003 0310 	and.w	r3, r3, #16
 8005012:	2b00      	cmp	r3, #0
 8005014:	d118      	bne.n	8005048 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800501a:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800501e:	f023 0302 	bic.w	r3, r3, #2
 8005022:	f043 0202 	orr.w	r2, r3, #2
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 800502a:	6878      	ldr	r0, [r7, #4]
 800502c:	f000 f94a 	bl	80052c4 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	2200      	movs	r2, #0
 8005034:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800503a:	f023 0303 	bic.w	r3, r3, #3
 800503e:	f043 0201 	orr.w	r2, r3, #1
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	641a      	str	r2, [r3, #64]	@ 0x40
 8005046:	e001      	b.n	800504c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8005048:	2301      	movs	r3, #1
 800504a:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	2200      	movs	r2, #0
 8005050:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8005054:	7bfb      	ldrb	r3, [r7, #15]
}
 8005056:	4618      	mov	r0, r3
 8005058:	3710      	adds	r7, #16
 800505a:	46bd      	mov	sp, r7
 800505c:	bd80      	pop	{r7, pc}
	...

08005060 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8005060:	b480      	push	{r7}
 8005062:	b085      	sub	sp, #20
 8005064:	af00      	add	r7, sp, #0
 8005066:	6078      	str	r0, [r7, #4]
 8005068:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800506a:	2300      	movs	r3, #0
 800506c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005074:	2b01      	cmp	r3, #1
 8005076:	d101      	bne.n	800507c <HAL_ADC_ConfigChannel+0x1c>
 8005078:	2302      	movs	r3, #2
 800507a:	e113      	b.n	80052a4 <HAL_ADC_ConfigChannel+0x244>
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	2201      	movs	r2, #1
 8005080:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8005084:	683b      	ldr	r3, [r7, #0]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	2b09      	cmp	r3, #9
 800508a:	d925      	bls.n	80050d8 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	68d9      	ldr	r1, [r3, #12]
 8005092:	683b      	ldr	r3, [r7, #0]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	b29b      	uxth	r3, r3
 8005098:	461a      	mov	r2, r3
 800509a:	4613      	mov	r3, r2
 800509c:	005b      	lsls	r3, r3, #1
 800509e:	4413      	add	r3, r2
 80050a0:	3b1e      	subs	r3, #30
 80050a2:	2207      	movs	r2, #7
 80050a4:	fa02 f303 	lsl.w	r3, r2, r3
 80050a8:	43da      	mvns	r2, r3
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	400a      	ands	r2, r1
 80050b0:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	68d9      	ldr	r1, [r3, #12]
 80050b8:	683b      	ldr	r3, [r7, #0]
 80050ba:	689a      	ldr	r2, [r3, #8]
 80050bc:	683b      	ldr	r3, [r7, #0]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	b29b      	uxth	r3, r3
 80050c2:	4618      	mov	r0, r3
 80050c4:	4603      	mov	r3, r0
 80050c6:	005b      	lsls	r3, r3, #1
 80050c8:	4403      	add	r3, r0
 80050ca:	3b1e      	subs	r3, #30
 80050cc:	409a      	lsls	r2, r3
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	430a      	orrs	r2, r1
 80050d4:	60da      	str	r2, [r3, #12]
 80050d6:	e022      	b.n	800511e <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	6919      	ldr	r1, [r3, #16]
 80050de:	683b      	ldr	r3, [r7, #0]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	b29b      	uxth	r3, r3
 80050e4:	461a      	mov	r2, r3
 80050e6:	4613      	mov	r3, r2
 80050e8:	005b      	lsls	r3, r3, #1
 80050ea:	4413      	add	r3, r2
 80050ec:	2207      	movs	r2, #7
 80050ee:	fa02 f303 	lsl.w	r3, r2, r3
 80050f2:	43da      	mvns	r2, r3
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	400a      	ands	r2, r1
 80050fa:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	6919      	ldr	r1, [r3, #16]
 8005102:	683b      	ldr	r3, [r7, #0]
 8005104:	689a      	ldr	r2, [r3, #8]
 8005106:	683b      	ldr	r3, [r7, #0]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	b29b      	uxth	r3, r3
 800510c:	4618      	mov	r0, r3
 800510e:	4603      	mov	r3, r0
 8005110:	005b      	lsls	r3, r3, #1
 8005112:	4403      	add	r3, r0
 8005114:	409a      	lsls	r2, r3
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	430a      	orrs	r2, r1
 800511c:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800511e:	683b      	ldr	r3, [r7, #0]
 8005120:	685b      	ldr	r3, [r3, #4]
 8005122:	2b06      	cmp	r3, #6
 8005124:	d824      	bhi.n	8005170 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800512c:	683b      	ldr	r3, [r7, #0]
 800512e:	685a      	ldr	r2, [r3, #4]
 8005130:	4613      	mov	r3, r2
 8005132:	009b      	lsls	r3, r3, #2
 8005134:	4413      	add	r3, r2
 8005136:	3b05      	subs	r3, #5
 8005138:	221f      	movs	r2, #31
 800513a:	fa02 f303 	lsl.w	r3, r2, r3
 800513e:	43da      	mvns	r2, r3
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	400a      	ands	r2, r1
 8005146:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800514e:	683b      	ldr	r3, [r7, #0]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	b29b      	uxth	r3, r3
 8005154:	4618      	mov	r0, r3
 8005156:	683b      	ldr	r3, [r7, #0]
 8005158:	685a      	ldr	r2, [r3, #4]
 800515a:	4613      	mov	r3, r2
 800515c:	009b      	lsls	r3, r3, #2
 800515e:	4413      	add	r3, r2
 8005160:	3b05      	subs	r3, #5
 8005162:	fa00 f203 	lsl.w	r2, r0, r3
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	430a      	orrs	r2, r1
 800516c:	635a      	str	r2, [r3, #52]	@ 0x34
 800516e:	e04c      	b.n	800520a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8005170:	683b      	ldr	r3, [r7, #0]
 8005172:	685b      	ldr	r3, [r3, #4]
 8005174:	2b0c      	cmp	r3, #12
 8005176:	d824      	bhi.n	80051c2 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800517e:	683b      	ldr	r3, [r7, #0]
 8005180:	685a      	ldr	r2, [r3, #4]
 8005182:	4613      	mov	r3, r2
 8005184:	009b      	lsls	r3, r3, #2
 8005186:	4413      	add	r3, r2
 8005188:	3b23      	subs	r3, #35	@ 0x23
 800518a:	221f      	movs	r2, #31
 800518c:	fa02 f303 	lsl.w	r3, r2, r3
 8005190:	43da      	mvns	r2, r3
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	400a      	ands	r2, r1
 8005198:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80051a0:	683b      	ldr	r3, [r7, #0]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	b29b      	uxth	r3, r3
 80051a6:	4618      	mov	r0, r3
 80051a8:	683b      	ldr	r3, [r7, #0]
 80051aa:	685a      	ldr	r2, [r3, #4]
 80051ac:	4613      	mov	r3, r2
 80051ae:	009b      	lsls	r3, r3, #2
 80051b0:	4413      	add	r3, r2
 80051b2:	3b23      	subs	r3, #35	@ 0x23
 80051b4:	fa00 f203 	lsl.w	r2, r0, r3
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	430a      	orrs	r2, r1
 80051be:	631a      	str	r2, [r3, #48]	@ 0x30
 80051c0:	e023      	b.n	800520a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80051c8:	683b      	ldr	r3, [r7, #0]
 80051ca:	685a      	ldr	r2, [r3, #4]
 80051cc:	4613      	mov	r3, r2
 80051ce:	009b      	lsls	r3, r3, #2
 80051d0:	4413      	add	r3, r2
 80051d2:	3b41      	subs	r3, #65	@ 0x41
 80051d4:	221f      	movs	r2, #31
 80051d6:	fa02 f303 	lsl.w	r3, r2, r3
 80051da:	43da      	mvns	r2, r3
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	400a      	ands	r2, r1
 80051e2:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80051ea:	683b      	ldr	r3, [r7, #0]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	b29b      	uxth	r3, r3
 80051f0:	4618      	mov	r0, r3
 80051f2:	683b      	ldr	r3, [r7, #0]
 80051f4:	685a      	ldr	r2, [r3, #4]
 80051f6:	4613      	mov	r3, r2
 80051f8:	009b      	lsls	r3, r3, #2
 80051fa:	4413      	add	r3, r2
 80051fc:	3b41      	subs	r3, #65	@ 0x41
 80051fe:	fa00 f203 	lsl.w	r2, r0, r3
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	430a      	orrs	r2, r1
 8005208:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800520a:	4b29      	ldr	r3, [pc, #164]	@ (80052b0 <HAL_ADC_ConfigChannel+0x250>)
 800520c:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	4a28      	ldr	r2, [pc, #160]	@ (80052b4 <HAL_ADC_ConfigChannel+0x254>)
 8005214:	4293      	cmp	r3, r2
 8005216:	d10f      	bne.n	8005238 <HAL_ADC_ConfigChannel+0x1d8>
 8005218:	683b      	ldr	r3, [r7, #0]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	2b12      	cmp	r3, #18
 800521e:	d10b      	bne.n	8005238 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	685b      	ldr	r3, [r3, #4]
 8005224:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	685b      	ldr	r3, [r3, #4]
 8005230:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	4a1d      	ldr	r2, [pc, #116]	@ (80052b4 <HAL_ADC_ConfigChannel+0x254>)
 800523e:	4293      	cmp	r3, r2
 8005240:	d12b      	bne.n	800529a <HAL_ADC_ConfigChannel+0x23a>
 8005242:	683b      	ldr	r3, [r7, #0]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	4a1c      	ldr	r2, [pc, #112]	@ (80052b8 <HAL_ADC_ConfigChannel+0x258>)
 8005248:	4293      	cmp	r3, r2
 800524a:	d003      	beq.n	8005254 <HAL_ADC_ConfigChannel+0x1f4>
 800524c:	683b      	ldr	r3, [r7, #0]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	2b11      	cmp	r3, #17
 8005252:	d122      	bne.n	800529a <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	685b      	ldr	r3, [r3, #4]
 8005258:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	685b      	ldr	r3, [r3, #4]
 8005264:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800526c:	683b      	ldr	r3, [r7, #0]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	4a11      	ldr	r2, [pc, #68]	@ (80052b8 <HAL_ADC_ConfigChannel+0x258>)
 8005272:	4293      	cmp	r3, r2
 8005274:	d111      	bne.n	800529a <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8005276:	4b11      	ldr	r3, [pc, #68]	@ (80052bc <HAL_ADC_ConfigChannel+0x25c>)
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	4a11      	ldr	r2, [pc, #68]	@ (80052c0 <HAL_ADC_ConfigChannel+0x260>)
 800527c:	fba2 2303 	umull	r2, r3, r2, r3
 8005280:	0c9a      	lsrs	r2, r3, #18
 8005282:	4613      	mov	r3, r2
 8005284:	009b      	lsls	r3, r3, #2
 8005286:	4413      	add	r3, r2
 8005288:	005b      	lsls	r3, r3, #1
 800528a:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 800528c:	e002      	b.n	8005294 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 800528e:	68bb      	ldr	r3, [r7, #8]
 8005290:	3b01      	subs	r3, #1
 8005292:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8005294:	68bb      	ldr	r3, [r7, #8]
 8005296:	2b00      	cmp	r3, #0
 8005298:	d1f9      	bne.n	800528e <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	2200      	movs	r2, #0
 800529e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 80052a2:	2300      	movs	r3, #0
}
 80052a4:	4618      	mov	r0, r3
 80052a6:	3714      	adds	r7, #20
 80052a8:	46bd      	mov	sp, r7
 80052aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ae:	4770      	bx	lr
 80052b0:	40012300 	.word	0x40012300
 80052b4:	40012000 	.word	0x40012000
 80052b8:	10000012 	.word	0x10000012
 80052bc:	20000154 	.word	0x20000154
 80052c0:	431bde83 	.word	0x431bde83

080052c4 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 80052c4:	b480      	push	{r7}
 80052c6:	b085      	sub	sp, #20
 80052c8:	af00      	add	r7, sp, #0
 80052ca:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80052cc:	4b79      	ldr	r3, [pc, #484]	@ (80054b4 <ADC_Init+0x1f0>)
 80052ce:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	685b      	ldr	r3, [r3, #4]
 80052d4:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	685a      	ldr	r2, [r3, #4]
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	685b      	ldr	r3, [r3, #4]
 80052e4:	431a      	orrs	r2, r3
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	685a      	ldr	r2, [r3, #4]
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80052f8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	6859      	ldr	r1, [r3, #4]
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	691b      	ldr	r3, [r3, #16]
 8005304:	021a      	lsls	r2, r3, #8
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	430a      	orrs	r2, r1
 800530c:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	685a      	ldr	r2, [r3, #4]
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 800531c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	6859      	ldr	r1, [r3, #4]
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	689a      	ldr	r2, [r3, #8]
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	430a      	orrs	r2, r1
 800532e:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	689a      	ldr	r2, [r3, #8]
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800533e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	6899      	ldr	r1, [r3, #8]
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	68da      	ldr	r2, [r3, #12]
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	430a      	orrs	r2, r1
 8005350:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005356:	4a58      	ldr	r2, [pc, #352]	@ (80054b8 <ADC_Init+0x1f4>)
 8005358:	4293      	cmp	r3, r2
 800535a:	d022      	beq.n	80053a2 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	689a      	ldr	r2, [r3, #8]
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800536a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	6899      	ldr	r1, [r3, #8]
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	430a      	orrs	r2, r1
 800537c:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	689a      	ldr	r2, [r3, #8]
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 800538c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	6899      	ldr	r1, [r3, #8]
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	430a      	orrs	r2, r1
 800539e:	609a      	str	r2, [r3, #8]
 80053a0:	e00f      	b.n	80053c2 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	689a      	ldr	r2, [r3, #8]
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80053b0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	689a      	ldr	r2, [r3, #8]
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80053c0:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	689a      	ldr	r2, [r3, #8]
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	f022 0202 	bic.w	r2, r2, #2
 80053d0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	6899      	ldr	r1, [r3, #8]
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	7e1b      	ldrb	r3, [r3, #24]
 80053dc:	005a      	lsls	r2, r3, #1
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	430a      	orrs	r2, r1
 80053e4:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	d01b      	beq.n	8005428 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	685a      	ldr	r2, [r3, #4]
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80053fe:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	685a      	ldr	r2, [r3, #4]
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 800540e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	6859      	ldr	r1, [r3, #4]
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800541a:	3b01      	subs	r3, #1
 800541c:	035a      	lsls	r2, r3, #13
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	430a      	orrs	r2, r1
 8005424:	605a      	str	r2, [r3, #4]
 8005426:	e007      	b.n	8005438 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	685a      	ldr	r2, [r3, #4]
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005436:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8005446:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	69db      	ldr	r3, [r3, #28]
 8005452:	3b01      	subs	r3, #1
 8005454:	051a      	lsls	r2, r3, #20
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	430a      	orrs	r2, r1
 800545c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	689a      	ldr	r2, [r3, #8]
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800546c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	6899      	ldr	r1, [r3, #8]
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800547a:	025a      	lsls	r2, r3, #9
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	430a      	orrs	r2, r1
 8005482:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	689a      	ldr	r2, [r3, #8]
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005492:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	6899      	ldr	r1, [r3, #8]
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	695b      	ldr	r3, [r3, #20]
 800549e:	029a      	lsls	r2, r3, #10
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	430a      	orrs	r2, r1
 80054a6:	609a      	str	r2, [r3, #8]
}
 80054a8:	bf00      	nop
 80054aa:	3714      	adds	r7, #20
 80054ac:	46bd      	mov	sp, r7
 80054ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054b2:	4770      	bx	lr
 80054b4:	40012300 	.word	0x40012300
 80054b8:	0f000001 	.word	0x0f000001

080054bc <__NVIC_SetPriorityGrouping>:
{
 80054bc:	b480      	push	{r7}
 80054be:	b085      	sub	sp, #20
 80054c0:	af00      	add	r7, sp, #0
 80054c2:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	f003 0307 	and.w	r3, r3, #7
 80054ca:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80054cc:	4b0c      	ldr	r3, [pc, #48]	@ (8005500 <__NVIC_SetPriorityGrouping+0x44>)
 80054ce:	68db      	ldr	r3, [r3, #12]
 80054d0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80054d2:	68ba      	ldr	r2, [r7, #8]
 80054d4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80054d8:	4013      	ands	r3, r2
 80054da:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80054e0:	68bb      	ldr	r3, [r7, #8]
 80054e2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80054e4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80054e8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80054ec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80054ee:	4a04      	ldr	r2, [pc, #16]	@ (8005500 <__NVIC_SetPriorityGrouping+0x44>)
 80054f0:	68bb      	ldr	r3, [r7, #8]
 80054f2:	60d3      	str	r3, [r2, #12]
}
 80054f4:	bf00      	nop
 80054f6:	3714      	adds	r7, #20
 80054f8:	46bd      	mov	sp, r7
 80054fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054fe:	4770      	bx	lr
 8005500:	e000ed00 	.word	0xe000ed00

08005504 <__NVIC_GetPriorityGrouping>:
{
 8005504:	b480      	push	{r7}
 8005506:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005508:	4b04      	ldr	r3, [pc, #16]	@ (800551c <__NVIC_GetPriorityGrouping+0x18>)
 800550a:	68db      	ldr	r3, [r3, #12]
 800550c:	0a1b      	lsrs	r3, r3, #8
 800550e:	f003 0307 	and.w	r3, r3, #7
}
 8005512:	4618      	mov	r0, r3
 8005514:	46bd      	mov	sp, r7
 8005516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800551a:	4770      	bx	lr
 800551c:	e000ed00 	.word	0xe000ed00

08005520 <__NVIC_EnableIRQ>:
{
 8005520:	b480      	push	{r7}
 8005522:	b083      	sub	sp, #12
 8005524:	af00      	add	r7, sp, #0
 8005526:	4603      	mov	r3, r0
 8005528:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800552a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800552e:	2b00      	cmp	r3, #0
 8005530:	db0b      	blt.n	800554a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005532:	79fb      	ldrb	r3, [r7, #7]
 8005534:	f003 021f 	and.w	r2, r3, #31
 8005538:	4907      	ldr	r1, [pc, #28]	@ (8005558 <__NVIC_EnableIRQ+0x38>)
 800553a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800553e:	095b      	lsrs	r3, r3, #5
 8005540:	2001      	movs	r0, #1
 8005542:	fa00 f202 	lsl.w	r2, r0, r2
 8005546:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800554a:	bf00      	nop
 800554c:	370c      	adds	r7, #12
 800554e:	46bd      	mov	sp, r7
 8005550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005554:	4770      	bx	lr
 8005556:	bf00      	nop
 8005558:	e000e100 	.word	0xe000e100

0800555c <__NVIC_SetPriority>:
{
 800555c:	b480      	push	{r7}
 800555e:	b083      	sub	sp, #12
 8005560:	af00      	add	r7, sp, #0
 8005562:	4603      	mov	r3, r0
 8005564:	6039      	str	r1, [r7, #0]
 8005566:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005568:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800556c:	2b00      	cmp	r3, #0
 800556e:	db0a      	blt.n	8005586 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005570:	683b      	ldr	r3, [r7, #0]
 8005572:	b2da      	uxtb	r2, r3
 8005574:	490c      	ldr	r1, [pc, #48]	@ (80055a8 <__NVIC_SetPriority+0x4c>)
 8005576:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800557a:	0112      	lsls	r2, r2, #4
 800557c:	b2d2      	uxtb	r2, r2
 800557e:	440b      	add	r3, r1
 8005580:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8005584:	e00a      	b.n	800559c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005586:	683b      	ldr	r3, [r7, #0]
 8005588:	b2da      	uxtb	r2, r3
 800558a:	4908      	ldr	r1, [pc, #32]	@ (80055ac <__NVIC_SetPriority+0x50>)
 800558c:	79fb      	ldrb	r3, [r7, #7]
 800558e:	f003 030f 	and.w	r3, r3, #15
 8005592:	3b04      	subs	r3, #4
 8005594:	0112      	lsls	r2, r2, #4
 8005596:	b2d2      	uxtb	r2, r2
 8005598:	440b      	add	r3, r1
 800559a:	761a      	strb	r2, [r3, #24]
}
 800559c:	bf00      	nop
 800559e:	370c      	adds	r7, #12
 80055a0:	46bd      	mov	sp, r7
 80055a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055a6:	4770      	bx	lr
 80055a8:	e000e100 	.word	0xe000e100
 80055ac:	e000ed00 	.word	0xe000ed00

080055b0 <NVIC_EncodePriority>:
{
 80055b0:	b480      	push	{r7}
 80055b2:	b089      	sub	sp, #36	@ 0x24
 80055b4:	af00      	add	r7, sp, #0
 80055b6:	60f8      	str	r0, [r7, #12]
 80055b8:	60b9      	str	r1, [r7, #8]
 80055ba:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	f003 0307 	and.w	r3, r3, #7
 80055c2:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80055c4:	69fb      	ldr	r3, [r7, #28]
 80055c6:	f1c3 0307 	rsb	r3, r3, #7
 80055ca:	2b04      	cmp	r3, #4
 80055cc:	bf28      	it	cs
 80055ce:	2304      	movcs	r3, #4
 80055d0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80055d2:	69fb      	ldr	r3, [r7, #28]
 80055d4:	3304      	adds	r3, #4
 80055d6:	2b06      	cmp	r3, #6
 80055d8:	d902      	bls.n	80055e0 <NVIC_EncodePriority+0x30>
 80055da:	69fb      	ldr	r3, [r7, #28]
 80055dc:	3b03      	subs	r3, #3
 80055de:	e000      	b.n	80055e2 <NVIC_EncodePriority+0x32>
 80055e0:	2300      	movs	r3, #0
 80055e2:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80055e4:	f04f 32ff 	mov.w	r2, #4294967295
 80055e8:	69bb      	ldr	r3, [r7, #24]
 80055ea:	fa02 f303 	lsl.w	r3, r2, r3
 80055ee:	43da      	mvns	r2, r3
 80055f0:	68bb      	ldr	r3, [r7, #8]
 80055f2:	401a      	ands	r2, r3
 80055f4:	697b      	ldr	r3, [r7, #20]
 80055f6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80055f8:	f04f 31ff 	mov.w	r1, #4294967295
 80055fc:	697b      	ldr	r3, [r7, #20]
 80055fe:	fa01 f303 	lsl.w	r3, r1, r3
 8005602:	43d9      	mvns	r1, r3
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005608:	4313      	orrs	r3, r2
}
 800560a:	4618      	mov	r0, r3
 800560c:	3724      	adds	r7, #36	@ 0x24
 800560e:	46bd      	mov	sp, r7
 8005610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005614:	4770      	bx	lr
	...

08005618 <SysTick_Config>:
{
 8005618:	b580      	push	{r7, lr}
 800561a:	b082      	sub	sp, #8
 800561c:	af00      	add	r7, sp, #0
 800561e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	3b01      	subs	r3, #1
 8005624:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005628:	d301      	bcc.n	800562e <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 800562a:	2301      	movs	r3, #1
 800562c:	e00f      	b.n	800564e <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800562e:	4a0a      	ldr	r2, [pc, #40]	@ (8005658 <SysTick_Config+0x40>)
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	3b01      	subs	r3, #1
 8005634:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005636:	210f      	movs	r1, #15
 8005638:	f04f 30ff 	mov.w	r0, #4294967295
 800563c:	f7ff ff8e 	bl	800555c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005640:	4b05      	ldr	r3, [pc, #20]	@ (8005658 <SysTick_Config+0x40>)
 8005642:	2200      	movs	r2, #0
 8005644:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005646:	4b04      	ldr	r3, [pc, #16]	@ (8005658 <SysTick_Config+0x40>)
 8005648:	2207      	movs	r2, #7
 800564a:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 800564c:	2300      	movs	r3, #0
}
 800564e:	4618      	mov	r0, r3
 8005650:	3708      	adds	r7, #8
 8005652:	46bd      	mov	sp, r7
 8005654:	bd80      	pop	{r7, pc}
 8005656:	bf00      	nop
 8005658:	e000e010 	.word	0xe000e010

0800565c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800565c:	b580      	push	{r7, lr}
 800565e:	b082      	sub	sp, #8
 8005660:	af00      	add	r7, sp, #0
 8005662:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005664:	6878      	ldr	r0, [r7, #4]
 8005666:	f7ff ff29 	bl	80054bc <__NVIC_SetPriorityGrouping>
}
 800566a:	bf00      	nop
 800566c:	3708      	adds	r7, #8
 800566e:	46bd      	mov	sp, r7
 8005670:	bd80      	pop	{r7, pc}

08005672 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8005672:	b580      	push	{r7, lr}
 8005674:	b086      	sub	sp, #24
 8005676:	af00      	add	r7, sp, #0
 8005678:	4603      	mov	r3, r0
 800567a:	60b9      	str	r1, [r7, #8]
 800567c:	607a      	str	r2, [r7, #4]
 800567e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8005680:	2300      	movs	r3, #0
 8005682:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8005684:	f7ff ff3e 	bl	8005504 <__NVIC_GetPriorityGrouping>
 8005688:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800568a:	687a      	ldr	r2, [r7, #4]
 800568c:	68b9      	ldr	r1, [r7, #8]
 800568e:	6978      	ldr	r0, [r7, #20]
 8005690:	f7ff ff8e 	bl	80055b0 <NVIC_EncodePriority>
 8005694:	4602      	mov	r2, r0
 8005696:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800569a:	4611      	mov	r1, r2
 800569c:	4618      	mov	r0, r3
 800569e:	f7ff ff5d 	bl	800555c <__NVIC_SetPriority>
}
 80056a2:	bf00      	nop
 80056a4:	3718      	adds	r7, #24
 80056a6:	46bd      	mov	sp, r7
 80056a8:	bd80      	pop	{r7, pc}

080056aa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80056aa:	b580      	push	{r7, lr}
 80056ac:	b082      	sub	sp, #8
 80056ae:	af00      	add	r7, sp, #0
 80056b0:	4603      	mov	r3, r0
 80056b2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80056b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80056b8:	4618      	mov	r0, r3
 80056ba:	f7ff ff31 	bl	8005520 <__NVIC_EnableIRQ>
}
 80056be:	bf00      	nop
 80056c0:	3708      	adds	r7, #8
 80056c2:	46bd      	mov	sp, r7
 80056c4:	bd80      	pop	{r7, pc}

080056c6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80056c6:	b580      	push	{r7, lr}
 80056c8:	b082      	sub	sp, #8
 80056ca:	af00      	add	r7, sp, #0
 80056cc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80056ce:	6878      	ldr	r0, [r7, #4]
 80056d0:	f7ff ffa2 	bl	8005618 <SysTick_Config>
 80056d4:	4603      	mov	r3, r0
}
 80056d6:	4618      	mov	r0, r3
 80056d8:	3708      	adds	r7, #8
 80056da:	46bd      	mov	sp, r7
 80056dc:	bd80      	pop	{r7, pc}
	...

080056e0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80056e0:	b580      	push	{r7, lr}
 80056e2:	b086      	sub	sp, #24
 80056e4:	af00      	add	r7, sp, #0
 80056e6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80056e8:	2300      	movs	r3, #0
 80056ea:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80056ec:	f7ff fc44 	bl	8004f78 <HAL_GetTick>
 80056f0:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	2b00      	cmp	r3, #0
 80056f6:	d101      	bne.n	80056fc <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80056f8:	2301      	movs	r3, #1
 80056fa:	e099      	b.n	8005830 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	2202      	movs	r2, #2
 8005700:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	2200      	movs	r2, #0
 8005708:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	681a      	ldr	r2, [r3, #0]
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	f022 0201 	bic.w	r2, r2, #1
 800571a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800571c:	e00f      	b.n	800573e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800571e:	f7ff fc2b 	bl	8004f78 <HAL_GetTick>
 8005722:	4602      	mov	r2, r0
 8005724:	693b      	ldr	r3, [r7, #16]
 8005726:	1ad3      	subs	r3, r2, r3
 8005728:	2b05      	cmp	r3, #5
 800572a:	d908      	bls.n	800573e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	2220      	movs	r2, #32
 8005730:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	2203      	movs	r2, #3
 8005736:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 800573a:	2303      	movs	r3, #3
 800573c:	e078      	b.n	8005830 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	f003 0301 	and.w	r3, r3, #1
 8005748:	2b00      	cmp	r3, #0
 800574a:	d1e8      	bne.n	800571e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8005754:	697a      	ldr	r2, [r7, #20]
 8005756:	4b38      	ldr	r3, [pc, #224]	@ (8005838 <HAL_DMA_Init+0x158>)
 8005758:	4013      	ands	r3, r2
 800575a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	685a      	ldr	r2, [r3, #4]
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	689b      	ldr	r3, [r3, #8]
 8005764:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800576a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	691b      	ldr	r3, [r3, #16]
 8005770:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005776:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	699b      	ldr	r3, [r3, #24]
 800577c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005782:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	6a1b      	ldr	r3, [r3, #32]
 8005788:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800578a:	697a      	ldr	r2, [r7, #20]
 800578c:	4313      	orrs	r3, r2
 800578e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005794:	2b04      	cmp	r3, #4
 8005796:	d107      	bne.n	80057a8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80057a0:	4313      	orrs	r3, r2
 80057a2:	697a      	ldr	r2, [r7, #20]
 80057a4:	4313      	orrs	r3, r2
 80057a6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	697a      	ldr	r2, [r7, #20]
 80057ae:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	695b      	ldr	r3, [r3, #20]
 80057b6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80057b8:	697b      	ldr	r3, [r7, #20]
 80057ba:	f023 0307 	bic.w	r3, r3, #7
 80057be:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057c4:	697a      	ldr	r2, [r7, #20]
 80057c6:	4313      	orrs	r3, r2
 80057c8:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057ce:	2b04      	cmp	r3, #4
 80057d0:	d117      	bne.n	8005802 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80057d6:	697a      	ldr	r2, [r7, #20]
 80057d8:	4313      	orrs	r3, r2
 80057da:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	d00e      	beq.n	8005802 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80057e4:	6878      	ldr	r0, [r7, #4]
 80057e6:	f000 fa7b 	bl	8005ce0 <DMA_CheckFifoParam>
 80057ea:	4603      	mov	r3, r0
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	d008      	beq.n	8005802 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	2240      	movs	r2, #64	@ 0x40
 80057f4:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	2201      	movs	r2, #1
 80057fa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 80057fe:	2301      	movs	r3, #1
 8005800:	e016      	b.n	8005830 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	697a      	ldr	r2, [r7, #20]
 8005808:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800580a:	6878      	ldr	r0, [r7, #4]
 800580c:	f000 fa32 	bl	8005c74 <DMA_CalcBaseAndBitshift>
 8005810:	4603      	mov	r3, r0
 8005812:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005818:	223f      	movs	r2, #63	@ 0x3f
 800581a:	409a      	lsls	r2, r3
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	2200      	movs	r2, #0
 8005824:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	2201      	movs	r2, #1
 800582a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800582e:	2300      	movs	r3, #0
}
 8005830:	4618      	mov	r0, r3
 8005832:	3718      	adds	r7, #24
 8005834:	46bd      	mov	sp, r7
 8005836:	bd80      	pop	{r7, pc}
 8005838:	f010803f 	.word	0xf010803f

0800583c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800583c:	b580      	push	{r7, lr}
 800583e:	b084      	sub	sp, #16
 8005840:	af00      	add	r7, sp, #0
 8005842:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005848:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800584a:	f7ff fb95 	bl	8004f78 <HAL_GetTick>
 800584e:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005856:	b2db      	uxtb	r3, r3
 8005858:	2b02      	cmp	r3, #2
 800585a:	d008      	beq.n	800586e <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	2280      	movs	r2, #128	@ 0x80
 8005860:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	2200      	movs	r2, #0
 8005866:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 800586a:	2301      	movs	r3, #1
 800586c:	e052      	b.n	8005914 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	681a      	ldr	r2, [r3, #0]
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	f022 0216 	bic.w	r2, r2, #22
 800587c:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	695a      	ldr	r2, [r3, #20]
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800588c:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005892:	2b00      	cmp	r3, #0
 8005894:	d103      	bne.n	800589e <HAL_DMA_Abort+0x62>
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800589a:	2b00      	cmp	r3, #0
 800589c:	d007      	beq.n	80058ae <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	681a      	ldr	r2, [r3, #0]
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	f022 0208 	bic.w	r2, r2, #8
 80058ac:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	681a      	ldr	r2, [r3, #0]
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	f022 0201 	bic.w	r2, r2, #1
 80058bc:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80058be:	e013      	b.n	80058e8 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80058c0:	f7ff fb5a 	bl	8004f78 <HAL_GetTick>
 80058c4:	4602      	mov	r2, r0
 80058c6:	68bb      	ldr	r3, [r7, #8]
 80058c8:	1ad3      	subs	r3, r2, r3
 80058ca:	2b05      	cmp	r3, #5
 80058cc:	d90c      	bls.n	80058e8 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	2220      	movs	r2, #32
 80058d2:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	2203      	movs	r2, #3
 80058d8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	2200      	movs	r2, #0
 80058e0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 80058e4:	2303      	movs	r3, #3
 80058e6:	e015      	b.n	8005914 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	f003 0301 	and.w	r3, r3, #1
 80058f2:	2b00      	cmp	r3, #0
 80058f4:	d1e4      	bne.n	80058c0 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80058fa:	223f      	movs	r2, #63	@ 0x3f
 80058fc:	409a      	lsls	r2, r3
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	2201      	movs	r2, #1
 8005906:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	2200      	movs	r2, #0
 800590e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8005912:	2300      	movs	r3, #0
}
 8005914:	4618      	mov	r0, r3
 8005916:	3710      	adds	r7, #16
 8005918:	46bd      	mov	sp, r7
 800591a:	bd80      	pop	{r7, pc}

0800591c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800591c:	b480      	push	{r7}
 800591e:	b083      	sub	sp, #12
 8005920:	af00      	add	r7, sp, #0
 8005922:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800592a:	b2db      	uxtb	r3, r3
 800592c:	2b02      	cmp	r3, #2
 800592e:	d004      	beq.n	800593a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	2280      	movs	r2, #128	@ 0x80
 8005934:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8005936:	2301      	movs	r3, #1
 8005938:	e00c      	b.n	8005954 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	2205      	movs	r2, #5
 800593e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	681a      	ldr	r2, [r3, #0]
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	f022 0201 	bic.w	r2, r2, #1
 8005950:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8005952:	2300      	movs	r3, #0
}
 8005954:	4618      	mov	r0, r3
 8005956:	370c      	adds	r7, #12
 8005958:	46bd      	mov	sp, r7
 800595a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800595e:	4770      	bx	lr

08005960 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005960:	b580      	push	{r7, lr}
 8005962:	b086      	sub	sp, #24
 8005964:	af00      	add	r7, sp, #0
 8005966:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8005968:	2300      	movs	r3, #0
 800596a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800596c:	4b8e      	ldr	r3, [pc, #568]	@ (8005ba8 <HAL_DMA_IRQHandler+0x248>)
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	4a8e      	ldr	r2, [pc, #568]	@ (8005bac <HAL_DMA_IRQHandler+0x24c>)
 8005972:	fba2 2303 	umull	r2, r3, r2, r3
 8005976:	0a9b      	lsrs	r3, r3, #10
 8005978:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800597e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8005980:	693b      	ldr	r3, [r7, #16]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800598a:	2208      	movs	r2, #8
 800598c:	409a      	lsls	r2, r3
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	4013      	ands	r3, r2
 8005992:	2b00      	cmp	r3, #0
 8005994:	d01a      	beq.n	80059cc <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	f003 0304 	and.w	r3, r3, #4
 80059a0:	2b00      	cmp	r3, #0
 80059a2:	d013      	beq.n	80059cc <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	681a      	ldr	r2, [r3, #0]
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	f022 0204 	bic.w	r2, r2, #4
 80059b2:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80059b8:	2208      	movs	r2, #8
 80059ba:	409a      	lsls	r2, r3
 80059bc:	693b      	ldr	r3, [r7, #16]
 80059be:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80059c4:	f043 0201 	orr.w	r2, r3, #1
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80059d0:	2201      	movs	r2, #1
 80059d2:	409a      	lsls	r2, r3
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	4013      	ands	r3, r2
 80059d8:	2b00      	cmp	r3, #0
 80059da:	d012      	beq.n	8005a02 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	695b      	ldr	r3, [r3, #20]
 80059e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80059e6:	2b00      	cmp	r3, #0
 80059e8:	d00b      	beq.n	8005a02 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80059ee:	2201      	movs	r2, #1
 80059f0:	409a      	lsls	r2, r3
 80059f2:	693b      	ldr	r3, [r7, #16]
 80059f4:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80059fa:	f043 0202 	orr.w	r2, r3, #2
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005a06:	2204      	movs	r2, #4
 8005a08:	409a      	lsls	r2, r3
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	4013      	ands	r3, r2
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	d012      	beq.n	8005a38 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	f003 0302 	and.w	r3, r3, #2
 8005a1c:	2b00      	cmp	r3, #0
 8005a1e:	d00b      	beq.n	8005a38 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005a24:	2204      	movs	r2, #4
 8005a26:	409a      	lsls	r2, r3
 8005a28:	693b      	ldr	r3, [r7, #16]
 8005a2a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005a30:	f043 0204 	orr.w	r2, r3, #4
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005a3c:	2210      	movs	r2, #16
 8005a3e:	409a      	lsls	r2, r3
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	4013      	ands	r3, r2
 8005a44:	2b00      	cmp	r3, #0
 8005a46:	d043      	beq.n	8005ad0 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	f003 0308 	and.w	r3, r3, #8
 8005a52:	2b00      	cmp	r3, #0
 8005a54:	d03c      	beq.n	8005ad0 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005a5a:	2210      	movs	r2, #16
 8005a5c:	409a      	lsls	r2, r3
 8005a5e:	693b      	ldr	r3, [r7, #16]
 8005a60:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005a6c:	2b00      	cmp	r3, #0
 8005a6e:	d018      	beq.n	8005aa2 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	d108      	bne.n	8005a90 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	d024      	beq.n	8005ad0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a8a:	6878      	ldr	r0, [r7, #4]
 8005a8c:	4798      	blx	r3
 8005a8e:	e01f      	b.n	8005ad0 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	d01b      	beq.n	8005ad0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005a9c:	6878      	ldr	r0, [r7, #4]
 8005a9e:	4798      	blx	r3
 8005aa0:	e016      	b.n	8005ad0 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005aac:	2b00      	cmp	r3, #0
 8005aae:	d107      	bne.n	8005ac0 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	681a      	ldr	r2, [r3, #0]
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	f022 0208 	bic.w	r2, r2, #8
 8005abe:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	d003      	beq.n	8005ad0 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005acc:	6878      	ldr	r0, [r7, #4]
 8005ace:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005ad4:	2220      	movs	r2, #32
 8005ad6:	409a      	lsls	r2, r3
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	4013      	ands	r3, r2
 8005adc:	2b00      	cmp	r3, #0
 8005ade:	f000 808f 	beq.w	8005c00 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	f003 0310 	and.w	r3, r3, #16
 8005aec:	2b00      	cmp	r3, #0
 8005aee:	f000 8087 	beq.w	8005c00 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005af6:	2220      	movs	r2, #32
 8005af8:	409a      	lsls	r2, r3
 8005afa:	693b      	ldr	r3, [r7, #16]
 8005afc:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005b04:	b2db      	uxtb	r3, r3
 8005b06:	2b05      	cmp	r3, #5
 8005b08:	d136      	bne.n	8005b78 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	681a      	ldr	r2, [r3, #0]
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	f022 0216 	bic.w	r2, r2, #22
 8005b18:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	695a      	ldr	r2, [r3, #20]
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005b28:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	d103      	bne.n	8005b3a <HAL_DMA_IRQHandler+0x1da>
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005b36:	2b00      	cmp	r3, #0
 8005b38:	d007      	beq.n	8005b4a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	681a      	ldr	r2, [r3, #0]
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	f022 0208 	bic.w	r2, r2, #8
 8005b48:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005b4e:	223f      	movs	r2, #63	@ 0x3f
 8005b50:	409a      	lsls	r2, r3
 8005b52:	693b      	ldr	r3, [r7, #16]
 8005b54:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	2201      	movs	r2, #1
 8005b5a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	2200      	movs	r2, #0
 8005b62:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005b6a:	2b00      	cmp	r3, #0
 8005b6c:	d07e      	beq.n	8005c6c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005b72:	6878      	ldr	r0, [r7, #4]
 8005b74:	4798      	blx	r3
        }
        return;
 8005b76:	e079      	b.n	8005c6c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d01d      	beq.n	8005bc2 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005b90:	2b00      	cmp	r3, #0
 8005b92:	d10d      	bne.n	8005bb0 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005b98:	2b00      	cmp	r3, #0
 8005b9a:	d031      	beq.n	8005c00 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005ba0:	6878      	ldr	r0, [r7, #4]
 8005ba2:	4798      	blx	r3
 8005ba4:	e02c      	b.n	8005c00 <HAL_DMA_IRQHandler+0x2a0>
 8005ba6:	bf00      	nop
 8005ba8:	20000154 	.word	0x20000154
 8005bac:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005bb4:	2b00      	cmp	r3, #0
 8005bb6:	d023      	beq.n	8005c00 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005bbc:	6878      	ldr	r0, [r7, #4]
 8005bbe:	4798      	blx	r3
 8005bc0:	e01e      	b.n	8005c00 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005bcc:	2b00      	cmp	r3, #0
 8005bce:	d10f      	bne.n	8005bf0 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	681a      	ldr	r2, [r3, #0]
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	f022 0210 	bic.w	r2, r2, #16
 8005bde:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	2201      	movs	r2, #1
 8005be4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	2200      	movs	r2, #0
 8005bec:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005bf4:	2b00      	cmp	r3, #0
 8005bf6:	d003      	beq.n	8005c00 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005bfc:	6878      	ldr	r0, [r7, #4]
 8005bfe:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005c04:	2b00      	cmp	r3, #0
 8005c06:	d032      	beq.n	8005c6e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005c0c:	f003 0301 	and.w	r3, r3, #1
 8005c10:	2b00      	cmp	r3, #0
 8005c12:	d022      	beq.n	8005c5a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	2205      	movs	r2, #5
 8005c18:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	681a      	ldr	r2, [r3, #0]
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	f022 0201 	bic.w	r2, r2, #1
 8005c2a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8005c2c:	68bb      	ldr	r3, [r7, #8]
 8005c2e:	3301      	adds	r3, #1
 8005c30:	60bb      	str	r3, [r7, #8]
 8005c32:	697a      	ldr	r2, [r7, #20]
 8005c34:	429a      	cmp	r2, r3
 8005c36:	d307      	bcc.n	8005c48 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	f003 0301 	and.w	r3, r3, #1
 8005c42:	2b00      	cmp	r3, #0
 8005c44:	d1f2      	bne.n	8005c2c <HAL_DMA_IRQHandler+0x2cc>
 8005c46:	e000      	b.n	8005c4a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8005c48:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	2201      	movs	r2, #1
 8005c4e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	2200      	movs	r2, #0
 8005c56:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005c5e:	2b00      	cmp	r3, #0
 8005c60:	d005      	beq.n	8005c6e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005c66:	6878      	ldr	r0, [r7, #4]
 8005c68:	4798      	blx	r3
 8005c6a:	e000      	b.n	8005c6e <HAL_DMA_IRQHandler+0x30e>
        return;
 8005c6c:	bf00      	nop
    }
  }
}
 8005c6e:	3718      	adds	r7, #24
 8005c70:	46bd      	mov	sp, r7
 8005c72:	bd80      	pop	{r7, pc}

08005c74 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8005c74:	b480      	push	{r7}
 8005c76:	b085      	sub	sp, #20
 8005c78:	af00      	add	r7, sp, #0
 8005c7a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	b2db      	uxtb	r3, r3
 8005c82:	3b10      	subs	r3, #16
 8005c84:	4a14      	ldr	r2, [pc, #80]	@ (8005cd8 <DMA_CalcBaseAndBitshift+0x64>)
 8005c86:	fba2 2303 	umull	r2, r3, r2, r3
 8005c8a:	091b      	lsrs	r3, r3, #4
 8005c8c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8005c8e:	4a13      	ldr	r2, [pc, #76]	@ (8005cdc <DMA_CalcBaseAndBitshift+0x68>)
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	4413      	add	r3, r2
 8005c94:	781b      	ldrb	r3, [r3, #0]
 8005c96:	461a      	mov	r2, r3
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	2b03      	cmp	r3, #3
 8005ca0:	d909      	bls.n	8005cb6 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8005caa:	f023 0303 	bic.w	r3, r3, #3
 8005cae:	1d1a      	adds	r2, r3, #4
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	659a      	str	r2, [r3, #88]	@ 0x58
 8005cb4:	e007      	b.n	8005cc6 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8005cbe:	f023 0303 	bic.w	r3, r3, #3
 8005cc2:	687a      	ldr	r2, [r7, #4]
 8005cc4:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8005cca:	4618      	mov	r0, r3
 8005ccc:	3714      	adds	r7, #20
 8005cce:	46bd      	mov	sp, r7
 8005cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cd4:	4770      	bx	lr
 8005cd6:	bf00      	nop
 8005cd8:	aaaaaaab 	.word	0xaaaaaaab
 8005cdc:	0800daec 	.word	0x0800daec

08005ce0 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8005ce0:	b480      	push	{r7}
 8005ce2:	b085      	sub	sp, #20
 8005ce4:	af00      	add	r7, sp, #0
 8005ce6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005ce8:	2300      	movs	r3, #0
 8005cea:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005cf0:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	699b      	ldr	r3, [r3, #24]
 8005cf6:	2b00      	cmp	r3, #0
 8005cf8:	d11f      	bne.n	8005d3a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8005cfa:	68bb      	ldr	r3, [r7, #8]
 8005cfc:	2b03      	cmp	r3, #3
 8005cfe:	d856      	bhi.n	8005dae <DMA_CheckFifoParam+0xce>
 8005d00:	a201      	add	r2, pc, #4	@ (adr r2, 8005d08 <DMA_CheckFifoParam+0x28>)
 8005d02:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d06:	bf00      	nop
 8005d08:	08005d19 	.word	0x08005d19
 8005d0c:	08005d2b 	.word	0x08005d2b
 8005d10:	08005d19 	.word	0x08005d19
 8005d14:	08005daf 	.word	0x08005daf
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d1c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005d20:	2b00      	cmp	r3, #0
 8005d22:	d046      	beq.n	8005db2 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8005d24:	2301      	movs	r3, #1
 8005d26:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005d28:	e043      	b.n	8005db2 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d2e:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8005d32:	d140      	bne.n	8005db6 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8005d34:	2301      	movs	r3, #1
 8005d36:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005d38:	e03d      	b.n	8005db6 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	699b      	ldr	r3, [r3, #24]
 8005d3e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005d42:	d121      	bne.n	8005d88 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8005d44:	68bb      	ldr	r3, [r7, #8]
 8005d46:	2b03      	cmp	r3, #3
 8005d48:	d837      	bhi.n	8005dba <DMA_CheckFifoParam+0xda>
 8005d4a:	a201      	add	r2, pc, #4	@ (adr r2, 8005d50 <DMA_CheckFifoParam+0x70>)
 8005d4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d50:	08005d61 	.word	0x08005d61
 8005d54:	08005d67 	.word	0x08005d67
 8005d58:	08005d61 	.word	0x08005d61
 8005d5c:	08005d79 	.word	0x08005d79
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8005d60:	2301      	movs	r3, #1
 8005d62:	73fb      	strb	r3, [r7, #15]
      break;
 8005d64:	e030      	b.n	8005dc8 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d6a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	d025      	beq.n	8005dbe <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8005d72:	2301      	movs	r3, #1
 8005d74:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005d76:	e022      	b.n	8005dbe <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d7c:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8005d80:	d11f      	bne.n	8005dc2 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8005d82:	2301      	movs	r3, #1
 8005d84:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8005d86:	e01c      	b.n	8005dc2 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8005d88:	68bb      	ldr	r3, [r7, #8]
 8005d8a:	2b02      	cmp	r3, #2
 8005d8c:	d903      	bls.n	8005d96 <DMA_CheckFifoParam+0xb6>
 8005d8e:	68bb      	ldr	r3, [r7, #8]
 8005d90:	2b03      	cmp	r3, #3
 8005d92:	d003      	beq.n	8005d9c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8005d94:	e018      	b.n	8005dc8 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8005d96:	2301      	movs	r3, #1
 8005d98:	73fb      	strb	r3, [r7, #15]
      break;
 8005d9a:	e015      	b.n	8005dc8 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005da0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005da4:	2b00      	cmp	r3, #0
 8005da6:	d00e      	beq.n	8005dc6 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8005da8:	2301      	movs	r3, #1
 8005daa:	73fb      	strb	r3, [r7, #15]
      break;
 8005dac:	e00b      	b.n	8005dc6 <DMA_CheckFifoParam+0xe6>
      break;
 8005dae:	bf00      	nop
 8005db0:	e00a      	b.n	8005dc8 <DMA_CheckFifoParam+0xe8>
      break;
 8005db2:	bf00      	nop
 8005db4:	e008      	b.n	8005dc8 <DMA_CheckFifoParam+0xe8>
      break;
 8005db6:	bf00      	nop
 8005db8:	e006      	b.n	8005dc8 <DMA_CheckFifoParam+0xe8>
      break;
 8005dba:	bf00      	nop
 8005dbc:	e004      	b.n	8005dc8 <DMA_CheckFifoParam+0xe8>
      break;
 8005dbe:	bf00      	nop
 8005dc0:	e002      	b.n	8005dc8 <DMA_CheckFifoParam+0xe8>
      break;   
 8005dc2:	bf00      	nop
 8005dc4:	e000      	b.n	8005dc8 <DMA_CheckFifoParam+0xe8>
      break;
 8005dc6:	bf00      	nop
    }
  } 
  
  return status; 
 8005dc8:	7bfb      	ldrb	r3, [r7, #15]
}
 8005dca:	4618      	mov	r0, r3
 8005dcc:	3714      	adds	r7, #20
 8005dce:	46bd      	mov	sp, r7
 8005dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dd4:	4770      	bx	lr
 8005dd6:	bf00      	nop

08005dd8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005dd8:	b480      	push	{r7}
 8005dda:	b089      	sub	sp, #36	@ 0x24
 8005ddc:	af00      	add	r7, sp, #0
 8005dde:	6078      	str	r0, [r7, #4]
 8005de0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8005de2:	2300      	movs	r3, #0
 8005de4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8005de6:	2300      	movs	r3, #0
 8005de8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8005dea:	2300      	movs	r3, #0
 8005dec:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005dee:	2300      	movs	r3, #0
 8005df0:	61fb      	str	r3, [r7, #28]
 8005df2:	e165      	b.n	80060c0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8005df4:	2201      	movs	r2, #1
 8005df6:	69fb      	ldr	r3, [r7, #28]
 8005df8:	fa02 f303 	lsl.w	r3, r2, r3
 8005dfc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8005dfe:	683b      	ldr	r3, [r7, #0]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	697a      	ldr	r2, [r7, #20]
 8005e04:	4013      	ands	r3, r2
 8005e06:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8005e08:	693a      	ldr	r2, [r7, #16]
 8005e0a:	697b      	ldr	r3, [r7, #20]
 8005e0c:	429a      	cmp	r2, r3
 8005e0e:	f040 8154 	bne.w	80060ba <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005e12:	683b      	ldr	r3, [r7, #0]
 8005e14:	685b      	ldr	r3, [r3, #4]
 8005e16:	f003 0303 	and.w	r3, r3, #3
 8005e1a:	2b01      	cmp	r3, #1
 8005e1c:	d005      	beq.n	8005e2a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005e1e:	683b      	ldr	r3, [r7, #0]
 8005e20:	685b      	ldr	r3, [r3, #4]
 8005e22:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005e26:	2b02      	cmp	r3, #2
 8005e28:	d130      	bne.n	8005e8c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	689b      	ldr	r3, [r3, #8]
 8005e2e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8005e30:	69fb      	ldr	r3, [r7, #28]
 8005e32:	005b      	lsls	r3, r3, #1
 8005e34:	2203      	movs	r2, #3
 8005e36:	fa02 f303 	lsl.w	r3, r2, r3
 8005e3a:	43db      	mvns	r3, r3
 8005e3c:	69ba      	ldr	r2, [r7, #24]
 8005e3e:	4013      	ands	r3, r2
 8005e40:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005e42:	683b      	ldr	r3, [r7, #0]
 8005e44:	68da      	ldr	r2, [r3, #12]
 8005e46:	69fb      	ldr	r3, [r7, #28]
 8005e48:	005b      	lsls	r3, r3, #1
 8005e4a:	fa02 f303 	lsl.w	r3, r2, r3
 8005e4e:	69ba      	ldr	r2, [r7, #24]
 8005e50:	4313      	orrs	r3, r2
 8005e52:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	69ba      	ldr	r2, [r7, #24]
 8005e58:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	685b      	ldr	r3, [r3, #4]
 8005e5e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005e60:	2201      	movs	r2, #1
 8005e62:	69fb      	ldr	r3, [r7, #28]
 8005e64:	fa02 f303 	lsl.w	r3, r2, r3
 8005e68:	43db      	mvns	r3, r3
 8005e6a:	69ba      	ldr	r2, [r7, #24]
 8005e6c:	4013      	ands	r3, r2
 8005e6e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005e70:	683b      	ldr	r3, [r7, #0]
 8005e72:	685b      	ldr	r3, [r3, #4]
 8005e74:	091b      	lsrs	r3, r3, #4
 8005e76:	f003 0201 	and.w	r2, r3, #1
 8005e7a:	69fb      	ldr	r3, [r7, #28]
 8005e7c:	fa02 f303 	lsl.w	r3, r2, r3
 8005e80:	69ba      	ldr	r2, [r7, #24]
 8005e82:	4313      	orrs	r3, r2
 8005e84:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	69ba      	ldr	r2, [r7, #24]
 8005e8a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005e8c:	683b      	ldr	r3, [r7, #0]
 8005e8e:	685b      	ldr	r3, [r3, #4]
 8005e90:	f003 0303 	and.w	r3, r3, #3
 8005e94:	2b03      	cmp	r3, #3
 8005e96:	d017      	beq.n	8005ec8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	68db      	ldr	r3, [r3, #12]
 8005e9c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8005e9e:	69fb      	ldr	r3, [r7, #28]
 8005ea0:	005b      	lsls	r3, r3, #1
 8005ea2:	2203      	movs	r2, #3
 8005ea4:	fa02 f303 	lsl.w	r3, r2, r3
 8005ea8:	43db      	mvns	r3, r3
 8005eaa:	69ba      	ldr	r2, [r7, #24]
 8005eac:	4013      	ands	r3, r2
 8005eae:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005eb0:	683b      	ldr	r3, [r7, #0]
 8005eb2:	689a      	ldr	r2, [r3, #8]
 8005eb4:	69fb      	ldr	r3, [r7, #28]
 8005eb6:	005b      	lsls	r3, r3, #1
 8005eb8:	fa02 f303 	lsl.w	r3, r2, r3
 8005ebc:	69ba      	ldr	r2, [r7, #24]
 8005ebe:	4313      	orrs	r3, r2
 8005ec0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	69ba      	ldr	r2, [r7, #24]
 8005ec6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005ec8:	683b      	ldr	r3, [r7, #0]
 8005eca:	685b      	ldr	r3, [r3, #4]
 8005ecc:	f003 0303 	and.w	r3, r3, #3
 8005ed0:	2b02      	cmp	r3, #2
 8005ed2:	d123      	bne.n	8005f1c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005ed4:	69fb      	ldr	r3, [r7, #28]
 8005ed6:	08da      	lsrs	r2, r3, #3
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	3208      	adds	r2, #8
 8005edc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005ee0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8005ee2:	69fb      	ldr	r3, [r7, #28]
 8005ee4:	f003 0307 	and.w	r3, r3, #7
 8005ee8:	009b      	lsls	r3, r3, #2
 8005eea:	220f      	movs	r2, #15
 8005eec:	fa02 f303 	lsl.w	r3, r2, r3
 8005ef0:	43db      	mvns	r3, r3
 8005ef2:	69ba      	ldr	r2, [r7, #24]
 8005ef4:	4013      	ands	r3, r2
 8005ef6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8005ef8:	683b      	ldr	r3, [r7, #0]
 8005efa:	691a      	ldr	r2, [r3, #16]
 8005efc:	69fb      	ldr	r3, [r7, #28]
 8005efe:	f003 0307 	and.w	r3, r3, #7
 8005f02:	009b      	lsls	r3, r3, #2
 8005f04:	fa02 f303 	lsl.w	r3, r2, r3
 8005f08:	69ba      	ldr	r2, [r7, #24]
 8005f0a:	4313      	orrs	r3, r2
 8005f0c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8005f0e:	69fb      	ldr	r3, [r7, #28]
 8005f10:	08da      	lsrs	r2, r3, #3
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	3208      	adds	r2, #8
 8005f16:	69b9      	ldr	r1, [r7, #24]
 8005f18:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8005f22:	69fb      	ldr	r3, [r7, #28]
 8005f24:	005b      	lsls	r3, r3, #1
 8005f26:	2203      	movs	r2, #3
 8005f28:	fa02 f303 	lsl.w	r3, r2, r3
 8005f2c:	43db      	mvns	r3, r3
 8005f2e:	69ba      	ldr	r2, [r7, #24]
 8005f30:	4013      	ands	r3, r2
 8005f32:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005f34:	683b      	ldr	r3, [r7, #0]
 8005f36:	685b      	ldr	r3, [r3, #4]
 8005f38:	f003 0203 	and.w	r2, r3, #3
 8005f3c:	69fb      	ldr	r3, [r7, #28]
 8005f3e:	005b      	lsls	r3, r3, #1
 8005f40:	fa02 f303 	lsl.w	r3, r2, r3
 8005f44:	69ba      	ldr	r2, [r7, #24]
 8005f46:	4313      	orrs	r3, r2
 8005f48:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	69ba      	ldr	r2, [r7, #24]
 8005f4e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8005f50:	683b      	ldr	r3, [r7, #0]
 8005f52:	685b      	ldr	r3, [r3, #4]
 8005f54:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005f58:	2b00      	cmp	r3, #0
 8005f5a:	f000 80ae 	beq.w	80060ba <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005f5e:	2300      	movs	r3, #0
 8005f60:	60fb      	str	r3, [r7, #12]
 8005f62:	4b5d      	ldr	r3, [pc, #372]	@ (80060d8 <HAL_GPIO_Init+0x300>)
 8005f64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005f66:	4a5c      	ldr	r2, [pc, #368]	@ (80060d8 <HAL_GPIO_Init+0x300>)
 8005f68:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005f6c:	6453      	str	r3, [r2, #68]	@ 0x44
 8005f6e:	4b5a      	ldr	r3, [pc, #360]	@ (80060d8 <HAL_GPIO_Init+0x300>)
 8005f70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005f72:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005f76:	60fb      	str	r3, [r7, #12]
 8005f78:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005f7a:	4a58      	ldr	r2, [pc, #352]	@ (80060dc <HAL_GPIO_Init+0x304>)
 8005f7c:	69fb      	ldr	r3, [r7, #28]
 8005f7e:	089b      	lsrs	r3, r3, #2
 8005f80:	3302      	adds	r3, #2
 8005f82:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005f86:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8005f88:	69fb      	ldr	r3, [r7, #28]
 8005f8a:	f003 0303 	and.w	r3, r3, #3
 8005f8e:	009b      	lsls	r3, r3, #2
 8005f90:	220f      	movs	r2, #15
 8005f92:	fa02 f303 	lsl.w	r3, r2, r3
 8005f96:	43db      	mvns	r3, r3
 8005f98:	69ba      	ldr	r2, [r7, #24]
 8005f9a:	4013      	ands	r3, r2
 8005f9c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	4a4f      	ldr	r2, [pc, #316]	@ (80060e0 <HAL_GPIO_Init+0x308>)
 8005fa2:	4293      	cmp	r3, r2
 8005fa4:	d025      	beq.n	8005ff2 <HAL_GPIO_Init+0x21a>
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	4a4e      	ldr	r2, [pc, #312]	@ (80060e4 <HAL_GPIO_Init+0x30c>)
 8005faa:	4293      	cmp	r3, r2
 8005fac:	d01f      	beq.n	8005fee <HAL_GPIO_Init+0x216>
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	4a4d      	ldr	r2, [pc, #308]	@ (80060e8 <HAL_GPIO_Init+0x310>)
 8005fb2:	4293      	cmp	r3, r2
 8005fb4:	d019      	beq.n	8005fea <HAL_GPIO_Init+0x212>
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	4a4c      	ldr	r2, [pc, #304]	@ (80060ec <HAL_GPIO_Init+0x314>)
 8005fba:	4293      	cmp	r3, r2
 8005fbc:	d013      	beq.n	8005fe6 <HAL_GPIO_Init+0x20e>
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	4a4b      	ldr	r2, [pc, #300]	@ (80060f0 <HAL_GPIO_Init+0x318>)
 8005fc2:	4293      	cmp	r3, r2
 8005fc4:	d00d      	beq.n	8005fe2 <HAL_GPIO_Init+0x20a>
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	4a4a      	ldr	r2, [pc, #296]	@ (80060f4 <HAL_GPIO_Init+0x31c>)
 8005fca:	4293      	cmp	r3, r2
 8005fcc:	d007      	beq.n	8005fde <HAL_GPIO_Init+0x206>
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	4a49      	ldr	r2, [pc, #292]	@ (80060f8 <HAL_GPIO_Init+0x320>)
 8005fd2:	4293      	cmp	r3, r2
 8005fd4:	d101      	bne.n	8005fda <HAL_GPIO_Init+0x202>
 8005fd6:	2306      	movs	r3, #6
 8005fd8:	e00c      	b.n	8005ff4 <HAL_GPIO_Init+0x21c>
 8005fda:	2307      	movs	r3, #7
 8005fdc:	e00a      	b.n	8005ff4 <HAL_GPIO_Init+0x21c>
 8005fde:	2305      	movs	r3, #5
 8005fe0:	e008      	b.n	8005ff4 <HAL_GPIO_Init+0x21c>
 8005fe2:	2304      	movs	r3, #4
 8005fe4:	e006      	b.n	8005ff4 <HAL_GPIO_Init+0x21c>
 8005fe6:	2303      	movs	r3, #3
 8005fe8:	e004      	b.n	8005ff4 <HAL_GPIO_Init+0x21c>
 8005fea:	2302      	movs	r3, #2
 8005fec:	e002      	b.n	8005ff4 <HAL_GPIO_Init+0x21c>
 8005fee:	2301      	movs	r3, #1
 8005ff0:	e000      	b.n	8005ff4 <HAL_GPIO_Init+0x21c>
 8005ff2:	2300      	movs	r3, #0
 8005ff4:	69fa      	ldr	r2, [r7, #28]
 8005ff6:	f002 0203 	and.w	r2, r2, #3
 8005ffa:	0092      	lsls	r2, r2, #2
 8005ffc:	4093      	lsls	r3, r2
 8005ffe:	69ba      	ldr	r2, [r7, #24]
 8006000:	4313      	orrs	r3, r2
 8006002:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8006004:	4935      	ldr	r1, [pc, #212]	@ (80060dc <HAL_GPIO_Init+0x304>)
 8006006:	69fb      	ldr	r3, [r7, #28]
 8006008:	089b      	lsrs	r3, r3, #2
 800600a:	3302      	adds	r3, #2
 800600c:	69ba      	ldr	r2, [r7, #24]
 800600e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8006012:	4b3a      	ldr	r3, [pc, #232]	@ (80060fc <HAL_GPIO_Init+0x324>)
 8006014:	689b      	ldr	r3, [r3, #8]
 8006016:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006018:	693b      	ldr	r3, [r7, #16]
 800601a:	43db      	mvns	r3, r3
 800601c:	69ba      	ldr	r2, [r7, #24]
 800601e:	4013      	ands	r3, r2
 8006020:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8006022:	683b      	ldr	r3, [r7, #0]
 8006024:	685b      	ldr	r3, [r3, #4]
 8006026:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800602a:	2b00      	cmp	r3, #0
 800602c:	d003      	beq.n	8006036 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 800602e:	69ba      	ldr	r2, [r7, #24]
 8006030:	693b      	ldr	r3, [r7, #16]
 8006032:	4313      	orrs	r3, r2
 8006034:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8006036:	4a31      	ldr	r2, [pc, #196]	@ (80060fc <HAL_GPIO_Init+0x324>)
 8006038:	69bb      	ldr	r3, [r7, #24]
 800603a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800603c:	4b2f      	ldr	r3, [pc, #188]	@ (80060fc <HAL_GPIO_Init+0x324>)
 800603e:	68db      	ldr	r3, [r3, #12]
 8006040:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006042:	693b      	ldr	r3, [r7, #16]
 8006044:	43db      	mvns	r3, r3
 8006046:	69ba      	ldr	r2, [r7, #24]
 8006048:	4013      	ands	r3, r2
 800604a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800604c:	683b      	ldr	r3, [r7, #0]
 800604e:	685b      	ldr	r3, [r3, #4]
 8006050:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006054:	2b00      	cmp	r3, #0
 8006056:	d003      	beq.n	8006060 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8006058:	69ba      	ldr	r2, [r7, #24]
 800605a:	693b      	ldr	r3, [r7, #16]
 800605c:	4313      	orrs	r3, r2
 800605e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8006060:	4a26      	ldr	r2, [pc, #152]	@ (80060fc <HAL_GPIO_Init+0x324>)
 8006062:	69bb      	ldr	r3, [r7, #24]
 8006064:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8006066:	4b25      	ldr	r3, [pc, #148]	@ (80060fc <HAL_GPIO_Init+0x324>)
 8006068:	685b      	ldr	r3, [r3, #4]
 800606a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800606c:	693b      	ldr	r3, [r7, #16]
 800606e:	43db      	mvns	r3, r3
 8006070:	69ba      	ldr	r2, [r7, #24]
 8006072:	4013      	ands	r3, r2
 8006074:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8006076:	683b      	ldr	r3, [r7, #0]
 8006078:	685b      	ldr	r3, [r3, #4]
 800607a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800607e:	2b00      	cmp	r3, #0
 8006080:	d003      	beq.n	800608a <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8006082:	69ba      	ldr	r2, [r7, #24]
 8006084:	693b      	ldr	r3, [r7, #16]
 8006086:	4313      	orrs	r3, r2
 8006088:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800608a:	4a1c      	ldr	r2, [pc, #112]	@ (80060fc <HAL_GPIO_Init+0x324>)
 800608c:	69bb      	ldr	r3, [r7, #24]
 800608e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8006090:	4b1a      	ldr	r3, [pc, #104]	@ (80060fc <HAL_GPIO_Init+0x324>)
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006096:	693b      	ldr	r3, [r7, #16]
 8006098:	43db      	mvns	r3, r3
 800609a:	69ba      	ldr	r2, [r7, #24]
 800609c:	4013      	ands	r3, r2
 800609e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80060a0:	683b      	ldr	r3, [r7, #0]
 80060a2:	685b      	ldr	r3, [r3, #4]
 80060a4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80060a8:	2b00      	cmp	r3, #0
 80060aa:	d003      	beq.n	80060b4 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80060ac:	69ba      	ldr	r2, [r7, #24]
 80060ae:	693b      	ldr	r3, [r7, #16]
 80060b0:	4313      	orrs	r3, r2
 80060b2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80060b4:	4a11      	ldr	r2, [pc, #68]	@ (80060fc <HAL_GPIO_Init+0x324>)
 80060b6:	69bb      	ldr	r3, [r7, #24]
 80060b8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80060ba:	69fb      	ldr	r3, [r7, #28]
 80060bc:	3301      	adds	r3, #1
 80060be:	61fb      	str	r3, [r7, #28]
 80060c0:	69fb      	ldr	r3, [r7, #28]
 80060c2:	2b0f      	cmp	r3, #15
 80060c4:	f67f ae96 	bls.w	8005df4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80060c8:	bf00      	nop
 80060ca:	bf00      	nop
 80060cc:	3724      	adds	r7, #36	@ 0x24
 80060ce:	46bd      	mov	sp, r7
 80060d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060d4:	4770      	bx	lr
 80060d6:	bf00      	nop
 80060d8:	40023800 	.word	0x40023800
 80060dc:	40013800 	.word	0x40013800
 80060e0:	40020000 	.word	0x40020000
 80060e4:	40020400 	.word	0x40020400
 80060e8:	40020800 	.word	0x40020800
 80060ec:	40020c00 	.word	0x40020c00
 80060f0:	40021000 	.word	0x40021000
 80060f4:	40021400 	.word	0x40021400
 80060f8:	40021800 	.word	0x40021800
 80060fc:	40013c00 	.word	0x40013c00

08006100 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8006100:	b480      	push	{r7}
 8006102:	b085      	sub	sp, #20
 8006104:	af00      	add	r7, sp, #0
 8006106:	6078      	str	r0, [r7, #4]
 8006108:	460b      	mov	r3, r1
 800610a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	691a      	ldr	r2, [r3, #16]
 8006110:	887b      	ldrh	r3, [r7, #2]
 8006112:	4013      	ands	r3, r2
 8006114:	2b00      	cmp	r3, #0
 8006116:	d002      	beq.n	800611e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8006118:	2301      	movs	r3, #1
 800611a:	73fb      	strb	r3, [r7, #15]
 800611c:	e001      	b.n	8006122 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800611e:	2300      	movs	r3, #0
 8006120:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8006122:	7bfb      	ldrb	r3, [r7, #15]
}
 8006124:	4618      	mov	r0, r3
 8006126:	3714      	adds	r7, #20
 8006128:	46bd      	mov	sp, r7
 800612a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800612e:	4770      	bx	lr

08006130 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006130:	b480      	push	{r7}
 8006132:	b083      	sub	sp, #12
 8006134:	af00      	add	r7, sp, #0
 8006136:	6078      	str	r0, [r7, #4]
 8006138:	460b      	mov	r3, r1
 800613a:	807b      	strh	r3, [r7, #2]
 800613c:	4613      	mov	r3, r2
 800613e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8006140:	787b      	ldrb	r3, [r7, #1]
 8006142:	2b00      	cmp	r3, #0
 8006144:	d003      	beq.n	800614e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8006146:	887a      	ldrh	r2, [r7, #2]
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800614c:	e003      	b.n	8006156 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800614e:	887b      	ldrh	r3, [r7, #2]
 8006150:	041a      	lsls	r2, r3, #16
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	619a      	str	r2, [r3, #24]
}
 8006156:	bf00      	nop
 8006158:	370c      	adds	r7, #12
 800615a:	46bd      	mov	sp, r7
 800615c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006160:	4770      	bx	lr
	...

08006164 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8006164:	b580      	push	{r7, lr}
 8006166:	b082      	sub	sp, #8
 8006168:	af00      	add	r7, sp, #0
 800616a:	4603      	mov	r3, r0
 800616c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800616e:	4b08      	ldr	r3, [pc, #32]	@ (8006190 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006170:	695a      	ldr	r2, [r3, #20]
 8006172:	88fb      	ldrh	r3, [r7, #6]
 8006174:	4013      	ands	r3, r2
 8006176:	2b00      	cmp	r3, #0
 8006178:	d006      	beq.n	8006188 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800617a:	4a05      	ldr	r2, [pc, #20]	@ (8006190 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800617c:	88fb      	ldrh	r3, [r7, #6]
 800617e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8006180:	88fb      	ldrh	r3, [r7, #6]
 8006182:	4618      	mov	r0, r3
 8006184:	f7fe faf4 	bl	8004770 <HAL_GPIO_EXTI_Callback>
  }
}
 8006188:	bf00      	nop
 800618a:	3708      	adds	r7, #8
 800618c:	46bd      	mov	sp, r7
 800618e:	bd80      	pop	{r7, pc}
 8006190:	40013c00 	.word	0x40013c00

08006194 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006194:	b580      	push	{r7, lr}
 8006196:	b084      	sub	sp, #16
 8006198:	af00      	add	r7, sp, #0
 800619a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	2b00      	cmp	r3, #0
 80061a0:	d101      	bne.n	80061a6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80061a2:	2301      	movs	r3, #1
 80061a4:	e12b      	b.n	80063fe <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80061ac:	b2db      	uxtb	r3, r3
 80061ae:	2b00      	cmp	r3, #0
 80061b0:	d106      	bne.n	80061c0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	2200      	movs	r2, #0
 80061b6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80061ba:	6878      	ldr	r0, [r7, #4]
 80061bc:	f7fe fbc4 	bl	8004948 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	2224      	movs	r2, #36	@ 0x24
 80061c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	681a      	ldr	r2, [r3, #0]
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	f022 0201 	bic.w	r2, r2, #1
 80061d6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	681a      	ldr	r2, [r3, #0]
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80061e6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	681a      	ldr	r2, [r3, #0]
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80061f6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80061f8:	f001 f932 	bl	8007460 <HAL_RCC_GetPCLK1Freq>
 80061fc:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	685b      	ldr	r3, [r3, #4]
 8006202:	4a81      	ldr	r2, [pc, #516]	@ (8006408 <HAL_I2C_Init+0x274>)
 8006204:	4293      	cmp	r3, r2
 8006206:	d807      	bhi.n	8006218 <HAL_I2C_Init+0x84>
 8006208:	68fb      	ldr	r3, [r7, #12]
 800620a:	4a80      	ldr	r2, [pc, #512]	@ (800640c <HAL_I2C_Init+0x278>)
 800620c:	4293      	cmp	r3, r2
 800620e:	bf94      	ite	ls
 8006210:	2301      	movls	r3, #1
 8006212:	2300      	movhi	r3, #0
 8006214:	b2db      	uxtb	r3, r3
 8006216:	e006      	b.n	8006226 <HAL_I2C_Init+0x92>
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	4a7d      	ldr	r2, [pc, #500]	@ (8006410 <HAL_I2C_Init+0x27c>)
 800621c:	4293      	cmp	r3, r2
 800621e:	bf94      	ite	ls
 8006220:	2301      	movls	r3, #1
 8006222:	2300      	movhi	r3, #0
 8006224:	b2db      	uxtb	r3, r3
 8006226:	2b00      	cmp	r3, #0
 8006228:	d001      	beq.n	800622e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800622a:	2301      	movs	r3, #1
 800622c:	e0e7      	b.n	80063fe <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	4a78      	ldr	r2, [pc, #480]	@ (8006414 <HAL_I2C_Init+0x280>)
 8006232:	fba2 2303 	umull	r2, r3, r2, r3
 8006236:	0c9b      	lsrs	r3, r3, #18
 8006238:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	685b      	ldr	r3, [r3, #4]
 8006240:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	68ba      	ldr	r2, [r7, #8]
 800624a:	430a      	orrs	r2, r1
 800624c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	6a1b      	ldr	r3, [r3, #32]
 8006254:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	685b      	ldr	r3, [r3, #4]
 800625c:	4a6a      	ldr	r2, [pc, #424]	@ (8006408 <HAL_I2C_Init+0x274>)
 800625e:	4293      	cmp	r3, r2
 8006260:	d802      	bhi.n	8006268 <HAL_I2C_Init+0xd4>
 8006262:	68bb      	ldr	r3, [r7, #8]
 8006264:	3301      	adds	r3, #1
 8006266:	e009      	b.n	800627c <HAL_I2C_Init+0xe8>
 8006268:	68bb      	ldr	r3, [r7, #8]
 800626a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800626e:	fb02 f303 	mul.w	r3, r2, r3
 8006272:	4a69      	ldr	r2, [pc, #420]	@ (8006418 <HAL_I2C_Init+0x284>)
 8006274:	fba2 2303 	umull	r2, r3, r2, r3
 8006278:	099b      	lsrs	r3, r3, #6
 800627a:	3301      	adds	r3, #1
 800627c:	687a      	ldr	r2, [r7, #4]
 800627e:	6812      	ldr	r2, [r2, #0]
 8006280:	430b      	orrs	r3, r1
 8006282:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	69db      	ldr	r3, [r3, #28]
 800628a:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800628e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	685b      	ldr	r3, [r3, #4]
 8006296:	495c      	ldr	r1, [pc, #368]	@ (8006408 <HAL_I2C_Init+0x274>)
 8006298:	428b      	cmp	r3, r1
 800629a:	d819      	bhi.n	80062d0 <HAL_I2C_Init+0x13c>
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	1e59      	subs	r1, r3, #1
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	685b      	ldr	r3, [r3, #4]
 80062a4:	005b      	lsls	r3, r3, #1
 80062a6:	fbb1 f3f3 	udiv	r3, r1, r3
 80062aa:	1c59      	adds	r1, r3, #1
 80062ac:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80062b0:	400b      	ands	r3, r1
 80062b2:	2b00      	cmp	r3, #0
 80062b4:	d00a      	beq.n	80062cc <HAL_I2C_Init+0x138>
 80062b6:	68fb      	ldr	r3, [r7, #12]
 80062b8:	1e59      	subs	r1, r3, #1
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	685b      	ldr	r3, [r3, #4]
 80062be:	005b      	lsls	r3, r3, #1
 80062c0:	fbb1 f3f3 	udiv	r3, r1, r3
 80062c4:	3301      	adds	r3, #1
 80062c6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80062ca:	e051      	b.n	8006370 <HAL_I2C_Init+0x1dc>
 80062cc:	2304      	movs	r3, #4
 80062ce:	e04f      	b.n	8006370 <HAL_I2C_Init+0x1dc>
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	689b      	ldr	r3, [r3, #8]
 80062d4:	2b00      	cmp	r3, #0
 80062d6:	d111      	bne.n	80062fc <HAL_I2C_Init+0x168>
 80062d8:	68fb      	ldr	r3, [r7, #12]
 80062da:	1e58      	subs	r0, r3, #1
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	6859      	ldr	r1, [r3, #4]
 80062e0:	460b      	mov	r3, r1
 80062e2:	005b      	lsls	r3, r3, #1
 80062e4:	440b      	add	r3, r1
 80062e6:	fbb0 f3f3 	udiv	r3, r0, r3
 80062ea:	3301      	adds	r3, #1
 80062ec:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80062f0:	2b00      	cmp	r3, #0
 80062f2:	bf0c      	ite	eq
 80062f4:	2301      	moveq	r3, #1
 80062f6:	2300      	movne	r3, #0
 80062f8:	b2db      	uxtb	r3, r3
 80062fa:	e012      	b.n	8006322 <HAL_I2C_Init+0x18e>
 80062fc:	68fb      	ldr	r3, [r7, #12]
 80062fe:	1e58      	subs	r0, r3, #1
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	6859      	ldr	r1, [r3, #4]
 8006304:	460b      	mov	r3, r1
 8006306:	009b      	lsls	r3, r3, #2
 8006308:	440b      	add	r3, r1
 800630a:	0099      	lsls	r1, r3, #2
 800630c:	440b      	add	r3, r1
 800630e:	fbb0 f3f3 	udiv	r3, r0, r3
 8006312:	3301      	adds	r3, #1
 8006314:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006318:	2b00      	cmp	r3, #0
 800631a:	bf0c      	ite	eq
 800631c:	2301      	moveq	r3, #1
 800631e:	2300      	movne	r3, #0
 8006320:	b2db      	uxtb	r3, r3
 8006322:	2b00      	cmp	r3, #0
 8006324:	d001      	beq.n	800632a <HAL_I2C_Init+0x196>
 8006326:	2301      	movs	r3, #1
 8006328:	e022      	b.n	8006370 <HAL_I2C_Init+0x1dc>
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	689b      	ldr	r3, [r3, #8]
 800632e:	2b00      	cmp	r3, #0
 8006330:	d10e      	bne.n	8006350 <HAL_I2C_Init+0x1bc>
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	1e58      	subs	r0, r3, #1
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	6859      	ldr	r1, [r3, #4]
 800633a:	460b      	mov	r3, r1
 800633c:	005b      	lsls	r3, r3, #1
 800633e:	440b      	add	r3, r1
 8006340:	fbb0 f3f3 	udiv	r3, r0, r3
 8006344:	3301      	adds	r3, #1
 8006346:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800634a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800634e:	e00f      	b.n	8006370 <HAL_I2C_Init+0x1dc>
 8006350:	68fb      	ldr	r3, [r7, #12]
 8006352:	1e58      	subs	r0, r3, #1
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	6859      	ldr	r1, [r3, #4]
 8006358:	460b      	mov	r3, r1
 800635a:	009b      	lsls	r3, r3, #2
 800635c:	440b      	add	r3, r1
 800635e:	0099      	lsls	r1, r3, #2
 8006360:	440b      	add	r3, r1
 8006362:	fbb0 f3f3 	udiv	r3, r0, r3
 8006366:	3301      	adds	r3, #1
 8006368:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800636c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006370:	6879      	ldr	r1, [r7, #4]
 8006372:	6809      	ldr	r1, [r1, #0]
 8006374:	4313      	orrs	r3, r2
 8006376:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	69da      	ldr	r2, [r3, #28]
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	6a1b      	ldr	r3, [r3, #32]
 800638a:	431a      	orrs	r2, r3
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	430a      	orrs	r2, r1
 8006392:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	689b      	ldr	r3, [r3, #8]
 800639a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800639e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80063a2:	687a      	ldr	r2, [r7, #4]
 80063a4:	6911      	ldr	r1, [r2, #16]
 80063a6:	687a      	ldr	r2, [r7, #4]
 80063a8:	68d2      	ldr	r2, [r2, #12]
 80063aa:	4311      	orrs	r1, r2
 80063ac:	687a      	ldr	r2, [r7, #4]
 80063ae:	6812      	ldr	r2, [r2, #0]
 80063b0:	430b      	orrs	r3, r1
 80063b2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	68db      	ldr	r3, [r3, #12]
 80063ba:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	695a      	ldr	r2, [r3, #20]
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	699b      	ldr	r3, [r3, #24]
 80063c6:	431a      	orrs	r2, r3
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	430a      	orrs	r2, r1
 80063ce:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	681a      	ldr	r2, [r3, #0]
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	f042 0201 	orr.w	r2, r2, #1
 80063de:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	2200      	movs	r2, #0
 80063e4:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	2220      	movs	r2, #32
 80063ea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	2200      	movs	r2, #0
 80063f2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	2200      	movs	r2, #0
 80063f8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80063fc:	2300      	movs	r3, #0
}
 80063fe:	4618      	mov	r0, r3
 8006400:	3710      	adds	r7, #16
 8006402:	46bd      	mov	sp, r7
 8006404:	bd80      	pop	{r7, pc}
 8006406:	bf00      	nop
 8006408:	000186a0 	.word	0x000186a0
 800640c:	001e847f 	.word	0x001e847f
 8006410:	003d08ff 	.word	0x003d08ff
 8006414:	431bde83 	.word	0x431bde83
 8006418:	10624dd3 	.word	0x10624dd3

0800641c <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800641c:	b580      	push	{r7, lr}
 800641e:	b088      	sub	sp, #32
 8006420:	af02      	add	r7, sp, #8
 8006422:	60f8      	str	r0, [r7, #12]
 8006424:	4608      	mov	r0, r1
 8006426:	4611      	mov	r1, r2
 8006428:	461a      	mov	r2, r3
 800642a:	4603      	mov	r3, r0
 800642c:	817b      	strh	r3, [r7, #10]
 800642e:	460b      	mov	r3, r1
 8006430:	813b      	strh	r3, [r7, #8]
 8006432:	4613      	mov	r3, r2
 8006434:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8006436:	f7fe fd9f 	bl	8004f78 <HAL_GetTick>
 800643a:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006442:	b2db      	uxtb	r3, r3
 8006444:	2b20      	cmp	r3, #32
 8006446:	f040 80d9 	bne.w	80065fc <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800644a:	697b      	ldr	r3, [r7, #20]
 800644c:	9300      	str	r3, [sp, #0]
 800644e:	2319      	movs	r3, #25
 8006450:	2201      	movs	r2, #1
 8006452:	496d      	ldr	r1, [pc, #436]	@ (8006608 <HAL_I2C_Mem_Write+0x1ec>)
 8006454:	68f8      	ldr	r0, [r7, #12]
 8006456:	f000 fc8b 	bl	8006d70 <I2C_WaitOnFlagUntilTimeout>
 800645a:	4603      	mov	r3, r0
 800645c:	2b00      	cmp	r3, #0
 800645e:	d001      	beq.n	8006464 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8006460:	2302      	movs	r3, #2
 8006462:	e0cc      	b.n	80065fe <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800646a:	2b01      	cmp	r3, #1
 800646c:	d101      	bne.n	8006472 <HAL_I2C_Mem_Write+0x56>
 800646e:	2302      	movs	r3, #2
 8006470:	e0c5      	b.n	80065fe <HAL_I2C_Mem_Write+0x1e2>
 8006472:	68fb      	ldr	r3, [r7, #12]
 8006474:	2201      	movs	r2, #1
 8006476:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	f003 0301 	and.w	r3, r3, #1
 8006484:	2b01      	cmp	r3, #1
 8006486:	d007      	beq.n	8006498 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	681a      	ldr	r2, [r3, #0]
 800648e:	68fb      	ldr	r3, [r7, #12]
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	f042 0201 	orr.w	r2, r2, #1
 8006496:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	681a      	ldr	r2, [r3, #0]
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80064a6:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80064a8:	68fb      	ldr	r3, [r7, #12]
 80064aa:	2221      	movs	r2, #33	@ 0x21
 80064ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80064b0:	68fb      	ldr	r3, [r7, #12]
 80064b2:	2240      	movs	r2, #64	@ 0x40
 80064b4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	2200      	movs	r2, #0
 80064bc:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80064be:	68fb      	ldr	r3, [r7, #12]
 80064c0:	6a3a      	ldr	r2, [r7, #32]
 80064c2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80064c8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80064ca:	68fb      	ldr	r3, [r7, #12]
 80064cc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80064ce:	b29a      	uxth	r2, r3
 80064d0:	68fb      	ldr	r3, [r7, #12]
 80064d2:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80064d4:	68fb      	ldr	r3, [r7, #12]
 80064d6:	4a4d      	ldr	r2, [pc, #308]	@ (800660c <HAL_I2C_Mem_Write+0x1f0>)
 80064d8:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80064da:	88f8      	ldrh	r0, [r7, #6]
 80064dc:	893a      	ldrh	r2, [r7, #8]
 80064de:	8979      	ldrh	r1, [r7, #10]
 80064e0:	697b      	ldr	r3, [r7, #20]
 80064e2:	9301      	str	r3, [sp, #4]
 80064e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80064e6:	9300      	str	r3, [sp, #0]
 80064e8:	4603      	mov	r3, r0
 80064ea:	68f8      	ldr	r0, [r7, #12]
 80064ec:	f000 fac2 	bl	8006a74 <I2C_RequestMemoryWrite>
 80064f0:	4603      	mov	r3, r0
 80064f2:	2b00      	cmp	r3, #0
 80064f4:	d052      	beq.n	800659c <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80064f6:	2301      	movs	r3, #1
 80064f8:	e081      	b.n	80065fe <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80064fa:	697a      	ldr	r2, [r7, #20]
 80064fc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80064fe:	68f8      	ldr	r0, [r7, #12]
 8006500:	f000 fd50 	bl	8006fa4 <I2C_WaitOnTXEFlagUntilTimeout>
 8006504:	4603      	mov	r3, r0
 8006506:	2b00      	cmp	r3, #0
 8006508:	d00d      	beq.n	8006526 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800650a:	68fb      	ldr	r3, [r7, #12]
 800650c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800650e:	2b04      	cmp	r3, #4
 8006510:	d107      	bne.n	8006522 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006512:	68fb      	ldr	r3, [r7, #12]
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	681a      	ldr	r2, [r3, #0]
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006520:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8006522:	2301      	movs	r3, #1
 8006524:	e06b      	b.n	80065fe <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800652a:	781a      	ldrb	r2, [r3, #0]
 800652c:	68fb      	ldr	r3, [r7, #12]
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006532:	68fb      	ldr	r3, [r7, #12]
 8006534:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006536:	1c5a      	adds	r2, r3, #1
 8006538:	68fb      	ldr	r3, [r7, #12]
 800653a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006540:	3b01      	subs	r3, #1
 8006542:	b29a      	uxth	r2, r3
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8006548:	68fb      	ldr	r3, [r7, #12]
 800654a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800654c:	b29b      	uxth	r3, r3
 800654e:	3b01      	subs	r3, #1
 8006550:	b29a      	uxth	r2, r3
 8006552:	68fb      	ldr	r3, [r7, #12]
 8006554:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8006556:	68fb      	ldr	r3, [r7, #12]
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	695b      	ldr	r3, [r3, #20]
 800655c:	f003 0304 	and.w	r3, r3, #4
 8006560:	2b04      	cmp	r3, #4
 8006562:	d11b      	bne.n	800659c <HAL_I2C_Mem_Write+0x180>
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006568:	2b00      	cmp	r3, #0
 800656a:	d017      	beq.n	800659c <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006570:	781a      	ldrb	r2, [r3, #0]
 8006572:	68fb      	ldr	r3, [r7, #12]
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800657c:	1c5a      	adds	r2, r3, #1
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006586:	3b01      	subs	r3, #1
 8006588:	b29a      	uxth	r2, r3
 800658a:	68fb      	ldr	r3, [r7, #12]
 800658c:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006592:	b29b      	uxth	r3, r3
 8006594:	3b01      	subs	r3, #1
 8006596:	b29a      	uxth	r2, r3
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 800659c:	68fb      	ldr	r3, [r7, #12]
 800659e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80065a0:	2b00      	cmp	r3, #0
 80065a2:	d1aa      	bne.n	80064fa <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80065a4:	697a      	ldr	r2, [r7, #20]
 80065a6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80065a8:	68f8      	ldr	r0, [r7, #12]
 80065aa:	f000 fd43 	bl	8007034 <I2C_WaitOnBTFFlagUntilTimeout>
 80065ae:	4603      	mov	r3, r0
 80065b0:	2b00      	cmp	r3, #0
 80065b2:	d00d      	beq.n	80065d0 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80065b4:	68fb      	ldr	r3, [r7, #12]
 80065b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80065b8:	2b04      	cmp	r3, #4
 80065ba:	d107      	bne.n	80065cc <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80065bc:	68fb      	ldr	r3, [r7, #12]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	681a      	ldr	r2, [r3, #0]
 80065c2:	68fb      	ldr	r3, [r7, #12]
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80065ca:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80065cc:	2301      	movs	r3, #1
 80065ce:	e016      	b.n	80065fe <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	681a      	ldr	r2, [r3, #0]
 80065d6:	68fb      	ldr	r3, [r7, #12]
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80065de:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80065e0:	68fb      	ldr	r3, [r7, #12]
 80065e2:	2220      	movs	r2, #32
 80065e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80065e8:	68fb      	ldr	r3, [r7, #12]
 80065ea:	2200      	movs	r2, #0
 80065ec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	2200      	movs	r2, #0
 80065f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80065f8:	2300      	movs	r3, #0
 80065fa:	e000      	b.n	80065fe <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80065fc:	2302      	movs	r3, #2
  }
}
 80065fe:	4618      	mov	r0, r3
 8006600:	3718      	adds	r7, #24
 8006602:	46bd      	mov	sp, r7
 8006604:	bd80      	pop	{r7, pc}
 8006606:	bf00      	nop
 8006608:	00100002 	.word	0x00100002
 800660c:	ffff0000 	.word	0xffff0000

08006610 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006610:	b580      	push	{r7, lr}
 8006612:	b08c      	sub	sp, #48	@ 0x30
 8006614:	af02      	add	r7, sp, #8
 8006616:	60f8      	str	r0, [r7, #12]
 8006618:	4608      	mov	r0, r1
 800661a:	4611      	mov	r1, r2
 800661c:	461a      	mov	r2, r3
 800661e:	4603      	mov	r3, r0
 8006620:	817b      	strh	r3, [r7, #10]
 8006622:	460b      	mov	r3, r1
 8006624:	813b      	strh	r3, [r7, #8]
 8006626:	4613      	mov	r3, r2
 8006628:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800662a:	f7fe fca5 	bl	8004f78 <HAL_GetTick>
 800662e:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006630:	68fb      	ldr	r3, [r7, #12]
 8006632:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006636:	b2db      	uxtb	r3, r3
 8006638:	2b20      	cmp	r3, #32
 800663a:	f040 8214 	bne.w	8006a66 <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800663e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006640:	9300      	str	r3, [sp, #0]
 8006642:	2319      	movs	r3, #25
 8006644:	2201      	movs	r2, #1
 8006646:	497b      	ldr	r1, [pc, #492]	@ (8006834 <HAL_I2C_Mem_Read+0x224>)
 8006648:	68f8      	ldr	r0, [r7, #12]
 800664a:	f000 fb91 	bl	8006d70 <I2C_WaitOnFlagUntilTimeout>
 800664e:	4603      	mov	r3, r0
 8006650:	2b00      	cmp	r3, #0
 8006652:	d001      	beq.n	8006658 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8006654:	2302      	movs	r3, #2
 8006656:	e207      	b.n	8006a68 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006658:	68fb      	ldr	r3, [r7, #12]
 800665a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800665e:	2b01      	cmp	r3, #1
 8006660:	d101      	bne.n	8006666 <HAL_I2C_Mem_Read+0x56>
 8006662:	2302      	movs	r3, #2
 8006664:	e200      	b.n	8006a68 <HAL_I2C_Mem_Read+0x458>
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	2201      	movs	r2, #1
 800666a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	f003 0301 	and.w	r3, r3, #1
 8006678:	2b01      	cmp	r3, #1
 800667a:	d007      	beq.n	800668c <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	681a      	ldr	r2, [r3, #0]
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	f042 0201 	orr.w	r2, r2, #1
 800668a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	681a      	ldr	r2, [r3, #0]
 8006692:	68fb      	ldr	r3, [r7, #12]
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800669a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	2222      	movs	r2, #34	@ 0x22
 80066a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80066a4:	68fb      	ldr	r3, [r7, #12]
 80066a6:	2240      	movs	r2, #64	@ 0x40
 80066a8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80066ac:	68fb      	ldr	r3, [r7, #12]
 80066ae:	2200      	movs	r2, #0
 80066b0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80066b2:	68fb      	ldr	r3, [r7, #12]
 80066b4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80066b6:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80066b8:	68fb      	ldr	r3, [r7, #12]
 80066ba:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 80066bc:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80066be:	68fb      	ldr	r3, [r7, #12]
 80066c0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80066c2:	b29a      	uxth	r2, r3
 80066c4:	68fb      	ldr	r3, [r7, #12]
 80066c6:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	4a5b      	ldr	r2, [pc, #364]	@ (8006838 <HAL_I2C_Mem_Read+0x228>)
 80066cc:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80066ce:	88f8      	ldrh	r0, [r7, #6]
 80066d0:	893a      	ldrh	r2, [r7, #8]
 80066d2:	8979      	ldrh	r1, [r7, #10]
 80066d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066d6:	9301      	str	r3, [sp, #4]
 80066d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80066da:	9300      	str	r3, [sp, #0]
 80066dc:	4603      	mov	r3, r0
 80066de:	68f8      	ldr	r0, [r7, #12]
 80066e0:	f000 fa5e 	bl	8006ba0 <I2C_RequestMemoryRead>
 80066e4:	4603      	mov	r3, r0
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	d001      	beq.n	80066ee <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 80066ea:	2301      	movs	r3, #1
 80066ec:	e1bc      	b.n	8006a68 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	d113      	bne.n	800671e <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80066f6:	2300      	movs	r3, #0
 80066f8:	623b      	str	r3, [r7, #32]
 80066fa:	68fb      	ldr	r3, [r7, #12]
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	695b      	ldr	r3, [r3, #20]
 8006700:	623b      	str	r3, [r7, #32]
 8006702:	68fb      	ldr	r3, [r7, #12]
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	699b      	ldr	r3, [r3, #24]
 8006708:	623b      	str	r3, [r7, #32]
 800670a:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800670c:	68fb      	ldr	r3, [r7, #12]
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	681a      	ldr	r2, [r3, #0]
 8006712:	68fb      	ldr	r3, [r7, #12]
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800671a:	601a      	str	r2, [r3, #0]
 800671c:	e190      	b.n	8006a40 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 800671e:	68fb      	ldr	r3, [r7, #12]
 8006720:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006722:	2b01      	cmp	r3, #1
 8006724:	d11b      	bne.n	800675e <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006726:	68fb      	ldr	r3, [r7, #12]
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	681a      	ldr	r2, [r3, #0]
 800672c:	68fb      	ldr	r3, [r7, #12]
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006734:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006736:	2300      	movs	r3, #0
 8006738:	61fb      	str	r3, [r7, #28]
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	695b      	ldr	r3, [r3, #20]
 8006740:	61fb      	str	r3, [r7, #28]
 8006742:	68fb      	ldr	r3, [r7, #12]
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	699b      	ldr	r3, [r3, #24]
 8006748:	61fb      	str	r3, [r7, #28]
 800674a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	681a      	ldr	r2, [r3, #0]
 8006752:	68fb      	ldr	r3, [r7, #12]
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800675a:	601a      	str	r2, [r3, #0]
 800675c:	e170      	b.n	8006a40 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 800675e:	68fb      	ldr	r3, [r7, #12]
 8006760:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006762:	2b02      	cmp	r3, #2
 8006764:	d11b      	bne.n	800679e <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006766:	68fb      	ldr	r3, [r7, #12]
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	681a      	ldr	r2, [r3, #0]
 800676c:	68fb      	ldr	r3, [r7, #12]
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006774:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006776:	68fb      	ldr	r3, [r7, #12]
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	681a      	ldr	r2, [r3, #0]
 800677c:	68fb      	ldr	r3, [r7, #12]
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006784:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006786:	2300      	movs	r3, #0
 8006788:	61bb      	str	r3, [r7, #24]
 800678a:	68fb      	ldr	r3, [r7, #12]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	695b      	ldr	r3, [r3, #20]
 8006790:	61bb      	str	r3, [r7, #24]
 8006792:	68fb      	ldr	r3, [r7, #12]
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	699b      	ldr	r3, [r3, #24]
 8006798:	61bb      	str	r3, [r7, #24]
 800679a:	69bb      	ldr	r3, [r7, #24]
 800679c:	e150      	b.n	8006a40 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800679e:	2300      	movs	r3, #0
 80067a0:	617b      	str	r3, [r7, #20]
 80067a2:	68fb      	ldr	r3, [r7, #12]
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	695b      	ldr	r3, [r3, #20]
 80067a8:	617b      	str	r3, [r7, #20]
 80067aa:	68fb      	ldr	r3, [r7, #12]
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	699b      	ldr	r3, [r3, #24]
 80067b0:	617b      	str	r3, [r7, #20]
 80067b2:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80067b4:	e144      	b.n	8006a40 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 80067b6:	68fb      	ldr	r3, [r7, #12]
 80067b8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80067ba:	2b03      	cmp	r3, #3
 80067bc:	f200 80f1 	bhi.w	80069a2 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80067c0:	68fb      	ldr	r3, [r7, #12]
 80067c2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80067c4:	2b01      	cmp	r3, #1
 80067c6:	d123      	bne.n	8006810 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80067c8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80067ca:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80067cc:	68f8      	ldr	r0, [r7, #12]
 80067ce:	f000 fc79 	bl	80070c4 <I2C_WaitOnRXNEFlagUntilTimeout>
 80067d2:	4603      	mov	r3, r0
 80067d4:	2b00      	cmp	r3, #0
 80067d6:	d001      	beq.n	80067dc <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 80067d8:	2301      	movs	r3, #1
 80067da:	e145      	b.n	8006a68 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	691a      	ldr	r2, [r3, #16]
 80067e2:	68fb      	ldr	r3, [r7, #12]
 80067e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80067e6:	b2d2      	uxtb	r2, r2
 80067e8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80067ea:	68fb      	ldr	r3, [r7, #12]
 80067ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80067ee:	1c5a      	adds	r2, r3, #1
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80067f4:	68fb      	ldr	r3, [r7, #12]
 80067f6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80067f8:	3b01      	subs	r3, #1
 80067fa:	b29a      	uxth	r2, r3
 80067fc:	68fb      	ldr	r3, [r7, #12]
 80067fe:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006800:	68fb      	ldr	r3, [r7, #12]
 8006802:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006804:	b29b      	uxth	r3, r3
 8006806:	3b01      	subs	r3, #1
 8006808:	b29a      	uxth	r2, r3
 800680a:	68fb      	ldr	r3, [r7, #12]
 800680c:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800680e:	e117      	b.n	8006a40 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8006810:	68fb      	ldr	r3, [r7, #12]
 8006812:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006814:	2b02      	cmp	r3, #2
 8006816:	d14e      	bne.n	80068b6 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006818:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800681a:	9300      	str	r3, [sp, #0]
 800681c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800681e:	2200      	movs	r2, #0
 8006820:	4906      	ldr	r1, [pc, #24]	@ (800683c <HAL_I2C_Mem_Read+0x22c>)
 8006822:	68f8      	ldr	r0, [r7, #12]
 8006824:	f000 faa4 	bl	8006d70 <I2C_WaitOnFlagUntilTimeout>
 8006828:	4603      	mov	r3, r0
 800682a:	2b00      	cmp	r3, #0
 800682c:	d008      	beq.n	8006840 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 800682e:	2301      	movs	r3, #1
 8006830:	e11a      	b.n	8006a68 <HAL_I2C_Mem_Read+0x458>
 8006832:	bf00      	nop
 8006834:	00100002 	.word	0x00100002
 8006838:	ffff0000 	.word	0xffff0000
 800683c:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006840:	68fb      	ldr	r3, [r7, #12]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	681a      	ldr	r2, [r3, #0]
 8006846:	68fb      	ldr	r3, [r7, #12]
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800684e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006850:	68fb      	ldr	r3, [r7, #12]
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	691a      	ldr	r2, [r3, #16]
 8006856:	68fb      	ldr	r3, [r7, #12]
 8006858:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800685a:	b2d2      	uxtb	r2, r2
 800685c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800685e:	68fb      	ldr	r3, [r7, #12]
 8006860:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006862:	1c5a      	adds	r2, r3, #1
 8006864:	68fb      	ldr	r3, [r7, #12]
 8006866:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006868:	68fb      	ldr	r3, [r7, #12]
 800686a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800686c:	3b01      	subs	r3, #1
 800686e:	b29a      	uxth	r2, r3
 8006870:	68fb      	ldr	r3, [r7, #12]
 8006872:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006874:	68fb      	ldr	r3, [r7, #12]
 8006876:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006878:	b29b      	uxth	r3, r3
 800687a:	3b01      	subs	r3, #1
 800687c:	b29a      	uxth	r2, r3
 800687e:	68fb      	ldr	r3, [r7, #12]
 8006880:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006882:	68fb      	ldr	r3, [r7, #12]
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	691a      	ldr	r2, [r3, #16]
 8006888:	68fb      	ldr	r3, [r7, #12]
 800688a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800688c:	b2d2      	uxtb	r2, r2
 800688e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006890:	68fb      	ldr	r3, [r7, #12]
 8006892:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006894:	1c5a      	adds	r2, r3, #1
 8006896:	68fb      	ldr	r3, [r7, #12]
 8006898:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800689a:	68fb      	ldr	r3, [r7, #12]
 800689c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800689e:	3b01      	subs	r3, #1
 80068a0:	b29a      	uxth	r2, r3
 80068a2:	68fb      	ldr	r3, [r7, #12]
 80068a4:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80068a6:	68fb      	ldr	r3, [r7, #12]
 80068a8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80068aa:	b29b      	uxth	r3, r3
 80068ac:	3b01      	subs	r3, #1
 80068ae:	b29a      	uxth	r2, r3
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80068b4:	e0c4      	b.n	8006a40 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80068b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068b8:	9300      	str	r3, [sp, #0]
 80068ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80068bc:	2200      	movs	r2, #0
 80068be:	496c      	ldr	r1, [pc, #432]	@ (8006a70 <HAL_I2C_Mem_Read+0x460>)
 80068c0:	68f8      	ldr	r0, [r7, #12]
 80068c2:	f000 fa55 	bl	8006d70 <I2C_WaitOnFlagUntilTimeout>
 80068c6:	4603      	mov	r3, r0
 80068c8:	2b00      	cmp	r3, #0
 80068ca:	d001      	beq.n	80068d0 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 80068cc:	2301      	movs	r3, #1
 80068ce:	e0cb      	b.n	8006a68 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80068d0:	68fb      	ldr	r3, [r7, #12]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	681a      	ldr	r2, [r3, #0]
 80068d6:	68fb      	ldr	r3, [r7, #12]
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80068de:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80068e0:	68fb      	ldr	r3, [r7, #12]
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	691a      	ldr	r2, [r3, #16]
 80068e6:	68fb      	ldr	r3, [r7, #12]
 80068e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80068ea:	b2d2      	uxtb	r2, r2
 80068ec:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80068ee:	68fb      	ldr	r3, [r7, #12]
 80068f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80068f2:	1c5a      	adds	r2, r3, #1
 80068f4:	68fb      	ldr	r3, [r7, #12]
 80068f6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80068f8:	68fb      	ldr	r3, [r7, #12]
 80068fa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80068fc:	3b01      	subs	r3, #1
 80068fe:	b29a      	uxth	r2, r3
 8006900:	68fb      	ldr	r3, [r7, #12]
 8006902:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006904:	68fb      	ldr	r3, [r7, #12]
 8006906:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006908:	b29b      	uxth	r3, r3
 800690a:	3b01      	subs	r3, #1
 800690c:	b29a      	uxth	r2, r3
 800690e:	68fb      	ldr	r3, [r7, #12]
 8006910:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006912:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006914:	9300      	str	r3, [sp, #0]
 8006916:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006918:	2200      	movs	r2, #0
 800691a:	4955      	ldr	r1, [pc, #340]	@ (8006a70 <HAL_I2C_Mem_Read+0x460>)
 800691c:	68f8      	ldr	r0, [r7, #12]
 800691e:	f000 fa27 	bl	8006d70 <I2C_WaitOnFlagUntilTimeout>
 8006922:	4603      	mov	r3, r0
 8006924:	2b00      	cmp	r3, #0
 8006926:	d001      	beq.n	800692c <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8006928:	2301      	movs	r3, #1
 800692a:	e09d      	b.n	8006a68 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800692c:	68fb      	ldr	r3, [r7, #12]
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	681a      	ldr	r2, [r3, #0]
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800693a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800693c:	68fb      	ldr	r3, [r7, #12]
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	691a      	ldr	r2, [r3, #16]
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006946:	b2d2      	uxtb	r2, r2
 8006948:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800694a:	68fb      	ldr	r3, [r7, #12]
 800694c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800694e:	1c5a      	adds	r2, r3, #1
 8006950:	68fb      	ldr	r3, [r7, #12]
 8006952:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006954:	68fb      	ldr	r3, [r7, #12]
 8006956:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006958:	3b01      	subs	r3, #1
 800695a:	b29a      	uxth	r2, r3
 800695c:	68fb      	ldr	r3, [r7, #12]
 800695e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006960:	68fb      	ldr	r3, [r7, #12]
 8006962:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006964:	b29b      	uxth	r3, r3
 8006966:	3b01      	subs	r3, #1
 8006968:	b29a      	uxth	r2, r3
 800696a:	68fb      	ldr	r3, [r7, #12]
 800696c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800696e:	68fb      	ldr	r3, [r7, #12]
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	691a      	ldr	r2, [r3, #16]
 8006974:	68fb      	ldr	r3, [r7, #12]
 8006976:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006978:	b2d2      	uxtb	r2, r2
 800697a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800697c:	68fb      	ldr	r3, [r7, #12]
 800697e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006980:	1c5a      	adds	r2, r3, #1
 8006982:	68fb      	ldr	r3, [r7, #12]
 8006984:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006986:	68fb      	ldr	r3, [r7, #12]
 8006988:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800698a:	3b01      	subs	r3, #1
 800698c:	b29a      	uxth	r2, r3
 800698e:	68fb      	ldr	r3, [r7, #12]
 8006990:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006992:	68fb      	ldr	r3, [r7, #12]
 8006994:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006996:	b29b      	uxth	r3, r3
 8006998:	3b01      	subs	r3, #1
 800699a:	b29a      	uxth	r2, r3
 800699c:	68fb      	ldr	r3, [r7, #12]
 800699e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80069a0:	e04e      	b.n	8006a40 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80069a2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80069a4:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80069a6:	68f8      	ldr	r0, [r7, #12]
 80069a8:	f000 fb8c 	bl	80070c4 <I2C_WaitOnRXNEFlagUntilTimeout>
 80069ac:	4603      	mov	r3, r0
 80069ae:	2b00      	cmp	r3, #0
 80069b0:	d001      	beq.n	80069b6 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 80069b2:	2301      	movs	r3, #1
 80069b4:	e058      	b.n	8006a68 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80069b6:	68fb      	ldr	r3, [r7, #12]
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	691a      	ldr	r2, [r3, #16]
 80069bc:	68fb      	ldr	r3, [r7, #12]
 80069be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80069c0:	b2d2      	uxtb	r2, r2
 80069c2:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80069c4:	68fb      	ldr	r3, [r7, #12]
 80069c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80069c8:	1c5a      	adds	r2, r3, #1
 80069ca:	68fb      	ldr	r3, [r7, #12]
 80069cc:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80069ce:	68fb      	ldr	r3, [r7, #12]
 80069d0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80069d2:	3b01      	subs	r3, #1
 80069d4:	b29a      	uxth	r2, r3
 80069d6:	68fb      	ldr	r3, [r7, #12]
 80069d8:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80069da:	68fb      	ldr	r3, [r7, #12]
 80069dc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80069de:	b29b      	uxth	r3, r3
 80069e0:	3b01      	subs	r3, #1
 80069e2:	b29a      	uxth	r2, r3
 80069e4:	68fb      	ldr	r3, [r7, #12]
 80069e6:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80069e8:	68fb      	ldr	r3, [r7, #12]
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	695b      	ldr	r3, [r3, #20]
 80069ee:	f003 0304 	and.w	r3, r3, #4
 80069f2:	2b04      	cmp	r3, #4
 80069f4:	d124      	bne.n	8006a40 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 80069f6:	68fb      	ldr	r3, [r7, #12]
 80069f8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80069fa:	2b03      	cmp	r3, #3
 80069fc:	d107      	bne.n	8006a0e <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80069fe:	68fb      	ldr	r3, [r7, #12]
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	681a      	ldr	r2, [r3, #0]
 8006a04:	68fb      	ldr	r3, [r7, #12]
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006a0c:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006a0e:	68fb      	ldr	r3, [r7, #12]
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	691a      	ldr	r2, [r3, #16]
 8006a14:	68fb      	ldr	r3, [r7, #12]
 8006a16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a18:	b2d2      	uxtb	r2, r2
 8006a1a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006a1c:	68fb      	ldr	r3, [r7, #12]
 8006a1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a20:	1c5a      	adds	r2, r3, #1
 8006a22:	68fb      	ldr	r3, [r7, #12]
 8006a24:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006a26:	68fb      	ldr	r3, [r7, #12]
 8006a28:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006a2a:	3b01      	subs	r3, #1
 8006a2c:	b29a      	uxth	r2, r3
 8006a2e:	68fb      	ldr	r3, [r7, #12]
 8006a30:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006a32:	68fb      	ldr	r3, [r7, #12]
 8006a34:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006a36:	b29b      	uxth	r3, r3
 8006a38:	3b01      	subs	r3, #1
 8006a3a:	b29a      	uxth	r2, r3
 8006a3c:	68fb      	ldr	r3, [r7, #12]
 8006a3e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8006a40:	68fb      	ldr	r3, [r7, #12]
 8006a42:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006a44:	2b00      	cmp	r3, #0
 8006a46:	f47f aeb6 	bne.w	80067b6 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8006a4a:	68fb      	ldr	r3, [r7, #12]
 8006a4c:	2220      	movs	r2, #32
 8006a4e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006a52:	68fb      	ldr	r3, [r7, #12]
 8006a54:	2200      	movs	r2, #0
 8006a56:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006a5a:	68fb      	ldr	r3, [r7, #12]
 8006a5c:	2200      	movs	r2, #0
 8006a5e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8006a62:	2300      	movs	r3, #0
 8006a64:	e000      	b.n	8006a68 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 8006a66:	2302      	movs	r3, #2
  }
}
 8006a68:	4618      	mov	r0, r3
 8006a6a:	3728      	adds	r7, #40	@ 0x28
 8006a6c:	46bd      	mov	sp, r7
 8006a6e:	bd80      	pop	{r7, pc}
 8006a70:	00010004 	.word	0x00010004

08006a74 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8006a74:	b580      	push	{r7, lr}
 8006a76:	b088      	sub	sp, #32
 8006a78:	af02      	add	r7, sp, #8
 8006a7a:	60f8      	str	r0, [r7, #12]
 8006a7c:	4608      	mov	r0, r1
 8006a7e:	4611      	mov	r1, r2
 8006a80:	461a      	mov	r2, r3
 8006a82:	4603      	mov	r3, r0
 8006a84:	817b      	strh	r3, [r7, #10]
 8006a86:	460b      	mov	r3, r1
 8006a88:	813b      	strh	r3, [r7, #8]
 8006a8a:	4613      	mov	r3, r2
 8006a8c:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006a8e:	68fb      	ldr	r3, [r7, #12]
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	681a      	ldr	r2, [r3, #0]
 8006a94:	68fb      	ldr	r3, [r7, #12]
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006a9c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006a9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006aa0:	9300      	str	r3, [sp, #0]
 8006aa2:	6a3b      	ldr	r3, [r7, #32]
 8006aa4:	2200      	movs	r2, #0
 8006aa6:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8006aaa:	68f8      	ldr	r0, [r7, #12]
 8006aac:	f000 f960 	bl	8006d70 <I2C_WaitOnFlagUntilTimeout>
 8006ab0:	4603      	mov	r3, r0
 8006ab2:	2b00      	cmp	r3, #0
 8006ab4:	d00d      	beq.n	8006ad2 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006ab6:	68fb      	ldr	r3, [r7, #12]
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006ac0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006ac4:	d103      	bne.n	8006ace <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006ac6:	68fb      	ldr	r3, [r7, #12]
 8006ac8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006acc:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8006ace:	2303      	movs	r3, #3
 8006ad0:	e05f      	b.n	8006b92 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006ad2:	897b      	ldrh	r3, [r7, #10]
 8006ad4:	b2db      	uxtb	r3, r3
 8006ad6:	461a      	mov	r2, r3
 8006ad8:	68fb      	ldr	r3, [r7, #12]
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8006ae0:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006ae2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ae4:	6a3a      	ldr	r2, [r7, #32]
 8006ae6:	492d      	ldr	r1, [pc, #180]	@ (8006b9c <I2C_RequestMemoryWrite+0x128>)
 8006ae8:	68f8      	ldr	r0, [r7, #12]
 8006aea:	f000 f9bb 	bl	8006e64 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006aee:	4603      	mov	r3, r0
 8006af0:	2b00      	cmp	r3, #0
 8006af2:	d001      	beq.n	8006af8 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8006af4:	2301      	movs	r3, #1
 8006af6:	e04c      	b.n	8006b92 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006af8:	2300      	movs	r3, #0
 8006afa:	617b      	str	r3, [r7, #20]
 8006afc:	68fb      	ldr	r3, [r7, #12]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	695b      	ldr	r3, [r3, #20]
 8006b02:	617b      	str	r3, [r7, #20]
 8006b04:	68fb      	ldr	r3, [r7, #12]
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	699b      	ldr	r3, [r3, #24]
 8006b0a:	617b      	str	r3, [r7, #20]
 8006b0c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006b0e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006b10:	6a39      	ldr	r1, [r7, #32]
 8006b12:	68f8      	ldr	r0, [r7, #12]
 8006b14:	f000 fa46 	bl	8006fa4 <I2C_WaitOnTXEFlagUntilTimeout>
 8006b18:	4603      	mov	r3, r0
 8006b1a:	2b00      	cmp	r3, #0
 8006b1c:	d00d      	beq.n	8006b3a <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006b1e:	68fb      	ldr	r3, [r7, #12]
 8006b20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b22:	2b04      	cmp	r3, #4
 8006b24:	d107      	bne.n	8006b36 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006b26:	68fb      	ldr	r3, [r7, #12]
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	681a      	ldr	r2, [r3, #0]
 8006b2c:	68fb      	ldr	r3, [r7, #12]
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006b34:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006b36:	2301      	movs	r3, #1
 8006b38:	e02b      	b.n	8006b92 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006b3a:	88fb      	ldrh	r3, [r7, #6]
 8006b3c:	2b01      	cmp	r3, #1
 8006b3e:	d105      	bne.n	8006b4c <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006b40:	893b      	ldrh	r3, [r7, #8]
 8006b42:	b2da      	uxtb	r2, r3
 8006b44:	68fb      	ldr	r3, [r7, #12]
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	611a      	str	r2, [r3, #16]
 8006b4a:	e021      	b.n	8006b90 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8006b4c:	893b      	ldrh	r3, [r7, #8]
 8006b4e:	0a1b      	lsrs	r3, r3, #8
 8006b50:	b29b      	uxth	r3, r3
 8006b52:	b2da      	uxtb	r2, r3
 8006b54:	68fb      	ldr	r3, [r7, #12]
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006b5a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006b5c:	6a39      	ldr	r1, [r7, #32]
 8006b5e:	68f8      	ldr	r0, [r7, #12]
 8006b60:	f000 fa20 	bl	8006fa4 <I2C_WaitOnTXEFlagUntilTimeout>
 8006b64:	4603      	mov	r3, r0
 8006b66:	2b00      	cmp	r3, #0
 8006b68:	d00d      	beq.n	8006b86 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006b6a:	68fb      	ldr	r3, [r7, #12]
 8006b6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b6e:	2b04      	cmp	r3, #4
 8006b70:	d107      	bne.n	8006b82 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006b72:	68fb      	ldr	r3, [r7, #12]
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	681a      	ldr	r2, [r3, #0]
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006b80:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006b82:	2301      	movs	r3, #1
 8006b84:	e005      	b.n	8006b92 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006b86:	893b      	ldrh	r3, [r7, #8]
 8006b88:	b2da      	uxtb	r2, r3
 8006b8a:	68fb      	ldr	r3, [r7, #12]
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8006b90:	2300      	movs	r3, #0
}
 8006b92:	4618      	mov	r0, r3
 8006b94:	3718      	adds	r7, #24
 8006b96:	46bd      	mov	sp, r7
 8006b98:	bd80      	pop	{r7, pc}
 8006b9a:	bf00      	nop
 8006b9c:	00010002 	.word	0x00010002

08006ba0 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8006ba0:	b580      	push	{r7, lr}
 8006ba2:	b088      	sub	sp, #32
 8006ba4:	af02      	add	r7, sp, #8
 8006ba6:	60f8      	str	r0, [r7, #12]
 8006ba8:	4608      	mov	r0, r1
 8006baa:	4611      	mov	r1, r2
 8006bac:	461a      	mov	r2, r3
 8006bae:	4603      	mov	r3, r0
 8006bb0:	817b      	strh	r3, [r7, #10]
 8006bb2:	460b      	mov	r3, r1
 8006bb4:	813b      	strh	r3, [r7, #8]
 8006bb6:	4613      	mov	r3, r2
 8006bb8:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006bba:	68fb      	ldr	r3, [r7, #12]
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	681a      	ldr	r2, [r3, #0]
 8006bc0:	68fb      	ldr	r3, [r7, #12]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8006bc8:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006bca:	68fb      	ldr	r3, [r7, #12]
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	681a      	ldr	r2, [r3, #0]
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006bd8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006bda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bdc:	9300      	str	r3, [sp, #0]
 8006bde:	6a3b      	ldr	r3, [r7, #32]
 8006be0:	2200      	movs	r2, #0
 8006be2:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8006be6:	68f8      	ldr	r0, [r7, #12]
 8006be8:	f000 f8c2 	bl	8006d70 <I2C_WaitOnFlagUntilTimeout>
 8006bec:	4603      	mov	r3, r0
 8006bee:	2b00      	cmp	r3, #0
 8006bf0:	d00d      	beq.n	8006c0e <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006bf2:	68fb      	ldr	r3, [r7, #12]
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	681b      	ldr	r3, [r3, #0]
 8006bf8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006bfc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006c00:	d103      	bne.n	8006c0a <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006c02:	68fb      	ldr	r3, [r7, #12]
 8006c04:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006c08:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8006c0a:	2303      	movs	r3, #3
 8006c0c:	e0aa      	b.n	8006d64 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006c0e:	897b      	ldrh	r3, [r7, #10]
 8006c10:	b2db      	uxtb	r3, r3
 8006c12:	461a      	mov	r2, r3
 8006c14:	68fb      	ldr	r3, [r7, #12]
 8006c16:	681b      	ldr	r3, [r3, #0]
 8006c18:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8006c1c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006c1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c20:	6a3a      	ldr	r2, [r7, #32]
 8006c22:	4952      	ldr	r1, [pc, #328]	@ (8006d6c <I2C_RequestMemoryRead+0x1cc>)
 8006c24:	68f8      	ldr	r0, [r7, #12]
 8006c26:	f000 f91d 	bl	8006e64 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006c2a:	4603      	mov	r3, r0
 8006c2c:	2b00      	cmp	r3, #0
 8006c2e:	d001      	beq.n	8006c34 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8006c30:	2301      	movs	r3, #1
 8006c32:	e097      	b.n	8006d64 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006c34:	2300      	movs	r3, #0
 8006c36:	617b      	str	r3, [r7, #20]
 8006c38:	68fb      	ldr	r3, [r7, #12]
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	695b      	ldr	r3, [r3, #20]
 8006c3e:	617b      	str	r3, [r7, #20]
 8006c40:	68fb      	ldr	r3, [r7, #12]
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	699b      	ldr	r3, [r3, #24]
 8006c46:	617b      	str	r3, [r7, #20]
 8006c48:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006c4a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006c4c:	6a39      	ldr	r1, [r7, #32]
 8006c4e:	68f8      	ldr	r0, [r7, #12]
 8006c50:	f000 f9a8 	bl	8006fa4 <I2C_WaitOnTXEFlagUntilTimeout>
 8006c54:	4603      	mov	r3, r0
 8006c56:	2b00      	cmp	r3, #0
 8006c58:	d00d      	beq.n	8006c76 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006c5a:	68fb      	ldr	r3, [r7, #12]
 8006c5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c5e:	2b04      	cmp	r3, #4
 8006c60:	d107      	bne.n	8006c72 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006c62:	68fb      	ldr	r3, [r7, #12]
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	681a      	ldr	r2, [r3, #0]
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006c70:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006c72:	2301      	movs	r3, #1
 8006c74:	e076      	b.n	8006d64 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006c76:	88fb      	ldrh	r3, [r7, #6]
 8006c78:	2b01      	cmp	r3, #1
 8006c7a:	d105      	bne.n	8006c88 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006c7c:	893b      	ldrh	r3, [r7, #8]
 8006c7e:	b2da      	uxtb	r2, r3
 8006c80:	68fb      	ldr	r3, [r7, #12]
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	611a      	str	r2, [r3, #16]
 8006c86:	e021      	b.n	8006ccc <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8006c88:	893b      	ldrh	r3, [r7, #8]
 8006c8a:	0a1b      	lsrs	r3, r3, #8
 8006c8c:	b29b      	uxth	r3, r3
 8006c8e:	b2da      	uxtb	r2, r3
 8006c90:	68fb      	ldr	r3, [r7, #12]
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006c96:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006c98:	6a39      	ldr	r1, [r7, #32]
 8006c9a:	68f8      	ldr	r0, [r7, #12]
 8006c9c:	f000 f982 	bl	8006fa4 <I2C_WaitOnTXEFlagUntilTimeout>
 8006ca0:	4603      	mov	r3, r0
 8006ca2:	2b00      	cmp	r3, #0
 8006ca4:	d00d      	beq.n	8006cc2 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006ca6:	68fb      	ldr	r3, [r7, #12]
 8006ca8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006caa:	2b04      	cmp	r3, #4
 8006cac:	d107      	bne.n	8006cbe <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006cae:	68fb      	ldr	r3, [r7, #12]
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	681a      	ldr	r2, [r3, #0]
 8006cb4:	68fb      	ldr	r3, [r7, #12]
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006cbc:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006cbe:	2301      	movs	r3, #1
 8006cc0:	e050      	b.n	8006d64 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006cc2:	893b      	ldrh	r3, [r7, #8]
 8006cc4:	b2da      	uxtb	r2, r3
 8006cc6:	68fb      	ldr	r3, [r7, #12]
 8006cc8:	681b      	ldr	r3, [r3, #0]
 8006cca:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006ccc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006cce:	6a39      	ldr	r1, [r7, #32]
 8006cd0:	68f8      	ldr	r0, [r7, #12]
 8006cd2:	f000 f967 	bl	8006fa4 <I2C_WaitOnTXEFlagUntilTimeout>
 8006cd6:	4603      	mov	r3, r0
 8006cd8:	2b00      	cmp	r3, #0
 8006cda:	d00d      	beq.n	8006cf8 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006cdc:	68fb      	ldr	r3, [r7, #12]
 8006cde:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ce0:	2b04      	cmp	r3, #4
 8006ce2:	d107      	bne.n	8006cf4 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006ce4:	68fb      	ldr	r3, [r7, #12]
 8006ce6:	681b      	ldr	r3, [r3, #0]
 8006ce8:	681a      	ldr	r2, [r3, #0]
 8006cea:	68fb      	ldr	r3, [r7, #12]
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006cf2:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006cf4:	2301      	movs	r3, #1
 8006cf6:	e035      	b.n	8006d64 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006cf8:	68fb      	ldr	r3, [r7, #12]
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	681a      	ldr	r2, [r3, #0]
 8006cfe:	68fb      	ldr	r3, [r7, #12]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006d06:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006d08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d0a:	9300      	str	r3, [sp, #0]
 8006d0c:	6a3b      	ldr	r3, [r7, #32]
 8006d0e:	2200      	movs	r2, #0
 8006d10:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8006d14:	68f8      	ldr	r0, [r7, #12]
 8006d16:	f000 f82b 	bl	8006d70 <I2C_WaitOnFlagUntilTimeout>
 8006d1a:	4603      	mov	r3, r0
 8006d1c:	2b00      	cmp	r3, #0
 8006d1e:	d00d      	beq.n	8006d3c <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006d20:	68fb      	ldr	r3, [r7, #12]
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006d2a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006d2e:	d103      	bne.n	8006d38 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006d30:	68fb      	ldr	r3, [r7, #12]
 8006d32:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006d36:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8006d38:	2303      	movs	r3, #3
 8006d3a:	e013      	b.n	8006d64 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8006d3c:	897b      	ldrh	r3, [r7, #10]
 8006d3e:	b2db      	uxtb	r3, r3
 8006d40:	f043 0301 	orr.w	r3, r3, #1
 8006d44:	b2da      	uxtb	r2, r3
 8006d46:	68fb      	ldr	r3, [r7, #12]
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006d4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d4e:	6a3a      	ldr	r2, [r7, #32]
 8006d50:	4906      	ldr	r1, [pc, #24]	@ (8006d6c <I2C_RequestMemoryRead+0x1cc>)
 8006d52:	68f8      	ldr	r0, [r7, #12]
 8006d54:	f000 f886 	bl	8006e64 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006d58:	4603      	mov	r3, r0
 8006d5a:	2b00      	cmp	r3, #0
 8006d5c:	d001      	beq.n	8006d62 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8006d5e:	2301      	movs	r3, #1
 8006d60:	e000      	b.n	8006d64 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8006d62:	2300      	movs	r3, #0
}
 8006d64:	4618      	mov	r0, r3
 8006d66:	3718      	adds	r7, #24
 8006d68:	46bd      	mov	sp, r7
 8006d6a:	bd80      	pop	{r7, pc}
 8006d6c:	00010002 	.word	0x00010002

08006d70 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8006d70:	b580      	push	{r7, lr}
 8006d72:	b084      	sub	sp, #16
 8006d74:	af00      	add	r7, sp, #0
 8006d76:	60f8      	str	r0, [r7, #12]
 8006d78:	60b9      	str	r1, [r7, #8]
 8006d7a:	603b      	str	r3, [r7, #0]
 8006d7c:	4613      	mov	r3, r2
 8006d7e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006d80:	e048      	b.n	8006e14 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006d82:	683b      	ldr	r3, [r7, #0]
 8006d84:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d88:	d044      	beq.n	8006e14 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006d8a:	f7fe f8f5 	bl	8004f78 <HAL_GetTick>
 8006d8e:	4602      	mov	r2, r0
 8006d90:	69bb      	ldr	r3, [r7, #24]
 8006d92:	1ad3      	subs	r3, r2, r3
 8006d94:	683a      	ldr	r2, [r7, #0]
 8006d96:	429a      	cmp	r2, r3
 8006d98:	d302      	bcc.n	8006da0 <I2C_WaitOnFlagUntilTimeout+0x30>
 8006d9a:	683b      	ldr	r3, [r7, #0]
 8006d9c:	2b00      	cmp	r3, #0
 8006d9e:	d139      	bne.n	8006e14 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8006da0:	68bb      	ldr	r3, [r7, #8]
 8006da2:	0c1b      	lsrs	r3, r3, #16
 8006da4:	b2db      	uxtb	r3, r3
 8006da6:	2b01      	cmp	r3, #1
 8006da8:	d10d      	bne.n	8006dc6 <I2C_WaitOnFlagUntilTimeout+0x56>
 8006daa:	68fb      	ldr	r3, [r7, #12]
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	695b      	ldr	r3, [r3, #20]
 8006db0:	43da      	mvns	r2, r3
 8006db2:	68bb      	ldr	r3, [r7, #8]
 8006db4:	4013      	ands	r3, r2
 8006db6:	b29b      	uxth	r3, r3
 8006db8:	2b00      	cmp	r3, #0
 8006dba:	bf0c      	ite	eq
 8006dbc:	2301      	moveq	r3, #1
 8006dbe:	2300      	movne	r3, #0
 8006dc0:	b2db      	uxtb	r3, r3
 8006dc2:	461a      	mov	r2, r3
 8006dc4:	e00c      	b.n	8006de0 <I2C_WaitOnFlagUntilTimeout+0x70>
 8006dc6:	68fb      	ldr	r3, [r7, #12]
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	699b      	ldr	r3, [r3, #24]
 8006dcc:	43da      	mvns	r2, r3
 8006dce:	68bb      	ldr	r3, [r7, #8]
 8006dd0:	4013      	ands	r3, r2
 8006dd2:	b29b      	uxth	r3, r3
 8006dd4:	2b00      	cmp	r3, #0
 8006dd6:	bf0c      	ite	eq
 8006dd8:	2301      	moveq	r3, #1
 8006dda:	2300      	movne	r3, #0
 8006ddc:	b2db      	uxtb	r3, r3
 8006dde:	461a      	mov	r2, r3
 8006de0:	79fb      	ldrb	r3, [r7, #7]
 8006de2:	429a      	cmp	r2, r3
 8006de4:	d116      	bne.n	8006e14 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8006de6:	68fb      	ldr	r3, [r7, #12]
 8006de8:	2200      	movs	r2, #0
 8006dea:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8006dec:	68fb      	ldr	r3, [r7, #12]
 8006dee:	2220      	movs	r2, #32
 8006df0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8006df4:	68fb      	ldr	r3, [r7, #12]
 8006df6:	2200      	movs	r2, #0
 8006df8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8006dfc:	68fb      	ldr	r3, [r7, #12]
 8006dfe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e00:	f043 0220 	orr.w	r2, r3, #32
 8006e04:	68fb      	ldr	r3, [r7, #12]
 8006e06:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006e08:	68fb      	ldr	r3, [r7, #12]
 8006e0a:	2200      	movs	r2, #0
 8006e0c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8006e10:	2301      	movs	r3, #1
 8006e12:	e023      	b.n	8006e5c <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006e14:	68bb      	ldr	r3, [r7, #8]
 8006e16:	0c1b      	lsrs	r3, r3, #16
 8006e18:	b2db      	uxtb	r3, r3
 8006e1a:	2b01      	cmp	r3, #1
 8006e1c:	d10d      	bne.n	8006e3a <I2C_WaitOnFlagUntilTimeout+0xca>
 8006e1e:	68fb      	ldr	r3, [r7, #12]
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	695b      	ldr	r3, [r3, #20]
 8006e24:	43da      	mvns	r2, r3
 8006e26:	68bb      	ldr	r3, [r7, #8]
 8006e28:	4013      	ands	r3, r2
 8006e2a:	b29b      	uxth	r3, r3
 8006e2c:	2b00      	cmp	r3, #0
 8006e2e:	bf0c      	ite	eq
 8006e30:	2301      	moveq	r3, #1
 8006e32:	2300      	movne	r3, #0
 8006e34:	b2db      	uxtb	r3, r3
 8006e36:	461a      	mov	r2, r3
 8006e38:	e00c      	b.n	8006e54 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8006e3a:	68fb      	ldr	r3, [r7, #12]
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	699b      	ldr	r3, [r3, #24]
 8006e40:	43da      	mvns	r2, r3
 8006e42:	68bb      	ldr	r3, [r7, #8]
 8006e44:	4013      	ands	r3, r2
 8006e46:	b29b      	uxth	r3, r3
 8006e48:	2b00      	cmp	r3, #0
 8006e4a:	bf0c      	ite	eq
 8006e4c:	2301      	moveq	r3, #1
 8006e4e:	2300      	movne	r3, #0
 8006e50:	b2db      	uxtb	r3, r3
 8006e52:	461a      	mov	r2, r3
 8006e54:	79fb      	ldrb	r3, [r7, #7]
 8006e56:	429a      	cmp	r2, r3
 8006e58:	d093      	beq.n	8006d82 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006e5a:	2300      	movs	r3, #0
}
 8006e5c:	4618      	mov	r0, r3
 8006e5e:	3710      	adds	r7, #16
 8006e60:	46bd      	mov	sp, r7
 8006e62:	bd80      	pop	{r7, pc}

08006e64 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8006e64:	b580      	push	{r7, lr}
 8006e66:	b084      	sub	sp, #16
 8006e68:	af00      	add	r7, sp, #0
 8006e6a:	60f8      	str	r0, [r7, #12]
 8006e6c:	60b9      	str	r1, [r7, #8]
 8006e6e:	607a      	str	r2, [r7, #4]
 8006e70:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006e72:	e071      	b.n	8006f58 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006e74:	68fb      	ldr	r3, [r7, #12]
 8006e76:	681b      	ldr	r3, [r3, #0]
 8006e78:	695b      	ldr	r3, [r3, #20]
 8006e7a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006e7e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006e82:	d123      	bne.n	8006ecc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006e84:	68fb      	ldr	r3, [r7, #12]
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	681a      	ldr	r2, [r3, #0]
 8006e8a:	68fb      	ldr	r3, [r7, #12]
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006e92:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006e94:	68fb      	ldr	r3, [r7, #12]
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8006e9c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006e9e:	68fb      	ldr	r3, [r7, #12]
 8006ea0:	2200      	movs	r2, #0
 8006ea2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006ea4:	68fb      	ldr	r3, [r7, #12]
 8006ea6:	2220      	movs	r2, #32
 8006ea8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006eac:	68fb      	ldr	r3, [r7, #12]
 8006eae:	2200      	movs	r2, #0
 8006eb0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006eb4:	68fb      	ldr	r3, [r7, #12]
 8006eb6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006eb8:	f043 0204 	orr.w	r2, r3, #4
 8006ebc:	68fb      	ldr	r3, [r7, #12]
 8006ebe:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006ec0:	68fb      	ldr	r3, [r7, #12]
 8006ec2:	2200      	movs	r2, #0
 8006ec4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8006ec8:	2301      	movs	r3, #1
 8006eca:	e067      	b.n	8006f9c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006ed2:	d041      	beq.n	8006f58 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006ed4:	f7fe f850 	bl	8004f78 <HAL_GetTick>
 8006ed8:	4602      	mov	r2, r0
 8006eda:	683b      	ldr	r3, [r7, #0]
 8006edc:	1ad3      	subs	r3, r2, r3
 8006ede:	687a      	ldr	r2, [r7, #4]
 8006ee0:	429a      	cmp	r2, r3
 8006ee2:	d302      	bcc.n	8006eea <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	2b00      	cmp	r3, #0
 8006ee8:	d136      	bne.n	8006f58 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8006eea:	68bb      	ldr	r3, [r7, #8]
 8006eec:	0c1b      	lsrs	r3, r3, #16
 8006eee:	b2db      	uxtb	r3, r3
 8006ef0:	2b01      	cmp	r3, #1
 8006ef2:	d10c      	bne.n	8006f0e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8006ef4:	68fb      	ldr	r3, [r7, #12]
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	695b      	ldr	r3, [r3, #20]
 8006efa:	43da      	mvns	r2, r3
 8006efc:	68bb      	ldr	r3, [r7, #8]
 8006efe:	4013      	ands	r3, r2
 8006f00:	b29b      	uxth	r3, r3
 8006f02:	2b00      	cmp	r3, #0
 8006f04:	bf14      	ite	ne
 8006f06:	2301      	movne	r3, #1
 8006f08:	2300      	moveq	r3, #0
 8006f0a:	b2db      	uxtb	r3, r3
 8006f0c:	e00b      	b.n	8006f26 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8006f0e:	68fb      	ldr	r3, [r7, #12]
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	699b      	ldr	r3, [r3, #24]
 8006f14:	43da      	mvns	r2, r3
 8006f16:	68bb      	ldr	r3, [r7, #8]
 8006f18:	4013      	ands	r3, r2
 8006f1a:	b29b      	uxth	r3, r3
 8006f1c:	2b00      	cmp	r3, #0
 8006f1e:	bf14      	ite	ne
 8006f20:	2301      	movne	r3, #1
 8006f22:	2300      	moveq	r3, #0
 8006f24:	b2db      	uxtb	r3, r3
 8006f26:	2b00      	cmp	r3, #0
 8006f28:	d016      	beq.n	8006f58 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8006f2a:	68fb      	ldr	r3, [r7, #12]
 8006f2c:	2200      	movs	r2, #0
 8006f2e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8006f30:	68fb      	ldr	r3, [r7, #12]
 8006f32:	2220      	movs	r2, #32
 8006f34:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006f38:	68fb      	ldr	r3, [r7, #12]
 8006f3a:	2200      	movs	r2, #0
 8006f3c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006f40:	68fb      	ldr	r3, [r7, #12]
 8006f42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f44:	f043 0220 	orr.w	r2, r3, #32
 8006f48:	68fb      	ldr	r3, [r7, #12]
 8006f4a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006f4c:	68fb      	ldr	r3, [r7, #12]
 8006f4e:	2200      	movs	r2, #0
 8006f50:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8006f54:	2301      	movs	r3, #1
 8006f56:	e021      	b.n	8006f9c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006f58:	68bb      	ldr	r3, [r7, #8]
 8006f5a:	0c1b      	lsrs	r3, r3, #16
 8006f5c:	b2db      	uxtb	r3, r3
 8006f5e:	2b01      	cmp	r3, #1
 8006f60:	d10c      	bne.n	8006f7c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8006f62:	68fb      	ldr	r3, [r7, #12]
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	695b      	ldr	r3, [r3, #20]
 8006f68:	43da      	mvns	r2, r3
 8006f6a:	68bb      	ldr	r3, [r7, #8]
 8006f6c:	4013      	ands	r3, r2
 8006f6e:	b29b      	uxth	r3, r3
 8006f70:	2b00      	cmp	r3, #0
 8006f72:	bf14      	ite	ne
 8006f74:	2301      	movne	r3, #1
 8006f76:	2300      	moveq	r3, #0
 8006f78:	b2db      	uxtb	r3, r3
 8006f7a:	e00b      	b.n	8006f94 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8006f7c:	68fb      	ldr	r3, [r7, #12]
 8006f7e:	681b      	ldr	r3, [r3, #0]
 8006f80:	699b      	ldr	r3, [r3, #24]
 8006f82:	43da      	mvns	r2, r3
 8006f84:	68bb      	ldr	r3, [r7, #8]
 8006f86:	4013      	ands	r3, r2
 8006f88:	b29b      	uxth	r3, r3
 8006f8a:	2b00      	cmp	r3, #0
 8006f8c:	bf14      	ite	ne
 8006f8e:	2301      	movne	r3, #1
 8006f90:	2300      	moveq	r3, #0
 8006f92:	b2db      	uxtb	r3, r3
 8006f94:	2b00      	cmp	r3, #0
 8006f96:	f47f af6d 	bne.w	8006e74 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8006f9a:	2300      	movs	r3, #0
}
 8006f9c:	4618      	mov	r0, r3
 8006f9e:	3710      	adds	r7, #16
 8006fa0:	46bd      	mov	sp, r7
 8006fa2:	bd80      	pop	{r7, pc}

08006fa4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006fa4:	b580      	push	{r7, lr}
 8006fa6:	b084      	sub	sp, #16
 8006fa8:	af00      	add	r7, sp, #0
 8006faa:	60f8      	str	r0, [r7, #12]
 8006fac:	60b9      	str	r1, [r7, #8]
 8006fae:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006fb0:	e034      	b.n	800701c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006fb2:	68f8      	ldr	r0, [r7, #12]
 8006fb4:	f000 f8e3 	bl	800717e <I2C_IsAcknowledgeFailed>
 8006fb8:	4603      	mov	r3, r0
 8006fba:	2b00      	cmp	r3, #0
 8006fbc:	d001      	beq.n	8006fc2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006fbe:	2301      	movs	r3, #1
 8006fc0:	e034      	b.n	800702c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006fc2:	68bb      	ldr	r3, [r7, #8]
 8006fc4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006fc8:	d028      	beq.n	800701c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006fca:	f7fd ffd5 	bl	8004f78 <HAL_GetTick>
 8006fce:	4602      	mov	r2, r0
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	1ad3      	subs	r3, r2, r3
 8006fd4:	68ba      	ldr	r2, [r7, #8]
 8006fd6:	429a      	cmp	r2, r3
 8006fd8:	d302      	bcc.n	8006fe0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8006fda:	68bb      	ldr	r3, [r7, #8]
 8006fdc:	2b00      	cmp	r3, #0
 8006fde:	d11d      	bne.n	800701c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8006fe0:	68fb      	ldr	r3, [r7, #12]
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	695b      	ldr	r3, [r3, #20]
 8006fe6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006fea:	2b80      	cmp	r3, #128	@ 0x80
 8006fec:	d016      	beq.n	800701c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8006fee:	68fb      	ldr	r3, [r7, #12]
 8006ff0:	2200      	movs	r2, #0
 8006ff2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8006ff4:	68fb      	ldr	r3, [r7, #12]
 8006ff6:	2220      	movs	r2, #32
 8006ff8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006ffc:	68fb      	ldr	r3, [r7, #12]
 8006ffe:	2200      	movs	r2, #0
 8007000:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007004:	68fb      	ldr	r3, [r7, #12]
 8007006:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007008:	f043 0220 	orr.w	r2, r3, #32
 800700c:	68fb      	ldr	r3, [r7, #12]
 800700e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007010:	68fb      	ldr	r3, [r7, #12]
 8007012:	2200      	movs	r2, #0
 8007014:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8007018:	2301      	movs	r3, #1
 800701a:	e007      	b.n	800702c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800701c:	68fb      	ldr	r3, [r7, #12]
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	695b      	ldr	r3, [r3, #20]
 8007022:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007026:	2b80      	cmp	r3, #128	@ 0x80
 8007028:	d1c3      	bne.n	8006fb2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800702a:	2300      	movs	r3, #0
}
 800702c:	4618      	mov	r0, r3
 800702e:	3710      	adds	r7, #16
 8007030:	46bd      	mov	sp, r7
 8007032:	bd80      	pop	{r7, pc}

08007034 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007034:	b580      	push	{r7, lr}
 8007036:	b084      	sub	sp, #16
 8007038:	af00      	add	r7, sp, #0
 800703a:	60f8      	str	r0, [r7, #12]
 800703c:	60b9      	str	r1, [r7, #8]
 800703e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8007040:	e034      	b.n	80070ac <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8007042:	68f8      	ldr	r0, [r7, #12]
 8007044:	f000 f89b 	bl	800717e <I2C_IsAcknowledgeFailed>
 8007048:	4603      	mov	r3, r0
 800704a:	2b00      	cmp	r3, #0
 800704c:	d001      	beq.n	8007052 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800704e:	2301      	movs	r3, #1
 8007050:	e034      	b.n	80070bc <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007052:	68bb      	ldr	r3, [r7, #8]
 8007054:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007058:	d028      	beq.n	80070ac <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800705a:	f7fd ff8d 	bl	8004f78 <HAL_GetTick>
 800705e:	4602      	mov	r2, r0
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	1ad3      	subs	r3, r2, r3
 8007064:	68ba      	ldr	r2, [r7, #8]
 8007066:	429a      	cmp	r2, r3
 8007068:	d302      	bcc.n	8007070 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800706a:	68bb      	ldr	r3, [r7, #8]
 800706c:	2b00      	cmp	r3, #0
 800706e:	d11d      	bne.n	80070ac <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8007070:	68fb      	ldr	r3, [r7, #12]
 8007072:	681b      	ldr	r3, [r3, #0]
 8007074:	695b      	ldr	r3, [r3, #20]
 8007076:	f003 0304 	and.w	r3, r3, #4
 800707a:	2b04      	cmp	r3, #4
 800707c:	d016      	beq.n	80070ac <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800707e:	68fb      	ldr	r3, [r7, #12]
 8007080:	2200      	movs	r2, #0
 8007082:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8007084:	68fb      	ldr	r3, [r7, #12]
 8007086:	2220      	movs	r2, #32
 8007088:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800708c:	68fb      	ldr	r3, [r7, #12]
 800708e:	2200      	movs	r2, #0
 8007090:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007094:	68fb      	ldr	r3, [r7, #12]
 8007096:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007098:	f043 0220 	orr.w	r2, r3, #32
 800709c:	68fb      	ldr	r3, [r7, #12]
 800709e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80070a0:	68fb      	ldr	r3, [r7, #12]
 80070a2:	2200      	movs	r2, #0
 80070a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80070a8:	2301      	movs	r3, #1
 80070aa:	e007      	b.n	80070bc <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80070ac:	68fb      	ldr	r3, [r7, #12]
 80070ae:	681b      	ldr	r3, [r3, #0]
 80070b0:	695b      	ldr	r3, [r3, #20]
 80070b2:	f003 0304 	and.w	r3, r3, #4
 80070b6:	2b04      	cmp	r3, #4
 80070b8:	d1c3      	bne.n	8007042 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80070ba:	2300      	movs	r3, #0
}
 80070bc:	4618      	mov	r0, r3
 80070be:	3710      	adds	r7, #16
 80070c0:	46bd      	mov	sp, r7
 80070c2:	bd80      	pop	{r7, pc}

080070c4 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80070c4:	b580      	push	{r7, lr}
 80070c6:	b084      	sub	sp, #16
 80070c8:	af00      	add	r7, sp, #0
 80070ca:	60f8      	str	r0, [r7, #12]
 80070cc:	60b9      	str	r1, [r7, #8]
 80070ce:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80070d0:	e049      	b.n	8007166 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80070d2:	68fb      	ldr	r3, [r7, #12]
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	695b      	ldr	r3, [r3, #20]
 80070d8:	f003 0310 	and.w	r3, r3, #16
 80070dc:	2b10      	cmp	r3, #16
 80070de:	d119      	bne.n	8007114 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80070e0:	68fb      	ldr	r3, [r7, #12]
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	f06f 0210 	mvn.w	r2, #16
 80070e8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80070ea:	68fb      	ldr	r3, [r7, #12]
 80070ec:	2200      	movs	r2, #0
 80070ee:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80070f0:	68fb      	ldr	r3, [r7, #12]
 80070f2:	2220      	movs	r2, #32
 80070f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80070f8:	68fb      	ldr	r3, [r7, #12]
 80070fa:	2200      	movs	r2, #0
 80070fc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8007100:	68fb      	ldr	r3, [r7, #12]
 8007102:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007104:	68fb      	ldr	r3, [r7, #12]
 8007106:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007108:	68fb      	ldr	r3, [r7, #12]
 800710a:	2200      	movs	r2, #0
 800710c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8007110:	2301      	movs	r3, #1
 8007112:	e030      	b.n	8007176 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007114:	f7fd ff30 	bl	8004f78 <HAL_GetTick>
 8007118:	4602      	mov	r2, r0
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	1ad3      	subs	r3, r2, r3
 800711e:	68ba      	ldr	r2, [r7, #8]
 8007120:	429a      	cmp	r2, r3
 8007122:	d302      	bcc.n	800712a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8007124:	68bb      	ldr	r3, [r7, #8]
 8007126:	2b00      	cmp	r3, #0
 8007128:	d11d      	bne.n	8007166 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800712a:	68fb      	ldr	r3, [r7, #12]
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	695b      	ldr	r3, [r3, #20]
 8007130:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007134:	2b40      	cmp	r3, #64	@ 0x40
 8007136:	d016      	beq.n	8007166 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8007138:	68fb      	ldr	r3, [r7, #12]
 800713a:	2200      	movs	r2, #0
 800713c:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800713e:	68fb      	ldr	r3, [r7, #12]
 8007140:	2220      	movs	r2, #32
 8007142:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007146:	68fb      	ldr	r3, [r7, #12]
 8007148:	2200      	movs	r2, #0
 800714a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800714e:	68fb      	ldr	r3, [r7, #12]
 8007150:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007152:	f043 0220 	orr.w	r2, r3, #32
 8007156:	68fb      	ldr	r3, [r7, #12]
 8007158:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800715a:	68fb      	ldr	r3, [r7, #12]
 800715c:	2200      	movs	r2, #0
 800715e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8007162:	2301      	movs	r3, #1
 8007164:	e007      	b.n	8007176 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8007166:	68fb      	ldr	r3, [r7, #12]
 8007168:	681b      	ldr	r3, [r3, #0]
 800716a:	695b      	ldr	r3, [r3, #20]
 800716c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007170:	2b40      	cmp	r3, #64	@ 0x40
 8007172:	d1ae      	bne.n	80070d2 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8007174:	2300      	movs	r3, #0
}
 8007176:	4618      	mov	r0, r3
 8007178:	3710      	adds	r7, #16
 800717a:	46bd      	mov	sp, r7
 800717c:	bd80      	pop	{r7, pc}

0800717e <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800717e:	b480      	push	{r7}
 8007180:	b083      	sub	sp, #12
 8007182:	af00      	add	r7, sp, #0
 8007184:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	681b      	ldr	r3, [r3, #0]
 800718a:	695b      	ldr	r3, [r3, #20]
 800718c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007190:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007194:	d11b      	bne.n	80071ce <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	681b      	ldr	r3, [r3, #0]
 800719a:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800719e:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	2200      	movs	r2, #0
 80071a4:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	2220      	movs	r2, #32
 80071aa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	2200      	movs	r2, #0
 80071b2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80071ba:	f043 0204 	orr.w	r2, r3, #4
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	2200      	movs	r2, #0
 80071c6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80071ca:	2301      	movs	r3, #1
 80071cc:	e000      	b.n	80071d0 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80071ce:	2300      	movs	r3, #0
}
 80071d0:	4618      	mov	r0, r3
 80071d2:	370c      	adds	r7, #12
 80071d4:	46bd      	mov	sp, r7
 80071d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071da:	4770      	bx	lr

080071dc <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80071dc:	b580      	push	{r7, lr}
 80071de:	b082      	sub	sp, #8
 80071e0:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 80071e2:	2300      	movs	r3, #0
 80071e4:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 80071e6:	2300      	movs	r3, #0
 80071e8:	603b      	str	r3, [r7, #0]
 80071ea:	4b20      	ldr	r3, [pc, #128]	@ (800726c <HAL_PWREx_EnableOverDrive+0x90>)
 80071ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80071ee:	4a1f      	ldr	r2, [pc, #124]	@ (800726c <HAL_PWREx_EnableOverDrive+0x90>)
 80071f0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80071f4:	6413      	str	r3, [r2, #64]	@ 0x40
 80071f6:	4b1d      	ldr	r3, [pc, #116]	@ (800726c <HAL_PWREx_EnableOverDrive+0x90>)
 80071f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80071fa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80071fe:	603b      	str	r3, [r7, #0]
 8007200:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8007202:	4b1b      	ldr	r3, [pc, #108]	@ (8007270 <HAL_PWREx_EnableOverDrive+0x94>)
 8007204:	2201      	movs	r2, #1
 8007206:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8007208:	f7fd feb6 	bl	8004f78 <HAL_GetTick>
 800720c:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800720e:	e009      	b.n	8007224 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8007210:	f7fd feb2 	bl	8004f78 <HAL_GetTick>
 8007214:	4602      	mov	r2, r0
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	1ad3      	subs	r3, r2, r3
 800721a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800721e:	d901      	bls.n	8007224 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8007220:	2303      	movs	r3, #3
 8007222:	e01f      	b.n	8007264 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8007224:	4b13      	ldr	r3, [pc, #76]	@ (8007274 <HAL_PWREx_EnableOverDrive+0x98>)
 8007226:	685b      	ldr	r3, [r3, #4]
 8007228:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800722c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007230:	d1ee      	bne.n	8007210 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8007232:	4b11      	ldr	r3, [pc, #68]	@ (8007278 <HAL_PWREx_EnableOverDrive+0x9c>)
 8007234:	2201      	movs	r2, #1
 8007236:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8007238:	f7fd fe9e 	bl	8004f78 <HAL_GetTick>
 800723c:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800723e:	e009      	b.n	8007254 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8007240:	f7fd fe9a 	bl	8004f78 <HAL_GetTick>
 8007244:	4602      	mov	r2, r0
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	1ad3      	subs	r3, r2, r3
 800724a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800724e:	d901      	bls.n	8007254 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8007250:	2303      	movs	r3, #3
 8007252:	e007      	b.n	8007264 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8007254:	4b07      	ldr	r3, [pc, #28]	@ (8007274 <HAL_PWREx_EnableOverDrive+0x98>)
 8007256:	685b      	ldr	r3, [r3, #4]
 8007258:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800725c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007260:	d1ee      	bne.n	8007240 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 8007262:	2300      	movs	r3, #0
}
 8007264:	4618      	mov	r0, r3
 8007266:	3708      	adds	r7, #8
 8007268:	46bd      	mov	sp, r7
 800726a:	bd80      	pop	{r7, pc}
 800726c:	40023800 	.word	0x40023800
 8007270:	420e0040 	.word	0x420e0040
 8007274:	40007000 	.word	0x40007000
 8007278:	420e0044 	.word	0x420e0044

0800727c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800727c:	b580      	push	{r7, lr}
 800727e:	b084      	sub	sp, #16
 8007280:	af00      	add	r7, sp, #0
 8007282:	6078      	str	r0, [r7, #4]
 8007284:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	2b00      	cmp	r3, #0
 800728a:	d101      	bne.n	8007290 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800728c:	2301      	movs	r3, #1
 800728e:	e0cc      	b.n	800742a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007290:	4b68      	ldr	r3, [pc, #416]	@ (8007434 <HAL_RCC_ClockConfig+0x1b8>)
 8007292:	681b      	ldr	r3, [r3, #0]
 8007294:	f003 030f 	and.w	r3, r3, #15
 8007298:	683a      	ldr	r2, [r7, #0]
 800729a:	429a      	cmp	r2, r3
 800729c:	d90c      	bls.n	80072b8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800729e:	4b65      	ldr	r3, [pc, #404]	@ (8007434 <HAL_RCC_ClockConfig+0x1b8>)
 80072a0:	683a      	ldr	r2, [r7, #0]
 80072a2:	b2d2      	uxtb	r2, r2
 80072a4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80072a6:	4b63      	ldr	r3, [pc, #396]	@ (8007434 <HAL_RCC_ClockConfig+0x1b8>)
 80072a8:	681b      	ldr	r3, [r3, #0]
 80072aa:	f003 030f 	and.w	r3, r3, #15
 80072ae:	683a      	ldr	r2, [r7, #0]
 80072b0:	429a      	cmp	r2, r3
 80072b2:	d001      	beq.n	80072b8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80072b4:	2301      	movs	r3, #1
 80072b6:	e0b8      	b.n	800742a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	f003 0302 	and.w	r3, r3, #2
 80072c0:	2b00      	cmp	r3, #0
 80072c2:	d020      	beq.n	8007306 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	f003 0304 	and.w	r3, r3, #4
 80072cc:	2b00      	cmp	r3, #0
 80072ce:	d005      	beq.n	80072dc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80072d0:	4b59      	ldr	r3, [pc, #356]	@ (8007438 <HAL_RCC_ClockConfig+0x1bc>)
 80072d2:	689b      	ldr	r3, [r3, #8]
 80072d4:	4a58      	ldr	r2, [pc, #352]	@ (8007438 <HAL_RCC_ClockConfig+0x1bc>)
 80072d6:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80072da:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	681b      	ldr	r3, [r3, #0]
 80072e0:	f003 0308 	and.w	r3, r3, #8
 80072e4:	2b00      	cmp	r3, #0
 80072e6:	d005      	beq.n	80072f4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80072e8:	4b53      	ldr	r3, [pc, #332]	@ (8007438 <HAL_RCC_ClockConfig+0x1bc>)
 80072ea:	689b      	ldr	r3, [r3, #8]
 80072ec:	4a52      	ldr	r2, [pc, #328]	@ (8007438 <HAL_RCC_ClockConfig+0x1bc>)
 80072ee:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80072f2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80072f4:	4b50      	ldr	r3, [pc, #320]	@ (8007438 <HAL_RCC_ClockConfig+0x1bc>)
 80072f6:	689b      	ldr	r3, [r3, #8]
 80072f8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	689b      	ldr	r3, [r3, #8]
 8007300:	494d      	ldr	r1, [pc, #308]	@ (8007438 <HAL_RCC_ClockConfig+0x1bc>)
 8007302:	4313      	orrs	r3, r2
 8007304:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	f003 0301 	and.w	r3, r3, #1
 800730e:	2b00      	cmp	r3, #0
 8007310:	d044      	beq.n	800739c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	685b      	ldr	r3, [r3, #4]
 8007316:	2b01      	cmp	r3, #1
 8007318:	d107      	bne.n	800732a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800731a:	4b47      	ldr	r3, [pc, #284]	@ (8007438 <HAL_RCC_ClockConfig+0x1bc>)
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007322:	2b00      	cmp	r3, #0
 8007324:	d119      	bne.n	800735a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007326:	2301      	movs	r3, #1
 8007328:	e07f      	b.n	800742a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	685b      	ldr	r3, [r3, #4]
 800732e:	2b02      	cmp	r3, #2
 8007330:	d003      	beq.n	800733a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007336:	2b03      	cmp	r3, #3
 8007338:	d107      	bne.n	800734a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800733a:	4b3f      	ldr	r3, [pc, #252]	@ (8007438 <HAL_RCC_ClockConfig+0x1bc>)
 800733c:	681b      	ldr	r3, [r3, #0]
 800733e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007342:	2b00      	cmp	r3, #0
 8007344:	d109      	bne.n	800735a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007346:	2301      	movs	r3, #1
 8007348:	e06f      	b.n	800742a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800734a:	4b3b      	ldr	r3, [pc, #236]	@ (8007438 <HAL_RCC_ClockConfig+0x1bc>)
 800734c:	681b      	ldr	r3, [r3, #0]
 800734e:	f003 0302 	and.w	r3, r3, #2
 8007352:	2b00      	cmp	r3, #0
 8007354:	d101      	bne.n	800735a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007356:	2301      	movs	r3, #1
 8007358:	e067      	b.n	800742a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800735a:	4b37      	ldr	r3, [pc, #220]	@ (8007438 <HAL_RCC_ClockConfig+0x1bc>)
 800735c:	689b      	ldr	r3, [r3, #8]
 800735e:	f023 0203 	bic.w	r2, r3, #3
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	685b      	ldr	r3, [r3, #4]
 8007366:	4934      	ldr	r1, [pc, #208]	@ (8007438 <HAL_RCC_ClockConfig+0x1bc>)
 8007368:	4313      	orrs	r3, r2
 800736a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800736c:	f7fd fe04 	bl	8004f78 <HAL_GetTick>
 8007370:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007372:	e00a      	b.n	800738a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007374:	f7fd fe00 	bl	8004f78 <HAL_GetTick>
 8007378:	4602      	mov	r2, r0
 800737a:	68fb      	ldr	r3, [r7, #12]
 800737c:	1ad3      	subs	r3, r2, r3
 800737e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007382:	4293      	cmp	r3, r2
 8007384:	d901      	bls.n	800738a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8007386:	2303      	movs	r3, #3
 8007388:	e04f      	b.n	800742a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800738a:	4b2b      	ldr	r3, [pc, #172]	@ (8007438 <HAL_RCC_ClockConfig+0x1bc>)
 800738c:	689b      	ldr	r3, [r3, #8]
 800738e:	f003 020c 	and.w	r2, r3, #12
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	685b      	ldr	r3, [r3, #4]
 8007396:	009b      	lsls	r3, r3, #2
 8007398:	429a      	cmp	r2, r3
 800739a:	d1eb      	bne.n	8007374 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800739c:	4b25      	ldr	r3, [pc, #148]	@ (8007434 <HAL_RCC_ClockConfig+0x1b8>)
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	f003 030f 	and.w	r3, r3, #15
 80073a4:	683a      	ldr	r2, [r7, #0]
 80073a6:	429a      	cmp	r2, r3
 80073a8:	d20c      	bcs.n	80073c4 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80073aa:	4b22      	ldr	r3, [pc, #136]	@ (8007434 <HAL_RCC_ClockConfig+0x1b8>)
 80073ac:	683a      	ldr	r2, [r7, #0]
 80073ae:	b2d2      	uxtb	r2, r2
 80073b0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80073b2:	4b20      	ldr	r3, [pc, #128]	@ (8007434 <HAL_RCC_ClockConfig+0x1b8>)
 80073b4:	681b      	ldr	r3, [r3, #0]
 80073b6:	f003 030f 	and.w	r3, r3, #15
 80073ba:	683a      	ldr	r2, [r7, #0]
 80073bc:	429a      	cmp	r2, r3
 80073be:	d001      	beq.n	80073c4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80073c0:	2301      	movs	r3, #1
 80073c2:	e032      	b.n	800742a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	f003 0304 	and.w	r3, r3, #4
 80073cc:	2b00      	cmp	r3, #0
 80073ce:	d008      	beq.n	80073e2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80073d0:	4b19      	ldr	r3, [pc, #100]	@ (8007438 <HAL_RCC_ClockConfig+0x1bc>)
 80073d2:	689b      	ldr	r3, [r3, #8]
 80073d4:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	68db      	ldr	r3, [r3, #12]
 80073dc:	4916      	ldr	r1, [pc, #88]	@ (8007438 <HAL_RCC_ClockConfig+0x1bc>)
 80073de:	4313      	orrs	r3, r2
 80073e0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	f003 0308 	and.w	r3, r3, #8
 80073ea:	2b00      	cmp	r3, #0
 80073ec:	d009      	beq.n	8007402 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80073ee:	4b12      	ldr	r3, [pc, #72]	@ (8007438 <HAL_RCC_ClockConfig+0x1bc>)
 80073f0:	689b      	ldr	r3, [r3, #8]
 80073f2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	691b      	ldr	r3, [r3, #16]
 80073fa:	00db      	lsls	r3, r3, #3
 80073fc:	490e      	ldr	r1, [pc, #56]	@ (8007438 <HAL_RCC_ClockConfig+0x1bc>)
 80073fe:	4313      	orrs	r3, r2
 8007400:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8007402:	f000 fb7f 	bl	8007b04 <HAL_RCC_GetSysClockFreq>
 8007406:	4602      	mov	r2, r0
 8007408:	4b0b      	ldr	r3, [pc, #44]	@ (8007438 <HAL_RCC_ClockConfig+0x1bc>)
 800740a:	689b      	ldr	r3, [r3, #8]
 800740c:	091b      	lsrs	r3, r3, #4
 800740e:	f003 030f 	and.w	r3, r3, #15
 8007412:	490a      	ldr	r1, [pc, #40]	@ (800743c <HAL_RCC_ClockConfig+0x1c0>)
 8007414:	5ccb      	ldrb	r3, [r1, r3]
 8007416:	fa22 f303 	lsr.w	r3, r2, r3
 800741a:	4a09      	ldr	r2, [pc, #36]	@ (8007440 <HAL_RCC_ClockConfig+0x1c4>)
 800741c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800741e:	4b09      	ldr	r3, [pc, #36]	@ (8007444 <HAL_RCC_ClockConfig+0x1c8>)
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	4618      	mov	r0, r3
 8007424:	f7fd fd64 	bl	8004ef0 <HAL_InitTick>

  return HAL_OK;
 8007428:	2300      	movs	r3, #0
}
 800742a:	4618      	mov	r0, r3
 800742c:	3710      	adds	r7, #16
 800742e:	46bd      	mov	sp, r7
 8007430:	bd80      	pop	{r7, pc}
 8007432:	bf00      	nop
 8007434:	40023c00 	.word	0x40023c00
 8007438:	40023800 	.word	0x40023800
 800743c:	0800dad4 	.word	0x0800dad4
 8007440:	20000154 	.word	0x20000154
 8007444:	20000158 	.word	0x20000158

08007448 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007448:	b480      	push	{r7}
 800744a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800744c:	4b03      	ldr	r3, [pc, #12]	@ (800745c <HAL_RCC_GetHCLKFreq+0x14>)
 800744e:	681b      	ldr	r3, [r3, #0]
}
 8007450:	4618      	mov	r0, r3
 8007452:	46bd      	mov	sp, r7
 8007454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007458:	4770      	bx	lr
 800745a:	bf00      	nop
 800745c:	20000154 	.word	0x20000154

08007460 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007460:	b580      	push	{r7, lr}
 8007462:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8007464:	f7ff fff0 	bl	8007448 <HAL_RCC_GetHCLKFreq>
 8007468:	4602      	mov	r2, r0
 800746a:	4b05      	ldr	r3, [pc, #20]	@ (8007480 <HAL_RCC_GetPCLK1Freq+0x20>)
 800746c:	689b      	ldr	r3, [r3, #8]
 800746e:	0a9b      	lsrs	r3, r3, #10
 8007470:	f003 0307 	and.w	r3, r3, #7
 8007474:	4903      	ldr	r1, [pc, #12]	@ (8007484 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007476:	5ccb      	ldrb	r3, [r1, r3]
 8007478:	fa22 f303 	lsr.w	r3, r2, r3
}
 800747c:	4618      	mov	r0, r3
 800747e:	bd80      	pop	{r7, pc}
 8007480:	40023800 	.word	0x40023800
 8007484:	0800dae4 	.word	0x0800dae4

08007488 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007488:	b580      	push	{r7, lr}
 800748a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800748c:	f7ff ffdc 	bl	8007448 <HAL_RCC_GetHCLKFreq>
 8007490:	4602      	mov	r2, r0
 8007492:	4b05      	ldr	r3, [pc, #20]	@ (80074a8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8007494:	689b      	ldr	r3, [r3, #8]
 8007496:	0b5b      	lsrs	r3, r3, #13
 8007498:	f003 0307 	and.w	r3, r3, #7
 800749c:	4903      	ldr	r1, [pc, #12]	@ (80074ac <HAL_RCC_GetPCLK2Freq+0x24>)
 800749e:	5ccb      	ldrb	r3, [r1, r3]
 80074a0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80074a4:	4618      	mov	r0, r3
 80074a6:	bd80      	pop	{r7, pc}
 80074a8:	40023800 	.word	0x40023800
 80074ac:	0800dae4 	.word	0x0800dae4

080074b0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80074b0:	b580      	push	{r7, lr}
 80074b2:	b08c      	sub	sp, #48	@ 0x30
 80074b4:	af00      	add	r7, sp, #0
 80074b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80074b8:	2300      	movs	r3, #0
 80074ba:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t tmpreg1 = 0U;
 80074bc:	2300      	movs	r3, #0
 80074be:	623b      	str	r3, [r7, #32]
  uint32_t plli2sp = 0U;
 80074c0:	2300      	movs	r3, #0
 80074c2:	61fb      	str	r3, [r7, #28]
  uint32_t plli2sq = 0U;
 80074c4:	2300      	movs	r3, #0
 80074c6:	61bb      	str	r3, [r7, #24]
  uint32_t plli2sr = 0U;
 80074c8:	2300      	movs	r3, #0
 80074ca:	617b      	str	r3, [r7, #20]
  uint32_t pllsaip = 0U;
 80074cc:	2300      	movs	r3, #0
 80074ce:	613b      	str	r3, [r7, #16]
  uint32_t pllsaiq = 0U;
 80074d0:	2300      	movs	r3, #0
 80074d2:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0U;
 80074d4:	2300      	movs	r3, #0
 80074d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t pllsaiused = 0U;
 80074d8:	2300      	movs	r3, #0
 80074da:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check the peripheral clock selection parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------ I2S APB1 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == (RCC_PERIPHCLK_I2S_APB1))
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	f003 0301 	and.w	r3, r3, #1
 80074e4:	2b00      	cmp	r3, #0
 80074e6:	d010      	beq.n	800750a <HAL_RCCEx_PeriphCLKConfig+0x5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB1CLKSOURCE(PeriphClkInit->I2sApb1ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB1_CONFIG(PeriphClkInit->I2sApb1ClockSelection);
 80074e8:	4b6f      	ldr	r3, [pc, #444]	@ (80076a8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80074ea:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80074ee:	f023 62c0 	bic.w	r2, r3, #100663296	@ 0x6000000
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80074f6:	496c      	ldr	r1, [pc, #432]	@ (80076a8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80074f8:	4313      	orrs	r3, r2
 80074fa:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007502:	2b00      	cmp	r3, #0
 8007504:	d101      	bne.n	800750a <HAL_RCCEx_PeriphCLKConfig+0x5a>
    {
      plli2sused = 1U;
 8007506:	2301      	movs	r3, #1
 8007508:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- I2S APB2 configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == (RCC_PERIPHCLK_I2S_APB2))
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	681b      	ldr	r3, [r3, #0]
 800750e:	f003 0302 	and.w	r3, r3, #2
 8007512:	2b00      	cmp	r3, #0
 8007514:	d010      	beq.n	8007538 <HAL_RCCEx_PeriphCLKConfig+0x88>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB2CLKSOURCE(PeriphClkInit->I2sApb2ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB2_CONFIG(PeriphClkInit->I2sApb2ClockSelection);
 8007516:	4b64      	ldr	r3, [pc, #400]	@ (80076a8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8007518:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800751c:	f023 52c0 	bic.w	r2, r3, #402653184	@ 0x18000000
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007524:	4960      	ldr	r1, [pc, #384]	@ (80076a8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8007526:	4313      	orrs	r3, r2
 8007528:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007530:	2b00      	cmp	r3, #0
 8007532:	d101      	bne.n	8007538 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      plli2sused = 1U;
 8007534:	2301      	movs	r3, #1
 8007536:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*--------------------------- SAI1 configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	681b      	ldr	r3, [r3, #0]
 800753c:	f003 0304 	and.w	r3, r3, #4
 8007540:	2b00      	cmp	r3, #0
 8007542:	d017      	beq.n	8007574 <HAL_RCCEx_PeriphCLKConfig+0xc4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8007544:	4b58      	ldr	r3, [pc, #352]	@ (80076a8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8007546:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800754a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007552:	4955      	ldr	r1, [pc, #340]	@ (80076a8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8007554:	4313      	orrs	r3, r2
 8007556:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800755e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007562:	d101      	bne.n	8007568 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      plli2sused = 1U;
 8007564:	2301      	movs	r3, #1
 8007566:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800756c:	2b00      	cmp	r3, #0
 800756e:	d101      	bne.n	8007574 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      pllsaiused = 1U;
 8007570:	2301      	movs	r3, #1
 8007572:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------------- SAI2 configuration ----------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	681b      	ldr	r3, [r3, #0]
 8007578:	f003 0308 	and.w	r3, r3, #8
 800757c:	2b00      	cmp	r3, #0
 800757e:	d017      	beq.n	80075b0 <HAL_RCCEx_PeriphCLKConfig+0x100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8007580:	4b49      	ldr	r3, [pc, #292]	@ (80076a8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8007582:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007586:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800758e:	4946      	ldr	r1, [pc, #280]	@ (80076a8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8007590:	4313      	orrs	r3, r2
 8007592:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800759a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800759e:	d101      	bne.n	80075a4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      plli2sused = 1U;
 80075a0:	2301      	movs	r3, #1
 80075a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80075a8:	2b00      	cmp	r3, #0
 80075aa:	d101      	bne.n	80075b0 <HAL_RCCEx_PeriphCLKConfig+0x100>
    {
      pllsaiused = 1U;
 80075ac:	2301      	movs	r3, #1
 80075ae:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- RTC configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	681b      	ldr	r3, [r3, #0]
 80075b4:	f003 0320 	and.w	r3, r3, #32
 80075b8:	2b00      	cmp	r3, #0
 80075ba:	f000 808a 	beq.w	80076d2 <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80075be:	2300      	movs	r3, #0
 80075c0:	60bb      	str	r3, [r7, #8]
 80075c2:	4b39      	ldr	r3, [pc, #228]	@ (80076a8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80075c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80075c6:	4a38      	ldr	r2, [pc, #224]	@ (80076a8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80075c8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80075cc:	6413      	str	r3, [r2, #64]	@ 0x40
 80075ce:	4b36      	ldr	r3, [pc, #216]	@ (80076a8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80075d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80075d2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80075d6:	60bb      	str	r3, [r7, #8]
 80075d8:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80075da:	4b34      	ldr	r3, [pc, #208]	@ (80076ac <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 80075dc:	681b      	ldr	r3, [r3, #0]
 80075de:	4a33      	ldr	r2, [pc, #204]	@ (80076ac <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 80075e0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80075e4:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80075e6:	f7fd fcc7 	bl	8004f78 <HAL_GetTick>
 80075ea:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 80075ec:	e008      	b.n	8007600 <HAL_RCCEx_PeriphCLKConfig+0x150>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80075ee:	f7fd fcc3 	bl	8004f78 <HAL_GetTick>
 80075f2:	4602      	mov	r2, r0
 80075f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80075f6:	1ad3      	subs	r3, r2, r3
 80075f8:	2b02      	cmp	r3, #2
 80075fa:	d901      	bls.n	8007600 <HAL_RCCEx_PeriphCLKConfig+0x150>
      {
        return HAL_TIMEOUT;
 80075fc:	2303      	movs	r3, #3
 80075fe:	e278      	b.n	8007af2 <HAL_RCCEx_PeriphCLKConfig+0x642>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8007600:	4b2a      	ldr	r3, [pc, #168]	@ (80076ac <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8007602:	681b      	ldr	r3, [r3, #0]
 8007604:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007608:	2b00      	cmp	r3, #0
 800760a:	d0f0      	beq.n	80075ee <HAL_RCCEx_PeriphCLKConfig+0x13e>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800760c:	4b26      	ldr	r3, [pc, #152]	@ (80076a8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800760e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007610:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007614:	623b      	str	r3, [r7, #32]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8007616:	6a3b      	ldr	r3, [r7, #32]
 8007618:	2b00      	cmp	r3, #0
 800761a:	d02f      	beq.n	800767c <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007620:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007624:	6a3a      	ldr	r2, [r7, #32]
 8007626:	429a      	cmp	r2, r3
 8007628:	d028      	beq.n	800767c <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800762a:	4b1f      	ldr	r3, [pc, #124]	@ (80076a8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800762c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800762e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007632:	623b      	str	r3, [r7, #32]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8007634:	4b1e      	ldr	r3, [pc, #120]	@ (80076b0 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 8007636:	2201      	movs	r2, #1
 8007638:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800763a:	4b1d      	ldr	r3, [pc, #116]	@ (80076b0 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 800763c:	2200      	movs	r2, #0
 800763e:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8007640:	4a19      	ldr	r2, [pc, #100]	@ (80076a8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8007642:	6a3b      	ldr	r3, [r7, #32]
 8007644:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8007646:	4b18      	ldr	r3, [pc, #96]	@ (80076a8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8007648:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800764a:	f003 0301 	and.w	r3, r3, #1
 800764e:	2b01      	cmp	r3, #1
 8007650:	d114      	bne.n	800767c <HAL_RCCEx_PeriphCLKConfig+0x1cc>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8007652:	f7fd fc91 	bl	8004f78 <HAL_GetTick>
 8007656:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007658:	e00a      	b.n	8007670 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800765a:	f7fd fc8d 	bl	8004f78 <HAL_GetTick>
 800765e:	4602      	mov	r2, r0
 8007660:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007662:	1ad3      	subs	r3, r2, r3
 8007664:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007668:	4293      	cmp	r3, r2
 800766a:	d901      	bls.n	8007670 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
          {
            return HAL_TIMEOUT;
 800766c:	2303      	movs	r3, #3
 800766e:	e240      	b.n	8007af2 <HAL_RCCEx_PeriphCLKConfig+0x642>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007670:	4b0d      	ldr	r3, [pc, #52]	@ (80076a8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8007672:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007674:	f003 0302 	and.w	r3, r3, #2
 8007678:	2b00      	cmp	r3, #0
 800767a:	d0ee      	beq.n	800765a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007680:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007684:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007688:	d114      	bne.n	80076b4 <HAL_RCCEx_PeriphCLKConfig+0x204>
 800768a:	4b07      	ldr	r3, [pc, #28]	@ (80076a8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800768c:	689b      	ldr	r3, [r3, #8]
 800768e:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007696:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 800769a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800769e:	4902      	ldr	r1, [pc, #8]	@ (80076a8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80076a0:	4313      	orrs	r3, r2
 80076a2:	608b      	str	r3, [r1, #8]
 80076a4:	e00c      	b.n	80076c0 <HAL_RCCEx_PeriphCLKConfig+0x210>
 80076a6:	bf00      	nop
 80076a8:	40023800 	.word	0x40023800
 80076ac:	40007000 	.word	0x40007000
 80076b0:	42470e40 	.word	0x42470e40
 80076b4:	4b4a      	ldr	r3, [pc, #296]	@ (80077e0 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80076b6:	689b      	ldr	r3, [r3, #8]
 80076b8:	4a49      	ldr	r2, [pc, #292]	@ (80077e0 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80076ba:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 80076be:	6093      	str	r3, [r2, #8]
 80076c0:	4b47      	ldr	r3, [pc, #284]	@ (80077e0 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80076c2:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80076c8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80076cc:	4944      	ldr	r1, [pc, #272]	@ (80077e0 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80076ce:	4313      	orrs	r3, r2
 80076d0:	670b      	str	r3, [r1, #112]	@ 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	681b      	ldr	r3, [r3, #0]
 80076d6:	f003 0310 	and.w	r3, r3, #16
 80076da:	2b00      	cmp	r3, #0
 80076dc:	d004      	beq.n	80076e8 <HAL_RCCEx_PeriphCLKConfig+0x238>
  {
    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	f893 2058 	ldrb.w	r2, [r3, #88]	@ 0x58
 80076e4:	4b3f      	ldr	r3, [pc, #252]	@ (80077e4 <HAL_RCCEx_PeriphCLKConfig+0x334>)
 80076e6:	601a      	str	r2, [r3, #0]
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- FMPI2C1 Configuration -----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMPI2C1) == RCC_PERIPHCLK_FMPI2C1)
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	681b      	ldr	r3, [r3, #0]
 80076ec:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80076f0:	2b00      	cmp	r3, #0
 80076f2:	d00a      	beq.n	800770a <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMPI2C1CLKSOURCE(PeriphClkInit->Fmpi2c1ClockSelection));

    /* Configure the FMPI2C1 clock source */
    __HAL_RCC_FMPI2C1_CONFIG(PeriphClkInit->Fmpi2c1ClockSelection);
 80076f4:	4b3a      	ldr	r3, [pc, #232]	@ (80077e0 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80076f6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80076fa:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007702:	4937      	ldr	r1, [pc, #220]	@ (80077e0 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8007704:	4313      	orrs	r3, r2
 8007706:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ CEC Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007712:	2b00      	cmp	r3, #0
 8007714:	d00a      	beq.n	800772c <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8007716:	4b32      	ldr	r3, [pc, #200]	@ (80077e0 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8007718:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800771c:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007724:	492e      	ldr	r1, [pc, #184]	@ (80077e0 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8007726:	4313      	orrs	r3, r2
 8007728:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- CLK48 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	681b      	ldr	r3, [r3, #0]
 8007730:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007734:	2b00      	cmp	r3, #0
 8007736:	d011      	beq.n	800775c <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8007738:	4b29      	ldr	r3, [pc, #164]	@ (80077e0 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800773a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800773e:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007746:	4926      	ldr	r1, [pc, #152]	@ (80077e0 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8007748:	4313      	orrs	r3, r2
 800774a:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94

    /* Enable the PLLSAI when it's used as clock source for CLK48 */
    if (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP)
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007752:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007756:	d101      	bne.n	800775c <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      pllsaiused = 1U;
 8007758:	2301      	movs	r3, #1
 800775a:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- SDIO Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	681b      	ldr	r3, [r3, #0]
 8007760:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007764:	2b00      	cmp	r3, #0
 8007766:	d00a      	beq.n	800777e <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 8007768:	4b1d      	ldr	r3, [pc, #116]	@ (80077e0 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800776a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800776e:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007776:	491a      	ldr	r1, [pc, #104]	@ (80077e0 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8007778:	4313      	orrs	r3, r2
 800777a:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ SPDIFRX Configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	681b      	ldr	r3, [r3, #0]
 8007782:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007786:	2b00      	cmp	r3, #0
 8007788:	d011      	beq.n	80077ae <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPDIFRXCLKSOURCE(PeriphClkInit->SpdifClockSelection));

    /* Configure the SPDIFRX clock source */
    __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifClockSelection);
 800778a:	4b15      	ldr	r3, [pc, #84]	@ (80077e0 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800778c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007790:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007798:	4911      	ldr	r1, [pc, #68]	@ (80077e0 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800779a:	4313      	orrs	r3, r2
 800779c:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
    /* Enable the PLLI2S when it's used as clock source for SPDIFRX */
    if (PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP)
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80077a4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80077a8:	d101      	bne.n	80077ae <HAL_RCCEx_PeriphCLKConfig+0x2fe>
    {
      plli2sused = 1U;
 80077aa:	2301      	movs	r3, #1
 80077ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /*--------------------------------------------------------------------------*/

  /*---------------------------- PLLI2S Configuration ------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S on APB1,
     I2S on APB2 or SPDIFRX */
  if ((plli2sused == 1U) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 80077ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80077b0:	2b01      	cmp	r3, #1
 80077b2:	d005      	beq.n	80077c0 <HAL_RCCEx_PeriphCLKConfig+0x310>
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	681b      	ldr	r3, [r3, #0]
 80077b8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80077bc:	f040 80ff 	bne.w	80079be <HAL_RCCEx_PeriphCLKConfig+0x50e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80077c0:	4b09      	ldr	r3, [pc, #36]	@ (80077e8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80077c2:	2200      	movs	r2, #0
 80077c4:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80077c6:	f7fd fbd7 	bl	8004f78 <HAL_GetTick>
 80077ca:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80077cc:	e00e      	b.n	80077ec <HAL_RCCEx_PeriphCLKConfig+0x33c>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80077ce:	f7fd fbd3 	bl	8004f78 <HAL_GetTick>
 80077d2:	4602      	mov	r2, r0
 80077d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80077d6:	1ad3      	subs	r3, r2, r3
 80077d8:	2b02      	cmp	r3, #2
 80077da:	d907      	bls.n	80077ec <HAL_RCCEx_PeriphCLKConfig+0x33c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80077dc:	2303      	movs	r3, #3
 80077de:	e188      	b.n	8007af2 <HAL_RCCEx_PeriphCLKConfig+0x642>
 80077e0:	40023800 	.word	0x40023800
 80077e4:	424711e0 	.word	0x424711e0
 80077e8:	42470068 	.word	0x42470068
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80077ec:	4b7e      	ldr	r3, [pc, #504]	@ (80079e8 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80077ee:	681b      	ldr	r3, [r3, #0]
 80077f0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80077f4:	2b00      	cmp	r3, #0
 80077f6:	d1ea      	bne.n	80077ce <HAL_RCCEx_PeriphCLKConfig+0x31e>
    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*------ In Case of PLLI2S is selected as source clock for I2S -----------*/
    if (((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1)
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	681b      	ldr	r3, [r3, #0]
 80077fc:	f003 0301 	and.w	r3, r3, #1
 8007800:	2b00      	cmp	r3, #0
 8007802:	d003      	beq.n	800780c <HAL_RCCEx_PeriphCLKConfig+0x35c>
         && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007808:	2b00      	cmp	r3, #0
 800780a:	d009      	beq.n	8007820 <HAL_RCCEx_PeriphCLKConfig+0x370>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	681b      	ldr	r3, [r3, #0]
 8007810:	f003 0302 	and.w	r3, r3, #2
         && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8007814:	2b00      	cmp	r3, #0
 8007816:	d028      	beq.n	800786a <HAL_RCCEx_PeriphCLKConfig+0x3ba>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800781c:	2b00      	cmp	r3, #0
 800781e:	d124      	bne.n	800786a <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP/PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8007820:	4b71      	ldr	r3, [pc, #452]	@ (80079e8 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8007822:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007826:	0c1b      	lsrs	r3, r3, #16
 8007828:	f003 0303 	and.w	r3, r3, #3
 800782c:	3301      	adds	r3, #1
 800782e:	005b      	lsls	r3, r3, #1
 8007830:	61fb      	str	r3, [r7, #28]
      plli2sq = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8007832:	4b6d      	ldr	r3, [pc, #436]	@ (80079e8 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8007834:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007838:	0e1b      	lsrs	r3, r3, #24
 800783a:	f003 030f 	and.w	r3, r3, #15
 800783e:	61bb      	str	r3, [r7, #24]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, plli2sp, plli2sq,
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	685a      	ldr	r2, [r3, #4]
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	689b      	ldr	r3, [r3, #8]
 8007848:	019b      	lsls	r3, r3, #6
 800784a:	431a      	orrs	r2, r3
 800784c:	69fb      	ldr	r3, [r7, #28]
 800784e:	085b      	lsrs	r3, r3, #1
 8007850:	3b01      	subs	r3, #1
 8007852:	041b      	lsls	r3, r3, #16
 8007854:	431a      	orrs	r2, r3
 8007856:	69bb      	ldr	r3, [r7, #24]
 8007858:	061b      	lsls	r3, r3, #24
 800785a:	431a      	orrs	r2, r3
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	695b      	ldr	r3, [r3, #20]
 8007860:	071b      	lsls	r3, r3, #28
 8007862:	4961      	ldr	r1, [pc, #388]	@ (80079e8 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8007864:	4313      	orrs	r3, r2
 8007866:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /*------- In Case of PLLI2S is selected as source clock for SAI ----------*/
    if (((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	681b      	ldr	r3, [r3, #0]
 800786e:	f003 0304 	and.w	r3, r3, #4
 8007872:	2b00      	cmp	r3, #0
 8007874:	d004      	beq.n	8007880 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
         && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800787a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800787e:	d00a      	beq.n	8007896 <HAL_RCCEx_PeriphCLKConfig+0x3e6>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	681b      	ldr	r3, [r3, #0]
 8007884:	f003 0308 	and.w	r3, r3, #8
         && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8007888:	2b00      	cmp	r3, #0
 800788a:	d035      	beq.n	80078f8 <HAL_RCCEx_PeriphCLKConfig+0x448>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007890:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007894:	d130      	bne.n	80078f8 <HAL_RCCEx_PeriphCLKConfig+0x448>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP/PLLI2SR value from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8007896:	4b54      	ldr	r3, [pc, #336]	@ (80079e8 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8007898:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800789c:	0c1b      	lsrs	r3, r3, #16
 800789e:	f003 0303 	and.w	r3, r3, #3
 80078a2:	3301      	adds	r3, #1
 80078a4:	005b      	lsls	r3, r3, #1
 80078a6:	61fb      	str	r3, [r7, #28]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80078a8:	4b4f      	ldr	r3, [pc, #316]	@ (80079e8 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80078aa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80078ae:	0f1b      	lsrs	r3, r3, #28
 80078b0:	f003 0307 	and.w	r3, r3, #7
 80078b4:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, plli2sp,
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	685a      	ldr	r2, [r3, #4]
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	689b      	ldr	r3, [r3, #8]
 80078be:	019b      	lsls	r3, r3, #6
 80078c0:	431a      	orrs	r2, r3
 80078c2:	69fb      	ldr	r3, [r7, #28]
 80078c4:	085b      	lsrs	r3, r3, #1
 80078c6:	3b01      	subs	r3, #1
 80078c8:	041b      	lsls	r3, r3, #16
 80078ca:	431a      	orrs	r2, r3
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	691b      	ldr	r3, [r3, #16]
 80078d0:	061b      	lsls	r3, r3, #24
 80078d2:	431a      	orrs	r2, r3
 80078d4:	697b      	ldr	r3, [r7, #20]
 80078d6:	071b      	lsls	r3, r3, #28
 80078d8:	4943      	ldr	r1, [pc, #268]	@ (80079e8 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80078da:	4313      	orrs	r3, r2
 80078dc:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              PeriphClkInit->PLLI2S.PLLI2SQ, plli2sr);

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80078e0:	4b41      	ldr	r3, [pc, #260]	@ (80079e8 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80078e2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80078e6:	f023 021f 	bic.w	r2, r3, #31
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80078ee:	3b01      	subs	r3, #1
 80078f0:	493d      	ldr	r1, [pc, #244]	@ (80079e8 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80078f2:	4313      	orrs	r3, r2
 80078f4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*------ In Case of PLLI2S is selected as source clock for SPDIFRX -------*/
    if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	681b      	ldr	r3, [r3, #0]
 80078fc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007900:	2b00      	cmp	r3, #0
 8007902:	d029      	beq.n	8007958 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
        && (PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP))
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007908:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800790c:	d124      	bne.n	8007958 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      plli2sq = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 800790e:	4b36      	ldr	r3, [pc, #216]	@ (80079e8 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8007910:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007914:	0c1b      	lsrs	r3, r3, #16
 8007916:	f003 0303 	and.w	r3, r3, #3
 800791a:	3301      	adds	r3, #1
 800791c:	005b      	lsls	r3, r3, #1
 800791e:	61bb      	str	r3, [r7, #24]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8007920:	4b31      	ldr	r3, [pc, #196]	@ (80079e8 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8007922:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007926:	0f1b      	lsrs	r3, r3, #28
 8007928:	f003 0307 	and.w	r3, r3, #7
 800792c:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SP,
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	685a      	ldr	r2, [r3, #4]
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	689b      	ldr	r3, [r3, #8]
 8007936:	019b      	lsls	r3, r3, #6
 8007938:	431a      	orrs	r2, r3
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	68db      	ldr	r3, [r3, #12]
 800793e:	085b      	lsrs	r3, r3, #1
 8007940:	3b01      	subs	r3, #1
 8007942:	041b      	lsls	r3, r3, #16
 8007944:	431a      	orrs	r2, r3
 8007946:	69bb      	ldr	r3, [r7, #24]
 8007948:	061b      	lsls	r3, r3, #24
 800794a:	431a      	orrs	r2, r3
 800794c:	697b      	ldr	r3, [r7, #20]
 800794e:	071b      	lsls	r3, r3, #28
 8007950:	4925      	ldr	r1, [pc, #148]	@ (80079e8 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8007952:	4313      	orrs	r3, r2
 8007954:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              plli2sq, plli2sr);
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	681b      	ldr	r3, [r3, #0]
 800795c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007960:	2b00      	cmp	r3, #0
 8007962:	d016      	beq.n	8007992 <HAL_RCCEx_PeriphCLKConfig+0x4e2>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SP,
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	685a      	ldr	r2, [r3, #4]
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	689b      	ldr	r3, [r3, #8]
 800796c:	019b      	lsls	r3, r3, #6
 800796e:	431a      	orrs	r2, r3
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	68db      	ldr	r3, [r3, #12]
 8007974:	085b      	lsrs	r3, r3, #1
 8007976:	3b01      	subs	r3, #1
 8007978:	041b      	lsls	r3, r3, #16
 800797a:	431a      	orrs	r2, r3
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	691b      	ldr	r3, [r3, #16]
 8007980:	061b      	lsls	r3, r3, #24
 8007982:	431a      	orrs	r2, r3
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	695b      	ldr	r3, [r3, #20]
 8007988:	071b      	lsls	r3, r3, #28
 800798a:	4917      	ldr	r1, [pc, #92]	@ (80079e8 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800798c:	4313      	orrs	r3, r2
 800798e:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8007992:	4b16      	ldr	r3, [pc, #88]	@ (80079ec <HAL_RCCEx_PeriphCLKConfig+0x53c>)
 8007994:	2201      	movs	r2, #1
 8007996:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8007998:	f7fd faee 	bl	8004f78 <HAL_GetTick>
 800799c:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800799e:	e008      	b.n	80079b2 <HAL_RCCEx_PeriphCLKConfig+0x502>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80079a0:	f7fd faea 	bl	8004f78 <HAL_GetTick>
 80079a4:	4602      	mov	r2, r0
 80079a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079a8:	1ad3      	subs	r3, r2, r3
 80079aa:	2b02      	cmp	r3, #2
 80079ac:	d901      	bls.n	80079b2 <HAL_RCCEx_PeriphCLKConfig+0x502>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80079ae:	2303      	movs	r3, #3
 80079b0:	e09f      	b.n	8007af2 <HAL_RCCEx_PeriphCLKConfig+0x642>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80079b2:	4b0d      	ldr	r3, [pc, #52]	@ (80079e8 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80079ba:	2b00      	cmp	r3, #0
 80079bc:	d0f0      	beq.n	80079a0 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- PLLSAI Configuration -----------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, CLK48 or SDIO */
  if (pllsaiused == 1U)
 80079be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80079c0:	2b01      	cmp	r3, #1
 80079c2:	f040 8095 	bne.w	8007af0 <HAL_RCCEx_PeriphCLKConfig+0x640>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80079c6:	4b0a      	ldr	r3, [pc, #40]	@ (80079f0 <HAL_RCCEx_PeriphCLKConfig+0x540>)
 80079c8:	2200      	movs	r2, #0
 80079ca:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80079cc:	f7fd fad4 	bl	8004f78 <HAL_GetTick>
 80079d0:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLSAI is disabled */
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80079d2:	e00f      	b.n	80079f4 <HAL_RCCEx_PeriphCLKConfig+0x544>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80079d4:	f7fd fad0 	bl	8004f78 <HAL_GetTick>
 80079d8:	4602      	mov	r2, r0
 80079da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079dc:	1ad3      	subs	r3, r2, r3
 80079de:	2b02      	cmp	r3, #2
 80079e0:	d908      	bls.n	80079f4 <HAL_RCCEx_PeriphCLKConfig+0x544>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80079e2:	2303      	movs	r3, #3
 80079e4:	e085      	b.n	8007af2 <HAL_RCCEx_PeriphCLKConfig+0x642>
 80079e6:	bf00      	nop
 80079e8:	40023800 	.word	0x40023800
 80079ec:	42470068 	.word	0x42470068
 80079f0:	42470070 	.word	0x42470070
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80079f4:	4b41      	ldr	r3, [pc, #260]	@ (8007afc <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80079f6:	681b      	ldr	r3, [r3, #0]
 80079f8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80079fc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007a00:	d0e8      	beq.n	80079d4 <HAL_RCCEx_PeriphCLKConfig+0x524>
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIM_VALUE(PeriphClkInit->PLLSAI.PLLSAIM));
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*------ In Case of PLLSAI is selected as source clock for SAI -----------*/
    if (((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	681b      	ldr	r3, [r3, #0]
 8007a06:	f003 0304 	and.w	r3, r3, #4
 8007a0a:	2b00      	cmp	r3, #0
 8007a0c:	d003      	beq.n	8007a16 <HAL_RCCEx_PeriphCLKConfig+0x566>
         && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007a12:	2b00      	cmp	r3, #0
 8007a14:	d009      	beq.n	8007a2a <HAL_RCCEx_PeriphCLKConfig+0x57a>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	681b      	ldr	r3, [r3, #0]
 8007a1a:	f003 0308 	and.w	r3, r3, #8
         && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 8007a1e:	2b00      	cmp	r3, #0
 8007a20:	d02b      	beq.n	8007a7a <HAL_RCCEx_PeriphCLKConfig+0x5ca>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007a26:	2b00      	cmp	r3, #0
 8007a28:	d127      	bne.n	8007a7a <HAL_RCCEx_PeriphCLKConfig+0x5ca>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 8007a2a:	4b34      	ldr	r3, [pc, #208]	@ (8007afc <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8007a2c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007a30:	0c1b      	lsrs	r3, r3, #16
 8007a32:	f003 0303 	and.w	r3, r3, #3
 8007a36:	3301      	adds	r3, #1
 8007a38:	005b      	lsls	r3, r3, #1
 8007a3a:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN, pllsaip,
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	699a      	ldr	r2, [r3, #24]
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	69db      	ldr	r3, [r3, #28]
 8007a44:	019b      	lsls	r3, r3, #6
 8007a46:	431a      	orrs	r2, r3
 8007a48:	693b      	ldr	r3, [r7, #16]
 8007a4a:	085b      	lsrs	r3, r3, #1
 8007a4c:	3b01      	subs	r3, #1
 8007a4e:	041b      	lsls	r3, r3, #16
 8007a50:	431a      	orrs	r2, r3
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007a56:	061b      	lsls	r3, r3, #24
 8007a58:	4928      	ldr	r1, [pc, #160]	@ (8007afc <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8007a5a:	4313      	orrs	r3, r2
 8007a5c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
                              PeriphClkInit->PLLSAI.PLLSAIQ, 0U);

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8007a60:	4b26      	ldr	r3, [pc, #152]	@ (8007afc <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8007a62:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007a66:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a6e:	3b01      	subs	r3, #1
 8007a70:	021b      	lsls	r3, r3, #8
 8007a72:	4922      	ldr	r1, [pc, #136]	@ (8007afc <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8007a74:	4313      	orrs	r3, r2
 8007a76:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*------ In Case of PLLSAI is selected as source clock for CLK48 ---------*/
    /* In Case of PLLI2S is selected as source clock for CLK48 */
    if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	681b      	ldr	r3, [r3, #0]
 8007a7e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007a82:	2b00      	cmp	r3, #0
 8007a84:	d01d      	beq.n	8007ac2 <HAL_RCCEx_PeriphCLKConfig+0x612>
        && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP))
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007a8a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007a8e:	d118      	bne.n	8007ac2 <HAL_RCCEx_PeriphCLKConfig+0x612>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8007a90:	4b1a      	ldr	r3, [pc, #104]	@ (8007afc <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8007a92:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007a96:	0e1b      	lsrs	r3, r3, #24
 8007a98:	f003 030f 	and.w	r3, r3, #15
 8007a9c:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) * (PLLI2SN/PLLSAIM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN, PeriphClkInit->PLLSAI.PLLSAIP,
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	699a      	ldr	r2, [r3, #24]
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	69db      	ldr	r3, [r3, #28]
 8007aa6:	019b      	lsls	r3, r3, #6
 8007aa8:	431a      	orrs	r2, r3
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	6a1b      	ldr	r3, [r3, #32]
 8007aae:	085b      	lsrs	r3, r3, #1
 8007ab0:	3b01      	subs	r3, #1
 8007ab2:	041b      	lsls	r3, r3, #16
 8007ab4:	431a      	orrs	r2, r3
 8007ab6:	68fb      	ldr	r3, [r7, #12]
 8007ab8:	061b      	lsls	r3, r3, #24
 8007aba:	4910      	ldr	r1, [pc, #64]	@ (8007afc <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8007abc:	4313      	orrs	r3, r2
 8007abe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
                              pllsaiq, 0U);
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8007ac2:	4b0f      	ldr	r3, [pc, #60]	@ (8007b00 <HAL_RCCEx_PeriphCLKConfig+0x650>)
 8007ac4:	2201      	movs	r2, #1
 8007ac6:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8007ac8:	f7fd fa56 	bl	8004f78 <HAL_GetTick>
 8007acc:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLSAI is ready */
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8007ace:	e008      	b.n	8007ae2 <HAL_RCCEx_PeriphCLKConfig+0x632>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8007ad0:	f7fd fa52 	bl	8004f78 <HAL_GetTick>
 8007ad4:	4602      	mov	r2, r0
 8007ad6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ad8:	1ad3      	subs	r3, r2, r3
 8007ada:	2b02      	cmp	r3, #2
 8007adc:	d901      	bls.n	8007ae2 <HAL_RCCEx_PeriphCLKConfig+0x632>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007ade:	2303      	movs	r3, #3
 8007ae0:	e007      	b.n	8007af2 <HAL_RCCEx_PeriphCLKConfig+0x642>
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8007ae2:	4b06      	ldr	r3, [pc, #24]	@ (8007afc <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8007ae4:	681b      	ldr	r3, [r3, #0]
 8007ae6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007aea:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007aee:	d1ef      	bne.n	8007ad0 <HAL_RCCEx_PeriphCLKConfig+0x620>
      }
    }
  }
  return HAL_OK;
 8007af0:	2300      	movs	r3, #0
}
 8007af2:	4618      	mov	r0, r3
 8007af4:	3730      	adds	r7, #48	@ 0x30
 8007af6:	46bd      	mov	sp, r7
 8007af8:	bd80      	pop	{r7, pc}
 8007afa:	bf00      	nop
 8007afc:	40023800 	.word	0x40023800
 8007b00:	42470070 	.word	0x42470070

08007b04 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007b04:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007b08:	b0ae      	sub	sp, #184	@ 0xb8
 8007b0a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8007b0c:	2300      	movs	r3, #0
 8007b0e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 8007b12:	2300      	movs	r3, #0
 8007b14:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8007b18:	2300      	movs	r3, #0
 8007b1a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8007b1e:	2300      	movs	r3, #0
 8007b20:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8007b24:	2300      	movs	r3, #0
 8007b26:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007b2a:	4bcb      	ldr	r3, [pc, #812]	@ (8007e58 <HAL_RCC_GetSysClockFreq+0x354>)
 8007b2c:	689b      	ldr	r3, [r3, #8]
 8007b2e:	f003 030c 	and.w	r3, r3, #12
 8007b32:	2b0c      	cmp	r3, #12
 8007b34:	f200 8206 	bhi.w	8007f44 <HAL_RCC_GetSysClockFreq+0x440>
 8007b38:	a201      	add	r2, pc, #4	@ (adr r2, 8007b40 <HAL_RCC_GetSysClockFreq+0x3c>)
 8007b3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b3e:	bf00      	nop
 8007b40:	08007b75 	.word	0x08007b75
 8007b44:	08007f45 	.word	0x08007f45
 8007b48:	08007f45 	.word	0x08007f45
 8007b4c:	08007f45 	.word	0x08007f45
 8007b50:	08007b7d 	.word	0x08007b7d
 8007b54:	08007f45 	.word	0x08007f45
 8007b58:	08007f45 	.word	0x08007f45
 8007b5c:	08007f45 	.word	0x08007f45
 8007b60:	08007b85 	.word	0x08007b85
 8007b64:	08007f45 	.word	0x08007f45
 8007b68:	08007f45 	.word	0x08007f45
 8007b6c:	08007f45 	.word	0x08007f45
 8007b70:	08007d75 	.word	0x08007d75
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8007b74:	4bb9      	ldr	r3, [pc, #740]	@ (8007e5c <HAL_RCC_GetSysClockFreq+0x358>)
 8007b76:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8007b7a:	e1e7      	b.n	8007f4c <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8007b7c:	4bb8      	ldr	r3, [pc, #736]	@ (8007e60 <HAL_RCC_GetSysClockFreq+0x35c>)
 8007b7e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8007b82:	e1e3      	b.n	8007f4c <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007b84:	4bb4      	ldr	r3, [pc, #720]	@ (8007e58 <HAL_RCC_GetSysClockFreq+0x354>)
 8007b86:	685b      	ldr	r3, [r3, #4]
 8007b88:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007b8c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8007b90:	4bb1      	ldr	r3, [pc, #708]	@ (8007e58 <HAL_RCC_GetSysClockFreq+0x354>)
 8007b92:	685b      	ldr	r3, [r3, #4]
 8007b94:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007b98:	2b00      	cmp	r3, #0
 8007b9a:	d071      	beq.n	8007c80 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007b9c:	4bae      	ldr	r3, [pc, #696]	@ (8007e58 <HAL_RCC_GetSysClockFreq+0x354>)
 8007b9e:	685b      	ldr	r3, [r3, #4]
 8007ba0:	099b      	lsrs	r3, r3, #6
 8007ba2:	2200      	movs	r2, #0
 8007ba4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007ba8:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8007bac:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007bb0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007bb4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8007bb8:	2300      	movs	r3, #0
 8007bba:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8007bbe:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8007bc2:	4622      	mov	r2, r4
 8007bc4:	462b      	mov	r3, r5
 8007bc6:	f04f 0000 	mov.w	r0, #0
 8007bca:	f04f 0100 	mov.w	r1, #0
 8007bce:	0159      	lsls	r1, r3, #5
 8007bd0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007bd4:	0150      	lsls	r0, r2, #5
 8007bd6:	4602      	mov	r2, r0
 8007bd8:	460b      	mov	r3, r1
 8007bda:	4621      	mov	r1, r4
 8007bdc:	1a51      	subs	r1, r2, r1
 8007bde:	6439      	str	r1, [r7, #64]	@ 0x40
 8007be0:	4629      	mov	r1, r5
 8007be2:	eb63 0301 	sbc.w	r3, r3, r1
 8007be6:	647b      	str	r3, [r7, #68]	@ 0x44
 8007be8:	f04f 0200 	mov.w	r2, #0
 8007bec:	f04f 0300 	mov.w	r3, #0
 8007bf0:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8007bf4:	4649      	mov	r1, r9
 8007bf6:	018b      	lsls	r3, r1, #6
 8007bf8:	4641      	mov	r1, r8
 8007bfa:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8007bfe:	4641      	mov	r1, r8
 8007c00:	018a      	lsls	r2, r1, #6
 8007c02:	4641      	mov	r1, r8
 8007c04:	1a51      	subs	r1, r2, r1
 8007c06:	63b9      	str	r1, [r7, #56]	@ 0x38
 8007c08:	4649      	mov	r1, r9
 8007c0a:	eb63 0301 	sbc.w	r3, r3, r1
 8007c0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007c10:	f04f 0200 	mov.w	r2, #0
 8007c14:	f04f 0300 	mov.w	r3, #0
 8007c18:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8007c1c:	4649      	mov	r1, r9
 8007c1e:	00cb      	lsls	r3, r1, #3
 8007c20:	4641      	mov	r1, r8
 8007c22:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007c26:	4641      	mov	r1, r8
 8007c28:	00ca      	lsls	r2, r1, #3
 8007c2a:	4610      	mov	r0, r2
 8007c2c:	4619      	mov	r1, r3
 8007c2e:	4603      	mov	r3, r0
 8007c30:	4622      	mov	r2, r4
 8007c32:	189b      	adds	r3, r3, r2
 8007c34:	633b      	str	r3, [r7, #48]	@ 0x30
 8007c36:	462b      	mov	r3, r5
 8007c38:	460a      	mov	r2, r1
 8007c3a:	eb42 0303 	adc.w	r3, r2, r3
 8007c3e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007c40:	f04f 0200 	mov.w	r2, #0
 8007c44:	f04f 0300 	mov.w	r3, #0
 8007c48:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8007c4c:	4629      	mov	r1, r5
 8007c4e:	024b      	lsls	r3, r1, #9
 8007c50:	4621      	mov	r1, r4
 8007c52:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8007c56:	4621      	mov	r1, r4
 8007c58:	024a      	lsls	r2, r1, #9
 8007c5a:	4610      	mov	r0, r2
 8007c5c:	4619      	mov	r1, r3
 8007c5e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007c62:	2200      	movs	r2, #0
 8007c64:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007c68:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8007c6c:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8007c70:	f7f9 f80a 	bl	8000c88 <__aeabi_uldivmod>
 8007c74:	4602      	mov	r2, r0
 8007c76:	460b      	mov	r3, r1
 8007c78:	4613      	mov	r3, r2
 8007c7a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007c7e:	e067      	b.n	8007d50 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007c80:	4b75      	ldr	r3, [pc, #468]	@ (8007e58 <HAL_RCC_GetSysClockFreq+0x354>)
 8007c82:	685b      	ldr	r3, [r3, #4]
 8007c84:	099b      	lsrs	r3, r3, #6
 8007c86:	2200      	movs	r2, #0
 8007c88:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007c8c:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8007c90:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8007c94:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007c98:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007c9a:	2300      	movs	r3, #0
 8007c9c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8007c9e:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8007ca2:	4622      	mov	r2, r4
 8007ca4:	462b      	mov	r3, r5
 8007ca6:	f04f 0000 	mov.w	r0, #0
 8007caa:	f04f 0100 	mov.w	r1, #0
 8007cae:	0159      	lsls	r1, r3, #5
 8007cb0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007cb4:	0150      	lsls	r0, r2, #5
 8007cb6:	4602      	mov	r2, r0
 8007cb8:	460b      	mov	r3, r1
 8007cba:	4621      	mov	r1, r4
 8007cbc:	1a51      	subs	r1, r2, r1
 8007cbe:	62b9      	str	r1, [r7, #40]	@ 0x28
 8007cc0:	4629      	mov	r1, r5
 8007cc2:	eb63 0301 	sbc.w	r3, r3, r1
 8007cc6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007cc8:	f04f 0200 	mov.w	r2, #0
 8007ccc:	f04f 0300 	mov.w	r3, #0
 8007cd0:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8007cd4:	4649      	mov	r1, r9
 8007cd6:	018b      	lsls	r3, r1, #6
 8007cd8:	4641      	mov	r1, r8
 8007cda:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8007cde:	4641      	mov	r1, r8
 8007ce0:	018a      	lsls	r2, r1, #6
 8007ce2:	4641      	mov	r1, r8
 8007ce4:	ebb2 0a01 	subs.w	sl, r2, r1
 8007ce8:	4649      	mov	r1, r9
 8007cea:	eb63 0b01 	sbc.w	fp, r3, r1
 8007cee:	f04f 0200 	mov.w	r2, #0
 8007cf2:	f04f 0300 	mov.w	r3, #0
 8007cf6:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8007cfa:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8007cfe:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007d02:	4692      	mov	sl, r2
 8007d04:	469b      	mov	fp, r3
 8007d06:	4623      	mov	r3, r4
 8007d08:	eb1a 0303 	adds.w	r3, sl, r3
 8007d0c:	623b      	str	r3, [r7, #32]
 8007d0e:	462b      	mov	r3, r5
 8007d10:	eb4b 0303 	adc.w	r3, fp, r3
 8007d14:	627b      	str	r3, [r7, #36]	@ 0x24
 8007d16:	f04f 0200 	mov.w	r2, #0
 8007d1a:	f04f 0300 	mov.w	r3, #0
 8007d1e:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8007d22:	4629      	mov	r1, r5
 8007d24:	028b      	lsls	r3, r1, #10
 8007d26:	4621      	mov	r1, r4
 8007d28:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8007d2c:	4621      	mov	r1, r4
 8007d2e:	028a      	lsls	r2, r1, #10
 8007d30:	4610      	mov	r0, r2
 8007d32:	4619      	mov	r1, r3
 8007d34:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007d38:	2200      	movs	r2, #0
 8007d3a:	673b      	str	r3, [r7, #112]	@ 0x70
 8007d3c:	677a      	str	r2, [r7, #116]	@ 0x74
 8007d3e:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8007d42:	f7f8 ffa1 	bl	8000c88 <__aeabi_uldivmod>
 8007d46:	4602      	mov	r2, r0
 8007d48:	460b      	mov	r3, r1
 8007d4a:	4613      	mov	r3, r2
 8007d4c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8007d50:	4b41      	ldr	r3, [pc, #260]	@ (8007e58 <HAL_RCC_GetSysClockFreq+0x354>)
 8007d52:	685b      	ldr	r3, [r3, #4]
 8007d54:	0c1b      	lsrs	r3, r3, #16
 8007d56:	f003 0303 	and.w	r3, r3, #3
 8007d5a:	3301      	adds	r3, #1
 8007d5c:	005b      	lsls	r3, r3, #1
 8007d5e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 8007d62:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8007d66:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8007d6a:	fbb2 f3f3 	udiv	r3, r2, r3
 8007d6e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8007d72:	e0eb      	b.n	8007f4c <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007d74:	4b38      	ldr	r3, [pc, #224]	@ (8007e58 <HAL_RCC_GetSysClockFreq+0x354>)
 8007d76:	685b      	ldr	r3, [r3, #4]
 8007d78:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007d7c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8007d80:	4b35      	ldr	r3, [pc, #212]	@ (8007e58 <HAL_RCC_GetSysClockFreq+0x354>)
 8007d82:	685b      	ldr	r3, [r3, #4]
 8007d84:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007d88:	2b00      	cmp	r3, #0
 8007d8a:	d06b      	beq.n	8007e64 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007d8c:	4b32      	ldr	r3, [pc, #200]	@ (8007e58 <HAL_RCC_GetSysClockFreq+0x354>)
 8007d8e:	685b      	ldr	r3, [r3, #4]
 8007d90:	099b      	lsrs	r3, r3, #6
 8007d92:	2200      	movs	r2, #0
 8007d94:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007d96:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8007d98:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007d9a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007d9e:	663b      	str	r3, [r7, #96]	@ 0x60
 8007da0:	2300      	movs	r3, #0
 8007da2:	667b      	str	r3, [r7, #100]	@ 0x64
 8007da4:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8007da8:	4622      	mov	r2, r4
 8007daa:	462b      	mov	r3, r5
 8007dac:	f04f 0000 	mov.w	r0, #0
 8007db0:	f04f 0100 	mov.w	r1, #0
 8007db4:	0159      	lsls	r1, r3, #5
 8007db6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007dba:	0150      	lsls	r0, r2, #5
 8007dbc:	4602      	mov	r2, r0
 8007dbe:	460b      	mov	r3, r1
 8007dc0:	4621      	mov	r1, r4
 8007dc2:	1a51      	subs	r1, r2, r1
 8007dc4:	61b9      	str	r1, [r7, #24]
 8007dc6:	4629      	mov	r1, r5
 8007dc8:	eb63 0301 	sbc.w	r3, r3, r1
 8007dcc:	61fb      	str	r3, [r7, #28]
 8007dce:	f04f 0200 	mov.w	r2, #0
 8007dd2:	f04f 0300 	mov.w	r3, #0
 8007dd6:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8007dda:	4659      	mov	r1, fp
 8007ddc:	018b      	lsls	r3, r1, #6
 8007dde:	4651      	mov	r1, sl
 8007de0:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8007de4:	4651      	mov	r1, sl
 8007de6:	018a      	lsls	r2, r1, #6
 8007de8:	4651      	mov	r1, sl
 8007dea:	ebb2 0801 	subs.w	r8, r2, r1
 8007dee:	4659      	mov	r1, fp
 8007df0:	eb63 0901 	sbc.w	r9, r3, r1
 8007df4:	f04f 0200 	mov.w	r2, #0
 8007df8:	f04f 0300 	mov.w	r3, #0
 8007dfc:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007e00:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007e04:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8007e08:	4690      	mov	r8, r2
 8007e0a:	4699      	mov	r9, r3
 8007e0c:	4623      	mov	r3, r4
 8007e0e:	eb18 0303 	adds.w	r3, r8, r3
 8007e12:	613b      	str	r3, [r7, #16]
 8007e14:	462b      	mov	r3, r5
 8007e16:	eb49 0303 	adc.w	r3, r9, r3
 8007e1a:	617b      	str	r3, [r7, #20]
 8007e1c:	f04f 0200 	mov.w	r2, #0
 8007e20:	f04f 0300 	mov.w	r3, #0
 8007e24:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8007e28:	4629      	mov	r1, r5
 8007e2a:	024b      	lsls	r3, r1, #9
 8007e2c:	4621      	mov	r1, r4
 8007e2e:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8007e32:	4621      	mov	r1, r4
 8007e34:	024a      	lsls	r2, r1, #9
 8007e36:	4610      	mov	r0, r2
 8007e38:	4619      	mov	r1, r3
 8007e3a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007e3e:	2200      	movs	r2, #0
 8007e40:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007e42:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8007e44:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8007e48:	f7f8 ff1e 	bl	8000c88 <__aeabi_uldivmod>
 8007e4c:	4602      	mov	r2, r0
 8007e4e:	460b      	mov	r3, r1
 8007e50:	4613      	mov	r3, r2
 8007e52:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007e56:	e065      	b.n	8007f24 <HAL_RCC_GetSysClockFreq+0x420>
 8007e58:	40023800 	.word	0x40023800
 8007e5c:	00f42400 	.word	0x00f42400
 8007e60:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007e64:	4b3d      	ldr	r3, [pc, #244]	@ (8007f5c <HAL_RCC_GetSysClockFreq+0x458>)
 8007e66:	685b      	ldr	r3, [r3, #4]
 8007e68:	099b      	lsrs	r3, r3, #6
 8007e6a:	2200      	movs	r2, #0
 8007e6c:	4618      	mov	r0, r3
 8007e6e:	4611      	mov	r1, r2
 8007e70:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8007e74:	653b      	str	r3, [r7, #80]	@ 0x50
 8007e76:	2300      	movs	r3, #0
 8007e78:	657b      	str	r3, [r7, #84]	@ 0x54
 8007e7a:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8007e7e:	4642      	mov	r2, r8
 8007e80:	464b      	mov	r3, r9
 8007e82:	f04f 0000 	mov.w	r0, #0
 8007e86:	f04f 0100 	mov.w	r1, #0
 8007e8a:	0159      	lsls	r1, r3, #5
 8007e8c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007e90:	0150      	lsls	r0, r2, #5
 8007e92:	4602      	mov	r2, r0
 8007e94:	460b      	mov	r3, r1
 8007e96:	4641      	mov	r1, r8
 8007e98:	1a51      	subs	r1, r2, r1
 8007e9a:	60b9      	str	r1, [r7, #8]
 8007e9c:	4649      	mov	r1, r9
 8007e9e:	eb63 0301 	sbc.w	r3, r3, r1
 8007ea2:	60fb      	str	r3, [r7, #12]
 8007ea4:	f04f 0200 	mov.w	r2, #0
 8007ea8:	f04f 0300 	mov.w	r3, #0
 8007eac:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8007eb0:	4659      	mov	r1, fp
 8007eb2:	018b      	lsls	r3, r1, #6
 8007eb4:	4651      	mov	r1, sl
 8007eb6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8007eba:	4651      	mov	r1, sl
 8007ebc:	018a      	lsls	r2, r1, #6
 8007ebe:	4651      	mov	r1, sl
 8007ec0:	1a54      	subs	r4, r2, r1
 8007ec2:	4659      	mov	r1, fp
 8007ec4:	eb63 0501 	sbc.w	r5, r3, r1
 8007ec8:	f04f 0200 	mov.w	r2, #0
 8007ecc:	f04f 0300 	mov.w	r3, #0
 8007ed0:	00eb      	lsls	r3, r5, #3
 8007ed2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007ed6:	00e2      	lsls	r2, r4, #3
 8007ed8:	4614      	mov	r4, r2
 8007eda:	461d      	mov	r5, r3
 8007edc:	4643      	mov	r3, r8
 8007ede:	18e3      	adds	r3, r4, r3
 8007ee0:	603b      	str	r3, [r7, #0]
 8007ee2:	464b      	mov	r3, r9
 8007ee4:	eb45 0303 	adc.w	r3, r5, r3
 8007ee8:	607b      	str	r3, [r7, #4]
 8007eea:	f04f 0200 	mov.w	r2, #0
 8007eee:	f04f 0300 	mov.w	r3, #0
 8007ef2:	e9d7 4500 	ldrd	r4, r5, [r7]
 8007ef6:	4629      	mov	r1, r5
 8007ef8:	028b      	lsls	r3, r1, #10
 8007efa:	4621      	mov	r1, r4
 8007efc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8007f00:	4621      	mov	r1, r4
 8007f02:	028a      	lsls	r2, r1, #10
 8007f04:	4610      	mov	r0, r2
 8007f06:	4619      	mov	r1, r3
 8007f08:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007f0c:	2200      	movs	r2, #0
 8007f0e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007f10:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8007f12:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8007f16:	f7f8 feb7 	bl	8000c88 <__aeabi_uldivmod>
 8007f1a:	4602      	mov	r2, r0
 8007f1c:	460b      	mov	r3, r1
 8007f1e:	4613      	mov	r3, r2
 8007f20:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8007f24:	4b0d      	ldr	r3, [pc, #52]	@ (8007f5c <HAL_RCC_GetSysClockFreq+0x458>)
 8007f26:	685b      	ldr	r3, [r3, #4]
 8007f28:	0f1b      	lsrs	r3, r3, #28
 8007f2a:	f003 0307 	and.w	r3, r3, #7
 8007f2e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 8007f32:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8007f36:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8007f3a:	fbb2 f3f3 	udiv	r3, r2, r3
 8007f3e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8007f42:	e003      	b.n	8007f4c <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8007f44:	4b06      	ldr	r3, [pc, #24]	@ (8007f60 <HAL_RCC_GetSysClockFreq+0x45c>)
 8007f46:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8007f4a:	bf00      	nop
    }
  }
  return sysclockfreq;
 8007f4c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8007f50:	4618      	mov	r0, r3
 8007f52:	37b8      	adds	r7, #184	@ 0xb8
 8007f54:	46bd      	mov	sp, r7
 8007f56:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007f5a:	bf00      	nop
 8007f5c:	40023800 	.word	0x40023800
 8007f60:	00f42400 	.word	0x00f42400

08007f64 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007f64:	b580      	push	{r7, lr}
 8007f66:	b086      	sub	sp, #24
 8007f68:	af00      	add	r7, sp, #0
 8007f6a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	2b00      	cmp	r3, #0
 8007f70:	d101      	bne.n	8007f76 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8007f72:	2301      	movs	r3, #1
 8007f74:	e28d      	b.n	8008492 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	681b      	ldr	r3, [r3, #0]
 8007f7a:	f003 0301 	and.w	r3, r3, #1
 8007f7e:	2b00      	cmp	r3, #0
 8007f80:	f000 8083 	beq.w	800808a <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8007f84:	4b94      	ldr	r3, [pc, #592]	@ (80081d8 <HAL_RCC_OscConfig+0x274>)
 8007f86:	689b      	ldr	r3, [r3, #8]
 8007f88:	f003 030c 	and.w	r3, r3, #12
 8007f8c:	2b04      	cmp	r3, #4
 8007f8e:	d019      	beq.n	8007fc4 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8007f90:	4b91      	ldr	r3, [pc, #580]	@ (80081d8 <HAL_RCC_OscConfig+0x274>)
 8007f92:	689b      	ldr	r3, [r3, #8]
 8007f94:	f003 030c 	and.w	r3, r3, #12
        || \
 8007f98:	2b08      	cmp	r3, #8
 8007f9a:	d106      	bne.n	8007faa <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8007f9c:	4b8e      	ldr	r3, [pc, #568]	@ (80081d8 <HAL_RCC_OscConfig+0x274>)
 8007f9e:	685b      	ldr	r3, [r3, #4]
 8007fa0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007fa4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007fa8:	d00c      	beq.n	8007fc4 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007faa:	4b8b      	ldr	r3, [pc, #556]	@ (80081d8 <HAL_RCC_OscConfig+0x274>)
 8007fac:	689b      	ldr	r3, [r3, #8]
 8007fae:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8007fb2:	2b0c      	cmp	r3, #12
 8007fb4:	d112      	bne.n	8007fdc <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007fb6:	4b88      	ldr	r3, [pc, #544]	@ (80081d8 <HAL_RCC_OscConfig+0x274>)
 8007fb8:	685b      	ldr	r3, [r3, #4]
 8007fba:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007fbe:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007fc2:	d10b      	bne.n	8007fdc <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007fc4:	4b84      	ldr	r3, [pc, #528]	@ (80081d8 <HAL_RCC_OscConfig+0x274>)
 8007fc6:	681b      	ldr	r3, [r3, #0]
 8007fc8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007fcc:	2b00      	cmp	r3, #0
 8007fce:	d05b      	beq.n	8008088 <HAL_RCC_OscConfig+0x124>
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	685b      	ldr	r3, [r3, #4]
 8007fd4:	2b00      	cmp	r3, #0
 8007fd6:	d157      	bne.n	8008088 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8007fd8:	2301      	movs	r3, #1
 8007fda:	e25a      	b.n	8008492 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	685b      	ldr	r3, [r3, #4]
 8007fe0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007fe4:	d106      	bne.n	8007ff4 <HAL_RCC_OscConfig+0x90>
 8007fe6:	4b7c      	ldr	r3, [pc, #496]	@ (80081d8 <HAL_RCC_OscConfig+0x274>)
 8007fe8:	681b      	ldr	r3, [r3, #0]
 8007fea:	4a7b      	ldr	r2, [pc, #492]	@ (80081d8 <HAL_RCC_OscConfig+0x274>)
 8007fec:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007ff0:	6013      	str	r3, [r2, #0]
 8007ff2:	e01d      	b.n	8008030 <HAL_RCC_OscConfig+0xcc>
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	685b      	ldr	r3, [r3, #4]
 8007ff8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8007ffc:	d10c      	bne.n	8008018 <HAL_RCC_OscConfig+0xb4>
 8007ffe:	4b76      	ldr	r3, [pc, #472]	@ (80081d8 <HAL_RCC_OscConfig+0x274>)
 8008000:	681b      	ldr	r3, [r3, #0]
 8008002:	4a75      	ldr	r2, [pc, #468]	@ (80081d8 <HAL_RCC_OscConfig+0x274>)
 8008004:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8008008:	6013      	str	r3, [r2, #0]
 800800a:	4b73      	ldr	r3, [pc, #460]	@ (80081d8 <HAL_RCC_OscConfig+0x274>)
 800800c:	681b      	ldr	r3, [r3, #0]
 800800e:	4a72      	ldr	r2, [pc, #456]	@ (80081d8 <HAL_RCC_OscConfig+0x274>)
 8008010:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008014:	6013      	str	r3, [r2, #0]
 8008016:	e00b      	b.n	8008030 <HAL_RCC_OscConfig+0xcc>
 8008018:	4b6f      	ldr	r3, [pc, #444]	@ (80081d8 <HAL_RCC_OscConfig+0x274>)
 800801a:	681b      	ldr	r3, [r3, #0]
 800801c:	4a6e      	ldr	r2, [pc, #440]	@ (80081d8 <HAL_RCC_OscConfig+0x274>)
 800801e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008022:	6013      	str	r3, [r2, #0]
 8008024:	4b6c      	ldr	r3, [pc, #432]	@ (80081d8 <HAL_RCC_OscConfig+0x274>)
 8008026:	681b      	ldr	r3, [r3, #0]
 8008028:	4a6b      	ldr	r2, [pc, #428]	@ (80081d8 <HAL_RCC_OscConfig+0x274>)
 800802a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800802e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	685b      	ldr	r3, [r3, #4]
 8008034:	2b00      	cmp	r3, #0
 8008036:	d013      	beq.n	8008060 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008038:	f7fc ff9e 	bl	8004f78 <HAL_GetTick>
 800803c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800803e:	e008      	b.n	8008052 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008040:	f7fc ff9a 	bl	8004f78 <HAL_GetTick>
 8008044:	4602      	mov	r2, r0
 8008046:	693b      	ldr	r3, [r7, #16]
 8008048:	1ad3      	subs	r3, r2, r3
 800804a:	2b64      	cmp	r3, #100	@ 0x64
 800804c:	d901      	bls.n	8008052 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 800804e:	2303      	movs	r3, #3
 8008050:	e21f      	b.n	8008492 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008052:	4b61      	ldr	r3, [pc, #388]	@ (80081d8 <HAL_RCC_OscConfig+0x274>)
 8008054:	681b      	ldr	r3, [r3, #0]
 8008056:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800805a:	2b00      	cmp	r3, #0
 800805c:	d0f0      	beq.n	8008040 <HAL_RCC_OscConfig+0xdc>
 800805e:	e014      	b.n	800808a <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008060:	f7fc ff8a 	bl	8004f78 <HAL_GetTick>
 8008064:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8008066:	e008      	b.n	800807a <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008068:	f7fc ff86 	bl	8004f78 <HAL_GetTick>
 800806c:	4602      	mov	r2, r0
 800806e:	693b      	ldr	r3, [r7, #16]
 8008070:	1ad3      	subs	r3, r2, r3
 8008072:	2b64      	cmp	r3, #100	@ 0x64
 8008074:	d901      	bls.n	800807a <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8008076:	2303      	movs	r3, #3
 8008078:	e20b      	b.n	8008492 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800807a:	4b57      	ldr	r3, [pc, #348]	@ (80081d8 <HAL_RCC_OscConfig+0x274>)
 800807c:	681b      	ldr	r3, [r3, #0]
 800807e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008082:	2b00      	cmp	r3, #0
 8008084:	d1f0      	bne.n	8008068 <HAL_RCC_OscConfig+0x104>
 8008086:	e000      	b.n	800808a <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008088:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	681b      	ldr	r3, [r3, #0]
 800808e:	f003 0302 	and.w	r3, r3, #2
 8008092:	2b00      	cmp	r3, #0
 8008094:	d06f      	beq.n	8008176 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8008096:	4b50      	ldr	r3, [pc, #320]	@ (80081d8 <HAL_RCC_OscConfig+0x274>)
 8008098:	689b      	ldr	r3, [r3, #8]
 800809a:	f003 030c 	and.w	r3, r3, #12
 800809e:	2b00      	cmp	r3, #0
 80080a0:	d017      	beq.n	80080d2 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80080a2:	4b4d      	ldr	r3, [pc, #308]	@ (80081d8 <HAL_RCC_OscConfig+0x274>)
 80080a4:	689b      	ldr	r3, [r3, #8]
 80080a6:	f003 030c 	and.w	r3, r3, #12
        || \
 80080aa:	2b08      	cmp	r3, #8
 80080ac:	d105      	bne.n	80080ba <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80080ae:	4b4a      	ldr	r3, [pc, #296]	@ (80081d8 <HAL_RCC_OscConfig+0x274>)
 80080b0:	685b      	ldr	r3, [r3, #4]
 80080b2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80080b6:	2b00      	cmp	r3, #0
 80080b8:	d00b      	beq.n	80080d2 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80080ba:	4b47      	ldr	r3, [pc, #284]	@ (80081d8 <HAL_RCC_OscConfig+0x274>)
 80080bc:	689b      	ldr	r3, [r3, #8]
 80080be:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80080c2:	2b0c      	cmp	r3, #12
 80080c4:	d11c      	bne.n	8008100 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80080c6:	4b44      	ldr	r3, [pc, #272]	@ (80081d8 <HAL_RCC_OscConfig+0x274>)
 80080c8:	685b      	ldr	r3, [r3, #4]
 80080ca:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80080ce:	2b00      	cmp	r3, #0
 80080d0:	d116      	bne.n	8008100 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80080d2:	4b41      	ldr	r3, [pc, #260]	@ (80081d8 <HAL_RCC_OscConfig+0x274>)
 80080d4:	681b      	ldr	r3, [r3, #0]
 80080d6:	f003 0302 	and.w	r3, r3, #2
 80080da:	2b00      	cmp	r3, #0
 80080dc:	d005      	beq.n	80080ea <HAL_RCC_OscConfig+0x186>
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	68db      	ldr	r3, [r3, #12]
 80080e2:	2b01      	cmp	r3, #1
 80080e4:	d001      	beq.n	80080ea <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 80080e6:	2301      	movs	r3, #1
 80080e8:	e1d3      	b.n	8008492 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80080ea:	4b3b      	ldr	r3, [pc, #236]	@ (80081d8 <HAL_RCC_OscConfig+0x274>)
 80080ec:	681b      	ldr	r3, [r3, #0]
 80080ee:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	691b      	ldr	r3, [r3, #16]
 80080f6:	00db      	lsls	r3, r3, #3
 80080f8:	4937      	ldr	r1, [pc, #220]	@ (80081d8 <HAL_RCC_OscConfig+0x274>)
 80080fa:	4313      	orrs	r3, r2
 80080fc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80080fe:	e03a      	b.n	8008176 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	68db      	ldr	r3, [r3, #12]
 8008104:	2b00      	cmp	r3, #0
 8008106:	d020      	beq.n	800814a <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8008108:	4b34      	ldr	r3, [pc, #208]	@ (80081dc <HAL_RCC_OscConfig+0x278>)
 800810a:	2201      	movs	r2, #1
 800810c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800810e:	f7fc ff33 	bl	8004f78 <HAL_GetTick>
 8008112:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008114:	e008      	b.n	8008128 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008116:	f7fc ff2f 	bl	8004f78 <HAL_GetTick>
 800811a:	4602      	mov	r2, r0
 800811c:	693b      	ldr	r3, [r7, #16]
 800811e:	1ad3      	subs	r3, r2, r3
 8008120:	2b02      	cmp	r3, #2
 8008122:	d901      	bls.n	8008128 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8008124:	2303      	movs	r3, #3
 8008126:	e1b4      	b.n	8008492 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008128:	4b2b      	ldr	r3, [pc, #172]	@ (80081d8 <HAL_RCC_OscConfig+0x274>)
 800812a:	681b      	ldr	r3, [r3, #0]
 800812c:	f003 0302 	and.w	r3, r3, #2
 8008130:	2b00      	cmp	r3, #0
 8008132:	d0f0      	beq.n	8008116 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008134:	4b28      	ldr	r3, [pc, #160]	@ (80081d8 <HAL_RCC_OscConfig+0x274>)
 8008136:	681b      	ldr	r3, [r3, #0]
 8008138:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	691b      	ldr	r3, [r3, #16]
 8008140:	00db      	lsls	r3, r3, #3
 8008142:	4925      	ldr	r1, [pc, #148]	@ (80081d8 <HAL_RCC_OscConfig+0x274>)
 8008144:	4313      	orrs	r3, r2
 8008146:	600b      	str	r3, [r1, #0]
 8008148:	e015      	b.n	8008176 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800814a:	4b24      	ldr	r3, [pc, #144]	@ (80081dc <HAL_RCC_OscConfig+0x278>)
 800814c:	2200      	movs	r2, #0
 800814e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008150:	f7fc ff12 	bl	8004f78 <HAL_GetTick>
 8008154:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008156:	e008      	b.n	800816a <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008158:	f7fc ff0e 	bl	8004f78 <HAL_GetTick>
 800815c:	4602      	mov	r2, r0
 800815e:	693b      	ldr	r3, [r7, #16]
 8008160:	1ad3      	subs	r3, r2, r3
 8008162:	2b02      	cmp	r3, #2
 8008164:	d901      	bls.n	800816a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8008166:	2303      	movs	r3, #3
 8008168:	e193      	b.n	8008492 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800816a:	4b1b      	ldr	r3, [pc, #108]	@ (80081d8 <HAL_RCC_OscConfig+0x274>)
 800816c:	681b      	ldr	r3, [r3, #0]
 800816e:	f003 0302 	and.w	r3, r3, #2
 8008172:	2b00      	cmp	r3, #0
 8008174:	d1f0      	bne.n	8008158 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	681b      	ldr	r3, [r3, #0]
 800817a:	f003 0308 	and.w	r3, r3, #8
 800817e:	2b00      	cmp	r3, #0
 8008180:	d036      	beq.n	80081f0 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	695b      	ldr	r3, [r3, #20]
 8008186:	2b00      	cmp	r3, #0
 8008188:	d016      	beq.n	80081b8 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800818a:	4b15      	ldr	r3, [pc, #84]	@ (80081e0 <HAL_RCC_OscConfig+0x27c>)
 800818c:	2201      	movs	r2, #1
 800818e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008190:	f7fc fef2 	bl	8004f78 <HAL_GetTick>
 8008194:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8008196:	e008      	b.n	80081aa <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008198:	f7fc feee 	bl	8004f78 <HAL_GetTick>
 800819c:	4602      	mov	r2, r0
 800819e:	693b      	ldr	r3, [r7, #16]
 80081a0:	1ad3      	subs	r3, r2, r3
 80081a2:	2b02      	cmp	r3, #2
 80081a4:	d901      	bls.n	80081aa <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 80081a6:	2303      	movs	r3, #3
 80081a8:	e173      	b.n	8008492 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80081aa:	4b0b      	ldr	r3, [pc, #44]	@ (80081d8 <HAL_RCC_OscConfig+0x274>)
 80081ac:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80081ae:	f003 0302 	and.w	r3, r3, #2
 80081b2:	2b00      	cmp	r3, #0
 80081b4:	d0f0      	beq.n	8008198 <HAL_RCC_OscConfig+0x234>
 80081b6:	e01b      	b.n	80081f0 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80081b8:	4b09      	ldr	r3, [pc, #36]	@ (80081e0 <HAL_RCC_OscConfig+0x27c>)
 80081ba:	2200      	movs	r2, #0
 80081bc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80081be:	f7fc fedb 	bl	8004f78 <HAL_GetTick>
 80081c2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80081c4:	e00e      	b.n	80081e4 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80081c6:	f7fc fed7 	bl	8004f78 <HAL_GetTick>
 80081ca:	4602      	mov	r2, r0
 80081cc:	693b      	ldr	r3, [r7, #16]
 80081ce:	1ad3      	subs	r3, r2, r3
 80081d0:	2b02      	cmp	r3, #2
 80081d2:	d907      	bls.n	80081e4 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 80081d4:	2303      	movs	r3, #3
 80081d6:	e15c      	b.n	8008492 <HAL_RCC_OscConfig+0x52e>
 80081d8:	40023800 	.word	0x40023800
 80081dc:	42470000 	.word	0x42470000
 80081e0:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80081e4:	4b8a      	ldr	r3, [pc, #552]	@ (8008410 <HAL_RCC_OscConfig+0x4ac>)
 80081e6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80081e8:	f003 0302 	and.w	r3, r3, #2
 80081ec:	2b00      	cmp	r3, #0
 80081ee:	d1ea      	bne.n	80081c6 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	681b      	ldr	r3, [r3, #0]
 80081f4:	f003 0304 	and.w	r3, r3, #4
 80081f8:	2b00      	cmp	r3, #0
 80081fa:	f000 8097 	beq.w	800832c <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 80081fe:	2300      	movs	r3, #0
 8008200:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8008202:	4b83      	ldr	r3, [pc, #524]	@ (8008410 <HAL_RCC_OscConfig+0x4ac>)
 8008204:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008206:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800820a:	2b00      	cmp	r3, #0
 800820c:	d10f      	bne.n	800822e <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800820e:	2300      	movs	r3, #0
 8008210:	60bb      	str	r3, [r7, #8]
 8008212:	4b7f      	ldr	r3, [pc, #508]	@ (8008410 <HAL_RCC_OscConfig+0x4ac>)
 8008214:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008216:	4a7e      	ldr	r2, [pc, #504]	@ (8008410 <HAL_RCC_OscConfig+0x4ac>)
 8008218:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800821c:	6413      	str	r3, [r2, #64]	@ 0x40
 800821e:	4b7c      	ldr	r3, [pc, #496]	@ (8008410 <HAL_RCC_OscConfig+0x4ac>)
 8008220:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008222:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008226:	60bb      	str	r3, [r7, #8]
 8008228:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800822a:	2301      	movs	r3, #1
 800822c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800822e:	4b79      	ldr	r3, [pc, #484]	@ (8008414 <HAL_RCC_OscConfig+0x4b0>)
 8008230:	681b      	ldr	r3, [r3, #0]
 8008232:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008236:	2b00      	cmp	r3, #0
 8008238:	d118      	bne.n	800826c <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800823a:	4b76      	ldr	r3, [pc, #472]	@ (8008414 <HAL_RCC_OscConfig+0x4b0>)
 800823c:	681b      	ldr	r3, [r3, #0]
 800823e:	4a75      	ldr	r2, [pc, #468]	@ (8008414 <HAL_RCC_OscConfig+0x4b0>)
 8008240:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008244:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8008246:	f7fc fe97 	bl	8004f78 <HAL_GetTick>
 800824a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800824c:	e008      	b.n	8008260 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800824e:	f7fc fe93 	bl	8004f78 <HAL_GetTick>
 8008252:	4602      	mov	r2, r0
 8008254:	693b      	ldr	r3, [r7, #16]
 8008256:	1ad3      	subs	r3, r2, r3
 8008258:	2b02      	cmp	r3, #2
 800825a:	d901      	bls.n	8008260 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 800825c:	2303      	movs	r3, #3
 800825e:	e118      	b.n	8008492 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008260:	4b6c      	ldr	r3, [pc, #432]	@ (8008414 <HAL_RCC_OscConfig+0x4b0>)
 8008262:	681b      	ldr	r3, [r3, #0]
 8008264:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008268:	2b00      	cmp	r3, #0
 800826a:	d0f0      	beq.n	800824e <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	689b      	ldr	r3, [r3, #8]
 8008270:	2b01      	cmp	r3, #1
 8008272:	d106      	bne.n	8008282 <HAL_RCC_OscConfig+0x31e>
 8008274:	4b66      	ldr	r3, [pc, #408]	@ (8008410 <HAL_RCC_OscConfig+0x4ac>)
 8008276:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008278:	4a65      	ldr	r2, [pc, #404]	@ (8008410 <HAL_RCC_OscConfig+0x4ac>)
 800827a:	f043 0301 	orr.w	r3, r3, #1
 800827e:	6713      	str	r3, [r2, #112]	@ 0x70
 8008280:	e01c      	b.n	80082bc <HAL_RCC_OscConfig+0x358>
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	689b      	ldr	r3, [r3, #8]
 8008286:	2b05      	cmp	r3, #5
 8008288:	d10c      	bne.n	80082a4 <HAL_RCC_OscConfig+0x340>
 800828a:	4b61      	ldr	r3, [pc, #388]	@ (8008410 <HAL_RCC_OscConfig+0x4ac>)
 800828c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800828e:	4a60      	ldr	r2, [pc, #384]	@ (8008410 <HAL_RCC_OscConfig+0x4ac>)
 8008290:	f043 0304 	orr.w	r3, r3, #4
 8008294:	6713      	str	r3, [r2, #112]	@ 0x70
 8008296:	4b5e      	ldr	r3, [pc, #376]	@ (8008410 <HAL_RCC_OscConfig+0x4ac>)
 8008298:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800829a:	4a5d      	ldr	r2, [pc, #372]	@ (8008410 <HAL_RCC_OscConfig+0x4ac>)
 800829c:	f043 0301 	orr.w	r3, r3, #1
 80082a0:	6713      	str	r3, [r2, #112]	@ 0x70
 80082a2:	e00b      	b.n	80082bc <HAL_RCC_OscConfig+0x358>
 80082a4:	4b5a      	ldr	r3, [pc, #360]	@ (8008410 <HAL_RCC_OscConfig+0x4ac>)
 80082a6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80082a8:	4a59      	ldr	r2, [pc, #356]	@ (8008410 <HAL_RCC_OscConfig+0x4ac>)
 80082aa:	f023 0301 	bic.w	r3, r3, #1
 80082ae:	6713      	str	r3, [r2, #112]	@ 0x70
 80082b0:	4b57      	ldr	r3, [pc, #348]	@ (8008410 <HAL_RCC_OscConfig+0x4ac>)
 80082b2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80082b4:	4a56      	ldr	r2, [pc, #344]	@ (8008410 <HAL_RCC_OscConfig+0x4ac>)
 80082b6:	f023 0304 	bic.w	r3, r3, #4
 80082ba:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	689b      	ldr	r3, [r3, #8]
 80082c0:	2b00      	cmp	r3, #0
 80082c2:	d015      	beq.n	80082f0 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80082c4:	f7fc fe58 	bl	8004f78 <HAL_GetTick>
 80082c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80082ca:	e00a      	b.n	80082e2 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80082cc:	f7fc fe54 	bl	8004f78 <HAL_GetTick>
 80082d0:	4602      	mov	r2, r0
 80082d2:	693b      	ldr	r3, [r7, #16]
 80082d4:	1ad3      	subs	r3, r2, r3
 80082d6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80082da:	4293      	cmp	r3, r2
 80082dc:	d901      	bls.n	80082e2 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 80082de:	2303      	movs	r3, #3
 80082e0:	e0d7      	b.n	8008492 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80082e2:	4b4b      	ldr	r3, [pc, #300]	@ (8008410 <HAL_RCC_OscConfig+0x4ac>)
 80082e4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80082e6:	f003 0302 	and.w	r3, r3, #2
 80082ea:	2b00      	cmp	r3, #0
 80082ec:	d0ee      	beq.n	80082cc <HAL_RCC_OscConfig+0x368>
 80082ee:	e014      	b.n	800831a <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80082f0:	f7fc fe42 	bl	8004f78 <HAL_GetTick>
 80082f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80082f6:	e00a      	b.n	800830e <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80082f8:	f7fc fe3e 	bl	8004f78 <HAL_GetTick>
 80082fc:	4602      	mov	r2, r0
 80082fe:	693b      	ldr	r3, [r7, #16]
 8008300:	1ad3      	subs	r3, r2, r3
 8008302:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008306:	4293      	cmp	r3, r2
 8008308:	d901      	bls.n	800830e <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 800830a:	2303      	movs	r3, #3
 800830c:	e0c1      	b.n	8008492 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800830e:	4b40      	ldr	r3, [pc, #256]	@ (8008410 <HAL_RCC_OscConfig+0x4ac>)
 8008310:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008312:	f003 0302 	and.w	r3, r3, #2
 8008316:	2b00      	cmp	r3, #0
 8008318:	d1ee      	bne.n	80082f8 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800831a:	7dfb      	ldrb	r3, [r7, #23]
 800831c:	2b01      	cmp	r3, #1
 800831e:	d105      	bne.n	800832c <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008320:	4b3b      	ldr	r3, [pc, #236]	@ (8008410 <HAL_RCC_OscConfig+0x4ac>)
 8008322:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008324:	4a3a      	ldr	r2, [pc, #232]	@ (8008410 <HAL_RCC_OscConfig+0x4ac>)
 8008326:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800832a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	699b      	ldr	r3, [r3, #24]
 8008330:	2b00      	cmp	r3, #0
 8008332:	f000 80ad 	beq.w	8008490 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8008336:	4b36      	ldr	r3, [pc, #216]	@ (8008410 <HAL_RCC_OscConfig+0x4ac>)
 8008338:	689b      	ldr	r3, [r3, #8]
 800833a:	f003 030c 	and.w	r3, r3, #12
 800833e:	2b08      	cmp	r3, #8
 8008340:	d060      	beq.n	8008404 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	699b      	ldr	r3, [r3, #24]
 8008346:	2b02      	cmp	r3, #2
 8008348:	d145      	bne.n	80083d6 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800834a:	4b33      	ldr	r3, [pc, #204]	@ (8008418 <HAL_RCC_OscConfig+0x4b4>)
 800834c:	2200      	movs	r2, #0
 800834e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008350:	f7fc fe12 	bl	8004f78 <HAL_GetTick>
 8008354:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008356:	e008      	b.n	800836a <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008358:	f7fc fe0e 	bl	8004f78 <HAL_GetTick>
 800835c:	4602      	mov	r2, r0
 800835e:	693b      	ldr	r3, [r7, #16]
 8008360:	1ad3      	subs	r3, r2, r3
 8008362:	2b02      	cmp	r3, #2
 8008364:	d901      	bls.n	800836a <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8008366:	2303      	movs	r3, #3
 8008368:	e093      	b.n	8008492 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800836a:	4b29      	ldr	r3, [pc, #164]	@ (8008410 <HAL_RCC_OscConfig+0x4ac>)
 800836c:	681b      	ldr	r3, [r3, #0]
 800836e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008372:	2b00      	cmp	r3, #0
 8008374:	d1f0      	bne.n	8008358 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	69da      	ldr	r2, [r3, #28]
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	6a1b      	ldr	r3, [r3, #32]
 800837e:	431a      	orrs	r2, r3
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008384:	019b      	lsls	r3, r3, #6
 8008386:	431a      	orrs	r2, r3
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800838c:	085b      	lsrs	r3, r3, #1
 800838e:	3b01      	subs	r3, #1
 8008390:	041b      	lsls	r3, r3, #16
 8008392:	431a      	orrs	r2, r3
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008398:	061b      	lsls	r3, r3, #24
 800839a:	431a      	orrs	r2, r3
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80083a0:	071b      	lsls	r3, r3, #28
 80083a2:	491b      	ldr	r1, [pc, #108]	@ (8008410 <HAL_RCC_OscConfig+0x4ac>)
 80083a4:	4313      	orrs	r3, r2
 80083a6:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80083a8:	4b1b      	ldr	r3, [pc, #108]	@ (8008418 <HAL_RCC_OscConfig+0x4b4>)
 80083aa:	2201      	movs	r2, #1
 80083ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80083ae:	f7fc fde3 	bl	8004f78 <HAL_GetTick>
 80083b2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80083b4:	e008      	b.n	80083c8 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80083b6:	f7fc fddf 	bl	8004f78 <HAL_GetTick>
 80083ba:	4602      	mov	r2, r0
 80083bc:	693b      	ldr	r3, [r7, #16]
 80083be:	1ad3      	subs	r3, r2, r3
 80083c0:	2b02      	cmp	r3, #2
 80083c2:	d901      	bls.n	80083c8 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 80083c4:	2303      	movs	r3, #3
 80083c6:	e064      	b.n	8008492 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80083c8:	4b11      	ldr	r3, [pc, #68]	@ (8008410 <HAL_RCC_OscConfig+0x4ac>)
 80083ca:	681b      	ldr	r3, [r3, #0]
 80083cc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80083d0:	2b00      	cmp	r3, #0
 80083d2:	d0f0      	beq.n	80083b6 <HAL_RCC_OscConfig+0x452>
 80083d4:	e05c      	b.n	8008490 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80083d6:	4b10      	ldr	r3, [pc, #64]	@ (8008418 <HAL_RCC_OscConfig+0x4b4>)
 80083d8:	2200      	movs	r2, #0
 80083da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80083dc:	f7fc fdcc 	bl	8004f78 <HAL_GetTick>
 80083e0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80083e2:	e008      	b.n	80083f6 <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80083e4:	f7fc fdc8 	bl	8004f78 <HAL_GetTick>
 80083e8:	4602      	mov	r2, r0
 80083ea:	693b      	ldr	r3, [r7, #16]
 80083ec:	1ad3      	subs	r3, r2, r3
 80083ee:	2b02      	cmp	r3, #2
 80083f0:	d901      	bls.n	80083f6 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 80083f2:	2303      	movs	r3, #3
 80083f4:	e04d      	b.n	8008492 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80083f6:	4b06      	ldr	r3, [pc, #24]	@ (8008410 <HAL_RCC_OscConfig+0x4ac>)
 80083f8:	681b      	ldr	r3, [r3, #0]
 80083fa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80083fe:	2b00      	cmp	r3, #0
 8008400:	d1f0      	bne.n	80083e4 <HAL_RCC_OscConfig+0x480>
 8008402:	e045      	b.n	8008490 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	699b      	ldr	r3, [r3, #24]
 8008408:	2b01      	cmp	r3, #1
 800840a:	d107      	bne.n	800841c <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 800840c:	2301      	movs	r3, #1
 800840e:	e040      	b.n	8008492 <HAL_RCC_OscConfig+0x52e>
 8008410:	40023800 	.word	0x40023800
 8008414:	40007000 	.word	0x40007000
 8008418:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800841c:	4b1f      	ldr	r3, [pc, #124]	@ (800849c <HAL_RCC_OscConfig+0x538>)
 800841e:	685b      	ldr	r3, [r3, #4]
 8008420:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	699b      	ldr	r3, [r3, #24]
 8008426:	2b01      	cmp	r3, #1
 8008428:	d030      	beq.n	800848c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800842a:	68fb      	ldr	r3, [r7, #12]
 800842c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008434:	429a      	cmp	r2, r3
 8008436:	d129      	bne.n	800848c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8008438:	68fb      	ldr	r3, [r7, #12]
 800843a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008442:	429a      	cmp	r2, r3
 8008444:	d122      	bne.n	800848c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8008446:	68fa      	ldr	r2, [r7, #12]
 8008448:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800844c:	4013      	ands	r3, r2
 800844e:	687a      	ldr	r2, [r7, #4]
 8008450:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8008452:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8008454:	4293      	cmp	r3, r2
 8008456:	d119      	bne.n	800848c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8008458:	68fb      	ldr	r3, [r7, #12]
 800845a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008462:	085b      	lsrs	r3, r3, #1
 8008464:	3b01      	subs	r3, #1
 8008466:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8008468:	429a      	cmp	r2, r3
 800846a:	d10f      	bne.n	800848c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800846c:	68fb      	ldr	r3, [r7, #12]
 800846e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008476:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8008478:	429a      	cmp	r2, r3
 800847a:	d107      	bne.n	800848c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 800847c:	68fb      	ldr	r3, [r7, #12]
 800847e:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008486:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8008488:	429a      	cmp	r2, r3
 800848a:	d001      	beq.n	8008490 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800848c:	2301      	movs	r3, #1
 800848e:	e000      	b.n	8008492 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8008490:	2300      	movs	r3, #0
}
 8008492:	4618      	mov	r0, r3
 8008494:	3718      	adds	r7, #24
 8008496:	46bd      	mov	sp, r7
 8008498:	bd80      	pop	{r7, pc}
 800849a:	bf00      	nop
 800849c:	40023800 	.word	0x40023800

080084a0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80084a0:	b580      	push	{r7, lr}
 80084a2:	b082      	sub	sp, #8
 80084a4:	af00      	add	r7, sp, #0
 80084a6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	2b00      	cmp	r3, #0
 80084ac:	d101      	bne.n	80084b2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80084ae:	2301      	movs	r3, #1
 80084b0:	e041      	b.n	8008536 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80084b8:	b2db      	uxtb	r3, r3
 80084ba:	2b00      	cmp	r3, #0
 80084bc:	d106      	bne.n	80084cc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	2200      	movs	r2, #0
 80084c2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80084c6:	6878      	ldr	r0, [r7, #4]
 80084c8:	f7fc face 	bl	8004a68 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	2202      	movs	r2, #2
 80084d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	681a      	ldr	r2, [r3, #0]
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	3304      	adds	r3, #4
 80084dc:	4619      	mov	r1, r3
 80084de:	4610      	mov	r0, r2
 80084e0:	f000 fb4a 	bl	8008b78 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	2201      	movs	r2, #1
 80084e8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	2201      	movs	r2, #1
 80084f0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	2201      	movs	r2, #1
 80084f8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	2201      	movs	r2, #1
 8008500:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	2201      	movs	r2, #1
 8008508:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	2201      	movs	r2, #1
 8008510:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	2201      	movs	r2, #1
 8008518:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	2201      	movs	r2, #1
 8008520:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	2201      	movs	r2, #1
 8008528:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	2201      	movs	r2, #1
 8008530:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008534:	2300      	movs	r3, #0
}
 8008536:	4618      	mov	r0, r3
 8008538:	3708      	adds	r7, #8
 800853a:	46bd      	mov	sp, r7
 800853c:	bd80      	pop	{r7, pc}

0800853e <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 800853e:	b580      	push	{r7, lr}
 8008540:	b086      	sub	sp, #24
 8008542:	af00      	add	r7, sp, #0
 8008544:	6078      	str	r0, [r7, #4]
 8008546:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	2b00      	cmp	r3, #0
 800854c:	d101      	bne.n	8008552 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800854e:	2301      	movs	r3, #1
 8008550:	e097      	b.n	8008682 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008558:	b2db      	uxtb	r3, r3
 800855a:	2b00      	cmp	r3, #0
 800855c:	d106      	bne.n	800856c <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	2200      	movs	r2, #0
 8008562:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8008566:	6878      	ldr	r0, [r7, #4]
 8008568:	f7fc fa36 	bl	80049d8 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	2202      	movs	r2, #2
 8008570:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	681b      	ldr	r3, [r3, #0]
 8008578:	689b      	ldr	r3, [r3, #8]
 800857a:	687a      	ldr	r2, [r7, #4]
 800857c:	6812      	ldr	r2, [r2, #0]
 800857e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008582:	f023 0307 	bic.w	r3, r3, #7
 8008586:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	681a      	ldr	r2, [r3, #0]
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	3304      	adds	r3, #4
 8008590:	4619      	mov	r1, r3
 8008592:	4610      	mov	r0, r2
 8008594:	f000 faf0 	bl	8008b78 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	681b      	ldr	r3, [r3, #0]
 800859c:	689b      	ldr	r3, [r3, #8]
 800859e:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	681b      	ldr	r3, [r3, #0]
 80085a4:	699b      	ldr	r3, [r3, #24]
 80085a6:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	681b      	ldr	r3, [r3, #0]
 80085ac:	6a1b      	ldr	r3, [r3, #32]
 80085ae:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80085b0:	683b      	ldr	r3, [r7, #0]
 80085b2:	681b      	ldr	r3, [r3, #0]
 80085b4:	697a      	ldr	r2, [r7, #20]
 80085b6:	4313      	orrs	r3, r2
 80085b8:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80085ba:	693b      	ldr	r3, [r7, #16]
 80085bc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80085c0:	f023 0303 	bic.w	r3, r3, #3
 80085c4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80085c6:	683b      	ldr	r3, [r7, #0]
 80085c8:	689a      	ldr	r2, [r3, #8]
 80085ca:	683b      	ldr	r3, [r7, #0]
 80085cc:	699b      	ldr	r3, [r3, #24]
 80085ce:	021b      	lsls	r3, r3, #8
 80085d0:	4313      	orrs	r3, r2
 80085d2:	693a      	ldr	r2, [r7, #16]
 80085d4:	4313      	orrs	r3, r2
 80085d6:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80085d8:	693b      	ldr	r3, [r7, #16]
 80085da:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 80085de:	f023 030c 	bic.w	r3, r3, #12
 80085e2:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80085e4:	693b      	ldr	r3, [r7, #16]
 80085e6:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80085ea:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80085ee:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80085f0:	683b      	ldr	r3, [r7, #0]
 80085f2:	68da      	ldr	r2, [r3, #12]
 80085f4:	683b      	ldr	r3, [r7, #0]
 80085f6:	69db      	ldr	r3, [r3, #28]
 80085f8:	021b      	lsls	r3, r3, #8
 80085fa:	4313      	orrs	r3, r2
 80085fc:	693a      	ldr	r2, [r7, #16]
 80085fe:	4313      	orrs	r3, r2
 8008600:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8008602:	683b      	ldr	r3, [r7, #0]
 8008604:	691b      	ldr	r3, [r3, #16]
 8008606:	011a      	lsls	r2, r3, #4
 8008608:	683b      	ldr	r3, [r7, #0]
 800860a:	6a1b      	ldr	r3, [r3, #32]
 800860c:	031b      	lsls	r3, r3, #12
 800860e:	4313      	orrs	r3, r2
 8008610:	693a      	ldr	r2, [r7, #16]
 8008612:	4313      	orrs	r3, r2
 8008614:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8008616:	68fb      	ldr	r3, [r7, #12]
 8008618:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 800861c:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800861e:	68fb      	ldr	r3, [r7, #12]
 8008620:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8008624:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8008626:	683b      	ldr	r3, [r7, #0]
 8008628:	685a      	ldr	r2, [r3, #4]
 800862a:	683b      	ldr	r3, [r7, #0]
 800862c:	695b      	ldr	r3, [r3, #20]
 800862e:	011b      	lsls	r3, r3, #4
 8008630:	4313      	orrs	r3, r2
 8008632:	68fa      	ldr	r2, [r7, #12]
 8008634:	4313      	orrs	r3, r2
 8008636:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	681b      	ldr	r3, [r3, #0]
 800863c:	697a      	ldr	r2, [r7, #20]
 800863e:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	681b      	ldr	r3, [r3, #0]
 8008644:	693a      	ldr	r2, [r7, #16]
 8008646:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	681b      	ldr	r3, [r3, #0]
 800864c:	68fa      	ldr	r2, [r7, #12]
 800864e:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	2201      	movs	r2, #1
 8008654:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	2201      	movs	r2, #1
 800865c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	2201      	movs	r2, #1
 8008664:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	2201      	movs	r2, #1
 800866c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	2201      	movs	r2, #1
 8008674:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	2201      	movs	r2, #1
 800867c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008680:	2300      	movs	r3, #0
}
 8008682:	4618      	mov	r0, r3
 8008684:	3718      	adds	r7, #24
 8008686:	46bd      	mov	sp, r7
 8008688:	bd80      	pop	{r7, pc}

0800868a <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800868a:	b580      	push	{r7, lr}
 800868c:	b084      	sub	sp, #16
 800868e:	af00      	add	r7, sp, #0
 8008690:	6078      	str	r0, [r7, #4]
 8008692:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800869a:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80086a2:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80086aa:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80086b2:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 80086b4:	683b      	ldr	r3, [r7, #0]
 80086b6:	2b00      	cmp	r3, #0
 80086b8:	d110      	bne.n	80086dc <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80086ba:	7bfb      	ldrb	r3, [r7, #15]
 80086bc:	2b01      	cmp	r3, #1
 80086be:	d102      	bne.n	80086c6 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 80086c0:	7b7b      	ldrb	r3, [r7, #13]
 80086c2:	2b01      	cmp	r3, #1
 80086c4:	d001      	beq.n	80086ca <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 80086c6:	2301      	movs	r3, #1
 80086c8:	e069      	b.n	800879e <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	2202      	movs	r2, #2
 80086ce:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	2202      	movs	r2, #2
 80086d6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80086da:	e031      	b.n	8008740 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 80086dc:	683b      	ldr	r3, [r7, #0]
 80086de:	2b04      	cmp	r3, #4
 80086e0:	d110      	bne.n	8008704 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80086e2:	7bbb      	ldrb	r3, [r7, #14]
 80086e4:	2b01      	cmp	r3, #1
 80086e6:	d102      	bne.n	80086ee <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80086e8:	7b3b      	ldrb	r3, [r7, #12]
 80086ea:	2b01      	cmp	r3, #1
 80086ec:	d001      	beq.n	80086f2 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 80086ee:	2301      	movs	r3, #1
 80086f0:	e055      	b.n	800879e <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	2202      	movs	r2, #2
 80086f6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	2202      	movs	r2, #2
 80086fe:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8008702:	e01d      	b.n	8008740 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8008704:	7bfb      	ldrb	r3, [r7, #15]
 8008706:	2b01      	cmp	r3, #1
 8008708:	d108      	bne.n	800871c <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800870a:	7bbb      	ldrb	r3, [r7, #14]
 800870c:	2b01      	cmp	r3, #1
 800870e:	d105      	bne.n	800871c <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8008710:	7b7b      	ldrb	r3, [r7, #13]
 8008712:	2b01      	cmp	r3, #1
 8008714:	d102      	bne.n	800871c <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8008716:	7b3b      	ldrb	r3, [r7, #12]
 8008718:	2b01      	cmp	r3, #1
 800871a:	d001      	beq.n	8008720 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 800871c:	2301      	movs	r3, #1
 800871e:	e03e      	b.n	800879e <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	2202      	movs	r2, #2
 8008724:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	2202      	movs	r2, #2
 800872c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	2202      	movs	r2, #2
 8008734:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	2202      	movs	r2, #2
 800873c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8008740:	683b      	ldr	r3, [r7, #0]
 8008742:	2b00      	cmp	r3, #0
 8008744:	d003      	beq.n	800874e <HAL_TIM_Encoder_Start+0xc4>
 8008746:	683b      	ldr	r3, [r7, #0]
 8008748:	2b04      	cmp	r3, #4
 800874a:	d008      	beq.n	800875e <HAL_TIM_Encoder_Start+0xd4>
 800874c:	e00f      	b.n	800876e <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	681b      	ldr	r3, [r3, #0]
 8008752:	2201      	movs	r2, #1
 8008754:	2100      	movs	r1, #0
 8008756:	4618      	mov	r0, r3
 8008758:	f000 fb4e 	bl	8008df8 <TIM_CCxChannelCmd>
      break;
 800875c:	e016      	b.n	800878c <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	681b      	ldr	r3, [r3, #0]
 8008762:	2201      	movs	r2, #1
 8008764:	2104      	movs	r1, #4
 8008766:	4618      	mov	r0, r3
 8008768:	f000 fb46 	bl	8008df8 <TIM_CCxChannelCmd>
      break;
 800876c:	e00e      	b.n	800878c <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	681b      	ldr	r3, [r3, #0]
 8008772:	2201      	movs	r2, #1
 8008774:	2100      	movs	r1, #0
 8008776:	4618      	mov	r0, r3
 8008778:	f000 fb3e 	bl	8008df8 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	681b      	ldr	r3, [r3, #0]
 8008780:	2201      	movs	r2, #1
 8008782:	2104      	movs	r1, #4
 8008784:	4618      	mov	r0, r3
 8008786:	f000 fb37 	bl	8008df8 <TIM_CCxChannelCmd>
      break;
 800878a:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	681b      	ldr	r3, [r3, #0]
 8008790:	681a      	ldr	r2, [r3, #0]
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	681b      	ldr	r3, [r3, #0]
 8008796:	f042 0201 	orr.w	r2, r2, #1
 800879a:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800879c:	2300      	movs	r3, #0
}
 800879e:	4618      	mov	r0, r3
 80087a0:	3710      	adds	r7, #16
 80087a2:	46bd      	mov	sp, r7
 80087a4:	bd80      	pop	{r7, pc}

080087a6 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80087a6:	b580      	push	{r7, lr}
 80087a8:	b084      	sub	sp, #16
 80087aa:	af00      	add	r7, sp, #0
 80087ac:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	681b      	ldr	r3, [r3, #0]
 80087b2:	68db      	ldr	r3, [r3, #12]
 80087b4:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	681b      	ldr	r3, [r3, #0]
 80087ba:	691b      	ldr	r3, [r3, #16]
 80087bc:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80087be:	68bb      	ldr	r3, [r7, #8]
 80087c0:	f003 0302 	and.w	r3, r3, #2
 80087c4:	2b00      	cmp	r3, #0
 80087c6:	d020      	beq.n	800880a <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80087c8:	68fb      	ldr	r3, [r7, #12]
 80087ca:	f003 0302 	and.w	r3, r3, #2
 80087ce:	2b00      	cmp	r3, #0
 80087d0:	d01b      	beq.n	800880a <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	681b      	ldr	r3, [r3, #0]
 80087d6:	f06f 0202 	mvn.w	r2, #2
 80087da:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80087dc:	687b      	ldr	r3, [r7, #4]
 80087de:	2201      	movs	r2, #1
 80087e0:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	681b      	ldr	r3, [r3, #0]
 80087e6:	699b      	ldr	r3, [r3, #24]
 80087e8:	f003 0303 	and.w	r3, r3, #3
 80087ec:	2b00      	cmp	r3, #0
 80087ee:	d003      	beq.n	80087f8 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80087f0:	6878      	ldr	r0, [r7, #4]
 80087f2:	f000 f9a3 	bl	8008b3c <HAL_TIM_IC_CaptureCallback>
 80087f6:	e005      	b.n	8008804 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80087f8:	6878      	ldr	r0, [r7, #4]
 80087fa:	f000 f995 	bl	8008b28 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80087fe:	6878      	ldr	r0, [r7, #4]
 8008800:	f000 f9a6 	bl	8008b50 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	2200      	movs	r2, #0
 8008808:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800880a:	68bb      	ldr	r3, [r7, #8]
 800880c:	f003 0304 	and.w	r3, r3, #4
 8008810:	2b00      	cmp	r3, #0
 8008812:	d020      	beq.n	8008856 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8008814:	68fb      	ldr	r3, [r7, #12]
 8008816:	f003 0304 	and.w	r3, r3, #4
 800881a:	2b00      	cmp	r3, #0
 800881c:	d01b      	beq.n	8008856 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	681b      	ldr	r3, [r3, #0]
 8008822:	f06f 0204 	mvn.w	r2, #4
 8008826:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	2202      	movs	r2, #2
 800882c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	681b      	ldr	r3, [r3, #0]
 8008832:	699b      	ldr	r3, [r3, #24]
 8008834:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008838:	2b00      	cmp	r3, #0
 800883a:	d003      	beq.n	8008844 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800883c:	6878      	ldr	r0, [r7, #4]
 800883e:	f000 f97d 	bl	8008b3c <HAL_TIM_IC_CaptureCallback>
 8008842:	e005      	b.n	8008850 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008844:	6878      	ldr	r0, [r7, #4]
 8008846:	f000 f96f 	bl	8008b28 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800884a:	6878      	ldr	r0, [r7, #4]
 800884c:	f000 f980 	bl	8008b50 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	2200      	movs	r2, #0
 8008854:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8008856:	68bb      	ldr	r3, [r7, #8]
 8008858:	f003 0308 	and.w	r3, r3, #8
 800885c:	2b00      	cmp	r3, #0
 800885e:	d020      	beq.n	80088a2 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8008860:	68fb      	ldr	r3, [r7, #12]
 8008862:	f003 0308 	and.w	r3, r3, #8
 8008866:	2b00      	cmp	r3, #0
 8008868:	d01b      	beq.n	80088a2 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	681b      	ldr	r3, [r3, #0]
 800886e:	f06f 0208 	mvn.w	r2, #8
 8008872:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	2204      	movs	r2, #4
 8008878:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	681b      	ldr	r3, [r3, #0]
 800887e:	69db      	ldr	r3, [r3, #28]
 8008880:	f003 0303 	and.w	r3, r3, #3
 8008884:	2b00      	cmp	r3, #0
 8008886:	d003      	beq.n	8008890 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008888:	6878      	ldr	r0, [r7, #4]
 800888a:	f000 f957 	bl	8008b3c <HAL_TIM_IC_CaptureCallback>
 800888e:	e005      	b.n	800889c <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008890:	6878      	ldr	r0, [r7, #4]
 8008892:	f000 f949 	bl	8008b28 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008896:	6878      	ldr	r0, [r7, #4]
 8008898:	f000 f95a 	bl	8008b50 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	2200      	movs	r2, #0
 80088a0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80088a2:	68bb      	ldr	r3, [r7, #8]
 80088a4:	f003 0310 	and.w	r3, r3, #16
 80088a8:	2b00      	cmp	r3, #0
 80088aa:	d020      	beq.n	80088ee <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80088ac:	68fb      	ldr	r3, [r7, #12]
 80088ae:	f003 0310 	and.w	r3, r3, #16
 80088b2:	2b00      	cmp	r3, #0
 80088b4:	d01b      	beq.n	80088ee <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	681b      	ldr	r3, [r3, #0]
 80088ba:	f06f 0210 	mvn.w	r2, #16
 80088be:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	2208      	movs	r2, #8
 80088c4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	681b      	ldr	r3, [r3, #0]
 80088ca:	69db      	ldr	r3, [r3, #28]
 80088cc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80088d0:	2b00      	cmp	r3, #0
 80088d2:	d003      	beq.n	80088dc <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80088d4:	6878      	ldr	r0, [r7, #4]
 80088d6:	f000 f931 	bl	8008b3c <HAL_TIM_IC_CaptureCallback>
 80088da:	e005      	b.n	80088e8 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80088dc:	6878      	ldr	r0, [r7, #4]
 80088de:	f000 f923 	bl	8008b28 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80088e2:	6878      	ldr	r0, [r7, #4]
 80088e4:	f000 f934 	bl	8008b50 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	2200      	movs	r2, #0
 80088ec:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80088ee:	68bb      	ldr	r3, [r7, #8]
 80088f0:	f003 0301 	and.w	r3, r3, #1
 80088f4:	2b00      	cmp	r3, #0
 80088f6:	d00c      	beq.n	8008912 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80088f8:	68fb      	ldr	r3, [r7, #12]
 80088fa:	f003 0301 	and.w	r3, r3, #1
 80088fe:	2b00      	cmp	r3, #0
 8008900:	d007      	beq.n	8008912 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	681b      	ldr	r3, [r3, #0]
 8008906:	f06f 0201 	mvn.w	r2, #1
 800890a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800890c:	6878      	ldr	r0, [r7, #4]
 800890e:	f000 f901 	bl	8008b14 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8008912:	68bb      	ldr	r3, [r7, #8]
 8008914:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008918:	2b00      	cmp	r3, #0
 800891a:	d00c      	beq.n	8008936 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800891c:	68fb      	ldr	r3, [r7, #12]
 800891e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008922:	2b00      	cmp	r3, #0
 8008924:	d007      	beq.n	8008936 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	681b      	ldr	r3, [r3, #0]
 800892a:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800892e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8008930:	6878      	ldr	r0, [r7, #4]
 8008932:	f000 fb0d 	bl	8008f50 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8008936:	68bb      	ldr	r3, [r7, #8]
 8008938:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800893c:	2b00      	cmp	r3, #0
 800893e:	d00c      	beq.n	800895a <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8008940:	68fb      	ldr	r3, [r7, #12]
 8008942:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008946:	2b00      	cmp	r3, #0
 8008948:	d007      	beq.n	800895a <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	681b      	ldr	r3, [r3, #0]
 800894e:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8008952:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008954:	6878      	ldr	r0, [r7, #4]
 8008956:	f000 f905 	bl	8008b64 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800895a:	68bb      	ldr	r3, [r7, #8]
 800895c:	f003 0320 	and.w	r3, r3, #32
 8008960:	2b00      	cmp	r3, #0
 8008962:	d00c      	beq.n	800897e <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8008964:	68fb      	ldr	r3, [r7, #12]
 8008966:	f003 0320 	and.w	r3, r3, #32
 800896a:	2b00      	cmp	r3, #0
 800896c:	d007      	beq.n	800897e <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	681b      	ldr	r3, [r3, #0]
 8008972:	f06f 0220 	mvn.w	r2, #32
 8008976:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008978:	6878      	ldr	r0, [r7, #4]
 800897a:	f000 fadf 	bl	8008f3c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800897e:	bf00      	nop
 8008980:	3710      	adds	r7, #16
 8008982:	46bd      	mov	sp, r7
 8008984:	bd80      	pop	{r7, pc}

08008986 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008986:	b580      	push	{r7, lr}
 8008988:	b084      	sub	sp, #16
 800898a:	af00      	add	r7, sp, #0
 800898c:	6078      	str	r0, [r7, #4]
 800898e:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008990:	2300      	movs	r3, #0
 8008992:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800899a:	2b01      	cmp	r3, #1
 800899c:	d101      	bne.n	80089a2 <HAL_TIM_ConfigClockSource+0x1c>
 800899e:	2302      	movs	r3, #2
 80089a0:	e0b4      	b.n	8008b0c <HAL_TIM_ConfigClockSource+0x186>
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	2201      	movs	r2, #1
 80089a6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	2202      	movs	r2, #2
 80089ae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	681b      	ldr	r3, [r3, #0]
 80089b6:	689b      	ldr	r3, [r3, #8]
 80089b8:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80089ba:	68bb      	ldr	r3, [r7, #8]
 80089bc:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80089c0:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80089c2:	68bb      	ldr	r3, [r7, #8]
 80089c4:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80089c8:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	681b      	ldr	r3, [r3, #0]
 80089ce:	68ba      	ldr	r2, [r7, #8]
 80089d0:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80089d2:	683b      	ldr	r3, [r7, #0]
 80089d4:	681b      	ldr	r3, [r3, #0]
 80089d6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80089da:	d03e      	beq.n	8008a5a <HAL_TIM_ConfigClockSource+0xd4>
 80089dc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80089e0:	f200 8087 	bhi.w	8008af2 <HAL_TIM_ConfigClockSource+0x16c>
 80089e4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80089e8:	f000 8086 	beq.w	8008af8 <HAL_TIM_ConfigClockSource+0x172>
 80089ec:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80089f0:	d87f      	bhi.n	8008af2 <HAL_TIM_ConfigClockSource+0x16c>
 80089f2:	2b70      	cmp	r3, #112	@ 0x70
 80089f4:	d01a      	beq.n	8008a2c <HAL_TIM_ConfigClockSource+0xa6>
 80089f6:	2b70      	cmp	r3, #112	@ 0x70
 80089f8:	d87b      	bhi.n	8008af2 <HAL_TIM_ConfigClockSource+0x16c>
 80089fa:	2b60      	cmp	r3, #96	@ 0x60
 80089fc:	d050      	beq.n	8008aa0 <HAL_TIM_ConfigClockSource+0x11a>
 80089fe:	2b60      	cmp	r3, #96	@ 0x60
 8008a00:	d877      	bhi.n	8008af2 <HAL_TIM_ConfigClockSource+0x16c>
 8008a02:	2b50      	cmp	r3, #80	@ 0x50
 8008a04:	d03c      	beq.n	8008a80 <HAL_TIM_ConfigClockSource+0xfa>
 8008a06:	2b50      	cmp	r3, #80	@ 0x50
 8008a08:	d873      	bhi.n	8008af2 <HAL_TIM_ConfigClockSource+0x16c>
 8008a0a:	2b40      	cmp	r3, #64	@ 0x40
 8008a0c:	d058      	beq.n	8008ac0 <HAL_TIM_ConfigClockSource+0x13a>
 8008a0e:	2b40      	cmp	r3, #64	@ 0x40
 8008a10:	d86f      	bhi.n	8008af2 <HAL_TIM_ConfigClockSource+0x16c>
 8008a12:	2b30      	cmp	r3, #48	@ 0x30
 8008a14:	d064      	beq.n	8008ae0 <HAL_TIM_ConfigClockSource+0x15a>
 8008a16:	2b30      	cmp	r3, #48	@ 0x30
 8008a18:	d86b      	bhi.n	8008af2 <HAL_TIM_ConfigClockSource+0x16c>
 8008a1a:	2b20      	cmp	r3, #32
 8008a1c:	d060      	beq.n	8008ae0 <HAL_TIM_ConfigClockSource+0x15a>
 8008a1e:	2b20      	cmp	r3, #32
 8008a20:	d867      	bhi.n	8008af2 <HAL_TIM_ConfigClockSource+0x16c>
 8008a22:	2b00      	cmp	r3, #0
 8008a24:	d05c      	beq.n	8008ae0 <HAL_TIM_ConfigClockSource+0x15a>
 8008a26:	2b10      	cmp	r3, #16
 8008a28:	d05a      	beq.n	8008ae0 <HAL_TIM_ConfigClockSource+0x15a>
 8008a2a:	e062      	b.n	8008af2 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008a30:	683b      	ldr	r3, [r7, #0]
 8008a32:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008a34:	683b      	ldr	r3, [r7, #0]
 8008a36:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008a38:	683b      	ldr	r3, [r7, #0]
 8008a3a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008a3c:	f000 f9bc 	bl	8008db8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	681b      	ldr	r3, [r3, #0]
 8008a44:	689b      	ldr	r3, [r3, #8]
 8008a46:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008a48:	68bb      	ldr	r3, [r7, #8]
 8008a4a:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8008a4e:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	681b      	ldr	r3, [r3, #0]
 8008a54:	68ba      	ldr	r2, [r7, #8]
 8008a56:	609a      	str	r2, [r3, #8]
      break;
 8008a58:	e04f      	b.n	8008afa <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008a5a:	687b      	ldr	r3, [r7, #4]
 8008a5c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008a5e:	683b      	ldr	r3, [r7, #0]
 8008a60:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008a62:	683b      	ldr	r3, [r7, #0]
 8008a64:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008a66:	683b      	ldr	r3, [r7, #0]
 8008a68:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008a6a:	f000 f9a5 	bl	8008db8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	681b      	ldr	r3, [r3, #0]
 8008a72:	689a      	ldr	r2, [r3, #8]
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	681b      	ldr	r3, [r3, #0]
 8008a78:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8008a7c:	609a      	str	r2, [r3, #8]
      break;
 8008a7e:	e03c      	b.n	8008afa <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008a84:	683b      	ldr	r3, [r7, #0]
 8008a86:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008a88:	683b      	ldr	r3, [r7, #0]
 8008a8a:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008a8c:	461a      	mov	r2, r3
 8008a8e:	f000 f919 	bl	8008cc4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	681b      	ldr	r3, [r3, #0]
 8008a96:	2150      	movs	r1, #80	@ 0x50
 8008a98:	4618      	mov	r0, r3
 8008a9a:	f000 f972 	bl	8008d82 <TIM_ITRx_SetConfig>
      break;
 8008a9e:	e02c      	b.n	8008afa <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008aa4:	683b      	ldr	r3, [r7, #0]
 8008aa6:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008aa8:	683b      	ldr	r3, [r7, #0]
 8008aaa:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8008aac:	461a      	mov	r2, r3
 8008aae:	f000 f938 	bl	8008d22 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	681b      	ldr	r3, [r3, #0]
 8008ab6:	2160      	movs	r1, #96	@ 0x60
 8008ab8:	4618      	mov	r0, r3
 8008aba:	f000 f962 	bl	8008d82 <TIM_ITRx_SetConfig>
      break;
 8008abe:	e01c      	b.n	8008afa <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008ac4:	683b      	ldr	r3, [r7, #0]
 8008ac6:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008ac8:	683b      	ldr	r3, [r7, #0]
 8008aca:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008acc:	461a      	mov	r2, r3
 8008ace:	f000 f8f9 	bl	8008cc4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008ad2:	687b      	ldr	r3, [r7, #4]
 8008ad4:	681b      	ldr	r3, [r3, #0]
 8008ad6:	2140      	movs	r1, #64	@ 0x40
 8008ad8:	4618      	mov	r0, r3
 8008ada:	f000 f952 	bl	8008d82 <TIM_ITRx_SetConfig>
      break;
 8008ade:	e00c      	b.n	8008afa <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	681a      	ldr	r2, [r3, #0]
 8008ae4:	683b      	ldr	r3, [r7, #0]
 8008ae6:	681b      	ldr	r3, [r3, #0]
 8008ae8:	4619      	mov	r1, r3
 8008aea:	4610      	mov	r0, r2
 8008aec:	f000 f949 	bl	8008d82 <TIM_ITRx_SetConfig>
      break;
 8008af0:	e003      	b.n	8008afa <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8008af2:	2301      	movs	r3, #1
 8008af4:	73fb      	strb	r3, [r7, #15]
      break;
 8008af6:	e000      	b.n	8008afa <HAL_TIM_ConfigClockSource+0x174>
      break;
 8008af8:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	2201      	movs	r2, #1
 8008afe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	2200      	movs	r2, #0
 8008b06:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008b0a:	7bfb      	ldrb	r3, [r7, #15]
}
 8008b0c:	4618      	mov	r0, r3
 8008b0e:	3710      	adds	r7, #16
 8008b10:	46bd      	mov	sp, r7
 8008b12:	bd80      	pop	{r7, pc}

08008b14 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008b14:	b480      	push	{r7}
 8008b16:	b083      	sub	sp, #12
 8008b18:	af00      	add	r7, sp, #0
 8008b1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8008b1c:	bf00      	nop
 8008b1e:	370c      	adds	r7, #12
 8008b20:	46bd      	mov	sp, r7
 8008b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b26:	4770      	bx	lr

08008b28 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008b28:	b480      	push	{r7}
 8008b2a:	b083      	sub	sp, #12
 8008b2c:	af00      	add	r7, sp, #0
 8008b2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008b30:	bf00      	nop
 8008b32:	370c      	adds	r7, #12
 8008b34:	46bd      	mov	sp, r7
 8008b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b3a:	4770      	bx	lr

08008b3c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008b3c:	b480      	push	{r7}
 8008b3e:	b083      	sub	sp, #12
 8008b40:	af00      	add	r7, sp, #0
 8008b42:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8008b44:	bf00      	nop
 8008b46:	370c      	adds	r7, #12
 8008b48:	46bd      	mov	sp, r7
 8008b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b4e:	4770      	bx	lr

08008b50 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008b50:	b480      	push	{r7}
 8008b52:	b083      	sub	sp, #12
 8008b54:	af00      	add	r7, sp, #0
 8008b56:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008b58:	bf00      	nop
 8008b5a:	370c      	adds	r7, #12
 8008b5c:	46bd      	mov	sp, r7
 8008b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b62:	4770      	bx	lr

08008b64 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008b64:	b480      	push	{r7}
 8008b66:	b083      	sub	sp, #12
 8008b68:	af00      	add	r7, sp, #0
 8008b6a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008b6c:	bf00      	nop
 8008b6e:	370c      	adds	r7, #12
 8008b70:	46bd      	mov	sp, r7
 8008b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b76:	4770      	bx	lr

08008b78 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8008b78:	b480      	push	{r7}
 8008b7a:	b085      	sub	sp, #20
 8008b7c:	af00      	add	r7, sp, #0
 8008b7e:	6078      	str	r0, [r7, #4]
 8008b80:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	681b      	ldr	r3, [r3, #0]
 8008b86:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	4a43      	ldr	r2, [pc, #268]	@ (8008c98 <TIM_Base_SetConfig+0x120>)
 8008b8c:	4293      	cmp	r3, r2
 8008b8e:	d013      	beq.n	8008bb8 <TIM_Base_SetConfig+0x40>
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008b96:	d00f      	beq.n	8008bb8 <TIM_Base_SetConfig+0x40>
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	4a40      	ldr	r2, [pc, #256]	@ (8008c9c <TIM_Base_SetConfig+0x124>)
 8008b9c:	4293      	cmp	r3, r2
 8008b9e:	d00b      	beq.n	8008bb8 <TIM_Base_SetConfig+0x40>
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	4a3f      	ldr	r2, [pc, #252]	@ (8008ca0 <TIM_Base_SetConfig+0x128>)
 8008ba4:	4293      	cmp	r3, r2
 8008ba6:	d007      	beq.n	8008bb8 <TIM_Base_SetConfig+0x40>
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	4a3e      	ldr	r2, [pc, #248]	@ (8008ca4 <TIM_Base_SetConfig+0x12c>)
 8008bac:	4293      	cmp	r3, r2
 8008bae:	d003      	beq.n	8008bb8 <TIM_Base_SetConfig+0x40>
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	4a3d      	ldr	r2, [pc, #244]	@ (8008ca8 <TIM_Base_SetConfig+0x130>)
 8008bb4:	4293      	cmp	r3, r2
 8008bb6:	d108      	bne.n	8008bca <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008bb8:	68fb      	ldr	r3, [r7, #12]
 8008bba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008bbe:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008bc0:	683b      	ldr	r3, [r7, #0]
 8008bc2:	685b      	ldr	r3, [r3, #4]
 8008bc4:	68fa      	ldr	r2, [r7, #12]
 8008bc6:	4313      	orrs	r3, r2
 8008bc8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008bca:	687b      	ldr	r3, [r7, #4]
 8008bcc:	4a32      	ldr	r2, [pc, #200]	@ (8008c98 <TIM_Base_SetConfig+0x120>)
 8008bce:	4293      	cmp	r3, r2
 8008bd0:	d02b      	beq.n	8008c2a <TIM_Base_SetConfig+0xb2>
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008bd8:	d027      	beq.n	8008c2a <TIM_Base_SetConfig+0xb2>
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	4a2f      	ldr	r2, [pc, #188]	@ (8008c9c <TIM_Base_SetConfig+0x124>)
 8008bde:	4293      	cmp	r3, r2
 8008be0:	d023      	beq.n	8008c2a <TIM_Base_SetConfig+0xb2>
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	4a2e      	ldr	r2, [pc, #184]	@ (8008ca0 <TIM_Base_SetConfig+0x128>)
 8008be6:	4293      	cmp	r3, r2
 8008be8:	d01f      	beq.n	8008c2a <TIM_Base_SetConfig+0xb2>
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	4a2d      	ldr	r2, [pc, #180]	@ (8008ca4 <TIM_Base_SetConfig+0x12c>)
 8008bee:	4293      	cmp	r3, r2
 8008bf0:	d01b      	beq.n	8008c2a <TIM_Base_SetConfig+0xb2>
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	4a2c      	ldr	r2, [pc, #176]	@ (8008ca8 <TIM_Base_SetConfig+0x130>)
 8008bf6:	4293      	cmp	r3, r2
 8008bf8:	d017      	beq.n	8008c2a <TIM_Base_SetConfig+0xb2>
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	4a2b      	ldr	r2, [pc, #172]	@ (8008cac <TIM_Base_SetConfig+0x134>)
 8008bfe:	4293      	cmp	r3, r2
 8008c00:	d013      	beq.n	8008c2a <TIM_Base_SetConfig+0xb2>
 8008c02:	687b      	ldr	r3, [r7, #4]
 8008c04:	4a2a      	ldr	r2, [pc, #168]	@ (8008cb0 <TIM_Base_SetConfig+0x138>)
 8008c06:	4293      	cmp	r3, r2
 8008c08:	d00f      	beq.n	8008c2a <TIM_Base_SetConfig+0xb2>
 8008c0a:	687b      	ldr	r3, [r7, #4]
 8008c0c:	4a29      	ldr	r2, [pc, #164]	@ (8008cb4 <TIM_Base_SetConfig+0x13c>)
 8008c0e:	4293      	cmp	r3, r2
 8008c10:	d00b      	beq.n	8008c2a <TIM_Base_SetConfig+0xb2>
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	4a28      	ldr	r2, [pc, #160]	@ (8008cb8 <TIM_Base_SetConfig+0x140>)
 8008c16:	4293      	cmp	r3, r2
 8008c18:	d007      	beq.n	8008c2a <TIM_Base_SetConfig+0xb2>
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	4a27      	ldr	r2, [pc, #156]	@ (8008cbc <TIM_Base_SetConfig+0x144>)
 8008c1e:	4293      	cmp	r3, r2
 8008c20:	d003      	beq.n	8008c2a <TIM_Base_SetConfig+0xb2>
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	4a26      	ldr	r2, [pc, #152]	@ (8008cc0 <TIM_Base_SetConfig+0x148>)
 8008c26:	4293      	cmp	r3, r2
 8008c28:	d108      	bne.n	8008c3c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008c2a:	68fb      	ldr	r3, [r7, #12]
 8008c2c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008c30:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008c32:	683b      	ldr	r3, [r7, #0]
 8008c34:	68db      	ldr	r3, [r3, #12]
 8008c36:	68fa      	ldr	r2, [r7, #12]
 8008c38:	4313      	orrs	r3, r2
 8008c3a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008c3c:	68fb      	ldr	r3, [r7, #12]
 8008c3e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8008c42:	683b      	ldr	r3, [r7, #0]
 8008c44:	695b      	ldr	r3, [r3, #20]
 8008c46:	4313      	orrs	r3, r2
 8008c48:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008c4a:	683b      	ldr	r3, [r7, #0]
 8008c4c:	689a      	ldr	r2, [r3, #8]
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008c52:	683b      	ldr	r3, [r7, #0]
 8008c54:	681a      	ldr	r2, [r3, #0]
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	4a0e      	ldr	r2, [pc, #56]	@ (8008c98 <TIM_Base_SetConfig+0x120>)
 8008c5e:	4293      	cmp	r3, r2
 8008c60:	d003      	beq.n	8008c6a <TIM_Base_SetConfig+0xf2>
 8008c62:	687b      	ldr	r3, [r7, #4]
 8008c64:	4a10      	ldr	r2, [pc, #64]	@ (8008ca8 <TIM_Base_SetConfig+0x130>)
 8008c66:	4293      	cmp	r3, r2
 8008c68:	d103      	bne.n	8008c72 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008c6a:	683b      	ldr	r3, [r7, #0]
 8008c6c:	691a      	ldr	r2, [r3, #16]
 8008c6e:	687b      	ldr	r3, [r7, #4]
 8008c70:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	681b      	ldr	r3, [r3, #0]
 8008c76:	f043 0204 	orr.w	r2, r3, #4
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	2201      	movs	r2, #1
 8008c82:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	68fa      	ldr	r2, [r7, #12]
 8008c88:	601a      	str	r2, [r3, #0]
}
 8008c8a:	bf00      	nop
 8008c8c:	3714      	adds	r7, #20
 8008c8e:	46bd      	mov	sp, r7
 8008c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c94:	4770      	bx	lr
 8008c96:	bf00      	nop
 8008c98:	40010000 	.word	0x40010000
 8008c9c:	40000400 	.word	0x40000400
 8008ca0:	40000800 	.word	0x40000800
 8008ca4:	40000c00 	.word	0x40000c00
 8008ca8:	40010400 	.word	0x40010400
 8008cac:	40014000 	.word	0x40014000
 8008cb0:	40014400 	.word	0x40014400
 8008cb4:	40014800 	.word	0x40014800
 8008cb8:	40001800 	.word	0x40001800
 8008cbc:	40001c00 	.word	0x40001c00
 8008cc0:	40002000 	.word	0x40002000

08008cc4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008cc4:	b480      	push	{r7}
 8008cc6:	b087      	sub	sp, #28
 8008cc8:	af00      	add	r7, sp, #0
 8008cca:	60f8      	str	r0, [r7, #12]
 8008ccc:	60b9      	str	r1, [r7, #8]
 8008cce:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008cd0:	68fb      	ldr	r3, [r7, #12]
 8008cd2:	6a1b      	ldr	r3, [r3, #32]
 8008cd4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008cd6:	68fb      	ldr	r3, [r7, #12]
 8008cd8:	6a1b      	ldr	r3, [r3, #32]
 8008cda:	f023 0201 	bic.w	r2, r3, #1
 8008cde:	68fb      	ldr	r3, [r7, #12]
 8008ce0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008ce2:	68fb      	ldr	r3, [r7, #12]
 8008ce4:	699b      	ldr	r3, [r3, #24]
 8008ce6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008ce8:	693b      	ldr	r3, [r7, #16]
 8008cea:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008cee:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008cf0:	687b      	ldr	r3, [r7, #4]
 8008cf2:	011b      	lsls	r3, r3, #4
 8008cf4:	693a      	ldr	r2, [r7, #16]
 8008cf6:	4313      	orrs	r3, r2
 8008cf8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008cfa:	697b      	ldr	r3, [r7, #20]
 8008cfc:	f023 030a 	bic.w	r3, r3, #10
 8008d00:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008d02:	697a      	ldr	r2, [r7, #20]
 8008d04:	68bb      	ldr	r3, [r7, #8]
 8008d06:	4313      	orrs	r3, r2
 8008d08:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008d0a:	68fb      	ldr	r3, [r7, #12]
 8008d0c:	693a      	ldr	r2, [r7, #16]
 8008d0e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008d10:	68fb      	ldr	r3, [r7, #12]
 8008d12:	697a      	ldr	r2, [r7, #20]
 8008d14:	621a      	str	r2, [r3, #32]
}
 8008d16:	bf00      	nop
 8008d18:	371c      	adds	r7, #28
 8008d1a:	46bd      	mov	sp, r7
 8008d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d20:	4770      	bx	lr

08008d22 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008d22:	b480      	push	{r7}
 8008d24:	b087      	sub	sp, #28
 8008d26:	af00      	add	r7, sp, #0
 8008d28:	60f8      	str	r0, [r7, #12]
 8008d2a:	60b9      	str	r1, [r7, #8]
 8008d2c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8008d2e:	68fb      	ldr	r3, [r7, #12]
 8008d30:	6a1b      	ldr	r3, [r3, #32]
 8008d32:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008d34:	68fb      	ldr	r3, [r7, #12]
 8008d36:	6a1b      	ldr	r3, [r3, #32]
 8008d38:	f023 0210 	bic.w	r2, r3, #16
 8008d3c:	68fb      	ldr	r3, [r7, #12]
 8008d3e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008d40:	68fb      	ldr	r3, [r7, #12]
 8008d42:	699b      	ldr	r3, [r3, #24]
 8008d44:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008d46:	693b      	ldr	r3, [r7, #16]
 8008d48:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8008d4c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	031b      	lsls	r3, r3, #12
 8008d52:	693a      	ldr	r2, [r7, #16]
 8008d54:	4313      	orrs	r3, r2
 8008d56:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008d58:	697b      	ldr	r3, [r7, #20]
 8008d5a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8008d5e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008d60:	68bb      	ldr	r3, [r7, #8]
 8008d62:	011b      	lsls	r3, r3, #4
 8008d64:	697a      	ldr	r2, [r7, #20]
 8008d66:	4313      	orrs	r3, r2
 8008d68:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008d6a:	68fb      	ldr	r3, [r7, #12]
 8008d6c:	693a      	ldr	r2, [r7, #16]
 8008d6e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008d70:	68fb      	ldr	r3, [r7, #12]
 8008d72:	697a      	ldr	r2, [r7, #20]
 8008d74:	621a      	str	r2, [r3, #32]
}
 8008d76:	bf00      	nop
 8008d78:	371c      	adds	r7, #28
 8008d7a:	46bd      	mov	sp, r7
 8008d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d80:	4770      	bx	lr

08008d82 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8008d82:	b480      	push	{r7}
 8008d84:	b085      	sub	sp, #20
 8008d86:	af00      	add	r7, sp, #0
 8008d88:	6078      	str	r0, [r7, #4]
 8008d8a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	689b      	ldr	r3, [r3, #8]
 8008d90:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008d92:	68fb      	ldr	r3, [r7, #12]
 8008d94:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008d98:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8008d9a:	683a      	ldr	r2, [r7, #0]
 8008d9c:	68fb      	ldr	r3, [r7, #12]
 8008d9e:	4313      	orrs	r3, r2
 8008da0:	f043 0307 	orr.w	r3, r3, #7
 8008da4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008da6:	687b      	ldr	r3, [r7, #4]
 8008da8:	68fa      	ldr	r2, [r7, #12]
 8008daa:	609a      	str	r2, [r3, #8]
}
 8008dac:	bf00      	nop
 8008dae:	3714      	adds	r7, #20
 8008db0:	46bd      	mov	sp, r7
 8008db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008db6:	4770      	bx	lr

08008db8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008db8:	b480      	push	{r7}
 8008dba:	b087      	sub	sp, #28
 8008dbc:	af00      	add	r7, sp, #0
 8008dbe:	60f8      	str	r0, [r7, #12]
 8008dc0:	60b9      	str	r1, [r7, #8]
 8008dc2:	607a      	str	r2, [r7, #4]
 8008dc4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008dc6:	68fb      	ldr	r3, [r7, #12]
 8008dc8:	689b      	ldr	r3, [r3, #8]
 8008dca:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008dcc:	697b      	ldr	r3, [r7, #20]
 8008dce:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008dd2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008dd4:	683b      	ldr	r3, [r7, #0]
 8008dd6:	021a      	lsls	r2, r3, #8
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	431a      	orrs	r2, r3
 8008ddc:	68bb      	ldr	r3, [r7, #8]
 8008dde:	4313      	orrs	r3, r2
 8008de0:	697a      	ldr	r2, [r7, #20]
 8008de2:	4313      	orrs	r3, r2
 8008de4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008de6:	68fb      	ldr	r3, [r7, #12]
 8008de8:	697a      	ldr	r2, [r7, #20]
 8008dea:	609a      	str	r2, [r3, #8]
}
 8008dec:	bf00      	nop
 8008dee:	371c      	adds	r7, #28
 8008df0:	46bd      	mov	sp, r7
 8008df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008df6:	4770      	bx	lr

08008df8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008df8:	b480      	push	{r7}
 8008dfa:	b087      	sub	sp, #28
 8008dfc:	af00      	add	r7, sp, #0
 8008dfe:	60f8      	str	r0, [r7, #12]
 8008e00:	60b9      	str	r1, [r7, #8]
 8008e02:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008e04:	68bb      	ldr	r3, [r7, #8]
 8008e06:	f003 031f 	and.w	r3, r3, #31
 8008e0a:	2201      	movs	r2, #1
 8008e0c:	fa02 f303 	lsl.w	r3, r2, r3
 8008e10:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8008e12:	68fb      	ldr	r3, [r7, #12]
 8008e14:	6a1a      	ldr	r2, [r3, #32]
 8008e16:	697b      	ldr	r3, [r7, #20]
 8008e18:	43db      	mvns	r3, r3
 8008e1a:	401a      	ands	r2, r3
 8008e1c:	68fb      	ldr	r3, [r7, #12]
 8008e1e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008e20:	68fb      	ldr	r3, [r7, #12]
 8008e22:	6a1a      	ldr	r2, [r3, #32]
 8008e24:	68bb      	ldr	r3, [r7, #8]
 8008e26:	f003 031f 	and.w	r3, r3, #31
 8008e2a:	6879      	ldr	r1, [r7, #4]
 8008e2c:	fa01 f303 	lsl.w	r3, r1, r3
 8008e30:	431a      	orrs	r2, r3
 8008e32:	68fb      	ldr	r3, [r7, #12]
 8008e34:	621a      	str	r2, [r3, #32]
}
 8008e36:	bf00      	nop
 8008e38:	371c      	adds	r7, #28
 8008e3a:	46bd      	mov	sp, r7
 8008e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e40:	4770      	bx	lr
	...

08008e44 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008e44:	b480      	push	{r7}
 8008e46:	b085      	sub	sp, #20
 8008e48:	af00      	add	r7, sp, #0
 8008e4a:	6078      	str	r0, [r7, #4]
 8008e4c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008e54:	2b01      	cmp	r3, #1
 8008e56:	d101      	bne.n	8008e5c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008e58:	2302      	movs	r3, #2
 8008e5a:	e05a      	b.n	8008f12 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	2201      	movs	r2, #1
 8008e60:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	2202      	movs	r2, #2
 8008e68:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	681b      	ldr	r3, [r3, #0]
 8008e70:	685b      	ldr	r3, [r3, #4]
 8008e72:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	681b      	ldr	r3, [r3, #0]
 8008e78:	689b      	ldr	r3, [r3, #8]
 8008e7a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008e7c:	68fb      	ldr	r3, [r7, #12]
 8008e7e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008e82:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008e84:	683b      	ldr	r3, [r7, #0]
 8008e86:	681b      	ldr	r3, [r3, #0]
 8008e88:	68fa      	ldr	r2, [r7, #12]
 8008e8a:	4313      	orrs	r3, r2
 8008e8c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008e8e:	687b      	ldr	r3, [r7, #4]
 8008e90:	681b      	ldr	r3, [r3, #0]
 8008e92:	68fa      	ldr	r2, [r7, #12]
 8008e94:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008e96:	687b      	ldr	r3, [r7, #4]
 8008e98:	681b      	ldr	r3, [r3, #0]
 8008e9a:	4a21      	ldr	r2, [pc, #132]	@ (8008f20 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8008e9c:	4293      	cmp	r3, r2
 8008e9e:	d022      	beq.n	8008ee6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	681b      	ldr	r3, [r3, #0]
 8008ea4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008ea8:	d01d      	beq.n	8008ee6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	681b      	ldr	r3, [r3, #0]
 8008eae:	4a1d      	ldr	r2, [pc, #116]	@ (8008f24 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8008eb0:	4293      	cmp	r3, r2
 8008eb2:	d018      	beq.n	8008ee6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	681b      	ldr	r3, [r3, #0]
 8008eb8:	4a1b      	ldr	r2, [pc, #108]	@ (8008f28 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8008eba:	4293      	cmp	r3, r2
 8008ebc:	d013      	beq.n	8008ee6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	681b      	ldr	r3, [r3, #0]
 8008ec2:	4a1a      	ldr	r2, [pc, #104]	@ (8008f2c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8008ec4:	4293      	cmp	r3, r2
 8008ec6:	d00e      	beq.n	8008ee6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	681b      	ldr	r3, [r3, #0]
 8008ecc:	4a18      	ldr	r2, [pc, #96]	@ (8008f30 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8008ece:	4293      	cmp	r3, r2
 8008ed0:	d009      	beq.n	8008ee6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	681b      	ldr	r3, [r3, #0]
 8008ed6:	4a17      	ldr	r2, [pc, #92]	@ (8008f34 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8008ed8:	4293      	cmp	r3, r2
 8008eda:	d004      	beq.n	8008ee6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008edc:	687b      	ldr	r3, [r7, #4]
 8008ede:	681b      	ldr	r3, [r3, #0]
 8008ee0:	4a15      	ldr	r2, [pc, #84]	@ (8008f38 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8008ee2:	4293      	cmp	r3, r2
 8008ee4:	d10c      	bne.n	8008f00 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008ee6:	68bb      	ldr	r3, [r7, #8]
 8008ee8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008eec:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008eee:	683b      	ldr	r3, [r7, #0]
 8008ef0:	685b      	ldr	r3, [r3, #4]
 8008ef2:	68ba      	ldr	r2, [r7, #8]
 8008ef4:	4313      	orrs	r3, r2
 8008ef6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	681b      	ldr	r3, [r3, #0]
 8008efc:	68ba      	ldr	r2, [r7, #8]
 8008efe:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	2201      	movs	r2, #1
 8008f04:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	2200      	movs	r2, #0
 8008f0c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8008f10:	2300      	movs	r3, #0
}
 8008f12:	4618      	mov	r0, r3
 8008f14:	3714      	adds	r7, #20
 8008f16:	46bd      	mov	sp, r7
 8008f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f1c:	4770      	bx	lr
 8008f1e:	bf00      	nop
 8008f20:	40010000 	.word	0x40010000
 8008f24:	40000400 	.word	0x40000400
 8008f28:	40000800 	.word	0x40000800
 8008f2c:	40000c00 	.word	0x40000c00
 8008f30:	40010400 	.word	0x40010400
 8008f34:	40014000 	.word	0x40014000
 8008f38:	40001800 	.word	0x40001800

08008f3c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008f3c:	b480      	push	{r7}
 8008f3e:	b083      	sub	sp, #12
 8008f40:	af00      	add	r7, sp, #0
 8008f42:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008f44:	bf00      	nop
 8008f46:	370c      	adds	r7, #12
 8008f48:	46bd      	mov	sp, r7
 8008f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f4e:	4770      	bx	lr

08008f50 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008f50:	b480      	push	{r7}
 8008f52:	b083      	sub	sp, #12
 8008f54:	af00      	add	r7, sp, #0
 8008f56:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008f58:	bf00      	nop
 8008f5a:	370c      	adds	r7, #12
 8008f5c:	46bd      	mov	sp, r7
 8008f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f62:	4770      	bx	lr

08008f64 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008f64:	b580      	push	{r7, lr}
 8008f66:	b082      	sub	sp, #8
 8008f68:	af00      	add	r7, sp, #0
 8008f6a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	2b00      	cmp	r3, #0
 8008f70:	d101      	bne.n	8008f76 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008f72:	2301      	movs	r3, #1
 8008f74:	e042      	b.n	8008ffc <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8008f76:	687b      	ldr	r3, [r7, #4]
 8008f78:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008f7c:	b2db      	uxtb	r3, r3
 8008f7e:	2b00      	cmp	r3, #0
 8008f80:	d106      	bne.n	8008f90 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	2200      	movs	r2, #0
 8008f86:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008f8a:	6878      	ldr	r0, [r7, #4]
 8008f8c:	f7fb fda2 	bl	8004ad4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008f90:	687b      	ldr	r3, [r7, #4]
 8008f92:	2224      	movs	r2, #36	@ 0x24
 8008f94:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8008f98:	687b      	ldr	r3, [r7, #4]
 8008f9a:	681b      	ldr	r3, [r3, #0]
 8008f9c:	68da      	ldr	r2, [r3, #12]
 8008f9e:	687b      	ldr	r3, [r7, #4]
 8008fa0:	681b      	ldr	r3, [r3, #0]
 8008fa2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8008fa6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8008fa8:	6878      	ldr	r0, [r7, #4]
 8008faa:	f000 fcef 	bl	800998c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008fae:	687b      	ldr	r3, [r7, #4]
 8008fb0:	681b      	ldr	r3, [r3, #0]
 8008fb2:	691a      	ldr	r2, [r3, #16]
 8008fb4:	687b      	ldr	r3, [r7, #4]
 8008fb6:	681b      	ldr	r3, [r3, #0]
 8008fb8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8008fbc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008fbe:	687b      	ldr	r3, [r7, #4]
 8008fc0:	681b      	ldr	r3, [r3, #0]
 8008fc2:	695a      	ldr	r2, [r3, #20]
 8008fc4:	687b      	ldr	r3, [r7, #4]
 8008fc6:	681b      	ldr	r3, [r3, #0]
 8008fc8:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8008fcc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8008fce:	687b      	ldr	r3, [r7, #4]
 8008fd0:	681b      	ldr	r3, [r3, #0]
 8008fd2:	68da      	ldr	r2, [r3, #12]
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	681b      	ldr	r3, [r3, #0]
 8008fd8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8008fdc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008fde:	687b      	ldr	r3, [r7, #4]
 8008fe0:	2200      	movs	r2, #0
 8008fe2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8008fe4:	687b      	ldr	r3, [r7, #4]
 8008fe6:	2220      	movs	r2, #32
 8008fe8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8008fec:	687b      	ldr	r3, [r7, #4]
 8008fee:	2220      	movs	r2, #32
 8008ff0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008ff4:	687b      	ldr	r3, [r7, #4]
 8008ff6:	2200      	movs	r2, #0
 8008ff8:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8008ffa:	2300      	movs	r3, #0
}
 8008ffc:	4618      	mov	r0, r3
 8008ffe:	3708      	adds	r7, #8
 8009000:	46bd      	mov	sp, r7
 8009002:	bd80      	pop	{r7, pc}

08009004 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009004:	b580      	push	{r7, lr}
 8009006:	b084      	sub	sp, #16
 8009008:	af00      	add	r7, sp, #0
 800900a:	60f8      	str	r0, [r7, #12]
 800900c:	60b9      	str	r1, [r7, #8]
 800900e:	4613      	mov	r3, r2
 8009010:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8009012:	68fb      	ldr	r3, [r7, #12]
 8009014:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8009018:	b2db      	uxtb	r3, r3
 800901a:	2b20      	cmp	r3, #32
 800901c:	d112      	bne.n	8009044 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 800901e:	68bb      	ldr	r3, [r7, #8]
 8009020:	2b00      	cmp	r3, #0
 8009022:	d002      	beq.n	800902a <HAL_UART_Receive_IT+0x26>
 8009024:	88fb      	ldrh	r3, [r7, #6]
 8009026:	2b00      	cmp	r3, #0
 8009028:	d101      	bne.n	800902e <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800902a:	2301      	movs	r3, #1
 800902c:	e00b      	b.n	8009046 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800902e:	68fb      	ldr	r3, [r7, #12]
 8009030:	2200      	movs	r2, #0
 8009032:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8009034:	88fb      	ldrh	r3, [r7, #6]
 8009036:	461a      	mov	r2, r3
 8009038:	68b9      	ldr	r1, [r7, #8]
 800903a:	68f8      	ldr	r0, [r7, #12]
 800903c:	f000 fad2 	bl	80095e4 <UART_Start_Receive_IT>
 8009040:	4603      	mov	r3, r0
 8009042:	e000      	b.n	8009046 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8009044:	2302      	movs	r3, #2
  }
}
 8009046:	4618      	mov	r0, r3
 8009048:	3710      	adds	r7, #16
 800904a:	46bd      	mov	sp, r7
 800904c:	bd80      	pop	{r7, pc}
	...

08009050 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8009050:	b580      	push	{r7, lr}
 8009052:	b0ba      	sub	sp, #232	@ 0xe8
 8009054:	af00      	add	r7, sp, #0
 8009056:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8009058:	687b      	ldr	r3, [r7, #4]
 800905a:	681b      	ldr	r3, [r3, #0]
 800905c:	681b      	ldr	r3, [r3, #0]
 800905e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8009062:	687b      	ldr	r3, [r7, #4]
 8009064:	681b      	ldr	r3, [r3, #0]
 8009066:	68db      	ldr	r3, [r3, #12]
 8009068:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	681b      	ldr	r3, [r3, #0]
 8009070:	695b      	ldr	r3, [r3, #20]
 8009072:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8009076:	2300      	movs	r3, #0
 8009078:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 800907c:	2300      	movs	r3, #0
 800907e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8009082:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009086:	f003 030f 	and.w	r3, r3, #15
 800908a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800908e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8009092:	2b00      	cmp	r3, #0
 8009094:	d10f      	bne.n	80090b6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8009096:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800909a:	f003 0320 	and.w	r3, r3, #32
 800909e:	2b00      	cmp	r3, #0
 80090a0:	d009      	beq.n	80090b6 <HAL_UART_IRQHandler+0x66>
 80090a2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80090a6:	f003 0320 	and.w	r3, r3, #32
 80090aa:	2b00      	cmp	r3, #0
 80090ac:	d003      	beq.n	80090b6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80090ae:	6878      	ldr	r0, [r7, #4]
 80090b0:	f000 fbae 	bl	8009810 <UART_Receive_IT>
      return;
 80090b4:	e273      	b.n	800959e <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80090b6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80090ba:	2b00      	cmp	r3, #0
 80090bc:	f000 80de 	beq.w	800927c <HAL_UART_IRQHandler+0x22c>
 80090c0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80090c4:	f003 0301 	and.w	r3, r3, #1
 80090c8:	2b00      	cmp	r3, #0
 80090ca:	d106      	bne.n	80090da <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80090cc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80090d0:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80090d4:	2b00      	cmp	r3, #0
 80090d6:	f000 80d1 	beq.w	800927c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80090da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80090de:	f003 0301 	and.w	r3, r3, #1
 80090e2:	2b00      	cmp	r3, #0
 80090e4:	d00b      	beq.n	80090fe <HAL_UART_IRQHandler+0xae>
 80090e6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80090ea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80090ee:	2b00      	cmp	r3, #0
 80090f0:	d005      	beq.n	80090fe <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80090f2:	687b      	ldr	r3, [r7, #4]
 80090f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80090f6:	f043 0201 	orr.w	r2, r3, #1
 80090fa:	687b      	ldr	r3, [r7, #4]
 80090fc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80090fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009102:	f003 0304 	and.w	r3, r3, #4
 8009106:	2b00      	cmp	r3, #0
 8009108:	d00b      	beq.n	8009122 <HAL_UART_IRQHandler+0xd2>
 800910a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800910e:	f003 0301 	and.w	r3, r3, #1
 8009112:	2b00      	cmp	r3, #0
 8009114:	d005      	beq.n	8009122 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009116:	687b      	ldr	r3, [r7, #4]
 8009118:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800911a:	f043 0202 	orr.w	r2, r3, #2
 800911e:	687b      	ldr	r3, [r7, #4]
 8009120:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8009122:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009126:	f003 0302 	and.w	r3, r3, #2
 800912a:	2b00      	cmp	r3, #0
 800912c:	d00b      	beq.n	8009146 <HAL_UART_IRQHandler+0xf6>
 800912e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009132:	f003 0301 	and.w	r3, r3, #1
 8009136:	2b00      	cmp	r3, #0
 8009138:	d005      	beq.n	8009146 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800913a:	687b      	ldr	r3, [r7, #4]
 800913c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800913e:	f043 0204 	orr.w	r2, r3, #4
 8009142:	687b      	ldr	r3, [r7, #4]
 8009144:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8009146:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800914a:	f003 0308 	and.w	r3, r3, #8
 800914e:	2b00      	cmp	r3, #0
 8009150:	d011      	beq.n	8009176 <HAL_UART_IRQHandler+0x126>
 8009152:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009156:	f003 0320 	and.w	r3, r3, #32
 800915a:	2b00      	cmp	r3, #0
 800915c:	d105      	bne.n	800916a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800915e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009162:	f003 0301 	and.w	r3, r3, #1
 8009166:	2b00      	cmp	r3, #0
 8009168:	d005      	beq.n	8009176 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800916e:	f043 0208 	orr.w	r2, r3, #8
 8009172:	687b      	ldr	r3, [r7, #4]
 8009174:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009176:	687b      	ldr	r3, [r7, #4]
 8009178:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800917a:	2b00      	cmp	r3, #0
 800917c:	f000 820a 	beq.w	8009594 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8009180:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009184:	f003 0320 	and.w	r3, r3, #32
 8009188:	2b00      	cmp	r3, #0
 800918a:	d008      	beq.n	800919e <HAL_UART_IRQHandler+0x14e>
 800918c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009190:	f003 0320 	and.w	r3, r3, #32
 8009194:	2b00      	cmp	r3, #0
 8009196:	d002      	beq.n	800919e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8009198:	6878      	ldr	r0, [r7, #4]
 800919a:	f000 fb39 	bl	8009810 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	681b      	ldr	r3, [r3, #0]
 80091a2:	695b      	ldr	r3, [r3, #20]
 80091a4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80091a8:	2b40      	cmp	r3, #64	@ 0x40
 80091aa:	bf0c      	ite	eq
 80091ac:	2301      	moveq	r3, #1
 80091ae:	2300      	movne	r3, #0
 80091b0:	b2db      	uxtb	r3, r3
 80091b2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80091ba:	f003 0308 	and.w	r3, r3, #8
 80091be:	2b00      	cmp	r3, #0
 80091c0:	d103      	bne.n	80091ca <HAL_UART_IRQHandler+0x17a>
 80091c2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80091c6:	2b00      	cmp	r3, #0
 80091c8:	d04f      	beq.n	800926a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80091ca:	6878      	ldr	r0, [r7, #4]
 80091cc:	f000 fa44 	bl	8009658 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	681b      	ldr	r3, [r3, #0]
 80091d4:	695b      	ldr	r3, [r3, #20]
 80091d6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80091da:	2b40      	cmp	r3, #64	@ 0x40
 80091dc:	d141      	bne.n	8009262 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80091de:	687b      	ldr	r3, [r7, #4]
 80091e0:	681b      	ldr	r3, [r3, #0]
 80091e2:	3314      	adds	r3, #20
 80091e4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80091e8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80091ec:	e853 3f00 	ldrex	r3, [r3]
 80091f0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80091f4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80091f8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80091fc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8009200:	687b      	ldr	r3, [r7, #4]
 8009202:	681b      	ldr	r3, [r3, #0]
 8009204:	3314      	adds	r3, #20
 8009206:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800920a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800920e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009212:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8009216:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800921a:	e841 2300 	strex	r3, r2, [r1]
 800921e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8009222:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009226:	2b00      	cmp	r3, #0
 8009228:	d1d9      	bne.n	80091de <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800922a:	687b      	ldr	r3, [r7, #4]
 800922c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800922e:	2b00      	cmp	r3, #0
 8009230:	d013      	beq.n	800925a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8009232:	687b      	ldr	r3, [r7, #4]
 8009234:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009236:	4a8a      	ldr	r2, [pc, #552]	@ (8009460 <HAL_UART_IRQHandler+0x410>)
 8009238:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800923a:	687b      	ldr	r3, [r7, #4]
 800923c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800923e:	4618      	mov	r0, r3
 8009240:	f7fc fb6c 	bl	800591c <HAL_DMA_Abort_IT>
 8009244:	4603      	mov	r3, r0
 8009246:	2b00      	cmp	r3, #0
 8009248:	d016      	beq.n	8009278 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800924a:	687b      	ldr	r3, [r7, #4]
 800924c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800924e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009250:	687a      	ldr	r2, [r7, #4]
 8009252:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8009254:	4610      	mov	r0, r2
 8009256:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009258:	e00e      	b.n	8009278 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800925a:	6878      	ldr	r0, [r7, #4]
 800925c:	f000 f9ac 	bl	80095b8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009260:	e00a      	b.n	8009278 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009262:	6878      	ldr	r0, [r7, #4]
 8009264:	f000 f9a8 	bl	80095b8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009268:	e006      	b.n	8009278 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800926a:	6878      	ldr	r0, [r7, #4]
 800926c:	f000 f9a4 	bl	80095b8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	2200      	movs	r2, #0
 8009274:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8009276:	e18d      	b.n	8009594 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009278:	bf00      	nop
    return;
 800927a:	e18b      	b.n	8009594 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800927c:	687b      	ldr	r3, [r7, #4]
 800927e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009280:	2b01      	cmp	r3, #1
 8009282:	f040 8167 	bne.w	8009554 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8009286:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800928a:	f003 0310 	and.w	r3, r3, #16
 800928e:	2b00      	cmp	r3, #0
 8009290:	f000 8160 	beq.w	8009554 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8009294:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009298:	f003 0310 	and.w	r3, r3, #16
 800929c:	2b00      	cmp	r3, #0
 800929e:	f000 8159 	beq.w	8009554 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80092a2:	2300      	movs	r3, #0
 80092a4:	60bb      	str	r3, [r7, #8]
 80092a6:	687b      	ldr	r3, [r7, #4]
 80092a8:	681b      	ldr	r3, [r3, #0]
 80092aa:	681b      	ldr	r3, [r3, #0]
 80092ac:	60bb      	str	r3, [r7, #8]
 80092ae:	687b      	ldr	r3, [r7, #4]
 80092b0:	681b      	ldr	r3, [r3, #0]
 80092b2:	685b      	ldr	r3, [r3, #4]
 80092b4:	60bb      	str	r3, [r7, #8]
 80092b6:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80092b8:	687b      	ldr	r3, [r7, #4]
 80092ba:	681b      	ldr	r3, [r3, #0]
 80092bc:	695b      	ldr	r3, [r3, #20]
 80092be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80092c2:	2b40      	cmp	r3, #64	@ 0x40
 80092c4:	f040 80ce 	bne.w	8009464 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80092c8:	687b      	ldr	r3, [r7, #4]
 80092ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80092cc:	681b      	ldr	r3, [r3, #0]
 80092ce:	685b      	ldr	r3, [r3, #4]
 80092d0:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80092d4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80092d8:	2b00      	cmp	r3, #0
 80092da:	f000 80a9 	beq.w	8009430 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80092de:	687b      	ldr	r3, [r7, #4]
 80092e0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80092e2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80092e6:	429a      	cmp	r2, r3
 80092e8:	f080 80a2 	bcs.w	8009430 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80092ec:	687b      	ldr	r3, [r7, #4]
 80092ee:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80092f2:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80092f8:	69db      	ldr	r3, [r3, #28]
 80092fa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80092fe:	f000 8088 	beq.w	8009412 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009302:	687b      	ldr	r3, [r7, #4]
 8009304:	681b      	ldr	r3, [r3, #0]
 8009306:	330c      	adds	r3, #12
 8009308:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800930c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8009310:	e853 3f00 	ldrex	r3, [r3]
 8009314:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8009318:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800931c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009320:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8009324:	687b      	ldr	r3, [r7, #4]
 8009326:	681b      	ldr	r3, [r3, #0]
 8009328:	330c      	adds	r3, #12
 800932a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800932e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8009332:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009336:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800933a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800933e:	e841 2300 	strex	r3, r2, [r1]
 8009342:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8009346:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800934a:	2b00      	cmp	r3, #0
 800934c:	d1d9      	bne.n	8009302 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800934e:	687b      	ldr	r3, [r7, #4]
 8009350:	681b      	ldr	r3, [r3, #0]
 8009352:	3314      	adds	r3, #20
 8009354:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009356:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009358:	e853 3f00 	ldrex	r3, [r3]
 800935c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800935e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009360:	f023 0301 	bic.w	r3, r3, #1
 8009364:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8009368:	687b      	ldr	r3, [r7, #4]
 800936a:	681b      	ldr	r3, [r3, #0]
 800936c:	3314      	adds	r3, #20
 800936e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8009372:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8009376:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009378:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800937a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800937e:	e841 2300 	strex	r3, r2, [r1]
 8009382:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8009384:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009386:	2b00      	cmp	r3, #0
 8009388:	d1e1      	bne.n	800934e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800938a:	687b      	ldr	r3, [r7, #4]
 800938c:	681b      	ldr	r3, [r3, #0]
 800938e:	3314      	adds	r3, #20
 8009390:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009392:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009394:	e853 3f00 	ldrex	r3, [r3]
 8009398:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800939a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800939c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80093a0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80093a4:	687b      	ldr	r3, [r7, #4]
 80093a6:	681b      	ldr	r3, [r3, #0]
 80093a8:	3314      	adds	r3, #20
 80093aa:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80093ae:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80093b0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80093b2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80093b4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80093b6:	e841 2300 	strex	r3, r2, [r1]
 80093ba:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80093bc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80093be:	2b00      	cmp	r3, #0
 80093c0:	d1e3      	bne.n	800938a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	2220      	movs	r2, #32
 80093c6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80093ca:	687b      	ldr	r3, [r7, #4]
 80093cc:	2200      	movs	r2, #0
 80093ce:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80093d0:	687b      	ldr	r3, [r7, #4]
 80093d2:	681b      	ldr	r3, [r3, #0]
 80093d4:	330c      	adds	r3, #12
 80093d6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80093d8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80093da:	e853 3f00 	ldrex	r3, [r3]
 80093de:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80093e0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80093e2:	f023 0310 	bic.w	r3, r3, #16
 80093e6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80093ea:	687b      	ldr	r3, [r7, #4]
 80093ec:	681b      	ldr	r3, [r3, #0]
 80093ee:	330c      	adds	r3, #12
 80093f0:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80093f4:	65ba      	str	r2, [r7, #88]	@ 0x58
 80093f6:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80093f8:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80093fa:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80093fc:	e841 2300 	strex	r3, r2, [r1]
 8009400:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8009402:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009404:	2b00      	cmp	r3, #0
 8009406:	d1e3      	bne.n	80093d0 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8009408:	687b      	ldr	r3, [r7, #4]
 800940a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800940c:	4618      	mov	r0, r3
 800940e:	f7fc fa15 	bl	800583c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009412:	687b      	ldr	r3, [r7, #4]
 8009414:	2202      	movs	r2, #2
 8009416:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8009418:	687b      	ldr	r3, [r7, #4]
 800941a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800941c:	687b      	ldr	r3, [r7, #4]
 800941e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8009420:	b29b      	uxth	r3, r3
 8009422:	1ad3      	subs	r3, r2, r3
 8009424:	b29b      	uxth	r3, r3
 8009426:	4619      	mov	r1, r3
 8009428:	6878      	ldr	r0, [r7, #4]
 800942a:	f000 f8cf 	bl	80095cc <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800942e:	e0b3      	b.n	8009598 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8009430:	687b      	ldr	r3, [r7, #4]
 8009432:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8009434:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8009438:	429a      	cmp	r2, r3
 800943a:	f040 80ad 	bne.w	8009598 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800943e:	687b      	ldr	r3, [r7, #4]
 8009440:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009442:	69db      	ldr	r3, [r3, #28]
 8009444:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009448:	f040 80a6 	bne.w	8009598 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800944c:	687b      	ldr	r3, [r7, #4]
 800944e:	2202      	movs	r2, #2
 8009450:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009452:	687b      	ldr	r3, [r7, #4]
 8009454:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8009456:	4619      	mov	r1, r3
 8009458:	6878      	ldr	r0, [r7, #4]
 800945a:	f000 f8b7 	bl	80095cc <HAL_UARTEx_RxEventCallback>
      return;
 800945e:	e09b      	b.n	8009598 <HAL_UART_IRQHandler+0x548>
 8009460:	0800971f 	.word	0x0800971f
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8009464:	687b      	ldr	r3, [r7, #4]
 8009466:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8009468:	687b      	ldr	r3, [r7, #4]
 800946a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800946c:	b29b      	uxth	r3, r3
 800946e:	1ad3      	subs	r3, r2, r3
 8009470:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8009474:	687b      	ldr	r3, [r7, #4]
 8009476:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8009478:	b29b      	uxth	r3, r3
 800947a:	2b00      	cmp	r3, #0
 800947c:	f000 808e 	beq.w	800959c <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8009480:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8009484:	2b00      	cmp	r3, #0
 8009486:	f000 8089 	beq.w	800959c <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800948a:	687b      	ldr	r3, [r7, #4]
 800948c:	681b      	ldr	r3, [r3, #0]
 800948e:	330c      	adds	r3, #12
 8009490:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009492:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009494:	e853 3f00 	ldrex	r3, [r3]
 8009498:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800949a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800949c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80094a0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80094a4:	687b      	ldr	r3, [r7, #4]
 80094a6:	681b      	ldr	r3, [r3, #0]
 80094a8:	330c      	adds	r3, #12
 80094aa:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80094ae:	647a      	str	r2, [r7, #68]	@ 0x44
 80094b0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80094b2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80094b4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80094b6:	e841 2300 	strex	r3, r2, [r1]
 80094ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80094bc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80094be:	2b00      	cmp	r3, #0
 80094c0:	d1e3      	bne.n	800948a <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80094c2:	687b      	ldr	r3, [r7, #4]
 80094c4:	681b      	ldr	r3, [r3, #0]
 80094c6:	3314      	adds	r3, #20
 80094c8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80094ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80094cc:	e853 3f00 	ldrex	r3, [r3]
 80094d0:	623b      	str	r3, [r7, #32]
   return(result);
 80094d2:	6a3b      	ldr	r3, [r7, #32]
 80094d4:	f023 0301 	bic.w	r3, r3, #1
 80094d8:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	681b      	ldr	r3, [r3, #0]
 80094e0:	3314      	adds	r3, #20
 80094e2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80094e6:	633a      	str	r2, [r7, #48]	@ 0x30
 80094e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80094ea:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80094ec:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80094ee:	e841 2300 	strex	r3, r2, [r1]
 80094f2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80094f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80094f6:	2b00      	cmp	r3, #0
 80094f8:	d1e3      	bne.n	80094c2 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80094fa:	687b      	ldr	r3, [r7, #4]
 80094fc:	2220      	movs	r2, #32
 80094fe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009502:	687b      	ldr	r3, [r7, #4]
 8009504:	2200      	movs	r2, #0
 8009506:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009508:	687b      	ldr	r3, [r7, #4]
 800950a:	681b      	ldr	r3, [r3, #0]
 800950c:	330c      	adds	r3, #12
 800950e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009510:	693b      	ldr	r3, [r7, #16]
 8009512:	e853 3f00 	ldrex	r3, [r3]
 8009516:	60fb      	str	r3, [r7, #12]
   return(result);
 8009518:	68fb      	ldr	r3, [r7, #12]
 800951a:	f023 0310 	bic.w	r3, r3, #16
 800951e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8009522:	687b      	ldr	r3, [r7, #4]
 8009524:	681b      	ldr	r3, [r3, #0]
 8009526:	330c      	adds	r3, #12
 8009528:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800952c:	61fa      	str	r2, [r7, #28]
 800952e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009530:	69b9      	ldr	r1, [r7, #24]
 8009532:	69fa      	ldr	r2, [r7, #28]
 8009534:	e841 2300 	strex	r3, r2, [r1]
 8009538:	617b      	str	r3, [r7, #20]
   return(result);
 800953a:	697b      	ldr	r3, [r7, #20]
 800953c:	2b00      	cmp	r3, #0
 800953e:	d1e3      	bne.n	8009508 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009540:	687b      	ldr	r3, [r7, #4]
 8009542:	2202      	movs	r2, #2
 8009544:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8009546:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800954a:	4619      	mov	r1, r3
 800954c:	6878      	ldr	r0, [r7, #4]
 800954e:	f000 f83d 	bl	80095cc <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8009552:	e023      	b.n	800959c <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8009554:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009558:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800955c:	2b00      	cmp	r3, #0
 800955e:	d009      	beq.n	8009574 <HAL_UART_IRQHandler+0x524>
 8009560:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009564:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009568:	2b00      	cmp	r3, #0
 800956a:	d003      	beq.n	8009574 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 800956c:	6878      	ldr	r0, [r7, #4]
 800956e:	f000 f8e7 	bl	8009740 <UART_Transmit_IT>
    return;
 8009572:	e014      	b.n	800959e <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8009574:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009578:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800957c:	2b00      	cmp	r3, #0
 800957e:	d00e      	beq.n	800959e <HAL_UART_IRQHandler+0x54e>
 8009580:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009584:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009588:	2b00      	cmp	r3, #0
 800958a:	d008      	beq.n	800959e <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 800958c:	6878      	ldr	r0, [r7, #4]
 800958e:	f000 f927 	bl	80097e0 <UART_EndTransmit_IT>
    return;
 8009592:	e004      	b.n	800959e <HAL_UART_IRQHandler+0x54e>
    return;
 8009594:	bf00      	nop
 8009596:	e002      	b.n	800959e <HAL_UART_IRQHandler+0x54e>
      return;
 8009598:	bf00      	nop
 800959a:	e000      	b.n	800959e <HAL_UART_IRQHandler+0x54e>
      return;
 800959c:	bf00      	nop
  }
}
 800959e:	37e8      	adds	r7, #232	@ 0xe8
 80095a0:	46bd      	mov	sp, r7
 80095a2:	bd80      	pop	{r7, pc}

080095a4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80095a4:	b480      	push	{r7}
 80095a6:	b083      	sub	sp, #12
 80095a8:	af00      	add	r7, sp, #0
 80095aa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80095ac:	bf00      	nop
 80095ae:	370c      	adds	r7, #12
 80095b0:	46bd      	mov	sp, r7
 80095b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095b6:	4770      	bx	lr

080095b8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80095b8:	b480      	push	{r7}
 80095ba:	b083      	sub	sp, #12
 80095bc:	af00      	add	r7, sp, #0
 80095be:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80095c0:	bf00      	nop
 80095c2:	370c      	adds	r7, #12
 80095c4:	46bd      	mov	sp, r7
 80095c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095ca:	4770      	bx	lr

080095cc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80095cc:	b480      	push	{r7}
 80095ce:	b083      	sub	sp, #12
 80095d0:	af00      	add	r7, sp, #0
 80095d2:	6078      	str	r0, [r7, #4]
 80095d4:	460b      	mov	r3, r1
 80095d6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80095d8:	bf00      	nop
 80095da:	370c      	adds	r7, #12
 80095dc:	46bd      	mov	sp, r7
 80095de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095e2:	4770      	bx	lr

080095e4 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80095e4:	b480      	push	{r7}
 80095e6:	b085      	sub	sp, #20
 80095e8:	af00      	add	r7, sp, #0
 80095ea:	60f8      	str	r0, [r7, #12]
 80095ec:	60b9      	str	r1, [r7, #8]
 80095ee:	4613      	mov	r3, r2
 80095f0:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80095f2:	68fb      	ldr	r3, [r7, #12]
 80095f4:	68ba      	ldr	r2, [r7, #8]
 80095f6:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 80095f8:	68fb      	ldr	r3, [r7, #12]
 80095fa:	88fa      	ldrh	r2, [r7, #6]
 80095fc:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 80095fe:	68fb      	ldr	r3, [r7, #12]
 8009600:	88fa      	ldrh	r2, [r7, #6]
 8009602:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009604:	68fb      	ldr	r3, [r7, #12]
 8009606:	2200      	movs	r2, #0
 8009608:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800960a:	68fb      	ldr	r3, [r7, #12]
 800960c:	2222      	movs	r2, #34	@ 0x22
 800960e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8009612:	68fb      	ldr	r3, [r7, #12]
 8009614:	691b      	ldr	r3, [r3, #16]
 8009616:	2b00      	cmp	r3, #0
 8009618:	d007      	beq.n	800962a <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800961a:	68fb      	ldr	r3, [r7, #12]
 800961c:	681b      	ldr	r3, [r3, #0]
 800961e:	68da      	ldr	r2, [r3, #12]
 8009620:	68fb      	ldr	r3, [r7, #12]
 8009622:	681b      	ldr	r3, [r3, #0]
 8009624:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8009628:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800962a:	68fb      	ldr	r3, [r7, #12]
 800962c:	681b      	ldr	r3, [r3, #0]
 800962e:	695a      	ldr	r2, [r3, #20]
 8009630:	68fb      	ldr	r3, [r7, #12]
 8009632:	681b      	ldr	r3, [r3, #0]
 8009634:	f042 0201 	orr.w	r2, r2, #1
 8009638:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800963a:	68fb      	ldr	r3, [r7, #12]
 800963c:	681b      	ldr	r3, [r3, #0]
 800963e:	68da      	ldr	r2, [r3, #12]
 8009640:	68fb      	ldr	r3, [r7, #12]
 8009642:	681b      	ldr	r3, [r3, #0]
 8009644:	f042 0220 	orr.w	r2, r2, #32
 8009648:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800964a:	2300      	movs	r3, #0
}
 800964c:	4618      	mov	r0, r3
 800964e:	3714      	adds	r7, #20
 8009650:	46bd      	mov	sp, r7
 8009652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009656:	4770      	bx	lr

08009658 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009658:	b480      	push	{r7}
 800965a:	b095      	sub	sp, #84	@ 0x54
 800965c:	af00      	add	r7, sp, #0
 800965e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009660:	687b      	ldr	r3, [r7, #4]
 8009662:	681b      	ldr	r3, [r3, #0]
 8009664:	330c      	adds	r3, #12
 8009666:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009668:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800966a:	e853 3f00 	ldrex	r3, [r3]
 800966e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009670:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009672:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009676:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009678:	687b      	ldr	r3, [r7, #4]
 800967a:	681b      	ldr	r3, [r3, #0]
 800967c:	330c      	adds	r3, #12
 800967e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8009680:	643a      	str	r2, [r7, #64]	@ 0x40
 8009682:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009684:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009686:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009688:	e841 2300 	strex	r3, r2, [r1]
 800968c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800968e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009690:	2b00      	cmp	r3, #0
 8009692:	d1e5      	bne.n	8009660 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009694:	687b      	ldr	r3, [r7, #4]
 8009696:	681b      	ldr	r3, [r3, #0]
 8009698:	3314      	adds	r3, #20
 800969a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800969c:	6a3b      	ldr	r3, [r7, #32]
 800969e:	e853 3f00 	ldrex	r3, [r3]
 80096a2:	61fb      	str	r3, [r7, #28]
   return(result);
 80096a4:	69fb      	ldr	r3, [r7, #28]
 80096a6:	f023 0301 	bic.w	r3, r3, #1
 80096aa:	64bb      	str	r3, [r7, #72]	@ 0x48
 80096ac:	687b      	ldr	r3, [r7, #4]
 80096ae:	681b      	ldr	r3, [r3, #0]
 80096b0:	3314      	adds	r3, #20
 80096b2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80096b4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80096b6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80096b8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80096ba:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80096bc:	e841 2300 	strex	r3, r2, [r1]
 80096c0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80096c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80096c4:	2b00      	cmp	r3, #0
 80096c6:	d1e5      	bne.n	8009694 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80096c8:	687b      	ldr	r3, [r7, #4]
 80096ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80096cc:	2b01      	cmp	r3, #1
 80096ce:	d119      	bne.n	8009704 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80096d0:	687b      	ldr	r3, [r7, #4]
 80096d2:	681b      	ldr	r3, [r3, #0]
 80096d4:	330c      	adds	r3, #12
 80096d6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80096d8:	68fb      	ldr	r3, [r7, #12]
 80096da:	e853 3f00 	ldrex	r3, [r3]
 80096de:	60bb      	str	r3, [r7, #8]
   return(result);
 80096e0:	68bb      	ldr	r3, [r7, #8]
 80096e2:	f023 0310 	bic.w	r3, r3, #16
 80096e6:	647b      	str	r3, [r7, #68]	@ 0x44
 80096e8:	687b      	ldr	r3, [r7, #4]
 80096ea:	681b      	ldr	r3, [r3, #0]
 80096ec:	330c      	adds	r3, #12
 80096ee:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80096f0:	61ba      	str	r2, [r7, #24]
 80096f2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80096f4:	6979      	ldr	r1, [r7, #20]
 80096f6:	69ba      	ldr	r2, [r7, #24]
 80096f8:	e841 2300 	strex	r3, r2, [r1]
 80096fc:	613b      	str	r3, [r7, #16]
   return(result);
 80096fe:	693b      	ldr	r3, [r7, #16]
 8009700:	2b00      	cmp	r3, #0
 8009702:	d1e5      	bne.n	80096d0 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009704:	687b      	ldr	r3, [r7, #4]
 8009706:	2220      	movs	r2, #32
 8009708:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	2200      	movs	r2, #0
 8009710:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8009712:	bf00      	nop
 8009714:	3754      	adds	r7, #84	@ 0x54
 8009716:	46bd      	mov	sp, r7
 8009718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800971c:	4770      	bx	lr

0800971e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800971e:	b580      	push	{r7, lr}
 8009720:	b084      	sub	sp, #16
 8009722:	af00      	add	r7, sp, #0
 8009724:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800972a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800972c:	68fb      	ldr	r3, [r7, #12]
 800972e:	2200      	movs	r2, #0
 8009730:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009732:	68f8      	ldr	r0, [r7, #12]
 8009734:	f7ff ff40 	bl	80095b8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009738:	bf00      	nop
 800973a:	3710      	adds	r7, #16
 800973c:	46bd      	mov	sp, r7
 800973e:	bd80      	pop	{r7, pc}

08009740 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8009740:	b480      	push	{r7}
 8009742:	b085      	sub	sp, #20
 8009744:	af00      	add	r7, sp, #0
 8009746:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8009748:	687b      	ldr	r3, [r7, #4]
 800974a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800974e:	b2db      	uxtb	r3, r3
 8009750:	2b21      	cmp	r3, #33	@ 0x21
 8009752:	d13e      	bne.n	80097d2 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009754:	687b      	ldr	r3, [r7, #4]
 8009756:	689b      	ldr	r3, [r3, #8]
 8009758:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800975c:	d114      	bne.n	8009788 <UART_Transmit_IT+0x48>
 800975e:	687b      	ldr	r3, [r7, #4]
 8009760:	691b      	ldr	r3, [r3, #16]
 8009762:	2b00      	cmp	r3, #0
 8009764:	d110      	bne.n	8009788 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8009766:	687b      	ldr	r3, [r7, #4]
 8009768:	6a1b      	ldr	r3, [r3, #32]
 800976a:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800976c:	68fb      	ldr	r3, [r7, #12]
 800976e:	881b      	ldrh	r3, [r3, #0]
 8009770:	461a      	mov	r2, r3
 8009772:	687b      	ldr	r3, [r7, #4]
 8009774:	681b      	ldr	r3, [r3, #0]
 8009776:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800977a:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800977c:	687b      	ldr	r3, [r7, #4]
 800977e:	6a1b      	ldr	r3, [r3, #32]
 8009780:	1c9a      	adds	r2, r3, #2
 8009782:	687b      	ldr	r3, [r7, #4]
 8009784:	621a      	str	r2, [r3, #32]
 8009786:	e008      	b.n	800979a <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8009788:	687b      	ldr	r3, [r7, #4]
 800978a:	6a1b      	ldr	r3, [r3, #32]
 800978c:	1c59      	adds	r1, r3, #1
 800978e:	687a      	ldr	r2, [r7, #4]
 8009790:	6211      	str	r1, [r2, #32]
 8009792:	781a      	ldrb	r2, [r3, #0]
 8009794:	687b      	ldr	r3, [r7, #4]
 8009796:	681b      	ldr	r3, [r3, #0]
 8009798:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800979a:	687b      	ldr	r3, [r7, #4]
 800979c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800979e:	b29b      	uxth	r3, r3
 80097a0:	3b01      	subs	r3, #1
 80097a2:	b29b      	uxth	r3, r3
 80097a4:	687a      	ldr	r2, [r7, #4]
 80097a6:	4619      	mov	r1, r3
 80097a8:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80097aa:	2b00      	cmp	r3, #0
 80097ac:	d10f      	bne.n	80097ce <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80097ae:	687b      	ldr	r3, [r7, #4]
 80097b0:	681b      	ldr	r3, [r3, #0]
 80097b2:	68da      	ldr	r2, [r3, #12]
 80097b4:	687b      	ldr	r3, [r7, #4]
 80097b6:	681b      	ldr	r3, [r3, #0]
 80097b8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80097bc:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80097be:	687b      	ldr	r3, [r7, #4]
 80097c0:	681b      	ldr	r3, [r3, #0]
 80097c2:	68da      	ldr	r2, [r3, #12]
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	681b      	ldr	r3, [r3, #0]
 80097c8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80097cc:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80097ce:	2300      	movs	r3, #0
 80097d0:	e000      	b.n	80097d4 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80097d2:	2302      	movs	r3, #2
  }
}
 80097d4:	4618      	mov	r0, r3
 80097d6:	3714      	adds	r7, #20
 80097d8:	46bd      	mov	sp, r7
 80097da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097de:	4770      	bx	lr

080097e0 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80097e0:	b580      	push	{r7, lr}
 80097e2:	b082      	sub	sp, #8
 80097e4:	af00      	add	r7, sp, #0
 80097e6:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	681b      	ldr	r3, [r3, #0]
 80097ec:	68da      	ldr	r2, [r3, #12]
 80097ee:	687b      	ldr	r3, [r7, #4]
 80097f0:	681b      	ldr	r3, [r3, #0]
 80097f2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80097f6:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80097f8:	687b      	ldr	r3, [r7, #4]
 80097fa:	2220      	movs	r2, #32
 80097fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8009800:	6878      	ldr	r0, [r7, #4]
 8009802:	f7ff fecf 	bl	80095a4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8009806:	2300      	movs	r3, #0
}
 8009808:	4618      	mov	r0, r3
 800980a:	3708      	adds	r7, #8
 800980c:	46bd      	mov	sp, r7
 800980e:	bd80      	pop	{r7, pc}

08009810 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8009810:	b580      	push	{r7, lr}
 8009812:	b08c      	sub	sp, #48	@ 0x30
 8009814:	af00      	add	r7, sp, #0
 8009816:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8009818:	2300      	movs	r3, #0
 800981a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 800981c:	2300      	movs	r3, #0
 800981e:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8009826:	b2db      	uxtb	r3, r3
 8009828:	2b22      	cmp	r3, #34	@ 0x22
 800982a:	f040 80aa 	bne.w	8009982 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800982e:	687b      	ldr	r3, [r7, #4]
 8009830:	689b      	ldr	r3, [r3, #8]
 8009832:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009836:	d115      	bne.n	8009864 <UART_Receive_IT+0x54>
 8009838:	687b      	ldr	r3, [r7, #4]
 800983a:	691b      	ldr	r3, [r3, #16]
 800983c:	2b00      	cmp	r3, #0
 800983e:	d111      	bne.n	8009864 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8009840:	687b      	ldr	r3, [r7, #4]
 8009842:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009844:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8009846:	687b      	ldr	r3, [r7, #4]
 8009848:	681b      	ldr	r3, [r3, #0]
 800984a:	685b      	ldr	r3, [r3, #4]
 800984c:	b29b      	uxth	r3, r3
 800984e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009852:	b29a      	uxth	r2, r3
 8009854:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009856:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8009858:	687b      	ldr	r3, [r7, #4]
 800985a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800985c:	1c9a      	adds	r2, r3, #2
 800985e:	687b      	ldr	r3, [r7, #4]
 8009860:	629a      	str	r2, [r3, #40]	@ 0x28
 8009862:	e024      	b.n	80098ae <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8009864:	687b      	ldr	r3, [r7, #4]
 8009866:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009868:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800986a:	687b      	ldr	r3, [r7, #4]
 800986c:	689b      	ldr	r3, [r3, #8]
 800986e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009872:	d007      	beq.n	8009884 <UART_Receive_IT+0x74>
 8009874:	687b      	ldr	r3, [r7, #4]
 8009876:	689b      	ldr	r3, [r3, #8]
 8009878:	2b00      	cmp	r3, #0
 800987a:	d10a      	bne.n	8009892 <UART_Receive_IT+0x82>
 800987c:	687b      	ldr	r3, [r7, #4]
 800987e:	691b      	ldr	r3, [r3, #16]
 8009880:	2b00      	cmp	r3, #0
 8009882:	d106      	bne.n	8009892 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8009884:	687b      	ldr	r3, [r7, #4]
 8009886:	681b      	ldr	r3, [r3, #0]
 8009888:	685b      	ldr	r3, [r3, #4]
 800988a:	b2da      	uxtb	r2, r3
 800988c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800988e:	701a      	strb	r2, [r3, #0]
 8009890:	e008      	b.n	80098a4 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8009892:	687b      	ldr	r3, [r7, #4]
 8009894:	681b      	ldr	r3, [r3, #0]
 8009896:	685b      	ldr	r3, [r3, #4]
 8009898:	b2db      	uxtb	r3, r3
 800989a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800989e:	b2da      	uxtb	r2, r3
 80098a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80098a2:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80098a4:	687b      	ldr	r3, [r7, #4]
 80098a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80098a8:	1c5a      	adds	r2, r3, #1
 80098aa:	687b      	ldr	r3, [r7, #4]
 80098ac:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 80098ae:	687b      	ldr	r3, [r7, #4]
 80098b0:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80098b2:	b29b      	uxth	r3, r3
 80098b4:	3b01      	subs	r3, #1
 80098b6:	b29b      	uxth	r3, r3
 80098b8:	687a      	ldr	r2, [r7, #4]
 80098ba:	4619      	mov	r1, r3
 80098bc:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80098be:	2b00      	cmp	r3, #0
 80098c0:	d15d      	bne.n	800997e <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80098c2:	687b      	ldr	r3, [r7, #4]
 80098c4:	681b      	ldr	r3, [r3, #0]
 80098c6:	68da      	ldr	r2, [r3, #12]
 80098c8:	687b      	ldr	r3, [r7, #4]
 80098ca:	681b      	ldr	r3, [r3, #0]
 80098cc:	f022 0220 	bic.w	r2, r2, #32
 80098d0:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80098d2:	687b      	ldr	r3, [r7, #4]
 80098d4:	681b      	ldr	r3, [r3, #0]
 80098d6:	68da      	ldr	r2, [r3, #12]
 80098d8:	687b      	ldr	r3, [r7, #4]
 80098da:	681b      	ldr	r3, [r3, #0]
 80098dc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80098e0:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80098e2:	687b      	ldr	r3, [r7, #4]
 80098e4:	681b      	ldr	r3, [r3, #0]
 80098e6:	695a      	ldr	r2, [r3, #20]
 80098e8:	687b      	ldr	r3, [r7, #4]
 80098ea:	681b      	ldr	r3, [r3, #0]
 80098ec:	f022 0201 	bic.w	r2, r2, #1
 80098f0:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80098f2:	687b      	ldr	r3, [r7, #4]
 80098f4:	2220      	movs	r2, #32
 80098f6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80098fa:	687b      	ldr	r3, [r7, #4]
 80098fc:	2200      	movs	r2, #0
 80098fe:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009904:	2b01      	cmp	r3, #1
 8009906:	d135      	bne.n	8009974 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009908:	687b      	ldr	r3, [r7, #4]
 800990a:	2200      	movs	r2, #0
 800990c:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800990e:	687b      	ldr	r3, [r7, #4]
 8009910:	681b      	ldr	r3, [r3, #0]
 8009912:	330c      	adds	r3, #12
 8009914:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009916:	697b      	ldr	r3, [r7, #20]
 8009918:	e853 3f00 	ldrex	r3, [r3]
 800991c:	613b      	str	r3, [r7, #16]
   return(result);
 800991e:	693b      	ldr	r3, [r7, #16]
 8009920:	f023 0310 	bic.w	r3, r3, #16
 8009924:	627b      	str	r3, [r7, #36]	@ 0x24
 8009926:	687b      	ldr	r3, [r7, #4]
 8009928:	681b      	ldr	r3, [r3, #0]
 800992a:	330c      	adds	r3, #12
 800992c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800992e:	623a      	str	r2, [r7, #32]
 8009930:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009932:	69f9      	ldr	r1, [r7, #28]
 8009934:	6a3a      	ldr	r2, [r7, #32]
 8009936:	e841 2300 	strex	r3, r2, [r1]
 800993a:	61bb      	str	r3, [r7, #24]
   return(result);
 800993c:	69bb      	ldr	r3, [r7, #24]
 800993e:	2b00      	cmp	r3, #0
 8009940:	d1e5      	bne.n	800990e <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8009942:	687b      	ldr	r3, [r7, #4]
 8009944:	681b      	ldr	r3, [r3, #0]
 8009946:	681b      	ldr	r3, [r3, #0]
 8009948:	f003 0310 	and.w	r3, r3, #16
 800994c:	2b10      	cmp	r3, #16
 800994e:	d10a      	bne.n	8009966 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8009950:	2300      	movs	r3, #0
 8009952:	60fb      	str	r3, [r7, #12]
 8009954:	687b      	ldr	r3, [r7, #4]
 8009956:	681b      	ldr	r3, [r3, #0]
 8009958:	681b      	ldr	r3, [r3, #0]
 800995a:	60fb      	str	r3, [r7, #12]
 800995c:	687b      	ldr	r3, [r7, #4]
 800995e:	681b      	ldr	r3, [r3, #0]
 8009960:	685b      	ldr	r3, [r3, #4]
 8009962:	60fb      	str	r3, [r7, #12]
 8009964:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009966:	687b      	ldr	r3, [r7, #4]
 8009968:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800996a:	4619      	mov	r1, r3
 800996c:	6878      	ldr	r0, [r7, #4]
 800996e:	f7ff fe2d 	bl	80095cc <HAL_UARTEx_RxEventCallback>
 8009972:	e002      	b.n	800997a <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8009974:	6878      	ldr	r0, [r7, #4]
 8009976:	f7fa fd37 	bl	80043e8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800997a:	2300      	movs	r3, #0
 800997c:	e002      	b.n	8009984 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800997e:	2300      	movs	r3, #0
 8009980:	e000      	b.n	8009984 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8009982:	2302      	movs	r3, #2
  }
}
 8009984:	4618      	mov	r0, r3
 8009986:	3730      	adds	r7, #48	@ 0x30
 8009988:	46bd      	mov	sp, r7
 800998a:	bd80      	pop	{r7, pc}

0800998c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800998c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009990:	b0c0      	sub	sp, #256	@ 0x100
 8009992:	af00      	add	r7, sp, #0
 8009994:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009998:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800999c:	681b      	ldr	r3, [r3, #0]
 800999e:	691b      	ldr	r3, [r3, #16]
 80099a0:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80099a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80099a8:	68d9      	ldr	r1, [r3, #12]
 80099aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80099ae:	681a      	ldr	r2, [r3, #0]
 80099b0:	ea40 0301 	orr.w	r3, r0, r1
 80099b4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80099b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80099ba:	689a      	ldr	r2, [r3, #8]
 80099bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80099c0:	691b      	ldr	r3, [r3, #16]
 80099c2:	431a      	orrs	r2, r3
 80099c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80099c8:	695b      	ldr	r3, [r3, #20]
 80099ca:	431a      	orrs	r2, r3
 80099cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80099d0:	69db      	ldr	r3, [r3, #28]
 80099d2:	4313      	orrs	r3, r2
 80099d4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80099d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80099dc:	681b      	ldr	r3, [r3, #0]
 80099de:	68db      	ldr	r3, [r3, #12]
 80099e0:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80099e4:	f021 010c 	bic.w	r1, r1, #12
 80099e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80099ec:	681a      	ldr	r2, [r3, #0]
 80099ee:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80099f2:	430b      	orrs	r3, r1
 80099f4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80099f6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80099fa:	681b      	ldr	r3, [r3, #0]
 80099fc:	695b      	ldr	r3, [r3, #20]
 80099fe:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8009a02:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009a06:	6999      	ldr	r1, [r3, #24]
 8009a08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009a0c:	681a      	ldr	r2, [r3, #0]
 8009a0e:	ea40 0301 	orr.w	r3, r0, r1
 8009a12:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8009a14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009a18:	681a      	ldr	r2, [r3, #0]
 8009a1a:	4b8f      	ldr	r3, [pc, #572]	@ (8009c58 <UART_SetConfig+0x2cc>)
 8009a1c:	429a      	cmp	r2, r3
 8009a1e:	d005      	beq.n	8009a2c <UART_SetConfig+0xa0>
 8009a20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009a24:	681a      	ldr	r2, [r3, #0]
 8009a26:	4b8d      	ldr	r3, [pc, #564]	@ (8009c5c <UART_SetConfig+0x2d0>)
 8009a28:	429a      	cmp	r2, r3
 8009a2a:	d104      	bne.n	8009a36 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8009a2c:	f7fd fd2c 	bl	8007488 <HAL_RCC_GetPCLK2Freq>
 8009a30:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8009a34:	e003      	b.n	8009a3e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8009a36:	f7fd fd13 	bl	8007460 <HAL_RCC_GetPCLK1Freq>
 8009a3a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009a3e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009a42:	69db      	ldr	r3, [r3, #28]
 8009a44:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009a48:	f040 810c 	bne.w	8009c64 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8009a4c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009a50:	2200      	movs	r2, #0
 8009a52:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8009a56:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8009a5a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8009a5e:	4622      	mov	r2, r4
 8009a60:	462b      	mov	r3, r5
 8009a62:	1891      	adds	r1, r2, r2
 8009a64:	65b9      	str	r1, [r7, #88]	@ 0x58
 8009a66:	415b      	adcs	r3, r3
 8009a68:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009a6a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8009a6e:	4621      	mov	r1, r4
 8009a70:	eb12 0801 	adds.w	r8, r2, r1
 8009a74:	4629      	mov	r1, r5
 8009a76:	eb43 0901 	adc.w	r9, r3, r1
 8009a7a:	f04f 0200 	mov.w	r2, #0
 8009a7e:	f04f 0300 	mov.w	r3, #0
 8009a82:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8009a86:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8009a8a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8009a8e:	4690      	mov	r8, r2
 8009a90:	4699      	mov	r9, r3
 8009a92:	4623      	mov	r3, r4
 8009a94:	eb18 0303 	adds.w	r3, r8, r3
 8009a98:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8009a9c:	462b      	mov	r3, r5
 8009a9e:	eb49 0303 	adc.w	r3, r9, r3
 8009aa2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8009aa6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009aaa:	685b      	ldr	r3, [r3, #4]
 8009aac:	2200      	movs	r2, #0
 8009aae:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8009ab2:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8009ab6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8009aba:	460b      	mov	r3, r1
 8009abc:	18db      	adds	r3, r3, r3
 8009abe:	653b      	str	r3, [r7, #80]	@ 0x50
 8009ac0:	4613      	mov	r3, r2
 8009ac2:	eb42 0303 	adc.w	r3, r2, r3
 8009ac6:	657b      	str	r3, [r7, #84]	@ 0x54
 8009ac8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8009acc:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8009ad0:	f7f7 f8da 	bl	8000c88 <__aeabi_uldivmod>
 8009ad4:	4602      	mov	r2, r0
 8009ad6:	460b      	mov	r3, r1
 8009ad8:	4b61      	ldr	r3, [pc, #388]	@ (8009c60 <UART_SetConfig+0x2d4>)
 8009ada:	fba3 2302 	umull	r2, r3, r3, r2
 8009ade:	095b      	lsrs	r3, r3, #5
 8009ae0:	011c      	lsls	r4, r3, #4
 8009ae2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009ae6:	2200      	movs	r2, #0
 8009ae8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8009aec:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8009af0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8009af4:	4642      	mov	r2, r8
 8009af6:	464b      	mov	r3, r9
 8009af8:	1891      	adds	r1, r2, r2
 8009afa:	64b9      	str	r1, [r7, #72]	@ 0x48
 8009afc:	415b      	adcs	r3, r3
 8009afe:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009b00:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8009b04:	4641      	mov	r1, r8
 8009b06:	eb12 0a01 	adds.w	sl, r2, r1
 8009b0a:	4649      	mov	r1, r9
 8009b0c:	eb43 0b01 	adc.w	fp, r3, r1
 8009b10:	f04f 0200 	mov.w	r2, #0
 8009b14:	f04f 0300 	mov.w	r3, #0
 8009b18:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8009b1c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8009b20:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8009b24:	4692      	mov	sl, r2
 8009b26:	469b      	mov	fp, r3
 8009b28:	4643      	mov	r3, r8
 8009b2a:	eb1a 0303 	adds.w	r3, sl, r3
 8009b2e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8009b32:	464b      	mov	r3, r9
 8009b34:	eb4b 0303 	adc.w	r3, fp, r3
 8009b38:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8009b3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009b40:	685b      	ldr	r3, [r3, #4]
 8009b42:	2200      	movs	r2, #0
 8009b44:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8009b48:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8009b4c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8009b50:	460b      	mov	r3, r1
 8009b52:	18db      	adds	r3, r3, r3
 8009b54:	643b      	str	r3, [r7, #64]	@ 0x40
 8009b56:	4613      	mov	r3, r2
 8009b58:	eb42 0303 	adc.w	r3, r2, r3
 8009b5c:	647b      	str	r3, [r7, #68]	@ 0x44
 8009b5e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8009b62:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8009b66:	f7f7 f88f 	bl	8000c88 <__aeabi_uldivmod>
 8009b6a:	4602      	mov	r2, r0
 8009b6c:	460b      	mov	r3, r1
 8009b6e:	4611      	mov	r1, r2
 8009b70:	4b3b      	ldr	r3, [pc, #236]	@ (8009c60 <UART_SetConfig+0x2d4>)
 8009b72:	fba3 2301 	umull	r2, r3, r3, r1
 8009b76:	095b      	lsrs	r3, r3, #5
 8009b78:	2264      	movs	r2, #100	@ 0x64
 8009b7a:	fb02 f303 	mul.w	r3, r2, r3
 8009b7e:	1acb      	subs	r3, r1, r3
 8009b80:	00db      	lsls	r3, r3, #3
 8009b82:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8009b86:	4b36      	ldr	r3, [pc, #216]	@ (8009c60 <UART_SetConfig+0x2d4>)
 8009b88:	fba3 2302 	umull	r2, r3, r3, r2
 8009b8c:	095b      	lsrs	r3, r3, #5
 8009b8e:	005b      	lsls	r3, r3, #1
 8009b90:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8009b94:	441c      	add	r4, r3
 8009b96:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009b9a:	2200      	movs	r2, #0
 8009b9c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8009ba0:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8009ba4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8009ba8:	4642      	mov	r2, r8
 8009baa:	464b      	mov	r3, r9
 8009bac:	1891      	adds	r1, r2, r2
 8009bae:	63b9      	str	r1, [r7, #56]	@ 0x38
 8009bb0:	415b      	adcs	r3, r3
 8009bb2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009bb4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8009bb8:	4641      	mov	r1, r8
 8009bba:	1851      	adds	r1, r2, r1
 8009bbc:	6339      	str	r1, [r7, #48]	@ 0x30
 8009bbe:	4649      	mov	r1, r9
 8009bc0:	414b      	adcs	r3, r1
 8009bc2:	637b      	str	r3, [r7, #52]	@ 0x34
 8009bc4:	f04f 0200 	mov.w	r2, #0
 8009bc8:	f04f 0300 	mov.w	r3, #0
 8009bcc:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8009bd0:	4659      	mov	r1, fp
 8009bd2:	00cb      	lsls	r3, r1, #3
 8009bd4:	4651      	mov	r1, sl
 8009bd6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009bda:	4651      	mov	r1, sl
 8009bdc:	00ca      	lsls	r2, r1, #3
 8009bde:	4610      	mov	r0, r2
 8009be0:	4619      	mov	r1, r3
 8009be2:	4603      	mov	r3, r0
 8009be4:	4642      	mov	r2, r8
 8009be6:	189b      	adds	r3, r3, r2
 8009be8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8009bec:	464b      	mov	r3, r9
 8009bee:	460a      	mov	r2, r1
 8009bf0:	eb42 0303 	adc.w	r3, r2, r3
 8009bf4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8009bf8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009bfc:	685b      	ldr	r3, [r3, #4]
 8009bfe:	2200      	movs	r2, #0
 8009c00:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8009c04:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8009c08:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8009c0c:	460b      	mov	r3, r1
 8009c0e:	18db      	adds	r3, r3, r3
 8009c10:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009c12:	4613      	mov	r3, r2
 8009c14:	eb42 0303 	adc.w	r3, r2, r3
 8009c18:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009c1a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8009c1e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8009c22:	f7f7 f831 	bl	8000c88 <__aeabi_uldivmod>
 8009c26:	4602      	mov	r2, r0
 8009c28:	460b      	mov	r3, r1
 8009c2a:	4b0d      	ldr	r3, [pc, #52]	@ (8009c60 <UART_SetConfig+0x2d4>)
 8009c2c:	fba3 1302 	umull	r1, r3, r3, r2
 8009c30:	095b      	lsrs	r3, r3, #5
 8009c32:	2164      	movs	r1, #100	@ 0x64
 8009c34:	fb01 f303 	mul.w	r3, r1, r3
 8009c38:	1ad3      	subs	r3, r2, r3
 8009c3a:	00db      	lsls	r3, r3, #3
 8009c3c:	3332      	adds	r3, #50	@ 0x32
 8009c3e:	4a08      	ldr	r2, [pc, #32]	@ (8009c60 <UART_SetConfig+0x2d4>)
 8009c40:	fba2 2303 	umull	r2, r3, r2, r3
 8009c44:	095b      	lsrs	r3, r3, #5
 8009c46:	f003 0207 	and.w	r2, r3, #7
 8009c4a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009c4e:	681b      	ldr	r3, [r3, #0]
 8009c50:	4422      	add	r2, r4
 8009c52:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8009c54:	e106      	b.n	8009e64 <UART_SetConfig+0x4d8>
 8009c56:	bf00      	nop
 8009c58:	40011000 	.word	0x40011000
 8009c5c:	40011400 	.word	0x40011400
 8009c60:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8009c64:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009c68:	2200      	movs	r2, #0
 8009c6a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8009c6e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8009c72:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8009c76:	4642      	mov	r2, r8
 8009c78:	464b      	mov	r3, r9
 8009c7a:	1891      	adds	r1, r2, r2
 8009c7c:	6239      	str	r1, [r7, #32]
 8009c7e:	415b      	adcs	r3, r3
 8009c80:	627b      	str	r3, [r7, #36]	@ 0x24
 8009c82:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8009c86:	4641      	mov	r1, r8
 8009c88:	1854      	adds	r4, r2, r1
 8009c8a:	4649      	mov	r1, r9
 8009c8c:	eb43 0501 	adc.w	r5, r3, r1
 8009c90:	f04f 0200 	mov.w	r2, #0
 8009c94:	f04f 0300 	mov.w	r3, #0
 8009c98:	00eb      	lsls	r3, r5, #3
 8009c9a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8009c9e:	00e2      	lsls	r2, r4, #3
 8009ca0:	4614      	mov	r4, r2
 8009ca2:	461d      	mov	r5, r3
 8009ca4:	4643      	mov	r3, r8
 8009ca6:	18e3      	adds	r3, r4, r3
 8009ca8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8009cac:	464b      	mov	r3, r9
 8009cae:	eb45 0303 	adc.w	r3, r5, r3
 8009cb2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8009cb6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009cba:	685b      	ldr	r3, [r3, #4]
 8009cbc:	2200      	movs	r2, #0
 8009cbe:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8009cc2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8009cc6:	f04f 0200 	mov.w	r2, #0
 8009cca:	f04f 0300 	mov.w	r3, #0
 8009cce:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8009cd2:	4629      	mov	r1, r5
 8009cd4:	008b      	lsls	r3, r1, #2
 8009cd6:	4621      	mov	r1, r4
 8009cd8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009cdc:	4621      	mov	r1, r4
 8009cde:	008a      	lsls	r2, r1, #2
 8009ce0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8009ce4:	f7f6 ffd0 	bl	8000c88 <__aeabi_uldivmod>
 8009ce8:	4602      	mov	r2, r0
 8009cea:	460b      	mov	r3, r1
 8009cec:	4b60      	ldr	r3, [pc, #384]	@ (8009e70 <UART_SetConfig+0x4e4>)
 8009cee:	fba3 2302 	umull	r2, r3, r3, r2
 8009cf2:	095b      	lsrs	r3, r3, #5
 8009cf4:	011c      	lsls	r4, r3, #4
 8009cf6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009cfa:	2200      	movs	r2, #0
 8009cfc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8009d00:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8009d04:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8009d08:	4642      	mov	r2, r8
 8009d0a:	464b      	mov	r3, r9
 8009d0c:	1891      	adds	r1, r2, r2
 8009d0e:	61b9      	str	r1, [r7, #24]
 8009d10:	415b      	adcs	r3, r3
 8009d12:	61fb      	str	r3, [r7, #28]
 8009d14:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8009d18:	4641      	mov	r1, r8
 8009d1a:	1851      	adds	r1, r2, r1
 8009d1c:	6139      	str	r1, [r7, #16]
 8009d1e:	4649      	mov	r1, r9
 8009d20:	414b      	adcs	r3, r1
 8009d22:	617b      	str	r3, [r7, #20]
 8009d24:	f04f 0200 	mov.w	r2, #0
 8009d28:	f04f 0300 	mov.w	r3, #0
 8009d2c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8009d30:	4659      	mov	r1, fp
 8009d32:	00cb      	lsls	r3, r1, #3
 8009d34:	4651      	mov	r1, sl
 8009d36:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009d3a:	4651      	mov	r1, sl
 8009d3c:	00ca      	lsls	r2, r1, #3
 8009d3e:	4610      	mov	r0, r2
 8009d40:	4619      	mov	r1, r3
 8009d42:	4603      	mov	r3, r0
 8009d44:	4642      	mov	r2, r8
 8009d46:	189b      	adds	r3, r3, r2
 8009d48:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8009d4c:	464b      	mov	r3, r9
 8009d4e:	460a      	mov	r2, r1
 8009d50:	eb42 0303 	adc.w	r3, r2, r3
 8009d54:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8009d58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009d5c:	685b      	ldr	r3, [r3, #4]
 8009d5e:	2200      	movs	r2, #0
 8009d60:	67bb      	str	r3, [r7, #120]	@ 0x78
 8009d62:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8009d64:	f04f 0200 	mov.w	r2, #0
 8009d68:	f04f 0300 	mov.w	r3, #0
 8009d6c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8009d70:	4649      	mov	r1, r9
 8009d72:	008b      	lsls	r3, r1, #2
 8009d74:	4641      	mov	r1, r8
 8009d76:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009d7a:	4641      	mov	r1, r8
 8009d7c:	008a      	lsls	r2, r1, #2
 8009d7e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8009d82:	f7f6 ff81 	bl	8000c88 <__aeabi_uldivmod>
 8009d86:	4602      	mov	r2, r0
 8009d88:	460b      	mov	r3, r1
 8009d8a:	4611      	mov	r1, r2
 8009d8c:	4b38      	ldr	r3, [pc, #224]	@ (8009e70 <UART_SetConfig+0x4e4>)
 8009d8e:	fba3 2301 	umull	r2, r3, r3, r1
 8009d92:	095b      	lsrs	r3, r3, #5
 8009d94:	2264      	movs	r2, #100	@ 0x64
 8009d96:	fb02 f303 	mul.w	r3, r2, r3
 8009d9a:	1acb      	subs	r3, r1, r3
 8009d9c:	011b      	lsls	r3, r3, #4
 8009d9e:	3332      	adds	r3, #50	@ 0x32
 8009da0:	4a33      	ldr	r2, [pc, #204]	@ (8009e70 <UART_SetConfig+0x4e4>)
 8009da2:	fba2 2303 	umull	r2, r3, r2, r3
 8009da6:	095b      	lsrs	r3, r3, #5
 8009da8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8009dac:	441c      	add	r4, r3
 8009dae:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009db2:	2200      	movs	r2, #0
 8009db4:	673b      	str	r3, [r7, #112]	@ 0x70
 8009db6:	677a      	str	r2, [r7, #116]	@ 0x74
 8009db8:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8009dbc:	4642      	mov	r2, r8
 8009dbe:	464b      	mov	r3, r9
 8009dc0:	1891      	adds	r1, r2, r2
 8009dc2:	60b9      	str	r1, [r7, #8]
 8009dc4:	415b      	adcs	r3, r3
 8009dc6:	60fb      	str	r3, [r7, #12]
 8009dc8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8009dcc:	4641      	mov	r1, r8
 8009dce:	1851      	adds	r1, r2, r1
 8009dd0:	6039      	str	r1, [r7, #0]
 8009dd2:	4649      	mov	r1, r9
 8009dd4:	414b      	adcs	r3, r1
 8009dd6:	607b      	str	r3, [r7, #4]
 8009dd8:	f04f 0200 	mov.w	r2, #0
 8009ddc:	f04f 0300 	mov.w	r3, #0
 8009de0:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8009de4:	4659      	mov	r1, fp
 8009de6:	00cb      	lsls	r3, r1, #3
 8009de8:	4651      	mov	r1, sl
 8009dea:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009dee:	4651      	mov	r1, sl
 8009df0:	00ca      	lsls	r2, r1, #3
 8009df2:	4610      	mov	r0, r2
 8009df4:	4619      	mov	r1, r3
 8009df6:	4603      	mov	r3, r0
 8009df8:	4642      	mov	r2, r8
 8009dfa:	189b      	adds	r3, r3, r2
 8009dfc:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009dfe:	464b      	mov	r3, r9
 8009e00:	460a      	mov	r2, r1
 8009e02:	eb42 0303 	adc.w	r3, r2, r3
 8009e06:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8009e08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009e0c:	685b      	ldr	r3, [r3, #4]
 8009e0e:	2200      	movs	r2, #0
 8009e10:	663b      	str	r3, [r7, #96]	@ 0x60
 8009e12:	667a      	str	r2, [r7, #100]	@ 0x64
 8009e14:	f04f 0200 	mov.w	r2, #0
 8009e18:	f04f 0300 	mov.w	r3, #0
 8009e1c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8009e20:	4649      	mov	r1, r9
 8009e22:	008b      	lsls	r3, r1, #2
 8009e24:	4641      	mov	r1, r8
 8009e26:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009e2a:	4641      	mov	r1, r8
 8009e2c:	008a      	lsls	r2, r1, #2
 8009e2e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8009e32:	f7f6 ff29 	bl	8000c88 <__aeabi_uldivmod>
 8009e36:	4602      	mov	r2, r0
 8009e38:	460b      	mov	r3, r1
 8009e3a:	4b0d      	ldr	r3, [pc, #52]	@ (8009e70 <UART_SetConfig+0x4e4>)
 8009e3c:	fba3 1302 	umull	r1, r3, r3, r2
 8009e40:	095b      	lsrs	r3, r3, #5
 8009e42:	2164      	movs	r1, #100	@ 0x64
 8009e44:	fb01 f303 	mul.w	r3, r1, r3
 8009e48:	1ad3      	subs	r3, r2, r3
 8009e4a:	011b      	lsls	r3, r3, #4
 8009e4c:	3332      	adds	r3, #50	@ 0x32
 8009e4e:	4a08      	ldr	r2, [pc, #32]	@ (8009e70 <UART_SetConfig+0x4e4>)
 8009e50:	fba2 2303 	umull	r2, r3, r2, r3
 8009e54:	095b      	lsrs	r3, r3, #5
 8009e56:	f003 020f 	and.w	r2, r3, #15
 8009e5a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009e5e:	681b      	ldr	r3, [r3, #0]
 8009e60:	4422      	add	r2, r4
 8009e62:	609a      	str	r2, [r3, #8]
}
 8009e64:	bf00      	nop
 8009e66:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8009e6a:	46bd      	mov	sp, r7
 8009e6c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009e70:	51eb851f 	.word	0x51eb851f

08009e74 <__cvt>:
 8009e74:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009e78:	ec57 6b10 	vmov	r6, r7, d0
 8009e7c:	2f00      	cmp	r7, #0
 8009e7e:	460c      	mov	r4, r1
 8009e80:	4619      	mov	r1, r3
 8009e82:	463b      	mov	r3, r7
 8009e84:	bfbb      	ittet	lt
 8009e86:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8009e8a:	461f      	movlt	r7, r3
 8009e8c:	2300      	movge	r3, #0
 8009e8e:	232d      	movlt	r3, #45	@ 0x2d
 8009e90:	700b      	strb	r3, [r1, #0]
 8009e92:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009e94:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8009e98:	4691      	mov	r9, r2
 8009e9a:	f023 0820 	bic.w	r8, r3, #32
 8009e9e:	bfbc      	itt	lt
 8009ea0:	4632      	movlt	r2, r6
 8009ea2:	4616      	movlt	r6, r2
 8009ea4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8009ea8:	d005      	beq.n	8009eb6 <__cvt+0x42>
 8009eaa:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8009eae:	d100      	bne.n	8009eb2 <__cvt+0x3e>
 8009eb0:	3401      	adds	r4, #1
 8009eb2:	2102      	movs	r1, #2
 8009eb4:	e000      	b.n	8009eb8 <__cvt+0x44>
 8009eb6:	2103      	movs	r1, #3
 8009eb8:	ab03      	add	r3, sp, #12
 8009eba:	9301      	str	r3, [sp, #4]
 8009ebc:	ab02      	add	r3, sp, #8
 8009ebe:	9300      	str	r3, [sp, #0]
 8009ec0:	ec47 6b10 	vmov	d0, r6, r7
 8009ec4:	4653      	mov	r3, sl
 8009ec6:	4622      	mov	r2, r4
 8009ec8:	f000 fe4a 	bl	800ab60 <_dtoa_r>
 8009ecc:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8009ed0:	4605      	mov	r5, r0
 8009ed2:	d119      	bne.n	8009f08 <__cvt+0x94>
 8009ed4:	f019 0f01 	tst.w	r9, #1
 8009ed8:	d00e      	beq.n	8009ef8 <__cvt+0x84>
 8009eda:	eb00 0904 	add.w	r9, r0, r4
 8009ede:	2200      	movs	r2, #0
 8009ee0:	2300      	movs	r3, #0
 8009ee2:	4630      	mov	r0, r6
 8009ee4:	4639      	mov	r1, r7
 8009ee6:	f7f6 fe0f 	bl	8000b08 <__aeabi_dcmpeq>
 8009eea:	b108      	cbz	r0, 8009ef0 <__cvt+0x7c>
 8009eec:	f8cd 900c 	str.w	r9, [sp, #12]
 8009ef0:	2230      	movs	r2, #48	@ 0x30
 8009ef2:	9b03      	ldr	r3, [sp, #12]
 8009ef4:	454b      	cmp	r3, r9
 8009ef6:	d31e      	bcc.n	8009f36 <__cvt+0xc2>
 8009ef8:	9b03      	ldr	r3, [sp, #12]
 8009efa:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009efc:	1b5b      	subs	r3, r3, r5
 8009efe:	4628      	mov	r0, r5
 8009f00:	6013      	str	r3, [r2, #0]
 8009f02:	b004      	add	sp, #16
 8009f04:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009f08:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8009f0c:	eb00 0904 	add.w	r9, r0, r4
 8009f10:	d1e5      	bne.n	8009ede <__cvt+0x6a>
 8009f12:	7803      	ldrb	r3, [r0, #0]
 8009f14:	2b30      	cmp	r3, #48	@ 0x30
 8009f16:	d10a      	bne.n	8009f2e <__cvt+0xba>
 8009f18:	2200      	movs	r2, #0
 8009f1a:	2300      	movs	r3, #0
 8009f1c:	4630      	mov	r0, r6
 8009f1e:	4639      	mov	r1, r7
 8009f20:	f7f6 fdf2 	bl	8000b08 <__aeabi_dcmpeq>
 8009f24:	b918      	cbnz	r0, 8009f2e <__cvt+0xba>
 8009f26:	f1c4 0401 	rsb	r4, r4, #1
 8009f2a:	f8ca 4000 	str.w	r4, [sl]
 8009f2e:	f8da 3000 	ldr.w	r3, [sl]
 8009f32:	4499      	add	r9, r3
 8009f34:	e7d3      	b.n	8009ede <__cvt+0x6a>
 8009f36:	1c59      	adds	r1, r3, #1
 8009f38:	9103      	str	r1, [sp, #12]
 8009f3a:	701a      	strb	r2, [r3, #0]
 8009f3c:	e7d9      	b.n	8009ef2 <__cvt+0x7e>

08009f3e <__exponent>:
 8009f3e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009f40:	2900      	cmp	r1, #0
 8009f42:	bfba      	itte	lt
 8009f44:	4249      	neglt	r1, r1
 8009f46:	232d      	movlt	r3, #45	@ 0x2d
 8009f48:	232b      	movge	r3, #43	@ 0x2b
 8009f4a:	2909      	cmp	r1, #9
 8009f4c:	7002      	strb	r2, [r0, #0]
 8009f4e:	7043      	strb	r3, [r0, #1]
 8009f50:	dd29      	ble.n	8009fa6 <__exponent+0x68>
 8009f52:	f10d 0307 	add.w	r3, sp, #7
 8009f56:	461d      	mov	r5, r3
 8009f58:	270a      	movs	r7, #10
 8009f5a:	461a      	mov	r2, r3
 8009f5c:	fbb1 f6f7 	udiv	r6, r1, r7
 8009f60:	fb07 1416 	mls	r4, r7, r6, r1
 8009f64:	3430      	adds	r4, #48	@ 0x30
 8009f66:	f802 4c01 	strb.w	r4, [r2, #-1]
 8009f6a:	460c      	mov	r4, r1
 8009f6c:	2c63      	cmp	r4, #99	@ 0x63
 8009f6e:	f103 33ff 	add.w	r3, r3, #4294967295
 8009f72:	4631      	mov	r1, r6
 8009f74:	dcf1      	bgt.n	8009f5a <__exponent+0x1c>
 8009f76:	3130      	adds	r1, #48	@ 0x30
 8009f78:	1e94      	subs	r4, r2, #2
 8009f7a:	f803 1c01 	strb.w	r1, [r3, #-1]
 8009f7e:	1c41      	adds	r1, r0, #1
 8009f80:	4623      	mov	r3, r4
 8009f82:	42ab      	cmp	r3, r5
 8009f84:	d30a      	bcc.n	8009f9c <__exponent+0x5e>
 8009f86:	f10d 0309 	add.w	r3, sp, #9
 8009f8a:	1a9b      	subs	r3, r3, r2
 8009f8c:	42ac      	cmp	r4, r5
 8009f8e:	bf88      	it	hi
 8009f90:	2300      	movhi	r3, #0
 8009f92:	3302      	adds	r3, #2
 8009f94:	4403      	add	r3, r0
 8009f96:	1a18      	subs	r0, r3, r0
 8009f98:	b003      	add	sp, #12
 8009f9a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009f9c:	f813 6b01 	ldrb.w	r6, [r3], #1
 8009fa0:	f801 6f01 	strb.w	r6, [r1, #1]!
 8009fa4:	e7ed      	b.n	8009f82 <__exponent+0x44>
 8009fa6:	2330      	movs	r3, #48	@ 0x30
 8009fa8:	3130      	adds	r1, #48	@ 0x30
 8009faa:	7083      	strb	r3, [r0, #2]
 8009fac:	70c1      	strb	r1, [r0, #3]
 8009fae:	1d03      	adds	r3, r0, #4
 8009fb0:	e7f1      	b.n	8009f96 <__exponent+0x58>
	...

08009fb4 <_printf_float>:
 8009fb4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009fb8:	b08d      	sub	sp, #52	@ 0x34
 8009fba:	460c      	mov	r4, r1
 8009fbc:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8009fc0:	4616      	mov	r6, r2
 8009fc2:	461f      	mov	r7, r3
 8009fc4:	4605      	mov	r5, r0
 8009fc6:	f000 fccb 	bl	800a960 <_localeconv_r>
 8009fca:	6803      	ldr	r3, [r0, #0]
 8009fcc:	9304      	str	r3, [sp, #16]
 8009fce:	4618      	mov	r0, r3
 8009fd0:	f7f6 f96e 	bl	80002b0 <strlen>
 8009fd4:	2300      	movs	r3, #0
 8009fd6:	930a      	str	r3, [sp, #40]	@ 0x28
 8009fd8:	f8d8 3000 	ldr.w	r3, [r8]
 8009fdc:	9005      	str	r0, [sp, #20]
 8009fde:	3307      	adds	r3, #7
 8009fe0:	f023 0307 	bic.w	r3, r3, #7
 8009fe4:	f103 0208 	add.w	r2, r3, #8
 8009fe8:	f894 a018 	ldrb.w	sl, [r4, #24]
 8009fec:	f8d4 b000 	ldr.w	fp, [r4]
 8009ff0:	f8c8 2000 	str.w	r2, [r8]
 8009ff4:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009ff8:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8009ffc:	9307      	str	r3, [sp, #28]
 8009ffe:	f8cd 8018 	str.w	r8, [sp, #24]
 800a002:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800a006:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a00a:	4b9c      	ldr	r3, [pc, #624]	@ (800a27c <_printf_float+0x2c8>)
 800a00c:	f04f 32ff 	mov.w	r2, #4294967295
 800a010:	f7f6 fdac 	bl	8000b6c <__aeabi_dcmpun>
 800a014:	bb70      	cbnz	r0, 800a074 <_printf_float+0xc0>
 800a016:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a01a:	4b98      	ldr	r3, [pc, #608]	@ (800a27c <_printf_float+0x2c8>)
 800a01c:	f04f 32ff 	mov.w	r2, #4294967295
 800a020:	f7f6 fd86 	bl	8000b30 <__aeabi_dcmple>
 800a024:	bb30      	cbnz	r0, 800a074 <_printf_float+0xc0>
 800a026:	2200      	movs	r2, #0
 800a028:	2300      	movs	r3, #0
 800a02a:	4640      	mov	r0, r8
 800a02c:	4649      	mov	r1, r9
 800a02e:	f7f6 fd75 	bl	8000b1c <__aeabi_dcmplt>
 800a032:	b110      	cbz	r0, 800a03a <_printf_float+0x86>
 800a034:	232d      	movs	r3, #45	@ 0x2d
 800a036:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a03a:	4a91      	ldr	r2, [pc, #580]	@ (800a280 <_printf_float+0x2cc>)
 800a03c:	4b91      	ldr	r3, [pc, #580]	@ (800a284 <_printf_float+0x2d0>)
 800a03e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800a042:	bf8c      	ite	hi
 800a044:	4690      	movhi	r8, r2
 800a046:	4698      	movls	r8, r3
 800a048:	2303      	movs	r3, #3
 800a04a:	6123      	str	r3, [r4, #16]
 800a04c:	f02b 0304 	bic.w	r3, fp, #4
 800a050:	6023      	str	r3, [r4, #0]
 800a052:	f04f 0900 	mov.w	r9, #0
 800a056:	9700      	str	r7, [sp, #0]
 800a058:	4633      	mov	r3, r6
 800a05a:	aa0b      	add	r2, sp, #44	@ 0x2c
 800a05c:	4621      	mov	r1, r4
 800a05e:	4628      	mov	r0, r5
 800a060:	f000 f9d2 	bl	800a408 <_printf_common>
 800a064:	3001      	adds	r0, #1
 800a066:	f040 808d 	bne.w	800a184 <_printf_float+0x1d0>
 800a06a:	f04f 30ff 	mov.w	r0, #4294967295
 800a06e:	b00d      	add	sp, #52	@ 0x34
 800a070:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a074:	4642      	mov	r2, r8
 800a076:	464b      	mov	r3, r9
 800a078:	4640      	mov	r0, r8
 800a07a:	4649      	mov	r1, r9
 800a07c:	f7f6 fd76 	bl	8000b6c <__aeabi_dcmpun>
 800a080:	b140      	cbz	r0, 800a094 <_printf_float+0xe0>
 800a082:	464b      	mov	r3, r9
 800a084:	2b00      	cmp	r3, #0
 800a086:	bfbc      	itt	lt
 800a088:	232d      	movlt	r3, #45	@ 0x2d
 800a08a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800a08e:	4a7e      	ldr	r2, [pc, #504]	@ (800a288 <_printf_float+0x2d4>)
 800a090:	4b7e      	ldr	r3, [pc, #504]	@ (800a28c <_printf_float+0x2d8>)
 800a092:	e7d4      	b.n	800a03e <_printf_float+0x8a>
 800a094:	6863      	ldr	r3, [r4, #4]
 800a096:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800a09a:	9206      	str	r2, [sp, #24]
 800a09c:	1c5a      	adds	r2, r3, #1
 800a09e:	d13b      	bne.n	800a118 <_printf_float+0x164>
 800a0a0:	2306      	movs	r3, #6
 800a0a2:	6063      	str	r3, [r4, #4]
 800a0a4:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800a0a8:	2300      	movs	r3, #0
 800a0aa:	6022      	str	r2, [r4, #0]
 800a0ac:	9303      	str	r3, [sp, #12]
 800a0ae:	ab0a      	add	r3, sp, #40	@ 0x28
 800a0b0:	e9cd a301 	strd	sl, r3, [sp, #4]
 800a0b4:	ab09      	add	r3, sp, #36	@ 0x24
 800a0b6:	9300      	str	r3, [sp, #0]
 800a0b8:	6861      	ldr	r1, [r4, #4]
 800a0ba:	ec49 8b10 	vmov	d0, r8, r9
 800a0be:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800a0c2:	4628      	mov	r0, r5
 800a0c4:	f7ff fed6 	bl	8009e74 <__cvt>
 800a0c8:	9b06      	ldr	r3, [sp, #24]
 800a0ca:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a0cc:	2b47      	cmp	r3, #71	@ 0x47
 800a0ce:	4680      	mov	r8, r0
 800a0d0:	d129      	bne.n	800a126 <_printf_float+0x172>
 800a0d2:	1cc8      	adds	r0, r1, #3
 800a0d4:	db02      	blt.n	800a0dc <_printf_float+0x128>
 800a0d6:	6863      	ldr	r3, [r4, #4]
 800a0d8:	4299      	cmp	r1, r3
 800a0da:	dd41      	ble.n	800a160 <_printf_float+0x1ac>
 800a0dc:	f1aa 0a02 	sub.w	sl, sl, #2
 800a0e0:	fa5f fa8a 	uxtb.w	sl, sl
 800a0e4:	3901      	subs	r1, #1
 800a0e6:	4652      	mov	r2, sl
 800a0e8:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800a0ec:	9109      	str	r1, [sp, #36]	@ 0x24
 800a0ee:	f7ff ff26 	bl	8009f3e <__exponent>
 800a0f2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a0f4:	1813      	adds	r3, r2, r0
 800a0f6:	2a01      	cmp	r2, #1
 800a0f8:	4681      	mov	r9, r0
 800a0fa:	6123      	str	r3, [r4, #16]
 800a0fc:	dc02      	bgt.n	800a104 <_printf_float+0x150>
 800a0fe:	6822      	ldr	r2, [r4, #0]
 800a100:	07d2      	lsls	r2, r2, #31
 800a102:	d501      	bpl.n	800a108 <_printf_float+0x154>
 800a104:	3301      	adds	r3, #1
 800a106:	6123      	str	r3, [r4, #16]
 800a108:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800a10c:	2b00      	cmp	r3, #0
 800a10e:	d0a2      	beq.n	800a056 <_printf_float+0xa2>
 800a110:	232d      	movs	r3, #45	@ 0x2d
 800a112:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a116:	e79e      	b.n	800a056 <_printf_float+0xa2>
 800a118:	9a06      	ldr	r2, [sp, #24]
 800a11a:	2a47      	cmp	r2, #71	@ 0x47
 800a11c:	d1c2      	bne.n	800a0a4 <_printf_float+0xf0>
 800a11e:	2b00      	cmp	r3, #0
 800a120:	d1c0      	bne.n	800a0a4 <_printf_float+0xf0>
 800a122:	2301      	movs	r3, #1
 800a124:	e7bd      	b.n	800a0a2 <_printf_float+0xee>
 800a126:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800a12a:	d9db      	bls.n	800a0e4 <_printf_float+0x130>
 800a12c:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800a130:	d118      	bne.n	800a164 <_printf_float+0x1b0>
 800a132:	2900      	cmp	r1, #0
 800a134:	6863      	ldr	r3, [r4, #4]
 800a136:	dd0b      	ble.n	800a150 <_printf_float+0x19c>
 800a138:	6121      	str	r1, [r4, #16]
 800a13a:	b913      	cbnz	r3, 800a142 <_printf_float+0x18e>
 800a13c:	6822      	ldr	r2, [r4, #0]
 800a13e:	07d0      	lsls	r0, r2, #31
 800a140:	d502      	bpl.n	800a148 <_printf_float+0x194>
 800a142:	3301      	adds	r3, #1
 800a144:	440b      	add	r3, r1
 800a146:	6123      	str	r3, [r4, #16]
 800a148:	65a1      	str	r1, [r4, #88]	@ 0x58
 800a14a:	f04f 0900 	mov.w	r9, #0
 800a14e:	e7db      	b.n	800a108 <_printf_float+0x154>
 800a150:	b913      	cbnz	r3, 800a158 <_printf_float+0x1a4>
 800a152:	6822      	ldr	r2, [r4, #0]
 800a154:	07d2      	lsls	r2, r2, #31
 800a156:	d501      	bpl.n	800a15c <_printf_float+0x1a8>
 800a158:	3302      	adds	r3, #2
 800a15a:	e7f4      	b.n	800a146 <_printf_float+0x192>
 800a15c:	2301      	movs	r3, #1
 800a15e:	e7f2      	b.n	800a146 <_printf_float+0x192>
 800a160:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800a164:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a166:	4299      	cmp	r1, r3
 800a168:	db05      	blt.n	800a176 <_printf_float+0x1c2>
 800a16a:	6823      	ldr	r3, [r4, #0]
 800a16c:	6121      	str	r1, [r4, #16]
 800a16e:	07d8      	lsls	r0, r3, #31
 800a170:	d5ea      	bpl.n	800a148 <_printf_float+0x194>
 800a172:	1c4b      	adds	r3, r1, #1
 800a174:	e7e7      	b.n	800a146 <_printf_float+0x192>
 800a176:	2900      	cmp	r1, #0
 800a178:	bfd4      	ite	le
 800a17a:	f1c1 0202 	rsble	r2, r1, #2
 800a17e:	2201      	movgt	r2, #1
 800a180:	4413      	add	r3, r2
 800a182:	e7e0      	b.n	800a146 <_printf_float+0x192>
 800a184:	6823      	ldr	r3, [r4, #0]
 800a186:	055a      	lsls	r2, r3, #21
 800a188:	d407      	bmi.n	800a19a <_printf_float+0x1e6>
 800a18a:	6923      	ldr	r3, [r4, #16]
 800a18c:	4642      	mov	r2, r8
 800a18e:	4631      	mov	r1, r6
 800a190:	4628      	mov	r0, r5
 800a192:	47b8      	blx	r7
 800a194:	3001      	adds	r0, #1
 800a196:	d12b      	bne.n	800a1f0 <_printf_float+0x23c>
 800a198:	e767      	b.n	800a06a <_printf_float+0xb6>
 800a19a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800a19e:	f240 80dd 	bls.w	800a35c <_printf_float+0x3a8>
 800a1a2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800a1a6:	2200      	movs	r2, #0
 800a1a8:	2300      	movs	r3, #0
 800a1aa:	f7f6 fcad 	bl	8000b08 <__aeabi_dcmpeq>
 800a1ae:	2800      	cmp	r0, #0
 800a1b0:	d033      	beq.n	800a21a <_printf_float+0x266>
 800a1b2:	4a37      	ldr	r2, [pc, #220]	@ (800a290 <_printf_float+0x2dc>)
 800a1b4:	2301      	movs	r3, #1
 800a1b6:	4631      	mov	r1, r6
 800a1b8:	4628      	mov	r0, r5
 800a1ba:	47b8      	blx	r7
 800a1bc:	3001      	adds	r0, #1
 800a1be:	f43f af54 	beq.w	800a06a <_printf_float+0xb6>
 800a1c2:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800a1c6:	4543      	cmp	r3, r8
 800a1c8:	db02      	blt.n	800a1d0 <_printf_float+0x21c>
 800a1ca:	6823      	ldr	r3, [r4, #0]
 800a1cc:	07d8      	lsls	r0, r3, #31
 800a1ce:	d50f      	bpl.n	800a1f0 <_printf_float+0x23c>
 800a1d0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a1d4:	4631      	mov	r1, r6
 800a1d6:	4628      	mov	r0, r5
 800a1d8:	47b8      	blx	r7
 800a1da:	3001      	adds	r0, #1
 800a1dc:	f43f af45 	beq.w	800a06a <_printf_float+0xb6>
 800a1e0:	f04f 0900 	mov.w	r9, #0
 800a1e4:	f108 38ff 	add.w	r8, r8, #4294967295
 800a1e8:	f104 0a1a 	add.w	sl, r4, #26
 800a1ec:	45c8      	cmp	r8, r9
 800a1ee:	dc09      	bgt.n	800a204 <_printf_float+0x250>
 800a1f0:	6823      	ldr	r3, [r4, #0]
 800a1f2:	079b      	lsls	r3, r3, #30
 800a1f4:	f100 8103 	bmi.w	800a3fe <_printf_float+0x44a>
 800a1f8:	68e0      	ldr	r0, [r4, #12]
 800a1fa:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a1fc:	4298      	cmp	r0, r3
 800a1fe:	bfb8      	it	lt
 800a200:	4618      	movlt	r0, r3
 800a202:	e734      	b.n	800a06e <_printf_float+0xba>
 800a204:	2301      	movs	r3, #1
 800a206:	4652      	mov	r2, sl
 800a208:	4631      	mov	r1, r6
 800a20a:	4628      	mov	r0, r5
 800a20c:	47b8      	blx	r7
 800a20e:	3001      	adds	r0, #1
 800a210:	f43f af2b 	beq.w	800a06a <_printf_float+0xb6>
 800a214:	f109 0901 	add.w	r9, r9, #1
 800a218:	e7e8      	b.n	800a1ec <_printf_float+0x238>
 800a21a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a21c:	2b00      	cmp	r3, #0
 800a21e:	dc39      	bgt.n	800a294 <_printf_float+0x2e0>
 800a220:	4a1b      	ldr	r2, [pc, #108]	@ (800a290 <_printf_float+0x2dc>)
 800a222:	2301      	movs	r3, #1
 800a224:	4631      	mov	r1, r6
 800a226:	4628      	mov	r0, r5
 800a228:	47b8      	blx	r7
 800a22a:	3001      	adds	r0, #1
 800a22c:	f43f af1d 	beq.w	800a06a <_printf_float+0xb6>
 800a230:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800a234:	ea59 0303 	orrs.w	r3, r9, r3
 800a238:	d102      	bne.n	800a240 <_printf_float+0x28c>
 800a23a:	6823      	ldr	r3, [r4, #0]
 800a23c:	07d9      	lsls	r1, r3, #31
 800a23e:	d5d7      	bpl.n	800a1f0 <_printf_float+0x23c>
 800a240:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a244:	4631      	mov	r1, r6
 800a246:	4628      	mov	r0, r5
 800a248:	47b8      	blx	r7
 800a24a:	3001      	adds	r0, #1
 800a24c:	f43f af0d 	beq.w	800a06a <_printf_float+0xb6>
 800a250:	f04f 0a00 	mov.w	sl, #0
 800a254:	f104 0b1a 	add.w	fp, r4, #26
 800a258:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a25a:	425b      	negs	r3, r3
 800a25c:	4553      	cmp	r3, sl
 800a25e:	dc01      	bgt.n	800a264 <_printf_float+0x2b0>
 800a260:	464b      	mov	r3, r9
 800a262:	e793      	b.n	800a18c <_printf_float+0x1d8>
 800a264:	2301      	movs	r3, #1
 800a266:	465a      	mov	r2, fp
 800a268:	4631      	mov	r1, r6
 800a26a:	4628      	mov	r0, r5
 800a26c:	47b8      	blx	r7
 800a26e:	3001      	adds	r0, #1
 800a270:	f43f aefb 	beq.w	800a06a <_printf_float+0xb6>
 800a274:	f10a 0a01 	add.w	sl, sl, #1
 800a278:	e7ee      	b.n	800a258 <_printf_float+0x2a4>
 800a27a:	bf00      	nop
 800a27c:	7fefffff 	.word	0x7fefffff
 800a280:	0800daf8 	.word	0x0800daf8
 800a284:	0800daf4 	.word	0x0800daf4
 800a288:	0800db00 	.word	0x0800db00
 800a28c:	0800dafc 	.word	0x0800dafc
 800a290:	0800db04 	.word	0x0800db04
 800a294:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800a296:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800a29a:	4553      	cmp	r3, sl
 800a29c:	bfa8      	it	ge
 800a29e:	4653      	movge	r3, sl
 800a2a0:	2b00      	cmp	r3, #0
 800a2a2:	4699      	mov	r9, r3
 800a2a4:	dc36      	bgt.n	800a314 <_printf_float+0x360>
 800a2a6:	f04f 0b00 	mov.w	fp, #0
 800a2aa:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a2ae:	f104 021a 	add.w	r2, r4, #26
 800a2b2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800a2b4:	9306      	str	r3, [sp, #24]
 800a2b6:	eba3 0309 	sub.w	r3, r3, r9
 800a2ba:	455b      	cmp	r3, fp
 800a2bc:	dc31      	bgt.n	800a322 <_printf_float+0x36e>
 800a2be:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a2c0:	459a      	cmp	sl, r3
 800a2c2:	dc3a      	bgt.n	800a33a <_printf_float+0x386>
 800a2c4:	6823      	ldr	r3, [r4, #0]
 800a2c6:	07da      	lsls	r2, r3, #31
 800a2c8:	d437      	bmi.n	800a33a <_printf_float+0x386>
 800a2ca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a2cc:	ebaa 0903 	sub.w	r9, sl, r3
 800a2d0:	9b06      	ldr	r3, [sp, #24]
 800a2d2:	ebaa 0303 	sub.w	r3, sl, r3
 800a2d6:	4599      	cmp	r9, r3
 800a2d8:	bfa8      	it	ge
 800a2da:	4699      	movge	r9, r3
 800a2dc:	f1b9 0f00 	cmp.w	r9, #0
 800a2e0:	dc33      	bgt.n	800a34a <_printf_float+0x396>
 800a2e2:	f04f 0800 	mov.w	r8, #0
 800a2e6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a2ea:	f104 0b1a 	add.w	fp, r4, #26
 800a2ee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a2f0:	ebaa 0303 	sub.w	r3, sl, r3
 800a2f4:	eba3 0309 	sub.w	r3, r3, r9
 800a2f8:	4543      	cmp	r3, r8
 800a2fa:	f77f af79 	ble.w	800a1f0 <_printf_float+0x23c>
 800a2fe:	2301      	movs	r3, #1
 800a300:	465a      	mov	r2, fp
 800a302:	4631      	mov	r1, r6
 800a304:	4628      	mov	r0, r5
 800a306:	47b8      	blx	r7
 800a308:	3001      	adds	r0, #1
 800a30a:	f43f aeae 	beq.w	800a06a <_printf_float+0xb6>
 800a30e:	f108 0801 	add.w	r8, r8, #1
 800a312:	e7ec      	b.n	800a2ee <_printf_float+0x33a>
 800a314:	4642      	mov	r2, r8
 800a316:	4631      	mov	r1, r6
 800a318:	4628      	mov	r0, r5
 800a31a:	47b8      	blx	r7
 800a31c:	3001      	adds	r0, #1
 800a31e:	d1c2      	bne.n	800a2a6 <_printf_float+0x2f2>
 800a320:	e6a3      	b.n	800a06a <_printf_float+0xb6>
 800a322:	2301      	movs	r3, #1
 800a324:	4631      	mov	r1, r6
 800a326:	4628      	mov	r0, r5
 800a328:	9206      	str	r2, [sp, #24]
 800a32a:	47b8      	blx	r7
 800a32c:	3001      	adds	r0, #1
 800a32e:	f43f ae9c 	beq.w	800a06a <_printf_float+0xb6>
 800a332:	9a06      	ldr	r2, [sp, #24]
 800a334:	f10b 0b01 	add.w	fp, fp, #1
 800a338:	e7bb      	b.n	800a2b2 <_printf_float+0x2fe>
 800a33a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a33e:	4631      	mov	r1, r6
 800a340:	4628      	mov	r0, r5
 800a342:	47b8      	blx	r7
 800a344:	3001      	adds	r0, #1
 800a346:	d1c0      	bne.n	800a2ca <_printf_float+0x316>
 800a348:	e68f      	b.n	800a06a <_printf_float+0xb6>
 800a34a:	9a06      	ldr	r2, [sp, #24]
 800a34c:	464b      	mov	r3, r9
 800a34e:	4442      	add	r2, r8
 800a350:	4631      	mov	r1, r6
 800a352:	4628      	mov	r0, r5
 800a354:	47b8      	blx	r7
 800a356:	3001      	adds	r0, #1
 800a358:	d1c3      	bne.n	800a2e2 <_printf_float+0x32e>
 800a35a:	e686      	b.n	800a06a <_printf_float+0xb6>
 800a35c:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800a360:	f1ba 0f01 	cmp.w	sl, #1
 800a364:	dc01      	bgt.n	800a36a <_printf_float+0x3b6>
 800a366:	07db      	lsls	r3, r3, #31
 800a368:	d536      	bpl.n	800a3d8 <_printf_float+0x424>
 800a36a:	2301      	movs	r3, #1
 800a36c:	4642      	mov	r2, r8
 800a36e:	4631      	mov	r1, r6
 800a370:	4628      	mov	r0, r5
 800a372:	47b8      	blx	r7
 800a374:	3001      	adds	r0, #1
 800a376:	f43f ae78 	beq.w	800a06a <_printf_float+0xb6>
 800a37a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a37e:	4631      	mov	r1, r6
 800a380:	4628      	mov	r0, r5
 800a382:	47b8      	blx	r7
 800a384:	3001      	adds	r0, #1
 800a386:	f43f ae70 	beq.w	800a06a <_printf_float+0xb6>
 800a38a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800a38e:	2200      	movs	r2, #0
 800a390:	2300      	movs	r3, #0
 800a392:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a396:	f7f6 fbb7 	bl	8000b08 <__aeabi_dcmpeq>
 800a39a:	b9c0      	cbnz	r0, 800a3ce <_printf_float+0x41a>
 800a39c:	4653      	mov	r3, sl
 800a39e:	f108 0201 	add.w	r2, r8, #1
 800a3a2:	4631      	mov	r1, r6
 800a3a4:	4628      	mov	r0, r5
 800a3a6:	47b8      	blx	r7
 800a3a8:	3001      	adds	r0, #1
 800a3aa:	d10c      	bne.n	800a3c6 <_printf_float+0x412>
 800a3ac:	e65d      	b.n	800a06a <_printf_float+0xb6>
 800a3ae:	2301      	movs	r3, #1
 800a3b0:	465a      	mov	r2, fp
 800a3b2:	4631      	mov	r1, r6
 800a3b4:	4628      	mov	r0, r5
 800a3b6:	47b8      	blx	r7
 800a3b8:	3001      	adds	r0, #1
 800a3ba:	f43f ae56 	beq.w	800a06a <_printf_float+0xb6>
 800a3be:	f108 0801 	add.w	r8, r8, #1
 800a3c2:	45d0      	cmp	r8, sl
 800a3c4:	dbf3      	blt.n	800a3ae <_printf_float+0x3fa>
 800a3c6:	464b      	mov	r3, r9
 800a3c8:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800a3cc:	e6df      	b.n	800a18e <_printf_float+0x1da>
 800a3ce:	f04f 0800 	mov.w	r8, #0
 800a3d2:	f104 0b1a 	add.w	fp, r4, #26
 800a3d6:	e7f4      	b.n	800a3c2 <_printf_float+0x40e>
 800a3d8:	2301      	movs	r3, #1
 800a3da:	4642      	mov	r2, r8
 800a3dc:	e7e1      	b.n	800a3a2 <_printf_float+0x3ee>
 800a3de:	2301      	movs	r3, #1
 800a3e0:	464a      	mov	r2, r9
 800a3e2:	4631      	mov	r1, r6
 800a3e4:	4628      	mov	r0, r5
 800a3e6:	47b8      	blx	r7
 800a3e8:	3001      	adds	r0, #1
 800a3ea:	f43f ae3e 	beq.w	800a06a <_printf_float+0xb6>
 800a3ee:	f108 0801 	add.w	r8, r8, #1
 800a3f2:	68e3      	ldr	r3, [r4, #12]
 800a3f4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a3f6:	1a5b      	subs	r3, r3, r1
 800a3f8:	4543      	cmp	r3, r8
 800a3fa:	dcf0      	bgt.n	800a3de <_printf_float+0x42a>
 800a3fc:	e6fc      	b.n	800a1f8 <_printf_float+0x244>
 800a3fe:	f04f 0800 	mov.w	r8, #0
 800a402:	f104 0919 	add.w	r9, r4, #25
 800a406:	e7f4      	b.n	800a3f2 <_printf_float+0x43e>

0800a408 <_printf_common>:
 800a408:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a40c:	4616      	mov	r6, r2
 800a40e:	4698      	mov	r8, r3
 800a410:	688a      	ldr	r2, [r1, #8]
 800a412:	690b      	ldr	r3, [r1, #16]
 800a414:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800a418:	4293      	cmp	r3, r2
 800a41a:	bfb8      	it	lt
 800a41c:	4613      	movlt	r3, r2
 800a41e:	6033      	str	r3, [r6, #0]
 800a420:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800a424:	4607      	mov	r7, r0
 800a426:	460c      	mov	r4, r1
 800a428:	b10a      	cbz	r2, 800a42e <_printf_common+0x26>
 800a42a:	3301      	adds	r3, #1
 800a42c:	6033      	str	r3, [r6, #0]
 800a42e:	6823      	ldr	r3, [r4, #0]
 800a430:	0699      	lsls	r1, r3, #26
 800a432:	bf42      	ittt	mi
 800a434:	6833      	ldrmi	r3, [r6, #0]
 800a436:	3302      	addmi	r3, #2
 800a438:	6033      	strmi	r3, [r6, #0]
 800a43a:	6825      	ldr	r5, [r4, #0]
 800a43c:	f015 0506 	ands.w	r5, r5, #6
 800a440:	d106      	bne.n	800a450 <_printf_common+0x48>
 800a442:	f104 0a19 	add.w	sl, r4, #25
 800a446:	68e3      	ldr	r3, [r4, #12]
 800a448:	6832      	ldr	r2, [r6, #0]
 800a44a:	1a9b      	subs	r3, r3, r2
 800a44c:	42ab      	cmp	r3, r5
 800a44e:	dc26      	bgt.n	800a49e <_printf_common+0x96>
 800a450:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800a454:	6822      	ldr	r2, [r4, #0]
 800a456:	3b00      	subs	r3, #0
 800a458:	bf18      	it	ne
 800a45a:	2301      	movne	r3, #1
 800a45c:	0692      	lsls	r2, r2, #26
 800a45e:	d42b      	bmi.n	800a4b8 <_printf_common+0xb0>
 800a460:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800a464:	4641      	mov	r1, r8
 800a466:	4638      	mov	r0, r7
 800a468:	47c8      	blx	r9
 800a46a:	3001      	adds	r0, #1
 800a46c:	d01e      	beq.n	800a4ac <_printf_common+0xa4>
 800a46e:	6823      	ldr	r3, [r4, #0]
 800a470:	6922      	ldr	r2, [r4, #16]
 800a472:	f003 0306 	and.w	r3, r3, #6
 800a476:	2b04      	cmp	r3, #4
 800a478:	bf02      	ittt	eq
 800a47a:	68e5      	ldreq	r5, [r4, #12]
 800a47c:	6833      	ldreq	r3, [r6, #0]
 800a47e:	1aed      	subeq	r5, r5, r3
 800a480:	68a3      	ldr	r3, [r4, #8]
 800a482:	bf0c      	ite	eq
 800a484:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a488:	2500      	movne	r5, #0
 800a48a:	4293      	cmp	r3, r2
 800a48c:	bfc4      	itt	gt
 800a48e:	1a9b      	subgt	r3, r3, r2
 800a490:	18ed      	addgt	r5, r5, r3
 800a492:	2600      	movs	r6, #0
 800a494:	341a      	adds	r4, #26
 800a496:	42b5      	cmp	r5, r6
 800a498:	d11a      	bne.n	800a4d0 <_printf_common+0xc8>
 800a49a:	2000      	movs	r0, #0
 800a49c:	e008      	b.n	800a4b0 <_printf_common+0xa8>
 800a49e:	2301      	movs	r3, #1
 800a4a0:	4652      	mov	r2, sl
 800a4a2:	4641      	mov	r1, r8
 800a4a4:	4638      	mov	r0, r7
 800a4a6:	47c8      	blx	r9
 800a4a8:	3001      	adds	r0, #1
 800a4aa:	d103      	bne.n	800a4b4 <_printf_common+0xac>
 800a4ac:	f04f 30ff 	mov.w	r0, #4294967295
 800a4b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a4b4:	3501      	adds	r5, #1
 800a4b6:	e7c6      	b.n	800a446 <_printf_common+0x3e>
 800a4b8:	18e1      	adds	r1, r4, r3
 800a4ba:	1c5a      	adds	r2, r3, #1
 800a4bc:	2030      	movs	r0, #48	@ 0x30
 800a4be:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800a4c2:	4422      	add	r2, r4
 800a4c4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800a4c8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800a4cc:	3302      	adds	r3, #2
 800a4ce:	e7c7      	b.n	800a460 <_printf_common+0x58>
 800a4d0:	2301      	movs	r3, #1
 800a4d2:	4622      	mov	r2, r4
 800a4d4:	4641      	mov	r1, r8
 800a4d6:	4638      	mov	r0, r7
 800a4d8:	47c8      	blx	r9
 800a4da:	3001      	adds	r0, #1
 800a4dc:	d0e6      	beq.n	800a4ac <_printf_common+0xa4>
 800a4de:	3601      	adds	r6, #1
 800a4e0:	e7d9      	b.n	800a496 <_printf_common+0x8e>
	...

0800a4e4 <_printf_i>:
 800a4e4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a4e8:	7e0f      	ldrb	r7, [r1, #24]
 800a4ea:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800a4ec:	2f78      	cmp	r7, #120	@ 0x78
 800a4ee:	4691      	mov	r9, r2
 800a4f0:	4680      	mov	r8, r0
 800a4f2:	460c      	mov	r4, r1
 800a4f4:	469a      	mov	sl, r3
 800a4f6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800a4fa:	d807      	bhi.n	800a50c <_printf_i+0x28>
 800a4fc:	2f62      	cmp	r7, #98	@ 0x62
 800a4fe:	d80a      	bhi.n	800a516 <_printf_i+0x32>
 800a500:	2f00      	cmp	r7, #0
 800a502:	f000 80d1 	beq.w	800a6a8 <_printf_i+0x1c4>
 800a506:	2f58      	cmp	r7, #88	@ 0x58
 800a508:	f000 80b8 	beq.w	800a67c <_printf_i+0x198>
 800a50c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a510:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800a514:	e03a      	b.n	800a58c <_printf_i+0xa8>
 800a516:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800a51a:	2b15      	cmp	r3, #21
 800a51c:	d8f6      	bhi.n	800a50c <_printf_i+0x28>
 800a51e:	a101      	add	r1, pc, #4	@ (adr r1, 800a524 <_printf_i+0x40>)
 800a520:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a524:	0800a57d 	.word	0x0800a57d
 800a528:	0800a591 	.word	0x0800a591
 800a52c:	0800a50d 	.word	0x0800a50d
 800a530:	0800a50d 	.word	0x0800a50d
 800a534:	0800a50d 	.word	0x0800a50d
 800a538:	0800a50d 	.word	0x0800a50d
 800a53c:	0800a591 	.word	0x0800a591
 800a540:	0800a50d 	.word	0x0800a50d
 800a544:	0800a50d 	.word	0x0800a50d
 800a548:	0800a50d 	.word	0x0800a50d
 800a54c:	0800a50d 	.word	0x0800a50d
 800a550:	0800a68f 	.word	0x0800a68f
 800a554:	0800a5bb 	.word	0x0800a5bb
 800a558:	0800a649 	.word	0x0800a649
 800a55c:	0800a50d 	.word	0x0800a50d
 800a560:	0800a50d 	.word	0x0800a50d
 800a564:	0800a6b1 	.word	0x0800a6b1
 800a568:	0800a50d 	.word	0x0800a50d
 800a56c:	0800a5bb 	.word	0x0800a5bb
 800a570:	0800a50d 	.word	0x0800a50d
 800a574:	0800a50d 	.word	0x0800a50d
 800a578:	0800a651 	.word	0x0800a651
 800a57c:	6833      	ldr	r3, [r6, #0]
 800a57e:	1d1a      	adds	r2, r3, #4
 800a580:	681b      	ldr	r3, [r3, #0]
 800a582:	6032      	str	r2, [r6, #0]
 800a584:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a588:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800a58c:	2301      	movs	r3, #1
 800a58e:	e09c      	b.n	800a6ca <_printf_i+0x1e6>
 800a590:	6833      	ldr	r3, [r6, #0]
 800a592:	6820      	ldr	r0, [r4, #0]
 800a594:	1d19      	adds	r1, r3, #4
 800a596:	6031      	str	r1, [r6, #0]
 800a598:	0606      	lsls	r6, r0, #24
 800a59a:	d501      	bpl.n	800a5a0 <_printf_i+0xbc>
 800a59c:	681d      	ldr	r5, [r3, #0]
 800a59e:	e003      	b.n	800a5a8 <_printf_i+0xc4>
 800a5a0:	0645      	lsls	r5, r0, #25
 800a5a2:	d5fb      	bpl.n	800a59c <_printf_i+0xb8>
 800a5a4:	f9b3 5000 	ldrsh.w	r5, [r3]
 800a5a8:	2d00      	cmp	r5, #0
 800a5aa:	da03      	bge.n	800a5b4 <_printf_i+0xd0>
 800a5ac:	232d      	movs	r3, #45	@ 0x2d
 800a5ae:	426d      	negs	r5, r5
 800a5b0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a5b4:	4858      	ldr	r0, [pc, #352]	@ (800a718 <_printf_i+0x234>)
 800a5b6:	230a      	movs	r3, #10
 800a5b8:	e011      	b.n	800a5de <_printf_i+0xfa>
 800a5ba:	6821      	ldr	r1, [r4, #0]
 800a5bc:	6833      	ldr	r3, [r6, #0]
 800a5be:	0608      	lsls	r0, r1, #24
 800a5c0:	f853 5b04 	ldr.w	r5, [r3], #4
 800a5c4:	d402      	bmi.n	800a5cc <_printf_i+0xe8>
 800a5c6:	0649      	lsls	r1, r1, #25
 800a5c8:	bf48      	it	mi
 800a5ca:	b2ad      	uxthmi	r5, r5
 800a5cc:	2f6f      	cmp	r7, #111	@ 0x6f
 800a5ce:	4852      	ldr	r0, [pc, #328]	@ (800a718 <_printf_i+0x234>)
 800a5d0:	6033      	str	r3, [r6, #0]
 800a5d2:	bf14      	ite	ne
 800a5d4:	230a      	movne	r3, #10
 800a5d6:	2308      	moveq	r3, #8
 800a5d8:	2100      	movs	r1, #0
 800a5da:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800a5de:	6866      	ldr	r6, [r4, #4]
 800a5e0:	60a6      	str	r6, [r4, #8]
 800a5e2:	2e00      	cmp	r6, #0
 800a5e4:	db05      	blt.n	800a5f2 <_printf_i+0x10e>
 800a5e6:	6821      	ldr	r1, [r4, #0]
 800a5e8:	432e      	orrs	r6, r5
 800a5ea:	f021 0104 	bic.w	r1, r1, #4
 800a5ee:	6021      	str	r1, [r4, #0]
 800a5f0:	d04b      	beq.n	800a68a <_printf_i+0x1a6>
 800a5f2:	4616      	mov	r6, r2
 800a5f4:	fbb5 f1f3 	udiv	r1, r5, r3
 800a5f8:	fb03 5711 	mls	r7, r3, r1, r5
 800a5fc:	5dc7      	ldrb	r7, [r0, r7]
 800a5fe:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a602:	462f      	mov	r7, r5
 800a604:	42bb      	cmp	r3, r7
 800a606:	460d      	mov	r5, r1
 800a608:	d9f4      	bls.n	800a5f4 <_printf_i+0x110>
 800a60a:	2b08      	cmp	r3, #8
 800a60c:	d10b      	bne.n	800a626 <_printf_i+0x142>
 800a60e:	6823      	ldr	r3, [r4, #0]
 800a610:	07df      	lsls	r7, r3, #31
 800a612:	d508      	bpl.n	800a626 <_printf_i+0x142>
 800a614:	6923      	ldr	r3, [r4, #16]
 800a616:	6861      	ldr	r1, [r4, #4]
 800a618:	4299      	cmp	r1, r3
 800a61a:	bfde      	ittt	le
 800a61c:	2330      	movle	r3, #48	@ 0x30
 800a61e:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a622:	f106 36ff 	addle.w	r6, r6, #4294967295
 800a626:	1b92      	subs	r2, r2, r6
 800a628:	6122      	str	r2, [r4, #16]
 800a62a:	f8cd a000 	str.w	sl, [sp]
 800a62e:	464b      	mov	r3, r9
 800a630:	aa03      	add	r2, sp, #12
 800a632:	4621      	mov	r1, r4
 800a634:	4640      	mov	r0, r8
 800a636:	f7ff fee7 	bl	800a408 <_printf_common>
 800a63a:	3001      	adds	r0, #1
 800a63c:	d14a      	bne.n	800a6d4 <_printf_i+0x1f0>
 800a63e:	f04f 30ff 	mov.w	r0, #4294967295
 800a642:	b004      	add	sp, #16
 800a644:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a648:	6823      	ldr	r3, [r4, #0]
 800a64a:	f043 0320 	orr.w	r3, r3, #32
 800a64e:	6023      	str	r3, [r4, #0]
 800a650:	4832      	ldr	r0, [pc, #200]	@ (800a71c <_printf_i+0x238>)
 800a652:	2778      	movs	r7, #120	@ 0x78
 800a654:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800a658:	6823      	ldr	r3, [r4, #0]
 800a65a:	6831      	ldr	r1, [r6, #0]
 800a65c:	061f      	lsls	r7, r3, #24
 800a65e:	f851 5b04 	ldr.w	r5, [r1], #4
 800a662:	d402      	bmi.n	800a66a <_printf_i+0x186>
 800a664:	065f      	lsls	r7, r3, #25
 800a666:	bf48      	it	mi
 800a668:	b2ad      	uxthmi	r5, r5
 800a66a:	6031      	str	r1, [r6, #0]
 800a66c:	07d9      	lsls	r1, r3, #31
 800a66e:	bf44      	itt	mi
 800a670:	f043 0320 	orrmi.w	r3, r3, #32
 800a674:	6023      	strmi	r3, [r4, #0]
 800a676:	b11d      	cbz	r5, 800a680 <_printf_i+0x19c>
 800a678:	2310      	movs	r3, #16
 800a67a:	e7ad      	b.n	800a5d8 <_printf_i+0xf4>
 800a67c:	4826      	ldr	r0, [pc, #152]	@ (800a718 <_printf_i+0x234>)
 800a67e:	e7e9      	b.n	800a654 <_printf_i+0x170>
 800a680:	6823      	ldr	r3, [r4, #0]
 800a682:	f023 0320 	bic.w	r3, r3, #32
 800a686:	6023      	str	r3, [r4, #0]
 800a688:	e7f6      	b.n	800a678 <_printf_i+0x194>
 800a68a:	4616      	mov	r6, r2
 800a68c:	e7bd      	b.n	800a60a <_printf_i+0x126>
 800a68e:	6833      	ldr	r3, [r6, #0]
 800a690:	6825      	ldr	r5, [r4, #0]
 800a692:	6961      	ldr	r1, [r4, #20]
 800a694:	1d18      	adds	r0, r3, #4
 800a696:	6030      	str	r0, [r6, #0]
 800a698:	062e      	lsls	r6, r5, #24
 800a69a:	681b      	ldr	r3, [r3, #0]
 800a69c:	d501      	bpl.n	800a6a2 <_printf_i+0x1be>
 800a69e:	6019      	str	r1, [r3, #0]
 800a6a0:	e002      	b.n	800a6a8 <_printf_i+0x1c4>
 800a6a2:	0668      	lsls	r0, r5, #25
 800a6a4:	d5fb      	bpl.n	800a69e <_printf_i+0x1ba>
 800a6a6:	8019      	strh	r1, [r3, #0]
 800a6a8:	2300      	movs	r3, #0
 800a6aa:	6123      	str	r3, [r4, #16]
 800a6ac:	4616      	mov	r6, r2
 800a6ae:	e7bc      	b.n	800a62a <_printf_i+0x146>
 800a6b0:	6833      	ldr	r3, [r6, #0]
 800a6b2:	1d1a      	adds	r2, r3, #4
 800a6b4:	6032      	str	r2, [r6, #0]
 800a6b6:	681e      	ldr	r6, [r3, #0]
 800a6b8:	6862      	ldr	r2, [r4, #4]
 800a6ba:	2100      	movs	r1, #0
 800a6bc:	4630      	mov	r0, r6
 800a6be:	f7f5 fda7 	bl	8000210 <memchr>
 800a6c2:	b108      	cbz	r0, 800a6c8 <_printf_i+0x1e4>
 800a6c4:	1b80      	subs	r0, r0, r6
 800a6c6:	6060      	str	r0, [r4, #4]
 800a6c8:	6863      	ldr	r3, [r4, #4]
 800a6ca:	6123      	str	r3, [r4, #16]
 800a6cc:	2300      	movs	r3, #0
 800a6ce:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a6d2:	e7aa      	b.n	800a62a <_printf_i+0x146>
 800a6d4:	6923      	ldr	r3, [r4, #16]
 800a6d6:	4632      	mov	r2, r6
 800a6d8:	4649      	mov	r1, r9
 800a6da:	4640      	mov	r0, r8
 800a6dc:	47d0      	blx	sl
 800a6de:	3001      	adds	r0, #1
 800a6e0:	d0ad      	beq.n	800a63e <_printf_i+0x15a>
 800a6e2:	6823      	ldr	r3, [r4, #0]
 800a6e4:	079b      	lsls	r3, r3, #30
 800a6e6:	d413      	bmi.n	800a710 <_printf_i+0x22c>
 800a6e8:	68e0      	ldr	r0, [r4, #12]
 800a6ea:	9b03      	ldr	r3, [sp, #12]
 800a6ec:	4298      	cmp	r0, r3
 800a6ee:	bfb8      	it	lt
 800a6f0:	4618      	movlt	r0, r3
 800a6f2:	e7a6      	b.n	800a642 <_printf_i+0x15e>
 800a6f4:	2301      	movs	r3, #1
 800a6f6:	4632      	mov	r2, r6
 800a6f8:	4649      	mov	r1, r9
 800a6fa:	4640      	mov	r0, r8
 800a6fc:	47d0      	blx	sl
 800a6fe:	3001      	adds	r0, #1
 800a700:	d09d      	beq.n	800a63e <_printf_i+0x15a>
 800a702:	3501      	adds	r5, #1
 800a704:	68e3      	ldr	r3, [r4, #12]
 800a706:	9903      	ldr	r1, [sp, #12]
 800a708:	1a5b      	subs	r3, r3, r1
 800a70a:	42ab      	cmp	r3, r5
 800a70c:	dcf2      	bgt.n	800a6f4 <_printf_i+0x210>
 800a70e:	e7eb      	b.n	800a6e8 <_printf_i+0x204>
 800a710:	2500      	movs	r5, #0
 800a712:	f104 0619 	add.w	r6, r4, #25
 800a716:	e7f5      	b.n	800a704 <_printf_i+0x220>
 800a718:	0800db06 	.word	0x0800db06
 800a71c:	0800db17 	.word	0x0800db17

0800a720 <std>:
 800a720:	2300      	movs	r3, #0
 800a722:	b510      	push	{r4, lr}
 800a724:	4604      	mov	r4, r0
 800a726:	e9c0 3300 	strd	r3, r3, [r0]
 800a72a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a72e:	6083      	str	r3, [r0, #8]
 800a730:	8181      	strh	r1, [r0, #12]
 800a732:	6643      	str	r3, [r0, #100]	@ 0x64
 800a734:	81c2      	strh	r2, [r0, #14]
 800a736:	6183      	str	r3, [r0, #24]
 800a738:	4619      	mov	r1, r3
 800a73a:	2208      	movs	r2, #8
 800a73c:	305c      	adds	r0, #92	@ 0x5c
 800a73e:	f000 f906 	bl	800a94e <memset>
 800a742:	4b0d      	ldr	r3, [pc, #52]	@ (800a778 <std+0x58>)
 800a744:	6263      	str	r3, [r4, #36]	@ 0x24
 800a746:	4b0d      	ldr	r3, [pc, #52]	@ (800a77c <std+0x5c>)
 800a748:	62a3      	str	r3, [r4, #40]	@ 0x28
 800a74a:	4b0d      	ldr	r3, [pc, #52]	@ (800a780 <std+0x60>)
 800a74c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800a74e:	4b0d      	ldr	r3, [pc, #52]	@ (800a784 <std+0x64>)
 800a750:	6323      	str	r3, [r4, #48]	@ 0x30
 800a752:	4b0d      	ldr	r3, [pc, #52]	@ (800a788 <std+0x68>)
 800a754:	6224      	str	r4, [r4, #32]
 800a756:	429c      	cmp	r4, r3
 800a758:	d006      	beq.n	800a768 <std+0x48>
 800a75a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800a75e:	4294      	cmp	r4, r2
 800a760:	d002      	beq.n	800a768 <std+0x48>
 800a762:	33d0      	adds	r3, #208	@ 0xd0
 800a764:	429c      	cmp	r4, r3
 800a766:	d105      	bne.n	800a774 <std+0x54>
 800a768:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800a76c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a770:	f000 b96a 	b.w	800aa48 <__retarget_lock_init_recursive>
 800a774:	bd10      	pop	{r4, pc}
 800a776:	bf00      	nop
 800a778:	0800a8c9 	.word	0x0800a8c9
 800a77c:	0800a8eb 	.word	0x0800a8eb
 800a780:	0800a923 	.word	0x0800a923
 800a784:	0800a947 	.word	0x0800a947
 800a788:	20000694 	.word	0x20000694

0800a78c <stdio_exit_handler>:
 800a78c:	4a02      	ldr	r2, [pc, #8]	@ (800a798 <stdio_exit_handler+0xc>)
 800a78e:	4903      	ldr	r1, [pc, #12]	@ (800a79c <stdio_exit_handler+0x10>)
 800a790:	4803      	ldr	r0, [pc, #12]	@ (800a7a0 <stdio_exit_handler+0x14>)
 800a792:	f000 b869 	b.w	800a868 <_fwalk_sglue>
 800a796:	bf00      	nop
 800a798:	20000160 	.word	0x20000160
 800a79c:	0800c381 	.word	0x0800c381
 800a7a0:	20000170 	.word	0x20000170

0800a7a4 <cleanup_stdio>:
 800a7a4:	6841      	ldr	r1, [r0, #4]
 800a7a6:	4b0c      	ldr	r3, [pc, #48]	@ (800a7d8 <cleanup_stdio+0x34>)
 800a7a8:	4299      	cmp	r1, r3
 800a7aa:	b510      	push	{r4, lr}
 800a7ac:	4604      	mov	r4, r0
 800a7ae:	d001      	beq.n	800a7b4 <cleanup_stdio+0x10>
 800a7b0:	f001 fde6 	bl	800c380 <_fflush_r>
 800a7b4:	68a1      	ldr	r1, [r4, #8]
 800a7b6:	4b09      	ldr	r3, [pc, #36]	@ (800a7dc <cleanup_stdio+0x38>)
 800a7b8:	4299      	cmp	r1, r3
 800a7ba:	d002      	beq.n	800a7c2 <cleanup_stdio+0x1e>
 800a7bc:	4620      	mov	r0, r4
 800a7be:	f001 fddf 	bl	800c380 <_fflush_r>
 800a7c2:	68e1      	ldr	r1, [r4, #12]
 800a7c4:	4b06      	ldr	r3, [pc, #24]	@ (800a7e0 <cleanup_stdio+0x3c>)
 800a7c6:	4299      	cmp	r1, r3
 800a7c8:	d004      	beq.n	800a7d4 <cleanup_stdio+0x30>
 800a7ca:	4620      	mov	r0, r4
 800a7cc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a7d0:	f001 bdd6 	b.w	800c380 <_fflush_r>
 800a7d4:	bd10      	pop	{r4, pc}
 800a7d6:	bf00      	nop
 800a7d8:	20000694 	.word	0x20000694
 800a7dc:	200006fc 	.word	0x200006fc
 800a7e0:	20000764 	.word	0x20000764

0800a7e4 <global_stdio_init.part.0>:
 800a7e4:	b510      	push	{r4, lr}
 800a7e6:	4b0b      	ldr	r3, [pc, #44]	@ (800a814 <global_stdio_init.part.0+0x30>)
 800a7e8:	4c0b      	ldr	r4, [pc, #44]	@ (800a818 <global_stdio_init.part.0+0x34>)
 800a7ea:	4a0c      	ldr	r2, [pc, #48]	@ (800a81c <global_stdio_init.part.0+0x38>)
 800a7ec:	601a      	str	r2, [r3, #0]
 800a7ee:	4620      	mov	r0, r4
 800a7f0:	2200      	movs	r2, #0
 800a7f2:	2104      	movs	r1, #4
 800a7f4:	f7ff ff94 	bl	800a720 <std>
 800a7f8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800a7fc:	2201      	movs	r2, #1
 800a7fe:	2109      	movs	r1, #9
 800a800:	f7ff ff8e 	bl	800a720 <std>
 800a804:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800a808:	2202      	movs	r2, #2
 800a80a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a80e:	2112      	movs	r1, #18
 800a810:	f7ff bf86 	b.w	800a720 <std>
 800a814:	200007cc 	.word	0x200007cc
 800a818:	20000694 	.word	0x20000694
 800a81c:	0800a78d 	.word	0x0800a78d

0800a820 <__sfp_lock_acquire>:
 800a820:	4801      	ldr	r0, [pc, #4]	@ (800a828 <__sfp_lock_acquire+0x8>)
 800a822:	f000 b912 	b.w	800aa4a <__retarget_lock_acquire_recursive>
 800a826:	bf00      	nop
 800a828:	200007d5 	.word	0x200007d5

0800a82c <__sfp_lock_release>:
 800a82c:	4801      	ldr	r0, [pc, #4]	@ (800a834 <__sfp_lock_release+0x8>)
 800a82e:	f000 b90d 	b.w	800aa4c <__retarget_lock_release_recursive>
 800a832:	bf00      	nop
 800a834:	200007d5 	.word	0x200007d5

0800a838 <__sinit>:
 800a838:	b510      	push	{r4, lr}
 800a83a:	4604      	mov	r4, r0
 800a83c:	f7ff fff0 	bl	800a820 <__sfp_lock_acquire>
 800a840:	6a23      	ldr	r3, [r4, #32]
 800a842:	b11b      	cbz	r3, 800a84c <__sinit+0x14>
 800a844:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a848:	f7ff bff0 	b.w	800a82c <__sfp_lock_release>
 800a84c:	4b04      	ldr	r3, [pc, #16]	@ (800a860 <__sinit+0x28>)
 800a84e:	6223      	str	r3, [r4, #32]
 800a850:	4b04      	ldr	r3, [pc, #16]	@ (800a864 <__sinit+0x2c>)
 800a852:	681b      	ldr	r3, [r3, #0]
 800a854:	2b00      	cmp	r3, #0
 800a856:	d1f5      	bne.n	800a844 <__sinit+0xc>
 800a858:	f7ff ffc4 	bl	800a7e4 <global_stdio_init.part.0>
 800a85c:	e7f2      	b.n	800a844 <__sinit+0xc>
 800a85e:	bf00      	nop
 800a860:	0800a7a5 	.word	0x0800a7a5
 800a864:	200007cc 	.word	0x200007cc

0800a868 <_fwalk_sglue>:
 800a868:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a86c:	4607      	mov	r7, r0
 800a86e:	4688      	mov	r8, r1
 800a870:	4614      	mov	r4, r2
 800a872:	2600      	movs	r6, #0
 800a874:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a878:	f1b9 0901 	subs.w	r9, r9, #1
 800a87c:	d505      	bpl.n	800a88a <_fwalk_sglue+0x22>
 800a87e:	6824      	ldr	r4, [r4, #0]
 800a880:	2c00      	cmp	r4, #0
 800a882:	d1f7      	bne.n	800a874 <_fwalk_sglue+0xc>
 800a884:	4630      	mov	r0, r6
 800a886:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a88a:	89ab      	ldrh	r3, [r5, #12]
 800a88c:	2b01      	cmp	r3, #1
 800a88e:	d907      	bls.n	800a8a0 <_fwalk_sglue+0x38>
 800a890:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a894:	3301      	adds	r3, #1
 800a896:	d003      	beq.n	800a8a0 <_fwalk_sglue+0x38>
 800a898:	4629      	mov	r1, r5
 800a89a:	4638      	mov	r0, r7
 800a89c:	47c0      	blx	r8
 800a89e:	4306      	orrs	r6, r0
 800a8a0:	3568      	adds	r5, #104	@ 0x68
 800a8a2:	e7e9      	b.n	800a878 <_fwalk_sglue+0x10>

0800a8a4 <iprintf>:
 800a8a4:	b40f      	push	{r0, r1, r2, r3}
 800a8a6:	b507      	push	{r0, r1, r2, lr}
 800a8a8:	4906      	ldr	r1, [pc, #24]	@ (800a8c4 <iprintf+0x20>)
 800a8aa:	ab04      	add	r3, sp, #16
 800a8ac:	6808      	ldr	r0, [r1, #0]
 800a8ae:	f853 2b04 	ldr.w	r2, [r3], #4
 800a8b2:	6881      	ldr	r1, [r0, #8]
 800a8b4:	9301      	str	r3, [sp, #4]
 800a8b6:	f001 fbc7 	bl	800c048 <_vfiprintf_r>
 800a8ba:	b003      	add	sp, #12
 800a8bc:	f85d eb04 	ldr.w	lr, [sp], #4
 800a8c0:	b004      	add	sp, #16
 800a8c2:	4770      	bx	lr
 800a8c4:	2000016c 	.word	0x2000016c

0800a8c8 <__sread>:
 800a8c8:	b510      	push	{r4, lr}
 800a8ca:	460c      	mov	r4, r1
 800a8cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a8d0:	f000 f86c 	bl	800a9ac <_read_r>
 800a8d4:	2800      	cmp	r0, #0
 800a8d6:	bfab      	itete	ge
 800a8d8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800a8da:	89a3      	ldrhlt	r3, [r4, #12]
 800a8dc:	181b      	addge	r3, r3, r0
 800a8de:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800a8e2:	bfac      	ite	ge
 800a8e4:	6563      	strge	r3, [r4, #84]	@ 0x54
 800a8e6:	81a3      	strhlt	r3, [r4, #12]
 800a8e8:	bd10      	pop	{r4, pc}

0800a8ea <__swrite>:
 800a8ea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a8ee:	461f      	mov	r7, r3
 800a8f0:	898b      	ldrh	r3, [r1, #12]
 800a8f2:	05db      	lsls	r3, r3, #23
 800a8f4:	4605      	mov	r5, r0
 800a8f6:	460c      	mov	r4, r1
 800a8f8:	4616      	mov	r6, r2
 800a8fa:	d505      	bpl.n	800a908 <__swrite+0x1e>
 800a8fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a900:	2302      	movs	r3, #2
 800a902:	2200      	movs	r2, #0
 800a904:	f000 f840 	bl	800a988 <_lseek_r>
 800a908:	89a3      	ldrh	r3, [r4, #12]
 800a90a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a90e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800a912:	81a3      	strh	r3, [r4, #12]
 800a914:	4632      	mov	r2, r6
 800a916:	463b      	mov	r3, r7
 800a918:	4628      	mov	r0, r5
 800a91a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a91e:	f000 b857 	b.w	800a9d0 <_write_r>

0800a922 <__sseek>:
 800a922:	b510      	push	{r4, lr}
 800a924:	460c      	mov	r4, r1
 800a926:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a92a:	f000 f82d 	bl	800a988 <_lseek_r>
 800a92e:	1c43      	adds	r3, r0, #1
 800a930:	89a3      	ldrh	r3, [r4, #12]
 800a932:	bf15      	itete	ne
 800a934:	6560      	strne	r0, [r4, #84]	@ 0x54
 800a936:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800a93a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800a93e:	81a3      	strheq	r3, [r4, #12]
 800a940:	bf18      	it	ne
 800a942:	81a3      	strhne	r3, [r4, #12]
 800a944:	bd10      	pop	{r4, pc}

0800a946 <__sclose>:
 800a946:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a94a:	f000 b80d 	b.w	800a968 <_close_r>

0800a94e <memset>:
 800a94e:	4402      	add	r2, r0
 800a950:	4603      	mov	r3, r0
 800a952:	4293      	cmp	r3, r2
 800a954:	d100      	bne.n	800a958 <memset+0xa>
 800a956:	4770      	bx	lr
 800a958:	f803 1b01 	strb.w	r1, [r3], #1
 800a95c:	e7f9      	b.n	800a952 <memset+0x4>
	...

0800a960 <_localeconv_r>:
 800a960:	4800      	ldr	r0, [pc, #0]	@ (800a964 <_localeconv_r+0x4>)
 800a962:	4770      	bx	lr
 800a964:	200002ac 	.word	0x200002ac

0800a968 <_close_r>:
 800a968:	b538      	push	{r3, r4, r5, lr}
 800a96a:	4d06      	ldr	r5, [pc, #24]	@ (800a984 <_close_r+0x1c>)
 800a96c:	2300      	movs	r3, #0
 800a96e:	4604      	mov	r4, r0
 800a970:	4608      	mov	r0, r1
 800a972:	602b      	str	r3, [r5, #0]
 800a974:	f7fa f9f4 	bl	8004d60 <_close>
 800a978:	1c43      	adds	r3, r0, #1
 800a97a:	d102      	bne.n	800a982 <_close_r+0x1a>
 800a97c:	682b      	ldr	r3, [r5, #0]
 800a97e:	b103      	cbz	r3, 800a982 <_close_r+0x1a>
 800a980:	6023      	str	r3, [r4, #0]
 800a982:	bd38      	pop	{r3, r4, r5, pc}
 800a984:	200007d0 	.word	0x200007d0

0800a988 <_lseek_r>:
 800a988:	b538      	push	{r3, r4, r5, lr}
 800a98a:	4d07      	ldr	r5, [pc, #28]	@ (800a9a8 <_lseek_r+0x20>)
 800a98c:	4604      	mov	r4, r0
 800a98e:	4608      	mov	r0, r1
 800a990:	4611      	mov	r1, r2
 800a992:	2200      	movs	r2, #0
 800a994:	602a      	str	r2, [r5, #0]
 800a996:	461a      	mov	r2, r3
 800a998:	f7fa fa09 	bl	8004dae <_lseek>
 800a99c:	1c43      	adds	r3, r0, #1
 800a99e:	d102      	bne.n	800a9a6 <_lseek_r+0x1e>
 800a9a0:	682b      	ldr	r3, [r5, #0]
 800a9a2:	b103      	cbz	r3, 800a9a6 <_lseek_r+0x1e>
 800a9a4:	6023      	str	r3, [r4, #0]
 800a9a6:	bd38      	pop	{r3, r4, r5, pc}
 800a9a8:	200007d0 	.word	0x200007d0

0800a9ac <_read_r>:
 800a9ac:	b538      	push	{r3, r4, r5, lr}
 800a9ae:	4d07      	ldr	r5, [pc, #28]	@ (800a9cc <_read_r+0x20>)
 800a9b0:	4604      	mov	r4, r0
 800a9b2:	4608      	mov	r0, r1
 800a9b4:	4611      	mov	r1, r2
 800a9b6:	2200      	movs	r2, #0
 800a9b8:	602a      	str	r2, [r5, #0]
 800a9ba:	461a      	mov	r2, r3
 800a9bc:	f7fa f997 	bl	8004cee <_read>
 800a9c0:	1c43      	adds	r3, r0, #1
 800a9c2:	d102      	bne.n	800a9ca <_read_r+0x1e>
 800a9c4:	682b      	ldr	r3, [r5, #0]
 800a9c6:	b103      	cbz	r3, 800a9ca <_read_r+0x1e>
 800a9c8:	6023      	str	r3, [r4, #0]
 800a9ca:	bd38      	pop	{r3, r4, r5, pc}
 800a9cc:	200007d0 	.word	0x200007d0

0800a9d0 <_write_r>:
 800a9d0:	b538      	push	{r3, r4, r5, lr}
 800a9d2:	4d07      	ldr	r5, [pc, #28]	@ (800a9f0 <_write_r+0x20>)
 800a9d4:	4604      	mov	r4, r0
 800a9d6:	4608      	mov	r0, r1
 800a9d8:	4611      	mov	r1, r2
 800a9da:	2200      	movs	r2, #0
 800a9dc:	602a      	str	r2, [r5, #0]
 800a9de:	461a      	mov	r2, r3
 800a9e0:	f7fa f9a2 	bl	8004d28 <_write>
 800a9e4:	1c43      	adds	r3, r0, #1
 800a9e6:	d102      	bne.n	800a9ee <_write_r+0x1e>
 800a9e8:	682b      	ldr	r3, [r5, #0]
 800a9ea:	b103      	cbz	r3, 800a9ee <_write_r+0x1e>
 800a9ec:	6023      	str	r3, [r4, #0]
 800a9ee:	bd38      	pop	{r3, r4, r5, pc}
 800a9f0:	200007d0 	.word	0x200007d0

0800a9f4 <__errno>:
 800a9f4:	4b01      	ldr	r3, [pc, #4]	@ (800a9fc <__errno+0x8>)
 800a9f6:	6818      	ldr	r0, [r3, #0]
 800a9f8:	4770      	bx	lr
 800a9fa:	bf00      	nop
 800a9fc:	2000016c 	.word	0x2000016c

0800aa00 <__libc_init_array>:
 800aa00:	b570      	push	{r4, r5, r6, lr}
 800aa02:	4d0d      	ldr	r5, [pc, #52]	@ (800aa38 <__libc_init_array+0x38>)
 800aa04:	4c0d      	ldr	r4, [pc, #52]	@ (800aa3c <__libc_init_array+0x3c>)
 800aa06:	1b64      	subs	r4, r4, r5
 800aa08:	10a4      	asrs	r4, r4, #2
 800aa0a:	2600      	movs	r6, #0
 800aa0c:	42a6      	cmp	r6, r4
 800aa0e:	d109      	bne.n	800aa24 <__libc_init_array+0x24>
 800aa10:	4d0b      	ldr	r5, [pc, #44]	@ (800aa40 <__libc_init_array+0x40>)
 800aa12:	4c0c      	ldr	r4, [pc, #48]	@ (800aa44 <__libc_init_array+0x44>)
 800aa14:	f002 fee8 	bl	800d7e8 <_init>
 800aa18:	1b64      	subs	r4, r4, r5
 800aa1a:	10a4      	asrs	r4, r4, #2
 800aa1c:	2600      	movs	r6, #0
 800aa1e:	42a6      	cmp	r6, r4
 800aa20:	d105      	bne.n	800aa2e <__libc_init_array+0x2e>
 800aa22:	bd70      	pop	{r4, r5, r6, pc}
 800aa24:	f855 3b04 	ldr.w	r3, [r5], #4
 800aa28:	4798      	blx	r3
 800aa2a:	3601      	adds	r6, #1
 800aa2c:	e7ee      	b.n	800aa0c <__libc_init_array+0xc>
 800aa2e:	f855 3b04 	ldr.w	r3, [r5], #4
 800aa32:	4798      	blx	r3
 800aa34:	3601      	adds	r6, #1
 800aa36:	e7f2      	b.n	800aa1e <__libc_init_array+0x1e>
 800aa38:	0800e050 	.word	0x0800e050
 800aa3c:	0800e050 	.word	0x0800e050
 800aa40:	0800e050 	.word	0x0800e050
 800aa44:	0800e054 	.word	0x0800e054

0800aa48 <__retarget_lock_init_recursive>:
 800aa48:	4770      	bx	lr

0800aa4a <__retarget_lock_acquire_recursive>:
 800aa4a:	4770      	bx	lr

0800aa4c <__retarget_lock_release_recursive>:
 800aa4c:	4770      	bx	lr

0800aa4e <quorem>:
 800aa4e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aa52:	6903      	ldr	r3, [r0, #16]
 800aa54:	690c      	ldr	r4, [r1, #16]
 800aa56:	42a3      	cmp	r3, r4
 800aa58:	4607      	mov	r7, r0
 800aa5a:	db7e      	blt.n	800ab5a <quorem+0x10c>
 800aa5c:	3c01      	subs	r4, #1
 800aa5e:	f101 0814 	add.w	r8, r1, #20
 800aa62:	00a3      	lsls	r3, r4, #2
 800aa64:	f100 0514 	add.w	r5, r0, #20
 800aa68:	9300      	str	r3, [sp, #0]
 800aa6a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800aa6e:	9301      	str	r3, [sp, #4]
 800aa70:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800aa74:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800aa78:	3301      	adds	r3, #1
 800aa7a:	429a      	cmp	r2, r3
 800aa7c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800aa80:	fbb2 f6f3 	udiv	r6, r2, r3
 800aa84:	d32e      	bcc.n	800aae4 <quorem+0x96>
 800aa86:	f04f 0a00 	mov.w	sl, #0
 800aa8a:	46c4      	mov	ip, r8
 800aa8c:	46ae      	mov	lr, r5
 800aa8e:	46d3      	mov	fp, sl
 800aa90:	f85c 3b04 	ldr.w	r3, [ip], #4
 800aa94:	b298      	uxth	r0, r3
 800aa96:	fb06 a000 	mla	r0, r6, r0, sl
 800aa9a:	0c02      	lsrs	r2, r0, #16
 800aa9c:	0c1b      	lsrs	r3, r3, #16
 800aa9e:	fb06 2303 	mla	r3, r6, r3, r2
 800aaa2:	f8de 2000 	ldr.w	r2, [lr]
 800aaa6:	b280      	uxth	r0, r0
 800aaa8:	b292      	uxth	r2, r2
 800aaaa:	1a12      	subs	r2, r2, r0
 800aaac:	445a      	add	r2, fp
 800aaae:	f8de 0000 	ldr.w	r0, [lr]
 800aab2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800aab6:	b29b      	uxth	r3, r3
 800aab8:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800aabc:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800aac0:	b292      	uxth	r2, r2
 800aac2:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800aac6:	45e1      	cmp	r9, ip
 800aac8:	f84e 2b04 	str.w	r2, [lr], #4
 800aacc:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800aad0:	d2de      	bcs.n	800aa90 <quorem+0x42>
 800aad2:	9b00      	ldr	r3, [sp, #0]
 800aad4:	58eb      	ldr	r3, [r5, r3]
 800aad6:	b92b      	cbnz	r3, 800aae4 <quorem+0x96>
 800aad8:	9b01      	ldr	r3, [sp, #4]
 800aada:	3b04      	subs	r3, #4
 800aadc:	429d      	cmp	r5, r3
 800aade:	461a      	mov	r2, r3
 800aae0:	d32f      	bcc.n	800ab42 <quorem+0xf4>
 800aae2:	613c      	str	r4, [r7, #16]
 800aae4:	4638      	mov	r0, r7
 800aae6:	f001 f97d 	bl	800bde4 <__mcmp>
 800aaea:	2800      	cmp	r0, #0
 800aaec:	db25      	blt.n	800ab3a <quorem+0xec>
 800aaee:	4629      	mov	r1, r5
 800aaf0:	2000      	movs	r0, #0
 800aaf2:	f858 2b04 	ldr.w	r2, [r8], #4
 800aaf6:	f8d1 c000 	ldr.w	ip, [r1]
 800aafa:	fa1f fe82 	uxth.w	lr, r2
 800aafe:	fa1f f38c 	uxth.w	r3, ip
 800ab02:	eba3 030e 	sub.w	r3, r3, lr
 800ab06:	4403      	add	r3, r0
 800ab08:	0c12      	lsrs	r2, r2, #16
 800ab0a:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800ab0e:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800ab12:	b29b      	uxth	r3, r3
 800ab14:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ab18:	45c1      	cmp	r9, r8
 800ab1a:	f841 3b04 	str.w	r3, [r1], #4
 800ab1e:	ea4f 4022 	mov.w	r0, r2, asr #16
 800ab22:	d2e6      	bcs.n	800aaf2 <quorem+0xa4>
 800ab24:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800ab28:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800ab2c:	b922      	cbnz	r2, 800ab38 <quorem+0xea>
 800ab2e:	3b04      	subs	r3, #4
 800ab30:	429d      	cmp	r5, r3
 800ab32:	461a      	mov	r2, r3
 800ab34:	d30b      	bcc.n	800ab4e <quorem+0x100>
 800ab36:	613c      	str	r4, [r7, #16]
 800ab38:	3601      	adds	r6, #1
 800ab3a:	4630      	mov	r0, r6
 800ab3c:	b003      	add	sp, #12
 800ab3e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ab42:	6812      	ldr	r2, [r2, #0]
 800ab44:	3b04      	subs	r3, #4
 800ab46:	2a00      	cmp	r2, #0
 800ab48:	d1cb      	bne.n	800aae2 <quorem+0x94>
 800ab4a:	3c01      	subs	r4, #1
 800ab4c:	e7c6      	b.n	800aadc <quorem+0x8e>
 800ab4e:	6812      	ldr	r2, [r2, #0]
 800ab50:	3b04      	subs	r3, #4
 800ab52:	2a00      	cmp	r2, #0
 800ab54:	d1ef      	bne.n	800ab36 <quorem+0xe8>
 800ab56:	3c01      	subs	r4, #1
 800ab58:	e7ea      	b.n	800ab30 <quorem+0xe2>
 800ab5a:	2000      	movs	r0, #0
 800ab5c:	e7ee      	b.n	800ab3c <quorem+0xee>
	...

0800ab60 <_dtoa_r>:
 800ab60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ab64:	69c7      	ldr	r7, [r0, #28]
 800ab66:	b097      	sub	sp, #92	@ 0x5c
 800ab68:	ed8d 0b04 	vstr	d0, [sp, #16]
 800ab6c:	ec55 4b10 	vmov	r4, r5, d0
 800ab70:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800ab72:	9107      	str	r1, [sp, #28]
 800ab74:	4681      	mov	r9, r0
 800ab76:	920c      	str	r2, [sp, #48]	@ 0x30
 800ab78:	9311      	str	r3, [sp, #68]	@ 0x44
 800ab7a:	b97f      	cbnz	r7, 800ab9c <_dtoa_r+0x3c>
 800ab7c:	2010      	movs	r0, #16
 800ab7e:	f000 fe09 	bl	800b794 <malloc>
 800ab82:	4602      	mov	r2, r0
 800ab84:	f8c9 001c 	str.w	r0, [r9, #28]
 800ab88:	b920      	cbnz	r0, 800ab94 <_dtoa_r+0x34>
 800ab8a:	4ba9      	ldr	r3, [pc, #676]	@ (800ae30 <_dtoa_r+0x2d0>)
 800ab8c:	21ef      	movs	r1, #239	@ 0xef
 800ab8e:	48a9      	ldr	r0, [pc, #676]	@ (800ae34 <_dtoa_r+0x2d4>)
 800ab90:	f001 fcd0 	bl	800c534 <__assert_func>
 800ab94:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800ab98:	6007      	str	r7, [r0, #0]
 800ab9a:	60c7      	str	r7, [r0, #12]
 800ab9c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800aba0:	6819      	ldr	r1, [r3, #0]
 800aba2:	b159      	cbz	r1, 800abbc <_dtoa_r+0x5c>
 800aba4:	685a      	ldr	r2, [r3, #4]
 800aba6:	604a      	str	r2, [r1, #4]
 800aba8:	2301      	movs	r3, #1
 800abaa:	4093      	lsls	r3, r2
 800abac:	608b      	str	r3, [r1, #8]
 800abae:	4648      	mov	r0, r9
 800abb0:	f000 fee6 	bl	800b980 <_Bfree>
 800abb4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800abb8:	2200      	movs	r2, #0
 800abba:	601a      	str	r2, [r3, #0]
 800abbc:	1e2b      	subs	r3, r5, #0
 800abbe:	bfb9      	ittee	lt
 800abc0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800abc4:	9305      	strlt	r3, [sp, #20]
 800abc6:	2300      	movge	r3, #0
 800abc8:	6033      	strge	r3, [r6, #0]
 800abca:	9f05      	ldr	r7, [sp, #20]
 800abcc:	4b9a      	ldr	r3, [pc, #616]	@ (800ae38 <_dtoa_r+0x2d8>)
 800abce:	bfbc      	itt	lt
 800abd0:	2201      	movlt	r2, #1
 800abd2:	6032      	strlt	r2, [r6, #0]
 800abd4:	43bb      	bics	r3, r7
 800abd6:	d112      	bne.n	800abfe <_dtoa_r+0x9e>
 800abd8:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800abda:	f242 730f 	movw	r3, #9999	@ 0x270f
 800abde:	6013      	str	r3, [r2, #0]
 800abe0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800abe4:	4323      	orrs	r3, r4
 800abe6:	f000 855a 	beq.w	800b69e <_dtoa_r+0xb3e>
 800abea:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800abec:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800ae4c <_dtoa_r+0x2ec>
 800abf0:	2b00      	cmp	r3, #0
 800abf2:	f000 855c 	beq.w	800b6ae <_dtoa_r+0xb4e>
 800abf6:	f10a 0303 	add.w	r3, sl, #3
 800abfa:	f000 bd56 	b.w	800b6aa <_dtoa_r+0xb4a>
 800abfe:	ed9d 7b04 	vldr	d7, [sp, #16]
 800ac02:	2200      	movs	r2, #0
 800ac04:	ec51 0b17 	vmov	r0, r1, d7
 800ac08:	2300      	movs	r3, #0
 800ac0a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800ac0e:	f7f5 ff7b 	bl	8000b08 <__aeabi_dcmpeq>
 800ac12:	4680      	mov	r8, r0
 800ac14:	b158      	cbz	r0, 800ac2e <_dtoa_r+0xce>
 800ac16:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800ac18:	2301      	movs	r3, #1
 800ac1a:	6013      	str	r3, [r2, #0]
 800ac1c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800ac1e:	b113      	cbz	r3, 800ac26 <_dtoa_r+0xc6>
 800ac20:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800ac22:	4b86      	ldr	r3, [pc, #536]	@ (800ae3c <_dtoa_r+0x2dc>)
 800ac24:	6013      	str	r3, [r2, #0]
 800ac26:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800ae50 <_dtoa_r+0x2f0>
 800ac2a:	f000 bd40 	b.w	800b6ae <_dtoa_r+0xb4e>
 800ac2e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800ac32:	aa14      	add	r2, sp, #80	@ 0x50
 800ac34:	a915      	add	r1, sp, #84	@ 0x54
 800ac36:	4648      	mov	r0, r9
 800ac38:	f001 f984 	bl	800bf44 <__d2b>
 800ac3c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800ac40:	9002      	str	r0, [sp, #8]
 800ac42:	2e00      	cmp	r6, #0
 800ac44:	d078      	beq.n	800ad38 <_dtoa_r+0x1d8>
 800ac46:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ac48:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800ac4c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ac50:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800ac54:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800ac58:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800ac5c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800ac60:	4619      	mov	r1, r3
 800ac62:	2200      	movs	r2, #0
 800ac64:	4b76      	ldr	r3, [pc, #472]	@ (800ae40 <_dtoa_r+0x2e0>)
 800ac66:	f7f5 fb2f 	bl	80002c8 <__aeabi_dsub>
 800ac6a:	a36b      	add	r3, pc, #428	@ (adr r3, 800ae18 <_dtoa_r+0x2b8>)
 800ac6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac70:	f7f5 fce2 	bl	8000638 <__aeabi_dmul>
 800ac74:	a36a      	add	r3, pc, #424	@ (adr r3, 800ae20 <_dtoa_r+0x2c0>)
 800ac76:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac7a:	f7f5 fb27 	bl	80002cc <__adddf3>
 800ac7e:	4604      	mov	r4, r0
 800ac80:	4630      	mov	r0, r6
 800ac82:	460d      	mov	r5, r1
 800ac84:	f7f5 fc6e 	bl	8000564 <__aeabi_i2d>
 800ac88:	a367      	add	r3, pc, #412	@ (adr r3, 800ae28 <_dtoa_r+0x2c8>)
 800ac8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac8e:	f7f5 fcd3 	bl	8000638 <__aeabi_dmul>
 800ac92:	4602      	mov	r2, r0
 800ac94:	460b      	mov	r3, r1
 800ac96:	4620      	mov	r0, r4
 800ac98:	4629      	mov	r1, r5
 800ac9a:	f7f5 fb17 	bl	80002cc <__adddf3>
 800ac9e:	4604      	mov	r4, r0
 800aca0:	460d      	mov	r5, r1
 800aca2:	f7f5 ff79 	bl	8000b98 <__aeabi_d2iz>
 800aca6:	2200      	movs	r2, #0
 800aca8:	4607      	mov	r7, r0
 800acaa:	2300      	movs	r3, #0
 800acac:	4620      	mov	r0, r4
 800acae:	4629      	mov	r1, r5
 800acb0:	f7f5 ff34 	bl	8000b1c <__aeabi_dcmplt>
 800acb4:	b140      	cbz	r0, 800acc8 <_dtoa_r+0x168>
 800acb6:	4638      	mov	r0, r7
 800acb8:	f7f5 fc54 	bl	8000564 <__aeabi_i2d>
 800acbc:	4622      	mov	r2, r4
 800acbe:	462b      	mov	r3, r5
 800acc0:	f7f5 ff22 	bl	8000b08 <__aeabi_dcmpeq>
 800acc4:	b900      	cbnz	r0, 800acc8 <_dtoa_r+0x168>
 800acc6:	3f01      	subs	r7, #1
 800acc8:	2f16      	cmp	r7, #22
 800acca:	d852      	bhi.n	800ad72 <_dtoa_r+0x212>
 800accc:	4b5d      	ldr	r3, [pc, #372]	@ (800ae44 <_dtoa_r+0x2e4>)
 800acce:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800acd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800acd6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800acda:	f7f5 ff1f 	bl	8000b1c <__aeabi_dcmplt>
 800acde:	2800      	cmp	r0, #0
 800ace0:	d049      	beq.n	800ad76 <_dtoa_r+0x216>
 800ace2:	3f01      	subs	r7, #1
 800ace4:	2300      	movs	r3, #0
 800ace6:	9310      	str	r3, [sp, #64]	@ 0x40
 800ace8:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800acea:	1b9b      	subs	r3, r3, r6
 800acec:	1e5a      	subs	r2, r3, #1
 800acee:	bf45      	ittet	mi
 800acf0:	f1c3 0301 	rsbmi	r3, r3, #1
 800acf4:	9300      	strmi	r3, [sp, #0]
 800acf6:	2300      	movpl	r3, #0
 800acf8:	2300      	movmi	r3, #0
 800acfa:	9206      	str	r2, [sp, #24]
 800acfc:	bf54      	ite	pl
 800acfe:	9300      	strpl	r3, [sp, #0]
 800ad00:	9306      	strmi	r3, [sp, #24]
 800ad02:	2f00      	cmp	r7, #0
 800ad04:	db39      	blt.n	800ad7a <_dtoa_r+0x21a>
 800ad06:	9b06      	ldr	r3, [sp, #24]
 800ad08:	970d      	str	r7, [sp, #52]	@ 0x34
 800ad0a:	443b      	add	r3, r7
 800ad0c:	9306      	str	r3, [sp, #24]
 800ad0e:	2300      	movs	r3, #0
 800ad10:	9308      	str	r3, [sp, #32]
 800ad12:	9b07      	ldr	r3, [sp, #28]
 800ad14:	2b09      	cmp	r3, #9
 800ad16:	d863      	bhi.n	800ade0 <_dtoa_r+0x280>
 800ad18:	2b05      	cmp	r3, #5
 800ad1a:	bfc4      	itt	gt
 800ad1c:	3b04      	subgt	r3, #4
 800ad1e:	9307      	strgt	r3, [sp, #28]
 800ad20:	9b07      	ldr	r3, [sp, #28]
 800ad22:	f1a3 0302 	sub.w	r3, r3, #2
 800ad26:	bfcc      	ite	gt
 800ad28:	2400      	movgt	r4, #0
 800ad2a:	2401      	movle	r4, #1
 800ad2c:	2b03      	cmp	r3, #3
 800ad2e:	d863      	bhi.n	800adf8 <_dtoa_r+0x298>
 800ad30:	e8df f003 	tbb	[pc, r3]
 800ad34:	2b375452 	.word	0x2b375452
 800ad38:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800ad3c:	441e      	add	r6, r3
 800ad3e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800ad42:	2b20      	cmp	r3, #32
 800ad44:	bfc1      	itttt	gt
 800ad46:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800ad4a:	409f      	lslgt	r7, r3
 800ad4c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800ad50:	fa24 f303 	lsrgt.w	r3, r4, r3
 800ad54:	bfd6      	itet	le
 800ad56:	f1c3 0320 	rsble	r3, r3, #32
 800ad5a:	ea47 0003 	orrgt.w	r0, r7, r3
 800ad5e:	fa04 f003 	lslle.w	r0, r4, r3
 800ad62:	f7f5 fbef 	bl	8000544 <__aeabi_ui2d>
 800ad66:	2201      	movs	r2, #1
 800ad68:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800ad6c:	3e01      	subs	r6, #1
 800ad6e:	9212      	str	r2, [sp, #72]	@ 0x48
 800ad70:	e776      	b.n	800ac60 <_dtoa_r+0x100>
 800ad72:	2301      	movs	r3, #1
 800ad74:	e7b7      	b.n	800ace6 <_dtoa_r+0x186>
 800ad76:	9010      	str	r0, [sp, #64]	@ 0x40
 800ad78:	e7b6      	b.n	800ace8 <_dtoa_r+0x188>
 800ad7a:	9b00      	ldr	r3, [sp, #0]
 800ad7c:	1bdb      	subs	r3, r3, r7
 800ad7e:	9300      	str	r3, [sp, #0]
 800ad80:	427b      	negs	r3, r7
 800ad82:	9308      	str	r3, [sp, #32]
 800ad84:	2300      	movs	r3, #0
 800ad86:	930d      	str	r3, [sp, #52]	@ 0x34
 800ad88:	e7c3      	b.n	800ad12 <_dtoa_r+0x1b2>
 800ad8a:	2301      	movs	r3, #1
 800ad8c:	9309      	str	r3, [sp, #36]	@ 0x24
 800ad8e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ad90:	eb07 0b03 	add.w	fp, r7, r3
 800ad94:	f10b 0301 	add.w	r3, fp, #1
 800ad98:	2b01      	cmp	r3, #1
 800ad9a:	9303      	str	r3, [sp, #12]
 800ad9c:	bfb8      	it	lt
 800ad9e:	2301      	movlt	r3, #1
 800ada0:	e006      	b.n	800adb0 <_dtoa_r+0x250>
 800ada2:	2301      	movs	r3, #1
 800ada4:	9309      	str	r3, [sp, #36]	@ 0x24
 800ada6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ada8:	2b00      	cmp	r3, #0
 800adaa:	dd28      	ble.n	800adfe <_dtoa_r+0x29e>
 800adac:	469b      	mov	fp, r3
 800adae:	9303      	str	r3, [sp, #12]
 800adb0:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800adb4:	2100      	movs	r1, #0
 800adb6:	2204      	movs	r2, #4
 800adb8:	f102 0514 	add.w	r5, r2, #20
 800adbc:	429d      	cmp	r5, r3
 800adbe:	d926      	bls.n	800ae0e <_dtoa_r+0x2ae>
 800adc0:	6041      	str	r1, [r0, #4]
 800adc2:	4648      	mov	r0, r9
 800adc4:	f000 fd9c 	bl	800b900 <_Balloc>
 800adc8:	4682      	mov	sl, r0
 800adca:	2800      	cmp	r0, #0
 800adcc:	d142      	bne.n	800ae54 <_dtoa_r+0x2f4>
 800adce:	4b1e      	ldr	r3, [pc, #120]	@ (800ae48 <_dtoa_r+0x2e8>)
 800add0:	4602      	mov	r2, r0
 800add2:	f240 11af 	movw	r1, #431	@ 0x1af
 800add6:	e6da      	b.n	800ab8e <_dtoa_r+0x2e>
 800add8:	2300      	movs	r3, #0
 800adda:	e7e3      	b.n	800ada4 <_dtoa_r+0x244>
 800addc:	2300      	movs	r3, #0
 800adde:	e7d5      	b.n	800ad8c <_dtoa_r+0x22c>
 800ade0:	2401      	movs	r4, #1
 800ade2:	2300      	movs	r3, #0
 800ade4:	9307      	str	r3, [sp, #28]
 800ade6:	9409      	str	r4, [sp, #36]	@ 0x24
 800ade8:	f04f 3bff 	mov.w	fp, #4294967295
 800adec:	2200      	movs	r2, #0
 800adee:	f8cd b00c 	str.w	fp, [sp, #12]
 800adf2:	2312      	movs	r3, #18
 800adf4:	920c      	str	r2, [sp, #48]	@ 0x30
 800adf6:	e7db      	b.n	800adb0 <_dtoa_r+0x250>
 800adf8:	2301      	movs	r3, #1
 800adfa:	9309      	str	r3, [sp, #36]	@ 0x24
 800adfc:	e7f4      	b.n	800ade8 <_dtoa_r+0x288>
 800adfe:	f04f 0b01 	mov.w	fp, #1
 800ae02:	f8cd b00c 	str.w	fp, [sp, #12]
 800ae06:	465b      	mov	r3, fp
 800ae08:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800ae0c:	e7d0      	b.n	800adb0 <_dtoa_r+0x250>
 800ae0e:	3101      	adds	r1, #1
 800ae10:	0052      	lsls	r2, r2, #1
 800ae12:	e7d1      	b.n	800adb8 <_dtoa_r+0x258>
 800ae14:	f3af 8000 	nop.w
 800ae18:	636f4361 	.word	0x636f4361
 800ae1c:	3fd287a7 	.word	0x3fd287a7
 800ae20:	8b60c8b3 	.word	0x8b60c8b3
 800ae24:	3fc68a28 	.word	0x3fc68a28
 800ae28:	509f79fb 	.word	0x509f79fb
 800ae2c:	3fd34413 	.word	0x3fd34413
 800ae30:	0800db35 	.word	0x0800db35
 800ae34:	0800db4c 	.word	0x0800db4c
 800ae38:	7ff00000 	.word	0x7ff00000
 800ae3c:	0800db05 	.word	0x0800db05
 800ae40:	3ff80000 	.word	0x3ff80000
 800ae44:	0800dca0 	.word	0x0800dca0
 800ae48:	0800dba4 	.word	0x0800dba4
 800ae4c:	0800db31 	.word	0x0800db31
 800ae50:	0800db04 	.word	0x0800db04
 800ae54:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800ae58:	6018      	str	r0, [r3, #0]
 800ae5a:	9b03      	ldr	r3, [sp, #12]
 800ae5c:	2b0e      	cmp	r3, #14
 800ae5e:	f200 80a1 	bhi.w	800afa4 <_dtoa_r+0x444>
 800ae62:	2c00      	cmp	r4, #0
 800ae64:	f000 809e 	beq.w	800afa4 <_dtoa_r+0x444>
 800ae68:	2f00      	cmp	r7, #0
 800ae6a:	dd33      	ble.n	800aed4 <_dtoa_r+0x374>
 800ae6c:	4b9c      	ldr	r3, [pc, #624]	@ (800b0e0 <_dtoa_r+0x580>)
 800ae6e:	f007 020f 	and.w	r2, r7, #15
 800ae72:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ae76:	ed93 7b00 	vldr	d7, [r3]
 800ae7a:	05f8      	lsls	r0, r7, #23
 800ae7c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800ae80:	ea4f 1427 	mov.w	r4, r7, asr #4
 800ae84:	d516      	bpl.n	800aeb4 <_dtoa_r+0x354>
 800ae86:	4b97      	ldr	r3, [pc, #604]	@ (800b0e4 <_dtoa_r+0x584>)
 800ae88:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800ae8c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800ae90:	f7f5 fcfc 	bl	800088c <__aeabi_ddiv>
 800ae94:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ae98:	f004 040f 	and.w	r4, r4, #15
 800ae9c:	2603      	movs	r6, #3
 800ae9e:	4d91      	ldr	r5, [pc, #580]	@ (800b0e4 <_dtoa_r+0x584>)
 800aea0:	b954      	cbnz	r4, 800aeb8 <_dtoa_r+0x358>
 800aea2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800aea6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800aeaa:	f7f5 fcef 	bl	800088c <__aeabi_ddiv>
 800aeae:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800aeb2:	e028      	b.n	800af06 <_dtoa_r+0x3a6>
 800aeb4:	2602      	movs	r6, #2
 800aeb6:	e7f2      	b.n	800ae9e <_dtoa_r+0x33e>
 800aeb8:	07e1      	lsls	r1, r4, #31
 800aeba:	d508      	bpl.n	800aece <_dtoa_r+0x36e>
 800aebc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800aec0:	e9d5 2300 	ldrd	r2, r3, [r5]
 800aec4:	f7f5 fbb8 	bl	8000638 <__aeabi_dmul>
 800aec8:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800aecc:	3601      	adds	r6, #1
 800aece:	1064      	asrs	r4, r4, #1
 800aed0:	3508      	adds	r5, #8
 800aed2:	e7e5      	b.n	800aea0 <_dtoa_r+0x340>
 800aed4:	f000 80af 	beq.w	800b036 <_dtoa_r+0x4d6>
 800aed8:	427c      	negs	r4, r7
 800aeda:	4b81      	ldr	r3, [pc, #516]	@ (800b0e0 <_dtoa_r+0x580>)
 800aedc:	4d81      	ldr	r5, [pc, #516]	@ (800b0e4 <_dtoa_r+0x584>)
 800aede:	f004 020f 	and.w	r2, r4, #15
 800aee2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800aee6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aeea:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800aeee:	f7f5 fba3 	bl	8000638 <__aeabi_dmul>
 800aef2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800aef6:	1124      	asrs	r4, r4, #4
 800aef8:	2300      	movs	r3, #0
 800aefa:	2602      	movs	r6, #2
 800aefc:	2c00      	cmp	r4, #0
 800aefe:	f040 808f 	bne.w	800b020 <_dtoa_r+0x4c0>
 800af02:	2b00      	cmp	r3, #0
 800af04:	d1d3      	bne.n	800aeae <_dtoa_r+0x34e>
 800af06:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800af08:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800af0c:	2b00      	cmp	r3, #0
 800af0e:	f000 8094 	beq.w	800b03a <_dtoa_r+0x4da>
 800af12:	4b75      	ldr	r3, [pc, #468]	@ (800b0e8 <_dtoa_r+0x588>)
 800af14:	2200      	movs	r2, #0
 800af16:	4620      	mov	r0, r4
 800af18:	4629      	mov	r1, r5
 800af1a:	f7f5 fdff 	bl	8000b1c <__aeabi_dcmplt>
 800af1e:	2800      	cmp	r0, #0
 800af20:	f000 808b 	beq.w	800b03a <_dtoa_r+0x4da>
 800af24:	9b03      	ldr	r3, [sp, #12]
 800af26:	2b00      	cmp	r3, #0
 800af28:	f000 8087 	beq.w	800b03a <_dtoa_r+0x4da>
 800af2c:	f1bb 0f00 	cmp.w	fp, #0
 800af30:	dd34      	ble.n	800af9c <_dtoa_r+0x43c>
 800af32:	4620      	mov	r0, r4
 800af34:	4b6d      	ldr	r3, [pc, #436]	@ (800b0ec <_dtoa_r+0x58c>)
 800af36:	2200      	movs	r2, #0
 800af38:	4629      	mov	r1, r5
 800af3a:	f7f5 fb7d 	bl	8000638 <__aeabi_dmul>
 800af3e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800af42:	f107 38ff 	add.w	r8, r7, #4294967295
 800af46:	3601      	adds	r6, #1
 800af48:	465c      	mov	r4, fp
 800af4a:	4630      	mov	r0, r6
 800af4c:	f7f5 fb0a 	bl	8000564 <__aeabi_i2d>
 800af50:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800af54:	f7f5 fb70 	bl	8000638 <__aeabi_dmul>
 800af58:	4b65      	ldr	r3, [pc, #404]	@ (800b0f0 <_dtoa_r+0x590>)
 800af5a:	2200      	movs	r2, #0
 800af5c:	f7f5 f9b6 	bl	80002cc <__adddf3>
 800af60:	4605      	mov	r5, r0
 800af62:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800af66:	2c00      	cmp	r4, #0
 800af68:	d16a      	bne.n	800b040 <_dtoa_r+0x4e0>
 800af6a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800af6e:	4b61      	ldr	r3, [pc, #388]	@ (800b0f4 <_dtoa_r+0x594>)
 800af70:	2200      	movs	r2, #0
 800af72:	f7f5 f9a9 	bl	80002c8 <__aeabi_dsub>
 800af76:	4602      	mov	r2, r0
 800af78:	460b      	mov	r3, r1
 800af7a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800af7e:	462a      	mov	r2, r5
 800af80:	4633      	mov	r3, r6
 800af82:	f7f5 fde9 	bl	8000b58 <__aeabi_dcmpgt>
 800af86:	2800      	cmp	r0, #0
 800af88:	f040 8298 	bne.w	800b4bc <_dtoa_r+0x95c>
 800af8c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800af90:	462a      	mov	r2, r5
 800af92:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800af96:	f7f5 fdc1 	bl	8000b1c <__aeabi_dcmplt>
 800af9a:	bb38      	cbnz	r0, 800afec <_dtoa_r+0x48c>
 800af9c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800afa0:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800afa4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800afa6:	2b00      	cmp	r3, #0
 800afa8:	f2c0 8157 	blt.w	800b25a <_dtoa_r+0x6fa>
 800afac:	2f0e      	cmp	r7, #14
 800afae:	f300 8154 	bgt.w	800b25a <_dtoa_r+0x6fa>
 800afb2:	4b4b      	ldr	r3, [pc, #300]	@ (800b0e0 <_dtoa_r+0x580>)
 800afb4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800afb8:	ed93 7b00 	vldr	d7, [r3]
 800afbc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800afbe:	2b00      	cmp	r3, #0
 800afc0:	ed8d 7b00 	vstr	d7, [sp]
 800afc4:	f280 80e5 	bge.w	800b192 <_dtoa_r+0x632>
 800afc8:	9b03      	ldr	r3, [sp, #12]
 800afca:	2b00      	cmp	r3, #0
 800afcc:	f300 80e1 	bgt.w	800b192 <_dtoa_r+0x632>
 800afd0:	d10c      	bne.n	800afec <_dtoa_r+0x48c>
 800afd2:	4b48      	ldr	r3, [pc, #288]	@ (800b0f4 <_dtoa_r+0x594>)
 800afd4:	2200      	movs	r2, #0
 800afd6:	ec51 0b17 	vmov	r0, r1, d7
 800afda:	f7f5 fb2d 	bl	8000638 <__aeabi_dmul>
 800afde:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800afe2:	f7f5 fdaf 	bl	8000b44 <__aeabi_dcmpge>
 800afe6:	2800      	cmp	r0, #0
 800afe8:	f000 8266 	beq.w	800b4b8 <_dtoa_r+0x958>
 800afec:	2400      	movs	r4, #0
 800afee:	4625      	mov	r5, r4
 800aff0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800aff2:	4656      	mov	r6, sl
 800aff4:	ea6f 0803 	mvn.w	r8, r3
 800aff8:	2700      	movs	r7, #0
 800affa:	4621      	mov	r1, r4
 800affc:	4648      	mov	r0, r9
 800affe:	f000 fcbf 	bl	800b980 <_Bfree>
 800b002:	2d00      	cmp	r5, #0
 800b004:	f000 80bd 	beq.w	800b182 <_dtoa_r+0x622>
 800b008:	b12f      	cbz	r7, 800b016 <_dtoa_r+0x4b6>
 800b00a:	42af      	cmp	r7, r5
 800b00c:	d003      	beq.n	800b016 <_dtoa_r+0x4b6>
 800b00e:	4639      	mov	r1, r7
 800b010:	4648      	mov	r0, r9
 800b012:	f000 fcb5 	bl	800b980 <_Bfree>
 800b016:	4629      	mov	r1, r5
 800b018:	4648      	mov	r0, r9
 800b01a:	f000 fcb1 	bl	800b980 <_Bfree>
 800b01e:	e0b0      	b.n	800b182 <_dtoa_r+0x622>
 800b020:	07e2      	lsls	r2, r4, #31
 800b022:	d505      	bpl.n	800b030 <_dtoa_r+0x4d0>
 800b024:	e9d5 2300 	ldrd	r2, r3, [r5]
 800b028:	f7f5 fb06 	bl	8000638 <__aeabi_dmul>
 800b02c:	3601      	adds	r6, #1
 800b02e:	2301      	movs	r3, #1
 800b030:	1064      	asrs	r4, r4, #1
 800b032:	3508      	adds	r5, #8
 800b034:	e762      	b.n	800aefc <_dtoa_r+0x39c>
 800b036:	2602      	movs	r6, #2
 800b038:	e765      	b.n	800af06 <_dtoa_r+0x3a6>
 800b03a:	9c03      	ldr	r4, [sp, #12]
 800b03c:	46b8      	mov	r8, r7
 800b03e:	e784      	b.n	800af4a <_dtoa_r+0x3ea>
 800b040:	4b27      	ldr	r3, [pc, #156]	@ (800b0e0 <_dtoa_r+0x580>)
 800b042:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b044:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800b048:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800b04c:	4454      	add	r4, sl
 800b04e:	2900      	cmp	r1, #0
 800b050:	d054      	beq.n	800b0fc <_dtoa_r+0x59c>
 800b052:	4929      	ldr	r1, [pc, #164]	@ (800b0f8 <_dtoa_r+0x598>)
 800b054:	2000      	movs	r0, #0
 800b056:	f7f5 fc19 	bl	800088c <__aeabi_ddiv>
 800b05a:	4633      	mov	r3, r6
 800b05c:	462a      	mov	r2, r5
 800b05e:	f7f5 f933 	bl	80002c8 <__aeabi_dsub>
 800b062:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800b066:	4656      	mov	r6, sl
 800b068:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b06c:	f7f5 fd94 	bl	8000b98 <__aeabi_d2iz>
 800b070:	4605      	mov	r5, r0
 800b072:	f7f5 fa77 	bl	8000564 <__aeabi_i2d>
 800b076:	4602      	mov	r2, r0
 800b078:	460b      	mov	r3, r1
 800b07a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b07e:	f7f5 f923 	bl	80002c8 <__aeabi_dsub>
 800b082:	3530      	adds	r5, #48	@ 0x30
 800b084:	4602      	mov	r2, r0
 800b086:	460b      	mov	r3, r1
 800b088:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b08c:	f806 5b01 	strb.w	r5, [r6], #1
 800b090:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b094:	f7f5 fd42 	bl	8000b1c <__aeabi_dcmplt>
 800b098:	2800      	cmp	r0, #0
 800b09a:	d172      	bne.n	800b182 <_dtoa_r+0x622>
 800b09c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b0a0:	4911      	ldr	r1, [pc, #68]	@ (800b0e8 <_dtoa_r+0x588>)
 800b0a2:	2000      	movs	r0, #0
 800b0a4:	f7f5 f910 	bl	80002c8 <__aeabi_dsub>
 800b0a8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b0ac:	f7f5 fd36 	bl	8000b1c <__aeabi_dcmplt>
 800b0b0:	2800      	cmp	r0, #0
 800b0b2:	f040 80b4 	bne.w	800b21e <_dtoa_r+0x6be>
 800b0b6:	42a6      	cmp	r6, r4
 800b0b8:	f43f af70 	beq.w	800af9c <_dtoa_r+0x43c>
 800b0bc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800b0c0:	4b0a      	ldr	r3, [pc, #40]	@ (800b0ec <_dtoa_r+0x58c>)
 800b0c2:	2200      	movs	r2, #0
 800b0c4:	f7f5 fab8 	bl	8000638 <__aeabi_dmul>
 800b0c8:	4b08      	ldr	r3, [pc, #32]	@ (800b0ec <_dtoa_r+0x58c>)
 800b0ca:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800b0ce:	2200      	movs	r2, #0
 800b0d0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b0d4:	f7f5 fab0 	bl	8000638 <__aeabi_dmul>
 800b0d8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b0dc:	e7c4      	b.n	800b068 <_dtoa_r+0x508>
 800b0de:	bf00      	nop
 800b0e0:	0800dca0 	.word	0x0800dca0
 800b0e4:	0800dc78 	.word	0x0800dc78
 800b0e8:	3ff00000 	.word	0x3ff00000
 800b0ec:	40240000 	.word	0x40240000
 800b0f0:	401c0000 	.word	0x401c0000
 800b0f4:	40140000 	.word	0x40140000
 800b0f8:	3fe00000 	.word	0x3fe00000
 800b0fc:	4631      	mov	r1, r6
 800b0fe:	4628      	mov	r0, r5
 800b100:	f7f5 fa9a 	bl	8000638 <__aeabi_dmul>
 800b104:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800b108:	9413      	str	r4, [sp, #76]	@ 0x4c
 800b10a:	4656      	mov	r6, sl
 800b10c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b110:	f7f5 fd42 	bl	8000b98 <__aeabi_d2iz>
 800b114:	4605      	mov	r5, r0
 800b116:	f7f5 fa25 	bl	8000564 <__aeabi_i2d>
 800b11a:	4602      	mov	r2, r0
 800b11c:	460b      	mov	r3, r1
 800b11e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b122:	f7f5 f8d1 	bl	80002c8 <__aeabi_dsub>
 800b126:	3530      	adds	r5, #48	@ 0x30
 800b128:	f806 5b01 	strb.w	r5, [r6], #1
 800b12c:	4602      	mov	r2, r0
 800b12e:	460b      	mov	r3, r1
 800b130:	42a6      	cmp	r6, r4
 800b132:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b136:	f04f 0200 	mov.w	r2, #0
 800b13a:	d124      	bne.n	800b186 <_dtoa_r+0x626>
 800b13c:	4baf      	ldr	r3, [pc, #700]	@ (800b3fc <_dtoa_r+0x89c>)
 800b13e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800b142:	f7f5 f8c3 	bl	80002cc <__adddf3>
 800b146:	4602      	mov	r2, r0
 800b148:	460b      	mov	r3, r1
 800b14a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b14e:	f7f5 fd03 	bl	8000b58 <__aeabi_dcmpgt>
 800b152:	2800      	cmp	r0, #0
 800b154:	d163      	bne.n	800b21e <_dtoa_r+0x6be>
 800b156:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b15a:	49a8      	ldr	r1, [pc, #672]	@ (800b3fc <_dtoa_r+0x89c>)
 800b15c:	2000      	movs	r0, #0
 800b15e:	f7f5 f8b3 	bl	80002c8 <__aeabi_dsub>
 800b162:	4602      	mov	r2, r0
 800b164:	460b      	mov	r3, r1
 800b166:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b16a:	f7f5 fcd7 	bl	8000b1c <__aeabi_dcmplt>
 800b16e:	2800      	cmp	r0, #0
 800b170:	f43f af14 	beq.w	800af9c <_dtoa_r+0x43c>
 800b174:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800b176:	1e73      	subs	r3, r6, #1
 800b178:	9313      	str	r3, [sp, #76]	@ 0x4c
 800b17a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800b17e:	2b30      	cmp	r3, #48	@ 0x30
 800b180:	d0f8      	beq.n	800b174 <_dtoa_r+0x614>
 800b182:	4647      	mov	r7, r8
 800b184:	e03b      	b.n	800b1fe <_dtoa_r+0x69e>
 800b186:	4b9e      	ldr	r3, [pc, #632]	@ (800b400 <_dtoa_r+0x8a0>)
 800b188:	f7f5 fa56 	bl	8000638 <__aeabi_dmul>
 800b18c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b190:	e7bc      	b.n	800b10c <_dtoa_r+0x5ac>
 800b192:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800b196:	4656      	mov	r6, sl
 800b198:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b19c:	4620      	mov	r0, r4
 800b19e:	4629      	mov	r1, r5
 800b1a0:	f7f5 fb74 	bl	800088c <__aeabi_ddiv>
 800b1a4:	f7f5 fcf8 	bl	8000b98 <__aeabi_d2iz>
 800b1a8:	4680      	mov	r8, r0
 800b1aa:	f7f5 f9db 	bl	8000564 <__aeabi_i2d>
 800b1ae:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b1b2:	f7f5 fa41 	bl	8000638 <__aeabi_dmul>
 800b1b6:	4602      	mov	r2, r0
 800b1b8:	460b      	mov	r3, r1
 800b1ba:	4620      	mov	r0, r4
 800b1bc:	4629      	mov	r1, r5
 800b1be:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800b1c2:	f7f5 f881 	bl	80002c8 <__aeabi_dsub>
 800b1c6:	f806 4b01 	strb.w	r4, [r6], #1
 800b1ca:	9d03      	ldr	r5, [sp, #12]
 800b1cc:	eba6 040a 	sub.w	r4, r6, sl
 800b1d0:	42a5      	cmp	r5, r4
 800b1d2:	4602      	mov	r2, r0
 800b1d4:	460b      	mov	r3, r1
 800b1d6:	d133      	bne.n	800b240 <_dtoa_r+0x6e0>
 800b1d8:	f7f5 f878 	bl	80002cc <__adddf3>
 800b1dc:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b1e0:	4604      	mov	r4, r0
 800b1e2:	460d      	mov	r5, r1
 800b1e4:	f7f5 fcb8 	bl	8000b58 <__aeabi_dcmpgt>
 800b1e8:	b9c0      	cbnz	r0, 800b21c <_dtoa_r+0x6bc>
 800b1ea:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b1ee:	4620      	mov	r0, r4
 800b1f0:	4629      	mov	r1, r5
 800b1f2:	f7f5 fc89 	bl	8000b08 <__aeabi_dcmpeq>
 800b1f6:	b110      	cbz	r0, 800b1fe <_dtoa_r+0x69e>
 800b1f8:	f018 0f01 	tst.w	r8, #1
 800b1fc:	d10e      	bne.n	800b21c <_dtoa_r+0x6bc>
 800b1fe:	9902      	ldr	r1, [sp, #8]
 800b200:	4648      	mov	r0, r9
 800b202:	f000 fbbd 	bl	800b980 <_Bfree>
 800b206:	2300      	movs	r3, #0
 800b208:	7033      	strb	r3, [r6, #0]
 800b20a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800b20c:	3701      	adds	r7, #1
 800b20e:	601f      	str	r7, [r3, #0]
 800b210:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b212:	2b00      	cmp	r3, #0
 800b214:	f000 824b 	beq.w	800b6ae <_dtoa_r+0xb4e>
 800b218:	601e      	str	r6, [r3, #0]
 800b21a:	e248      	b.n	800b6ae <_dtoa_r+0xb4e>
 800b21c:	46b8      	mov	r8, r7
 800b21e:	4633      	mov	r3, r6
 800b220:	461e      	mov	r6, r3
 800b222:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b226:	2a39      	cmp	r2, #57	@ 0x39
 800b228:	d106      	bne.n	800b238 <_dtoa_r+0x6d8>
 800b22a:	459a      	cmp	sl, r3
 800b22c:	d1f8      	bne.n	800b220 <_dtoa_r+0x6c0>
 800b22e:	2230      	movs	r2, #48	@ 0x30
 800b230:	f108 0801 	add.w	r8, r8, #1
 800b234:	f88a 2000 	strb.w	r2, [sl]
 800b238:	781a      	ldrb	r2, [r3, #0]
 800b23a:	3201      	adds	r2, #1
 800b23c:	701a      	strb	r2, [r3, #0]
 800b23e:	e7a0      	b.n	800b182 <_dtoa_r+0x622>
 800b240:	4b6f      	ldr	r3, [pc, #444]	@ (800b400 <_dtoa_r+0x8a0>)
 800b242:	2200      	movs	r2, #0
 800b244:	f7f5 f9f8 	bl	8000638 <__aeabi_dmul>
 800b248:	2200      	movs	r2, #0
 800b24a:	2300      	movs	r3, #0
 800b24c:	4604      	mov	r4, r0
 800b24e:	460d      	mov	r5, r1
 800b250:	f7f5 fc5a 	bl	8000b08 <__aeabi_dcmpeq>
 800b254:	2800      	cmp	r0, #0
 800b256:	d09f      	beq.n	800b198 <_dtoa_r+0x638>
 800b258:	e7d1      	b.n	800b1fe <_dtoa_r+0x69e>
 800b25a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b25c:	2a00      	cmp	r2, #0
 800b25e:	f000 80ea 	beq.w	800b436 <_dtoa_r+0x8d6>
 800b262:	9a07      	ldr	r2, [sp, #28]
 800b264:	2a01      	cmp	r2, #1
 800b266:	f300 80cd 	bgt.w	800b404 <_dtoa_r+0x8a4>
 800b26a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800b26c:	2a00      	cmp	r2, #0
 800b26e:	f000 80c1 	beq.w	800b3f4 <_dtoa_r+0x894>
 800b272:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800b276:	9c08      	ldr	r4, [sp, #32]
 800b278:	9e00      	ldr	r6, [sp, #0]
 800b27a:	9a00      	ldr	r2, [sp, #0]
 800b27c:	441a      	add	r2, r3
 800b27e:	9200      	str	r2, [sp, #0]
 800b280:	9a06      	ldr	r2, [sp, #24]
 800b282:	2101      	movs	r1, #1
 800b284:	441a      	add	r2, r3
 800b286:	4648      	mov	r0, r9
 800b288:	9206      	str	r2, [sp, #24]
 800b28a:	f000 fc2d 	bl	800bae8 <__i2b>
 800b28e:	4605      	mov	r5, r0
 800b290:	b166      	cbz	r6, 800b2ac <_dtoa_r+0x74c>
 800b292:	9b06      	ldr	r3, [sp, #24]
 800b294:	2b00      	cmp	r3, #0
 800b296:	dd09      	ble.n	800b2ac <_dtoa_r+0x74c>
 800b298:	42b3      	cmp	r3, r6
 800b29a:	9a00      	ldr	r2, [sp, #0]
 800b29c:	bfa8      	it	ge
 800b29e:	4633      	movge	r3, r6
 800b2a0:	1ad2      	subs	r2, r2, r3
 800b2a2:	9200      	str	r2, [sp, #0]
 800b2a4:	9a06      	ldr	r2, [sp, #24]
 800b2a6:	1af6      	subs	r6, r6, r3
 800b2a8:	1ad3      	subs	r3, r2, r3
 800b2aa:	9306      	str	r3, [sp, #24]
 800b2ac:	9b08      	ldr	r3, [sp, #32]
 800b2ae:	b30b      	cbz	r3, 800b2f4 <_dtoa_r+0x794>
 800b2b0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b2b2:	2b00      	cmp	r3, #0
 800b2b4:	f000 80c6 	beq.w	800b444 <_dtoa_r+0x8e4>
 800b2b8:	2c00      	cmp	r4, #0
 800b2ba:	f000 80c0 	beq.w	800b43e <_dtoa_r+0x8de>
 800b2be:	4629      	mov	r1, r5
 800b2c0:	4622      	mov	r2, r4
 800b2c2:	4648      	mov	r0, r9
 800b2c4:	f000 fcc8 	bl	800bc58 <__pow5mult>
 800b2c8:	9a02      	ldr	r2, [sp, #8]
 800b2ca:	4601      	mov	r1, r0
 800b2cc:	4605      	mov	r5, r0
 800b2ce:	4648      	mov	r0, r9
 800b2d0:	f000 fc20 	bl	800bb14 <__multiply>
 800b2d4:	9902      	ldr	r1, [sp, #8]
 800b2d6:	4680      	mov	r8, r0
 800b2d8:	4648      	mov	r0, r9
 800b2da:	f000 fb51 	bl	800b980 <_Bfree>
 800b2de:	9b08      	ldr	r3, [sp, #32]
 800b2e0:	1b1b      	subs	r3, r3, r4
 800b2e2:	9308      	str	r3, [sp, #32]
 800b2e4:	f000 80b1 	beq.w	800b44a <_dtoa_r+0x8ea>
 800b2e8:	9a08      	ldr	r2, [sp, #32]
 800b2ea:	4641      	mov	r1, r8
 800b2ec:	4648      	mov	r0, r9
 800b2ee:	f000 fcb3 	bl	800bc58 <__pow5mult>
 800b2f2:	9002      	str	r0, [sp, #8]
 800b2f4:	2101      	movs	r1, #1
 800b2f6:	4648      	mov	r0, r9
 800b2f8:	f000 fbf6 	bl	800bae8 <__i2b>
 800b2fc:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b2fe:	4604      	mov	r4, r0
 800b300:	2b00      	cmp	r3, #0
 800b302:	f000 81d8 	beq.w	800b6b6 <_dtoa_r+0xb56>
 800b306:	461a      	mov	r2, r3
 800b308:	4601      	mov	r1, r0
 800b30a:	4648      	mov	r0, r9
 800b30c:	f000 fca4 	bl	800bc58 <__pow5mult>
 800b310:	9b07      	ldr	r3, [sp, #28]
 800b312:	2b01      	cmp	r3, #1
 800b314:	4604      	mov	r4, r0
 800b316:	f300 809f 	bgt.w	800b458 <_dtoa_r+0x8f8>
 800b31a:	9b04      	ldr	r3, [sp, #16]
 800b31c:	2b00      	cmp	r3, #0
 800b31e:	f040 8097 	bne.w	800b450 <_dtoa_r+0x8f0>
 800b322:	9b05      	ldr	r3, [sp, #20]
 800b324:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b328:	2b00      	cmp	r3, #0
 800b32a:	f040 8093 	bne.w	800b454 <_dtoa_r+0x8f4>
 800b32e:	9b05      	ldr	r3, [sp, #20]
 800b330:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800b334:	0d1b      	lsrs	r3, r3, #20
 800b336:	051b      	lsls	r3, r3, #20
 800b338:	b133      	cbz	r3, 800b348 <_dtoa_r+0x7e8>
 800b33a:	9b00      	ldr	r3, [sp, #0]
 800b33c:	3301      	adds	r3, #1
 800b33e:	9300      	str	r3, [sp, #0]
 800b340:	9b06      	ldr	r3, [sp, #24]
 800b342:	3301      	adds	r3, #1
 800b344:	9306      	str	r3, [sp, #24]
 800b346:	2301      	movs	r3, #1
 800b348:	9308      	str	r3, [sp, #32]
 800b34a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b34c:	2b00      	cmp	r3, #0
 800b34e:	f000 81b8 	beq.w	800b6c2 <_dtoa_r+0xb62>
 800b352:	6923      	ldr	r3, [r4, #16]
 800b354:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800b358:	6918      	ldr	r0, [r3, #16]
 800b35a:	f000 fb79 	bl	800ba50 <__hi0bits>
 800b35e:	f1c0 0020 	rsb	r0, r0, #32
 800b362:	9b06      	ldr	r3, [sp, #24]
 800b364:	4418      	add	r0, r3
 800b366:	f010 001f 	ands.w	r0, r0, #31
 800b36a:	f000 8082 	beq.w	800b472 <_dtoa_r+0x912>
 800b36e:	f1c0 0320 	rsb	r3, r0, #32
 800b372:	2b04      	cmp	r3, #4
 800b374:	dd73      	ble.n	800b45e <_dtoa_r+0x8fe>
 800b376:	9b00      	ldr	r3, [sp, #0]
 800b378:	f1c0 001c 	rsb	r0, r0, #28
 800b37c:	4403      	add	r3, r0
 800b37e:	9300      	str	r3, [sp, #0]
 800b380:	9b06      	ldr	r3, [sp, #24]
 800b382:	4403      	add	r3, r0
 800b384:	4406      	add	r6, r0
 800b386:	9306      	str	r3, [sp, #24]
 800b388:	9b00      	ldr	r3, [sp, #0]
 800b38a:	2b00      	cmp	r3, #0
 800b38c:	dd05      	ble.n	800b39a <_dtoa_r+0x83a>
 800b38e:	9902      	ldr	r1, [sp, #8]
 800b390:	461a      	mov	r2, r3
 800b392:	4648      	mov	r0, r9
 800b394:	f000 fcba 	bl	800bd0c <__lshift>
 800b398:	9002      	str	r0, [sp, #8]
 800b39a:	9b06      	ldr	r3, [sp, #24]
 800b39c:	2b00      	cmp	r3, #0
 800b39e:	dd05      	ble.n	800b3ac <_dtoa_r+0x84c>
 800b3a0:	4621      	mov	r1, r4
 800b3a2:	461a      	mov	r2, r3
 800b3a4:	4648      	mov	r0, r9
 800b3a6:	f000 fcb1 	bl	800bd0c <__lshift>
 800b3aa:	4604      	mov	r4, r0
 800b3ac:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b3ae:	2b00      	cmp	r3, #0
 800b3b0:	d061      	beq.n	800b476 <_dtoa_r+0x916>
 800b3b2:	9802      	ldr	r0, [sp, #8]
 800b3b4:	4621      	mov	r1, r4
 800b3b6:	f000 fd15 	bl	800bde4 <__mcmp>
 800b3ba:	2800      	cmp	r0, #0
 800b3bc:	da5b      	bge.n	800b476 <_dtoa_r+0x916>
 800b3be:	2300      	movs	r3, #0
 800b3c0:	9902      	ldr	r1, [sp, #8]
 800b3c2:	220a      	movs	r2, #10
 800b3c4:	4648      	mov	r0, r9
 800b3c6:	f000 fafd 	bl	800b9c4 <__multadd>
 800b3ca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b3cc:	9002      	str	r0, [sp, #8]
 800b3ce:	f107 38ff 	add.w	r8, r7, #4294967295
 800b3d2:	2b00      	cmp	r3, #0
 800b3d4:	f000 8177 	beq.w	800b6c6 <_dtoa_r+0xb66>
 800b3d8:	4629      	mov	r1, r5
 800b3da:	2300      	movs	r3, #0
 800b3dc:	220a      	movs	r2, #10
 800b3de:	4648      	mov	r0, r9
 800b3e0:	f000 faf0 	bl	800b9c4 <__multadd>
 800b3e4:	f1bb 0f00 	cmp.w	fp, #0
 800b3e8:	4605      	mov	r5, r0
 800b3ea:	dc6f      	bgt.n	800b4cc <_dtoa_r+0x96c>
 800b3ec:	9b07      	ldr	r3, [sp, #28]
 800b3ee:	2b02      	cmp	r3, #2
 800b3f0:	dc49      	bgt.n	800b486 <_dtoa_r+0x926>
 800b3f2:	e06b      	b.n	800b4cc <_dtoa_r+0x96c>
 800b3f4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800b3f6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800b3fa:	e73c      	b.n	800b276 <_dtoa_r+0x716>
 800b3fc:	3fe00000 	.word	0x3fe00000
 800b400:	40240000 	.word	0x40240000
 800b404:	9b03      	ldr	r3, [sp, #12]
 800b406:	1e5c      	subs	r4, r3, #1
 800b408:	9b08      	ldr	r3, [sp, #32]
 800b40a:	42a3      	cmp	r3, r4
 800b40c:	db09      	blt.n	800b422 <_dtoa_r+0x8c2>
 800b40e:	1b1c      	subs	r4, r3, r4
 800b410:	9b03      	ldr	r3, [sp, #12]
 800b412:	2b00      	cmp	r3, #0
 800b414:	f6bf af30 	bge.w	800b278 <_dtoa_r+0x718>
 800b418:	9b00      	ldr	r3, [sp, #0]
 800b41a:	9a03      	ldr	r2, [sp, #12]
 800b41c:	1a9e      	subs	r6, r3, r2
 800b41e:	2300      	movs	r3, #0
 800b420:	e72b      	b.n	800b27a <_dtoa_r+0x71a>
 800b422:	9b08      	ldr	r3, [sp, #32]
 800b424:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800b426:	9408      	str	r4, [sp, #32]
 800b428:	1ae3      	subs	r3, r4, r3
 800b42a:	441a      	add	r2, r3
 800b42c:	9e00      	ldr	r6, [sp, #0]
 800b42e:	9b03      	ldr	r3, [sp, #12]
 800b430:	920d      	str	r2, [sp, #52]	@ 0x34
 800b432:	2400      	movs	r4, #0
 800b434:	e721      	b.n	800b27a <_dtoa_r+0x71a>
 800b436:	9c08      	ldr	r4, [sp, #32]
 800b438:	9e00      	ldr	r6, [sp, #0]
 800b43a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800b43c:	e728      	b.n	800b290 <_dtoa_r+0x730>
 800b43e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800b442:	e751      	b.n	800b2e8 <_dtoa_r+0x788>
 800b444:	9a08      	ldr	r2, [sp, #32]
 800b446:	9902      	ldr	r1, [sp, #8]
 800b448:	e750      	b.n	800b2ec <_dtoa_r+0x78c>
 800b44a:	f8cd 8008 	str.w	r8, [sp, #8]
 800b44e:	e751      	b.n	800b2f4 <_dtoa_r+0x794>
 800b450:	2300      	movs	r3, #0
 800b452:	e779      	b.n	800b348 <_dtoa_r+0x7e8>
 800b454:	9b04      	ldr	r3, [sp, #16]
 800b456:	e777      	b.n	800b348 <_dtoa_r+0x7e8>
 800b458:	2300      	movs	r3, #0
 800b45a:	9308      	str	r3, [sp, #32]
 800b45c:	e779      	b.n	800b352 <_dtoa_r+0x7f2>
 800b45e:	d093      	beq.n	800b388 <_dtoa_r+0x828>
 800b460:	9a00      	ldr	r2, [sp, #0]
 800b462:	331c      	adds	r3, #28
 800b464:	441a      	add	r2, r3
 800b466:	9200      	str	r2, [sp, #0]
 800b468:	9a06      	ldr	r2, [sp, #24]
 800b46a:	441a      	add	r2, r3
 800b46c:	441e      	add	r6, r3
 800b46e:	9206      	str	r2, [sp, #24]
 800b470:	e78a      	b.n	800b388 <_dtoa_r+0x828>
 800b472:	4603      	mov	r3, r0
 800b474:	e7f4      	b.n	800b460 <_dtoa_r+0x900>
 800b476:	9b03      	ldr	r3, [sp, #12]
 800b478:	2b00      	cmp	r3, #0
 800b47a:	46b8      	mov	r8, r7
 800b47c:	dc20      	bgt.n	800b4c0 <_dtoa_r+0x960>
 800b47e:	469b      	mov	fp, r3
 800b480:	9b07      	ldr	r3, [sp, #28]
 800b482:	2b02      	cmp	r3, #2
 800b484:	dd1e      	ble.n	800b4c4 <_dtoa_r+0x964>
 800b486:	f1bb 0f00 	cmp.w	fp, #0
 800b48a:	f47f adb1 	bne.w	800aff0 <_dtoa_r+0x490>
 800b48e:	4621      	mov	r1, r4
 800b490:	465b      	mov	r3, fp
 800b492:	2205      	movs	r2, #5
 800b494:	4648      	mov	r0, r9
 800b496:	f000 fa95 	bl	800b9c4 <__multadd>
 800b49a:	4601      	mov	r1, r0
 800b49c:	4604      	mov	r4, r0
 800b49e:	9802      	ldr	r0, [sp, #8]
 800b4a0:	f000 fca0 	bl	800bde4 <__mcmp>
 800b4a4:	2800      	cmp	r0, #0
 800b4a6:	f77f ada3 	ble.w	800aff0 <_dtoa_r+0x490>
 800b4aa:	4656      	mov	r6, sl
 800b4ac:	2331      	movs	r3, #49	@ 0x31
 800b4ae:	f806 3b01 	strb.w	r3, [r6], #1
 800b4b2:	f108 0801 	add.w	r8, r8, #1
 800b4b6:	e59f      	b.n	800aff8 <_dtoa_r+0x498>
 800b4b8:	9c03      	ldr	r4, [sp, #12]
 800b4ba:	46b8      	mov	r8, r7
 800b4bc:	4625      	mov	r5, r4
 800b4be:	e7f4      	b.n	800b4aa <_dtoa_r+0x94a>
 800b4c0:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800b4c4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b4c6:	2b00      	cmp	r3, #0
 800b4c8:	f000 8101 	beq.w	800b6ce <_dtoa_r+0xb6e>
 800b4cc:	2e00      	cmp	r6, #0
 800b4ce:	dd05      	ble.n	800b4dc <_dtoa_r+0x97c>
 800b4d0:	4629      	mov	r1, r5
 800b4d2:	4632      	mov	r2, r6
 800b4d4:	4648      	mov	r0, r9
 800b4d6:	f000 fc19 	bl	800bd0c <__lshift>
 800b4da:	4605      	mov	r5, r0
 800b4dc:	9b08      	ldr	r3, [sp, #32]
 800b4de:	2b00      	cmp	r3, #0
 800b4e0:	d05c      	beq.n	800b59c <_dtoa_r+0xa3c>
 800b4e2:	6869      	ldr	r1, [r5, #4]
 800b4e4:	4648      	mov	r0, r9
 800b4e6:	f000 fa0b 	bl	800b900 <_Balloc>
 800b4ea:	4606      	mov	r6, r0
 800b4ec:	b928      	cbnz	r0, 800b4fa <_dtoa_r+0x99a>
 800b4ee:	4b82      	ldr	r3, [pc, #520]	@ (800b6f8 <_dtoa_r+0xb98>)
 800b4f0:	4602      	mov	r2, r0
 800b4f2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800b4f6:	f7ff bb4a 	b.w	800ab8e <_dtoa_r+0x2e>
 800b4fa:	692a      	ldr	r2, [r5, #16]
 800b4fc:	3202      	adds	r2, #2
 800b4fe:	0092      	lsls	r2, r2, #2
 800b500:	f105 010c 	add.w	r1, r5, #12
 800b504:	300c      	adds	r0, #12
 800b506:	f001 f807 	bl	800c518 <memcpy>
 800b50a:	2201      	movs	r2, #1
 800b50c:	4631      	mov	r1, r6
 800b50e:	4648      	mov	r0, r9
 800b510:	f000 fbfc 	bl	800bd0c <__lshift>
 800b514:	f10a 0301 	add.w	r3, sl, #1
 800b518:	9300      	str	r3, [sp, #0]
 800b51a:	eb0a 030b 	add.w	r3, sl, fp
 800b51e:	9308      	str	r3, [sp, #32]
 800b520:	9b04      	ldr	r3, [sp, #16]
 800b522:	f003 0301 	and.w	r3, r3, #1
 800b526:	462f      	mov	r7, r5
 800b528:	9306      	str	r3, [sp, #24]
 800b52a:	4605      	mov	r5, r0
 800b52c:	9b00      	ldr	r3, [sp, #0]
 800b52e:	9802      	ldr	r0, [sp, #8]
 800b530:	4621      	mov	r1, r4
 800b532:	f103 3bff 	add.w	fp, r3, #4294967295
 800b536:	f7ff fa8a 	bl	800aa4e <quorem>
 800b53a:	4603      	mov	r3, r0
 800b53c:	3330      	adds	r3, #48	@ 0x30
 800b53e:	9003      	str	r0, [sp, #12]
 800b540:	4639      	mov	r1, r7
 800b542:	9802      	ldr	r0, [sp, #8]
 800b544:	9309      	str	r3, [sp, #36]	@ 0x24
 800b546:	f000 fc4d 	bl	800bde4 <__mcmp>
 800b54a:	462a      	mov	r2, r5
 800b54c:	9004      	str	r0, [sp, #16]
 800b54e:	4621      	mov	r1, r4
 800b550:	4648      	mov	r0, r9
 800b552:	f000 fc63 	bl	800be1c <__mdiff>
 800b556:	68c2      	ldr	r2, [r0, #12]
 800b558:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b55a:	4606      	mov	r6, r0
 800b55c:	bb02      	cbnz	r2, 800b5a0 <_dtoa_r+0xa40>
 800b55e:	4601      	mov	r1, r0
 800b560:	9802      	ldr	r0, [sp, #8]
 800b562:	f000 fc3f 	bl	800bde4 <__mcmp>
 800b566:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b568:	4602      	mov	r2, r0
 800b56a:	4631      	mov	r1, r6
 800b56c:	4648      	mov	r0, r9
 800b56e:	920c      	str	r2, [sp, #48]	@ 0x30
 800b570:	9309      	str	r3, [sp, #36]	@ 0x24
 800b572:	f000 fa05 	bl	800b980 <_Bfree>
 800b576:	9b07      	ldr	r3, [sp, #28]
 800b578:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800b57a:	9e00      	ldr	r6, [sp, #0]
 800b57c:	ea42 0103 	orr.w	r1, r2, r3
 800b580:	9b06      	ldr	r3, [sp, #24]
 800b582:	4319      	orrs	r1, r3
 800b584:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b586:	d10d      	bne.n	800b5a4 <_dtoa_r+0xa44>
 800b588:	2b39      	cmp	r3, #57	@ 0x39
 800b58a:	d027      	beq.n	800b5dc <_dtoa_r+0xa7c>
 800b58c:	9a04      	ldr	r2, [sp, #16]
 800b58e:	2a00      	cmp	r2, #0
 800b590:	dd01      	ble.n	800b596 <_dtoa_r+0xa36>
 800b592:	9b03      	ldr	r3, [sp, #12]
 800b594:	3331      	adds	r3, #49	@ 0x31
 800b596:	f88b 3000 	strb.w	r3, [fp]
 800b59a:	e52e      	b.n	800affa <_dtoa_r+0x49a>
 800b59c:	4628      	mov	r0, r5
 800b59e:	e7b9      	b.n	800b514 <_dtoa_r+0x9b4>
 800b5a0:	2201      	movs	r2, #1
 800b5a2:	e7e2      	b.n	800b56a <_dtoa_r+0xa0a>
 800b5a4:	9904      	ldr	r1, [sp, #16]
 800b5a6:	2900      	cmp	r1, #0
 800b5a8:	db04      	blt.n	800b5b4 <_dtoa_r+0xa54>
 800b5aa:	9807      	ldr	r0, [sp, #28]
 800b5ac:	4301      	orrs	r1, r0
 800b5ae:	9806      	ldr	r0, [sp, #24]
 800b5b0:	4301      	orrs	r1, r0
 800b5b2:	d120      	bne.n	800b5f6 <_dtoa_r+0xa96>
 800b5b4:	2a00      	cmp	r2, #0
 800b5b6:	ddee      	ble.n	800b596 <_dtoa_r+0xa36>
 800b5b8:	9902      	ldr	r1, [sp, #8]
 800b5ba:	9300      	str	r3, [sp, #0]
 800b5bc:	2201      	movs	r2, #1
 800b5be:	4648      	mov	r0, r9
 800b5c0:	f000 fba4 	bl	800bd0c <__lshift>
 800b5c4:	4621      	mov	r1, r4
 800b5c6:	9002      	str	r0, [sp, #8]
 800b5c8:	f000 fc0c 	bl	800bde4 <__mcmp>
 800b5cc:	2800      	cmp	r0, #0
 800b5ce:	9b00      	ldr	r3, [sp, #0]
 800b5d0:	dc02      	bgt.n	800b5d8 <_dtoa_r+0xa78>
 800b5d2:	d1e0      	bne.n	800b596 <_dtoa_r+0xa36>
 800b5d4:	07da      	lsls	r2, r3, #31
 800b5d6:	d5de      	bpl.n	800b596 <_dtoa_r+0xa36>
 800b5d8:	2b39      	cmp	r3, #57	@ 0x39
 800b5da:	d1da      	bne.n	800b592 <_dtoa_r+0xa32>
 800b5dc:	2339      	movs	r3, #57	@ 0x39
 800b5de:	f88b 3000 	strb.w	r3, [fp]
 800b5e2:	4633      	mov	r3, r6
 800b5e4:	461e      	mov	r6, r3
 800b5e6:	3b01      	subs	r3, #1
 800b5e8:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800b5ec:	2a39      	cmp	r2, #57	@ 0x39
 800b5ee:	d04e      	beq.n	800b68e <_dtoa_r+0xb2e>
 800b5f0:	3201      	adds	r2, #1
 800b5f2:	701a      	strb	r2, [r3, #0]
 800b5f4:	e501      	b.n	800affa <_dtoa_r+0x49a>
 800b5f6:	2a00      	cmp	r2, #0
 800b5f8:	dd03      	ble.n	800b602 <_dtoa_r+0xaa2>
 800b5fa:	2b39      	cmp	r3, #57	@ 0x39
 800b5fc:	d0ee      	beq.n	800b5dc <_dtoa_r+0xa7c>
 800b5fe:	3301      	adds	r3, #1
 800b600:	e7c9      	b.n	800b596 <_dtoa_r+0xa36>
 800b602:	9a00      	ldr	r2, [sp, #0]
 800b604:	9908      	ldr	r1, [sp, #32]
 800b606:	f802 3c01 	strb.w	r3, [r2, #-1]
 800b60a:	428a      	cmp	r2, r1
 800b60c:	d028      	beq.n	800b660 <_dtoa_r+0xb00>
 800b60e:	9902      	ldr	r1, [sp, #8]
 800b610:	2300      	movs	r3, #0
 800b612:	220a      	movs	r2, #10
 800b614:	4648      	mov	r0, r9
 800b616:	f000 f9d5 	bl	800b9c4 <__multadd>
 800b61a:	42af      	cmp	r7, r5
 800b61c:	9002      	str	r0, [sp, #8]
 800b61e:	f04f 0300 	mov.w	r3, #0
 800b622:	f04f 020a 	mov.w	r2, #10
 800b626:	4639      	mov	r1, r7
 800b628:	4648      	mov	r0, r9
 800b62a:	d107      	bne.n	800b63c <_dtoa_r+0xadc>
 800b62c:	f000 f9ca 	bl	800b9c4 <__multadd>
 800b630:	4607      	mov	r7, r0
 800b632:	4605      	mov	r5, r0
 800b634:	9b00      	ldr	r3, [sp, #0]
 800b636:	3301      	adds	r3, #1
 800b638:	9300      	str	r3, [sp, #0]
 800b63a:	e777      	b.n	800b52c <_dtoa_r+0x9cc>
 800b63c:	f000 f9c2 	bl	800b9c4 <__multadd>
 800b640:	4629      	mov	r1, r5
 800b642:	4607      	mov	r7, r0
 800b644:	2300      	movs	r3, #0
 800b646:	220a      	movs	r2, #10
 800b648:	4648      	mov	r0, r9
 800b64a:	f000 f9bb 	bl	800b9c4 <__multadd>
 800b64e:	4605      	mov	r5, r0
 800b650:	e7f0      	b.n	800b634 <_dtoa_r+0xad4>
 800b652:	f1bb 0f00 	cmp.w	fp, #0
 800b656:	bfcc      	ite	gt
 800b658:	465e      	movgt	r6, fp
 800b65a:	2601      	movle	r6, #1
 800b65c:	4456      	add	r6, sl
 800b65e:	2700      	movs	r7, #0
 800b660:	9902      	ldr	r1, [sp, #8]
 800b662:	9300      	str	r3, [sp, #0]
 800b664:	2201      	movs	r2, #1
 800b666:	4648      	mov	r0, r9
 800b668:	f000 fb50 	bl	800bd0c <__lshift>
 800b66c:	4621      	mov	r1, r4
 800b66e:	9002      	str	r0, [sp, #8]
 800b670:	f000 fbb8 	bl	800bde4 <__mcmp>
 800b674:	2800      	cmp	r0, #0
 800b676:	dcb4      	bgt.n	800b5e2 <_dtoa_r+0xa82>
 800b678:	d102      	bne.n	800b680 <_dtoa_r+0xb20>
 800b67a:	9b00      	ldr	r3, [sp, #0]
 800b67c:	07db      	lsls	r3, r3, #31
 800b67e:	d4b0      	bmi.n	800b5e2 <_dtoa_r+0xa82>
 800b680:	4633      	mov	r3, r6
 800b682:	461e      	mov	r6, r3
 800b684:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b688:	2a30      	cmp	r2, #48	@ 0x30
 800b68a:	d0fa      	beq.n	800b682 <_dtoa_r+0xb22>
 800b68c:	e4b5      	b.n	800affa <_dtoa_r+0x49a>
 800b68e:	459a      	cmp	sl, r3
 800b690:	d1a8      	bne.n	800b5e4 <_dtoa_r+0xa84>
 800b692:	2331      	movs	r3, #49	@ 0x31
 800b694:	f108 0801 	add.w	r8, r8, #1
 800b698:	f88a 3000 	strb.w	r3, [sl]
 800b69c:	e4ad      	b.n	800affa <_dtoa_r+0x49a>
 800b69e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b6a0:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800b6fc <_dtoa_r+0xb9c>
 800b6a4:	b11b      	cbz	r3, 800b6ae <_dtoa_r+0xb4e>
 800b6a6:	f10a 0308 	add.w	r3, sl, #8
 800b6aa:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800b6ac:	6013      	str	r3, [r2, #0]
 800b6ae:	4650      	mov	r0, sl
 800b6b0:	b017      	add	sp, #92	@ 0x5c
 800b6b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b6b6:	9b07      	ldr	r3, [sp, #28]
 800b6b8:	2b01      	cmp	r3, #1
 800b6ba:	f77f ae2e 	ble.w	800b31a <_dtoa_r+0x7ba>
 800b6be:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b6c0:	9308      	str	r3, [sp, #32]
 800b6c2:	2001      	movs	r0, #1
 800b6c4:	e64d      	b.n	800b362 <_dtoa_r+0x802>
 800b6c6:	f1bb 0f00 	cmp.w	fp, #0
 800b6ca:	f77f aed9 	ble.w	800b480 <_dtoa_r+0x920>
 800b6ce:	4656      	mov	r6, sl
 800b6d0:	9802      	ldr	r0, [sp, #8]
 800b6d2:	4621      	mov	r1, r4
 800b6d4:	f7ff f9bb 	bl	800aa4e <quorem>
 800b6d8:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800b6dc:	f806 3b01 	strb.w	r3, [r6], #1
 800b6e0:	eba6 020a 	sub.w	r2, r6, sl
 800b6e4:	4593      	cmp	fp, r2
 800b6e6:	ddb4      	ble.n	800b652 <_dtoa_r+0xaf2>
 800b6e8:	9902      	ldr	r1, [sp, #8]
 800b6ea:	2300      	movs	r3, #0
 800b6ec:	220a      	movs	r2, #10
 800b6ee:	4648      	mov	r0, r9
 800b6f0:	f000 f968 	bl	800b9c4 <__multadd>
 800b6f4:	9002      	str	r0, [sp, #8]
 800b6f6:	e7eb      	b.n	800b6d0 <_dtoa_r+0xb70>
 800b6f8:	0800dba4 	.word	0x0800dba4
 800b6fc:	0800db28 	.word	0x0800db28

0800b700 <_free_r>:
 800b700:	b538      	push	{r3, r4, r5, lr}
 800b702:	4605      	mov	r5, r0
 800b704:	2900      	cmp	r1, #0
 800b706:	d041      	beq.n	800b78c <_free_r+0x8c>
 800b708:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b70c:	1f0c      	subs	r4, r1, #4
 800b70e:	2b00      	cmp	r3, #0
 800b710:	bfb8      	it	lt
 800b712:	18e4      	addlt	r4, r4, r3
 800b714:	f000 f8e8 	bl	800b8e8 <__malloc_lock>
 800b718:	4a1d      	ldr	r2, [pc, #116]	@ (800b790 <_free_r+0x90>)
 800b71a:	6813      	ldr	r3, [r2, #0]
 800b71c:	b933      	cbnz	r3, 800b72c <_free_r+0x2c>
 800b71e:	6063      	str	r3, [r4, #4]
 800b720:	6014      	str	r4, [r2, #0]
 800b722:	4628      	mov	r0, r5
 800b724:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b728:	f000 b8e4 	b.w	800b8f4 <__malloc_unlock>
 800b72c:	42a3      	cmp	r3, r4
 800b72e:	d908      	bls.n	800b742 <_free_r+0x42>
 800b730:	6820      	ldr	r0, [r4, #0]
 800b732:	1821      	adds	r1, r4, r0
 800b734:	428b      	cmp	r3, r1
 800b736:	bf01      	itttt	eq
 800b738:	6819      	ldreq	r1, [r3, #0]
 800b73a:	685b      	ldreq	r3, [r3, #4]
 800b73c:	1809      	addeq	r1, r1, r0
 800b73e:	6021      	streq	r1, [r4, #0]
 800b740:	e7ed      	b.n	800b71e <_free_r+0x1e>
 800b742:	461a      	mov	r2, r3
 800b744:	685b      	ldr	r3, [r3, #4]
 800b746:	b10b      	cbz	r3, 800b74c <_free_r+0x4c>
 800b748:	42a3      	cmp	r3, r4
 800b74a:	d9fa      	bls.n	800b742 <_free_r+0x42>
 800b74c:	6811      	ldr	r1, [r2, #0]
 800b74e:	1850      	adds	r0, r2, r1
 800b750:	42a0      	cmp	r0, r4
 800b752:	d10b      	bne.n	800b76c <_free_r+0x6c>
 800b754:	6820      	ldr	r0, [r4, #0]
 800b756:	4401      	add	r1, r0
 800b758:	1850      	adds	r0, r2, r1
 800b75a:	4283      	cmp	r3, r0
 800b75c:	6011      	str	r1, [r2, #0]
 800b75e:	d1e0      	bne.n	800b722 <_free_r+0x22>
 800b760:	6818      	ldr	r0, [r3, #0]
 800b762:	685b      	ldr	r3, [r3, #4]
 800b764:	6053      	str	r3, [r2, #4]
 800b766:	4408      	add	r0, r1
 800b768:	6010      	str	r0, [r2, #0]
 800b76a:	e7da      	b.n	800b722 <_free_r+0x22>
 800b76c:	d902      	bls.n	800b774 <_free_r+0x74>
 800b76e:	230c      	movs	r3, #12
 800b770:	602b      	str	r3, [r5, #0]
 800b772:	e7d6      	b.n	800b722 <_free_r+0x22>
 800b774:	6820      	ldr	r0, [r4, #0]
 800b776:	1821      	adds	r1, r4, r0
 800b778:	428b      	cmp	r3, r1
 800b77a:	bf04      	itt	eq
 800b77c:	6819      	ldreq	r1, [r3, #0]
 800b77e:	685b      	ldreq	r3, [r3, #4]
 800b780:	6063      	str	r3, [r4, #4]
 800b782:	bf04      	itt	eq
 800b784:	1809      	addeq	r1, r1, r0
 800b786:	6021      	streq	r1, [r4, #0]
 800b788:	6054      	str	r4, [r2, #4]
 800b78a:	e7ca      	b.n	800b722 <_free_r+0x22>
 800b78c:	bd38      	pop	{r3, r4, r5, pc}
 800b78e:	bf00      	nop
 800b790:	200007dc 	.word	0x200007dc

0800b794 <malloc>:
 800b794:	4b02      	ldr	r3, [pc, #8]	@ (800b7a0 <malloc+0xc>)
 800b796:	4601      	mov	r1, r0
 800b798:	6818      	ldr	r0, [r3, #0]
 800b79a:	f000 b825 	b.w	800b7e8 <_malloc_r>
 800b79e:	bf00      	nop
 800b7a0:	2000016c 	.word	0x2000016c

0800b7a4 <sbrk_aligned>:
 800b7a4:	b570      	push	{r4, r5, r6, lr}
 800b7a6:	4e0f      	ldr	r6, [pc, #60]	@ (800b7e4 <sbrk_aligned+0x40>)
 800b7a8:	460c      	mov	r4, r1
 800b7aa:	6831      	ldr	r1, [r6, #0]
 800b7ac:	4605      	mov	r5, r0
 800b7ae:	b911      	cbnz	r1, 800b7b6 <sbrk_aligned+0x12>
 800b7b0:	f000 fea2 	bl	800c4f8 <_sbrk_r>
 800b7b4:	6030      	str	r0, [r6, #0]
 800b7b6:	4621      	mov	r1, r4
 800b7b8:	4628      	mov	r0, r5
 800b7ba:	f000 fe9d 	bl	800c4f8 <_sbrk_r>
 800b7be:	1c43      	adds	r3, r0, #1
 800b7c0:	d103      	bne.n	800b7ca <sbrk_aligned+0x26>
 800b7c2:	f04f 34ff 	mov.w	r4, #4294967295
 800b7c6:	4620      	mov	r0, r4
 800b7c8:	bd70      	pop	{r4, r5, r6, pc}
 800b7ca:	1cc4      	adds	r4, r0, #3
 800b7cc:	f024 0403 	bic.w	r4, r4, #3
 800b7d0:	42a0      	cmp	r0, r4
 800b7d2:	d0f8      	beq.n	800b7c6 <sbrk_aligned+0x22>
 800b7d4:	1a21      	subs	r1, r4, r0
 800b7d6:	4628      	mov	r0, r5
 800b7d8:	f000 fe8e 	bl	800c4f8 <_sbrk_r>
 800b7dc:	3001      	adds	r0, #1
 800b7de:	d1f2      	bne.n	800b7c6 <sbrk_aligned+0x22>
 800b7e0:	e7ef      	b.n	800b7c2 <sbrk_aligned+0x1e>
 800b7e2:	bf00      	nop
 800b7e4:	200007d8 	.word	0x200007d8

0800b7e8 <_malloc_r>:
 800b7e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b7ec:	1ccd      	adds	r5, r1, #3
 800b7ee:	f025 0503 	bic.w	r5, r5, #3
 800b7f2:	3508      	adds	r5, #8
 800b7f4:	2d0c      	cmp	r5, #12
 800b7f6:	bf38      	it	cc
 800b7f8:	250c      	movcc	r5, #12
 800b7fa:	2d00      	cmp	r5, #0
 800b7fc:	4606      	mov	r6, r0
 800b7fe:	db01      	blt.n	800b804 <_malloc_r+0x1c>
 800b800:	42a9      	cmp	r1, r5
 800b802:	d904      	bls.n	800b80e <_malloc_r+0x26>
 800b804:	230c      	movs	r3, #12
 800b806:	6033      	str	r3, [r6, #0]
 800b808:	2000      	movs	r0, #0
 800b80a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b80e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800b8e4 <_malloc_r+0xfc>
 800b812:	f000 f869 	bl	800b8e8 <__malloc_lock>
 800b816:	f8d8 3000 	ldr.w	r3, [r8]
 800b81a:	461c      	mov	r4, r3
 800b81c:	bb44      	cbnz	r4, 800b870 <_malloc_r+0x88>
 800b81e:	4629      	mov	r1, r5
 800b820:	4630      	mov	r0, r6
 800b822:	f7ff ffbf 	bl	800b7a4 <sbrk_aligned>
 800b826:	1c43      	adds	r3, r0, #1
 800b828:	4604      	mov	r4, r0
 800b82a:	d158      	bne.n	800b8de <_malloc_r+0xf6>
 800b82c:	f8d8 4000 	ldr.w	r4, [r8]
 800b830:	4627      	mov	r7, r4
 800b832:	2f00      	cmp	r7, #0
 800b834:	d143      	bne.n	800b8be <_malloc_r+0xd6>
 800b836:	2c00      	cmp	r4, #0
 800b838:	d04b      	beq.n	800b8d2 <_malloc_r+0xea>
 800b83a:	6823      	ldr	r3, [r4, #0]
 800b83c:	4639      	mov	r1, r7
 800b83e:	4630      	mov	r0, r6
 800b840:	eb04 0903 	add.w	r9, r4, r3
 800b844:	f000 fe58 	bl	800c4f8 <_sbrk_r>
 800b848:	4581      	cmp	r9, r0
 800b84a:	d142      	bne.n	800b8d2 <_malloc_r+0xea>
 800b84c:	6821      	ldr	r1, [r4, #0]
 800b84e:	1a6d      	subs	r5, r5, r1
 800b850:	4629      	mov	r1, r5
 800b852:	4630      	mov	r0, r6
 800b854:	f7ff ffa6 	bl	800b7a4 <sbrk_aligned>
 800b858:	3001      	adds	r0, #1
 800b85a:	d03a      	beq.n	800b8d2 <_malloc_r+0xea>
 800b85c:	6823      	ldr	r3, [r4, #0]
 800b85e:	442b      	add	r3, r5
 800b860:	6023      	str	r3, [r4, #0]
 800b862:	f8d8 3000 	ldr.w	r3, [r8]
 800b866:	685a      	ldr	r2, [r3, #4]
 800b868:	bb62      	cbnz	r2, 800b8c4 <_malloc_r+0xdc>
 800b86a:	f8c8 7000 	str.w	r7, [r8]
 800b86e:	e00f      	b.n	800b890 <_malloc_r+0xa8>
 800b870:	6822      	ldr	r2, [r4, #0]
 800b872:	1b52      	subs	r2, r2, r5
 800b874:	d420      	bmi.n	800b8b8 <_malloc_r+0xd0>
 800b876:	2a0b      	cmp	r2, #11
 800b878:	d917      	bls.n	800b8aa <_malloc_r+0xc2>
 800b87a:	1961      	adds	r1, r4, r5
 800b87c:	42a3      	cmp	r3, r4
 800b87e:	6025      	str	r5, [r4, #0]
 800b880:	bf18      	it	ne
 800b882:	6059      	strne	r1, [r3, #4]
 800b884:	6863      	ldr	r3, [r4, #4]
 800b886:	bf08      	it	eq
 800b888:	f8c8 1000 	streq.w	r1, [r8]
 800b88c:	5162      	str	r2, [r4, r5]
 800b88e:	604b      	str	r3, [r1, #4]
 800b890:	4630      	mov	r0, r6
 800b892:	f000 f82f 	bl	800b8f4 <__malloc_unlock>
 800b896:	f104 000b 	add.w	r0, r4, #11
 800b89a:	1d23      	adds	r3, r4, #4
 800b89c:	f020 0007 	bic.w	r0, r0, #7
 800b8a0:	1ac2      	subs	r2, r0, r3
 800b8a2:	bf1c      	itt	ne
 800b8a4:	1a1b      	subne	r3, r3, r0
 800b8a6:	50a3      	strne	r3, [r4, r2]
 800b8a8:	e7af      	b.n	800b80a <_malloc_r+0x22>
 800b8aa:	6862      	ldr	r2, [r4, #4]
 800b8ac:	42a3      	cmp	r3, r4
 800b8ae:	bf0c      	ite	eq
 800b8b0:	f8c8 2000 	streq.w	r2, [r8]
 800b8b4:	605a      	strne	r2, [r3, #4]
 800b8b6:	e7eb      	b.n	800b890 <_malloc_r+0xa8>
 800b8b8:	4623      	mov	r3, r4
 800b8ba:	6864      	ldr	r4, [r4, #4]
 800b8bc:	e7ae      	b.n	800b81c <_malloc_r+0x34>
 800b8be:	463c      	mov	r4, r7
 800b8c0:	687f      	ldr	r7, [r7, #4]
 800b8c2:	e7b6      	b.n	800b832 <_malloc_r+0x4a>
 800b8c4:	461a      	mov	r2, r3
 800b8c6:	685b      	ldr	r3, [r3, #4]
 800b8c8:	42a3      	cmp	r3, r4
 800b8ca:	d1fb      	bne.n	800b8c4 <_malloc_r+0xdc>
 800b8cc:	2300      	movs	r3, #0
 800b8ce:	6053      	str	r3, [r2, #4]
 800b8d0:	e7de      	b.n	800b890 <_malloc_r+0xa8>
 800b8d2:	230c      	movs	r3, #12
 800b8d4:	6033      	str	r3, [r6, #0]
 800b8d6:	4630      	mov	r0, r6
 800b8d8:	f000 f80c 	bl	800b8f4 <__malloc_unlock>
 800b8dc:	e794      	b.n	800b808 <_malloc_r+0x20>
 800b8de:	6005      	str	r5, [r0, #0]
 800b8e0:	e7d6      	b.n	800b890 <_malloc_r+0xa8>
 800b8e2:	bf00      	nop
 800b8e4:	200007dc 	.word	0x200007dc

0800b8e8 <__malloc_lock>:
 800b8e8:	4801      	ldr	r0, [pc, #4]	@ (800b8f0 <__malloc_lock+0x8>)
 800b8ea:	f7ff b8ae 	b.w	800aa4a <__retarget_lock_acquire_recursive>
 800b8ee:	bf00      	nop
 800b8f0:	200007d4 	.word	0x200007d4

0800b8f4 <__malloc_unlock>:
 800b8f4:	4801      	ldr	r0, [pc, #4]	@ (800b8fc <__malloc_unlock+0x8>)
 800b8f6:	f7ff b8a9 	b.w	800aa4c <__retarget_lock_release_recursive>
 800b8fa:	bf00      	nop
 800b8fc:	200007d4 	.word	0x200007d4

0800b900 <_Balloc>:
 800b900:	b570      	push	{r4, r5, r6, lr}
 800b902:	69c6      	ldr	r6, [r0, #28]
 800b904:	4604      	mov	r4, r0
 800b906:	460d      	mov	r5, r1
 800b908:	b976      	cbnz	r6, 800b928 <_Balloc+0x28>
 800b90a:	2010      	movs	r0, #16
 800b90c:	f7ff ff42 	bl	800b794 <malloc>
 800b910:	4602      	mov	r2, r0
 800b912:	61e0      	str	r0, [r4, #28]
 800b914:	b920      	cbnz	r0, 800b920 <_Balloc+0x20>
 800b916:	4b18      	ldr	r3, [pc, #96]	@ (800b978 <_Balloc+0x78>)
 800b918:	4818      	ldr	r0, [pc, #96]	@ (800b97c <_Balloc+0x7c>)
 800b91a:	216b      	movs	r1, #107	@ 0x6b
 800b91c:	f000 fe0a 	bl	800c534 <__assert_func>
 800b920:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b924:	6006      	str	r6, [r0, #0]
 800b926:	60c6      	str	r6, [r0, #12]
 800b928:	69e6      	ldr	r6, [r4, #28]
 800b92a:	68f3      	ldr	r3, [r6, #12]
 800b92c:	b183      	cbz	r3, 800b950 <_Balloc+0x50>
 800b92e:	69e3      	ldr	r3, [r4, #28]
 800b930:	68db      	ldr	r3, [r3, #12]
 800b932:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800b936:	b9b8      	cbnz	r0, 800b968 <_Balloc+0x68>
 800b938:	2101      	movs	r1, #1
 800b93a:	fa01 f605 	lsl.w	r6, r1, r5
 800b93e:	1d72      	adds	r2, r6, #5
 800b940:	0092      	lsls	r2, r2, #2
 800b942:	4620      	mov	r0, r4
 800b944:	f000 fe14 	bl	800c570 <_calloc_r>
 800b948:	b160      	cbz	r0, 800b964 <_Balloc+0x64>
 800b94a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800b94e:	e00e      	b.n	800b96e <_Balloc+0x6e>
 800b950:	2221      	movs	r2, #33	@ 0x21
 800b952:	2104      	movs	r1, #4
 800b954:	4620      	mov	r0, r4
 800b956:	f000 fe0b 	bl	800c570 <_calloc_r>
 800b95a:	69e3      	ldr	r3, [r4, #28]
 800b95c:	60f0      	str	r0, [r6, #12]
 800b95e:	68db      	ldr	r3, [r3, #12]
 800b960:	2b00      	cmp	r3, #0
 800b962:	d1e4      	bne.n	800b92e <_Balloc+0x2e>
 800b964:	2000      	movs	r0, #0
 800b966:	bd70      	pop	{r4, r5, r6, pc}
 800b968:	6802      	ldr	r2, [r0, #0]
 800b96a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800b96e:	2300      	movs	r3, #0
 800b970:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800b974:	e7f7      	b.n	800b966 <_Balloc+0x66>
 800b976:	bf00      	nop
 800b978:	0800db35 	.word	0x0800db35
 800b97c:	0800dbb5 	.word	0x0800dbb5

0800b980 <_Bfree>:
 800b980:	b570      	push	{r4, r5, r6, lr}
 800b982:	69c6      	ldr	r6, [r0, #28]
 800b984:	4605      	mov	r5, r0
 800b986:	460c      	mov	r4, r1
 800b988:	b976      	cbnz	r6, 800b9a8 <_Bfree+0x28>
 800b98a:	2010      	movs	r0, #16
 800b98c:	f7ff ff02 	bl	800b794 <malloc>
 800b990:	4602      	mov	r2, r0
 800b992:	61e8      	str	r0, [r5, #28]
 800b994:	b920      	cbnz	r0, 800b9a0 <_Bfree+0x20>
 800b996:	4b09      	ldr	r3, [pc, #36]	@ (800b9bc <_Bfree+0x3c>)
 800b998:	4809      	ldr	r0, [pc, #36]	@ (800b9c0 <_Bfree+0x40>)
 800b99a:	218f      	movs	r1, #143	@ 0x8f
 800b99c:	f000 fdca 	bl	800c534 <__assert_func>
 800b9a0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b9a4:	6006      	str	r6, [r0, #0]
 800b9a6:	60c6      	str	r6, [r0, #12]
 800b9a8:	b13c      	cbz	r4, 800b9ba <_Bfree+0x3a>
 800b9aa:	69eb      	ldr	r3, [r5, #28]
 800b9ac:	6862      	ldr	r2, [r4, #4]
 800b9ae:	68db      	ldr	r3, [r3, #12]
 800b9b0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b9b4:	6021      	str	r1, [r4, #0]
 800b9b6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800b9ba:	bd70      	pop	{r4, r5, r6, pc}
 800b9bc:	0800db35 	.word	0x0800db35
 800b9c0:	0800dbb5 	.word	0x0800dbb5

0800b9c4 <__multadd>:
 800b9c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b9c8:	690d      	ldr	r5, [r1, #16]
 800b9ca:	4607      	mov	r7, r0
 800b9cc:	460c      	mov	r4, r1
 800b9ce:	461e      	mov	r6, r3
 800b9d0:	f101 0c14 	add.w	ip, r1, #20
 800b9d4:	2000      	movs	r0, #0
 800b9d6:	f8dc 3000 	ldr.w	r3, [ip]
 800b9da:	b299      	uxth	r1, r3
 800b9dc:	fb02 6101 	mla	r1, r2, r1, r6
 800b9e0:	0c1e      	lsrs	r6, r3, #16
 800b9e2:	0c0b      	lsrs	r3, r1, #16
 800b9e4:	fb02 3306 	mla	r3, r2, r6, r3
 800b9e8:	b289      	uxth	r1, r1
 800b9ea:	3001      	adds	r0, #1
 800b9ec:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800b9f0:	4285      	cmp	r5, r0
 800b9f2:	f84c 1b04 	str.w	r1, [ip], #4
 800b9f6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800b9fa:	dcec      	bgt.n	800b9d6 <__multadd+0x12>
 800b9fc:	b30e      	cbz	r6, 800ba42 <__multadd+0x7e>
 800b9fe:	68a3      	ldr	r3, [r4, #8]
 800ba00:	42ab      	cmp	r3, r5
 800ba02:	dc19      	bgt.n	800ba38 <__multadd+0x74>
 800ba04:	6861      	ldr	r1, [r4, #4]
 800ba06:	4638      	mov	r0, r7
 800ba08:	3101      	adds	r1, #1
 800ba0a:	f7ff ff79 	bl	800b900 <_Balloc>
 800ba0e:	4680      	mov	r8, r0
 800ba10:	b928      	cbnz	r0, 800ba1e <__multadd+0x5a>
 800ba12:	4602      	mov	r2, r0
 800ba14:	4b0c      	ldr	r3, [pc, #48]	@ (800ba48 <__multadd+0x84>)
 800ba16:	480d      	ldr	r0, [pc, #52]	@ (800ba4c <__multadd+0x88>)
 800ba18:	21ba      	movs	r1, #186	@ 0xba
 800ba1a:	f000 fd8b 	bl	800c534 <__assert_func>
 800ba1e:	6922      	ldr	r2, [r4, #16]
 800ba20:	3202      	adds	r2, #2
 800ba22:	f104 010c 	add.w	r1, r4, #12
 800ba26:	0092      	lsls	r2, r2, #2
 800ba28:	300c      	adds	r0, #12
 800ba2a:	f000 fd75 	bl	800c518 <memcpy>
 800ba2e:	4621      	mov	r1, r4
 800ba30:	4638      	mov	r0, r7
 800ba32:	f7ff ffa5 	bl	800b980 <_Bfree>
 800ba36:	4644      	mov	r4, r8
 800ba38:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800ba3c:	3501      	adds	r5, #1
 800ba3e:	615e      	str	r6, [r3, #20]
 800ba40:	6125      	str	r5, [r4, #16]
 800ba42:	4620      	mov	r0, r4
 800ba44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ba48:	0800dba4 	.word	0x0800dba4
 800ba4c:	0800dbb5 	.word	0x0800dbb5

0800ba50 <__hi0bits>:
 800ba50:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800ba54:	4603      	mov	r3, r0
 800ba56:	bf36      	itet	cc
 800ba58:	0403      	lslcc	r3, r0, #16
 800ba5a:	2000      	movcs	r0, #0
 800ba5c:	2010      	movcc	r0, #16
 800ba5e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800ba62:	bf3c      	itt	cc
 800ba64:	021b      	lslcc	r3, r3, #8
 800ba66:	3008      	addcc	r0, #8
 800ba68:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800ba6c:	bf3c      	itt	cc
 800ba6e:	011b      	lslcc	r3, r3, #4
 800ba70:	3004      	addcc	r0, #4
 800ba72:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ba76:	bf3c      	itt	cc
 800ba78:	009b      	lslcc	r3, r3, #2
 800ba7a:	3002      	addcc	r0, #2
 800ba7c:	2b00      	cmp	r3, #0
 800ba7e:	db05      	blt.n	800ba8c <__hi0bits+0x3c>
 800ba80:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800ba84:	f100 0001 	add.w	r0, r0, #1
 800ba88:	bf08      	it	eq
 800ba8a:	2020      	moveq	r0, #32
 800ba8c:	4770      	bx	lr

0800ba8e <__lo0bits>:
 800ba8e:	6803      	ldr	r3, [r0, #0]
 800ba90:	4602      	mov	r2, r0
 800ba92:	f013 0007 	ands.w	r0, r3, #7
 800ba96:	d00b      	beq.n	800bab0 <__lo0bits+0x22>
 800ba98:	07d9      	lsls	r1, r3, #31
 800ba9a:	d421      	bmi.n	800bae0 <__lo0bits+0x52>
 800ba9c:	0798      	lsls	r0, r3, #30
 800ba9e:	bf49      	itett	mi
 800baa0:	085b      	lsrmi	r3, r3, #1
 800baa2:	089b      	lsrpl	r3, r3, #2
 800baa4:	2001      	movmi	r0, #1
 800baa6:	6013      	strmi	r3, [r2, #0]
 800baa8:	bf5c      	itt	pl
 800baaa:	6013      	strpl	r3, [r2, #0]
 800baac:	2002      	movpl	r0, #2
 800baae:	4770      	bx	lr
 800bab0:	b299      	uxth	r1, r3
 800bab2:	b909      	cbnz	r1, 800bab8 <__lo0bits+0x2a>
 800bab4:	0c1b      	lsrs	r3, r3, #16
 800bab6:	2010      	movs	r0, #16
 800bab8:	b2d9      	uxtb	r1, r3
 800baba:	b909      	cbnz	r1, 800bac0 <__lo0bits+0x32>
 800babc:	3008      	adds	r0, #8
 800babe:	0a1b      	lsrs	r3, r3, #8
 800bac0:	0719      	lsls	r1, r3, #28
 800bac2:	bf04      	itt	eq
 800bac4:	091b      	lsreq	r3, r3, #4
 800bac6:	3004      	addeq	r0, #4
 800bac8:	0799      	lsls	r1, r3, #30
 800baca:	bf04      	itt	eq
 800bacc:	089b      	lsreq	r3, r3, #2
 800bace:	3002      	addeq	r0, #2
 800bad0:	07d9      	lsls	r1, r3, #31
 800bad2:	d403      	bmi.n	800badc <__lo0bits+0x4e>
 800bad4:	085b      	lsrs	r3, r3, #1
 800bad6:	f100 0001 	add.w	r0, r0, #1
 800bada:	d003      	beq.n	800bae4 <__lo0bits+0x56>
 800badc:	6013      	str	r3, [r2, #0]
 800bade:	4770      	bx	lr
 800bae0:	2000      	movs	r0, #0
 800bae2:	4770      	bx	lr
 800bae4:	2020      	movs	r0, #32
 800bae6:	4770      	bx	lr

0800bae8 <__i2b>:
 800bae8:	b510      	push	{r4, lr}
 800baea:	460c      	mov	r4, r1
 800baec:	2101      	movs	r1, #1
 800baee:	f7ff ff07 	bl	800b900 <_Balloc>
 800baf2:	4602      	mov	r2, r0
 800baf4:	b928      	cbnz	r0, 800bb02 <__i2b+0x1a>
 800baf6:	4b05      	ldr	r3, [pc, #20]	@ (800bb0c <__i2b+0x24>)
 800baf8:	4805      	ldr	r0, [pc, #20]	@ (800bb10 <__i2b+0x28>)
 800bafa:	f240 1145 	movw	r1, #325	@ 0x145
 800bafe:	f000 fd19 	bl	800c534 <__assert_func>
 800bb02:	2301      	movs	r3, #1
 800bb04:	6144      	str	r4, [r0, #20]
 800bb06:	6103      	str	r3, [r0, #16]
 800bb08:	bd10      	pop	{r4, pc}
 800bb0a:	bf00      	nop
 800bb0c:	0800dba4 	.word	0x0800dba4
 800bb10:	0800dbb5 	.word	0x0800dbb5

0800bb14 <__multiply>:
 800bb14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bb18:	4617      	mov	r7, r2
 800bb1a:	690a      	ldr	r2, [r1, #16]
 800bb1c:	693b      	ldr	r3, [r7, #16]
 800bb1e:	429a      	cmp	r2, r3
 800bb20:	bfa8      	it	ge
 800bb22:	463b      	movge	r3, r7
 800bb24:	4689      	mov	r9, r1
 800bb26:	bfa4      	itt	ge
 800bb28:	460f      	movge	r7, r1
 800bb2a:	4699      	movge	r9, r3
 800bb2c:	693d      	ldr	r5, [r7, #16]
 800bb2e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800bb32:	68bb      	ldr	r3, [r7, #8]
 800bb34:	6879      	ldr	r1, [r7, #4]
 800bb36:	eb05 060a 	add.w	r6, r5, sl
 800bb3a:	42b3      	cmp	r3, r6
 800bb3c:	b085      	sub	sp, #20
 800bb3e:	bfb8      	it	lt
 800bb40:	3101      	addlt	r1, #1
 800bb42:	f7ff fedd 	bl	800b900 <_Balloc>
 800bb46:	b930      	cbnz	r0, 800bb56 <__multiply+0x42>
 800bb48:	4602      	mov	r2, r0
 800bb4a:	4b41      	ldr	r3, [pc, #260]	@ (800bc50 <__multiply+0x13c>)
 800bb4c:	4841      	ldr	r0, [pc, #260]	@ (800bc54 <__multiply+0x140>)
 800bb4e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800bb52:	f000 fcef 	bl	800c534 <__assert_func>
 800bb56:	f100 0414 	add.w	r4, r0, #20
 800bb5a:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800bb5e:	4623      	mov	r3, r4
 800bb60:	2200      	movs	r2, #0
 800bb62:	4573      	cmp	r3, lr
 800bb64:	d320      	bcc.n	800bba8 <__multiply+0x94>
 800bb66:	f107 0814 	add.w	r8, r7, #20
 800bb6a:	f109 0114 	add.w	r1, r9, #20
 800bb6e:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800bb72:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800bb76:	9302      	str	r3, [sp, #8]
 800bb78:	1beb      	subs	r3, r5, r7
 800bb7a:	3b15      	subs	r3, #21
 800bb7c:	f023 0303 	bic.w	r3, r3, #3
 800bb80:	3304      	adds	r3, #4
 800bb82:	3715      	adds	r7, #21
 800bb84:	42bd      	cmp	r5, r7
 800bb86:	bf38      	it	cc
 800bb88:	2304      	movcc	r3, #4
 800bb8a:	9301      	str	r3, [sp, #4]
 800bb8c:	9b02      	ldr	r3, [sp, #8]
 800bb8e:	9103      	str	r1, [sp, #12]
 800bb90:	428b      	cmp	r3, r1
 800bb92:	d80c      	bhi.n	800bbae <__multiply+0x9a>
 800bb94:	2e00      	cmp	r6, #0
 800bb96:	dd03      	ble.n	800bba0 <__multiply+0x8c>
 800bb98:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800bb9c:	2b00      	cmp	r3, #0
 800bb9e:	d055      	beq.n	800bc4c <__multiply+0x138>
 800bba0:	6106      	str	r6, [r0, #16]
 800bba2:	b005      	add	sp, #20
 800bba4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bba8:	f843 2b04 	str.w	r2, [r3], #4
 800bbac:	e7d9      	b.n	800bb62 <__multiply+0x4e>
 800bbae:	f8b1 a000 	ldrh.w	sl, [r1]
 800bbb2:	f1ba 0f00 	cmp.w	sl, #0
 800bbb6:	d01f      	beq.n	800bbf8 <__multiply+0xe4>
 800bbb8:	46c4      	mov	ip, r8
 800bbba:	46a1      	mov	r9, r4
 800bbbc:	2700      	movs	r7, #0
 800bbbe:	f85c 2b04 	ldr.w	r2, [ip], #4
 800bbc2:	f8d9 3000 	ldr.w	r3, [r9]
 800bbc6:	fa1f fb82 	uxth.w	fp, r2
 800bbca:	b29b      	uxth	r3, r3
 800bbcc:	fb0a 330b 	mla	r3, sl, fp, r3
 800bbd0:	443b      	add	r3, r7
 800bbd2:	f8d9 7000 	ldr.w	r7, [r9]
 800bbd6:	0c12      	lsrs	r2, r2, #16
 800bbd8:	0c3f      	lsrs	r7, r7, #16
 800bbda:	fb0a 7202 	mla	r2, sl, r2, r7
 800bbde:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800bbe2:	b29b      	uxth	r3, r3
 800bbe4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800bbe8:	4565      	cmp	r5, ip
 800bbea:	f849 3b04 	str.w	r3, [r9], #4
 800bbee:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800bbf2:	d8e4      	bhi.n	800bbbe <__multiply+0xaa>
 800bbf4:	9b01      	ldr	r3, [sp, #4]
 800bbf6:	50e7      	str	r7, [r4, r3]
 800bbf8:	9b03      	ldr	r3, [sp, #12]
 800bbfa:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800bbfe:	3104      	adds	r1, #4
 800bc00:	f1b9 0f00 	cmp.w	r9, #0
 800bc04:	d020      	beq.n	800bc48 <__multiply+0x134>
 800bc06:	6823      	ldr	r3, [r4, #0]
 800bc08:	4647      	mov	r7, r8
 800bc0a:	46a4      	mov	ip, r4
 800bc0c:	f04f 0a00 	mov.w	sl, #0
 800bc10:	f8b7 b000 	ldrh.w	fp, [r7]
 800bc14:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800bc18:	fb09 220b 	mla	r2, r9, fp, r2
 800bc1c:	4452      	add	r2, sl
 800bc1e:	b29b      	uxth	r3, r3
 800bc20:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800bc24:	f84c 3b04 	str.w	r3, [ip], #4
 800bc28:	f857 3b04 	ldr.w	r3, [r7], #4
 800bc2c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800bc30:	f8bc 3000 	ldrh.w	r3, [ip]
 800bc34:	fb09 330a 	mla	r3, r9, sl, r3
 800bc38:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800bc3c:	42bd      	cmp	r5, r7
 800bc3e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800bc42:	d8e5      	bhi.n	800bc10 <__multiply+0xfc>
 800bc44:	9a01      	ldr	r2, [sp, #4]
 800bc46:	50a3      	str	r3, [r4, r2]
 800bc48:	3404      	adds	r4, #4
 800bc4a:	e79f      	b.n	800bb8c <__multiply+0x78>
 800bc4c:	3e01      	subs	r6, #1
 800bc4e:	e7a1      	b.n	800bb94 <__multiply+0x80>
 800bc50:	0800dba4 	.word	0x0800dba4
 800bc54:	0800dbb5 	.word	0x0800dbb5

0800bc58 <__pow5mult>:
 800bc58:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bc5c:	4615      	mov	r5, r2
 800bc5e:	f012 0203 	ands.w	r2, r2, #3
 800bc62:	4607      	mov	r7, r0
 800bc64:	460e      	mov	r6, r1
 800bc66:	d007      	beq.n	800bc78 <__pow5mult+0x20>
 800bc68:	4c25      	ldr	r4, [pc, #148]	@ (800bd00 <__pow5mult+0xa8>)
 800bc6a:	3a01      	subs	r2, #1
 800bc6c:	2300      	movs	r3, #0
 800bc6e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800bc72:	f7ff fea7 	bl	800b9c4 <__multadd>
 800bc76:	4606      	mov	r6, r0
 800bc78:	10ad      	asrs	r5, r5, #2
 800bc7a:	d03d      	beq.n	800bcf8 <__pow5mult+0xa0>
 800bc7c:	69fc      	ldr	r4, [r7, #28]
 800bc7e:	b97c      	cbnz	r4, 800bca0 <__pow5mult+0x48>
 800bc80:	2010      	movs	r0, #16
 800bc82:	f7ff fd87 	bl	800b794 <malloc>
 800bc86:	4602      	mov	r2, r0
 800bc88:	61f8      	str	r0, [r7, #28]
 800bc8a:	b928      	cbnz	r0, 800bc98 <__pow5mult+0x40>
 800bc8c:	4b1d      	ldr	r3, [pc, #116]	@ (800bd04 <__pow5mult+0xac>)
 800bc8e:	481e      	ldr	r0, [pc, #120]	@ (800bd08 <__pow5mult+0xb0>)
 800bc90:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800bc94:	f000 fc4e 	bl	800c534 <__assert_func>
 800bc98:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800bc9c:	6004      	str	r4, [r0, #0]
 800bc9e:	60c4      	str	r4, [r0, #12]
 800bca0:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800bca4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800bca8:	b94c      	cbnz	r4, 800bcbe <__pow5mult+0x66>
 800bcaa:	f240 2171 	movw	r1, #625	@ 0x271
 800bcae:	4638      	mov	r0, r7
 800bcb0:	f7ff ff1a 	bl	800bae8 <__i2b>
 800bcb4:	2300      	movs	r3, #0
 800bcb6:	f8c8 0008 	str.w	r0, [r8, #8]
 800bcba:	4604      	mov	r4, r0
 800bcbc:	6003      	str	r3, [r0, #0]
 800bcbe:	f04f 0900 	mov.w	r9, #0
 800bcc2:	07eb      	lsls	r3, r5, #31
 800bcc4:	d50a      	bpl.n	800bcdc <__pow5mult+0x84>
 800bcc6:	4631      	mov	r1, r6
 800bcc8:	4622      	mov	r2, r4
 800bcca:	4638      	mov	r0, r7
 800bccc:	f7ff ff22 	bl	800bb14 <__multiply>
 800bcd0:	4631      	mov	r1, r6
 800bcd2:	4680      	mov	r8, r0
 800bcd4:	4638      	mov	r0, r7
 800bcd6:	f7ff fe53 	bl	800b980 <_Bfree>
 800bcda:	4646      	mov	r6, r8
 800bcdc:	106d      	asrs	r5, r5, #1
 800bcde:	d00b      	beq.n	800bcf8 <__pow5mult+0xa0>
 800bce0:	6820      	ldr	r0, [r4, #0]
 800bce2:	b938      	cbnz	r0, 800bcf4 <__pow5mult+0x9c>
 800bce4:	4622      	mov	r2, r4
 800bce6:	4621      	mov	r1, r4
 800bce8:	4638      	mov	r0, r7
 800bcea:	f7ff ff13 	bl	800bb14 <__multiply>
 800bcee:	6020      	str	r0, [r4, #0]
 800bcf0:	f8c0 9000 	str.w	r9, [r0]
 800bcf4:	4604      	mov	r4, r0
 800bcf6:	e7e4      	b.n	800bcc2 <__pow5mult+0x6a>
 800bcf8:	4630      	mov	r0, r6
 800bcfa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bcfe:	bf00      	nop
 800bd00:	0800dc68 	.word	0x0800dc68
 800bd04:	0800db35 	.word	0x0800db35
 800bd08:	0800dbb5 	.word	0x0800dbb5

0800bd0c <__lshift>:
 800bd0c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bd10:	460c      	mov	r4, r1
 800bd12:	6849      	ldr	r1, [r1, #4]
 800bd14:	6923      	ldr	r3, [r4, #16]
 800bd16:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800bd1a:	68a3      	ldr	r3, [r4, #8]
 800bd1c:	4607      	mov	r7, r0
 800bd1e:	4691      	mov	r9, r2
 800bd20:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800bd24:	f108 0601 	add.w	r6, r8, #1
 800bd28:	42b3      	cmp	r3, r6
 800bd2a:	db0b      	blt.n	800bd44 <__lshift+0x38>
 800bd2c:	4638      	mov	r0, r7
 800bd2e:	f7ff fde7 	bl	800b900 <_Balloc>
 800bd32:	4605      	mov	r5, r0
 800bd34:	b948      	cbnz	r0, 800bd4a <__lshift+0x3e>
 800bd36:	4602      	mov	r2, r0
 800bd38:	4b28      	ldr	r3, [pc, #160]	@ (800bddc <__lshift+0xd0>)
 800bd3a:	4829      	ldr	r0, [pc, #164]	@ (800bde0 <__lshift+0xd4>)
 800bd3c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800bd40:	f000 fbf8 	bl	800c534 <__assert_func>
 800bd44:	3101      	adds	r1, #1
 800bd46:	005b      	lsls	r3, r3, #1
 800bd48:	e7ee      	b.n	800bd28 <__lshift+0x1c>
 800bd4a:	2300      	movs	r3, #0
 800bd4c:	f100 0114 	add.w	r1, r0, #20
 800bd50:	f100 0210 	add.w	r2, r0, #16
 800bd54:	4618      	mov	r0, r3
 800bd56:	4553      	cmp	r3, sl
 800bd58:	db33      	blt.n	800bdc2 <__lshift+0xb6>
 800bd5a:	6920      	ldr	r0, [r4, #16]
 800bd5c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800bd60:	f104 0314 	add.w	r3, r4, #20
 800bd64:	f019 091f 	ands.w	r9, r9, #31
 800bd68:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800bd6c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800bd70:	d02b      	beq.n	800bdca <__lshift+0xbe>
 800bd72:	f1c9 0e20 	rsb	lr, r9, #32
 800bd76:	468a      	mov	sl, r1
 800bd78:	2200      	movs	r2, #0
 800bd7a:	6818      	ldr	r0, [r3, #0]
 800bd7c:	fa00 f009 	lsl.w	r0, r0, r9
 800bd80:	4310      	orrs	r0, r2
 800bd82:	f84a 0b04 	str.w	r0, [sl], #4
 800bd86:	f853 2b04 	ldr.w	r2, [r3], #4
 800bd8a:	459c      	cmp	ip, r3
 800bd8c:	fa22 f20e 	lsr.w	r2, r2, lr
 800bd90:	d8f3      	bhi.n	800bd7a <__lshift+0x6e>
 800bd92:	ebac 0304 	sub.w	r3, ip, r4
 800bd96:	3b15      	subs	r3, #21
 800bd98:	f023 0303 	bic.w	r3, r3, #3
 800bd9c:	3304      	adds	r3, #4
 800bd9e:	f104 0015 	add.w	r0, r4, #21
 800bda2:	4560      	cmp	r0, ip
 800bda4:	bf88      	it	hi
 800bda6:	2304      	movhi	r3, #4
 800bda8:	50ca      	str	r2, [r1, r3]
 800bdaa:	b10a      	cbz	r2, 800bdb0 <__lshift+0xa4>
 800bdac:	f108 0602 	add.w	r6, r8, #2
 800bdb0:	3e01      	subs	r6, #1
 800bdb2:	4638      	mov	r0, r7
 800bdb4:	612e      	str	r6, [r5, #16]
 800bdb6:	4621      	mov	r1, r4
 800bdb8:	f7ff fde2 	bl	800b980 <_Bfree>
 800bdbc:	4628      	mov	r0, r5
 800bdbe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bdc2:	f842 0f04 	str.w	r0, [r2, #4]!
 800bdc6:	3301      	adds	r3, #1
 800bdc8:	e7c5      	b.n	800bd56 <__lshift+0x4a>
 800bdca:	3904      	subs	r1, #4
 800bdcc:	f853 2b04 	ldr.w	r2, [r3], #4
 800bdd0:	f841 2f04 	str.w	r2, [r1, #4]!
 800bdd4:	459c      	cmp	ip, r3
 800bdd6:	d8f9      	bhi.n	800bdcc <__lshift+0xc0>
 800bdd8:	e7ea      	b.n	800bdb0 <__lshift+0xa4>
 800bdda:	bf00      	nop
 800bddc:	0800dba4 	.word	0x0800dba4
 800bde0:	0800dbb5 	.word	0x0800dbb5

0800bde4 <__mcmp>:
 800bde4:	690a      	ldr	r2, [r1, #16]
 800bde6:	4603      	mov	r3, r0
 800bde8:	6900      	ldr	r0, [r0, #16]
 800bdea:	1a80      	subs	r0, r0, r2
 800bdec:	b530      	push	{r4, r5, lr}
 800bdee:	d10e      	bne.n	800be0e <__mcmp+0x2a>
 800bdf0:	3314      	adds	r3, #20
 800bdf2:	3114      	adds	r1, #20
 800bdf4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800bdf8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800bdfc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800be00:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800be04:	4295      	cmp	r5, r2
 800be06:	d003      	beq.n	800be10 <__mcmp+0x2c>
 800be08:	d205      	bcs.n	800be16 <__mcmp+0x32>
 800be0a:	f04f 30ff 	mov.w	r0, #4294967295
 800be0e:	bd30      	pop	{r4, r5, pc}
 800be10:	42a3      	cmp	r3, r4
 800be12:	d3f3      	bcc.n	800bdfc <__mcmp+0x18>
 800be14:	e7fb      	b.n	800be0e <__mcmp+0x2a>
 800be16:	2001      	movs	r0, #1
 800be18:	e7f9      	b.n	800be0e <__mcmp+0x2a>
	...

0800be1c <__mdiff>:
 800be1c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800be20:	4689      	mov	r9, r1
 800be22:	4606      	mov	r6, r0
 800be24:	4611      	mov	r1, r2
 800be26:	4648      	mov	r0, r9
 800be28:	4614      	mov	r4, r2
 800be2a:	f7ff ffdb 	bl	800bde4 <__mcmp>
 800be2e:	1e05      	subs	r5, r0, #0
 800be30:	d112      	bne.n	800be58 <__mdiff+0x3c>
 800be32:	4629      	mov	r1, r5
 800be34:	4630      	mov	r0, r6
 800be36:	f7ff fd63 	bl	800b900 <_Balloc>
 800be3a:	4602      	mov	r2, r0
 800be3c:	b928      	cbnz	r0, 800be4a <__mdiff+0x2e>
 800be3e:	4b3f      	ldr	r3, [pc, #252]	@ (800bf3c <__mdiff+0x120>)
 800be40:	f240 2137 	movw	r1, #567	@ 0x237
 800be44:	483e      	ldr	r0, [pc, #248]	@ (800bf40 <__mdiff+0x124>)
 800be46:	f000 fb75 	bl	800c534 <__assert_func>
 800be4a:	2301      	movs	r3, #1
 800be4c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800be50:	4610      	mov	r0, r2
 800be52:	b003      	add	sp, #12
 800be54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800be58:	bfbc      	itt	lt
 800be5a:	464b      	movlt	r3, r9
 800be5c:	46a1      	movlt	r9, r4
 800be5e:	4630      	mov	r0, r6
 800be60:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800be64:	bfba      	itte	lt
 800be66:	461c      	movlt	r4, r3
 800be68:	2501      	movlt	r5, #1
 800be6a:	2500      	movge	r5, #0
 800be6c:	f7ff fd48 	bl	800b900 <_Balloc>
 800be70:	4602      	mov	r2, r0
 800be72:	b918      	cbnz	r0, 800be7c <__mdiff+0x60>
 800be74:	4b31      	ldr	r3, [pc, #196]	@ (800bf3c <__mdiff+0x120>)
 800be76:	f240 2145 	movw	r1, #581	@ 0x245
 800be7a:	e7e3      	b.n	800be44 <__mdiff+0x28>
 800be7c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800be80:	6926      	ldr	r6, [r4, #16]
 800be82:	60c5      	str	r5, [r0, #12]
 800be84:	f109 0310 	add.w	r3, r9, #16
 800be88:	f109 0514 	add.w	r5, r9, #20
 800be8c:	f104 0e14 	add.w	lr, r4, #20
 800be90:	f100 0b14 	add.w	fp, r0, #20
 800be94:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800be98:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800be9c:	9301      	str	r3, [sp, #4]
 800be9e:	46d9      	mov	r9, fp
 800bea0:	f04f 0c00 	mov.w	ip, #0
 800bea4:	9b01      	ldr	r3, [sp, #4]
 800bea6:	f85e 0b04 	ldr.w	r0, [lr], #4
 800beaa:	f853 af04 	ldr.w	sl, [r3, #4]!
 800beae:	9301      	str	r3, [sp, #4]
 800beb0:	fa1f f38a 	uxth.w	r3, sl
 800beb4:	4619      	mov	r1, r3
 800beb6:	b283      	uxth	r3, r0
 800beb8:	1acb      	subs	r3, r1, r3
 800beba:	0c00      	lsrs	r0, r0, #16
 800bebc:	4463      	add	r3, ip
 800bebe:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800bec2:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800bec6:	b29b      	uxth	r3, r3
 800bec8:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800becc:	4576      	cmp	r6, lr
 800bece:	f849 3b04 	str.w	r3, [r9], #4
 800bed2:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800bed6:	d8e5      	bhi.n	800bea4 <__mdiff+0x88>
 800bed8:	1b33      	subs	r3, r6, r4
 800beda:	3b15      	subs	r3, #21
 800bedc:	f023 0303 	bic.w	r3, r3, #3
 800bee0:	3415      	adds	r4, #21
 800bee2:	3304      	adds	r3, #4
 800bee4:	42a6      	cmp	r6, r4
 800bee6:	bf38      	it	cc
 800bee8:	2304      	movcc	r3, #4
 800beea:	441d      	add	r5, r3
 800beec:	445b      	add	r3, fp
 800beee:	461e      	mov	r6, r3
 800bef0:	462c      	mov	r4, r5
 800bef2:	4544      	cmp	r4, r8
 800bef4:	d30e      	bcc.n	800bf14 <__mdiff+0xf8>
 800bef6:	f108 0103 	add.w	r1, r8, #3
 800befa:	1b49      	subs	r1, r1, r5
 800befc:	f021 0103 	bic.w	r1, r1, #3
 800bf00:	3d03      	subs	r5, #3
 800bf02:	45a8      	cmp	r8, r5
 800bf04:	bf38      	it	cc
 800bf06:	2100      	movcc	r1, #0
 800bf08:	440b      	add	r3, r1
 800bf0a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800bf0e:	b191      	cbz	r1, 800bf36 <__mdiff+0x11a>
 800bf10:	6117      	str	r7, [r2, #16]
 800bf12:	e79d      	b.n	800be50 <__mdiff+0x34>
 800bf14:	f854 1b04 	ldr.w	r1, [r4], #4
 800bf18:	46e6      	mov	lr, ip
 800bf1a:	0c08      	lsrs	r0, r1, #16
 800bf1c:	fa1c fc81 	uxtah	ip, ip, r1
 800bf20:	4471      	add	r1, lr
 800bf22:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800bf26:	b289      	uxth	r1, r1
 800bf28:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800bf2c:	f846 1b04 	str.w	r1, [r6], #4
 800bf30:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800bf34:	e7dd      	b.n	800bef2 <__mdiff+0xd6>
 800bf36:	3f01      	subs	r7, #1
 800bf38:	e7e7      	b.n	800bf0a <__mdiff+0xee>
 800bf3a:	bf00      	nop
 800bf3c:	0800dba4 	.word	0x0800dba4
 800bf40:	0800dbb5 	.word	0x0800dbb5

0800bf44 <__d2b>:
 800bf44:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800bf48:	460f      	mov	r7, r1
 800bf4a:	2101      	movs	r1, #1
 800bf4c:	ec59 8b10 	vmov	r8, r9, d0
 800bf50:	4616      	mov	r6, r2
 800bf52:	f7ff fcd5 	bl	800b900 <_Balloc>
 800bf56:	4604      	mov	r4, r0
 800bf58:	b930      	cbnz	r0, 800bf68 <__d2b+0x24>
 800bf5a:	4602      	mov	r2, r0
 800bf5c:	4b23      	ldr	r3, [pc, #140]	@ (800bfec <__d2b+0xa8>)
 800bf5e:	4824      	ldr	r0, [pc, #144]	@ (800bff0 <__d2b+0xac>)
 800bf60:	f240 310f 	movw	r1, #783	@ 0x30f
 800bf64:	f000 fae6 	bl	800c534 <__assert_func>
 800bf68:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800bf6c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800bf70:	b10d      	cbz	r5, 800bf76 <__d2b+0x32>
 800bf72:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800bf76:	9301      	str	r3, [sp, #4]
 800bf78:	f1b8 0300 	subs.w	r3, r8, #0
 800bf7c:	d023      	beq.n	800bfc6 <__d2b+0x82>
 800bf7e:	4668      	mov	r0, sp
 800bf80:	9300      	str	r3, [sp, #0]
 800bf82:	f7ff fd84 	bl	800ba8e <__lo0bits>
 800bf86:	e9dd 1200 	ldrd	r1, r2, [sp]
 800bf8a:	b1d0      	cbz	r0, 800bfc2 <__d2b+0x7e>
 800bf8c:	f1c0 0320 	rsb	r3, r0, #32
 800bf90:	fa02 f303 	lsl.w	r3, r2, r3
 800bf94:	430b      	orrs	r3, r1
 800bf96:	40c2      	lsrs	r2, r0
 800bf98:	6163      	str	r3, [r4, #20]
 800bf9a:	9201      	str	r2, [sp, #4]
 800bf9c:	9b01      	ldr	r3, [sp, #4]
 800bf9e:	61a3      	str	r3, [r4, #24]
 800bfa0:	2b00      	cmp	r3, #0
 800bfa2:	bf0c      	ite	eq
 800bfa4:	2201      	moveq	r2, #1
 800bfa6:	2202      	movne	r2, #2
 800bfa8:	6122      	str	r2, [r4, #16]
 800bfaa:	b1a5      	cbz	r5, 800bfd6 <__d2b+0x92>
 800bfac:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800bfb0:	4405      	add	r5, r0
 800bfb2:	603d      	str	r5, [r7, #0]
 800bfb4:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800bfb8:	6030      	str	r0, [r6, #0]
 800bfba:	4620      	mov	r0, r4
 800bfbc:	b003      	add	sp, #12
 800bfbe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800bfc2:	6161      	str	r1, [r4, #20]
 800bfc4:	e7ea      	b.n	800bf9c <__d2b+0x58>
 800bfc6:	a801      	add	r0, sp, #4
 800bfc8:	f7ff fd61 	bl	800ba8e <__lo0bits>
 800bfcc:	9b01      	ldr	r3, [sp, #4]
 800bfce:	6163      	str	r3, [r4, #20]
 800bfd0:	3020      	adds	r0, #32
 800bfd2:	2201      	movs	r2, #1
 800bfd4:	e7e8      	b.n	800bfa8 <__d2b+0x64>
 800bfd6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800bfda:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800bfde:	6038      	str	r0, [r7, #0]
 800bfe0:	6918      	ldr	r0, [r3, #16]
 800bfe2:	f7ff fd35 	bl	800ba50 <__hi0bits>
 800bfe6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800bfea:	e7e5      	b.n	800bfb8 <__d2b+0x74>
 800bfec:	0800dba4 	.word	0x0800dba4
 800bff0:	0800dbb5 	.word	0x0800dbb5

0800bff4 <__sfputc_r>:
 800bff4:	6893      	ldr	r3, [r2, #8]
 800bff6:	3b01      	subs	r3, #1
 800bff8:	2b00      	cmp	r3, #0
 800bffa:	b410      	push	{r4}
 800bffc:	6093      	str	r3, [r2, #8]
 800bffe:	da08      	bge.n	800c012 <__sfputc_r+0x1e>
 800c000:	6994      	ldr	r4, [r2, #24]
 800c002:	42a3      	cmp	r3, r4
 800c004:	db01      	blt.n	800c00a <__sfputc_r+0x16>
 800c006:	290a      	cmp	r1, #10
 800c008:	d103      	bne.n	800c012 <__sfputc_r+0x1e>
 800c00a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c00e:	f000 b9df 	b.w	800c3d0 <__swbuf_r>
 800c012:	6813      	ldr	r3, [r2, #0]
 800c014:	1c58      	adds	r0, r3, #1
 800c016:	6010      	str	r0, [r2, #0]
 800c018:	7019      	strb	r1, [r3, #0]
 800c01a:	4608      	mov	r0, r1
 800c01c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c020:	4770      	bx	lr

0800c022 <__sfputs_r>:
 800c022:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c024:	4606      	mov	r6, r0
 800c026:	460f      	mov	r7, r1
 800c028:	4614      	mov	r4, r2
 800c02a:	18d5      	adds	r5, r2, r3
 800c02c:	42ac      	cmp	r4, r5
 800c02e:	d101      	bne.n	800c034 <__sfputs_r+0x12>
 800c030:	2000      	movs	r0, #0
 800c032:	e007      	b.n	800c044 <__sfputs_r+0x22>
 800c034:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c038:	463a      	mov	r2, r7
 800c03a:	4630      	mov	r0, r6
 800c03c:	f7ff ffda 	bl	800bff4 <__sfputc_r>
 800c040:	1c43      	adds	r3, r0, #1
 800c042:	d1f3      	bne.n	800c02c <__sfputs_r+0xa>
 800c044:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800c048 <_vfiprintf_r>:
 800c048:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c04c:	460d      	mov	r5, r1
 800c04e:	b09d      	sub	sp, #116	@ 0x74
 800c050:	4614      	mov	r4, r2
 800c052:	4698      	mov	r8, r3
 800c054:	4606      	mov	r6, r0
 800c056:	b118      	cbz	r0, 800c060 <_vfiprintf_r+0x18>
 800c058:	6a03      	ldr	r3, [r0, #32]
 800c05a:	b90b      	cbnz	r3, 800c060 <_vfiprintf_r+0x18>
 800c05c:	f7fe fbec 	bl	800a838 <__sinit>
 800c060:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c062:	07d9      	lsls	r1, r3, #31
 800c064:	d405      	bmi.n	800c072 <_vfiprintf_r+0x2a>
 800c066:	89ab      	ldrh	r3, [r5, #12]
 800c068:	059a      	lsls	r2, r3, #22
 800c06a:	d402      	bmi.n	800c072 <_vfiprintf_r+0x2a>
 800c06c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c06e:	f7fe fcec 	bl	800aa4a <__retarget_lock_acquire_recursive>
 800c072:	89ab      	ldrh	r3, [r5, #12]
 800c074:	071b      	lsls	r3, r3, #28
 800c076:	d501      	bpl.n	800c07c <_vfiprintf_r+0x34>
 800c078:	692b      	ldr	r3, [r5, #16]
 800c07a:	b99b      	cbnz	r3, 800c0a4 <_vfiprintf_r+0x5c>
 800c07c:	4629      	mov	r1, r5
 800c07e:	4630      	mov	r0, r6
 800c080:	f000 f9e4 	bl	800c44c <__swsetup_r>
 800c084:	b170      	cbz	r0, 800c0a4 <_vfiprintf_r+0x5c>
 800c086:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c088:	07dc      	lsls	r4, r3, #31
 800c08a:	d504      	bpl.n	800c096 <_vfiprintf_r+0x4e>
 800c08c:	f04f 30ff 	mov.w	r0, #4294967295
 800c090:	b01d      	add	sp, #116	@ 0x74
 800c092:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c096:	89ab      	ldrh	r3, [r5, #12]
 800c098:	0598      	lsls	r0, r3, #22
 800c09a:	d4f7      	bmi.n	800c08c <_vfiprintf_r+0x44>
 800c09c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c09e:	f7fe fcd5 	bl	800aa4c <__retarget_lock_release_recursive>
 800c0a2:	e7f3      	b.n	800c08c <_vfiprintf_r+0x44>
 800c0a4:	2300      	movs	r3, #0
 800c0a6:	9309      	str	r3, [sp, #36]	@ 0x24
 800c0a8:	2320      	movs	r3, #32
 800c0aa:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800c0ae:	f8cd 800c 	str.w	r8, [sp, #12]
 800c0b2:	2330      	movs	r3, #48	@ 0x30
 800c0b4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800c264 <_vfiprintf_r+0x21c>
 800c0b8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800c0bc:	f04f 0901 	mov.w	r9, #1
 800c0c0:	4623      	mov	r3, r4
 800c0c2:	469a      	mov	sl, r3
 800c0c4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c0c8:	b10a      	cbz	r2, 800c0ce <_vfiprintf_r+0x86>
 800c0ca:	2a25      	cmp	r2, #37	@ 0x25
 800c0cc:	d1f9      	bne.n	800c0c2 <_vfiprintf_r+0x7a>
 800c0ce:	ebba 0b04 	subs.w	fp, sl, r4
 800c0d2:	d00b      	beq.n	800c0ec <_vfiprintf_r+0xa4>
 800c0d4:	465b      	mov	r3, fp
 800c0d6:	4622      	mov	r2, r4
 800c0d8:	4629      	mov	r1, r5
 800c0da:	4630      	mov	r0, r6
 800c0dc:	f7ff ffa1 	bl	800c022 <__sfputs_r>
 800c0e0:	3001      	adds	r0, #1
 800c0e2:	f000 80a7 	beq.w	800c234 <_vfiprintf_r+0x1ec>
 800c0e6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c0e8:	445a      	add	r2, fp
 800c0ea:	9209      	str	r2, [sp, #36]	@ 0x24
 800c0ec:	f89a 3000 	ldrb.w	r3, [sl]
 800c0f0:	2b00      	cmp	r3, #0
 800c0f2:	f000 809f 	beq.w	800c234 <_vfiprintf_r+0x1ec>
 800c0f6:	2300      	movs	r3, #0
 800c0f8:	f04f 32ff 	mov.w	r2, #4294967295
 800c0fc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c100:	f10a 0a01 	add.w	sl, sl, #1
 800c104:	9304      	str	r3, [sp, #16]
 800c106:	9307      	str	r3, [sp, #28]
 800c108:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800c10c:	931a      	str	r3, [sp, #104]	@ 0x68
 800c10e:	4654      	mov	r4, sl
 800c110:	2205      	movs	r2, #5
 800c112:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c116:	4853      	ldr	r0, [pc, #332]	@ (800c264 <_vfiprintf_r+0x21c>)
 800c118:	f7f4 f87a 	bl	8000210 <memchr>
 800c11c:	9a04      	ldr	r2, [sp, #16]
 800c11e:	b9d8      	cbnz	r0, 800c158 <_vfiprintf_r+0x110>
 800c120:	06d1      	lsls	r1, r2, #27
 800c122:	bf44      	itt	mi
 800c124:	2320      	movmi	r3, #32
 800c126:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c12a:	0713      	lsls	r3, r2, #28
 800c12c:	bf44      	itt	mi
 800c12e:	232b      	movmi	r3, #43	@ 0x2b
 800c130:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c134:	f89a 3000 	ldrb.w	r3, [sl]
 800c138:	2b2a      	cmp	r3, #42	@ 0x2a
 800c13a:	d015      	beq.n	800c168 <_vfiprintf_r+0x120>
 800c13c:	9a07      	ldr	r2, [sp, #28]
 800c13e:	4654      	mov	r4, sl
 800c140:	2000      	movs	r0, #0
 800c142:	f04f 0c0a 	mov.w	ip, #10
 800c146:	4621      	mov	r1, r4
 800c148:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c14c:	3b30      	subs	r3, #48	@ 0x30
 800c14e:	2b09      	cmp	r3, #9
 800c150:	d94b      	bls.n	800c1ea <_vfiprintf_r+0x1a2>
 800c152:	b1b0      	cbz	r0, 800c182 <_vfiprintf_r+0x13a>
 800c154:	9207      	str	r2, [sp, #28]
 800c156:	e014      	b.n	800c182 <_vfiprintf_r+0x13a>
 800c158:	eba0 0308 	sub.w	r3, r0, r8
 800c15c:	fa09 f303 	lsl.w	r3, r9, r3
 800c160:	4313      	orrs	r3, r2
 800c162:	9304      	str	r3, [sp, #16]
 800c164:	46a2      	mov	sl, r4
 800c166:	e7d2      	b.n	800c10e <_vfiprintf_r+0xc6>
 800c168:	9b03      	ldr	r3, [sp, #12]
 800c16a:	1d19      	adds	r1, r3, #4
 800c16c:	681b      	ldr	r3, [r3, #0]
 800c16e:	9103      	str	r1, [sp, #12]
 800c170:	2b00      	cmp	r3, #0
 800c172:	bfbb      	ittet	lt
 800c174:	425b      	neglt	r3, r3
 800c176:	f042 0202 	orrlt.w	r2, r2, #2
 800c17a:	9307      	strge	r3, [sp, #28]
 800c17c:	9307      	strlt	r3, [sp, #28]
 800c17e:	bfb8      	it	lt
 800c180:	9204      	strlt	r2, [sp, #16]
 800c182:	7823      	ldrb	r3, [r4, #0]
 800c184:	2b2e      	cmp	r3, #46	@ 0x2e
 800c186:	d10a      	bne.n	800c19e <_vfiprintf_r+0x156>
 800c188:	7863      	ldrb	r3, [r4, #1]
 800c18a:	2b2a      	cmp	r3, #42	@ 0x2a
 800c18c:	d132      	bne.n	800c1f4 <_vfiprintf_r+0x1ac>
 800c18e:	9b03      	ldr	r3, [sp, #12]
 800c190:	1d1a      	adds	r2, r3, #4
 800c192:	681b      	ldr	r3, [r3, #0]
 800c194:	9203      	str	r2, [sp, #12]
 800c196:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c19a:	3402      	adds	r4, #2
 800c19c:	9305      	str	r3, [sp, #20]
 800c19e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800c274 <_vfiprintf_r+0x22c>
 800c1a2:	7821      	ldrb	r1, [r4, #0]
 800c1a4:	2203      	movs	r2, #3
 800c1a6:	4650      	mov	r0, sl
 800c1a8:	f7f4 f832 	bl	8000210 <memchr>
 800c1ac:	b138      	cbz	r0, 800c1be <_vfiprintf_r+0x176>
 800c1ae:	9b04      	ldr	r3, [sp, #16]
 800c1b0:	eba0 000a 	sub.w	r0, r0, sl
 800c1b4:	2240      	movs	r2, #64	@ 0x40
 800c1b6:	4082      	lsls	r2, r0
 800c1b8:	4313      	orrs	r3, r2
 800c1ba:	3401      	adds	r4, #1
 800c1bc:	9304      	str	r3, [sp, #16]
 800c1be:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c1c2:	4829      	ldr	r0, [pc, #164]	@ (800c268 <_vfiprintf_r+0x220>)
 800c1c4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800c1c8:	2206      	movs	r2, #6
 800c1ca:	f7f4 f821 	bl	8000210 <memchr>
 800c1ce:	2800      	cmp	r0, #0
 800c1d0:	d03f      	beq.n	800c252 <_vfiprintf_r+0x20a>
 800c1d2:	4b26      	ldr	r3, [pc, #152]	@ (800c26c <_vfiprintf_r+0x224>)
 800c1d4:	bb1b      	cbnz	r3, 800c21e <_vfiprintf_r+0x1d6>
 800c1d6:	9b03      	ldr	r3, [sp, #12]
 800c1d8:	3307      	adds	r3, #7
 800c1da:	f023 0307 	bic.w	r3, r3, #7
 800c1de:	3308      	adds	r3, #8
 800c1e0:	9303      	str	r3, [sp, #12]
 800c1e2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c1e4:	443b      	add	r3, r7
 800c1e6:	9309      	str	r3, [sp, #36]	@ 0x24
 800c1e8:	e76a      	b.n	800c0c0 <_vfiprintf_r+0x78>
 800c1ea:	fb0c 3202 	mla	r2, ip, r2, r3
 800c1ee:	460c      	mov	r4, r1
 800c1f0:	2001      	movs	r0, #1
 800c1f2:	e7a8      	b.n	800c146 <_vfiprintf_r+0xfe>
 800c1f4:	2300      	movs	r3, #0
 800c1f6:	3401      	adds	r4, #1
 800c1f8:	9305      	str	r3, [sp, #20]
 800c1fa:	4619      	mov	r1, r3
 800c1fc:	f04f 0c0a 	mov.w	ip, #10
 800c200:	4620      	mov	r0, r4
 800c202:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c206:	3a30      	subs	r2, #48	@ 0x30
 800c208:	2a09      	cmp	r2, #9
 800c20a:	d903      	bls.n	800c214 <_vfiprintf_r+0x1cc>
 800c20c:	2b00      	cmp	r3, #0
 800c20e:	d0c6      	beq.n	800c19e <_vfiprintf_r+0x156>
 800c210:	9105      	str	r1, [sp, #20]
 800c212:	e7c4      	b.n	800c19e <_vfiprintf_r+0x156>
 800c214:	fb0c 2101 	mla	r1, ip, r1, r2
 800c218:	4604      	mov	r4, r0
 800c21a:	2301      	movs	r3, #1
 800c21c:	e7f0      	b.n	800c200 <_vfiprintf_r+0x1b8>
 800c21e:	ab03      	add	r3, sp, #12
 800c220:	9300      	str	r3, [sp, #0]
 800c222:	462a      	mov	r2, r5
 800c224:	4b12      	ldr	r3, [pc, #72]	@ (800c270 <_vfiprintf_r+0x228>)
 800c226:	a904      	add	r1, sp, #16
 800c228:	4630      	mov	r0, r6
 800c22a:	f7fd fec3 	bl	8009fb4 <_printf_float>
 800c22e:	4607      	mov	r7, r0
 800c230:	1c78      	adds	r0, r7, #1
 800c232:	d1d6      	bne.n	800c1e2 <_vfiprintf_r+0x19a>
 800c234:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c236:	07d9      	lsls	r1, r3, #31
 800c238:	d405      	bmi.n	800c246 <_vfiprintf_r+0x1fe>
 800c23a:	89ab      	ldrh	r3, [r5, #12]
 800c23c:	059a      	lsls	r2, r3, #22
 800c23e:	d402      	bmi.n	800c246 <_vfiprintf_r+0x1fe>
 800c240:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c242:	f7fe fc03 	bl	800aa4c <__retarget_lock_release_recursive>
 800c246:	89ab      	ldrh	r3, [r5, #12]
 800c248:	065b      	lsls	r3, r3, #25
 800c24a:	f53f af1f 	bmi.w	800c08c <_vfiprintf_r+0x44>
 800c24e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c250:	e71e      	b.n	800c090 <_vfiprintf_r+0x48>
 800c252:	ab03      	add	r3, sp, #12
 800c254:	9300      	str	r3, [sp, #0]
 800c256:	462a      	mov	r2, r5
 800c258:	4b05      	ldr	r3, [pc, #20]	@ (800c270 <_vfiprintf_r+0x228>)
 800c25a:	a904      	add	r1, sp, #16
 800c25c:	4630      	mov	r0, r6
 800c25e:	f7fe f941 	bl	800a4e4 <_printf_i>
 800c262:	e7e4      	b.n	800c22e <_vfiprintf_r+0x1e6>
 800c264:	0800dc0e 	.word	0x0800dc0e
 800c268:	0800dc18 	.word	0x0800dc18
 800c26c:	08009fb5 	.word	0x08009fb5
 800c270:	0800c023 	.word	0x0800c023
 800c274:	0800dc14 	.word	0x0800dc14

0800c278 <__sflush_r>:
 800c278:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800c27c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c280:	0716      	lsls	r6, r2, #28
 800c282:	4605      	mov	r5, r0
 800c284:	460c      	mov	r4, r1
 800c286:	d454      	bmi.n	800c332 <__sflush_r+0xba>
 800c288:	684b      	ldr	r3, [r1, #4]
 800c28a:	2b00      	cmp	r3, #0
 800c28c:	dc02      	bgt.n	800c294 <__sflush_r+0x1c>
 800c28e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800c290:	2b00      	cmp	r3, #0
 800c292:	dd48      	ble.n	800c326 <__sflush_r+0xae>
 800c294:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c296:	2e00      	cmp	r6, #0
 800c298:	d045      	beq.n	800c326 <__sflush_r+0xae>
 800c29a:	2300      	movs	r3, #0
 800c29c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800c2a0:	682f      	ldr	r7, [r5, #0]
 800c2a2:	6a21      	ldr	r1, [r4, #32]
 800c2a4:	602b      	str	r3, [r5, #0]
 800c2a6:	d030      	beq.n	800c30a <__sflush_r+0x92>
 800c2a8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800c2aa:	89a3      	ldrh	r3, [r4, #12]
 800c2ac:	0759      	lsls	r1, r3, #29
 800c2ae:	d505      	bpl.n	800c2bc <__sflush_r+0x44>
 800c2b0:	6863      	ldr	r3, [r4, #4]
 800c2b2:	1ad2      	subs	r2, r2, r3
 800c2b4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800c2b6:	b10b      	cbz	r3, 800c2bc <__sflush_r+0x44>
 800c2b8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800c2ba:	1ad2      	subs	r2, r2, r3
 800c2bc:	2300      	movs	r3, #0
 800c2be:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c2c0:	6a21      	ldr	r1, [r4, #32]
 800c2c2:	4628      	mov	r0, r5
 800c2c4:	47b0      	blx	r6
 800c2c6:	1c43      	adds	r3, r0, #1
 800c2c8:	89a3      	ldrh	r3, [r4, #12]
 800c2ca:	d106      	bne.n	800c2da <__sflush_r+0x62>
 800c2cc:	6829      	ldr	r1, [r5, #0]
 800c2ce:	291d      	cmp	r1, #29
 800c2d0:	d82b      	bhi.n	800c32a <__sflush_r+0xb2>
 800c2d2:	4a2a      	ldr	r2, [pc, #168]	@ (800c37c <__sflush_r+0x104>)
 800c2d4:	40ca      	lsrs	r2, r1
 800c2d6:	07d6      	lsls	r6, r2, #31
 800c2d8:	d527      	bpl.n	800c32a <__sflush_r+0xb2>
 800c2da:	2200      	movs	r2, #0
 800c2dc:	6062      	str	r2, [r4, #4]
 800c2de:	04d9      	lsls	r1, r3, #19
 800c2e0:	6922      	ldr	r2, [r4, #16]
 800c2e2:	6022      	str	r2, [r4, #0]
 800c2e4:	d504      	bpl.n	800c2f0 <__sflush_r+0x78>
 800c2e6:	1c42      	adds	r2, r0, #1
 800c2e8:	d101      	bne.n	800c2ee <__sflush_r+0x76>
 800c2ea:	682b      	ldr	r3, [r5, #0]
 800c2ec:	b903      	cbnz	r3, 800c2f0 <__sflush_r+0x78>
 800c2ee:	6560      	str	r0, [r4, #84]	@ 0x54
 800c2f0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c2f2:	602f      	str	r7, [r5, #0]
 800c2f4:	b1b9      	cbz	r1, 800c326 <__sflush_r+0xae>
 800c2f6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c2fa:	4299      	cmp	r1, r3
 800c2fc:	d002      	beq.n	800c304 <__sflush_r+0x8c>
 800c2fe:	4628      	mov	r0, r5
 800c300:	f7ff f9fe 	bl	800b700 <_free_r>
 800c304:	2300      	movs	r3, #0
 800c306:	6363      	str	r3, [r4, #52]	@ 0x34
 800c308:	e00d      	b.n	800c326 <__sflush_r+0xae>
 800c30a:	2301      	movs	r3, #1
 800c30c:	4628      	mov	r0, r5
 800c30e:	47b0      	blx	r6
 800c310:	4602      	mov	r2, r0
 800c312:	1c50      	adds	r0, r2, #1
 800c314:	d1c9      	bne.n	800c2aa <__sflush_r+0x32>
 800c316:	682b      	ldr	r3, [r5, #0]
 800c318:	2b00      	cmp	r3, #0
 800c31a:	d0c6      	beq.n	800c2aa <__sflush_r+0x32>
 800c31c:	2b1d      	cmp	r3, #29
 800c31e:	d001      	beq.n	800c324 <__sflush_r+0xac>
 800c320:	2b16      	cmp	r3, #22
 800c322:	d11e      	bne.n	800c362 <__sflush_r+0xea>
 800c324:	602f      	str	r7, [r5, #0]
 800c326:	2000      	movs	r0, #0
 800c328:	e022      	b.n	800c370 <__sflush_r+0xf8>
 800c32a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c32e:	b21b      	sxth	r3, r3
 800c330:	e01b      	b.n	800c36a <__sflush_r+0xf2>
 800c332:	690f      	ldr	r7, [r1, #16]
 800c334:	2f00      	cmp	r7, #0
 800c336:	d0f6      	beq.n	800c326 <__sflush_r+0xae>
 800c338:	0793      	lsls	r3, r2, #30
 800c33a:	680e      	ldr	r6, [r1, #0]
 800c33c:	bf08      	it	eq
 800c33e:	694b      	ldreq	r3, [r1, #20]
 800c340:	600f      	str	r7, [r1, #0]
 800c342:	bf18      	it	ne
 800c344:	2300      	movne	r3, #0
 800c346:	eba6 0807 	sub.w	r8, r6, r7
 800c34a:	608b      	str	r3, [r1, #8]
 800c34c:	f1b8 0f00 	cmp.w	r8, #0
 800c350:	dde9      	ble.n	800c326 <__sflush_r+0xae>
 800c352:	6a21      	ldr	r1, [r4, #32]
 800c354:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800c356:	4643      	mov	r3, r8
 800c358:	463a      	mov	r2, r7
 800c35a:	4628      	mov	r0, r5
 800c35c:	47b0      	blx	r6
 800c35e:	2800      	cmp	r0, #0
 800c360:	dc08      	bgt.n	800c374 <__sflush_r+0xfc>
 800c362:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c366:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c36a:	81a3      	strh	r3, [r4, #12]
 800c36c:	f04f 30ff 	mov.w	r0, #4294967295
 800c370:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c374:	4407      	add	r7, r0
 800c376:	eba8 0800 	sub.w	r8, r8, r0
 800c37a:	e7e7      	b.n	800c34c <__sflush_r+0xd4>
 800c37c:	20400001 	.word	0x20400001

0800c380 <_fflush_r>:
 800c380:	b538      	push	{r3, r4, r5, lr}
 800c382:	690b      	ldr	r3, [r1, #16]
 800c384:	4605      	mov	r5, r0
 800c386:	460c      	mov	r4, r1
 800c388:	b913      	cbnz	r3, 800c390 <_fflush_r+0x10>
 800c38a:	2500      	movs	r5, #0
 800c38c:	4628      	mov	r0, r5
 800c38e:	bd38      	pop	{r3, r4, r5, pc}
 800c390:	b118      	cbz	r0, 800c39a <_fflush_r+0x1a>
 800c392:	6a03      	ldr	r3, [r0, #32]
 800c394:	b90b      	cbnz	r3, 800c39a <_fflush_r+0x1a>
 800c396:	f7fe fa4f 	bl	800a838 <__sinit>
 800c39a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c39e:	2b00      	cmp	r3, #0
 800c3a0:	d0f3      	beq.n	800c38a <_fflush_r+0xa>
 800c3a2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800c3a4:	07d0      	lsls	r0, r2, #31
 800c3a6:	d404      	bmi.n	800c3b2 <_fflush_r+0x32>
 800c3a8:	0599      	lsls	r1, r3, #22
 800c3aa:	d402      	bmi.n	800c3b2 <_fflush_r+0x32>
 800c3ac:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c3ae:	f7fe fb4c 	bl	800aa4a <__retarget_lock_acquire_recursive>
 800c3b2:	4628      	mov	r0, r5
 800c3b4:	4621      	mov	r1, r4
 800c3b6:	f7ff ff5f 	bl	800c278 <__sflush_r>
 800c3ba:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800c3bc:	07da      	lsls	r2, r3, #31
 800c3be:	4605      	mov	r5, r0
 800c3c0:	d4e4      	bmi.n	800c38c <_fflush_r+0xc>
 800c3c2:	89a3      	ldrh	r3, [r4, #12]
 800c3c4:	059b      	lsls	r3, r3, #22
 800c3c6:	d4e1      	bmi.n	800c38c <_fflush_r+0xc>
 800c3c8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c3ca:	f7fe fb3f 	bl	800aa4c <__retarget_lock_release_recursive>
 800c3ce:	e7dd      	b.n	800c38c <_fflush_r+0xc>

0800c3d0 <__swbuf_r>:
 800c3d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c3d2:	460e      	mov	r6, r1
 800c3d4:	4614      	mov	r4, r2
 800c3d6:	4605      	mov	r5, r0
 800c3d8:	b118      	cbz	r0, 800c3e2 <__swbuf_r+0x12>
 800c3da:	6a03      	ldr	r3, [r0, #32]
 800c3dc:	b90b      	cbnz	r3, 800c3e2 <__swbuf_r+0x12>
 800c3de:	f7fe fa2b 	bl	800a838 <__sinit>
 800c3e2:	69a3      	ldr	r3, [r4, #24]
 800c3e4:	60a3      	str	r3, [r4, #8]
 800c3e6:	89a3      	ldrh	r3, [r4, #12]
 800c3e8:	071a      	lsls	r2, r3, #28
 800c3ea:	d501      	bpl.n	800c3f0 <__swbuf_r+0x20>
 800c3ec:	6923      	ldr	r3, [r4, #16]
 800c3ee:	b943      	cbnz	r3, 800c402 <__swbuf_r+0x32>
 800c3f0:	4621      	mov	r1, r4
 800c3f2:	4628      	mov	r0, r5
 800c3f4:	f000 f82a 	bl	800c44c <__swsetup_r>
 800c3f8:	b118      	cbz	r0, 800c402 <__swbuf_r+0x32>
 800c3fa:	f04f 37ff 	mov.w	r7, #4294967295
 800c3fe:	4638      	mov	r0, r7
 800c400:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c402:	6823      	ldr	r3, [r4, #0]
 800c404:	6922      	ldr	r2, [r4, #16]
 800c406:	1a98      	subs	r0, r3, r2
 800c408:	6963      	ldr	r3, [r4, #20]
 800c40a:	b2f6      	uxtb	r6, r6
 800c40c:	4283      	cmp	r3, r0
 800c40e:	4637      	mov	r7, r6
 800c410:	dc05      	bgt.n	800c41e <__swbuf_r+0x4e>
 800c412:	4621      	mov	r1, r4
 800c414:	4628      	mov	r0, r5
 800c416:	f7ff ffb3 	bl	800c380 <_fflush_r>
 800c41a:	2800      	cmp	r0, #0
 800c41c:	d1ed      	bne.n	800c3fa <__swbuf_r+0x2a>
 800c41e:	68a3      	ldr	r3, [r4, #8]
 800c420:	3b01      	subs	r3, #1
 800c422:	60a3      	str	r3, [r4, #8]
 800c424:	6823      	ldr	r3, [r4, #0]
 800c426:	1c5a      	adds	r2, r3, #1
 800c428:	6022      	str	r2, [r4, #0]
 800c42a:	701e      	strb	r6, [r3, #0]
 800c42c:	6962      	ldr	r2, [r4, #20]
 800c42e:	1c43      	adds	r3, r0, #1
 800c430:	429a      	cmp	r2, r3
 800c432:	d004      	beq.n	800c43e <__swbuf_r+0x6e>
 800c434:	89a3      	ldrh	r3, [r4, #12]
 800c436:	07db      	lsls	r3, r3, #31
 800c438:	d5e1      	bpl.n	800c3fe <__swbuf_r+0x2e>
 800c43a:	2e0a      	cmp	r6, #10
 800c43c:	d1df      	bne.n	800c3fe <__swbuf_r+0x2e>
 800c43e:	4621      	mov	r1, r4
 800c440:	4628      	mov	r0, r5
 800c442:	f7ff ff9d 	bl	800c380 <_fflush_r>
 800c446:	2800      	cmp	r0, #0
 800c448:	d0d9      	beq.n	800c3fe <__swbuf_r+0x2e>
 800c44a:	e7d6      	b.n	800c3fa <__swbuf_r+0x2a>

0800c44c <__swsetup_r>:
 800c44c:	b538      	push	{r3, r4, r5, lr}
 800c44e:	4b29      	ldr	r3, [pc, #164]	@ (800c4f4 <__swsetup_r+0xa8>)
 800c450:	4605      	mov	r5, r0
 800c452:	6818      	ldr	r0, [r3, #0]
 800c454:	460c      	mov	r4, r1
 800c456:	b118      	cbz	r0, 800c460 <__swsetup_r+0x14>
 800c458:	6a03      	ldr	r3, [r0, #32]
 800c45a:	b90b      	cbnz	r3, 800c460 <__swsetup_r+0x14>
 800c45c:	f7fe f9ec 	bl	800a838 <__sinit>
 800c460:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c464:	0719      	lsls	r1, r3, #28
 800c466:	d422      	bmi.n	800c4ae <__swsetup_r+0x62>
 800c468:	06da      	lsls	r2, r3, #27
 800c46a:	d407      	bmi.n	800c47c <__swsetup_r+0x30>
 800c46c:	2209      	movs	r2, #9
 800c46e:	602a      	str	r2, [r5, #0]
 800c470:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c474:	81a3      	strh	r3, [r4, #12]
 800c476:	f04f 30ff 	mov.w	r0, #4294967295
 800c47a:	e033      	b.n	800c4e4 <__swsetup_r+0x98>
 800c47c:	0758      	lsls	r0, r3, #29
 800c47e:	d512      	bpl.n	800c4a6 <__swsetup_r+0x5a>
 800c480:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c482:	b141      	cbz	r1, 800c496 <__swsetup_r+0x4a>
 800c484:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c488:	4299      	cmp	r1, r3
 800c48a:	d002      	beq.n	800c492 <__swsetup_r+0x46>
 800c48c:	4628      	mov	r0, r5
 800c48e:	f7ff f937 	bl	800b700 <_free_r>
 800c492:	2300      	movs	r3, #0
 800c494:	6363      	str	r3, [r4, #52]	@ 0x34
 800c496:	89a3      	ldrh	r3, [r4, #12]
 800c498:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800c49c:	81a3      	strh	r3, [r4, #12]
 800c49e:	2300      	movs	r3, #0
 800c4a0:	6063      	str	r3, [r4, #4]
 800c4a2:	6923      	ldr	r3, [r4, #16]
 800c4a4:	6023      	str	r3, [r4, #0]
 800c4a6:	89a3      	ldrh	r3, [r4, #12]
 800c4a8:	f043 0308 	orr.w	r3, r3, #8
 800c4ac:	81a3      	strh	r3, [r4, #12]
 800c4ae:	6923      	ldr	r3, [r4, #16]
 800c4b0:	b94b      	cbnz	r3, 800c4c6 <__swsetup_r+0x7a>
 800c4b2:	89a3      	ldrh	r3, [r4, #12]
 800c4b4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800c4b8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c4bc:	d003      	beq.n	800c4c6 <__swsetup_r+0x7a>
 800c4be:	4621      	mov	r1, r4
 800c4c0:	4628      	mov	r0, r5
 800c4c2:	f000 f8c1 	bl	800c648 <__smakebuf_r>
 800c4c6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c4ca:	f013 0201 	ands.w	r2, r3, #1
 800c4ce:	d00a      	beq.n	800c4e6 <__swsetup_r+0x9a>
 800c4d0:	2200      	movs	r2, #0
 800c4d2:	60a2      	str	r2, [r4, #8]
 800c4d4:	6962      	ldr	r2, [r4, #20]
 800c4d6:	4252      	negs	r2, r2
 800c4d8:	61a2      	str	r2, [r4, #24]
 800c4da:	6922      	ldr	r2, [r4, #16]
 800c4dc:	b942      	cbnz	r2, 800c4f0 <__swsetup_r+0xa4>
 800c4de:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800c4e2:	d1c5      	bne.n	800c470 <__swsetup_r+0x24>
 800c4e4:	bd38      	pop	{r3, r4, r5, pc}
 800c4e6:	0799      	lsls	r1, r3, #30
 800c4e8:	bf58      	it	pl
 800c4ea:	6962      	ldrpl	r2, [r4, #20]
 800c4ec:	60a2      	str	r2, [r4, #8]
 800c4ee:	e7f4      	b.n	800c4da <__swsetup_r+0x8e>
 800c4f0:	2000      	movs	r0, #0
 800c4f2:	e7f7      	b.n	800c4e4 <__swsetup_r+0x98>
 800c4f4:	2000016c 	.word	0x2000016c

0800c4f8 <_sbrk_r>:
 800c4f8:	b538      	push	{r3, r4, r5, lr}
 800c4fa:	4d06      	ldr	r5, [pc, #24]	@ (800c514 <_sbrk_r+0x1c>)
 800c4fc:	2300      	movs	r3, #0
 800c4fe:	4604      	mov	r4, r0
 800c500:	4608      	mov	r0, r1
 800c502:	602b      	str	r3, [r5, #0]
 800c504:	f7f8 fc60 	bl	8004dc8 <_sbrk>
 800c508:	1c43      	adds	r3, r0, #1
 800c50a:	d102      	bne.n	800c512 <_sbrk_r+0x1a>
 800c50c:	682b      	ldr	r3, [r5, #0]
 800c50e:	b103      	cbz	r3, 800c512 <_sbrk_r+0x1a>
 800c510:	6023      	str	r3, [r4, #0]
 800c512:	bd38      	pop	{r3, r4, r5, pc}
 800c514:	200007d0 	.word	0x200007d0

0800c518 <memcpy>:
 800c518:	440a      	add	r2, r1
 800c51a:	4291      	cmp	r1, r2
 800c51c:	f100 33ff 	add.w	r3, r0, #4294967295
 800c520:	d100      	bne.n	800c524 <memcpy+0xc>
 800c522:	4770      	bx	lr
 800c524:	b510      	push	{r4, lr}
 800c526:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c52a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c52e:	4291      	cmp	r1, r2
 800c530:	d1f9      	bne.n	800c526 <memcpy+0xe>
 800c532:	bd10      	pop	{r4, pc}

0800c534 <__assert_func>:
 800c534:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800c536:	4614      	mov	r4, r2
 800c538:	461a      	mov	r2, r3
 800c53a:	4b09      	ldr	r3, [pc, #36]	@ (800c560 <__assert_func+0x2c>)
 800c53c:	681b      	ldr	r3, [r3, #0]
 800c53e:	4605      	mov	r5, r0
 800c540:	68d8      	ldr	r0, [r3, #12]
 800c542:	b14c      	cbz	r4, 800c558 <__assert_func+0x24>
 800c544:	4b07      	ldr	r3, [pc, #28]	@ (800c564 <__assert_func+0x30>)
 800c546:	9100      	str	r1, [sp, #0]
 800c548:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800c54c:	4906      	ldr	r1, [pc, #24]	@ (800c568 <__assert_func+0x34>)
 800c54e:	462b      	mov	r3, r5
 800c550:	f000 f842 	bl	800c5d8 <fiprintf>
 800c554:	f000 f8d6 	bl	800c704 <abort>
 800c558:	4b04      	ldr	r3, [pc, #16]	@ (800c56c <__assert_func+0x38>)
 800c55a:	461c      	mov	r4, r3
 800c55c:	e7f3      	b.n	800c546 <__assert_func+0x12>
 800c55e:	bf00      	nop
 800c560:	2000016c 	.word	0x2000016c
 800c564:	0800dc29 	.word	0x0800dc29
 800c568:	0800dc36 	.word	0x0800dc36
 800c56c:	0800dc64 	.word	0x0800dc64

0800c570 <_calloc_r>:
 800c570:	b570      	push	{r4, r5, r6, lr}
 800c572:	fba1 5402 	umull	r5, r4, r1, r2
 800c576:	b934      	cbnz	r4, 800c586 <_calloc_r+0x16>
 800c578:	4629      	mov	r1, r5
 800c57a:	f7ff f935 	bl	800b7e8 <_malloc_r>
 800c57e:	4606      	mov	r6, r0
 800c580:	b928      	cbnz	r0, 800c58e <_calloc_r+0x1e>
 800c582:	4630      	mov	r0, r6
 800c584:	bd70      	pop	{r4, r5, r6, pc}
 800c586:	220c      	movs	r2, #12
 800c588:	6002      	str	r2, [r0, #0]
 800c58a:	2600      	movs	r6, #0
 800c58c:	e7f9      	b.n	800c582 <_calloc_r+0x12>
 800c58e:	462a      	mov	r2, r5
 800c590:	4621      	mov	r1, r4
 800c592:	f7fe f9dc 	bl	800a94e <memset>
 800c596:	e7f4      	b.n	800c582 <_calloc_r+0x12>

0800c598 <__ascii_mbtowc>:
 800c598:	b082      	sub	sp, #8
 800c59a:	b901      	cbnz	r1, 800c59e <__ascii_mbtowc+0x6>
 800c59c:	a901      	add	r1, sp, #4
 800c59e:	b142      	cbz	r2, 800c5b2 <__ascii_mbtowc+0x1a>
 800c5a0:	b14b      	cbz	r3, 800c5b6 <__ascii_mbtowc+0x1e>
 800c5a2:	7813      	ldrb	r3, [r2, #0]
 800c5a4:	600b      	str	r3, [r1, #0]
 800c5a6:	7812      	ldrb	r2, [r2, #0]
 800c5a8:	1e10      	subs	r0, r2, #0
 800c5aa:	bf18      	it	ne
 800c5ac:	2001      	movne	r0, #1
 800c5ae:	b002      	add	sp, #8
 800c5b0:	4770      	bx	lr
 800c5b2:	4610      	mov	r0, r2
 800c5b4:	e7fb      	b.n	800c5ae <__ascii_mbtowc+0x16>
 800c5b6:	f06f 0001 	mvn.w	r0, #1
 800c5ba:	e7f8      	b.n	800c5ae <__ascii_mbtowc+0x16>

0800c5bc <__ascii_wctomb>:
 800c5bc:	4603      	mov	r3, r0
 800c5be:	4608      	mov	r0, r1
 800c5c0:	b141      	cbz	r1, 800c5d4 <__ascii_wctomb+0x18>
 800c5c2:	2aff      	cmp	r2, #255	@ 0xff
 800c5c4:	d904      	bls.n	800c5d0 <__ascii_wctomb+0x14>
 800c5c6:	228a      	movs	r2, #138	@ 0x8a
 800c5c8:	601a      	str	r2, [r3, #0]
 800c5ca:	f04f 30ff 	mov.w	r0, #4294967295
 800c5ce:	4770      	bx	lr
 800c5d0:	700a      	strb	r2, [r1, #0]
 800c5d2:	2001      	movs	r0, #1
 800c5d4:	4770      	bx	lr
	...

0800c5d8 <fiprintf>:
 800c5d8:	b40e      	push	{r1, r2, r3}
 800c5da:	b503      	push	{r0, r1, lr}
 800c5dc:	4601      	mov	r1, r0
 800c5de:	ab03      	add	r3, sp, #12
 800c5e0:	4805      	ldr	r0, [pc, #20]	@ (800c5f8 <fiprintf+0x20>)
 800c5e2:	f853 2b04 	ldr.w	r2, [r3], #4
 800c5e6:	6800      	ldr	r0, [r0, #0]
 800c5e8:	9301      	str	r3, [sp, #4]
 800c5ea:	f7ff fd2d 	bl	800c048 <_vfiprintf_r>
 800c5ee:	b002      	add	sp, #8
 800c5f0:	f85d eb04 	ldr.w	lr, [sp], #4
 800c5f4:	b003      	add	sp, #12
 800c5f6:	4770      	bx	lr
 800c5f8:	2000016c 	.word	0x2000016c

0800c5fc <__swhatbuf_r>:
 800c5fc:	b570      	push	{r4, r5, r6, lr}
 800c5fe:	460c      	mov	r4, r1
 800c600:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c604:	2900      	cmp	r1, #0
 800c606:	b096      	sub	sp, #88	@ 0x58
 800c608:	4615      	mov	r5, r2
 800c60a:	461e      	mov	r6, r3
 800c60c:	da0d      	bge.n	800c62a <__swhatbuf_r+0x2e>
 800c60e:	89a3      	ldrh	r3, [r4, #12]
 800c610:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800c614:	f04f 0100 	mov.w	r1, #0
 800c618:	bf14      	ite	ne
 800c61a:	2340      	movne	r3, #64	@ 0x40
 800c61c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800c620:	2000      	movs	r0, #0
 800c622:	6031      	str	r1, [r6, #0]
 800c624:	602b      	str	r3, [r5, #0]
 800c626:	b016      	add	sp, #88	@ 0x58
 800c628:	bd70      	pop	{r4, r5, r6, pc}
 800c62a:	466a      	mov	r2, sp
 800c62c:	f000 f848 	bl	800c6c0 <_fstat_r>
 800c630:	2800      	cmp	r0, #0
 800c632:	dbec      	blt.n	800c60e <__swhatbuf_r+0x12>
 800c634:	9901      	ldr	r1, [sp, #4]
 800c636:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800c63a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800c63e:	4259      	negs	r1, r3
 800c640:	4159      	adcs	r1, r3
 800c642:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c646:	e7eb      	b.n	800c620 <__swhatbuf_r+0x24>

0800c648 <__smakebuf_r>:
 800c648:	898b      	ldrh	r3, [r1, #12]
 800c64a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c64c:	079d      	lsls	r5, r3, #30
 800c64e:	4606      	mov	r6, r0
 800c650:	460c      	mov	r4, r1
 800c652:	d507      	bpl.n	800c664 <__smakebuf_r+0x1c>
 800c654:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800c658:	6023      	str	r3, [r4, #0]
 800c65a:	6123      	str	r3, [r4, #16]
 800c65c:	2301      	movs	r3, #1
 800c65e:	6163      	str	r3, [r4, #20]
 800c660:	b003      	add	sp, #12
 800c662:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c664:	ab01      	add	r3, sp, #4
 800c666:	466a      	mov	r2, sp
 800c668:	f7ff ffc8 	bl	800c5fc <__swhatbuf_r>
 800c66c:	9f00      	ldr	r7, [sp, #0]
 800c66e:	4605      	mov	r5, r0
 800c670:	4639      	mov	r1, r7
 800c672:	4630      	mov	r0, r6
 800c674:	f7ff f8b8 	bl	800b7e8 <_malloc_r>
 800c678:	b948      	cbnz	r0, 800c68e <__smakebuf_r+0x46>
 800c67a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c67e:	059a      	lsls	r2, r3, #22
 800c680:	d4ee      	bmi.n	800c660 <__smakebuf_r+0x18>
 800c682:	f023 0303 	bic.w	r3, r3, #3
 800c686:	f043 0302 	orr.w	r3, r3, #2
 800c68a:	81a3      	strh	r3, [r4, #12]
 800c68c:	e7e2      	b.n	800c654 <__smakebuf_r+0xc>
 800c68e:	89a3      	ldrh	r3, [r4, #12]
 800c690:	6020      	str	r0, [r4, #0]
 800c692:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c696:	81a3      	strh	r3, [r4, #12]
 800c698:	9b01      	ldr	r3, [sp, #4]
 800c69a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800c69e:	b15b      	cbz	r3, 800c6b8 <__smakebuf_r+0x70>
 800c6a0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c6a4:	4630      	mov	r0, r6
 800c6a6:	f000 f81d 	bl	800c6e4 <_isatty_r>
 800c6aa:	b128      	cbz	r0, 800c6b8 <__smakebuf_r+0x70>
 800c6ac:	89a3      	ldrh	r3, [r4, #12]
 800c6ae:	f023 0303 	bic.w	r3, r3, #3
 800c6b2:	f043 0301 	orr.w	r3, r3, #1
 800c6b6:	81a3      	strh	r3, [r4, #12]
 800c6b8:	89a3      	ldrh	r3, [r4, #12]
 800c6ba:	431d      	orrs	r5, r3
 800c6bc:	81a5      	strh	r5, [r4, #12]
 800c6be:	e7cf      	b.n	800c660 <__smakebuf_r+0x18>

0800c6c0 <_fstat_r>:
 800c6c0:	b538      	push	{r3, r4, r5, lr}
 800c6c2:	4d07      	ldr	r5, [pc, #28]	@ (800c6e0 <_fstat_r+0x20>)
 800c6c4:	2300      	movs	r3, #0
 800c6c6:	4604      	mov	r4, r0
 800c6c8:	4608      	mov	r0, r1
 800c6ca:	4611      	mov	r1, r2
 800c6cc:	602b      	str	r3, [r5, #0]
 800c6ce:	f7f8 fb53 	bl	8004d78 <_fstat>
 800c6d2:	1c43      	adds	r3, r0, #1
 800c6d4:	d102      	bne.n	800c6dc <_fstat_r+0x1c>
 800c6d6:	682b      	ldr	r3, [r5, #0]
 800c6d8:	b103      	cbz	r3, 800c6dc <_fstat_r+0x1c>
 800c6da:	6023      	str	r3, [r4, #0]
 800c6dc:	bd38      	pop	{r3, r4, r5, pc}
 800c6de:	bf00      	nop
 800c6e0:	200007d0 	.word	0x200007d0

0800c6e4 <_isatty_r>:
 800c6e4:	b538      	push	{r3, r4, r5, lr}
 800c6e6:	4d06      	ldr	r5, [pc, #24]	@ (800c700 <_isatty_r+0x1c>)
 800c6e8:	2300      	movs	r3, #0
 800c6ea:	4604      	mov	r4, r0
 800c6ec:	4608      	mov	r0, r1
 800c6ee:	602b      	str	r3, [r5, #0]
 800c6f0:	f7f8 fb52 	bl	8004d98 <_isatty>
 800c6f4:	1c43      	adds	r3, r0, #1
 800c6f6:	d102      	bne.n	800c6fe <_isatty_r+0x1a>
 800c6f8:	682b      	ldr	r3, [r5, #0]
 800c6fa:	b103      	cbz	r3, 800c6fe <_isatty_r+0x1a>
 800c6fc:	6023      	str	r3, [r4, #0]
 800c6fe:	bd38      	pop	{r3, r4, r5, pc}
 800c700:	200007d0 	.word	0x200007d0

0800c704 <abort>:
 800c704:	b508      	push	{r3, lr}
 800c706:	2006      	movs	r0, #6
 800c708:	f000 f82c 	bl	800c764 <raise>
 800c70c:	2001      	movs	r0, #1
 800c70e:	f7f8 fae3 	bl	8004cd8 <_exit>

0800c712 <_raise_r>:
 800c712:	291f      	cmp	r1, #31
 800c714:	b538      	push	{r3, r4, r5, lr}
 800c716:	4605      	mov	r5, r0
 800c718:	460c      	mov	r4, r1
 800c71a:	d904      	bls.n	800c726 <_raise_r+0x14>
 800c71c:	2316      	movs	r3, #22
 800c71e:	6003      	str	r3, [r0, #0]
 800c720:	f04f 30ff 	mov.w	r0, #4294967295
 800c724:	bd38      	pop	{r3, r4, r5, pc}
 800c726:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800c728:	b112      	cbz	r2, 800c730 <_raise_r+0x1e>
 800c72a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c72e:	b94b      	cbnz	r3, 800c744 <_raise_r+0x32>
 800c730:	4628      	mov	r0, r5
 800c732:	f000 f831 	bl	800c798 <_getpid_r>
 800c736:	4622      	mov	r2, r4
 800c738:	4601      	mov	r1, r0
 800c73a:	4628      	mov	r0, r5
 800c73c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c740:	f000 b818 	b.w	800c774 <_kill_r>
 800c744:	2b01      	cmp	r3, #1
 800c746:	d00a      	beq.n	800c75e <_raise_r+0x4c>
 800c748:	1c59      	adds	r1, r3, #1
 800c74a:	d103      	bne.n	800c754 <_raise_r+0x42>
 800c74c:	2316      	movs	r3, #22
 800c74e:	6003      	str	r3, [r0, #0]
 800c750:	2001      	movs	r0, #1
 800c752:	e7e7      	b.n	800c724 <_raise_r+0x12>
 800c754:	2100      	movs	r1, #0
 800c756:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800c75a:	4620      	mov	r0, r4
 800c75c:	4798      	blx	r3
 800c75e:	2000      	movs	r0, #0
 800c760:	e7e0      	b.n	800c724 <_raise_r+0x12>
	...

0800c764 <raise>:
 800c764:	4b02      	ldr	r3, [pc, #8]	@ (800c770 <raise+0xc>)
 800c766:	4601      	mov	r1, r0
 800c768:	6818      	ldr	r0, [r3, #0]
 800c76a:	f7ff bfd2 	b.w	800c712 <_raise_r>
 800c76e:	bf00      	nop
 800c770:	2000016c 	.word	0x2000016c

0800c774 <_kill_r>:
 800c774:	b538      	push	{r3, r4, r5, lr}
 800c776:	4d07      	ldr	r5, [pc, #28]	@ (800c794 <_kill_r+0x20>)
 800c778:	2300      	movs	r3, #0
 800c77a:	4604      	mov	r4, r0
 800c77c:	4608      	mov	r0, r1
 800c77e:	4611      	mov	r1, r2
 800c780:	602b      	str	r3, [r5, #0]
 800c782:	f7f8 fa99 	bl	8004cb8 <_kill>
 800c786:	1c43      	adds	r3, r0, #1
 800c788:	d102      	bne.n	800c790 <_kill_r+0x1c>
 800c78a:	682b      	ldr	r3, [r5, #0]
 800c78c:	b103      	cbz	r3, 800c790 <_kill_r+0x1c>
 800c78e:	6023      	str	r3, [r4, #0]
 800c790:	bd38      	pop	{r3, r4, r5, pc}
 800c792:	bf00      	nop
 800c794:	200007d0 	.word	0x200007d0

0800c798 <_getpid_r>:
 800c798:	f7f8 ba86 	b.w	8004ca8 <_getpid>
 800c79c:	0000      	movs	r0, r0
	...

0800c7a0 <cos>:
 800c7a0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800c7a2:	ec53 2b10 	vmov	r2, r3, d0
 800c7a6:	4826      	ldr	r0, [pc, #152]	@ (800c840 <cos+0xa0>)
 800c7a8:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800c7ac:	4281      	cmp	r1, r0
 800c7ae:	d806      	bhi.n	800c7be <cos+0x1e>
 800c7b0:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 800c838 <cos+0x98>
 800c7b4:	b005      	add	sp, #20
 800c7b6:	f85d eb04 	ldr.w	lr, [sp], #4
 800c7ba:	f000 b845 	b.w	800c848 <__kernel_cos>
 800c7be:	4821      	ldr	r0, [pc, #132]	@ (800c844 <cos+0xa4>)
 800c7c0:	4281      	cmp	r1, r0
 800c7c2:	d908      	bls.n	800c7d6 <cos+0x36>
 800c7c4:	4610      	mov	r0, r2
 800c7c6:	4619      	mov	r1, r3
 800c7c8:	f7f3 fd7e 	bl	80002c8 <__aeabi_dsub>
 800c7cc:	ec41 0b10 	vmov	d0, r0, r1
 800c7d0:	b005      	add	sp, #20
 800c7d2:	f85d fb04 	ldr.w	pc, [sp], #4
 800c7d6:	4668      	mov	r0, sp
 800c7d8:	f000 f9ba 	bl	800cb50 <__ieee754_rem_pio2>
 800c7dc:	f000 0003 	and.w	r0, r0, #3
 800c7e0:	2801      	cmp	r0, #1
 800c7e2:	d00b      	beq.n	800c7fc <cos+0x5c>
 800c7e4:	2802      	cmp	r0, #2
 800c7e6:	d015      	beq.n	800c814 <cos+0x74>
 800c7e8:	b9d8      	cbnz	r0, 800c822 <cos+0x82>
 800c7ea:	ed9d 1b02 	vldr	d1, [sp, #8]
 800c7ee:	ed9d 0b00 	vldr	d0, [sp]
 800c7f2:	f000 f829 	bl	800c848 <__kernel_cos>
 800c7f6:	ec51 0b10 	vmov	r0, r1, d0
 800c7fa:	e7e7      	b.n	800c7cc <cos+0x2c>
 800c7fc:	ed9d 1b02 	vldr	d1, [sp, #8]
 800c800:	ed9d 0b00 	vldr	d0, [sp]
 800c804:	f000 f8e8 	bl	800c9d8 <__kernel_sin>
 800c808:	ec53 2b10 	vmov	r2, r3, d0
 800c80c:	4610      	mov	r0, r2
 800c80e:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 800c812:	e7db      	b.n	800c7cc <cos+0x2c>
 800c814:	ed9d 1b02 	vldr	d1, [sp, #8]
 800c818:	ed9d 0b00 	vldr	d0, [sp]
 800c81c:	f000 f814 	bl	800c848 <__kernel_cos>
 800c820:	e7f2      	b.n	800c808 <cos+0x68>
 800c822:	ed9d 1b02 	vldr	d1, [sp, #8]
 800c826:	ed9d 0b00 	vldr	d0, [sp]
 800c82a:	2001      	movs	r0, #1
 800c82c:	f000 f8d4 	bl	800c9d8 <__kernel_sin>
 800c830:	e7e1      	b.n	800c7f6 <cos+0x56>
 800c832:	bf00      	nop
 800c834:	f3af 8000 	nop.w
	...
 800c840:	3fe921fb 	.word	0x3fe921fb
 800c844:	7fefffff 	.word	0x7fefffff

0800c848 <__kernel_cos>:
 800c848:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c84c:	ec57 6b10 	vmov	r6, r7, d0
 800c850:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 800c854:	f1b8 5f79 	cmp.w	r8, #1044381696	@ 0x3e400000
 800c858:	ed8d 1b00 	vstr	d1, [sp]
 800c85c:	d206      	bcs.n	800c86c <__kernel_cos+0x24>
 800c85e:	4630      	mov	r0, r6
 800c860:	4639      	mov	r1, r7
 800c862:	f7f4 f999 	bl	8000b98 <__aeabi_d2iz>
 800c866:	2800      	cmp	r0, #0
 800c868:	f000 8088 	beq.w	800c97c <__kernel_cos+0x134>
 800c86c:	4632      	mov	r2, r6
 800c86e:	463b      	mov	r3, r7
 800c870:	4630      	mov	r0, r6
 800c872:	4639      	mov	r1, r7
 800c874:	f7f3 fee0 	bl	8000638 <__aeabi_dmul>
 800c878:	4b51      	ldr	r3, [pc, #324]	@ (800c9c0 <__kernel_cos+0x178>)
 800c87a:	2200      	movs	r2, #0
 800c87c:	4604      	mov	r4, r0
 800c87e:	460d      	mov	r5, r1
 800c880:	f7f3 feda 	bl	8000638 <__aeabi_dmul>
 800c884:	a340      	add	r3, pc, #256	@ (adr r3, 800c988 <__kernel_cos+0x140>)
 800c886:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c88a:	4682      	mov	sl, r0
 800c88c:	468b      	mov	fp, r1
 800c88e:	4620      	mov	r0, r4
 800c890:	4629      	mov	r1, r5
 800c892:	f7f3 fed1 	bl	8000638 <__aeabi_dmul>
 800c896:	a33e      	add	r3, pc, #248	@ (adr r3, 800c990 <__kernel_cos+0x148>)
 800c898:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c89c:	f7f3 fd16 	bl	80002cc <__adddf3>
 800c8a0:	4622      	mov	r2, r4
 800c8a2:	462b      	mov	r3, r5
 800c8a4:	f7f3 fec8 	bl	8000638 <__aeabi_dmul>
 800c8a8:	a33b      	add	r3, pc, #236	@ (adr r3, 800c998 <__kernel_cos+0x150>)
 800c8aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c8ae:	f7f3 fd0b 	bl	80002c8 <__aeabi_dsub>
 800c8b2:	4622      	mov	r2, r4
 800c8b4:	462b      	mov	r3, r5
 800c8b6:	f7f3 febf 	bl	8000638 <__aeabi_dmul>
 800c8ba:	a339      	add	r3, pc, #228	@ (adr r3, 800c9a0 <__kernel_cos+0x158>)
 800c8bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c8c0:	f7f3 fd04 	bl	80002cc <__adddf3>
 800c8c4:	4622      	mov	r2, r4
 800c8c6:	462b      	mov	r3, r5
 800c8c8:	f7f3 feb6 	bl	8000638 <__aeabi_dmul>
 800c8cc:	a336      	add	r3, pc, #216	@ (adr r3, 800c9a8 <__kernel_cos+0x160>)
 800c8ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c8d2:	f7f3 fcf9 	bl	80002c8 <__aeabi_dsub>
 800c8d6:	4622      	mov	r2, r4
 800c8d8:	462b      	mov	r3, r5
 800c8da:	f7f3 fead 	bl	8000638 <__aeabi_dmul>
 800c8de:	a334      	add	r3, pc, #208	@ (adr r3, 800c9b0 <__kernel_cos+0x168>)
 800c8e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c8e4:	f7f3 fcf2 	bl	80002cc <__adddf3>
 800c8e8:	4622      	mov	r2, r4
 800c8ea:	462b      	mov	r3, r5
 800c8ec:	f7f3 fea4 	bl	8000638 <__aeabi_dmul>
 800c8f0:	4622      	mov	r2, r4
 800c8f2:	462b      	mov	r3, r5
 800c8f4:	f7f3 fea0 	bl	8000638 <__aeabi_dmul>
 800c8f8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c8fc:	4604      	mov	r4, r0
 800c8fe:	460d      	mov	r5, r1
 800c900:	4630      	mov	r0, r6
 800c902:	4639      	mov	r1, r7
 800c904:	f7f3 fe98 	bl	8000638 <__aeabi_dmul>
 800c908:	460b      	mov	r3, r1
 800c90a:	4602      	mov	r2, r0
 800c90c:	4629      	mov	r1, r5
 800c90e:	4620      	mov	r0, r4
 800c910:	f7f3 fcda 	bl	80002c8 <__aeabi_dsub>
 800c914:	4b2b      	ldr	r3, [pc, #172]	@ (800c9c4 <__kernel_cos+0x17c>)
 800c916:	4598      	cmp	r8, r3
 800c918:	4606      	mov	r6, r0
 800c91a:	460f      	mov	r7, r1
 800c91c:	d810      	bhi.n	800c940 <__kernel_cos+0xf8>
 800c91e:	4602      	mov	r2, r0
 800c920:	460b      	mov	r3, r1
 800c922:	4650      	mov	r0, sl
 800c924:	4659      	mov	r1, fp
 800c926:	f7f3 fccf 	bl	80002c8 <__aeabi_dsub>
 800c92a:	460b      	mov	r3, r1
 800c92c:	4926      	ldr	r1, [pc, #152]	@ (800c9c8 <__kernel_cos+0x180>)
 800c92e:	4602      	mov	r2, r0
 800c930:	2000      	movs	r0, #0
 800c932:	f7f3 fcc9 	bl	80002c8 <__aeabi_dsub>
 800c936:	ec41 0b10 	vmov	d0, r0, r1
 800c93a:	b003      	add	sp, #12
 800c93c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c940:	4b22      	ldr	r3, [pc, #136]	@ (800c9cc <__kernel_cos+0x184>)
 800c942:	4921      	ldr	r1, [pc, #132]	@ (800c9c8 <__kernel_cos+0x180>)
 800c944:	4598      	cmp	r8, r3
 800c946:	bf8c      	ite	hi
 800c948:	4d21      	ldrhi	r5, [pc, #132]	@ (800c9d0 <__kernel_cos+0x188>)
 800c94a:	f5a8 1500 	subls.w	r5, r8, #2097152	@ 0x200000
 800c94e:	2400      	movs	r4, #0
 800c950:	4622      	mov	r2, r4
 800c952:	462b      	mov	r3, r5
 800c954:	2000      	movs	r0, #0
 800c956:	f7f3 fcb7 	bl	80002c8 <__aeabi_dsub>
 800c95a:	4622      	mov	r2, r4
 800c95c:	4680      	mov	r8, r0
 800c95e:	4689      	mov	r9, r1
 800c960:	462b      	mov	r3, r5
 800c962:	4650      	mov	r0, sl
 800c964:	4659      	mov	r1, fp
 800c966:	f7f3 fcaf 	bl	80002c8 <__aeabi_dsub>
 800c96a:	4632      	mov	r2, r6
 800c96c:	463b      	mov	r3, r7
 800c96e:	f7f3 fcab 	bl	80002c8 <__aeabi_dsub>
 800c972:	4602      	mov	r2, r0
 800c974:	460b      	mov	r3, r1
 800c976:	4640      	mov	r0, r8
 800c978:	4649      	mov	r1, r9
 800c97a:	e7da      	b.n	800c932 <__kernel_cos+0xea>
 800c97c:	ed9f 0b0e 	vldr	d0, [pc, #56]	@ 800c9b8 <__kernel_cos+0x170>
 800c980:	e7db      	b.n	800c93a <__kernel_cos+0xf2>
 800c982:	bf00      	nop
 800c984:	f3af 8000 	nop.w
 800c988:	be8838d4 	.word	0xbe8838d4
 800c98c:	bda8fae9 	.word	0xbda8fae9
 800c990:	bdb4b1c4 	.word	0xbdb4b1c4
 800c994:	3e21ee9e 	.word	0x3e21ee9e
 800c998:	809c52ad 	.word	0x809c52ad
 800c99c:	3e927e4f 	.word	0x3e927e4f
 800c9a0:	19cb1590 	.word	0x19cb1590
 800c9a4:	3efa01a0 	.word	0x3efa01a0
 800c9a8:	16c15177 	.word	0x16c15177
 800c9ac:	3f56c16c 	.word	0x3f56c16c
 800c9b0:	5555554c 	.word	0x5555554c
 800c9b4:	3fa55555 	.word	0x3fa55555
 800c9b8:	00000000 	.word	0x00000000
 800c9bc:	3ff00000 	.word	0x3ff00000
 800c9c0:	3fe00000 	.word	0x3fe00000
 800c9c4:	3fd33332 	.word	0x3fd33332
 800c9c8:	3ff00000 	.word	0x3ff00000
 800c9cc:	3fe90000 	.word	0x3fe90000
 800c9d0:	3fd20000 	.word	0x3fd20000
 800c9d4:	00000000 	.word	0x00000000

0800c9d8 <__kernel_sin>:
 800c9d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c9dc:	ec55 4b10 	vmov	r4, r5, d0
 800c9e0:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 800c9e4:	b085      	sub	sp, #20
 800c9e6:	f1b3 5f79 	cmp.w	r3, #1044381696	@ 0x3e400000
 800c9ea:	ed8d 1b02 	vstr	d1, [sp, #8]
 800c9ee:	4680      	mov	r8, r0
 800c9f0:	d205      	bcs.n	800c9fe <__kernel_sin+0x26>
 800c9f2:	4620      	mov	r0, r4
 800c9f4:	4629      	mov	r1, r5
 800c9f6:	f7f4 f8cf 	bl	8000b98 <__aeabi_d2iz>
 800c9fa:	2800      	cmp	r0, #0
 800c9fc:	d052      	beq.n	800caa4 <__kernel_sin+0xcc>
 800c9fe:	4622      	mov	r2, r4
 800ca00:	462b      	mov	r3, r5
 800ca02:	4620      	mov	r0, r4
 800ca04:	4629      	mov	r1, r5
 800ca06:	f7f3 fe17 	bl	8000638 <__aeabi_dmul>
 800ca0a:	4682      	mov	sl, r0
 800ca0c:	468b      	mov	fp, r1
 800ca0e:	4602      	mov	r2, r0
 800ca10:	460b      	mov	r3, r1
 800ca12:	4620      	mov	r0, r4
 800ca14:	4629      	mov	r1, r5
 800ca16:	f7f3 fe0f 	bl	8000638 <__aeabi_dmul>
 800ca1a:	a342      	add	r3, pc, #264	@ (adr r3, 800cb24 <__kernel_sin+0x14c>)
 800ca1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca20:	e9cd 0100 	strd	r0, r1, [sp]
 800ca24:	4650      	mov	r0, sl
 800ca26:	4659      	mov	r1, fp
 800ca28:	f7f3 fe06 	bl	8000638 <__aeabi_dmul>
 800ca2c:	a33f      	add	r3, pc, #252	@ (adr r3, 800cb2c <__kernel_sin+0x154>)
 800ca2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca32:	f7f3 fc49 	bl	80002c8 <__aeabi_dsub>
 800ca36:	4652      	mov	r2, sl
 800ca38:	465b      	mov	r3, fp
 800ca3a:	f7f3 fdfd 	bl	8000638 <__aeabi_dmul>
 800ca3e:	a33d      	add	r3, pc, #244	@ (adr r3, 800cb34 <__kernel_sin+0x15c>)
 800ca40:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca44:	f7f3 fc42 	bl	80002cc <__adddf3>
 800ca48:	4652      	mov	r2, sl
 800ca4a:	465b      	mov	r3, fp
 800ca4c:	f7f3 fdf4 	bl	8000638 <__aeabi_dmul>
 800ca50:	a33a      	add	r3, pc, #232	@ (adr r3, 800cb3c <__kernel_sin+0x164>)
 800ca52:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca56:	f7f3 fc37 	bl	80002c8 <__aeabi_dsub>
 800ca5a:	4652      	mov	r2, sl
 800ca5c:	465b      	mov	r3, fp
 800ca5e:	f7f3 fdeb 	bl	8000638 <__aeabi_dmul>
 800ca62:	a338      	add	r3, pc, #224	@ (adr r3, 800cb44 <__kernel_sin+0x16c>)
 800ca64:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca68:	f7f3 fc30 	bl	80002cc <__adddf3>
 800ca6c:	4606      	mov	r6, r0
 800ca6e:	460f      	mov	r7, r1
 800ca70:	f1b8 0f00 	cmp.w	r8, #0
 800ca74:	d11b      	bne.n	800caae <__kernel_sin+0xd6>
 800ca76:	4602      	mov	r2, r0
 800ca78:	460b      	mov	r3, r1
 800ca7a:	4650      	mov	r0, sl
 800ca7c:	4659      	mov	r1, fp
 800ca7e:	f7f3 fddb 	bl	8000638 <__aeabi_dmul>
 800ca82:	a325      	add	r3, pc, #148	@ (adr r3, 800cb18 <__kernel_sin+0x140>)
 800ca84:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca88:	f7f3 fc1e 	bl	80002c8 <__aeabi_dsub>
 800ca8c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ca90:	f7f3 fdd2 	bl	8000638 <__aeabi_dmul>
 800ca94:	4602      	mov	r2, r0
 800ca96:	460b      	mov	r3, r1
 800ca98:	4620      	mov	r0, r4
 800ca9a:	4629      	mov	r1, r5
 800ca9c:	f7f3 fc16 	bl	80002cc <__adddf3>
 800caa0:	4604      	mov	r4, r0
 800caa2:	460d      	mov	r5, r1
 800caa4:	ec45 4b10 	vmov	d0, r4, r5
 800caa8:	b005      	add	sp, #20
 800caaa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800caae:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800cab2:	4b1b      	ldr	r3, [pc, #108]	@ (800cb20 <__kernel_sin+0x148>)
 800cab4:	2200      	movs	r2, #0
 800cab6:	f7f3 fdbf 	bl	8000638 <__aeabi_dmul>
 800caba:	4632      	mov	r2, r6
 800cabc:	4680      	mov	r8, r0
 800cabe:	4689      	mov	r9, r1
 800cac0:	463b      	mov	r3, r7
 800cac2:	e9dd 0100 	ldrd	r0, r1, [sp]
 800cac6:	f7f3 fdb7 	bl	8000638 <__aeabi_dmul>
 800caca:	4602      	mov	r2, r0
 800cacc:	460b      	mov	r3, r1
 800cace:	4640      	mov	r0, r8
 800cad0:	4649      	mov	r1, r9
 800cad2:	f7f3 fbf9 	bl	80002c8 <__aeabi_dsub>
 800cad6:	4652      	mov	r2, sl
 800cad8:	465b      	mov	r3, fp
 800cada:	f7f3 fdad 	bl	8000638 <__aeabi_dmul>
 800cade:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800cae2:	f7f3 fbf1 	bl	80002c8 <__aeabi_dsub>
 800cae6:	a30c      	add	r3, pc, #48	@ (adr r3, 800cb18 <__kernel_sin+0x140>)
 800cae8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800caec:	4606      	mov	r6, r0
 800caee:	460f      	mov	r7, r1
 800caf0:	e9dd 0100 	ldrd	r0, r1, [sp]
 800caf4:	f7f3 fda0 	bl	8000638 <__aeabi_dmul>
 800caf8:	4602      	mov	r2, r0
 800cafa:	460b      	mov	r3, r1
 800cafc:	4630      	mov	r0, r6
 800cafe:	4639      	mov	r1, r7
 800cb00:	f7f3 fbe4 	bl	80002cc <__adddf3>
 800cb04:	4602      	mov	r2, r0
 800cb06:	460b      	mov	r3, r1
 800cb08:	4620      	mov	r0, r4
 800cb0a:	4629      	mov	r1, r5
 800cb0c:	f7f3 fbdc 	bl	80002c8 <__aeabi_dsub>
 800cb10:	e7c6      	b.n	800caa0 <__kernel_sin+0xc8>
 800cb12:	bf00      	nop
 800cb14:	f3af 8000 	nop.w
 800cb18:	55555549 	.word	0x55555549
 800cb1c:	3fc55555 	.word	0x3fc55555
 800cb20:	3fe00000 	.word	0x3fe00000
 800cb24:	5acfd57c 	.word	0x5acfd57c
 800cb28:	3de5d93a 	.word	0x3de5d93a
 800cb2c:	8a2b9ceb 	.word	0x8a2b9ceb
 800cb30:	3e5ae5e6 	.word	0x3e5ae5e6
 800cb34:	57b1fe7d 	.word	0x57b1fe7d
 800cb38:	3ec71de3 	.word	0x3ec71de3
 800cb3c:	19c161d5 	.word	0x19c161d5
 800cb40:	3f2a01a0 	.word	0x3f2a01a0
 800cb44:	1110f8a6 	.word	0x1110f8a6
 800cb48:	3f811111 	.word	0x3f811111
 800cb4c:	00000000 	.word	0x00000000

0800cb50 <__ieee754_rem_pio2>:
 800cb50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cb54:	ec57 6b10 	vmov	r6, r7, d0
 800cb58:	4bc5      	ldr	r3, [pc, #788]	@ (800ce70 <__ieee754_rem_pio2+0x320>)
 800cb5a:	b08d      	sub	sp, #52	@ 0x34
 800cb5c:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 800cb60:	4598      	cmp	r8, r3
 800cb62:	4604      	mov	r4, r0
 800cb64:	9704      	str	r7, [sp, #16]
 800cb66:	d807      	bhi.n	800cb78 <__ieee754_rem_pio2+0x28>
 800cb68:	2200      	movs	r2, #0
 800cb6a:	2300      	movs	r3, #0
 800cb6c:	ed80 0b00 	vstr	d0, [r0]
 800cb70:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800cb74:	2500      	movs	r5, #0
 800cb76:	e028      	b.n	800cbca <__ieee754_rem_pio2+0x7a>
 800cb78:	4bbe      	ldr	r3, [pc, #760]	@ (800ce74 <__ieee754_rem_pio2+0x324>)
 800cb7a:	4598      	cmp	r8, r3
 800cb7c:	d878      	bhi.n	800cc70 <__ieee754_rem_pio2+0x120>
 800cb7e:	9b04      	ldr	r3, [sp, #16]
 800cb80:	4dbd      	ldr	r5, [pc, #756]	@ (800ce78 <__ieee754_rem_pio2+0x328>)
 800cb82:	2b00      	cmp	r3, #0
 800cb84:	4630      	mov	r0, r6
 800cb86:	a3ac      	add	r3, pc, #688	@ (adr r3, 800ce38 <__ieee754_rem_pio2+0x2e8>)
 800cb88:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb8c:	4639      	mov	r1, r7
 800cb8e:	dd38      	ble.n	800cc02 <__ieee754_rem_pio2+0xb2>
 800cb90:	f7f3 fb9a 	bl	80002c8 <__aeabi_dsub>
 800cb94:	45a8      	cmp	r8, r5
 800cb96:	4606      	mov	r6, r0
 800cb98:	460f      	mov	r7, r1
 800cb9a:	d01a      	beq.n	800cbd2 <__ieee754_rem_pio2+0x82>
 800cb9c:	a3a8      	add	r3, pc, #672	@ (adr r3, 800ce40 <__ieee754_rem_pio2+0x2f0>)
 800cb9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cba2:	f7f3 fb91 	bl	80002c8 <__aeabi_dsub>
 800cba6:	4602      	mov	r2, r0
 800cba8:	460b      	mov	r3, r1
 800cbaa:	4680      	mov	r8, r0
 800cbac:	4689      	mov	r9, r1
 800cbae:	4630      	mov	r0, r6
 800cbb0:	4639      	mov	r1, r7
 800cbb2:	f7f3 fb89 	bl	80002c8 <__aeabi_dsub>
 800cbb6:	a3a2      	add	r3, pc, #648	@ (adr r3, 800ce40 <__ieee754_rem_pio2+0x2f0>)
 800cbb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cbbc:	f7f3 fb84 	bl	80002c8 <__aeabi_dsub>
 800cbc0:	e9c4 8900 	strd	r8, r9, [r4]
 800cbc4:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800cbc8:	2501      	movs	r5, #1
 800cbca:	4628      	mov	r0, r5
 800cbcc:	b00d      	add	sp, #52	@ 0x34
 800cbce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cbd2:	a39d      	add	r3, pc, #628	@ (adr r3, 800ce48 <__ieee754_rem_pio2+0x2f8>)
 800cbd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cbd8:	f7f3 fb76 	bl	80002c8 <__aeabi_dsub>
 800cbdc:	a39c      	add	r3, pc, #624	@ (adr r3, 800ce50 <__ieee754_rem_pio2+0x300>)
 800cbde:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cbe2:	4606      	mov	r6, r0
 800cbe4:	460f      	mov	r7, r1
 800cbe6:	f7f3 fb6f 	bl	80002c8 <__aeabi_dsub>
 800cbea:	4602      	mov	r2, r0
 800cbec:	460b      	mov	r3, r1
 800cbee:	4680      	mov	r8, r0
 800cbf0:	4689      	mov	r9, r1
 800cbf2:	4630      	mov	r0, r6
 800cbf4:	4639      	mov	r1, r7
 800cbf6:	f7f3 fb67 	bl	80002c8 <__aeabi_dsub>
 800cbfa:	a395      	add	r3, pc, #596	@ (adr r3, 800ce50 <__ieee754_rem_pio2+0x300>)
 800cbfc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc00:	e7dc      	b.n	800cbbc <__ieee754_rem_pio2+0x6c>
 800cc02:	f7f3 fb63 	bl	80002cc <__adddf3>
 800cc06:	45a8      	cmp	r8, r5
 800cc08:	4606      	mov	r6, r0
 800cc0a:	460f      	mov	r7, r1
 800cc0c:	d018      	beq.n	800cc40 <__ieee754_rem_pio2+0xf0>
 800cc0e:	a38c      	add	r3, pc, #560	@ (adr r3, 800ce40 <__ieee754_rem_pio2+0x2f0>)
 800cc10:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc14:	f7f3 fb5a 	bl	80002cc <__adddf3>
 800cc18:	4602      	mov	r2, r0
 800cc1a:	460b      	mov	r3, r1
 800cc1c:	4680      	mov	r8, r0
 800cc1e:	4689      	mov	r9, r1
 800cc20:	4630      	mov	r0, r6
 800cc22:	4639      	mov	r1, r7
 800cc24:	f7f3 fb50 	bl	80002c8 <__aeabi_dsub>
 800cc28:	a385      	add	r3, pc, #532	@ (adr r3, 800ce40 <__ieee754_rem_pio2+0x2f0>)
 800cc2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc2e:	f7f3 fb4d 	bl	80002cc <__adddf3>
 800cc32:	f04f 35ff 	mov.w	r5, #4294967295
 800cc36:	e9c4 8900 	strd	r8, r9, [r4]
 800cc3a:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800cc3e:	e7c4      	b.n	800cbca <__ieee754_rem_pio2+0x7a>
 800cc40:	a381      	add	r3, pc, #516	@ (adr r3, 800ce48 <__ieee754_rem_pio2+0x2f8>)
 800cc42:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc46:	f7f3 fb41 	bl	80002cc <__adddf3>
 800cc4a:	a381      	add	r3, pc, #516	@ (adr r3, 800ce50 <__ieee754_rem_pio2+0x300>)
 800cc4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc50:	4606      	mov	r6, r0
 800cc52:	460f      	mov	r7, r1
 800cc54:	f7f3 fb3a 	bl	80002cc <__adddf3>
 800cc58:	4602      	mov	r2, r0
 800cc5a:	460b      	mov	r3, r1
 800cc5c:	4680      	mov	r8, r0
 800cc5e:	4689      	mov	r9, r1
 800cc60:	4630      	mov	r0, r6
 800cc62:	4639      	mov	r1, r7
 800cc64:	f7f3 fb30 	bl	80002c8 <__aeabi_dsub>
 800cc68:	a379      	add	r3, pc, #484	@ (adr r3, 800ce50 <__ieee754_rem_pio2+0x300>)
 800cc6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc6e:	e7de      	b.n	800cc2e <__ieee754_rem_pio2+0xde>
 800cc70:	4b82      	ldr	r3, [pc, #520]	@ (800ce7c <__ieee754_rem_pio2+0x32c>)
 800cc72:	4598      	cmp	r8, r3
 800cc74:	f200 80d1 	bhi.w	800ce1a <__ieee754_rem_pio2+0x2ca>
 800cc78:	f000 f966 	bl	800cf48 <fabs>
 800cc7c:	ec57 6b10 	vmov	r6, r7, d0
 800cc80:	a375      	add	r3, pc, #468	@ (adr r3, 800ce58 <__ieee754_rem_pio2+0x308>)
 800cc82:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc86:	4630      	mov	r0, r6
 800cc88:	4639      	mov	r1, r7
 800cc8a:	f7f3 fcd5 	bl	8000638 <__aeabi_dmul>
 800cc8e:	4b7c      	ldr	r3, [pc, #496]	@ (800ce80 <__ieee754_rem_pio2+0x330>)
 800cc90:	2200      	movs	r2, #0
 800cc92:	f7f3 fb1b 	bl	80002cc <__adddf3>
 800cc96:	f7f3 ff7f 	bl	8000b98 <__aeabi_d2iz>
 800cc9a:	4605      	mov	r5, r0
 800cc9c:	f7f3 fc62 	bl	8000564 <__aeabi_i2d>
 800cca0:	4602      	mov	r2, r0
 800cca2:	460b      	mov	r3, r1
 800cca4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800cca8:	a363      	add	r3, pc, #396	@ (adr r3, 800ce38 <__ieee754_rem_pio2+0x2e8>)
 800ccaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ccae:	f7f3 fcc3 	bl	8000638 <__aeabi_dmul>
 800ccb2:	4602      	mov	r2, r0
 800ccb4:	460b      	mov	r3, r1
 800ccb6:	4630      	mov	r0, r6
 800ccb8:	4639      	mov	r1, r7
 800ccba:	f7f3 fb05 	bl	80002c8 <__aeabi_dsub>
 800ccbe:	a360      	add	r3, pc, #384	@ (adr r3, 800ce40 <__ieee754_rem_pio2+0x2f0>)
 800ccc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ccc4:	4682      	mov	sl, r0
 800ccc6:	468b      	mov	fp, r1
 800ccc8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800cccc:	f7f3 fcb4 	bl	8000638 <__aeabi_dmul>
 800ccd0:	2d1f      	cmp	r5, #31
 800ccd2:	4606      	mov	r6, r0
 800ccd4:	460f      	mov	r7, r1
 800ccd6:	dc0c      	bgt.n	800ccf2 <__ieee754_rem_pio2+0x1a2>
 800ccd8:	4b6a      	ldr	r3, [pc, #424]	@ (800ce84 <__ieee754_rem_pio2+0x334>)
 800ccda:	1e6a      	subs	r2, r5, #1
 800ccdc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cce0:	4543      	cmp	r3, r8
 800cce2:	d006      	beq.n	800ccf2 <__ieee754_rem_pio2+0x1a2>
 800cce4:	4632      	mov	r2, r6
 800cce6:	463b      	mov	r3, r7
 800cce8:	4650      	mov	r0, sl
 800ccea:	4659      	mov	r1, fp
 800ccec:	f7f3 faec 	bl	80002c8 <__aeabi_dsub>
 800ccf0:	e00e      	b.n	800cd10 <__ieee754_rem_pio2+0x1c0>
 800ccf2:	463b      	mov	r3, r7
 800ccf4:	4632      	mov	r2, r6
 800ccf6:	4650      	mov	r0, sl
 800ccf8:	4659      	mov	r1, fp
 800ccfa:	f7f3 fae5 	bl	80002c8 <__aeabi_dsub>
 800ccfe:	ea4f 5328 	mov.w	r3, r8, asr #20
 800cd02:	9305      	str	r3, [sp, #20]
 800cd04:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800cd08:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 800cd0c:	2b10      	cmp	r3, #16
 800cd0e:	dc02      	bgt.n	800cd16 <__ieee754_rem_pio2+0x1c6>
 800cd10:	e9c4 0100 	strd	r0, r1, [r4]
 800cd14:	e039      	b.n	800cd8a <__ieee754_rem_pio2+0x23a>
 800cd16:	a34c      	add	r3, pc, #304	@ (adr r3, 800ce48 <__ieee754_rem_pio2+0x2f8>)
 800cd18:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd1c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800cd20:	f7f3 fc8a 	bl	8000638 <__aeabi_dmul>
 800cd24:	4606      	mov	r6, r0
 800cd26:	460f      	mov	r7, r1
 800cd28:	4602      	mov	r2, r0
 800cd2a:	460b      	mov	r3, r1
 800cd2c:	4650      	mov	r0, sl
 800cd2e:	4659      	mov	r1, fp
 800cd30:	f7f3 faca 	bl	80002c8 <__aeabi_dsub>
 800cd34:	4602      	mov	r2, r0
 800cd36:	460b      	mov	r3, r1
 800cd38:	4680      	mov	r8, r0
 800cd3a:	4689      	mov	r9, r1
 800cd3c:	4650      	mov	r0, sl
 800cd3e:	4659      	mov	r1, fp
 800cd40:	f7f3 fac2 	bl	80002c8 <__aeabi_dsub>
 800cd44:	4632      	mov	r2, r6
 800cd46:	463b      	mov	r3, r7
 800cd48:	f7f3 fabe 	bl	80002c8 <__aeabi_dsub>
 800cd4c:	a340      	add	r3, pc, #256	@ (adr r3, 800ce50 <__ieee754_rem_pio2+0x300>)
 800cd4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd52:	4606      	mov	r6, r0
 800cd54:	460f      	mov	r7, r1
 800cd56:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800cd5a:	f7f3 fc6d 	bl	8000638 <__aeabi_dmul>
 800cd5e:	4632      	mov	r2, r6
 800cd60:	463b      	mov	r3, r7
 800cd62:	f7f3 fab1 	bl	80002c8 <__aeabi_dsub>
 800cd66:	4602      	mov	r2, r0
 800cd68:	460b      	mov	r3, r1
 800cd6a:	4606      	mov	r6, r0
 800cd6c:	460f      	mov	r7, r1
 800cd6e:	4640      	mov	r0, r8
 800cd70:	4649      	mov	r1, r9
 800cd72:	f7f3 faa9 	bl	80002c8 <__aeabi_dsub>
 800cd76:	9a05      	ldr	r2, [sp, #20]
 800cd78:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800cd7c:	1ad3      	subs	r3, r2, r3
 800cd7e:	2b31      	cmp	r3, #49	@ 0x31
 800cd80:	dc20      	bgt.n	800cdc4 <__ieee754_rem_pio2+0x274>
 800cd82:	e9c4 0100 	strd	r0, r1, [r4]
 800cd86:	46c2      	mov	sl, r8
 800cd88:	46cb      	mov	fp, r9
 800cd8a:	e9d4 8900 	ldrd	r8, r9, [r4]
 800cd8e:	4650      	mov	r0, sl
 800cd90:	4642      	mov	r2, r8
 800cd92:	464b      	mov	r3, r9
 800cd94:	4659      	mov	r1, fp
 800cd96:	f7f3 fa97 	bl	80002c8 <__aeabi_dsub>
 800cd9a:	463b      	mov	r3, r7
 800cd9c:	4632      	mov	r2, r6
 800cd9e:	f7f3 fa93 	bl	80002c8 <__aeabi_dsub>
 800cda2:	9b04      	ldr	r3, [sp, #16]
 800cda4:	2b00      	cmp	r3, #0
 800cda6:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800cdaa:	f6bf af0e 	bge.w	800cbca <__ieee754_rem_pio2+0x7a>
 800cdae:	f109 4300 	add.w	r3, r9, #2147483648	@ 0x80000000
 800cdb2:	6063      	str	r3, [r4, #4]
 800cdb4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800cdb8:	f8c4 8000 	str.w	r8, [r4]
 800cdbc:	60a0      	str	r0, [r4, #8]
 800cdbe:	60e3      	str	r3, [r4, #12]
 800cdc0:	426d      	negs	r5, r5
 800cdc2:	e702      	b.n	800cbca <__ieee754_rem_pio2+0x7a>
 800cdc4:	a326      	add	r3, pc, #152	@ (adr r3, 800ce60 <__ieee754_rem_pio2+0x310>)
 800cdc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cdca:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800cdce:	f7f3 fc33 	bl	8000638 <__aeabi_dmul>
 800cdd2:	4606      	mov	r6, r0
 800cdd4:	460f      	mov	r7, r1
 800cdd6:	4602      	mov	r2, r0
 800cdd8:	460b      	mov	r3, r1
 800cdda:	4640      	mov	r0, r8
 800cddc:	4649      	mov	r1, r9
 800cdde:	f7f3 fa73 	bl	80002c8 <__aeabi_dsub>
 800cde2:	4602      	mov	r2, r0
 800cde4:	460b      	mov	r3, r1
 800cde6:	4682      	mov	sl, r0
 800cde8:	468b      	mov	fp, r1
 800cdea:	4640      	mov	r0, r8
 800cdec:	4649      	mov	r1, r9
 800cdee:	f7f3 fa6b 	bl	80002c8 <__aeabi_dsub>
 800cdf2:	4632      	mov	r2, r6
 800cdf4:	463b      	mov	r3, r7
 800cdf6:	f7f3 fa67 	bl	80002c8 <__aeabi_dsub>
 800cdfa:	a31b      	add	r3, pc, #108	@ (adr r3, 800ce68 <__ieee754_rem_pio2+0x318>)
 800cdfc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce00:	4606      	mov	r6, r0
 800ce02:	460f      	mov	r7, r1
 800ce04:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ce08:	f7f3 fc16 	bl	8000638 <__aeabi_dmul>
 800ce0c:	4632      	mov	r2, r6
 800ce0e:	463b      	mov	r3, r7
 800ce10:	f7f3 fa5a 	bl	80002c8 <__aeabi_dsub>
 800ce14:	4606      	mov	r6, r0
 800ce16:	460f      	mov	r7, r1
 800ce18:	e764      	b.n	800cce4 <__ieee754_rem_pio2+0x194>
 800ce1a:	4b1b      	ldr	r3, [pc, #108]	@ (800ce88 <__ieee754_rem_pio2+0x338>)
 800ce1c:	4598      	cmp	r8, r3
 800ce1e:	d935      	bls.n	800ce8c <__ieee754_rem_pio2+0x33c>
 800ce20:	4632      	mov	r2, r6
 800ce22:	463b      	mov	r3, r7
 800ce24:	4630      	mov	r0, r6
 800ce26:	4639      	mov	r1, r7
 800ce28:	f7f3 fa4e 	bl	80002c8 <__aeabi_dsub>
 800ce2c:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800ce30:	e9c4 0100 	strd	r0, r1, [r4]
 800ce34:	e69e      	b.n	800cb74 <__ieee754_rem_pio2+0x24>
 800ce36:	bf00      	nop
 800ce38:	54400000 	.word	0x54400000
 800ce3c:	3ff921fb 	.word	0x3ff921fb
 800ce40:	1a626331 	.word	0x1a626331
 800ce44:	3dd0b461 	.word	0x3dd0b461
 800ce48:	1a600000 	.word	0x1a600000
 800ce4c:	3dd0b461 	.word	0x3dd0b461
 800ce50:	2e037073 	.word	0x2e037073
 800ce54:	3ba3198a 	.word	0x3ba3198a
 800ce58:	6dc9c883 	.word	0x6dc9c883
 800ce5c:	3fe45f30 	.word	0x3fe45f30
 800ce60:	2e000000 	.word	0x2e000000
 800ce64:	3ba3198a 	.word	0x3ba3198a
 800ce68:	252049c1 	.word	0x252049c1
 800ce6c:	397b839a 	.word	0x397b839a
 800ce70:	3fe921fb 	.word	0x3fe921fb
 800ce74:	4002d97b 	.word	0x4002d97b
 800ce78:	3ff921fb 	.word	0x3ff921fb
 800ce7c:	413921fb 	.word	0x413921fb
 800ce80:	3fe00000 	.word	0x3fe00000
 800ce84:	0800de6c 	.word	0x0800de6c
 800ce88:	7fefffff 	.word	0x7fefffff
 800ce8c:	ea4f 5528 	mov.w	r5, r8, asr #20
 800ce90:	f2a5 4516 	subw	r5, r5, #1046	@ 0x416
 800ce94:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 800ce98:	4630      	mov	r0, r6
 800ce9a:	460f      	mov	r7, r1
 800ce9c:	f7f3 fe7c 	bl	8000b98 <__aeabi_d2iz>
 800cea0:	f7f3 fb60 	bl	8000564 <__aeabi_i2d>
 800cea4:	4602      	mov	r2, r0
 800cea6:	460b      	mov	r3, r1
 800cea8:	4630      	mov	r0, r6
 800ceaa:	4639      	mov	r1, r7
 800ceac:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800ceb0:	f7f3 fa0a 	bl	80002c8 <__aeabi_dsub>
 800ceb4:	4b22      	ldr	r3, [pc, #136]	@ (800cf40 <__ieee754_rem_pio2+0x3f0>)
 800ceb6:	2200      	movs	r2, #0
 800ceb8:	f7f3 fbbe 	bl	8000638 <__aeabi_dmul>
 800cebc:	460f      	mov	r7, r1
 800cebe:	4606      	mov	r6, r0
 800cec0:	f7f3 fe6a 	bl	8000b98 <__aeabi_d2iz>
 800cec4:	f7f3 fb4e 	bl	8000564 <__aeabi_i2d>
 800cec8:	4602      	mov	r2, r0
 800ceca:	460b      	mov	r3, r1
 800cecc:	4630      	mov	r0, r6
 800cece:	4639      	mov	r1, r7
 800ced0:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800ced4:	f7f3 f9f8 	bl	80002c8 <__aeabi_dsub>
 800ced8:	4b19      	ldr	r3, [pc, #100]	@ (800cf40 <__ieee754_rem_pio2+0x3f0>)
 800ceda:	2200      	movs	r2, #0
 800cedc:	f7f3 fbac 	bl	8000638 <__aeabi_dmul>
 800cee0:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 800cee4:	f10d 0930 	add.w	r9, sp, #48	@ 0x30
 800cee8:	f04f 0803 	mov.w	r8, #3
 800ceec:	2600      	movs	r6, #0
 800ceee:	2700      	movs	r7, #0
 800cef0:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 800cef4:	4632      	mov	r2, r6
 800cef6:	463b      	mov	r3, r7
 800cef8:	46c2      	mov	sl, r8
 800cefa:	f108 38ff 	add.w	r8, r8, #4294967295
 800cefe:	f7f3 fe03 	bl	8000b08 <__aeabi_dcmpeq>
 800cf02:	2800      	cmp	r0, #0
 800cf04:	d1f4      	bne.n	800cef0 <__ieee754_rem_pio2+0x3a0>
 800cf06:	4b0f      	ldr	r3, [pc, #60]	@ (800cf44 <__ieee754_rem_pio2+0x3f4>)
 800cf08:	9301      	str	r3, [sp, #4]
 800cf0a:	2302      	movs	r3, #2
 800cf0c:	9300      	str	r3, [sp, #0]
 800cf0e:	462a      	mov	r2, r5
 800cf10:	4653      	mov	r3, sl
 800cf12:	4621      	mov	r1, r4
 800cf14:	a806      	add	r0, sp, #24
 800cf16:	f000 f89b 	bl	800d050 <__kernel_rem_pio2>
 800cf1a:	9b04      	ldr	r3, [sp, #16]
 800cf1c:	2b00      	cmp	r3, #0
 800cf1e:	4605      	mov	r5, r0
 800cf20:	f6bf ae53 	bge.w	800cbca <__ieee754_rem_pio2+0x7a>
 800cf24:	e9d4 2100 	ldrd	r2, r1, [r4]
 800cf28:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800cf2c:	e9c4 2300 	strd	r2, r3, [r4]
 800cf30:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 800cf34:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800cf38:	e9c4 2302 	strd	r2, r3, [r4, #8]
 800cf3c:	e740      	b.n	800cdc0 <__ieee754_rem_pio2+0x270>
 800cf3e:	bf00      	nop
 800cf40:	41700000 	.word	0x41700000
 800cf44:	0800deec 	.word	0x0800deec

0800cf48 <fabs>:
 800cf48:	ec51 0b10 	vmov	r0, r1, d0
 800cf4c:	4602      	mov	r2, r0
 800cf4e:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800cf52:	ec43 2b10 	vmov	d0, r2, r3
 800cf56:	4770      	bx	lr

0800cf58 <scalbn>:
 800cf58:	b570      	push	{r4, r5, r6, lr}
 800cf5a:	ec55 4b10 	vmov	r4, r5, d0
 800cf5e:	f3c5 510a 	ubfx	r1, r5, #20, #11
 800cf62:	4606      	mov	r6, r0
 800cf64:	462b      	mov	r3, r5
 800cf66:	b991      	cbnz	r1, 800cf8e <scalbn+0x36>
 800cf68:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 800cf6c:	4323      	orrs	r3, r4
 800cf6e:	d03b      	beq.n	800cfe8 <scalbn+0x90>
 800cf70:	4b33      	ldr	r3, [pc, #204]	@ (800d040 <scalbn+0xe8>)
 800cf72:	4620      	mov	r0, r4
 800cf74:	4629      	mov	r1, r5
 800cf76:	2200      	movs	r2, #0
 800cf78:	f7f3 fb5e 	bl	8000638 <__aeabi_dmul>
 800cf7c:	4b31      	ldr	r3, [pc, #196]	@ (800d044 <scalbn+0xec>)
 800cf7e:	429e      	cmp	r6, r3
 800cf80:	4604      	mov	r4, r0
 800cf82:	460d      	mov	r5, r1
 800cf84:	da0f      	bge.n	800cfa6 <scalbn+0x4e>
 800cf86:	a326      	add	r3, pc, #152	@ (adr r3, 800d020 <scalbn+0xc8>)
 800cf88:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf8c:	e01e      	b.n	800cfcc <scalbn+0x74>
 800cf8e:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 800cf92:	4291      	cmp	r1, r2
 800cf94:	d10b      	bne.n	800cfae <scalbn+0x56>
 800cf96:	4622      	mov	r2, r4
 800cf98:	4620      	mov	r0, r4
 800cf9a:	4629      	mov	r1, r5
 800cf9c:	f7f3 f996 	bl	80002cc <__adddf3>
 800cfa0:	4604      	mov	r4, r0
 800cfa2:	460d      	mov	r5, r1
 800cfa4:	e020      	b.n	800cfe8 <scalbn+0x90>
 800cfa6:	460b      	mov	r3, r1
 800cfa8:	f3c1 510a 	ubfx	r1, r1, #20, #11
 800cfac:	3936      	subs	r1, #54	@ 0x36
 800cfae:	f24c 3250 	movw	r2, #50000	@ 0xc350
 800cfb2:	4296      	cmp	r6, r2
 800cfb4:	dd0d      	ble.n	800cfd2 <scalbn+0x7a>
 800cfb6:	2d00      	cmp	r5, #0
 800cfb8:	a11b      	add	r1, pc, #108	@ (adr r1, 800d028 <scalbn+0xd0>)
 800cfba:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cfbe:	da02      	bge.n	800cfc6 <scalbn+0x6e>
 800cfc0:	a11b      	add	r1, pc, #108	@ (adr r1, 800d030 <scalbn+0xd8>)
 800cfc2:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cfc6:	a318      	add	r3, pc, #96	@ (adr r3, 800d028 <scalbn+0xd0>)
 800cfc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cfcc:	f7f3 fb34 	bl	8000638 <__aeabi_dmul>
 800cfd0:	e7e6      	b.n	800cfa0 <scalbn+0x48>
 800cfd2:	1872      	adds	r2, r6, r1
 800cfd4:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 800cfd8:	428a      	cmp	r2, r1
 800cfda:	dcec      	bgt.n	800cfb6 <scalbn+0x5e>
 800cfdc:	2a00      	cmp	r2, #0
 800cfde:	dd06      	ble.n	800cfee <scalbn+0x96>
 800cfe0:	f36f 531e 	bfc	r3, #20, #11
 800cfe4:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800cfe8:	ec45 4b10 	vmov	d0, r4, r5
 800cfec:	bd70      	pop	{r4, r5, r6, pc}
 800cfee:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 800cff2:	da08      	bge.n	800d006 <scalbn+0xae>
 800cff4:	2d00      	cmp	r5, #0
 800cff6:	a10a      	add	r1, pc, #40	@ (adr r1, 800d020 <scalbn+0xc8>)
 800cff8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cffc:	dac3      	bge.n	800cf86 <scalbn+0x2e>
 800cffe:	a10e      	add	r1, pc, #56	@ (adr r1, 800d038 <scalbn+0xe0>)
 800d000:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d004:	e7bf      	b.n	800cf86 <scalbn+0x2e>
 800d006:	3236      	adds	r2, #54	@ 0x36
 800d008:	f36f 531e 	bfc	r3, #20, #11
 800d00c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800d010:	4620      	mov	r0, r4
 800d012:	4b0d      	ldr	r3, [pc, #52]	@ (800d048 <scalbn+0xf0>)
 800d014:	4629      	mov	r1, r5
 800d016:	2200      	movs	r2, #0
 800d018:	e7d8      	b.n	800cfcc <scalbn+0x74>
 800d01a:	bf00      	nop
 800d01c:	f3af 8000 	nop.w
 800d020:	c2f8f359 	.word	0xc2f8f359
 800d024:	01a56e1f 	.word	0x01a56e1f
 800d028:	8800759c 	.word	0x8800759c
 800d02c:	7e37e43c 	.word	0x7e37e43c
 800d030:	8800759c 	.word	0x8800759c
 800d034:	fe37e43c 	.word	0xfe37e43c
 800d038:	c2f8f359 	.word	0xc2f8f359
 800d03c:	81a56e1f 	.word	0x81a56e1f
 800d040:	43500000 	.word	0x43500000
 800d044:	ffff3cb0 	.word	0xffff3cb0
 800d048:	3c900000 	.word	0x3c900000
 800d04c:	00000000 	.word	0x00000000

0800d050 <__kernel_rem_pio2>:
 800d050:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d054:	ed2d 8b02 	vpush	{d8}
 800d058:	f5ad 7d19 	sub.w	sp, sp, #612	@ 0x264
 800d05c:	f112 0f14 	cmn.w	r2, #20
 800d060:	9306      	str	r3, [sp, #24]
 800d062:	9104      	str	r1, [sp, #16]
 800d064:	4bc2      	ldr	r3, [pc, #776]	@ (800d370 <__kernel_rem_pio2+0x320>)
 800d066:	99a4      	ldr	r1, [sp, #656]	@ 0x290
 800d068:	9008      	str	r0, [sp, #32]
 800d06a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800d06e:	9300      	str	r3, [sp, #0]
 800d070:	9b06      	ldr	r3, [sp, #24]
 800d072:	f103 33ff 	add.w	r3, r3, #4294967295
 800d076:	bfa8      	it	ge
 800d078:	1ed4      	subge	r4, r2, #3
 800d07a:	9305      	str	r3, [sp, #20]
 800d07c:	bfb2      	itee	lt
 800d07e:	2400      	movlt	r4, #0
 800d080:	2318      	movge	r3, #24
 800d082:	fb94 f4f3 	sdivge	r4, r4, r3
 800d086:	f06f 0317 	mvn.w	r3, #23
 800d08a:	fb04 3303 	mla	r3, r4, r3, r3
 800d08e:	eb03 0b02 	add.w	fp, r3, r2
 800d092:	9b00      	ldr	r3, [sp, #0]
 800d094:	9a05      	ldr	r2, [sp, #20]
 800d096:	ed9f 8bb2 	vldr	d8, [pc, #712]	@ 800d360 <__kernel_rem_pio2+0x310>
 800d09a:	eb03 0802 	add.w	r8, r3, r2
 800d09e:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 800d0a0:	1aa7      	subs	r7, r4, r2
 800d0a2:	ae20      	add	r6, sp, #128	@ 0x80
 800d0a4:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800d0a8:	2500      	movs	r5, #0
 800d0aa:	4545      	cmp	r5, r8
 800d0ac:	dd12      	ble.n	800d0d4 <__kernel_rem_pio2+0x84>
 800d0ae:	9b06      	ldr	r3, [sp, #24]
 800d0b0:	aa20      	add	r2, sp, #128	@ 0x80
 800d0b2:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 800d0b6:	f50d 7ae0 	add.w	sl, sp, #448	@ 0x1c0
 800d0ba:	2700      	movs	r7, #0
 800d0bc:	9b00      	ldr	r3, [sp, #0]
 800d0be:	429f      	cmp	r7, r3
 800d0c0:	dc2e      	bgt.n	800d120 <__kernel_rem_pio2+0xd0>
 800d0c2:	ed9f 7ba7 	vldr	d7, [pc, #668]	@ 800d360 <__kernel_rem_pio2+0x310>
 800d0c6:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800d0ca:	ed8d 7b02 	vstr	d7, [sp, #8]
 800d0ce:	46a8      	mov	r8, r5
 800d0d0:	2600      	movs	r6, #0
 800d0d2:	e01b      	b.n	800d10c <__kernel_rem_pio2+0xbc>
 800d0d4:	42ef      	cmn	r7, r5
 800d0d6:	d407      	bmi.n	800d0e8 <__kernel_rem_pio2+0x98>
 800d0d8:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800d0dc:	f7f3 fa42 	bl	8000564 <__aeabi_i2d>
 800d0e0:	e8e6 0102 	strd	r0, r1, [r6], #8
 800d0e4:	3501      	adds	r5, #1
 800d0e6:	e7e0      	b.n	800d0aa <__kernel_rem_pio2+0x5a>
 800d0e8:	ec51 0b18 	vmov	r0, r1, d8
 800d0ec:	e7f8      	b.n	800d0e0 <__kernel_rem_pio2+0x90>
 800d0ee:	e978 2302 	ldrd	r2, r3, [r8, #-8]!
 800d0f2:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800d0f6:	f7f3 fa9f 	bl	8000638 <__aeabi_dmul>
 800d0fa:	4602      	mov	r2, r0
 800d0fc:	460b      	mov	r3, r1
 800d0fe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d102:	f7f3 f8e3 	bl	80002cc <__adddf3>
 800d106:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d10a:	3601      	adds	r6, #1
 800d10c:	9b05      	ldr	r3, [sp, #20]
 800d10e:	429e      	cmp	r6, r3
 800d110:	dded      	ble.n	800d0ee <__kernel_rem_pio2+0x9e>
 800d112:	ed9d 7b02 	vldr	d7, [sp, #8]
 800d116:	3701      	adds	r7, #1
 800d118:	ecaa 7b02 	vstmia	sl!, {d7}
 800d11c:	3508      	adds	r5, #8
 800d11e:	e7cd      	b.n	800d0bc <__kernel_rem_pio2+0x6c>
 800d120:	9b00      	ldr	r3, [sp, #0]
 800d122:	f8dd 8000 	ldr.w	r8, [sp]
 800d126:	aa0c      	add	r2, sp, #48	@ 0x30
 800d128:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800d12c:	930a      	str	r3, [sp, #40]	@ 0x28
 800d12e:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 800d130:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800d134:	9309      	str	r3, [sp, #36]	@ 0x24
 800d136:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 800d13a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800d13c:	ab98      	add	r3, sp, #608	@ 0x260
 800d13e:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800d142:	ed13 7b28 	vldr	d7, [r3, #-160]	@ 0xffffff60
 800d146:	ed8d 7b02 	vstr	d7, [sp, #8]
 800d14a:	ac0c      	add	r4, sp, #48	@ 0x30
 800d14c:	ab70      	add	r3, sp, #448	@ 0x1c0
 800d14e:	eb03 05c8 	add.w	r5, r3, r8, lsl #3
 800d152:	46a1      	mov	r9, r4
 800d154:	46c2      	mov	sl, r8
 800d156:	f1ba 0f00 	cmp.w	sl, #0
 800d15a:	dc77      	bgt.n	800d24c <__kernel_rem_pio2+0x1fc>
 800d15c:	4658      	mov	r0, fp
 800d15e:	ed9d 0b02 	vldr	d0, [sp, #8]
 800d162:	f7ff fef9 	bl	800cf58 <scalbn>
 800d166:	ec57 6b10 	vmov	r6, r7, d0
 800d16a:	2200      	movs	r2, #0
 800d16c:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 800d170:	4630      	mov	r0, r6
 800d172:	4639      	mov	r1, r7
 800d174:	f7f3 fa60 	bl	8000638 <__aeabi_dmul>
 800d178:	ec41 0b10 	vmov	d0, r0, r1
 800d17c:	f000 fab8 	bl	800d6f0 <floor>
 800d180:	4b7c      	ldr	r3, [pc, #496]	@ (800d374 <__kernel_rem_pio2+0x324>)
 800d182:	ec51 0b10 	vmov	r0, r1, d0
 800d186:	2200      	movs	r2, #0
 800d188:	f7f3 fa56 	bl	8000638 <__aeabi_dmul>
 800d18c:	4602      	mov	r2, r0
 800d18e:	460b      	mov	r3, r1
 800d190:	4630      	mov	r0, r6
 800d192:	4639      	mov	r1, r7
 800d194:	f7f3 f898 	bl	80002c8 <__aeabi_dsub>
 800d198:	460f      	mov	r7, r1
 800d19a:	4606      	mov	r6, r0
 800d19c:	f7f3 fcfc 	bl	8000b98 <__aeabi_d2iz>
 800d1a0:	9002      	str	r0, [sp, #8]
 800d1a2:	f7f3 f9df 	bl	8000564 <__aeabi_i2d>
 800d1a6:	4602      	mov	r2, r0
 800d1a8:	460b      	mov	r3, r1
 800d1aa:	4630      	mov	r0, r6
 800d1ac:	4639      	mov	r1, r7
 800d1ae:	f7f3 f88b 	bl	80002c8 <__aeabi_dsub>
 800d1b2:	f1bb 0f00 	cmp.w	fp, #0
 800d1b6:	4606      	mov	r6, r0
 800d1b8:	460f      	mov	r7, r1
 800d1ba:	dd6c      	ble.n	800d296 <__kernel_rem_pio2+0x246>
 800d1bc:	f108 31ff 	add.w	r1, r8, #4294967295
 800d1c0:	ab0c      	add	r3, sp, #48	@ 0x30
 800d1c2:	9d02      	ldr	r5, [sp, #8]
 800d1c4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800d1c8:	f1cb 0018 	rsb	r0, fp, #24
 800d1cc:	fa43 f200 	asr.w	r2, r3, r0
 800d1d0:	4415      	add	r5, r2
 800d1d2:	4082      	lsls	r2, r0
 800d1d4:	1a9b      	subs	r3, r3, r2
 800d1d6:	aa0c      	add	r2, sp, #48	@ 0x30
 800d1d8:	9502      	str	r5, [sp, #8]
 800d1da:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 800d1de:	f1cb 0217 	rsb	r2, fp, #23
 800d1e2:	fa43 f902 	asr.w	r9, r3, r2
 800d1e6:	f1b9 0f00 	cmp.w	r9, #0
 800d1ea:	dd64      	ble.n	800d2b6 <__kernel_rem_pio2+0x266>
 800d1ec:	9b02      	ldr	r3, [sp, #8]
 800d1ee:	2200      	movs	r2, #0
 800d1f0:	3301      	adds	r3, #1
 800d1f2:	9302      	str	r3, [sp, #8]
 800d1f4:	4615      	mov	r5, r2
 800d1f6:	f06f 417f 	mvn.w	r1, #4278190080	@ 0xff000000
 800d1fa:	4590      	cmp	r8, r2
 800d1fc:	f300 80a1 	bgt.w	800d342 <__kernel_rem_pio2+0x2f2>
 800d200:	f1bb 0f00 	cmp.w	fp, #0
 800d204:	dd07      	ble.n	800d216 <__kernel_rem_pio2+0x1c6>
 800d206:	f1bb 0f01 	cmp.w	fp, #1
 800d20a:	f000 80c1 	beq.w	800d390 <__kernel_rem_pio2+0x340>
 800d20e:	f1bb 0f02 	cmp.w	fp, #2
 800d212:	f000 80c8 	beq.w	800d3a6 <__kernel_rem_pio2+0x356>
 800d216:	f1b9 0f02 	cmp.w	r9, #2
 800d21a:	d14c      	bne.n	800d2b6 <__kernel_rem_pio2+0x266>
 800d21c:	4632      	mov	r2, r6
 800d21e:	463b      	mov	r3, r7
 800d220:	4955      	ldr	r1, [pc, #340]	@ (800d378 <__kernel_rem_pio2+0x328>)
 800d222:	2000      	movs	r0, #0
 800d224:	f7f3 f850 	bl	80002c8 <__aeabi_dsub>
 800d228:	4606      	mov	r6, r0
 800d22a:	460f      	mov	r7, r1
 800d22c:	2d00      	cmp	r5, #0
 800d22e:	d042      	beq.n	800d2b6 <__kernel_rem_pio2+0x266>
 800d230:	4658      	mov	r0, fp
 800d232:	ed9f 0b4d 	vldr	d0, [pc, #308]	@ 800d368 <__kernel_rem_pio2+0x318>
 800d236:	f7ff fe8f 	bl	800cf58 <scalbn>
 800d23a:	4630      	mov	r0, r6
 800d23c:	4639      	mov	r1, r7
 800d23e:	ec53 2b10 	vmov	r2, r3, d0
 800d242:	f7f3 f841 	bl	80002c8 <__aeabi_dsub>
 800d246:	4606      	mov	r6, r0
 800d248:	460f      	mov	r7, r1
 800d24a:	e034      	b.n	800d2b6 <__kernel_rem_pio2+0x266>
 800d24c:	4b4b      	ldr	r3, [pc, #300]	@ (800d37c <__kernel_rem_pio2+0x32c>)
 800d24e:	2200      	movs	r2, #0
 800d250:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d254:	f7f3 f9f0 	bl	8000638 <__aeabi_dmul>
 800d258:	f7f3 fc9e 	bl	8000b98 <__aeabi_d2iz>
 800d25c:	f7f3 f982 	bl	8000564 <__aeabi_i2d>
 800d260:	4b47      	ldr	r3, [pc, #284]	@ (800d380 <__kernel_rem_pio2+0x330>)
 800d262:	2200      	movs	r2, #0
 800d264:	4606      	mov	r6, r0
 800d266:	460f      	mov	r7, r1
 800d268:	f7f3 f9e6 	bl	8000638 <__aeabi_dmul>
 800d26c:	4602      	mov	r2, r0
 800d26e:	460b      	mov	r3, r1
 800d270:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d274:	f7f3 f828 	bl	80002c8 <__aeabi_dsub>
 800d278:	f7f3 fc8e 	bl	8000b98 <__aeabi_d2iz>
 800d27c:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 800d280:	f849 0b04 	str.w	r0, [r9], #4
 800d284:	4639      	mov	r1, r7
 800d286:	4630      	mov	r0, r6
 800d288:	f7f3 f820 	bl	80002cc <__adddf3>
 800d28c:	f10a 3aff 	add.w	sl, sl, #4294967295
 800d290:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d294:	e75f      	b.n	800d156 <__kernel_rem_pio2+0x106>
 800d296:	d107      	bne.n	800d2a8 <__kernel_rem_pio2+0x258>
 800d298:	f108 33ff 	add.w	r3, r8, #4294967295
 800d29c:	aa0c      	add	r2, sp, #48	@ 0x30
 800d29e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d2a2:	ea4f 59e3 	mov.w	r9, r3, asr #23
 800d2a6:	e79e      	b.n	800d1e6 <__kernel_rem_pio2+0x196>
 800d2a8:	4b36      	ldr	r3, [pc, #216]	@ (800d384 <__kernel_rem_pio2+0x334>)
 800d2aa:	2200      	movs	r2, #0
 800d2ac:	f7f3 fc4a 	bl	8000b44 <__aeabi_dcmpge>
 800d2b0:	2800      	cmp	r0, #0
 800d2b2:	d143      	bne.n	800d33c <__kernel_rem_pio2+0x2ec>
 800d2b4:	4681      	mov	r9, r0
 800d2b6:	2200      	movs	r2, #0
 800d2b8:	2300      	movs	r3, #0
 800d2ba:	4630      	mov	r0, r6
 800d2bc:	4639      	mov	r1, r7
 800d2be:	f7f3 fc23 	bl	8000b08 <__aeabi_dcmpeq>
 800d2c2:	2800      	cmp	r0, #0
 800d2c4:	f000 80c1 	beq.w	800d44a <__kernel_rem_pio2+0x3fa>
 800d2c8:	f108 33ff 	add.w	r3, r8, #4294967295
 800d2cc:	2200      	movs	r2, #0
 800d2ce:	9900      	ldr	r1, [sp, #0]
 800d2d0:	428b      	cmp	r3, r1
 800d2d2:	da70      	bge.n	800d3b6 <__kernel_rem_pio2+0x366>
 800d2d4:	2a00      	cmp	r2, #0
 800d2d6:	f000 808b 	beq.w	800d3f0 <__kernel_rem_pio2+0x3a0>
 800d2da:	f108 38ff 	add.w	r8, r8, #4294967295
 800d2de:	ab0c      	add	r3, sp, #48	@ 0x30
 800d2e0:	f1ab 0b18 	sub.w	fp, fp, #24
 800d2e4:	f853 3028 	ldr.w	r3, [r3, r8, lsl #2]
 800d2e8:	2b00      	cmp	r3, #0
 800d2ea:	d0f6      	beq.n	800d2da <__kernel_rem_pio2+0x28a>
 800d2ec:	4658      	mov	r0, fp
 800d2ee:	ed9f 0b1e 	vldr	d0, [pc, #120]	@ 800d368 <__kernel_rem_pio2+0x318>
 800d2f2:	f7ff fe31 	bl	800cf58 <scalbn>
 800d2f6:	f108 0301 	add.w	r3, r8, #1
 800d2fa:	00da      	lsls	r2, r3, #3
 800d2fc:	9205      	str	r2, [sp, #20]
 800d2fe:	ec55 4b10 	vmov	r4, r5, d0
 800d302:	aa70      	add	r2, sp, #448	@ 0x1c0
 800d304:	f8df b074 	ldr.w	fp, [pc, #116]	@ 800d37c <__kernel_rem_pio2+0x32c>
 800d308:	eb02 07c3 	add.w	r7, r2, r3, lsl #3
 800d30c:	4646      	mov	r6, r8
 800d30e:	f04f 0a00 	mov.w	sl, #0
 800d312:	2e00      	cmp	r6, #0
 800d314:	f280 80d1 	bge.w	800d4ba <__kernel_rem_pio2+0x46a>
 800d318:	4644      	mov	r4, r8
 800d31a:	2c00      	cmp	r4, #0
 800d31c:	f2c0 80ff 	blt.w	800d51e <__kernel_rem_pio2+0x4ce>
 800d320:	4b19      	ldr	r3, [pc, #100]	@ (800d388 <__kernel_rem_pio2+0x338>)
 800d322:	461f      	mov	r7, r3
 800d324:	ab70      	add	r3, sp, #448	@ 0x1c0
 800d326:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800d32a:	9306      	str	r3, [sp, #24]
 800d32c:	f04f 0a00 	mov.w	sl, #0
 800d330:	f04f 0b00 	mov.w	fp, #0
 800d334:	2600      	movs	r6, #0
 800d336:	eba8 0504 	sub.w	r5, r8, r4
 800d33a:	e0e4      	b.n	800d506 <__kernel_rem_pio2+0x4b6>
 800d33c:	f04f 0902 	mov.w	r9, #2
 800d340:	e754      	b.n	800d1ec <__kernel_rem_pio2+0x19c>
 800d342:	f854 3b04 	ldr.w	r3, [r4], #4
 800d346:	bb0d      	cbnz	r5, 800d38c <__kernel_rem_pio2+0x33c>
 800d348:	b123      	cbz	r3, 800d354 <__kernel_rem_pio2+0x304>
 800d34a:	f1c3 7380 	rsb	r3, r3, #16777216	@ 0x1000000
 800d34e:	f844 3c04 	str.w	r3, [r4, #-4]
 800d352:	2301      	movs	r3, #1
 800d354:	3201      	adds	r2, #1
 800d356:	461d      	mov	r5, r3
 800d358:	e74f      	b.n	800d1fa <__kernel_rem_pio2+0x1aa>
 800d35a:	bf00      	nop
 800d35c:	f3af 8000 	nop.w
	...
 800d36c:	3ff00000 	.word	0x3ff00000
 800d370:	0800e038 	.word	0x0800e038
 800d374:	40200000 	.word	0x40200000
 800d378:	3ff00000 	.word	0x3ff00000
 800d37c:	3e700000 	.word	0x3e700000
 800d380:	41700000 	.word	0x41700000
 800d384:	3fe00000 	.word	0x3fe00000
 800d388:	0800dff8 	.word	0x0800dff8
 800d38c:	1acb      	subs	r3, r1, r3
 800d38e:	e7de      	b.n	800d34e <__kernel_rem_pio2+0x2fe>
 800d390:	f108 32ff 	add.w	r2, r8, #4294967295
 800d394:	ab0c      	add	r3, sp, #48	@ 0x30
 800d396:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d39a:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800d39e:	a90c      	add	r1, sp, #48	@ 0x30
 800d3a0:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800d3a4:	e737      	b.n	800d216 <__kernel_rem_pio2+0x1c6>
 800d3a6:	f108 32ff 	add.w	r2, r8, #4294967295
 800d3aa:	ab0c      	add	r3, sp, #48	@ 0x30
 800d3ac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d3b0:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800d3b4:	e7f3      	b.n	800d39e <__kernel_rem_pio2+0x34e>
 800d3b6:	a90c      	add	r1, sp, #48	@ 0x30
 800d3b8:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800d3bc:	3b01      	subs	r3, #1
 800d3be:	430a      	orrs	r2, r1
 800d3c0:	e785      	b.n	800d2ce <__kernel_rem_pio2+0x27e>
 800d3c2:	3401      	adds	r4, #1
 800d3c4:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800d3c8:	2a00      	cmp	r2, #0
 800d3ca:	d0fa      	beq.n	800d3c2 <__kernel_rem_pio2+0x372>
 800d3cc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d3ce:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800d3d2:	eb0d 0503 	add.w	r5, sp, r3
 800d3d6:	9b06      	ldr	r3, [sp, #24]
 800d3d8:	aa20      	add	r2, sp, #128	@ 0x80
 800d3da:	4443      	add	r3, r8
 800d3dc:	f108 0701 	add.w	r7, r8, #1
 800d3e0:	3d98      	subs	r5, #152	@ 0x98
 800d3e2:	eb02 06c3 	add.w	r6, r2, r3, lsl #3
 800d3e6:	4444      	add	r4, r8
 800d3e8:	42bc      	cmp	r4, r7
 800d3ea:	da04      	bge.n	800d3f6 <__kernel_rem_pio2+0x3a6>
 800d3ec:	46a0      	mov	r8, r4
 800d3ee:	e6a2      	b.n	800d136 <__kernel_rem_pio2+0xe6>
 800d3f0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d3f2:	2401      	movs	r4, #1
 800d3f4:	e7e6      	b.n	800d3c4 <__kernel_rem_pio2+0x374>
 800d3f6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d3f8:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 800d3fc:	f7f3 f8b2 	bl	8000564 <__aeabi_i2d>
 800d400:	ed9f 7baf 	vldr	d7, [pc, #700]	@ 800d6c0 <__kernel_rem_pio2+0x670>
 800d404:	e8e6 0102 	strd	r0, r1, [r6], #8
 800d408:	ed8d 7b02 	vstr	d7, [sp, #8]
 800d40c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800d410:	46b2      	mov	sl, r6
 800d412:	f04f 0800 	mov.w	r8, #0
 800d416:	9b05      	ldr	r3, [sp, #20]
 800d418:	4598      	cmp	r8, r3
 800d41a:	dd05      	ble.n	800d428 <__kernel_rem_pio2+0x3d8>
 800d41c:	ed9d 7b02 	vldr	d7, [sp, #8]
 800d420:	3701      	adds	r7, #1
 800d422:	eca5 7b02 	vstmia	r5!, {d7}
 800d426:	e7df      	b.n	800d3e8 <__kernel_rem_pio2+0x398>
 800d428:	e97a 2302 	ldrd	r2, r3, [sl, #-8]!
 800d42c:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800d430:	f7f3 f902 	bl	8000638 <__aeabi_dmul>
 800d434:	4602      	mov	r2, r0
 800d436:	460b      	mov	r3, r1
 800d438:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d43c:	f7f2 ff46 	bl	80002cc <__adddf3>
 800d440:	f108 0801 	add.w	r8, r8, #1
 800d444:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d448:	e7e5      	b.n	800d416 <__kernel_rem_pio2+0x3c6>
 800d44a:	f1cb 0000 	rsb	r0, fp, #0
 800d44e:	ec47 6b10 	vmov	d0, r6, r7
 800d452:	f7ff fd81 	bl	800cf58 <scalbn>
 800d456:	ec55 4b10 	vmov	r4, r5, d0
 800d45a:	4b9b      	ldr	r3, [pc, #620]	@ (800d6c8 <__kernel_rem_pio2+0x678>)
 800d45c:	2200      	movs	r2, #0
 800d45e:	4620      	mov	r0, r4
 800d460:	4629      	mov	r1, r5
 800d462:	f7f3 fb6f 	bl	8000b44 <__aeabi_dcmpge>
 800d466:	b300      	cbz	r0, 800d4aa <__kernel_rem_pio2+0x45a>
 800d468:	4b98      	ldr	r3, [pc, #608]	@ (800d6cc <__kernel_rem_pio2+0x67c>)
 800d46a:	2200      	movs	r2, #0
 800d46c:	4620      	mov	r0, r4
 800d46e:	4629      	mov	r1, r5
 800d470:	f7f3 f8e2 	bl	8000638 <__aeabi_dmul>
 800d474:	f7f3 fb90 	bl	8000b98 <__aeabi_d2iz>
 800d478:	4606      	mov	r6, r0
 800d47a:	f7f3 f873 	bl	8000564 <__aeabi_i2d>
 800d47e:	4b92      	ldr	r3, [pc, #584]	@ (800d6c8 <__kernel_rem_pio2+0x678>)
 800d480:	2200      	movs	r2, #0
 800d482:	f7f3 f8d9 	bl	8000638 <__aeabi_dmul>
 800d486:	460b      	mov	r3, r1
 800d488:	4602      	mov	r2, r0
 800d48a:	4629      	mov	r1, r5
 800d48c:	4620      	mov	r0, r4
 800d48e:	f7f2 ff1b 	bl	80002c8 <__aeabi_dsub>
 800d492:	f7f3 fb81 	bl	8000b98 <__aeabi_d2iz>
 800d496:	ab0c      	add	r3, sp, #48	@ 0x30
 800d498:	f10b 0b18 	add.w	fp, fp, #24
 800d49c:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 800d4a0:	f108 0801 	add.w	r8, r8, #1
 800d4a4:	f843 6028 	str.w	r6, [r3, r8, lsl #2]
 800d4a8:	e720      	b.n	800d2ec <__kernel_rem_pio2+0x29c>
 800d4aa:	4620      	mov	r0, r4
 800d4ac:	4629      	mov	r1, r5
 800d4ae:	f7f3 fb73 	bl	8000b98 <__aeabi_d2iz>
 800d4b2:	ab0c      	add	r3, sp, #48	@ 0x30
 800d4b4:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 800d4b8:	e718      	b.n	800d2ec <__kernel_rem_pio2+0x29c>
 800d4ba:	ab0c      	add	r3, sp, #48	@ 0x30
 800d4bc:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800d4c0:	f7f3 f850 	bl	8000564 <__aeabi_i2d>
 800d4c4:	4622      	mov	r2, r4
 800d4c6:	462b      	mov	r3, r5
 800d4c8:	f7f3 f8b6 	bl	8000638 <__aeabi_dmul>
 800d4cc:	4652      	mov	r2, sl
 800d4ce:	e967 0102 	strd	r0, r1, [r7, #-8]!
 800d4d2:	465b      	mov	r3, fp
 800d4d4:	4620      	mov	r0, r4
 800d4d6:	4629      	mov	r1, r5
 800d4d8:	f7f3 f8ae 	bl	8000638 <__aeabi_dmul>
 800d4dc:	3e01      	subs	r6, #1
 800d4de:	4604      	mov	r4, r0
 800d4e0:	460d      	mov	r5, r1
 800d4e2:	e716      	b.n	800d312 <__kernel_rem_pio2+0x2c2>
 800d4e4:	9906      	ldr	r1, [sp, #24]
 800d4e6:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 800d4ea:	9106      	str	r1, [sp, #24]
 800d4ec:	e8f7 0102 	ldrd	r0, r1, [r7], #8
 800d4f0:	f7f3 f8a2 	bl	8000638 <__aeabi_dmul>
 800d4f4:	4602      	mov	r2, r0
 800d4f6:	460b      	mov	r3, r1
 800d4f8:	4650      	mov	r0, sl
 800d4fa:	4659      	mov	r1, fp
 800d4fc:	f7f2 fee6 	bl	80002cc <__adddf3>
 800d500:	3601      	adds	r6, #1
 800d502:	4682      	mov	sl, r0
 800d504:	468b      	mov	fp, r1
 800d506:	9b00      	ldr	r3, [sp, #0]
 800d508:	429e      	cmp	r6, r3
 800d50a:	dc01      	bgt.n	800d510 <__kernel_rem_pio2+0x4c0>
 800d50c:	42ae      	cmp	r6, r5
 800d50e:	dde9      	ble.n	800d4e4 <__kernel_rem_pio2+0x494>
 800d510:	ab48      	add	r3, sp, #288	@ 0x120
 800d512:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 800d516:	e9c5 ab00 	strd	sl, fp, [r5]
 800d51a:	3c01      	subs	r4, #1
 800d51c:	e6fd      	b.n	800d31a <__kernel_rem_pio2+0x2ca>
 800d51e:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 800d520:	2b02      	cmp	r3, #2
 800d522:	dc0b      	bgt.n	800d53c <__kernel_rem_pio2+0x4ec>
 800d524:	2b00      	cmp	r3, #0
 800d526:	dc35      	bgt.n	800d594 <__kernel_rem_pio2+0x544>
 800d528:	d059      	beq.n	800d5de <__kernel_rem_pio2+0x58e>
 800d52a:	9b02      	ldr	r3, [sp, #8]
 800d52c:	f003 0007 	and.w	r0, r3, #7
 800d530:	f50d 7d19 	add.w	sp, sp, #612	@ 0x264
 800d534:	ecbd 8b02 	vpop	{d8}
 800d538:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d53c:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 800d53e:	2b03      	cmp	r3, #3
 800d540:	d1f3      	bne.n	800d52a <__kernel_rem_pio2+0x4da>
 800d542:	9b05      	ldr	r3, [sp, #20]
 800d544:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800d548:	eb0d 0403 	add.w	r4, sp, r3
 800d54c:	f5a4 74a4 	sub.w	r4, r4, #328	@ 0x148
 800d550:	4625      	mov	r5, r4
 800d552:	46c2      	mov	sl, r8
 800d554:	f1ba 0f00 	cmp.w	sl, #0
 800d558:	dc69      	bgt.n	800d62e <__kernel_rem_pio2+0x5de>
 800d55a:	4645      	mov	r5, r8
 800d55c:	2d01      	cmp	r5, #1
 800d55e:	f300 8087 	bgt.w	800d670 <__kernel_rem_pio2+0x620>
 800d562:	9c05      	ldr	r4, [sp, #20]
 800d564:	ab48      	add	r3, sp, #288	@ 0x120
 800d566:	441c      	add	r4, r3
 800d568:	2000      	movs	r0, #0
 800d56a:	2100      	movs	r1, #0
 800d56c:	f1b8 0f01 	cmp.w	r8, #1
 800d570:	f300 809c 	bgt.w	800d6ac <__kernel_rem_pio2+0x65c>
 800d574:	e9dd 5648 	ldrd	r5, r6, [sp, #288]	@ 0x120
 800d578:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	@ 0x128
 800d57c:	f1b9 0f00 	cmp.w	r9, #0
 800d580:	f040 80a6 	bne.w	800d6d0 <__kernel_rem_pio2+0x680>
 800d584:	9b04      	ldr	r3, [sp, #16]
 800d586:	e9c3 5600 	strd	r5, r6, [r3]
 800d58a:	e9c3 7802 	strd	r7, r8, [r3, #8]
 800d58e:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800d592:	e7ca      	b.n	800d52a <__kernel_rem_pio2+0x4da>
 800d594:	9d05      	ldr	r5, [sp, #20]
 800d596:	ab48      	add	r3, sp, #288	@ 0x120
 800d598:	441d      	add	r5, r3
 800d59a:	4644      	mov	r4, r8
 800d59c:	2000      	movs	r0, #0
 800d59e:	2100      	movs	r1, #0
 800d5a0:	2c00      	cmp	r4, #0
 800d5a2:	da35      	bge.n	800d610 <__kernel_rem_pio2+0x5c0>
 800d5a4:	f1b9 0f00 	cmp.w	r9, #0
 800d5a8:	d038      	beq.n	800d61c <__kernel_rem_pio2+0x5cc>
 800d5aa:	4602      	mov	r2, r0
 800d5ac:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800d5b0:	9c04      	ldr	r4, [sp, #16]
 800d5b2:	e9c4 2300 	strd	r2, r3, [r4]
 800d5b6:	4602      	mov	r2, r0
 800d5b8:	460b      	mov	r3, r1
 800d5ba:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	@ 0x120
 800d5be:	f7f2 fe83 	bl	80002c8 <__aeabi_dsub>
 800d5c2:	ad4a      	add	r5, sp, #296	@ 0x128
 800d5c4:	2401      	movs	r4, #1
 800d5c6:	45a0      	cmp	r8, r4
 800d5c8:	da2b      	bge.n	800d622 <__kernel_rem_pio2+0x5d2>
 800d5ca:	f1b9 0f00 	cmp.w	r9, #0
 800d5ce:	d002      	beq.n	800d5d6 <__kernel_rem_pio2+0x586>
 800d5d0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800d5d4:	4619      	mov	r1, r3
 800d5d6:	9b04      	ldr	r3, [sp, #16]
 800d5d8:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800d5dc:	e7a5      	b.n	800d52a <__kernel_rem_pio2+0x4da>
 800d5de:	9c05      	ldr	r4, [sp, #20]
 800d5e0:	ab48      	add	r3, sp, #288	@ 0x120
 800d5e2:	441c      	add	r4, r3
 800d5e4:	2000      	movs	r0, #0
 800d5e6:	2100      	movs	r1, #0
 800d5e8:	f1b8 0f00 	cmp.w	r8, #0
 800d5ec:	da09      	bge.n	800d602 <__kernel_rem_pio2+0x5b2>
 800d5ee:	f1b9 0f00 	cmp.w	r9, #0
 800d5f2:	d002      	beq.n	800d5fa <__kernel_rem_pio2+0x5aa>
 800d5f4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800d5f8:	4619      	mov	r1, r3
 800d5fa:	9b04      	ldr	r3, [sp, #16]
 800d5fc:	e9c3 0100 	strd	r0, r1, [r3]
 800d600:	e793      	b.n	800d52a <__kernel_rem_pio2+0x4da>
 800d602:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800d606:	f7f2 fe61 	bl	80002cc <__adddf3>
 800d60a:	f108 38ff 	add.w	r8, r8, #4294967295
 800d60e:	e7eb      	b.n	800d5e8 <__kernel_rem_pio2+0x598>
 800d610:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 800d614:	f7f2 fe5a 	bl	80002cc <__adddf3>
 800d618:	3c01      	subs	r4, #1
 800d61a:	e7c1      	b.n	800d5a0 <__kernel_rem_pio2+0x550>
 800d61c:	4602      	mov	r2, r0
 800d61e:	460b      	mov	r3, r1
 800d620:	e7c6      	b.n	800d5b0 <__kernel_rem_pio2+0x560>
 800d622:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 800d626:	f7f2 fe51 	bl	80002cc <__adddf3>
 800d62a:	3401      	adds	r4, #1
 800d62c:	e7cb      	b.n	800d5c6 <__kernel_rem_pio2+0x576>
 800d62e:	ed35 7b02 	vldmdb	r5!, {d7}
 800d632:	ed8d 7b00 	vstr	d7, [sp]
 800d636:	ed95 7b02 	vldr	d7, [r5, #8]
 800d63a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800d63e:	ec53 2b17 	vmov	r2, r3, d7
 800d642:	ed8d 7b06 	vstr	d7, [sp, #24]
 800d646:	f7f2 fe41 	bl	80002cc <__adddf3>
 800d64a:	4602      	mov	r2, r0
 800d64c:	460b      	mov	r3, r1
 800d64e:	4606      	mov	r6, r0
 800d650:	460f      	mov	r7, r1
 800d652:	e9dd 0100 	ldrd	r0, r1, [sp]
 800d656:	f7f2 fe37 	bl	80002c8 <__aeabi_dsub>
 800d65a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800d65e:	f7f2 fe35 	bl	80002cc <__adddf3>
 800d662:	f10a 3aff 	add.w	sl, sl, #4294967295
 800d666:	e9c5 0102 	strd	r0, r1, [r5, #8]
 800d66a:	e9c5 6700 	strd	r6, r7, [r5]
 800d66e:	e771      	b.n	800d554 <__kernel_rem_pio2+0x504>
 800d670:	ed34 7b02 	vldmdb	r4!, {d7}
 800d674:	e9d4 ab02 	ldrd	sl, fp, [r4, #8]
 800d678:	ec51 0b17 	vmov	r0, r1, d7
 800d67c:	4652      	mov	r2, sl
 800d67e:	465b      	mov	r3, fp
 800d680:	ed8d 7b00 	vstr	d7, [sp]
 800d684:	f7f2 fe22 	bl	80002cc <__adddf3>
 800d688:	4602      	mov	r2, r0
 800d68a:	460b      	mov	r3, r1
 800d68c:	4606      	mov	r6, r0
 800d68e:	460f      	mov	r7, r1
 800d690:	e9dd 0100 	ldrd	r0, r1, [sp]
 800d694:	f7f2 fe18 	bl	80002c8 <__aeabi_dsub>
 800d698:	4652      	mov	r2, sl
 800d69a:	465b      	mov	r3, fp
 800d69c:	f7f2 fe16 	bl	80002cc <__adddf3>
 800d6a0:	3d01      	subs	r5, #1
 800d6a2:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800d6a6:	e9c4 6700 	strd	r6, r7, [r4]
 800d6aa:	e757      	b.n	800d55c <__kernel_rem_pio2+0x50c>
 800d6ac:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800d6b0:	f7f2 fe0c 	bl	80002cc <__adddf3>
 800d6b4:	f108 38ff 	add.w	r8, r8, #4294967295
 800d6b8:	e758      	b.n	800d56c <__kernel_rem_pio2+0x51c>
 800d6ba:	bf00      	nop
 800d6bc:	f3af 8000 	nop.w
	...
 800d6c8:	41700000 	.word	0x41700000
 800d6cc:	3e700000 	.word	0x3e700000
 800d6d0:	9b04      	ldr	r3, [sp, #16]
 800d6d2:	9a04      	ldr	r2, [sp, #16]
 800d6d4:	601d      	str	r5, [r3, #0]
 800d6d6:	f106 4400 	add.w	r4, r6, #2147483648	@ 0x80000000
 800d6da:	605c      	str	r4, [r3, #4]
 800d6dc:	609f      	str	r7, [r3, #8]
 800d6de:	f108 4300 	add.w	r3, r8, #2147483648	@ 0x80000000
 800d6e2:	60d3      	str	r3, [r2, #12]
 800d6e4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800d6e8:	6110      	str	r0, [r2, #16]
 800d6ea:	6153      	str	r3, [r2, #20]
 800d6ec:	e71d      	b.n	800d52a <__kernel_rem_pio2+0x4da>
 800d6ee:	bf00      	nop

0800d6f0 <floor>:
 800d6f0:	ec51 0b10 	vmov	r0, r1, d0
 800d6f4:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800d6f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d6fc:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 800d700:	2e13      	cmp	r6, #19
 800d702:	460c      	mov	r4, r1
 800d704:	4605      	mov	r5, r0
 800d706:	4680      	mov	r8, r0
 800d708:	dc34      	bgt.n	800d774 <floor+0x84>
 800d70a:	2e00      	cmp	r6, #0
 800d70c:	da17      	bge.n	800d73e <floor+0x4e>
 800d70e:	a332      	add	r3, pc, #200	@ (adr r3, 800d7d8 <floor+0xe8>)
 800d710:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d714:	f7f2 fdda 	bl	80002cc <__adddf3>
 800d718:	2200      	movs	r2, #0
 800d71a:	2300      	movs	r3, #0
 800d71c:	f7f3 fa1c 	bl	8000b58 <__aeabi_dcmpgt>
 800d720:	b150      	cbz	r0, 800d738 <floor+0x48>
 800d722:	2c00      	cmp	r4, #0
 800d724:	da55      	bge.n	800d7d2 <floor+0xe2>
 800d726:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 800d72a:	432c      	orrs	r4, r5
 800d72c:	2500      	movs	r5, #0
 800d72e:	42ac      	cmp	r4, r5
 800d730:	4c2b      	ldr	r4, [pc, #172]	@ (800d7e0 <floor+0xf0>)
 800d732:	bf08      	it	eq
 800d734:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 800d738:	4621      	mov	r1, r4
 800d73a:	4628      	mov	r0, r5
 800d73c:	e023      	b.n	800d786 <floor+0x96>
 800d73e:	4f29      	ldr	r7, [pc, #164]	@ (800d7e4 <floor+0xf4>)
 800d740:	4137      	asrs	r7, r6
 800d742:	ea01 0307 	and.w	r3, r1, r7
 800d746:	4303      	orrs	r3, r0
 800d748:	d01d      	beq.n	800d786 <floor+0x96>
 800d74a:	a323      	add	r3, pc, #140	@ (adr r3, 800d7d8 <floor+0xe8>)
 800d74c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d750:	f7f2 fdbc 	bl	80002cc <__adddf3>
 800d754:	2200      	movs	r2, #0
 800d756:	2300      	movs	r3, #0
 800d758:	f7f3 f9fe 	bl	8000b58 <__aeabi_dcmpgt>
 800d75c:	2800      	cmp	r0, #0
 800d75e:	d0eb      	beq.n	800d738 <floor+0x48>
 800d760:	2c00      	cmp	r4, #0
 800d762:	bfbe      	ittt	lt
 800d764:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 800d768:	4133      	asrlt	r3, r6
 800d76a:	18e4      	addlt	r4, r4, r3
 800d76c:	ea24 0407 	bic.w	r4, r4, r7
 800d770:	2500      	movs	r5, #0
 800d772:	e7e1      	b.n	800d738 <floor+0x48>
 800d774:	2e33      	cmp	r6, #51	@ 0x33
 800d776:	dd0a      	ble.n	800d78e <floor+0x9e>
 800d778:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 800d77c:	d103      	bne.n	800d786 <floor+0x96>
 800d77e:	4602      	mov	r2, r0
 800d780:	460b      	mov	r3, r1
 800d782:	f7f2 fda3 	bl	80002cc <__adddf3>
 800d786:	ec41 0b10 	vmov	d0, r0, r1
 800d78a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d78e:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 800d792:	f04f 37ff 	mov.w	r7, #4294967295
 800d796:	40df      	lsrs	r7, r3
 800d798:	4207      	tst	r7, r0
 800d79a:	d0f4      	beq.n	800d786 <floor+0x96>
 800d79c:	a30e      	add	r3, pc, #56	@ (adr r3, 800d7d8 <floor+0xe8>)
 800d79e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d7a2:	f7f2 fd93 	bl	80002cc <__adddf3>
 800d7a6:	2200      	movs	r2, #0
 800d7a8:	2300      	movs	r3, #0
 800d7aa:	f7f3 f9d5 	bl	8000b58 <__aeabi_dcmpgt>
 800d7ae:	2800      	cmp	r0, #0
 800d7b0:	d0c2      	beq.n	800d738 <floor+0x48>
 800d7b2:	2c00      	cmp	r4, #0
 800d7b4:	da0a      	bge.n	800d7cc <floor+0xdc>
 800d7b6:	2e14      	cmp	r6, #20
 800d7b8:	d101      	bne.n	800d7be <floor+0xce>
 800d7ba:	3401      	adds	r4, #1
 800d7bc:	e006      	b.n	800d7cc <floor+0xdc>
 800d7be:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 800d7c2:	2301      	movs	r3, #1
 800d7c4:	40b3      	lsls	r3, r6
 800d7c6:	441d      	add	r5, r3
 800d7c8:	4545      	cmp	r5, r8
 800d7ca:	d3f6      	bcc.n	800d7ba <floor+0xca>
 800d7cc:	ea25 0507 	bic.w	r5, r5, r7
 800d7d0:	e7b2      	b.n	800d738 <floor+0x48>
 800d7d2:	2500      	movs	r5, #0
 800d7d4:	462c      	mov	r4, r5
 800d7d6:	e7af      	b.n	800d738 <floor+0x48>
 800d7d8:	8800759c 	.word	0x8800759c
 800d7dc:	7e37e43c 	.word	0x7e37e43c
 800d7e0:	bff00000 	.word	0xbff00000
 800d7e4:	000fffff 	.word	0x000fffff

0800d7e8 <_init>:
 800d7e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d7ea:	bf00      	nop
 800d7ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d7ee:	bc08      	pop	{r3}
 800d7f0:	469e      	mov	lr, r3
 800d7f2:	4770      	bx	lr

0800d7f4 <_fini>:
 800d7f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d7f6:	bf00      	nop
 800d7f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d7fa:	bc08      	pop	{r3}
 800d7fc:	469e      	mov	lr, r3
 800d7fe:	4770      	bx	lr
