
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.008274                       # Number of seconds simulated
sim_ticks                                  8273589000                       # Number of ticks simulated
final_tick                                 8273589000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 172309                       # Simulator instruction rate (inst/s)
host_op_rate                                   325166                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              208986752                       # Simulator tick rate (ticks/s)
host_mem_usage                                 735660                       # Number of bytes of host memory used
host_seconds                                    39.59                       # Real time elapsed on the host
sim_insts                                     6821567                       # Number of instructions simulated
sim_ops                                      12873015                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   8273589000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         159104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        1335424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1494528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       159104                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        159104                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       383744                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          383744                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            2486                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           20866                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               23352                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         5996                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               5996                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          19230349                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         161408066                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             180638415                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     19230349                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         19230349                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       46381806                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             46381806                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       46381806                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         19230349                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        161408066                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            227020221                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      5996.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2486.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     20657.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.009967252500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          362                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          362                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               51729                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               5619                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       23352                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       5996                       # Number of write requests accepted
system.mem_ctrls.readBursts                     23352                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     5996                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1481152                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   13376                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  381696                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1494528                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               383744                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    209                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1304                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1207                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1485                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1351                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1292                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1399                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1551                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1472                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1595                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1464                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1708                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1664                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1640                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1604                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1271                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1136                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               220                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               209                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               330                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               203                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               211                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               326                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               490                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               529                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               440                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               435                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              493                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              529                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              519                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              496                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              338                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              196                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    8273570500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 23352                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 5996                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   18454                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    3580                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     854                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     226                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         8726                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    213.130415                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   133.727646                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   256.840158                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4116     47.17%     47.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2474     28.35%     75.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          721      8.26%     83.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          398      4.56%     88.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          210      2.41%     90.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          140      1.60%     92.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           86      0.99%     93.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           79      0.91%     94.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          502      5.75%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         8726                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          362                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      63.892265                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     34.189071                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    225.609380                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255           352     97.24%     97.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            8      2.21%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            1      0.28%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            1      0.28%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           362                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          362                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.475138                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.449396                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.950690                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              284     78.45%     78.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                8      2.21%     80.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               46     12.71%     93.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               24      6.63%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           362                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst       159104                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      1322048                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       381696                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 19230348.522267665714                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 159791355.359808176756                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 46134271.354305855930                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         2486                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        20866                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         5996                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     90156500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    784066750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 178126680500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     36265.69                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     37576.28                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  29707585.14                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                    440292000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               874223250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  115715000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     19024.85                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37774.85                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       179.02                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        46.13                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    180.64                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     46.38                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.76                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.40                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.36                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.81                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    15873                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    4494                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 68.59                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                74.95                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     281912.58                       # Average gap between requests
system.mem_ctrls.pageHitRate                    69.90                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 31715880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 16827030                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                78975540                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               13143960                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         186850560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            222849480                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              6010080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       780880050                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        60575040                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       1422946320                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             2820773940                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            340.937160                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           7769001000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      5561500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      79040000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   5899025250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    157731250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     419766250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   1712464750                       # Time in different power states
system.mem_ctrls_1.actEnergy                 30687720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 16288140                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                86265480                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy               17988120                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         186235920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            236886870                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              6349440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       780562560                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        44589600                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       1421086200                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             2826940050                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            341.682437                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           7737682500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      6939750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      78780000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   5909688000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    116120250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     450138750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   1711922250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   8273589000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 1741264                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1741264                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             47541                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              1452759                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  101176                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               2143                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         1452759                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            1001956                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           450803                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        14001                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   8273589000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     1962938                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      736248                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1825                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           268                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   8273589000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   8273589000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      891393                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           495                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    69                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      8273589000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         16547179                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             976602                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        9039211                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     1741264                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1103132                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      15329643                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   95664                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  244                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1136                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           55                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           78                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    891205                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 15010                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           16355590                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.059612                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.571052                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 13628786     83.33%     83.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   144713      0.88%     84.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   170440      1.04%     85.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   295407      1.81%     87.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   127904      0.78%     87.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    69935      0.43%     88.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    83828      0.51%     88.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    82104      0.50%     89.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  1752473     10.71%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             16355590                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.105230                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.546269                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   733547                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              13158470                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   1623463                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                792278                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  47832                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               16856483                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  47832                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   877044                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                11419730                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          20708                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   1739731                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               2250545                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               16633615                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 36601                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 383963                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  21874                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                1214653                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents              281                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands            23029624                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              41683890                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         26797528                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups            216727                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              17886983                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  5142641                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts               1044                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts           1028                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   5599890                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              2063275                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              798708                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             90540                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            33623                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   16202656                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                1694                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  15010848                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              8600                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         3331334                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      4642509                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            833                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      16355590                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.917781                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.766110                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            11012820     67.33%     67.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             2368019     14.48%     81.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              547900      3.35%     85.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              527525      3.23%     88.39% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              733457      4.48%     92.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              502853      3.07%     95.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              280817      1.72%     97.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              226133      1.38%     99.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              156066      0.95%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        16355590                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  112814     82.19%     82.19% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     82.19% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     82.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     82.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     82.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                    12      0.01%     82.20% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     82.20% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     82.20% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     82.20% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     82.20% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     82.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      2      0.00%     82.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     82.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    141      0.10%     82.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     82.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    264      0.19%     82.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     9      0.01%     82.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     82.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     82.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   35      0.03%     82.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     82.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     82.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     82.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     82.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     82.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     82.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     82.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     82.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     82.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     82.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     82.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     82.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     82.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     82.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     82.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     82.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     82.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     82.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     82.53% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  12492      9.10%     91.63% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 10516      7.66%     99.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               718      0.52%     99.81% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite              257      0.19%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass            139305      0.93%      0.93% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              11344771     75.58%     76.51% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                31301      0.21%     76.71% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                702348      4.68%     81.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                5622      0.04%     81.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     81.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1379      0.01%     81.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     81.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     81.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     81.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     81.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     81.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 8218      0.05%     81.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     81.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                18281      0.12%     81.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     81.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                17255      0.11%     81.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                8541      0.06%     81.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2801      0.02%     81.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               6      0.00%     81.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               2      0.00%     81.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              1      0.00%     81.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.81% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1951736     13.00%     94.81% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              731413      4.87%     99.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           33487      0.22%     99.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          14381      0.10%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               15010848                       # Type of FU issued
system.cpu.iq.rate                           0.907155                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      137260                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.009144                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           46298741                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          19341414                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     14773939                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads              224405                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes             194424                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses       102858                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               14896339                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                  112464                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           357977                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       430403                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         6111                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          165                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       209768                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads           41                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           445                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  47832                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 1156466                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                485108                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            16204350                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              1385                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               2063275                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               798708                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               1227                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   6495                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                468206                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            165                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          20786                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        33947                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                54733                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              14927986                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               1963906                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             82862                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      2700144                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  1439046                       # Number of branches executed
system.cpu.iew.exec_stores                     736238                       # Number of stores executed
system.cpu.iew.exec_rate                     0.902147                       # Inst execution rate
system.cpu.iew.wb_sent                       14891921                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      14876797                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  11758298                       # num instructions producing a value
system.cpu.iew.wb_consumers                  20306820                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.899053                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.579032                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         3331497                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             861                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             47713                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     15902660                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.809488                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.129636                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     12899965     81.12%     81.12% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       911190      5.73%     86.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       302868      1.90%     88.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       410689      2.58%     91.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        96261      0.61%     91.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       138813      0.87%     92.81% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        21285      0.13%     92.95% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        55509      0.35%     93.30% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      1066080      6.70%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     15902660                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              6821567                       # Number of instructions committed
system.cpu.commit.committedOps               12873015                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        2221812                       # Number of memory references committed
system.cpu.commit.loads                       1632872                       # Number of loads committed
system.cpu.commit.membars                          24                       # Number of memory barriers committed
system.cpu.commit.branches                    1314974                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                      77100                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  12715140                       # Number of committed integer instructions.
system.cpu.commit.function_calls                58646                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass       121572      0.94%      0.94% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          9872144     76.69%     77.63% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           26486      0.21%     77.84% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv           587175      4.56%     82.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           2920      0.02%     82.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     82.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1344      0.01%     82.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     82.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     82.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     82.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     82.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     82.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6570      0.05%     82.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     82.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           11764      0.09%     82.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     82.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           12846      0.10%     82.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           6958      0.05%     82.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     82.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     82.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1418      0.01%     82.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     82.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     82.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     82.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     82.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     82.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            3      0.00%     82.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            2      0.00%     82.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     82.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            1      0.00%     82.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     82.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     82.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     82.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     82.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     82.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     82.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     82.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     82.74% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1612747     12.53%     95.27% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         576561      4.48%     99.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        20125      0.16%     99.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        12379      0.10%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          12873015                       # Class of committed instruction
system.cpu.commit.bw_lim_events               1066080                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     31041092                       # The number of ROB reads
system.cpu.rob.rob_writes                    32863922                       # The number of ROB writes
system.cpu.timesIdled                            1615                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          191589                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     6821567                       # Number of Instructions Simulated
system.cpu.committedOps                      12873015                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.425715                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.425715                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.412250                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.412250                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 23104847                       # number of integer regfile reads
system.cpu.int_regfile_writes                14051102                       # number of integer regfile writes
system.cpu.fp_regfile_reads                    143733                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    81302                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   7377841                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  6149243                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 5405165                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    756                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   8273589000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1016.597511                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2126215                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            401461                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              5.296193                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            181500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1016.597511                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.992771                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.992771                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           75                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          948                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           9173953                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          9173953                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   8273589000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      1159511                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1159511                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       565235                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         565235                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data      1724746                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1724746                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1724746                       # number of overall hits
system.cpu.dcache.overall_hits::total         1724746                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data       444668                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        444668                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data        23709                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        23709                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data       468377                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         468377                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       468377                       # number of overall misses
system.cpu.dcache.overall_misses::total        468377                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  10055345500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  10055345500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    953139996                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    953139996                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data  11008485496                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  11008485496                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  11008485496                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  11008485496                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1604179                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1604179                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       588944                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       588944                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      2193123                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2193123                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      2193123                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2193123                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.277194                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.277194                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.040257                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.040257                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.213566                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.213566                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.213566                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.213566                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 22613.152959                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 22613.152959                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 40201.611034                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 40201.611034                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 23503.471554                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 23503.471554                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 23503.471554                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 23503.471554                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        32374                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1080                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               525                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              14                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    61.664762                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    77.142857                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       362514                       # number of writebacks
system.cpu.dcache.writebacks::total            362514                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        66903                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        66903                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            9                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            9                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        66912                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        66912                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        66912                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        66912                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       377765                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       377765                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        23700                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        23700                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data       401465                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       401465                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       401465                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       401465                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   5526692500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   5526692500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    929057496                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    929057496                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   6455749996                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   6455749996                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   6455749996                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   6455749996                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.235488                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.235488                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.040242                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.040242                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.183056                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.183056                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.183056                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.183056                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 14629.974984                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 14629.974984                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 39200.738228                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 39200.738228                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 16080.480231                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 16080.480231                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 16080.480231                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 16080.480231                       # average overall mshr miss latency
system.cpu.dcache.replacements                 400437                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   8273589000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   8273589000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   8273589000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           506.840186                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              890316                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2976                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            299.165323                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   506.840186                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.989922                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.989922                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           93                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          243                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          176                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1785380                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1785380                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   8273589000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       887340                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          887340                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       887340                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           887340                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       887340                       # number of overall hits
system.cpu.icache.overall_hits::total          887340                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3862                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3862                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         3862                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3862                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3862                       # number of overall misses
system.cpu.icache.overall_misses::total          3862                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    280508499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    280508499                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    280508499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    280508499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    280508499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    280508499                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       891202                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       891202                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       891202                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       891202                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       891202                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       891202                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.004333                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004333                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.004333                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004333                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.004333                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004333                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 72632.961937                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 72632.961937                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 72632.961937                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 72632.961937                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 72632.961937                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 72632.961937                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1024                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                19                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    53.894737                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2463                       # number of writebacks
system.cpu.icache.writebacks::total              2463                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          886                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          886                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          886                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          886                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          886                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          886                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2976                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2976                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         2976                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2976                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2976                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2976                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    227071000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    227071000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    227071000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    227071000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    227071000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    227071000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003339                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003339                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003339                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003339                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003339                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003339                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 76300.739247                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 76300.739247                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 76300.739247                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 76300.739247                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 76300.739247                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 76300.739247                       # average overall mshr miss latency
system.cpu.icache.replacements                   2463                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   8273589000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   8273589000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   8273589000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4031.511050                       # Cycle average of tags in use
system.l2.tags.total_refs                      807192                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     24373                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     33.118287                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      57.303500                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       106.478275                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      3867.729274                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.013990                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.025996                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.944270                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.984256                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          179                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          888                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3029                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  12941061                       # Number of tag accesses
system.l2.tags.data_accesses                 12941061                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED   8273589000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks       362514                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           362514                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks         2445                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2445                       # number of WritebackClean hits
system.l2.ReadExReq_hits::.cpu.data             15459                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 15459                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu.inst            485                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                485                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data        365136                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            365136                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst                  485                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               380595                       # number of demand (read+write) hits
system.l2.demand_hits::total                   381080                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 485                       # number of overall hits
system.l2.overall_hits::.cpu.data              380595                       # number of overall hits
system.l2.overall_hits::total                  381080                       # number of overall hits
system.l2.UpgradeReq_misses::.cpu.data              4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  4                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::.cpu.data            8237                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                8237                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst         2487                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2487                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data        12629                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           12629                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst               2487                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              20866                       # number of demand (read+write) misses
system.l2.demand_misses::total                  23353                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2487                       # number of overall misses
system.l2.overall_misses::.cpu.data             20866                       # number of overall misses
system.l2.overall_misses::total                 23353                       # number of overall misses
system.l2.UpgradeReq_miss_latency::.cpu.data       115000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       115000                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu.data    724705000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     724705000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst    217413500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    217413500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data   1125097500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1125097500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst    217413500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   1849802500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2067216000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    217413500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   1849802500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2067216000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks       362514                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       362514                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks         2445                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2445                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                4                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data         23696                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             23696                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst         2972                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2972                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data       377765                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        377765                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst             2972                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           401461                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               404433                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2972                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          401461                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              404433                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::.cpu.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total               1                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::.cpu.data     0.347611                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.347611                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.836810                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.836810                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.033431                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.033431                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.836810                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.051975                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.057743                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.836810                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.051975                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.057743                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu.data        28750                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total        28750                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu.data 87981.668083                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 87981.668083                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 87419.983916                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87419.983916                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 89088.407633                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 89088.407633                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 87419.983916                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 88651.514425                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 88520.361410                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 87419.983916                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 88651.514425                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 88520.361410                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                5996                       # number of writebacks
system.l2.writebacks::total                      5996                       # number of writebacks
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.CleanEvict_mshr_misses::.writebacks          100                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           100                       # number of CleanEvict MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu.data            4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             4                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu.data         8237                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           8237                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2486                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2486                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data        12629                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        12629                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst          2486                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         20866                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             23352                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2486                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        20866                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            23352                       # number of overall MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu.data        75000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        75000                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    642335000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    642335000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    192540000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    192540000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    998807500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    998807500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst    192540000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   1641142500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1833682500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    192540000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   1641142500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1833682500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.347611                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.347611                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.836474                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.836474                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.033431                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.033431                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.836474                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.051975                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.057740                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.836474                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.051975                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.057740                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu.data        18750                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        18750                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 77981.668083                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 77981.668083                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 77449.718423                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77449.718423                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 79088.407633                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79088.407633                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 77449.718423                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 78651.514425                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 78523.573998                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 77449.718423                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 78651.514425                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 78523.573998                       # average overall mshr miss latency
system.l2.replacements                          20277                       # number of replacements
system.membus.snoop_filter.tot_requests         42435                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        19089                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   8273589000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              15115                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         5996                       # Transaction distribution
system.membus.trans_dist::CleanEvict            13083                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                4                       # Transaction distribution
system.membus.trans_dist::ReadExReq              8237                       # Transaction distribution
system.membus.trans_dist::ReadExResp             8237                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         15115                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        65787                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        65787                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  65787                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1878272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1878272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1878272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             23356                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   23356    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               23356                       # Request fanout histogram
system.membus.reqLayer2.occupancy            72248500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy          124973500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.5                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests       807341                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       402911                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests           49                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           1302                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         1301                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   8273589000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            380741                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       368510                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2463                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           52204                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               4                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              4                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            23696                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           23696                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2976                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       377765                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         8411                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1203367                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1211778                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       347840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     48894400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               49242240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           20281                       # Total snoops (count)
system.tol2bus.snoopTraffic                    384000                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           424718                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003200                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.056518                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 423360     99.68%     99.68% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1357      0.32%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             424718                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          768647500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           4465996                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         602193500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             7.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
