

================================================================
== Vitis HLS Report for 'get_image_stream'
================================================================
* Date:           Wed Jun  7 23:11:35 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        chls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  11.00 ns|  1.838 ns|     2.97 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    32774|    32774|  0.361 ms|  0.361 ms|  32774|  32774|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------+-------------------------------------------+---------+---------+----------+----------+-------+-------+---------+
        |                                                     |                                           |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
        |                       Instance                      |                   Module                  |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
        +-----------------------------------------------------+-------------------------------------------+---------+---------+----------+----------+-------+-------+---------+
        |grp_get_image_stream_Pipeline_VITIS_LOOP_16_1_fu_71  |get_image_stream_Pipeline_VITIS_LOOP_16_1  |    32770|    32770|  0.360 ms|  0.360 ms|  32770|  32770|       no|
        +-----------------------------------------------------+-------------------------------------------+---------+---------+----------+----------+-------+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|       4|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|      83|     107|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      99|    -|
|Register         |        -|     -|       8|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      91|     210|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------+-------------------------------------------+---------+----+----+-----+-----+
    |                       Instance                      |                   Module                  | BRAM_18K| DSP| FF | LUT | URAM|
    +-----------------------------------------------------+-------------------------------------------+---------+----+----+-----+-----+
    |grp_get_image_stream_Pipeline_VITIS_LOOP_16_1_fu_71  |get_image_stream_Pipeline_VITIS_LOOP_16_1  |        0|   0|  83|  107|    0|
    +-----------------------------------------------------+-------------------------------------------+---------+----+----+-----+-----+
    |Total                                                |                                           |        0|   0|  83|  107|    0|
    +-----------------------------------------------------+-------------------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    |ap_block_state4  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   4|           2|           2|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  31|          6|    1|          6|
    |ap_done                           |   9|          2|    1|          2|
    |end_len_strm_blk_n                |   9|          2|    1|          2|
    |end_len_strm_din                  |  14|          3|    1|          3|
    |input_stream_TREADY_int_regslice  |   9|          2|    1|          2|
    |len_strm_blk_n                    |   9|          2|    1|          2|
    |msg_strm_write                    |   9|          2|    1|          2|
    |real_start                        |   9|          2|    1|          2|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  99|         21|    8|         21|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------+---+----+-----+-----------+
    |                               Name                               | FF| LUT| Bits| Const Bits|
    +------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                         |  5|   0|    5|          0|
    |ap_done_reg                                                       |  1|   0|    1|          0|
    |grp_get_image_stream_Pipeline_VITIS_LOOP_16_1_fu_71_ap_start_reg  |  1|   0|    1|          0|
    |start_once_reg                                                    |  1|   0|    1|          0|
    +------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                             |  8|   0|    8|          0|
    +------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+-----------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+-----------------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk                       |   in|    1|  ap_ctrl_hs|       get_image_stream|  return value|
|ap_rst                       |   in|    1|  ap_ctrl_hs|       get_image_stream|  return value|
|ap_start                     |   in|    1|  ap_ctrl_hs|       get_image_stream|  return value|
|start_full_n                 |   in|    1|  ap_ctrl_hs|       get_image_stream|  return value|
|ap_done                      |  out|    1|  ap_ctrl_hs|       get_image_stream|  return value|
|ap_continue                  |   in|    1|  ap_ctrl_hs|       get_image_stream|  return value|
|ap_idle                      |  out|    1|  ap_ctrl_hs|       get_image_stream|  return value|
|ap_ready                     |  out|    1|  ap_ctrl_hs|       get_image_stream|  return value|
|start_out                    |  out|    1|  ap_ctrl_hs|       get_image_stream|  return value|
|start_write                  |  out|    1|  ap_ctrl_hs|       get_image_stream|  return value|
|input_stream_TDATA           |   in|   64|        axis|  input_stream_V_data_V|       pointer|
|input_stream_TVALID          |   in|    1|        axis|  input_stream_V_dest_V|       pointer|
|input_stream_TREADY          |  out|    1|        axis|  input_stream_V_dest_V|       pointer|
|input_stream_TDEST           |   in|    1|        axis|  input_stream_V_dest_V|       pointer|
|input_stream_TKEEP           |   in|    8|        axis|  input_stream_V_keep_V|       pointer|
|input_stream_TSTRB           |   in|    8|        axis|  input_stream_V_strb_V|       pointer|
|input_stream_TUSER           |   in|    1|        axis|  input_stream_V_user_V|       pointer|
|input_stream_TLAST           |   in|    1|        axis|  input_stream_V_last_V|       pointer|
|input_stream_TID             |   in|    1|        axis|    input_stream_V_id_V|       pointer|
|msg_strm_din                 |  out|   64|     ap_fifo|               msg_strm|       pointer|
|msg_strm_num_data_valid      |   in|   16|     ap_fifo|               msg_strm|       pointer|
|msg_strm_fifo_cap            |   in|   16|     ap_fifo|               msg_strm|       pointer|
|msg_strm_full_n              |   in|    1|     ap_fifo|               msg_strm|       pointer|
|msg_strm_write               |  out|    1|     ap_fifo|               msg_strm|       pointer|
|len_strm_din                 |  out|   64|     ap_fifo|               len_strm|       pointer|
|len_strm_num_data_valid      |   in|    2|     ap_fifo|               len_strm|       pointer|
|len_strm_fifo_cap            |   in|    2|     ap_fifo|               len_strm|       pointer|
|len_strm_full_n              |   in|    1|     ap_fifo|               len_strm|       pointer|
|len_strm_write               |  out|    1|     ap_fifo|               len_strm|       pointer|
|end_len_strm_din             |  out|    1|     ap_fifo|           end_len_strm|       pointer|
|end_len_strm_num_data_valid  |   in|    2|     ap_fifo|           end_len_strm|       pointer|
|end_len_strm_fifo_cap        |   in|    2|     ap_fifo|           end_len_strm|       pointer|
|end_len_strm_full_n          |   in|    1|     ap_fifo|           end_len_strm|       pointer|
|end_len_strm_write           |  out|    1|     ap_fifo|           end_len_strm|       pointer|
+-----------------------------+-----+-----+------------+-----------------------+--------------+

