Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Fri Mar 17 16:12:27 2023
| Host         : big02.seas.upenn.edu running 64-bit openSUSE Leap 15.4
| Command      : report_design_analysis -file ./output/post_route_design_analysis_report.txt
| Design       : lc4_system
| Device       : xc7z020
| Design State : Routed
---------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. Initial Estimated Router Congestion Reporting
5. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |                                                                                                                                                                                                                                                                        Path #1                                                                                                                                                                                                                                                                        |
+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               | 57.250                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |
| Path Delay                | 52.577                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |
| Logic Delay               | 15.161(29%)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
| Net Delay                 | 37.416(71%)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
| Clock Skew                | -0.055                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |
| Slack                     | 4.505                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |
| Clock Relationship        | Safely Timed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
| Logic Levels              | 61                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    |
| Routes                    | 49                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    |
| Logical Path              | FDRE-(3)-LUT6-(17)-LUT6-(72)-LUT3-(3)-LUT6-(37)-LUT2-(54)-LUT5-(1)-CARRY4-CARRY4-LUT5-(5)-LUT6-(1)-CARRY4-(1)-CARRY4-LUT4-(6)-LUT4-(1)-CARRY4-CARRY4-LUT4-(5)-LUT3-(1)-CARRY4-CARRY4-LUT5-(1)-LUT3-(1)-CARRY4-LUT5-(1)-LUT3-(1)-CARRY4-LUT4-(6)-LUT2-(1)-LUT6-(1)-CARRY4-LUT5-(1)-LUT3-(1)-CARRY4-LUT4-(6)-LUT4-(1)-CARRY4-CARRY4-LUT4-(5)-LUT2-(1)-LUT6-(1)-CARRY4-LUT5-(1)-LUT3-(1)-CARRY4-LUT4-(6)-LUT2-(1)-LUT6-(1)-CARRY4-LUT4-(3)-LUT4-(1)-CARRY4-(25)-LUT4-(1)-LUT4-(1)-CARRY4-LUT4-(5)-LUT4-(1)-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT5-(1)-FDRE |
| Start Point Clock         | clk_processor_design_1_clk_wiz_0_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    |
| End Point Clock           | clk_processor_design_1_clk_wiz_0_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    |
| DSP Block                 | None                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
| BRAM                      | None                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
| IO Crossings              | 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
| Config Crossings          | 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
| SLR Crossings             | 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
| PBlocks                   | 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
| High Fanout               | 72                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    |
| Dont Touch                | 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
| Mark Debug                | 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
| Start Point Pin Primitive | FDRE/C                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |
| End Point Pin Primitive   | FDRE/D                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |
| Start Point Pin           | state_reg[3]/C                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| End Point Pin             | state_reg[13]/D                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |
+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (308, 299)


2. Logic Level Distribution
---------------------------

+------------------------------------+-------------+----+-----+-----+----+----+---+---+---+---+---+----+----+----+----+----+----+----+
|           End Point Clock          | Requirement |  0 |  1  |  2  |  3 |  4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 60 | 61 | 62 | 63 |
+------------------------------------+-------------+----+-----+-----+----+----+---+---+---+---+---+----+----+----+----+----+----+----+
| clk_processor_design_1_clk_wiz_0_0 | 57.250ns    |  6 | 509 | 180 | 47 | 15 | 9 | 6 | 6 | 4 | 4 |  4 |  4 |  4 |  1 | 12 |  1 |  2 |
| clk_vga_design_1_clk_wiz_0_0       | 20.000ns    | 88 |  24 |   0 |  0 |  0 | 0 | 0 | 0 | 0 | 0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |
| clk_vga_inv_design_1_clk_wiz_0_0   | 20.000ns    | 16 |  23 |  30 |  5 |  0 | 0 | 0 | 0 | 0 | 0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |
+------------------------------------+-------------+----+-----+-----+----+----+---+---+---+---+---+----+----+----+----+----+----+----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Congestion | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* No congestion windows are found above level 5


4. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+------+-------+------------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Percentage Tiles | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* No initial estimated congestion windows are found above level 5


5. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


