
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.36+3 (git sha1 a53032104, aarch64-apple-darwin20.2-clang 10.0.0-4ubuntu1 -fPIC -Os)


-- Running command `read_verilog -sv d12_sjg2_tiny_game_of_life/src/toplevel_chip.v d12_sjg2_tiny_game_of_life/src/chip.v; synth -flatten -top toplevel_chip; setundef -undriven -zero; setundef -zero; async2sync; synth -top toplevel_chip; rename toplevel_chip d12_sjg2_tiny_game_of_life; write_verilog -attr2comment d12_sjg2_tiny_game_of_life/flattened.v; check; stat;' --

1. Executing Verilog-2005 frontend: d12_sjg2_tiny_game_of_life/src/toplevel_chip.v
Parsing SystemVerilog input from `d12_sjg2_tiny_game_of_life/src/toplevel_chip.v' to AST representation.
Generating RTLIL representation for module `\toplevel_chip'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: d12_sjg2_tiny_game_of_life/src/chip.v
Parsing SystemVerilog input from `d12_sjg2_tiny_game_of_life/src/chip.v' to AST representation.
Generating RTLIL representation for module `\my_chip'.
Generating RTLIL representation for module `\tile_state_reg'.
Generating RTLIL representation for module `\is_pixel_in_tile'.
Generating RTLIL representation for module `\one_hot_to_idx'.
Generating RTLIL representation for module `\vga'.
Successfully finished Verilog frontend.

3. Executing SYNTH pass.

3.1. Executing HIERARCHY pass (managing design hierarchy).

3.1.1. Analyzing design hierarchy..
Top module:  \toplevel_chip
Used module:     \my_chip
Used module:         \tile_state_reg
Used module:         \is_pixel_in_tile
Used module:         \one_hot_to_idx
Used module:         \vga
Parameter \tile_row = 7
Parameter \tile_col = 7

3.1.2. Executing AST frontend in derive mode using pre-parsed AST for module `\tile_state_reg'.
Parameter \tile_row = 7
Parameter \tile_col = 7
Generating RTLIL representation for module `$paramod$b5deb40d5ee790b5dd6404b2bfba9fa52593d2e6\tile_state_reg'.
Parameter \tile_row = 7
Parameter \tile_col = 6

3.1.3. Executing AST frontend in derive mode using pre-parsed AST for module `\tile_state_reg'.
Parameter \tile_row = 7
Parameter \tile_col = 6
Generating RTLIL representation for module `$paramod$99799d0bee71d56571ca71fa79f506bfcfa19d2d\tile_state_reg'.
Parameter \tile_row = 7
Parameter \tile_col = 5

3.1.4. Executing AST frontend in derive mode using pre-parsed AST for module `\tile_state_reg'.
Parameter \tile_row = 7
Parameter \tile_col = 5
Generating RTLIL representation for module `$paramod$cf521cce10c8b3ec89be0f50544474776ec2fd4c\tile_state_reg'.
Parameter \tile_row = 7
Parameter \tile_col = 4

3.1.5. Executing AST frontend in derive mode using pre-parsed AST for module `\tile_state_reg'.
Parameter \tile_row = 7
Parameter \tile_col = 4
Generating RTLIL representation for module `$paramod$6af0073c9c7ee60cb5599ff4a78529521489d570\tile_state_reg'.
Parameter \tile_row = 7
Parameter \tile_col = 3

3.1.6. Executing AST frontend in derive mode using pre-parsed AST for module `\tile_state_reg'.
Parameter \tile_row = 7
Parameter \tile_col = 3
Generating RTLIL representation for module `$paramod$e104bda8d679696a711da905e072dabcb350bda2\tile_state_reg'.
Parameter \tile_row = 7
Parameter \tile_col = 2

3.1.7. Executing AST frontend in derive mode using pre-parsed AST for module `\tile_state_reg'.
Parameter \tile_row = 7
Parameter \tile_col = 2
Generating RTLIL representation for module `$paramod$ccdfd946b20016cba27c656f5a3c76ab55cdede0\tile_state_reg'.
Parameter \tile_row = 7
Parameter \tile_col = 1

3.1.8. Executing AST frontend in derive mode using pre-parsed AST for module `\tile_state_reg'.
Parameter \tile_row = 7
Parameter \tile_col = 1
Generating RTLIL representation for module `$paramod$74a5f872d77b5fabc63f63a655eef2f0dfc2beb6\tile_state_reg'.
Parameter \tile_row = 7
Parameter \tile_col = 0

3.1.9. Executing AST frontend in derive mode using pre-parsed AST for module `\tile_state_reg'.
Parameter \tile_row = 7
Parameter \tile_col = 0
Generating RTLIL representation for module `$paramod$ac9ddecf57c7a6eef732ace30cdc1eb53d8bbc3d\tile_state_reg'.
Parameter \tile_row = 6
Parameter \tile_col = 7

3.1.10. Executing AST frontend in derive mode using pre-parsed AST for module `\tile_state_reg'.
Parameter \tile_row = 6
Parameter \tile_col = 7
Generating RTLIL representation for module `$paramod$59b621a046a7e8aa355230eec389e9ff32101b6a\tile_state_reg'.
Parameter \tile_row = 6
Parameter \tile_col = 6

3.1.11. Executing AST frontend in derive mode using pre-parsed AST for module `\tile_state_reg'.
Parameter \tile_row = 6
Parameter \tile_col = 6
Generating RTLIL representation for module `$paramod$68c3ece8019eabc504114791b35d465cd5c56fa8\tile_state_reg'.
Parameter \tile_row = 6
Parameter \tile_col = 5

3.1.12. Executing AST frontend in derive mode using pre-parsed AST for module `\tile_state_reg'.
Parameter \tile_row = 6
Parameter \tile_col = 5
Generating RTLIL representation for module `$paramod$68433ff9627f5faf79ff89639a01232f8991fda3\tile_state_reg'.
Parameter \tile_row = 6
Parameter \tile_col = 4

3.1.13. Executing AST frontend in derive mode using pre-parsed AST for module `\tile_state_reg'.
Parameter \tile_row = 6
Parameter \tile_col = 4
Generating RTLIL representation for module `$paramod$d680eee4cf58989c6e4e8e1939cb13b6b36a1167\tile_state_reg'.
Parameter \tile_row = 6
Parameter \tile_col = 3

3.1.14. Executing AST frontend in derive mode using pre-parsed AST for module `\tile_state_reg'.
Parameter \tile_row = 6
Parameter \tile_col = 3
Generating RTLIL representation for module `$paramod$e8d2d7cc46253e1734c198c1d8b013f48647cfe8\tile_state_reg'.
Parameter \tile_row = 6
Parameter \tile_col = 2

3.1.15. Executing AST frontend in derive mode using pre-parsed AST for module `\tile_state_reg'.
Parameter \tile_row = 6
Parameter \tile_col = 2
Generating RTLIL representation for module `$paramod$ceb7f285b74fb17a6c0c0a83d72fceb4b79e650e\tile_state_reg'.
Parameter \tile_row = 6
Parameter \tile_col = 1

3.1.16. Executing AST frontend in derive mode using pre-parsed AST for module `\tile_state_reg'.
Parameter \tile_row = 6
Parameter \tile_col = 1
Generating RTLIL representation for module `$paramod$2913066e0f47898f9433418043797c5b18506ebc\tile_state_reg'.
Parameter \tile_row = 6
Parameter \tile_col = 0

3.1.17. Executing AST frontend in derive mode using pre-parsed AST for module `\tile_state_reg'.
Parameter \tile_row = 6
Parameter \tile_col = 0
Generating RTLIL representation for module `$paramod$3d093903eae29fb0e5dbbdc07f4901014cb341da\tile_state_reg'.
Parameter \tile_row = 5
Parameter \tile_col = 7

3.1.18. Executing AST frontend in derive mode using pre-parsed AST for module `\tile_state_reg'.
Parameter \tile_row = 5
Parameter \tile_col = 7
Generating RTLIL representation for module `$paramod$623a667179e0de8eb81ee4f88af0793a6f286027\tile_state_reg'.
Parameter \tile_row = 5
Parameter \tile_col = 6

3.1.19. Executing AST frontend in derive mode using pre-parsed AST for module `\tile_state_reg'.
Parameter \tile_row = 5
Parameter \tile_col = 6
Generating RTLIL representation for module `$paramod$828633d710bc8bca2242b940040732907508ab1f\tile_state_reg'.
Parameter \tile_row = 5
Parameter \tile_col = 5

3.1.20. Executing AST frontend in derive mode using pre-parsed AST for module `\tile_state_reg'.
Parameter \tile_row = 5
Parameter \tile_col = 5
Generating RTLIL representation for module `$paramod$3ee92416c12c780b3daae4d74d0854657f8ca2a6\tile_state_reg'.
Parameter \tile_row = 5
Parameter \tile_col = 4

3.1.21. Executing AST frontend in derive mode using pre-parsed AST for module `\tile_state_reg'.
Parameter \tile_row = 5
Parameter \tile_col = 4
Generating RTLIL representation for module `$paramod$7d9f73e59f14c273b81d9f4e00838e89d863aadd\tile_state_reg'.
Parameter \tile_row = 5
Parameter \tile_col = 3

3.1.22. Executing AST frontend in derive mode using pre-parsed AST for module `\tile_state_reg'.
Parameter \tile_row = 5
Parameter \tile_col = 3
Generating RTLIL representation for module `$paramod$148dd4cabcda318c3e0d7cd4a2ec78d819439faa\tile_state_reg'.
Parameter \tile_row = 5
Parameter \tile_col = 2

3.1.23. Executing AST frontend in derive mode using pre-parsed AST for module `\tile_state_reg'.
Parameter \tile_row = 5
Parameter \tile_col = 2
Generating RTLIL representation for module `$paramod$ca2a9b0b4f4186866a875bdc4b74a5bdad9cf362\tile_state_reg'.
Parameter \tile_row = 5
Parameter \tile_col = 1

3.1.24. Executing AST frontend in derive mode using pre-parsed AST for module `\tile_state_reg'.
Parameter \tile_row = 5
Parameter \tile_col = 1
Generating RTLIL representation for module `$paramod$ba7fbc20bdb1e78410c007b124af4cf23232b14b\tile_state_reg'.
Parameter \tile_row = 5
Parameter \tile_col = 0

3.1.25. Executing AST frontend in derive mode using pre-parsed AST for module `\tile_state_reg'.
Parameter \tile_row = 5
Parameter \tile_col = 0
Generating RTLIL representation for module `$paramod$4a4b678dd74f353b957455fd09871e6f255213d8\tile_state_reg'.
Parameter \tile_row = 4
Parameter \tile_col = 7

3.1.26. Executing AST frontend in derive mode using pre-parsed AST for module `\tile_state_reg'.
Parameter \tile_row = 4
Parameter \tile_col = 7
Generating RTLIL representation for module `$paramod$6d8f41ea08dc33547477b0995ad71cbbf5b5b2f7\tile_state_reg'.
Parameter \tile_row = 4
Parameter \tile_col = 6

3.1.27. Executing AST frontend in derive mode using pre-parsed AST for module `\tile_state_reg'.
Parameter \tile_row = 4
Parameter \tile_col = 6
Generating RTLIL representation for module `$paramod$b1f58cfdb9bfb92f2eee346b48f36dc81bcb8f6d\tile_state_reg'.
Parameter \tile_row = 4
Parameter \tile_col = 5

3.1.28. Executing AST frontend in derive mode using pre-parsed AST for module `\tile_state_reg'.
Parameter \tile_row = 4
Parameter \tile_col = 5
Generating RTLIL representation for module `$paramod$8a911fed98d0996124d9b6043768d6594854af72\tile_state_reg'.
Parameter \tile_row = 4
Parameter \tile_col = 4

3.1.29. Executing AST frontend in derive mode using pre-parsed AST for module `\tile_state_reg'.
Parameter \tile_row = 4
Parameter \tile_col = 4
Generating RTLIL representation for module `$paramod$d2073ebe7a4ad2e299dc24fd1bf802f45750c7a0\tile_state_reg'.
Parameter \tile_row = 4
Parameter \tile_col = 3

3.1.30. Executing AST frontend in derive mode using pre-parsed AST for module `\tile_state_reg'.
Parameter \tile_row = 4
Parameter \tile_col = 3
Generating RTLIL representation for module `$paramod$e800576c3c988d69a18bd0992b73836142cc518c\tile_state_reg'.
Parameter \tile_row = 4
Parameter \tile_col = 2

3.1.31. Executing AST frontend in derive mode using pre-parsed AST for module `\tile_state_reg'.
Parameter \tile_row = 4
Parameter \tile_col = 2
Generating RTLIL representation for module `$paramod$b6d32c7d8e0b5a28c08d13a6203e090dcc649b45\tile_state_reg'.
Parameter \tile_row = 4
Parameter \tile_col = 1

3.1.32. Executing AST frontend in derive mode using pre-parsed AST for module `\tile_state_reg'.
Parameter \tile_row = 4
Parameter \tile_col = 1
Generating RTLIL representation for module `$paramod$5bfc04157e65ff6fb38ff07ca64044086cda1466\tile_state_reg'.
Parameter \tile_row = 4
Parameter \tile_col = 0

3.1.33. Executing AST frontend in derive mode using pre-parsed AST for module `\tile_state_reg'.
Parameter \tile_row = 4
Parameter \tile_col = 0
Generating RTLIL representation for module `$paramod$4602ede51be378f13e003a92be758dc829de4232\tile_state_reg'.
Parameter \tile_row = 3
Parameter \tile_col = 7

3.1.34. Executing AST frontend in derive mode using pre-parsed AST for module `\tile_state_reg'.
Parameter \tile_row = 3
Parameter \tile_col = 7
Generating RTLIL representation for module `$paramod$f3a783bca9f789f283409174a83a1808a941b9ab\tile_state_reg'.
Parameter \tile_row = 3
Parameter \tile_col = 6

3.1.35. Executing AST frontend in derive mode using pre-parsed AST for module `\tile_state_reg'.
Parameter \tile_row = 3
Parameter \tile_col = 6
Generating RTLIL representation for module `$paramod$43750163e0e910bfe4caea31eaf86e08688420d5\tile_state_reg'.
Parameter \tile_row = 3
Parameter \tile_col = 5

3.1.36. Executing AST frontend in derive mode using pre-parsed AST for module `\tile_state_reg'.
Parameter \tile_row = 3
Parameter \tile_col = 5
Generating RTLIL representation for module `$paramod$751ebc0bc29150402d5742806a85c85a0cee6248\tile_state_reg'.
Parameter \tile_row = 3
Parameter \tile_col = 4

3.1.37. Executing AST frontend in derive mode using pre-parsed AST for module `\tile_state_reg'.
Parameter \tile_row = 3
Parameter \tile_col = 4
Generating RTLIL representation for module `$paramod$7d9efb5365a6ceec5b3042174a8b53663134a639\tile_state_reg'.
Parameter \tile_row = 3
Parameter \tile_col = 3

3.1.38. Executing AST frontend in derive mode using pre-parsed AST for module `\tile_state_reg'.
Parameter \tile_row = 3
Parameter \tile_col = 3
Generating RTLIL representation for module `$paramod$ad76b6bcedef626490da58a01e768c71949bda22\tile_state_reg'.
Parameter \tile_row = 3
Parameter \tile_col = 2

3.1.39. Executing AST frontend in derive mode using pre-parsed AST for module `\tile_state_reg'.
Parameter \tile_row = 3
Parameter \tile_col = 2
Generating RTLIL representation for module `$paramod$ac346544de33327de1e6751af73f62edc47835d3\tile_state_reg'.
Parameter \tile_row = 3
Parameter \tile_col = 1

3.1.40. Executing AST frontend in derive mode using pre-parsed AST for module `\tile_state_reg'.
Parameter \tile_row = 3
Parameter \tile_col = 1
Generating RTLIL representation for module `$paramod$79b130ee8648321d18bfdedbfc387c2c4d99b45d\tile_state_reg'.
Parameter \tile_row = 3
Parameter \tile_col = 0

3.1.41. Executing AST frontend in derive mode using pre-parsed AST for module `\tile_state_reg'.
Parameter \tile_row = 3
Parameter \tile_col = 0
Generating RTLIL representation for module `$paramod$3472918aa5a029db703314af6bbae4a4719ad35a\tile_state_reg'.
Parameter \tile_row = 2
Parameter \tile_col = 7

3.1.42. Executing AST frontend in derive mode using pre-parsed AST for module `\tile_state_reg'.
Parameter \tile_row = 2
Parameter \tile_col = 7
Generating RTLIL representation for module `$paramod$ce75be43e32f03cf6b2f427ca802adad436f2e0e\tile_state_reg'.
Parameter \tile_row = 2
Parameter \tile_col = 6

3.1.43. Executing AST frontend in derive mode using pre-parsed AST for module `\tile_state_reg'.
Parameter \tile_row = 2
Parameter \tile_col = 6
Generating RTLIL representation for module `$paramod$d1eb65eec5bb798db1bbcb19f9509d123873c9ac\tile_state_reg'.
Parameter \tile_row = 2
Parameter \tile_col = 5

3.1.44. Executing AST frontend in derive mode using pre-parsed AST for module `\tile_state_reg'.
Parameter \tile_row = 2
Parameter \tile_col = 5
Generating RTLIL representation for module `$paramod$cdb8f454c539e2c6fc7acce7bcbbc085a51596ac\tile_state_reg'.
Parameter \tile_row = 2
Parameter \tile_col = 4

3.1.45. Executing AST frontend in derive mode using pre-parsed AST for module `\tile_state_reg'.
Parameter \tile_row = 2
Parameter \tile_col = 4
Generating RTLIL representation for module `$paramod$4eb5ea426c5389d4029a15c9ae52298211a1bdc4\tile_state_reg'.
Parameter \tile_row = 2
Parameter \tile_col = 3

3.1.46. Executing AST frontend in derive mode using pre-parsed AST for module `\tile_state_reg'.
Parameter \tile_row = 2
Parameter \tile_col = 3
Generating RTLIL representation for module `$paramod$9337fd8a7826cb883cb602ea08e274eef4752a75\tile_state_reg'.
Parameter \tile_row = 2
Parameter \tile_col = 2

3.1.47. Executing AST frontend in derive mode using pre-parsed AST for module `\tile_state_reg'.
Parameter \tile_row = 2
Parameter \tile_col = 2
Generating RTLIL representation for module `$paramod$4a0826c9f7a17c537c12582e0529bb409dce9a4a\tile_state_reg'.
Parameter \tile_row = 2
Parameter \tile_col = 1

3.1.48. Executing AST frontend in derive mode using pre-parsed AST for module `\tile_state_reg'.
Parameter \tile_row = 2
Parameter \tile_col = 1
Generating RTLIL representation for module `$paramod$a0a7b5d8a0db922d17c90550411924a893ed1e4a\tile_state_reg'.
Parameter \tile_row = 2
Parameter \tile_col = 0

3.1.49. Executing AST frontend in derive mode using pre-parsed AST for module `\tile_state_reg'.
Parameter \tile_row = 2
Parameter \tile_col = 0
Generating RTLIL representation for module `$paramod$0fea28ffd5a3d268c262cbfea2177bd3c9441b49\tile_state_reg'.
Parameter \tile_row = 1
Parameter \tile_col = 7

3.1.50. Executing AST frontend in derive mode using pre-parsed AST for module `\tile_state_reg'.
Parameter \tile_row = 1
Parameter \tile_col = 7
Generating RTLIL representation for module `$paramod$b67c6af17625ecee8c4dc193828c41c63e259a62\tile_state_reg'.
Parameter \tile_row = 1
Parameter \tile_col = 6

3.1.51. Executing AST frontend in derive mode using pre-parsed AST for module `\tile_state_reg'.
Parameter \tile_row = 1
Parameter \tile_col = 6
Generating RTLIL representation for module `$paramod$e24b0f716fa46f061916cac54656220c965aa6ea\tile_state_reg'.
Parameter \tile_row = 1
Parameter \tile_col = 5

3.1.52. Executing AST frontend in derive mode using pre-parsed AST for module `\tile_state_reg'.
Parameter \tile_row = 1
Parameter \tile_col = 5
Generating RTLIL representation for module `$paramod$0001ef32a920ab8a3e3a130becac9da2913a0a26\tile_state_reg'.
Parameter \tile_row = 1
Parameter \tile_col = 4

3.1.53. Executing AST frontend in derive mode using pre-parsed AST for module `\tile_state_reg'.
Parameter \tile_row = 1
Parameter \tile_col = 4
Generating RTLIL representation for module `$paramod$2b37ea319d5b06f7019602679440e5f920a303f5\tile_state_reg'.
Parameter \tile_row = 1
Parameter \tile_col = 3

3.1.54. Executing AST frontend in derive mode using pre-parsed AST for module `\tile_state_reg'.
Parameter \tile_row = 1
Parameter \tile_col = 3
Generating RTLIL representation for module `$paramod$45d0fd71cf9c2e536cbc7af8e29bf59e82d33992\tile_state_reg'.
Parameter \tile_row = 1
Parameter \tile_col = 2

3.1.55. Executing AST frontend in derive mode using pre-parsed AST for module `\tile_state_reg'.
Parameter \tile_row = 1
Parameter \tile_col = 2
Generating RTLIL representation for module `$paramod$ded43f17fea5e54de39f0b62589c240df6af74ef\tile_state_reg'.
Parameter \tile_row = 1
Parameter \tile_col = 1

3.1.56. Executing AST frontend in derive mode using pre-parsed AST for module `\tile_state_reg'.
Parameter \tile_row = 1
Parameter \tile_col = 1
Generating RTLIL representation for module `$paramod$25254bcd13f101bee705cfdd59e69e14221bdd6a\tile_state_reg'.
Parameter \tile_row = 1
Parameter \tile_col = 0

3.1.57. Executing AST frontend in derive mode using pre-parsed AST for module `\tile_state_reg'.
Parameter \tile_row = 1
Parameter \tile_col = 0
Generating RTLIL representation for module `$paramod$dfe6d560acf0052439b4178fef83fc7e1d190e11\tile_state_reg'.
Parameter \tile_row = 0
Parameter \tile_col = 7

3.1.58. Executing AST frontend in derive mode using pre-parsed AST for module `\tile_state_reg'.
Parameter \tile_row = 0
Parameter \tile_col = 7
Generating RTLIL representation for module `$paramod$e90a738894f0a8095dc206ae3e948cca14588fcc\tile_state_reg'.
Parameter \tile_row = 0
Parameter \tile_col = 6

3.1.59. Executing AST frontend in derive mode using pre-parsed AST for module `\tile_state_reg'.
Parameter \tile_row = 0
Parameter \tile_col = 6
Generating RTLIL representation for module `$paramod$b8c026ab6f339744f0a8e54ac7da5ff7e06e4566\tile_state_reg'.
Parameter \tile_row = 0
Parameter \tile_col = 5

3.1.60. Executing AST frontend in derive mode using pre-parsed AST for module `\tile_state_reg'.
Parameter \tile_row = 0
Parameter \tile_col = 5
Generating RTLIL representation for module `$paramod$90b676dcce173160a17864bc83b48c98ac59810a\tile_state_reg'.
Parameter \tile_row = 0
Parameter \tile_col = 4

3.1.61. Executing AST frontend in derive mode using pre-parsed AST for module `\tile_state_reg'.
Parameter \tile_row = 0
Parameter \tile_col = 4
Generating RTLIL representation for module `$paramod$715996f109a2239f2879a043aa3cbdeb45396639\tile_state_reg'.
Parameter \tile_row = 0
Parameter \tile_col = 3

3.1.62. Executing AST frontend in derive mode using pre-parsed AST for module `\tile_state_reg'.
Parameter \tile_row = 0
Parameter \tile_col = 3
Generating RTLIL representation for module `$paramod$b826018b3f323c912af1642241473883b9381566\tile_state_reg'.
Parameter \tile_row = 0
Parameter \tile_col = 2

3.1.63. Executing AST frontend in derive mode using pre-parsed AST for module `\tile_state_reg'.
Parameter \tile_row = 0
Parameter \tile_col = 2
Generating RTLIL representation for module `$paramod$6944b75cfd6a4ba8cac16e8972e843c946414972\tile_state_reg'.
Parameter \tile_row = 0
Parameter \tile_col = 1

3.1.64. Executing AST frontend in derive mode using pre-parsed AST for module `\tile_state_reg'.
Parameter \tile_row = 0
Parameter \tile_col = 1
Generating RTLIL representation for module `$paramod$f71bb0aa3c86af195471899d688780802e59e702\tile_state_reg'.
Parameter \tile_row = 0
Parameter \tile_col = 0

3.1.65. Executing AST frontend in derive mode using pre-parsed AST for module `\tile_state_reg'.
Parameter \tile_row = 0
Parameter \tile_col = 0
Generating RTLIL representation for module `$paramod$38cb8d31dbd61ca1b653e2acaac63581a73310c5\tile_state_reg'.

3.1.66. Analyzing design hierarchy..
Top module:  \toplevel_chip
Used module:     \my_chip
Used module:         $paramod$b5deb40d5ee790b5dd6404b2bfba9fa52593d2e6\tile_state_reg
Used module:         \is_pixel_in_tile
Used module:         $paramod$99799d0bee71d56571ca71fa79f506bfcfa19d2d\tile_state_reg
Used module:         $paramod$cf521cce10c8b3ec89be0f50544474776ec2fd4c\tile_state_reg
Used module:         $paramod$6af0073c9c7ee60cb5599ff4a78529521489d570\tile_state_reg
Used module:         $paramod$e104bda8d679696a711da905e072dabcb350bda2\tile_state_reg
Used module:         $paramod$ccdfd946b20016cba27c656f5a3c76ab55cdede0\tile_state_reg
Used module:         $paramod$74a5f872d77b5fabc63f63a655eef2f0dfc2beb6\tile_state_reg
Used module:         $paramod$ac9ddecf57c7a6eef732ace30cdc1eb53d8bbc3d\tile_state_reg
Used module:         $paramod$59b621a046a7e8aa355230eec389e9ff32101b6a\tile_state_reg
Used module:         $paramod$68c3ece8019eabc504114791b35d465cd5c56fa8\tile_state_reg
Used module:         $paramod$68433ff9627f5faf79ff89639a01232f8991fda3\tile_state_reg
Used module:         $paramod$d680eee4cf58989c6e4e8e1939cb13b6b36a1167\tile_state_reg
Used module:         $paramod$e8d2d7cc46253e1734c198c1d8b013f48647cfe8\tile_state_reg
Used module:         $paramod$ceb7f285b74fb17a6c0c0a83d72fceb4b79e650e\tile_state_reg
Used module:         $paramod$2913066e0f47898f9433418043797c5b18506ebc\tile_state_reg
Used module:         $paramod$3d093903eae29fb0e5dbbdc07f4901014cb341da\tile_state_reg
Used module:         $paramod$623a667179e0de8eb81ee4f88af0793a6f286027\tile_state_reg
Used module:         $paramod$828633d710bc8bca2242b940040732907508ab1f\tile_state_reg
Used module:         $paramod$3ee92416c12c780b3daae4d74d0854657f8ca2a6\tile_state_reg
Used module:         $paramod$7d9f73e59f14c273b81d9f4e00838e89d863aadd\tile_state_reg
Used module:         $paramod$148dd4cabcda318c3e0d7cd4a2ec78d819439faa\tile_state_reg
Used module:         $paramod$ca2a9b0b4f4186866a875bdc4b74a5bdad9cf362\tile_state_reg
Used module:         $paramod$ba7fbc20bdb1e78410c007b124af4cf23232b14b\tile_state_reg
Used module:         $paramod$4a4b678dd74f353b957455fd09871e6f255213d8\tile_state_reg
Used module:         $paramod$6d8f41ea08dc33547477b0995ad71cbbf5b5b2f7\tile_state_reg
Used module:         $paramod$b1f58cfdb9bfb92f2eee346b48f36dc81bcb8f6d\tile_state_reg
Used module:         $paramod$8a911fed98d0996124d9b6043768d6594854af72\tile_state_reg
Used module:         $paramod$d2073ebe7a4ad2e299dc24fd1bf802f45750c7a0\tile_state_reg
Used module:         $paramod$e800576c3c988d69a18bd0992b73836142cc518c\tile_state_reg
Used module:         $paramod$b6d32c7d8e0b5a28c08d13a6203e090dcc649b45\tile_state_reg
Used module:         $paramod$5bfc04157e65ff6fb38ff07ca64044086cda1466\tile_state_reg
Used module:         $paramod$4602ede51be378f13e003a92be758dc829de4232\tile_state_reg
Used module:         $paramod$f3a783bca9f789f283409174a83a1808a941b9ab\tile_state_reg
Used module:         $paramod$43750163e0e910bfe4caea31eaf86e08688420d5\tile_state_reg
Used module:         $paramod$751ebc0bc29150402d5742806a85c85a0cee6248\tile_state_reg
Used module:         $paramod$7d9efb5365a6ceec5b3042174a8b53663134a639\tile_state_reg
Used module:         $paramod$ad76b6bcedef626490da58a01e768c71949bda22\tile_state_reg
Used module:         $paramod$ac346544de33327de1e6751af73f62edc47835d3\tile_state_reg
Used module:         $paramod$79b130ee8648321d18bfdedbfc387c2c4d99b45d\tile_state_reg
Used module:         $paramod$3472918aa5a029db703314af6bbae4a4719ad35a\tile_state_reg
Used module:         $paramod$ce75be43e32f03cf6b2f427ca802adad436f2e0e\tile_state_reg
Used module:         $paramod$d1eb65eec5bb798db1bbcb19f9509d123873c9ac\tile_state_reg
Used module:         $paramod$cdb8f454c539e2c6fc7acce7bcbbc085a51596ac\tile_state_reg
Used module:         $paramod$4eb5ea426c5389d4029a15c9ae52298211a1bdc4\tile_state_reg
Used module:         $paramod$9337fd8a7826cb883cb602ea08e274eef4752a75\tile_state_reg
Used module:         $paramod$4a0826c9f7a17c537c12582e0529bb409dce9a4a\tile_state_reg
Used module:         $paramod$a0a7b5d8a0db922d17c90550411924a893ed1e4a\tile_state_reg
Used module:         $paramod$0fea28ffd5a3d268c262cbfea2177bd3c9441b49\tile_state_reg
Used module:         $paramod$b67c6af17625ecee8c4dc193828c41c63e259a62\tile_state_reg
Used module:         $paramod$e24b0f716fa46f061916cac54656220c965aa6ea\tile_state_reg
Used module:         $paramod$0001ef32a920ab8a3e3a130becac9da2913a0a26\tile_state_reg
Used module:         $paramod$2b37ea319d5b06f7019602679440e5f920a303f5\tile_state_reg
Used module:         $paramod$45d0fd71cf9c2e536cbc7af8e29bf59e82d33992\tile_state_reg
Used module:         $paramod$ded43f17fea5e54de39f0b62589c240df6af74ef\tile_state_reg
Used module:         $paramod$25254bcd13f101bee705cfdd59e69e14221bdd6a\tile_state_reg
Used module:         $paramod$dfe6d560acf0052439b4178fef83fc7e1d190e11\tile_state_reg
Used module:         $paramod$e90a738894f0a8095dc206ae3e948cca14588fcc\tile_state_reg
Used module:         $paramod$b8c026ab6f339744f0a8e54ac7da5ff7e06e4566\tile_state_reg
Used module:         $paramod$90b676dcce173160a17864bc83b48c98ac59810a\tile_state_reg
Used module:         $paramod$715996f109a2239f2879a043aa3cbdeb45396639\tile_state_reg
Used module:         $paramod$b826018b3f323c912af1642241473883b9381566\tile_state_reg
Used module:         $paramod$6944b75cfd6a4ba8cac16e8972e843c946414972\tile_state_reg
Used module:         $paramod$f71bb0aa3c86af195471899d688780802e59e702\tile_state_reg
Used module:         $paramod$38cb8d31dbd61ca1b653e2acaac63581a73310c5\tile_state_reg
Used module:         \one_hot_to_idx
Used module:         \vga

3.1.67. Analyzing design hierarchy..
Top module:  \toplevel_chip
Used module:     \my_chip
Used module:         $paramod$b5deb40d5ee790b5dd6404b2bfba9fa52593d2e6\tile_state_reg
Used module:         \is_pixel_in_tile
Used module:         $paramod$99799d0bee71d56571ca71fa79f506bfcfa19d2d\tile_state_reg
Used module:         $paramod$cf521cce10c8b3ec89be0f50544474776ec2fd4c\tile_state_reg
Used module:         $paramod$6af0073c9c7ee60cb5599ff4a78529521489d570\tile_state_reg
Used module:         $paramod$e104bda8d679696a711da905e072dabcb350bda2\tile_state_reg
Used module:         $paramod$ccdfd946b20016cba27c656f5a3c76ab55cdede0\tile_state_reg
Used module:         $paramod$74a5f872d77b5fabc63f63a655eef2f0dfc2beb6\tile_state_reg
Used module:         $paramod$ac9ddecf57c7a6eef732ace30cdc1eb53d8bbc3d\tile_state_reg
Used module:         $paramod$59b621a046a7e8aa355230eec389e9ff32101b6a\tile_state_reg
Used module:         $paramod$68c3ece8019eabc504114791b35d465cd5c56fa8\tile_state_reg
Used module:         $paramod$68433ff9627f5faf79ff89639a01232f8991fda3\tile_state_reg
Used module:         $paramod$d680eee4cf58989c6e4e8e1939cb13b6b36a1167\tile_state_reg
Used module:         $paramod$e8d2d7cc46253e1734c198c1d8b013f48647cfe8\tile_state_reg
Used module:         $paramod$ceb7f285b74fb17a6c0c0a83d72fceb4b79e650e\tile_state_reg
Used module:         $paramod$2913066e0f47898f9433418043797c5b18506ebc\tile_state_reg
Used module:         $paramod$3d093903eae29fb0e5dbbdc07f4901014cb341da\tile_state_reg
Used module:         $paramod$623a667179e0de8eb81ee4f88af0793a6f286027\tile_state_reg
Used module:         $paramod$828633d710bc8bca2242b940040732907508ab1f\tile_state_reg
Used module:         $paramod$3ee92416c12c780b3daae4d74d0854657f8ca2a6\tile_state_reg
Used module:         $paramod$7d9f73e59f14c273b81d9f4e00838e89d863aadd\tile_state_reg
Used module:         $paramod$148dd4cabcda318c3e0d7cd4a2ec78d819439faa\tile_state_reg
Used module:         $paramod$ca2a9b0b4f4186866a875bdc4b74a5bdad9cf362\tile_state_reg
Used module:         $paramod$ba7fbc20bdb1e78410c007b124af4cf23232b14b\tile_state_reg
Used module:         $paramod$4a4b678dd74f353b957455fd09871e6f255213d8\tile_state_reg
Used module:         $paramod$6d8f41ea08dc33547477b0995ad71cbbf5b5b2f7\tile_state_reg
Used module:         $paramod$b1f58cfdb9bfb92f2eee346b48f36dc81bcb8f6d\tile_state_reg
Used module:         $paramod$8a911fed98d0996124d9b6043768d6594854af72\tile_state_reg
Used module:         $paramod$d2073ebe7a4ad2e299dc24fd1bf802f45750c7a0\tile_state_reg
Used module:         $paramod$e800576c3c988d69a18bd0992b73836142cc518c\tile_state_reg
Used module:         $paramod$b6d32c7d8e0b5a28c08d13a6203e090dcc649b45\tile_state_reg
Used module:         $paramod$5bfc04157e65ff6fb38ff07ca64044086cda1466\tile_state_reg
Used module:         $paramod$4602ede51be378f13e003a92be758dc829de4232\tile_state_reg
Used module:         $paramod$f3a783bca9f789f283409174a83a1808a941b9ab\tile_state_reg
Used module:         $paramod$43750163e0e910bfe4caea31eaf86e08688420d5\tile_state_reg
Used module:         $paramod$751ebc0bc29150402d5742806a85c85a0cee6248\tile_state_reg
Used module:         $paramod$7d9efb5365a6ceec5b3042174a8b53663134a639\tile_state_reg
Used module:         $paramod$ad76b6bcedef626490da58a01e768c71949bda22\tile_state_reg
Used module:         $paramod$ac346544de33327de1e6751af73f62edc47835d3\tile_state_reg
Used module:         $paramod$79b130ee8648321d18bfdedbfc387c2c4d99b45d\tile_state_reg
Used module:         $paramod$3472918aa5a029db703314af6bbae4a4719ad35a\tile_state_reg
Used module:         $paramod$ce75be43e32f03cf6b2f427ca802adad436f2e0e\tile_state_reg
Used module:         $paramod$d1eb65eec5bb798db1bbcb19f9509d123873c9ac\tile_state_reg
Used module:         $paramod$cdb8f454c539e2c6fc7acce7bcbbc085a51596ac\tile_state_reg
Used module:         $paramod$4eb5ea426c5389d4029a15c9ae52298211a1bdc4\tile_state_reg
Used module:         $paramod$9337fd8a7826cb883cb602ea08e274eef4752a75\tile_state_reg
Used module:         $paramod$4a0826c9f7a17c537c12582e0529bb409dce9a4a\tile_state_reg
Used module:         $paramod$a0a7b5d8a0db922d17c90550411924a893ed1e4a\tile_state_reg
Used module:         $paramod$0fea28ffd5a3d268c262cbfea2177bd3c9441b49\tile_state_reg
Used module:         $paramod$b67c6af17625ecee8c4dc193828c41c63e259a62\tile_state_reg
Used module:         $paramod$e24b0f716fa46f061916cac54656220c965aa6ea\tile_state_reg
Used module:         $paramod$0001ef32a920ab8a3e3a130becac9da2913a0a26\tile_state_reg
Used module:         $paramod$2b37ea319d5b06f7019602679440e5f920a303f5\tile_state_reg
Used module:         $paramod$45d0fd71cf9c2e536cbc7af8e29bf59e82d33992\tile_state_reg
Used module:         $paramod$ded43f17fea5e54de39f0b62589c240df6af74ef\tile_state_reg
Used module:         $paramod$25254bcd13f101bee705cfdd59e69e14221bdd6a\tile_state_reg
Used module:         $paramod$dfe6d560acf0052439b4178fef83fc7e1d190e11\tile_state_reg
Used module:         $paramod$e90a738894f0a8095dc206ae3e948cca14588fcc\tile_state_reg
Used module:         $paramod$b8c026ab6f339744f0a8e54ac7da5ff7e06e4566\tile_state_reg
Used module:         $paramod$90b676dcce173160a17864bc83b48c98ac59810a\tile_state_reg
Used module:         $paramod$715996f109a2239f2879a043aa3cbdeb45396639\tile_state_reg
Used module:         $paramod$b826018b3f323c912af1642241473883b9381566\tile_state_reg
Used module:         $paramod$6944b75cfd6a4ba8cac16e8972e843c946414972\tile_state_reg
Used module:         $paramod$f71bb0aa3c86af195471899d688780802e59e702\tile_state_reg
Used module:         $paramod$38cb8d31dbd61ca1b653e2acaac63581a73310c5\tile_state_reg
Used module:         \one_hot_to_idx
Used module:         \vga
Removing unused module `\tile_state_reg'.
Removed 1 unused modules.

3.2. Executing PROC pass (convert processes to netlists).

3.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 3 empty switches in `$paramod$f71bb0aa3c86af195471899d688780802e59e702\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1912'.
Found and cleaned up 3 empty switches in `$paramod$6944b75cfd6a4ba8cac16e8972e843c946414972\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1892'.
Found and cleaned up 3 empty switches in `$paramod$b826018b3f323c912af1642241473883b9381566\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1872'.
Found and cleaned up 3 empty switches in `$paramod$715996f109a2239f2879a043aa3cbdeb45396639\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1852'.
Found and cleaned up 3 empty switches in `$paramod$90b676dcce173160a17864bc83b48c98ac59810a\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1832'.
Found and cleaned up 3 empty switches in `$paramod$b8c026ab6f339744f0a8e54ac7da5ff7e06e4566\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1812'.
Found and cleaned up 3 empty switches in `$paramod$e90a738894f0a8095dc206ae3e948cca14588fcc\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1792'.
Found and cleaned up 3 empty switches in `$paramod$dfe6d560acf0052439b4178fef83fc7e1d190e11\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1772'.
Found and cleaned up 4 empty switches in `$paramod$25254bcd13f101bee705cfdd59e69e14221bdd6a\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1752'.
Found and cleaned up 4 empty switches in `$paramod$ded43f17fea5e54de39f0b62589c240df6af74ef\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1732'.
Found and cleaned up 4 empty switches in `$paramod$45d0fd71cf9c2e536cbc7af8e29bf59e82d33992\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1712'.
Found and cleaned up 4 empty switches in `$paramod$2b37ea319d5b06f7019602679440e5f920a303f5\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1692'.
Found and cleaned up 4 empty switches in `$paramod$0001ef32a920ab8a3e3a130becac9da2913a0a26\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1672'.
Found and cleaned up 4 empty switches in `$paramod$e24b0f716fa46f061916cac54656220c965aa6ea\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1652'.
Found and cleaned up 4 empty switches in `$paramod$b67c6af17625ecee8c4dc193828c41c63e259a62\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1632'.
Found and cleaned up 3 empty switches in `$paramod$0fea28ffd5a3d268c262cbfea2177bd3c9441b49\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1612'.
Found and cleaned up 4 empty switches in `$paramod$a0a7b5d8a0db922d17c90550411924a893ed1e4a\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1592'.
Found and cleaned up 4 empty switches in `$paramod$4a0826c9f7a17c537c12582e0529bb409dce9a4a\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1572'.
Found and cleaned up 4 empty switches in `$paramod$9337fd8a7826cb883cb602ea08e274eef4752a75\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1552'.
Found and cleaned up 4 empty switches in `$paramod$4eb5ea426c5389d4029a15c9ae52298211a1bdc4\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1532'.
Found and cleaned up 4 empty switches in `$paramod$cdb8f454c539e2c6fc7acce7bcbbc085a51596ac\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1512'.
Found and cleaned up 4 empty switches in `$paramod$d1eb65eec5bb798db1bbcb19f9509d123873c9ac\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1492'.
Found and cleaned up 4 empty switches in `$paramod$ce75be43e32f03cf6b2f427ca802adad436f2e0e\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1472'.
Found and cleaned up 3 empty switches in `$paramod$3472918aa5a029db703314af6bbae4a4719ad35a\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1452'.
Found and cleaned up 4 empty switches in `$paramod$79b130ee8648321d18bfdedbfc387c2c4d99b45d\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1432'.
Found and cleaned up 4 empty switches in `$paramod$ac346544de33327de1e6751af73f62edc47835d3\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1412'.
Found and cleaned up 4 empty switches in `$paramod$ad76b6bcedef626490da58a01e768c71949bda22\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1392'.
Found and cleaned up 4 empty switches in `$paramod$7d9efb5365a6ceec5b3042174a8b53663134a639\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1372'.
Found and cleaned up 4 empty switches in `$paramod$751ebc0bc29150402d5742806a85c85a0cee6248\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1352'.
Found and cleaned up 4 empty switches in `$paramod$43750163e0e910bfe4caea31eaf86e08688420d5\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1332'.
Found and cleaned up 4 empty switches in `$paramod$f3a783bca9f789f283409174a83a1808a941b9ab\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1312'.
Found and cleaned up 3 empty switches in `$paramod$4602ede51be378f13e003a92be758dc829de4232\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1292'.
Found and cleaned up 4 empty switches in `$paramod$5bfc04157e65ff6fb38ff07ca64044086cda1466\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1272'.
Found and cleaned up 4 empty switches in `$paramod$b6d32c7d8e0b5a28c08d13a6203e090dcc649b45\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1252'.
Found and cleaned up 4 empty switches in `$paramod$e800576c3c988d69a18bd0992b73836142cc518c\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1232'.
Found and cleaned up 4 empty switches in `$paramod$d2073ebe7a4ad2e299dc24fd1bf802f45750c7a0\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1212'.
Found and cleaned up 4 empty switches in `$paramod$8a911fed98d0996124d9b6043768d6594854af72\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1192'.
Found and cleaned up 4 empty switches in `$paramod$b1f58cfdb9bfb92f2eee346b48f36dc81bcb8f6d\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1172'.
Found and cleaned up 4 empty switches in `$paramod$6d8f41ea08dc33547477b0995ad71cbbf5b5b2f7\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1152'.
Found and cleaned up 3 empty switches in `$paramod$4a4b678dd74f353b957455fd09871e6f255213d8\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1132'.
Found and cleaned up 4 empty switches in `$paramod$ba7fbc20bdb1e78410c007b124af4cf23232b14b\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1112'.
Found and cleaned up 4 empty switches in `$paramod$ca2a9b0b4f4186866a875bdc4b74a5bdad9cf362\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1092'.
Found and cleaned up 4 empty switches in `$paramod$148dd4cabcda318c3e0d7cd4a2ec78d819439faa\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1072'.
Found and cleaned up 4 empty switches in `$paramod$7d9f73e59f14c273b81d9f4e00838e89d863aadd\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1052'.
Found and cleaned up 4 empty switches in `$paramod$3ee92416c12c780b3daae4d74d0854657f8ca2a6\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1032'.
Found and cleaned up 4 empty switches in `$paramod$828633d710bc8bca2242b940040732907508ab1f\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1012'.
Found and cleaned up 4 empty switches in `$paramod$623a667179e0de8eb81ee4f88af0793a6f286027\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$992'.
Found and cleaned up 3 empty switches in `$paramod$3d093903eae29fb0e5dbbdc07f4901014cb341da\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$972'.
Found and cleaned up 4 empty switches in `$paramod$2913066e0f47898f9433418043797c5b18506ebc\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$952'.
Found and cleaned up 4 empty switches in `$paramod$ceb7f285b74fb17a6c0c0a83d72fceb4b79e650e\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$932'.
Found and cleaned up 4 empty switches in `$paramod$e8d2d7cc46253e1734c198c1d8b013f48647cfe8\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$912'.
Found and cleaned up 4 empty switches in `$paramod$d680eee4cf58989c6e4e8e1939cb13b6b36a1167\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$892'.
Found and cleaned up 4 empty switches in `$paramod$68433ff9627f5faf79ff89639a01232f8991fda3\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$872'.
Found and cleaned up 4 empty switches in `$paramod$68c3ece8019eabc504114791b35d465cd5c56fa8\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$852'.
Found and cleaned up 4 empty switches in `$paramod$59b621a046a7e8aa355230eec389e9ff32101b6a\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$832'.
Found and cleaned up 3 empty switches in `$paramod$ac9ddecf57c7a6eef732ace30cdc1eb53d8bbc3d\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$812'.
Found and cleaned up 4 empty switches in `$paramod$74a5f872d77b5fabc63f63a655eef2f0dfc2beb6\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$792'.
Found and cleaned up 4 empty switches in `$paramod$ccdfd946b20016cba27c656f5a3c76ab55cdede0\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$772'.
Found and cleaned up 4 empty switches in `$paramod$e104bda8d679696a711da905e072dabcb350bda2\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$752'.
Found and cleaned up 4 empty switches in `$paramod$6af0073c9c7ee60cb5599ff4a78529521489d570\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$732'.
Found and cleaned up 4 empty switches in `$paramod$cf521cce10c8b3ec89be0f50544474776ec2fd4c\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$712'.
Found and cleaned up 4 empty switches in `$paramod$99799d0bee71d56571ca71fa79f506bfcfa19d2d\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$692'.
Found and cleaned up 4 empty switches in `$paramod$b5deb40d5ee790b5dd6404b2bfba9fa52593d2e6\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$672'.
Found and cleaned up 2 empty switches in `$paramod$38cb8d31dbd61ca1b653e2acaac63581a73310c5\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1932'.
Cleaned up 240 empty switches.

3.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 8 switch rules as full_case in process $proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1916 in module $paramod$f71bb0aa3c86af195471899d688780802e59e702\tile_state_reg.
Marked 8 switch rules as full_case in process $proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1896 in module $paramod$6944b75cfd6a4ba8cac16e8972e843c946414972\tile_state_reg.
Marked 8 switch rules as full_case in process $proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1876 in module $paramod$b826018b3f323c912af1642241473883b9381566\tile_state_reg.
Marked 8 switch rules as full_case in process $proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1856 in module $paramod$715996f109a2239f2879a043aa3cbdeb45396639\tile_state_reg.
Marked 8 switch rules as full_case in process $proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1836 in module $paramod$90b676dcce173160a17864bc83b48c98ac59810a\tile_state_reg.
Marked 8 switch rules as full_case in process $proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1816 in module $paramod$b8c026ab6f339744f0a8e54ac7da5ff7e06e4566\tile_state_reg.
Marked 8 switch rules as full_case in process $proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1796 in module $paramod$e90a738894f0a8095dc206ae3e948cca14588fcc\tile_state_reg.
Marked 8 switch rules as full_case in process $proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1776 in module $paramod$dfe6d560acf0052439b4178fef83fc7e1d190e11\tile_state_reg.
Marked 8 switch rules as full_case in process $proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1756 in module $paramod$25254bcd13f101bee705cfdd59e69e14221bdd6a\tile_state_reg.
Marked 8 switch rules as full_case in process $proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1736 in module $paramod$ded43f17fea5e54de39f0b62589c240df6af74ef\tile_state_reg.
Marked 8 switch rules as full_case in process $proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1716 in module $paramod$45d0fd71cf9c2e536cbc7af8e29bf59e82d33992\tile_state_reg.
Marked 8 switch rules as full_case in process $proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1696 in module $paramod$2b37ea319d5b06f7019602679440e5f920a303f5\tile_state_reg.
Marked 8 switch rules as full_case in process $proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1676 in module $paramod$0001ef32a920ab8a3e3a130becac9da2913a0a26\tile_state_reg.
Marked 8 switch rules as full_case in process $proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1656 in module $paramod$e24b0f716fa46f061916cac54656220c965aa6ea\tile_state_reg.
Marked 8 switch rules as full_case in process $proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1636 in module $paramod$b67c6af17625ecee8c4dc193828c41c63e259a62\tile_state_reg.
Marked 8 switch rules as full_case in process $proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1616 in module $paramod$0fea28ffd5a3d268c262cbfea2177bd3c9441b49\tile_state_reg.
Marked 8 switch rules as full_case in process $proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1596 in module $paramod$a0a7b5d8a0db922d17c90550411924a893ed1e4a\tile_state_reg.
Marked 8 switch rules as full_case in process $proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1576 in module $paramod$4a0826c9f7a17c537c12582e0529bb409dce9a4a\tile_state_reg.
Marked 8 switch rules as full_case in process $proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1556 in module $paramod$9337fd8a7826cb883cb602ea08e274eef4752a75\tile_state_reg.
Marked 8 switch rules as full_case in process $proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1536 in module $paramod$4eb5ea426c5389d4029a15c9ae52298211a1bdc4\tile_state_reg.
Marked 8 switch rules as full_case in process $proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1516 in module $paramod$cdb8f454c539e2c6fc7acce7bcbbc085a51596ac\tile_state_reg.
Marked 8 switch rules as full_case in process $proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1496 in module $paramod$d1eb65eec5bb798db1bbcb19f9509d123873c9ac\tile_state_reg.
Marked 8 switch rules as full_case in process $proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1476 in module $paramod$ce75be43e32f03cf6b2f427ca802adad436f2e0e\tile_state_reg.
Marked 8 switch rules as full_case in process $proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1456 in module $paramod$3472918aa5a029db703314af6bbae4a4719ad35a\tile_state_reg.
Marked 8 switch rules as full_case in process $proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1436 in module $paramod$79b130ee8648321d18bfdedbfc387c2c4d99b45d\tile_state_reg.
Marked 8 switch rules as full_case in process $proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1416 in module $paramod$ac346544de33327de1e6751af73f62edc47835d3\tile_state_reg.
Marked 8 switch rules as full_case in process $proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1396 in module $paramod$ad76b6bcedef626490da58a01e768c71949bda22\tile_state_reg.
Marked 8 switch rules as full_case in process $proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1376 in module $paramod$7d9efb5365a6ceec5b3042174a8b53663134a639\tile_state_reg.
Marked 8 switch rules as full_case in process $proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1356 in module $paramod$751ebc0bc29150402d5742806a85c85a0cee6248\tile_state_reg.
Marked 8 switch rules as full_case in process $proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1336 in module $paramod$43750163e0e910bfe4caea31eaf86e08688420d5\tile_state_reg.
Marked 8 switch rules as full_case in process $proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1316 in module $paramod$f3a783bca9f789f283409174a83a1808a941b9ab\tile_state_reg.
Marked 8 switch rules as full_case in process $proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1296 in module $paramod$4602ede51be378f13e003a92be758dc829de4232\tile_state_reg.
Marked 8 switch rules as full_case in process $proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1276 in module $paramod$5bfc04157e65ff6fb38ff07ca64044086cda1466\tile_state_reg.
Marked 8 switch rules as full_case in process $proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1256 in module $paramod$b6d32c7d8e0b5a28c08d13a6203e090dcc649b45\tile_state_reg.
Marked 8 switch rules as full_case in process $proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1236 in module $paramod$e800576c3c988d69a18bd0992b73836142cc518c\tile_state_reg.
Marked 8 switch rules as full_case in process $proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1216 in module $paramod$d2073ebe7a4ad2e299dc24fd1bf802f45750c7a0\tile_state_reg.
Marked 8 switch rules as full_case in process $proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1196 in module $paramod$8a911fed98d0996124d9b6043768d6594854af72\tile_state_reg.
Marked 8 switch rules as full_case in process $proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1176 in module $paramod$b1f58cfdb9bfb92f2eee346b48f36dc81bcb8f6d\tile_state_reg.
Marked 8 switch rules as full_case in process $proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1156 in module $paramod$6d8f41ea08dc33547477b0995ad71cbbf5b5b2f7\tile_state_reg.
Marked 8 switch rules as full_case in process $proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1136 in module $paramod$4a4b678dd74f353b957455fd09871e6f255213d8\tile_state_reg.
Marked 8 switch rules as full_case in process $proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1116 in module $paramod$ba7fbc20bdb1e78410c007b124af4cf23232b14b\tile_state_reg.
Marked 8 switch rules as full_case in process $proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1096 in module $paramod$ca2a9b0b4f4186866a875bdc4b74a5bdad9cf362\tile_state_reg.
Marked 8 switch rules as full_case in process $proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1076 in module $paramod$148dd4cabcda318c3e0d7cd4a2ec78d819439faa\tile_state_reg.
Marked 8 switch rules as full_case in process $proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1056 in module $paramod$7d9f73e59f14c273b81d9f4e00838e89d863aadd\tile_state_reg.
Marked 8 switch rules as full_case in process $proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1036 in module $paramod$3ee92416c12c780b3daae4d74d0854657f8ca2a6\tile_state_reg.
Marked 8 switch rules as full_case in process $proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1016 in module $paramod$828633d710bc8bca2242b940040732907508ab1f\tile_state_reg.
Marked 8 switch rules as full_case in process $proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$996 in module $paramod$623a667179e0de8eb81ee4f88af0793a6f286027\tile_state_reg.
Marked 8 switch rules as full_case in process $proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$976 in module $paramod$3d093903eae29fb0e5dbbdc07f4901014cb341da\tile_state_reg.
Marked 8 switch rules as full_case in process $proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$956 in module $paramod$2913066e0f47898f9433418043797c5b18506ebc\tile_state_reg.
Marked 8 switch rules as full_case in process $proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$936 in module $paramod$ceb7f285b74fb17a6c0c0a83d72fceb4b79e650e\tile_state_reg.
Marked 8 switch rules as full_case in process $proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$916 in module $paramod$e8d2d7cc46253e1734c198c1d8b013f48647cfe8\tile_state_reg.
Marked 8 switch rules as full_case in process $proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$896 in module $paramod$d680eee4cf58989c6e4e8e1939cb13b6b36a1167\tile_state_reg.
Marked 8 switch rules as full_case in process $proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$876 in module $paramod$68433ff9627f5faf79ff89639a01232f8991fda3\tile_state_reg.
Marked 8 switch rules as full_case in process $proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$856 in module $paramod$68c3ece8019eabc504114791b35d465cd5c56fa8\tile_state_reg.
Marked 8 switch rules as full_case in process $proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$836 in module $paramod$59b621a046a7e8aa355230eec389e9ff32101b6a\tile_state_reg.
Marked 8 switch rules as full_case in process $proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$816 in module $paramod$ac9ddecf57c7a6eef732ace30cdc1eb53d8bbc3d\tile_state_reg.
Marked 8 switch rules as full_case in process $proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$796 in module $paramod$74a5f872d77b5fabc63f63a655eef2f0dfc2beb6\tile_state_reg.
Marked 8 switch rules as full_case in process $proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$776 in module $paramod$ccdfd946b20016cba27c656f5a3c76ab55cdede0\tile_state_reg.
Marked 8 switch rules as full_case in process $proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$756 in module $paramod$e104bda8d679696a711da905e072dabcb350bda2\tile_state_reg.
Marked 8 switch rules as full_case in process $proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$736 in module $paramod$6af0073c9c7ee60cb5599ff4a78529521489d570\tile_state_reg.
Marked 8 switch rules as full_case in process $proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$716 in module $paramod$cf521cce10c8b3ec89be0f50544474776ec2fd4c\tile_state_reg.
Marked 8 switch rules as full_case in process $proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$696 in module $paramod$99799d0bee71d56571ca71fa79f506bfcfa19d2d\tile_state_reg.
Marked 8 switch rules as full_case in process $proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$676 in module $paramod$b5deb40d5ee790b5dd6404b2bfba9fa52593d2e6\tile_state_reg.
Marked 3 switch rules as full_case in process $proc$d12_sjg2_tiny_game_of_life/src/chip.v:343$654 in module vga.
Marked 9 switch rules as full_case in process $proc$d12_sjg2_tiny_game_of_life/src/chip.v:295$641 in module one_hot_to_idx.
Marked 8 switch rules as full_case in process $proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1936 in module $paramod$38cb8d31dbd61ca1b653e2acaac63581a73310c5\tile_state_reg.
Marked 2 switch rules as full_case in process $proc$d12_sjg2_tiny_game_of_life/src/chip.v:190$19 in module my_chip.
Marked 7 switch rules as full_case in process $proc$d12_sjg2_tiny_game_of_life/src/chip.v:87$7 in module my_chip.
Removed a total of 0 dead cases.

3.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 4 redundant assignments.
Promoted 718 assignments to connections.

3.2.4. Executing PROC_INIT pass (extract init attributes).

3.2.5. Executing PROC_ARST pass (detect async resets in processes).

3.2.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~538 debug messages>

3.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$f71bb0aa3c86af195471899d688780802e59e702\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1916'.
     1/2: $0\state_locked[0:0]
     2/2: $0\state[0:0]
Creating decoders for process `$paramod$f71bb0aa3c86af195471899d688780802e59e702\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1912'.
Creating decoders for process `$paramod$6944b75cfd6a4ba8cac16e8972e843c946414972\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1896'.
     1/2: $0\state_locked[0:0]
     2/2: $0\state[0:0]
Creating decoders for process `$paramod$6944b75cfd6a4ba8cac16e8972e843c946414972\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1892'.
Creating decoders for process `$paramod$b826018b3f323c912af1642241473883b9381566\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1876'.
     1/2: $0\state_locked[0:0]
     2/2: $0\state[0:0]
Creating decoders for process `$paramod$b826018b3f323c912af1642241473883b9381566\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1872'.
Creating decoders for process `$paramod$715996f109a2239f2879a043aa3cbdeb45396639\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1856'.
     1/2: $0\state_locked[0:0]
     2/2: $0\state[0:0]
Creating decoders for process `$paramod$715996f109a2239f2879a043aa3cbdeb45396639\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1852'.
Creating decoders for process `$paramod$90b676dcce173160a17864bc83b48c98ac59810a\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1836'.
     1/2: $0\state_locked[0:0]
     2/2: $0\state[0:0]
Creating decoders for process `$paramod$90b676dcce173160a17864bc83b48c98ac59810a\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1832'.
Creating decoders for process `$paramod$b8c026ab6f339744f0a8e54ac7da5ff7e06e4566\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1816'.
     1/2: $0\state_locked[0:0]
     2/2: $0\state[0:0]
Creating decoders for process `$paramod$b8c026ab6f339744f0a8e54ac7da5ff7e06e4566\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1812'.
Creating decoders for process `$paramod$e90a738894f0a8095dc206ae3e948cca14588fcc\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1796'.
     1/2: $0\state_locked[0:0]
     2/2: $0\state[0:0]
Creating decoders for process `$paramod$e90a738894f0a8095dc206ae3e948cca14588fcc\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1792'.
Creating decoders for process `$paramod$dfe6d560acf0052439b4178fef83fc7e1d190e11\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1776'.
     1/2: $0\state_locked[0:0]
     2/2: $0\state[0:0]
Creating decoders for process `$paramod$dfe6d560acf0052439b4178fef83fc7e1d190e11\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1772'.
Creating decoders for process `$paramod$25254bcd13f101bee705cfdd59e69e14221bdd6a\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1756'.
     1/2: $0\state_locked[0:0]
     2/2: $0\state[0:0]
Creating decoders for process `$paramod$25254bcd13f101bee705cfdd59e69e14221bdd6a\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1752'.
Creating decoders for process `$paramod$ded43f17fea5e54de39f0b62589c240df6af74ef\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1736'.
     1/2: $0\state_locked[0:0]
     2/2: $0\state[0:0]
Creating decoders for process `$paramod$ded43f17fea5e54de39f0b62589c240df6af74ef\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1732'.
Creating decoders for process `$paramod$45d0fd71cf9c2e536cbc7af8e29bf59e82d33992\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1716'.
     1/2: $0\state_locked[0:0]
     2/2: $0\state[0:0]
Creating decoders for process `$paramod$45d0fd71cf9c2e536cbc7af8e29bf59e82d33992\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1712'.
Creating decoders for process `$paramod$2b37ea319d5b06f7019602679440e5f920a303f5\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1696'.
     1/2: $0\state_locked[0:0]
     2/2: $0\state[0:0]
Creating decoders for process `$paramod$2b37ea319d5b06f7019602679440e5f920a303f5\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1692'.
Creating decoders for process `$paramod$0001ef32a920ab8a3e3a130becac9da2913a0a26\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1676'.
     1/2: $0\state_locked[0:0]
     2/2: $0\state[0:0]
Creating decoders for process `$paramod$0001ef32a920ab8a3e3a130becac9da2913a0a26\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1672'.
Creating decoders for process `$paramod$e24b0f716fa46f061916cac54656220c965aa6ea\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1656'.
     1/2: $0\state_locked[0:0]
     2/2: $0\state[0:0]
Creating decoders for process `$paramod$e24b0f716fa46f061916cac54656220c965aa6ea\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1652'.
Creating decoders for process `$paramod$b67c6af17625ecee8c4dc193828c41c63e259a62\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1636'.
     1/2: $0\state_locked[0:0]
     2/2: $0\state[0:0]
Creating decoders for process `$paramod$b67c6af17625ecee8c4dc193828c41c63e259a62\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1632'.
Creating decoders for process `$paramod$0fea28ffd5a3d268c262cbfea2177bd3c9441b49\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1616'.
     1/2: $0\state_locked[0:0]
     2/2: $0\state[0:0]
Creating decoders for process `$paramod$0fea28ffd5a3d268c262cbfea2177bd3c9441b49\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1612'.
Creating decoders for process `$paramod$a0a7b5d8a0db922d17c90550411924a893ed1e4a\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1596'.
     1/2: $0\state_locked[0:0]
     2/2: $0\state[0:0]
Creating decoders for process `$paramod$a0a7b5d8a0db922d17c90550411924a893ed1e4a\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1592'.
Creating decoders for process `$paramod$4a0826c9f7a17c537c12582e0529bb409dce9a4a\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1576'.
     1/2: $0\state_locked[0:0]
     2/2: $0\state[0:0]
Creating decoders for process `$paramod$4a0826c9f7a17c537c12582e0529bb409dce9a4a\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1572'.
Creating decoders for process `$paramod$9337fd8a7826cb883cb602ea08e274eef4752a75\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1556'.
     1/2: $0\state_locked[0:0]
     2/2: $0\state[0:0]
Creating decoders for process `$paramod$9337fd8a7826cb883cb602ea08e274eef4752a75\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1552'.
Creating decoders for process `$paramod$4eb5ea426c5389d4029a15c9ae52298211a1bdc4\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1536'.
     1/2: $0\state_locked[0:0]
     2/2: $0\state[0:0]
Creating decoders for process `$paramod$4eb5ea426c5389d4029a15c9ae52298211a1bdc4\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1532'.
Creating decoders for process `$paramod$cdb8f454c539e2c6fc7acce7bcbbc085a51596ac\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1516'.
     1/2: $0\state_locked[0:0]
     2/2: $0\state[0:0]
Creating decoders for process `$paramod$cdb8f454c539e2c6fc7acce7bcbbc085a51596ac\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1512'.
Creating decoders for process `$paramod$d1eb65eec5bb798db1bbcb19f9509d123873c9ac\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1496'.
     1/2: $0\state_locked[0:0]
     2/2: $0\state[0:0]
Creating decoders for process `$paramod$d1eb65eec5bb798db1bbcb19f9509d123873c9ac\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1492'.
Creating decoders for process `$paramod$ce75be43e32f03cf6b2f427ca802adad436f2e0e\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1476'.
     1/2: $0\state_locked[0:0]
     2/2: $0\state[0:0]
Creating decoders for process `$paramod$ce75be43e32f03cf6b2f427ca802adad436f2e0e\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1472'.
Creating decoders for process `$paramod$3472918aa5a029db703314af6bbae4a4719ad35a\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1456'.
     1/2: $0\state_locked[0:0]
     2/2: $0\state[0:0]
Creating decoders for process `$paramod$3472918aa5a029db703314af6bbae4a4719ad35a\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1452'.
Creating decoders for process `$paramod$79b130ee8648321d18bfdedbfc387c2c4d99b45d\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1436'.
     1/2: $0\state_locked[0:0]
     2/2: $0\state[0:0]
Creating decoders for process `$paramod$79b130ee8648321d18bfdedbfc387c2c4d99b45d\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1432'.
Creating decoders for process `$paramod$ac346544de33327de1e6751af73f62edc47835d3\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1416'.
     1/2: $0\state_locked[0:0]
     2/2: $0\state[0:0]
Creating decoders for process `$paramod$ac346544de33327de1e6751af73f62edc47835d3\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1412'.
Creating decoders for process `$paramod$ad76b6bcedef626490da58a01e768c71949bda22\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1396'.
     1/2: $0\state_locked[0:0]
     2/2: $0\state[0:0]
Creating decoders for process `$paramod$ad76b6bcedef626490da58a01e768c71949bda22\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1392'.
Creating decoders for process `$paramod$7d9efb5365a6ceec5b3042174a8b53663134a639\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1376'.
     1/2: $0\state_locked[0:0]
     2/2: $0\state[0:0]
Creating decoders for process `$paramod$7d9efb5365a6ceec5b3042174a8b53663134a639\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1372'.
Creating decoders for process `$paramod$751ebc0bc29150402d5742806a85c85a0cee6248\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1356'.
     1/2: $0\state_locked[0:0]
     2/2: $0\state[0:0]
Creating decoders for process `$paramod$751ebc0bc29150402d5742806a85c85a0cee6248\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1352'.
Creating decoders for process `$paramod$43750163e0e910bfe4caea31eaf86e08688420d5\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1336'.
     1/2: $0\state_locked[0:0]
     2/2: $0\state[0:0]
Creating decoders for process `$paramod$43750163e0e910bfe4caea31eaf86e08688420d5\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1332'.
Creating decoders for process `$paramod$f3a783bca9f789f283409174a83a1808a941b9ab\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1316'.
     1/2: $0\state_locked[0:0]
     2/2: $0\state[0:0]
Creating decoders for process `$paramod$f3a783bca9f789f283409174a83a1808a941b9ab\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1312'.
Creating decoders for process `$paramod$4602ede51be378f13e003a92be758dc829de4232\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1296'.
     1/2: $0\state_locked[0:0]
     2/2: $0\state[0:0]
Creating decoders for process `$paramod$4602ede51be378f13e003a92be758dc829de4232\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1292'.
Creating decoders for process `$paramod$5bfc04157e65ff6fb38ff07ca64044086cda1466\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1276'.
     1/2: $0\state_locked[0:0]
     2/2: $0\state[0:0]
Creating decoders for process `$paramod$5bfc04157e65ff6fb38ff07ca64044086cda1466\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1272'.
Creating decoders for process `$paramod$b6d32c7d8e0b5a28c08d13a6203e090dcc649b45\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1256'.
     1/2: $0\state_locked[0:0]
     2/2: $0\state[0:0]
Creating decoders for process `$paramod$b6d32c7d8e0b5a28c08d13a6203e090dcc649b45\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1252'.
Creating decoders for process `$paramod$e800576c3c988d69a18bd0992b73836142cc518c\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1236'.
     1/2: $0\state_locked[0:0]
     2/2: $0\state[0:0]
Creating decoders for process `$paramod$e800576c3c988d69a18bd0992b73836142cc518c\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1232'.
Creating decoders for process `$paramod$d2073ebe7a4ad2e299dc24fd1bf802f45750c7a0\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1216'.
     1/2: $0\state_locked[0:0]
     2/2: $0\state[0:0]
Creating decoders for process `$paramod$d2073ebe7a4ad2e299dc24fd1bf802f45750c7a0\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1212'.
Creating decoders for process `$paramod$8a911fed98d0996124d9b6043768d6594854af72\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1196'.
     1/2: $0\state_locked[0:0]
     2/2: $0\state[0:0]
Creating decoders for process `$paramod$8a911fed98d0996124d9b6043768d6594854af72\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1192'.
Creating decoders for process `$paramod$b1f58cfdb9bfb92f2eee346b48f36dc81bcb8f6d\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1176'.
     1/2: $0\state_locked[0:0]
     2/2: $0\state[0:0]
Creating decoders for process `$paramod$b1f58cfdb9bfb92f2eee346b48f36dc81bcb8f6d\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1172'.
Creating decoders for process `$paramod$6d8f41ea08dc33547477b0995ad71cbbf5b5b2f7\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1156'.
     1/2: $0\state_locked[0:0]
     2/2: $0\state[0:0]
Creating decoders for process `$paramod$6d8f41ea08dc33547477b0995ad71cbbf5b5b2f7\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1152'.
Creating decoders for process `$paramod$4a4b678dd74f353b957455fd09871e6f255213d8\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1136'.
     1/2: $0\state_locked[0:0]
     2/2: $0\state[0:0]
Creating decoders for process `$paramod$4a4b678dd74f353b957455fd09871e6f255213d8\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1132'.
Creating decoders for process `$paramod$ba7fbc20bdb1e78410c007b124af4cf23232b14b\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1116'.
     1/2: $0\state_locked[0:0]
     2/2: $0\state[0:0]
Creating decoders for process `$paramod$ba7fbc20bdb1e78410c007b124af4cf23232b14b\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1112'.
Creating decoders for process `$paramod$ca2a9b0b4f4186866a875bdc4b74a5bdad9cf362\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1096'.
     1/2: $0\state_locked[0:0]
     2/2: $0\state[0:0]
Creating decoders for process `$paramod$ca2a9b0b4f4186866a875bdc4b74a5bdad9cf362\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1092'.
Creating decoders for process `$paramod$148dd4cabcda318c3e0d7cd4a2ec78d819439faa\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1076'.
     1/2: $0\state_locked[0:0]
     2/2: $0\state[0:0]
Creating decoders for process `$paramod$148dd4cabcda318c3e0d7cd4a2ec78d819439faa\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1072'.
Creating decoders for process `$paramod$7d9f73e59f14c273b81d9f4e00838e89d863aadd\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1056'.
     1/2: $0\state_locked[0:0]
     2/2: $0\state[0:0]
Creating decoders for process `$paramod$7d9f73e59f14c273b81d9f4e00838e89d863aadd\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1052'.
Creating decoders for process `$paramod$3ee92416c12c780b3daae4d74d0854657f8ca2a6\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1036'.
     1/2: $0\state_locked[0:0]
     2/2: $0\state[0:0]
Creating decoders for process `$paramod$3ee92416c12c780b3daae4d74d0854657f8ca2a6\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1032'.
Creating decoders for process `$paramod$828633d710bc8bca2242b940040732907508ab1f\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1016'.
     1/2: $0\state_locked[0:0]
     2/2: $0\state[0:0]
Creating decoders for process `$paramod$828633d710bc8bca2242b940040732907508ab1f\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1012'.
Creating decoders for process `$paramod$623a667179e0de8eb81ee4f88af0793a6f286027\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$996'.
     1/2: $0\state_locked[0:0]
     2/2: $0\state[0:0]
Creating decoders for process `$paramod$623a667179e0de8eb81ee4f88af0793a6f286027\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$992'.
Creating decoders for process `$paramod$3d093903eae29fb0e5dbbdc07f4901014cb341da\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$976'.
     1/2: $0\state_locked[0:0]
     2/2: $0\state[0:0]
Creating decoders for process `$paramod$3d093903eae29fb0e5dbbdc07f4901014cb341da\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$972'.
Creating decoders for process `$paramod$2913066e0f47898f9433418043797c5b18506ebc\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$956'.
     1/2: $0\state_locked[0:0]
     2/2: $0\state[0:0]
Creating decoders for process `$paramod$2913066e0f47898f9433418043797c5b18506ebc\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$952'.
Creating decoders for process `$paramod$ceb7f285b74fb17a6c0c0a83d72fceb4b79e650e\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$936'.
     1/2: $0\state_locked[0:0]
     2/2: $0\state[0:0]
Creating decoders for process `$paramod$ceb7f285b74fb17a6c0c0a83d72fceb4b79e650e\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$932'.
Creating decoders for process `$paramod$e8d2d7cc46253e1734c198c1d8b013f48647cfe8\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$916'.
     1/2: $0\state_locked[0:0]
     2/2: $0\state[0:0]
Creating decoders for process `$paramod$e8d2d7cc46253e1734c198c1d8b013f48647cfe8\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$912'.
Creating decoders for process `$paramod$d680eee4cf58989c6e4e8e1939cb13b6b36a1167\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$896'.
     1/2: $0\state_locked[0:0]
     2/2: $0\state[0:0]
Creating decoders for process `$paramod$d680eee4cf58989c6e4e8e1939cb13b6b36a1167\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$892'.
Creating decoders for process `$paramod$68433ff9627f5faf79ff89639a01232f8991fda3\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$876'.
     1/2: $0\state_locked[0:0]
     2/2: $0\state[0:0]
Creating decoders for process `$paramod$68433ff9627f5faf79ff89639a01232f8991fda3\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$872'.
Creating decoders for process `$paramod$68c3ece8019eabc504114791b35d465cd5c56fa8\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$856'.
     1/2: $0\state_locked[0:0]
     2/2: $0\state[0:0]
Creating decoders for process `$paramod$68c3ece8019eabc504114791b35d465cd5c56fa8\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$852'.
Creating decoders for process `$paramod$59b621a046a7e8aa355230eec389e9ff32101b6a\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$836'.
     1/2: $0\state_locked[0:0]
     2/2: $0\state[0:0]
Creating decoders for process `$paramod$59b621a046a7e8aa355230eec389e9ff32101b6a\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$832'.
Creating decoders for process `$paramod$ac9ddecf57c7a6eef732ace30cdc1eb53d8bbc3d\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$816'.
     1/2: $0\state_locked[0:0]
     2/2: $0\state[0:0]
Creating decoders for process `$paramod$ac9ddecf57c7a6eef732ace30cdc1eb53d8bbc3d\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$812'.
Creating decoders for process `$paramod$74a5f872d77b5fabc63f63a655eef2f0dfc2beb6\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$796'.
     1/2: $0\state_locked[0:0]
     2/2: $0\state[0:0]
Creating decoders for process `$paramod$74a5f872d77b5fabc63f63a655eef2f0dfc2beb6\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$792'.
Creating decoders for process `$paramod$ccdfd946b20016cba27c656f5a3c76ab55cdede0\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$776'.
     1/2: $0\state_locked[0:0]
     2/2: $0\state[0:0]
Creating decoders for process `$paramod$ccdfd946b20016cba27c656f5a3c76ab55cdede0\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$772'.
Creating decoders for process `$paramod$e104bda8d679696a711da905e072dabcb350bda2\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$756'.
     1/2: $0\state_locked[0:0]
     2/2: $0\state[0:0]
Creating decoders for process `$paramod$e104bda8d679696a711da905e072dabcb350bda2\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$752'.
Creating decoders for process `$paramod$6af0073c9c7ee60cb5599ff4a78529521489d570\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$736'.
     1/2: $0\state_locked[0:0]
     2/2: $0\state[0:0]
Creating decoders for process `$paramod$6af0073c9c7ee60cb5599ff4a78529521489d570\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$732'.
Creating decoders for process `$paramod$cf521cce10c8b3ec89be0f50544474776ec2fd4c\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$716'.
     1/2: $0\state_locked[0:0]
     2/2: $0\state[0:0]
Creating decoders for process `$paramod$cf521cce10c8b3ec89be0f50544474776ec2fd4c\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$712'.
Creating decoders for process `$paramod$99799d0bee71d56571ca71fa79f506bfcfa19d2d\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$696'.
     1/2: $0\state_locked[0:0]
     2/2: $0\state[0:0]
Creating decoders for process `$paramod$99799d0bee71d56571ca71fa79f506bfcfa19d2d\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$692'.
Creating decoders for process `$paramod$b5deb40d5ee790b5dd6404b2bfba9fa52593d2e6\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$676'.
     1/2: $0\state_locked[0:0]
     2/2: $0\state[0:0]
Creating decoders for process `$paramod$b5deb40d5ee790b5dd6404b2bfba9fa52593d2e6\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$672'.
Creating decoders for process `\vga.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:343$654'.
     1/7: $0\frame_end[0:0]
     2/7: $0\refresh[0:0]
     3/7: $0\hsync[0:0]
     4/7: $0\h_idx[9:0]
     5/7: $0\frame_count[31:0]
     6/7: $0\v_idx[9:0]
     7/7: $0\vsync[0:0]
Creating decoders for process `\one_hot_to_idx.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:295$641'.
     1/10: $9\idx[2:0]
     2/10: $8\idx[2:0]
     3/10: $7\idx[2:0]
     4/10: $6\idx[2:0]
     5/10: $5\idx[2:0]
     6/10: $4\idx[2:0]
     7/10: $3\idx[2:0]
     8/10: $2\idx[2:0]
     9/10: $1\in_arena[0:0]
    10/10: $1\idx[2:0]
Creating decoders for process `$paramod$38cb8d31dbd61ca1b653e2acaac63581a73310c5\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1936'.
     1/2: $0\state_locked[0:0]
     2/2: $0\state[0:0]
Creating decoders for process `$paramod$38cb8d31dbd61ca1b653e2acaac63581a73310c5\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1932'.
Creating decoders for process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:123$613'.
Creating decoders for process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:122$612'.
Creating decoders for process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:121$611'.
Creating decoders for process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:120$610'.
Creating decoders for process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:119$609'.
Creating decoders for process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:118$608'.
Creating decoders for process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$591'.
Creating decoders for process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$582'.
Creating decoders for process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$573'.
Creating decoders for process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$564'.
Creating decoders for process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$555'.
Creating decoders for process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$546'.
Creating decoders for process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$537'.
Creating decoders for process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$528'.
Creating decoders for process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$519'.
Creating decoders for process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$510'.
Creating decoders for process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$501'.
Creating decoders for process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$492'.
Creating decoders for process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$483'.
Creating decoders for process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$474'.
Creating decoders for process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$465'.
Creating decoders for process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$456'.
Creating decoders for process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$447'.
Creating decoders for process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$438'.
Creating decoders for process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$429'.
Creating decoders for process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$420'.
Creating decoders for process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$411'.
Creating decoders for process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$402'.
Creating decoders for process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$393'.
Creating decoders for process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$384'.
Creating decoders for process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$375'.
Creating decoders for process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$366'.
Creating decoders for process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$357'.
Creating decoders for process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$348'.
Creating decoders for process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$339'.
Creating decoders for process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$330'.
Creating decoders for process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$321'.
Creating decoders for process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$312'.
Creating decoders for process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$303'.
Creating decoders for process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$294'.
Creating decoders for process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$285'.
Creating decoders for process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$276'.
Creating decoders for process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$267'.
Creating decoders for process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$258'.
Creating decoders for process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$249'.
Creating decoders for process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$240'.
Creating decoders for process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$231'.
Creating decoders for process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$222'.
Creating decoders for process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$213'.
Creating decoders for process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$204'.
Creating decoders for process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$195'.
Creating decoders for process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$186'.
Creating decoders for process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$177'.
Creating decoders for process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$168'.
Creating decoders for process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$159'.
Creating decoders for process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$150'.
Creating decoders for process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$141'.
Creating decoders for process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$132'.
Creating decoders for process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$123'.
Creating decoders for process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$114'.
Creating decoders for process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$105'.
Creating decoders for process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$96'.
Creating decoders for process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$87'.
Creating decoders for process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$78'.
Creating decoders for process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$69'.
Creating decoders for process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$60'.
Creating decoders for process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$51'.
Creating decoders for process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$42'.
Creating decoders for process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$33'.
Creating decoders for process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$24'.
Creating decoders for process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:190$19'.
     1/4: $2\green[2:0]
     2/4: $2\blue[2:0]
     3/4: $1\blue[2:0]
     4/4: $1\green[2:0]
Creating decoders for process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:87$7'.
     1/4: $0\lock_state[0:0]
     2/4: $0\focus_col[2:0]
     3/4: $0\focus_row[2:0]
     4/4: $0\fsm_state[0:0]
Creating decoders for process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:81$6'.
Creating decoders for process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:33$2'.
Creating decoders for process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:27$1'.

3.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod$f71bb0aa3c86af195471899d688780802e59e702\tile_state_reg.\neighbors_vert' from process `$paramod$f71bb0aa3c86af195471899d688780802e59e702\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1912'.
No latch inferred for signal `$paramod$f71bb0aa3c86af195471899d688780802e59e702\tile_state_reg.\neighbors_hori' from process `$paramod$f71bb0aa3c86af195471899d688780802e59e702\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1912'.
No latch inferred for signal `$paramod$f71bb0aa3c86af195471899d688780802e59e702\tile_state_reg.\neighbors' from process `$paramod$f71bb0aa3c86af195471899d688780802e59e702\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1912'.
No latch inferred for signal `$paramod$6944b75cfd6a4ba8cac16e8972e843c946414972\tile_state_reg.\neighbors_vert' from process `$paramod$6944b75cfd6a4ba8cac16e8972e843c946414972\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1892'.
No latch inferred for signal `$paramod$6944b75cfd6a4ba8cac16e8972e843c946414972\tile_state_reg.\neighbors_hori' from process `$paramod$6944b75cfd6a4ba8cac16e8972e843c946414972\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1892'.
No latch inferred for signal `$paramod$6944b75cfd6a4ba8cac16e8972e843c946414972\tile_state_reg.\neighbors' from process `$paramod$6944b75cfd6a4ba8cac16e8972e843c946414972\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1892'.
No latch inferred for signal `$paramod$b826018b3f323c912af1642241473883b9381566\tile_state_reg.\neighbors_vert' from process `$paramod$b826018b3f323c912af1642241473883b9381566\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1872'.
No latch inferred for signal `$paramod$b826018b3f323c912af1642241473883b9381566\tile_state_reg.\neighbors_hori' from process `$paramod$b826018b3f323c912af1642241473883b9381566\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1872'.
No latch inferred for signal `$paramod$b826018b3f323c912af1642241473883b9381566\tile_state_reg.\neighbors' from process `$paramod$b826018b3f323c912af1642241473883b9381566\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1872'.
No latch inferred for signal `$paramod$715996f109a2239f2879a043aa3cbdeb45396639\tile_state_reg.\neighbors_vert' from process `$paramod$715996f109a2239f2879a043aa3cbdeb45396639\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1852'.
No latch inferred for signal `$paramod$715996f109a2239f2879a043aa3cbdeb45396639\tile_state_reg.\neighbors_hori' from process `$paramod$715996f109a2239f2879a043aa3cbdeb45396639\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1852'.
No latch inferred for signal `$paramod$715996f109a2239f2879a043aa3cbdeb45396639\tile_state_reg.\neighbors' from process `$paramod$715996f109a2239f2879a043aa3cbdeb45396639\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1852'.
No latch inferred for signal `$paramod$90b676dcce173160a17864bc83b48c98ac59810a\tile_state_reg.\neighbors_vert' from process `$paramod$90b676dcce173160a17864bc83b48c98ac59810a\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1832'.
No latch inferred for signal `$paramod$90b676dcce173160a17864bc83b48c98ac59810a\tile_state_reg.\neighbors_hori' from process `$paramod$90b676dcce173160a17864bc83b48c98ac59810a\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1832'.
No latch inferred for signal `$paramod$90b676dcce173160a17864bc83b48c98ac59810a\tile_state_reg.\neighbors' from process `$paramod$90b676dcce173160a17864bc83b48c98ac59810a\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1832'.
No latch inferred for signal `$paramod$b8c026ab6f339744f0a8e54ac7da5ff7e06e4566\tile_state_reg.\neighbors_vert' from process `$paramod$b8c026ab6f339744f0a8e54ac7da5ff7e06e4566\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1812'.
No latch inferred for signal `$paramod$b8c026ab6f339744f0a8e54ac7da5ff7e06e4566\tile_state_reg.\neighbors_hori' from process `$paramod$b8c026ab6f339744f0a8e54ac7da5ff7e06e4566\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1812'.
No latch inferred for signal `$paramod$b8c026ab6f339744f0a8e54ac7da5ff7e06e4566\tile_state_reg.\neighbors' from process `$paramod$b8c026ab6f339744f0a8e54ac7da5ff7e06e4566\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1812'.
No latch inferred for signal `$paramod$e90a738894f0a8095dc206ae3e948cca14588fcc\tile_state_reg.\neighbors_vert' from process `$paramod$e90a738894f0a8095dc206ae3e948cca14588fcc\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1792'.
No latch inferred for signal `$paramod$e90a738894f0a8095dc206ae3e948cca14588fcc\tile_state_reg.\neighbors_hori' from process `$paramod$e90a738894f0a8095dc206ae3e948cca14588fcc\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1792'.
No latch inferred for signal `$paramod$e90a738894f0a8095dc206ae3e948cca14588fcc\tile_state_reg.\neighbors' from process `$paramod$e90a738894f0a8095dc206ae3e948cca14588fcc\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1792'.
No latch inferred for signal `$paramod$dfe6d560acf0052439b4178fef83fc7e1d190e11\tile_state_reg.\neighbors_vert' from process `$paramod$dfe6d560acf0052439b4178fef83fc7e1d190e11\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1772'.
No latch inferred for signal `$paramod$dfe6d560acf0052439b4178fef83fc7e1d190e11\tile_state_reg.\neighbors_hori' from process `$paramod$dfe6d560acf0052439b4178fef83fc7e1d190e11\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1772'.
No latch inferred for signal `$paramod$dfe6d560acf0052439b4178fef83fc7e1d190e11\tile_state_reg.\neighbors' from process `$paramod$dfe6d560acf0052439b4178fef83fc7e1d190e11\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1772'.
No latch inferred for signal `$paramod$25254bcd13f101bee705cfdd59e69e14221bdd6a\tile_state_reg.\neighbors_vert' from process `$paramod$25254bcd13f101bee705cfdd59e69e14221bdd6a\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1752'.
No latch inferred for signal `$paramod$25254bcd13f101bee705cfdd59e69e14221bdd6a\tile_state_reg.\neighbors_hori' from process `$paramod$25254bcd13f101bee705cfdd59e69e14221bdd6a\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1752'.
No latch inferred for signal `$paramod$25254bcd13f101bee705cfdd59e69e14221bdd6a\tile_state_reg.\neighbors' from process `$paramod$25254bcd13f101bee705cfdd59e69e14221bdd6a\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1752'.
No latch inferred for signal `$paramod$ded43f17fea5e54de39f0b62589c240df6af74ef\tile_state_reg.\neighbors_vert' from process `$paramod$ded43f17fea5e54de39f0b62589c240df6af74ef\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1732'.
No latch inferred for signal `$paramod$ded43f17fea5e54de39f0b62589c240df6af74ef\tile_state_reg.\neighbors_hori' from process `$paramod$ded43f17fea5e54de39f0b62589c240df6af74ef\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1732'.
No latch inferred for signal `$paramod$ded43f17fea5e54de39f0b62589c240df6af74ef\tile_state_reg.\neighbors' from process `$paramod$ded43f17fea5e54de39f0b62589c240df6af74ef\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1732'.
No latch inferred for signal `$paramod$45d0fd71cf9c2e536cbc7af8e29bf59e82d33992\tile_state_reg.\neighbors_vert' from process `$paramod$45d0fd71cf9c2e536cbc7af8e29bf59e82d33992\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1712'.
No latch inferred for signal `$paramod$45d0fd71cf9c2e536cbc7af8e29bf59e82d33992\tile_state_reg.\neighbors_hori' from process `$paramod$45d0fd71cf9c2e536cbc7af8e29bf59e82d33992\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1712'.
No latch inferred for signal `$paramod$45d0fd71cf9c2e536cbc7af8e29bf59e82d33992\tile_state_reg.\neighbors' from process `$paramod$45d0fd71cf9c2e536cbc7af8e29bf59e82d33992\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1712'.
No latch inferred for signal `$paramod$2b37ea319d5b06f7019602679440e5f920a303f5\tile_state_reg.\neighbors_vert' from process `$paramod$2b37ea319d5b06f7019602679440e5f920a303f5\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1692'.
No latch inferred for signal `$paramod$2b37ea319d5b06f7019602679440e5f920a303f5\tile_state_reg.\neighbors_hori' from process `$paramod$2b37ea319d5b06f7019602679440e5f920a303f5\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1692'.
No latch inferred for signal `$paramod$2b37ea319d5b06f7019602679440e5f920a303f5\tile_state_reg.\neighbors' from process `$paramod$2b37ea319d5b06f7019602679440e5f920a303f5\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1692'.
No latch inferred for signal `$paramod$0001ef32a920ab8a3e3a130becac9da2913a0a26\tile_state_reg.\neighbors_vert' from process `$paramod$0001ef32a920ab8a3e3a130becac9da2913a0a26\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1672'.
No latch inferred for signal `$paramod$0001ef32a920ab8a3e3a130becac9da2913a0a26\tile_state_reg.\neighbors_hori' from process `$paramod$0001ef32a920ab8a3e3a130becac9da2913a0a26\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1672'.
No latch inferred for signal `$paramod$0001ef32a920ab8a3e3a130becac9da2913a0a26\tile_state_reg.\neighbors' from process `$paramod$0001ef32a920ab8a3e3a130becac9da2913a0a26\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1672'.
No latch inferred for signal `$paramod$e24b0f716fa46f061916cac54656220c965aa6ea\tile_state_reg.\neighbors_vert' from process `$paramod$e24b0f716fa46f061916cac54656220c965aa6ea\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1652'.
No latch inferred for signal `$paramod$e24b0f716fa46f061916cac54656220c965aa6ea\tile_state_reg.\neighbors_hori' from process `$paramod$e24b0f716fa46f061916cac54656220c965aa6ea\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1652'.
No latch inferred for signal `$paramod$e24b0f716fa46f061916cac54656220c965aa6ea\tile_state_reg.\neighbors' from process `$paramod$e24b0f716fa46f061916cac54656220c965aa6ea\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1652'.
No latch inferred for signal `$paramod$b67c6af17625ecee8c4dc193828c41c63e259a62\tile_state_reg.\neighbors_vert' from process `$paramod$b67c6af17625ecee8c4dc193828c41c63e259a62\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1632'.
No latch inferred for signal `$paramod$b67c6af17625ecee8c4dc193828c41c63e259a62\tile_state_reg.\neighbors_hori' from process `$paramod$b67c6af17625ecee8c4dc193828c41c63e259a62\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1632'.
No latch inferred for signal `$paramod$b67c6af17625ecee8c4dc193828c41c63e259a62\tile_state_reg.\neighbors' from process `$paramod$b67c6af17625ecee8c4dc193828c41c63e259a62\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1632'.
No latch inferred for signal `$paramod$0fea28ffd5a3d268c262cbfea2177bd3c9441b49\tile_state_reg.\neighbors_vert' from process `$paramod$0fea28ffd5a3d268c262cbfea2177bd3c9441b49\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1612'.
No latch inferred for signal `$paramod$0fea28ffd5a3d268c262cbfea2177bd3c9441b49\tile_state_reg.\neighbors_hori' from process `$paramod$0fea28ffd5a3d268c262cbfea2177bd3c9441b49\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1612'.
No latch inferred for signal `$paramod$0fea28ffd5a3d268c262cbfea2177bd3c9441b49\tile_state_reg.\neighbors' from process `$paramod$0fea28ffd5a3d268c262cbfea2177bd3c9441b49\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1612'.
No latch inferred for signal `$paramod$a0a7b5d8a0db922d17c90550411924a893ed1e4a\tile_state_reg.\neighbors_vert' from process `$paramod$a0a7b5d8a0db922d17c90550411924a893ed1e4a\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1592'.
No latch inferred for signal `$paramod$a0a7b5d8a0db922d17c90550411924a893ed1e4a\tile_state_reg.\neighbors_hori' from process `$paramod$a0a7b5d8a0db922d17c90550411924a893ed1e4a\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1592'.
No latch inferred for signal `$paramod$a0a7b5d8a0db922d17c90550411924a893ed1e4a\tile_state_reg.\neighbors' from process `$paramod$a0a7b5d8a0db922d17c90550411924a893ed1e4a\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1592'.
No latch inferred for signal `$paramod$4a0826c9f7a17c537c12582e0529bb409dce9a4a\tile_state_reg.\neighbors_vert' from process `$paramod$4a0826c9f7a17c537c12582e0529bb409dce9a4a\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1572'.
No latch inferred for signal `$paramod$4a0826c9f7a17c537c12582e0529bb409dce9a4a\tile_state_reg.\neighbors_hori' from process `$paramod$4a0826c9f7a17c537c12582e0529bb409dce9a4a\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1572'.
No latch inferred for signal `$paramod$4a0826c9f7a17c537c12582e0529bb409dce9a4a\tile_state_reg.\neighbors' from process `$paramod$4a0826c9f7a17c537c12582e0529bb409dce9a4a\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1572'.
No latch inferred for signal `$paramod$9337fd8a7826cb883cb602ea08e274eef4752a75\tile_state_reg.\neighbors_vert' from process `$paramod$9337fd8a7826cb883cb602ea08e274eef4752a75\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1552'.
No latch inferred for signal `$paramod$9337fd8a7826cb883cb602ea08e274eef4752a75\tile_state_reg.\neighbors_hori' from process `$paramod$9337fd8a7826cb883cb602ea08e274eef4752a75\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1552'.
No latch inferred for signal `$paramod$9337fd8a7826cb883cb602ea08e274eef4752a75\tile_state_reg.\neighbors' from process `$paramod$9337fd8a7826cb883cb602ea08e274eef4752a75\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1552'.
No latch inferred for signal `$paramod$4eb5ea426c5389d4029a15c9ae52298211a1bdc4\tile_state_reg.\neighbors_vert' from process `$paramod$4eb5ea426c5389d4029a15c9ae52298211a1bdc4\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1532'.
No latch inferred for signal `$paramod$4eb5ea426c5389d4029a15c9ae52298211a1bdc4\tile_state_reg.\neighbors_hori' from process `$paramod$4eb5ea426c5389d4029a15c9ae52298211a1bdc4\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1532'.
No latch inferred for signal `$paramod$4eb5ea426c5389d4029a15c9ae52298211a1bdc4\tile_state_reg.\neighbors' from process `$paramod$4eb5ea426c5389d4029a15c9ae52298211a1bdc4\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1532'.
No latch inferred for signal `$paramod$cdb8f454c539e2c6fc7acce7bcbbc085a51596ac\tile_state_reg.\neighbors_vert' from process `$paramod$cdb8f454c539e2c6fc7acce7bcbbc085a51596ac\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1512'.
No latch inferred for signal `$paramod$cdb8f454c539e2c6fc7acce7bcbbc085a51596ac\tile_state_reg.\neighbors_hori' from process `$paramod$cdb8f454c539e2c6fc7acce7bcbbc085a51596ac\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1512'.
No latch inferred for signal `$paramod$cdb8f454c539e2c6fc7acce7bcbbc085a51596ac\tile_state_reg.\neighbors' from process `$paramod$cdb8f454c539e2c6fc7acce7bcbbc085a51596ac\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1512'.
No latch inferred for signal `$paramod$d1eb65eec5bb798db1bbcb19f9509d123873c9ac\tile_state_reg.\neighbors_vert' from process `$paramod$d1eb65eec5bb798db1bbcb19f9509d123873c9ac\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1492'.
No latch inferred for signal `$paramod$d1eb65eec5bb798db1bbcb19f9509d123873c9ac\tile_state_reg.\neighbors_hori' from process `$paramod$d1eb65eec5bb798db1bbcb19f9509d123873c9ac\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1492'.
No latch inferred for signal `$paramod$d1eb65eec5bb798db1bbcb19f9509d123873c9ac\tile_state_reg.\neighbors' from process `$paramod$d1eb65eec5bb798db1bbcb19f9509d123873c9ac\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1492'.
No latch inferred for signal `$paramod$ce75be43e32f03cf6b2f427ca802adad436f2e0e\tile_state_reg.\neighbors_vert' from process `$paramod$ce75be43e32f03cf6b2f427ca802adad436f2e0e\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1472'.
No latch inferred for signal `$paramod$ce75be43e32f03cf6b2f427ca802adad436f2e0e\tile_state_reg.\neighbors_hori' from process `$paramod$ce75be43e32f03cf6b2f427ca802adad436f2e0e\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1472'.
No latch inferred for signal `$paramod$ce75be43e32f03cf6b2f427ca802adad436f2e0e\tile_state_reg.\neighbors' from process `$paramod$ce75be43e32f03cf6b2f427ca802adad436f2e0e\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1472'.
No latch inferred for signal `$paramod$3472918aa5a029db703314af6bbae4a4719ad35a\tile_state_reg.\neighbors_vert' from process `$paramod$3472918aa5a029db703314af6bbae4a4719ad35a\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1452'.
No latch inferred for signal `$paramod$3472918aa5a029db703314af6bbae4a4719ad35a\tile_state_reg.\neighbors_hori' from process `$paramod$3472918aa5a029db703314af6bbae4a4719ad35a\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1452'.
No latch inferred for signal `$paramod$3472918aa5a029db703314af6bbae4a4719ad35a\tile_state_reg.\neighbors' from process `$paramod$3472918aa5a029db703314af6bbae4a4719ad35a\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1452'.
No latch inferred for signal `$paramod$79b130ee8648321d18bfdedbfc387c2c4d99b45d\tile_state_reg.\neighbors_vert' from process `$paramod$79b130ee8648321d18bfdedbfc387c2c4d99b45d\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1432'.
No latch inferred for signal `$paramod$79b130ee8648321d18bfdedbfc387c2c4d99b45d\tile_state_reg.\neighbors_hori' from process `$paramod$79b130ee8648321d18bfdedbfc387c2c4d99b45d\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1432'.
No latch inferred for signal `$paramod$79b130ee8648321d18bfdedbfc387c2c4d99b45d\tile_state_reg.\neighbors' from process `$paramod$79b130ee8648321d18bfdedbfc387c2c4d99b45d\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1432'.
No latch inferred for signal `$paramod$ac346544de33327de1e6751af73f62edc47835d3\tile_state_reg.\neighbors_vert' from process `$paramod$ac346544de33327de1e6751af73f62edc47835d3\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1412'.
No latch inferred for signal `$paramod$ac346544de33327de1e6751af73f62edc47835d3\tile_state_reg.\neighbors_hori' from process `$paramod$ac346544de33327de1e6751af73f62edc47835d3\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1412'.
No latch inferred for signal `$paramod$ac346544de33327de1e6751af73f62edc47835d3\tile_state_reg.\neighbors' from process `$paramod$ac346544de33327de1e6751af73f62edc47835d3\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1412'.
No latch inferred for signal `$paramod$ad76b6bcedef626490da58a01e768c71949bda22\tile_state_reg.\neighbors_vert' from process `$paramod$ad76b6bcedef626490da58a01e768c71949bda22\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1392'.
No latch inferred for signal `$paramod$ad76b6bcedef626490da58a01e768c71949bda22\tile_state_reg.\neighbors_hori' from process `$paramod$ad76b6bcedef626490da58a01e768c71949bda22\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1392'.
No latch inferred for signal `$paramod$ad76b6bcedef626490da58a01e768c71949bda22\tile_state_reg.\neighbors' from process `$paramod$ad76b6bcedef626490da58a01e768c71949bda22\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1392'.
No latch inferred for signal `$paramod$7d9efb5365a6ceec5b3042174a8b53663134a639\tile_state_reg.\neighbors_vert' from process `$paramod$7d9efb5365a6ceec5b3042174a8b53663134a639\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1372'.
No latch inferred for signal `$paramod$7d9efb5365a6ceec5b3042174a8b53663134a639\tile_state_reg.\neighbors_hori' from process `$paramod$7d9efb5365a6ceec5b3042174a8b53663134a639\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1372'.
No latch inferred for signal `$paramod$7d9efb5365a6ceec5b3042174a8b53663134a639\tile_state_reg.\neighbors' from process `$paramod$7d9efb5365a6ceec5b3042174a8b53663134a639\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1372'.
No latch inferred for signal `$paramod$751ebc0bc29150402d5742806a85c85a0cee6248\tile_state_reg.\neighbors_vert' from process `$paramod$751ebc0bc29150402d5742806a85c85a0cee6248\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1352'.
No latch inferred for signal `$paramod$751ebc0bc29150402d5742806a85c85a0cee6248\tile_state_reg.\neighbors_hori' from process `$paramod$751ebc0bc29150402d5742806a85c85a0cee6248\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1352'.
No latch inferred for signal `$paramod$751ebc0bc29150402d5742806a85c85a0cee6248\tile_state_reg.\neighbors' from process `$paramod$751ebc0bc29150402d5742806a85c85a0cee6248\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1352'.
No latch inferred for signal `$paramod$43750163e0e910bfe4caea31eaf86e08688420d5\tile_state_reg.\neighbors_vert' from process `$paramod$43750163e0e910bfe4caea31eaf86e08688420d5\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1332'.
No latch inferred for signal `$paramod$43750163e0e910bfe4caea31eaf86e08688420d5\tile_state_reg.\neighbors_hori' from process `$paramod$43750163e0e910bfe4caea31eaf86e08688420d5\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1332'.
No latch inferred for signal `$paramod$43750163e0e910bfe4caea31eaf86e08688420d5\tile_state_reg.\neighbors' from process `$paramod$43750163e0e910bfe4caea31eaf86e08688420d5\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1332'.
No latch inferred for signal `$paramod$f3a783bca9f789f283409174a83a1808a941b9ab\tile_state_reg.\neighbors_vert' from process `$paramod$f3a783bca9f789f283409174a83a1808a941b9ab\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1312'.
No latch inferred for signal `$paramod$f3a783bca9f789f283409174a83a1808a941b9ab\tile_state_reg.\neighbors_hori' from process `$paramod$f3a783bca9f789f283409174a83a1808a941b9ab\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1312'.
No latch inferred for signal `$paramod$f3a783bca9f789f283409174a83a1808a941b9ab\tile_state_reg.\neighbors' from process `$paramod$f3a783bca9f789f283409174a83a1808a941b9ab\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1312'.
No latch inferred for signal `$paramod$4602ede51be378f13e003a92be758dc829de4232\tile_state_reg.\neighbors_vert' from process `$paramod$4602ede51be378f13e003a92be758dc829de4232\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1292'.
No latch inferred for signal `$paramod$4602ede51be378f13e003a92be758dc829de4232\tile_state_reg.\neighbors_hori' from process `$paramod$4602ede51be378f13e003a92be758dc829de4232\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1292'.
No latch inferred for signal `$paramod$4602ede51be378f13e003a92be758dc829de4232\tile_state_reg.\neighbors' from process `$paramod$4602ede51be378f13e003a92be758dc829de4232\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1292'.
No latch inferred for signal `$paramod$5bfc04157e65ff6fb38ff07ca64044086cda1466\tile_state_reg.\neighbors_vert' from process `$paramod$5bfc04157e65ff6fb38ff07ca64044086cda1466\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1272'.
No latch inferred for signal `$paramod$5bfc04157e65ff6fb38ff07ca64044086cda1466\tile_state_reg.\neighbors_hori' from process `$paramod$5bfc04157e65ff6fb38ff07ca64044086cda1466\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1272'.
No latch inferred for signal `$paramod$5bfc04157e65ff6fb38ff07ca64044086cda1466\tile_state_reg.\neighbors' from process `$paramod$5bfc04157e65ff6fb38ff07ca64044086cda1466\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1272'.
No latch inferred for signal `$paramod$b6d32c7d8e0b5a28c08d13a6203e090dcc649b45\tile_state_reg.\neighbors_vert' from process `$paramod$b6d32c7d8e0b5a28c08d13a6203e090dcc649b45\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1252'.
No latch inferred for signal `$paramod$b6d32c7d8e0b5a28c08d13a6203e090dcc649b45\tile_state_reg.\neighbors_hori' from process `$paramod$b6d32c7d8e0b5a28c08d13a6203e090dcc649b45\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1252'.
No latch inferred for signal `$paramod$b6d32c7d8e0b5a28c08d13a6203e090dcc649b45\tile_state_reg.\neighbors' from process `$paramod$b6d32c7d8e0b5a28c08d13a6203e090dcc649b45\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1252'.
No latch inferred for signal `$paramod$e800576c3c988d69a18bd0992b73836142cc518c\tile_state_reg.\neighbors_vert' from process `$paramod$e800576c3c988d69a18bd0992b73836142cc518c\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1232'.
No latch inferred for signal `$paramod$e800576c3c988d69a18bd0992b73836142cc518c\tile_state_reg.\neighbors_hori' from process `$paramod$e800576c3c988d69a18bd0992b73836142cc518c\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1232'.
No latch inferred for signal `$paramod$e800576c3c988d69a18bd0992b73836142cc518c\tile_state_reg.\neighbors' from process `$paramod$e800576c3c988d69a18bd0992b73836142cc518c\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1232'.
No latch inferred for signal `$paramod$d2073ebe7a4ad2e299dc24fd1bf802f45750c7a0\tile_state_reg.\neighbors_vert' from process `$paramod$d2073ebe7a4ad2e299dc24fd1bf802f45750c7a0\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1212'.
No latch inferred for signal `$paramod$d2073ebe7a4ad2e299dc24fd1bf802f45750c7a0\tile_state_reg.\neighbors_hori' from process `$paramod$d2073ebe7a4ad2e299dc24fd1bf802f45750c7a0\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1212'.
No latch inferred for signal `$paramod$d2073ebe7a4ad2e299dc24fd1bf802f45750c7a0\tile_state_reg.\neighbors' from process `$paramod$d2073ebe7a4ad2e299dc24fd1bf802f45750c7a0\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1212'.
No latch inferred for signal `$paramod$8a911fed98d0996124d9b6043768d6594854af72\tile_state_reg.\neighbors_vert' from process `$paramod$8a911fed98d0996124d9b6043768d6594854af72\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1192'.
No latch inferred for signal `$paramod$8a911fed98d0996124d9b6043768d6594854af72\tile_state_reg.\neighbors_hori' from process `$paramod$8a911fed98d0996124d9b6043768d6594854af72\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1192'.
No latch inferred for signal `$paramod$8a911fed98d0996124d9b6043768d6594854af72\tile_state_reg.\neighbors' from process `$paramod$8a911fed98d0996124d9b6043768d6594854af72\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1192'.
No latch inferred for signal `$paramod$b1f58cfdb9bfb92f2eee346b48f36dc81bcb8f6d\tile_state_reg.\neighbors_vert' from process `$paramod$b1f58cfdb9bfb92f2eee346b48f36dc81bcb8f6d\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1172'.
No latch inferred for signal `$paramod$b1f58cfdb9bfb92f2eee346b48f36dc81bcb8f6d\tile_state_reg.\neighbors_hori' from process `$paramod$b1f58cfdb9bfb92f2eee346b48f36dc81bcb8f6d\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1172'.
No latch inferred for signal `$paramod$b1f58cfdb9bfb92f2eee346b48f36dc81bcb8f6d\tile_state_reg.\neighbors' from process `$paramod$b1f58cfdb9bfb92f2eee346b48f36dc81bcb8f6d\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1172'.
No latch inferred for signal `$paramod$6d8f41ea08dc33547477b0995ad71cbbf5b5b2f7\tile_state_reg.\neighbors_vert' from process `$paramod$6d8f41ea08dc33547477b0995ad71cbbf5b5b2f7\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1152'.
No latch inferred for signal `$paramod$6d8f41ea08dc33547477b0995ad71cbbf5b5b2f7\tile_state_reg.\neighbors_hori' from process `$paramod$6d8f41ea08dc33547477b0995ad71cbbf5b5b2f7\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1152'.
No latch inferred for signal `$paramod$6d8f41ea08dc33547477b0995ad71cbbf5b5b2f7\tile_state_reg.\neighbors' from process `$paramod$6d8f41ea08dc33547477b0995ad71cbbf5b5b2f7\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1152'.
No latch inferred for signal `$paramod$4a4b678dd74f353b957455fd09871e6f255213d8\tile_state_reg.\neighbors_vert' from process `$paramod$4a4b678dd74f353b957455fd09871e6f255213d8\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1132'.
No latch inferred for signal `$paramod$4a4b678dd74f353b957455fd09871e6f255213d8\tile_state_reg.\neighbors_hori' from process `$paramod$4a4b678dd74f353b957455fd09871e6f255213d8\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1132'.
No latch inferred for signal `$paramod$4a4b678dd74f353b957455fd09871e6f255213d8\tile_state_reg.\neighbors' from process `$paramod$4a4b678dd74f353b957455fd09871e6f255213d8\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1132'.
No latch inferred for signal `$paramod$ba7fbc20bdb1e78410c007b124af4cf23232b14b\tile_state_reg.\neighbors_vert' from process `$paramod$ba7fbc20bdb1e78410c007b124af4cf23232b14b\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1112'.
No latch inferred for signal `$paramod$ba7fbc20bdb1e78410c007b124af4cf23232b14b\tile_state_reg.\neighbors_hori' from process `$paramod$ba7fbc20bdb1e78410c007b124af4cf23232b14b\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1112'.
No latch inferred for signal `$paramod$ba7fbc20bdb1e78410c007b124af4cf23232b14b\tile_state_reg.\neighbors' from process `$paramod$ba7fbc20bdb1e78410c007b124af4cf23232b14b\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1112'.
No latch inferred for signal `$paramod$ca2a9b0b4f4186866a875bdc4b74a5bdad9cf362\tile_state_reg.\neighbors_vert' from process `$paramod$ca2a9b0b4f4186866a875bdc4b74a5bdad9cf362\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1092'.
No latch inferred for signal `$paramod$ca2a9b0b4f4186866a875bdc4b74a5bdad9cf362\tile_state_reg.\neighbors_hori' from process `$paramod$ca2a9b0b4f4186866a875bdc4b74a5bdad9cf362\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1092'.
No latch inferred for signal `$paramod$ca2a9b0b4f4186866a875bdc4b74a5bdad9cf362\tile_state_reg.\neighbors' from process `$paramod$ca2a9b0b4f4186866a875bdc4b74a5bdad9cf362\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1092'.
No latch inferred for signal `$paramod$148dd4cabcda318c3e0d7cd4a2ec78d819439faa\tile_state_reg.\neighbors_vert' from process `$paramod$148dd4cabcda318c3e0d7cd4a2ec78d819439faa\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1072'.
No latch inferred for signal `$paramod$148dd4cabcda318c3e0d7cd4a2ec78d819439faa\tile_state_reg.\neighbors_hori' from process `$paramod$148dd4cabcda318c3e0d7cd4a2ec78d819439faa\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1072'.
No latch inferred for signal `$paramod$148dd4cabcda318c3e0d7cd4a2ec78d819439faa\tile_state_reg.\neighbors' from process `$paramod$148dd4cabcda318c3e0d7cd4a2ec78d819439faa\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1072'.
No latch inferred for signal `$paramod$7d9f73e59f14c273b81d9f4e00838e89d863aadd\tile_state_reg.\neighbors_vert' from process `$paramod$7d9f73e59f14c273b81d9f4e00838e89d863aadd\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1052'.
No latch inferred for signal `$paramod$7d9f73e59f14c273b81d9f4e00838e89d863aadd\tile_state_reg.\neighbors_hori' from process `$paramod$7d9f73e59f14c273b81d9f4e00838e89d863aadd\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1052'.
No latch inferred for signal `$paramod$7d9f73e59f14c273b81d9f4e00838e89d863aadd\tile_state_reg.\neighbors' from process `$paramod$7d9f73e59f14c273b81d9f4e00838e89d863aadd\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1052'.
No latch inferred for signal `$paramod$3ee92416c12c780b3daae4d74d0854657f8ca2a6\tile_state_reg.\neighbors_vert' from process `$paramod$3ee92416c12c780b3daae4d74d0854657f8ca2a6\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1032'.
No latch inferred for signal `$paramod$3ee92416c12c780b3daae4d74d0854657f8ca2a6\tile_state_reg.\neighbors_hori' from process `$paramod$3ee92416c12c780b3daae4d74d0854657f8ca2a6\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1032'.
No latch inferred for signal `$paramod$3ee92416c12c780b3daae4d74d0854657f8ca2a6\tile_state_reg.\neighbors' from process `$paramod$3ee92416c12c780b3daae4d74d0854657f8ca2a6\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1032'.
No latch inferred for signal `$paramod$828633d710bc8bca2242b940040732907508ab1f\tile_state_reg.\neighbors_vert' from process `$paramod$828633d710bc8bca2242b940040732907508ab1f\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1012'.
No latch inferred for signal `$paramod$828633d710bc8bca2242b940040732907508ab1f\tile_state_reg.\neighbors_hori' from process `$paramod$828633d710bc8bca2242b940040732907508ab1f\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1012'.
No latch inferred for signal `$paramod$828633d710bc8bca2242b940040732907508ab1f\tile_state_reg.\neighbors' from process `$paramod$828633d710bc8bca2242b940040732907508ab1f\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1012'.
No latch inferred for signal `$paramod$623a667179e0de8eb81ee4f88af0793a6f286027\tile_state_reg.\neighbors_vert' from process `$paramod$623a667179e0de8eb81ee4f88af0793a6f286027\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$992'.
No latch inferred for signal `$paramod$623a667179e0de8eb81ee4f88af0793a6f286027\tile_state_reg.\neighbors_hori' from process `$paramod$623a667179e0de8eb81ee4f88af0793a6f286027\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$992'.
No latch inferred for signal `$paramod$623a667179e0de8eb81ee4f88af0793a6f286027\tile_state_reg.\neighbors' from process `$paramod$623a667179e0de8eb81ee4f88af0793a6f286027\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$992'.
No latch inferred for signal `$paramod$3d093903eae29fb0e5dbbdc07f4901014cb341da\tile_state_reg.\neighbors_vert' from process `$paramod$3d093903eae29fb0e5dbbdc07f4901014cb341da\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$972'.
No latch inferred for signal `$paramod$3d093903eae29fb0e5dbbdc07f4901014cb341da\tile_state_reg.\neighbors_hori' from process `$paramod$3d093903eae29fb0e5dbbdc07f4901014cb341da\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$972'.
No latch inferred for signal `$paramod$3d093903eae29fb0e5dbbdc07f4901014cb341da\tile_state_reg.\neighbors' from process `$paramod$3d093903eae29fb0e5dbbdc07f4901014cb341da\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$972'.
No latch inferred for signal `$paramod$2913066e0f47898f9433418043797c5b18506ebc\tile_state_reg.\neighbors_vert' from process `$paramod$2913066e0f47898f9433418043797c5b18506ebc\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$952'.
No latch inferred for signal `$paramod$2913066e0f47898f9433418043797c5b18506ebc\tile_state_reg.\neighbors_hori' from process `$paramod$2913066e0f47898f9433418043797c5b18506ebc\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$952'.
No latch inferred for signal `$paramod$2913066e0f47898f9433418043797c5b18506ebc\tile_state_reg.\neighbors' from process `$paramod$2913066e0f47898f9433418043797c5b18506ebc\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$952'.
No latch inferred for signal `$paramod$ceb7f285b74fb17a6c0c0a83d72fceb4b79e650e\tile_state_reg.\neighbors_vert' from process `$paramod$ceb7f285b74fb17a6c0c0a83d72fceb4b79e650e\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$932'.
No latch inferred for signal `$paramod$ceb7f285b74fb17a6c0c0a83d72fceb4b79e650e\tile_state_reg.\neighbors_hori' from process `$paramod$ceb7f285b74fb17a6c0c0a83d72fceb4b79e650e\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$932'.
No latch inferred for signal `$paramod$ceb7f285b74fb17a6c0c0a83d72fceb4b79e650e\tile_state_reg.\neighbors' from process `$paramod$ceb7f285b74fb17a6c0c0a83d72fceb4b79e650e\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$932'.
No latch inferred for signal `$paramod$e8d2d7cc46253e1734c198c1d8b013f48647cfe8\tile_state_reg.\neighbors_vert' from process `$paramod$e8d2d7cc46253e1734c198c1d8b013f48647cfe8\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$912'.
No latch inferred for signal `$paramod$e8d2d7cc46253e1734c198c1d8b013f48647cfe8\tile_state_reg.\neighbors_hori' from process `$paramod$e8d2d7cc46253e1734c198c1d8b013f48647cfe8\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$912'.
No latch inferred for signal `$paramod$e8d2d7cc46253e1734c198c1d8b013f48647cfe8\tile_state_reg.\neighbors' from process `$paramod$e8d2d7cc46253e1734c198c1d8b013f48647cfe8\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$912'.
No latch inferred for signal `$paramod$d680eee4cf58989c6e4e8e1939cb13b6b36a1167\tile_state_reg.\neighbors_vert' from process `$paramod$d680eee4cf58989c6e4e8e1939cb13b6b36a1167\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$892'.
No latch inferred for signal `$paramod$d680eee4cf58989c6e4e8e1939cb13b6b36a1167\tile_state_reg.\neighbors_hori' from process `$paramod$d680eee4cf58989c6e4e8e1939cb13b6b36a1167\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$892'.
No latch inferred for signal `$paramod$d680eee4cf58989c6e4e8e1939cb13b6b36a1167\tile_state_reg.\neighbors' from process `$paramod$d680eee4cf58989c6e4e8e1939cb13b6b36a1167\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$892'.
No latch inferred for signal `$paramod$68433ff9627f5faf79ff89639a01232f8991fda3\tile_state_reg.\neighbors_vert' from process `$paramod$68433ff9627f5faf79ff89639a01232f8991fda3\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$872'.
No latch inferred for signal `$paramod$68433ff9627f5faf79ff89639a01232f8991fda3\tile_state_reg.\neighbors_hori' from process `$paramod$68433ff9627f5faf79ff89639a01232f8991fda3\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$872'.
No latch inferred for signal `$paramod$68433ff9627f5faf79ff89639a01232f8991fda3\tile_state_reg.\neighbors' from process `$paramod$68433ff9627f5faf79ff89639a01232f8991fda3\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$872'.
No latch inferred for signal `$paramod$68c3ece8019eabc504114791b35d465cd5c56fa8\tile_state_reg.\neighbors_vert' from process `$paramod$68c3ece8019eabc504114791b35d465cd5c56fa8\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$852'.
No latch inferred for signal `$paramod$68c3ece8019eabc504114791b35d465cd5c56fa8\tile_state_reg.\neighbors_hori' from process `$paramod$68c3ece8019eabc504114791b35d465cd5c56fa8\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$852'.
No latch inferred for signal `$paramod$68c3ece8019eabc504114791b35d465cd5c56fa8\tile_state_reg.\neighbors' from process `$paramod$68c3ece8019eabc504114791b35d465cd5c56fa8\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$852'.
No latch inferred for signal `$paramod$59b621a046a7e8aa355230eec389e9ff32101b6a\tile_state_reg.\neighbors_vert' from process `$paramod$59b621a046a7e8aa355230eec389e9ff32101b6a\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$832'.
No latch inferred for signal `$paramod$59b621a046a7e8aa355230eec389e9ff32101b6a\tile_state_reg.\neighbors_hori' from process `$paramod$59b621a046a7e8aa355230eec389e9ff32101b6a\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$832'.
No latch inferred for signal `$paramod$59b621a046a7e8aa355230eec389e9ff32101b6a\tile_state_reg.\neighbors' from process `$paramod$59b621a046a7e8aa355230eec389e9ff32101b6a\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$832'.
No latch inferred for signal `$paramod$ac9ddecf57c7a6eef732ace30cdc1eb53d8bbc3d\tile_state_reg.\neighbors_vert' from process `$paramod$ac9ddecf57c7a6eef732ace30cdc1eb53d8bbc3d\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$812'.
No latch inferred for signal `$paramod$ac9ddecf57c7a6eef732ace30cdc1eb53d8bbc3d\tile_state_reg.\neighbors_hori' from process `$paramod$ac9ddecf57c7a6eef732ace30cdc1eb53d8bbc3d\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$812'.
No latch inferred for signal `$paramod$ac9ddecf57c7a6eef732ace30cdc1eb53d8bbc3d\tile_state_reg.\neighbors' from process `$paramod$ac9ddecf57c7a6eef732ace30cdc1eb53d8bbc3d\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$812'.
No latch inferred for signal `$paramod$74a5f872d77b5fabc63f63a655eef2f0dfc2beb6\tile_state_reg.\neighbors_vert' from process `$paramod$74a5f872d77b5fabc63f63a655eef2f0dfc2beb6\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$792'.
No latch inferred for signal `$paramod$74a5f872d77b5fabc63f63a655eef2f0dfc2beb6\tile_state_reg.\neighbors_hori' from process `$paramod$74a5f872d77b5fabc63f63a655eef2f0dfc2beb6\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$792'.
No latch inferred for signal `$paramod$74a5f872d77b5fabc63f63a655eef2f0dfc2beb6\tile_state_reg.\neighbors' from process `$paramod$74a5f872d77b5fabc63f63a655eef2f0dfc2beb6\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$792'.
No latch inferred for signal `$paramod$ccdfd946b20016cba27c656f5a3c76ab55cdede0\tile_state_reg.\neighbors_vert' from process `$paramod$ccdfd946b20016cba27c656f5a3c76ab55cdede0\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$772'.
No latch inferred for signal `$paramod$ccdfd946b20016cba27c656f5a3c76ab55cdede0\tile_state_reg.\neighbors_hori' from process `$paramod$ccdfd946b20016cba27c656f5a3c76ab55cdede0\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$772'.
No latch inferred for signal `$paramod$ccdfd946b20016cba27c656f5a3c76ab55cdede0\tile_state_reg.\neighbors' from process `$paramod$ccdfd946b20016cba27c656f5a3c76ab55cdede0\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$772'.
No latch inferred for signal `$paramod$e104bda8d679696a711da905e072dabcb350bda2\tile_state_reg.\neighbors_vert' from process `$paramod$e104bda8d679696a711da905e072dabcb350bda2\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$752'.
No latch inferred for signal `$paramod$e104bda8d679696a711da905e072dabcb350bda2\tile_state_reg.\neighbors_hori' from process `$paramod$e104bda8d679696a711da905e072dabcb350bda2\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$752'.
No latch inferred for signal `$paramod$e104bda8d679696a711da905e072dabcb350bda2\tile_state_reg.\neighbors' from process `$paramod$e104bda8d679696a711da905e072dabcb350bda2\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$752'.
No latch inferred for signal `$paramod$6af0073c9c7ee60cb5599ff4a78529521489d570\tile_state_reg.\neighbors_vert' from process `$paramod$6af0073c9c7ee60cb5599ff4a78529521489d570\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$732'.
No latch inferred for signal `$paramod$6af0073c9c7ee60cb5599ff4a78529521489d570\tile_state_reg.\neighbors_hori' from process `$paramod$6af0073c9c7ee60cb5599ff4a78529521489d570\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$732'.
No latch inferred for signal `$paramod$6af0073c9c7ee60cb5599ff4a78529521489d570\tile_state_reg.\neighbors' from process `$paramod$6af0073c9c7ee60cb5599ff4a78529521489d570\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$732'.
No latch inferred for signal `$paramod$cf521cce10c8b3ec89be0f50544474776ec2fd4c\tile_state_reg.\neighbors_vert' from process `$paramod$cf521cce10c8b3ec89be0f50544474776ec2fd4c\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$712'.
No latch inferred for signal `$paramod$cf521cce10c8b3ec89be0f50544474776ec2fd4c\tile_state_reg.\neighbors_hori' from process `$paramod$cf521cce10c8b3ec89be0f50544474776ec2fd4c\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$712'.
No latch inferred for signal `$paramod$cf521cce10c8b3ec89be0f50544474776ec2fd4c\tile_state_reg.\neighbors' from process `$paramod$cf521cce10c8b3ec89be0f50544474776ec2fd4c\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$712'.
No latch inferred for signal `$paramod$99799d0bee71d56571ca71fa79f506bfcfa19d2d\tile_state_reg.\neighbors_vert' from process `$paramod$99799d0bee71d56571ca71fa79f506bfcfa19d2d\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$692'.
No latch inferred for signal `$paramod$99799d0bee71d56571ca71fa79f506bfcfa19d2d\tile_state_reg.\neighbors_hori' from process `$paramod$99799d0bee71d56571ca71fa79f506bfcfa19d2d\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$692'.
No latch inferred for signal `$paramod$99799d0bee71d56571ca71fa79f506bfcfa19d2d\tile_state_reg.\neighbors' from process `$paramod$99799d0bee71d56571ca71fa79f506bfcfa19d2d\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$692'.
No latch inferred for signal `$paramod$b5deb40d5ee790b5dd6404b2bfba9fa52593d2e6\tile_state_reg.\neighbors_vert' from process `$paramod$b5deb40d5ee790b5dd6404b2bfba9fa52593d2e6\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$672'.
No latch inferred for signal `$paramod$b5deb40d5ee790b5dd6404b2bfba9fa52593d2e6\tile_state_reg.\neighbors_hori' from process `$paramod$b5deb40d5ee790b5dd6404b2bfba9fa52593d2e6\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$672'.
No latch inferred for signal `$paramod$b5deb40d5ee790b5dd6404b2bfba9fa52593d2e6\tile_state_reg.\neighbors' from process `$paramod$b5deb40d5ee790b5dd6404b2bfba9fa52593d2e6\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$672'.
No latch inferred for signal `\one_hot_to_idx.\idx' from process `\one_hot_to_idx.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:295$641'.
No latch inferred for signal `\one_hot_to_idx.\in_arena' from process `\one_hot_to_idx.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:295$641'.
No latch inferred for signal `$paramod$38cb8d31dbd61ca1b653e2acaac63581a73310c5\tile_state_reg.\neighbors_vert' from process `$paramod$38cb8d31dbd61ca1b653e2acaac63581a73310c5\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1932'.
No latch inferred for signal `$paramod$38cb8d31dbd61ca1b653e2acaac63581a73310c5\tile_state_reg.\neighbors_hori' from process `$paramod$38cb8d31dbd61ca1b653e2acaac63581a73310c5\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1932'.
No latch inferred for signal `$paramod$38cb8d31dbd61ca1b653e2acaac63581a73310c5\tile_state_reg.\neighbors' from process `$paramod$38cb8d31dbd61ca1b653e2acaac63581a73310c5\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1932'.
No latch inferred for signal `\my_chip.\TILE_ROWS' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:123$613'.
No latch inferred for signal `\my_chip.\TILE_COLS' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:122$612'.
No latch inferred for signal `\my_chip.\TILE_WIDTH' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:121$611'.
No latch inferred for signal `\my_chip.\TILE_HEIGHT' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:120$610'.
No latch inferred for signal `\my_chip.\ROWS' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:119$609'.
No latch inferred for signal `\my_chip.\COLS' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:118$608'.
No latch inferred for signal `\my_chip.\top [639:630]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$591'.
No latch inferred for signal `\my_chip.\left [639:630]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$591'.
No latch inferred for signal `\my_chip.\right [639:630]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$591'.
No latch inferred for signal `\my_chip.\bottom [639:630]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$591'.
No latch inferred for signal `\my_chip.\top [629:620]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$582'.
No latch inferred for signal `\my_chip.\left [629:620]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$582'.
No latch inferred for signal `\my_chip.\right [629:620]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$582'.
No latch inferred for signal `\my_chip.\bottom [629:620]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$582'.
No latch inferred for signal `\my_chip.\top [619:610]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$573'.
No latch inferred for signal `\my_chip.\left [619:610]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$573'.
No latch inferred for signal `\my_chip.\right [619:610]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$573'.
No latch inferred for signal `\my_chip.\bottom [619:610]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$573'.
No latch inferred for signal `\my_chip.\top [609:600]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$564'.
No latch inferred for signal `\my_chip.\left [609:600]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$564'.
No latch inferred for signal `\my_chip.\right [609:600]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$564'.
No latch inferred for signal `\my_chip.\bottom [609:600]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$564'.
No latch inferred for signal `\my_chip.\top [599:590]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$555'.
No latch inferred for signal `\my_chip.\left [599:590]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$555'.
No latch inferred for signal `\my_chip.\right [599:590]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$555'.
No latch inferred for signal `\my_chip.\bottom [599:590]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$555'.
No latch inferred for signal `\my_chip.\top [589:580]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$546'.
No latch inferred for signal `\my_chip.\left [589:580]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$546'.
No latch inferred for signal `\my_chip.\right [589:580]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$546'.
No latch inferred for signal `\my_chip.\bottom [589:580]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$546'.
No latch inferred for signal `\my_chip.\top [579:570]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$537'.
No latch inferred for signal `\my_chip.\left [579:570]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$537'.
No latch inferred for signal `\my_chip.\right [579:570]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$537'.
No latch inferred for signal `\my_chip.\bottom [579:570]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$537'.
No latch inferred for signal `\my_chip.\top [569:560]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$528'.
No latch inferred for signal `\my_chip.\left [569:560]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$528'.
No latch inferred for signal `\my_chip.\right [569:560]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$528'.
No latch inferred for signal `\my_chip.\bottom [569:560]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$528'.
No latch inferred for signal `\my_chip.\top [559:550]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$519'.
No latch inferred for signal `\my_chip.\left [559:550]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$519'.
No latch inferred for signal `\my_chip.\right [559:550]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$519'.
No latch inferred for signal `\my_chip.\bottom [559:550]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$519'.
No latch inferred for signal `\my_chip.\top [549:540]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$510'.
No latch inferred for signal `\my_chip.\left [549:540]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$510'.
No latch inferred for signal `\my_chip.\right [549:540]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$510'.
No latch inferred for signal `\my_chip.\bottom [549:540]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$510'.
No latch inferred for signal `\my_chip.\top [539:530]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$501'.
No latch inferred for signal `\my_chip.\left [539:530]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$501'.
No latch inferred for signal `\my_chip.\right [539:530]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$501'.
No latch inferred for signal `\my_chip.\bottom [539:530]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$501'.
No latch inferred for signal `\my_chip.\top [529:520]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$492'.
No latch inferred for signal `\my_chip.\left [529:520]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$492'.
No latch inferred for signal `\my_chip.\right [529:520]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$492'.
No latch inferred for signal `\my_chip.\bottom [529:520]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$492'.
No latch inferred for signal `\my_chip.\top [519:510]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$483'.
No latch inferred for signal `\my_chip.\left [519:510]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$483'.
No latch inferred for signal `\my_chip.\right [519:510]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$483'.
No latch inferred for signal `\my_chip.\bottom [519:510]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$483'.
No latch inferred for signal `\my_chip.\top [509:500]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$474'.
No latch inferred for signal `\my_chip.\left [509:500]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$474'.
No latch inferred for signal `\my_chip.\right [509:500]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$474'.
No latch inferred for signal `\my_chip.\bottom [509:500]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$474'.
No latch inferred for signal `\my_chip.\top [499:490]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$465'.
No latch inferred for signal `\my_chip.\left [499:490]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$465'.
No latch inferred for signal `\my_chip.\right [499:490]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$465'.
No latch inferred for signal `\my_chip.\bottom [499:490]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$465'.
No latch inferred for signal `\my_chip.\top [489:480]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$456'.
No latch inferred for signal `\my_chip.\left [489:480]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$456'.
No latch inferred for signal `\my_chip.\right [489:480]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$456'.
No latch inferred for signal `\my_chip.\bottom [489:480]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$456'.
No latch inferred for signal `\my_chip.\top [479:470]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$447'.
No latch inferred for signal `\my_chip.\left [479:470]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$447'.
No latch inferred for signal `\my_chip.\right [479:470]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$447'.
No latch inferred for signal `\my_chip.\bottom [479:470]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$447'.
No latch inferred for signal `\my_chip.\top [469:460]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$438'.
No latch inferred for signal `\my_chip.\left [469:460]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$438'.
No latch inferred for signal `\my_chip.\right [469:460]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$438'.
No latch inferred for signal `\my_chip.\bottom [469:460]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$438'.
No latch inferred for signal `\my_chip.\top [459:450]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$429'.
No latch inferred for signal `\my_chip.\left [459:450]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$429'.
No latch inferred for signal `\my_chip.\right [459:450]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$429'.
No latch inferred for signal `\my_chip.\bottom [459:450]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$429'.
No latch inferred for signal `\my_chip.\top [449:440]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$420'.
No latch inferred for signal `\my_chip.\left [449:440]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$420'.
No latch inferred for signal `\my_chip.\right [449:440]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$420'.
No latch inferred for signal `\my_chip.\bottom [449:440]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$420'.
No latch inferred for signal `\my_chip.\top [439:430]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$411'.
No latch inferred for signal `\my_chip.\left [439:430]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$411'.
No latch inferred for signal `\my_chip.\right [439:430]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$411'.
No latch inferred for signal `\my_chip.\bottom [439:430]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$411'.
No latch inferred for signal `\my_chip.\top [429:420]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$402'.
No latch inferred for signal `\my_chip.\left [429:420]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$402'.
No latch inferred for signal `\my_chip.\right [429:420]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$402'.
No latch inferred for signal `\my_chip.\bottom [429:420]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$402'.
No latch inferred for signal `\my_chip.\top [419:410]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$393'.
No latch inferred for signal `\my_chip.\left [419:410]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$393'.
No latch inferred for signal `\my_chip.\right [419:410]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$393'.
No latch inferred for signal `\my_chip.\bottom [419:410]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$393'.
No latch inferred for signal `\my_chip.\top [409:400]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$384'.
No latch inferred for signal `\my_chip.\left [409:400]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$384'.
No latch inferred for signal `\my_chip.\right [409:400]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$384'.
No latch inferred for signal `\my_chip.\bottom [409:400]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$384'.
No latch inferred for signal `\my_chip.\top [399:390]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$375'.
No latch inferred for signal `\my_chip.\left [399:390]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$375'.
No latch inferred for signal `\my_chip.\right [399:390]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$375'.
No latch inferred for signal `\my_chip.\bottom [399:390]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$375'.
No latch inferred for signal `\my_chip.\top [389:380]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$366'.
No latch inferred for signal `\my_chip.\left [389:380]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$366'.
No latch inferred for signal `\my_chip.\right [389:380]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$366'.
No latch inferred for signal `\my_chip.\bottom [389:380]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$366'.
No latch inferred for signal `\my_chip.\top [379:370]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$357'.
No latch inferred for signal `\my_chip.\left [379:370]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$357'.
No latch inferred for signal `\my_chip.\right [379:370]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$357'.
No latch inferred for signal `\my_chip.\bottom [379:370]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$357'.
No latch inferred for signal `\my_chip.\top [369:360]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$348'.
No latch inferred for signal `\my_chip.\left [369:360]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$348'.
No latch inferred for signal `\my_chip.\right [369:360]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$348'.
No latch inferred for signal `\my_chip.\bottom [369:360]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$348'.
No latch inferred for signal `\my_chip.\top [359:350]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$339'.
No latch inferred for signal `\my_chip.\left [359:350]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$339'.
No latch inferred for signal `\my_chip.\right [359:350]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$339'.
No latch inferred for signal `\my_chip.\bottom [359:350]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$339'.
No latch inferred for signal `\my_chip.\top [349:340]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$330'.
No latch inferred for signal `\my_chip.\left [349:340]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$330'.
No latch inferred for signal `\my_chip.\right [349:340]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$330'.
No latch inferred for signal `\my_chip.\bottom [349:340]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$330'.
No latch inferred for signal `\my_chip.\top [339:330]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$321'.
No latch inferred for signal `\my_chip.\left [339:330]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$321'.
No latch inferred for signal `\my_chip.\right [339:330]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$321'.
No latch inferred for signal `\my_chip.\bottom [339:330]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$321'.
No latch inferred for signal `\my_chip.\top [329:320]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$312'.
No latch inferred for signal `\my_chip.\left [329:320]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$312'.
No latch inferred for signal `\my_chip.\right [329:320]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$312'.
No latch inferred for signal `\my_chip.\bottom [329:320]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$312'.
No latch inferred for signal `\my_chip.\top [319:310]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$303'.
No latch inferred for signal `\my_chip.\left [319:310]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$303'.
No latch inferred for signal `\my_chip.\right [319:310]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$303'.
No latch inferred for signal `\my_chip.\bottom [319:310]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$303'.
No latch inferred for signal `\my_chip.\top [309:300]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$294'.
No latch inferred for signal `\my_chip.\left [309:300]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$294'.
No latch inferred for signal `\my_chip.\right [309:300]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$294'.
No latch inferred for signal `\my_chip.\bottom [309:300]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$294'.
No latch inferred for signal `\my_chip.\top [299:290]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$285'.
No latch inferred for signal `\my_chip.\left [299:290]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$285'.
No latch inferred for signal `\my_chip.\right [299:290]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$285'.
No latch inferred for signal `\my_chip.\bottom [299:290]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$285'.
No latch inferred for signal `\my_chip.\top [289:280]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$276'.
No latch inferred for signal `\my_chip.\left [289:280]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$276'.
No latch inferred for signal `\my_chip.\right [289:280]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$276'.
No latch inferred for signal `\my_chip.\bottom [289:280]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$276'.
No latch inferred for signal `\my_chip.\top [279:270]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$267'.
No latch inferred for signal `\my_chip.\left [279:270]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$267'.
No latch inferred for signal `\my_chip.\right [279:270]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$267'.
No latch inferred for signal `\my_chip.\bottom [279:270]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$267'.
No latch inferred for signal `\my_chip.\top [269:260]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$258'.
No latch inferred for signal `\my_chip.\left [269:260]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$258'.
No latch inferred for signal `\my_chip.\right [269:260]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$258'.
No latch inferred for signal `\my_chip.\bottom [269:260]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$258'.
No latch inferred for signal `\my_chip.\top [259:250]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$249'.
No latch inferred for signal `\my_chip.\left [259:250]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$249'.
No latch inferred for signal `\my_chip.\right [259:250]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$249'.
No latch inferred for signal `\my_chip.\bottom [259:250]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$249'.
No latch inferred for signal `\my_chip.\top [249:240]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$240'.
No latch inferred for signal `\my_chip.\left [249:240]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$240'.
No latch inferred for signal `\my_chip.\right [249:240]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$240'.
No latch inferred for signal `\my_chip.\bottom [249:240]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$240'.
No latch inferred for signal `\my_chip.\top [239:230]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$231'.
No latch inferred for signal `\my_chip.\left [239:230]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$231'.
No latch inferred for signal `\my_chip.\right [239:230]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$231'.
No latch inferred for signal `\my_chip.\bottom [239:230]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$231'.
No latch inferred for signal `\my_chip.\top [229:220]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$222'.
No latch inferred for signal `\my_chip.\left [229:220]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$222'.
No latch inferred for signal `\my_chip.\right [229:220]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$222'.
No latch inferred for signal `\my_chip.\bottom [229:220]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$222'.
No latch inferred for signal `\my_chip.\top [219:210]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$213'.
No latch inferred for signal `\my_chip.\left [219:210]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$213'.
No latch inferred for signal `\my_chip.\right [219:210]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$213'.
No latch inferred for signal `\my_chip.\bottom [219:210]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$213'.
No latch inferred for signal `\my_chip.\top [209:200]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$204'.
No latch inferred for signal `\my_chip.\left [209:200]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$204'.
No latch inferred for signal `\my_chip.\right [209:200]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$204'.
No latch inferred for signal `\my_chip.\bottom [209:200]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$204'.
No latch inferred for signal `\my_chip.\top [199:190]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$195'.
No latch inferred for signal `\my_chip.\left [199:190]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$195'.
No latch inferred for signal `\my_chip.\right [199:190]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$195'.
No latch inferred for signal `\my_chip.\bottom [199:190]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$195'.
No latch inferred for signal `\my_chip.\top [189:180]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$186'.
No latch inferred for signal `\my_chip.\left [189:180]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$186'.
No latch inferred for signal `\my_chip.\right [189:180]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$186'.
No latch inferred for signal `\my_chip.\bottom [189:180]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$186'.
No latch inferred for signal `\my_chip.\top [179:170]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$177'.
No latch inferred for signal `\my_chip.\left [179:170]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$177'.
No latch inferred for signal `\my_chip.\right [179:170]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$177'.
No latch inferred for signal `\my_chip.\bottom [179:170]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$177'.
No latch inferred for signal `\my_chip.\top [169:160]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$168'.
No latch inferred for signal `\my_chip.\left [169:160]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$168'.
No latch inferred for signal `\my_chip.\right [169:160]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$168'.
No latch inferred for signal `\my_chip.\bottom [169:160]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$168'.
No latch inferred for signal `\my_chip.\top [159:150]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$159'.
No latch inferred for signal `\my_chip.\left [159:150]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$159'.
No latch inferred for signal `\my_chip.\right [159:150]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$159'.
No latch inferred for signal `\my_chip.\bottom [159:150]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$159'.
No latch inferred for signal `\my_chip.\top [149:140]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$150'.
No latch inferred for signal `\my_chip.\left [149:140]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$150'.
No latch inferred for signal `\my_chip.\right [149:140]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$150'.
No latch inferred for signal `\my_chip.\bottom [149:140]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$150'.
No latch inferred for signal `\my_chip.\top [139:130]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$141'.
No latch inferred for signal `\my_chip.\left [139:130]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$141'.
No latch inferred for signal `\my_chip.\right [139:130]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$141'.
No latch inferred for signal `\my_chip.\bottom [139:130]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$141'.
No latch inferred for signal `\my_chip.\top [129:120]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$132'.
No latch inferred for signal `\my_chip.\left [129:120]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$132'.
No latch inferred for signal `\my_chip.\right [129:120]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$132'.
No latch inferred for signal `\my_chip.\bottom [129:120]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$132'.
No latch inferred for signal `\my_chip.\top [119:110]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$123'.
No latch inferred for signal `\my_chip.\left [119:110]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$123'.
No latch inferred for signal `\my_chip.\right [119:110]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$123'.
No latch inferred for signal `\my_chip.\bottom [119:110]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$123'.
No latch inferred for signal `\my_chip.\top [109:100]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$114'.
No latch inferred for signal `\my_chip.\left [109:100]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$114'.
No latch inferred for signal `\my_chip.\right [109:100]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$114'.
No latch inferred for signal `\my_chip.\bottom [109:100]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$114'.
No latch inferred for signal `\my_chip.\top [99:90]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$105'.
No latch inferred for signal `\my_chip.\left [99:90]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$105'.
No latch inferred for signal `\my_chip.\right [99:90]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$105'.
No latch inferred for signal `\my_chip.\bottom [99:90]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$105'.
No latch inferred for signal `\my_chip.\top [89:80]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$96'.
No latch inferred for signal `\my_chip.\left [89:80]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$96'.
No latch inferred for signal `\my_chip.\right [89:80]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$96'.
No latch inferred for signal `\my_chip.\bottom [89:80]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$96'.
No latch inferred for signal `\my_chip.\top [79:70]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$87'.
No latch inferred for signal `\my_chip.\left [79:70]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$87'.
No latch inferred for signal `\my_chip.\right [79:70]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$87'.
No latch inferred for signal `\my_chip.\bottom [79:70]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$87'.
No latch inferred for signal `\my_chip.\top [69:60]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$78'.
No latch inferred for signal `\my_chip.\left [69:60]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$78'.
No latch inferred for signal `\my_chip.\right [69:60]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$78'.
No latch inferred for signal `\my_chip.\bottom [69:60]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$78'.
No latch inferred for signal `\my_chip.\top [59:50]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$69'.
No latch inferred for signal `\my_chip.\left [59:50]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$69'.
No latch inferred for signal `\my_chip.\right [59:50]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$69'.
No latch inferred for signal `\my_chip.\bottom [59:50]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$69'.
No latch inferred for signal `\my_chip.\top [49:40]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$60'.
No latch inferred for signal `\my_chip.\left [49:40]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$60'.
No latch inferred for signal `\my_chip.\right [49:40]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$60'.
No latch inferred for signal `\my_chip.\bottom [49:40]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$60'.
No latch inferred for signal `\my_chip.\top [39:30]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$51'.
No latch inferred for signal `\my_chip.\left [39:30]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$51'.
No latch inferred for signal `\my_chip.\right [39:30]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$51'.
No latch inferred for signal `\my_chip.\bottom [39:30]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$51'.
No latch inferred for signal `\my_chip.\top [29:20]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$42'.
No latch inferred for signal `\my_chip.\left [29:20]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$42'.
No latch inferred for signal `\my_chip.\right [29:20]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$42'.
No latch inferred for signal `\my_chip.\bottom [29:20]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$42'.
No latch inferred for signal `\my_chip.\top [19:10]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$33'.
No latch inferred for signal `\my_chip.\left [19:10]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$33'.
No latch inferred for signal `\my_chip.\right [19:10]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$33'.
No latch inferred for signal `\my_chip.\bottom [19:10]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$33'.
No latch inferred for signal `\my_chip.\top [9:0]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$24'.
No latch inferred for signal `\my_chip.\left [9:0]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$24'.
No latch inferred for signal `\my_chip.\right [9:0]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$24'.
No latch inferred for signal `\my_chip.\bottom [9:0]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$24'.
No latch inferred for signal `\my_chip.\red' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:190$19'.
No latch inferred for signal `\my_chip.\green' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:190$19'.
No latch inferred for signal `\my_chip.\blue' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:190$19'.
No latch inferred for signal `\my_chip.\io_out [10:0]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:33$2'.
No latch inferred for signal `\my_chip.\btn [6:3]' from process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:27$1'.

3.2.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$f71bb0aa3c86af195471899d688780802e59e702\tile_state_reg.\state' using process `$paramod$f71bb0aa3c86af195471899d688780802e59e702\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1916'.
  created $dff cell `$procdff$4073' with positive edge clock.
Creating register for signal `$paramod$f71bb0aa3c86af195471899d688780802e59e702\tile_state_reg.\state_locked' using process `$paramod$f71bb0aa3c86af195471899d688780802e59e702\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1916'.
  created $dff cell `$procdff$4074' with positive edge clock.
Creating register for signal `$paramod$6944b75cfd6a4ba8cac16e8972e843c946414972\tile_state_reg.\state' using process `$paramod$6944b75cfd6a4ba8cac16e8972e843c946414972\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1896'.
  created $dff cell `$procdff$4075' with positive edge clock.
Creating register for signal `$paramod$6944b75cfd6a4ba8cac16e8972e843c946414972\tile_state_reg.\state_locked' using process `$paramod$6944b75cfd6a4ba8cac16e8972e843c946414972\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1896'.
  created $dff cell `$procdff$4076' with positive edge clock.
Creating register for signal `$paramod$b826018b3f323c912af1642241473883b9381566\tile_state_reg.\state' using process `$paramod$b826018b3f323c912af1642241473883b9381566\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1876'.
  created $dff cell `$procdff$4077' with positive edge clock.
Creating register for signal `$paramod$b826018b3f323c912af1642241473883b9381566\tile_state_reg.\state_locked' using process `$paramod$b826018b3f323c912af1642241473883b9381566\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1876'.
  created $dff cell `$procdff$4078' with positive edge clock.
Creating register for signal `$paramod$715996f109a2239f2879a043aa3cbdeb45396639\tile_state_reg.\state' using process `$paramod$715996f109a2239f2879a043aa3cbdeb45396639\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1856'.
  created $dff cell `$procdff$4079' with positive edge clock.
Creating register for signal `$paramod$715996f109a2239f2879a043aa3cbdeb45396639\tile_state_reg.\state_locked' using process `$paramod$715996f109a2239f2879a043aa3cbdeb45396639\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1856'.
  created $dff cell `$procdff$4080' with positive edge clock.
Creating register for signal `$paramod$90b676dcce173160a17864bc83b48c98ac59810a\tile_state_reg.\state' using process `$paramod$90b676dcce173160a17864bc83b48c98ac59810a\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1836'.
  created $dff cell `$procdff$4081' with positive edge clock.
Creating register for signal `$paramod$90b676dcce173160a17864bc83b48c98ac59810a\tile_state_reg.\state_locked' using process `$paramod$90b676dcce173160a17864bc83b48c98ac59810a\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1836'.
  created $dff cell `$procdff$4082' with positive edge clock.
Creating register for signal `$paramod$b8c026ab6f339744f0a8e54ac7da5ff7e06e4566\tile_state_reg.\state' using process `$paramod$b8c026ab6f339744f0a8e54ac7da5ff7e06e4566\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1816'.
  created $dff cell `$procdff$4083' with positive edge clock.
Creating register for signal `$paramod$b8c026ab6f339744f0a8e54ac7da5ff7e06e4566\tile_state_reg.\state_locked' using process `$paramod$b8c026ab6f339744f0a8e54ac7da5ff7e06e4566\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1816'.
  created $dff cell `$procdff$4084' with positive edge clock.
Creating register for signal `$paramod$e90a738894f0a8095dc206ae3e948cca14588fcc\tile_state_reg.\state' using process `$paramod$e90a738894f0a8095dc206ae3e948cca14588fcc\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1796'.
  created $dff cell `$procdff$4085' with positive edge clock.
Creating register for signal `$paramod$e90a738894f0a8095dc206ae3e948cca14588fcc\tile_state_reg.\state_locked' using process `$paramod$e90a738894f0a8095dc206ae3e948cca14588fcc\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1796'.
  created $dff cell `$procdff$4086' with positive edge clock.
Creating register for signal `$paramod$dfe6d560acf0052439b4178fef83fc7e1d190e11\tile_state_reg.\state' using process `$paramod$dfe6d560acf0052439b4178fef83fc7e1d190e11\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1776'.
  created $dff cell `$procdff$4087' with positive edge clock.
Creating register for signal `$paramod$dfe6d560acf0052439b4178fef83fc7e1d190e11\tile_state_reg.\state_locked' using process `$paramod$dfe6d560acf0052439b4178fef83fc7e1d190e11\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1776'.
  created $dff cell `$procdff$4088' with positive edge clock.
Creating register for signal `$paramod$25254bcd13f101bee705cfdd59e69e14221bdd6a\tile_state_reg.\state' using process `$paramod$25254bcd13f101bee705cfdd59e69e14221bdd6a\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1756'.
  created $dff cell `$procdff$4089' with positive edge clock.
Creating register for signal `$paramod$25254bcd13f101bee705cfdd59e69e14221bdd6a\tile_state_reg.\state_locked' using process `$paramod$25254bcd13f101bee705cfdd59e69e14221bdd6a\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1756'.
  created $dff cell `$procdff$4090' with positive edge clock.
Creating register for signal `$paramod$ded43f17fea5e54de39f0b62589c240df6af74ef\tile_state_reg.\state' using process `$paramod$ded43f17fea5e54de39f0b62589c240df6af74ef\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1736'.
  created $dff cell `$procdff$4091' with positive edge clock.
Creating register for signal `$paramod$ded43f17fea5e54de39f0b62589c240df6af74ef\tile_state_reg.\state_locked' using process `$paramod$ded43f17fea5e54de39f0b62589c240df6af74ef\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1736'.
  created $dff cell `$procdff$4092' with positive edge clock.
Creating register for signal `$paramod$45d0fd71cf9c2e536cbc7af8e29bf59e82d33992\tile_state_reg.\state' using process `$paramod$45d0fd71cf9c2e536cbc7af8e29bf59e82d33992\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1716'.
  created $dff cell `$procdff$4093' with positive edge clock.
Creating register for signal `$paramod$45d0fd71cf9c2e536cbc7af8e29bf59e82d33992\tile_state_reg.\state_locked' using process `$paramod$45d0fd71cf9c2e536cbc7af8e29bf59e82d33992\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1716'.
  created $dff cell `$procdff$4094' with positive edge clock.
Creating register for signal `$paramod$2b37ea319d5b06f7019602679440e5f920a303f5\tile_state_reg.\state' using process `$paramod$2b37ea319d5b06f7019602679440e5f920a303f5\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1696'.
  created $dff cell `$procdff$4095' with positive edge clock.
Creating register for signal `$paramod$2b37ea319d5b06f7019602679440e5f920a303f5\tile_state_reg.\state_locked' using process `$paramod$2b37ea319d5b06f7019602679440e5f920a303f5\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1696'.
  created $dff cell `$procdff$4096' with positive edge clock.
Creating register for signal `$paramod$0001ef32a920ab8a3e3a130becac9da2913a0a26\tile_state_reg.\state' using process `$paramod$0001ef32a920ab8a3e3a130becac9da2913a0a26\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1676'.
  created $dff cell `$procdff$4097' with positive edge clock.
Creating register for signal `$paramod$0001ef32a920ab8a3e3a130becac9da2913a0a26\tile_state_reg.\state_locked' using process `$paramod$0001ef32a920ab8a3e3a130becac9da2913a0a26\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1676'.
  created $dff cell `$procdff$4098' with positive edge clock.
Creating register for signal `$paramod$e24b0f716fa46f061916cac54656220c965aa6ea\tile_state_reg.\state' using process `$paramod$e24b0f716fa46f061916cac54656220c965aa6ea\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1656'.
  created $dff cell `$procdff$4099' with positive edge clock.
Creating register for signal `$paramod$e24b0f716fa46f061916cac54656220c965aa6ea\tile_state_reg.\state_locked' using process `$paramod$e24b0f716fa46f061916cac54656220c965aa6ea\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1656'.
  created $dff cell `$procdff$4100' with positive edge clock.
Creating register for signal `$paramod$b67c6af17625ecee8c4dc193828c41c63e259a62\tile_state_reg.\state' using process `$paramod$b67c6af17625ecee8c4dc193828c41c63e259a62\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1636'.
  created $dff cell `$procdff$4101' with positive edge clock.
Creating register for signal `$paramod$b67c6af17625ecee8c4dc193828c41c63e259a62\tile_state_reg.\state_locked' using process `$paramod$b67c6af17625ecee8c4dc193828c41c63e259a62\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1636'.
  created $dff cell `$procdff$4102' with positive edge clock.
Creating register for signal `$paramod$0fea28ffd5a3d268c262cbfea2177bd3c9441b49\tile_state_reg.\state' using process `$paramod$0fea28ffd5a3d268c262cbfea2177bd3c9441b49\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1616'.
  created $dff cell `$procdff$4103' with positive edge clock.
Creating register for signal `$paramod$0fea28ffd5a3d268c262cbfea2177bd3c9441b49\tile_state_reg.\state_locked' using process `$paramod$0fea28ffd5a3d268c262cbfea2177bd3c9441b49\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1616'.
  created $dff cell `$procdff$4104' with positive edge clock.
Creating register for signal `$paramod$a0a7b5d8a0db922d17c90550411924a893ed1e4a\tile_state_reg.\state' using process `$paramod$a0a7b5d8a0db922d17c90550411924a893ed1e4a\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1596'.
  created $dff cell `$procdff$4105' with positive edge clock.
Creating register for signal `$paramod$a0a7b5d8a0db922d17c90550411924a893ed1e4a\tile_state_reg.\state_locked' using process `$paramod$a0a7b5d8a0db922d17c90550411924a893ed1e4a\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1596'.
  created $dff cell `$procdff$4106' with positive edge clock.
Creating register for signal `$paramod$4a0826c9f7a17c537c12582e0529bb409dce9a4a\tile_state_reg.\state' using process `$paramod$4a0826c9f7a17c537c12582e0529bb409dce9a4a\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1576'.
  created $dff cell `$procdff$4107' with positive edge clock.
Creating register for signal `$paramod$4a0826c9f7a17c537c12582e0529bb409dce9a4a\tile_state_reg.\state_locked' using process `$paramod$4a0826c9f7a17c537c12582e0529bb409dce9a4a\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1576'.
  created $dff cell `$procdff$4108' with positive edge clock.
Creating register for signal `$paramod$9337fd8a7826cb883cb602ea08e274eef4752a75\tile_state_reg.\state' using process `$paramod$9337fd8a7826cb883cb602ea08e274eef4752a75\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1556'.
  created $dff cell `$procdff$4109' with positive edge clock.
Creating register for signal `$paramod$9337fd8a7826cb883cb602ea08e274eef4752a75\tile_state_reg.\state_locked' using process `$paramod$9337fd8a7826cb883cb602ea08e274eef4752a75\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1556'.
  created $dff cell `$procdff$4110' with positive edge clock.
Creating register for signal `$paramod$4eb5ea426c5389d4029a15c9ae52298211a1bdc4\tile_state_reg.\state' using process `$paramod$4eb5ea426c5389d4029a15c9ae52298211a1bdc4\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1536'.
  created $dff cell `$procdff$4111' with positive edge clock.
Creating register for signal `$paramod$4eb5ea426c5389d4029a15c9ae52298211a1bdc4\tile_state_reg.\state_locked' using process `$paramod$4eb5ea426c5389d4029a15c9ae52298211a1bdc4\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1536'.
  created $dff cell `$procdff$4112' with positive edge clock.
Creating register for signal `$paramod$cdb8f454c539e2c6fc7acce7bcbbc085a51596ac\tile_state_reg.\state' using process `$paramod$cdb8f454c539e2c6fc7acce7bcbbc085a51596ac\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1516'.
  created $dff cell `$procdff$4113' with positive edge clock.
Creating register for signal `$paramod$cdb8f454c539e2c6fc7acce7bcbbc085a51596ac\tile_state_reg.\state_locked' using process `$paramod$cdb8f454c539e2c6fc7acce7bcbbc085a51596ac\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1516'.
  created $dff cell `$procdff$4114' with positive edge clock.
Creating register for signal `$paramod$d1eb65eec5bb798db1bbcb19f9509d123873c9ac\tile_state_reg.\state' using process `$paramod$d1eb65eec5bb798db1bbcb19f9509d123873c9ac\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1496'.
  created $dff cell `$procdff$4115' with positive edge clock.
Creating register for signal `$paramod$d1eb65eec5bb798db1bbcb19f9509d123873c9ac\tile_state_reg.\state_locked' using process `$paramod$d1eb65eec5bb798db1bbcb19f9509d123873c9ac\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1496'.
  created $dff cell `$procdff$4116' with positive edge clock.
Creating register for signal `$paramod$ce75be43e32f03cf6b2f427ca802adad436f2e0e\tile_state_reg.\state' using process `$paramod$ce75be43e32f03cf6b2f427ca802adad436f2e0e\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1476'.
  created $dff cell `$procdff$4117' with positive edge clock.
Creating register for signal `$paramod$ce75be43e32f03cf6b2f427ca802adad436f2e0e\tile_state_reg.\state_locked' using process `$paramod$ce75be43e32f03cf6b2f427ca802adad436f2e0e\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1476'.
  created $dff cell `$procdff$4118' with positive edge clock.
Creating register for signal `$paramod$3472918aa5a029db703314af6bbae4a4719ad35a\tile_state_reg.\state' using process `$paramod$3472918aa5a029db703314af6bbae4a4719ad35a\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1456'.
  created $dff cell `$procdff$4119' with positive edge clock.
Creating register for signal `$paramod$3472918aa5a029db703314af6bbae4a4719ad35a\tile_state_reg.\state_locked' using process `$paramod$3472918aa5a029db703314af6bbae4a4719ad35a\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1456'.
  created $dff cell `$procdff$4120' with positive edge clock.
Creating register for signal `$paramod$79b130ee8648321d18bfdedbfc387c2c4d99b45d\tile_state_reg.\state' using process `$paramod$79b130ee8648321d18bfdedbfc387c2c4d99b45d\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1436'.
  created $dff cell `$procdff$4121' with positive edge clock.
Creating register for signal `$paramod$79b130ee8648321d18bfdedbfc387c2c4d99b45d\tile_state_reg.\state_locked' using process `$paramod$79b130ee8648321d18bfdedbfc387c2c4d99b45d\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1436'.
  created $dff cell `$procdff$4122' with positive edge clock.
Creating register for signal `$paramod$ac346544de33327de1e6751af73f62edc47835d3\tile_state_reg.\state' using process `$paramod$ac346544de33327de1e6751af73f62edc47835d3\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1416'.
  created $dff cell `$procdff$4123' with positive edge clock.
Creating register for signal `$paramod$ac346544de33327de1e6751af73f62edc47835d3\tile_state_reg.\state_locked' using process `$paramod$ac346544de33327de1e6751af73f62edc47835d3\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1416'.
  created $dff cell `$procdff$4124' with positive edge clock.
Creating register for signal `$paramod$ad76b6bcedef626490da58a01e768c71949bda22\tile_state_reg.\state' using process `$paramod$ad76b6bcedef626490da58a01e768c71949bda22\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1396'.
  created $dff cell `$procdff$4125' with positive edge clock.
Creating register for signal `$paramod$ad76b6bcedef626490da58a01e768c71949bda22\tile_state_reg.\state_locked' using process `$paramod$ad76b6bcedef626490da58a01e768c71949bda22\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1396'.
  created $dff cell `$procdff$4126' with positive edge clock.
Creating register for signal `$paramod$7d9efb5365a6ceec5b3042174a8b53663134a639\tile_state_reg.\state' using process `$paramod$7d9efb5365a6ceec5b3042174a8b53663134a639\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1376'.
  created $dff cell `$procdff$4127' with positive edge clock.
Creating register for signal `$paramod$7d9efb5365a6ceec5b3042174a8b53663134a639\tile_state_reg.\state_locked' using process `$paramod$7d9efb5365a6ceec5b3042174a8b53663134a639\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1376'.
  created $dff cell `$procdff$4128' with positive edge clock.
Creating register for signal `$paramod$751ebc0bc29150402d5742806a85c85a0cee6248\tile_state_reg.\state' using process `$paramod$751ebc0bc29150402d5742806a85c85a0cee6248\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1356'.
  created $dff cell `$procdff$4129' with positive edge clock.
Creating register for signal `$paramod$751ebc0bc29150402d5742806a85c85a0cee6248\tile_state_reg.\state_locked' using process `$paramod$751ebc0bc29150402d5742806a85c85a0cee6248\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1356'.
  created $dff cell `$procdff$4130' with positive edge clock.
Creating register for signal `$paramod$43750163e0e910bfe4caea31eaf86e08688420d5\tile_state_reg.\state' using process `$paramod$43750163e0e910bfe4caea31eaf86e08688420d5\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1336'.
  created $dff cell `$procdff$4131' with positive edge clock.
Creating register for signal `$paramod$43750163e0e910bfe4caea31eaf86e08688420d5\tile_state_reg.\state_locked' using process `$paramod$43750163e0e910bfe4caea31eaf86e08688420d5\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1336'.
  created $dff cell `$procdff$4132' with positive edge clock.
Creating register for signal `$paramod$f3a783bca9f789f283409174a83a1808a941b9ab\tile_state_reg.\state' using process `$paramod$f3a783bca9f789f283409174a83a1808a941b9ab\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1316'.
  created $dff cell `$procdff$4133' with positive edge clock.
Creating register for signal `$paramod$f3a783bca9f789f283409174a83a1808a941b9ab\tile_state_reg.\state_locked' using process `$paramod$f3a783bca9f789f283409174a83a1808a941b9ab\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1316'.
  created $dff cell `$procdff$4134' with positive edge clock.
Creating register for signal `$paramod$4602ede51be378f13e003a92be758dc829de4232\tile_state_reg.\state' using process `$paramod$4602ede51be378f13e003a92be758dc829de4232\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1296'.
  created $dff cell `$procdff$4135' with positive edge clock.
Creating register for signal `$paramod$4602ede51be378f13e003a92be758dc829de4232\tile_state_reg.\state_locked' using process `$paramod$4602ede51be378f13e003a92be758dc829de4232\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1296'.
  created $dff cell `$procdff$4136' with positive edge clock.
Creating register for signal `$paramod$5bfc04157e65ff6fb38ff07ca64044086cda1466\tile_state_reg.\state' using process `$paramod$5bfc04157e65ff6fb38ff07ca64044086cda1466\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1276'.
  created $dff cell `$procdff$4137' with positive edge clock.
Creating register for signal `$paramod$5bfc04157e65ff6fb38ff07ca64044086cda1466\tile_state_reg.\state_locked' using process `$paramod$5bfc04157e65ff6fb38ff07ca64044086cda1466\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1276'.
  created $dff cell `$procdff$4138' with positive edge clock.
Creating register for signal `$paramod$b6d32c7d8e0b5a28c08d13a6203e090dcc649b45\tile_state_reg.\state' using process `$paramod$b6d32c7d8e0b5a28c08d13a6203e090dcc649b45\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1256'.
  created $dff cell `$procdff$4139' with positive edge clock.
Creating register for signal `$paramod$b6d32c7d8e0b5a28c08d13a6203e090dcc649b45\tile_state_reg.\state_locked' using process `$paramod$b6d32c7d8e0b5a28c08d13a6203e090dcc649b45\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1256'.
  created $dff cell `$procdff$4140' with positive edge clock.
Creating register for signal `$paramod$e800576c3c988d69a18bd0992b73836142cc518c\tile_state_reg.\state' using process `$paramod$e800576c3c988d69a18bd0992b73836142cc518c\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1236'.
  created $dff cell `$procdff$4141' with positive edge clock.
Creating register for signal `$paramod$e800576c3c988d69a18bd0992b73836142cc518c\tile_state_reg.\state_locked' using process `$paramod$e800576c3c988d69a18bd0992b73836142cc518c\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1236'.
  created $dff cell `$procdff$4142' with positive edge clock.
Creating register for signal `$paramod$d2073ebe7a4ad2e299dc24fd1bf802f45750c7a0\tile_state_reg.\state' using process `$paramod$d2073ebe7a4ad2e299dc24fd1bf802f45750c7a0\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1216'.
  created $dff cell `$procdff$4143' with positive edge clock.
Creating register for signal `$paramod$d2073ebe7a4ad2e299dc24fd1bf802f45750c7a0\tile_state_reg.\state_locked' using process `$paramod$d2073ebe7a4ad2e299dc24fd1bf802f45750c7a0\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1216'.
  created $dff cell `$procdff$4144' with positive edge clock.
Creating register for signal `$paramod$8a911fed98d0996124d9b6043768d6594854af72\tile_state_reg.\state' using process `$paramod$8a911fed98d0996124d9b6043768d6594854af72\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1196'.
  created $dff cell `$procdff$4145' with positive edge clock.
Creating register for signal `$paramod$8a911fed98d0996124d9b6043768d6594854af72\tile_state_reg.\state_locked' using process `$paramod$8a911fed98d0996124d9b6043768d6594854af72\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1196'.
  created $dff cell `$procdff$4146' with positive edge clock.
Creating register for signal `$paramod$b1f58cfdb9bfb92f2eee346b48f36dc81bcb8f6d\tile_state_reg.\state' using process `$paramod$b1f58cfdb9bfb92f2eee346b48f36dc81bcb8f6d\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1176'.
  created $dff cell `$procdff$4147' with positive edge clock.
Creating register for signal `$paramod$b1f58cfdb9bfb92f2eee346b48f36dc81bcb8f6d\tile_state_reg.\state_locked' using process `$paramod$b1f58cfdb9bfb92f2eee346b48f36dc81bcb8f6d\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1176'.
  created $dff cell `$procdff$4148' with positive edge clock.
Creating register for signal `$paramod$6d8f41ea08dc33547477b0995ad71cbbf5b5b2f7\tile_state_reg.\state' using process `$paramod$6d8f41ea08dc33547477b0995ad71cbbf5b5b2f7\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1156'.
  created $dff cell `$procdff$4149' with positive edge clock.
Creating register for signal `$paramod$6d8f41ea08dc33547477b0995ad71cbbf5b5b2f7\tile_state_reg.\state_locked' using process `$paramod$6d8f41ea08dc33547477b0995ad71cbbf5b5b2f7\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1156'.
  created $dff cell `$procdff$4150' with positive edge clock.
Creating register for signal `$paramod$4a4b678dd74f353b957455fd09871e6f255213d8\tile_state_reg.\state' using process `$paramod$4a4b678dd74f353b957455fd09871e6f255213d8\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1136'.
  created $dff cell `$procdff$4151' with positive edge clock.
Creating register for signal `$paramod$4a4b678dd74f353b957455fd09871e6f255213d8\tile_state_reg.\state_locked' using process `$paramod$4a4b678dd74f353b957455fd09871e6f255213d8\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1136'.
  created $dff cell `$procdff$4152' with positive edge clock.
Creating register for signal `$paramod$ba7fbc20bdb1e78410c007b124af4cf23232b14b\tile_state_reg.\state' using process `$paramod$ba7fbc20bdb1e78410c007b124af4cf23232b14b\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1116'.
  created $dff cell `$procdff$4153' with positive edge clock.
Creating register for signal `$paramod$ba7fbc20bdb1e78410c007b124af4cf23232b14b\tile_state_reg.\state_locked' using process `$paramod$ba7fbc20bdb1e78410c007b124af4cf23232b14b\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1116'.
  created $dff cell `$procdff$4154' with positive edge clock.
Creating register for signal `$paramod$ca2a9b0b4f4186866a875bdc4b74a5bdad9cf362\tile_state_reg.\state' using process `$paramod$ca2a9b0b4f4186866a875bdc4b74a5bdad9cf362\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1096'.
  created $dff cell `$procdff$4155' with positive edge clock.
Creating register for signal `$paramod$ca2a9b0b4f4186866a875bdc4b74a5bdad9cf362\tile_state_reg.\state_locked' using process `$paramod$ca2a9b0b4f4186866a875bdc4b74a5bdad9cf362\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1096'.
  created $dff cell `$procdff$4156' with positive edge clock.
Creating register for signal `$paramod$148dd4cabcda318c3e0d7cd4a2ec78d819439faa\tile_state_reg.\state' using process `$paramod$148dd4cabcda318c3e0d7cd4a2ec78d819439faa\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1076'.
  created $dff cell `$procdff$4157' with positive edge clock.
Creating register for signal `$paramod$148dd4cabcda318c3e0d7cd4a2ec78d819439faa\tile_state_reg.\state_locked' using process `$paramod$148dd4cabcda318c3e0d7cd4a2ec78d819439faa\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1076'.
  created $dff cell `$procdff$4158' with positive edge clock.
Creating register for signal `$paramod$7d9f73e59f14c273b81d9f4e00838e89d863aadd\tile_state_reg.\state' using process `$paramod$7d9f73e59f14c273b81d9f4e00838e89d863aadd\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1056'.
  created $dff cell `$procdff$4159' with positive edge clock.
Creating register for signal `$paramod$7d9f73e59f14c273b81d9f4e00838e89d863aadd\tile_state_reg.\state_locked' using process `$paramod$7d9f73e59f14c273b81d9f4e00838e89d863aadd\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1056'.
  created $dff cell `$procdff$4160' with positive edge clock.
Creating register for signal `$paramod$3ee92416c12c780b3daae4d74d0854657f8ca2a6\tile_state_reg.\state' using process `$paramod$3ee92416c12c780b3daae4d74d0854657f8ca2a6\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1036'.
  created $dff cell `$procdff$4161' with positive edge clock.
Creating register for signal `$paramod$3ee92416c12c780b3daae4d74d0854657f8ca2a6\tile_state_reg.\state_locked' using process `$paramod$3ee92416c12c780b3daae4d74d0854657f8ca2a6\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1036'.
  created $dff cell `$procdff$4162' with positive edge clock.
Creating register for signal `$paramod$828633d710bc8bca2242b940040732907508ab1f\tile_state_reg.\state' using process `$paramod$828633d710bc8bca2242b940040732907508ab1f\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1016'.
  created $dff cell `$procdff$4163' with positive edge clock.
Creating register for signal `$paramod$828633d710bc8bca2242b940040732907508ab1f\tile_state_reg.\state_locked' using process `$paramod$828633d710bc8bca2242b940040732907508ab1f\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1016'.
  created $dff cell `$procdff$4164' with positive edge clock.
Creating register for signal `$paramod$623a667179e0de8eb81ee4f88af0793a6f286027\tile_state_reg.\state' using process `$paramod$623a667179e0de8eb81ee4f88af0793a6f286027\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$996'.
  created $dff cell `$procdff$4165' with positive edge clock.
Creating register for signal `$paramod$623a667179e0de8eb81ee4f88af0793a6f286027\tile_state_reg.\state_locked' using process `$paramod$623a667179e0de8eb81ee4f88af0793a6f286027\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$996'.
  created $dff cell `$procdff$4166' with positive edge clock.
Creating register for signal `$paramod$3d093903eae29fb0e5dbbdc07f4901014cb341da\tile_state_reg.\state' using process `$paramod$3d093903eae29fb0e5dbbdc07f4901014cb341da\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$976'.
  created $dff cell `$procdff$4167' with positive edge clock.
Creating register for signal `$paramod$3d093903eae29fb0e5dbbdc07f4901014cb341da\tile_state_reg.\state_locked' using process `$paramod$3d093903eae29fb0e5dbbdc07f4901014cb341da\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$976'.
  created $dff cell `$procdff$4168' with positive edge clock.
Creating register for signal `$paramod$2913066e0f47898f9433418043797c5b18506ebc\tile_state_reg.\state' using process `$paramod$2913066e0f47898f9433418043797c5b18506ebc\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$956'.
  created $dff cell `$procdff$4169' with positive edge clock.
Creating register for signal `$paramod$2913066e0f47898f9433418043797c5b18506ebc\tile_state_reg.\state_locked' using process `$paramod$2913066e0f47898f9433418043797c5b18506ebc\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$956'.
  created $dff cell `$procdff$4170' with positive edge clock.
Creating register for signal `$paramod$ceb7f285b74fb17a6c0c0a83d72fceb4b79e650e\tile_state_reg.\state' using process `$paramod$ceb7f285b74fb17a6c0c0a83d72fceb4b79e650e\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$936'.
  created $dff cell `$procdff$4171' with positive edge clock.
Creating register for signal `$paramod$ceb7f285b74fb17a6c0c0a83d72fceb4b79e650e\tile_state_reg.\state_locked' using process `$paramod$ceb7f285b74fb17a6c0c0a83d72fceb4b79e650e\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$936'.
  created $dff cell `$procdff$4172' with positive edge clock.
Creating register for signal `$paramod$e8d2d7cc46253e1734c198c1d8b013f48647cfe8\tile_state_reg.\state' using process `$paramod$e8d2d7cc46253e1734c198c1d8b013f48647cfe8\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$916'.
  created $dff cell `$procdff$4173' with positive edge clock.
Creating register for signal `$paramod$e8d2d7cc46253e1734c198c1d8b013f48647cfe8\tile_state_reg.\state_locked' using process `$paramod$e8d2d7cc46253e1734c198c1d8b013f48647cfe8\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$916'.
  created $dff cell `$procdff$4174' with positive edge clock.
Creating register for signal `$paramod$d680eee4cf58989c6e4e8e1939cb13b6b36a1167\tile_state_reg.\state' using process `$paramod$d680eee4cf58989c6e4e8e1939cb13b6b36a1167\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$896'.
  created $dff cell `$procdff$4175' with positive edge clock.
Creating register for signal `$paramod$d680eee4cf58989c6e4e8e1939cb13b6b36a1167\tile_state_reg.\state_locked' using process `$paramod$d680eee4cf58989c6e4e8e1939cb13b6b36a1167\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$896'.
  created $dff cell `$procdff$4176' with positive edge clock.
Creating register for signal `$paramod$68433ff9627f5faf79ff89639a01232f8991fda3\tile_state_reg.\state' using process `$paramod$68433ff9627f5faf79ff89639a01232f8991fda3\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$876'.
  created $dff cell `$procdff$4177' with positive edge clock.
Creating register for signal `$paramod$68433ff9627f5faf79ff89639a01232f8991fda3\tile_state_reg.\state_locked' using process `$paramod$68433ff9627f5faf79ff89639a01232f8991fda3\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$876'.
  created $dff cell `$procdff$4178' with positive edge clock.
Creating register for signal `$paramod$68c3ece8019eabc504114791b35d465cd5c56fa8\tile_state_reg.\state' using process `$paramod$68c3ece8019eabc504114791b35d465cd5c56fa8\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$856'.
  created $dff cell `$procdff$4179' with positive edge clock.
Creating register for signal `$paramod$68c3ece8019eabc504114791b35d465cd5c56fa8\tile_state_reg.\state_locked' using process `$paramod$68c3ece8019eabc504114791b35d465cd5c56fa8\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$856'.
  created $dff cell `$procdff$4180' with positive edge clock.
Creating register for signal `$paramod$59b621a046a7e8aa355230eec389e9ff32101b6a\tile_state_reg.\state' using process `$paramod$59b621a046a7e8aa355230eec389e9ff32101b6a\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$836'.
  created $dff cell `$procdff$4181' with positive edge clock.
Creating register for signal `$paramod$59b621a046a7e8aa355230eec389e9ff32101b6a\tile_state_reg.\state_locked' using process `$paramod$59b621a046a7e8aa355230eec389e9ff32101b6a\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$836'.
  created $dff cell `$procdff$4182' with positive edge clock.
Creating register for signal `$paramod$ac9ddecf57c7a6eef732ace30cdc1eb53d8bbc3d\tile_state_reg.\state' using process `$paramod$ac9ddecf57c7a6eef732ace30cdc1eb53d8bbc3d\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$816'.
  created $dff cell `$procdff$4183' with positive edge clock.
Creating register for signal `$paramod$ac9ddecf57c7a6eef732ace30cdc1eb53d8bbc3d\tile_state_reg.\state_locked' using process `$paramod$ac9ddecf57c7a6eef732ace30cdc1eb53d8bbc3d\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$816'.
  created $dff cell `$procdff$4184' with positive edge clock.
Creating register for signal `$paramod$74a5f872d77b5fabc63f63a655eef2f0dfc2beb6\tile_state_reg.\state' using process `$paramod$74a5f872d77b5fabc63f63a655eef2f0dfc2beb6\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$796'.
  created $dff cell `$procdff$4185' with positive edge clock.
Creating register for signal `$paramod$74a5f872d77b5fabc63f63a655eef2f0dfc2beb6\tile_state_reg.\state_locked' using process `$paramod$74a5f872d77b5fabc63f63a655eef2f0dfc2beb6\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$796'.
  created $dff cell `$procdff$4186' with positive edge clock.
Creating register for signal `$paramod$ccdfd946b20016cba27c656f5a3c76ab55cdede0\tile_state_reg.\state' using process `$paramod$ccdfd946b20016cba27c656f5a3c76ab55cdede0\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$776'.
  created $dff cell `$procdff$4187' with positive edge clock.
Creating register for signal `$paramod$ccdfd946b20016cba27c656f5a3c76ab55cdede0\tile_state_reg.\state_locked' using process `$paramod$ccdfd946b20016cba27c656f5a3c76ab55cdede0\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$776'.
  created $dff cell `$procdff$4188' with positive edge clock.
Creating register for signal `$paramod$e104bda8d679696a711da905e072dabcb350bda2\tile_state_reg.\state' using process `$paramod$e104bda8d679696a711da905e072dabcb350bda2\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$756'.
  created $dff cell `$procdff$4189' with positive edge clock.
Creating register for signal `$paramod$e104bda8d679696a711da905e072dabcb350bda2\tile_state_reg.\state_locked' using process `$paramod$e104bda8d679696a711da905e072dabcb350bda2\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$756'.
  created $dff cell `$procdff$4190' with positive edge clock.
Creating register for signal `$paramod$6af0073c9c7ee60cb5599ff4a78529521489d570\tile_state_reg.\state' using process `$paramod$6af0073c9c7ee60cb5599ff4a78529521489d570\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$736'.
  created $dff cell `$procdff$4191' with positive edge clock.
Creating register for signal `$paramod$6af0073c9c7ee60cb5599ff4a78529521489d570\tile_state_reg.\state_locked' using process `$paramod$6af0073c9c7ee60cb5599ff4a78529521489d570\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$736'.
  created $dff cell `$procdff$4192' with positive edge clock.
Creating register for signal `$paramod$cf521cce10c8b3ec89be0f50544474776ec2fd4c\tile_state_reg.\state' using process `$paramod$cf521cce10c8b3ec89be0f50544474776ec2fd4c\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$716'.
  created $dff cell `$procdff$4193' with positive edge clock.
Creating register for signal `$paramod$cf521cce10c8b3ec89be0f50544474776ec2fd4c\tile_state_reg.\state_locked' using process `$paramod$cf521cce10c8b3ec89be0f50544474776ec2fd4c\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$716'.
  created $dff cell `$procdff$4194' with positive edge clock.
Creating register for signal `$paramod$99799d0bee71d56571ca71fa79f506bfcfa19d2d\tile_state_reg.\state' using process `$paramod$99799d0bee71d56571ca71fa79f506bfcfa19d2d\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$696'.
  created $dff cell `$procdff$4195' with positive edge clock.
Creating register for signal `$paramod$99799d0bee71d56571ca71fa79f506bfcfa19d2d\tile_state_reg.\state_locked' using process `$paramod$99799d0bee71d56571ca71fa79f506bfcfa19d2d\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$696'.
  created $dff cell `$procdff$4196' with positive edge clock.
Creating register for signal `$paramod$b5deb40d5ee790b5dd6404b2bfba9fa52593d2e6\tile_state_reg.\state' using process `$paramod$b5deb40d5ee790b5dd6404b2bfba9fa52593d2e6\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$676'.
  created $dff cell `$procdff$4197' with positive edge clock.
Creating register for signal `$paramod$b5deb40d5ee790b5dd6404b2bfba9fa52593d2e6\tile_state_reg.\state_locked' using process `$paramod$b5deb40d5ee790b5dd6404b2bfba9fa52593d2e6\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$676'.
  created $dff cell `$procdff$4198' with positive edge clock.
Creating register for signal `\vga.\hsync' using process `\vga.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:343$654'.
  created $dff cell `$procdff$4199' with positive edge clock.
Creating register for signal `\vga.\vsync' using process `\vga.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:343$654'.
  created $dff cell `$procdff$4200' with positive edge clock.
Creating register for signal `\vga.\refresh' using process `\vga.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:343$654'.
  created $dff cell `$procdff$4201' with positive edge clock.
Creating register for signal `\vga.\v_idx' using process `\vga.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:343$654'.
  created $dff cell `$procdff$4202' with positive edge clock.
Creating register for signal `\vga.\h_idx' using process `\vga.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:343$654'.
  created $dff cell `$procdff$4203' with positive edge clock.
Creating register for signal `\vga.\frame_end' using process `\vga.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:343$654'.
  created $dff cell `$procdff$4204' with positive edge clock.
Creating register for signal `\vga.\frame_count' using process `\vga.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:343$654'.
  created $dff cell `$procdff$4205' with positive edge clock.
Creating register for signal `$paramod$38cb8d31dbd61ca1b653e2acaac63581a73310c5\tile_state_reg.\state' using process `$paramod$38cb8d31dbd61ca1b653e2acaac63581a73310c5\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1936'.
  created $dff cell `$procdff$4206' with positive edge clock.
Creating register for signal `$paramod$38cb8d31dbd61ca1b653e2acaac63581a73310c5\tile_state_reg.\state_locked' using process `$paramod$38cb8d31dbd61ca1b653e2acaac63581a73310c5\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1936'.
  created $dff cell `$procdff$4207' with positive edge clock.
Creating register for signal `\my_chip.\fsm_state' using process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:87$7'.
  created $dff cell `$procdff$4208' with positive edge clock.
Creating register for signal `\my_chip.\focus_row' using process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:87$7'.
  created $dff cell `$procdff$4209' with positive edge clock.
Creating register for signal `\my_chip.\focus_col' using process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:87$7'.
  created $dff cell `$procdff$4210' with positive edge clock.
Creating register for signal `\my_chip.\lock_state' using process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:87$7'.
  created $dff cell `$procdff$4211' with positive edge clock.
Creating register for signal `\my_chip.\btn3_tmp' using process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:81$6'.
  created $dff cell `$procdff$4212' with positive edge clock.
Creating register for signal `\my_chip.\btn3_sync' using process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:81$6'.
  created $dff cell `$procdff$4213' with positive edge clock.
Creating register for signal `\my_chip.\btn4_tmp' using process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:81$6'.
  created $dff cell `$procdff$4214' with positive edge clock.
Creating register for signal `\my_chip.\btn4_sync' using process `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:81$6'.
  created $dff cell `$procdff$4215' with positive edge clock.

3.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 8 empty switches in `$paramod$f71bb0aa3c86af195471899d688780802e59e702\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1916'.
Removing empty process `$paramod$f71bb0aa3c86af195471899d688780802e59e702\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1916'.
Removing empty process `$paramod$f71bb0aa3c86af195471899d688780802e59e702\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1912'.
Found and cleaned up 8 empty switches in `$paramod$6944b75cfd6a4ba8cac16e8972e843c946414972\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1896'.
Removing empty process `$paramod$6944b75cfd6a4ba8cac16e8972e843c946414972\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1896'.
Removing empty process `$paramod$6944b75cfd6a4ba8cac16e8972e843c946414972\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1892'.
Found and cleaned up 8 empty switches in `$paramod$b826018b3f323c912af1642241473883b9381566\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1876'.
Removing empty process `$paramod$b826018b3f323c912af1642241473883b9381566\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1876'.
Removing empty process `$paramod$b826018b3f323c912af1642241473883b9381566\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1872'.
Found and cleaned up 8 empty switches in `$paramod$715996f109a2239f2879a043aa3cbdeb45396639\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1856'.
Removing empty process `$paramod$715996f109a2239f2879a043aa3cbdeb45396639\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1856'.
Removing empty process `$paramod$715996f109a2239f2879a043aa3cbdeb45396639\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1852'.
Found and cleaned up 8 empty switches in `$paramod$90b676dcce173160a17864bc83b48c98ac59810a\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1836'.
Removing empty process `$paramod$90b676dcce173160a17864bc83b48c98ac59810a\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1836'.
Removing empty process `$paramod$90b676dcce173160a17864bc83b48c98ac59810a\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1832'.
Found and cleaned up 8 empty switches in `$paramod$b8c026ab6f339744f0a8e54ac7da5ff7e06e4566\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1816'.
Removing empty process `$paramod$b8c026ab6f339744f0a8e54ac7da5ff7e06e4566\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1816'.
Removing empty process `$paramod$b8c026ab6f339744f0a8e54ac7da5ff7e06e4566\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1812'.
Found and cleaned up 8 empty switches in `$paramod$e90a738894f0a8095dc206ae3e948cca14588fcc\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1796'.
Removing empty process `$paramod$e90a738894f0a8095dc206ae3e948cca14588fcc\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1796'.
Removing empty process `$paramod$e90a738894f0a8095dc206ae3e948cca14588fcc\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1792'.
Found and cleaned up 8 empty switches in `$paramod$dfe6d560acf0052439b4178fef83fc7e1d190e11\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1776'.
Removing empty process `$paramod$dfe6d560acf0052439b4178fef83fc7e1d190e11\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1776'.
Removing empty process `$paramod$dfe6d560acf0052439b4178fef83fc7e1d190e11\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1772'.
Found and cleaned up 8 empty switches in `$paramod$25254bcd13f101bee705cfdd59e69e14221bdd6a\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1756'.
Removing empty process `$paramod$25254bcd13f101bee705cfdd59e69e14221bdd6a\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1756'.
Removing empty process `$paramod$25254bcd13f101bee705cfdd59e69e14221bdd6a\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1752'.
Found and cleaned up 8 empty switches in `$paramod$ded43f17fea5e54de39f0b62589c240df6af74ef\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1736'.
Removing empty process `$paramod$ded43f17fea5e54de39f0b62589c240df6af74ef\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1736'.
Removing empty process `$paramod$ded43f17fea5e54de39f0b62589c240df6af74ef\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1732'.
Found and cleaned up 8 empty switches in `$paramod$45d0fd71cf9c2e536cbc7af8e29bf59e82d33992\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1716'.
Removing empty process `$paramod$45d0fd71cf9c2e536cbc7af8e29bf59e82d33992\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1716'.
Removing empty process `$paramod$45d0fd71cf9c2e536cbc7af8e29bf59e82d33992\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1712'.
Found and cleaned up 8 empty switches in `$paramod$2b37ea319d5b06f7019602679440e5f920a303f5\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1696'.
Removing empty process `$paramod$2b37ea319d5b06f7019602679440e5f920a303f5\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1696'.
Removing empty process `$paramod$2b37ea319d5b06f7019602679440e5f920a303f5\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1692'.
Found and cleaned up 8 empty switches in `$paramod$0001ef32a920ab8a3e3a130becac9da2913a0a26\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1676'.
Removing empty process `$paramod$0001ef32a920ab8a3e3a130becac9da2913a0a26\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1676'.
Removing empty process `$paramod$0001ef32a920ab8a3e3a130becac9da2913a0a26\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1672'.
Found and cleaned up 8 empty switches in `$paramod$e24b0f716fa46f061916cac54656220c965aa6ea\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1656'.
Removing empty process `$paramod$e24b0f716fa46f061916cac54656220c965aa6ea\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1656'.
Removing empty process `$paramod$e24b0f716fa46f061916cac54656220c965aa6ea\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1652'.
Found and cleaned up 8 empty switches in `$paramod$b67c6af17625ecee8c4dc193828c41c63e259a62\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1636'.
Removing empty process `$paramod$b67c6af17625ecee8c4dc193828c41c63e259a62\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1636'.
Removing empty process `$paramod$b67c6af17625ecee8c4dc193828c41c63e259a62\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1632'.
Found and cleaned up 8 empty switches in `$paramod$0fea28ffd5a3d268c262cbfea2177bd3c9441b49\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1616'.
Removing empty process `$paramod$0fea28ffd5a3d268c262cbfea2177bd3c9441b49\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1616'.
Removing empty process `$paramod$0fea28ffd5a3d268c262cbfea2177bd3c9441b49\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1612'.
Found and cleaned up 8 empty switches in `$paramod$a0a7b5d8a0db922d17c90550411924a893ed1e4a\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1596'.
Removing empty process `$paramod$a0a7b5d8a0db922d17c90550411924a893ed1e4a\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1596'.
Removing empty process `$paramod$a0a7b5d8a0db922d17c90550411924a893ed1e4a\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1592'.
Found and cleaned up 8 empty switches in `$paramod$4a0826c9f7a17c537c12582e0529bb409dce9a4a\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1576'.
Removing empty process `$paramod$4a0826c9f7a17c537c12582e0529bb409dce9a4a\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1576'.
Removing empty process `$paramod$4a0826c9f7a17c537c12582e0529bb409dce9a4a\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1572'.
Found and cleaned up 8 empty switches in `$paramod$9337fd8a7826cb883cb602ea08e274eef4752a75\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1556'.
Removing empty process `$paramod$9337fd8a7826cb883cb602ea08e274eef4752a75\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1556'.
Removing empty process `$paramod$9337fd8a7826cb883cb602ea08e274eef4752a75\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1552'.
Found and cleaned up 8 empty switches in `$paramod$4eb5ea426c5389d4029a15c9ae52298211a1bdc4\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1536'.
Removing empty process `$paramod$4eb5ea426c5389d4029a15c9ae52298211a1bdc4\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1536'.
Removing empty process `$paramod$4eb5ea426c5389d4029a15c9ae52298211a1bdc4\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1532'.
Found and cleaned up 8 empty switches in `$paramod$cdb8f454c539e2c6fc7acce7bcbbc085a51596ac\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1516'.
Removing empty process `$paramod$cdb8f454c539e2c6fc7acce7bcbbc085a51596ac\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1516'.
Removing empty process `$paramod$cdb8f454c539e2c6fc7acce7bcbbc085a51596ac\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1512'.
Found and cleaned up 8 empty switches in `$paramod$d1eb65eec5bb798db1bbcb19f9509d123873c9ac\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1496'.
Removing empty process `$paramod$d1eb65eec5bb798db1bbcb19f9509d123873c9ac\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1496'.
Removing empty process `$paramod$d1eb65eec5bb798db1bbcb19f9509d123873c9ac\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1492'.
Found and cleaned up 8 empty switches in `$paramod$ce75be43e32f03cf6b2f427ca802adad436f2e0e\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1476'.
Removing empty process `$paramod$ce75be43e32f03cf6b2f427ca802adad436f2e0e\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1476'.
Removing empty process `$paramod$ce75be43e32f03cf6b2f427ca802adad436f2e0e\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1472'.
Found and cleaned up 8 empty switches in `$paramod$3472918aa5a029db703314af6bbae4a4719ad35a\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1456'.
Removing empty process `$paramod$3472918aa5a029db703314af6bbae4a4719ad35a\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1456'.
Removing empty process `$paramod$3472918aa5a029db703314af6bbae4a4719ad35a\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1452'.
Found and cleaned up 8 empty switches in `$paramod$79b130ee8648321d18bfdedbfc387c2c4d99b45d\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1436'.
Removing empty process `$paramod$79b130ee8648321d18bfdedbfc387c2c4d99b45d\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1436'.
Removing empty process `$paramod$79b130ee8648321d18bfdedbfc387c2c4d99b45d\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1432'.
Found and cleaned up 8 empty switches in `$paramod$ac346544de33327de1e6751af73f62edc47835d3\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1416'.
Removing empty process `$paramod$ac346544de33327de1e6751af73f62edc47835d3\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1416'.
Removing empty process `$paramod$ac346544de33327de1e6751af73f62edc47835d3\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1412'.
Found and cleaned up 8 empty switches in `$paramod$ad76b6bcedef626490da58a01e768c71949bda22\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1396'.
Removing empty process `$paramod$ad76b6bcedef626490da58a01e768c71949bda22\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1396'.
Removing empty process `$paramod$ad76b6bcedef626490da58a01e768c71949bda22\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1392'.
Found and cleaned up 8 empty switches in `$paramod$7d9efb5365a6ceec5b3042174a8b53663134a639\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1376'.
Removing empty process `$paramod$7d9efb5365a6ceec5b3042174a8b53663134a639\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1376'.
Removing empty process `$paramod$7d9efb5365a6ceec5b3042174a8b53663134a639\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1372'.
Found and cleaned up 8 empty switches in `$paramod$751ebc0bc29150402d5742806a85c85a0cee6248\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1356'.
Removing empty process `$paramod$751ebc0bc29150402d5742806a85c85a0cee6248\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1356'.
Removing empty process `$paramod$751ebc0bc29150402d5742806a85c85a0cee6248\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1352'.
Found and cleaned up 8 empty switches in `$paramod$43750163e0e910bfe4caea31eaf86e08688420d5\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1336'.
Removing empty process `$paramod$43750163e0e910bfe4caea31eaf86e08688420d5\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1336'.
Removing empty process `$paramod$43750163e0e910bfe4caea31eaf86e08688420d5\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1332'.
Found and cleaned up 8 empty switches in `$paramod$f3a783bca9f789f283409174a83a1808a941b9ab\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1316'.
Removing empty process `$paramod$f3a783bca9f789f283409174a83a1808a941b9ab\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1316'.
Removing empty process `$paramod$f3a783bca9f789f283409174a83a1808a941b9ab\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1312'.
Found and cleaned up 8 empty switches in `$paramod$4602ede51be378f13e003a92be758dc829de4232\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1296'.
Removing empty process `$paramod$4602ede51be378f13e003a92be758dc829de4232\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1296'.
Removing empty process `$paramod$4602ede51be378f13e003a92be758dc829de4232\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1292'.
Found and cleaned up 8 empty switches in `$paramod$5bfc04157e65ff6fb38ff07ca64044086cda1466\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1276'.
Removing empty process `$paramod$5bfc04157e65ff6fb38ff07ca64044086cda1466\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1276'.
Removing empty process `$paramod$5bfc04157e65ff6fb38ff07ca64044086cda1466\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1272'.
Found and cleaned up 8 empty switches in `$paramod$b6d32c7d8e0b5a28c08d13a6203e090dcc649b45\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1256'.
Removing empty process `$paramod$b6d32c7d8e0b5a28c08d13a6203e090dcc649b45\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1256'.
Removing empty process `$paramod$b6d32c7d8e0b5a28c08d13a6203e090dcc649b45\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1252'.
Found and cleaned up 8 empty switches in `$paramod$e800576c3c988d69a18bd0992b73836142cc518c\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1236'.
Removing empty process `$paramod$e800576c3c988d69a18bd0992b73836142cc518c\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1236'.
Removing empty process `$paramod$e800576c3c988d69a18bd0992b73836142cc518c\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1232'.
Found and cleaned up 8 empty switches in `$paramod$d2073ebe7a4ad2e299dc24fd1bf802f45750c7a0\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1216'.
Removing empty process `$paramod$d2073ebe7a4ad2e299dc24fd1bf802f45750c7a0\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1216'.
Removing empty process `$paramod$d2073ebe7a4ad2e299dc24fd1bf802f45750c7a0\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1212'.
Found and cleaned up 8 empty switches in `$paramod$8a911fed98d0996124d9b6043768d6594854af72\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1196'.
Removing empty process `$paramod$8a911fed98d0996124d9b6043768d6594854af72\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1196'.
Removing empty process `$paramod$8a911fed98d0996124d9b6043768d6594854af72\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1192'.
Found and cleaned up 8 empty switches in `$paramod$b1f58cfdb9bfb92f2eee346b48f36dc81bcb8f6d\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1176'.
Removing empty process `$paramod$b1f58cfdb9bfb92f2eee346b48f36dc81bcb8f6d\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1176'.
Removing empty process `$paramod$b1f58cfdb9bfb92f2eee346b48f36dc81bcb8f6d\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1172'.
Found and cleaned up 8 empty switches in `$paramod$6d8f41ea08dc33547477b0995ad71cbbf5b5b2f7\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1156'.
Removing empty process `$paramod$6d8f41ea08dc33547477b0995ad71cbbf5b5b2f7\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1156'.
Removing empty process `$paramod$6d8f41ea08dc33547477b0995ad71cbbf5b5b2f7\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1152'.
Found and cleaned up 8 empty switches in `$paramod$4a4b678dd74f353b957455fd09871e6f255213d8\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1136'.
Removing empty process `$paramod$4a4b678dd74f353b957455fd09871e6f255213d8\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1136'.
Removing empty process `$paramod$4a4b678dd74f353b957455fd09871e6f255213d8\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1132'.
Found and cleaned up 8 empty switches in `$paramod$ba7fbc20bdb1e78410c007b124af4cf23232b14b\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1116'.
Removing empty process `$paramod$ba7fbc20bdb1e78410c007b124af4cf23232b14b\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1116'.
Removing empty process `$paramod$ba7fbc20bdb1e78410c007b124af4cf23232b14b\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1112'.
Found and cleaned up 8 empty switches in `$paramod$ca2a9b0b4f4186866a875bdc4b74a5bdad9cf362\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1096'.
Removing empty process `$paramod$ca2a9b0b4f4186866a875bdc4b74a5bdad9cf362\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1096'.
Removing empty process `$paramod$ca2a9b0b4f4186866a875bdc4b74a5bdad9cf362\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1092'.
Found and cleaned up 8 empty switches in `$paramod$148dd4cabcda318c3e0d7cd4a2ec78d819439faa\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1076'.
Removing empty process `$paramod$148dd4cabcda318c3e0d7cd4a2ec78d819439faa\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1076'.
Removing empty process `$paramod$148dd4cabcda318c3e0d7cd4a2ec78d819439faa\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1072'.
Found and cleaned up 8 empty switches in `$paramod$7d9f73e59f14c273b81d9f4e00838e89d863aadd\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1056'.
Removing empty process `$paramod$7d9f73e59f14c273b81d9f4e00838e89d863aadd\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1056'.
Removing empty process `$paramod$7d9f73e59f14c273b81d9f4e00838e89d863aadd\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1052'.
Found and cleaned up 8 empty switches in `$paramod$3ee92416c12c780b3daae4d74d0854657f8ca2a6\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1036'.
Removing empty process `$paramod$3ee92416c12c780b3daae4d74d0854657f8ca2a6\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1036'.
Removing empty process `$paramod$3ee92416c12c780b3daae4d74d0854657f8ca2a6\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1032'.
Found and cleaned up 8 empty switches in `$paramod$828633d710bc8bca2242b940040732907508ab1f\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1016'.
Removing empty process `$paramod$828633d710bc8bca2242b940040732907508ab1f\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1016'.
Removing empty process `$paramod$828633d710bc8bca2242b940040732907508ab1f\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1012'.
Found and cleaned up 8 empty switches in `$paramod$623a667179e0de8eb81ee4f88af0793a6f286027\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$996'.
Removing empty process `$paramod$623a667179e0de8eb81ee4f88af0793a6f286027\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$996'.
Removing empty process `$paramod$623a667179e0de8eb81ee4f88af0793a6f286027\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$992'.
Found and cleaned up 8 empty switches in `$paramod$3d093903eae29fb0e5dbbdc07f4901014cb341da\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$976'.
Removing empty process `$paramod$3d093903eae29fb0e5dbbdc07f4901014cb341da\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$976'.
Removing empty process `$paramod$3d093903eae29fb0e5dbbdc07f4901014cb341da\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$972'.
Found and cleaned up 8 empty switches in `$paramod$2913066e0f47898f9433418043797c5b18506ebc\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$956'.
Removing empty process `$paramod$2913066e0f47898f9433418043797c5b18506ebc\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$956'.
Removing empty process `$paramod$2913066e0f47898f9433418043797c5b18506ebc\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$952'.
Found and cleaned up 8 empty switches in `$paramod$ceb7f285b74fb17a6c0c0a83d72fceb4b79e650e\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$936'.
Removing empty process `$paramod$ceb7f285b74fb17a6c0c0a83d72fceb4b79e650e\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$936'.
Removing empty process `$paramod$ceb7f285b74fb17a6c0c0a83d72fceb4b79e650e\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$932'.
Found and cleaned up 8 empty switches in `$paramod$e8d2d7cc46253e1734c198c1d8b013f48647cfe8\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$916'.
Removing empty process `$paramod$e8d2d7cc46253e1734c198c1d8b013f48647cfe8\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$916'.
Removing empty process `$paramod$e8d2d7cc46253e1734c198c1d8b013f48647cfe8\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$912'.
Found and cleaned up 8 empty switches in `$paramod$d680eee4cf58989c6e4e8e1939cb13b6b36a1167\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$896'.
Removing empty process `$paramod$d680eee4cf58989c6e4e8e1939cb13b6b36a1167\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$896'.
Removing empty process `$paramod$d680eee4cf58989c6e4e8e1939cb13b6b36a1167\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$892'.
Found and cleaned up 8 empty switches in `$paramod$68433ff9627f5faf79ff89639a01232f8991fda3\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$876'.
Removing empty process `$paramod$68433ff9627f5faf79ff89639a01232f8991fda3\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$876'.
Removing empty process `$paramod$68433ff9627f5faf79ff89639a01232f8991fda3\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$872'.
Found and cleaned up 8 empty switches in `$paramod$68c3ece8019eabc504114791b35d465cd5c56fa8\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$856'.
Removing empty process `$paramod$68c3ece8019eabc504114791b35d465cd5c56fa8\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$856'.
Removing empty process `$paramod$68c3ece8019eabc504114791b35d465cd5c56fa8\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$852'.
Found and cleaned up 8 empty switches in `$paramod$59b621a046a7e8aa355230eec389e9ff32101b6a\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$836'.
Removing empty process `$paramod$59b621a046a7e8aa355230eec389e9ff32101b6a\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$836'.
Removing empty process `$paramod$59b621a046a7e8aa355230eec389e9ff32101b6a\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$832'.
Found and cleaned up 8 empty switches in `$paramod$ac9ddecf57c7a6eef732ace30cdc1eb53d8bbc3d\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$816'.
Removing empty process `$paramod$ac9ddecf57c7a6eef732ace30cdc1eb53d8bbc3d\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$816'.
Removing empty process `$paramod$ac9ddecf57c7a6eef732ace30cdc1eb53d8bbc3d\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$812'.
Found and cleaned up 8 empty switches in `$paramod$74a5f872d77b5fabc63f63a655eef2f0dfc2beb6\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$796'.
Removing empty process `$paramod$74a5f872d77b5fabc63f63a655eef2f0dfc2beb6\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$796'.
Removing empty process `$paramod$74a5f872d77b5fabc63f63a655eef2f0dfc2beb6\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$792'.
Found and cleaned up 8 empty switches in `$paramod$ccdfd946b20016cba27c656f5a3c76ab55cdede0\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$776'.
Removing empty process `$paramod$ccdfd946b20016cba27c656f5a3c76ab55cdede0\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$776'.
Removing empty process `$paramod$ccdfd946b20016cba27c656f5a3c76ab55cdede0\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$772'.
Found and cleaned up 8 empty switches in `$paramod$e104bda8d679696a711da905e072dabcb350bda2\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$756'.
Removing empty process `$paramod$e104bda8d679696a711da905e072dabcb350bda2\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$756'.
Removing empty process `$paramod$e104bda8d679696a711da905e072dabcb350bda2\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$752'.
Found and cleaned up 8 empty switches in `$paramod$6af0073c9c7ee60cb5599ff4a78529521489d570\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$736'.
Removing empty process `$paramod$6af0073c9c7ee60cb5599ff4a78529521489d570\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$736'.
Removing empty process `$paramod$6af0073c9c7ee60cb5599ff4a78529521489d570\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$732'.
Found and cleaned up 8 empty switches in `$paramod$cf521cce10c8b3ec89be0f50544474776ec2fd4c\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$716'.
Removing empty process `$paramod$cf521cce10c8b3ec89be0f50544474776ec2fd4c\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$716'.
Removing empty process `$paramod$cf521cce10c8b3ec89be0f50544474776ec2fd4c\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$712'.
Found and cleaned up 8 empty switches in `$paramod$99799d0bee71d56571ca71fa79f506bfcfa19d2d\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$696'.
Removing empty process `$paramod$99799d0bee71d56571ca71fa79f506bfcfa19d2d\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$696'.
Removing empty process `$paramod$99799d0bee71d56571ca71fa79f506bfcfa19d2d\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$692'.
Found and cleaned up 8 empty switches in `$paramod$b5deb40d5ee790b5dd6404b2bfba9fa52593d2e6\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$676'.
Removing empty process `$paramod$b5deb40d5ee790b5dd6404b2bfba9fa52593d2e6\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$676'.
Removing empty process `$paramod$b5deb40d5ee790b5dd6404b2bfba9fa52593d2e6\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$672'.
Found and cleaned up 8 empty switches in `\vga.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:343$654'.
Removing empty process `vga.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:343$654'.
Found and cleaned up 9 empty switches in `\one_hot_to_idx.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:295$641'.
Removing empty process `one_hot_to_idx.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:295$641'.
Found and cleaned up 8 empty switches in `$paramod$38cb8d31dbd61ca1b653e2acaac63581a73310c5\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1936'.
Removing empty process `$paramod$38cb8d31dbd61ca1b653e2acaac63581a73310c5\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:243$1936'.
Removing empty process `$paramod$38cb8d31dbd61ca1b653e2acaac63581a73310c5\tile_state_reg.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:227$1932'.
Removing empty process `my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:123$613'.
Removing empty process `my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:122$612'.
Removing empty process `my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:121$611'.
Removing empty process `my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:120$610'.
Removing empty process `my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:119$609'.
Removing empty process `my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:118$608'.
Removing empty process `my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$591'.
Removing empty process `my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$582'.
Removing empty process `my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$573'.
Removing empty process `my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$564'.
Removing empty process `my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$555'.
Removing empty process `my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$546'.
Removing empty process `my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$537'.
Removing empty process `my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$528'.
Removing empty process `my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$519'.
Removing empty process `my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$510'.
Removing empty process `my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$501'.
Removing empty process `my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$492'.
Removing empty process `my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$483'.
Removing empty process `my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$474'.
Removing empty process `my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$465'.
Removing empty process `my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$456'.
Removing empty process `my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$447'.
Removing empty process `my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$438'.
Removing empty process `my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$429'.
Removing empty process `my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$420'.
Removing empty process `my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$411'.
Removing empty process `my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$402'.
Removing empty process `my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$393'.
Removing empty process `my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$384'.
Removing empty process `my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$375'.
Removing empty process `my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$366'.
Removing empty process `my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$357'.
Removing empty process `my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$348'.
Removing empty process `my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$339'.
Removing empty process `my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$330'.
Removing empty process `my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$321'.
Removing empty process `my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$312'.
Removing empty process `my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$303'.
Removing empty process `my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$294'.
Removing empty process `my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$285'.
Removing empty process `my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$276'.
Removing empty process `my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$267'.
Removing empty process `my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$258'.
Removing empty process `my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$249'.
Removing empty process `my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$240'.
Removing empty process `my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$231'.
Removing empty process `my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$222'.
Removing empty process `my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$213'.
Removing empty process `my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$204'.
Removing empty process `my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$195'.
Removing empty process `my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$186'.
Removing empty process `my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$177'.
Removing empty process `my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$168'.
Removing empty process `my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$159'.
Removing empty process `my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$150'.
Removing empty process `my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$141'.
Removing empty process `my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$132'.
Removing empty process `my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$123'.
Removing empty process `my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$114'.
Removing empty process `my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$105'.
Removing empty process `my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$96'.
Removing empty process `my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$87'.
Removing empty process `my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$78'.
Removing empty process `my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$69'.
Removing empty process `my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$60'.
Removing empty process `my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$51'.
Removing empty process `my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$42'.
Removing empty process `my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$33'.
Removing empty process `my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:135$24'.
Found and cleaned up 2 empty switches in `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:190$19'.
Removing empty process `my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:190$19'.
Found and cleaned up 7 empty switches in `\my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:87$7'.
Removing empty process `my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:87$7'.
Removing empty process `my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:81$6'.
Removing empty process `my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:33$2'.
Removing empty process `my_chip.$proc$d12_sjg2_tiny_game_of_life/src/chip.v:27$1'.
Cleaned up 538 empty switches.

3.2.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$f71bb0aa3c86af195471899d688780802e59e702\tile_state_reg.
<suppressed ~8 debug messages>
Optimizing module $paramod$6944b75cfd6a4ba8cac16e8972e843c946414972\tile_state_reg.
<suppressed ~8 debug messages>
Optimizing module $paramod$b826018b3f323c912af1642241473883b9381566\tile_state_reg.
<suppressed ~8 debug messages>
Optimizing module $paramod$715996f109a2239f2879a043aa3cbdeb45396639\tile_state_reg.
<suppressed ~8 debug messages>
Optimizing module $paramod$90b676dcce173160a17864bc83b48c98ac59810a\tile_state_reg.
<suppressed ~8 debug messages>
Optimizing module $paramod$b8c026ab6f339744f0a8e54ac7da5ff7e06e4566\tile_state_reg.
<suppressed ~8 debug messages>
Optimizing module $paramod$e90a738894f0a8095dc206ae3e948cca14588fcc\tile_state_reg.
<suppressed ~8 debug messages>
Optimizing module $paramod$dfe6d560acf0052439b4178fef83fc7e1d190e11\tile_state_reg.
<suppressed ~8 debug messages>
Optimizing module $paramod$25254bcd13f101bee705cfdd59e69e14221bdd6a\tile_state_reg.
<suppressed ~7 debug messages>
Optimizing module $paramod$ded43f17fea5e54de39f0b62589c240df6af74ef\tile_state_reg.
<suppressed ~7 debug messages>
Optimizing module $paramod$45d0fd71cf9c2e536cbc7af8e29bf59e82d33992\tile_state_reg.
<suppressed ~7 debug messages>
Optimizing module $paramod$2b37ea319d5b06f7019602679440e5f920a303f5\tile_state_reg.
<suppressed ~7 debug messages>
Optimizing module $paramod$0001ef32a920ab8a3e3a130becac9da2913a0a26\tile_state_reg.
<suppressed ~7 debug messages>
Optimizing module $paramod$e24b0f716fa46f061916cac54656220c965aa6ea\tile_state_reg.
<suppressed ~7 debug messages>
Optimizing module $paramod$b67c6af17625ecee8c4dc193828c41c63e259a62\tile_state_reg.
<suppressed ~7 debug messages>
Optimizing module $paramod$0fea28ffd5a3d268c262cbfea2177bd3c9441b49\tile_state_reg.
<suppressed ~8 debug messages>
Optimizing module $paramod$a0a7b5d8a0db922d17c90550411924a893ed1e4a\tile_state_reg.
<suppressed ~7 debug messages>
Optimizing module $paramod$4a0826c9f7a17c537c12582e0529bb409dce9a4a\tile_state_reg.
<suppressed ~7 debug messages>
Optimizing module $paramod$9337fd8a7826cb883cb602ea08e274eef4752a75\tile_state_reg.
<suppressed ~7 debug messages>
Optimizing module $paramod$4eb5ea426c5389d4029a15c9ae52298211a1bdc4\tile_state_reg.
<suppressed ~7 debug messages>
Optimizing module $paramod$cdb8f454c539e2c6fc7acce7bcbbc085a51596ac\tile_state_reg.
<suppressed ~7 debug messages>
Optimizing module $paramod$d1eb65eec5bb798db1bbcb19f9509d123873c9ac\tile_state_reg.
<suppressed ~7 debug messages>
Optimizing module $paramod$ce75be43e32f03cf6b2f427ca802adad436f2e0e\tile_state_reg.
<suppressed ~7 debug messages>
Optimizing module $paramod$3472918aa5a029db703314af6bbae4a4719ad35a\tile_state_reg.
<suppressed ~8 debug messages>
Optimizing module $paramod$79b130ee8648321d18bfdedbfc387c2c4d99b45d\tile_state_reg.
<suppressed ~7 debug messages>
Optimizing module $paramod$ac346544de33327de1e6751af73f62edc47835d3\tile_state_reg.
<suppressed ~7 debug messages>
Optimizing module $paramod$ad76b6bcedef626490da58a01e768c71949bda22\tile_state_reg.
<suppressed ~7 debug messages>
Optimizing module $paramod$7d9efb5365a6ceec5b3042174a8b53663134a639\tile_state_reg.
<suppressed ~7 debug messages>
Optimizing module $paramod$751ebc0bc29150402d5742806a85c85a0cee6248\tile_state_reg.
<suppressed ~7 debug messages>
Optimizing module $paramod$43750163e0e910bfe4caea31eaf86e08688420d5\tile_state_reg.
<suppressed ~7 debug messages>
Optimizing module $paramod$f3a783bca9f789f283409174a83a1808a941b9ab\tile_state_reg.
<suppressed ~7 debug messages>
Optimizing module $paramod$4602ede51be378f13e003a92be758dc829de4232\tile_state_reg.
<suppressed ~8 debug messages>
Optimizing module $paramod$5bfc04157e65ff6fb38ff07ca64044086cda1466\tile_state_reg.
<suppressed ~7 debug messages>
Optimizing module $paramod$b6d32c7d8e0b5a28c08d13a6203e090dcc649b45\tile_state_reg.
<suppressed ~7 debug messages>
Optimizing module $paramod$e800576c3c988d69a18bd0992b73836142cc518c\tile_state_reg.
<suppressed ~7 debug messages>
Optimizing module $paramod$d2073ebe7a4ad2e299dc24fd1bf802f45750c7a0\tile_state_reg.
<suppressed ~7 debug messages>
Optimizing module $paramod$8a911fed98d0996124d9b6043768d6594854af72\tile_state_reg.
<suppressed ~7 debug messages>
Optimizing module $paramod$b1f58cfdb9bfb92f2eee346b48f36dc81bcb8f6d\tile_state_reg.
<suppressed ~7 debug messages>
Optimizing module $paramod$6d8f41ea08dc33547477b0995ad71cbbf5b5b2f7\tile_state_reg.
<suppressed ~7 debug messages>
Optimizing module $paramod$4a4b678dd74f353b957455fd09871e6f255213d8\tile_state_reg.
<suppressed ~8 debug messages>
Optimizing module $paramod$ba7fbc20bdb1e78410c007b124af4cf23232b14b\tile_state_reg.
<suppressed ~7 debug messages>
Optimizing module $paramod$ca2a9b0b4f4186866a875bdc4b74a5bdad9cf362\tile_state_reg.
<suppressed ~7 debug messages>
Optimizing module $paramod$148dd4cabcda318c3e0d7cd4a2ec78d819439faa\tile_state_reg.
<suppressed ~7 debug messages>
Optimizing module $paramod$7d9f73e59f14c273b81d9f4e00838e89d863aadd\tile_state_reg.
<suppressed ~7 debug messages>
Optimizing module $paramod$3ee92416c12c780b3daae4d74d0854657f8ca2a6\tile_state_reg.
<suppressed ~7 debug messages>
Optimizing module $paramod$828633d710bc8bca2242b940040732907508ab1f\tile_state_reg.
<suppressed ~7 debug messages>
Optimizing module $paramod$623a667179e0de8eb81ee4f88af0793a6f286027\tile_state_reg.
<suppressed ~7 debug messages>
Optimizing module $paramod$3d093903eae29fb0e5dbbdc07f4901014cb341da\tile_state_reg.
<suppressed ~8 debug messages>
Optimizing module $paramod$2913066e0f47898f9433418043797c5b18506ebc\tile_state_reg.
<suppressed ~7 debug messages>
Optimizing module $paramod$ceb7f285b74fb17a6c0c0a83d72fceb4b79e650e\tile_state_reg.
<suppressed ~7 debug messages>
Optimizing module $paramod$e8d2d7cc46253e1734c198c1d8b013f48647cfe8\tile_state_reg.
<suppressed ~7 debug messages>
Optimizing module $paramod$d680eee4cf58989c6e4e8e1939cb13b6b36a1167\tile_state_reg.
<suppressed ~7 debug messages>
Optimizing module $paramod$68433ff9627f5faf79ff89639a01232f8991fda3\tile_state_reg.
<suppressed ~7 debug messages>
Optimizing module $paramod$68c3ece8019eabc504114791b35d465cd5c56fa8\tile_state_reg.
<suppressed ~7 debug messages>
Optimizing module $paramod$59b621a046a7e8aa355230eec389e9ff32101b6a\tile_state_reg.
<suppressed ~7 debug messages>
Optimizing module $paramod$ac9ddecf57c7a6eef732ace30cdc1eb53d8bbc3d\tile_state_reg.
<suppressed ~8 debug messages>
Optimizing module $paramod$74a5f872d77b5fabc63f63a655eef2f0dfc2beb6\tile_state_reg.
<suppressed ~7 debug messages>
Optimizing module $paramod$ccdfd946b20016cba27c656f5a3c76ab55cdede0\tile_state_reg.
<suppressed ~7 debug messages>
Optimizing module $paramod$e104bda8d679696a711da905e072dabcb350bda2\tile_state_reg.
<suppressed ~7 debug messages>
Optimizing module $paramod$6af0073c9c7ee60cb5599ff4a78529521489d570\tile_state_reg.
<suppressed ~7 debug messages>
Optimizing module $paramod$cf521cce10c8b3ec89be0f50544474776ec2fd4c\tile_state_reg.
<suppressed ~7 debug messages>
Optimizing module $paramod$99799d0bee71d56571ca71fa79f506bfcfa19d2d\tile_state_reg.
<suppressed ~7 debug messages>
Optimizing module $paramod$b5deb40d5ee790b5dd6404b2bfba9fa52593d2e6\tile_state_reg.
<suppressed ~7 debug messages>
Optimizing module vga.
<suppressed ~1 debug messages>
Optimizing module one_hot_to_idx.
Optimizing module is_pixel_in_tile.
Optimizing module $paramod$38cb8d31dbd61ca1b653e2acaac63581a73310c5\tile_state_reg.
<suppressed ~9 debug messages>
Optimizing module my_chip.
<suppressed ~514 debug messages>
Optimizing module toplevel_chip.

3.3. Executing FLATTEN pass (flatten design).
Deleting now unused module $paramod$f71bb0aa3c86af195471899d688780802e59e702\tile_state_reg.
Deleting now unused module $paramod$6944b75cfd6a4ba8cac16e8972e843c946414972\tile_state_reg.
Deleting now unused module $paramod$b826018b3f323c912af1642241473883b9381566\tile_state_reg.
Deleting now unused module $paramod$715996f109a2239f2879a043aa3cbdeb45396639\tile_state_reg.
Deleting now unused module $paramod$90b676dcce173160a17864bc83b48c98ac59810a\tile_state_reg.
Deleting now unused module $paramod$b8c026ab6f339744f0a8e54ac7da5ff7e06e4566\tile_state_reg.
Deleting now unused module $paramod$e90a738894f0a8095dc206ae3e948cca14588fcc\tile_state_reg.
Deleting now unused module $paramod$dfe6d560acf0052439b4178fef83fc7e1d190e11\tile_state_reg.
Deleting now unused module $paramod$25254bcd13f101bee705cfdd59e69e14221bdd6a\tile_state_reg.
Deleting now unused module $paramod$ded43f17fea5e54de39f0b62589c240df6af74ef\tile_state_reg.
Deleting now unused module $paramod$45d0fd71cf9c2e536cbc7af8e29bf59e82d33992\tile_state_reg.
Deleting now unused module $paramod$2b37ea319d5b06f7019602679440e5f920a303f5\tile_state_reg.
Deleting now unused module $paramod$0001ef32a920ab8a3e3a130becac9da2913a0a26\tile_state_reg.
Deleting now unused module $paramod$e24b0f716fa46f061916cac54656220c965aa6ea\tile_state_reg.
Deleting now unused module $paramod$b67c6af17625ecee8c4dc193828c41c63e259a62\tile_state_reg.
Deleting now unused module $paramod$0fea28ffd5a3d268c262cbfea2177bd3c9441b49\tile_state_reg.
Deleting now unused module $paramod$a0a7b5d8a0db922d17c90550411924a893ed1e4a\tile_state_reg.
Deleting now unused module $paramod$4a0826c9f7a17c537c12582e0529bb409dce9a4a\tile_state_reg.
Deleting now unused module $paramod$9337fd8a7826cb883cb602ea08e274eef4752a75\tile_state_reg.
Deleting now unused module $paramod$4eb5ea426c5389d4029a15c9ae52298211a1bdc4\tile_state_reg.
Deleting now unused module $paramod$cdb8f454c539e2c6fc7acce7bcbbc085a51596ac\tile_state_reg.
Deleting now unused module $paramod$d1eb65eec5bb798db1bbcb19f9509d123873c9ac\tile_state_reg.
Deleting now unused module $paramod$ce75be43e32f03cf6b2f427ca802adad436f2e0e\tile_state_reg.
Deleting now unused module $paramod$3472918aa5a029db703314af6bbae4a4719ad35a\tile_state_reg.
Deleting now unused module $paramod$79b130ee8648321d18bfdedbfc387c2c4d99b45d\tile_state_reg.
Deleting now unused module $paramod$ac346544de33327de1e6751af73f62edc47835d3\tile_state_reg.
Deleting now unused module $paramod$ad76b6bcedef626490da58a01e768c71949bda22\tile_state_reg.
Deleting now unused module $paramod$7d9efb5365a6ceec5b3042174a8b53663134a639\tile_state_reg.
Deleting now unused module $paramod$751ebc0bc29150402d5742806a85c85a0cee6248\tile_state_reg.
Deleting now unused module $paramod$43750163e0e910bfe4caea31eaf86e08688420d5\tile_state_reg.
Deleting now unused module $paramod$f3a783bca9f789f283409174a83a1808a941b9ab\tile_state_reg.
Deleting now unused module $paramod$4602ede51be378f13e003a92be758dc829de4232\tile_state_reg.
Deleting now unused module $paramod$5bfc04157e65ff6fb38ff07ca64044086cda1466\tile_state_reg.
Deleting now unused module $paramod$b6d32c7d8e0b5a28c08d13a6203e090dcc649b45\tile_state_reg.
Deleting now unused module $paramod$e800576c3c988d69a18bd0992b73836142cc518c\tile_state_reg.
Deleting now unused module $paramod$d2073ebe7a4ad2e299dc24fd1bf802f45750c7a0\tile_state_reg.
Deleting now unused module $paramod$8a911fed98d0996124d9b6043768d6594854af72\tile_state_reg.
Deleting now unused module $paramod$b1f58cfdb9bfb92f2eee346b48f36dc81bcb8f6d\tile_state_reg.
Deleting now unused module $paramod$6d8f41ea08dc33547477b0995ad71cbbf5b5b2f7\tile_state_reg.
Deleting now unused module $paramod$4a4b678dd74f353b957455fd09871e6f255213d8\tile_state_reg.
Deleting now unused module $paramod$ba7fbc20bdb1e78410c007b124af4cf23232b14b\tile_state_reg.
Deleting now unused module $paramod$ca2a9b0b4f4186866a875bdc4b74a5bdad9cf362\tile_state_reg.
Deleting now unused module $paramod$148dd4cabcda318c3e0d7cd4a2ec78d819439faa\tile_state_reg.
Deleting now unused module $paramod$7d9f73e59f14c273b81d9f4e00838e89d863aadd\tile_state_reg.
Deleting now unused module $paramod$3ee92416c12c780b3daae4d74d0854657f8ca2a6\tile_state_reg.
Deleting now unused module $paramod$828633d710bc8bca2242b940040732907508ab1f\tile_state_reg.
Deleting now unused module $paramod$623a667179e0de8eb81ee4f88af0793a6f286027\tile_state_reg.
Deleting now unused module $paramod$3d093903eae29fb0e5dbbdc07f4901014cb341da\tile_state_reg.
Deleting now unused module $paramod$2913066e0f47898f9433418043797c5b18506ebc\tile_state_reg.
Deleting now unused module $paramod$ceb7f285b74fb17a6c0c0a83d72fceb4b79e650e\tile_state_reg.
Deleting now unused module $paramod$e8d2d7cc46253e1734c198c1d8b013f48647cfe8\tile_state_reg.
Deleting now unused module $paramod$d680eee4cf58989c6e4e8e1939cb13b6b36a1167\tile_state_reg.
Deleting now unused module $paramod$68433ff9627f5faf79ff89639a01232f8991fda3\tile_state_reg.
Deleting now unused module $paramod$68c3ece8019eabc504114791b35d465cd5c56fa8\tile_state_reg.
Deleting now unused module $paramod$59b621a046a7e8aa355230eec389e9ff32101b6a\tile_state_reg.
Deleting now unused module $paramod$ac9ddecf57c7a6eef732ace30cdc1eb53d8bbc3d\tile_state_reg.
Deleting now unused module $paramod$74a5f872d77b5fabc63f63a655eef2f0dfc2beb6\tile_state_reg.
Deleting now unused module $paramod$ccdfd946b20016cba27c656f5a3c76ab55cdede0\tile_state_reg.
Deleting now unused module $paramod$e104bda8d679696a711da905e072dabcb350bda2\tile_state_reg.
Deleting now unused module $paramod$6af0073c9c7ee60cb5599ff4a78529521489d570\tile_state_reg.
Deleting now unused module $paramod$cf521cce10c8b3ec89be0f50544474776ec2fd4c\tile_state_reg.
Deleting now unused module $paramod$99799d0bee71d56571ca71fa79f506bfcfa19d2d\tile_state_reg.
Deleting now unused module $paramod$b5deb40d5ee790b5dd6404b2bfba9fa52593d2e6\tile_state_reg.
Deleting now unused module vga.
Deleting now unused module one_hot_to_idx.
Deleting now unused module is_pixel_in_tile.
Deleting now unused module $paramod$38cb8d31dbd61ca1b653e2acaac63581a73310c5\tile_state_reg.
Deleting now unused module my_chip.
<suppressed ~132 debug messages>

3.4. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_chip.
<suppressed ~6 debug messages>

3.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_chip..
Removed 65 unused cells and 2666 unused wires.
<suppressed ~70 debug messages>

3.6. Executing CHECK pass (checking for obvious problems).
Checking module toplevel_chip...
Warning: Wire toplevel_chip.\io_out [11] is used but has no driver.
Found and reported 1 problems.

3.7. Executing OPT pass (performing simple optimizations).

3.7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_chip.

3.7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel_chip'.
<suppressed ~1761 debug messages>
Removed a total of 587 cells.

3.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \toplevel_chip..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\mchip.\get_col_idx.$procmux$3935.
    dead port 2/2 on $mux $flatten\mchip.\get_col_idx.$procmux$3937.
    dead port 1/2 on $mux $flatten\mchip.\get_col_idx.$procmux$3944.
    dead port 1/2 on $mux $flatten\mchip.\get_col_idx.$procmux$3947.
    dead port 2/2 on $mux $flatten\mchip.\get_col_idx.$procmux$3949.
    dead port 1/2 on $mux $flatten\mchip.\get_col_idx.$procmux$3956.
    dead port 2/2 on $mux $flatten\mchip.\get_col_idx.$procmux$3958.
    dead port 2/2 on $mux $flatten\mchip.\get_col_idx.$procmux$3964.
    dead port 1/2 on $mux $flatten\mchip.\get_row_idx.$procmux$3839.
    dead port 1/2 on $mux $flatten\mchip.\get_row_idx.$procmux$3842.
    dead port 1/2 on $mux $flatten\mchip.\get_row_idx.$procmux$3845.
    dead port 1/2 on $mux $flatten\mchip.\get_row_idx.$procmux$3848.
    dead port 1/2 on $mux $flatten\mchip.\get_row_idx.$procmux$3851.
    dead port 1/2 on $mux $flatten\mchip.\get_row_idx.$procmux$3854.
    dead port 1/2 on $mux $flatten\mchip.\get_row_idx.$procmux$3857.
    dead port 2/2 on $mux $flatten\mchip.\get_row_idx.$procmux$3859.
    dead port 1/2 on $mux $flatten\mchip.\get_row_idx.$procmux$3866.
    dead port 1/2 on $mux $flatten\mchip.\get_row_idx.$procmux$3869.
    dead port 1/2 on $mux $flatten\mchip.\get_row_idx.$procmux$3872.
    dead port 1/2 on $mux $flatten\mchip.\get_row_idx.$procmux$3875.
    dead port 1/2 on $mux $flatten\mchip.\get_row_idx.$procmux$3878.
    dead port 1/2 on $mux $flatten\mchip.\get_row_idx.$procmux$3881.
    dead port 2/2 on $mux $flatten\mchip.\get_row_idx.$procmux$3883.
    dead port 1/2 on $mux $flatten\mchip.\get_row_idx.$procmux$3890.
    dead port 1/2 on $mux $flatten\mchip.\get_row_idx.$procmux$3893.
    dead port 1/2 on $mux $flatten\mchip.\get_row_idx.$procmux$3896.
    dead port 1/2 on $mux $flatten\mchip.\get_row_idx.$procmux$3899.
    dead port 1/2 on $mux $flatten\mchip.\get_row_idx.$procmux$3902.
    dead port 2/2 on $mux $flatten\mchip.\get_row_idx.$procmux$3904.
    dead port 1/2 on $mux $flatten\mchip.\get_row_idx.$procmux$3911.
    dead port 1/2 on $mux $flatten\mchip.\get_row_idx.$procmux$3914.
    dead port 1/2 on $mux $flatten\mchip.\get_row_idx.$procmux$3917.
    dead port 1/2 on $mux $flatten\mchip.\get_row_idx.$procmux$3920.
    dead port 2/2 on $mux $flatten\mchip.\get_row_idx.$procmux$3922.
    dead port 1/2 on $mux $flatten\mchip.\get_row_idx.$procmux$3929.
    dead port 1/2 on $mux $flatten\mchip.\get_row_idx.$procmux$3932.
    dead port 1/2 on $mux $flatten\mchip.\get_row_idx.$procmux$3935.
    dead port 2/2 on $mux $flatten\mchip.\get_row_idx.$procmux$3937.
    dead port 1/2 on $mux $flatten\mchip.\get_row_idx.$procmux$3944.
    dead port 1/2 on $mux $flatten\mchip.\get_row_idx.$procmux$3947.
    dead port 2/2 on $mux $flatten\mchip.\get_row_idx.$procmux$3949.
    dead port 1/2 on $mux $flatten\mchip.\get_row_idx.$procmux$3956.
    dead port 2/2 on $mux $flatten\mchip.\get_row_idx.$procmux$3958.
    dead port 2/2 on $mux $flatten\mchip.\get_row_idx.$procmux$3964.
    dead port 1/2 on $mux $flatten\mchip.\get_col_idx.$procmux$3881.
    dead port 2/2 on $mux $flatten\mchip.\get_col_idx.$procmux$3883.
    dead port 1/2 on $mux $flatten\mchip.\get_col_idx.$procmux$3890.
    dead port 1/2 on $mux $flatten\mchip.\get_col_idx.$procmux$3893.
    dead port 1/2 on $mux $flatten\mchip.\get_col_idx.$procmux$3896.
    dead port 1/2 on $mux $flatten\mchip.\get_col_idx.$procmux$3899.
    dead port 1/2 on $mux $flatten\mchip.\get_col_idx.$procmux$3902.
    dead port 2/2 on $mux $flatten\mchip.$procmux$4005.
    dead port 2/2 on $mux $flatten\mchip.$procmux$4011.
    dead port 2/2 on $mux $flatten\mchip.\get_col_idx.$procmux$3904.
    dead port 1/2 on $mux $flatten\mchip.\get_col_idx.$procmux$3911.
    dead port 1/2 on $mux $flatten\mchip.\get_col_idx.$procmux$3914.
    dead port 1/2 on $mux $flatten\mchip.\get_col_idx.$procmux$3917.
    dead port 1/2 on $mux $flatten\mchip.\get_col_idx.$procmux$3920.
    dead port 2/2 on $mux $flatten\mchip.\get_col_idx.$procmux$3922.
    dead port 1/2 on $mux $flatten\mchip.\get_col_idx.$procmux$3929.
    dead port 1/2 on $mux $flatten\mchip.\get_col_idx.$procmux$3839.
    dead port 1/2 on $mux $flatten\mchip.\get_col_idx.$procmux$3842.
    dead port 1/2 on $mux $flatten\mchip.\get_col_idx.$procmux$3845.
    dead port 1/2 on $mux $flatten\mchip.\get_col_idx.$procmux$3848.
    dead port 1/2 on $mux $flatten\mchip.\get_col_idx.$procmux$3851.
    dead port 1/2 on $mux $flatten\mchip.\get_col_idx.$procmux$3854.
    dead port 1/2 on $mux $flatten\mchip.\get_col_idx.$procmux$3857.
    dead port 2/2 on $mux $flatten\mchip.\get_col_idx.$procmux$3859.
    dead port 1/2 on $mux $flatten\mchip.\get_col_idx.$procmux$3866.
    dead port 1/2 on $mux $flatten\mchip.\get_col_idx.$procmux$3869.
    dead port 1/2 on $mux $flatten\mchip.\get_col_idx.$procmux$3872.
    dead port 1/2 on $mux $flatten\mchip.\get_col_idx.$procmux$3875.
    dead port 1/2 on $mux $flatten\mchip.\get_col_idx.$procmux$3932.
    dead port 1/2 on $mux $flatten\mchip.\get_col_idx.$procmux$3878.
Removed 74 multiplexer ports.
<suppressed ~145 debug messages>

3.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \toplevel_chip.
Performed a total of 0 changes.

3.7.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel_chip'.
Removed a total of 0 cells.

3.7.6. Executing OPT_DFF pass (perform DFF optimizations).

3.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_chip..
Removed 0 unused cells and 661 unused wires.
<suppressed ~1 debug messages>

3.7.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_chip.

3.7.9. Rerunning OPT passes. (Maybe there is more to do..)

3.7.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \toplevel_chip..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~145 debug messages>

3.7.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \toplevel_chip.
Performed a total of 0 changes.

3.7.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel_chip'.
Removed a total of 0 cells.

3.7.13. Executing OPT_DFF pass (perform DFF optimizations).

3.7.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_chip..

3.7.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_chip.

3.7.16. Finished OPT passes. (There is nothing left to do.)

3.8. Executing FSM pass (extract and optimize FSM).

3.8.1. Executing FSM_DETECT pass (finding FSMs in design).

3.8.2. Executing FSM_EXTRACT pass (extracting FSM from design).

3.8.3. Executing FSM_OPT pass (simple optimizations of FSMs).

3.8.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_chip..

3.8.5. Executing FSM_OPT pass (simple optimizations of FSMs).

3.8.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

3.8.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

3.8.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

3.9. Executing OPT pass (performing simple optimizations).

3.9.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_chip.

3.9.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel_chip'.
Removed a total of 0 cells.

3.9.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \toplevel_chip..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~145 debug messages>

3.9.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \toplevel_chip.
Performed a total of 0 changes.

3.9.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel_chip'.
Removed a total of 0 cells.

3.9.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $flatten\mchip.\vga.$procdff$4205 ($dff) from module toplevel_chip (D = $flatten\mchip.\vga.$procmux$3814_Y, Q = \mchip.vga.frame_count, rval = 0).
Adding SRST signal on $flatten\mchip.\vga.$procdff$4204 ($dff) from module toplevel_chip (D = $flatten\mchip.\vga.$procmux$3779_Y, Q = \mchip.vga.frame_end, rval = 1'0).
Adding SRST signal on $flatten\mchip.\vga.$procdff$4203 ($dff) from module toplevel_chip (D = $flatten\mchip.\vga.$add$d12_sjg2_tiny_game_of_life/src/chip.v:356$655_Y [9:0], Q = \mchip.vga.h_idx, rval = 10'0000000000).
Adding SRST signal on $flatten\mchip.\vga.$procdff$4202 ($dff) from module toplevel_chip (D = $flatten\mchip.\vga.$procmux$3821_Y, Q = \mchip.vga.v_idx, rval = 10'0000000000).
Adding EN signal on $auto$ff.cc:266:slice$4230 ($sdff) from module toplevel_chip (D = $flatten\mchip.\vga.$procmux$3819_Y, Q = \mchip.vga.v_idx).
Adding SRST signal on $flatten\mchip.\vga.$procdff$4201 ($dff) from module toplevel_chip (D = $flatten\mchip.\vga.$procmux$3790_Y, Q = \mchip.vga.refresh, rval = 1'0).
Adding SRST signal on $flatten\mchip.\vga.$procdff$4200 ($dff) from module toplevel_chip (D = $flatten\mchip.\vga.$procmux$3829_Y, Q = \mchip.vga.vsync, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$4237 ($sdff) from module toplevel_chip (D = $flatten\mchip.\vga.$procmux$3827_Y, Q = \mchip.vga.vsync).
Adding SRST signal on $flatten\mchip.\vga.$procdff$4199 ($dff) from module toplevel_chip (D = $flatten\mchip.\vga.$procmux$3797_Y, Q = \mchip.vga.hsync, rval = 1'1).
Adding SRST signal on $flatten\mchip.\row_sel[7].col_sel[7].tile_state.$procdff$4198 ($dff) from module toplevel_chip (D = $flatten\mchip.\row_sel[7].col_sel[7].tile_state.$procmux$3751_Y, Q = \mchip.row_sel[7].col_sel[7].tile_state.state_locked, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4240 ($sdff) from module toplevel_chip (D = 1'1, Q = \mchip.row_sel[7].col_sel[7].tile_state.state_locked).
Adding SRST signal on $flatten\mchip.\row_sel[7].col_sel[7].tile_state.$procdff$4197 ($dff) from module toplevel_chip (D = $flatten\mchip.\row_sel[7].col_sel[7].tile_state.$procmux$3774_Y, Q = \mchip.row_sel[7].col_sel[7].tile_state.state, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4242 ($sdff) from module toplevel_chip (D = $flatten\mchip.\row_sel[7].col_sel[7].tile_state.$procmux$3771_Y, Q = \mchip.row_sel[7].col_sel[7].tile_state.state).
Adding SRST signal on $flatten\mchip.\row_sel[7].col_sel[6].tile_state.$procdff$4196 ($dff) from module toplevel_chip (D = $flatten\mchip.\row_sel[7].col_sel[6].tile_state.$procmux$3722_Y, Q = \mchip.row_sel[7].col_sel[6].tile_state.state_locked, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4250 ($sdff) from module toplevel_chip (D = 1'1, Q = \mchip.row_sel[7].col_sel[6].tile_state.state_locked).
Adding SRST signal on $flatten\mchip.\row_sel[7].col_sel[6].tile_state.$procdff$4195 ($dff) from module toplevel_chip (D = $flatten\mchip.\row_sel[7].col_sel[6].tile_state.$procmux$3745_Y, Q = \mchip.row_sel[7].col_sel[6].tile_state.state, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4252 ($sdff) from module toplevel_chip (D = $flatten\mchip.\row_sel[7].col_sel[6].tile_state.$procmux$3742_Y, Q = \mchip.row_sel[7].col_sel[6].tile_state.state).
Adding SRST signal on $flatten\mchip.\row_sel[7].col_sel[5].tile_state.$procdff$4194 ($dff) from module toplevel_chip (D = $flatten\mchip.\row_sel[7].col_sel[5].tile_state.$procmux$3693_Y, Q = \mchip.row_sel[7].col_sel[5].tile_state.state_locked, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4260 ($sdff) from module toplevel_chip (D = 1'1, Q = \mchip.row_sel[7].col_sel[5].tile_state.state_locked).
Adding SRST signal on $flatten\mchip.\row_sel[7].col_sel[5].tile_state.$procdff$4193 ($dff) from module toplevel_chip (D = $flatten\mchip.\row_sel[7].col_sel[5].tile_state.$procmux$3716_Y, Q = \mchip.row_sel[7].col_sel[5].tile_state.state, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4262 ($sdff) from module toplevel_chip (D = $flatten\mchip.\row_sel[7].col_sel[5].tile_state.$procmux$3713_Y, Q = \mchip.row_sel[7].col_sel[5].tile_state.state).
Adding SRST signal on $flatten\mchip.\row_sel[7].col_sel[4].tile_state.$procdff$4192 ($dff) from module toplevel_chip (D = $flatten\mchip.\row_sel[7].col_sel[4].tile_state.$procmux$3664_Y, Q = \mchip.row_sel[7].col_sel[4].tile_state.state_locked, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4270 ($sdff) from module toplevel_chip (D = 1'1, Q = \mchip.row_sel[7].col_sel[4].tile_state.state_locked).
Adding SRST signal on $flatten\mchip.\row_sel[7].col_sel[4].tile_state.$procdff$4191 ($dff) from module toplevel_chip (D = $flatten\mchip.\row_sel[7].col_sel[4].tile_state.$procmux$3687_Y, Q = \mchip.row_sel[7].col_sel[4].tile_state.state, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4272 ($sdff) from module toplevel_chip (D = $flatten\mchip.\row_sel[7].col_sel[4].tile_state.$procmux$3684_Y, Q = \mchip.row_sel[7].col_sel[4].tile_state.state).
Adding SRST signal on $flatten\mchip.\row_sel[7].col_sel[3].tile_state.$procdff$4190 ($dff) from module toplevel_chip (D = $flatten\mchip.\row_sel[7].col_sel[3].tile_state.$procmux$3635_Y, Q = \mchip.row_sel[7].col_sel[3].tile_state.state_locked, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4280 ($sdff) from module toplevel_chip (D = 1'1, Q = \mchip.row_sel[7].col_sel[3].tile_state.state_locked).
Adding SRST signal on $flatten\mchip.\row_sel[7].col_sel[3].tile_state.$procdff$4189 ($dff) from module toplevel_chip (D = $flatten\mchip.\row_sel[7].col_sel[3].tile_state.$procmux$3658_Y, Q = \mchip.row_sel[7].col_sel[3].tile_state.state, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4282 ($sdff) from module toplevel_chip (D = $flatten\mchip.\row_sel[7].col_sel[3].tile_state.$procmux$3655_Y, Q = \mchip.row_sel[7].col_sel[3].tile_state.state).
Adding SRST signal on $flatten\mchip.\row_sel[7].col_sel[2].tile_state.$procdff$4188 ($dff) from module toplevel_chip (D = $flatten\mchip.\row_sel[7].col_sel[2].tile_state.$procmux$3606_Y, Q = \mchip.row_sel[7].col_sel[2].tile_state.state_locked, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4290 ($sdff) from module toplevel_chip (D = 1'1, Q = \mchip.row_sel[7].col_sel[2].tile_state.state_locked).
Adding SRST signal on $flatten\mchip.\row_sel[7].col_sel[2].tile_state.$procdff$4187 ($dff) from module toplevel_chip (D = $flatten\mchip.\row_sel[7].col_sel[2].tile_state.$procmux$3629_Y, Q = \mchip.row_sel[7].col_sel[2].tile_state.state, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4292 ($sdff) from module toplevel_chip (D = $flatten\mchip.\row_sel[7].col_sel[2].tile_state.$procmux$3626_Y, Q = \mchip.row_sel[7].col_sel[2].tile_state.state).
Adding SRST signal on $flatten\mchip.\row_sel[7].col_sel[1].tile_state.$procdff$4186 ($dff) from module toplevel_chip (D = $flatten\mchip.\row_sel[7].col_sel[1].tile_state.$procmux$3577_Y, Q = \mchip.row_sel[7].col_sel[1].tile_state.state_locked, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4300 ($sdff) from module toplevel_chip (D = 1'1, Q = \mchip.row_sel[7].col_sel[1].tile_state.state_locked).
Adding SRST signal on $flatten\mchip.\row_sel[7].col_sel[1].tile_state.$procdff$4185 ($dff) from module toplevel_chip (D = $flatten\mchip.\row_sel[7].col_sel[1].tile_state.$procmux$3600_Y, Q = \mchip.row_sel[7].col_sel[1].tile_state.state, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4302 ($sdff) from module toplevel_chip (D = $flatten\mchip.\row_sel[7].col_sel[1].tile_state.$procmux$3597_Y, Q = \mchip.row_sel[7].col_sel[1].tile_state.state).
Adding SRST signal on $flatten\mchip.\row_sel[7].col_sel[0].tile_state.$procdff$4184 ($dff) from module toplevel_chip (D = $flatten\mchip.\row_sel[7].col_sel[0].tile_state.$procmux$3548_Y, Q = \mchip.row_sel[7].col_sel[0].tile_state.state_locked, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4310 ($sdff) from module toplevel_chip (D = 1'1, Q = \mchip.row_sel[7].col_sel[0].tile_state.state_locked).
Adding SRST signal on $flatten\mchip.\row_sel[7].col_sel[0].tile_state.$procdff$4183 ($dff) from module toplevel_chip (D = $flatten\mchip.\row_sel[7].col_sel[0].tile_state.$procmux$3571_Y, Q = \mchip.row_sel[7].col_sel[0].tile_state.state, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4312 ($sdff) from module toplevel_chip (D = $flatten\mchip.\row_sel[7].col_sel[0].tile_state.$procmux$3568_Y, Q = \mchip.row_sel[7].col_sel[0].tile_state.state).
Adding SRST signal on $flatten\mchip.\row_sel[6].col_sel[7].tile_state.$procdff$4182 ($dff) from module toplevel_chip (D = $flatten\mchip.\row_sel[6].col_sel[7].tile_state.$procmux$3519_Y, Q = \mchip.row_sel[6].col_sel[7].tile_state.state_locked, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4320 ($sdff) from module toplevel_chip (D = 1'1, Q = \mchip.row_sel[6].col_sel[7].tile_state.state_locked).
Adding SRST signal on $flatten\mchip.\row_sel[6].col_sel[7].tile_state.$procdff$4181 ($dff) from module toplevel_chip (D = $flatten\mchip.\row_sel[6].col_sel[7].tile_state.$procmux$3542_Y, Q = \mchip.row_sel[6].col_sel[7].tile_state.state, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4322 ($sdff) from module toplevel_chip (D = $flatten\mchip.\row_sel[6].col_sel[7].tile_state.$procmux$3539_Y, Q = \mchip.row_sel[6].col_sel[7].tile_state.state).
Adding SRST signal on $flatten\mchip.\row_sel[6].col_sel[6].tile_state.$procdff$4180 ($dff) from module toplevel_chip (D = $flatten\mchip.\row_sel[6].col_sel[6].tile_state.$procmux$3490_Y, Q = \mchip.row_sel[6].col_sel[6].tile_state.state_locked, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4330 ($sdff) from module toplevel_chip (D = 1'1, Q = \mchip.row_sel[6].col_sel[6].tile_state.state_locked).
Adding SRST signal on $flatten\mchip.\row_sel[6].col_sel[6].tile_state.$procdff$4179 ($dff) from module toplevel_chip (D = $flatten\mchip.\row_sel[6].col_sel[6].tile_state.$procmux$3513_Y, Q = \mchip.row_sel[6].col_sel[6].tile_state.state, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4332 ($sdff) from module toplevel_chip (D = $flatten\mchip.\row_sel[6].col_sel[6].tile_state.$procmux$3510_Y, Q = \mchip.row_sel[6].col_sel[6].tile_state.state).
Adding SRST signal on $flatten\mchip.\row_sel[6].col_sel[5].tile_state.$procdff$4178 ($dff) from module toplevel_chip (D = $flatten\mchip.\row_sel[6].col_sel[5].tile_state.$procmux$3461_Y, Q = \mchip.row_sel[6].col_sel[5].tile_state.state_locked, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4340 ($sdff) from module toplevel_chip (D = 1'1, Q = \mchip.row_sel[6].col_sel[5].tile_state.state_locked).
Adding SRST signal on $flatten\mchip.\row_sel[6].col_sel[5].tile_state.$procdff$4177 ($dff) from module toplevel_chip (D = $flatten\mchip.\row_sel[6].col_sel[5].tile_state.$procmux$3484_Y, Q = \mchip.row_sel[6].col_sel[5].tile_state.state, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4342 ($sdff) from module toplevel_chip (D = $flatten\mchip.\row_sel[6].col_sel[5].tile_state.$procmux$3481_Y, Q = \mchip.row_sel[6].col_sel[5].tile_state.state).
Adding SRST signal on $flatten\mchip.\row_sel[6].col_sel[4].tile_state.$procdff$4176 ($dff) from module toplevel_chip (D = $flatten\mchip.\row_sel[6].col_sel[4].tile_state.$procmux$3432_Y, Q = \mchip.row_sel[6].col_sel[4].tile_state.state_locked, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4350 ($sdff) from module toplevel_chip (D = 1'1, Q = \mchip.row_sel[6].col_sel[4].tile_state.state_locked).
Adding SRST signal on $flatten\mchip.\row_sel[6].col_sel[4].tile_state.$procdff$4175 ($dff) from module toplevel_chip (D = $flatten\mchip.\row_sel[6].col_sel[4].tile_state.$procmux$3455_Y, Q = \mchip.row_sel[6].col_sel[4].tile_state.state, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4352 ($sdff) from module toplevel_chip (D = $flatten\mchip.\row_sel[6].col_sel[4].tile_state.$procmux$3452_Y, Q = \mchip.row_sel[6].col_sel[4].tile_state.state).
Adding SRST signal on $flatten\mchip.\row_sel[6].col_sel[3].tile_state.$procdff$4174 ($dff) from module toplevel_chip (D = $flatten\mchip.\row_sel[6].col_sel[3].tile_state.$procmux$3403_Y, Q = \mchip.row_sel[6].col_sel[3].tile_state.state_locked, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4360 ($sdff) from module toplevel_chip (D = 1'1, Q = \mchip.row_sel[6].col_sel[3].tile_state.state_locked).
Adding SRST signal on $flatten\mchip.\row_sel[6].col_sel[3].tile_state.$procdff$4173 ($dff) from module toplevel_chip (D = $flatten\mchip.\row_sel[6].col_sel[3].tile_state.$procmux$3426_Y, Q = \mchip.row_sel[6].col_sel[3].tile_state.state, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4362 ($sdff) from module toplevel_chip (D = $flatten\mchip.\row_sel[6].col_sel[3].tile_state.$procmux$3423_Y, Q = \mchip.row_sel[6].col_sel[3].tile_state.state).
Adding SRST signal on $flatten\mchip.\row_sel[6].col_sel[2].tile_state.$procdff$4172 ($dff) from module toplevel_chip (D = $flatten\mchip.\row_sel[6].col_sel[2].tile_state.$procmux$3374_Y, Q = \mchip.row_sel[6].col_sel[2].tile_state.state_locked, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4370 ($sdff) from module toplevel_chip (D = 1'1, Q = \mchip.row_sel[6].col_sel[2].tile_state.state_locked).
Adding SRST signal on $flatten\mchip.\row_sel[6].col_sel[2].tile_state.$procdff$4171 ($dff) from module toplevel_chip (D = $flatten\mchip.\row_sel[6].col_sel[2].tile_state.$procmux$3397_Y, Q = \mchip.row_sel[6].col_sel[2].tile_state.state, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4372 ($sdff) from module toplevel_chip (D = $flatten\mchip.\row_sel[6].col_sel[2].tile_state.$procmux$3394_Y, Q = \mchip.row_sel[6].col_sel[2].tile_state.state).
Adding SRST signal on $flatten\mchip.\row_sel[6].col_sel[1].tile_state.$procdff$4170 ($dff) from module toplevel_chip (D = $flatten\mchip.\row_sel[6].col_sel[1].tile_state.$procmux$3345_Y, Q = \mchip.row_sel[6].col_sel[1].tile_state.state_locked, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4380 ($sdff) from module toplevel_chip (D = 1'1, Q = \mchip.row_sel[6].col_sel[1].tile_state.state_locked).
Adding SRST signal on $flatten\mchip.\row_sel[6].col_sel[1].tile_state.$procdff$4169 ($dff) from module toplevel_chip (D = $flatten\mchip.\row_sel[6].col_sel[1].tile_state.$procmux$3368_Y, Q = \mchip.row_sel[6].col_sel[1].tile_state.state, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4382 ($sdff) from module toplevel_chip (D = $flatten\mchip.\row_sel[6].col_sel[1].tile_state.$procmux$3365_Y, Q = \mchip.row_sel[6].col_sel[1].tile_state.state).
Adding SRST signal on $flatten\mchip.\row_sel[6].col_sel[0].tile_state.$procdff$4168 ($dff) from module toplevel_chip (D = $flatten\mchip.\row_sel[6].col_sel[0].tile_state.$procmux$3316_Y, Q = \mchip.row_sel[6].col_sel[0].tile_state.state_locked, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4390 ($sdff) from module toplevel_chip (D = 1'1, Q = \mchip.row_sel[6].col_sel[0].tile_state.state_locked).
Adding SRST signal on $flatten\mchip.\row_sel[6].col_sel[0].tile_state.$procdff$4167 ($dff) from module toplevel_chip (D = $flatten\mchip.\row_sel[6].col_sel[0].tile_state.$procmux$3339_Y, Q = \mchip.row_sel[6].col_sel[0].tile_state.state, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4392 ($sdff) from module toplevel_chip (D = $flatten\mchip.\row_sel[6].col_sel[0].tile_state.$procmux$3336_Y, Q = \mchip.row_sel[6].col_sel[0].tile_state.state).
Adding SRST signal on $flatten\mchip.\row_sel[5].col_sel[7].tile_state.$procdff$4166 ($dff) from module toplevel_chip (D = $flatten\mchip.\row_sel[5].col_sel[7].tile_state.$procmux$3287_Y, Q = \mchip.row_sel[5].col_sel[7].tile_state.state_locked, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4400 ($sdff) from module toplevel_chip (D = 1'1, Q = \mchip.row_sel[5].col_sel[7].tile_state.state_locked).
Adding SRST signal on $flatten\mchip.\row_sel[5].col_sel[7].tile_state.$procdff$4165 ($dff) from module toplevel_chip (D = $flatten\mchip.\row_sel[5].col_sel[7].tile_state.$procmux$3310_Y, Q = \mchip.row_sel[5].col_sel[7].tile_state.state, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4402 ($sdff) from module toplevel_chip (D = $flatten\mchip.\row_sel[5].col_sel[7].tile_state.$procmux$3307_Y, Q = \mchip.row_sel[5].col_sel[7].tile_state.state).
Adding SRST signal on $flatten\mchip.\row_sel[5].col_sel[6].tile_state.$procdff$4164 ($dff) from module toplevel_chip (D = $flatten\mchip.\row_sel[5].col_sel[6].tile_state.$procmux$3258_Y, Q = \mchip.row_sel[5].col_sel[6].tile_state.state_locked, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4410 ($sdff) from module toplevel_chip (D = 1'1, Q = \mchip.row_sel[5].col_sel[6].tile_state.state_locked).
Adding SRST signal on $flatten\mchip.\row_sel[5].col_sel[6].tile_state.$procdff$4163 ($dff) from module toplevel_chip (D = $flatten\mchip.\row_sel[5].col_sel[6].tile_state.$procmux$3281_Y, Q = \mchip.row_sel[5].col_sel[6].tile_state.state, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4412 ($sdff) from module toplevel_chip (D = $flatten\mchip.\row_sel[5].col_sel[6].tile_state.$procmux$3278_Y, Q = \mchip.row_sel[5].col_sel[6].tile_state.state).
Adding SRST signal on $flatten\mchip.\row_sel[5].col_sel[5].tile_state.$procdff$4162 ($dff) from module toplevel_chip (D = $flatten\mchip.\row_sel[5].col_sel[5].tile_state.$procmux$3229_Y, Q = \mchip.row_sel[5].col_sel[5].tile_state.state_locked, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4420 ($sdff) from module toplevel_chip (D = 1'1, Q = \mchip.row_sel[5].col_sel[5].tile_state.state_locked).
Adding SRST signal on $flatten\mchip.\row_sel[5].col_sel[5].tile_state.$procdff$4161 ($dff) from module toplevel_chip (D = $flatten\mchip.\row_sel[5].col_sel[5].tile_state.$procmux$3252_Y, Q = \mchip.row_sel[5].col_sel[5].tile_state.state, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4422 ($sdff) from module toplevel_chip (D = $flatten\mchip.\row_sel[5].col_sel[5].tile_state.$procmux$3249_Y, Q = \mchip.row_sel[5].col_sel[5].tile_state.state).
Adding SRST signal on $flatten\mchip.\row_sel[5].col_sel[4].tile_state.$procdff$4160 ($dff) from module toplevel_chip (D = $flatten\mchip.\row_sel[5].col_sel[4].tile_state.$procmux$3200_Y, Q = \mchip.row_sel[5].col_sel[4].tile_state.state_locked, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4430 ($sdff) from module toplevel_chip (D = 1'1, Q = \mchip.row_sel[5].col_sel[4].tile_state.state_locked).
Adding SRST signal on $flatten\mchip.\row_sel[5].col_sel[4].tile_state.$procdff$4159 ($dff) from module toplevel_chip (D = $flatten\mchip.\row_sel[5].col_sel[4].tile_state.$procmux$3223_Y, Q = \mchip.row_sel[5].col_sel[4].tile_state.state, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4432 ($sdff) from module toplevel_chip (D = $flatten\mchip.\row_sel[5].col_sel[4].tile_state.$procmux$3220_Y, Q = \mchip.row_sel[5].col_sel[4].tile_state.state).
Adding SRST signal on $flatten\mchip.\row_sel[5].col_sel[3].tile_state.$procdff$4158 ($dff) from module toplevel_chip (D = $flatten\mchip.\row_sel[5].col_sel[3].tile_state.$procmux$3171_Y, Q = \mchip.row_sel[5].col_sel[3].tile_state.state_locked, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4440 ($sdff) from module toplevel_chip (D = 1'1, Q = \mchip.row_sel[5].col_sel[3].tile_state.state_locked).
Adding SRST signal on $flatten\mchip.\row_sel[5].col_sel[3].tile_state.$procdff$4157 ($dff) from module toplevel_chip (D = $flatten\mchip.\row_sel[5].col_sel[3].tile_state.$procmux$3194_Y, Q = \mchip.row_sel[5].col_sel[3].tile_state.state, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4442 ($sdff) from module toplevel_chip (D = $flatten\mchip.\row_sel[5].col_sel[3].tile_state.$procmux$3191_Y, Q = \mchip.row_sel[5].col_sel[3].tile_state.state).
Adding SRST signal on $flatten\mchip.\row_sel[5].col_sel[2].tile_state.$procdff$4156 ($dff) from module toplevel_chip (D = $flatten\mchip.\row_sel[5].col_sel[2].tile_state.$procmux$3142_Y, Q = \mchip.row_sel[5].col_sel[2].tile_state.state_locked, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4450 ($sdff) from module toplevel_chip (D = 1'1, Q = \mchip.row_sel[5].col_sel[2].tile_state.state_locked).
Adding SRST signal on $flatten\mchip.\row_sel[5].col_sel[2].tile_state.$procdff$4155 ($dff) from module toplevel_chip (D = $flatten\mchip.\row_sel[5].col_sel[2].tile_state.$procmux$3165_Y, Q = \mchip.row_sel[5].col_sel[2].tile_state.state, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4452 ($sdff) from module toplevel_chip (D = $flatten\mchip.\row_sel[5].col_sel[2].tile_state.$procmux$3162_Y, Q = \mchip.row_sel[5].col_sel[2].tile_state.state).
Adding SRST signal on $flatten\mchip.\row_sel[5].col_sel[1].tile_state.$procdff$4154 ($dff) from module toplevel_chip (D = $flatten\mchip.\row_sel[5].col_sel[1].tile_state.$procmux$3113_Y, Q = \mchip.row_sel[5].col_sel[1].tile_state.state_locked, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4460 ($sdff) from module toplevel_chip (D = 1'1, Q = \mchip.row_sel[5].col_sel[1].tile_state.state_locked).
Adding SRST signal on $flatten\mchip.\row_sel[5].col_sel[1].tile_state.$procdff$4153 ($dff) from module toplevel_chip (D = $flatten\mchip.\row_sel[5].col_sel[1].tile_state.$procmux$3136_Y, Q = \mchip.row_sel[5].col_sel[1].tile_state.state, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4462 ($sdff) from module toplevel_chip (D = $flatten\mchip.\row_sel[5].col_sel[1].tile_state.$procmux$3133_Y, Q = \mchip.row_sel[5].col_sel[1].tile_state.state).
Adding SRST signal on $flatten\mchip.\row_sel[5].col_sel[0].tile_state.$procdff$4152 ($dff) from module toplevel_chip (D = $flatten\mchip.\row_sel[5].col_sel[0].tile_state.$procmux$3084_Y, Q = \mchip.row_sel[5].col_sel[0].tile_state.state_locked, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4470 ($sdff) from module toplevel_chip (D = 1'1, Q = \mchip.row_sel[5].col_sel[0].tile_state.state_locked).
Adding SRST signal on $flatten\mchip.\row_sel[5].col_sel[0].tile_state.$procdff$4151 ($dff) from module toplevel_chip (D = $flatten\mchip.\row_sel[5].col_sel[0].tile_state.$procmux$3107_Y, Q = \mchip.row_sel[5].col_sel[0].tile_state.state, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4472 ($sdff) from module toplevel_chip (D = $flatten\mchip.\row_sel[5].col_sel[0].tile_state.$procmux$3104_Y, Q = \mchip.row_sel[5].col_sel[0].tile_state.state).
Adding SRST signal on $flatten\mchip.\row_sel[4].col_sel[7].tile_state.$procdff$4150 ($dff) from module toplevel_chip (D = $flatten\mchip.\row_sel[4].col_sel[7].tile_state.$procmux$3055_Y, Q = \mchip.row_sel[4].col_sel[7].tile_state.state_locked, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4480 ($sdff) from module toplevel_chip (D = 1'1, Q = \mchip.row_sel[4].col_sel[7].tile_state.state_locked).
Adding SRST signal on $flatten\mchip.\row_sel[4].col_sel[7].tile_state.$procdff$4149 ($dff) from module toplevel_chip (D = $flatten\mchip.\row_sel[4].col_sel[7].tile_state.$procmux$3078_Y, Q = \mchip.row_sel[4].col_sel[7].tile_state.state, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4482 ($sdff) from module toplevel_chip (D = $flatten\mchip.\row_sel[4].col_sel[7].tile_state.$procmux$3075_Y, Q = \mchip.row_sel[4].col_sel[7].tile_state.state).
Adding SRST signal on $flatten\mchip.\row_sel[4].col_sel[6].tile_state.$procdff$4148 ($dff) from module toplevel_chip (D = $flatten\mchip.\row_sel[4].col_sel[6].tile_state.$procmux$3026_Y, Q = \mchip.row_sel[4].col_sel[6].tile_state.state_locked, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4490 ($sdff) from module toplevel_chip (D = 1'1, Q = \mchip.row_sel[4].col_sel[6].tile_state.state_locked).
Adding SRST signal on $flatten\mchip.\row_sel[4].col_sel[6].tile_state.$procdff$4147 ($dff) from module toplevel_chip (D = $flatten\mchip.\row_sel[4].col_sel[6].tile_state.$procmux$3049_Y, Q = \mchip.row_sel[4].col_sel[6].tile_state.state, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4492 ($sdff) from module toplevel_chip (D = $flatten\mchip.\row_sel[4].col_sel[6].tile_state.$procmux$3046_Y, Q = \mchip.row_sel[4].col_sel[6].tile_state.state).
Adding SRST signal on $flatten\mchip.\row_sel[4].col_sel[5].tile_state.$procdff$4146 ($dff) from module toplevel_chip (D = $flatten\mchip.\row_sel[4].col_sel[5].tile_state.$procmux$2997_Y, Q = \mchip.row_sel[4].col_sel[5].tile_state.state_locked, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4500 ($sdff) from module toplevel_chip (D = 1'1, Q = \mchip.row_sel[4].col_sel[5].tile_state.state_locked).
Adding SRST signal on $flatten\mchip.\row_sel[4].col_sel[5].tile_state.$procdff$4145 ($dff) from module toplevel_chip (D = $flatten\mchip.\row_sel[4].col_sel[5].tile_state.$procmux$3020_Y, Q = \mchip.row_sel[4].col_sel[5].tile_state.state, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4502 ($sdff) from module toplevel_chip (D = $flatten\mchip.\row_sel[4].col_sel[5].tile_state.$procmux$3017_Y, Q = \mchip.row_sel[4].col_sel[5].tile_state.state).
Adding SRST signal on $flatten\mchip.\row_sel[4].col_sel[4].tile_state.$procdff$4144 ($dff) from module toplevel_chip (D = $flatten\mchip.\row_sel[4].col_sel[4].tile_state.$procmux$2968_Y, Q = \mchip.row_sel[4].col_sel[4].tile_state.state_locked, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4510 ($sdff) from module toplevel_chip (D = 1'1, Q = \mchip.row_sel[4].col_sel[4].tile_state.state_locked).
Adding SRST signal on $flatten\mchip.\row_sel[4].col_sel[4].tile_state.$procdff$4143 ($dff) from module toplevel_chip (D = $flatten\mchip.\row_sel[4].col_sel[4].tile_state.$procmux$2991_Y, Q = \mchip.row_sel[4].col_sel[4].tile_state.state, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4512 ($sdff) from module toplevel_chip (D = $flatten\mchip.\row_sel[4].col_sel[4].tile_state.$procmux$2988_Y, Q = \mchip.row_sel[4].col_sel[4].tile_state.state).
Adding SRST signal on $flatten\mchip.\row_sel[4].col_sel[3].tile_state.$procdff$4142 ($dff) from module toplevel_chip (D = $flatten\mchip.\row_sel[4].col_sel[3].tile_state.$procmux$2939_Y, Q = \mchip.row_sel[4].col_sel[3].tile_state.state_locked, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4520 ($sdff) from module toplevel_chip (D = 1'1, Q = \mchip.row_sel[4].col_sel[3].tile_state.state_locked).
Adding SRST signal on $flatten\mchip.\row_sel[4].col_sel[3].tile_state.$procdff$4141 ($dff) from module toplevel_chip (D = $flatten\mchip.\row_sel[4].col_sel[3].tile_state.$procmux$2962_Y, Q = \mchip.row_sel[4].col_sel[3].tile_state.state, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4522 ($sdff) from module toplevel_chip (D = $flatten\mchip.\row_sel[4].col_sel[3].tile_state.$procmux$2959_Y, Q = \mchip.row_sel[4].col_sel[3].tile_state.state).
Adding SRST signal on $flatten\mchip.\row_sel[4].col_sel[2].tile_state.$procdff$4140 ($dff) from module toplevel_chip (D = $flatten\mchip.\row_sel[4].col_sel[2].tile_state.$procmux$2910_Y, Q = \mchip.row_sel[4].col_sel[2].tile_state.state_locked, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4530 ($sdff) from module toplevel_chip (D = 1'1, Q = \mchip.row_sel[4].col_sel[2].tile_state.state_locked).
Adding SRST signal on $flatten\mchip.\row_sel[4].col_sel[2].tile_state.$procdff$4139 ($dff) from module toplevel_chip (D = $flatten\mchip.\row_sel[4].col_sel[2].tile_state.$procmux$2933_Y, Q = \mchip.row_sel[4].col_sel[2].tile_state.state, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4532 ($sdff) from module toplevel_chip (D = $flatten\mchip.\row_sel[4].col_sel[2].tile_state.$procmux$2930_Y, Q = \mchip.row_sel[4].col_sel[2].tile_state.state).
Adding SRST signal on $flatten\mchip.\row_sel[4].col_sel[1].tile_state.$procdff$4138 ($dff) from module toplevel_chip (D = $flatten\mchip.\row_sel[4].col_sel[1].tile_state.$procmux$2881_Y, Q = \mchip.row_sel[4].col_sel[1].tile_state.state_locked, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4540 ($sdff) from module toplevel_chip (D = 1'1, Q = \mchip.row_sel[4].col_sel[1].tile_state.state_locked).
Adding SRST signal on $flatten\mchip.\row_sel[4].col_sel[1].tile_state.$procdff$4137 ($dff) from module toplevel_chip (D = $flatten\mchip.\row_sel[4].col_sel[1].tile_state.$procmux$2904_Y, Q = \mchip.row_sel[4].col_sel[1].tile_state.state, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4542 ($sdff) from module toplevel_chip (D = $flatten\mchip.\row_sel[4].col_sel[1].tile_state.$procmux$2901_Y, Q = \mchip.row_sel[4].col_sel[1].tile_state.state).
Adding SRST signal on $flatten\mchip.\row_sel[4].col_sel[0].tile_state.$procdff$4136 ($dff) from module toplevel_chip (D = $flatten\mchip.\row_sel[4].col_sel[0].tile_state.$procmux$2852_Y, Q = \mchip.row_sel[4].col_sel[0].tile_state.state_locked, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4550 ($sdff) from module toplevel_chip (D = 1'1, Q = \mchip.row_sel[4].col_sel[0].tile_state.state_locked).
Adding SRST signal on $flatten\mchip.\row_sel[4].col_sel[0].tile_state.$procdff$4135 ($dff) from module toplevel_chip (D = $flatten\mchip.\row_sel[4].col_sel[0].tile_state.$procmux$2875_Y, Q = \mchip.row_sel[4].col_sel[0].tile_state.state, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4552 ($sdff) from module toplevel_chip (D = $flatten\mchip.\row_sel[4].col_sel[0].tile_state.$procmux$2872_Y, Q = \mchip.row_sel[4].col_sel[0].tile_state.state).
Adding SRST signal on $flatten\mchip.\row_sel[3].col_sel[7].tile_state.$procdff$4134 ($dff) from module toplevel_chip (D = $flatten\mchip.\row_sel[3].col_sel[7].tile_state.$procmux$2823_Y, Q = \mchip.row_sel[3].col_sel[7].tile_state.state_locked, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4560 ($sdff) from module toplevel_chip (D = 1'1, Q = \mchip.row_sel[3].col_sel[7].tile_state.state_locked).
Adding SRST signal on $flatten\mchip.\row_sel[3].col_sel[7].tile_state.$procdff$4133 ($dff) from module toplevel_chip (D = $flatten\mchip.\row_sel[3].col_sel[7].tile_state.$procmux$2846_Y, Q = \mchip.row_sel[3].col_sel[7].tile_state.state, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4562 ($sdff) from module toplevel_chip (D = $flatten\mchip.\row_sel[3].col_sel[7].tile_state.$procmux$2843_Y, Q = \mchip.row_sel[3].col_sel[7].tile_state.state).
Adding SRST signal on $flatten\mchip.\row_sel[3].col_sel[6].tile_state.$procdff$4132 ($dff) from module toplevel_chip (D = $flatten\mchip.\row_sel[3].col_sel[6].tile_state.$procmux$2794_Y, Q = \mchip.row_sel[3].col_sel[6].tile_state.state_locked, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4570 ($sdff) from module toplevel_chip (D = 1'1, Q = \mchip.row_sel[3].col_sel[6].tile_state.state_locked).
Adding SRST signal on $flatten\mchip.\row_sel[3].col_sel[6].tile_state.$procdff$4131 ($dff) from module toplevel_chip (D = $flatten\mchip.\row_sel[3].col_sel[6].tile_state.$procmux$2817_Y, Q = \mchip.row_sel[3].col_sel[6].tile_state.state, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4572 ($sdff) from module toplevel_chip (D = $flatten\mchip.\row_sel[3].col_sel[6].tile_state.$procmux$2814_Y, Q = \mchip.row_sel[3].col_sel[6].tile_state.state).
Adding SRST signal on $flatten\mchip.\row_sel[3].col_sel[5].tile_state.$procdff$4130 ($dff) from module toplevel_chip (D = $flatten\mchip.\row_sel[3].col_sel[5].tile_state.$procmux$2765_Y, Q = \mchip.row_sel[3].col_sel[5].tile_state.state_locked, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4580 ($sdff) from module toplevel_chip (D = 1'1, Q = \mchip.row_sel[3].col_sel[5].tile_state.state_locked).
Adding SRST signal on $flatten\mchip.\row_sel[3].col_sel[5].tile_state.$procdff$4129 ($dff) from module toplevel_chip (D = $flatten\mchip.\row_sel[3].col_sel[5].tile_state.$procmux$2788_Y, Q = \mchip.row_sel[3].col_sel[5].tile_state.state, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4582 ($sdff) from module toplevel_chip (D = $flatten\mchip.\row_sel[3].col_sel[5].tile_state.$procmux$2785_Y, Q = \mchip.row_sel[3].col_sel[5].tile_state.state).
Adding SRST signal on $flatten\mchip.\row_sel[3].col_sel[4].tile_state.$procdff$4128 ($dff) from module toplevel_chip (D = $flatten\mchip.\row_sel[3].col_sel[4].tile_state.$procmux$2736_Y, Q = \mchip.row_sel[3].col_sel[4].tile_state.state_locked, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4590 ($sdff) from module toplevel_chip (D = 1'1, Q = \mchip.row_sel[3].col_sel[4].tile_state.state_locked).
Adding SRST signal on $flatten\mchip.\row_sel[3].col_sel[4].tile_state.$procdff$4127 ($dff) from module toplevel_chip (D = $flatten\mchip.\row_sel[3].col_sel[4].tile_state.$procmux$2759_Y, Q = \mchip.row_sel[3].col_sel[4].tile_state.state, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4592 ($sdff) from module toplevel_chip (D = $flatten\mchip.\row_sel[3].col_sel[4].tile_state.$procmux$2756_Y, Q = \mchip.row_sel[3].col_sel[4].tile_state.state).
Adding SRST signal on $flatten\mchip.\row_sel[3].col_sel[3].tile_state.$procdff$4126 ($dff) from module toplevel_chip (D = $flatten\mchip.\row_sel[3].col_sel[3].tile_state.$procmux$2707_Y, Q = \mchip.row_sel[3].col_sel[3].tile_state.state_locked, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4600 ($sdff) from module toplevel_chip (D = 1'1, Q = \mchip.row_sel[3].col_sel[3].tile_state.state_locked).
Adding SRST signal on $flatten\mchip.\row_sel[3].col_sel[3].tile_state.$procdff$4125 ($dff) from module toplevel_chip (D = $flatten\mchip.\row_sel[3].col_sel[3].tile_state.$procmux$2730_Y, Q = \mchip.row_sel[3].col_sel[3].tile_state.state, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4602 ($sdff) from module toplevel_chip (D = $flatten\mchip.\row_sel[3].col_sel[3].tile_state.$procmux$2727_Y, Q = \mchip.row_sel[3].col_sel[3].tile_state.state).
Adding SRST signal on $flatten\mchip.\row_sel[3].col_sel[2].tile_state.$procdff$4124 ($dff) from module toplevel_chip (D = $flatten\mchip.\row_sel[3].col_sel[2].tile_state.$procmux$2678_Y, Q = \mchip.row_sel[3].col_sel[2].tile_state.state_locked, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4610 ($sdff) from module toplevel_chip (D = 1'1, Q = \mchip.row_sel[3].col_sel[2].tile_state.state_locked).
Adding SRST signal on $flatten\mchip.\row_sel[3].col_sel[2].tile_state.$procdff$4123 ($dff) from module toplevel_chip (D = $flatten\mchip.\row_sel[3].col_sel[2].tile_state.$procmux$2701_Y, Q = \mchip.row_sel[3].col_sel[2].tile_state.state, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4612 ($sdff) from module toplevel_chip (D = $flatten\mchip.\row_sel[3].col_sel[2].tile_state.$procmux$2698_Y, Q = \mchip.row_sel[3].col_sel[2].tile_state.state).
Adding SRST signal on $flatten\mchip.\row_sel[3].col_sel[1].tile_state.$procdff$4122 ($dff) from module toplevel_chip (D = $flatten\mchip.\row_sel[3].col_sel[1].tile_state.$procmux$2649_Y, Q = \mchip.row_sel[3].col_sel[1].tile_state.state_locked, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4620 ($sdff) from module toplevel_chip (D = 1'1, Q = \mchip.row_sel[3].col_sel[1].tile_state.state_locked).
Adding SRST signal on $flatten\mchip.\row_sel[3].col_sel[1].tile_state.$procdff$4121 ($dff) from module toplevel_chip (D = $flatten\mchip.\row_sel[3].col_sel[1].tile_state.$procmux$2672_Y, Q = \mchip.row_sel[3].col_sel[1].tile_state.state, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4622 ($sdff) from module toplevel_chip (D = $flatten\mchip.\row_sel[3].col_sel[1].tile_state.$procmux$2669_Y, Q = \mchip.row_sel[3].col_sel[1].tile_state.state).
Adding SRST signal on $flatten\mchip.\row_sel[3].col_sel[0].tile_state.$procdff$4120 ($dff) from module toplevel_chip (D = $flatten\mchip.\row_sel[3].col_sel[0].tile_state.$procmux$2620_Y, Q = \mchip.row_sel[3].col_sel[0].tile_state.state_locked, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4630 ($sdff) from module toplevel_chip (D = 1'1, Q = \mchip.row_sel[3].col_sel[0].tile_state.state_locked).
Adding SRST signal on $flatten\mchip.\row_sel[3].col_sel[0].tile_state.$procdff$4119 ($dff) from module toplevel_chip (D = $flatten\mchip.\row_sel[3].col_sel[0].tile_state.$procmux$2643_Y, Q = \mchip.row_sel[3].col_sel[0].tile_state.state, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4632 ($sdff) from module toplevel_chip (D = $flatten\mchip.\row_sel[3].col_sel[0].tile_state.$procmux$2640_Y, Q = \mchip.row_sel[3].col_sel[0].tile_state.state).
Adding SRST signal on $flatten\mchip.\row_sel[2].col_sel[7].tile_state.$procdff$4118 ($dff) from module toplevel_chip (D = $flatten\mchip.\row_sel[2].col_sel[7].tile_state.$procmux$2591_Y, Q = \mchip.row_sel[2].col_sel[7].tile_state.state_locked, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4640 ($sdff) from module toplevel_chip (D = 1'1, Q = \mchip.row_sel[2].col_sel[7].tile_state.state_locked).
Adding SRST signal on $flatten\mchip.\row_sel[2].col_sel[7].tile_state.$procdff$4117 ($dff) from module toplevel_chip (D = $flatten\mchip.\row_sel[2].col_sel[7].tile_state.$procmux$2614_Y, Q = \mchip.row_sel[2].col_sel[7].tile_state.state, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4642 ($sdff) from module toplevel_chip (D = $flatten\mchip.\row_sel[2].col_sel[7].tile_state.$procmux$2611_Y, Q = \mchip.row_sel[2].col_sel[7].tile_state.state).
Adding SRST signal on $flatten\mchip.\row_sel[2].col_sel[6].tile_state.$procdff$4116 ($dff) from module toplevel_chip (D = $flatten\mchip.\row_sel[2].col_sel[6].tile_state.$procmux$2562_Y, Q = \mchip.row_sel[2].col_sel[6].tile_state.state_locked, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4650 ($sdff) from module toplevel_chip (D = 1'1, Q = \mchip.row_sel[2].col_sel[6].tile_state.state_locked).
Adding SRST signal on $flatten\mchip.\row_sel[2].col_sel[6].tile_state.$procdff$4115 ($dff) from module toplevel_chip (D = $flatten\mchip.\row_sel[2].col_sel[6].tile_state.$procmux$2585_Y, Q = \mchip.row_sel[2].col_sel[6].tile_state.state, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4652 ($sdff) from module toplevel_chip (D = $flatten\mchip.\row_sel[2].col_sel[6].tile_state.$procmux$2582_Y, Q = \mchip.row_sel[2].col_sel[6].tile_state.state).
Adding SRST signal on $flatten\mchip.\row_sel[2].col_sel[5].tile_state.$procdff$4114 ($dff) from module toplevel_chip (D = $flatten\mchip.\row_sel[2].col_sel[5].tile_state.$procmux$2533_Y, Q = \mchip.row_sel[2].col_sel[5].tile_state.state_locked, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4660 ($sdff) from module toplevel_chip (D = 1'1, Q = \mchip.row_sel[2].col_sel[5].tile_state.state_locked).
Adding SRST signal on $flatten\mchip.\row_sel[2].col_sel[5].tile_state.$procdff$4113 ($dff) from module toplevel_chip (D = $flatten\mchip.\row_sel[2].col_sel[5].tile_state.$procmux$2556_Y, Q = \mchip.row_sel[2].col_sel[5].tile_state.state, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4662 ($sdff) from module toplevel_chip (D = $flatten\mchip.\row_sel[2].col_sel[5].tile_state.$procmux$2553_Y, Q = \mchip.row_sel[2].col_sel[5].tile_state.state).
Adding SRST signal on $flatten\mchip.\row_sel[2].col_sel[4].tile_state.$procdff$4112 ($dff) from module toplevel_chip (D = $flatten\mchip.\row_sel[2].col_sel[4].tile_state.$procmux$2504_Y, Q = \mchip.row_sel[2].col_sel[4].tile_state.state_locked, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4670 ($sdff) from module toplevel_chip (D = 1'1, Q = \mchip.row_sel[2].col_sel[4].tile_state.state_locked).
Adding SRST signal on $flatten\mchip.\row_sel[2].col_sel[4].tile_state.$procdff$4111 ($dff) from module toplevel_chip (D = $flatten\mchip.\row_sel[2].col_sel[4].tile_state.$procmux$2527_Y, Q = \mchip.row_sel[2].col_sel[4].tile_state.state, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4672 ($sdff) from module toplevel_chip (D = $flatten\mchip.\row_sel[2].col_sel[4].tile_state.$procmux$2524_Y, Q = \mchip.row_sel[2].col_sel[4].tile_state.state).
Adding SRST signal on $flatten\mchip.\row_sel[2].col_sel[3].tile_state.$procdff$4110 ($dff) from module toplevel_chip (D = $flatten\mchip.\row_sel[2].col_sel[3].tile_state.$procmux$2475_Y, Q = \mchip.row_sel[2].col_sel[3].tile_state.state_locked, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4680 ($sdff) from module toplevel_chip (D = 1'1, Q = \mchip.row_sel[2].col_sel[3].tile_state.state_locked).
Adding SRST signal on $flatten\mchip.\row_sel[2].col_sel[3].tile_state.$procdff$4109 ($dff) from module toplevel_chip (D = $flatten\mchip.\row_sel[2].col_sel[3].tile_state.$procmux$2498_Y, Q = \mchip.row_sel[2].col_sel[3].tile_state.state, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4682 ($sdff) from module toplevel_chip (D = $flatten\mchip.\row_sel[2].col_sel[3].tile_state.$procmux$2495_Y, Q = \mchip.row_sel[2].col_sel[3].tile_state.state).
Adding SRST signal on $flatten\mchip.\row_sel[2].col_sel[2].tile_state.$procdff$4108 ($dff) from module toplevel_chip (D = $flatten\mchip.\row_sel[2].col_sel[2].tile_state.$procmux$2446_Y, Q = \mchip.row_sel[2].col_sel[2].tile_state.state_locked, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4690 ($sdff) from module toplevel_chip (D = 1'1, Q = \mchip.row_sel[2].col_sel[2].tile_state.state_locked).
Adding SRST signal on $flatten\mchip.\row_sel[2].col_sel[2].tile_state.$procdff$4107 ($dff) from module toplevel_chip (D = $flatten\mchip.\row_sel[2].col_sel[2].tile_state.$procmux$2469_Y, Q = \mchip.row_sel[2].col_sel[2].tile_state.state, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4692 ($sdff) from module toplevel_chip (D = $flatten\mchip.\row_sel[2].col_sel[2].tile_state.$procmux$2466_Y, Q = \mchip.row_sel[2].col_sel[2].tile_state.state).
Adding SRST signal on $flatten\mchip.\row_sel[2].col_sel[1].tile_state.$procdff$4106 ($dff) from module toplevel_chip (D = $flatten\mchip.\row_sel[2].col_sel[1].tile_state.$procmux$2417_Y, Q = \mchip.row_sel[2].col_sel[1].tile_state.state_locked, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4700 ($sdff) from module toplevel_chip (D = 1'1, Q = \mchip.row_sel[2].col_sel[1].tile_state.state_locked).
Adding SRST signal on $flatten\mchip.\row_sel[2].col_sel[1].tile_state.$procdff$4105 ($dff) from module toplevel_chip (D = $flatten\mchip.\row_sel[2].col_sel[1].tile_state.$procmux$2440_Y, Q = \mchip.row_sel[2].col_sel[1].tile_state.state, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4702 ($sdff) from module toplevel_chip (D = $flatten\mchip.\row_sel[2].col_sel[1].tile_state.$procmux$2437_Y, Q = \mchip.row_sel[2].col_sel[1].tile_state.state).
Adding SRST signal on $flatten\mchip.\row_sel[2].col_sel[0].tile_state.$procdff$4104 ($dff) from module toplevel_chip (D = $flatten\mchip.\row_sel[2].col_sel[0].tile_state.$procmux$2388_Y, Q = \mchip.row_sel[2].col_sel[0].tile_state.state_locked, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4710 ($sdff) from module toplevel_chip (D = 1'1, Q = \mchip.row_sel[2].col_sel[0].tile_state.state_locked).
Adding SRST signal on $flatten\mchip.\row_sel[2].col_sel[0].tile_state.$procdff$4103 ($dff) from module toplevel_chip (D = $flatten\mchip.\row_sel[2].col_sel[0].tile_state.$procmux$2411_Y, Q = \mchip.row_sel[2].col_sel[0].tile_state.state, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4712 ($sdff) from module toplevel_chip (D = $flatten\mchip.\row_sel[2].col_sel[0].tile_state.$procmux$2408_Y, Q = \mchip.row_sel[2].col_sel[0].tile_state.state).
Adding SRST signal on $flatten\mchip.\row_sel[1].col_sel[7].tile_state.$procdff$4102 ($dff) from module toplevel_chip (D = $flatten\mchip.\row_sel[1].col_sel[7].tile_state.$procmux$2359_Y, Q = \mchip.row_sel[1].col_sel[7].tile_state.state_locked, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4720 ($sdff) from module toplevel_chip (D = 1'1, Q = \mchip.row_sel[1].col_sel[7].tile_state.state_locked).
Adding SRST signal on $flatten\mchip.\row_sel[1].col_sel[7].tile_state.$procdff$4101 ($dff) from module toplevel_chip (D = $flatten\mchip.\row_sel[1].col_sel[7].tile_state.$procmux$2382_Y, Q = \mchip.row_sel[1].col_sel[7].tile_state.state, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4722 ($sdff) from module toplevel_chip (D = $flatten\mchip.\row_sel[1].col_sel[7].tile_state.$procmux$2379_Y, Q = \mchip.row_sel[1].col_sel[7].tile_state.state).
Adding SRST signal on $flatten\mchip.\row_sel[1].col_sel[6].tile_state.$procdff$4100 ($dff) from module toplevel_chip (D = $flatten\mchip.\row_sel[1].col_sel[6].tile_state.$procmux$2330_Y, Q = \mchip.row_sel[1].col_sel[6].tile_state.state_locked, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4730 ($sdff) from module toplevel_chip (D = 1'1, Q = \mchip.row_sel[1].col_sel[6].tile_state.state_locked).
Adding SRST signal on $flatten\mchip.\row_sel[1].col_sel[6].tile_state.$procdff$4099 ($dff) from module toplevel_chip (D = $flatten\mchip.\row_sel[1].col_sel[6].tile_state.$procmux$2353_Y, Q = \mchip.row_sel[1].col_sel[6].tile_state.state, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4732 ($sdff) from module toplevel_chip (D = $flatten\mchip.\row_sel[1].col_sel[6].tile_state.$procmux$2350_Y, Q = \mchip.row_sel[1].col_sel[6].tile_state.state).
Adding SRST signal on $flatten\mchip.\row_sel[1].col_sel[5].tile_state.$procdff$4098 ($dff) from module toplevel_chip (D = $flatten\mchip.\row_sel[1].col_sel[5].tile_state.$procmux$2301_Y, Q = \mchip.row_sel[1].col_sel[5].tile_state.state_locked, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4740 ($sdff) from module toplevel_chip (D = 1'1, Q = \mchip.row_sel[1].col_sel[5].tile_state.state_locked).
Adding SRST signal on $flatten\mchip.\row_sel[1].col_sel[5].tile_state.$procdff$4097 ($dff) from module toplevel_chip (D = $flatten\mchip.\row_sel[1].col_sel[5].tile_state.$procmux$2324_Y, Q = \mchip.row_sel[1].col_sel[5].tile_state.state, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4742 ($sdff) from module toplevel_chip (D = $flatten\mchip.\row_sel[1].col_sel[5].tile_state.$procmux$2321_Y, Q = \mchip.row_sel[1].col_sel[5].tile_state.state).
Adding SRST signal on $flatten\mchip.\row_sel[1].col_sel[4].tile_state.$procdff$4096 ($dff) from module toplevel_chip (D = $flatten\mchip.\row_sel[1].col_sel[4].tile_state.$procmux$2272_Y, Q = \mchip.row_sel[1].col_sel[4].tile_state.state_locked, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4750 ($sdff) from module toplevel_chip (D = 1'1, Q = \mchip.row_sel[1].col_sel[4].tile_state.state_locked).
Adding SRST signal on $flatten\mchip.\row_sel[1].col_sel[4].tile_state.$procdff$4095 ($dff) from module toplevel_chip (D = $flatten\mchip.\row_sel[1].col_sel[4].tile_state.$procmux$2295_Y, Q = \mchip.row_sel[1].col_sel[4].tile_state.state, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4752 ($sdff) from module toplevel_chip (D = $flatten\mchip.\row_sel[1].col_sel[4].tile_state.$procmux$2292_Y, Q = \mchip.row_sel[1].col_sel[4].tile_state.state).
Adding SRST signal on $flatten\mchip.\row_sel[1].col_sel[3].tile_state.$procdff$4094 ($dff) from module toplevel_chip (D = $flatten\mchip.\row_sel[1].col_sel[3].tile_state.$procmux$2243_Y, Q = \mchip.row_sel[1].col_sel[3].tile_state.state_locked, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4760 ($sdff) from module toplevel_chip (D = 1'1, Q = \mchip.row_sel[1].col_sel[3].tile_state.state_locked).
Adding SRST signal on $flatten\mchip.\row_sel[1].col_sel[3].tile_state.$procdff$4093 ($dff) from module toplevel_chip (D = $flatten\mchip.\row_sel[1].col_sel[3].tile_state.$procmux$2266_Y, Q = \mchip.row_sel[1].col_sel[3].tile_state.state, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4762 ($sdff) from module toplevel_chip (D = $flatten\mchip.\row_sel[1].col_sel[3].tile_state.$procmux$2263_Y, Q = \mchip.row_sel[1].col_sel[3].tile_state.state).
Adding SRST signal on $flatten\mchip.\row_sel[1].col_sel[2].tile_state.$procdff$4092 ($dff) from module toplevel_chip (D = $flatten\mchip.\row_sel[1].col_sel[2].tile_state.$procmux$2214_Y, Q = \mchip.row_sel[1].col_sel[2].tile_state.state_locked, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4770 ($sdff) from module toplevel_chip (D = 1'1, Q = \mchip.row_sel[1].col_sel[2].tile_state.state_locked).
Adding SRST signal on $flatten\mchip.\row_sel[1].col_sel[2].tile_state.$procdff$4091 ($dff) from module toplevel_chip (D = $flatten\mchip.\row_sel[1].col_sel[2].tile_state.$procmux$2237_Y, Q = \mchip.row_sel[1].col_sel[2].tile_state.state, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4772 ($sdff) from module toplevel_chip (D = $flatten\mchip.\row_sel[1].col_sel[2].tile_state.$procmux$2234_Y, Q = \mchip.row_sel[1].col_sel[2].tile_state.state).
Adding SRST signal on $flatten\mchip.\row_sel[1].col_sel[1].tile_state.$procdff$4090 ($dff) from module toplevel_chip (D = $flatten\mchip.\row_sel[1].col_sel[1].tile_state.$procmux$2185_Y, Q = \mchip.row_sel[1].col_sel[1].tile_state.state_locked, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4780 ($sdff) from module toplevel_chip (D = 1'1, Q = \mchip.row_sel[1].col_sel[1].tile_state.state_locked).
Adding SRST signal on $flatten\mchip.\row_sel[1].col_sel[1].tile_state.$procdff$4089 ($dff) from module toplevel_chip (D = $flatten\mchip.\row_sel[1].col_sel[1].tile_state.$procmux$2208_Y, Q = \mchip.row_sel[1].col_sel[1].tile_state.state, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4782 ($sdff) from module toplevel_chip (D = $flatten\mchip.\row_sel[1].col_sel[1].tile_state.$procmux$2205_Y, Q = \mchip.row_sel[1].col_sel[1].tile_state.state).
Adding SRST signal on $flatten\mchip.\row_sel[1].col_sel[0].tile_state.$procdff$4088 ($dff) from module toplevel_chip (D = $flatten\mchip.\row_sel[1].col_sel[0].tile_state.$procmux$2156_Y, Q = \mchip.row_sel[1].col_sel[0].tile_state.state_locked, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4790 ($sdff) from module toplevel_chip (D = 1'1, Q = \mchip.row_sel[1].col_sel[0].tile_state.state_locked).
Adding SRST signal on $flatten\mchip.\row_sel[1].col_sel[0].tile_state.$procdff$4087 ($dff) from module toplevel_chip (D = $flatten\mchip.\row_sel[1].col_sel[0].tile_state.$procmux$2179_Y, Q = \mchip.row_sel[1].col_sel[0].tile_state.state, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4792 ($sdff) from module toplevel_chip (D = $flatten\mchip.\row_sel[1].col_sel[0].tile_state.$procmux$2176_Y, Q = \mchip.row_sel[1].col_sel[0].tile_state.state).
Adding SRST signal on $flatten\mchip.\row_sel[0].col_sel[7].tile_state.$procdff$4086 ($dff) from module toplevel_chip (D = $flatten\mchip.\row_sel[0].col_sel[7].tile_state.$procmux$2127_Y, Q = \mchip.row_sel[0].col_sel[7].tile_state.state_locked, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4800 ($sdff) from module toplevel_chip (D = 1'1, Q = \mchip.row_sel[0].col_sel[7].tile_state.state_locked).
Adding SRST signal on $flatten\mchip.\row_sel[0].col_sel[7].tile_state.$procdff$4085 ($dff) from module toplevel_chip (D = $flatten\mchip.\row_sel[0].col_sel[7].tile_state.$procmux$2150_Y, Q = \mchip.row_sel[0].col_sel[7].tile_state.state, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4802 ($sdff) from module toplevel_chip (D = $flatten\mchip.\row_sel[0].col_sel[7].tile_state.$procmux$2147_Y, Q = \mchip.row_sel[0].col_sel[7].tile_state.state).
Adding SRST signal on $flatten\mchip.\row_sel[0].col_sel[6].tile_state.$procdff$4084 ($dff) from module toplevel_chip (D = $flatten\mchip.\row_sel[0].col_sel[6].tile_state.$procmux$2098_Y, Q = \mchip.row_sel[0].col_sel[6].tile_state.state_locked, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4810 ($sdff) from module toplevel_chip (D = 1'1, Q = \mchip.row_sel[0].col_sel[6].tile_state.state_locked).
Adding SRST signal on $flatten\mchip.\row_sel[0].col_sel[6].tile_state.$procdff$4083 ($dff) from module toplevel_chip (D = $flatten\mchip.\row_sel[0].col_sel[6].tile_state.$procmux$2121_Y, Q = \mchip.row_sel[0].col_sel[6].tile_state.state, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4812 ($sdff) from module toplevel_chip (D = $flatten\mchip.\row_sel[0].col_sel[6].tile_state.$procmux$2118_Y, Q = \mchip.row_sel[0].col_sel[6].tile_state.state).
Adding SRST signal on $flatten\mchip.\row_sel[0].col_sel[5].tile_state.$procdff$4082 ($dff) from module toplevel_chip (D = $flatten\mchip.\row_sel[0].col_sel[5].tile_state.$procmux$2069_Y, Q = \mchip.row_sel[0].col_sel[5].tile_state.state_locked, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4820 ($sdff) from module toplevel_chip (D = 1'1, Q = \mchip.row_sel[0].col_sel[5].tile_state.state_locked).
Adding SRST signal on $flatten\mchip.\row_sel[0].col_sel[5].tile_state.$procdff$4081 ($dff) from module toplevel_chip (D = $flatten\mchip.\row_sel[0].col_sel[5].tile_state.$procmux$2092_Y, Q = \mchip.row_sel[0].col_sel[5].tile_state.state, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4822 ($sdff) from module toplevel_chip (D = $flatten\mchip.\row_sel[0].col_sel[5].tile_state.$procmux$2089_Y, Q = \mchip.row_sel[0].col_sel[5].tile_state.state).
Adding SRST signal on $flatten\mchip.\row_sel[0].col_sel[4].tile_state.$procdff$4080 ($dff) from module toplevel_chip (D = $flatten\mchip.\row_sel[0].col_sel[4].tile_state.$procmux$2040_Y, Q = \mchip.row_sel[0].col_sel[4].tile_state.state_locked, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4830 ($sdff) from module toplevel_chip (D = 1'1, Q = \mchip.row_sel[0].col_sel[4].tile_state.state_locked).
Adding SRST signal on $flatten\mchip.\row_sel[0].col_sel[4].tile_state.$procdff$4079 ($dff) from module toplevel_chip (D = $flatten\mchip.\row_sel[0].col_sel[4].tile_state.$procmux$2063_Y, Q = \mchip.row_sel[0].col_sel[4].tile_state.state, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4832 ($sdff) from module toplevel_chip (D = $flatten\mchip.\row_sel[0].col_sel[4].tile_state.$procmux$2060_Y, Q = \mchip.row_sel[0].col_sel[4].tile_state.state).
Adding SRST signal on $flatten\mchip.\row_sel[0].col_sel[3].tile_state.$procdff$4078 ($dff) from module toplevel_chip (D = $flatten\mchip.\row_sel[0].col_sel[3].tile_state.$procmux$2011_Y, Q = \mchip.row_sel[0].col_sel[3].tile_state.state_locked, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4840 ($sdff) from module toplevel_chip (D = 1'1, Q = \mchip.row_sel[0].col_sel[3].tile_state.state_locked).
Adding SRST signal on $flatten\mchip.\row_sel[0].col_sel[3].tile_state.$procdff$4077 ($dff) from module toplevel_chip (D = $flatten\mchip.\row_sel[0].col_sel[3].tile_state.$procmux$2034_Y, Q = \mchip.row_sel[0].col_sel[3].tile_state.state, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4842 ($sdff) from module toplevel_chip (D = $flatten\mchip.\row_sel[0].col_sel[3].tile_state.$procmux$2031_Y, Q = \mchip.row_sel[0].col_sel[3].tile_state.state).
Adding SRST signal on $flatten\mchip.\row_sel[0].col_sel[2].tile_state.$procdff$4076 ($dff) from module toplevel_chip (D = $flatten\mchip.\row_sel[0].col_sel[2].tile_state.$procmux$1982_Y, Q = \mchip.row_sel[0].col_sel[2].tile_state.state_locked, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4850 ($sdff) from module toplevel_chip (D = 1'1, Q = \mchip.row_sel[0].col_sel[2].tile_state.state_locked).
Adding SRST signal on $flatten\mchip.\row_sel[0].col_sel[2].tile_state.$procdff$4075 ($dff) from module toplevel_chip (D = $flatten\mchip.\row_sel[0].col_sel[2].tile_state.$procmux$2005_Y, Q = \mchip.row_sel[0].col_sel[2].tile_state.state, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4852 ($sdff) from module toplevel_chip (D = $flatten\mchip.\row_sel[0].col_sel[2].tile_state.$procmux$2002_Y, Q = \mchip.row_sel[0].col_sel[2].tile_state.state).
Adding SRST signal on $flatten\mchip.\row_sel[0].col_sel[1].tile_state.$procdff$4074 ($dff) from module toplevel_chip (D = $flatten\mchip.\row_sel[0].col_sel[1].tile_state.$procmux$1953_Y, Q = \mchip.row_sel[0].col_sel[1].tile_state.state_locked, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4860 ($sdff) from module toplevel_chip (D = 1'1, Q = \mchip.row_sel[0].col_sel[1].tile_state.state_locked).
Adding SRST signal on $flatten\mchip.\row_sel[0].col_sel[1].tile_state.$procdff$4073 ($dff) from module toplevel_chip (D = $flatten\mchip.\row_sel[0].col_sel[1].tile_state.$procmux$1976_Y, Q = \mchip.row_sel[0].col_sel[1].tile_state.state, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4862 ($sdff) from module toplevel_chip (D = $flatten\mchip.\row_sel[0].col_sel[1].tile_state.$procmux$1973_Y, Q = \mchip.row_sel[0].col_sel[1].tile_state.state).
Adding SRST signal on $flatten\mchip.\row_sel[0].col_sel[0].tile_state.$procdff$4207 ($dff) from module toplevel_chip (D = $flatten\mchip.\row_sel[0].col_sel[0].tile_state.$procmux$3973_Y, Q = \mchip.row_sel[0].col_sel[0].tile_state.state_locked, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4870 ($sdff) from module toplevel_chip (D = 1'1, Q = \mchip.row_sel[0].col_sel[0].tile_state.state_locked).
Adding SRST signal on $flatten\mchip.\row_sel[0].col_sel[0].tile_state.$procdff$4206 ($dff) from module toplevel_chip (D = $flatten\mchip.\row_sel[0].col_sel[0].tile_state.$procmux$3996_Y, Q = \mchip.row_sel[0].col_sel[0].tile_state.state, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4872 ($sdff) from module toplevel_chip (D = $flatten\mchip.\row_sel[0].col_sel[0].tile_state.$procmux$3993_Y, Q = \mchip.row_sel[0].col_sel[0].tile_state.state).
Adding SRST signal on $flatten\mchip.$procdff$4211 ($dff) from module toplevel_chip (D = $flatten\mchip.$procmux$4029_Y, Q = \mchip.lock_state, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4880 ($sdff) from module toplevel_chip (D = $flatten\mchip.$procmux$4026_Y, Q = \mchip.lock_state).
Adding SRST signal on $flatten\mchip.$procdff$4210 ($dff) from module toplevel_chip (D = $flatten\mchip.$procmux$4041_Y, Q = \mchip.focus_col, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$4890 ($sdff) from module toplevel_chip (D = $flatten\mchip.$procmux$4039_Y, Q = \mchip.focus_col).
Adding SRST signal on $flatten\mchip.$procdff$4209 ($dff) from module toplevel_chip (D = $flatten\mchip.$procmux$4053_Y, Q = \mchip.focus_row, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$4892 ($sdff) from module toplevel_chip (D = $flatten\mchip.$procmux$4051_Y, Q = \mchip.focus_row).
Adding SRST signal on $flatten\mchip.$procdff$4208 ($dff) from module toplevel_chip (D = $flatten\mchip.$procmux$4068_Y, Q = \mchip.fsm_state, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4898 ($sdff) from module toplevel_chip (D = $flatten\mchip.$procmux$4062_Y, Q = \mchip.fsm_state).

3.9.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_chip..
Removed 278 unused cells and 278 unused wires.
<suppressed ~279 debug messages>

3.9.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_chip.
<suppressed ~66 debug messages>

3.9.9. Rerunning OPT passes. (Maybe there is more to do..)

3.9.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \toplevel_chip..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~80 debug messages>

3.9.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \toplevel_chip.
Performed a total of 0 changes.

3.9.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel_chip'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

3.9.13. Executing OPT_DFF pass (perform DFF optimizations).

3.9.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_chip..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

3.9.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_chip.

3.9.16. Rerunning OPT passes. (Maybe there is more to do..)

3.9.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \toplevel_chip..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~80 debug messages>

3.9.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \toplevel_chip.
Performed a total of 0 changes.

3.9.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel_chip'.
Removed a total of 0 cells.

3.9.20. Executing OPT_DFF pass (perform DFF optimizations).

3.9.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_chip..

3.9.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_chip.

3.9.23. Finished OPT passes. (There is nothing left to do.)

3.10. Executing WREDUCE pass (reducing word size of cells).
Removed top 2 bits (of 3) from port B of cell toplevel_chip.$auto$opt_dff.cc:195:make_patterns_logic$4883 ($ne).
Removed top 1 bits (of 2) from port B of cell toplevel_chip.$auto$opt_dff.cc:195:make_patterns_logic$4885 ($ne).
Removed top 31 bits (of 32) from port B of cell toplevel_chip.$flatten\mchip.\row_sel[2].col_sel[7].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:237$1474 ($add).
Removed top 30 bits (of 32) from port Y of cell toplevel_chip.$flatten\mchip.\row_sel[2].col_sel[7].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:237$1474 ($add).
Removed top 31 bits (of 32) from port B of cell toplevel_chip.$flatten\mchip.\row_sel[3].col_sel[7].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:237$1314 ($add).
Removed top 30 bits (of 32) from port Y of cell toplevel_chip.$flatten\mchip.\row_sel[3].col_sel[7].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:237$1314 ($add).
Removed top 1 bits (of 10) from port B of cell toplevel_chip.$flatten\mchip.\row_sel[6].col_sel[0].tile.$gt$d12_sjg2_tiny_game_of_life/src/chip.v:285$637 ($gt).
Removed top 1 bits (of 10) from port B of cell toplevel_chip.$flatten\mchip.\row_sel[6].col_sel[0].tile.$lt$d12_sjg2_tiny_game_of_life/src/chip.v:285$639 ($lt).
Removed top 31 bits (of 32) from port B of cell toplevel_chip.$flatten\mchip.\row_sel[6].col_sel[0].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:235$974 ($add).
Removed top 30 bits (of 32) from port Y of cell toplevel_chip.$flatten\mchip.\row_sel[6].col_sel[0].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:235$974 ($add).
Removed top 31 bits (of 32) from port B of cell toplevel_chip.$flatten\mchip.\row_sel[6].col_sel[7].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:237$834 ($add).
Removed top 30 bits (of 32) from port Y of cell toplevel_chip.$flatten\mchip.\row_sel[6].col_sel[7].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:237$834 ($add).
Removed top 1 bits (of 10) from port B of cell toplevel_chip.$flatten\mchip.\row_sel[7].col_sel[0].tile.$gt$d12_sjg2_tiny_game_of_life/src/chip.v:285$637 ($gt).
Removed top 1 bits (of 10) from port B of cell toplevel_chip.$flatten\mchip.\row_sel[7].col_sel[0].tile.$lt$d12_sjg2_tiny_game_of_life/src/chip.v:285$639 ($lt).
Removed top 31 bits (of 32) from port B of cell toplevel_chip.$flatten\mchip.\row_sel[7].col_sel[0].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:235$814 ($add).
Removed top 30 bits (of 32) from port Y of cell toplevel_chip.$flatten\mchip.\row_sel[7].col_sel[0].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:235$814 ($add).
Removed top 2 bits (of 10) from port B of cell toplevel_chip.$flatten\mchip.\row_sel[5].col_sel[0].tile.$gt$d12_sjg2_tiny_game_of_life/src/chip.v:285$637 ($gt).
Removed top 1 bits (of 10) from port B of cell toplevel_chip.$flatten\mchip.\row_sel[5].col_sel[0].tile.$lt$d12_sjg2_tiny_game_of_life/src/chip.v:285$639 ($lt).
Removed top 31 bits (of 32) from port B of cell toplevel_chip.$flatten\mchip.\row_sel[5].col_sel[0].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:235$1134 ($add).
Removed top 30 bits (of 32) from port Y of cell toplevel_chip.$flatten\mchip.\row_sel[5].col_sel[0].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:235$1134 ($add).
Removed top 31 bits (of 32) from port B of cell toplevel_chip.$flatten\mchip.\row_sel[4].col_sel[7].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:237$1154 ($add).
Removed top 30 bits (of 32) from port Y of cell toplevel_chip.$flatten\mchip.\row_sel[4].col_sel[7].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:237$1154 ($add).
Removed top 31 bits (of 32) from port B of cell toplevel_chip.$flatten\mchip.\row_sel[4].col_sel[0].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:235$1294 ($add).
Removed top 30 bits (of 32) from port Y of cell toplevel_chip.$flatten\mchip.\row_sel[4].col_sel[0].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:235$1294 ($add).
Removed top 2 bits (of 10) from port B of cell toplevel_chip.$flatten\mchip.\row_sel[4].col_sel[0].tile.$gt$d12_sjg2_tiny_game_of_life/src/chip.v:285$637 ($gt).
Removed top 2 bits (of 10) from port B of cell toplevel_chip.$flatten\mchip.\row_sel[4].col_sel[0].tile.$lt$d12_sjg2_tiny_game_of_life/src/chip.v:285$639 ($lt).
Removed top 2 bits (of 3) from port A of cell toplevel_chip.$flatten\mchip.\row_sel[1].col_sel[0].tile_state.$eq$d12_sjg2_tiny_game_of_life/src/chip.v:251$1784 ($eq).
Removed top 4 bits (of 10) from port B of cell toplevel_chip.$flatten\mchip.\row_sel[1].col_sel[0].tile.$gt$d12_sjg2_tiny_game_of_life/src/chip.v:285$637 ($gt).
Removed top 3 bits (of 10) from port B of cell toplevel_chip.$flatten\mchip.\row_sel[1].col_sel[0].tile.$lt$d12_sjg2_tiny_game_of_life/src/chip.v:285$639 ($lt).
Removed top 31 bits (of 32) from port B of cell toplevel_chip.$flatten\mchip.\row_sel[0].col_sel[7].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:237$1794 ($add).
Removed top 30 bits (of 32) from port Y of cell toplevel_chip.$flatten\mchip.\row_sel[0].col_sel[7].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:237$1794 ($add).
Removed top 1 bits (of 10) from port B of cell toplevel_chip.$flatten\mchip.\row_sel[0].col_sel[7].tile.$gt$d12_sjg2_tiny_game_of_life/src/chip.v:285$635 ($gt).
Removed top 1 bits (of 10) from port B of cell toplevel_chip.$flatten\mchip.\row_sel[0].col_sel[6].tile.$gt$d12_sjg2_tiny_game_of_life/src/chip.v:285$635 ($gt).
Removed top 31 bits (of 32) from port B of cell toplevel_chip.$flatten\mchip.\row_sel[3].col_sel[0].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:235$1454 ($add).
Removed top 30 bits (of 32) from port Y of cell toplevel_chip.$flatten\mchip.\row_sel[3].col_sel[0].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:235$1454 ($add).
Removed top 1 bits (of 3) from port A of cell toplevel_chip.$flatten\mchip.\row_sel[3].col_sel[0].tile_state.$eq$d12_sjg2_tiny_game_of_life/src/chip.v:251$1464 ($eq).
Removed top 2 bits (of 10) from port B of cell toplevel_chip.$flatten\mchip.\row_sel[3].col_sel[0].tile.$gt$d12_sjg2_tiny_game_of_life/src/chip.v:285$637 ($gt).
Removed top 2 bits (of 10) from port B of cell toplevel_chip.$flatten\mchip.\row_sel[3].col_sel[0].tile.$lt$d12_sjg2_tiny_game_of_life/src/chip.v:285$639 ($lt).
Removed top 31 bits (of 32) from port B of cell toplevel_chip.$flatten\mchip.\row_sel[5].col_sel[7].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:237$994 ($add).
Removed top 30 bits (of 32) from port Y of cell toplevel_chip.$flatten\mchip.\row_sel[5].col_sel[7].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:237$994 ($add).
Removed top 2 bits (of 10) from port B of cell toplevel_chip.$flatten\mchip.\row_sel[0].col_sel[5].tile.$gt$d12_sjg2_tiny_game_of_life/src/chip.v:285$635 ($gt).
Removed top 31 bits (of 32) from port B of cell toplevel_chip.$flatten\mchip.\row_sel[2].col_sel[0].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:235$1614 ($add).
Removed top 30 bits (of 32) from port Y of cell toplevel_chip.$flatten\mchip.\row_sel[2].col_sel[0].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:235$1614 ($add).
Removed top 1 bits (of 3) from port A of cell toplevel_chip.$flatten\mchip.\row_sel[2].col_sel[0].tile_state.$eq$d12_sjg2_tiny_game_of_life/src/chip.v:251$1624 ($eq).
Removed top 3 bits (of 10) from port B of cell toplevel_chip.$flatten\mchip.\row_sel[2].col_sel[0].tile.$gt$d12_sjg2_tiny_game_of_life/src/chip.v:285$637 ($gt).
Removed top 2 bits (of 10) from port B of cell toplevel_chip.$flatten\mchip.\row_sel[2].col_sel[0].tile.$lt$d12_sjg2_tiny_game_of_life/src/chip.v:285$639 ($lt).
Removed top 2 bits (of 10) from port B of cell toplevel_chip.$flatten\mchip.\row_sel[0].col_sel[4].tile.$gt$d12_sjg2_tiny_game_of_life/src/chip.v:285$635 ($gt).
Removed top 31 bits (of 32) from port B of cell toplevel_chip.$flatten\mchip.\row_sel[7].col_sel[7].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:237$674 ($add).
Removed top 30 bits (of 32) from port Y of cell toplevel_chip.$flatten\mchip.\row_sel[7].col_sel[7].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:237$674 ($add).
Removed top 1 bits (of 3) from port A of cell toplevel_chip.$flatten\mchip.\row_sel[0].col_sel[3].tile_state.$eq$d12_sjg2_tiny_game_of_life/src/chip.v:251$1885 ($eq).
Removed top 2 bits (of 10) from port B of cell toplevel_chip.$flatten\mchip.\row_sel[0].col_sel[3].tile.$gt$d12_sjg2_tiny_game_of_life/src/chip.v:285$635 ($gt).
Removed top 1 bits (of 3) from port A of cell toplevel_chip.$flatten\mchip.\row_sel[0].col_sel[2].tile_state.$eq$d12_sjg2_tiny_game_of_life/src/chip.v:251$1905 ($eq).
Removed top 3 bits (of 10) from port B of cell toplevel_chip.$flatten\mchip.\row_sel[0].col_sel[2].tile.$gt$d12_sjg2_tiny_game_of_life/src/chip.v:285$635 ($gt).
Removed top 2 bits (of 3) from port A of cell toplevel_chip.$flatten\mchip.\row_sel[0].col_sel[1].tile_state.$eq$d12_sjg2_tiny_game_of_life/src/chip.v:251$1925 ($eq).
Removed top 4 bits (of 10) from port B of cell toplevel_chip.$flatten\mchip.\row_sel[0].col_sel[1].tile.$gt$d12_sjg2_tiny_game_of_life/src/chip.v:285$635 ($gt).
Removed top 31 bits (of 32) from port B of cell toplevel_chip.$flatten\mchip.\row_sel[0].col_sel[0].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:235$1934 ($add).
Removed top 30 bits (of 32) from port Y of cell toplevel_chip.$flatten\mchip.\row_sel[0].col_sel[0].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:235$1934 ($add).
Removed top 9 bits (of 10) from port B of cell toplevel_chip.$flatten\mchip.\row_sel[0].col_sel[0].tile.$gt$d12_sjg2_tiny_game_of_life/src/chip.v:285$635 ($gt).
Removed top 9 bits (of 10) from port B of cell toplevel_chip.$flatten\mchip.\row_sel[0].col_sel[0].tile.$gt$d12_sjg2_tiny_game_of_life/src/chip.v:285$637 ($gt).
Removed top 4 bits (of 10) from port B of cell toplevel_chip.$flatten\mchip.\row_sel[0].col_sel[0].tile.$lt$d12_sjg2_tiny_game_of_life/src/chip.v:285$639 ($lt).
Removed top 7 bits (of 8) from port B of cell toplevel_chip.$flatten\mchip.\get_col_idx.$eq$d12_sjg2_tiny_game_of_life/src/chip.v:298$643 ($eq).
Removed top 6 bits (of 8) from port B of cell toplevel_chip.$flatten\mchip.\get_col_idx.$eq$d12_sjg2_tiny_game_of_life/src/chip.v:300$644 ($eq).
Removed top 5 bits (of 8) from port B of cell toplevel_chip.$flatten\mchip.\get_col_idx.$eq$d12_sjg2_tiny_game_of_life/src/chip.v:302$645 ($eq).
Removed top 4 bits (of 8) from port B of cell toplevel_chip.$flatten\mchip.\get_col_idx.$eq$d12_sjg2_tiny_game_of_life/src/chip.v:304$646 ($eq).
Removed top 3 bits (of 8) from port B of cell toplevel_chip.$flatten\mchip.\get_col_idx.$eq$d12_sjg2_tiny_game_of_life/src/chip.v:306$647 ($eq).
Removed top 2 bits (of 8) from port B of cell toplevel_chip.$flatten\mchip.\get_col_idx.$eq$d12_sjg2_tiny_game_of_life/src/chip.v:308$648 ($eq).
Removed top 1 bits (of 8) from port B of cell toplevel_chip.$flatten\mchip.\get_col_idx.$eq$d12_sjg2_tiny_game_of_life/src/chip.v:310$649 ($eq).
Removed top 7 bits (of 8) from port B of cell toplevel_chip.$flatten\mchip.\get_row_idx.$eq$d12_sjg2_tiny_game_of_life/src/chip.v:298$643 ($eq).
Removed top 6 bits (of 8) from port B of cell toplevel_chip.$flatten\mchip.\get_row_idx.$eq$d12_sjg2_tiny_game_of_life/src/chip.v:300$644 ($eq).
Removed top 5 bits (of 8) from port B of cell toplevel_chip.$flatten\mchip.\get_row_idx.$eq$d12_sjg2_tiny_game_of_life/src/chip.v:302$645 ($eq).
Removed top 4 bits (of 8) from port B of cell toplevel_chip.$flatten\mchip.\get_row_idx.$eq$d12_sjg2_tiny_game_of_life/src/chip.v:304$646 ($eq).
Removed top 3 bits (of 8) from port B of cell toplevel_chip.$flatten\mchip.\get_row_idx.$eq$d12_sjg2_tiny_game_of_life/src/chip.v:306$647 ($eq).
Removed top 2 bits (of 8) from port B of cell toplevel_chip.$flatten\mchip.\get_row_idx.$eq$d12_sjg2_tiny_game_of_life/src/chip.v:308$648 ($eq).
Removed top 1 bits (of 8) from port B of cell toplevel_chip.$flatten\mchip.\get_row_idx.$eq$d12_sjg2_tiny_game_of_life/src/chip.v:310$649 ($eq).
Removed top 22 bits (of 32) from port B of cell toplevel_chip.$flatten\mchip.\vga.$lt$d12_sjg2_tiny_game_of_life/src/chip.v:341$652 ($lt).
Removed top 31 bits (of 32) from port B of cell toplevel_chip.$flatten\mchip.\vga.$add$d12_sjg2_tiny_game_of_life/src/chip.v:356$655 ($add).
Removed top 22 bits (of 32) from port Y of cell toplevel_chip.$flatten\mchip.\vga.$add$d12_sjg2_tiny_game_of_life/src/chip.v:356$655 ($add).
Removed top 22 bits (of 32) from port B of cell toplevel_chip.$flatten\mchip.\vga.$ge$d12_sjg2_tiny_game_of_life/src/chip.v:358$656 ($ge).
Removed top 22 bits (of 32) from port B of cell toplevel_chip.$flatten\mchip.\vga.$lt$d12_sjg2_tiny_game_of_life/src/chip.v:358$657 ($lt).
Removed top 22 bits (of 32) from port B of cell toplevel_chip.$flatten\mchip.\vga.$ge$d12_sjg2_tiny_game_of_life/src/chip.v:360$659 ($ge).
Removed top 31 bits (of 32) from port B of cell toplevel_chip.$flatten\mchip.\vga.$add$d12_sjg2_tiny_game_of_life/src/chip.v:362$660 ($add).
Removed top 22 bits (of 32) from port Y of cell toplevel_chip.$flatten\mchip.\vga.$add$d12_sjg2_tiny_game_of_life/src/chip.v:362$660 ($add).
Removed top 23 bits (of 32) from port B of cell toplevel_chip.$flatten\mchip.\vga.$ge$d12_sjg2_tiny_game_of_life/src/chip.v:363$661 ($ge).
Removed top 23 bits (of 32) from port B of cell toplevel_chip.$flatten\mchip.\vga.$lt$d12_sjg2_tiny_game_of_life/src/chip.v:363$662 ($lt).
Removed top 22 bits (of 32) from port B of cell toplevel_chip.$flatten\mchip.\vga.$ge$d12_sjg2_tiny_game_of_life/src/chip.v:367$664 ($ge).
Removed top 30 bits (of 32) from port B of cell toplevel_chip.$flatten\mchip.\vga.$add$d12_sjg2_tiny_game_of_life/src/chip.v:369$665 ($add).
Removed top 1 bits (of 10) from port B of cell toplevel_chip.$flatten\mchip.\vga.$eq$d12_sjg2_tiny_game_of_life/src/chip.v:372$666 ($eq).
Removed top 24 bits (of 32) from port B of cell toplevel_chip.$flatten\mchip.\vga.$eq$d12_sjg2_tiny_game_of_life/src/chip.v:373$669 ($eq).
Removed top 31 bits (of 32) from port B of cell toplevel_chip.$flatten\mchip.\row_sel[7].col_sel[0].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:231$813 ($add).
Removed top 30 bits (of 32) from port Y of cell toplevel_chip.$flatten\mchip.\row_sel[7].col_sel[0].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:231$813 ($add).
Removed top 31 bits (of 32) from port B of cell toplevel_chip.$flatten\mchip.\row_sel[7].col_sel[2].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:231$773 ($add).
Removed top 30 bits (of 32) from port Y of cell toplevel_chip.$flatten\mchip.\row_sel[7].col_sel[2].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:231$773 ($add).
Removed top 31 bits (of 32) from port B of cell toplevel_chip.$flatten\mchip.\row_sel[7].col_sel[3].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:231$753 ($add).
Removed top 30 bits (of 32) from port Y of cell toplevel_chip.$flatten\mchip.\row_sel[7].col_sel[3].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:231$753 ($add).
Removed top 31 bits (of 32) from port B of cell toplevel_chip.$flatten\mchip.\row_sel[7].col_sel[4].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:231$733 ($add).
Removed top 30 bits (of 32) from port Y of cell toplevel_chip.$flatten\mchip.\row_sel[7].col_sel[4].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:231$733 ($add).
Removed top 31 bits (of 32) from port B of cell toplevel_chip.$flatten\mchip.\row_sel[0].col_sel[7].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:229$1793 ($add).
Removed top 30 bits (of 32) from port Y of cell toplevel_chip.$flatten\mchip.\row_sel[0].col_sel[7].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:229$1793 ($add).
Removed top 1 bits (of 10) from port B of cell toplevel_chip.$flatten\mchip.\row_sel[0].col_sel[7].tile.$lt$d12_sjg2_tiny_game_of_life/src/chip.v:285$634 ($lt).
Removed top 31 bits (of 32) from port B of cell toplevel_chip.$flatten\mchip.\row_sel[7].col_sel[5].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:231$713 ($add).
Removed top 30 bits (of 32) from port Y of cell toplevel_chip.$flatten\mchip.\row_sel[7].col_sel[5].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:231$713 ($add).
Removed top 31 bits (of 32) from port B of cell toplevel_chip.$flatten\mchip.\row_sel[0].col_sel[6].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:229$1813 ($add).
Removed top 30 bits (of 32) from port Y of cell toplevel_chip.$flatten\mchip.\row_sel[0].col_sel[6].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:229$1813 ($add).
Removed top 1 bits (of 10) from port B of cell toplevel_chip.$flatten\mchip.\row_sel[0].col_sel[6].tile.$lt$d12_sjg2_tiny_game_of_life/src/chip.v:285$634 ($lt).
Removed top 31 bits (of 32) from port B of cell toplevel_chip.$flatten\mchip.\row_sel[0].col_sel[5].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:229$1833 ($add).
Removed top 30 bits (of 32) from port Y of cell toplevel_chip.$flatten\mchip.\row_sel[0].col_sel[5].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:229$1833 ($add).
Removed top 1 bits (of 10) from port B of cell toplevel_chip.$flatten\mchip.\row_sel[0].col_sel[5].tile.$lt$d12_sjg2_tiny_game_of_life/src/chip.v:285$634 ($lt).
Removed top 31 bits (of 32) from port B of cell toplevel_chip.$flatten\mchip.\row_sel[0].col_sel[4].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:229$1853 ($add).
Removed top 30 bits (of 32) from port Y of cell toplevel_chip.$flatten\mchip.\row_sel[0].col_sel[4].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:229$1853 ($add).
Removed top 2 bits (of 10) from port B of cell toplevel_chip.$flatten\mchip.\row_sel[0].col_sel[4].tile.$lt$d12_sjg2_tiny_game_of_life/src/chip.v:285$634 ($lt).
Removed top 31 bits (of 32) from port B of cell toplevel_chip.$flatten\mchip.\row_sel[7].col_sel[7].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:231$673 ($add).
Removed top 30 bits (of 32) from port Y of cell toplevel_chip.$flatten\mchip.\row_sel[7].col_sel[7].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:231$673 ($add).
Removed top 31 bits (of 32) from port B of cell toplevel_chip.$flatten\mchip.\row_sel[0].col_sel[3].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:229$1873 ($add).
Removed top 30 bits (of 32) from port Y of cell toplevel_chip.$flatten\mchip.\row_sel[0].col_sel[3].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:229$1873 ($add).
Removed top 2 bits (of 10) from port B of cell toplevel_chip.$flatten\mchip.\row_sel[0].col_sel[3].tile.$lt$d12_sjg2_tiny_game_of_life/src/chip.v:285$634 ($lt).
Removed top 2 bits (of 3) from mux cell toplevel_chip.$flatten\mchip.$procmux$4003 ($mux).
Removed top 2 bits (of 3) from mux cell toplevel_chip.$flatten\mchip.$procmux$4009 ($mux).
Removed top 2 bits (of 3) from mux cell toplevel_chip.$flatten\mchip.$procmux$4014 ($mux).
Removed top 2 bits (of 3) from mux cell toplevel_chip.$flatten\mchip.$procmux$4017 ($mux).
Removed top 31 bits (of 32) from port B of cell toplevel_chip.$flatten\mchip.\row_sel[0].col_sel[2].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:229$1893 ($add).
Removed top 30 bits (of 32) from port Y of cell toplevel_chip.$flatten\mchip.\row_sel[0].col_sel[2].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:229$1893 ($add).
Removed top 2 bits (of 10) from port B of cell toplevel_chip.$flatten\mchip.\row_sel[0].col_sel[2].tile.$lt$d12_sjg2_tiny_game_of_life/src/chip.v:285$634 ($lt).
Removed top 31 bits (of 32) from port B of cell toplevel_chip.$flatten\mchip.\row_sel[0].col_sel[1].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:229$1913 ($add).
Removed top 30 bits (of 32) from port Y of cell toplevel_chip.$flatten\mchip.\row_sel[0].col_sel[1].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:229$1913 ($add).
Removed top 3 bits (of 10) from port B of cell toplevel_chip.$flatten\mchip.\row_sel[0].col_sel[1].tile.$lt$d12_sjg2_tiny_game_of_life/src/chip.v:285$634 ($lt).
Removed top 31 bits (of 32) from port B of cell toplevel_chip.$flatten\mchip.\row_sel[0].col_sel[0].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:229$1933 ($add).
Removed top 30 bits (of 32) from port Y of cell toplevel_chip.$flatten\mchip.\row_sel[0].col_sel[0].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:229$1933 ($add).
Removed top 4 bits (of 10) from port B of cell toplevel_chip.$flatten\mchip.\row_sel[0].col_sel[0].tile.$lt$d12_sjg2_tiny_game_of_life/src/chip.v:285$634 ($lt).
Removed top 26 bits (of 32) from port A of cell toplevel_chip.$flatten\mchip.$add$d12_sjg2_tiny_game_of_life/src/chip.v:195$21 ($add).
Removed top 25 bits (of 32) from port Y of cell toplevel_chip.$flatten\mchip.$add$d12_sjg2_tiny_game_of_life/src/chip.v:195$21 ($add).
Removed top 25 bits (of 32) from port B of cell toplevel_chip.$flatten\mchip.$shiftx$d12_sjg2_tiny_game_of_life/src/chip.v:0$18 ($shiftx).
Removed top 31 bits (of 32) from port B of cell toplevel_chip.$flatten\mchip.$add$d12_sjg2_tiny_game_of_life/src/chip.v:104$14 ($add).
Removed top 29 bits (of 32) from port Y of cell toplevel_chip.$flatten\mchip.$add$d12_sjg2_tiny_game_of_life/src/chip.v:104$14 ($add).
Removed top 31 bits (of 32) from port B of cell toplevel_chip.$flatten\mchip.$add$d12_sjg2_tiny_game_of_life/src/chip.v:100$13 ($add).
Removed top 29 bits (of 32) from port Y of cell toplevel_chip.$flatten\mchip.$add$d12_sjg2_tiny_game_of_life/src/chip.v:100$13 ($add).
Removed top 23 bits (of 32) from port B of cell toplevel_chip.$flatten\mchip.\vga.$lt$d12_sjg2_tiny_game_of_life/src/chip.v:341$651 ($lt).
Removed top 2 bits (of 4) from mux cell toplevel_chip.$flatten\mchip.$ternary$d12_sjg2_tiny_game_of_life/src/chip.v:56$5 ($mux).
Removed top 2 bits (of 4) from mux cell toplevel_chip.$flatten\mchip.$ternary$d12_sjg2_tiny_game_of_life/src/chip.v:55$4 ($mux).
Removed top 2 bits (of 3) from wire toplevel_chip.$flatten\mchip.$2\blue[2:0].
Removed top 2 bits (of 3) from wire toplevel_chip.$flatten\mchip.$2\green[2:0].
Removed top 29 bits (of 32) from wire toplevel_chip.$flatten\mchip.$add$d12_sjg2_tiny_game_of_life/src/chip.v:100$13_Y.
Removed top 30 bits (of 32) from wire toplevel_chip.$flatten\mchip.$add$d12_sjg2_tiny_game_of_life/src/chip.v:104$14_Y.
Removed top 22 bits (of 32) from wire toplevel_chip.$flatten\mchip.\vga.$add$d12_sjg2_tiny_game_of_life/src/chip.v:356$655_Y.
Removed top 13 bits (of 32) from wire toplevel_chip.$flatten\mchip.\vga.$procmux$3814_Y.

3.11. Executing PEEPOPT pass (run peephole optimizers).

3.12. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_chip..
Removed 0 unused cells and 34 unused wires.
<suppressed ~1 debug messages>

3.13. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module toplevel_chip:
  creating $macc model for $flatten\mchip.$add$d12_sjg2_tiny_game_of_life/src/chip.v:100$13 ($add).
  creating $macc model for $flatten\mchip.$add$d12_sjg2_tiny_game_of_life/src/chip.v:104$14 ($add).
  creating $macc model for $flatten\mchip.$add$d12_sjg2_tiny_game_of_life/src/chip.v:195$21 ($add).
  creating $macc model for $flatten\mchip.\row_sel[0].col_sel[0].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:229$1933 ($add).
  creating $macc model for $flatten\mchip.\row_sel[0].col_sel[0].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:235$1934 ($add).
  creating $macc model for $flatten\mchip.\row_sel[0].col_sel[0].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1935 ($add).
  creating $macc model for $flatten\mchip.\row_sel[0].col_sel[1].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:229$1913 ($add).
  creating $macc model for $flatten\mchip.\row_sel[0].col_sel[1].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:239$1914 ($add).
  creating $macc model for $flatten\mchip.\row_sel[0].col_sel[1].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1915 ($add).
  creating $macc model for $flatten\mchip.\row_sel[0].col_sel[2].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:229$1893 ($add).
  creating $macc model for $flatten\mchip.\row_sel[0].col_sel[2].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:239$1894 ($add).
  creating $macc model for $flatten\mchip.\row_sel[0].col_sel[2].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1895 ($add).
  creating $macc model for $flatten\mchip.\row_sel[0].col_sel[3].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:229$1873 ($add).
  creating $macc model for $flatten\mchip.\row_sel[0].col_sel[3].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:239$1874 ($add).
  creating $macc model for $flatten\mchip.\row_sel[0].col_sel[3].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1875 ($add).
  creating $macc model for $flatten\mchip.\row_sel[0].col_sel[4].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:229$1853 ($add).
  creating $macc model for $flatten\mchip.\row_sel[0].col_sel[4].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:239$1854 ($add).
  creating $macc model for $flatten\mchip.\row_sel[0].col_sel[4].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1855 ($add).
  creating $macc model for $flatten\mchip.\row_sel[0].col_sel[5].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:229$1833 ($add).
  creating $macc model for $flatten\mchip.\row_sel[0].col_sel[5].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:239$1834 ($add).
  creating $macc model for $flatten\mchip.\row_sel[0].col_sel[5].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1835 ($add).
  creating $macc model for $flatten\mchip.\row_sel[0].col_sel[6].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:229$1813 ($add).
  creating $macc model for $flatten\mchip.\row_sel[0].col_sel[6].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:239$1814 ($add).
  creating $macc model for $flatten\mchip.\row_sel[0].col_sel[6].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1815 ($add).
  creating $macc model for $flatten\mchip.\row_sel[0].col_sel[7].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:229$1793 ($add).
  creating $macc model for $flatten\mchip.\row_sel[0].col_sel[7].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:237$1794 ($add).
  creating $macc model for $flatten\mchip.\row_sel[0].col_sel[7].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1795 ($add).
  creating $macc model for $flatten\mchip.\row_sel[1].col_sel[0].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:233$1773 ($add).
  creating $macc model for $flatten\mchip.\row_sel[1].col_sel[0].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1775 ($add).
  creating $macc model for $flatten\mchip.\row_sel[1].col_sel[1].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:233$1753 ($add).
  creating $macc model for $flatten\mchip.\row_sel[1].col_sel[1].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:239$1754 ($add).
  creating $macc model for $flatten\mchip.\row_sel[1].col_sel[1].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1755 ($add).
  creating $macc model for $flatten\mchip.\row_sel[1].col_sel[2].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:233$1733 ($add).
  creating $macc model for $flatten\mchip.\row_sel[1].col_sel[2].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:239$1734 ($add).
  creating $macc model for $flatten\mchip.\row_sel[1].col_sel[2].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1735 ($add).
  creating $macc model for $flatten\mchip.\row_sel[1].col_sel[3].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:233$1713 ($add).
  creating $macc model for $flatten\mchip.\row_sel[1].col_sel[3].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:239$1714 ($add).
  creating $macc model for $flatten\mchip.\row_sel[1].col_sel[3].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1715 ($add).
  creating $macc model for $flatten\mchip.\row_sel[1].col_sel[4].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:233$1693 ($add).
  creating $macc model for $flatten\mchip.\row_sel[1].col_sel[4].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:239$1694 ($add).
  creating $macc model for $flatten\mchip.\row_sel[1].col_sel[4].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1695 ($add).
  creating $macc model for $flatten\mchip.\row_sel[1].col_sel[5].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:233$1673 ($add).
  creating $macc model for $flatten\mchip.\row_sel[1].col_sel[5].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:239$1674 ($add).
  creating $macc model for $flatten\mchip.\row_sel[1].col_sel[5].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1675 ($add).
  creating $macc model for $flatten\mchip.\row_sel[1].col_sel[6].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:233$1653 ($add).
  creating $macc model for $flatten\mchip.\row_sel[1].col_sel[6].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:239$1654 ($add).
  creating $macc model for $flatten\mchip.\row_sel[1].col_sel[6].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1655 ($add).
  creating $macc model for $flatten\mchip.\row_sel[1].col_sel[7].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:233$1633 ($add).
  creating $macc model for $flatten\mchip.\row_sel[1].col_sel[7].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1635 ($add).
  creating $macc model for $flatten\mchip.\row_sel[2].col_sel[0].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:233$1613 ($add).
  creating $macc model for $flatten\mchip.\row_sel[2].col_sel[0].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:235$1614 ($add).
  creating $macc model for $flatten\mchip.\row_sel[2].col_sel[0].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1615 ($add).
  creating $macc model for $flatten\mchip.\row_sel[2].col_sel[1].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:233$1593 ($add).
  creating $macc model for $flatten\mchip.\row_sel[2].col_sel[1].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:239$1594 ($add).
  creating $macc model for $flatten\mchip.\row_sel[2].col_sel[1].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1595 ($add).
  creating $macc model for $flatten\mchip.\row_sel[2].col_sel[2].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:233$1573 ($add).
  creating $macc model for $flatten\mchip.\row_sel[2].col_sel[2].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:239$1574 ($add).
  creating $macc model for $flatten\mchip.\row_sel[2].col_sel[2].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1575 ($add).
  creating $macc model for $flatten\mchip.\row_sel[2].col_sel[3].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:233$1553 ($add).
  creating $macc model for $flatten\mchip.\row_sel[2].col_sel[3].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:239$1554 ($add).
  creating $macc model for $flatten\mchip.\row_sel[2].col_sel[3].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1555 ($add).
  creating $macc model for $flatten\mchip.\row_sel[2].col_sel[4].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:233$1533 ($add).
  creating $macc model for $flatten\mchip.\row_sel[2].col_sel[4].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:239$1534 ($add).
  creating $macc model for $flatten\mchip.\row_sel[2].col_sel[4].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1535 ($add).
  creating $macc model for $flatten\mchip.\row_sel[2].col_sel[5].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:233$1513 ($add).
  creating $macc model for $flatten\mchip.\row_sel[2].col_sel[5].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:239$1514 ($add).
  creating $macc model for $flatten\mchip.\row_sel[2].col_sel[5].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1515 ($add).
  creating $macc model for $flatten\mchip.\row_sel[2].col_sel[6].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:233$1493 ($add).
  creating $macc model for $flatten\mchip.\row_sel[2].col_sel[6].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:239$1494 ($add).
  creating $macc model for $flatten\mchip.\row_sel[2].col_sel[6].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1495 ($add).
  creating $macc model for $flatten\mchip.\row_sel[2].col_sel[7].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:233$1473 ($add).
  creating $macc model for $flatten\mchip.\row_sel[2].col_sel[7].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:237$1474 ($add).
  creating $macc model for $flatten\mchip.\row_sel[2].col_sel[7].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1475 ($add).
  creating $macc model for $flatten\mchip.\row_sel[3].col_sel[0].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:233$1453 ($add).
  creating $macc model for $flatten\mchip.\row_sel[3].col_sel[0].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:235$1454 ($add).
  creating $macc model for $flatten\mchip.\row_sel[3].col_sel[0].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1455 ($add).
  creating $macc model for $flatten\mchip.\row_sel[3].col_sel[1].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:233$1433 ($add).
  creating $macc model for $flatten\mchip.\row_sel[3].col_sel[1].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:239$1434 ($add).
  creating $macc model for $flatten\mchip.\row_sel[3].col_sel[1].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1435 ($add).
  creating $macc model for $flatten\mchip.\row_sel[3].col_sel[2].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:233$1413 ($add).
  creating $macc model for $flatten\mchip.\row_sel[3].col_sel[2].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:239$1414 ($add).
  creating $macc model for $flatten\mchip.\row_sel[3].col_sel[2].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1415 ($add).
  creating $macc model for $flatten\mchip.\row_sel[3].col_sel[3].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:233$1393 ($add).
  creating $macc model for $flatten\mchip.\row_sel[3].col_sel[3].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:239$1394 ($add).
  creating $macc model for $flatten\mchip.\row_sel[3].col_sel[3].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1395 ($add).
  creating $macc model for $flatten\mchip.\row_sel[3].col_sel[4].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:233$1373 ($add).
  creating $macc model for $flatten\mchip.\row_sel[3].col_sel[4].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:239$1374 ($add).
  creating $macc model for $flatten\mchip.\row_sel[3].col_sel[4].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1375 ($add).
  creating $macc model for $flatten\mchip.\row_sel[3].col_sel[5].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:233$1353 ($add).
  creating $macc model for $flatten\mchip.\row_sel[3].col_sel[5].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:239$1354 ($add).
  creating $macc model for $flatten\mchip.\row_sel[3].col_sel[5].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1355 ($add).
  creating $macc model for $flatten\mchip.\row_sel[3].col_sel[6].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:233$1333 ($add).
  creating $macc model for $flatten\mchip.\row_sel[3].col_sel[6].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:239$1334 ($add).
  creating $macc model for $flatten\mchip.\row_sel[3].col_sel[6].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1335 ($add).
  creating $macc model for $flatten\mchip.\row_sel[3].col_sel[7].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:233$1313 ($add).
  creating $macc model for $flatten\mchip.\row_sel[3].col_sel[7].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:237$1314 ($add).
  creating $macc model for $flatten\mchip.\row_sel[3].col_sel[7].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1315 ($add).
  creating $macc model for $flatten\mchip.\row_sel[4].col_sel[0].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:233$1293 ($add).
  creating $macc model for $flatten\mchip.\row_sel[4].col_sel[0].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:235$1294 ($add).
  creating $macc model for $flatten\mchip.\row_sel[4].col_sel[0].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1295 ($add).
  creating $macc model for $flatten\mchip.\row_sel[4].col_sel[1].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:233$1273 ($add).
  creating $macc model for $flatten\mchip.\row_sel[4].col_sel[1].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:239$1274 ($add).
  creating $macc model for $flatten\mchip.\row_sel[4].col_sel[1].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1275 ($add).
  creating $macc model for $flatten\mchip.\row_sel[4].col_sel[2].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:233$1253 ($add).
  creating $macc model for $flatten\mchip.\row_sel[4].col_sel[2].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:239$1254 ($add).
  creating $macc model for $flatten\mchip.\row_sel[4].col_sel[2].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1255 ($add).
  creating $macc model for $flatten\mchip.\row_sel[4].col_sel[3].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:233$1233 ($add).
  creating $macc model for $flatten\mchip.\row_sel[4].col_sel[3].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:239$1234 ($add).
  creating $macc model for $flatten\mchip.\row_sel[4].col_sel[3].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1235 ($add).
  creating $macc model for $flatten\mchip.\row_sel[4].col_sel[4].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:233$1213 ($add).
  creating $macc model for $flatten\mchip.\row_sel[4].col_sel[4].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:239$1214 ($add).
  creating $macc model for $flatten\mchip.\row_sel[4].col_sel[4].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1215 ($add).
  creating $macc model for $flatten\mchip.\row_sel[4].col_sel[5].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:233$1193 ($add).
  creating $macc model for $flatten\mchip.\row_sel[4].col_sel[5].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:239$1194 ($add).
  creating $macc model for $flatten\mchip.\row_sel[4].col_sel[5].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1195 ($add).
  creating $macc model for $flatten\mchip.\row_sel[4].col_sel[6].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:233$1173 ($add).
  creating $macc model for $flatten\mchip.\row_sel[4].col_sel[6].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:239$1174 ($add).
  creating $macc model for $flatten\mchip.\row_sel[4].col_sel[6].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1175 ($add).
  creating $macc model for $flatten\mchip.\row_sel[4].col_sel[7].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:233$1153 ($add).
  creating $macc model for $flatten\mchip.\row_sel[4].col_sel[7].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:237$1154 ($add).
  creating $macc model for $flatten\mchip.\row_sel[4].col_sel[7].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1155 ($add).
  creating $macc model for $flatten\mchip.\row_sel[5].col_sel[0].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:233$1133 ($add).
  creating $macc model for $flatten\mchip.\row_sel[5].col_sel[0].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:235$1134 ($add).
  creating $macc model for $flatten\mchip.\row_sel[5].col_sel[0].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1135 ($add).
  creating $macc model for $flatten\mchip.\row_sel[5].col_sel[1].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:233$1113 ($add).
  creating $macc model for $flatten\mchip.\row_sel[5].col_sel[1].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:239$1114 ($add).
  creating $macc model for $flatten\mchip.\row_sel[5].col_sel[1].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1115 ($add).
  creating $macc model for $flatten\mchip.\row_sel[5].col_sel[2].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:233$1093 ($add).
  creating $macc model for $flatten\mchip.\row_sel[5].col_sel[2].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:239$1094 ($add).
  creating $macc model for $flatten\mchip.\row_sel[5].col_sel[2].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1095 ($add).
  creating $macc model for $flatten\mchip.\row_sel[5].col_sel[3].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:233$1073 ($add).
  creating $macc model for $flatten\mchip.\row_sel[5].col_sel[3].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:239$1074 ($add).
  creating $macc model for $flatten\mchip.\row_sel[5].col_sel[3].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1075 ($add).
  creating $macc model for $flatten\mchip.\row_sel[5].col_sel[4].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:233$1053 ($add).
  creating $macc model for $flatten\mchip.\row_sel[5].col_sel[4].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:239$1054 ($add).
  creating $macc model for $flatten\mchip.\row_sel[5].col_sel[4].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1055 ($add).
  creating $macc model for $flatten\mchip.\row_sel[5].col_sel[5].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:233$1033 ($add).
  creating $macc model for $flatten\mchip.\row_sel[5].col_sel[5].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:239$1034 ($add).
  creating $macc model for $flatten\mchip.\row_sel[5].col_sel[5].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1035 ($add).
  creating $macc model for $flatten\mchip.\row_sel[5].col_sel[6].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:233$1013 ($add).
  creating $macc model for $flatten\mchip.\row_sel[5].col_sel[6].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:239$1014 ($add).
  creating $macc model for $flatten\mchip.\row_sel[5].col_sel[6].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1015 ($add).
  creating $macc model for $flatten\mchip.\row_sel[5].col_sel[7].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:233$993 ($add).
  creating $macc model for $flatten\mchip.\row_sel[5].col_sel[7].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:237$994 ($add).
  creating $macc model for $flatten\mchip.\row_sel[5].col_sel[7].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$995 ($add).
  creating $macc model for $flatten\mchip.\row_sel[6].col_sel[0].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:233$973 ($add).
  creating $macc model for $flatten\mchip.\row_sel[6].col_sel[0].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:235$974 ($add).
  creating $macc model for $flatten\mchip.\row_sel[6].col_sel[0].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$975 ($add).
  creating $macc model for $flatten\mchip.\row_sel[6].col_sel[1].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:233$953 ($add).
  creating $macc model for $flatten\mchip.\row_sel[6].col_sel[1].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:239$954 ($add).
  creating $macc model for $flatten\mchip.\row_sel[6].col_sel[1].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$955 ($add).
  creating $macc model for $flatten\mchip.\row_sel[6].col_sel[2].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:233$933 ($add).
  creating $macc model for $flatten\mchip.\row_sel[6].col_sel[2].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:239$934 ($add).
  creating $macc model for $flatten\mchip.\row_sel[6].col_sel[2].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$935 ($add).
  creating $macc model for $flatten\mchip.\row_sel[6].col_sel[3].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:233$913 ($add).
  creating $macc model for $flatten\mchip.\row_sel[6].col_sel[3].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:239$914 ($add).
  creating $macc model for $flatten\mchip.\row_sel[6].col_sel[3].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$915 ($add).
  creating $macc model for $flatten\mchip.\row_sel[6].col_sel[4].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:233$893 ($add).
  creating $macc model for $flatten\mchip.\row_sel[6].col_sel[4].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:239$894 ($add).
  creating $macc model for $flatten\mchip.\row_sel[6].col_sel[4].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$895 ($add).
  creating $macc model for $flatten\mchip.\row_sel[6].col_sel[5].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:233$873 ($add).
  creating $macc model for $flatten\mchip.\row_sel[6].col_sel[5].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:239$874 ($add).
  creating $macc model for $flatten\mchip.\row_sel[6].col_sel[5].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$875 ($add).
  creating $macc model for $flatten\mchip.\row_sel[6].col_sel[6].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:233$853 ($add).
  creating $macc model for $flatten\mchip.\row_sel[6].col_sel[6].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:239$854 ($add).
  creating $macc model for $flatten\mchip.\row_sel[6].col_sel[6].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$855 ($add).
  creating $macc model for $flatten\mchip.\row_sel[6].col_sel[7].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:233$833 ($add).
  creating $macc model for $flatten\mchip.\row_sel[6].col_sel[7].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:237$834 ($add).
  creating $macc model for $flatten\mchip.\row_sel[6].col_sel[7].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$835 ($add).
  creating $macc model for $flatten\mchip.\row_sel[7].col_sel[0].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:231$813 ($add).
  creating $macc model for $flatten\mchip.\row_sel[7].col_sel[0].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:235$814 ($add).
  creating $macc model for $flatten\mchip.\row_sel[7].col_sel[0].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$815 ($add).
  creating $macc model for $flatten\mchip.\row_sel[7].col_sel[1].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:239$794 ($add).
  creating $macc model for $flatten\mchip.\row_sel[7].col_sel[1].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$795 ($add).
  creating $macc model for $flatten\mchip.\row_sel[7].col_sel[2].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:231$773 ($add).
  creating $macc model for $flatten\mchip.\row_sel[7].col_sel[2].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:239$774 ($add).
  creating $macc model for $flatten\mchip.\row_sel[7].col_sel[2].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$775 ($add).
  creating $macc model for $flatten\mchip.\row_sel[7].col_sel[3].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:231$753 ($add).
  creating $macc model for $flatten\mchip.\row_sel[7].col_sel[3].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:239$754 ($add).
  creating $macc model for $flatten\mchip.\row_sel[7].col_sel[3].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$755 ($add).
  creating $macc model for $flatten\mchip.\row_sel[7].col_sel[4].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:231$733 ($add).
  creating $macc model for $flatten\mchip.\row_sel[7].col_sel[4].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:239$734 ($add).
  creating $macc model for $flatten\mchip.\row_sel[7].col_sel[4].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$735 ($add).
  creating $macc model for $flatten\mchip.\row_sel[7].col_sel[5].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:231$713 ($add).
  creating $macc model for $flatten\mchip.\row_sel[7].col_sel[5].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:239$714 ($add).
  creating $macc model for $flatten\mchip.\row_sel[7].col_sel[5].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$715 ($add).
  creating $macc model for $flatten\mchip.\row_sel[7].col_sel[6].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:239$694 ($add).
  creating $macc model for $flatten\mchip.\row_sel[7].col_sel[6].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$695 ($add).
  creating $macc model for $flatten\mchip.\row_sel[7].col_sel[7].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:231$673 ($add).
  creating $macc model for $flatten\mchip.\row_sel[7].col_sel[7].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:237$674 ($add).
  creating $macc model for $flatten\mchip.\row_sel[7].col_sel[7].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$675 ($add).
  creating $macc model for $flatten\mchip.\vga.$add$d12_sjg2_tiny_game_of_life/src/chip.v:356$655 ($add).
  creating $macc model for $flatten\mchip.\vga.$add$d12_sjg2_tiny_game_of_life/src/chip.v:362$660 ($add).
  creating $macc model for $flatten\mchip.\vga.$add$d12_sjg2_tiny_game_of_life/src/chip.v:369$665 ($add).
  merging $macc model for $flatten\mchip.\row_sel[7].col_sel[7].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:237$674 into $flatten\mchip.\row_sel[7].col_sel[7].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$675.
  merging $macc model for $flatten\mchip.\row_sel[7].col_sel[7].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:231$673 into $flatten\mchip.\row_sel[7].col_sel[7].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$675.
  merging $macc model for $flatten\mchip.\row_sel[7].col_sel[6].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:239$694 into $flatten\mchip.\row_sel[7].col_sel[6].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$695.
  merging $macc model for $flatten\mchip.\row_sel[7].col_sel[5].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:239$714 into $flatten\mchip.\row_sel[7].col_sel[5].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$715.
  merging $macc model for $flatten\mchip.\row_sel[7].col_sel[5].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:231$713 into $flatten\mchip.\row_sel[7].col_sel[5].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$715.
  merging $macc model for $flatten\mchip.\row_sel[7].col_sel[4].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:239$734 into $flatten\mchip.\row_sel[7].col_sel[4].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$735.
  merging $macc model for $flatten\mchip.\row_sel[7].col_sel[4].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:231$733 into $flatten\mchip.\row_sel[7].col_sel[4].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$735.
  merging $macc model for $flatten\mchip.\row_sel[7].col_sel[3].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:239$754 into $flatten\mchip.\row_sel[7].col_sel[3].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$755.
  merging $macc model for $flatten\mchip.\row_sel[7].col_sel[3].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:231$753 into $flatten\mchip.\row_sel[7].col_sel[3].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$755.
  merging $macc model for $flatten\mchip.\row_sel[7].col_sel[2].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:239$774 into $flatten\mchip.\row_sel[7].col_sel[2].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$775.
  merging $macc model for $flatten\mchip.\row_sel[7].col_sel[2].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:231$773 into $flatten\mchip.\row_sel[7].col_sel[2].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$775.
  merging $macc model for $flatten\mchip.\row_sel[7].col_sel[1].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:239$794 into $flatten\mchip.\row_sel[7].col_sel[1].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$795.
  merging $macc model for $flatten\mchip.\row_sel[7].col_sel[0].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:235$814 into $flatten\mchip.\row_sel[7].col_sel[0].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$815.
  merging $macc model for $flatten\mchip.\row_sel[7].col_sel[0].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:231$813 into $flatten\mchip.\row_sel[7].col_sel[0].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$815.
  merging $macc model for $flatten\mchip.\row_sel[6].col_sel[7].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:233$833 into $flatten\mchip.\row_sel[6].col_sel[7].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$835.
  merging $macc model for $flatten\mchip.\row_sel[6].col_sel[6].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:239$854 into $flatten\mchip.\row_sel[6].col_sel[6].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$855.
  merging $macc model for $flatten\mchip.\row_sel[6].col_sel[6].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:233$853 into $flatten\mchip.\row_sel[6].col_sel[6].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$855.
  merging $macc model for $flatten\mchip.\row_sel[6].col_sel[5].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:239$874 into $flatten\mchip.\row_sel[6].col_sel[5].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$875.
  merging $macc model for $flatten\mchip.\row_sel[6].col_sel[5].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:233$873 into $flatten\mchip.\row_sel[6].col_sel[5].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$875.
  merging $macc model for $flatten\mchip.\row_sel[6].col_sel[4].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:239$894 into $flatten\mchip.\row_sel[6].col_sel[4].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$895.
  merging $macc model for $flatten\mchip.\row_sel[6].col_sel[4].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:233$893 into $flatten\mchip.\row_sel[6].col_sel[4].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$895.
  merging $macc model for $flatten\mchip.\row_sel[6].col_sel[3].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:239$914 into $flatten\mchip.\row_sel[6].col_sel[3].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$915.
  merging $macc model for $flatten\mchip.\row_sel[6].col_sel[3].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:233$913 into $flatten\mchip.\row_sel[6].col_sel[3].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$915.
  merging $macc model for $flatten\mchip.\row_sel[6].col_sel[2].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:239$934 into $flatten\mchip.\row_sel[6].col_sel[2].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$935.
  merging $macc model for $flatten\mchip.\row_sel[6].col_sel[2].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:233$933 into $flatten\mchip.\row_sel[6].col_sel[2].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$935.
  merging $macc model for $flatten\mchip.\row_sel[6].col_sel[1].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:239$954 into $flatten\mchip.\row_sel[6].col_sel[1].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$955.
  merging $macc model for $flatten\mchip.\row_sel[6].col_sel[1].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:233$953 into $flatten\mchip.\row_sel[6].col_sel[1].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$955.
  merging $macc model for $flatten\mchip.\row_sel[6].col_sel[0].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:233$973 into $flatten\mchip.\row_sel[6].col_sel[0].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$975.
  merging $macc model for $flatten\mchip.\row_sel[5].col_sel[7].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:237$994 into $flatten\mchip.\row_sel[5].col_sel[7].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$995.
  merging $macc model for $flatten\mchip.\row_sel[5].col_sel[7].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:233$993 into $flatten\mchip.\row_sel[5].col_sel[7].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$995.
  merging $macc model for $flatten\mchip.\row_sel[5].col_sel[6].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:239$1014 into $flatten\mchip.\row_sel[5].col_sel[6].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1015.
  merging $macc model for $flatten\mchip.\row_sel[5].col_sel[6].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:233$1013 into $flatten\mchip.\row_sel[5].col_sel[6].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1015.
  merging $macc model for $flatten\mchip.\row_sel[5].col_sel[5].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:239$1034 into $flatten\mchip.\row_sel[5].col_sel[5].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1035.
  merging $macc model for $flatten\mchip.\row_sel[5].col_sel[5].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:233$1033 into $flatten\mchip.\row_sel[5].col_sel[5].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1035.
  merging $macc model for $flatten\mchip.\row_sel[5].col_sel[4].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:239$1054 into $flatten\mchip.\row_sel[5].col_sel[4].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1055.
  merging $macc model for $flatten\mchip.\row_sel[5].col_sel[4].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:233$1053 into $flatten\mchip.\row_sel[5].col_sel[4].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1055.
  merging $macc model for $flatten\mchip.\row_sel[5].col_sel[3].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:239$1074 into $flatten\mchip.\row_sel[5].col_sel[3].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1075.
  merging $macc model for $flatten\mchip.\row_sel[5].col_sel[3].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:233$1073 into $flatten\mchip.\row_sel[5].col_sel[3].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1075.
  merging $macc model for $flatten\mchip.\row_sel[5].col_sel[2].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:239$1094 into $flatten\mchip.\row_sel[5].col_sel[2].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1095.
  merging $macc model for $flatten\mchip.\row_sel[5].col_sel[2].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:233$1093 into $flatten\mchip.\row_sel[5].col_sel[2].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1095.
  merging $macc model for $flatten\mchip.\row_sel[5].col_sel[1].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:239$1114 into $flatten\mchip.\row_sel[5].col_sel[1].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1115.
  merging $macc model for $flatten\mchip.\row_sel[5].col_sel[1].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:233$1113 into $flatten\mchip.\row_sel[5].col_sel[1].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1115.
  merging $macc model for $flatten\mchip.\row_sel[5].col_sel[0].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:235$1134 into $flatten\mchip.\row_sel[5].col_sel[0].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1135.
  merging $macc model for $flatten\mchip.\row_sel[5].col_sel[0].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:233$1133 into $flatten\mchip.\row_sel[5].col_sel[0].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1135.
  merging $macc model for $flatten\mchip.\row_sel[4].col_sel[7].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:237$1154 into $flatten\mchip.\row_sel[4].col_sel[7].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1155.
  merging $macc model for $flatten\mchip.\row_sel[4].col_sel[7].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:233$1153 into $flatten\mchip.\row_sel[4].col_sel[7].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1155.
  merging $macc model for $flatten\mchip.\row_sel[4].col_sel[6].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:239$1174 into $flatten\mchip.\row_sel[4].col_sel[6].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1175.
  merging $macc model for $flatten\mchip.\row_sel[4].col_sel[6].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:233$1173 into $flatten\mchip.\row_sel[4].col_sel[6].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1175.
  merging $macc model for $flatten\mchip.\row_sel[4].col_sel[5].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:239$1194 into $flatten\mchip.\row_sel[4].col_sel[5].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1195.
  merging $macc model for $flatten\mchip.\row_sel[4].col_sel[5].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:233$1193 into $flatten\mchip.\row_sel[4].col_sel[5].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1195.
  merging $macc model for $flatten\mchip.\row_sel[4].col_sel[4].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:239$1214 into $flatten\mchip.\row_sel[4].col_sel[4].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1215.
  merging $macc model for $flatten\mchip.\row_sel[4].col_sel[4].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:233$1213 into $flatten\mchip.\row_sel[4].col_sel[4].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1215.
  merging $macc model for $flatten\mchip.\row_sel[4].col_sel[3].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:239$1234 into $flatten\mchip.\row_sel[4].col_sel[3].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1235.
  merging $macc model for $flatten\mchip.\row_sel[4].col_sel[3].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:233$1233 into $flatten\mchip.\row_sel[4].col_sel[3].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1235.
  merging $macc model for $flatten\mchip.\row_sel[4].col_sel[2].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:239$1254 into $flatten\mchip.\row_sel[4].col_sel[2].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1255.
  merging $macc model for $flatten\mchip.\row_sel[4].col_sel[2].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:233$1253 into $flatten\mchip.\row_sel[4].col_sel[2].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1255.
  merging $macc model for $flatten\mchip.\row_sel[4].col_sel[1].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:239$1274 into $flatten\mchip.\row_sel[4].col_sel[1].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1275.
  merging $macc model for $flatten\mchip.\row_sel[4].col_sel[1].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:233$1273 into $flatten\mchip.\row_sel[4].col_sel[1].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1275.
  merging $macc model for $flatten\mchip.\row_sel[4].col_sel[0].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:235$1294 into $flatten\mchip.\row_sel[4].col_sel[0].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1295.
  merging $macc model for $flatten\mchip.\row_sel[4].col_sel[0].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:233$1293 into $flatten\mchip.\row_sel[4].col_sel[0].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1295.
  merging $macc model for $flatten\mchip.\row_sel[3].col_sel[7].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:237$1314 into $flatten\mchip.\row_sel[3].col_sel[7].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1315.
  merging $macc model for $flatten\mchip.\row_sel[3].col_sel[7].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:233$1313 into $flatten\mchip.\row_sel[3].col_sel[7].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1315.
  merging $macc model for $flatten\mchip.\row_sel[3].col_sel[6].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:239$1334 into $flatten\mchip.\row_sel[3].col_sel[6].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1335.
  merging $macc model for $flatten\mchip.\row_sel[3].col_sel[6].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:233$1333 into $flatten\mchip.\row_sel[3].col_sel[6].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1335.
  merging $macc model for $flatten\mchip.\row_sel[3].col_sel[5].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:239$1354 into $flatten\mchip.\row_sel[3].col_sel[5].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1355.
  merging $macc model for $flatten\mchip.\row_sel[3].col_sel[5].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:233$1353 into $flatten\mchip.\row_sel[3].col_sel[5].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1355.
  merging $macc model for $flatten\mchip.\row_sel[3].col_sel[4].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:239$1374 into $flatten\mchip.\row_sel[3].col_sel[4].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1375.
  merging $macc model for $flatten\mchip.\row_sel[3].col_sel[4].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:233$1373 into $flatten\mchip.\row_sel[3].col_sel[4].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1375.
  merging $macc model for $flatten\mchip.\row_sel[3].col_sel[3].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:239$1394 into $flatten\mchip.\row_sel[3].col_sel[3].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1395.
  merging $macc model for $flatten\mchip.\row_sel[3].col_sel[3].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:233$1393 into $flatten\mchip.\row_sel[3].col_sel[3].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1395.
  merging $macc model for $flatten\mchip.\row_sel[3].col_sel[2].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:239$1414 into $flatten\mchip.\row_sel[3].col_sel[2].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1415.
  merging $macc model for $flatten\mchip.\row_sel[3].col_sel[2].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:233$1413 into $flatten\mchip.\row_sel[3].col_sel[2].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1415.
  merging $macc model for $flatten\mchip.\row_sel[3].col_sel[1].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:239$1434 into $flatten\mchip.\row_sel[3].col_sel[1].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1435.
  merging $macc model for $flatten\mchip.\row_sel[3].col_sel[1].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:233$1433 into $flatten\mchip.\row_sel[3].col_sel[1].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1435.
  merging $macc model for $flatten\mchip.\row_sel[3].col_sel[0].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:235$1454 into $flatten\mchip.\row_sel[3].col_sel[0].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1455.
  merging $macc model for $flatten\mchip.\row_sel[3].col_sel[0].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:233$1453 into $flatten\mchip.\row_sel[3].col_sel[0].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1455.
  merging $macc model for $flatten\mchip.\row_sel[2].col_sel[7].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:237$1474 into $flatten\mchip.\row_sel[2].col_sel[7].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1475.
  merging $macc model for $flatten\mchip.\row_sel[2].col_sel[7].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:233$1473 into $flatten\mchip.\row_sel[2].col_sel[7].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1475.
  merging $macc model for $flatten\mchip.\row_sel[2].col_sel[6].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:239$1494 into $flatten\mchip.\row_sel[2].col_sel[6].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1495.
  merging $macc model for $flatten\mchip.\row_sel[2].col_sel[6].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:233$1493 into $flatten\mchip.\row_sel[2].col_sel[6].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1495.
  merging $macc model for $flatten\mchip.\row_sel[2].col_sel[5].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:239$1514 into $flatten\mchip.\row_sel[2].col_sel[5].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1515.
  merging $macc model for $flatten\mchip.\row_sel[2].col_sel[5].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:233$1513 into $flatten\mchip.\row_sel[2].col_sel[5].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1515.
  merging $macc model for $flatten\mchip.\row_sel[2].col_sel[4].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:239$1534 into $flatten\mchip.\row_sel[2].col_sel[4].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1535.
  merging $macc model for $flatten\mchip.\row_sel[2].col_sel[4].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:233$1533 into $flatten\mchip.\row_sel[2].col_sel[4].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1535.
  merging $macc model for $flatten\mchip.\row_sel[2].col_sel[3].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:239$1554 into $flatten\mchip.\row_sel[2].col_sel[3].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1555.
  merging $macc model for $flatten\mchip.\row_sel[2].col_sel[3].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:233$1553 into $flatten\mchip.\row_sel[2].col_sel[3].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1555.
  merging $macc model for $flatten\mchip.\row_sel[2].col_sel[2].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:239$1574 into $flatten\mchip.\row_sel[2].col_sel[2].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1575.
  merging $macc model for $flatten\mchip.\row_sel[2].col_sel[2].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:233$1573 into $flatten\mchip.\row_sel[2].col_sel[2].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1575.
  merging $macc model for $flatten\mchip.\row_sel[2].col_sel[1].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:239$1594 into $flatten\mchip.\row_sel[2].col_sel[1].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1595.
  merging $macc model for $flatten\mchip.\row_sel[2].col_sel[1].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:233$1593 into $flatten\mchip.\row_sel[2].col_sel[1].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1595.
  merging $macc model for $flatten\mchip.\row_sel[2].col_sel[0].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:235$1614 into $flatten\mchip.\row_sel[2].col_sel[0].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1615.
  merging $macc model for $flatten\mchip.\row_sel[2].col_sel[0].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:233$1613 into $flatten\mchip.\row_sel[2].col_sel[0].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1615.
  merging $macc model for $flatten\mchip.\row_sel[1].col_sel[7].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:233$1633 into $flatten\mchip.\row_sel[1].col_sel[7].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1635.
  merging $macc model for $flatten\mchip.\row_sel[1].col_sel[6].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:239$1654 into $flatten\mchip.\row_sel[1].col_sel[6].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1655.
  merging $macc model for $flatten\mchip.\row_sel[1].col_sel[6].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:233$1653 into $flatten\mchip.\row_sel[1].col_sel[6].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1655.
  merging $macc model for $flatten\mchip.\row_sel[1].col_sel[5].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:239$1674 into $flatten\mchip.\row_sel[1].col_sel[5].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1675.
  merging $macc model for $flatten\mchip.\row_sel[1].col_sel[5].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:233$1673 into $flatten\mchip.\row_sel[1].col_sel[5].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1675.
  merging $macc model for $flatten\mchip.\row_sel[1].col_sel[4].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:239$1694 into $flatten\mchip.\row_sel[1].col_sel[4].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1695.
  merging $macc model for $flatten\mchip.\row_sel[1].col_sel[4].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:233$1693 into $flatten\mchip.\row_sel[1].col_sel[4].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1695.
  merging $macc model for $flatten\mchip.\row_sel[1].col_sel[3].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:239$1714 into $flatten\mchip.\row_sel[1].col_sel[3].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1715.
  merging $macc model for $flatten\mchip.\row_sel[1].col_sel[3].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:233$1713 into $flatten\mchip.\row_sel[1].col_sel[3].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1715.
  merging $macc model for $flatten\mchip.\row_sel[1].col_sel[2].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:239$1734 into $flatten\mchip.\row_sel[1].col_sel[2].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1735.
  merging $macc model for $flatten\mchip.\row_sel[1].col_sel[2].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:233$1733 into $flatten\mchip.\row_sel[1].col_sel[2].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1735.
  merging $macc model for $flatten\mchip.\row_sel[1].col_sel[1].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:239$1754 into $flatten\mchip.\row_sel[1].col_sel[1].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1755.
  merging $macc model for $flatten\mchip.\row_sel[1].col_sel[1].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:233$1753 into $flatten\mchip.\row_sel[1].col_sel[1].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1755.
  merging $macc model for $flatten\mchip.\row_sel[1].col_sel[0].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:233$1773 into $flatten\mchip.\row_sel[1].col_sel[0].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1775.
  merging $macc model for $flatten\mchip.\row_sel[0].col_sel[7].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:237$1794 into $flatten\mchip.\row_sel[0].col_sel[7].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1795.
  merging $macc model for $flatten\mchip.\row_sel[0].col_sel[7].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:229$1793 into $flatten\mchip.\row_sel[0].col_sel[7].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1795.
  merging $macc model for $flatten\mchip.\row_sel[0].col_sel[6].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:239$1814 into $flatten\mchip.\row_sel[0].col_sel[6].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1815.
  merging $macc model for $flatten\mchip.\row_sel[0].col_sel[5].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:239$1834 into $flatten\mchip.\row_sel[0].col_sel[5].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1835.
  merging $macc model for $flatten\mchip.\row_sel[0].col_sel[5].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:229$1833 into $flatten\mchip.\row_sel[0].col_sel[5].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1835.
  merging $macc model for $flatten\mchip.\row_sel[0].col_sel[4].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:239$1854 into $flatten\mchip.\row_sel[0].col_sel[4].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1855.
  merging $macc model for $flatten\mchip.\row_sel[0].col_sel[4].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:229$1853 into $flatten\mchip.\row_sel[0].col_sel[4].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1855.
  merging $macc model for $flatten\mchip.\row_sel[0].col_sel[3].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:239$1874 into $flatten\mchip.\row_sel[0].col_sel[3].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1875.
  merging $macc model for $flatten\mchip.\row_sel[0].col_sel[3].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:229$1873 into $flatten\mchip.\row_sel[0].col_sel[3].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1875.
  merging $macc model for $flatten\mchip.\row_sel[0].col_sel[2].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:239$1894 into $flatten\mchip.\row_sel[0].col_sel[2].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1895.
  merging $macc model for $flatten\mchip.\row_sel[0].col_sel[2].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:229$1893 into $flatten\mchip.\row_sel[0].col_sel[2].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1895.
  merging $macc model for $flatten\mchip.\row_sel[0].col_sel[1].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:239$1914 into $flatten\mchip.\row_sel[0].col_sel[1].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1915.
  merging $macc model for $flatten\mchip.\row_sel[0].col_sel[0].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:235$1934 into $flatten\mchip.\row_sel[0].col_sel[0].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1935.
  merging $macc model for $flatten\mchip.\row_sel[0].col_sel[0].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:229$1933 into $flatten\mchip.\row_sel[0].col_sel[0].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1935.
  creating $alu model for $macc $flatten\mchip.\row_sel[1].col_sel[7].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1635.
  creating $alu model for $macc $flatten\mchip.\row_sel[6].col_sel[7].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:237$834.
  creating $alu model for $macc $flatten\mchip.\row_sel[6].col_sel[7].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$835.
  creating $alu model for $macc $flatten\mchip.\row_sel[7].col_sel[1].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$795.
  creating $alu model for $macc $flatten\mchip.\row_sel[1].col_sel[0].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1775.
  creating $alu model for $macc $flatten\mchip.\row_sel[0].col_sel[6].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1815.
  creating $alu model for $macc $flatten\mchip.\row_sel[0].col_sel[6].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:229$1813.
  creating $alu model for $macc $flatten\mchip.\row_sel[6].col_sel[0].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:235$974.
  creating $alu model for $macc $flatten\mchip.\row_sel[6].col_sel[0].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$975.
  creating $alu model for $macc $flatten\mchip.\row_sel[7].col_sel[6].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$695.
  creating $alu model for $macc $flatten\mchip.\row_sel[0].col_sel[1].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1915.
  creating $alu model for $macc $flatten\mchip.\vga.$add$d12_sjg2_tiny_game_of_life/src/chip.v:356$655.
  creating $alu model for $macc $flatten\mchip.\row_sel[0].col_sel[1].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:229$1913.
  creating $alu model for $macc $flatten\mchip.\vga.$add$d12_sjg2_tiny_game_of_life/src/chip.v:362$660.
  creating $alu model for $macc $flatten\mchip.\vga.$add$d12_sjg2_tiny_game_of_life/src/chip.v:369$665.
  creating $alu model for $macc $flatten\mchip.$add$d12_sjg2_tiny_game_of_life/src/chip.v:195$21.
  creating $alu model for $macc $flatten\mchip.$add$d12_sjg2_tiny_game_of_life/src/chip.v:104$14.
  creating $alu model for $macc $flatten\mchip.$add$d12_sjg2_tiny_game_of_life/src/chip.v:100$13.
  creating $macc cell for $flatten\mchip.\row_sel[4].col_sel[7].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1155: $auto$alumacc.cc:365:replace_macc$4914
  creating $macc cell for $flatten\mchip.\row_sel[2].col_sel[1].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1595: $auto$alumacc.cc:365:replace_macc$4915
  creating $macc cell for $flatten\mchip.\row_sel[6].col_sel[5].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$875: $auto$alumacc.cc:365:replace_macc$4916
  creating $macc cell for $flatten\mchip.\row_sel[3].col_sel[5].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1355: $auto$alumacc.cc:365:replace_macc$4917
  creating $macc cell for $flatten\mchip.\row_sel[2].col_sel[0].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1615: $auto$alumacc.cc:365:replace_macc$4918
  creating $macc cell for $flatten\mchip.\row_sel[5].col_sel[5].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1035: $auto$alumacc.cc:365:replace_macc$4919
  creating $macc cell for $flatten\mchip.\row_sel[6].col_sel[6].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$855: $auto$alumacc.cc:365:replace_macc$4920
  creating $macc cell for $flatten\mchip.\row_sel[5].col_sel[1].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1115: $auto$alumacc.cc:365:replace_macc$4921
  creating $macc cell for $flatten\mchip.\row_sel[4].col_sel[2].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1255: $auto$alumacc.cc:365:replace_macc$4922
  creating $macc cell for $flatten\mchip.\row_sel[1].col_sel[6].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1655: $auto$alumacc.cc:365:replace_macc$4923
  creating $macc cell for $flatten\mchip.\row_sel[2].col_sel[2].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1575: $auto$alumacc.cc:365:replace_macc$4924
  creating $macc cell for $flatten\mchip.\row_sel[6].col_sel[4].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$895: $auto$alumacc.cc:365:replace_macc$4925
  creating $macc cell for $flatten\mchip.\row_sel[1].col_sel[5].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1675: $auto$alumacc.cc:365:replace_macc$4926
  creating $macc cell for $flatten\mchip.\row_sel[3].col_sel[4].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1375: $auto$alumacc.cc:365:replace_macc$4927
  creating $macc cell for $flatten\mchip.\row_sel[5].col_sel[0].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1135: $auto$alumacc.cc:365:replace_macc$4928
  creating $macc cell for $flatten\mchip.\row_sel[1].col_sel[4].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1695: $auto$alumacc.cc:365:replace_macc$4929
  creating $macc cell for $flatten\mchip.\row_sel[7].col_sel[0].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$815: $auto$alumacc.cc:365:replace_macc$4930
  creating $macc cell for $flatten\mchip.\row_sel[5].col_sel[6].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1015: $auto$alumacc.cc:365:replace_macc$4931
  creating $macc cell for $flatten\mchip.\row_sel[1].col_sel[3].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1715: $auto$alumacc.cc:365:replace_macc$4932
  creating $macc cell for $flatten\mchip.\row_sel[3].col_sel[6].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1335: $auto$alumacc.cc:365:replace_macc$4933
  creating $macc cell for $flatten\mchip.\row_sel[3].col_sel[3].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1395: $auto$alumacc.cc:365:replace_macc$4934
  creating $macc cell for $flatten\mchip.\row_sel[1].col_sel[2].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1735: $auto$alumacc.cc:365:replace_macc$4935
  creating $macc cell for $flatten\mchip.\row_sel[5].col_sel[2].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1095: $auto$alumacc.cc:365:replace_macc$4936
  creating $macc cell for $flatten\mchip.\row_sel[7].col_sel[2].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$775: $auto$alumacc.cc:365:replace_macc$4937
  creating $macc cell for $flatten\mchip.\row_sel[1].col_sel[1].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1755: $auto$alumacc.cc:365:replace_macc$4938
  creating $macc cell for $flatten\mchip.\row_sel[4].col_sel[1].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1275: $auto$alumacc.cc:365:replace_macc$4939
  creating $macc cell for $flatten\mchip.\row_sel[3].col_sel[2].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1415: $auto$alumacc.cc:365:replace_macc$4940
  creating $macc cell for $flatten\mchip.\row_sel[2].col_sel[3].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1555: $auto$alumacc.cc:365:replace_macc$4941
  creating $macc cell for $flatten\mchip.\row_sel[7].col_sel[3].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$755: $auto$alumacc.cc:365:replace_macc$4942
  creating $macc cell for $flatten\mchip.\row_sel[0].col_sel[7].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1795: $auto$alumacc.cc:365:replace_macc$4943
  creating $macc cell for $flatten\mchip.\row_sel[5].col_sel[7].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$995: $auto$alumacc.cc:365:replace_macc$4944
  creating $macc cell for $flatten\mchip.\row_sel[4].col_sel[4].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1215: $auto$alumacc.cc:365:replace_macc$4945
  creating $macc cell for $flatten\mchip.\row_sel[5].col_sel[4].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1055: $auto$alumacc.cc:365:replace_macc$4946
  creating $macc cell for $flatten\mchip.\row_sel[7].col_sel[4].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$735: $auto$alumacc.cc:365:replace_macc$4947
  creating $macc cell for $flatten\mchip.\row_sel[6].col_sel[3].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$915: $auto$alumacc.cc:365:replace_macc$4948
  creating $macc cell for $flatten\mchip.\row_sel[0].col_sel[5].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1835: $auto$alumacc.cc:365:replace_macc$4949
  creating $macc cell for $flatten\mchip.\row_sel[3].col_sel[1].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1435: $auto$alumacc.cc:365:replace_macc$4950
  creating $macc cell for $flatten\mchip.\row_sel[2].col_sel[4].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1535: $auto$alumacc.cc:365:replace_macc$4951
  creating $macc cell for $flatten\mchip.\row_sel[0].col_sel[4].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1855: $auto$alumacc.cc:365:replace_macc$4952
  creating $macc cell for $flatten\mchip.\row_sel[7].col_sel[5].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$715: $auto$alumacc.cc:365:replace_macc$4953
  creating $macc cell for $flatten\mchip.\row_sel[4].col_sel[3].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1235: $auto$alumacc.cc:365:replace_macc$4954
  creating $macc cell for $flatten\mchip.\row_sel[0].col_sel[3].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1875: $auto$alumacc.cc:365:replace_macc$4955
  creating $macc cell for $flatten\mchip.\row_sel[3].col_sel[7].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1315: $auto$alumacc.cc:365:replace_macc$4956
  creating $macc cell for $flatten\mchip.\row_sel[3].col_sel[0].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1455: $auto$alumacc.cc:365:replace_macc$4957
  creating $macc cell for $flatten\mchip.\row_sel[0].col_sel[2].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1895: $auto$alumacc.cc:365:replace_macc$4958
  creating $macc cell for $flatten\mchip.\row_sel[4].col_sel[6].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1175: $auto$alumacc.cc:365:replace_macc$4959
  creating $macc cell for $flatten\mchip.\row_sel[7].col_sel[7].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$675: $auto$alumacc.cc:365:replace_macc$4960
  creating $macc cell for $flatten\mchip.\row_sel[2].col_sel[5].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1515: $auto$alumacc.cc:365:replace_macc$4961
  creating $macc cell for $flatten\mchip.\row_sel[6].col_sel[2].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$935: $auto$alumacc.cc:365:replace_macc$4962
  creating $macc cell for $flatten\mchip.\row_sel[4].col_sel[5].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1195: $auto$alumacc.cc:365:replace_macc$4963
  creating $macc cell for $flatten\mchip.\row_sel[0].col_sel[0].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1935: $auto$alumacc.cc:365:replace_macc$4964
  creating $macc cell for $flatten\mchip.\row_sel[2].col_sel[6].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1495: $auto$alumacc.cc:365:replace_macc$4965
  creating $macc cell for $flatten\mchip.\row_sel[5].col_sel[3].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1075: $auto$alumacc.cc:365:replace_macc$4966
  creating $macc cell for $flatten\mchip.\row_sel[6].col_sel[1].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$955: $auto$alumacc.cc:365:replace_macc$4967
  creating $macc cell for $flatten\mchip.\row_sel[2].col_sel[7].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1475: $auto$alumacc.cc:365:replace_macc$4968
  creating $macc cell for $flatten\mchip.\row_sel[4].col_sel[0].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1295: $auto$alumacc.cc:365:replace_macc$4969
  creating $alu model for $flatten\mchip.\row_sel[0].col_sel[0].tile.$gt$d12_sjg2_tiny_game_of_life/src/chip.v:285$635 ($gt): new $alu
  creating $alu model for $flatten\mchip.\row_sel[0].col_sel[0].tile.$gt$d12_sjg2_tiny_game_of_life/src/chip.v:285$637 ($gt): new $alu
  creating $alu model for $flatten\mchip.\row_sel[0].col_sel[0].tile.$lt$d12_sjg2_tiny_game_of_life/src/chip.v:285$634 ($lt): new $alu
  creating $alu model for $flatten\mchip.\row_sel[0].col_sel[0].tile.$lt$d12_sjg2_tiny_game_of_life/src/chip.v:285$639 ($lt): new $alu
  creating $alu model for $flatten\mchip.\row_sel[0].col_sel[1].tile.$gt$d12_sjg2_tiny_game_of_life/src/chip.v:285$635 ($gt): new $alu
  creating $alu model for $flatten\mchip.\row_sel[0].col_sel[1].tile.$lt$d12_sjg2_tiny_game_of_life/src/chip.v:285$634 ($lt): new $alu
  creating $alu model for $flatten\mchip.\row_sel[0].col_sel[2].tile.$gt$d12_sjg2_tiny_game_of_life/src/chip.v:285$635 ($gt): new $alu
  creating $alu model for $flatten\mchip.\row_sel[0].col_sel[2].tile.$lt$d12_sjg2_tiny_game_of_life/src/chip.v:285$634 ($lt): new $alu
  creating $alu model for $flatten\mchip.\row_sel[0].col_sel[3].tile.$gt$d12_sjg2_tiny_game_of_life/src/chip.v:285$635 ($gt): new $alu
  creating $alu model for $flatten\mchip.\row_sel[0].col_sel[3].tile.$lt$d12_sjg2_tiny_game_of_life/src/chip.v:285$634 ($lt): new $alu
  creating $alu model for $flatten\mchip.\row_sel[0].col_sel[4].tile.$gt$d12_sjg2_tiny_game_of_life/src/chip.v:285$635 ($gt): new $alu
  creating $alu model for $flatten\mchip.\row_sel[0].col_sel[4].tile.$lt$d12_sjg2_tiny_game_of_life/src/chip.v:285$634 ($lt): new $alu
  creating $alu model for $flatten\mchip.\row_sel[0].col_sel[5].tile.$gt$d12_sjg2_tiny_game_of_life/src/chip.v:285$635 ($gt): new $alu
  creating $alu model for $flatten\mchip.\row_sel[0].col_sel[5].tile.$lt$d12_sjg2_tiny_game_of_life/src/chip.v:285$634 ($lt): new $alu
  creating $alu model for $flatten\mchip.\row_sel[0].col_sel[6].tile.$gt$d12_sjg2_tiny_game_of_life/src/chip.v:285$635 ($gt): new $alu
  creating $alu model for $flatten\mchip.\row_sel[0].col_sel[6].tile.$lt$d12_sjg2_tiny_game_of_life/src/chip.v:285$634 ($lt): new $alu
  creating $alu model for $flatten\mchip.\row_sel[0].col_sel[7].tile.$gt$d12_sjg2_tiny_game_of_life/src/chip.v:285$635 ($gt): new $alu
  creating $alu model for $flatten\mchip.\row_sel[0].col_sel[7].tile.$lt$d12_sjg2_tiny_game_of_life/src/chip.v:285$634 ($lt): new $alu
  creating $alu model for $flatten\mchip.\row_sel[1].col_sel[0].tile.$gt$d12_sjg2_tiny_game_of_life/src/chip.v:285$637 ($gt): new $alu
  creating $alu model for $flatten\mchip.\row_sel[1].col_sel[0].tile.$lt$d12_sjg2_tiny_game_of_life/src/chip.v:285$639 ($lt): new $alu
  creating $alu model for $flatten\mchip.\row_sel[2].col_sel[0].tile.$gt$d12_sjg2_tiny_game_of_life/src/chip.v:285$637 ($gt): new $alu
  creating $alu model for $flatten\mchip.\row_sel[2].col_sel[0].tile.$lt$d12_sjg2_tiny_game_of_life/src/chip.v:285$639 ($lt): new $alu
  creating $alu model for $flatten\mchip.\row_sel[3].col_sel[0].tile.$gt$d12_sjg2_tiny_game_of_life/src/chip.v:285$637 ($gt): new $alu
  creating $alu model for $flatten\mchip.\row_sel[3].col_sel[0].tile.$lt$d12_sjg2_tiny_game_of_life/src/chip.v:285$639 ($lt): new $alu
  creating $alu model for $flatten\mchip.\row_sel[4].col_sel[0].tile.$gt$d12_sjg2_tiny_game_of_life/src/chip.v:285$637 ($gt): new $alu
  creating $alu model for $flatten\mchip.\row_sel[4].col_sel[0].tile.$lt$d12_sjg2_tiny_game_of_life/src/chip.v:285$639 ($lt): new $alu
  creating $alu model for $flatten\mchip.\row_sel[5].col_sel[0].tile.$gt$d12_sjg2_tiny_game_of_life/src/chip.v:285$637 ($gt): new $alu
  creating $alu model for $flatten\mchip.\row_sel[5].col_sel[0].tile.$lt$d12_sjg2_tiny_game_of_life/src/chip.v:285$639 ($lt): new $alu
  creating $alu model for $flatten\mchip.\row_sel[6].col_sel[0].tile.$gt$d12_sjg2_tiny_game_of_life/src/chip.v:285$637 ($gt): new $alu
  creating $alu model for $flatten\mchip.\row_sel[6].col_sel[0].tile.$lt$d12_sjg2_tiny_game_of_life/src/chip.v:285$639 ($lt): new $alu
  creating $alu model for $flatten\mchip.\row_sel[7].col_sel[0].tile.$gt$d12_sjg2_tiny_game_of_life/src/chip.v:285$637 ($gt): new $alu
  creating $alu model for $flatten\mchip.\row_sel[7].col_sel[0].tile.$lt$d12_sjg2_tiny_game_of_life/src/chip.v:285$639 ($lt): new $alu
  creating $alu model for $flatten\mchip.\vga.$ge$d12_sjg2_tiny_game_of_life/src/chip.v:358$656 ($ge): new $alu
  creating $alu model for $flatten\mchip.\vga.$ge$d12_sjg2_tiny_game_of_life/src/chip.v:360$659 ($ge): new $alu
  creating $alu model for $flatten\mchip.\vga.$ge$d12_sjg2_tiny_game_of_life/src/chip.v:363$661 ($ge): new $alu
  creating $alu model for $flatten\mchip.\vga.$ge$d12_sjg2_tiny_game_of_life/src/chip.v:367$664 ($ge): new $alu
  creating $alu model for $flatten\mchip.\vga.$lt$d12_sjg2_tiny_game_of_life/src/chip.v:341$651 ($lt): new $alu
  creating $alu model for $flatten\mchip.\vga.$lt$d12_sjg2_tiny_game_of_life/src/chip.v:341$652 ($lt): new $alu
  creating $alu model for $flatten\mchip.\vga.$lt$d12_sjg2_tiny_game_of_life/src/chip.v:358$657 ($lt): new $alu
  creating $alu model for $flatten\mchip.\vga.$lt$d12_sjg2_tiny_game_of_life/src/chip.v:363$662 ($lt): new $alu
  creating $alu model for $flatten\mchip.\vga.$eq$d12_sjg2_tiny_game_of_life/src/chip.v:372$666 ($eq): merged with $flatten\mchip.\vga.$ge$d12_sjg2_tiny_game_of_life/src/chip.v:363$661.
  creating $alu model for $flatten\mchip.\vga.$eq$d12_sjg2_tiny_game_of_life/src/chip.v:372$667 ($eq): merged with $flatten\mchip.\vga.$ge$d12_sjg2_tiny_game_of_life/src/chip.v:358$656.
  creating $alu cell for $flatten\mchip.\vga.$lt$d12_sjg2_tiny_game_of_life/src/chip.v:363$662: $auto$alumacc.cc:485:replace_alu$5010
  creating $alu cell for $flatten\mchip.\vga.$lt$d12_sjg2_tiny_game_of_life/src/chip.v:358$657: $auto$alumacc.cc:485:replace_alu$5021
  creating $alu cell for $flatten\mchip.\vga.$lt$d12_sjg2_tiny_game_of_life/src/chip.v:341$652: $auto$alumacc.cc:485:replace_alu$5026
  creating $alu cell for $flatten\mchip.\vga.$lt$d12_sjg2_tiny_game_of_life/src/chip.v:341$651: $auto$alumacc.cc:485:replace_alu$5031
  creating $alu cell for $flatten\mchip.\vga.$ge$d12_sjg2_tiny_game_of_life/src/chip.v:367$664: $auto$alumacc.cc:485:replace_alu$5042
  creating $alu cell for $flatten\mchip.\vga.$ge$d12_sjg2_tiny_game_of_life/src/chip.v:363$661, $flatten\mchip.\vga.$eq$d12_sjg2_tiny_game_of_life/src/chip.v:372$666: $auto$alumacc.cc:485:replace_alu$5055
  creating $alu cell for $flatten\mchip.\vga.$ge$d12_sjg2_tiny_game_of_life/src/chip.v:360$659: $auto$alumacc.cc:485:replace_alu$5064
  creating $alu cell for $flatten\mchip.\vga.$ge$d12_sjg2_tiny_game_of_life/src/chip.v:358$656, $flatten\mchip.\vga.$eq$d12_sjg2_tiny_game_of_life/src/chip.v:372$667: $auto$alumacc.cc:485:replace_alu$5077
  creating $alu cell for $flatten\mchip.\row_sel[7].col_sel[0].tile.$lt$d12_sjg2_tiny_game_of_life/src/chip.v:285$639: $auto$alumacc.cc:485:replace_alu$5090
  creating $alu cell for $flatten\mchip.\row_sel[7].col_sel[0].tile.$gt$d12_sjg2_tiny_game_of_life/src/chip.v:285$637: $auto$alumacc.cc:485:replace_alu$5101
  creating $alu cell for $flatten\mchip.\row_sel[6].col_sel[0].tile.$lt$d12_sjg2_tiny_game_of_life/src/chip.v:285$639: $auto$alumacc.cc:485:replace_alu$5106
  creating $alu cell for $flatten\mchip.\row_sel[6].col_sel[0].tile.$gt$d12_sjg2_tiny_game_of_life/src/chip.v:285$637: $auto$alumacc.cc:485:replace_alu$5117
  creating $alu cell for $flatten\mchip.\row_sel[5].col_sel[0].tile.$lt$d12_sjg2_tiny_game_of_life/src/chip.v:285$639: $auto$alumacc.cc:485:replace_alu$5122
  creating $alu cell for $flatten\mchip.\row_sel[5].col_sel[0].tile.$gt$d12_sjg2_tiny_game_of_life/src/chip.v:285$637: $auto$alumacc.cc:485:replace_alu$5133
  creating $alu cell for $flatten\mchip.\row_sel[4].col_sel[0].tile.$lt$d12_sjg2_tiny_game_of_life/src/chip.v:285$639: $auto$alumacc.cc:485:replace_alu$5138
  creating $alu cell for $flatten\mchip.\row_sel[4].col_sel[0].tile.$gt$d12_sjg2_tiny_game_of_life/src/chip.v:285$637: $auto$alumacc.cc:485:replace_alu$5149
  creating $alu cell for $flatten\mchip.\row_sel[3].col_sel[0].tile.$lt$d12_sjg2_tiny_game_of_life/src/chip.v:285$639: $auto$alumacc.cc:485:replace_alu$5154
  creating $alu cell for $flatten\mchip.\row_sel[3].col_sel[0].tile.$gt$d12_sjg2_tiny_game_of_life/src/chip.v:285$637: $auto$alumacc.cc:485:replace_alu$5165
  creating $alu cell for $flatten\mchip.\row_sel[2].col_sel[0].tile.$lt$d12_sjg2_tiny_game_of_life/src/chip.v:285$639: $auto$alumacc.cc:485:replace_alu$5170
  creating $alu cell for $flatten\mchip.\row_sel[2].col_sel[0].tile.$gt$d12_sjg2_tiny_game_of_life/src/chip.v:285$637: $auto$alumacc.cc:485:replace_alu$5181
  creating $alu cell for $flatten\mchip.\row_sel[1].col_sel[0].tile.$lt$d12_sjg2_tiny_game_of_life/src/chip.v:285$639: $auto$alumacc.cc:485:replace_alu$5186
  creating $alu cell for $flatten\mchip.\row_sel[1].col_sel[0].tile.$gt$d12_sjg2_tiny_game_of_life/src/chip.v:285$637: $auto$alumacc.cc:485:replace_alu$5197
  creating $alu cell for $flatten\mchip.\row_sel[0].col_sel[7].tile.$lt$d12_sjg2_tiny_game_of_life/src/chip.v:285$634: $auto$alumacc.cc:485:replace_alu$5202
  creating $alu cell for $flatten\mchip.\row_sel[0].col_sel[7].tile.$gt$d12_sjg2_tiny_game_of_life/src/chip.v:285$635: $auto$alumacc.cc:485:replace_alu$5213
  creating $alu cell for $flatten\mchip.\row_sel[0].col_sel[6].tile.$lt$d12_sjg2_tiny_game_of_life/src/chip.v:285$634: $auto$alumacc.cc:485:replace_alu$5218
  creating $alu cell for $flatten\mchip.\row_sel[0].col_sel[6].tile.$gt$d12_sjg2_tiny_game_of_life/src/chip.v:285$635: $auto$alumacc.cc:485:replace_alu$5229
  creating $alu cell for $flatten\mchip.\row_sel[0].col_sel[5].tile.$lt$d12_sjg2_tiny_game_of_life/src/chip.v:285$634: $auto$alumacc.cc:485:replace_alu$5234
  creating $alu cell for $flatten\mchip.\row_sel[0].col_sel[5].tile.$gt$d12_sjg2_tiny_game_of_life/src/chip.v:285$635: $auto$alumacc.cc:485:replace_alu$5245
  creating $alu cell for $flatten\mchip.\row_sel[0].col_sel[4].tile.$lt$d12_sjg2_tiny_game_of_life/src/chip.v:285$634: $auto$alumacc.cc:485:replace_alu$5250
  creating $alu cell for $flatten\mchip.\row_sel[0].col_sel[4].tile.$gt$d12_sjg2_tiny_game_of_life/src/chip.v:285$635: $auto$alumacc.cc:485:replace_alu$5261
  creating $alu cell for $flatten\mchip.\row_sel[0].col_sel[3].tile.$lt$d12_sjg2_tiny_game_of_life/src/chip.v:285$634: $auto$alumacc.cc:485:replace_alu$5266
  creating $alu cell for $flatten\mchip.\row_sel[0].col_sel[3].tile.$gt$d12_sjg2_tiny_game_of_life/src/chip.v:285$635: $auto$alumacc.cc:485:replace_alu$5277
  creating $alu cell for $flatten\mchip.\row_sel[0].col_sel[2].tile.$lt$d12_sjg2_tiny_game_of_life/src/chip.v:285$634: $auto$alumacc.cc:485:replace_alu$5282
  creating $alu cell for $flatten\mchip.\row_sel[0].col_sel[2].tile.$gt$d12_sjg2_tiny_game_of_life/src/chip.v:285$635: $auto$alumacc.cc:485:replace_alu$5293
  creating $alu cell for $flatten\mchip.\row_sel[0].col_sel[1].tile.$lt$d12_sjg2_tiny_game_of_life/src/chip.v:285$634: $auto$alumacc.cc:485:replace_alu$5298
  creating $alu cell for $flatten\mchip.\row_sel[0].col_sel[1].tile.$gt$d12_sjg2_tiny_game_of_life/src/chip.v:285$635: $auto$alumacc.cc:485:replace_alu$5309
  creating $alu cell for $flatten\mchip.\row_sel[0].col_sel[0].tile.$lt$d12_sjg2_tiny_game_of_life/src/chip.v:285$639: $auto$alumacc.cc:485:replace_alu$5314
  creating $alu cell for $flatten\mchip.\row_sel[0].col_sel[0].tile.$lt$d12_sjg2_tiny_game_of_life/src/chip.v:285$634: $auto$alumacc.cc:485:replace_alu$5325
  creating $alu cell for $flatten\mchip.\row_sel[0].col_sel[0].tile.$gt$d12_sjg2_tiny_game_of_life/src/chip.v:285$637: $auto$alumacc.cc:485:replace_alu$5336
  creating $alu cell for $flatten\mchip.\row_sel[0].col_sel[0].tile.$gt$d12_sjg2_tiny_game_of_life/src/chip.v:285$635: $auto$alumacc.cc:485:replace_alu$5341
  creating $alu cell for $flatten\mchip.$add$d12_sjg2_tiny_game_of_life/src/chip.v:100$13: $auto$alumacc.cc:485:replace_alu$5346
  creating $alu cell for $flatten\mchip.$add$d12_sjg2_tiny_game_of_life/src/chip.v:104$14: $auto$alumacc.cc:485:replace_alu$5349
  creating $alu cell for $flatten\mchip.$add$d12_sjg2_tiny_game_of_life/src/chip.v:195$21: $auto$alumacc.cc:485:replace_alu$5352
  creating $alu cell for $flatten\mchip.\vga.$add$d12_sjg2_tiny_game_of_life/src/chip.v:369$665: $auto$alumacc.cc:485:replace_alu$5355
  creating $alu cell for $flatten\mchip.\vga.$add$d12_sjg2_tiny_game_of_life/src/chip.v:362$660: $auto$alumacc.cc:485:replace_alu$5358
  creating $alu cell for $flatten\mchip.\row_sel[0].col_sel[1].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:229$1913: $auto$alumacc.cc:485:replace_alu$5361
  creating $alu cell for $flatten\mchip.\vga.$add$d12_sjg2_tiny_game_of_life/src/chip.v:356$655: $auto$alumacc.cc:485:replace_alu$5364
  creating $alu cell for $flatten\mchip.\row_sel[7].col_sel[6].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$695: $auto$alumacc.cc:485:replace_alu$5367
  creating $alu cell for $flatten\mchip.\row_sel[6].col_sel[0].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$975: $auto$alumacc.cc:485:replace_alu$5370
  creating $alu cell for $flatten\mchip.\row_sel[6].col_sel[0].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:235$974: $auto$alumacc.cc:485:replace_alu$5373
  creating $alu cell for $flatten\mchip.\row_sel[0].col_sel[6].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:229$1813: $auto$alumacc.cc:485:replace_alu$5376
  creating $alu cell for $flatten\mchip.\row_sel[0].col_sel[6].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1815: $auto$alumacc.cc:485:replace_alu$5379
  creating $alu cell for $flatten\mchip.\row_sel[0].col_sel[1].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1915: $auto$alumacc.cc:485:replace_alu$5382
  creating $alu cell for $flatten\mchip.\row_sel[1].col_sel[0].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1775: $auto$alumacc.cc:485:replace_alu$5385
  creating $alu cell for $flatten\mchip.\row_sel[7].col_sel[1].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$795: $auto$alumacc.cc:485:replace_alu$5388
  creating $alu cell for $flatten\mchip.\row_sel[6].col_sel[7].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$835: $auto$alumacc.cc:485:replace_alu$5391
  creating $alu cell for $flatten\mchip.\row_sel[6].col_sel[7].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:237$834: $auto$alumacc.cc:485:replace_alu$5394
  creating $alu cell for $flatten\mchip.\row_sel[1].col_sel[7].tile_state.$add$d12_sjg2_tiny_game_of_life/src/chip.v:240$1635: $auto$alumacc.cc:485:replace_alu$5397
  created 58 $alu and 56 $macc cells.

3.14. Executing SHARE pass (SAT-based resource sharing).

3.15. Executing OPT pass (performing simple optimizations).

3.15.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_chip.

3.15.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel_chip'.
Removed a total of 0 cells.

3.15.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \toplevel_chip..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~80 debug messages>

3.15.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \toplevel_chip.
    New input vector for $reduce_or cell $auto$opt_dff.cc:254:combine_resets$4229: { $auto$rtlil.cc:2464:ReduceAnd$5070 $auto$rtlil.cc:2461:Not$5074 \io_in [13] }
  Optimizing cells in module \toplevel_chip.
Performed a total of 1 changes.

3.15.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel_chip'.
Removed a total of 0 cells.

3.15.6. Executing OPT_DFF pass (perform DFF optimizations).

3.15.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_chip..
Removed 120 unused cells and 162 unused wires.
<suppressed ~241 debug messages>

3.15.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_chip.

3.15.9. Rerunning OPT passes. (Maybe there is more to do..)

3.15.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \toplevel_chip..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~80 debug messages>

3.15.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \toplevel_chip.
Performed a total of 0 changes.

3.15.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel_chip'.
Removed a total of 0 cells.

3.15.13. Executing OPT_DFF pass (perform DFF optimizations).

3.15.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_chip..

3.15.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_chip.

3.15.16. Finished OPT passes. (There is nothing left to do.)

3.16. Executing MEMORY pass.

3.16.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

3.16.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

3.16.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

3.16.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

3.16.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

3.16.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_chip..

3.16.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

3.16.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

3.16.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_chip..

3.16.10. Executing MEMORY_COLLECT pass (generating $mem cells).

3.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_chip..

3.18. Executing OPT pass (performing simple optimizations).

3.18.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_chip.
<suppressed ~241 debug messages>

3.18.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel_chip'.
<suppressed ~117 debug messages>
Removed a total of 39 cells.

3.18.3. Executing OPT_DFF pass (perform DFF optimizations).

3.18.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_chip..
Removed 6 unused cells and 193 unused wires.
<suppressed ~8 debug messages>

3.18.5. Finished fast OPT passes.

3.19. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

3.20. Executing OPT pass (performing simple optimizations).

3.20.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_chip.

3.20.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel_chip'.
Removed a total of 0 cells.

3.20.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \toplevel_chip..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~73 debug messages>

3.20.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \toplevel_chip.
    Consolidated identical input bits for $mux cell $flatten\mchip.$ternary$d12_sjg2_tiny_game_of_life/src/chip.v:55$4:
      Old ports: A=2'00, B={ \mchip.blue [0] 1'0 }, Y={ \io_out [5] \mchip.gp24 }
      New ports: A=1'0, B=\mchip.blue [0], Y=\io_out [5]
      New connections: \mchip.gp24 = 1'0
    Consolidated identical input bits for $mux cell $flatten\mchip.$ternary$d12_sjg2_tiny_game_of_life/src/chip.v:56$5:
      Old ports: A=2'00, B={ \mchip.green [0] 1'0 }, Y={ \io_out [8] \mchip.gn17 }
      New ports: A=1'0, B=\mchip.green [0], Y=\io_out [8]
      New connections: \mchip.gn17 = 1'0
    Consolidated identical input bits for $mux cell $flatten\mchip.\get_col_idx.$procmux$3836:
      Old ports: A=3'000, B=3'111, Y=$flatten\mchip.\get_col_idx.$9\idx[2:0]
      New ports: A=1'0, B=1'1, Y=$flatten\mchip.\get_col_idx.$9\idx[2:0] [0]
      New connections: $flatten\mchip.\get_col_idx.$9\idx[2:0] [2:1] = { $flatten\mchip.\get_col_idx.$9\idx[2:0] [0] $flatten\mchip.\get_col_idx.$9\idx[2:0] [0] }
    Consolidated identical input bits for $mux cell $flatten\mchip.\get_row_idx.$procmux$3836:
      Old ports: A=3'000, B=3'111, Y=$flatten\mchip.\get_row_idx.$9\idx[2:0]
      New ports: A=1'0, B=1'1, Y=$flatten\mchip.\get_row_idx.$9\idx[2:0] [0]
      New connections: $flatten\mchip.\get_row_idx.$9\idx[2:0] [2:1] = { $flatten\mchip.\get_row_idx.$9\idx[2:0] [0] $flatten\mchip.\get_row_idx.$9\idx[2:0] [0] }
  Optimizing cells in module \toplevel_chip.
    Consolidated identical input bits for $mux cell $flatten\mchip.\get_col_idx.$procmux$3863:
      Old ports: A=$flatten\mchip.\get_col_idx.$9\idx[2:0], B=3'110, Y=$flatten\mchip.\get_col_idx.$8\idx[2:0]
      New ports: A={ $flatten\mchip.\get_col_idx.$9\idx[2:0] [0] $flatten\mchip.\get_col_idx.$9\idx[2:0] [0] }, B=2'10, Y=$flatten\mchip.\get_col_idx.$8\idx[2:0] [1:0]
      New connections: $flatten\mchip.\get_col_idx.$8\idx[2:0] [2] = $flatten\mchip.\get_col_idx.$8\idx[2:0] [1]
    Consolidated identical input bits for $mux cell $flatten\mchip.\get_row_idx.$procmux$3863:
      Old ports: A=$flatten\mchip.\get_row_idx.$9\idx[2:0], B=3'110, Y=$flatten\mchip.\get_row_idx.$8\idx[2:0]
      New ports: A={ $flatten\mchip.\get_row_idx.$9\idx[2:0] [0] $flatten\mchip.\get_row_idx.$9\idx[2:0] [0] }, B=2'10, Y=$flatten\mchip.\get_row_idx.$8\idx[2:0] [1:0]
      New connections: $flatten\mchip.\get_row_idx.$8\idx[2:0] [2] = $flatten\mchip.\get_row_idx.$8\idx[2:0] [1]
  Optimizing cells in module \toplevel_chip.
Performed a total of 6 changes.

3.20.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel_chip'.
Removed a total of 0 cells.

3.20.6. Executing OPT_SHARE pass.

3.20.7. Executing OPT_DFF pass (perform DFF optimizations).

3.20.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_chip..

3.20.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_chip.
<suppressed ~4 debug messages>

3.20.10. Rerunning OPT passes. (Maybe there is more to do..)

3.20.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \toplevel_chip..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~71 debug messages>

3.20.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \toplevel_chip.
Performed a total of 0 changes.

3.20.13. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel_chip'.
Removed a total of 0 cells.

3.20.14. Executing OPT_SHARE pass.

3.20.15. Executing OPT_DFF pass (perform DFF optimizations).

3.20.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_chip..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

3.20.17. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_chip.

3.20.18. Rerunning OPT passes. (Maybe there is more to do..)

3.20.19. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \toplevel_chip..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~71 debug messages>

3.20.20. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \toplevel_chip.
Performed a total of 0 changes.

3.20.21. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel_chip'.
Removed a total of 0 cells.

3.20.22. Executing OPT_SHARE pass.

3.20.23. Executing OPT_DFF pass (perform DFF optimizations).

3.20.24. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_chip..

3.20.25. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_chip.

3.20.26. Finished OPT passes. (There is nothing left to do.)

3.21. Executing TECHMAP pass (map to technology primitives).

3.21.1. Executing Verilog-2005 frontend: /Users/anish/workspace/oss-cad-suite/libexec/../share/yosys/techmap.v
Parsing Verilog input from `/Users/anish/workspace/oss-cad-suite/libexec/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.21.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $ne.
Using extmapper maccmap for cells of type $macc.
  add 2'01 (2 bits, unsigned)
  add bits { \mchip.row_sel[5].col_sel[7].tile_state.state \mchip.row_sel[3].col_sel[7].tile_state.state \mchip.row_sel[4].col_sel[6].tile_state.state } (3 bits)
  packed 1 (1) bits / 1 words into adder tree
Using template $paramod$49641a5ace7a8dbedd31c417f5a1b54fcecf6c7d\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $sdff.
  add 2'01 (2 bits, unsigned)
  add bits { \mchip.row_sel[6].col_sel[0].tile_state.state \mchip.row_sel[4].col_sel[0].tile_state.state \mchip.row_sel[5].col_sel[1].tile_state.state } (3 bits)
  packed 1 (1) bits / 1 words into adder tree
Using extmapper simplemap for cells of type $sdffe.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $mux.
  add 2'01 (2 bits, unsigned)
  add bits { \mchip.row_sel[5].col_sel[0].tile_state.state \mchip.row_sel[3].col_sel[0].tile_state.state \mchip.row_sel[4].col_sel[1].tile_state.state } (3 bits)
  packed 1 (1) bits / 1 words into adder tree
  add bits { \mchip.row_sel[6].col_sel[1].tile_state.state \mchip.row_sel[5].col_sel[2].tile_state.state \mchip.row_sel[4].col_sel[1].tile_state.state \mchip.row_sel[5].col_sel[0].tile_state.state } (4 bits)
  packed 1 (1) bits / 1 words into adder tree
  add 2'01 (2 bits, unsigned)
  add bits { \mchip.row_sel[4].col_sel[0].tile_state.state \mchip.row_sel[2].col_sel[0].tile_state.state \mchip.row_sel[3].col_sel[1].tile_state.state } (3 bits)
  packed 1 (1) bits / 1 words into adder tree
Using template $paramod$dfca81329cbbac01700318224209a5f2318c7128\_90_alu for cells of type $alu.
Using template $paramod$1d1e68f77481583066c6d429218f48ea9d5739b3\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $eq.
  add 2'01 (2 bits, unsigned)
  add bits { \mchip.row_sel[7].col_sel[5].tile_state.state \mchip.row_sel[6].col_sel[4].tile_state.state \mchip.row_sel[7].col_sel[3].tile_state.state } (3 bits)
  packed 1 (1) bits / 1 words into adder tree
  add bits { \mchip.row_sel[4].col_sel[2].tile_state.state \mchip.row_sel[3].col_sel[3].tile_state.state \mchip.row_sel[2].col_sel[2].tile_state.state \mchip.row_sel[3].col_sel[1].tile_state.state } (4 bits)
  packed 1 (1) bits / 1 words into adder tree
  add bits { \mchip.row_sel[3].col_sel[2].tile_state.state \mchip.row_sel[2].col_sel[3].tile_state.state \mchip.row_sel[1].col_sel[2].tile_state.state \mchip.row_sel[2].col_sel[1].tile_state.state } (4 bits)
  packed 1 (1) bits / 1 words into adder tree
Using template $paramod$175e67c02b86e96b1288b9dc100122520d7240d8\_90_alu for cells of type $alu.
  add bits { \mchip.row_sel[6].col_sel[3].tile_state.state \mchip.row_sel[5].col_sel[4].tile_state.state \mchip.row_sel[4].col_sel[3].tile_state.state \mchip.row_sel[5].col_sel[2].tile_state.state } (4 bits)
  packed 1 (1) bits / 1 words into adder tree
  add 2'01 (2 bits, unsigned)
  add bits { \mchip.row_sel[0].col_sel[4].tile_state.state \mchip.row_sel[1].col_sel[3].tile_state.state \mchip.row_sel[0].col_sel[2].tile_state.state } (3 bits)
  packed 1 (1) bits / 1 words into adder tree
  add bits { \mchip.row_sel[2].col_sel[2].tile_state.state \mchip.row_sel[1].col_sel[3].tile_state.state \mchip.row_sel[0].col_sel[2].tile_state.state \mchip.row_sel[1].col_sel[1].tile_state.state } (4 bits)
  packed 1 (1) bits / 1 words into adder tree
  add bits { \mchip.row_sel[4].col_sel[4].tile_state.state \mchip.row_sel[3].col_sel[5].tile_state.state \mchip.row_sel[2].col_sel[4].tile_state.state \mchip.row_sel[3].col_sel[3].tile_state.state } (4 bits)
  packed 1 (1) bits / 1 words into adder tree
  add 2'01 (2 bits, unsigned)
  add bits { \mchip.row_sel[3].col_sel[7].tile_state.state \mchip.row_sel[1].col_sel[7].tile_state.state \mchip.row_sel[2].col_sel[6].tile_state.state } (3 bits)
  packed 1 (1) bits / 1 words into adder tree
Using template $paramod$78464f9f65d57061f7490f3fe5dd257e4a61e2b7\_90_alu for cells of type $alu.
  add bits { \mchip.row_sel[6].col_sel[6].tile_state.state \mchip.row_sel[5].col_sel[7].tile_state.state \mchip.row_sel[4].col_sel[6].tile_state.state \mchip.row_sel[5].col_sel[5].tile_state.state } (4 bits)
  packed 1 (1) bits / 1 words into adder tree
Using template $paramod$ea139abf5d9f33c5a8f110be2ae0a1d01adc5fd6\_90_alu for cells of type $alu.
Using template $paramod$78648aff6d035ceca1e51be5292d8e9748cdc2be\_90_alu for cells of type $alu.
  add bits { \mchip.row_sel[2].col_sel[4].tile_state.state \mchip.row_sel[1].col_sel[5].tile_state.state \mchip.row_sel[0].col_sel[4].tile_state.state \mchip.row_sel[1].col_sel[3].tile_state.state } (4 bits)
  packed 1 (1) bits / 1 words into adder tree
  add bits { \mchip.row_sel[7].col_sel[2].tile_state.state \mchip.row_sel[6].col_sel[3].tile_state.state \mchip.row_sel[5].col_sel[2].tile_state.state \mchip.row_sel[6].col_sel[1].tile_state.state } (4 bits)
  packed 1 (1) bits / 1 words into adder tree
  add 2'10 (2 bits, unsigned)
  add bits { \mchip.row_sel[6].col_sel[0].tile_state.state \mchip.row_sel[7].col_sel[1].tile_state.state } (2 bits)
  add 2'01 (2 bits, unsigned)
  add bits { \mchip.row_sel[7].col_sel[3].tile_state.state \mchip.row_sel[6].col_sel[2].tile_state.state \mchip.row_sel[7].col_sel[1].tile_state.state } (3 bits)
  packed 1 (1) bits / 1 words into adder tree
  add bits { \mchip.row_sel[7].col_sel[6].tile_state.state \mchip.row_sel[6].col_sel[7].tile_state.state \mchip.row_sel[5].col_sel[6].tile_state.state \mchip.row_sel[6].col_sel[5].tile_state.state } (4 bits)
  packed 1 (1) bits / 1 words into adder tree
  add bits { \mchip.row_sel[4].col_sel[3].tile_state.state \mchip.row_sel[3].col_sel[4].tile_state.state \mchip.row_sel[2].col_sel[3].tile_state.state \mchip.row_sel[3].col_sel[2].tile_state.state } (4 bits)
  packed 1 (1) bits / 1 words into adder tree
  add bits { \mchip.row_sel[4].col_sel[6].tile_state.state \mchip.row_sel[3].col_sel[7].tile_state.state \mchip.row_sel[2].col_sel[6].tile_state.state \mchip.row_sel[3].col_sel[5].tile_state.state } (4 bits)
  packed 1 (1) bits / 1 words into adder tree
  add bits { \mchip.row_sel[5].col_sel[5].tile_state.state \mchip.row_sel[4].col_sel[6].tile_state.state \mchip.row_sel[3].col_sel[5].tile_state.state \mchip.row_sel[4].col_sel[4].tile_state.state } (4 bits)
  packed 1 (1) bits / 1 words into adder tree
  add 2'01 (2 bits, unsigned)
  add bits { \mchip.row_sel[0].col_sel[5].tile_state.state \mchip.row_sel[1].col_sel[4].tile_state.state \mchip.row_sel[0].col_sel[3].tile_state.state } (3 bits)
  packed 1 (1) bits / 1 words into adder tree
  add bits { \mchip.row_sel[3].col_sel[3].tile_state.state \mchip.row_sel[2].col_sel[4].tile_state.state \mchip.row_sel[1].col_sel[3].tile_state.state \mchip.row_sel[2].col_sel[2].tile_state.state } (4 bits)
  packed 1 (1) bits / 1 words into adder tree
  add bits { \mchip.row_sel[2].col_sel[1].tile_state.state \mchip.row_sel[1].col_sel[2].tile_state.state \mchip.row_sel[0].col_sel[1].tile_state.state \mchip.row_sel[1].col_sel[0].tile_state.state } (4 bits)
  packed 1 (1) bits / 1 words into adder tree
  add bits { \mchip.row_sel[6].col_sel[2].tile_state.state \mchip.row_sel[5].col_sel[3].tile_state.state \mchip.row_sel[4].col_sel[2].tile_state.state \mchip.row_sel[5].col_sel[1].tile_state.state } (4 bits)
  packed 1 (1) bits / 1 words into adder tree
  add bits { \mchip.row_sel[2].col_sel[6].tile_state.state \mchip.row_sel[1].col_sel[7].tile_state.state \mchip.row_sel[0].col_sel[6].tile_state.state \mchip.row_sel[1].col_sel[5].tile_state.state } (4 bits)
  packed 1 (1) bits / 1 words into adder tree
  add bits { \mchip.row_sel[3].col_sel[1].tile_state.state \mchip.row_sel[2].col_sel[2].tile_state.state \mchip.row_sel[1].col_sel[1].tile_state.state \mchip.row_sel[2].col_sel[0].tile_state.state } (4 bits)
  packed 1 (1) bits / 1 words into adder tree
Using template $paramod$d0e4c797aa680bb54c964a262954ce9f5bfee2c5\_90_alu for cells of type $alu.
  add 2'01 (2 bits, unsigned)
  add bits { \mchip.row_sel[7].col_sel[4].tile_state.state \mchip.row_sel[6].col_sel[3].tile_state.state \mchip.row_sel[7].col_sel[2].tile_state.state } (3 bits)
  packed 1 (1) bits / 1 words into adder tree
  add bits { \mchip.row_sel[5].col_sel[1].tile_state.state \mchip.row_sel[4].col_sel[2].tile_state.state \mchip.row_sel[3].col_sel[1].tile_state.state \mchip.row_sel[4].col_sel[0].tile_state.state } (4 bits)
  packed 1 (1) bits / 1 words into adder tree
  add 2'10 (2 bits, unsigned)
  add bits { \mchip.row_sel[1].col_sel[7].tile_state.state \mchip.row_sel[0].col_sel[6].tile_state.state } (2 bits)
  add 2'01 (2 bits, unsigned)
  add bits { \mchip.row_sel[0].col_sel[6].tile_state.state \mchip.row_sel[1].col_sel[5].tile_state.state \mchip.row_sel[0].col_sel[4].tile_state.state } (3 bits)
  packed 1 (1) bits / 1 words into adder tree
  add bits { \mchip.row_sel[2].col_sel[3].tile_state.state \mchip.row_sel[1].col_sel[4].tile_state.state \mchip.row_sel[0].col_sel[3].tile_state.state \mchip.row_sel[1].col_sel[2].tile_state.state } (4 bits)
  packed 1 (1) bits / 1 words into adder tree
  add bits { \mchip.row_sel[3].col_sel[4].tile_state.state \mchip.row_sel[2].col_sel[5].tile_state.state \mchip.row_sel[1].col_sel[4].tile_state.state \mchip.row_sel[2].col_sel[3].tile_state.state } (4 bits)
  packed 1 (1) bits / 1 words into adder tree
Using template $paramod$e04283ca12514baf3d204c6994bec8f178dd89f8\_90_alu for cells of type $alu.
Using template $paramod$9c32b45917accb56be6667e7eba7742d064d7fbb\_90_alu for cells of type $alu.
  add bits { \mchip.row_sel[6].col_sel[4].tile_state.state \mchip.row_sel[5].col_sel[5].tile_state.state \mchip.row_sel[4].col_sel[4].tile_state.state \mchip.row_sel[5].col_sel[3].tile_state.state } (4 bits)
  packed 1 (1) bits / 1 words into adder tree
  add bits { \mchip.row_sel[7].col_sel[3].tile_state.state \mchip.row_sel[6].col_sel[4].tile_state.state \mchip.row_sel[5].col_sel[3].tile_state.state \mchip.row_sel[6].col_sel[2].tile_state.state } (4 bits)
  packed 1 (1) bits / 1 words into adder tree
  add bits { \mchip.row_sel[7].col_sel[4].tile_state.state \mchip.row_sel[6].col_sel[5].tile_state.state \mchip.row_sel[5].col_sel[4].tile_state.state \mchip.row_sel[6].col_sel[3].tile_state.state } (4 bits)
  packed 1 (1) bits / 1 words into adder tree
  add 2'01 (2 bits, unsigned)
  add bits { \mchip.row_sel[3].col_sel[0].tile_state.state \mchip.row_sel[1].col_sel[0].tile_state.state \mchip.row_sel[2].col_sel[1].tile_state.state } (3 bits)
  packed 1 (1) bits / 1 words into adder tree
  add 2'01 (2 bits, unsigned)
  add bits { \mchip.row_sel[6].col_sel[7].tile_state.state \mchip.row_sel[4].col_sel[7].tile_state.state \mchip.row_sel[5].col_sel[6].tile_state.state } (3 bits)
  packed 1 (1) bits / 1 words into adder tree
  add bits { \mchip.row_sel[2].col_sel[5].tile_state.state \mchip.row_sel[1].col_sel[6].tile_state.state \mchip.row_sel[0].col_sel[5].tile_state.state \mchip.row_sel[1].col_sel[4].tile_state.state } (4 bits)
  packed 1 (1) bits / 1 words into adder tree
  add bits { \mchip.row_sel[7].col_sel[1].tile_state.state \mchip.row_sel[6].col_sel[2].tile_state.state \mchip.row_sel[5].col_sel[1].tile_state.state \mchip.row_sel[6].col_sel[0].tile_state.state } (4 bits)
  packed 1 (1) bits / 1 words into adder tree
  add bits { \mchip.row_sel[5].col_sel[3].tile_state.state \mchip.row_sel[4].col_sel[4].tile_state.state \mchip.row_sel[3].col_sel[3].tile_state.state \mchip.row_sel[4].col_sel[2].tile_state.state } (4 bits)
  packed 1 (1) bits / 1 words into adder tree
  add 2'10 (2 bits, unsigned)
  add bits { \mchip.row_sel[1].col_sel[0].tile_state.state \mchip.row_sel[0].col_sel[1].tile_state.state } (2 bits)
  add bits { \mchip.row_sel[7].col_sel[5].tile_state.state \mchip.row_sel[6].col_sel[6].tile_state.state \mchip.row_sel[5].col_sel[5].tile_state.state \mchip.row_sel[6].col_sel[4].tile_state.state } (4 bits)
  packed 1 (1) bits / 1 words into adder tree
  add 2'01 (2 bits, unsigned)
  add bits { \mchip.row_sel[0].col_sel[3].tile_state.state \mchip.row_sel[1].col_sel[2].tile_state.state \mchip.row_sel[0].col_sel[1].tile_state.state } (3 bits)
  packed 1 (1) bits / 1 words into adder tree
  add bits { \mchip.row_sel[5].col_sel[4].tile_state.state \mchip.row_sel[4].col_sel[5].tile_state.state \mchip.row_sel[3].col_sel[4].tile_state.state \mchip.row_sel[4].col_sel[3].tile_state.state } (4 bits)
  packed 1 (1) bits / 1 words into adder tree
  add bits { \mchip.row_sel[4].col_sel[1].tile_state.state \mchip.row_sel[3].col_sel[2].tile_state.state \mchip.row_sel[2].col_sel[1].tile_state.state \mchip.row_sel[3].col_sel[0].tile_state.state } (4 bits)
  packed 1 (1) bits / 1 words into adder tree
  add bits { \mchip.row_sel[4].col_sel[5].tile_state.state \mchip.row_sel[3].col_sel[6].tile_state.state \mchip.row_sel[2].col_sel[5].tile_state.state \mchip.row_sel[3].col_sel[4].tile_state.state } (4 bits)
  packed 1 (1) bits / 1 words into adder tree
  add bits { \mchip.row_sel[5].col_sel[2].tile_state.state \mchip.row_sel[4].col_sel[3].tile_state.state \mchip.row_sel[3].col_sel[2].tile_state.state \mchip.row_sel[4].col_sel[1].tile_state.state } (4 bits)
  packed 1 (1) bits / 1 words into adder tree
  add bits { \mchip.row_sel[6].col_sel[5].tile_state.state \mchip.row_sel[5].col_sel[6].tile_state.state \mchip.row_sel[4].col_sel[5].tile_state.state \mchip.row_sel[5].col_sel[4].tile_state.state } (4 bits)
  packed 1 (1) bits / 1 words into adder tree
Using template $paramod$cc48387a3f2cae79a81035f3d5a9b4758cb77854\_90_alu for cells of type $alu.
Using template $paramod$2d591d76303cd5065d50f216288bb81e81f2927d\_90_alu for cells of type $alu.
  add 2'10 (2 bits, unsigned)
  add bits { \mchip.row_sel[6].col_sel[7].tile_state.state \mchip.row_sel[7].col_sel[6].tile_state.state } (2 bits)
  add 2'01 (2 bits, unsigned)
  add bits { \mchip.row_sel[7].col_sel[6].tile_state.state \mchip.row_sel[6].col_sel[5].tile_state.state \mchip.row_sel[7].col_sel[4].tile_state.state } (3 bits)
  packed 1 (1) bits / 1 words into adder tree
  add bits { \mchip.row_sel[3].col_sel[5].tile_state.state \mchip.row_sel[2].col_sel[6].tile_state.state \mchip.row_sel[1].col_sel[5].tile_state.state \mchip.row_sel[2].col_sel[4].tile_state.state } (4 bits)
  packed 1 (1) bits / 1 words into adder tree
  add 2'01 (2 bits, unsigned)
  add bits { \mchip.row_sel[4].col_sel[7].tile_state.state \mchip.row_sel[2].col_sel[7].tile_state.state \mchip.row_sel[3].col_sel[6].tile_state.state } (3 bits)
  packed 1 (1) bits / 1 words into adder tree
  add bits { \mchip.row_sel[5].col_sel[6].tile_state.state \mchip.row_sel[4].col_sel[7].tile_state.state \mchip.row_sel[3].col_sel[6].tile_state.state \mchip.row_sel[4].col_sel[5].tile_state.state } (4 bits)
  packed 1 (1) bits / 1 words into adder tree
Using template $paramod$04f121e3c8858ac36578330193fd248b9a31e99c\_90_alu for cells of type $alu.
  add bits { \mchip.row_sel[3].col_sel[6].tile_state.state \mchip.row_sel[2].col_sel[7].tile_state.state \mchip.row_sel[1].col_sel[6].tile_state.state \mchip.row_sel[2].col_sel[5].tile_state.state } (4 bits)
  packed 1 (1) bits / 1 words into adder tree
Using template $paramod$3ef7d3dd227da7627a99c5e5a6a4deb817573e39\_90_alu for cells of type $alu.
Using template $paramod$754650b284649a026620fc6856e5b6886cbfe794\_90_alu for cells of type $alu.
Using template $paramod$78e969f2586efcf3a5b0b0440bcca0db83d5cca2\_90_alu for cells of type $alu.
Using template $paramod$00298f3f8094950cb9a5ff2fda48d0d8bde8806c\_90_alu for cells of type $alu.
Using template $paramod$b18e16801adf491a64caa0542270798e5d4ac6b6\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_xor.
Using extmapper simplemap for cells of type $dff.
Using template $paramod$constmap:b3ad080da2722e00e2f55c61803fd2df3c165aca$paramod$b36714bafc085989a89c7f87f54b6d0e49b040a2\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$6412f7f13655de512a17af2c71a87b50b4a57324\_90_alu for cells of type $alu.
Using template $paramod$constmap:e06a0a1adb0f8985cfbbf8ba025518fcec6d3b16$paramod$3bc42dccc683f8adaddd1d2d9861164873fa59f0\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$484d51534650924b7ed4c69e46eed3a56904771f\_90_alu for cells of type $alu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000000001 for cells of type $fa.
Using template $paramod$7e708ae28ab761f11d0fb59d3ffc72f6a4baf5d9\_90_alu for cells of type $alu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
Using extmapper simplemap for cells of type $pos.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001010 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000011 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000100000 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001001 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000110 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000101 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001000 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000111 for cells of type $lcu.
No more expansions possible.
<suppressed ~6231 debug messages>

3.22. Executing OPT pass (performing simple optimizations).

3.22.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_chip.
<suppressed ~4040 debug messages>

3.22.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel_chip'.
<suppressed ~2730 debug messages>
Removed a total of 910 cells.

3.22.3. Executing OPT_DFF pass (perform DFF optimizations).

3.22.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_chip..
Removed 1212 unused cells and 5181 unused wires.
<suppressed ~1213 debug messages>

3.22.5. Finished fast OPT passes.

3.23. Executing ABC pass (technology mapping using ABC).

3.23.1. Extracting gate netlist of module `\toplevel_chip' to `<abc-temp-dir>/input.blif'..
Extracted 2434 gates and 2631 wires to a netlist network with 195 inputs and 265 outputs.

3.23.1.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.23.1.2. Re-integrating ABC results.
ABC RESULTS:              XNOR cells:       66
ABC RESULTS:              NAND cells:       48
ABC RESULTS:               NOT cells:      128
ABC RESULTS:               XOR cells:      259
ABC RESULTS:               AND cells:      105
ABC RESULTS:               NOR cells:      153
ABC RESULTS:               MUX cells:      342
ABC RESULTS:             ORNOT cells:      142
ABC RESULTS:                OR cells:      454
ABC RESULTS:            ANDNOT cells:      546
ABC RESULTS:        internal signals:     2171
ABC RESULTS:           input signals:      195
ABC RESULTS:          output signals:      265
Removing temp directory.

3.24. Executing OPT pass (performing simple optimizations).

3.24.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_chip.
<suppressed ~75 debug messages>

3.24.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel_chip'.
<suppressed ~24 debug messages>
Removed a total of 8 cells.

3.24.3. Executing OPT_DFF pass (perform DFF optimizations).

3.24.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_chip..
Removed 2 unused cells and 1986 unused wires.
<suppressed ~144 debug messages>

3.24.5. Finished fast OPT passes.

3.25. Executing HIERARCHY pass (managing design hierarchy).

3.25.1. Analyzing design hierarchy..
Top module:  \toplevel_chip

3.25.2. Analyzing design hierarchy..
Top module:  \toplevel_chip
Removed 0 unused modules.

3.26. Printing statistics.

=== toplevel_chip ===

   Number of wires:               3313
   Number of wire bits:          14019
   Number of public wires:        1090
   Number of public wire bits:   11778
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2429
     $_ANDNOT_                     546
     $_AND_                         99
     $_DFF_P_                        4
     $_MUX_                        342
     $_NAND_                        47
     $_NOR_                        153
     $_NOT_                        126
     $_ORNOT_                      142
     $_OR_                         453
     $_SDFFE_PP0N_                  10
     $_SDFFE_PP0P_                 136
     $_SDFFE_PP1N_                   1
     $_SDFF_PP0_                    44
     $_SDFF_PP1_                     1
     $_XNOR_                        66
     $_XOR_                        259

3.27. Executing CHECK pass (checking for obvious problems).
Checking module toplevel_chip...
Found and reported 0 problems.

4. Executing SETUNDEF pass (replace undef values with defined constants).

5. Executing SETUNDEF pass (replace undef values with defined constants).

6. Executing ASYNC2SYNC pass.

7. Executing SYNTH pass.

7.1. Executing HIERARCHY pass (managing design hierarchy).

7.1.1. Analyzing design hierarchy..
Top module:  \toplevel_chip

7.1.2. Analyzing design hierarchy..
Top module:  \toplevel_chip
Removed 0 unused modules.

7.2. Executing PROC pass (convert processes to netlists).

7.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

7.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

7.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

7.2.4. Executing PROC_INIT pass (extract init attributes).

7.2.5. Executing PROC_ARST pass (detect async resets in processes).

7.2.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

7.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

7.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).

7.2.9. Executing PROC_DFF pass (convert process syncs to FFs).

7.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

7.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

7.2.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_chip.

7.3. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_chip.

7.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_chip..

7.5. Executing CHECK pass (checking for obvious problems).
Checking module toplevel_chip...
Found and reported 0 problems.

7.6. Executing OPT pass (performing simple optimizations).

7.6.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_chip.

7.6.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel_chip'.
Removed a total of 0 cells.

7.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \toplevel_chip..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

7.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \toplevel_chip.
Performed a total of 0 changes.

7.6.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel_chip'.
Removed a total of 0 cells.

7.6.6. Executing OPT_DFF pass (perform DFF optimizations).

7.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_chip..

7.6.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_chip.

7.6.9. Finished OPT passes. (There is nothing left to do.)

7.7. Executing FSM pass (extract and optimize FSM).

7.7.1. Executing FSM_DETECT pass (finding FSMs in design).

7.7.2. Executing FSM_EXTRACT pass (extracting FSM from design).

7.7.3. Executing FSM_OPT pass (simple optimizations of FSMs).

7.7.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_chip..

7.7.5. Executing FSM_OPT pass (simple optimizations of FSMs).

7.7.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

7.7.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

7.7.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

7.8. Executing OPT pass (performing simple optimizations).

7.8.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_chip.

7.8.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel_chip'.
Removed a total of 0 cells.

7.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \toplevel_chip..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

7.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \toplevel_chip.
Performed a total of 0 changes.

7.8.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel_chip'.
Removed a total of 0 cells.

7.8.6. Executing OPT_DFF pass (perform DFF optimizations).

7.8.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_chip..

7.8.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_chip.

7.8.9. Finished OPT passes. (There is nothing left to do.)

7.9. Executing WREDUCE pass (reducing word size of cells).

7.10. Executing PEEPOPT pass (run peephole optimizers).

7.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_chip..

7.12. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module toplevel_chip:
  created 0 $alu and 0 $macc cells.

7.13. Executing SHARE pass (SAT-based resource sharing).

7.14. Executing OPT pass (performing simple optimizations).

7.14.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_chip.

7.14.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel_chip'.
Removed a total of 0 cells.

7.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \toplevel_chip..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

7.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \toplevel_chip.
Performed a total of 0 changes.

7.14.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel_chip'.
Removed a total of 0 cells.

7.14.6. Executing OPT_DFF pass (perform DFF optimizations).

7.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_chip..

7.14.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_chip.

7.14.9. Finished OPT passes. (There is nothing left to do.)

7.15. Executing MEMORY pass.

7.15.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

7.15.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

7.15.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

7.15.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

7.15.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

7.15.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_chip..

7.15.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

7.15.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

7.15.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_chip..

7.15.10. Executing MEMORY_COLLECT pass (generating $mem cells).

7.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_chip..

7.17. Executing OPT pass (performing simple optimizations).

7.17.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_chip.

7.17.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel_chip'.
Removed a total of 0 cells.

7.17.3. Executing OPT_DFF pass (perform DFF optimizations).

7.17.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_chip..

7.17.5. Finished fast OPT passes.

7.18. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

7.19. Executing OPT pass (performing simple optimizations).

7.19.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_chip.

7.19.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel_chip'.
Removed a total of 0 cells.

7.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \toplevel_chip..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

7.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \toplevel_chip.
Performed a total of 0 changes.

7.19.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel_chip'.
Removed a total of 0 cells.

7.19.6. Executing OPT_SHARE pass.

7.19.7. Executing OPT_DFF pass (perform DFF optimizations).

7.19.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_chip..

7.19.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_chip.

7.19.10. Finished OPT passes. (There is nothing left to do.)

7.20. Executing TECHMAP pass (map to technology primitives).

7.20.1. Executing Verilog-2005 frontend: /Users/anish/workspace/oss-cad-suite/libexec/../share/yosys/techmap.v
Parsing Verilog input from `/Users/anish/workspace/oss-cad-suite/libexec/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

7.20.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~73 debug messages>

7.21. Executing OPT pass (performing simple optimizations).

7.21.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_chip.

7.21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel_chip'.
Removed a total of 0 cells.

7.21.3. Executing OPT_DFF pass (perform DFF optimizations).

7.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_chip..

7.21.5. Finished fast OPT passes.

7.22. Executing ABC pass (technology mapping using ABC).

7.22.1. Extracting gate netlist of module `\toplevel_chip' to `<abc-temp-dir>/input.blif'..
Extracted 2233 gates and 2428 wires to a netlist network with 195 inputs and 265 outputs.

7.22.1.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

7.22.1.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:      115
ABC RESULTS:               XOR cells:      289
ABC RESULTS:              XNOR cells:       33
ABC RESULTS:               NOT cells:       46
ABC RESULTS:             ORNOT cells:      135
ABC RESULTS:               NOR cells:      228
ABC RESULTS:               MUX cells:      342
ABC RESULTS:              NAND cells:      140
ABC RESULTS:                OR cells:      320
ABC RESULTS:            ANDNOT cells:      482
ABC RESULTS:        internal signals:     1968
ABC RESULTS:           input signals:      195
ABC RESULTS:          output signals:      265
Removing temp directory.

7.23. Executing OPT pass (performing simple optimizations).

7.23.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module toplevel_chip.

7.23.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\toplevel_chip'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

7.23.3. Executing OPT_DFF pass (perform DFF optimizations).

7.23.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \toplevel_chip..
Removed 0 unused cells and 2431 unused wires.
<suppressed ~1 debug messages>

7.23.5. Finished fast OPT passes.

7.24. Executing HIERARCHY pass (managing design hierarchy).

7.24.1. Analyzing design hierarchy..
Top module:  \toplevel_chip

7.24.2. Analyzing design hierarchy..
Top module:  \toplevel_chip
Removed 0 unused modules.

7.25. Printing statistics.

=== toplevel_chip ===

   Number of wires:               3207
   Number of wire bits:          13913
   Number of public wires:        1090
   Number of public wire bits:   11778
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2323
     $_ANDNOT_                     479
     $_AND_                        115
     $_DFF_P_                        4
     $_MUX_                        342
     $_NAND_                       140
     $_NOR_                        228
     $_NOT_                         46
     $_ORNOT_                      135
     $_OR_                         320
     $_SDFFE_PP0N_                  10
     $_SDFFE_PP0P_                 136
     $_SDFFE_PP1N_                   1
     $_SDFF_PP0_                    44
     $_SDFF_PP1_                     1
     $_XNOR_                        33
     $_XOR_                        289

7.26. Executing CHECK pass (checking for obvious problems).
Checking module toplevel_chip...
Found and reported 0 problems.
Renaming module \toplevel_chip to \d12_sjg2_tiny_game_of_life.

8. Executing Verilog backend.

8.1. Executing BMUXMAP pass.

8.2. Executing DEMUXMAP pass.
Dumping module `\d12_sjg2_tiny_game_of_life'.

9. Executing CHECK pass (checking for obvious problems).
Checking module d12_sjg2_tiny_game_of_life...
Found and reported 0 problems.

10. Printing statistics.

=== d12_sjg2_tiny_game_of_life ===

   Number of wires:               3207
   Number of wire bits:          13913
   Number of public wires:        1090
   Number of public wire bits:   11778
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2323
     $_ANDNOT_                     479
     $_AND_                        115
     $_DFF_P_                        4
     $_MUX_                        342
     $_NAND_                       140
     $_NOR_                        228
     $_NOT_                         46
     $_ORNOT_                      135
     $_OR_                         320
     $_SDFFE_PP0N_                  10
     $_SDFFE_PP0P_                 136
     $_SDFFE_PP1N_                   1
     $_SDFF_PP0_                    44
     $_SDFF_PP1_                     1
     $_XNOR_                        33
     $_XOR_                        289

Warnings: 1 unique messages, 1 total
End of script. Logfile hash: e9b43c5796, CPU: user 2.33s system 0.10s
Yosys 0.36+3 (git sha1 a53032104, aarch64-apple-darwin20.2-clang 10.0.0-4ubuntu1 -fPIC -Os)
Time spent: 26% 54x opt_expr (0 sec), 20% 41x opt_clean (0 sec), ...

