#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x7f829643a700 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x7f8296462850 .scope module, "data_ram" "data_ram" 3 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
L_0x7f829651dcf0 .functor BUFZ 32, L_0x7f829651dc50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7f82964131e0_0 .net *"_ivl_0", 31 0, L_0x7f829651dc50;  1 drivers
o0x7f8296632038 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f82965159d0_0 .net "clk", 0 0, o0x7f8296632038;  0 drivers
o0x7f8296632068 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7f8296515a80_0 .net "data_address", 31 0, o0x7f8296632068;  0 drivers
o0x7f8296632098 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f8296515b30_0 .net "data_read", 0 0, o0x7f8296632098;  0 drivers
v0x7f8296515bc0_0 .net "data_readdata", 31 0, L_0x7f829651dcf0;  1 drivers
o0x7f82966320f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f8296515ca0_0 .net "data_write", 0 0, o0x7f82966320f8;  0 drivers
o0x7f8296632128 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7f8296515d40_0 .net "data_writedata", 31 0, o0x7f8296632128;  0 drivers
v0x7f8296515df0_0 .var/i "i", 31 0;
v0x7f8296515ea0 .array "ram", 0 65535, 31 0;
E_0x7f8296462a80 .event posedge, v0x7f82965159d0_0;
L_0x7f829651dc50 .array/port v0x7f8296515ea0, o0x7f8296632068;
S_0x7f829645c5f0 .scope module, "instruction_ram" "instruction_ram" 4 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
P_0x7f829644b840 .param/str "RAM_INIT_FILE" 0 4 7, "\000";
L_0x7f829651df60 .functor BUFZ 32, L_0x7f829651ddc0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7f82965162c0_0 .net *"_ivl_0", 31 0, L_0x7f829651ddc0;  1 drivers
v0x7f8296516380_0 .net *"_ivl_3", 29 0, L_0x7f829651de80;  1 drivers
o0x7f8296632338 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7f8296516420_0 .net "instr_address", 31 0, o0x7f8296632338;  0 drivers
v0x7f82965164b0_0 .net "instr_readdata", 31 0, L_0x7f829651df60;  1 drivers
v0x7f8296516560 .array "memory1", 0 65535, 31 0;
L_0x7f829651ddc0 .array/port v0x7f8296516560, L_0x7f829651de80;
L_0x7f829651de80 .part o0x7f8296632338, 0, 30;
S_0x7f8296516030 .scope begin, "$unm_blk_11" "$unm_blk_11" 4 9, 4 9 0, S_0x7f829645c5f0;
 .timescale 0 0;
v0x7f8296516200_0 .var/i "i", 31 0;
S_0x7f829644d150 .scope module, "lw_tb" "lw_tb" 5 1;
 .timescale 0 0;
v0x7f829651d410_0 .net "active", 0 0, v0x7f829651b7a0_0;  1 drivers
v0x7f829651d4c0_0 .var "clk", 0 0;
v0x7f829651d550_0 .var "clk_enable", 0 0;
v0x7f829651d5e0_0 .net "data_address", 31 0, L_0x7f8296520490;  1 drivers
v0x7f829651d670_0 .net "data_read", 0 0, L_0x7f829651f0d0;  1 drivers
v0x7f829651d740_0 .var "data_readdata", 31 0;
v0x7f829651d7d0_0 .net "data_write", 0 0, L_0x7f829651f060;  1 drivers
v0x7f829651d880_0 .net "data_writedata", 31 0, L_0x7f829651fe40;  1 drivers
v0x7f829651d930_0 .net "instr_address", 31 0, L_0x7f8296521330;  1 drivers
v0x7f829651da60_0 .var "instr_readdata", 31 0;
v0x7f829651daf0_0 .net "register_v0", 31 0, L_0x7f829651fdd0;  1 drivers
v0x7f829651dbc0_0 .var "reset", 0 0;
S_0x7f8296516670 .scope begin, "$unm_blk_3" "$unm_blk_3" 5 36, 5 36 0, S_0x7f829644d150;
 .timescale 0 0;
v0x7f8296516890_0 .var "imm", 15 0;
v0x7f8296516950_0 .var "imm_instr", 31 0;
v0x7f82965169f0_0 .var "opcode", 5 0;
v0x7f8296516aa0_0 .var "rs", 4 0;
v0x7f8296516b50_0 .var "rt", 4 0;
E_0x7f8296516840 .event posedge, v0x7f8296519190_0;
S_0x7f8296516c40 .scope module, "dut" "mips_cpu_harvard" 5 110, 6 1 0, S_0x7f829644d150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x7f829651f060 .functor BUFZ 1, L_0x7f829651ebf0, C4<0>, C4<0>, C4<0>;
L_0x7f829651f0d0 .functor BUFZ 1, L_0x7f829651eb50, C4<0>, C4<0>, C4<0>;
L_0x7f829651f7c0 .functor BUFZ 1, L_0x7f829651ea20, C4<0>, C4<0>, C4<0>;
L_0x7f829651fe40 .functor BUFZ 32, L_0x7f829651fce0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f829651ffd0 .functor BUFZ 32, L_0x7f829651fa30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f8296520490 .functor BUFZ 32, v0x7f82965175a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f8296520c90 .functor OR 1, L_0x7f8296520930, L_0x7f8296520bb0, C4<0>, C4<0>;
L_0x7f8296520e60 .functor AND 1, L_0x7f8296520f30, L_0x7f8296521210, C4<1>, C4<1>;
L_0x7f8296521330 .functor BUFZ 32, v0x7f8296519240_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7f829651a980_0 .net *"_ivl_11", 4 0, L_0x7f829651f3c0;  1 drivers
v0x7f829651aa10_0 .net *"_ivl_13", 4 0, L_0x7f829651f460;  1 drivers
L_0x7f8296663200 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f829651aaa0_0 .net/2u *"_ivl_26", 15 0, L_0x7f8296663200;  1 drivers
v0x7f829651ab30_0 .net *"_ivl_29", 15 0, L_0x7f8296520080;  1 drivers
L_0x7f8296663290 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7f829651abc0_0 .net/2u *"_ivl_36", 31 0, L_0x7f8296663290;  1 drivers
v0x7f829651ac70_0 .net *"_ivl_40", 31 0, L_0x7f82965207e0;  1 drivers
L_0x7f82966632d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f829651ad20_0 .net *"_ivl_43", 25 0, L_0x7f82966632d8;  1 drivers
L_0x7f8296663320 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x7f829651add0_0 .net/2u *"_ivl_44", 31 0, L_0x7f8296663320;  1 drivers
v0x7f829651ae80_0 .net *"_ivl_46", 0 0, L_0x7f8296520930;  1 drivers
v0x7f829651af90_0 .net *"_ivl_48", 31 0, L_0x7f8296520a10;  1 drivers
L_0x7f8296663368 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f829651b030_0 .net *"_ivl_51", 25 0, L_0x7f8296663368;  1 drivers
L_0x7f82966633b0 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x7f829651b0e0_0 .net/2u *"_ivl_52", 31 0, L_0x7f82966633b0;  1 drivers
v0x7f829651b190_0 .net *"_ivl_54", 0 0, L_0x7f8296520bb0;  1 drivers
v0x7f829651b230_0 .net *"_ivl_58", 31 0, L_0x7f8296520dc0;  1 drivers
L_0x7f82966633f8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f829651b2e0_0 .net *"_ivl_61", 25 0, L_0x7f82966633f8;  1 drivers
L_0x7f8296663440 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f829651b390_0 .net/2u *"_ivl_62", 31 0, L_0x7f8296663440;  1 drivers
v0x7f829651b440_0 .net *"_ivl_64", 0 0, L_0x7f8296520f30;  1 drivers
v0x7f829651b5d0_0 .net *"_ivl_67", 5 0, L_0x7f8296520fd0;  1 drivers
L_0x7f8296663488 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x7f829651b660_0 .net/2u *"_ivl_68", 5 0, L_0x7f8296663488;  1 drivers
v0x7f829651b700_0 .net *"_ivl_70", 0 0, L_0x7f8296521210;  1 drivers
v0x7f829651b7a0_0 .var "active", 0 0;
v0x7f829651b840_0 .net "alu_control_out", 3 0, v0x7f82965179f0_0;  1 drivers
v0x7f829651b920_0 .net "alu_fcode", 5 0, L_0x7f829651fef0;  1 drivers
v0x7f829651b9b0_0 .net "alu_op", 1 0, L_0x7f829651eec0;  1 drivers
v0x7f829651ba40_0 .net "alu_op1", 31 0, L_0x7f829651ffd0;  1 drivers
v0x7f829651bad0_0 .net "alu_op2", 31 0, L_0x7f8296520310;  1 drivers
v0x7f829651bb60_0 .net "alu_out", 31 0, v0x7f82965175a0_0;  1 drivers
v0x7f829651bc10_0 .net "alu_src", 0 0, L_0x7f829651e840;  1 drivers
v0x7f829651bcc0_0 .net "alu_z_flag", 0 0, L_0x7f8296520580;  1 drivers
v0x7f829651bd70_0 .net "branch", 0 0, L_0x7f829651eca0;  1 drivers
v0x7f829651be20_0 .net "clk", 0 0, v0x7f829651d4c0_0;  1 drivers
v0x7f829651bef0_0 .net "clk_enable", 0 0, v0x7f829651d550_0;  1 drivers
v0x7f829651bf80_0 .net "curr_addr", 31 0, v0x7f8296519240_0;  1 drivers
v0x7f829651b4f0_0 .net "curr_addr_p4", 31 0, L_0x7f82965206a0;  1 drivers
v0x7f829651c210_0 .net "data_address", 31 0, L_0x7f8296520490;  alias, 1 drivers
v0x7f829651c2a0_0 .net "data_read", 0 0, L_0x7f829651f0d0;  alias, 1 drivers
v0x7f829651c330_0 .net "data_readdata", 31 0, v0x7f829651d740_0;  1 drivers
v0x7f829651c3c0_0 .net "data_write", 0 0, L_0x7f829651f060;  alias, 1 drivers
v0x7f829651c450_0 .net "data_writedata", 31 0, L_0x7f829651fe40;  alias, 1 drivers
v0x7f829651c4e0_0 .net "instr_address", 31 0, L_0x7f8296521330;  alias, 1 drivers
v0x7f829651c590_0 .net "instr_opcode", 5 0, L_0x7f829651e030;  1 drivers
v0x7f829651c650_0 .net "instr_readdata", 31 0, v0x7f829651da60_0;  1 drivers
v0x7f829651c6f0_0 .net "j_type", 0 0, L_0x7f8296520c90;  1 drivers
v0x7f829651c790_0 .net "jr_type", 0 0, L_0x7f8296520e60;  1 drivers
v0x7f829651c830_0 .net "mem_read", 0 0, L_0x7f829651eb50;  1 drivers
v0x7f829651c8e0_0 .net "mem_to_reg", 0 0, L_0x7f829651e970;  1 drivers
v0x7f829651c990_0 .net "mem_write", 0 0, L_0x7f829651ebf0;  1 drivers
v0x7f829651ca40_0 .var "next_instr_addr", 31 0;
v0x7f829651caf0_0 .net "offset", 31 0, L_0x7f8296520270;  1 drivers
v0x7f829651cb80_0 .net "reg_a_read_data", 31 0, L_0x7f829651fa30;  1 drivers
v0x7f829651cc30_0 .net "reg_a_read_index", 4 0, L_0x7f829651f180;  1 drivers
v0x7f829651cce0_0 .net "reg_b_read_data", 31 0, L_0x7f829651fce0;  1 drivers
v0x7f829651cd90_0 .net "reg_b_read_index", 4 0, L_0x7f829651f260;  1 drivers
v0x7f829651ce40_0 .net "reg_dst", 0 0, L_0x7f829651e750;  1 drivers
v0x7f829651cef0_0 .net "reg_write", 0 0, L_0x7f829651ea20;  1 drivers
v0x7f829651cfa0_0 .net "reg_write_data", 31 0, L_0x7f829651f620;  1 drivers
v0x7f829651d050_0 .net "reg_write_enable", 0 0, L_0x7f829651f7c0;  1 drivers
v0x7f829651d100_0 .net "reg_write_index", 4 0, L_0x7f829651f500;  1 drivers
v0x7f829651d1b0_0 .net "register_v0", 31 0, L_0x7f829651fdd0;  alias, 1 drivers
v0x7f829651d260_0 .net "reset", 0 0, v0x7f829651dbc0_0;  1 drivers
E_0x7f8296516f90/0 .event edge, v0x7f8296518780_0, v0x7f8296517690_0, v0x7f829651b4f0_0, v0x7f829651caf0_0;
E_0x7f8296516f90/1 .event edge, v0x7f829651c6f0_0, v0x7f829651c650_0, v0x7f829651c790_0, v0x7f8296519d80_0;
E_0x7f8296516f90 .event/or E_0x7f8296516f90/0, E_0x7f8296516f90/1;
L_0x7f829651e030 .part v0x7f829651da60_0, 26, 6;
L_0x7f829651f180 .part v0x7f829651da60_0, 21, 5;
L_0x7f829651f260 .part v0x7f829651da60_0, 16, 5;
L_0x7f829651f3c0 .part v0x7f829651da60_0, 11, 5;
L_0x7f829651f460 .part v0x7f829651da60_0, 16, 5;
L_0x7f829651f500 .functor MUXZ 5, L_0x7f829651f460, L_0x7f829651f3c0, L_0x7f829651e750, C4<>;
L_0x7f829651f620 .functor MUXZ 32, v0x7f82965175a0_0, v0x7f829651d740_0, L_0x7f829651e970, C4<>;
L_0x7f829651fef0 .part v0x7f829651da60_0, 0, 6;
L_0x7f8296520080 .part v0x7f829651da60_0, 0, 16;
L_0x7f8296520270 .concat [ 16 16 0 0], L_0x7f8296520080, L_0x7f8296663200;
L_0x7f8296520310 .functor MUXZ 32, L_0x7f829651fce0, L_0x7f8296520270, L_0x7f829651e840, C4<>;
L_0x7f82965206a0 .arith/sum 32, v0x7f8296519240_0, L_0x7f8296663290;
L_0x7f82965207e0 .concat [ 6 26 0 0], L_0x7f829651e030, L_0x7f82966632d8;
L_0x7f8296520930 .cmp/eq 32, L_0x7f82965207e0, L_0x7f8296663320;
L_0x7f8296520a10 .concat [ 6 26 0 0], L_0x7f829651e030, L_0x7f8296663368;
L_0x7f8296520bb0 .cmp/eq 32, L_0x7f8296520a10, L_0x7f82966633b0;
L_0x7f8296520dc0 .concat [ 6 26 0 0], L_0x7f829651e030, L_0x7f82966633f8;
L_0x7f8296520f30 .cmp/eq 32, L_0x7f8296520dc0, L_0x7f8296663440;
L_0x7f8296520fd0 .part v0x7f829651da60_0, 0, 6;
L_0x7f8296521210 .cmp/ne 6, L_0x7f8296520fd0, L_0x7f8296663488;
S_0x7f8296517000 .scope module, "cpu_alu" "alu" 6 112, 7 1 0, S_0x7f8296516c40;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "control";
    .port_info 1 /INPUT 32 "op1";
    .port_info 2 /INPUT 32 "op2";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "z_flag";
L_0x7f8296663248 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f82965172c0_0 .net/2u *"_ivl_0", 31 0, L_0x7f8296663248;  1 drivers
v0x7f8296517380_0 .net "control", 3 0, v0x7f82965179f0_0;  alias, 1 drivers
v0x7f8296517430_0 .net "op1", 31 0, L_0x7f829651ffd0;  alias, 1 drivers
v0x7f82965174f0_0 .net "op2", 31 0, L_0x7f8296520310;  alias, 1 drivers
v0x7f82965175a0_0 .var "result", 31 0;
v0x7f8296517690_0 .net "z_flag", 0 0, L_0x7f8296520580;  alias, 1 drivers
E_0x7f8296517270 .event edge, v0x7f82965174f0_0, v0x7f8296517430_0, v0x7f8296517380_0;
L_0x7f8296520580 .cmp/eq 32, v0x7f82965175a0_0, L_0x7f8296663248;
S_0x7f82965177b0 .scope module, "cpu_alu_control" "alu_control" 6 97, 8 1 0, S_0x7f8296516c40;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "alu_opcode";
    .port_info 1 /INPUT 6 "alu_fcode";
    .port_info 2 /OUTPUT 4 "alu_control_out";
v0x7f82965179f0_0 .var "alu_control_out", 3 0;
v0x7f8296517ab0_0 .net "alu_fcode", 5 0, L_0x7f829651fef0;  alias, 1 drivers
v0x7f8296517b50_0 .net "alu_opcode", 1 0, L_0x7f829651eec0;  alias, 1 drivers
E_0x7f82965179c0 .event edge, v0x7f8296517b50_0, v0x7f8296517ab0_0;
S_0x7f8296517c60 .scope module, "cpu_control" "control" 6 36, 9 1 0, S_0x7f8296516c40;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "instr_opcode";
    .port_info 1 /OUTPUT 1 "reg_dst";
    .port_info 2 /OUTPUT 1 "branch";
    .port_info 3 /OUTPUT 1 "mem_read";
    .port_info 4 /OUTPUT 1 "mem_to_reg";
    .port_info 5 /OUTPUT 2 "alu_op";
    .port_info 6 /OUTPUT 1 "mem_write";
    .port_info 7 /OUTPUT 1 "alu_src";
    .port_info 8 /OUTPUT 1 "reg_write";
    .port_info 9 /OUTPUT 1 "jump";
L_0x7f829651e750 .functor BUFZ 1, L_0x7f829651e280, C4<0>, C4<0>, C4<0>;
L_0x7f829651e840 .functor OR 1, L_0x7f829651e3a0, L_0x7f829651e500, C4<0>, C4<0>;
L_0x7f829651e970 .functor BUFZ 1, L_0x7f829651e3a0, C4<0>, C4<0>, C4<0>;
L_0x7f829651ea20 .functor OR 1, L_0x7f829651e280, L_0x7f829651e3a0, C4<0>, C4<0>;
L_0x7f829651eb50 .functor BUFZ 1, L_0x7f829651e3a0, C4<0>, C4<0>, C4<0>;
L_0x7f829651ebf0 .functor BUFZ 1, L_0x7f829651e500, C4<0>, C4<0>, C4<0>;
L_0x7f829651eca0 .functor BUFZ 1, L_0x7f829651e640, C4<0>, C4<0>, C4<0>;
L_0x7f829651edd0 .functor BUFZ 1, L_0x7f829651e280, C4<0>, C4<0>, C4<0>;
L_0x7f829651ef60 .functor BUFZ 1, L_0x7f829651e640, C4<0>, C4<0>, C4<0>;
v0x7f8296517f60_0 .net *"_ivl_0", 31 0, L_0x7f829651e150;  1 drivers
L_0x7f82966630e0 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x7f8296518010_0 .net/2u *"_ivl_12", 5 0, L_0x7f82966630e0;  1 drivers
L_0x7f8296663128 .functor BUFT 1, C4<000100>, C4<0>, C4<0>, C4<0>;
v0x7f82965180c0_0 .net/2u *"_ivl_16", 5 0, L_0x7f8296663128;  1 drivers
L_0x7f8296663008 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f8296518180_0 .net *"_ivl_3", 25 0, L_0x7f8296663008;  1 drivers
v0x7f8296518230_0 .net *"_ivl_37", 0 0, L_0x7f829651edd0;  1 drivers
L_0x7f8296663050 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f8296518320_0 .net/2u *"_ivl_4", 31 0, L_0x7f8296663050;  1 drivers
v0x7f82965183d0_0 .net *"_ivl_42", 0 0, L_0x7f829651ef60;  1 drivers
L_0x7f8296663098 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x7f8296518480_0 .net/2u *"_ivl_8", 5 0, L_0x7f8296663098;  1 drivers
v0x7f8296518530_0 .net "alu_op", 1 0, L_0x7f829651eec0;  alias, 1 drivers
v0x7f8296518660_0 .net "alu_src", 0 0, L_0x7f829651e840;  alias, 1 drivers
v0x7f82965186f0_0 .net "beq", 0 0, L_0x7f829651e640;  1 drivers
v0x7f8296518780_0 .net "branch", 0 0, L_0x7f829651eca0;  alias, 1 drivers
v0x7f8296518810_0 .net "instr_opcode", 5 0, L_0x7f829651e030;  alias, 1 drivers
v0x7f82965188a0_0 .var "jump", 0 0;
v0x7f8296518930_0 .net "lw", 0 0, L_0x7f829651e3a0;  1 drivers
v0x7f82965189d0_0 .net "mem_read", 0 0, L_0x7f829651eb50;  alias, 1 drivers
v0x7f8296518a70_0 .net "mem_to_reg", 0 0, L_0x7f829651e970;  alias, 1 drivers
v0x7f8296518c10_0 .net "mem_write", 0 0, L_0x7f829651ebf0;  alias, 1 drivers
v0x7f8296518cb0_0 .net "r_format", 0 0, L_0x7f829651e280;  1 drivers
v0x7f8296518d50_0 .net "reg_dst", 0 0, L_0x7f829651e750;  alias, 1 drivers
v0x7f8296518df0_0 .net "reg_write", 0 0, L_0x7f829651ea20;  alias, 1 drivers
v0x7f8296518e90_0 .net "sw", 0 0, L_0x7f829651e500;  1 drivers
L_0x7f829651e150 .concat [ 6 26 0 0], L_0x7f829651e030, L_0x7f8296663008;
L_0x7f829651e280 .cmp/eq 32, L_0x7f829651e150, L_0x7f8296663050;
L_0x7f829651e3a0 .cmp/eq 6, L_0x7f829651e030, L_0x7f8296663098;
L_0x7f829651e500 .cmp/eq 6, L_0x7f829651e030, L_0x7f82966630e0;
L_0x7f829651e640 .cmp/eq 6, L_0x7f829651e030, L_0x7f8296663128;
L_0x7f829651eec0 .concat8 [ 1 1 0 0], L_0x7f829651ef60, L_0x7f829651edd0;
S_0x7f8296519020 .scope module, "cpu_pc" "pc" 6 159, 10 1 0, S_0x7f8296516c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 32 "curr_addr";
v0x7f8296519190_0 .net "clk", 0 0, v0x7f829651d4c0_0;  alias, 1 drivers
v0x7f8296519240_0 .var "curr_addr", 31 0;
v0x7f82965192f0_0 .net "next_addr", 31 0, v0x7f829651ca40_0;  1 drivers
v0x7f82965193b0_0 .net "reset", 0 0, v0x7f829651dbc0_0;  alias, 1 drivers
S_0x7f82965194b0 .scope module, "register" "regfile" 6 69, 11 1 0, S_0x7f8296516c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x7f829651fa30 .functor BUFZ 32, L_0x7f829651f870, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f829651fce0 .functor BUFZ 32, L_0x7f829651fb20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7f829651a170_2 .array/port v0x7f829651a170, 2;
L_0x7f829651fdd0 .functor BUFZ 32, v0x7f829651a170_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7f8296519820_0 .net *"_ivl_0", 31 0, L_0x7f829651f870;  1 drivers
v0x7f82965198c0_0 .net *"_ivl_10", 6 0, L_0x7f829651fbc0;  1 drivers
L_0x7f82966631b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f8296519960_0 .net *"_ivl_13", 1 0, L_0x7f82966631b8;  1 drivers
v0x7f8296519a10_0 .net *"_ivl_2", 6 0, L_0x7f829651f910;  1 drivers
L_0x7f8296663170 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f8296519ac0_0 .net *"_ivl_5", 1 0, L_0x7f8296663170;  1 drivers
v0x7f8296519bb0_0 .net *"_ivl_8", 31 0, L_0x7f829651fb20;  1 drivers
v0x7f8296519c60_0 .net "r_clk", 0 0, v0x7f829651d4c0_0;  alias, 1 drivers
v0x7f8296519cf0_0 .net "r_clk_enable", 0 0, v0x7f829651d550_0;  alias, 1 drivers
v0x7f8296519d80_0 .net "read_data1", 31 0, L_0x7f829651fa30;  alias, 1 drivers
v0x7f8296519eb0_0 .net "read_data2", 31 0, L_0x7f829651fce0;  alias, 1 drivers
v0x7f8296519f60_0 .net "read_reg1", 4 0, L_0x7f829651f180;  alias, 1 drivers
v0x7f829651a010_0 .net "read_reg2", 4 0, L_0x7f829651f260;  alias, 1 drivers
v0x7f829651a0c0_0 .net "register_v0", 31 0, L_0x7f829651fdd0;  alias, 1 drivers
v0x7f829651a170 .array "registers", 0 31, 31 0;
v0x7f829651a510_0 .net "reset", 0 0, v0x7f829651dbc0_0;  alias, 1 drivers
v0x7f829651a5c0_0 .net "write_control", 0 0, L_0x7f829651f7c0;  alias, 1 drivers
v0x7f829651a650_0 .net "write_data", 31 0, L_0x7f829651f620;  alias, 1 drivers
v0x7f829651a7e0_0 .net "write_reg", 4 0, L_0x7f829651f500;  alias, 1 drivers
L_0x7f829651f870 .array/port v0x7f829651a170, L_0x7f829651f910;
L_0x7f829651f910 .concat [ 5 2 0 0], L_0x7f829651f180, L_0x7f8296663170;
L_0x7f829651fb20 .array/port v0x7f829651a170, L_0x7f829651fbc0;
L_0x7f829651fbc0 .concat [ 5 2 0 0], L_0x7f829651f260, L_0x7f82966631b8;
    .scope S_0x7f8296462850;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f8296515df0_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x7f8296515df0_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x7f8296515df0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8296515ea0, 0, 4;
    %load/vec4 v0x7f8296515df0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f8296515df0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .thread T_0;
    .scope S_0x7f8296462850;
T_1 ;
    %wait E_0x7f8296462a80;
    %load/vec4 v0x7f8296515ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x7f8296515d40_0;
    %ix/getv 3, v0x7f8296515a80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8296515ea0, 0, 4;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7f829645c5f0;
T_2 ;
    %fork t_1, S_0x7f8296516030;
    %jmp t_0;
    .scope S_0x7f8296516030;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f8296516200_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x7f8296516200_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7f8296516200_0;
    %store/vec4a v0x7f8296516560, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x7f8296516200_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x7f8296516200_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 4294967295, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f8296516560, 4, 0;
    %pushi/vec4 4294967280, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f8296516560, 4, 0;
    %pushi/vec4 4294967040, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f8296516560, 4, 0;
    %end;
    .scope S_0x7f829645c5f0;
t_0 %join;
    %end;
    .thread T_2;
    .scope S_0x7f82965194b0;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f829651a170, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f829651a170, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f829651a170, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f829651a170, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f829651a170, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f829651a170, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f829651a170, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f829651a170, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f829651a170, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f829651a170, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f829651a170, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f829651a170, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f829651a170, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f829651a170, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f829651a170, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f829651a170, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f829651a170, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f829651a170, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f829651a170, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f829651a170, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f829651a170, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f829651a170, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f829651a170, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f829651a170, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f829651a170, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f829651a170, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f829651a170, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f829651a170, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f829651a170, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f829651a170, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f829651a170, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f829651a170, 4, 0;
    %end;
    .thread T_3;
    .scope S_0x7f82965194b0;
T_4 ;
    %wait E_0x7f8296516840;
    %load/vec4 v0x7f829651a510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f829651a170, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f829651a170, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f829651a170, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f829651a170, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f829651a170, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f829651a170, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f829651a170, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f829651a170, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f829651a170, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f829651a170, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f829651a170, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f829651a170, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f829651a170, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f829651a170, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f829651a170, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f829651a170, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f829651a170, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f829651a170, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f829651a170, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f829651a170, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f829651a170, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f829651a170, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f829651a170, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f829651a170, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f829651a170, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f829651a170, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f829651a170, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f829651a170, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f829651a170, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f829651a170, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f829651a170, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f829651a170, 0, 4;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x7f8296519cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x7f829651a5c0_0;
    %load/vec4 v0x7f829651a7e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x7f829651a650_0;
    %load/vec4 v0x7f829651a7e0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f829651a170, 0, 4;
T_4.4 ;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7f82965177b0;
T_5 ;
    %wait E_0x7f82965179c0;
    %load/vec4 v0x7f8296517b50_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7f82965179f0_0, 0, 4;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x7f8296517b50_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x7f82965179f0_0, 0, 4;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x7f8296517b50_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_5.4, 4;
    %load/vec4 v0x7f8296517ab0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %jmp T_5.11;
T_5.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7f82965179f0_0, 0, 4;
    %jmp T_5.11;
T_5.7 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x7f82965179f0_0, 0, 4;
    %jmp T_5.11;
T_5.8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7f82965179f0_0, 0, 4;
    %jmp T_5.11;
T_5.9 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7f82965179f0_0, 0, 4;
    %jmp T_5.11;
T_5.10 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x7f82965179f0_0, 0, 4;
    %jmp T_5.11;
T_5.11 ;
    %pop/vec4 1;
T_5.4 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7f8296517000;
T_6 ;
    %wait E_0x7f8296517270;
    %load/vec4 v0x7f8296517380_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f82965175a0_0, 0;
    %jmp T_6.7;
T_6.0 ;
    %load/vec4 v0x7f8296517430_0;
    %load/vec4 v0x7f82965174f0_0;
    %and;
    %assign/vec4 v0x7f82965175a0_0, 0;
    %jmp T_6.7;
T_6.1 ;
    %load/vec4 v0x7f8296517430_0;
    %load/vec4 v0x7f82965174f0_0;
    %or;
    %assign/vec4 v0x7f82965175a0_0, 0;
    %jmp T_6.7;
T_6.2 ;
    %load/vec4 v0x7f8296517430_0;
    %load/vec4 v0x7f82965174f0_0;
    %add;
    %assign/vec4 v0x7f82965175a0_0, 0;
    %jmp T_6.7;
T_6.3 ;
    %load/vec4 v0x7f8296517430_0;
    %load/vec4 v0x7f82965174f0_0;
    %sub;
    %assign/vec4 v0x7f82965175a0_0, 0;
    %jmp T_6.7;
T_6.4 ;
    %load/vec4 v0x7f8296517430_0;
    %load/vec4 v0x7f82965174f0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_6.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.9, 8;
T_6.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.9, 8;
 ; End of false expr.
    %blend;
T_6.9;
    %assign/vec4 v0x7f82965175a0_0, 0;
    %jmp T_6.7;
T_6.5 ;
    %load/vec4 v0x7f8296517430_0;
    %load/vec4 v0x7f82965174f0_0;
    %or;
    %inv;
    %assign/vec4 v0x7f82965175a0_0, 0;
    %jmp T_6.7;
T_6.7 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7f8296519020;
T_7 ;
    %wait E_0x7f8296516840;
    %load/vec4 v0x7f82965193b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x7f8296519240_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x7f82965192f0_0;
    %assign/vec4 v0x7f8296519240_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7f8296516c40;
T_8 ;
    %wait E_0x7f8296516f90;
    %load/vec4 v0x7f829651bd70_0;
    %load/vec4 v0x7f829651bcc0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x7f829651b4f0_0;
    %load/vec4 v0x7f829651caf0_0;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x7f829651ca40_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x7f829651c6f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x7f829651b4f0_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x7f829651c650_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x7f829651ca40_0, 0, 32;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x7f829651c790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x7f829651cb80_0;
    %store/vec4 v0x7f829651ca40_0, 0, 32;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0x7f829651b4f0_0;
    %store/vec4 v0x7f829651ca40_0, 0, 32;
T_8.5 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7f8296516c40;
T_9 ;
    %pushi/vec4 10, 0, 32;
T_9.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.1, 5;
    %jmp/1 T_9.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x7f8296516840;
    %vpi_call/w 6 151 "$display", "next_instr_addr is %d, reg_a_read_data is %b, data is %b", v0x7f829651ca40_0, v0x7f829651cb80_0, v0x7f829651c330_0 {0 0 0};
    %vpi_call/w 6 152 "$display", "reg_write_data is %b", v0x7f829651cfa0_0 {0 0 0};
    %vpi_call/w 6 153 "$display", "mem_to_reg is %b, reg_a_read_index is %b, reg_write_index is %b", v0x7f829651c8e0_0, v0x7f829651cc30_0, v0x7f829651d100_0 {0 0 0};
    %jmp T_9.0;
T_9.1 ;
    %pop/vec4 1;
    %end;
    .thread T_9;
    .scope S_0x7f829644d150;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f829651d4c0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1000, 0, 32;
T_10.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.1, 5;
    %jmp/1 T_10.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x7f829651d4c0_0;
    %inv;
    %store/vec4 v0x7f829651d4c0_0, 0, 1;
    %delay 4, 0;
    %jmp T_10.0;
T_10.1 ;
    %pop/vec4 1;
    %end;
    .thread T_10;
    .scope S_0x7f829644d150;
T_11 ;
    %fork t_3, S_0x7f8296516670;
    %jmp t_2;
    .scope S_0x7f8296516670;
t_3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f829651dbc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f829651d550_0, 0, 1;
    %wait E_0x7f8296516840;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f829651dbc0_0, 0, 1;
    %wait E_0x7f8296516840;
    %delay 2, 0;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x7f82965169f0_0, 0, 6;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x7f8296516aa0_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x7f8296516b50_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7f8296516890_0, 0, 16;
    %load/vec4 v0x7f82965169f0_0;
    %load/vec4 v0x7f8296516aa0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f8296516b50_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f8296516890_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f8296516950_0, 0, 32;
    %load/vec4 v0x7f8296516950_0;
    %store/vec4 v0x7f829651da60_0, 0, 32;
    %pushi/vec4 9, 0, 32;
    %store/vec4 v0x7f829651d740_0, 0, 32;
    %delay 2, 0;
    %wait E_0x7f8296516840;
    %delay 2, 0;
    %load/vec4 v0x7f829651d7d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %jmp T_11.1;
T_11.0 ;
    %vpi_call/w 5 68 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_11.1 ;
    %load/vec4 v0x7f829651d670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %jmp T_11.3;
T_11.2 ;
    %vpi_call/w 5 69 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_11.3 ;
    %load/vec4 v0x7f829651d5e0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.4, 4;
    %jmp T_11.5;
T_11.4 ;
    %vpi_call/w 5 70 "$fatal", 32'sb00000000000000000000000000000001, "address from memory being loaded, incorrect" {0 0 0};
T_11.5 ;
    %load/vec4 v0x7f829651daf0_0;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_11.6, 4;
    %jmp T_11.7;
T_11.6 ;
    %vpi_call/w 5 71 "$fatal", 32'sb00000000000000000000000000000001, "wrong value loaded" {0 0 0};
T_11.7 ;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x7f82965169f0_0, 0, 6;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x7f8296516aa0_0, 0, 5;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x7f8296516b50_0, 0, 5;
    %pushi/vec4 8, 0, 16;
    %store/vec4 v0x7f8296516890_0, 0, 16;
    %load/vec4 v0x7f82965169f0_0;
    %load/vec4 v0x7f8296516aa0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f8296516b50_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f8296516890_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f8296516950_0, 0, 32;
    %load/vec4 v0x7f8296516950_0;
    %store/vec4 v0x7f829651da60_0, 0, 32;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x7f829651d740_0, 0, 32;
    %wait E_0x7f8296516840;
    %delay 2, 0;
    %load/vec4 v0x7f829651d7d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.8, 8;
    %jmp T_11.9;
T_11.8 ;
    %vpi_call/w 5 86 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_11.9 ;
    %load/vec4 v0x7f829651d670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.10, 8;
    %jmp T_11.11;
T_11.10 ;
    %vpi_call/w 5 87 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_11.11 ;
    %load/vec4 v0x7f829651d5e0_0;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x7f8296516890_0;
    %concat/vec4; draw_concat_vec4
    %addi 0, 0, 32;
    %cmp/e;
    %jmp/0xz  T_11.12, 4;
    %jmp T_11.13;
T_11.12 ;
    %vpi_call/w 5 88 "$fatal", 32'sb00000000000000000000000000000001, "address from memory being loaded, incorrect" {0 0 0};
T_11.13 ;
    %load/vec4 v0x7f829651daf0_0;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_11.14, 4;
    %jmp T_11.15;
T_11.14 ;
    %vpi_call/w 5 89 "$fatal", 32'sb00000000000000000000000000000001, "wrong value loaded" {0 0 0};
T_11.15 ;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x7f82965169f0_0, 0, 6;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x7f8296516aa0_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x7f8296516b50_0, 0, 5;
    %pushi/vec4 8, 0, 16;
    %store/vec4 v0x7f8296516890_0, 0, 16;
    %load/vec4 v0x7f82965169f0_0;
    %load/vec4 v0x7f8296516aa0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f8296516b50_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f8296516890_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f8296516950_0, 0, 32;
    %load/vec4 v0x7f8296516950_0;
    %store/vec4 v0x7f829651da60_0, 0, 32;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0x7f829651d740_0, 0, 32;
    %wait E_0x7f8296516840;
    %delay 2, 0;
    %load/vec4 v0x7f829651d7d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.16, 8;
    %jmp T_11.17;
T_11.16 ;
    %vpi_call/w 5 104 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_11.17 ;
    %load/vec4 v0x7f829651d670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.18, 8;
    %jmp T_11.19;
T_11.18 ;
    %vpi_call/w 5 105 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_11.19 ;
    %load/vec4 v0x7f829651d5e0_0;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x7f8296516890_0;
    %concat/vec4; draw_concat_vec4
    %addi 16, 0, 32;
    %cmp/e;
    %jmp/0xz  T_11.20, 4;
    %jmp T_11.21;
T_11.20 ;
    %vpi_call/w 5 106 "$fatal", 32'sb00000000000000000000000000000001, "address from memory being loaded, incorrect" {0 0 0};
T_11.21 ;
    %load/vec4 v0x7f829651daf0_0;
    %cmpi/e 10, 0, 32;
    %jmp/0xz  T_11.22, 4;
    %jmp T_11.23;
T_11.22 ;
    %vpi_call/w 5 107 "$fatal", 32'sb00000000000000000000000000000001, "wrong value loaded" {0 0 0};
T_11.23 ;
    %end;
    .scope S_0x7f829644d150;
t_2 %join;
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/instruction_ram.v";
    "test/tb/lw_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/alu_control.v";
    "rtl/mips_cpu/control.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/regfile.v";
