/* Generated by Yosys 0.38 (git sha1 45a28179e, gcc 11.2.1 -fPIC -Os) */

module GJC4_post_route (a, b, acc_fir, clk, reset, feedback, load_acc, unsigned_a, unsigned_b, saturate_enable, shift_right, round, subtract, z_mult, dly_b_mult, z_multadd, dly_b_multadd, z_multacc, dly_b_multacc, z_mult_regout, z_mult_regin
, z_mult_regin_regout, z_multadd_regout, z_multadd_regin, z_multadd_regin_regout, z_multacc_regout, z_multacc_regin, z_multacc_regin_regout, dly_b_mult_regout, dly_b_mult_regin, dly_b_mult_regin_regout, dly_b_multadd_regout, dly_b_multadd_regin, dly_b_multadd_regin_regout, dly_b_multacc_regout, dly_b_multacc_regin, dly_b_multacc_regin_regout);
  input [19:0] a;
  input [5:0] acc_fir;
  input [17:0] b;
  input clk;
  output [17:0] dly_b_mult;
  output [17:0] dly_b_mult_regin;
  output [17:0] dly_b_mult_regin_regout;
  output [17:0] dly_b_mult_regout;
  output [17:0] dly_b_multacc;
  output [17:0] dly_b_multacc_regin;
  output [17:0] dly_b_multacc_regin_regout;
  output [17:0] dly_b_multacc_regout;
  output [17:0] dly_b_multadd;
  output [17:0] dly_b_multadd_regin;
  output [17:0] dly_b_multadd_regin_regout;
  output [17:0] dly_b_multadd_regout;
  input [2:0] feedback;
  input load_acc;
  input reset;
  input round;
  input saturate_enable;
  input [5:0] shift_right;
  input subtract;
  input unsigned_a;
  input unsigned_b;
  output [37:0] z_mult;
  output [37:0] z_mult_regin;
  output [37:0] z_mult_regin_regout;
  output [37:0] z_mult_regout;
  output [37:0] z_multacc;
  output [37:0] z_multacc_regin;
  output [37:0] z_multacc_regin_regout;
  output [37:0] z_multacc_regout;
  output [37:0] z_multadd;
  output [37:0] z_multadd_regin;
  output [37:0] z_multadd_regin_regout;
  output [37:0] z_multadd_regout;
  wire \$auto$clkbufmap.cc:298:execute$398 ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/.././rtl/GJC4.v:12.17-12.18" *)
  wire [19:0] \$auto$rs_design_edit.cc:1111:execute$1195.a ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/.././rtl/GJC4.v:14.17-14.24" *)
  wire [5:0] \$auto$rs_design_edit.cc:1111:execute$1195.acc_fir ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/.././rtl/GJC4.v:13.17-13.18" *)
  wire [17:0] \$auto$rs_design_edit.cc:1111:execute$1195.b ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/.././rtl/GJC4.v:15.18-15.21" *)
  wire \$auto$rs_design_edit.cc:1111:execute$1195.clk ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/.././rtl/GJC4.v:26.18-26.28" *)
  wire [17:0] \$auto$rs_design_edit.cc:1111:execute$1195.dly_b_mult ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/.././rtl/GJC4.v:34.37-34.53" *)
  wire [17:0] \$auto$rs_design_edit.cc:1111:execute$1195.dly_b_mult_regin ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/.././rtl/GJC4.v:34.55-34.78" *)
  wire [17:0] \$auto$rs_design_edit.cc:1111:execute$1195.dly_b_mult_regin_regout ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/.././rtl/GJC4.v:34.18-34.35" *)
  wire [17:0] \$auto$rs_design_edit.cc:1111:execute$1195.dly_b_mult_regout ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/.././rtl/GJC4.v:30.18-30.31" *)
  wire [17:0] \$auto$rs_design_edit.cc:1111:execute$1195.dly_b_multacc ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/.././rtl/GJC4.v:34.173-34.192" *)
  wire [17:0] \$auto$rs_design_edit.cc:1111:execute$1195.dly_b_multacc_regin ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/.././rtl/GJC4.v:34.194-34.220" *)
  wire [17:0] \$auto$rs_design_edit.cc:1111:execute$1195.dly_b_multacc_regin_regout ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/.././rtl/GJC4.v:34.151-34.171" *)
  wire [17:0] \$auto$rs_design_edit.cc:1111:execute$1195.dly_b_multacc_regout ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/.././rtl/GJC4.v:28.18-28.31" *)
  wire [17:0] \$auto$rs_design_edit.cc:1111:execute$1195.dly_b_multadd ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/.././rtl/GJC4.v:34.102-34.121" *)
  wire [17:0] \$auto$rs_design_edit.cc:1111:execute$1195.dly_b_multadd_regin ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/.././rtl/GJC4.v:34.123-34.149" *)
  wire [17:0] \$auto$rs_design_edit.cc:1111:execute$1195.dly_b_multadd_regin_regout ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/.././rtl/GJC4.v:34.80-34.100" *)
  wire [17:0] \$auto$rs_design_edit.cc:1111:execute$1195.dly_b_multadd_regout ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/.././rtl/GJC4.v:17.18-17.26" *)
  wire [2:0] \$auto$rs_design_edit.cc:1111:execute$1195.feedback ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/.././rtl/GJC4.v:18.18-18.26" *)
  wire \$auto$rs_design_edit.cc:1111:execute$1195.load_acc ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/.././rtl/GJC4.v:16.18-16.23" *)
  wire \$auto$rs_design_edit.cc:1111:execute$1195.reset ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/.././rtl/GJC4.v:23.18-23.23" *)
  wire \$auto$rs_design_edit.cc:1111:execute$1195.round ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/.././rtl/GJC4.v:21.18-21.33" *)
  wire \$auto$rs_design_edit.cc:1111:execute$1195.saturate_enable ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/.././rtl/GJC4.v:22.18-22.29" *)
  wire [5:0] \$auto$rs_design_edit.cc:1111:execute$1195.shift_right ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/.././rtl/GJC4.v:24.18-24.26" *)
  wire \$auto$rs_design_edit.cc:1111:execute$1195.subtract ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/.././rtl/GJC4.v:19.18-19.28" *)
  wire \$auto$rs_design_edit.cc:1111:execute$1195.unsigned_a ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/.././rtl/GJC4.v:20.18-20.28" *)
  wire \$auto$rs_design_edit.cc:1111:execute$1195.unsigned_b ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/.././rtl/GJC4.v:25.18-25.24" *)
  wire [37:0] \$auto$rs_design_edit.cc:1111:execute$1195.z_mult ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/.././rtl/GJC4.v:33.34-33.46" *)
  wire [37:0] \$auto$rs_design_edit.cc:1111:execute$1195.z_mult_regin ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/.././rtl/GJC4.v:33.48-33.67" *)
  wire [37:0] \$auto$rs_design_edit.cc:1111:execute$1195.z_mult_regin_regout ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/.././rtl/GJC4.v:33.19-33.32" *)
  wire [37:0] \$auto$rs_design_edit.cc:1111:execute$1195.z_mult_regout ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/.././rtl/GJC4.v:29.18-29.27" *)
  wire [37:0] \$auto$rs_design_edit.cc:1111:execute$1195.z_multacc ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/.././rtl/GJC4.v:33.146-33.161" *)
  wire [37:0] \$auto$rs_design_edit.cc:1111:execute$1195.z_multacc_regin ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/.././rtl/GJC4.v:33.163-33.185" *)
  wire [37:0] \$auto$rs_design_edit.cc:1111:execute$1195.z_multacc_regin_regout ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/.././rtl/GJC4.v:33.128-33.144" *)
  wire [37:0] \$auto$rs_design_edit.cc:1111:execute$1195.z_multacc_regout ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/.././rtl/GJC4.v:27.18-27.27" *)
  wire [37:0] \$auto$rs_design_edit.cc:1111:execute$1195.z_multadd ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/.././rtl/GJC4.v:33.87-33.102" *)
  wire [37:0] \$auto$rs_design_edit.cc:1111:execute$1195.z_multadd_regin ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/.././rtl/GJC4.v:33.104-33.126" *)
  wire [37:0] \$auto$rs_design_edit.cc:1111:execute$1195.z_multadd_regin_regout ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/.././rtl/GJC4.v:33.69-33.85" *)
  wire [37:0] \$auto$rs_design_edit.cc:1111:execute$1195.z_multadd_regout ;
  wire \$auto$rs_design_edit.cc:830:execute$1133 ;
  wire \$auto$rs_design_edit.cc:830:execute$1134 ;
  wire \$auto$rs_design_edit.cc:830:execute$1135 ;
  wire \$auto$rs_design_edit.cc:830:execute$1136 ;
  wire \$auto$rs_design_edit.cc:830:execute$1137 ;
  wire \$auto$rs_design_edit.cc:830:execute$1138 ;
  wire \$auto$rs_design_edit.cc:830:execute$1139 ;
  wire \$auto$rs_design_edit.cc:830:execute$1140 ;
  wire \$auto$rs_design_edit.cc:830:execute$1141 ;
  wire \$auto$rs_design_edit.cc:830:execute$1142 ;
  wire \$auto$rs_design_edit.cc:830:execute$1143 ;
  wire \$auto$rs_design_edit.cc:830:execute$1144 ;
  wire \$auto$rs_design_edit.cc:830:execute$1145 ;
  wire \$auto$rs_design_edit.cc:830:execute$1146 ;
  wire \$auto$rs_design_edit.cc:830:execute$1147 ;
  wire \$auto$rs_design_edit.cc:830:execute$1148 ;
  wire \$auto$rs_design_edit.cc:830:execute$1149 ;
  wire \$auto$rs_design_edit.cc:830:execute$1150 ;
  wire \$auto$rs_design_edit.cc:830:execute$1151 ;
  wire \$auto$rs_design_edit.cc:830:execute$1152 ;
  wire \$auto$rs_design_edit.cc:830:execute$1153 ;
  wire \$auto$rs_design_edit.cc:830:execute$1154 ;
  wire \$auto$rs_design_edit.cc:830:execute$1155 ;
  wire \$auto$rs_design_edit.cc:830:execute$1156 ;
  wire \$auto$rs_design_edit.cc:830:execute$1157 ;
  wire \$auto$rs_design_edit.cc:830:execute$1158 ;
  wire \$auto$rs_design_edit.cc:830:execute$1159 ;
  wire \$auto$rs_design_edit.cc:830:execute$1160 ;
  wire \$auto$rs_design_edit.cc:830:execute$1161 ;
  wire \$auto$rs_design_edit.cc:830:execute$1162 ;
  wire \$auto$rs_design_edit.cc:830:execute$1163 ;
  wire \$auto$rs_design_edit.cc:830:execute$1164 ;
  wire \$auto$rs_design_edit.cc:830:execute$1165 ;
  wire \$auto$rs_design_edit.cc:830:execute$1166 ;
  wire \$auto$rs_design_edit.cc:830:execute$1167 ;
  wire \$auto$rs_design_edit.cc:830:execute$1168 ;
  wire \$auto$rs_design_edit.cc:830:execute$1169 ;
  wire \$auto$rs_design_edit.cc:830:execute$1170 ;
  wire \$auto$rs_design_edit.cc:830:execute$1171 ;
  wire \$auto$rs_design_edit.cc:830:execute$1172 ;
  wire \$auto$rs_design_edit.cc:830:execute$1173 ;
  wire \$auto$rs_design_edit.cc:830:execute$1174 ;
  wire \$auto$rs_design_edit.cc:830:execute$1175 ;
  wire \$auto$rs_design_edit.cc:830:execute$1176 ;
  wire \$auto$rs_design_edit.cc:830:execute$1177 ;
  wire \$auto$rs_design_edit.cc:830:execute$1178 ;
  wire \$auto$rs_design_edit.cc:830:execute$1179 ;
  wire \$auto$rs_design_edit.cc:830:execute$1180 ;
  wire \$auto$rs_design_edit.cc:830:execute$1181 ;
  wire \$auto$rs_design_edit.cc:830:execute$1182 ;
  wire \$auto$rs_design_edit.cc:830:execute$1183 ;
  wire \$auto$rs_design_edit.cc:830:execute$1184 ;
  wire \$auto$rs_design_edit.cc:830:execute$1185 ;
  wire \$auto$rs_design_edit.cc:830:execute$1186 ;
  wire \$auto$rs_design_edit.cc:830:execute$1187 ;
  wire \$auto$rs_design_edit.cc:830:execute$1188 ;
  wire \$auto$rs_design_edit.cc:830:execute$1189 ;
  wire \$auto$rs_design_edit.cc:830:execute$1190 ;
  wire \$auto$rs_design_edit.cc:830:execute$1191 ;
  wire \$auto$rs_design_edit.cc:830:execute$1192 ;
  wire \$auto$rs_design_edit.cc:830:execute$1193 ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$clkbufmap.cc:298:execute$398 ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1133 ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1134 ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1135 ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1136 ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1137 ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1138 ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1139 ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1140 ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1141 ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1142 ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1143 ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1144 ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1145 ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1146 ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1147 ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1148 ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1149 ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1150 ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1151 ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1152 ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1153 ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1154 ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1155 ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1156 ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1157 ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1158 ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1159 ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1160 ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1161 ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1162 ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1163 ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1164 ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1165 ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1166 ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1167 ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1168 ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1169 ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1170 ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1171 ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1172 ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1173 ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1174 ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1175 ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1176 ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1177 ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1178 ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1179 ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1180 ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1181 ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1182 ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1183 ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1184 ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1185 ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1186 ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1187 ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1188 ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1189 ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1190 ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1191 ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1192 ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1193 ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$a[0] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$a[10] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$a[11] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$a[12] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$a[13] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$a[14] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$a[15] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$a[16] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$a[17] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$a[18] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$a[19] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$a[1] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$a[2] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$a[3] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$a[4] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$a[5] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$a[6] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$a[7] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$a[8] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$a[9] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$acc_fir[0] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$acc_fir[1] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$acc_fir[2] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$acc_fir[3] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$acc_fir[4] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$acc_fir[5] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$b[0] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$b[10] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$b[11] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$b[12] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$b[13] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$b[14] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$b[15] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$b[16] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$b[17] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$b[1] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$b[2] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$b[3] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$b[4] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$b[5] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$b[6] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$b[7] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$b[8] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$b[9] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$clk ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult[0] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult[10] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult[11] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult[12] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult[13] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult[14] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult[15] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult[16] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult[17] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult[1] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult[2] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult[3] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult[4] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult[5] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult[6] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult[7] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult[8] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult[9] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult_regin[0] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult_regin[10] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult_regin[11] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult_regin[12] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult_regin[13] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult_regin[14] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult_regin[15] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult_regin[16] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult_regin[17] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult_regin[1] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult_regin[2] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult_regin[3] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult_regin[4] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult_regin[5] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult_regin[6] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult_regin[7] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult_regin[8] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult_regin[9] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult_regin_regout[0] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult_regin_regout[10] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult_regin_regout[11] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult_regin_regout[12] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult_regin_regout[13] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult_regin_regout[14] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult_regin_regout[15] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult_regin_regout[16] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult_regin_regout[17] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult_regin_regout[1] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult_regin_regout[2] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult_regin_regout[3] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult_regin_regout[4] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult_regin_regout[5] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult_regin_regout[6] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult_regin_regout[7] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult_regin_regout[8] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult_regin_regout[9] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult_regout[0] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult_regout[10] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult_regout[11] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult_regout[12] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult_regout[13] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult_regout[14] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult_regout[15] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult_regout[16] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult_regout[17] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult_regout[1] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult_regout[2] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult_regout[3] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult_regout[4] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult_regout[5] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult_regout[6] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult_regout[7] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult_regout[8] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult_regout[9] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc[0] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc[10] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc[11] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc[12] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc[13] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc[14] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc[15] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc[16] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc[17] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc[1] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc[2] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc[3] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc[4] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc[5] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc[6] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc[7] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc[8] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc[9] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc_regin[0] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc_regin[10] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc_regin[11] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc_regin[12] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc_regin[13] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc_regin[14] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc_regin[15] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc_regin[16] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc_regin[17] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc_regin[1] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc_regin[2] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc_regin[3] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc_regin[4] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc_regin[5] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc_regin[6] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc_regin[7] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc_regin[8] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc_regin[9] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc_regin_regout[0] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc_regin_regout[10] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc_regin_regout[11] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc_regin_regout[12] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc_regin_regout[13] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc_regin_regout[14] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc_regin_regout[15] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc_regin_regout[16] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc_regin_regout[17] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc_regin_regout[1] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc_regin_regout[2] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc_regin_regout[3] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc_regin_regout[4] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc_regin_regout[5] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc_regin_regout[6] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc_regin_regout[7] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc_regin_regout[8] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc_regin_regout[9] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc_regout[0] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc_regout[10] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc_regout[11] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc_regout[12] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc_regout[13] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc_regout[14] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc_regout[15] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc_regout[16] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc_regout[17] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc_regout[1] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc_regout[2] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc_regout[3] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc_regout[4] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc_regout[5] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc_regout[6] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc_regout[7] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc_regout[8] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc_regout[9] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd[0] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd[10] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd[11] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd[12] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd[13] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd[14] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd[15] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd[16] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd[17] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd[1] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd[2] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd[3] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd[4] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd[5] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd[6] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd[7] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd[8] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd[9] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd_regin[0] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd_regin[10] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd_regin[11] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd_regin[12] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd_regin[13] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd_regin[14] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd_regin[15] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd_regin[16] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd_regin[17] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd_regin[1] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd_regin[2] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd_regin[3] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd_regin[4] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd_regin[5] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd_regin[6] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd_regin[7] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd_regin[8] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd_regin[9] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd_regin_regout[0] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd_regin_regout[10] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd_regin_regout[11] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd_regin_regout[12] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd_regin_regout[13] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd_regin_regout[14] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd_regin_regout[15] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd_regin_regout[16] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd_regin_regout[17] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd_regin_regout[1] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd_regin_regout[2] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd_regin_regout[3] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd_regin_regout[4] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd_regin_regout[5] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd_regin_regout[6] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd_regin_regout[7] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd_regin_regout[8] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd_regin_regout[9] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd_regout[0] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd_regout[10] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd_regout[11] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd_regout[12] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd_regout[13] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd_regout[14] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd_regout[15] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd_regout[16] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd_regout[17] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd_regout[1] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd_regout[2] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd_regout[3] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd_regout[4] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd_regout[5] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd_regout[6] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd_regout[7] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd_regout[8] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd_regout[9] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$feedback[0] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$feedback[1] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$feedback[2] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$load_acc ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$reset ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$round ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$saturate_enable ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$shift_right[0] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$shift_right[1] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$shift_right[2] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$shift_right[3] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$shift_right[4] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$shift_right[5] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$subtract ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$unsigned_a ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$unsigned_b ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult[0] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult[10] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult[11] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult[12] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult[13] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult[14] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult[15] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult[16] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult[17] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult[18] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult[19] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult[1] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult[20] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult[21] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult[22] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult[23] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult[24] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult[25] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult[26] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult[27] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult[28] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult[29] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult[2] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult[30] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult[31] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult[32] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult[33] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult[34] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult[35] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult[36] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult[37] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult[3] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult[4] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult[5] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult[6] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult[7] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult[8] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult[9] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin[0] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin[10] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin[11] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin[12] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin[13] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin[14] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin[15] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin[16] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin[17] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin[18] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin[19] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin[1] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin[20] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin[21] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin[22] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin[23] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin[24] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin[25] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin[26] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin[27] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin[28] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin[29] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin[2] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin[30] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin[31] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin[32] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin[33] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin[34] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin[35] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin[36] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin[37] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin[3] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin[4] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin[5] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin[6] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin[7] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin[8] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin[9] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin_regout[0] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin_regout[10] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin_regout[11] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin_regout[12] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin_regout[13] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin_regout[14] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin_regout[15] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin_regout[16] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin_regout[17] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin_regout[18] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin_regout[19] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin_regout[1] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin_regout[20] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin_regout[21] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin_regout[22] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin_regout[23] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin_regout[24] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin_regout[25] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin_regout[26] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin_regout[27] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin_regout[28] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin_regout[29] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin_regout[2] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin_regout[30] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin_regout[31] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin_regout[32] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin_regout[33] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin_regout[34] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin_regout[35] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin_regout[36] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin_regout[37] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin_regout[3] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin_regout[4] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin_regout[5] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin_regout[6] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin_regout[7] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin_regout[8] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin_regout[9] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regout[0] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regout[10] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regout[11] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regout[12] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regout[13] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regout[14] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regout[15] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regout[16] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regout[17] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regout[18] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regout[19] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regout[1] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regout[20] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regout[21] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regout[22] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regout[23] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regout[24] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regout[25] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regout[26] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regout[27] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regout[28] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regout[29] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regout[2] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regout[30] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regout[31] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regout[32] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regout[33] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regout[34] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regout[35] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regout[36] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regout[37] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regout[3] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regout[4] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regout[5] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regout[6] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regout[7] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regout[8] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regout[9] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc[0] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc[10] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc[11] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc[12] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc[13] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc[14] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc[15] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc[16] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc[17] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc[18] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc[19] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc[1] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc[20] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc[21] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc[22] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc[23] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc[24] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc[25] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc[26] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc[27] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc[28] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc[29] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc[2] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc[30] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc[31] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc[32] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc[33] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc[34] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc[35] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc[36] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc[37] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc[3] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc[4] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc[5] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc[6] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc[7] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc[8] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc[9] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin[0] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin[10] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin[11] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin[12] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin[13] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin[14] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin[15] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin[16] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin[17] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin[18] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin[19] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin[1] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin[20] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin[21] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin[22] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin[23] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin[24] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin[25] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin[26] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin[27] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin[28] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin[29] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin[2] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin[30] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin[31] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin[32] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin[33] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin[34] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin[35] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin[36] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin[37] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin[3] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin[4] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin[5] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin[6] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin[7] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin[8] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin[9] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin_regout[0] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin_regout[10] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin_regout[11] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin_regout[12] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin_regout[13] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin_regout[14] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin_regout[15] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin_regout[16] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin_regout[17] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin_regout[18] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin_regout[19] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin_regout[1] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin_regout[20] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin_regout[21] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin_regout[22] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin_regout[23] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin_regout[24] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin_regout[25] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin_regout[26] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin_regout[27] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin_regout[28] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin_regout[29] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin_regout[2] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin_regout[30] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin_regout[31] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin_regout[32] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin_regout[33] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin_regout[34] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin_regout[35] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin_regout[36] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin_regout[37] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin_regout[3] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin_regout[4] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin_regout[5] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin_regout[6] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin_regout[7] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin_regout[8] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin_regout[9] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regout[0] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regout[10] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regout[11] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regout[12] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regout[13] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regout[14] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regout[15] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regout[16] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regout[17] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regout[18] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regout[19] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regout[1] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regout[20] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regout[21] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regout[22] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regout[23] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regout[24] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regout[25] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regout[26] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regout[27] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regout[28] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regout[29] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regout[2] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regout[30] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regout[31] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regout[32] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regout[33] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regout[34] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regout[35] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regout[36] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regout[37] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regout[3] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regout[4] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regout[5] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regout[6] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regout[7] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regout[8] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regout[9] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd[0] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd[10] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd[11] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd[12] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd[13] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd[14] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd[15] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd[16] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd[17] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd[18] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd[19] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd[1] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd[20] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd[21] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd[22] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd[23] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd[24] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd[25] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd[26] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd[27] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd[28] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd[29] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd[2] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd[30] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd[31] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd[32] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd[33] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd[34] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd[35] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd[36] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd[37] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd[3] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd[4] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd[5] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd[6] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd[7] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd[8] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd[9] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin[0] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin[10] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin[11] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin[12] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin[13] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin[14] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin[15] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin[16] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin[17] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin[18] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin[19] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin[1] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin[20] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin[21] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin[22] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin[23] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin[24] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin[25] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin[26] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin[27] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin[28] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin[29] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin[2] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin[30] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin[31] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin[32] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin[33] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin[34] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin[35] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin[36] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin[37] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin[3] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin[4] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin[5] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin[6] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin[7] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin[8] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin[9] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin_regout[0] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin_regout[10] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin_regout[11] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin_regout[12] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin_regout[13] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin_regout[14] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin_regout[15] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin_regout[16] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin_regout[17] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin_regout[18] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin_regout[19] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin_regout[1] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin_regout[20] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin_regout[21] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin_regout[22] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin_regout[23] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin_regout[24] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin_regout[25] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin_regout[26] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin_regout[27] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin_regout[28] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin_regout[29] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin_regout[2] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin_regout[30] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin_regout[31] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin_regout[32] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin_regout[33] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin_regout[34] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin_regout[35] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin_regout[36] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin_regout[37] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin_regout[3] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin_regout[4] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin_regout[5] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin_regout[6] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin_regout[7] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin_regout[8] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin_regout[9] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regout[0] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regout[10] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regout[11] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regout[12] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regout[13] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regout[14] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regout[15] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regout[16] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regout[17] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regout[18] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regout[19] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regout[1] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regout[20] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regout[21] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regout[22] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regout[23] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regout[24] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regout[25] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regout[26] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regout[27] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regout[28] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regout[29] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regout[2] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regout[30] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regout[31] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regout[32] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regout[33] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regout[34] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regout[35] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regout[36] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regout[37] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regout[3] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regout[4] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regout[5] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regout[6] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regout[7] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regout[8] ;
  wire \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regout[9] ;
  wire \$iopadmap$a[0] ;
  wire \$iopadmap$a[10] ;
  wire \$iopadmap$a[11] ;
  wire \$iopadmap$a[12] ;
  wire \$iopadmap$a[13] ;
  wire \$iopadmap$a[14] ;
  wire \$iopadmap$a[15] ;
  wire \$iopadmap$a[16] ;
  wire \$iopadmap$a[17] ;
  wire \$iopadmap$a[18] ;
  wire \$iopadmap$a[19] ;
  wire \$iopadmap$a[1] ;
  wire \$iopadmap$a[2] ;
  wire \$iopadmap$a[3] ;
  wire \$iopadmap$a[4] ;
  wire \$iopadmap$a[5] ;
  wire \$iopadmap$a[6] ;
  wire \$iopadmap$a[7] ;
  wire \$iopadmap$a[8] ;
  wire \$iopadmap$a[9] ;
  wire \$iopadmap$acc_fir[0] ;
  wire \$iopadmap$acc_fir[1] ;
  wire \$iopadmap$acc_fir[2] ;
  wire \$iopadmap$acc_fir[3] ;
  wire \$iopadmap$acc_fir[4] ;
  wire \$iopadmap$acc_fir[5] ;
  wire \$iopadmap$b[0] ;
  wire \$iopadmap$b[10] ;
  wire \$iopadmap$b[11] ;
  wire \$iopadmap$b[12] ;
  wire \$iopadmap$b[13] ;
  wire \$iopadmap$b[14] ;
  wire \$iopadmap$b[15] ;
  wire \$iopadmap$b[16] ;
  wire \$iopadmap$b[17] ;
  wire \$iopadmap$b[1] ;
  wire \$iopadmap$b[2] ;
  wire \$iopadmap$b[3] ;
  wire \$iopadmap$b[4] ;
  wire \$iopadmap$b[5] ;
  wire \$iopadmap$b[6] ;
  wire \$iopadmap$b[7] ;
  wire \$iopadmap$b[8] ;
  wire \$iopadmap$b[9] ;
  wire \$iopadmap$clk ;
  wire \$iopadmap$dly_b_mult[0] ;
  wire \$iopadmap$dly_b_mult[10] ;
  wire \$iopadmap$dly_b_mult[11] ;
  wire \$iopadmap$dly_b_mult[12] ;
  wire \$iopadmap$dly_b_mult[13] ;
  wire \$iopadmap$dly_b_mult[14] ;
  wire \$iopadmap$dly_b_mult[15] ;
  wire \$iopadmap$dly_b_mult[16] ;
  wire \$iopadmap$dly_b_mult[17] ;
  wire \$iopadmap$dly_b_mult[1] ;
  wire \$iopadmap$dly_b_mult[2] ;
  wire \$iopadmap$dly_b_mult[3] ;
  wire \$iopadmap$dly_b_mult[4] ;
  wire \$iopadmap$dly_b_mult[5] ;
  wire \$iopadmap$dly_b_mult[6] ;
  wire \$iopadmap$dly_b_mult[7] ;
  wire \$iopadmap$dly_b_mult[8] ;
  wire \$iopadmap$dly_b_mult[9] ;
  wire \$iopadmap$dly_b_mult_regin[0] ;
  wire \$iopadmap$dly_b_mult_regin[10] ;
  wire \$iopadmap$dly_b_mult_regin[11] ;
  wire \$iopadmap$dly_b_mult_regin[12] ;
  wire \$iopadmap$dly_b_mult_regin[13] ;
  wire \$iopadmap$dly_b_mult_regin[14] ;
  wire \$iopadmap$dly_b_mult_regin[15] ;
  wire \$iopadmap$dly_b_mult_regin[16] ;
  wire \$iopadmap$dly_b_mult_regin[17] ;
  wire \$iopadmap$dly_b_mult_regin[1] ;
  wire \$iopadmap$dly_b_mult_regin[2] ;
  wire \$iopadmap$dly_b_mult_regin[3] ;
  wire \$iopadmap$dly_b_mult_regin[4] ;
  wire \$iopadmap$dly_b_mult_regin[5] ;
  wire \$iopadmap$dly_b_mult_regin[6] ;
  wire \$iopadmap$dly_b_mult_regin[7] ;
  wire \$iopadmap$dly_b_mult_regin[8] ;
  wire \$iopadmap$dly_b_mult_regin[9] ;
  wire \$iopadmap$dly_b_mult_regin_regout[0] ;
  wire \$iopadmap$dly_b_mult_regin_regout[10] ;
  wire \$iopadmap$dly_b_mult_regin_regout[11] ;
  wire \$iopadmap$dly_b_mult_regin_regout[12] ;
  wire \$iopadmap$dly_b_mult_regin_regout[13] ;
  wire \$iopadmap$dly_b_mult_regin_regout[14] ;
  wire \$iopadmap$dly_b_mult_regin_regout[15] ;
  wire \$iopadmap$dly_b_mult_regin_regout[16] ;
  wire \$iopadmap$dly_b_mult_regin_regout[17] ;
  wire \$iopadmap$dly_b_mult_regin_regout[1] ;
  wire \$iopadmap$dly_b_mult_regin_regout[2] ;
  wire \$iopadmap$dly_b_mult_regin_regout[3] ;
  wire \$iopadmap$dly_b_mult_regin_regout[4] ;
  wire \$iopadmap$dly_b_mult_regin_regout[5] ;
  wire \$iopadmap$dly_b_mult_regin_regout[6] ;
  wire \$iopadmap$dly_b_mult_regin_regout[7] ;
  wire \$iopadmap$dly_b_mult_regin_regout[8] ;
  wire \$iopadmap$dly_b_mult_regin_regout[9] ;
  wire \$iopadmap$dly_b_mult_regout[0] ;
  wire \$iopadmap$dly_b_mult_regout[10] ;
  wire \$iopadmap$dly_b_mult_regout[11] ;
  wire \$iopadmap$dly_b_mult_regout[12] ;
  wire \$iopadmap$dly_b_mult_regout[13] ;
  wire \$iopadmap$dly_b_mult_regout[14] ;
  wire \$iopadmap$dly_b_mult_regout[15] ;
  wire \$iopadmap$dly_b_mult_regout[16] ;
  wire \$iopadmap$dly_b_mult_regout[17] ;
  wire \$iopadmap$dly_b_mult_regout[1] ;
  wire \$iopadmap$dly_b_mult_regout[2] ;
  wire \$iopadmap$dly_b_mult_regout[3] ;
  wire \$iopadmap$dly_b_mult_regout[4] ;
  wire \$iopadmap$dly_b_mult_regout[5] ;
  wire \$iopadmap$dly_b_mult_regout[6] ;
  wire \$iopadmap$dly_b_mult_regout[7] ;
  wire \$iopadmap$dly_b_mult_regout[8] ;
  wire \$iopadmap$dly_b_mult_regout[9] ;
  wire \$iopadmap$dly_b_multacc[0] ;
  wire \$iopadmap$dly_b_multacc[10] ;
  wire \$iopadmap$dly_b_multacc[11] ;
  wire \$iopadmap$dly_b_multacc[12] ;
  wire \$iopadmap$dly_b_multacc[13] ;
  wire \$iopadmap$dly_b_multacc[14] ;
  wire \$iopadmap$dly_b_multacc[15] ;
  wire \$iopadmap$dly_b_multacc[16] ;
  wire \$iopadmap$dly_b_multacc[17] ;
  wire \$iopadmap$dly_b_multacc[1] ;
  wire \$iopadmap$dly_b_multacc[2] ;
  wire \$iopadmap$dly_b_multacc[3] ;
  wire \$iopadmap$dly_b_multacc[4] ;
  wire \$iopadmap$dly_b_multacc[5] ;
  wire \$iopadmap$dly_b_multacc[6] ;
  wire \$iopadmap$dly_b_multacc[7] ;
  wire \$iopadmap$dly_b_multacc[8] ;
  wire \$iopadmap$dly_b_multacc[9] ;
  wire \$iopadmap$dly_b_multacc_regin[0] ;
  wire \$iopadmap$dly_b_multacc_regin[10] ;
  wire \$iopadmap$dly_b_multacc_regin[11] ;
  wire \$iopadmap$dly_b_multacc_regin[12] ;
  wire \$iopadmap$dly_b_multacc_regin[13] ;
  wire \$iopadmap$dly_b_multacc_regin[14] ;
  wire \$iopadmap$dly_b_multacc_regin[15] ;
  wire \$iopadmap$dly_b_multacc_regin[16] ;
  wire \$iopadmap$dly_b_multacc_regin[17] ;
  wire \$iopadmap$dly_b_multacc_regin[1] ;
  wire \$iopadmap$dly_b_multacc_regin[2] ;
  wire \$iopadmap$dly_b_multacc_regin[3] ;
  wire \$iopadmap$dly_b_multacc_regin[4] ;
  wire \$iopadmap$dly_b_multacc_regin[5] ;
  wire \$iopadmap$dly_b_multacc_regin[6] ;
  wire \$iopadmap$dly_b_multacc_regin[7] ;
  wire \$iopadmap$dly_b_multacc_regin[8] ;
  wire \$iopadmap$dly_b_multacc_regin[9] ;
  wire \$iopadmap$dly_b_multacc_regin_regout[0] ;
  wire \$iopadmap$dly_b_multacc_regin_regout[10] ;
  wire \$iopadmap$dly_b_multacc_regin_regout[11] ;
  wire \$iopadmap$dly_b_multacc_regin_regout[12] ;
  wire \$iopadmap$dly_b_multacc_regin_regout[13] ;
  wire \$iopadmap$dly_b_multacc_regin_regout[14] ;
  wire \$iopadmap$dly_b_multacc_regin_regout[15] ;
  wire \$iopadmap$dly_b_multacc_regin_regout[16] ;
  wire \$iopadmap$dly_b_multacc_regin_regout[17] ;
  wire \$iopadmap$dly_b_multacc_regin_regout[1] ;
  wire \$iopadmap$dly_b_multacc_regin_regout[2] ;
  wire \$iopadmap$dly_b_multacc_regin_regout[3] ;
  wire \$iopadmap$dly_b_multacc_regin_regout[4] ;
  wire \$iopadmap$dly_b_multacc_regin_regout[5] ;
  wire \$iopadmap$dly_b_multacc_regin_regout[6] ;
  wire \$iopadmap$dly_b_multacc_regin_regout[7] ;
  wire \$iopadmap$dly_b_multacc_regin_regout[8] ;
  wire \$iopadmap$dly_b_multacc_regin_regout[9] ;
  wire \$iopadmap$dly_b_multacc_regout[0] ;
  wire \$iopadmap$dly_b_multacc_regout[10] ;
  wire \$iopadmap$dly_b_multacc_regout[11] ;
  wire \$iopadmap$dly_b_multacc_regout[12] ;
  wire \$iopadmap$dly_b_multacc_regout[13] ;
  wire \$iopadmap$dly_b_multacc_regout[14] ;
  wire \$iopadmap$dly_b_multacc_regout[15] ;
  wire \$iopadmap$dly_b_multacc_regout[16] ;
  wire \$iopadmap$dly_b_multacc_regout[17] ;
  wire \$iopadmap$dly_b_multacc_regout[1] ;
  wire \$iopadmap$dly_b_multacc_regout[2] ;
  wire \$iopadmap$dly_b_multacc_regout[3] ;
  wire \$iopadmap$dly_b_multacc_regout[4] ;
  wire \$iopadmap$dly_b_multacc_regout[5] ;
  wire \$iopadmap$dly_b_multacc_regout[6] ;
  wire \$iopadmap$dly_b_multacc_regout[7] ;
  wire \$iopadmap$dly_b_multacc_regout[8] ;
  wire \$iopadmap$dly_b_multacc_regout[9] ;
  wire \$iopadmap$dly_b_multadd[0] ;
  wire \$iopadmap$dly_b_multadd[10] ;
  wire \$iopadmap$dly_b_multadd[11] ;
  wire \$iopadmap$dly_b_multadd[12] ;
  wire \$iopadmap$dly_b_multadd[13] ;
  wire \$iopadmap$dly_b_multadd[14] ;
  wire \$iopadmap$dly_b_multadd[15] ;
  wire \$iopadmap$dly_b_multadd[16] ;
  wire \$iopadmap$dly_b_multadd[17] ;
  wire \$iopadmap$dly_b_multadd[1] ;
  wire \$iopadmap$dly_b_multadd[2] ;
  wire \$iopadmap$dly_b_multadd[3] ;
  wire \$iopadmap$dly_b_multadd[4] ;
  wire \$iopadmap$dly_b_multadd[5] ;
  wire \$iopadmap$dly_b_multadd[6] ;
  wire \$iopadmap$dly_b_multadd[7] ;
  wire \$iopadmap$dly_b_multadd[8] ;
  wire \$iopadmap$dly_b_multadd[9] ;
  wire \$iopadmap$dly_b_multadd_regin[0] ;
  wire \$iopadmap$dly_b_multadd_regin[10] ;
  wire \$iopadmap$dly_b_multadd_regin[11] ;
  wire \$iopadmap$dly_b_multadd_regin[12] ;
  wire \$iopadmap$dly_b_multadd_regin[13] ;
  wire \$iopadmap$dly_b_multadd_regin[14] ;
  wire \$iopadmap$dly_b_multadd_regin[15] ;
  wire \$iopadmap$dly_b_multadd_regin[16] ;
  wire \$iopadmap$dly_b_multadd_regin[17] ;
  wire \$iopadmap$dly_b_multadd_regin[1] ;
  wire \$iopadmap$dly_b_multadd_regin[2] ;
  wire \$iopadmap$dly_b_multadd_regin[3] ;
  wire \$iopadmap$dly_b_multadd_regin[4] ;
  wire \$iopadmap$dly_b_multadd_regin[5] ;
  wire \$iopadmap$dly_b_multadd_regin[6] ;
  wire \$iopadmap$dly_b_multadd_regin[7] ;
  wire \$iopadmap$dly_b_multadd_regin[8] ;
  wire \$iopadmap$dly_b_multadd_regin[9] ;
  wire \$iopadmap$dly_b_multadd_regin_regout[0] ;
  wire \$iopadmap$dly_b_multadd_regin_regout[10] ;
  wire \$iopadmap$dly_b_multadd_regin_regout[11] ;
  wire \$iopadmap$dly_b_multadd_regin_regout[12] ;
  wire \$iopadmap$dly_b_multadd_regin_regout[13] ;
  wire \$iopadmap$dly_b_multadd_regin_regout[14] ;
  wire \$iopadmap$dly_b_multadd_regin_regout[15] ;
  wire \$iopadmap$dly_b_multadd_regin_regout[16] ;
  wire \$iopadmap$dly_b_multadd_regin_regout[17] ;
  wire \$iopadmap$dly_b_multadd_regin_regout[1] ;
  wire \$iopadmap$dly_b_multadd_regin_regout[2] ;
  wire \$iopadmap$dly_b_multadd_regin_regout[3] ;
  wire \$iopadmap$dly_b_multadd_regin_regout[4] ;
  wire \$iopadmap$dly_b_multadd_regin_regout[5] ;
  wire \$iopadmap$dly_b_multadd_regin_regout[6] ;
  wire \$iopadmap$dly_b_multadd_regin_regout[7] ;
  wire \$iopadmap$dly_b_multadd_regin_regout[8] ;
  wire \$iopadmap$dly_b_multadd_regin_regout[9] ;
  wire \$iopadmap$dly_b_multadd_regout[0] ;
  wire \$iopadmap$dly_b_multadd_regout[10] ;
  wire \$iopadmap$dly_b_multadd_regout[11] ;
  wire \$iopadmap$dly_b_multadd_regout[12] ;
  wire \$iopadmap$dly_b_multadd_regout[13] ;
  wire \$iopadmap$dly_b_multadd_regout[14] ;
  wire \$iopadmap$dly_b_multadd_regout[15] ;
  wire \$iopadmap$dly_b_multadd_regout[16] ;
  wire \$iopadmap$dly_b_multadd_regout[17] ;
  wire \$iopadmap$dly_b_multadd_regout[1] ;
  wire \$iopadmap$dly_b_multadd_regout[2] ;
  wire \$iopadmap$dly_b_multadd_regout[3] ;
  wire \$iopadmap$dly_b_multadd_regout[4] ;
  wire \$iopadmap$dly_b_multadd_regout[5] ;
  wire \$iopadmap$dly_b_multadd_regout[6] ;
  wire \$iopadmap$dly_b_multadd_regout[7] ;
  wire \$iopadmap$dly_b_multadd_regout[8] ;
  wire \$iopadmap$dly_b_multadd_regout[9] ;
  wire \$iopadmap$feedback[0] ;
  wire \$iopadmap$feedback[1] ;
  wire \$iopadmap$feedback[2] ;
  wire \$iopadmap$load_acc ;
  wire \$iopadmap$reset ;
  wire \$iopadmap$round ;
  wire \$iopadmap$saturate_enable ;
  wire \$iopadmap$shift_right[0] ;
  wire \$iopadmap$shift_right[1] ;
  wire \$iopadmap$shift_right[2] ;
  wire \$iopadmap$shift_right[3] ;
  wire \$iopadmap$shift_right[4] ;
  wire \$iopadmap$shift_right[5] ;
  wire \$iopadmap$subtract ;
  wire \$iopadmap$unsigned_a ;
  wire \$iopadmap$unsigned_b ;
  wire \$iopadmap$z_mult[0] ;
  wire \$iopadmap$z_mult[10] ;
  wire \$iopadmap$z_mult[11] ;
  wire \$iopadmap$z_mult[12] ;
  wire \$iopadmap$z_mult[13] ;
  wire \$iopadmap$z_mult[14] ;
  wire \$iopadmap$z_mult[15] ;
  wire \$iopadmap$z_mult[16] ;
  wire \$iopadmap$z_mult[17] ;
  wire \$iopadmap$z_mult[18] ;
  wire \$iopadmap$z_mult[19] ;
  wire \$iopadmap$z_mult[1] ;
  wire \$iopadmap$z_mult[20] ;
  wire \$iopadmap$z_mult[21] ;
  wire \$iopadmap$z_mult[22] ;
  wire \$iopadmap$z_mult[23] ;
  wire \$iopadmap$z_mult[24] ;
  wire \$iopadmap$z_mult[25] ;
  wire \$iopadmap$z_mult[26] ;
  wire \$iopadmap$z_mult[27] ;
  wire \$iopadmap$z_mult[28] ;
  wire \$iopadmap$z_mult[29] ;
  wire \$iopadmap$z_mult[2] ;
  wire \$iopadmap$z_mult[30] ;
  wire \$iopadmap$z_mult[31] ;
  wire \$iopadmap$z_mult[32] ;
  wire \$iopadmap$z_mult[33] ;
  wire \$iopadmap$z_mult[34] ;
  wire \$iopadmap$z_mult[35] ;
  wire \$iopadmap$z_mult[36] ;
  wire \$iopadmap$z_mult[37] ;
  wire \$iopadmap$z_mult[3] ;
  wire \$iopadmap$z_mult[4] ;
  wire \$iopadmap$z_mult[5] ;
  wire \$iopadmap$z_mult[6] ;
  wire \$iopadmap$z_mult[7] ;
  wire \$iopadmap$z_mult[8] ;
  wire \$iopadmap$z_mult[9] ;
  wire \$iopadmap$z_mult_regin[0] ;
  wire \$iopadmap$z_mult_regin[10] ;
  wire \$iopadmap$z_mult_regin[11] ;
  wire \$iopadmap$z_mult_regin[12] ;
  wire \$iopadmap$z_mult_regin[13] ;
  wire \$iopadmap$z_mult_regin[14] ;
  wire \$iopadmap$z_mult_regin[15] ;
  wire \$iopadmap$z_mult_regin[16] ;
  wire \$iopadmap$z_mult_regin[17] ;
  wire \$iopadmap$z_mult_regin[18] ;
  wire \$iopadmap$z_mult_regin[19] ;
  wire \$iopadmap$z_mult_regin[1] ;
  wire \$iopadmap$z_mult_regin[20] ;
  wire \$iopadmap$z_mult_regin[21] ;
  wire \$iopadmap$z_mult_regin[22] ;
  wire \$iopadmap$z_mult_regin[23] ;
  wire \$iopadmap$z_mult_regin[24] ;
  wire \$iopadmap$z_mult_regin[25] ;
  wire \$iopadmap$z_mult_regin[26] ;
  wire \$iopadmap$z_mult_regin[27] ;
  wire \$iopadmap$z_mult_regin[28] ;
  wire \$iopadmap$z_mult_regin[29] ;
  wire \$iopadmap$z_mult_regin[2] ;
  wire \$iopadmap$z_mult_regin[30] ;
  wire \$iopadmap$z_mult_regin[31] ;
  wire \$iopadmap$z_mult_regin[32] ;
  wire \$iopadmap$z_mult_regin[33] ;
  wire \$iopadmap$z_mult_regin[34] ;
  wire \$iopadmap$z_mult_regin[35] ;
  wire \$iopadmap$z_mult_regin[36] ;
  wire \$iopadmap$z_mult_regin[37] ;
  wire \$iopadmap$z_mult_regin[3] ;
  wire \$iopadmap$z_mult_regin[4] ;
  wire \$iopadmap$z_mult_regin[5] ;
  wire \$iopadmap$z_mult_regin[6] ;
  wire \$iopadmap$z_mult_regin[7] ;
  wire \$iopadmap$z_mult_regin[8] ;
  wire \$iopadmap$z_mult_regin[9] ;
  wire \$iopadmap$z_mult_regin_regout[0] ;
  wire \$iopadmap$z_mult_regin_regout[10] ;
  wire \$iopadmap$z_mult_regin_regout[11] ;
  wire \$iopadmap$z_mult_regin_regout[12] ;
  wire \$iopadmap$z_mult_regin_regout[13] ;
  wire \$iopadmap$z_mult_regin_regout[14] ;
  wire \$iopadmap$z_mult_regin_regout[15] ;
  wire \$iopadmap$z_mult_regin_regout[16] ;
  wire \$iopadmap$z_mult_regin_regout[17] ;
  wire \$iopadmap$z_mult_regin_regout[18] ;
  wire \$iopadmap$z_mult_regin_regout[19] ;
  wire \$iopadmap$z_mult_regin_regout[1] ;
  wire \$iopadmap$z_mult_regin_regout[20] ;
  wire \$iopadmap$z_mult_regin_regout[21] ;
  wire \$iopadmap$z_mult_regin_regout[22] ;
  wire \$iopadmap$z_mult_regin_regout[23] ;
  wire \$iopadmap$z_mult_regin_regout[24] ;
  wire \$iopadmap$z_mult_regin_regout[25] ;
  wire \$iopadmap$z_mult_regin_regout[26] ;
  wire \$iopadmap$z_mult_regin_regout[27] ;
  wire \$iopadmap$z_mult_regin_regout[28] ;
  wire \$iopadmap$z_mult_regin_regout[29] ;
  wire \$iopadmap$z_mult_regin_regout[2] ;
  wire \$iopadmap$z_mult_regin_regout[30] ;
  wire \$iopadmap$z_mult_regin_regout[31] ;
  wire \$iopadmap$z_mult_regin_regout[32] ;
  wire \$iopadmap$z_mult_regin_regout[33] ;
  wire \$iopadmap$z_mult_regin_regout[34] ;
  wire \$iopadmap$z_mult_regin_regout[35] ;
  wire \$iopadmap$z_mult_regin_regout[36] ;
  wire \$iopadmap$z_mult_regin_regout[37] ;
  wire \$iopadmap$z_mult_regin_regout[3] ;
  wire \$iopadmap$z_mult_regin_regout[4] ;
  wire \$iopadmap$z_mult_regin_regout[5] ;
  wire \$iopadmap$z_mult_regin_regout[6] ;
  wire \$iopadmap$z_mult_regin_regout[7] ;
  wire \$iopadmap$z_mult_regin_regout[8] ;
  wire \$iopadmap$z_mult_regin_regout[9] ;
  wire \$iopadmap$z_mult_regout[0] ;
  wire \$iopadmap$z_mult_regout[10] ;
  wire \$iopadmap$z_mult_regout[11] ;
  wire \$iopadmap$z_mult_regout[12] ;
  wire \$iopadmap$z_mult_regout[13] ;
  wire \$iopadmap$z_mult_regout[14] ;
  wire \$iopadmap$z_mult_regout[15] ;
  wire \$iopadmap$z_mult_regout[16] ;
  wire \$iopadmap$z_mult_regout[17] ;
  wire \$iopadmap$z_mult_regout[18] ;
  wire \$iopadmap$z_mult_regout[19] ;
  wire \$iopadmap$z_mult_regout[1] ;
  wire \$iopadmap$z_mult_regout[20] ;
  wire \$iopadmap$z_mult_regout[21] ;
  wire \$iopadmap$z_mult_regout[22] ;
  wire \$iopadmap$z_mult_regout[23] ;
  wire \$iopadmap$z_mult_regout[24] ;
  wire \$iopadmap$z_mult_regout[25] ;
  wire \$iopadmap$z_mult_regout[26] ;
  wire \$iopadmap$z_mult_regout[27] ;
  wire \$iopadmap$z_mult_regout[28] ;
  wire \$iopadmap$z_mult_regout[29] ;
  wire \$iopadmap$z_mult_regout[2] ;
  wire \$iopadmap$z_mult_regout[30] ;
  wire \$iopadmap$z_mult_regout[31] ;
  wire \$iopadmap$z_mult_regout[32] ;
  wire \$iopadmap$z_mult_regout[33] ;
  wire \$iopadmap$z_mult_regout[34] ;
  wire \$iopadmap$z_mult_regout[35] ;
  wire \$iopadmap$z_mult_regout[36] ;
  wire \$iopadmap$z_mult_regout[37] ;
  wire \$iopadmap$z_mult_regout[3] ;
  wire \$iopadmap$z_mult_regout[4] ;
  wire \$iopadmap$z_mult_regout[5] ;
  wire \$iopadmap$z_mult_regout[6] ;
  wire \$iopadmap$z_mult_regout[7] ;
  wire \$iopadmap$z_mult_regout[8] ;
  wire \$iopadmap$z_mult_regout[9] ;
  wire \$iopadmap$z_multacc[0] ;
  wire \$iopadmap$z_multacc[10] ;
  wire \$iopadmap$z_multacc[11] ;
  wire \$iopadmap$z_multacc[12] ;
  wire \$iopadmap$z_multacc[13] ;
  wire \$iopadmap$z_multacc[14] ;
  wire \$iopadmap$z_multacc[15] ;
  wire \$iopadmap$z_multacc[16] ;
  wire \$iopadmap$z_multacc[17] ;
  wire \$iopadmap$z_multacc[18] ;
  wire \$iopadmap$z_multacc[19] ;
  wire \$iopadmap$z_multacc[1] ;
  wire \$iopadmap$z_multacc[20] ;
  wire \$iopadmap$z_multacc[21] ;
  wire \$iopadmap$z_multacc[22] ;
  wire \$iopadmap$z_multacc[23] ;
  wire \$iopadmap$z_multacc[24] ;
  wire \$iopadmap$z_multacc[25] ;
  wire \$iopadmap$z_multacc[26] ;
  wire \$iopadmap$z_multacc[27] ;
  wire \$iopadmap$z_multacc[28] ;
  wire \$iopadmap$z_multacc[29] ;
  wire \$iopadmap$z_multacc[2] ;
  wire \$iopadmap$z_multacc[30] ;
  wire \$iopadmap$z_multacc[31] ;
  wire \$iopadmap$z_multacc[32] ;
  wire \$iopadmap$z_multacc[33] ;
  wire \$iopadmap$z_multacc[34] ;
  wire \$iopadmap$z_multacc[35] ;
  wire \$iopadmap$z_multacc[36] ;
  wire \$iopadmap$z_multacc[37] ;
  wire \$iopadmap$z_multacc[3] ;
  wire \$iopadmap$z_multacc[4] ;
  wire \$iopadmap$z_multacc[5] ;
  wire \$iopadmap$z_multacc[6] ;
  wire \$iopadmap$z_multacc[7] ;
  wire \$iopadmap$z_multacc[8] ;
  wire \$iopadmap$z_multacc[9] ;
  wire \$iopadmap$z_multacc_regin[0] ;
  wire \$iopadmap$z_multacc_regin[10] ;
  wire \$iopadmap$z_multacc_regin[11] ;
  wire \$iopadmap$z_multacc_regin[12] ;
  wire \$iopadmap$z_multacc_regin[13] ;
  wire \$iopadmap$z_multacc_regin[14] ;
  wire \$iopadmap$z_multacc_regin[15] ;
  wire \$iopadmap$z_multacc_regin[16] ;
  wire \$iopadmap$z_multacc_regin[17] ;
  wire \$iopadmap$z_multacc_regin[18] ;
  wire \$iopadmap$z_multacc_regin[19] ;
  wire \$iopadmap$z_multacc_regin[1] ;
  wire \$iopadmap$z_multacc_regin[20] ;
  wire \$iopadmap$z_multacc_regin[21] ;
  wire \$iopadmap$z_multacc_regin[22] ;
  wire \$iopadmap$z_multacc_regin[23] ;
  wire \$iopadmap$z_multacc_regin[24] ;
  wire \$iopadmap$z_multacc_regin[25] ;
  wire \$iopadmap$z_multacc_regin[26] ;
  wire \$iopadmap$z_multacc_regin[27] ;
  wire \$iopadmap$z_multacc_regin[28] ;
  wire \$iopadmap$z_multacc_regin[29] ;
  wire \$iopadmap$z_multacc_regin[2] ;
  wire \$iopadmap$z_multacc_regin[30] ;
  wire \$iopadmap$z_multacc_regin[31] ;
  wire \$iopadmap$z_multacc_regin[32] ;
  wire \$iopadmap$z_multacc_regin[33] ;
  wire \$iopadmap$z_multacc_regin[34] ;
  wire \$iopadmap$z_multacc_regin[35] ;
  wire \$iopadmap$z_multacc_regin[36] ;
  wire \$iopadmap$z_multacc_regin[37] ;
  wire \$iopadmap$z_multacc_regin[3] ;
  wire \$iopadmap$z_multacc_regin[4] ;
  wire \$iopadmap$z_multacc_regin[5] ;
  wire \$iopadmap$z_multacc_regin[6] ;
  wire \$iopadmap$z_multacc_regin[7] ;
  wire \$iopadmap$z_multacc_regin[8] ;
  wire \$iopadmap$z_multacc_regin[9] ;
  wire \$iopadmap$z_multacc_regin_regout[0] ;
  wire \$iopadmap$z_multacc_regin_regout[10] ;
  wire \$iopadmap$z_multacc_regin_regout[11] ;
  wire \$iopadmap$z_multacc_regin_regout[12] ;
  wire \$iopadmap$z_multacc_regin_regout[13] ;
  wire \$iopadmap$z_multacc_regin_regout[14] ;
  wire \$iopadmap$z_multacc_regin_regout[15] ;
  wire \$iopadmap$z_multacc_regin_regout[16] ;
  wire \$iopadmap$z_multacc_regin_regout[17] ;
  wire \$iopadmap$z_multacc_regin_regout[18] ;
  wire \$iopadmap$z_multacc_regin_regout[19] ;
  wire \$iopadmap$z_multacc_regin_regout[1] ;
  wire \$iopadmap$z_multacc_regin_regout[20] ;
  wire \$iopadmap$z_multacc_regin_regout[21] ;
  wire \$iopadmap$z_multacc_regin_regout[22] ;
  wire \$iopadmap$z_multacc_regin_regout[23] ;
  wire \$iopadmap$z_multacc_regin_regout[24] ;
  wire \$iopadmap$z_multacc_regin_regout[25] ;
  wire \$iopadmap$z_multacc_regin_regout[26] ;
  wire \$iopadmap$z_multacc_regin_regout[27] ;
  wire \$iopadmap$z_multacc_regin_regout[28] ;
  wire \$iopadmap$z_multacc_regin_regout[29] ;
  wire \$iopadmap$z_multacc_regin_regout[2] ;
  wire \$iopadmap$z_multacc_regin_regout[30] ;
  wire \$iopadmap$z_multacc_regin_regout[31] ;
  wire \$iopadmap$z_multacc_regin_regout[32] ;
  wire \$iopadmap$z_multacc_regin_regout[33] ;
  wire \$iopadmap$z_multacc_regin_regout[34] ;
  wire \$iopadmap$z_multacc_regin_regout[35] ;
  wire \$iopadmap$z_multacc_regin_regout[36] ;
  wire \$iopadmap$z_multacc_regin_regout[37] ;
  wire \$iopadmap$z_multacc_regin_regout[3] ;
  wire \$iopadmap$z_multacc_regin_regout[4] ;
  wire \$iopadmap$z_multacc_regin_regout[5] ;
  wire \$iopadmap$z_multacc_regin_regout[6] ;
  wire \$iopadmap$z_multacc_regin_regout[7] ;
  wire \$iopadmap$z_multacc_regin_regout[8] ;
  wire \$iopadmap$z_multacc_regin_regout[9] ;
  wire \$iopadmap$z_multacc_regout[0] ;
  wire \$iopadmap$z_multacc_regout[10] ;
  wire \$iopadmap$z_multacc_regout[11] ;
  wire \$iopadmap$z_multacc_regout[12] ;
  wire \$iopadmap$z_multacc_regout[13] ;
  wire \$iopadmap$z_multacc_regout[14] ;
  wire \$iopadmap$z_multacc_regout[15] ;
  wire \$iopadmap$z_multacc_regout[16] ;
  wire \$iopadmap$z_multacc_regout[17] ;
  wire \$iopadmap$z_multacc_regout[18] ;
  wire \$iopadmap$z_multacc_regout[19] ;
  wire \$iopadmap$z_multacc_regout[1] ;
  wire \$iopadmap$z_multacc_regout[20] ;
  wire \$iopadmap$z_multacc_regout[21] ;
  wire \$iopadmap$z_multacc_regout[22] ;
  wire \$iopadmap$z_multacc_regout[23] ;
  wire \$iopadmap$z_multacc_regout[24] ;
  wire \$iopadmap$z_multacc_regout[25] ;
  wire \$iopadmap$z_multacc_regout[26] ;
  wire \$iopadmap$z_multacc_regout[27] ;
  wire \$iopadmap$z_multacc_regout[28] ;
  wire \$iopadmap$z_multacc_regout[29] ;
  wire \$iopadmap$z_multacc_regout[2] ;
  wire \$iopadmap$z_multacc_regout[30] ;
  wire \$iopadmap$z_multacc_regout[31] ;
  wire \$iopadmap$z_multacc_regout[32] ;
  wire \$iopadmap$z_multacc_regout[33] ;
  wire \$iopadmap$z_multacc_regout[34] ;
  wire \$iopadmap$z_multacc_regout[35] ;
  wire \$iopadmap$z_multacc_regout[36] ;
  wire \$iopadmap$z_multacc_regout[37] ;
  wire \$iopadmap$z_multacc_regout[3] ;
  wire \$iopadmap$z_multacc_regout[4] ;
  wire \$iopadmap$z_multacc_regout[5] ;
  wire \$iopadmap$z_multacc_regout[6] ;
  wire \$iopadmap$z_multacc_regout[7] ;
  wire \$iopadmap$z_multacc_regout[8] ;
  wire \$iopadmap$z_multacc_regout[9] ;
  wire \$iopadmap$z_multadd[0] ;
  wire \$iopadmap$z_multadd[10] ;
  wire \$iopadmap$z_multadd[11] ;
  wire \$iopadmap$z_multadd[12] ;
  wire \$iopadmap$z_multadd[13] ;
  wire \$iopadmap$z_multadd[14] ;
  wire \$iopadmap$z_multadd[15] ;
  wire \$iopadmap$z_multadd[16] ;
  wire \$iopadmap$z_multadd[17] ;
  wire \$iopadmap$z_multadd[18] ;
  wire \$iopadmap$z_multadd[19] ;
  wire \$iopadmap$z_multadd[1] ;
  wire \$iopadmap$z_multadd[20] ;
  wire \$iopadmap$z_multadd[21] ;
  wire \$iopadmap$z_multadd[22] ;
  wire \$iopadmap$z_multadd[23] ;
  wire \$iopadmap$z_multadd[24] ;
  wire \$iopadmap$z_multadd[25] ;
  wire \$iopadmap$z_multadd[26] ;
  wire \$iopadmap$z_multadd[27] ;
  wire \$iopadmap$z_multadd[28] ;
  wire \$iopadmap$z_multadd[29] ;
  wire \$iopadmap$z_multadd[2] ;
  wire \$iopadmap$z_multadd[30] ;
  wire \$iopadmap$z_multadd[31] ;
  wire \$iopadmap$z_multadd[32] ;
  wire \$iopadmap$z_multadd[33] ;
  wire \$iopadmap$z_multadd[34] ;
  wire \$iopadmap$z_multadd[35] ;
  wire \$iopadmap$z_multadd[36] ;
  wire \$iopadmap$z_multadd[37] ;
  wire \$iopadmap$z_multadd[3] ;
  wire \$iopadmap$z_multadd[4] ;
  wire \$iopadmap$z_multadd[5] ;
  wire \$iopadmap$z_multadd[6] ;
  wire \$iopadmap$z_multadd[7] ;
  wire \$iopadmap$z_multadd[8] ;
  wire \$iopadmap$z_multadd[9] ;
  wire \$iopadmap$z_multadd_regin[0] ;
  wire \$iopadmap$z_multadd_regin[10] ;
  wire \$iopadmap$z_multadd_regin[11] ;
  wire \$iopadmap$z_multadd_regin[12] ;
  wire \$iopadmap$z_multadd_regin[13] ;
  wire \$iopadmap$z_multadd_regin[14] ;
  wire \$iopadmap$z_multadd_regin[15] ;
  wire \$iopadmap$z_multadd_regin[16] ;
  wire \$iopadmap$z_multadd_regin[17] ;
  wire \$iopadmap$z_multadd_regin[18] ;
  wire \$iopadmap$z_multadd_regin[19] ;
  wire \$iopadmap$z_multadd_regin[1] ;
  wire \$iopadmap$z_multadd_regin[20] ;
  wire \$iopadmap$z_multadd_regin[21] ;
  wire \$iopadmap$z_multadd_regin[22] ;
  wire \$iopadmap$z_multadd_regin[23] ;
  wire \$iopadmap$z_multadd_regin[24] ;
  wire \$iopadmap$z_multadd_regin[25] ;
  wire \$iopadmap$z_multadd_regin[26] ;
  wire \$iopadmap$z_multadd_regin[27] ;
  wire \$iopadmap$z_multadd_regin[28] ;
  wire \$iopadmap$z_multadd_regin[29] ;
  wire \$iopadmap$z_multadd_regin[2] ;
  wire \$iopadmap$z_multadd_regin[30] ;
  wire \$iopadmap$z_multadd_regin[31] ;
  wire \$iopadmap$z_multadd_regin[32] ;
  wire \$iopadmap$z_multadd_regin[33] ;
  wire \$iopadmap$z_multadd_regin[34] ;
  wire \$iopadmap$z_multadd_regin[35] ;
  wire \$iopadmap$z_multadd_regin[36] ;
  wire \$iopadmap$z_multadd_regin[37] ;
  wire \$iopadmap$z_multadd_regin[3] ;
  wire \$iopadmap$z_multadd_regin[4] ;
  wire \$iopadmap$z_multadd_regin[5] ;
  wire \$iopadmap$z_multadd_regin[6] ;
  wire \$iopadmap$z_multadd_regin[7] ;
  wire \$iopadmap$z_multadd_regin[8] ;
  wire \$iopadmap$z_multadd_regin[9] ;
  wire \$iopadmap$z_multadd_regin_regout[0] ;
  wire \$iopadmap$z_multadd_regin_regout[10] ;
  wire \$iopadmap$z_multadd_regin_regout[11] ;
  wire \$iopadmap$z_multadd_regin_regout[12] ;
  wire \$iopadmap$z_multadd_regin_regout[13] ;
  wire \$iopadmap$z_multadd_regin_regout[14] ;
  wire \$iopadmap$z_multadd_regin_regout[15] ;
  wire \$iopadmap$z_multadd_regin_regout[16] ;
  wire \$iopadmap$z_multadd_regin_regout[17] ;
  wire \$iopadmap$z_multadd_regin_regout[18] ;
  wire \$iopadmap$z_multadd_regin_regout[19] ;
  wire \$iopadmap$z_multadd_regin_regout[1] ;
  wire \$iopadmap$z_multadd_regin_regout[20] ;
  wire \$iopadmap$z_multadd_regin_regout[21] ;
  wire \$iopadmap$z_multadd_regin_regout[22] ;
  wire \$iopadmap$z_multadd_regin_regout[23] ;
  wire \$iopadmap$z_multadd_regin_regout[24] ;
  wire \$iopadmap$z_multadd_regin_regout[25] ;
  wire \$iopadmap$z_multadd_regin_regout[26] ;
  wire \$iopadmap$z_multadd_regin_regout[27] ;
  wire \$iopadmap$z_multadd_regin_regout[28] ;
  wire \$iopadmap$z_multadd_regin_regout[29] ;
  wire \$iopadmap$z_multadd_regin_regout[2] ;
  wire \$iopadmap$z_multadd_regin_regout[30] ;
  wire \$iopadmap$z_multadd_regin_regout[31] ;
  wire \$iopadmap$z_multadd_regin_regout[32] ;
  wire \$iopadmap$z_multadd_regin_regout[33] ;
  wire \$iopadmap$z_multadd_regin_regout[34] ;
  wire \$iopadmap$z_multadd_regin_regout[35] ;
  wire \$iopadmap$z_multadd_regin_regout[36] ;
  wire \$iopadmap$z_multadd_regin_regout[37] ;
  wire \$iopadmap$z_multadd_regin_regout[3] ;
  wire \$iopadmap$z_multadd_regin_regout[4] ;
  wire \$iopadmap$z_multadd_regin_regout[5] ;
  wire \$iopadmap$z_multadd_regin_regout[6] ;
  wire \$iopadmap$z_multadd_regin_regout[7] ;
  wire \$iopadmap$z_multadd_regin_regout[8] ;
  wire \$iopadmap$z_multadd_regin_regout[9] ;
  wire \$iopadmap$z_multadd_regout[0] ;
  wire \$iopadmap$z_multadd_regout[10] ;
  wire \$iopadmap$z_multadd_regout[11] ;
  wire \$iopadmap$z_multadd_regout[12] ;
  wire \$iopadmap$z_multadd_regout[13] ;
  wire \$iopadmap$z_multadd_regout[14] ;
  wire \$iopadmap$z_multadd_regout[15] ;
  wire \$iopadmap$z_multadd_regout[16] ;
  wire \$iopadmap$z_multadd_regout[17] ;
  wire \$iopadmap$z_multadd_regout[18] ;
  wire \$iopadmap$z_multadd_regout[19] ;
  wire \$iopadmap$z_multadd_regout[1] ;
  wire \$iopadmap$z_multadd_regout[20] ;
  wire \$iopadmap$z_multadd_regout[21] ;
  wire \$iopadmap$z_multadd_regout[22] ;
  wire \$iopadmap$z_multadd_regout[23] ;
  wire \$iopadmap$z_multadd_regout[24] ;
  wire \$iopadmap$z_multadd_regout[25] ;
  wire \$iopadmap$z_multadd_regout[26] ;
  wire \$iopadmap$z_multadd_regout[27] ;
  wire \$iopadmap$z_multadd_regout[28] ;
  wire \$iopadmap$z_multadd_regout[29] ;
  wire \$iopadmap$z_multadd_regout[2] ;
  wire \$iopadmap$z_multadd_regout[30] ;
  wire \$iopadmap$z_multadd_regout[31] ;
  wire \$iopadmap$z_multadd_regout[32] ;
  wire \$iopadmap$z_multadd_regout[33] ;
  wire \$iopadmap$z_multadd_regout[34] ;
  wire \$iopadmap$z_multadd_regout[35] ;
  wire \$iopadmap$z_multadd_regout[36] ;
  wire \$iopadmap$z_multadd_regout[37] ;
  wire \$iopadmap$z_multadd_regout[3] ;
  wire \$iopadmap$z_multadd_regout[4] ;
  wire \$iopadmap$z_multadd_regout[5] ;
  wire \$iopadmap$z_multadd_regout[6] ;
  wire \$iopadmap$z_multadd_regout[7] ;
  wire \$iopadmap$z_multadd_regout[8] ;
  wire \$iopadmap$z_multadd_regout[9] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/.././rtl/GJC4.v:12.17-12.18" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/.././rtl/GJC4.v:12.17-12.18" *)
  wire [19:0] a;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/.././rtl/GJC4.v:14.17-14.24" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/.././rtl/GJC4.v:14.17-14.24" *)
  wire [5:0] acc_fir;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/.././rtl/GJC4.v:13.17-13.18" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/.././rtl/GJC4.v:13.17-13.18" *)
  wire [17:0] b;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/.././rtl/GJC4.v:15.18-15.21" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/.././rtl/GJC4.v:15.18-15.21" *)
  wire clk;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/.././rtl/GJC4.v:26.18-26.28" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/.././rtl/GJC4.v:26.18-26.28" *)
  wire [17:0] dly_b_mult;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/.././rtl/GJC4.v:34.37-34.53" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/.././rtl/GJC4.v:34.37-34.53" *)
  wire [17:0] dly_b_mult_regin;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/.././rtl/GJC4.v:34.55-34.78" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/.././rtl/GJC4.v:34.55-34.78" *)
  wire [17:0] dly_b_mult_regin_regout;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/.././rtl/GJC4.v:34.18-34.35" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/.././rtl/GJC4.v:34.18-34.35" *)
  wire [17:0] dly_b_mult_regout;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/.././rtl/GJC4.v:30.18-30.31" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/.././rtl/GJC4.v:30.18-30.31" *)
  wire [17:0] dly_b_multacc;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/.././rtl/GJC4.v:34.173-34.192" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/.././rtl/GJC4.v:34.173-34.192" *)
  wire [17:0] dly_b_multacc_regin;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/.././rtl/GJC4.v:34.194-34.220" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/.././rtl/GJC4.v:34.194-34.220" *)
  wire [17:0] dly_b_multacc_regin_regout;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/.././rtl/GJC4.v:34.151-34.171" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/.././rtl/GJC4.v:34.151-34.171" *)
  wire [17:0] dly_b_multacc_regout;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/.././rtl/GJC4.v:28.18-28.31" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/.././rtl/GJC4.v:28.18-28.31" *)
  wire [17:0] dly_b_multadd;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/.././rtl/GJC4.v:34.102-34.121" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/.././rtl/GJC4.v:34.102-34.121" *)
  wire [17:0] dly_b_multadd_regin;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/.././rtl/GJC4.v:34.123-34.149" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/.././rtl/GJC4.v:34.123-34.149" *)
  wire [17:0] dly_b_multadd_regin_regout;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/.././rtl/GJC4.v:34.80-34.100" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/.././rtl/GJC4.v:34.80-34.100" *)
  wire [17:0] dly_b_multadd_regout;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/.././rtl/GJC4.v:17.18-17.26" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/.././rtl/GJC4.v:17.18-17.26" *)
  wire [2:0] feedback;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/.././rtl/GJC4.v:18.18-18.26" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/.././rtl/GJC4.v:18.18-18.26" *)
  wire load_acc;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/.././rtl/GJC4.v:16.18-16.23" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/.././rtl/GJC4.v:16.18-16.23" *)
  wire reset;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/.././rtl/GJC4.v:23.18-23.23" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/.././rtl/GJC4.v:23.18-23.23" *)
  wire round;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/.././rtl/GJC4.v:21.18-21.33" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/.././rtl/GJC4.v:21.18-21.33" *)
  wire saturate_enable;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/.././rtl/GJC4.v:22.18-22.29" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/.././rtl/GJC4.v:22.18-22.29" *)
  wire [5:0] shift_right;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/.././rtl/GJC4.v:24.18-24.26" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/.././rtl/GJC4.v:24.18-24.26" *)
  wire subtract;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/.././rtl/GJC4.v:19.18-19.28" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/.././rtl/GJC4.v:19.18-19.28" *)
  wire unsigned_a;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/.././rtl/GJC4.v:20.18-20.28" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/.././rtl/GJC4.v:20.18-20.28" *)
  wire unsigned_b;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/.././rtl/GJC4.v:25.18-25.24" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/.././rtl/GJC4.v:25.18-25.24" *)
  wire [37:0] z_mult;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/.././rtl/GJC4.v:33.34-33.46" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/.././rtl/GJC4.v:33.34-33.46" *)
  wire [37:0] z_mult_regin;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/.././rtl/GJC4.v:33.48-33.67" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/.././rtl/GJC4.v:33.48-33.67" *)
  wire [37:0] z_mult_regin_regout;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/.././rtl/GJC4.v:33.19-33.32" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/.././rtl/GJC4.v:33.19-33.32" *)
  wire [37:0] z_mult_regout;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/.././rtl/GJC4.v:29.18-29.27" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/.././rtl/GJC4.v:29.18-29.27" *)
  wire [37:0] z_multacc;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/.././rtl/GJC4.v:33.146-33.161" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/.././rtl/GJC4.v:33.146-33.161" *)
  wire [37:0] z_multacc_regin;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/.././rtl/GJC4.v:33.163-33.185" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/.././rtl/GJC4.v:33.163-33.185" *)
  wire [37:0] z_multacc_regin_regout;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/.././rtl/GJC4.v:33.128-33.144" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/.././rtl/GJC4.v:33.128-33.144" *)
  wire [37:0] z_multacc_regout;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/.././rtl/GJC4.v:27.18-27.27" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/.././rtl/GJC4.v:27.18-27.27" *)
  wire [37:0] z_multadd;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/.././rtl/GJC4.v:33.87-33.102" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/.././rtl/GJC4.v:33.87-33.102" *)
  wire [37:0] z_multadd_regin;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/.././rtl/GJC4.v:33.104-33.126" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/.././rtl/GJC4.v:33.104-33.126" *)
  wire [37:0] z_multadd_regin_regout;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/.././rtl/GJC4.v:33.69-33.85" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC4/results_dir/.././rtl/GJC4.v:33.69-33.85" *)
  wire [37:0] z_multadd_regout;
  fabric_GJC4 \$auto$rs_design_edit.cc:1109:execute$1194  (
    .\$auto$clkbufmap.cc:298:execute$398 (\$auto$clkbufmap.cc:298:execute$398 ),
    .\$auto$rs_design_edit.cc:830:execute$1133 (\$auto$rs_design_edit.cc:830:execute$1133 ),
    .\$auto$rs_design_edit.cc:830:execute$1134 (\$auto$rs_design_edit.cc:830:execute$1134 ),
    .\$auto$rs_design_edit.cc:830:execute$1135 (\$auto$rs_design_edit.cc:830:execute$1135 ),
    .\$auto$rs_design_edit.cc:830:execute$1136 (\$auto$rs_design_edit.cc:830:execute$1136 ),
    .\$auto$rs_design_edit.cc:830:execute$1137 (\$auto$rs_design_edit.cc:830:execute$1137 ),
    .\$auto$rs_design_edit.cc:830:execute$1138 (\$auto$rs_design_edit.cc:830:execute$1138 ),
    .\$auto$rs_design_edit.cc:830:execute$1139 (\$auto$rs_design_edit.cc:830:execute$1139 ),
    .\$auto$rs_design_edit.cc:830:execute$1140 (\$auto$rs_design_edit.cc:830:execute$1140 ),
    .\$auto$rs_design_edit.cc:830:execute$1141 (\$auto$rs_design_edit.cc:830:execute$1141 ),
    .\$auto$rs_design_edit.cc:830:execute$1142 (\$auto$rs_design_edit.cc:830:execute$1142 ),
    .\$auto$rs_design_edit.cc:830:execute$1143 (\$auto$rs_design_edit.cc:830:execute$1143 ),
    .\$auto$rs_design_edit.cc:830:execute$1144 (\$auto$rs_design_edit.cc:830:execute$1144 ),
    .\$auto$rs_design_edit.cc:830:execute$1145 (\$auto$rs_design_edit.cc:830:execute$1145 ),
    .\$auto$rs_design_edit.cc:830:execute$1146 (\$auto$rs_design_edit.cc:830:execute$1146 ),
    .\$auto$rs_design_edit.cc:830:execute$1147 (\$auto$rs_design_edit.cc:830:execute$1147 ),
    .\$auto$rs_design_edit.cc:830:execute$1148 (\$auto$rs_design_edit.cc:830:execute$1148 ),
    .\$auto$rs_design_edit.cc:830:execute$1149 (\$auto$rs_design_edit.cc:830:execute$1149 ),
    .\$auto$rs_design_edit.cc:830:execute$1150 (\$auto$rs_design_edit.cc:830:execute$1150 ),
    .\$auto$rs_design_edit.cc:830:execute$1151 (\$auto$rs_design_edit.cc:830:execute$1151 ),
    .\$auto$rs_design_edit.cc:830:execute$1152 (\$auto$rs_design_edit.cc:830:execute$1152 ),
    .\$auto$rs_design_edit.cc:830:execute$1153 (\$auto$rs_design_edit.cc:830:execute$1153 ),
    .\$auto$rs_design_edit.cc:830:execute$1154 (\$auto$rs_design_edit.cc:830:execute$1154 ),
    .\$auto$rs_design_edit.cc:830:execute$1155 (\$auto$rs_design_edit.cc:830:execute$1155 ),
    .\$auto$rs_design_edit.cc:830:execute$1156 (\$auto$rs_design_edit.cc:830:execute$1156 ),
    .\$auto$rs_design_edit.cc:830:execute$1157 (\$auto$rs_design_edit.cc:830:execute$1157 ),
    .\$auto$rs_design_edit.cc:830:execute$1158 (\$auto$rs_design_edit.cc:830:execute$1158 ),
    .\$auto$rs_design_edit.cc:830:execute$1159 (\$auto$rs_design_edit.cc:830:execute$1159 ),
    .\$auto$rs_design_edit.cc:830:execute$1160 (\$auto$rs_design_edit.cc:830:execute$1160 ),
    .\$auto$rs_design_edit.cc:830:execute$1161 (\$auto$rs_design_edit.cc:830:execute$1161 ),
    .\$auto$rs_design_edit.cc:830:execute$1162 (\$auto$rs_design_edit.cc:830:execute$1162 ),
    .\$auto$rs_design_edit.cc:830:execute$1163 (\$auto$rs_design_edit.cc:830:execute$1163 ),
    .\$auto$rs_design_edit.cc:830:execute$1164 (\$auto$rs_design_edit.cc:830:execute$1164 ),
    .\$auto$rs_design_edit.cc:830:execute$1165 (\$auto$rs_design_edit.cc:830:execute$1165 ),
    .\$auto$rs_design_edit.cc:830:execute$1166 (\$auto$rs_design_edit.cc:830:execute$1166 ),
    .\$auto$rs_design_edit.cc:830:execute$1167 (\$auto$rs_design_edit.cc:830:execute$1167 ),
    .\$auto$rs_design_edit.cc:830:execute$1168 (\$auto$rs_design_edit.cc:830:execute$1168 ),
    .\$auto$rs_design_edit.cc:830:execute$1169 (\$auto$rs_design_edit.cc:830:execute$1169 ),
    .\$auto$rs_design_edit.cc:830:execute$1170 (\$auto$rs_design_edit.cc:830:execute$1170 ),
    .\$auto$rs_design_edit.cc:830:execute$1171 (\$auto$rs_design_edit.cc:830:execute$1171 ),
    .\$auto$rs_design_edit.cc:830:execute$1172 (\$auto$rs_design_edit.cc:830:execute$1172 ),
    .\$auto$rs_design_edit.cc:830:execute$1173 (\$auto$rs_design_edit.cc:830:execute$1173 ),
    .\$auto$rs_design_edit.cc:830:execute$1174 (\$auto$rs_design_edit.cc:830:execute$1174 ),
    .\$auto$rs_design_edit.cc:830:execute$1175 (\$auto$rs_design_edit.cc:830:execute$1175 ),
    .\$auto$rs_design_edit.cc:830:execute$1176 (\$auto$rs_design_edit.cc:830:execute$1176 ),
    .\$auto$rs_design_edit.cc:830:execute$1177 (\$auto$rs_design_edit.cc:830:execute$1177 ),
    .\$auto$rs_design_edit.cc:830:execute$1178 (\$auto$rs_design_edit.cc:830:execute$1178 ),
    .\$auto$rs_design_edit.cc:830:execute$1179 (\$auto$rs_design_edit.cc:830:execute$1179 ),
    .\$auto$rs_design_edit.cc:830:execute$1180 (\$auto$rs_design_edit.cc:830:execute$1180 ),
    .\$auto$rs_design_edit.cc:830:execute$1181 (\$auto$rs_design_edit.cc:830:execute$1181 ),
    .\$auto$rs_design_edit.cc:830:execute$1182 (\$auto$rs_design_edit.cc:830:execute$1182 ),
    .\$auto$rs_design_edit.cc:830:execute$1183 (\$auto$rs_design_edit.cc:830:execute$1183 ),
    .\$auto$rs_design_edit.cc:830:execute$1184 (\$auto$rs_design_edit.cc:830:execute$1184 ),
    .\$auto$rs_design_edit.cc:830:execute$1185 (\$auto$rs_design_edit.cc:830:execute$1185 ),
    .\$auto$rs_design_edit.cc:830:execute$1186 (\$auto$rs_design_edit.cc:830:execute$1186 ),
    .\$auto$rs_design_edit.cc:830:execute$1187 (\$auto$rs_design_edit.cc:830:execute$1187 ),
    .\$auto$rs_design_edit.cc:830:execute$1188 (\$auto$rs_design_edit.cc:830:execute$1188 ),
    .\$auto$rs_design_edit.cc:830:execute$1189 (\$auto$rs_design_edit.cc:830:execute$1189 ),
    .\$auto$rs_design_edit.cc:830:execute$1190 (\$auto$rs_design_edit.cc:830:execute$1190 ),
    .\$auto$rs_design_edit.cc:830:execute$1191 (\$auto$rs_design_edit.cc:830:execute$1191 ),
    .\$auto$rs_design_edit.cc:830:execute$1192 (\$auto$rs_design_edit.cc:830:execute$1192 ),
    .\$auto$rs_design_edit.cc:830:execute$1193 (\$auto$rs_design_edit.cc:830:execute$1193 ),
    .\$iopadmap$a[0] (\$iopadmap$a[0] ),
    .\$iopadmap$a[10] (\$iopadmap$a[10] ),
    .\$iopadmap$a[11] (\$iopadmap$a[11] ),
    .\$iopadmap$a[12] (\$iopadmap$a[12] ),
    .\$iopadmap$a[13] (\$iopadmap$a[13] ),
    .\$iopadmap$a[14] (\$iopadmap$a[14] ),
    .\$iopadmap$a[15] (\$iopadmap$a[15] ),
    .\$iopadmap$a[16] (\$iopadmap$a[16] ),
    .\$iopadmap$a[17] (\$iopadmap$a[17] ),
    .\$iopadmap$a[18] (\$iopadmap$a[18] ),
    .\$iopadmap$a[19] (\$iopadmap$a[19] ),
    .\$iopadmap$a[1] (\$iopadmap$a[1] ),
    .\$iopadmap$a[2] (\$iopadmap$a[2] ),
    .\$iopadmap$a[3] (\$iopadmap$a[3] ),
    .\$iopadmap$a[4] (\$iopadmap$a[4] ),
    .\$iopadmap$a[5] (\$iopadmap$a[5] ),
    .\$iopadmap$a[6] (\$iopadmap$a[6] ),
    .\$iopadmap$a[7] (\$iopadmap$a[7] ),
    .\$iopadmap$a[8] (\$iopadmap$a[8] ),
    .\$iopadmap$a[9] (\$iopadmap$a[9] ),
    .\$iopadmap$acc_fir[0] (\$iopadmap$acc_fir[0] ),
    .\$iopadmap$acc_fir[1] (\$iopadmap$acc_fir[1] ),
    .\$iopadmap$acc_fir[2] (\$iopadmap$acc_fir[2] ),
    .\$iopadmap$acc_fir[3] (\$iopadmap$acc_fir[3] ),
    .\$iopadmap$acc_fir[4] (\$iopadmap$acc_fir[4] ),
    .\$iopadmap$acc_fir[5] (\$iopadmap$acc_fir[5] ),
    .\$iopadmap$b[0] (\$iopadmap$b[0] ),
    .\$iopadmap$b[10] (\$iopadmap$b[10] ),
    .\$iopadmap$b[11] (\$iopadmap$b[11] ),
    .\$iopadmap$b[12] (\$iopadmap$b[12] ),
    .\$iopadmap$b[13] (\$iopadmap$b[13] ),
    .\$iopadmap$b[14] (\$iopadmap$b[14] ),
    .\$iopadmap$b[15] (\$iopadmap$b[15] ),
    .\$iopadmap$b[16] (\$iopadmap$b[16] ),
    .\$iopadmap$b[17] (\$iopadmap$b[17] ),
    .\$iopadmap$b[1] (\$iopadmap$b[1] ),
    .\$iopadmap$b[2] (\$iopadmap$b[2] ),
    .\$iopadmap$b[3] (\$iopadmap$b[3] ),
    .\$iopadmap$b[4] (\$iopadmap$b[4] ),
    .\$iopadmap$b[5] (\$iopadmap$b[5] ),
    .\$iopadmap$b[6] (\$iopadmap$b[6] ),
    .\$iopadmap$b[7] (\$iopadmap$b[7] ),
    .\$iopadmap$b[8] (\$iopadmap$b[8] ),
    .\$iopadmap$b[9] (\$iopadmap$b[9] ),
    .\$iopadmap$dly_b_mult[0] (\$iopadmap$dly_b_mult[0] ),
    .\$iopadmap$dly_b_mult[10] (\$iopadmap$dly_b_mult[10] ),
    .\$iopadmap$dly_b_mult[11] (\$iopadmap$dly_b_mult[11] ),
    .\$iopadmap$dly_b_mult[12] (\$iopadmap$dly_b_mult[12] ),
    .\$iopadmap$dly_b_mult[13] (\$iopadmap$dly_b_mult[13] ),
    .\$iopadmap$dly_b_mult[14] (\$iopadmap$dly_b_mult[14] ),
    .\$iopadmap$dly_b_mult[15] (\$iopadmap$dly_b_mult[15] ),
    .\$iopadmap$dly_b_mult[16] (\$iopadmap$dly_b_mult[16] ),
    .\$iopadmap$dly_b_mult[17] (\$iopadmap$dly_b_mult[17] ),
    .\$iopadmap$dly_b_mult[1] (\$iopadmap$dly_b_mult[1] ),
    .\$iopadmap$dly_b_mult[2] (\$iopadmap$dly_b_mult[2] ),
    .\$iopadmap$dly_b_mult[3] (\$iopadmap$dly_b_mult[3] ),
    .\$iopadmap$dly_b_mult[4] (\$iopadmap$dly_b_mult[4] ),
    .\$iopadmap$dly_b_mult[5] (\$iopadmap$dly_b_mult[5] ),
    .\$iopadmap$dly_b_mult[6] (\$iopadmap$dly_b_mult[6] ),
    .\$iopadmap$dly_b_mult[7] (\$iopadmap$dly_b_mult[7] ),
    .\$iopadmap$dly_b_mult[8] (\$iopadmap$dly_b_mult[8] ),
    .\$iopadmap$dly_b_mult[9] (\$iopadmap$dly_b_mult[9] ),
    .\$iopadmap$dly_b_mult_regin[0] (\$iopadmap$dly_b_mult_regin[0] ),
    .\$iopadmap$dly_b_mult_regin[10] (\$iopadmap$dly_b_mult_regin[10] ),
    .\$iopadmap$dly_b_mult_regin[11] (\$iopadmap$dly_b_mult_regin[11] ),
    .\$iopadmap$dly_b_mult_regin[12] (\$iopadmap$dly_b_mult_regin[12] ),
    .\$iopadmap$dly_b_mult_regin[13] (\$iopadmap$dly_b_mult_regin[13] ),
    .\$iopadmap$dly_b_mult_regin[14] (\$iopadmap$dly_b_mult_regin[14] ),
    .\$iopadmap$dly_b_mult_regin[15] (\$iopadmap$dly_b_mult_regin[15] ),
    .\$iopadmap$dly_b_mult_regin[16] (\$iopadmap$dly_b_mult_regin[16] ),
    .\$iopadmap$dly_b_mult_regin[17] (\$iopadmap$dly_b_mult_regin[17] ),
    .\$iopadmap$dly_b_mult_regin[1] (\$iopadmap$dly_b_mult_regin[1] ),
    .\$iopadmap$dly_b_mult_regin[2] (\$iopadmap$dly_b_mult_regin[2] ),
    .\$iopadmap$dly_b_mult_regin[3] (\$iopadmap$dly_b_mult_regin[3] ),
    .\$iopadmap$dly_b_mult_regin[4] (\$iopadmap$dly_b_mult_regin[4] ),
    .\$iopadmap$dly_b_mult_regin[5] (\$iopadmap$dly_b_mult_regin[5] ),
    .\$iopadmap$dly_b_mult_regin[6] (\$iopadmap$dly_b_mult_regin[6] ),
    .\$iopadmap$dly_b_mult_regin[7] (\$iopadmap$dly_b_mult_regin[7] ),
    .\$iopadmap$dly_b_mult_regin[8] (\$iopadmap$dly_b_mult_regin[8] ),
    .\$iopadmap$dly_b_mult_regin[9] (\$iopadmap$dly_b_mult_regin[9] ),
    .\$iopadmap$dly_b_mult_regin_regout[0] (\$iopadmap$dly_b_mult_regin_regout[0] ),
    .\$iopadmap$dly_b_mult_regin_regout[10] (\$iopadmap$dly_b_mult_regin_regout[10] ),
    .\$iopadmap$dly_b_mult_regin_regout[11] (\$iopadmap$dly_b_mult_regin_regout[11] ),
    .\$iopadmap$dly_b_mult_regin_regout[12] (\$iopadmap$dly_b_mult_regin_regout[12] ),
    .\$iopadmap$dly_b_mult_regin_regout[13] (\$iopadmap$dly_b_mult_regin_regout[13] ),
    .\$iopadmap$dly_b_mult_regin_regout[14] (\$iopadmap$dly_b_mult_regin_regout[14] ),
    .\$iopadmap$dly_b_mult_regin_regout[15] (\$iopadmap$dly_b_mult_regin_regout[15] ),
    .\$iopadmap$dly_b_mult_regin_regout[16] (\$iopadmap$dly_b_mult_regin_regout[16] ),
    .\$iopadmap$dly_b_mult_regin_regout[17] (\$iopadmap$dly_b_mult_regin_regout[17] ),
    .\$iopadmap$dly_b_mult_regin_regout[1] (\$iopadmap$dly_b_mult_regin_regout[1] ),
    .\$iopadmap$dly_b_mult_regin_regout[2] (\$iopadmap$dly_b_mult_regin_regout[2] ),
    .\$iopadmap$dly_b_mult_regin_regout[3] (\$iopadmap$dly_b_mult_regin_regout[3] ),
    .\$iopadmap$dly_b_mult_regin_regout[4] (\$iopadmap$dly_b_mult_regin_regout[4] ),
    .\$iopadmap$dly_b_mult_regin_regout[5] (\$iopadmap$dly_b_mult_regin_regout[5] ),
    .\$iopadmap$dly_b_mult_regin_regout[6] (\$iopadmap$dly_b_mult_regin_regout[6] ),
    .\$iopadmap$dly_b_mult_regin_regout[7] (\$iopadmap$dly_b_mult_regin_regout[7] ),
    .\$iopadmap$dly_b_mult_regin_regout[8] (\$iopadmap$dly_b_mult_regin_regout[8] ),
    .\$iopadmap$dly_b_mult_regin_regout[9] (\$iopadmap$dly_b_mult_regin_regout[9] ),
    .\$iopadmap$dly_b_mult_regout[0] (\$iopadmap$dly_b_mult_regout[0] ),
    .\$iopadmap$dly_b_mult_regout[10] (\$iopadmap$dly_b_mult_regout[10] ),
    .\$iopadmap$dly_b_mult_regout[11] (\$iopadmap$dly_b_mult_regout[11] ),
    .\$iopadmap$dly_b_mult_regout[12] (\$iopadmap$dly_b_mult_regout[12] ),
    .\$iopadmap$dly_b_mult_regout[13] (\$iopadmap$dly_b_mult_regout[13] ),
    .\$iopadmap$dly_b_mult_regout[14] (\$iopadmap$dly_b_mult_regout[14] ),
    .\$iopadmap$dly_b_mult_regout[15] (\$iopadmap$dly_b_mult_regout[15] ),
    .\$iopadmap$dly_b_mult_regout[16] (\$iopadmap$dly_b_mult_regout[16] ),
    .\$iopadmap$dly_b_mult_regout[17] (\$iopadmap$dly_b_mult_regout[17] ),
    .\$iopadmap$dly_b_mult_regout[1] (\$iopadmap$dly_b_mult_regout[1] ),
    .\$iopadmap$dly_b_mult_regout[2] (\$iopadmap$dly_b_mult_regout[2] ),
    .\$iopadmap$dly_b_mult_regout[3] (\$iopadmap$dly_b_mult_regout[3] ),
    .\$iopadmap$dly_b_mult_regout[4] (\$iopadmap$dly_b_mult_regout[4] ),
    .\$iopadmap$dly_b_mult_regout[5] (\$iopadmap$dly_b_mult_regout[5] ),
    .\$iopadmap$dly_b_mult_regout[6] (\$iopadmap$dly_b_mult_regout[6] ),
    .\$iopadmap$dly_b_mult_regout[7] (\$iopadmap$dly_b_mult_regout[7] ),
    .\$iopadmap$dly_b_mult_regout[8] (\$iopadmap$dly_b_mult_regout[8] ),
    .\$iopadmap$dly_b_mult_regout[9] (\$iopadmap$dly_b_mult_regout[9] ),
    .\$iopadmap$dly_b_multacc[0] (\$iopadmap$dly_b_multacc[0] ),
    .\$iopadmap$dly_b_multacc[10] (\$iopadmap$dly_b_multacc[10] ),
    .\$iopadmap$dly_b_multacc[11] (\$iopadmap$dly_b_multacc[11] ),
    .\$iopadmap$dly_b_multacc[12] (\$iopadmap$dly_b_multacc[12] ),
    .\$iopadmap$dly_b_multacc[13] (\$iopadmap$dly_b_multacc[13] ),
    .\$iopadmap$dly_b_multacc[14] (\$iopadmap$dly_b_multacc[14] ),
    .\$iopadmap$dly_b_multacc[15] (\$iopadmap$dly_b_multacc[15] ),
    .\$iopadmap$dly_b_multacc[16] (\$iopadmap$dly_b_multacc[16] ),
    .\$iopadmap$dly_b_multacc[17] (\$iopadmap$dly_b_multacc[17] ),
    .\$iopadmap$dly_b_multacc[1] (\$iopadmap$dly_b_multacc[1] ),
    .\$iopadmap$dly_b_multacc[2] (\$iopadmap$dly_b_multacc[2] ),
    .\$iopadmap$dly_b_multacc[3] (\$iopadmap$dly_b_multacc[3] ),
    .\$iopadmap$dly_b_multacc[4] (\$iopadmap$dly_b_multacc[4] ),
    .\$iopadmap$dly_b_multacc[5] (\$iopadmap$dly_b_multacc[5] ),
    .\$iopadmap$dly_b_multacc[6] (\$iopadmap$dly_b_multacc[6] ),
    .\$iopadmap$dly_b_multacc[7] (\$iopadmap$dly_b_multacc[7] ),
    .\$iopadmap$dly_b_multacc[8] (\$iopadmap$dly_b_multacc[8] ),
    .\$iopadmap$dly_b_multacc[9] (\$iopadmap$dly_b_multacc[9] ),
    .\$iopadmap$dly_b_multacc_regin[0] (\$iopadmap$dly_b_multacc_regin[0] ),
    .\$iopadmap$dly_b_multacc_regin[10] (\$iopadmap$dly_b_multacc_regin[10] ),
    .\$iopadmap$dly_b_multacc_regin[11] (\$iopadmap$dly_b_multacc_regin[11] ),
    .\$iopadmap$dly_b_multacc_regin[12] (\$iopadmap$dly_b_multacc_regin[12] ),
    .\$iopadmap$dly_b_multacc_regin[13] (\$iopadmap$dly_b_multacc_regin[13] ),
    .\$iopadmap$dly_b_multacc_regin[14] (\$iopadmap$dly_b_multacc_regin[14] ),
    .\$iopadmap$dly_b_multacc_regin[15] (\$iopadmap$dly_b_multacc_regin[15] ),
    .\$iopadmap$dly_b_multacc_regin[16] (\$iopadmap$dly_b_multacc_regin[16] ),
    .\$iopadmap$dly_b_multacc_regin[17] (\$iopadmap$dly_b_multacc_regin[17] ),
    .\$iopadmap$dly_b_multacc_regin[1] (\$iopadmap$dly_b_multacc_regin[1] ),
    .\$iopadmap$dly_b_multacc_regin[2] (\$iopadmap$dly_b_multacc_regin[2] ),
    .\$iopadmap$dly_b_multacc_regin[3] (\$iopadmap$dly_b_multacc_regin[3] ),
    .\$iopadmap$dly_b_multacc_regin[4] (\$iopadmap$dly_b_multacc_regin[4] ),
    .\$iopadmap$dly_b_multacc_regin[5] (\$iopadmap$dly_b_multacc_regin[5] ),
    .\$iopadmap$dly_b_multacc_regin[6] (\$iopadmap$dly_b_multacc_regin[6] ),
    .\$iopadmap$dly_b_multacc_regin[7] (\$iopadmap$dly_b_multacc_regin[7] ),
    .\$iopadmap$dly_b_multacc_regin[8] (\$iopadmap$dly_b_multacc_regin[8] ),
    .\$iopadmap$dly_b_multacc_regin[9] (\$iopadmap$dly_b_multacc_regin[9] ),
    .\$iopadmap$dly_b_multacc_regin_regout[0] (\$iopadmap$dly_b_multacc_regin_regout[0] ),
    .\$iopadmap$dly_b_multacc_regin_regout[10] (\$iopadmap$dly_b_multacc_regin_regout[10] ),
    .\$iopadmap$dly_b_multacc_regin_regout[11] (\$iopadmap$dly_b_multacc_regin_regout[11] ),
    .\$iopadmap$dly_b_multacc_regin_regout[12] (\$iopadmap$dly_b_multacc_regin_regout[12] ),
    .\$iopadmap$dly_b_multacc_regin_regout[13] (\$iopadmap$dly_b_multacc_regin_regout[13] ),
    .\$iopadmap$dly_b_multacc_regin_regout[14] (\$iopadmap$dly_b_multacc_regin_regout[14] ),
    .\$iopadmap$dly_b_multacc_regin_regout[15] (\$iopadmap$dly_b_multacc_regin_regout[15] ),
    .\$iopadmap$dly_b_multacc_regin_regout[16] (\$iopadmap$dly_b_multacc_regin_regout[16] ),
    .\$iopadmap$dly_b_multacc_regin_regout[17] (\$iopadmap$dly_b_multacc_regin_regout[17] ),
    .\$iopadmap$dly_b_multacc_regin_regout[1] (\$iopadmap$dly_b_multacc_regin_regout[1] ),
    .\$iopadmap$dly_b_multacc_regin_regout[2] (\$iopadmap$dly_b_multacc_regin_regout[2] ),
    .\$iopadmap$dly_b_multacc_regin_regout[3] (\$iopadmap$dly_b_multacc_regin_regout[3] ),
    .\$iopadmap$dly_b_multacc_regin_regout[4] (\$iopadmap$dly_b_multacc_regin_regout[4] ),
    .\$iopadmap$dly_b_multacc_regin_regout[5] (\$iopadmap$dly_b_multacc_regin_regout[5] ),
    .\$iopadmap$dly_b_multacc_regin_regout[6] (\$iopadmap$dly_b_multacc_regin_regout[6] ),
    .\$iopadmap$dly_b_multacc_regin_regout[7] (\$iopadmap$dly_b_multacc_regin_regout[7] ),
    .\$iopadmap$dly_b_multacc_regin_regout[8] (\$iopadmap$dly_b_multacc_regin_regout[8] ),
    .\$iopadmap$dly_b_multacc_regin_regout[9] (\$iopadmap$dly_b_multacc_regin_regout[9] ),
    .\$iopadmap$dly_b_multacc_regout[0] (\$iopadmap$dly_b_multacc_regout[0] ),
    .\$iopadmap$dly_b_multacc_regout[10] (\$iopadmap$dly_b_multacc_regout[10] ),
    .\$iopadmap$dly_b_multacc_regout[11] (\$iopadmap$dly_b_multacc_regout[11] ),
    .\$iopadmap$dly_b_multacc_regout[12] (\$iopadmap$dly_b_multacc_regout[12] ),
    .\$iopadmap$dly_b_multacc_regout[13] (\$iopadmap$dly_b_multacc_regout[13] ),
    .\$iopadmap$dly_b_multacc_regout[14] (\$iopadmap$dly_b_multacc_regout[14] ),
    .\$iopadmap$dly_b_multacc_regout[15] (\$iopadmap$dly_b_multacc_regout[15] ),
    .\$iopadmap$dly_b_multacc_regout[16] (\$iopadmap$dly_b_multacc_regout[16] ),
    .\$iopadmap$dly_b_multacc_regout[17] (\$iopadmap$dly_b_multacc_regout[17] ),
    .\$iopadmap$dly_b_multacc_regout[1] (\$iopadmap$dly_b_multacc_regout[1] ),
    .\$iopadmap$dly_b_multacc_regout[2] (\$iopadmap$dly_b_multacc_regout[2] ),
    .\$iopadmap$dly_b_multacc_regout[3] (\$iopadmap$dly_b_multacc_regout[3] ),
    .\$iopadmap$dly_b_multacc_regout[4] (\$iopadmap$dly_b_multacc_regout[4] ),
    .\$iopadmap$dly_b_multacc_regout[5] (\$iopadmap$dly_b_multacc_regout[5] ),
    .\$iopadmap$dly_b_multacc_regout[6] (\$iopadmap$dly_b_multacc_regout[6] ),
    .\$iopadmap$dly_b_multacc_regout[7] (\$iopadmap$dly_b_multacc_regout[7] ),
    .\$iopadmap$dly_b_multacc_regout[8] (\$iopadmap$dly_b_multacc_regout[8] ),
    .\$iopadmap$dly_b_multacc_regout[9] (\$iopadmap$dly_b_multacc_regout[9] ),
    .\$iopadmap$dly_b_multadd[0] (\$iopadmap$dly_b_multadd[0] ),
    .\$iopadmap$dly_b_multadd[10] (\$iopadmap$dly_b_multadd[10] ),
    .\$iopadmap$dly_b_multadd[11] (\$iopadmap$dly_b_multadd[11] ),
    .\$iopadmap$dly_b_multadd[12] (\$iopadmap$dly_b_multadd[12] ),
    .\$iopadmap$dly_b_multadd[13] (\$iopadmap$dly_b_multadd[13] ),
    .\$iopadmap$dly_b_multadd[14] (\$iopadmap$dly_b_multadd[14] ),
    .\$iopadmap$dly_b_multadd[15] (\$iopadmap$dly_b_multadd[15] ),
    .\$iopadmap$dly_b_multadd[16] (\$iopadmap$dly_b_multadd[16] ),
    .\$iopadmap$dly_b_multadd[17] (\$iopadmap$dly_b_multadd[17] ),
    .\$iopadmap$dly_b_multadd[1] (\$iopadmap$dly_b_multadd[1] ),
    .\$iopadmap$dly_b_multadd[2] (\$iopadmap$dly_b_multadd[2] ),
    .\$iopadmap$dly_b_multadd[3] (\$iopadmap$dly_b_multadd[3] ),
    .\$iopadmap$dly_b_multadd[4] (\$iopadmap$dly_b_multadd[4] ),
    .\$iopadmap$dly_b_multadd[5] (\$iopadmap$dly_b_multadd[5] ),
    .\$iopadmap$dly_b_multadd[6] (\$iopadmap$dly_b_multadd[6] ),
    .\$iopadmap$dly_b_multadd[7] (\$iopadmap$dly_b_multadd[7] ),
    .\$iopadmap$dly_b_multadd[8] (\$iopadmap$dly_b_multadd[8] ),
    .\$iopadmap$dly_b_multadd[9] (\$iopadmap$dly_b_multadd[9] ),
    .\$iopadmap$dly_b_multadd_regin[0] (\$iopadmap$dly_b_multadd_regin[0] ),
    .\$iopadmap$dly_b_multadd_regin[10] (\$iopadmap$dly_b_multadd_regin[10] ),
    .\$iopadmap$dly_b_multadd_regin[11] (\$iopadmap$dly_b_multadd_regin[11] ),
    .\$iopadmap$dly_b_multadd_regin[12] (\$iopadmap$dly_b_multadd_regin[12] ),
    .\$iopadmap$dly_b_multadd_regin[13] (\$iopadmap$dly_b_multadd_regin[13] ),
    .\$iopadmap$dly_b_multadd_regin[14] (\$iopadmap$dly_b_multadd_regin[14] ),
    .\$iopadmap$dly_b_multadd_regin[15] (\$iopadmap$dly_b_multadd_regin[15] ),
    .\$iopadmap$dly_b_multadd_regin[16] (\$iopadmap$dly_b_multadd_regin[16] ),
    .\$iopadmap$dly_b_multadd_regin[17] (\$iopadmap$dly_b_multadd_regin[17] ),
    .\$iopadmap$dly_b_multadd_regin[1] (\$iopadmap$dly_b_multadd_regin[1] ),
    .\$iopadmap$dly_b_multadd_regin[2] (\$iopadmap$dly_b_multadd_regin[2] ),
    .\$iopadmap$dly_b_multadd_regin[3] (\$iopadmap$dly_b_multadd_regin[3] ),
    .\$iopadmap$dly_b_multadd_regin[4] (\$iopadmap$dly_b_multadd_regin[4] ),
    .\$iopadmap$dly_b_multadd_regin[5] (\$iopadmap$dly_b_multadd_regin[5] ),
    .\$iopadmap$dly_b_multadd_regin[6] (\$iopadmap$dly_b_multadd_regin[6] ),
    .\$iopadmap$dly_b_multadd_regin[7] (\$iopadmap$dly_b_multadd_regin[7] ),
    .\$iopadmap$dly_b_multadd_regin[8] (\$iopadmap$dly_b_multadd_regin[8] ),
    .\$iopadmap$dly_b_multadd_regin[9] (\$iopadmap$dly_b_multadd_regin[9] ),
    .\$iopadmap$dly_b_multadd_regin_regout[0] (\$iopadmap$dly_b_multadd_regin_regout[0] ),
    .\$iopadmap$dly_b_multadd_regin_regout[10] (\$iopadmap$dly_b_multadd_regin_regout[10] ),
    .\$iopadmap$dly_b_multadd_regin_regout[11] (\$iopadmap$dly_b_multadd_regin_regout[11] ),
    .\$iopadmap$dly_b_multadd_regin_regout[12] (\$iopadmap$dly_b_multadd_regin_regout[12] ),
    .\$iopadmap$dly_b_multadd_regin_regout[13] (\$iopadmap$dly_b_multadd_regin_regout[13] ),
    .\$iopadmap$dly_b_multadd_regin_regout[14] (\$iopadmap$dly_b_multadd_regin_regout[14] ),
    .\$iopadmap$dly_b_multadd_regin_regout[15] (\$iopadmap$dly_b_multadd_regin_regout[15] ),
    .\$iopadmap$dly_b_multadd_regin_regout[16] (\$iopadmap$dly_b_multadd_regin_regout[16] ),
    .\$iopadmap$dly_b_multadd_regin_regout[17] (\$iopadmap$dly_b_multadd_regin_regout[17] ),
    .\$iopadmap$dly_b_multadd_regin_regout[1] (\$iopadmap$dly_b_multadd_regin_regout[1] ),
    .\$iopadmap$dly_b_multadd_regin_regout[2] (\$iopadmap$dly_b_multadd_regin_regout[2] ),
    .\$iopadmap$dly_b_multadd_regin_regout[3] (\$iopadmap$dly_b_multadd_regin_regout[3] ),
    .\$iopadmap$dly_b_multadd_regin_regout[4] (\$iopadmap$dly_b_multadd_regin_regout[4] ),
    .\$iopadmap$dly_b_multadd_regin_regout[5] (\$iopadmap$dly_b_multadd_regin_regout[5] ),
    .\$iopadmap$dly_b_multadd_regin_regout[6] (\$iopadmap$dly_b_multadd_regin_regout[6] ),
    .\$iopadmap$dly_b_multadd_regin_regout[7] (\$iopadmap$dly_b_multadd_regin_regout[7] ),
    .\$iopadmap$dly_b_multadd_regin_regout[8] (\$iopadmap$dly_b_multadd_regin_regout[8] ),
    .\$iopadmap$dly_b_multadd_regin_regout[9] (\$iopadmap$dly_b_multadd_regin_regout[9] ),
    .\$iopadmap$dly_b_multadd_regout[0] (\$iopadmap$dly_b_multadd_regout[0] ),
    .\$iopadmap$dly_b_multadd_regout[10] (\$iopadmap$dly_b_multadd_regout[10] ),
    .\$iopadmap$dly_b_multadd_regout[11] (\$iopadmap$dly_b_multadd_regout[11] ),
    .\$iopadmap$dly_b_multadd_regout[12] (\$iopadmap$dly_b_multadd_regout[12] ),
    .\$iopadmap$dly_b_multadd_regout[13] (\$iopadmap$dly_b_multadd_regout[13] ),
    .\$iopadmap$dly_b_multadd_regout[14] (\$iopadmap$dly_b_multadd_regout[14] ),
    .\$iopadmap$dly_b_multadd_regout[15] (\$iopadmap$dly_b_multadd_regout[15] ),
    .\$iopadmap$dly_b_multadd_regout[16] (\$iopadmap$dly_b_multadd_regout[16] ),
    .\$iopadmap$dly_b_multadd_regout[17] (\$iopadmap$dly_b_multadd_regout[17] ),
    .\$iopadmap$dly_b_multadd_regout[1] (\$iopadmap$dly_b_multadd_regout[1] ),
    .\$iopadmap$dly_b_multadd_regout[2] (\$iopadmap$dly_b_multadd_regout[2] ),
    .\$iopadmap$dly_b_multadd_regout[3] (\$iopadmap$dly_b_multadd_regout[3] ),
    .\$iopadmap$dly_b_multadd_regout[4] (\$iopadmap$dly_b_multadd_regout[4] ),
    .\$iopadmap$dly_b_multadd_regout[5] (\$iopadmap$dly_b_multadd_regout[5] ),
    .\$iopadmap$dly_b_multadd_regout[6] (\$iopadmap$dly_b_multadd_regout[6] ),
    .\$iopadmap$dly_b_multadd_regout[7] (\$iopadmap$dly_b_multadd_regout[7] ),
    .\$iopadmap$dly_b_multadd_regout[8] (\$iopadmap$dly_b_multadd_regout[8] ),
    .\$iopadmap$dly_b_multadd_regout[9] (\$iopadmap$dly_b_multadd_regout[9] ),
    .\$iopadmap$feedback[0] (\$iopadmap$feedback[0] ),
    .\$iopadmap$feedback[1] (\$iopadmap$feedback[1] ),
    .\$iopadmap$feedback[2] (\$iopadmap$feedback[2] ),
    .\$iopadmap$load_acc (\$iopadmap$load_acc ),
    .\$iopadmap$reset (\$iopadmap$reset ),
    .\$iopadmap$round (\$iopadmap$round ),
    .\$iopadmap$saturate_enable (\$iopadmap$saturate_enable ),
    .\$iopadmap$shift_right[0] (\$iopadmap$shift_right[0] ),
    .\$iopadmap$shift_right[1] (\$iopadmap$shift_right[1] ),
    .\$iopadmap$shift_right[2] (\$iopadmap$shift_right[2] ),
    .\$iopadmap$shift_right[3] (\$iopadmap$shift_right[3] ),
    .\$iopadmap$shift_right[4] (\$iopadmap$shift_right[4] ),
    .\$iopadmap$shift_right[5] (\$iopadmap$shift_right[5] ),
    .\$iopadmap$subtract (\$iopadmap$subtract ),
    .\$iopadmap$unsigned_a (\$iopadmap$unsigned_a ),
    .\$iopadmap$unsigned_b (\$iopadmap$unsigned_b ),
    .\$iopadmap$z_mult[0] (\$iopadmap$z_mult[0] ),
    .\$iopadmap$z_mult[10] (\$iopadmap$z_mult[10] ),
    .\$iopadmap$z_mult[11] (\$iopadmap$z_mult[11] ),
    .\$iopadmap$z_mult[12] (\$iopadmap$z_mult[12] ),
    .\$iopadmap$z_mult[13] (\$iopadmap$z_mult[13] ),
    .\$iopadmap$z_mult[14] (\$iopadmap$z_mult[14] ),
    .\$iopadmap$z_mult[15] (\$iopadmap$z_mult[15] ),
    .\$iopadmap$z_mult[16] (\$iopadmap$z_mult[16] ),
    .\$iopadmap$z_mult[17] (\$iopadmap$z_mult[17] ),
    .\$iopadmap$z_mult[18] (\$iopadmap$z_mult[18] ),
    .\$iopadmap$z_mult[19] (\$iopadmap$z_mult[19] ),
    .\$iopadmap$z_mult[1] (\$iopadmap$z_mult[1] ),
    .\$iopadmap$z_mult[20] (\$iopadmap$z_mult[20] ),
    .\$iopadmap$z_mult[21] (\$iopadmap$z_mult[21] ),
    .\$iopadmap$z_mult[22] (\$iopadmap$z_mult[22] ),
    .\$iopadmap$z_mult[23] (\$iopadmap$z_mult[23] ),
    .\$iopadmap$z_mult[24] (\$iopadmap$z_mult[24] ),
    .\$iopadmap$z_mult[25] (\$iopadmap$z_mult[25] ),
    .\$iopadmap$z_mult[26] (\$iopadmap$z_mult[26] ),
    .\$iopadmap$z_mult[27] (\$iopadmap$z_mult[27] ),
    .\$iopadmap$z_mult[28] (\$iopadmap$z_mult[28] ),
    .\$iopadmap$z_mult[29] (\$iopadmap$z_mult[29] ),
    .\$iopadmap$z_mult[2] (\$iopadmap$z_mult[2] ),
    .\$iopadmap$z_mult[30] (\$iopadmap$z_mult[30] ),
    .\$iopadmap$z_mult[31] (\$iopadmap$z_mult[31] ),
    .\$iopadmap$z_mult[32] (\$iopadmap$z_mult[32] ),
    .\$iopadmap$z_mult[33] (\$iopadmap$z_mult[33] ),
    .\$iopadmap$z_mult[34] (\$iopadmap$z_mult[34] ),
    .\$iopadmap$z_mult[35] (\$iopadmap$z_mult[35] ),
    .\$iopadmap$z_mult[36] (\$iopadmap$z_mult[36] ),
    .\$iopadmap$z_mult[37] (\$iopadmap$z_mult[37] ),
    .\$iopadmap$z_mult[3] (\$iopadmap$z_mult[3] ),
    .\$iopadmap$z_mult[4] (\$iopadmap$z_mult[4] ),
    .\$iopadmap$z_mult[5] (\$iopadmap$z_mult[5] ),
    .\$iopadmap$z_mult[6] (\$iopadmap$z_mult[6] ),
    .\$iopadmap$z_mult[7] (\$iopadmap$z_mult[7] ),
    .\$iopadmap$z_mult[8] (\$iopadmap$z_mult[8] ),
    .\$iopadmap$z_mult[9] (\$iopadmap$z_mult[9] ),
    .\$iopadmap$z_mult_regin[0] (\$iopadmap$z_mult_regin[0] ),
    .\$iopadmap$z_mult_regin[10] (\$iopadmap$z_mult_regin[10] ),
    .\$iopadmap$z_mult_regin[11] (\$iopadmap$z_mult_regin[11] ),
    .\$iopadmap$z_mult_regin[12] (\$iopadmap$z_mult_regin[12] ),
    .\$iopadmap$z_mult_regin[13] (\$iopadmap$z_mult_regin[13] ),
    .\$iopadmap$z_mult_regin[14] (\$iopadmap$z_mult_regin[14] ),
    .\$iopadmap$z_mult_regin[15] (\$iopadmap$z_mult_regin[15] ),
    .\$iopadmap$z_mult_regin[16] (\$iopadmap$z_mult_regin[16] ),
    .\$iopadmap$z_mult_regin[17] (\$iopadmap$z_mult_regin[17] ),
    .\$iopadmap$z_mult_regin[18] (\$iopadmap$z_mult_regin[18] ),
    .\$iopadmap$z_mult_regin[19] (\$iopadmap$z_mult_regin[19] ),
    .\$iopadmap$z_mult_regin[1] (\$iopadmap$z_mult_regin[1] ),
    .\$iopadmap$z_mult_regin[20] (\$iopadmap$z_mult_regin[20] ),
    .\$iopadmap$z_mult_regin[21] (\$iopadmap$z_mult_regin[21] ),
    .\$iopadmap$z_mult_regin[22] (\$iopadmap$z_mult_regin[22] ),
    .\$iopadmap$z_mult_regin[23] (\$iopadmap$z_mult_regin[23] ),
    .\$iopadmap$z_mult_regin[24] (\$iopadmap$z_mult_regin[24] ),
    .\$iopadmap$z_mult_regin[25] (\$iopadmap$z_mult_regin[25] ),
    .\$iopadmap$z_mult_regin[26] (\$iopadmap$z_mult_regin[26] ),
    .\$iopadmap$z_mult_regin[27] (\$iopadmap$z_mult_regin[27] ),
    .\$iopadmap$z_mult_regin[28] (\$iopadmap$z_mult_regin[28] ),
    .\$iopadmap$z_mult_regin[29] (\$iopadmap$z_mult_regin[29] ),
    .\$iopadmap$z_mult_regin[2] (\$iopadmap$z_mult_regin[2] ),
    .\$iopadmap$z_mult_regin[30] (\$iopadmap$z_mult_regin[30] ),
    .\$iopadmap$z_mult_regin[31] (\$iopadmap$z_mult_regin[31] ),
    .\$iopadmap$z_mult_regin[32] (\$iopadmap$z_mult_regin[32] ),
    .\$iopadmap$z_mult_regin[33] (\$iopadmap$z_mult_regin[33] ),
    .\$iopadmap$z_mult_regin[34] (\$iopadmap$z_mult_regin[34] ),
    .\$iopadmap$z_mult_regin[35] (\$iopadmap$z_mult_regin[35] ),
    .\$iopadmap$z_mult_regin[36] (\$iopadmap$z_mult_regin[36] ),
    .\$iopadmap$z_mult_regin[37] (\$iopadmap$z_mult_regin[37] ),
    .\$iopadmap$z_mult_regin[3] (\$iopadmap$z_mult_regin[3] ),
    .\$iopadmap$z_mult_regin[4] (\$iopadmap$z_mult_regin[4] ),
    .\$iopadmap$z_mult_regin[5] (\$iopadmap$z_mult_regin[5] ),
    .\$iopadmap$z_mult_regin[6] (\$iopadmap$z_mult_regin[6] ),
    .\$iopadmap$z_mult_regin[7] (\$iopadmap$z_mult_regin[7] ),
    .\$iopadmap$z_mult_regin[8] (\$iopadmap$z_mult_regin[8] ),
    .\$iopadmap$z_mult_regin[9] (\$iopadmap$z_mult_regin[9] ),
    .\$iopadmap$z_mult_regin_regout[0] (\$iopadmap$z_mult_regin_regout[0] ),
    .\$iopadmap$z_mult_regin_regout[10] (\$iopadmap$z_mult_regin_regout[10] ),
    .\$iopadmap$z_mult_regin_regout[11] (\$iopadmap$z_mult_regin_regout[11] ),
    .\$iopadmap$z_mult_regin_regout[12] (\$iopadmap$z_mult_regin_regout[12] ),
    .\$iopadmap$z_mult_regin_regout[13] (\$iopadmap$z_mult_regin_regout[13] ),
    .\$iopadmap$z_mult_regin_regout[14] (\$iopadmap$z_mult_regin_regout[14] ),
    .\$iopadmap$z_mult_regin_regout[15] (\$iopadmap$z_mult_regin_regout[15] ),
    .\$iopadmap$z_mult_regin_regout[16] (\$iopadmap$z_mult_regin_regout[16] ),
    .\$iopadmap$z_mult_regin_regout[17] (\$iopadmap$z_mult_regin_regout[17] ),
    .\$iopadmap$z_mult_regin_regout[18] (\$iopadmap$z_mult_regin_regout[18] ),
    .\$iopadmap$z_mult_regin_regout[19] (\$iopadmap$z_mult_regin_regout[19] ),
    .\$iopadmap$z_mult_regin_regout[1] (\$iopadmap$z_mult_regin_regout[1] ),
    .\$iopadmap$z_mult_regin_regout[20] (\$iopadmap$z_mult_regin_regout[20] ),
    .\$iopadmap$z_mult_regin_regout[21] (\$iopadmap$z_mult_regin_regout[21] ),
    .\$iopadmap$z_mult_regin_regout[22] (\$iopadmap$z_mult_regin_regout[22] ),
    .\$iopadmap$z_mult_regin_regout[23] (\$iopadmap$z_mult_regin_regout[23] ),
    .\$iopadmap$z_mult_regin_regout[24] (\$iopadmap$z_mult_regin_regout[24] ),
    .\$iopadmap$z_mult_regin_regout[25] (\$iopadmap$z_mult_regin_regout[25] ),
    .\$iopadmap$z_mult_regin_regout[26] (\$iopadmap$z_mult_regin_regout[26] ),
    .\$iopadmap$z_mult_regin_regout[27] (\$iopadmap$z_mult_regin_regout[27] ),
    .\$iopadmap$z_mult_regin_regout[28] (\$iopadmap$z_mult_regin_regout[28] ),
    .\$iopadmap$z_mult_regin_regout[29] (\$iopadmap$z_mult_regin_regout[29] ),
    .\$iopadmap$z_mult_regin_regout[2] (\$iopadmap$z_mult_regin_regout[2] ),
    .\$iopadmap$z_mult_regin_regout[30] (\$iopadmap$z_mult_regin_regout[30] ),
    .\$iopadmap$z_mult_regin_regout[31] (\$iopadmap$z_mult_regin_regout[31] ),
    .\$iopadmap$z_mult_regin_regout[32] (\$iopadmap$z_mult_regin_regout[32] ),
    .\$iopadmap$z_mult_regin_regout[33] (\$iopadmap$z_mult_regin_regout[33] ),
    .\$iopadmap$z_mult_regin_regout[34] (\$iopadmap$z_mult_regin_regout[34] ),
    .\$iopadmap$z_mult_regin_regout[35] (\$iopadmap$z_mult_regin_regout[35] ),
    .\$iopadmap$z_mult_regin_regout[36] (\$iopadmap$z_mult_regin_regout[36] ),
    .\$iopadmap$z_mult_regin_regout[37] (\$iopadmap$z_mult_regin_regout[37] ),
    .\$iopadmap$z_mult_regin_regout[3] (\$iopadmap$z_mult_regin_regout[3] ),
    .\$iopadmap$z_mult_regin_regout[4] (\$iopadmap$z_mult_regin_regout[4] ),
    .\$iopadmap$z_mult_regin_regout[5] (\$iopadmap$z_mult_regin_regout[5] ),
    .\$iopadmap$z_mult_regin_regout[6] (\$iopadmap$z_mult_regin_regout[6] ),
    .\$iopadmap$z_mult_regin_regout[7] (\$iopadmap$z_mult_regin_regout[7] ),
    .\$iopadmap$z_mult_regin_regout[8] (\$iopadmap$z_mult_regin_regout[8] ),
    .\$iopadmap$z_mult_regin_regout[9] (\$iopadmap$z_mult_regin_regout[9] ),
    .\$iopadmap$z_mult_regout[0] (\$iopadmap$z_mult_regout[0] ),
    .\$iopadmap$z_mult_regout[10] (\$iopadmap$z_mult_regout[10] ),
    .\$iopadmap$z_mult_regout[11] (\$iopadmap$z_mult_regout[11] ),
    .\$iopadmap$z_mult_regout[12] (\$iopadmap$z_mult_regout[12] ),
    .\$iopadmap$z_mult_regout[13] (\$iopadmap$z_mult_regout[13] ),
    .\$iopadmap$z_mult_regout[14] (\$iopadmap$z_mult_regout[14] ),
    .\$iopadmap$z_mult_regout[15] (\$iopadmap$z_mult_regout[15] ),
    .\$iopadmap$z_mult_regout[16] (\$iopadmap$z_mult_regout[16] ),
    .\$iopadmap$z_mult_regout[17] (\$iopadmap$z_mult_regout[17] ),
    .\$iopadmap$z_mult_regout[18] (\$iopadmap$z_mult_regout[18] ),
    .\$iopadmap$z_mult_regout[19] (\$iopadmap$z_mult_regout[19] ),
    .\$iopadmap$z_mult_regout[1] (\$iopadmap$z_mult_regout[1] ),
    .\$iopadmap$z_mult_regout[20] (\$iopadmap$z_mult_regout[20] ),
    .\$iopadmap$z_mult_regout[21] (\$iopadmap$z_mult_regout[21] ),
    .\$iopadmap$z_mult_regout[22] (\$iopadmap$z_mult_regout[22] ),
    .\$iopadmap$z_mult_regout[23] (\$iopadmap$z_mult_regout[23] ),
    .\$iopadmap$z_mult_regout[24] (\$iopadmap$z_mult_regout[24] ),
    .\$iopadmap$z_mult_regout[25] (\$iopadmap$z_mult_regout[25] ),
    .\$iopadmap$z_mult_regout[26] (\$iopadmap$z_mult_regout[26] ),
    .\$iopadmap$z_mult_regout[27] (\$iopadmap$z_mult_regout[27] ),
    .\$iopadmap$z_mult_regout[28] (\$iopadmap$z_mult_regout[28] ),
    .\$iopadmap$z_mult_regout[29] (\$iopadmap$z_mult_regout[29] ),
    .\$iopadmap$z_mult_regout[2] (\$iopadmap$z_mult_regout[2] ),
    .\$iopadmap$z_mult_regout[30] (\$iopadmap$z_mult_regout[30] ),
    .\$iopadmap$z_mult_regout[31] (\$iopadmap$z_mult_regout[31] ),
    .\$iopadmap$z_mult_regout[32] (\$iopadmap$z_mult_regout[32] ),
    .\$iopadmap$z_mult_regout[33] (\$iopadmap$z_mult_regout[33] ),
    .\$iopadmap$z_mult_regout[34] (\$iopadmap$z_mult_regout[34] ),
    .\$iopadmap$z_mult_regout[35] (\$iopadmap$z_mult_regout[35] ),
    .\$iopadmap$z_mult_regout[36] (\$iopadmap$z_mult_regout[36] ),
    .\$iopadmap$z_mult_regout[37] (\$iopadmap$z_mult_regout[37] ),
    .\$iopadmap$z_mult_regout[3] (\$iopadmap$z_mult_regout[3] ),
    .\$iopadmap$z_mult_regout[4] (\$iopadmap$z_mult_regout[4] ),
    .\$iopadmap$z_mult_regout[5] (\$iopadmap$z_mult_regout[5] ),
    .\$iopadmap$z_mult_regout[6] (\$iopadmap$z_mult_regout[6] ),
    .\$iopadmap$z_mult_regout[7] (\$iopadmap$z_mult_regout[7] ),
    .\$iopadmap$z_mult_regout[8] (\$iopadmap$z_mult_regout[8] ),
    .\$iopadmap$z_mult_regout[9] (\$iopadmap$z_mult_regout[9] ),
    .\$iopadmap$z_multacc[0] (\$iopadmap$z_multacc[0] ),
    .\$iopadmap$z_multacc[10] (\$iopadmap$z_multacc[10] ),
    .\$iopadmap$z_multacc[11] (\$iopadmap$z_multacc[11] ),
    .\$iopadmap$z_multacc[12] (\$iopadmap$z_multacc[12] ),
    .\$iopadmap$z_multacc[13] (\$iopadmap$z_multacc[13] ),
    .\$iopadmap$z_multacc[14] (\$iopadmap$z_multacc[14] ),
    .\$iopadmap$z_multacc[15] (\$iopadmap$z_multacc[15] ),
    .\$iopadmap$z_multacc[16] (\$iopadmap$z_multacc[16] ),
    .\$iopadmap$z_multacc[17] (\$iopadmap$z_multacc[17] ),
    .\$iopadmap$z_multacc[18] (\$iopadmap$z_multacc[18] ),
    .\$iopadmap$z_multacc[19] (\$iopadmap$z_multacc[19] ),
    .\$iopadmap$z_multacc[1] (\$iopadmap$z_multacc[1] ),
    .\$iopadmap$z_multacc[20] (\$iopadmap$z_multacc[20] ),
    .\$iopadmap$z_multacc[21] (\$iopadmap$z_multacc[21] ),
    .\$iopadmap$z_multacc[22] (\$iopadmap$z_multacc[22] ),
    .\$iopadmap$z_multacc[23] (\$iopadmap$z_multacc[23] ),
    .\$iopadmap$z_multacc[24] (\$iopadmap$z_multacc[24] ),
    .\$iopadmap$z_multacc[25] (\$iopadmap$z_multacc[25] ),
    .\$iopadmap$z_multacc[26] (\$iopadmap$z_multacc[26] ),
    .\$iopadmap$z_multacc[27] (\$iopadmap$z_multacc[27] ),
    .\$iopadmap$z_multacc[28] (\$iopadmap$z_multacc[28] ),
    .\$iopadmap$z_multacc[29] (\$iopadmap$z_multacc[29] ),
    .\$iopadmap$z_multacc[2] (\$iopadmap$z_multacc[2] ),
    .\$iopadmap$z_multacc[30] (\$iopadmap$z_multacc[30] ),
    .\$iopadmap$z_multacc[31] (\$iopadmap$z_multacc[31] ),
    .\$iopadmap$z_multacc[32] (\$iopadmap$z_multacc[32] ),
    .\$iopadmap$z_multacc[33] (\$iopadmap$z_multacc[33] ),
    .\$iopadmap$z_multacc[34] (\$iopadmap$z_multacc[34] ),
    .\$iopadmap$z_multacc[35] (\$iopadmap$z_multacc[35] ),
    .\$iopadmap$z_multacc[36] (\$iopadmap$z_multacc[36] ),
    .\$iopadmap$z_multacc[37] (\$iopadmap$z_multacc[37] ),
    .\$iopadmap$z_multacc[3] (\$iopadmap$z_multacc[3] ),
    .\$iopadmap$z_multacc[4] (\$iopadmap$z_multacc[4] ),
    .\$iopadmap$z_multacc[5] (\$iopadmap$z_multacc[5] ),
    .\$iopadmap$z_multacc[6] (\$iopadmap$z_multacc[6] ),
    .\$iopadmap$z_multacc[7] (\$iopadmap$z_multacc[7] ),
    .\$iopadmap$z_multacc[8] (\$iopadmap$z_multacc[8] ),
    .\$iopadmap$z_multacc[9] (\$iopadmap$z_multacc[9] ),
    .\$iopadmap$z_multacc_regin[0] (\$iopadmap$z_multacc_regin[0] ),
    .\$iopadmap$z_multacc_regin[10] (\$iopadmap$z_multacc_regin[10] ),
    .\$iopadmap$z_multacc_regin[11] (\$iopadmap$z_multacc_regin[11] ),
    .\$iopadmap$z_multacc_regin[12] (\$iopadmap$z_multacc_regin[12] ),
    .\$iopadmap$z_multacc_regin[13] (\$iopadmap$z_multacc_regin[13] ),
    .\$iopadmap$z_multacc_regin[14] (\$iopadmap$z_multacc_regin[14] ),
    .\$iopadmap$z_multacc_regin[15] (\$iopadmap$z_multacc_regin[15] ),
    .\$iopadmap$z_multacc_regin[16] (\$iopadmap$z_multacc_regin[16] ),
    .\$iopadmap$z_multacc_regin[17] (\$iopadmap$z_multacc_regin[17] ),
    .\$iopadmap$z_multacc_regin[18] (\$iopadmap$z_multacc_regin[18] ),
    .\$iopadmap$z_multacc_regin[19] (\$iopadmap$z_multacc_regin[19] ),
    .\$iopadmap$z_multacc_regin[1] (\$iopadmap$z_multacc_regin[1] ),
    .\$iopadmap$z_multacc_regin[20] (\$iopadmap$z_multacc_regin[20] ),
    .\$iopadmap$z_multacc_regin[21] (\$iopadmap$z_multacc_regin[21] ),
    .\$iopadmap$z_multacc_regin[22] (\$iopadmap$z_multacc_regin[22] ),
    .\$iopadmap$z_multacc_regin[23] (\$iopadmap$z_multacc_regin[23] ),
    .\$iopadmap$z_multacc_regin[24] (\$iopadmap$z_multacc_regin[24] ),
    .\$iopadmap$z_multacc_regin[25] (\$iopadmap$z_multacc_regin[25] ),
    .\$iopadmap$z_multacc_regin[26] (\$iopadmap$z_multacc_regin[26] ),
    .\$iopadmap$z_multacc_regin[27] (\$iopadmap$z_multacc_regin[27] ),
    .\$iopadmap$z_multacc_regin[28] (\$iopadmap$z_multacc_regin[28] ),
    .\$iopadmap$z_multacc_regin[29] (\$iopadmap$z_multacc_regin[29] ),
    .\$iopadmap$z_multacc_regin[2] (\$iopadmap$z_multacc_regin[2] ),
    .\$iopadmap$z_multacc_regin[30] (\$iopadmap$z_multacc_regin[30] ),
    .\$iopadmap$z_multacc_regin[31] (\$iopadmap$z_multacc_regin[31] ),
    .\$iopadmap$z_multacc_regin[32] (\$iopadmap$z_multacc_regin[32] ),
    .\$iopadmap$z_multacc_regin[33] (\$iopadmap$z_multacc_regin[33] ),
    .\$iopadmap$z_multacc_regin[34] (\$iopadmap$z_multacc_regin[34] ),
    .\$iopadmap$z_multacc_regin[35] (\$iopadmap$z_multacc_regin[35] ),
    .\$iopadmap$z_multacc_regin[36] (\$iopadmap$z_multacc_regin[36] ),
    .\$iopadmap$z_multacc_regin[37] (\$iopadmap$z_multacc_regin[37] ),
    .\$iopadmap$z_multacc_regin[3] (\$iopadmap$z_multacc_regin[3] ),
    .\$iopadmap$z_multacc_regin[4] (\$iopadmap$z_multacc_regin[4] ),
    .\$iopadmap$z_multacc_regin[5] (\$iopadmap$z_multacc_regin[5] ),
    .\$iopadmap$z_multacc_regin[6] (\$iopadmap$z_multacc_regin[6] ),
    .\$iopadmap$z_multacc_regin[7] (\$iopadmap$z_multacc_regin[7] ),
    .\$iopadmap$z_multacc_regin[8] (\$iopadmap$z_multacc_regin[8] ),
    .\$iopadmap$z_multacc_regin[9] (\$iopadmap$z_multacc_regin[9] ),
    .\$iopadmap$z_multacc_regin_regout[0] (\$iopadmap$z_multacc_regin_regout[0] ),
    .\$iopadmap$z_multacc_regin_regout[10] (\$iopadmap$z_multacc_regin_regout[10] ),
    .\$iopadmap$z_multacc_regin_regout[11] (\$iopadmap$z_multacc_regin_regout[11] ),
    .\$iopadmap$z_multacc_regin_regout[12] (\$iopadmap$z_multacc_regin_regout[12] ),
    .\$iopadmap$z_multacc_regin_regout[13] (\$iopadmap$z_multacc_regin_regout[13] ),
    .\$iopadmap$z_multacc_regin_regout[14] (\$iopadmap$z_multacc_regin_regout[14] ),
    .\$iopadmap$z_multacc_regin_regout[15] (\$iopadmap$z_multacc_regin_regout[15] ),
    .\$iopadmap$z_multacc_regin_regout[16] (\$iopadmap$z_multacc_regin_regout[16] ),
    .\$iopadmap$z_multacc_regin_regout[17] (\$iopadmap$z_multacc_regin_regout[17] ),
    .\$iopadmap$z_multacc_regin_regout[18] (\$iopadmap$z_multacc_regin_regout[18] ),
    .\$iopadmap$z_multacc_regin_regout[19] (\$iopadmap$z_multacc_regin_regout[19] ),
    .\$iopadmap$z_multacc_regin_regout[1] (\$iopadmap$z_multacc_regin_regout[1] ),
    .\$iopadmap$z_multacc_regin_regout[20] (\$iopadmap$z_multacc_regin_regout[20] ),
    .\$iopadmap$z_multacc_regin_regout[21] (\$iopadmap$z_multacc_regin_regout[21] ),
    .\$iopadmap$z_multacc_regin_regout[22] (\$iopadmap$z_multacc_regin_regout[22] ),
    .\$iopadmap$z_multacc_regin_regout[23] (\$iopadmap$z_multacc_regin_regout[23] ),
    .\$iopadmap$z_multacc_regin_regout[24] (\$iopadmap$z_multacc_regin_regout[24] ),
    .\$iopadmap$z_multacc_regin_regout[25] (\$iopadmap$z_multacc_regin_regout[25] ),
    .\$iopadmap$z_multacc_regin_regout[26] (\$iopadmap$z_multacc_regin_regout[26] ),
    .\$iopadmap$z_multacc_regin_regout[27] (\$iopadmap$z_multacc_regin_regout[27] ),
    .\$iopadmap$z_multacc_regin_regout[28] (\$iopadmap$z_multacc_regin_regout[28] ),
    .\$iopadmap$z_multacc_regin_regout[29] (\$iopadmap$z_multacc_regin_regout[29] ),
    .\$iopadmap$z_multacc_regin_regout[2] (\$iopadmap$z_multacc_regin_regout[2] ),
    .\$iopadmap$z_multacc_regin_regout[30] (\$iopadmap$z_multacc_regin_regout[30] ),
    .\$iopadmap$z_multacc_regin_regout[31] (\$iopadmap$z_multacc_regin_regout[31] ),
    .\$iopadmap$z_multacc_regin_regout[32] (\$iopadmap$z_multacc_regin_regout[32] ),
    .\$iopadmap$z_multacc_regin_regout[33] (\$iopadmap$z_multacc_regin_regout[33] ),
    .\$iopadmap$z_multacc_regin_regout[34] (\$iopadmap$z_multacc_regin_regout[34] ),
    .\$iopadmap$z_multacc_regin_regout[35] (\$iopadmap$z_multacc_regin_regout[35] ),
    .\$iopadmap$z_multacc_regin_regout[36] (\$iopadmap$z_multacc_regin_regout[36] ),
    .\$iopadmap$z_multacc_regin_regout[37] (\$iopadmap$z_multacc_regin_regout[37] ),
    .\$iopadmap$z_multacc_regin_regout[3] (\$iopadmap$z_multacc_regin_regout[3] ),
    .\$iopadmap$z_multacc_regin_regout[4] (\$iopadmap$z_multacc_regin_regout[4] ),
    .\$iopadmap$z_multacc_regin_regout[5] (\$iopadmap$z_multacc_regin_regout[5] ),
    .\$iopadmap$z_multacc_regin_regout[6] (\$iopadmap$z_multacc_regin_regout[6] ),
    .\$iopadmap$z_multacc_regin_regout[7] (\$iopadmap$z_multacc_regin_regout[7] ),
    .\$iopadmap$z_multacc_regin_regout[8] (\$iopadmap$z_multacc_regin_regout[8] ),
    .\$iopadmap$z_multacc_regin_regout[9] (\$iopadmap$z_multacc_regin_regout[9] ),
    .\$iopadmap$z_multacc_regout[0] (\$iopadmap$z_multacc_regout[0] ),
    .\$iopadmap$z_multacc_regout[10] (\$iopadmap$z_multacc_regout[10] ),
    .\$iopadmap$z_multacc_regout[11] (\$iopadmap$z_multacc_regout[11] ),
    .\$iopadmap$z_multacc_regout[12] (\$iopadmap$z_multacc_regout[12] ),
    .\$iopadmap$z_multacc_regout[13] (\$iopadmap$z_multacc_regout[13] ),
    .\$iopadmap$z_multacc_regout[14] (\$iopadmap$z_multacc_regout[14] ),
    .\$iopadmap$z_multacc_regout[15] (\$iopadmap$z_multacc_regout[15] ),
    .\$iopadmap$z_multacc_regout[16] (\$iopadmap$z_multacc_regout[16] ),
    .\$iopadmap$z_multacc_regout[17] (\$iopadmap$z_multacc_regout[17] ),
    .\$iopadmap$z_multacc_regout[18] (\$iopadmap$z_multacc_regout[18] ),
    .\$iopadmap$z_multacc_regout[19] (\$iopadmap$z_multacc_regout[19] ),
    .\$iopadmap$z_multacc_regout[1] (\$iopadmap$z_multacc_regout[1] ),
    .\$iopadmap$z_multacc_regout[20] (\$iopadmap$z_multacc_regout[20] ),
    .\$iopadmap$z_multacc_regout[21] (\$iopadmap$z_multacc_regout[21] ),
    .\$iopadmap$z_multacc_regout[22] (\$iopadmap$z_multacc_regout[22] ),
    .\$iopadmap$z_multacc_regout[23] (\$iopadmap$z_multacc_regout[23] ),
    .\$iopadmap$z_multacc_regout[24] (\$iopadmap$z_multacc_regout[24] ),
    .\$iopadmap$z_multacc_regout[25] (\$iopadmap$z_multacc_regout[25] ),
    .\$iopadmap$z_multacc_regout[26] (\$iopadmap$z_multacc_regout[26] ),
    .\$iopadmap$z_multacc_regout[27] (\$iopadmap$z_multacc_regout[27] ),
    .\$iopadmap$z_multacc_regout[28] (\$iopadmap$z_multacc_regout[28] ),
    .\$iopadmap$z_multacc_regout[29] (\$iopadmap$z_multacc_regout[29] ),
    .\$iopadmap$z_multacc_regout[2] (\$iopadmap$z_multacc_regout[2] ),
    .\$iopadmap$z_multacc_regout[30] (\$iopadmap$z_multacc_regout[30] ),
    .\$iopadmap$z_multacc_regout[31] (\$iopadmap$z_multacc_regout[31] ),
    .\$iopadmap$z_multacc_regout[32] (\$iopadmap$z_multacc_regout[32] ),
    .\$iopadmap$z_multacc_regout[33] (\$iopadmap$z_multacc_regout[33] ),
    .\$iopadmap$z_multacc_regout[34] (\$iopadmap$z_multacc_regout[34] ),
    .\$iopadmap$z_multacc_regout[35] (\$iopadmap$z_multacc_regout[35] ),
    .\$iopadmap$z_multacc_regout[36] (\$iopadmap$z_multacc_regout[36] ),
    .\$iopadmap$z_multacc_regout[37] (\$iopadmap$z_multacc_regout[37] ),
    .\$iopadmap$z_multacc_regout[3] (\$iopadmap$z_multacc_regout[3] ),
    .\$iopadmap$z_multacc_regout[4] (\$iopadmap$z_multacc_regout[4] ),
    .\$iopadmap$z_multacc_regout[5] (\$iopadmap$z_multacc_regout[5] ),
    .\$iopadmap$z_multacc_regout[6] (\$iopadmap$z_multacc_regout[6] ),
    .\$iopadmap$z_multacc_regout[7] (\$iopadmap$z_multacc_regout[7] ),
    .\$iopadmap$z_multacc_regout[8] (\$iopadmap$z_multacc_regout[8] ),
    .\$iopadmap$z_multacc_regout[9] (\$iopadmap$z_multacc_regout[9] ),
    .\$iopadmap$z_multadd[0] (\$iopadmap$z_multadd[0] ),
    .\$iopadmap$z_multadd[10] (\$iopadmap$z_multadd[10] ),
    .\$iopadmap$z_multadd[11] (\$iopadmap$z_multadd[11] ),
    .\$iopadmap$z_multadd[12] (\$iopadmap$z_multadd[12] ),
    .\$iopadmap$z_multadd[13] (\$iopadmap$z_multadd[13] ),
    .\$iopadmap$z_multadd[14] (\$iopadmap$z_multadd[14] ),
    .\$iopadmap$z_multadd[15] (\$iopadmap$z_multadd[15] ),
    .\$iopadmap$z_multadd[16] (\$iopadmap$z_multadd[16] ),
    .\$iopadmap$z_multadd[17] (\$iopadmap$z_multadd[17] ),
    .\$iopadmap$z_multadd[18] (\$iopadmap$z_multadd[18] ),
    .\$iopadmap$z_multadd[19] (\$iopadmap$z_multadd[19] ),
    .\$iopadmap$z_multadd[1] (\$iopadmap$z_multadd[1] ),
    .\$iopadmap$z_multadd[20] (\$iopadmap$z_multadd[20] ),
    .\$iopadmap$z_multadd[21] (\$iopadmap$z_multadd[21] ),
    .\$iopadmap$z_multadd[22] (\$iopadmap$z_multadd[22] ),
    .\$iopadmap$z_multadd[23] (\$iopadmap$z_multadd[23] ),
    .\$iopadmap$z_multadd[24] (\$iopadmap$z_multadd[24] ),
    .\$iopadmap$z_multadd[25] (\$iopadmap$z_multadd[25] ),
    .\$iopadmap$z_multadd[26] (\$iopadmap$z_multadd[26] ),
    .\$iopadmap$z_multadd[27] (\$iopadmap$z_multadd[27] ),
    .\$iopadmap$z_multadd[28] (\$iopadmap$z_multadd[28] ),
    .\$iopadmap$z_multadd[29] (\$iopadmap$z_multadd[29] ),
    .\$iopadmap$z_multadd[2] (\$iopadmap$z_multadd[2] ),
    .\$iopadmap$z_multadd[30] (\$iopadmap$z_multadd[30] ),
    .\$iopadmap$z_multadd[31] (\$iopadmap$z_multadd[31] ),
    .\$iopadmap$z_multadd[32] (\$iopadmap$z_multadd[32] ),
    .\$iopadmap$z_multadd[33] (\$iopadmap$z_multadd[33] ),
    .\$iopadmap$z_multadd[34] (\$iopadmap$z_multadd[34] ),
    .\$iopadmap$z_multadd[35] (\$iopadmap$z_multadd[35] ),
    .\$iopadmap$z_multadd[36] (\$iopadmap$z_multadd[36] ),
    .\$iopadmap$z_multadd[37] (\$iopadmap$z_multadd[37] ),
    .\$iopadmap$z_multadd[3] (\$iopadmap$z_multadd[3] ),
    .\$iopadmap$z_multadd[4] (\$iopadmap$z_multadd[4] ),
    .\$iopadmap$z_multadd[5] (\$iopadmap$z_multadd[5] ),
    .\$iopadmap$z_multadd[6] (\$iopadmap$z_multadd[6] ),
    .\$iopadmap$z_multadd[7] (\$iopadmap$z_multadd[7] ),
    .\$iopadmap$z_multadd[8] (\$iopadmap$z_multadd[8] ),
    .\$iopadmap$z_multadd[9] (\$iopadmap$z_multadd[9] ),
    .\$iopadmap$z_multadd_regin[0] (\$iopadmap$z_multadd_regin[0] ),
    .\$iopadmap$z_multadd_regin[10] (\$iopadmap$z_multadd_regin[10] ),
    .\$iopadmap$z_multadd_regin[11] (\$iopadmap$z_multadd_regin[11] ),
    .\$iopadmap$z_multadd_regin[12] (\$iopadmap$z_multadd_regin[12] ),
    .\$iopadmap$z_multadd_regin[13] (\$iopadmap$z_multadd_regin[13] ),
    .\$iopadmap$z_multadd_regin[14] (\$iopadmap$z_multadd_regin[14] ),
    .\$iopadmap$z_multadd_regin[15] (\$iopadmap$z_multadd_regin[15] ),
    .\$iopadmap$z_multadd_regin[16] (\$iopadmap$z_multadd_regin[16] ),
    .\$iopadmap$z_multadd_regin[17] (\$iopadmap$z_multadd_regin[17] ),
    .\$iopadmap$z_multadd_regin[18] (\$iopadmap$z_multadd_regin[18] ),
    .\$iopadmap$z_multadd_regin[19] (\$iopadmap$z_multadd_regin[19] ),
    .\$iopadmap$z_multadd_regin[1] (\$iopadmap$z_multadd_regin[1] ),
    .\$iopadmap$z_multadd_regin[20] (\$iopadmap$z_multadd_regin[20] ),
    .\$iopadmap$z_multadd_regin[21] (\$iopadmap$z_multadd_regin[21] ),
    .\$iopadmap$z_multadd_regin[22] (\$iopadmap$z_multadd_regin[22] ),
    .\$iopadmap$z_multadd_regin[23] (\$iopadmap$z_multadd_regin[23] ),
    .\$iopadmap$z_multadd_regin[24] (\$iopadmap$z_multadd_regin[24] ),
    .\$iopadmap$z_multadd_regin[25] (\$iopadmap$z_multadd_regin[25] ),
    .\$iopadmap$z_multadd_regin[26] (\$iopadmap$z_multadd_regin[26] ),
    .\$iopadmap$z_multadd_regin[27] (\$iopadmap$z_multadd_regin[27] ),
    .\$iopadmap$z_multadd_regin[28] (\$iopadmap$z_multadd_regin[28] ),
    .\$iopadmap$z_multadd_regin[29] (\$iopadmap$z_multadd_regin[29] ),
    .\$iopadmap$z_multadd_regin[2] (\$iopadmap$z_multadd_regin[2] ),
    .\$iopadmap$z_multadd_regin[30] (\$iopadmap$z_multadd_regin[30] ),
    .\$iopadmap$z_multadd_regin[31] (\$iopadmap$z_multadd_regin[31] ),
    .\$iopadmap$z_multadd_regin[32] (\$iopadmap$z_multadd_regin[32] ),
    .\$iopadmap$z_multadd_regin[33] (\$iopadmap$z_multadd_regin[33] ),
    .\$iopadmap$z_multadd_regin[34] (\$iopadmap$z_multadd_regin[34] ),
    .\$iopadmap$z_multadd_regin[35] (\$iopadmap$z_multadd_regin[35] ),
    .\$iopadmap$z_multadd_regin[36] (\$iopadmap$z_multadd_regin[36] ),
    .\$iopadmap$z_multadd_regin[37] (\$iopadmap$z_multadd_regin[37] ),
    .\$iopadmap$z_multadd_regin[3] (\$iopadmap$z_multadd_regin[3] ),
    .\$iopadmap$z_multadd_regin[4] (\$iopadmap$z_multadd_regin[4] ),
    .\$iopadmap$z_multadd_regin[5] (\$iopadmap$z_multadd_regin[5] ),
    .\$iopadmap$z_multadd_regin[6] (\$iopadmap$z_multadd_regin[6] ),
    .\$iopadmap$z_multadd_regin[7] (\$iopadmap$z_multadd_regin[7] ),
    .\$iopadmap$z_multadd_regin[8] (\$iopadmap$z_multadd_regin[8] ),
    .\$iopadmap$z_multadd_regin[9] (\$iopadmap$z_multadd_regin[9] ),
    .\$iopadmap$z_multadd_regin_regout[0] (\$iopadmap$z_multadd_regin_regout[0] ),
    .\$iopadmap$z_multadd_regin_regout[10] (\$iopadmap$z_multadd_regin_regout[10] ),
    .\$iopadmap$z_multadd_regin_regout[11] (\$iopadmap$z_multadd_regin_regout[11] ),
    .\$iopadmap$z_multadd_regin_regout[12] (\$iopadmap$z_multadd_regin_regout[12] ),
    .\$iopadmap$z_multadd_regin_regout[13] (\$iopadmap$z_multadd_regin_regout[13] ),
    .\$iopadmap$z_multadd_regin_regout[14] (\$iopadmap$z_multadd_regin_regout[14] ),
    .\$iopadmap$z_multadd_regin_regout[15] (\$iopadmap$z_multadd_regin_regout[15] ),
    .\$iopadmap$z_multadd_regin_regout[16] (\$iopadmap$z_multadd_regin_regout[16] ),
    .\$iopadmap$z_multadd_regin_regout[17] (\$iopadmap$z_multadd_regin_regout[17] ),
    .\$iopadmap$z_multadd_regin_regout[18] (\$iopadmap$z_multadd_regin_regout[18] ),
    .\$iopadmap$z_multadd_regin_regout[19] (\$iopadmap$z_multadd_regin_regout[19] ),
    .\$iopadmap$z_multadd_regin_regout[1] (\$iopadmap$z_multadd_regin_regout[1] ),
    .\$iopadmap$z_multadd_regin_regout[20] (\$iopadmap$z_multadd_regin_regout[20] ),
    .\$iopadmap$z_multadd_regin_regout[21] (\$iopadmap$z_multadd_regin_regout[21] ),
    .\$iopadmap$z_multadd_regin_regout[22] (\$iopadmap$z_multadd_regin_regout[22] ),
    .\$iopadmap$z_multadd_regin_regout[23] (\$iopadmap$z_multadd_regin_regout[23] ),
    .\$iopadmap$z_multadd_regin_regout[24] (\$iopadmap$z_multadd_regin_regout[24] ),
    .\$iopadmap$z_multadd_regin_regout[25] (\$iopadmap$z_multadd_regin_regout[25] ),
    .\$iopadmap$z_multadd_regin_regout[26] (\$iopadmap$z_multadd_regin_regout[26] ),
    .\$iopadmap$z_multadd_regin_regout[27] (\$iopadmap$z_multadd_regin_regout[27] ),
    .\$iopadmap$z_multadd_regin_regout[28] (\$iopadmap$z_multadd_regin_regout[28] ),
    .\$iopadmap$z_multadd_regin_regout[29] (\$iopadmap$z_multadd_regin_regout[29] ),
    .\$iopadmap$z_multadd_regin_regout[2] (\$iopadmap$z_multadd_regin_regout[2] ),
    .\$iopadmap$z_multadd_regin_regout[30] (\$iopadmap$z_multadd_regin_regout[30] ),
    .\$iopadmap$z_multadd_regin_regout[31] (\$iopadmap$z_multadd_regin_regout[31] ),
    .\$iopadmap$z_multadd_regin_regout[32] (\$iopadmap$z_multadd_regin_regout[32] ),
    .\$iopadmap$z_multadd_regin_regout[33] (\$iopadmap$z_multadd_regin_regout[33] ),
    .\$iopadmap$z_multadd_regin_regout[34] (\$iopadmap$z_multadd_regin_regout[34] ),
    .\$iopadmap$z_multadd_regin_regout[35] (\$iopadmap$z_multadd_regin_regout[35] ),
    .\$iopadmap$z_multadd_regin_regout[36] (\$iopadmap$z_multadd_regin_regout[36] ),
    .\$iopadmap$z_multadd_regin_regout[37] (\$iopadmap$z_multadd_regin_regout[37] ),
    .\$iopadmap$z_multadd_regin_regout[3] (\$iopadmap$z_multadd_regin_regout[3] ),
    .\$iopadmap$z_multadd_regin_regout[4] (\$iopadmap$z_multadd_regin_regout[4] ),
    .\$iopadmap$z_multadd_regin_regout[5] (\$iopadmap$z_multadd_regin_regout[5] ),
    .\$iopadmap$z_multadd_regin_regout[6] (\$iopadmap$z_multadd_regin_regout[6] ),
    .\$iopadmap$z_multadd_regin_regout[7] (\$iopadmap$z_multadd_regin_regout[7] ),
    .\$iopadmap$z_multadd_regin_regout[8] (\$iopadmap$z_multadd_regin_regout[8] ),
    .\$iopadmap$z_multadd_regin_regout[9] (\$iopadmap$z_multadd_regin_regout[9] ),
    .\$iopadmap$z_multadd_regout[0] (\$iopadmap$z_multadd_regout[0] ),
    .\$iopadmap$z_multadd_regout[10] (\$iopadmap$z_multadd_regout[10] ),
    .\$iopadmap$z_multadd_regout[11] (\$iopadmap$z_multadd_regout[11] ),
    .\$iopadmap$z_multadd_regout[12] (\$iopadmap$z_multadd_regout[12] ),
    .\$iopadmap$z_multadd_regout[13] (\$iopadmap$z_multadd_regout[13] ),
    .\$iopadmap$z_multadd_regout[14] (\$iopadmap$z_multadd_regout[14] ),
    .\$iopadmap$z_multadd_regout[15] (\$iopadmap$z_multadd_regout[15] ),
    .\$iopadmap$z_multadd_regout[16] (\$iopadmap$z_multadd_regout[16] ),
    .\$iopadmap$z_multadd_regout[17] (\$iopadmap$z_multadd_regout[17] ),
    .\$iopadmap$z_multadd_regout[18] (\$iopadmap$z_multadd_regout[18] ),
    .\$iopadmap$z_multadd_regout[19] (\$iopadmap$z_multadd_regout[19] ),
    .\$iopadmap$z_multadd_regout[1] (\$iopadmap$z_multadd_regout[1] ),
    .\$iopadmap$z_multadd_regout[20] (\$iopadmap$z_multadd_regout[20] ),
    .\$iopadmap$z_multadd_regout[21] (\$iopadmap$z_multadd_regout[21] ),
    .\$iopadmap$z_multadd_regout[22] (\$iopadmap$z_multadd_regout[22] ),
    .\$iopadmap$z_multadd_regout[23] (\$iopadmap$z_multadd_regout[23] ),
    .\$iopadmap$z_multadd_regout[24] (\$iopadmap$z_multadd_regout[24] ),
    .\$iopadmap$z_multadd_regout[25] (\$iopadmap$z_multadd_regout[25] ),
    .\$iopadmap$z_multadd_regout[26] (\$iopadmap$z_multadd_regout[26] ),
    .\$iopadmap$z_multadd_regout[27] (\$iopadmap$z_multadd_regout[27] ),
    .\$iopadmap$z_multadd_regout[28] (\$iopadmap$z_multadd_regout[28] ),
    .\$iopadmap$z_multadd_regout[29] (\$iopadmap$z_multadd_regout[29] ),
    .\$iopadmap$z_multadd_regout[2] (\$iopadmap$z_multadd_regout[2] ),
    .\$iopadmap$z_multadd_regout[30] (\$iopadmap$z_multadd_regout[30] ),
    .\$iopadmap$z_multadd_regout[31] (\$iopadmap$z_multadd_regout[31] ),
    .\$iopadmap$z_multadd_regout[32] (\$iopadmap$z_multadd_regout[32] ),
    .\$iopadmap$z_multadd_regout[33] (\$iopadmap$z_multadd_regout[33] ),
    .\$iopadmap$z_multadd_regout[34] (\$iopadmap$z_multadd_regout[34] ),
    .\$iopadmap$z_multadd_regout[35] (\$iopadmap$z_multadd_regout[35] ),
    .\$iopadmap$z_multadd_regout[36] (\$iopadmap$z_multadd_regout[36] ),
    .\$iopadmap$z_multadd_regout[37] (\$iopadmap$z_multadd_regout[37] ),
    .\$iopadmap$z_multadd_regout[3] (\$iopadmap$z_multadd_regout[3] ),
    .\$iopadmap$z_multadd_regout[4] (\$iopadmap$z_multadd_regout[4] ),
    .\$iopadmap$z_multadd_regout[5] (\$iopadmap$z_multadd_regout[5] ),
    .\$iopadmap$z_multadd_regout[6] (\$iopadmap$z_multadd_regout[6] ),
    .\$iopadmap$z_multadd_regout[7] (\$iopadmap$z_multadd_regout[7] ),
    .\$iopadmap$z_multadd_regout[8] (\$iopadmap$z_multadd_regout[8] ),
    .\$iopadmap$z_multadd_regout[9] (\$iopadmap$z_multadd_regout[9] )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:14.13-14.45" *)
  CLK_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$clkbufmap.cc:265:execute$396  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$clk ),
    .O(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$clkbufmap.cc:298:execute$398 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.a  (
    .EN(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1133 ),
    .I(\$auto$rs_design_edit.cc:1111:execute$1195.a [0]),
    .O(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$a[0] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.a_1  (
    .EN(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1134 ),
    .I(\$auto$rs_design_edit.cc:1111:execute$1195.a [1]),
    .O(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$a[1] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.a_10  (
    .EN(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1135 ),
    .I(\$auto$rs_design_edit.cc:1111:execute$1195.a [10]),
    .O(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$a[10] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.a_11  (
    .EN(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1136 ),
    .I(\$auto$rs_design_edit.cc:1111:execute$1195.a [11]),
    .O(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$a[11] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.a_12  (
    .EN(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1137 ),
    .I(\$auto$rs_design_edit.cc:1111:execute$1195.a [12]),
    .O(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$a[12] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.a_13  (
    .EN(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1138 ),
    .I(\$auto$rs_design_edit.cc:1111:execute$1195.a [13]),
    .O(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$a[13] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.a_14  (
    .EN(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1139 ),
    .I(\$auto$rs_design_edit.cc:1111:execute$1195.a [14]),
    .O(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$a[14] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.a_15  (
    .EN(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1140 ),
    .I(\$auto$rs_design_edit.cc:1111:execute$1195.a [15]),
    .O(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$a[15] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.a_16  (
    .EN(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1141 ),
    .I(\$auto$rs_design_edit.cc:1111:execute$1195.a [16]),
    .O(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$a[16] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.a_17  (
    .EN(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1142 ),
    .I(\$auto$rs_design_edit.cc:1111:execute$1195.a [17]),
    .O(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$a[17] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.a_18  (
    .EN(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1143 ),
    .I(\$auto$rs_design_edit.cc:1111:execute$1195.a [18]),
    .O(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$a[18] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.a_19  (
    .EN(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1144 ),
    .I(\$auto$rs_design_edit.cc:1111:execute$1195.a [19]),
    .O(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$a[19] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.a_2  (
    .EN(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1145 ),
    .I(\$auto$rs_design_edit.cc:1111:execute$1195.a [2]),
    .O(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$a[2] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.a_3  (
    .EN(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1146 ),
    .I(\$auto$rs_design_edit.cc:1111:execute$1195.a [3]),
    .O(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$a[3] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.a_4  (
    .EN(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1147 ),
    .I(\$auto$rs_design_edit.cc:1111:execute$1195.a [4]),
    .O(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$a[4] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.a_5  (
    .EN(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1148 ),
    .I(\$auto$rs_design_edit.cc:1111:execute$1195.a [5]),
    .O(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$a[5] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.a_6  (
    .EN(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1149 ),
    .I(\$auto$rs_design_edit.cc:1111:execute$1195.a [6]),
    .O(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$a[6] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.a_7  (
    .EN(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1150 ),
    .I(\$auto$rs_design_edit.cc:1111:execute$1195.a [7]),
    .O(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$a[7] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.a_8  (
    .EN(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1151 ),
    .I(\$auto$rs_design_edit.cc:1111:execute$1195.a [8]),
    .O(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$a[8] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.a_9  (
    .EN(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1152 ),
    .I(\$auto$rs_design_edit.cc:1111:execute$1195.a [9]),
    .O(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$a[9] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.acc_fir  (
    .EN(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1153 ),
    .I(\$auto$rs_design_edit.cc:1111:execute$1195.acc_fir [0]),
    .O(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$acc_fir[0] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.acc_fir_1  (
    .EN(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1154 ),
    .I(\$auto$rs_design_edit.cc:1111:execute$1195.acc_fir [1]),
    .O(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$acc_fir[1] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.acc_fir_2  (
    .EN(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1155 ),
    .I(\$auto$rs_design_edit.cc:1111:execute$1195.acc_fir [2]),
    .O(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$acc_fir[2] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.acc_fir_3  (
    .EN(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1156 ),
    .I(\$auto$rs_design_edit.cc:1111:execute$1195.acc_fir [3]),
    .O(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$acc_fir[3] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.acc_fir_4  (
    .EN(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1157 ),
    .I(\$auto$rs_design_edit.cc:1111:execute$1195.acc_fir [4]),
    .O(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$acc_fir[4] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.acc_fir_5  (
    .EN(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1158 ),
    .I(\$auto$rs_design_edit.cc:1111:execute$1195.acc_fir [5]),
    .O(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$acc_fir[5] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.b  (
    .EN(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1159 ),
    .I(\$auto$rs_design_edit.cc:1111:execute$1195.b [0]),
    .O(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$b[0] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.b_1  (
    .EN(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1160 ),
    .I(\$auto$rs_design_edit.cc:1111:execute$1195.b [1]),
    .O(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$b[1] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.b_10  (
    .EN(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1161 ),
    .I(\$auto$rs_design_edit.cc:1111:execute$1195.b [10]),
    .O(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$b[10] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.b_11  (
    .EN(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1162 ),
    .I(\$auto$rs_design_edit.cc:1111:execute$1195.b [11]),
    .O(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$b[11] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.b_12  (
    .EN(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1163 ),
    .I(\$auto$rs_design_edit.cc:1111:execute$1195.b [12]),
    .O(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$b[12] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.b_13  (
    .EN(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1164 ),
    .I(\$auto$rs_design_edit.cc:1111:execute$1195.b [13]),
    .O(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$b[13] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.b_14  (
    .EN(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1165 ),
    .I(\$auto$rs_design_edit.cc:1111:execute$1195.b [14]),
    .O(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$b[14] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.b_15  (
    .EN(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1166 ),
    .I(\$auto$rs_design_edit.cc:1111:execute$1195.b [15]),
    .O(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$b[15] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.b_16  (
    .EN(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1167 ),
    .I(\$auto$rs_design_edit.cc:1111:execute$1195.b [16]),
    .O(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$b[16] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.b_17  (
    .EN(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1168 ),
    .I(\$auto$rs_design_edit.cc:1111:execute$1195.b [17]),
    .O(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$b[17] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.b_2  (
    .EN(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1169 ),
    .I(\$auto$rs_design_edit.cc:1111:execute$1195.b [2]),
    .O(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$b[2] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.b_3  (
    .EN(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1170 ),
    .I(\$auto$rs_design_edit.cc:1111:execute$1195.b [3]),
    .O(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$b[3] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.b_4  (
    .EN(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1171 ),
    .I(\$auto$rs_design_edit.cc:1111:execute$1195.b [4]),
    .O(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$b[4] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.b_5  (
    .EN(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1172 ),
    .I(\$auto$rs_design_edit.cc:1111:execute$1195.b [5]),
    .O(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$b[5] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.b_6  (
    .EN(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1173 ),
    .I(\$auto$rs_design_edit.cc:1111:execute$1195.b [6]),
    .O(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$b[6] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.b_7  (
    .EN(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1174 ),
    .I(\$auto$rs_design_edit.cc:1111:execute$1195.b [7]),
    .O(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$b[7] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.b_8  (
    .EN(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1175 ),
    .I(\$auto$rs_design_edit.cc:1111:execute$1195.b [8]),
    .O(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$b[8] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.b_9  (
    .EN(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1176 ),
    .I(\$auto$rs_design_edit.cc:1111:execute$1195.b [9]),
    .O(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$b[9] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.clk  (
    .EN(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1177 ),
    .I(\$auto$rs_design_edit.cc:1111:execute$1195.clk ),
    .O(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$clk )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_mult  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult[0] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_mult [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_mult_1  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult[1] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_mult [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_mult_10  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult[10] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_mult [10])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_mult_11  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult[11] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_mult [11])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_mult_12  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult[12] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_mult [12])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_mult_13  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult[13] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_mult [13])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_mult_14  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult[14] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_mult [14])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_mult_15  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult[15] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_mult [15])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_mult_16  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult[16] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_mult [16])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_mult_17  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult[17] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_mult [17])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_mult_2  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult[2] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_mult [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_mult_3  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult[3] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_mult [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_mult_4  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult[4] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_mult [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_mult_5  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult[5] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_mult [5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_mult_6  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult[6] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_mult [6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_mult_7  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult[7] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_mult [7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_mult_8  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult[8] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_mult [8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_mult_9  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult[9] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_mult [9])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_mult_regin  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult_regin[0] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_mult_regin [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_mult_regin_1  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult_regin[1] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_mult_regin [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_mult_regin_10  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult_regin[10] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_mult_regin [10])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_mult_regin_11  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult_regin[11] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_mult_regin [11])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_mult_regin_12  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult_regin[12] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_mult_regin [12])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_mult_regin_13  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult_regin[13] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_mult_regin [13])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_mult_regin_14  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult_regin[14] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_mult_regin [14])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_mult_regin_15  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult_regin[15] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_mult_regin [15])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_mult_regin_16  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult_regin[16] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_mult_regin [16])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_mult_regin_17  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult_regin[17] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_mult_regin [17])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_mult_regin_2  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult_regin[2] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_mult_regin [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_mult_regin_3  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult_regin[3] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_mult_regin [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_mult_regin_4  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult_regin[4] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_mult_regin [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_mult_regin_5  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult_regin[5] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_mult_regin [5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_mult_regin_6  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult_regin[6] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_mult_regin [6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_mult_regin_7  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult_regin[7] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_mult_regin [7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_mult_regin_8  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult_regin[8] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_mult_regin [8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_mult_regin_9  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult_regin[9] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_mult_regin [9])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_mult_regin_regout  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult_regin_regout[0] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_mult_regin_regout [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_mult_regin_regout_1  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult_regin_regout[1] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_mult_regin_regout [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_mult_regin_regout_10  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult_regin_regout[10] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_mult_regin_regout [10])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_mult_regin_regout_11  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult_regin_regout[11] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_mult_regin_regout [11])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_mult_regin_regout_12  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult_regin_regout[12] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_mult_regin_regout [12])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_mult_regin_regout_13  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult_regin_regout[13] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_mult_regin_regout [13])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_mult_regin_regout_14  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult_regin_regout[14] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_mult_regin_regout [14])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_mult_regin_regout_15  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult_regin_regout[15] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_mult_regin_regout [15])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_mult_regin_regout_16  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult_regin_regout[16] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_mult_regin_regout [16])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_mult_regin_regout_17  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult_regin_regout[17] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_mult_regin_regout [17])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_mult_regin_regout_2  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult_regin_regout[2] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_mult_regin_regout [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_mult_regin_regout_3  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult_regin_regout[3] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_mult_regin_regout [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_mult_regin_regout_4  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult_regin_regout[4] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_mult_regin_regout [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_mult_regin_regout_5  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult_regin_regout[5] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_mult_regin_regout [5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_mult_regin_regout_6  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult_regin_regout[6] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_mult_regin_regout [6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_mult_regin_regout_7  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult_regin_regout[7] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_mult_regin_regout [7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_mult_regin_regout_8  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult_regin_regout[8] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_mult_regin_regout [8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_mult_regin_regout_9  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult_regin_regout[9] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_mult_regin_regout [9])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_mult_regout  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult_regout[0] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_mult_regout [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_mult_regout_1  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult_regout[1] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_mult_regout [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_mult_regout_10  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult_regout[10] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_mult_regout [10])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_mult_regout_11  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult_regout[11] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_mult_regout [11])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_mult_regout_12  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult_regout[12] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_mult_regout [12])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_mult_regout_13  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult_regout[13] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_mult_regout [13])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_mult_regout_14  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult_regout[14] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_mult_regout [14])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_mult_regout_15  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult_regout[15] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_mult_regout [15])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_mult_regout_16  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult_regout[16] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_mult_regout [16])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_mult_regout_17  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult_regout[17] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_mult_regout [17])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_mult_regout_2  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult_regout[2] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_mult_regout [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_mult_regout_3  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult_regout[3] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_mult_regout [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_mult_regout_4  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult_regout[4] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_mult_regout [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_mult_regout_5  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult_regout[5] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_mult_regout [5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_mult_regout_6  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult_regout[6] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_mult_regout [6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_mult_regout_7  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult_regout[7] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_mult_regout [7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_mult_regout_8  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult_regout[8] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_mult_regout [8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_mult_regout_9  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult_regout[9] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_mult_regout [9])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_multacc  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc[0] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_multacc [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_multacc_1  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc[1] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_multacc [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_multacc_10  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc[10] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_multacc [10])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_multacc_11  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc[11] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_multacc [11])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_multacc_12  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc[12] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_multacc [12])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_multacc_13  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc[13] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_multacc [13])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_multacc_14  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc[14] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_multacc [14])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_multacc_15  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc[15] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_multacc [15])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_multacc_16  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc[16] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_multacc [16])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_multacc_17  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc[17] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_multacc [17])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_multacc_2  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc[2] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_multacc [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_multacc_3  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc[3] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_multacc [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_multacc_4  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc[4] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_multacc [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_multacc_5  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc[5] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_multacc [5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_multacc_6  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc[6] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_multacc [6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_multacc_7  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc[7] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_multacc [7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_multacc_8  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc[8] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_multacc [8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_multacc_9  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc[9] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_multacc [9])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_multacc_regin  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc_regin[0] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_multacc_regin [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_multacc_regin_1  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc_regin[1] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_multacc_regin [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_multacc_regin_10  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc_regin[10] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_multacc_regin [10])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_multacc_regin_11  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc_regin[11] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_multacc_regin [11])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_multacc_regin_12  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc_regin[12] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_multacc_regin [12])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_multacc_regin_13  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc_regin[13] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_multacc_regin [13])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_multacc_regin_14  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc_regin[14] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_multacc_regin [14])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_multacc_regin_15  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc_regin[15] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_multacc_regin [15])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_multacc_regin_16  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc_regin[16] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_multacc_regin [16])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_multacc_regin_17  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc_regin[17] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_multacc_regin [17])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_multacc_regin_2  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc_regin[2] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_multacc_regin [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_multacc_regin_3  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc_regin[3] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_multacc_regin [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_multacc_regin_4  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc_regin[4] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_multacc_regin [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_multacc_regin_5  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc_regin[5] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_multacc_regin [5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_multacc_regin_6  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc_regin[6] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_multacc_regin [6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_multacc_regin_7  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc_regin[7] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_multacc_regin [7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_multacc_regin_8  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc_regin[8] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_multacc_regin [8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_multacc_regin_9  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc_regin[9] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_multacc_regin [9])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_multacc_regin_regout  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc_regin_regout[0] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_multacc_regin_regout [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_multacc_regin_regout_1  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc_regin_regout[1] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_multacc_regin_regout [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_multacc_regin_regout_10  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc_regin_regout[10] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_multacc_regin_regout [10])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_multacc_regin_regout_11  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc_regin_regout[11] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_multacc_regin_regout [11])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_multacc_regin_regout_12  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc_regin_regout[12] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_multacc_regin_regout [12])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_multacc_regin_regout_13  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc_regin_regout[13] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_multacc_regin_regout [13])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_multacc_regin_regout_14  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc_regin_regout[14] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_multacc_regin_regout [14])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_multacc_regin_regout_15  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc_regin_regout[15] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_multacc_regin_regout [15])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_multacc_regin_regout_16  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc_regin_regout[16] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_multacc_regin_regout [16])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_multacc_regin_regout_17  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc_regin_regout[17] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_multacc_regin_regout [17])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_multacc_regin_regout_2  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc_regin_regout[2] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_multacc_regin_regout [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_multacc_regin_regout_3  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc_regin_regout[3] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_multacc_regin_regout [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_multacc_regin_regout_4  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc_regin_regout[4] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_multacc_regin_regout [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_multacc_regin_regout_5  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc_regin_regout[5] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_multacc_regin_regout [5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_multacc_regin_regout_6  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc_regin_regout[6] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_multacc_regin_regout [6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_multacc_regin_regout_7  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc_regin_regout[7] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_multacc_regin_regout [7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_multacc_regin_regout_8  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc_regin_regout[8] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_multacc_regin_regout [8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_multacc_regin_regout_9  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc_regin_regout[9] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_multacc_regin_regout [9])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_multacc_regout  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc_regout[0] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_multacc_regout [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_multacc_regout_1  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc_regout[1] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_multacc_regout [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_multacc_regout_10  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc_regout[10] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_multacc_regout [10])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_multacc_regout_11  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc_regout[11] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_multacc_regout [11])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_multacc_regout_12  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc_regout[12] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_multacc_regout [12])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_multacc_regout_13  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc_regout[13] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_multacc_regout [13])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_multacc_regout_14  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc_regout[14] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_multacc_regout [14])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_multacc_regout_15  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc_regout[15] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_multacc_regout [15])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_multacc_regout_16  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc_regout[16] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_multacc_regout [16])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_multacc_regout_17  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc_regout[17] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_multacc_regout [17])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_multacc_regout_2  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc_regout[2] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_multacc_regout [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_multacc_regout_3  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc_regout[3] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_multacc_regout [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_multacc_regout_4  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc_regout[4] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_multacc_regout [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_multacc_regout_5  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc_regout[5] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_multacc_regout [5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_multacc_regout_6  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc_regout[6] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_multacc_regout [6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_multacc_regout_7  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc_regout[7] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_multacc_regout [7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_multacc_regout_8  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc_regout[8] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_multacc_regout [8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_multacc_regout_9  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc_regout[9] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_multacc_regout [9])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_multadd  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd[0] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_multadd [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_multadd_1  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd[1] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_multadd [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_multadd_10  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd[10] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_multadd [10])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_multadd_11  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd[11] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_multadd [11])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_multadd_12  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd[12] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_multadd [12])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_multadd_13  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd[13] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_multadd [13])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_multadd_14  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd[14] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_multadd [14])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_multadd_15  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd[15] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_multadd [15])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_multadd_16  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd[16] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_multadd [16])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_multadd_17  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd[17] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_multadd [17])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_multadd_2  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd[2] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_multadd [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_multadd_3  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd[3] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_multadd [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_multadd_4  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd[4] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_multadd [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_multadd_5  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd[5] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_multadd [5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_multadd_6  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd[6] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_multadd [6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_multadd_7  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd[7] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_multadd [7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_multadd_8  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd[8] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_multadd [8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_multadd_9  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd[9] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_multadd [9])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_multadd_regin  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd_regin[0] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_multadd_regin [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_multadd_regin_1  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd_regin[1] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_multadd_regin [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_multadd_regin_10  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd_regin[10] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_multadd_regin [10])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_multadd_regin_11  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd_regin[11] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_multadd_regin [11])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_multadd_regin_12  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd_regin[12] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_multadd_regin [12])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_multadd_regin_13  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd_regin[13] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_multadd_regin [13])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_multadd_regin_14  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd_regin[14] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_multadd_regin [14])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_multadd_regin_15  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd_regin[15] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_multadd_regin [15])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_multadd_regin_16  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd_regin[16] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_multadd_regin [16])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_multadd_regin_17  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd_regin[17] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_multadd_regin [17])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_multadd_regin_2  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd_regin[2] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_multadd_regin [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_multadd_regin_3  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd_regin[3] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_multadd_regin [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_multadd_regin_4  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd_regin[4] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_multadd_regin [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_multadd_regin_5  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd_regin[5] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_multadd_regin [5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_multadd_regin_6  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd_regin[6] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_multadd_regin [6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_multadd_regin_7  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd_regin[7] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_multadd_regin [7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_multadd_regin_8  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd_regin[8] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_multadd_regin [8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_multadd_regin_9  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd_regin[9] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_multadd_regin [9])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_multadd_regin_regout  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd_regin_regout[0] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_multadd_regin_regout [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_multadd_regin_regout_1  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd_regin_regout[1] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_multadd_regin_regout [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_multadd_regin_regout_10  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd_regin_regout[10] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_multadd_regin_regout [10])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_multadd_regin_regout_11  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd_regin_regout[11] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_multadd_regin_regout [11])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_multadd_regin_regout_12  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd_regin_regout[12] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_multadd_regin_regout [12])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_multadd_regin_regout_13  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd_regin_regout[13] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_multadd_regin_regout [13])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_multadd_regin_regout_14  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd_regin_regout[14] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_multadd_regin_regout [14])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_multadd_regin_regout_15  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd_regin_regout[15] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_multadd_regin_regout [15])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_multadd_regin_regout_16  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd_regin_regout[16] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_multadd_regin_regout [16])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_multadd_regin_regout_17  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd_regin_regout[17] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_multadd_regin_regout [17])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_multadd_regin_regout_2  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd_regin_regout[2] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_multadd_regin_regout [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_multadd_regin_regout_3  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd_regin_regout[3] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_multadd_regin_regout [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_multadd_regin_regout_4  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd_regin_regout[4] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_multadd_regin_regout [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_multadd_regin_regout_5  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd_regin_regout[5] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_multadd_regin_regout [5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_multadd_regin_regout_6  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd_regin_regout[6] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_multadd_regin_regout [6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_multadd_regin_regout_7  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd_regin_regout[7] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_multadd_regin_regout [7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_multadd_regin_regout_8  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd_regin_regout[8] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_multadd_regin_regout [8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_multadd_regin_regout_9  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd_regin_regout[9] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_multadd_regin_regout [9])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_multadd_regout  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd_regout[0] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_multadd_regout [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_multadd_regout_1  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd_regout[1] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_multadd_regout [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_multadd_regout_10  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd_regout[10] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_multadd_regout [10])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_multadd_regout_11  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd_regout[11] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_multadd_regout [11])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_multadd_regout_12  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd_regout[12] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_multadd_regout [12])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_multadd_regout_13  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd_regout[13] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_multadd_regout [13])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_multadd_regout_14  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd_regout[14] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_multadd_regout [14])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_multadd_regout_15  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd_regout[15] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_multadd_regout [15])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_multadd_regout_16  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd_regout[16] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_multadd_regout [16])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_multadd_regout_17  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd_regout[17] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_multadd_regout [17])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_multadd_regout_2  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd_regout[2] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_multadd_regout [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_multadd_regout_3  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd_regout[3] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_multadd_regout [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_multadd_regout_4  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd_regout[4] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_multadd_regout [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_multadd_regout_5  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd_regout[5] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_multadd_regout [5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_multadd_regout_6  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd_regout[6] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_multadd_regout [6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_multadd_regout_7  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd_regout[7] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_multadd_regout [7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_multadd_regout_8  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd_regout[8] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_multadd_regout [8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.dly_b_multadd_regout_9  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd_regout[9] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.dly_b_multadd_regout [9])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.feedback  (
    .EN(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1178 ),
    .I(\$auto$rs_design_edit.cc:1111:execute$1195.feedback [0]),
    .O(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$feedback[0] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.feedback_1  (
    .EN(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1179 ),
    .I(\$auto$rs_design_edit.cc:1111:execute$1195.feedback [1]),
    .O(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$feedback[1] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.feedback_2  (
    .EN(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1180 ),
    .I(\$auto$rs_design_edit.cc:1111:execute$1195.feedback [2]),
    .O(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$feedback[2] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.load_acc  (
    .EN(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1181 ),
    .I(\$auto$rs_design_edit.cc:1111:execute$1195.load_acc ),
    .O(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$load_acc )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.reset  (
    .EN(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1182 ),
    .I(\$auto$rs_design_edit.cc:1111:execute$1195.reset ),
    .O(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$reset )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.round  (
    .EN(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1183 ),
    .I(\$auto$rs_design_edit.cc:1111:execute$1195.round ),
    .O(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$round )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.saturate_enable  (
    .EN(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1184 ),
    .I(\$auto$rs_design_edit.cc:1111:execute$1195.saturate_enable ),
    .O(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$saturate_enable )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.shift_right  (
    .EN(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1185 ),
    .I(\$auto$rs_design_edit.cc:1111:execute$1195.shift_right [0]),
    .O(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$shift_right[0] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.shift_right_1  (
    .EN(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1186 ),
    .I(\$auto$rs_design_edit.cc:1111:execute$1195.shift_right [1]),
    .O(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$shift_right[1] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.shift_right_2  (
    .EN(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1187 ),
    .I(\$auto$rs_design_edit.cc:1111:execute$1195.shift_right [2]),
    .O(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$shift_right[2] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.shift_right_3  (
    .EN(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1188 ),
    .I(\$auto$rs_design_edit.cc:1111:execute$1195.shift_right [3]),
    .O(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$shift_right[3] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.shift_right_4  (
    .EN(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1189 ),
    .I(\$auto$rs_design_edit.cc:1111:execute$1195.shift_right [4]),
    .O(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$shift_right[4] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.shift_right_5  (
    .EN(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1190 ),
    .I(\$auto$rs_design_edit.cc:1111:execute$1195.shift_right [5]),
    .O(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$shift_right[5] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.subtract  (
    .EN(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1191 ),
    .I(\$auto$rs_design_edit.cc:1111:execute$1195.subtract ),
    .O(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$subtract )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.unsigned_a  (
    .EN(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1192 ),
    .I(\$auto$rs_design_edit.cc:1111:execute$1195.unsigned_a ),
    .O(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$unsigned_a )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.unsigned_b  (
    .EN(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1193 ),
    .I(\$auto$rs_design_edit.cc:1111:execute$1195.unsigned_b ),
    .O(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$unsigned_b )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_mult  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult[0] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_mult [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_mult_1  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult[1] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_mult [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_mult_10  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult[10] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_mult [10])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_mult_11  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult[11] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_mult [11])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_mult_12  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult[12] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_mult [12])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_mult_13  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult[13] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_mult [13])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_mult_14  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult[14] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_mult [14])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_mult_15  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult[15] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_mult [15])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_mult_16  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult[16] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_mult [16])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_mult_17  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult[17] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_mult [17])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_mult_18  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult[18] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_mult [18])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_mult_19  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult[19] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_mult [19])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_mult_2  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult[2] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_mult [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_mult_20  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult[20] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_mult [20])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_mult_21  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult[21] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_mult [21])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_mult_22  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult[22] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_mult [22])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_mult_23  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult[23] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_mult [23])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_mult_24  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult[24] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_mult [24])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_mult_25  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult[25] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_mult [25])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_mult_26  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult[26] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_mult [26])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_mult_27  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult[27] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_mult [27])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_mult_28  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult[28] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_mult [28])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_mult_29  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult[29] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_mult [29])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_mult_3  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult[3] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_mult [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_mult_30  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult[30] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_mult [30])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_mult_31  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult[31] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_mult [31])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_mult_32  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult[32] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_mult [32])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_mult_33  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult[33] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_mult [33])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_mult_34  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult[34] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_mult [34])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_mult_35  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult[35] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_mult [35])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_mult_36  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult[36] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_mult [36])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_mult_37  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult[37] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_mult [37])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_mult_4  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult[4] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_mult [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_mult_5  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult[5] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_mult [5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_mult_6  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult[6] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_mult [6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_mult_7  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult[7] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_mult [7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_mult_8  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult[8] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_mult [8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_mult_9  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult[9] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_mult [9])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_mult_regin  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin[0] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_mult_regin [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_mult_regin_1  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin[1] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_mult_regin [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_mult_regin_10  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin[10] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_mult_regin [10])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_mult_regin_11  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin[11] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_mult_regin [11])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_mult_regin_12  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin[12] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_mult_regin [12])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_mult_regin_13  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin[13] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_mult_regin [13])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_mult_regin_14  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin[14] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_mult_regin [14])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_mult_regin_15  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin[15] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_mult_regin [15])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_mult_regin_16  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin[16] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_mult_regin [16])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_mult_regin_17  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin[17] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_mult_regin [17])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_mult_regin_18  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin[18] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_mult_regin [18])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_mult_regin_19  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin[19] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_mult_regin [19])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_mult_regin_2  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin[2] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_mult_regin [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_mult_regin_20  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin[20] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_mult_regin [20])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_mult_regin_21  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin[21] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_mult_regin [21])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_mult_regin_22  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin[22] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_mult_regin [22])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_mult_regin_23  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin[23] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_mult_regin [23])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_mult_regin_24  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin[24] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_mult_regin [24])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_mult_regin_25  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin[25] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_mult_regin [25])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_mult_regin_26  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin[26] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_mult_regin [26])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_mult_regin_27  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin[27] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_mult_regin [27])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_mult_regin_28  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin[28] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_mult_regin [28])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_mult_regin_29  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin[29] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_mult_regin [29])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_mult_regin_3  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin[3] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_mult_regin [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_mult_regin_30  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin[30] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_mult_regin [30])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_mult_regin_31  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin[31] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_mult_regin [31])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_mult_regin_32  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin[32] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_mult_regin [32])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_mult_regin_33  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin[33] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_mult_regin [33])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_mult_regin_34  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin[34] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_mult_regin [34])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_mult_regin_35  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin[35] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_mult_regin [35])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_mult_regin_36  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin[36] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_mult_regin [36])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_mult_regin_37  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin[37] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_mult_regin [37])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_mult_regin_4  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin[4] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_mult_regin [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_mult_regin_5  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin[5] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_mult_regin [5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_mult_regin_6  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin[6] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_mult_regin [6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_mult_regin_7  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin[7] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_mult_regin [7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_mult_regin_8  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin[8] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_mult_regin [8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_mult_regin_9  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin[9] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_mult_regin [9])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_mult_regin_regout  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin_regout[0] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_mult_regin_regout [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_mult_regin_regout_1  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin_regout[1] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_mult_regin_regout [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_mult_regin_regout_10  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin_regout[10] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_mult_regin_regout [10])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_mult_regin_regout_11  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin_regout[11] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_mult_regin_regout [11])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_mult_regin_regout_12  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin_regout[12] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_mult_regin_regout [12])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_mult_regin_regout_13  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin_regout[13] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_mult_regin_regout [13])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_mult_regin_regout_14  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin_regout[14] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_mult_regin_regout [14])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_mult_regin_regout_15  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin_regout[15] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_mult_regin_regout [15])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_mult_regin_regout_16  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin_regout[16] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_mult_regin_regout [16])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_mult_regin_regout_17  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin_regout[17] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_mult_regin_regout [17])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_mult_regin_regout_18  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin_regout[18] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_mult_regin_regout [18])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_mult_regin_regout_19  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin_regout[19] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_mult_regin_regout [19])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_mult_regin_regout_2  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin_regout[2] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_mult_regin_regout [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_mult_regin_regout_20  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin_regout[20] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_mult_regin_regout [20])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_mult_regin_regout_21  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin_regout[21] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_mult_regin_regout [21])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_mult_regin_regout_22  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin_regout[22] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_mult_regin_regout [22])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_mult_regin_regout_23  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin_regout[23] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_mult_regin_regout [23])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_mult_regin_regout_24  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin_regout[24] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_mult_regin_regout [24])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_mult_regin_regout_25  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin_regout[25] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_mult_regin_regout [25])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_mult_regin_regout_26  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin_regout[26] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_mult_regin_regout [26])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_mult_regin_regout_27  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin_regout[27] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_mult_regin_regout [27])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_mult_regin_regout_28  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin_regout[28] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_mult_regin_regout [28])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_mult_regin_regout_29  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin_regout[29] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_mult_regin_regout [29])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_mult_regin_regout_3  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin_regout[3] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_mult_regin_regout [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_mult_regin_regout_30  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin_regout[30] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_mult_regin_regout [30])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_mult_regin_regout_31  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin_regout[31] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_mult_regin_regout [31])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_mult_regin_regout_32  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin_regout[32] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_mult_regin_regout [32])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_mult_regin_regout_33  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin_regout[33] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_mult_regin_regout [33])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_mult_regin_regout_34  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin_regout[34] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_mult_regin_regout [34])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_mult_regin_regout_35  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin_regout[35] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_mult_regin_regout [35])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_mult_regin_regout_36  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin_regout[36] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_mult_regin_regout [36])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_mult_regin_regout_37  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin_regout[37] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_mult_regin_regout [37])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_mult_regin_regout_4  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin_regout[4] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_mult_regin_regout [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_mult_regin_regout_5  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin_regout[5] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_mult_regin_regout [5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_mult_regin_regout_6  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin_regout[6] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_mult_regin_regout [6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_mult_regin_regout_7  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin_regout[7] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_mult_regin_regout [7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_mult_regin_regout_8  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin_regout[8] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_mult_regin_regout [8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_mult_regin_regout_9  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin_regout[9] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_mult_regin_regout [9])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_mult_regout  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regout[0] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_mult_regout [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_mult_regout_1  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regout[1] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_mult_regout [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_mult_regout_10  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regout[10] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_mult_regout [10])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_mult_regout_11  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regout[11] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_mult_regout [11])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_mult_regout_12  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regout[12] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_mult_regout [12])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_mult_regout_13  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regout[13] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_mult_regout [13])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_mult_regout_14  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regout[14] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_mult_regout [14])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_mult_regout_15  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regout[15] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_mult_regout [15])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_mult_regout_16  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regout[16] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_mult_regout [16])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_mult_regout_17  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regout[17] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_mult_regout [17])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_mult_regout_18  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regout[18] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_mult_regout [18])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_mult_regout_19  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regout[19] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_mult_regout [19])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_mult_regout_2  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regout[2] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_mult_regout [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_mult_regout_20  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regout[20] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_mult_regout [20])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_mult_regout_21  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regout[21] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_mult_regout [21])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_mult_regout_22  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regout[22] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_mult_regout [22])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_mult_regout_23  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regout[23] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_mult_regout [23])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_mult_regout_24  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regout[24] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_mult_regout [24])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_mult_regout_25  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regout[25] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_mult_regout [25])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_mult_regout_26  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regout[26] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_mult_regout [26])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_mult_regout_27  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regout[27] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_mult_regout [27])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_mult_regout_28  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regout[28] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_mult_regout [28])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_mult_regout_29  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regout[29] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_mult_regout [29])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_mult_regout_3  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regout[3] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_mult_regout [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_mult_regout_30  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regout[30] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_mult_regout [30])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_mult_regout_31  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regout[31] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_mult_regout [31])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_mult_regout_32  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regout[32] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_mult_regout [32])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_mult_regout_33  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regout[33] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_mult_regout [33])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_mult_regout_34  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regout[34] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_mult_regout [34])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_mult_regout_35  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regout[35] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_mult_regout [35])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_mult_regout_36  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regout[36] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_mult_regout [36])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_mult_regout_37  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regout[37] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_mult_regout [37])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_mult_regout_4  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regout[4] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_mult_regout [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_mult_regout_5  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regout[5] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_mult_regout [5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_mult_regout_6  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regout[6] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_mult_regout [6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_mult_regout_7  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regout[7] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_mult_regout [7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_mult_regout_8  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regout[8] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_mult_regout [8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_mult_regout_9  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regout[9] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_mult_regout [9])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multacc  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc[0] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multacc [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multacc_1  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc[1] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multacc [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multacc_10  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc[10] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multacc [10])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multacc_11  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc[11] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multacc [11])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multacc_12  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc[12] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multacc [12])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multacc_13  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc[13] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multacc [13])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multacc_14  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc[14] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multacc [14])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multacc_15  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc[15] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multacc [15])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multacc_16  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc[16] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multacc [16])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multacc_17  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc[17] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multacc [17])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multacc_18  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc[18] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multacc [18])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multacc_19  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc[19] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multacc [19])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multacc_2  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc[2] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multacc [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multacc_20  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc[20] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multacc [20])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multacc_21  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc[21] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multacc [21])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multacc_22  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc[22] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multacc [22])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multacc_23  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc[23] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multacc [23])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multacc_24  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc[24] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multacc [24])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multacc_25  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc[25] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multacc [25])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multacc_26  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc[26] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multacc [26])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multacc_27  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc[27] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multacc [27])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multacc_28  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc[28] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multacc [28])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multacc_29  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc[29] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multacc [29])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multacc_3  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc[3] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multacc [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multacc_30  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc[30] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multacc [30])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multacc_31  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc[31] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multacc [31])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multacc_32  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc[32] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multacc [32])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multacc_33  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc[33] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multacc [33])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multacc_34  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc[34] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multacc [34])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multacc_35  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc[35] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multacc [35])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multacc_36  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc[36] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multacc [36])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multacc_37  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc[37] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multacc [37])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multacc_4  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc[4] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multacc [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multacc_5  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc[5] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multacc [5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multacc_6  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc[6] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multacc [6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multacc_7  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc[7] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multacc [7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multacc_8  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc[8] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multacc [8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multacc_9  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc[9] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multacc [9])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multacc_regin  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin[0] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multacc_regin [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multacc_regin_1  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin[1] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multacc_regin [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multacc_regin_10  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin[10] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multacc_regin [10])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multacc_regin_11  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin[11] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multacc_regin [11])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multacc_regin_12  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin[12] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multacc_regin [12])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multacc_regin_13  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin[13] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multacc_regin [13])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multacc_regin_14  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin[14] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multacc_regin [14])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multacc_regin_15  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin[15] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multacc_regin [15])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multacc_regin_16  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin[16] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multacc_regin [16])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multacc_regin_17  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin[17] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multacc_regin [17])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multacc_regin_18  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin[18] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multacc_regin [18])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multacc_regin_19  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin[19] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multacc_regin [19])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multacc_regin_2  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin[2] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multacc_regin [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multacc_regin_20  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin[20] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multacc_regin [20])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multacc_regin_21  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin[21] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multacc_regin [21])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multacc_regin_22  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin[22] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multacc_regin [22])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multacc_regin_23  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin[23] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multacc_regin [23])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multacc_regin_24  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin[24] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multacc_regin [24])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multacc_regin_25  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin[25] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multacc_regin [25])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multacc_regin_26  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin[26] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multacc_regin [26])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multacc_regin_27  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin[27] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multacc_regin [27])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multacc_regin_28  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin[28] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multacc_regin [28])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multacc_regin_29  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin[29] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multacc_regin [29])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multacc_regin_3  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin[3] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multacc_regin [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multacc_regin_30  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin[30] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multacc_regin [30])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multacc_regin_31  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin[31] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multacc_regin [31])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multacc_regin_32  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin[32] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multacc_regin [32])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multacc_regin_33  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin[33] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multacc_regin [33])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multacc_regin_34  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin[34] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multacc_regin [34])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multacc_regin_35  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin[35] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multacc_regin [35])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multacc_regin_36  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin[36] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multacc_regin [36])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multacc_regin_37  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin[37] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multacc_regin [37])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multacc_regin_4  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin[4] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multacc_regin [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multacc_regin_5  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin[5] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multacc_regin [5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multacc_regin_6  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin[6] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multacc_regin [6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multacc_regin_7  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin[7] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multacc_regin [7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multacc_regin_8  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin[8] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multacc_regin [8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multacc_regin_9  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin[9] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multacc_regin [9])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multacc_regin_regout  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin_regout[0] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multacc_regin_regout [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multacc_regin_regout_1  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin_regout[1] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multacc_regin_regout [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multacc_regin_regout_10  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin_regout[10] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multacc_regin_regout [10])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multacc_regin_regout_11  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin_regout[11] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multacc_regin_regout [11])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multacc_regin_regout_12  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin_regout[12] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multacc_regin_regout [12])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multacc_regin_regout_13  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin_regout[13] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multacc_regin_regout [13])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multacc_regin_regout_14  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin_regout[14] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multacc_regin_regout [14])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multacc_regin_regout_15  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin_regout[15] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multacc_regin_regout [15])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multacc_regin_regout_16  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin_regout[16] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multacc_regin_regout [16])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multacc_regin_regout_17  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin_regout[17] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multacc_regin_regout [17])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multacc_regin_regout_18  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin_regout[18] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multacc_regin_regout [18])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multacc_regin_regout_19  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin_regout[19] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multacc_regin_regout [19])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multacc_regin_regout_2  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin_regout[2] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multacc_regin_regout [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multacc_regin_regout_20  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin_regout[20] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multacc_regin_regout [20])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multacc_regin_regout_21  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin_regout[21] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multacc_regin_regout [21])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multacc_regin_regout_22  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin_regout[22] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multacc_regin_regout [22])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multacc_regin_regout_23  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin_regout[23] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multacc_regin_regout [23])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multacc_regin_regout_24  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin_regout[24] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multacc_regin_regout [24])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multacc_regin_regout_25  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin_regout[25] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multacc_regin_regout [25])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multacc_regin_regout_26  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin_regout[26] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multacc_regin_regout [26])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multacc_regin_regout_27  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin_regout[27] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multacc_regin_regout [27])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multacc_regin_regout_28  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin_regout[28] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multacc_regin_regout [28])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multacc_regin_regout_29  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin_regout[29] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multacc_regin_regout [29])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multacc_regin_regout_3  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin_regout[3] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multacc_regin_regout [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multacc_regin_regout_30  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin_regout[30] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multacc_regin_regout [30])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multacc_regin_regout_31  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin_regout[31] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multacc_regin_regout [31])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multacc_regin_regout_32  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin_regout[32] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multacc_regin_regout [32])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multacc_regin_regout_33  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin_regout[33] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multacc_regin_regout [33])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multacc_regin_regout_34  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin_regout[34] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multacc_regin_regout [34])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multacc_regin_regout_35  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin_regout[35] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multacc_regin_regout [35])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multacc_regin_regout_36  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin_regout[36] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multacc_regin_regout [36])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multacc_regin_regout_37  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin_regout[37] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multacc_regin_regout [37])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multacc_regin_regout_4  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin_regout[4] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multacc_regin_regout [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multacc_regin_regout_5  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin_regout[5] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multacc_regin_regout [5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multacc_regin_regout_6  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin_regout[6] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multacc_regin_regout [6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multacc_regin_regout_7  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin_regout[7] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multacc_regin_regout [7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multacc_regin_regout_8  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin_regout[8] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multacc_regin_regout [8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multacc_regin_regout_9  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin_regout[9] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multacc_regin_regout [9])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multacc_regout  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regout[0] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multacc_regout [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multacc_regout_1  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regout[1] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multacc_regout [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multacc_regout_10  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regout[10] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multacc_regout [10])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multacc_regout_11  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regout[11] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multacc_regout [11])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multacc_regout_12  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regout[12] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multacc_regout [12])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multacc_regout_13  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regout[13] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multacc_regout [13])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multacc_regout_14  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regout[14] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multacc_regout [14])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multacc_regout_15  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regout[15] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multacc_regout [15])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multacc_regout_16  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regout[16] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multacc_regout [16])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multacc_regout_17  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regout[17] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multacc_regout [17])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multacc_regout_18  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regout[18] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multacc_regout [18])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multacc_regout_19  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regout[19] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multacc_regout [19])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multacc_regout_2  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regout[2] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multacc_regout [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multacc_regout_20  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regout[20] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multacc_regout [20])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multacc_regout_21  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regout[21] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multacc_regout [21])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multacc_regout_22  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regout[22] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multacc_regout [22])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multacc_regout_23  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regout[23] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multacc_regout [23])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multacc_regout_24  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regout[24] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multacc_regout [24])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multacc_regout_25  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regout[25] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multacc_regout [25])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multacc_regout_26  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regout[26] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multacc_regout [26])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multacc_regout_27  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regout[27] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multacc_regout [27])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multacc_regout_28  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regout[28] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multacc_regout [28])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multacc_regout_29  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regout[29] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multacc_regout [29])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multacc_regout_3  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regout[3] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multacc_regout [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multacc_regout_30  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regout[30] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multacc_regout [30])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multacc_regout_31  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regout[31] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multacc_regout [31])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multacc_regout_32  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regout[32] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multacc_regout [32])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multacc_regout_33  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regout[33] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multacc_regout [33])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multacc_regout_34  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regout[34] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multacc_regout [34])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multacc_regout_35  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regout[35] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multacc_regout [35])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multacc_regout_36  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regout[36] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multacc_regout [36])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multacc_regout_37  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regout[37] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multacc_regout [37])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multacc_regout_4  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regout[4] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multacc_regout [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multacc_regout_5  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regout[5] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multacc_regout [5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multacc_regout_6  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regout[6] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multacc_regout [6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multacc_regout_7  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regout[7] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multacc_regout [7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multacc_regout_8  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regout[8] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multacc_regout [8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multacc_regout_9  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regout[9] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multacc_regout [9])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multadd  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd[0] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multadd [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multadd_1  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd[1] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multadd [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multadd_10  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd[10] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multadd [10])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multadd_11  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd[11] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multadd [11])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multadd_12  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd[12] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multadd [12])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multadd_13  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd[13] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multadd [13])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multadd_14  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd[14] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multadd [14])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multadd_15  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd[15] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multadd [15])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multadd_16  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd[16] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multadd [16])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multadd_17  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd[17] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multadd [17])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multadd_18  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd[18] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multadd [18])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multadd_19  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd[19] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multadd [19])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multadd_2  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd[2] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multadd [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multadd_20  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd[20] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multadd [20])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multadd_21  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd[21] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multadd [21])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multadd_22  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd[22] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multadd [22])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multadd_23  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd[23] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multadd [23])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multadd_24  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd[24] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multadd [24])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multadd_25  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd[25] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multadd [25])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multadd_26  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd[26] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multadd [26])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multadd_27  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd[27] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multadd [27])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multadd_28  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd[28] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multadd [28])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multadd_29  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd[29] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multadd [29])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multadd_3  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd[3] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multadd [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multadd_30  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd[30] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multadd [30])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multadd_31  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd[31] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multadd [31])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multadd_32  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd[32] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multadd [32])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multadd_33  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd[33] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multadd [33])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multadd_34  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd[34] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multadd [34])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multadd_35  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd[35] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multadd [35])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multadd_36  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd[36] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multadd [36])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multadd_37  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd[37] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multadd [37])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multadd_4  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd[4] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multadd [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multadd_5  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd[5] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multadd [5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multadd_6  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd[6] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multadd [6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multadd_7  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd[7] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multadd [7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multadd_8  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd[8] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multadd [8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multadd_9  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd[9] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multadd [9])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multadd_regin  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin[0] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multadd_regin [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multadd_regin_1  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin[1] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multadd_regin [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multadd_regin_10  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin[10] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multadd_regin [10])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multadd_regin_11  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin[11] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multadd_regin [11])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multadd_regin_12  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin[12] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multadd_regin [12])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multadd_regin_13  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin[13] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multadd_regin [13])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multadd_regin_14  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin[14] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multadd_regin [14])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multadd_regin_15  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin[15] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multadd_regin [15])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multadd_regin_16  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin[16] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multadd_regin [16])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multadd_regin_17  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin[17] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multadd_regin [17])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multadd_regin_18  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin[18] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multadd_regin [18])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multadd_regin_19  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin[19] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multadd_regin [19])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multadd_regin_2  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin[2] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multadd_regin [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multadd_regin_20  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin[20] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multadd_regin [20])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multadd_regin_21  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin[21] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multadd_regin [21])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multadd_regin_22  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin[22] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multadd_regin [22])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multadd_regin_23  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin[23] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multadd_regin [23])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multadd_regin_24  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin[24] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multadd_regin [24])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multadd_regin_25  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin[25] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multadd_regin [25])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multadd_regin_26  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin[26] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multadd_regin [26])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multadd_regin_27  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin[27] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multadd_regin [27])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multadd_regin_28  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin[28] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multadd_regin [28])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multadd_regin_29  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin[29] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multadd_regin [29])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multadd_regin_3  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin[3] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multadd_regin [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multadd_regin_30  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin[30] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multadd_regin [30])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multadd_regin_31  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin[31] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multadd_regin [31])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multadd_regin_32  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin[32] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multadd_regin [32])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multadd_regin_33  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin[33] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multadd_regin [33])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multadd_regin_34  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin[34] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multadd_regin [34])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multadd_regin_35  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin[35] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multadd_regin [35])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multadd_regin_36  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin[36] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multadd_regin [36])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multadd_regin_37  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin[37] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multadd_regin [37])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multadd_regin_4  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin[4] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multadd_regin [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multadd_regin_5  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin[5] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multadd_regin [5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multadd_regin_6  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin[6] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multadd_regin [6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multadd_regin_7  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin[7] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multadd_regin [7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multadd_regin_8  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin[8] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multadd_regin [8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multadd_regin_9  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin[9] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multadd_regin [9])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multadd_regin_regout  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin_regout[0] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multadd_regin_regout [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multadd_regin_regout_1  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin_regout[1] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multadd_regin_regout [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multadd_regin_regout_10  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin_regout[10] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multadd_regin_regout [10])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multadd_regin_regout_11  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin_regout[11] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multadd_regin_regout [11])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multadd_regin_regout_12  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin_regout[12] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multadd_regin_regout [12])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multadd_regin_regout_13  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin_regout[13] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multadd_regin_regout [13])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multadd_regin_regout_14  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin_regout[14] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multadd_regin_regout [14])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multadd_regin_regout_15  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin_regout[15] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multadd_regin_regout [15])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multadd_regin_regout_16  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin_regout[16] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multadd_regin_regout [16])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multadd_regin_regout_17  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin_regout[17] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multadd_regin_regout [17])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multadd_regin_regout_18  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin_regout[18] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multadd_regin_regout [18])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multadd_regin_regout_19  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin_regout[19] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multadd_regin_regout [19])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multadd_regin_regout_2  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin_regout[2] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multadd_regin_regout [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multadd_regin_regout_20  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin_regout[20] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multadd_regin_regout [20])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multadd_regin_regout_21  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin_regout[21] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multadd_regin_regout [21])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multadd_regin_regout_22  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin_regout[22] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multadd_regin_regout [22])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multadd_regin_regout_23  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin_regout[23] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multadd_regin_regout [23])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multadd_regin_regout_24  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin_regout[24] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multadd_regin_regout [24])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multadd_regin_regout_25  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin_regout[25] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multadd_regin_regout [25])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multadd_regin_regout_26  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin_regout[26] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multadd_regin_regout [26])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multadd_regin_regout_27  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin_regout[27] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multadd_regin_regout [27])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multadd_regin_regout_28  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin_regout[28] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multadd_regin_regout [28])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multadd_regin_regout_29  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin_regout[29] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multadd_regin_regout [29])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multadd_regin_regout_3  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin_regout[3] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multadd_regin_regout [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multadd_regin_regout_30  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin_regout[30] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multadd_regin_regout [30])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multadd_regin_regout_31  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin_regout[31] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multadd_regin_regout [31])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multadd_regin_regout_32  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin_regout[32] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multadd_regin_regout [32])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multadd_regin_regout_33  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin_regout[33] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multadd_regin_regout [33])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multadd_regin_regout_34  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin_regout[34] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multadd_regin_regout [34])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multadd_regin_regout_35  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin_regout[35] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multadd_regin_regout [35])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multadd_regin_regout_36  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin_regout[36] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multadd_regin_regout [36])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multadd_regin_regout_37  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin_regout[37] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multadd_regin_regout [37])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multadd_regin_regout_4  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin_regout[4] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multadd_regin_regout [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multadd_regin_regout_5  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin_regout[5] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multadd_regin_regout [5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multadd_regin_regout_6  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin_regout[6] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multadd_regin_regout [6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multadd_regin_regout_7  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin_regout[7] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multadd_regin_regout [7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multadd_regin_regout_8  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin_regout[8] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multadd_regin_regout [8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multadd_regin_regout_9  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin_regout[9] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multadd_regin_regout [9])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multadd_regout  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regout[0] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multadd_regout [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multadd_regout_1  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regout[1] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multadd_regout [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multadd_regout_10  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regout[10] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multadd_regout [10])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multadd_regout_11  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regout[11] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multadd_regout [11])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multadd_regout_12  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regout[12] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multadd_regout [12])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multadd_regout_13  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regout[13] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multadd_regout [13])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multadd_regout_14  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regout[14] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multadd_regout [14])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multadd_regout_15  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regout[15] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multadd_regout [15])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multadd_regout_16  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regout[16] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multadd_regout [16])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multadd_regout_17  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regout[17] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multadd_regout [17])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multadd_regout_18  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regout[18] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multadd_regout [18])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multadd_regout_19  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regout[19] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multadd_regout [19])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multadd_regout_2  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regout[2] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multadd_regout [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multadd_regout_20  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regout[20] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multadd_regout [20])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multadd_regout_21  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regout[21] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multadd_regout [21])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multadd_regout_22  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regout[22] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multadd_regout [22])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multadd_regout_23  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regout[23] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multadd_regout [23])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multadd_regout_24  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regout[24] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multadd_regout [24])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multadd_regout_25  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regout[25] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multadd_regout [25])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multadd_regout_26  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regout[26] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multadd_regout [26])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multadd_regout_27  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regout[27] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multadd_regout [27])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multadd_regout_28  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regout[28] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multadd_regout [28])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multadd_regout_29  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regout[29] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multadd_regout [29])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multadd_regout_3  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regout[3] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multadd_regout [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multadd_regout_30  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regout[30] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multadd_regout [30])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multadd_regout_31  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regout[31] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multadd_regout [31])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multadd_regout_32  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regout[32] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multadd_regout [32])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multadd_regout_33  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regout[33] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multadd_regout [33])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multadd_regout_34  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regout[34] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multadd_regout [34])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multadd_regout_35  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regout[35] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multadd_regout [35])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multadd_regout_36  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regout[36] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multadd_regout [36])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multadd_regout_37  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regout[37] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multadd_regout [37])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multadd_regout_4  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regout[4] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multadd_regout [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multadd_regout_5  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regout[5] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multadd_regout [5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multadd_regout_6  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regout[6] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multadd_regout [6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multadd_regout_7  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regout[7] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multadd_regout [7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multadd_regout_8  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regout[8] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multadd_regout [8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$GJC4.z_multadd_regout_9  (
    .I(\$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regout[9] ),
    .O(\$auto$rs_design_edit.cc:1111:execute$1195.z_multadd_regout [9])
  );
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1193  = \$auto$rs_design_edit.cc:830:execute$1193 ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1192  = \$auto$rs_design_edit.cc:830:execute$1192 ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1191  = \$auto$rs_design_edit.cc:830:execute$1191 ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1190  = \$auto$rs_design_edit.cc:830:execute$1190 ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1189  = \$auto$rs_design_edit.cc:830:execute$1189 ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1188  = \$auto$rs_design_edit.cc:830:execute$1188 ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1187  = \$auto$rs_design_edit.cc:830:execute$1187 ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1186  = \$auto$rs_design_edit.cc:830:execute$1186 ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1185  = \$auto$rs_design_edit.cc:830:execute$1185 ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1184  = \$auto$rs_design_edit.cc:830:execute$1184 ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1183  = \$auto$rs_design_edit.cc:830:execute$1183 ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1182  = \$auto$rs_design_edit.cc:830:execute$1182 ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1181  = \$auto$rs_design_edit.cc:830:execute$1181 ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1180  = \$auto$rs_design_edit.cc:830:execute$1180 ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1179  = \$auto$rs_design_edit.cc:830:execute$1179 ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1178  = \$auto$rs_design_edit.cc:830:execute$1178 ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1177  = \$auto$rs_design_edit.cc:830:execute$1177 ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1176  = \$auto$rs_design_edit.cc:830:execute$1176 ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1175  = \$auto$rs_design_edit.cc:830:execute$1175 ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1174  = \$auto$rs_design_edit.cc:830:execute$1174 ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1173  = \$auto$rs_design_edit.cc:830:execute$1173 ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1172  = \$auto$rs_design_edit.cc:830:execute$1172 ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1171  = \$auto$rs_design_edit.cc:830:execute$1171 ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1170  = \$auto$rs_design_edit.cc:830:execute$1170 ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1169  = \$auto$rs_design_edit.cc:830:execute$1169 ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1168  = \$auto$rs_design_edit.cc:830:execute$1168 ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1167  = \$auto$rs_design_edit.cc:830:execute$1167 ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1166  = \$auto$rs_design_edit.cc:830:execute$1166 ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1165  = \$auto$rs_design_edit.cc:830:execute$1165 ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1164  = \$auto$rs_design_edit.cc:830:execute$1164 ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1163  = \$auto$rs_design_edit.cc:830:execute$1163 ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1162  = \$auto$rs_design_edit.cc:830:execute$1162 ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1161  = \$auto$rs_design_edit.cc:830:execute$1161 ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1160  = \$auto$rs_design_edit.cc:830:execute$1160 ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1159  = \$auto$rs_design_edit.cc:830:execute$1159 ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1158  = \$auto$rs_design_edit.cc:830:execute$1158 ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1157  = \$auto$rs_design_edit.cc:830:execute$1157 ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1156  = \$auto$rs_design_edit.cc:830:execute$1156 ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1155  = \$auto$rs_design_edit.cc:830:execute$1155 ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1154  = \$auto$rs_design_edit.cc:830:execute$1154 ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1153  = \$auto$rs_design_edit.cc:830:execute$1153 ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1152  = \$auto$rs_design_edit.cc:830:execute$1152 ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1151  = \$auto$rs_design_edit.cc:830:execute$1151 ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1150  = \$auto$rs_design_edit.cc:830:execute$1150 ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1149  = \$auto$rs_design_edit.cc:830:execute$1149 ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1148  = \$auto$rs_design_edit.cc:830:execute$1148 ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1147  = \$auto$rs_design_edit.cc:830:execute$1147 ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1146  = \$auto$rs_design_edit.cc:830:execute$1146 ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1145  = \$auto$rs_design_edit.cc:830:execute$1145 ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1144  = \$auto$rs_design_edit.cc:830:execute$1144 ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1143  = \$auto$rs_design_edit.cc:830:execute$1143 ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1142  = \$auto$rs_design_edit.cc:830:execute$1142 ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1141  = \$auto$rs_design_edit.cc:830:execute$1141 ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1140  = \$auto$rs_design_edit.cc:830:execute$1140 ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1139  = \$auto$rs_design_edit.cc:830:execute$1139 ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1138  = \$auto$rs_design_edit.cc:830:execute$1138 ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1137  = \$auto$rs_design_edit.cc:830:execute$1137 ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1136  = \$auto$rs_design_edit.cc:830:execute$1136 ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1135  = \$auto$rs_design_edit.cc:830:execute$1135 ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1134  = \$auto$rs_design_edit.cc:830:execute$1134 ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$rs_design_edit.cc:830:execute$1133  = \$auto$rs_design_edit.cc:830:execute$1133 ;
  assign \$iopadmap$a[8]  = \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$a[8] ;
  assign \$iopadmap$a[7]  = \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$a[7] ;
  assign \$iopadmap$a[6]  = \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$a[6] ;
  assign \$iopadmap$a[5]  = \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$a[5] ;
  assign \$iopadmap$a[4]  = \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$a[4] ;
  assign \$iopadmap$a[3]  = \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$a[3] ;
  assign \$iopadmap$a[2]  = \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$a[2] ;
  assign \$iopadmap$a[1]  = \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$a[1] ;
  assign \$iopadmap$a[0]  = \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$a[0] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult_regin_regout[17]  = \$iopadmap$dly_b_mult_regin_regout[17] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult_regin_regout[16]  = \$iopadmap$dly_b_mult_regin_regout[16] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult_regin_regout[15]  = \$iopadmap$dly_b_mult_regin_regout[15] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult_regin_regout[14]  = \$iopadmap$dly_b_mult_regin_regout[14] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult_regin_regout[13]  = \$iopadmap$dly_b_mult_regin_regout[13] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult_regin_regout[12]  = \$iopadmap$dly_b_mult_regin_regout[12] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult_regin_regout[11]  = \$iopadmap$dly_b_mult_regin_regout[11] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult_regin_regout[10]  = \$iopadmap$dly_b_mult_regin_regout[10] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult_regin_regout[9]  = \$iopadmap$dly_b_mult_regin_regout[9] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult_regin_regout[8]  = \$iopadmap$dly_b_mult_regin_regout[8] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult_regin_regout[7]  = \$iopadmap$dly_b_mult_regin_regout[7] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult_regin_regout[6]  = \$iopadmap$dly_b_mult_regin_regout[6] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult_regin_regout[5]  = \$iopadmap$dly_b_mult_regin_regout[5] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult_regin_regout[4]  = \$iopadmap$dly_b_mult_regin_regout[4] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult_regin_regout[3]  = \$iopadmap$dly_b_mult_regin_regout[3] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult_regin_regout[2]  = \$iopadmap$dly_b_mult_regin_regout[2] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult_regin_regout[1]  = \$iopadmap$dly_b_mult_regin_regout[1] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult_regin_regout[0]  = \$iopadmap$dly_b_mult_regin_regout[0] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult_regin[17]  = \$iopadmap$dly_b_mult_regin[17] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult_regin[16]  = \$iopadmap$dly_b_mult_regin[16] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult_regin[15]  = \$iopadmap$dly_b_mult_regin[15] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult_regin[14]  = \$iopadmap$dly_b_mult_regin[14] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult_regin[13]  = \$iopadmap$dly_b_mult_regin[13] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult_regin[12]  = \$iopadmap$dly_b_mult_regin[12] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult_regin[11]  = \$iopadmap$dly_b_mult_regin[11] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult_regin[10]  = \$iopadmap$dly_b_mult_regin[10] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult_regin[9]  = \$iopadmap$dly_b_mult_regin[9] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult_regin[8]  = \$iopadmap$dly_b_mult_regin[8] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult_regin[7]  = \$iopadmap$dly_b_mult_regin[7] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult_regin[6]  = \$iopadmap$dly_b_mult_regin[6] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult_regin[5]  = \$iopadmap$dly_b_mult_regin[5] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult_regin[4]  = \$iopadmap$dly_b_mult_regin[4] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult_regin[3]  = \$iopadmap$dly_b_mult_regin[3] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult_regin[2]  = \$iopadmap$dly_b_mult_regin[2] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult_regin[1]  = \$iopadmap$dly_b_mult_regin[1] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult_regin[0]  = \$iopadmap$dly_b_mult_regin[0] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc[37]  = \$iopadmap$z_multacc[37] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc[36]  = \$iopadmap$z_multacc[36] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc[35]  = \$iopadmap$z_multacc[35] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc[34]  = \$iopadmap$z_multacc[34] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc[33]  = \$iopadmap$z_multacc[33] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc[32]  = \$iopadmap$z_multacc[32] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc[31]  = \$iopadmap$z_multacc[31] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc[30]  = \$iopadmap$z_multacc[30] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc[29]  = \$iopadmap$z_multacc[29] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc[28]  = \$iopadmap$z_multacc[28] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc[27]  = \$iopadmap$z_multacc[27] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc[26]  = \$iopadmap$z_multacc[26] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc[25]  = \$iopadmap$z_multacc[25] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc[24]  = \$iopadmap$z_multacc[24] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc[23]  = \$iopadmap$z_multacc[23] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc[22]  = \$iopadmap$z_multacc[22] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc[21]  = \$iopadmap$z_multacc[21] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc[20]  = \$iopadmap$z_multacc[20] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc[19]  = \$iopadmap$z_multacc[19] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc[18]  = \$iopadmap$z_multacc[18] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc[17]  = \$iopadmap$z_multacc[17] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc[16]  = \$iopadmap$z_multacc[16] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc[15]  = \$iopadmap$z_multacc[15] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc[14]  = \$iopadmap$z_multacc[14] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc[13]  = \$iopadmap$z_multacc[13] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc[12]  = \$iopadmap$z_multacc[12] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc[11]  = \$iopadmap$z_multacc[11] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc[10]  = \$iopadmap$z_multacc[10] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc[9]  = \$iopadmap$z_multacc[9] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc[8]  = \$iopadmap$z_multacc[8] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc[7]  = \$iopadmap$z_multacc[7] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc[6]  = \$iopadmap$z_multacc[6] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc[5]  = \$iopadmap$z_multacc[5] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc[4]  = \$iopadmap$z_multacc[4] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc[3]  = \$iopadmap$z_multacc[3] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc[2]  = \$iopadmap$z_multacc[2] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc[1]  = \$iopadmap$z_multacc[1] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc[0]  = \$iopadmap$z_multacc[0] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin[37]  = \$iopadmap$z_mult_regin[37] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin[36]  = \$iopadmap$z_mult_regin[36] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin[35]  = \$iopadmap$z_mult_regin[35] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin[34]  = \$iopadmap$z_mult_regin[34] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin[33]  = \$iopadmap$z_mult_regin[33] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin[32]  = \$iopadmap$z_mult_regin[32] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin[31]  = \$iopadmap$z_mult_regin[31] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin[30]  = \$iopadmap$z_mult_regin[30] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin[29]  = \$iopadmap$z_mult_regin[29] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin[28]  = \$iopadmap$z_mult_regin[28] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin[27]  = \$iopadmap$z_mult_regin[27] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin[26]  = \$iopadmap$z_mult_regin[26] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin[25]  = \$iopadmap$z_mult_regin[25] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin[24]  = \$iopadmap$z_mult_regin[24] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin[23]  = \$iopadmap$z_mult_regin[23] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin[22]  = \$iopadmap$z_mult_regin[22] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin[21]  = \$iopadmap$z_mult_regin[21] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin[20]  = \$iopadmap$z_mult_regin[20] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin[19]  = \$iopadmap$z_mult_regin[19] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin[18]  = \$iopadmap$z_mult_regin[18] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin[17]  = \$iopadmap$z_mult_regin[17] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin[16]  = \$iopadmap$z_mult_regin[16] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin[15]  = \$iopadmap$z_mult_regin[15] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin[14]  = \$iopadmap$z_mult_regin[14] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin[13]  = \$iopadmap$z_mult_regin[13] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin[12]  = \$iopadmap$z_mult_regin[12] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin[11]  = \$iopadmap$z_mult_regin[11] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin[10]  = \$iopadmap$z_mult_regin[10] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin[9]  = \$iopadmap$z_mult_regin[9] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin[8]  = \$iopadmap$z_mult_regin[8] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin[7]  = \$iopadmap$z_mult_regin[7] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin[6]  = \$iopadmap$z_mult_regin[6] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin[5]  = \$iopadmap$z_mult_regin[5] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin[4]  = \$iopadmap$z_mult_regin[4] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin[3]  = \$iopadmap$z_mult_regin[3] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin[2]  = \$iopadmap$z_mult_regin[2] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin[1]  = \$iopadmap$z_mult_regin[1] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin[0]  = \$iopadmap$z_mult_regin[0] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc_regin[17]  = \$iopadmap$dly_b_multacc_regin[17] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc_regin[16]  = \$iopadmap$dly_b_multacc_regin[16] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc_regin[15]  = \$iopadmap$dly_b_multacc_regin[15] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc_regin[14]  = \$iopadmap$dly_b_multacc_regin[14] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc_regin[13]  = \$iopadmap$dly_b_multacc_regin[13] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc_regin[12]  = \$iopadmap$dly_b_multacc_regin[12] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc_regin[11]  = \$iopadmap$dly_b_multacc_regin[11] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc_regin[10]  = \$iopadmap$dly_b_multacc_regin[10] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc_regin[9]  = \$iopadmap$dly_b_multacc_regin[9] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc_regin[8]  = \$iopadmap$dly_b_multacc_regin[8] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc_regin[7]  = \$iopadmap$dly_b_multacc_regin[7] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc_regin[6]  = \$iopadmap$dly_b_multacc_regin[6] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc_regin[5]  = \$iopadmap$dly_b_multacc_regin[5] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc_regin[4]  = \$iopadmap$dly_b_multacc_regin[4] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc_regin[3]  = \$iopadmap$dly_b_multacc_regin[3] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc_regin[2]  = \$iopadmap$dly_b_multacc_regin[2] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc_regin[1]  = \$iopadmap$dly_b_multacc_regin[1] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc_regin[0]  = \$iopadmap$dly_b_multacc_regin[0] ;
  assign \$iopadmap$acc_fir[5]  = \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$acc_fir[5] ;
  assign \$iopadmap$acc_fir[4]  = \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$acc_fir[4] ;
  assign \$iopadmap$acc_fir[3]  = \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$acc_fir[3] ;
  assign \$iopadmap$acc_fir[2]  = \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$acc_fir[2] ;
  assign \$iopadmap$acc_fir[1]  = \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$acc_fir[1] ;
  assign \$iopadmap$acc_fir[0]  = \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$acc_fir[0] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc_regin_regout[17]  = \$iopadmap$dly_b_multacc_regin_regout[17] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc_regin_regout[16]  = \$iopadmap$dly_b_multacc_regin_regout[16] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc_regin_regout[15]  = \$iopadmap$dly_b_multacc_regin_regout[15] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc_regin_regout[14]  = \$iopadmap$dly_b_multacc_regin_regout[14] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc_regin_regout[13]  = \$iopadmap$dly_b_multacc_regin_regout[13] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc_regin_regout[12]  = \$iopadmap$dly_b_multacc_regin_regout[12] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc_regin_regout[11]  = \$iopadmap$dly_b_multacc_regin_regout[11] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc_regin_regout[10]  = \$iopadmap$dly_b_multacc_regin_regout[10] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc_regin_regout[9]  = \$iopadmap$dly_b_multacc_regin_regout[9] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc_regin_regout[8]  = \$iopadmap$dly_b_multacc_regin_regout[8] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc_regin_regout[7]  = \$iopadmap$dly_b_multacc_regin_regout[7] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc_regin_regout[6]  = \$iopadmap$dly_b_multacc_regin_regout[6] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc_regin_regout[5]  = \$iopadmap$dly_b_multacc_regin_regout[5] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc_regin_regout[4]  = \$iopadmap$dly_b_multacc_regin_regout[4] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc_regin_regout[3]  = \$iopadmap$dly_b_multacc_regin_regout[3] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc_regin_regout[2]  = \$iopadmap$dly_b_multacc_regin_regout[2] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc_regin_regout[1]  = \$iopadmap$dly_b_multacc_regin_regout[1] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc_regin_regout[0]  = \$iopadmap$dly_b_multacc_regin_regout[0] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regout[37]  = \$iopadmap$z_multadd_regout[37] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regout[36]  = \$iopadmap$z_multadd_regout[36] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regout[35]  = \$iopadmap$z_multadd_regout[35] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regout[34]  = \$iopadmap$z_multadd_regout[34] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regout[33]  = \$iopadmap$z_multadd_regout[33] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regout[32]  = \$iopadmap$z_multadd_regout[32] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regout[31]  = \$iopadmap$z_multadd_regout[31] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regout[30]  = \$iopadmap$z_multadd_regout[30] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regout[29]  = \$iopadmap$z_multadd_regout[29] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regout[28]  = \$iopadmap$z_multadd_regout[28] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regout[27]  = \$iopadmap$z_multadd_regout[27] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regout[26]  = \$iopadmap$z_multadd_regout[26] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regout[25]  = \$iopadmap$z_multadd_regout[25] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regout[24]  = \$iopadmap$z_multadd_regout[24] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regout[23]  = \$iopadmap$z_multadd_regout[23] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regout[22]  = \$iopadmap$z_multadd_regout[22] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regout[21]  = \$iopadmap$z_multadd_regout[21] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regout[20]  = \$iopadmap$z_multadd_regout[20] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regout[19]  = \$iopadmap$z_multadd_regout[19] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regout[18]  = \$iopadmap$z_multadd_regout[18] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regout[17]  = \$iopadmap$z_multadd_regout[17] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regout[16]  = \$iopadmap$z_multadd_regout[16] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regout[15]  = \$iopadmap$z_multadd_regout[15] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regout[14]  = \$iopadmap$z_multadd_regout[14] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regout[13]  = \$iopadmap$z_multadd_regout[13] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regout[12]  = \$iopadmap$z_multadd_regout[12] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regout[11]  = \$iopadmap$z_multadd_regout[11] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regout[10]  = \$iopadmap$z_multadd_regout[10] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regout[9]  = \$iopadmap$z_multadd_regout[9] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regout[8]  = \$iopadmap$z_multadd_regout[8] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regout[7]  = \$iopadmap$z_multadd_regout[7] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regout[6]  = \$iopadmap$z_multadd_regout[6] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regout[5]  = \$iopadmap$z_multadd_regout[5] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regout[4]  = \$iopadmap$z_multadd_regout[4] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regout[3]  = \$iopadmap$z_multadd_regout[3] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regout[2]  = \$iopadmap$z_multadd_regout[2] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regout[1]  = \$iopadmap$z_multadd_regout[1] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regout[0]  = \$iopadmap$z_multadd_regout[0] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult[17]  = \$iopadmap$dly_b_mult[17] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult[16]  = \$iopadmap$dly_b_mult[16] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult[15]  = \$iopadmap$dly_b_mult[15] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult[14]  = \$iopadmap$dly_b_mult[14] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult[13]  = \$iopadmap$dly_b_mult[13] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult[12]  = \$iopadmap$dly_b_mult[12] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult[11]  = \$iopadmap$dly_b_mult[11] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult[10]  = \$iopadmap$dly_b_mult[10] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult[9]  = \$iopadmap$dly_b_mult[9] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult[8]  = \$iopadmap$dly_b_mult[8] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult[7]  = \$iopadmap$dly_b_mult[7] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult[6]  = \$iopadmap$dly_b_mult[6] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult[5]  = \$iopadmap$dly_b_mult[5] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult[4]  = \$iopadmap$dly_b_mult[4] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult[3]  = \$iopadmap$dly_b_mult[3] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult[2]  = \$iopadmap$dly_b_mult[2] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult[1]  = \$iopadmap$dly_b_mult[1] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult[0]  = \$iopadmap$dly_b_mult[0] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin_regout[37]  = \$iopadmap$z_multacc_regin_regout[37] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin_regout[36]  = \$iopadmap$z_multacc_regin_regout[36] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin_regout[35]  = \$iopadmap$z_multacc_regin_regout[35] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin_regout[34]  = \$iopadmap$z_multacc_regin_regout[34] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin_regout[33]  = \$iopadmap$z_multacc_regin_regout[33] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin_regout[32]  = \$iopadmap$z_multacc_regin_regout[32] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin_regout[31]  = \$iopadmap$z_multacc_regin_regout[31] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin_regout[30]  = \$iopadmap$z_multacc_regin_regout[30] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin_regout[29]  = \$iopadmap$z_multacc_regin_regout[29] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin_regout[28]  = \$iopadmap$z_multacc_regin_regout[28] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin_regout[27]  = \$iopadmap$z_multacc_regin_regout[27] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin_regout[26]  = \$iopadmap$z_multacc_regin_regout[26] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin_regout[25]  = \$iopadmap$z_multacc_regin_regout[25] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin_regout[24]  = \$iopadmap$z_multacc_regin_regout[24] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin_regout[23]  = \$iopadmap$z_multacc_regin_regout[23] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin_regout[22]  = \$iopadmap$z_multacc_regin_regout[22] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin_regout[21]  = \$iopadmap$z_multacc_regin_regout[21] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin_regout[20]  = \$iopadmap$z_multacc_regin_regout[20] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin_regout[19]  = \$iopadmap$z_multacc_regin_regout[19] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin_regout[18]  = \$iopadmap$z_multacc_regin_regout[18] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin_regout[17]  = \$iopadmap$z_multacc_regin_regout[17] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin_regout[16]  = \$iopadmap$z_multacc_regin_regout[16] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin_regout[15]  = \$iopadmap$z_multacc_regin_regout[15] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin_regout[14]  = \$iopadmap$z_multacc_regin_regout[14] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin_regout[13]  = \$iopadmap$z_multacc_regin_regout[13] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin_regout[12]  = \$iopadmap$z_multacc_regin_regout[12] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin_regout[11]  = \$iopadmap$z_multacc_regin_regout[11] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin_regout[10]  = \$iopadmap$z_multacc_regin_regout[10] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin_regout[9]  = \$iopadmap$z_multacc_regin_regout[9] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin_regout[8]  = \$iopadmap$z_multacc_regin_regout[8] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin_regout[7]  = \$iopadmap$z_multacc_regin_regout[7] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin_regout[6]  = \$iopadmap$z_multacc_regin_regout[6] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin_regout[5]  = \$iopadmap$z_multacc_regin_regout[5] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin_regout[4]  = \$iopadmap$z_multacc_regin_regout[4] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin_regout[3]  = \$iopadmap$z_multacc_regin_regout[3] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin_regout[2]  = \$iopadmap$z_multacc_regin_regout[2] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin_regout[1]  = \$iopadmap$z_multacc_regin_regout[1] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin_regout[0]  = \$iopadmap$z_multacc_regin_regout[0] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd_regin[17]  = \$iopadmap$dly_b_multadd_regin[17] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd_regin[16]  = \$iopadmap$dly_b_multadd_regin[16] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd_regin[15]  = \$iopadmap$dly_b_multadd_regin[15] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd_regin[14]  = \$iopadmap$dly_b_multadd_regin[14] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd_regin[13]  = \$iopadmap$dly_b_multadd_regin[13] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd_regin[12]  = \$iopadmap$dly_b_multadd_regin[12] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd_regin[11]  = \$iopadmap$dly_b_multadd_regin[11] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd_regin[10]  = \$iopadmap$dly_b_multadd_regin[10] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd_regin[9]  = \$iopadmap$dly_b_multadd_regin[9] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd_regin[8]  = \$iopadmap$dly_b_multadd_regin[8] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd_regin[7]  = \$iopadmap$dly_b_multadd_regin[7] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd_regin[6]  = \$iopadmap$dly_b_multadd_regin[6] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd_regin[5]  = \$iopadmap$dly_b_multadd_regin[5] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd_regin[4]  = \$iopadmap$dly_b_multadd_regin[4] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd_regin[3]  = \$iopadmap$dly_b_multadd_regin[3] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd_regin[2]  = \$iopadmap$dly_b_multadd_regin[2] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd_regin[1]  = \$iopadmap$dly_b_multadd_regin[1] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd_regin[0]  = \$iopadmap$dly_b_multadd_regin[0] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd[17]  = \$iopadmap$dly_b_multadd[17] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd[16]  = \$iopadmap$dly_b_multadd[16] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd[15]  = \$iopadmap$dly_b_multadd[15] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd[14]  = \$iopadmap$dly_b_multadd[14] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd[13]  = \$iopadmap$dly_b_multadd[13] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd[12]  = \$iopadmap$dly_b_multadd[12] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd[11]  = \$iopadmap$dly_b_multadd[11] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd[10]  = \$iopadmap$dly_b_multadd[10] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd[9]  = \$iopadmap$dly_b_multadd[9] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd[8]  = \$iopadmap$dly_b_multadd[8] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd[7]  = \$iopadmap$dly_b_multadd[7] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd[6]  = \$iopadmap$dly_b_multadd[6] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd[5]  = \$iopadmap$dly_b_multadd[5] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd[4]  = \$iopadmap$dly_b_multadd[4] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd[3]  = \$iopadmap$dly_b_multadd[3] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd[2]  = \$iopadmap$dly_b_multadd[2] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd[1]  = \$iopadmap$dly_b_multadd[1] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd[0]  = \$iopadmap$dly_b_multadd[0] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd_regin_regout[17]  = \$iopadmap$dly_b_multadd_regin_regout[17] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd_regin_regout[16]  = \$iopadmap$dly_b_multadd_regin_regout[16] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd_regin_regout[15]  = \$iopadmap$dly_b_multadd_regin_regout[15] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd_regin_regout[14]  = \$iopadmap$dly_b_multadd_regin_regout[14] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd_regin_regout[13]  = \$iopadmap$dly_b_multadd_regin_regout[13] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd_regin_regout[12]  = \$iopadmap$dly_b_multadd_regin_regout[12] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd_regin_regout[11]  = \$iopadmap$dly_b_multadd_regin_regout[11] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd_regin_regout[10]  = \$iopadmap$dly_b_multadd_regin_regout[10] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd_regin_regout[9]  = \$iopadmap$dly_b_multadd_regin_regout[9] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd_regin_regout[8]  = \$iopadmap$dly_b_multadd_regin_regout[8] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd_regin_regout[7]  = \$iopadmap$dly_b_multadd_regin_regout[7] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd_regin_regout[6]  = \$iopadmap$dly_b_multadd_regin_regout[6] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd_regin_regout[5]  = \$iopadmap$dly_b_multadd_regin_regout[5] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd_regin_regout[4]  = \$iopadmap$dly_b_multadd_regin_regout[4] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd_regin_regout[3]  = \$iopadmap$dly_b_multadd_regin_regout[3] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd_regin_regout[2]  = \$iopadmap$dly_b_multadd_regin_regout[2] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd_regin_regout[1]  = \$iopadmap$dly_b_multadd_regin_regout[1] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd_regin_regout[0]  = \$iopadmap$dly_b_multadd_regin_regout[0] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd_regout[17]  = \$iopadmap$dly_b_multadd_regout[17] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd_regout[16]  = \$iopadmap$dly_b_multadd_regout[16] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd_regout[15]  = \$iopadmap$dly_b_multadd_regout[15] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd_regout[14]  = \$iopadmap$dly_b_multadd_regout[14] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd_regout[13]  = \$iopadmap$dly_b_multadd_regout[13] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd_regout[12]  = \$iopadmap$dly_b_multadd_regout[12] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd_regout[11]  = \$iopadmap$dly_b_multadd_regout[11] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd_regout[10]  = \$iopadmap$dly_b_multadd_regout[10] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd_regout[9]  = \$iopadmap$dly_b_multadd_regout[9] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd_regout[8]  = \$iopadmap$dly_b_multadd_regout[8] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd_regout[7]  = \$iopadmap$dly_b_multadd_regout[7] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd_regout[6]  = \$iopadmap$dly_b_multadd_regout[6] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd_regout[5]  = \$iopadmap$dly_b_multadd_regout[5] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd_regout[4]  = \$iopadmap$dly_b_multadd_regout[4] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd_regout[3]  = \$iopadmap$dly_b_multadd_regout[3] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd_regout[2]  = \$iopadmap$dly_b_multadd_regout[2] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd_regout[1]  = \$iopadmap$dly_b_multadd_regout[1] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multadd_regout[0]  = \$iopadmap$dly_b_multadd_regout[0] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin[37]  = \$iopadmap$z_multacc_regin[37] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin[36]  = \$iopadmap$z_multacc_regin[36] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin[35]  = \$iopadmap$z_multacc_regin[35] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin[34]  = \$iopadmap$z_multacc_regin[34] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin[33]  = \$iopadmap$z_multacc_regin[33] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin[32]  = \$iopadmap$z_multacc_regin[32] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin[31]  = \$iopadmap$z_multacc_regin[31] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin[30]  = \$iopadmap$z_multacc_regin[30] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin[29]  = \$iopadmap$z_multacc_regin[29] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin[28]  = \$iopadmap$z_multacc_regin[28] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin[27]  = \$iopadmap$z_multacc_regin[27] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin[26]  = \$iopadmap$z_multacc_regin[26] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin[25]  = \$iopadmap$z_multacc_regin[25] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin[24]  = \$iopadmap$z_multacc_regin[24] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin[23]  = \$iopadmap$z_multacc_regin[23] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin[22]  = \$iopadmap$z_multacc_regin[22] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin[21]  = \$iopadmap$z_multacc_regin[21] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin[20]  = \$iopadmap$z_multacc_regin[20] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin[19]  = \$iopadmap$z_multacc_regin[19] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin[18]  = \$iopadmap$z_multacc_regin[18] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin[17]  = \$iopadmap$z_multacc_regin[17] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin[16]  = \$iopadmap$z_multacc_regin[16] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin[15]  = \$iopadmap$z_multacc_regin[15] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin[14]  = \$iopadmap$z_multacc_regin[14] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin[13]  = \$iopadmap$z_multacc_regin[13] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin[12]  = \$iopadmap$z_multacc_regin[12] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin[11]  = \$iopadmap$z_multacc_regin[11] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin[10]  = \$iopadmap$z_multacc_regin[10] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin[9]  = \$iopadmap$z_multacc_regin[9] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin[8]  = \$iopadmap$z_multacc_regin[8] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin[7]  = \$iopadmap$z_multacc_regin[7] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin[6]  = \$iopadmap$z_multacc_regin[6] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin[5]  = \$iopadmap$z_multacc_regin[5] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin[4]  = \$iopadmap$z_multacc_regin[4] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin[3]  = \$iopadmap$z_multacc_regin[3] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin[2]  = \$iopadmap$z_multacc_regin[2] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin[1]  = \$iopadmap$z_multacc_regin[1] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regin[0]  = \$iopadmap$z_multacc_regin[0] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin_regout[37]  = \$iopadmap$z_mult_regin_regout[37] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin_regout[36]  = \$iopadmap$z_mult_regin_regout[36] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin_regout[35]  = \$iopadmap$z_mult_regin_regout[35] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin_regout[34]  = \$iopadmap$z_mult_regin_regout[34] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin_regout[33]  = \$iopadmap$z_mult_regin_regout[33] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin_regout[32]  = \$iopadmap$z_mult_regin_regout[32] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin_regout[31]  = \$iopadmap$z_mult_regin_regout[31] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin_regout[30]  = \$iopadmap$z_mult_regin_regout[30] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin_regout[29]  = \$iopadmap$z_mult_regin_regout[29] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin_regout[28]  = \$iopadmap$z_mult_regin_regout[28] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin_regout[27]  = \$iopadmap$z_mult_regin_regout[27] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin_regout[26]  = \$iopadmap$z_mult_regin_regout[26] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin_regout[25]  = \$iopadmap$z_mult_regin_regout[25] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin_regout[24]  = \$iopadmap$z_mult_regin_regout[24] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin_regout[23]  = \$iopadmap$z_mult_regin_regout[23] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin_regout[22]  = \$iopadmap$z_mult_regin_regout[22] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin_regout[21]  = \$iopadmap$z_mult_regin_regout[21] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin_regout[20]  = \$iopadmap$z_mult_regin_regout[20] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin_regout[19]  = \$iopadmap$z_mult_regin_regout[19] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin_regout[18]  = \$iopadmap$z_mult_regin_regout[18] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin_regout[17]  = \$iopadmap$z_mult_regin_regout[17] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin_regout[16]  = \$iopadmap$z_mult_regin_regout[16] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin_regout[15]  = \$iopadmap$z_mult_regin_regout[15] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin_regout[14]  = \$iopadmap$z_mult_regin_regout[14] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin_regout[13]  = \$iopadmap$z_mult_regin_regout[13] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin_regout[12]  = \$iopadmap$z_mult_regin_regout[12] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin_regout[11]  = \$iopadmap$z_mult_regin_regout[11] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin_regout[10]  = \$iopadmap$z_mult_regin_regout[10] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin_regout[9]  = \$iopadmap$z_mult_regin_regout[9] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin_regout[8]  = \$iopadmap$z_mult_regin_regout[8] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin_regout[7]  = \$iopadmap$z_mult_regin_regout[7] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin_regout[6]  = \$iopadmap$z_mult_regin_regout[6] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin_regout[5]  = \$iopadmap$z_mult_regin_regout[5] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin_regout[4]  = \$iopadmap$z_mult_regin_regout[4] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin_regout[3]  = \$iopadmap$z_mult_regin_regout[3] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin_regout[2]  = \$iopadmap$z_mult_regin_regout[2] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin_regout[1]  = \$iopadmap$z_mult_regin_regout[1] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regin_regout[0]  = \$iopadmap$z_mult_regin_regout[0] ;
  assign \$iopadmap$feedback[2]  = \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$feedback[2] ;
  assign \$iopadmap$feedback[1]  = \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$feedback[1] ;
  assign \$iopadmap$feedback[0]  = \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$feedback[0] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc_regout[17]  = \$iopadmap$dly_b_multacc_regout[17] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc_regout[16]  = \$iopadmap$dly_b_multacc_regout[16] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc_regout[15]  = \$iopadmap$dly_b_multacc_regout[15] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc_regout[14]  = \$iopadmap$dly_b_multacc_regout[14] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc_regout[13]  = \$iopadmap$dly_b_multacc_regout[13] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc_regout[12]  = \$iopadmap$dly_b_multacc_regout[12] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc_regout[11]  = \$iopadmap$dly_b_multacc_regout[11] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc_regout[10]  = \$iopadmap$dly_b_multacc_regout[10] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc_regout[9]  = \$iopadmap$dly_b_multacc_regout[9] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc_regout[8]  = \$iopadmap$dly_b_multacc_regout[8] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc_regout[7]  = \$iopadmap$dly_b_multacc_regout[7] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc_regout[6]  = \$iopadmap$dly_b_multacc_regout[6] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc_regout[5]  = \$iopadmap$dly_b_multacc_regout[5] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc_regout[4]  = \$iopadmap$dly_b_multacc_regout[4] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc_regout[3]  = \$iopadmap$dly_b_multacc_regout[3] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc_regout[2]  = \$iopadmap$dly_b_multacc_regout[2] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc_regout[1]  = \$iopadmap$dly_b_multacc_regout[1] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc_regout[0]  = \$iopadmap$dly_b_multacc_regout[0] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd[37]  = \$iopadmap$z_multadd[37] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd[36]  = \$iopadmap$z_multadd[36] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd[35]  = \$iopadmap$z_multadd[35] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd[34]  = \$iopadmap$z_multadd[34] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd[33]  = \$iopadmap$z_multadd[33] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd[32]  = \$iopadmap$z_multadd[32] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd[31]  = \$iopadmap$z_multadd[31] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd[30]  = \$iopadmap$z_multadd[30] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd[29]  = \$iopadmap$z_multadd[29] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd[28]  = \$iopadmap$z_multadd[28] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd[27]  = \$iopadmap$z_multadd[27] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd[26]  = \$iopadmap$z_multadd[26] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd[25]  = \$iopadmap$z_multadd[25] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd[24]  = \$iopadmap$z_multadd[24] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd[23]  = \$iopadmap$z_multadd[23] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd[22]  = \$iopadmap$z_multadd[22] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd[21]  = \$iopadmap$z_multadd[21] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd[20]  = \$iopadmap$z_multadd[20] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd[19]  = \$iopadmap$z_multadd[19] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd[18]  = \$iopadmap$z_multadd[18] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd[17]  = \$iopadmap$z_multadd[17] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd[16]  = \$iopadmap$z_multadd[16] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd[15]  = \$iopadmap$z_multadd[15] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd[14]  = \$iopadmap$z_multadd[14] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd[13]  = \$iopadmap$z_multadd[13] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd[12]  = \$iopadmap$z_multadd[12] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd[11]  = \$iopadmap$z_multadd[11] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd[10]  = \$iopadmap$z_multadd[10] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd[9]  = \$iopadmap$z_multadd[9] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd[8]  = \$iopadmap$z_multadd[8] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd[7]  = \$iopadmap$z_multadd[7] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd[6]  = \$iopadmap$z_multadd[6] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd[5]  = \$iopadmap$z_multadd[5] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd[4]  = \$iopadmap$z_multadd[4] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd[3]  = \$iopadmap$z_multadd[3] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd[2]  = \$iopadmap$z_multadd[2] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd[1]  = \$iopadmap$z_multadd[1] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd[0]  = \$iopadmap$z_multadd[0] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regout[37]  = \$iopadmap$z_mult_regout[37] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regout[36]  = \$iopadmap$z_mult_regout[36] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regout[35]  = \$iopadmap$z_mult_regout[35] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regout[34]  = \$iopadmap$z_mult_regout[34] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regout[33]  = \$iopadmap$z_mult_regout[33] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regout[32]  = \$iopadmap$z_mult_regout[32] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regout[31]  = \$iopadmap$z_mult_regout[31] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regout[30]  = \$iopadmap$z_mult_regout[30] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regout[29]  = \$iopadmap$z_mult_regout[29] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regout[28]  = \$iopadmap$z_mult_regout[28] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regout[27]  = \$iopadmap$z_mult_regout[27] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regout[26]  = \$iopadmap$z_mult_regout[26] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regout[25]  = \$iopadmap$z_mult_regout[25] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regout[24]  = \$iopadmap$z_mult_regout[24] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regout[23]  = \$iopadmap$z_mult_regout[23] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regout[22]  = \$iopadmap$z_mult_regout[22] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regout[21]  = \$iopadmap$z_mult_regout[21] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regout[20]  = \$iopadmap$z_mult_regout[20] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regout[19]  = \$iopadmap$z_mult_regout[19] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regout[18]  = \$iopadmap$z_mult_regout[18] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regout[17]  = \$iopadmap$z_mult_regout[17] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regout[16]  = \$iopadmap$z_mult_regout[16] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regout[15]  = \$iopadmap$z_mult_regout[15] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regout[14]  = \$iopadmap$z_mult_regout[14] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regout[13]  = \$iopadmap$z_mult_regout[13] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regout[12]  = \$iopadmap$z_mult_regout[12] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regout[11]  = \$iopadmap$z_mult_regout[11] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regout[10]  = \$iopadmap$z_mult_regout[10] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regout[9]  = \$iopadmap$z_mult_regout[9] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regout[8]  = \$iopadmap$z_mult_regout[8] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regout[7]  = \$iopadmap$z_mult_regout[7] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regout[6]  = \$iopadmap$z_mult_regout[6] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regout[5]  = \$iopadmap$z_mult_regout[5] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regout[4]  = \$iopadmap$z_mult_regout[4] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regout[3]  = \$iopadmap$z_mult_regout[3] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regout[2]  = \$iopadmap$z_mult_regout[2] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regout[1]  = \$iopadmap$z_mult_regout[1] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult_regout[0]  = \$iopadmap$z_mult_regout[0] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc[17]  = \$iopadmap$dly_b_multacc[17] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc[16]  = \$iopadmap$dly_b_multacc[16] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc[15]  = \$iopadmap$dly_b_multacc[15] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc[14]  = \$iopadmap$dly_b_multacc[14] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc[13]  = \$iopadmap$dly_b_multacc[13] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc[12]  = \$iopadmap$dly_b_multacc[12] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc[11]  = \$iopadmap$dly_b_multacc[11] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc[10]  = \$iopadmap$dly_b_multacc[10] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc[9]  = \$iopadmap$dly_b_multacc[9] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc[8]  = \$iopadmap$dly_b_multacc[8] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc[7]  = \$iopadmap$dly_b_multacc[7] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc[6]  = \$iopadmap$dly_b_multacc[6] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc[5]  = \$iopadmap$dly_b_multacc[5] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc[4]  = \$iopadmap$dly_b_multacc[4] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc[3]  = \$iopadmap$dly_b_multacc[3] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc[2]  = \$iopadmap$dly_b_multacc[2] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc[1]  = \$iopadmap$dly_b_multacc[1] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_multacc[0]  = \$iopadmap$dly_b_multacc[0] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regout[37]  = \$iopadmap$z_multacc_regout[37] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regout[36]  = \$iopadmap$z_multacc_regout[36] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regout[35]  = \$iopadmap$z_multacc_regout[35] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regout[34]  = \$iopadmap$z_multacc_regout[34] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regout[33]  = \$iopadmap$z_multacc_regout[33] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regout[32]  = \$iopadmap$z_multacc_regout[32] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regout[31]  = \$iopadmap$z_multacc_regout[31] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regout[30]  = \$iopadmap$z_multacc_regout[30] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regout[29]  = \$iopadmap$z_multacc_regout[29] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regout[28]  = \$iopadmap$z_multacc_regout[28] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regout[27]  = \$iopadmap$z_multacc_regout[27] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regout[26]  = \$iopadmap$z_multacc_regout[26] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regout[25]  = \$iopadmap$z_multacc_regout[25] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regout[24]  = \$iopadmap$z_multacc_regout[24] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regout[23]  = \$iopadmap$z_multacc_regout[23] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regout[22]  = \$iopadmap$z_multacc_regout[22] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regout[21]  = \$iopadmap$z_multacc_regout[21] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regout[20]  = \$iopadmap$z_multacc_regout[20] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regout[19]  = \$iopadmap$z_multacc_regout[19] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regout[18]  = \$iopadmap$z_multacc_regout[18] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regout[17]  = \$iopadmap$z_multacc_regout[17] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regout[16]  = \$iopadmap$z_multacc_regout[16] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regout[15]  = \$iopadmap$z_multacc_regout[15] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regout[14]  = \$iopadmap$z_multacc_regout[14] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regout[13]  = \$iopadmap$z_multacc_regout[13] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regout[12]  = \$iopadmap$z_multacc_regout[12] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regout[11]  = \$iopadmap$z_multacc_regout[11] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regout[10]  = \$iopadmap$z_multacc_regout[10] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regout[9]  = \$iopadmap$z_multacc_regout[9] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regout[8]  = \$iopadmap$z_multacc_regout[8] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regout[7]  = \$iopadmap$z_multacc_regout[7] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regout[6]  = \$iopadmap$z_multacc_regout[6] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regout[5]  = \$iopadmap$z_multacc_regout[5] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regout[4]  = \$iopadmap$z_multacc_regout[4] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regout[3]  = \$iopadmap$z_multacc_regout[3] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regout[2]  = \$iopadmap$z_multacc_regout[2] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regout[1]  = \$iopadmap$z_multacc_regout[1] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multacc_regout[0]  = \$iopadmap$z_multacc_regout[0] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult[37]  = \$iopadmap$z_mult[37] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult[36]  = \$iopadmap$z_mult[36] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult[35]  = \$iopadmap$z_mult[35] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult[34]  = \$iopadmap$z_mult[34] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult[33]  = \$iopadmap$z_mult[33] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult[32]  = \$iopadmap$z_mult[32] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult[31]  = \$iopadmap$z_mult[31] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult[30]  = \$iopadmap$z_mult[30] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult[29]  = \$iopadmap$z_mult[29] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult[28]  = \$iopadmap$z_mult[28] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult[27]  = \$iopadmap$z_mult[27] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult[26]  = \$iopadmap$z_mult[26] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult[25]  = \$iopadmap$z_mult[25] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult[24]  = \$iopadmap$z_mult[24] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult[23]  = \$iopadmap$z_mult[23] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult[22]  = \$iopadmap$z_mult[22] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult[21]  = \$iopadmap$z_mult[21] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult[20]  = \$iopadmap$z_mult[20] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult[19]  = \$iopadmap$z_mult[19] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult[18]  = \$iopadmap$z_mult[18] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult[17]  = \$iopadmap$z_mult[17] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult[16]  = \$iopadmap$z_mult[16] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult[15]  = \$iopadmap$z_mult[15] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult[14]  = \$iopadmap$z_mult[14] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult[13]  = \$iopadmap$z_mult[13] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult[12]  = \$iopadmap$z_mult[12] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult[11]  = \$iopadmap$z_mult[11] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult[10]  = \$iopadmap$z_mult[10] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult[9]  = \$iopadmap$z_mult[9] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult[8]  = \$iopadmap$z_mult[8] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult[7]  = \$iopadmap$z_mult[7] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult[6]  = \$iopadmap$z_mult[6] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult[5]  = \$iopadmap$z_mult[5] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult[4]  = \$iopadmap$z_mult[4] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult[3]  = \$iopadmap$z_mult[3] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult[2]  = \$iopadmap$z_mult[2] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult[1]  = \$iopadmap$z_mult[1] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_mult[0]  = \$iopadmap$z_mult[0] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin_regout[37]  = \$iopadmap$z_multadd_regin_regout[37] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin_regout[36]  = \$iopadmap$z_multadd_regin_regout[36] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin_regout[35]  = \$iopadmap$z_multadd_regin_regout[35] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin_regout[34]  = \$iopadmap$z_multadd_regin_regout[34] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin_regout[33]  = \$iopadmap$z_multadd_regin_regout[33] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin_regout[32]  = \$iopadmap$z_multadd_regin_regout[32] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin_regout[31]  = \$iopadmap$z_multadd_regin_regout[31] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin_regout[30]  = \$iopadmap$z_multadd_regin_regout[30] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin_regout[29]  = \$iopadmap$z_multadd_regin_regout[29] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin_regout[28]  = \$iopadmap$z_multadd_regin_regout[28] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin_regout[27]  = \$iopadmap$z_multadd_regin_regout[27] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin_regout[26]  = \$iopadmap$z_multadd_regin_regout[26] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin_regout[25]  = \$iopadmap$z_multadd_regin_regout[25] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin_regout[24]  = \$iopadmap$z_multadd_regin_regout[24] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin_regout[23]  = \$iopadmap$z_multadd_regin_regout[23] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin_regout[22]  = \$iopadmap$z_multadd_regin_regout[22] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin_regout[21]  = \$iopadmap$z_multadd_regin_regout[21] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin_regout[20]  = \$iopadmap$z_multadd_regin_regout[20] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin_regout[19]  = \$iopadmap$z_multadd_regin_regout[19] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin_regout[18]  = \$iopadmap$z_multadd_regin_regout[18] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin_regout[17]  = \$iopadmap$z_multadd_regin_regout[17] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin_regout[16]  = \$iopadmap$z_multadd_regin_regout[16] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin_regout[15]  = \$iopadmap$z_multadd_regin_regout[15] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin_regout[14]  = \$iopadmap$z_multadd_regin_regout[14] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin_regout[13]  = \$iopadmap$z_multadd_regin_regout[13] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin_regout[12]  = \$iopadmap$z_multadd_regin_regout[12] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin_regout[11]  = \$iopadmap$z_multadd_regin_regout[11] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin_regout[10]  = \$iopadmap$z_multadd_regin_regout[10] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin_regout[9]  = \$iopadmap$z_multadd_regin_regout[9] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin_regout[8]  = \$iopadmap$z_multadd_regin_regout[8] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin_regout[7]  = \$iopadmap$z_multadd_regin_regout[7] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin_regout[6]  = \$iopadmap$z_multadd_regin_regout[6] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin_regout[5]  = \$iopadmap$z_multadd_regin_regout[5] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin_regout[4]  = \$iopadmap$z_multadd_regin_regout[4] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin_regout[3]  = \$iopadmap$z_multadd_regin_regout[3] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin_regout[2]  = \$iopadmap$z_multadd_regin_regout[2] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin_regout[1]  = \$iopadmap$z_multadd_regin_regout[1] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin_regout[0]  = \$iopadmap$z_multadd_regin_regout[0] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin[37]  = \$iopadmap$z_multadd_regin[37] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin[36]  = \$iopadmap$z_multadd_regin[36] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin[35]  = \$iopadmap$z_multadd_regin[35] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin[34]  = \$iopadmap$z_multadd_regin[34] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin[33]  = \$iopadmap$z_multadd_regin[33] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin[32]  = \$iopadmap$z_multadd_regin[32] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin[31]  = \$iopadmap$z_multadd_regin[31] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin[30]  = \$iopadmap$z_multadd_regin[30] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin[29]  = \$iopadmap$z_multadd_regin[29] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin[28]  = \$iopadmap$z_multadd_regin[28] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin[27]  = \$iopadmap$z_multadd_regin[27] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin[26]  = \$iopadmap$z_multadd_regin[26] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin[25]  = \$iopadmap$z_multadd_regin[25] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin[24]  = \$iopadmap$z_multadd_regin[24] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin[23]  = \$iopadmap$z_multadd_regin[23] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin[22]  = \$iopadmap$z_multadd_regin[22] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin[21]  = \$iopadmap$z_multadd_regin[21] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin[20]  = \$iopadmap$z_multadd_regin[20] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin[19]  = \$iopadmap$z_multadd_regin[19] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin[18]  = \$iopadmap$z_multadd_regin[18] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin[17]  = \$iopadmap$z_multadd_regin[17] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin[16]  = \$iopadmap$z_multadd_regin[16] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin[15]  = \$iopadmap$z_multadd_regin[15] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin[14]  = \$iopadmap$z_multadd_regin[14] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin[13]  = \$iopadmap$z_multadd_regin[13] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin[12]  = \$iopadmap$z_multadd_regin[12] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin[11]  = \$iopadmap$z_multadd_regin[11] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin[10]  = \$iopadmap$z_multadd_regin[10] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin[9]  = \$iopadmap$z_multadd_regin[9] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin[8]  = \$iopadmap$z_multadd_regin[8] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin[7]  = \$iopadmap$z_multadd_regin[7] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin[6]  = \$iopadmap$z_multadd_regin[6] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin[5]  = \$iopadmap$z_multadd_regin[5] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin[4]  = \$iopadmap$z_multadd_regin[4] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin[3]  = \$iopadmap$z_multadd_regin[3] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin[2]  = \$iopadmap$z_multadd_regin[2] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin[1]  = \$iopadmap$z_multadd_regin[1] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$z_multadd_regin[0]  = \$iopadmap$z_multadd_regin[0] ;
  assign \$iopadmap$shift_right[5]  = \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$shift_right[5] ;
  assign \$iopadmap$shift_right[4]  = \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$shift_right[4] ;
  assign \$iopadmap$shift_right[3]  = \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$shift_right[3] ;
  assign \$iopadmap$shift_right[2]  = \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$shift_right[2] ;
  assign \$iopadmap$shift_right[1]  = \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$shift_right[1] ;
  assign \$iopadmap$shift_right[0]  = \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$shift_right[0] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult_regout[17]  = \$iopadmap$dly_b_mult_regout[17] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult_regout[16]  = \$iopadmap$dly_b_mult_regout[16] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult_regout[15]  = \$iopadmap$dly_b_mult_regout[15] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult_regout[14]  = \$iopadmap$dly_b_mult_regout[14] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult_regout[13]  = \$iopadmap$dly_b_mult_regout[13] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult_regout[12]  = \$iopadmap$dly_b_mult_regout[12] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult_regout[11]  = \$iopadmap$dly_b_mult_regout[11] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult_regout[10]  = \$iopadmap$dly_b_mult_regout[10] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult_regout[9]  = \$iopadmap$dly_b_mult_regout[9] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult_regout[8]  = \$iopadmap$dly_b_mult_regout[8] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult_regout[7]  = \$iopadmap$dly_b_mult_regout[7] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult_regout[6]  = \$iopadmap$dly_b_mult_regout[6] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult_regout[5]  = \$iopadmap$dly_b_mult_regout[5] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult_regout[4]  = \$iopadmap$dly_b_mult_regout[4] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult_regout[3]  = \$iopadmap$dly_b_mult_regout[3] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult_regout[2]  = \$iopadmap$dly_b_mult_regout[2] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult_regout[1]  = \$iopadmap$dly_b_mult_regout[1] ;
  assign \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$dly_b_mult_regout[0]  = \$iopadmap$dly_b_mult_regout[0] ;
  assign \$auto$clkbufmap.cc:298:execute$398  = \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$auto$clkbufmap.cc:298:execute$398 ;
  assign \$iopadmap$b[16]  = \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$b[16] ;
  assign \$iopadmap$b[10]  = \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$b[10] ;
  assign \$iopadmap$b[17]  = \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$b[17] ;
  assign \$iopadmap$b[7]  = \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$b[7] ;
  assign \$iopadmap$b[14]  = \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$b[14] ;
  assign \$iopadmap$b[15]  = \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$b[15] ;
  assign \$iopadmap$a[9]  = \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$a[9] ;
  assign \$iopadmap$a[15]  = \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$a[15] ;
  assign \$iopadmap$b[11]  = \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$b[11] ;
  assign \$iopadmap$b[9]  = \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$b[9] ;
  assign \$iopadmap$a[18]  = \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$a[18] ;
  assign \$iopadmap$b[4]  = \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$b[4] ;
  assign \$iopadmap$b[5]  = \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$b[5] ;
  assign \$iopadmap$b[3]  = \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$b[3] ;
  assign \$iopadmap$b[2]  = \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$b[2] ;
  assign \$iopadmap$a[19]  = \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$a[19] ;
  assign \$iopadmap$load_acc  = \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$load_acc ;
  assign \$iopadmap$reset  = \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$reset ;
  assign \$iopadmap$round  = \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$round ;
  assign \$iopadmap$saturate_enable  = \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$saturate_enable ;
  assign \$iopadmap$a[10]  = \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$a[10] ;
  assign \$iopadmap$subtract  = \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$subtract ;
  assign \$iopadmap$unsigned_a  = \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$unsigned_a ;
  assign \$iopadmap$unsigned_b  = \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$unsigned_b ;
  assign \$iopadmap$a[13]  = \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$a[13] ;
  assign \$iopadmap$b[12]  = \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$b[12] ;
  assign \$iopadmap$b[0]  = \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$b[0] ;
  assign \$iopadmap$a[16]  = \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$a[16] ;
  assign \$iopadmap$b[13]  = \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$b[13] ;
  assign \$iopadmap$b[1]  = \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$b[1] ;
  assign \$iopadmap$b[6]  = \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$b[6] ;
  assign \$iopadmap$a[14]  = \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$a[14] ;
  assign \$iopadmap$a[17]  = \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$a[17] ;
  assign \$iopadmap$a[11]  = \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$a[11] ;
  assign \$iopadmap$a[12]  = \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$a[12] ;
  assign \$iopadmap$b[8]  = \$flatten$auto$rs_design_edit.cc:1111:execute$1195.$iopadmap$b[8] ;
  assign \$auto$rs_design_edit.cc:1111:execute$1195.a  = a;
  assign \$auto$rs_design_edit.cc:1111:execute$1195.acc_fir  = acc_fir;
  assign \$auto$rs_design_edit.cc:1111:execute$1195.b  = b;
  assign \$auto$rs_design_edit.cc:1111:execute$1195.clk  = clk;
  assign dly_b_mult = \$auto$rs_design_edit.cc:1111:execute$1195.dly_b_mult ;
  assign dly_b_mult_regin = \$auto$rs_design_edit.cc:1111:execute$1195.dly_b_mult_regin ;
  assign dly_b_mult_regin_regout = \$auto$rs_design_edit.cc:1111:execute$1195.dly_b_mult_regin_regout ;
  assign dly_b_mult_regout = \$auto$rs_design_edit.cc:1111:execute$1195.dly_b_mult_regout ;
  assign dly_b_multacc = \$auto$rs_design_edit.cc:1111:execute$1195.dly_b_multacc ;
  assign dly_b_multacc_regin = \$auto$rs_design_edit.cc:1111:execute$1195.dly_b_multacc_regin ;
  assign dly_b_multacc_regin_regout = \$auto$rs_design_edit.cc:1111:execute$1195.dly_b_multacc_regin_regout ;
  assign dly_b_multacc_regout = \$auto$rs_design_edit.cc:1111:execute$1195.dly_b_multacc_regout ;
  assign dly_b_multadd = \$auto$rs_design_edit.cc:1111:execute$1195.dly_b_multadd ;
  assign dly_b_multadd_regin = \$auto$rs_design_edit.cc:1111:execute$1195.dly_b_multadd_regin ;
  assign dly_b_multadd_regin_regout = \$auto$rs_design_edit.cc:1111:execute$1195.dly_b_multadd_regin_regout ;
  assign dly_b_multadd_regout = \$auto$rs_design_edit.cc:1111:execute$1195.dly_b_multadd_regout ;
  assign \$auto$rs_design_edit.cc:1111:execute$1195.feedback  = feedback;
  assign \$auto$rs_design_edit.cc:1111:execute$1195.load_acc  = load_acc;
  assign \$auto$rs_design_edit.cc:1111:execute$1195.reset  = reset;
  assign \$auto$rs_design_edit.cc:1111:execute$1195.round  = round;
  assign \$auto$rs_design_edit.cc:1111:execute$1195.saturate_enable  = saturate_enable;
  assign \$auto$rs_design_edit.cc:1111:execute$1195.shift_right  = shift_right;
  assign \$auto$rs_design_edit.cc:1111:execute$1195.subtract  = subtract;
  assign \$auto$rs_design_edit.cc:1111:execute$1195.unsigned_a  = unsigned_a;
  assign \$auto$rs_design_edit.cc:1111:execute$1195.unsigned_b  = unsigned_b;
  assign z_mult = \$auto$rs_design_edit.cc:1111:execute$1195.z_mult ;
  assign z_mult_regin = \$auto$rs_design_edit.cc:1111:execute$1195.z_mult_regin ;
  assign z_mult_regin_regout = \$auto$rs_design_edit.cc:1111:execute$1195.z_mult_regin_regout ;
  assign z_mult_regout = \$auto$rs_design_edit.cc:1111:execute$1195.z_mult_regout ;
  assign z_multacc = \$auto$rs_design_edit.cc:1111:execute$1195.z_multacc ;
  assign z_multacc_regin = \$auto$rs_design_edit.cc:1111:execute$1195.z_multacc_regin ;
  assign z_multacc_regin_regout = \$auto$rs_design_edit.cc:1111:execute$1195.z_multacc_regin_regout ;
  assign z_multacc_regout = \$auto$rs_design_edit.cc:1111:execute$1195.z_multacc_regout ;
  assign z_multadd = \$auto$rs_design_edit.cc:1111:execute$1195.z_multadd ;
  assign z_multadd_regin = \$auto$rs_design_edit.cc:1111:execute$1195.z_multadd_regin ;
  assign z_multadd_regin_regout = \$auto$rs_design_edit.cc:1111:execute$1195.z_multadd_regin_regout ;
  assign z_multadd_regout = \$auto$rs_design_edit.cc:1111:execute$1195.z_multadd_regout ;
endmodule

