{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 28 11:25:56 2017 " "Info: Processing started: Thu Sep 28 11:25:56 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off fpga -c fpga " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off fpga -c fpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "divDigital:inst18\|tempQ " "Info: Detected ripple clock \"divDigital:inst18\|tempQ\" as buffer" {  } { { "divDigital.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.4/divDigital.vhd" 17 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "divDigital:inst18\|tempQ" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "div:inst11\|tempQ " "Info: Detected ripple clock \"div:inst11\|tempQ\" as buffer" {  } { { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.4/div.vhd" 17 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "div:inst11\|tempQ" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "CLK register div:inst11\|num\[0\] register div:inst11\|tempQ 4.178 ns " "Info: Slack time is 4.178 ns for clock \"CLK\" between source register \"div:inst11\|num\[0\]\" and destination register \"div:inst11\|tempQ\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "63.2 MHz 15.822 ns " "Info: Fmax is 63.2 MHz (period= 15.822 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "19.291 ns + Largest register register " "Info: + Largest register to register requirement is 19.291 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "20.000 ns + " "Info: + Setup relationship between source and destination is 20.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 20.000 ns " "Info: + Latch edge is 20.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLK 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLK\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLK 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLK\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Largest " "Info: + Largest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.681 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 3.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_12 44 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 44; CLK Node = 'CLK'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "fpga.bdf" "" { Schematic "C:/Users/hp/Desktop/数电课程设计/FPGA/2.4/fpga.bdf" { { 96 -264 -96 112 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.918 ns) 3.681 ns div:inst11\|tempQ 2 REG LC_X10_Y3_N3 27 " "Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X10_Y3_N3; Fanout = 27; REG Node = 'div:inst11\|tempQ'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.518 ns" { CLK div:inst11|tempQ } "NODE_NAME" } } { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.4/div.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 56.53 % ) " "Info: Total cell delay = 2.081 ns ( 56.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 43.47 % ) " "Info: Total interconnect delay = 1.600 ns ( 43.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { CLK div:inst11|tempQ } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { CLK {} CLK~combout {} div:inst11|tempQ {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 3.681 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 3.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_12 44 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 44; CLK Node = 'CLK'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "fpga.bdf" "" { Schematic "C:/Users/hp/Desktop/数电课程设计/FPGA/2.4/fpga.bdf" { { 96 -264 -96 112 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.918 ns) 3.681 ns div:inst11\|num\[0\] 2 REG LC_X1_Y4_N1 3 " "Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X1_Y4_N1; Fanout = 3; REG Node = 'div:inst11\|num\[0\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.518 ns" { CLK div:inst11|num[0] } "NODE_NAME" } } { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.4/div.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 56.53 % ) " "Info: Total cell delay = 2.081 ns ( 56.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 43.47 % ) " "Info: Total interconnect delay = 1.600 ns ( 43.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { CLK div:inst11|num[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { CLK {} CLK~combout {} div:inst11|num[0] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { CLK div:inst11|tempQ } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { CLK {} CLK~combout {} div:inst11|tempQ {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { CLK div:inst11|num[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { CLK {} CLK~combout {} div:inst11|num[0] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns - " "Info: - Micro clock to output delay of source is 0.376 ns" {  } { { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.4/div.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns - " "Info: - Micro setup delay of destination is 0.333 ns" {  } { { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.4/div.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { CLK div:inst11|tempQ } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { CLK {} CLK~combout {} div:inst11|tempQ {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { CLK div:inst11|num[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { CLK {} CLK~combout {} div:inst11|num[0] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "15.113 ns - Longest register register " "Info: - Longest register to register delay is 15.113 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns div:inst11\|num\[0\] 1 REG LC_X1_Y4_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y4_N1; Fanout = 3; REG Node = 'div:inst11\|num\[0\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { div:inst11|num[0] } "NODE_NAME" } } { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.4/div.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.004 ns) + CELL(0.747 ns) 2.751 ns div:inst11\|Add0~112 2 COMB LC_X1_Y5_N2 2 " "Info: 2: + IC(2.004 ns) + CELL(0.747 ns) = 2.751 ns; Loc. = LC_X1_Y5_N2; Fanout = 2; COMB Node = 'div:inst11\|Add0~112'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.751 ns" { div:inst11|num[0] div:inst11|Add0~112 } "NODE_NAME" } } { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.4/div.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 2.874 ns div:inst11\|Add0~114 3 COMB LC_X1_Y5_N3 2 " "Info: 3: + IC(0.000 ns) + CELL(0.123 ns) = 2.874 ns; Loc. = LC_X1_Y5_N3; Fanout = 2; COMB Node = 'div:inst11\|Add0~114'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { div:inst11|Add0~112 div:inst11|Add0~114 } "NODE_NAME" } } { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.4/div.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.261 ns) 3.135 ns div:inst11\|Add0~104 4 COMB LC_X1_Y5_N4 6 " "Info: 4: + IC(0.000 ns) + CELL(0.261 ns) = 3.135 ns; Loc. = LC_X1_Y5_N4; Fanout = 6; COMB Node = 'div:inst11\|Add0~104'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.261 ns" { div:inst11|Add0~114 div:inst11|Add0~104 } "NODE_NAME" } } { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.4/div.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 4.110 ns div:inst11\|Add0~115 5 COMB LC_X1_Y5_N9 2 " "Info: 5: + IC(0.000 ns) + CELL(0.975 ns) = 4.110 ns; Loc. = LC_X1_Y5_N9; Fanout = 2; COMB Node = 'div:inst11\|Add0~115'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.975 ns" { div:inst11|Add0~104 div:inst11|Add0~115 } "NODE_NAME" } } { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.4/div.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.757 ns) + CELL(0.740 ns) 7.607 ns div:inst11\|LessThan1~5 6 COMB LC_X1_Y6_N3 1 " "Info: 6: + IC(2.757 ns) + CELL(0.740 ns) = 7.607 ns; Loc. = LC_X1_Y6_N3; Fanout = 1; COMB Node = 'div:inst11\|LessThan1~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.497 ns" { div:inst11|Add0~115 div:inst11|LessThan1~5 } "NODE_NAME" } } { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.4/div.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.714 ns) + CELL(0.914 ns) 12.235 ns div:inst11\|LessThan1~6 7 COMB LC_X10_Y3_N6 1 " "Info: 7: + IC(3.714 ns) + CELL(0.914 ns) = 12.235 ns; Loc. = LC_X10_Y3_N6; Fanout = 1; COMB Node = 'div:inst11\|LessThan1~6'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.628 ns" { div:inst11|LessThan1~5 div:inst11|LessThan1~6 } "NODE_NAME" } } { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.4/div.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.774 ns) + CELL(0.511 ns) 13.520 ns div:inst11\|LessThan1~7 8 COMB LC_X10_Y3_N7 1 " "Info: 8: + IC(0.774 ns) + CELL(0.511 ns) = 13.520 ns; Loc. = LC_X10_Y3_N7; Fanout = 1; COMB Node = 'div:inst11\|LessThan1~7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.285 ns" { div:inst11|LessThan1~6 div:inst11|LessThan1~7 } "NODE_NAME" } } { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.4/div.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.789 ns) + CELL(0.804 ns) 15.113 ns div:inst11\|tempQ 9 REG LC_X10_Y3_N3 27 " "Info: 9: + IC(0.789 ns) + CELL(0.804 ns) = 15.113 ns; Loc. = LC_X10_Y3_N3; Fanout = 27; REG Node = 'div:inst11\|tempQ'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.593 ns" { div:inst11|LessThan1~7 div:inst11|tempQ } "NODE_NAME" } } { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.4/div.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.075 ns ( 33.58 % ) " "Info: Total cell delay = 5.075 ns ( 33.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.038 ns ( 66.42 % ) " "Info: Total interconnect delay = 10.038 ns ( 66.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "15.113 ns" { div:inst11|num[0] div:inst11|Add0~112 div:inst11|Add0~114 div:inst11|Add0~104 div:inst11|Add0~115 div:inst11|LessThan1~5 div:inst11|LessThan1~6 div:inst11|LessThan1~7 div:inst11|tempQ } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "15.113 ns" { div:inst11|num[0] {} div:inst11|Add0~112 {} div:inst11|Add0~114 {} div:inst11|Add0~104 {} div:inst11|Add0~115 {} div:inst11|LessThan1~5 {} div:inst11|LessThan1~6 {} div:inst11|LessThan1~7 {} div:inst11|tempQ {} } { 0.000ns 2.004ns 0.000ns 0.000ns 0.000ns 2.757ns 3.714ns 0.774ns 0.789ns } { 0.000ns 0.747ns 0.123ns 0.261ns 0.975ns 0.740ns 0.914ns 0.511ns 0.804ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { CLK div:inst11|tempQ } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { CLK {} CLK~combout {} div:inst11|tempQ {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { CLK div:inst11|num[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { CLK {} CLK~combout {} div:inst11|num[0] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "15.113 ns" { div:inst11|num[0] div:inst11|Add0~112 div:inst11|Add0~114 div:inst11|Add0~104 div:inst11|Add0~115 div:inst11|LessThan1~5 div:inst11|LessThan1~6 div:inst11|LessThan1~7 div:inst11|tempQ } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "15.113 ns" { div:inst11|num[0] {} div:inst11|Add0~112 {} div:inst11|Add0~114 {} div:inst11|Add0~104 {} div:inst11|Add0~115 {} div:inst11|LessThan1~5 {} div:inst11|LessThan1~6 {} div:inst11|LessThan1~7 {} div:inst11|tempQ {} } { 0.000ns 2.004ns 0.000ns 0.000ns 0.000ns 2.757ns 3.714ns 0.774ns 0.789ns } { 0.000ns 0.747ns 0.123ns 0.261ns 0.975ns 0.740ns 0.914ns 0.511ns 0.804ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "CLK register cnt4:inst\|tempQ\[0\] register cnt4:inst\|tempQ\[0\] 1.789 ns " "Info: Minimum slack time is 1.789 ns for clock \"CLK\" between source register \"cnt4:inst\|tempQ\[0\]\" and destination register \"cnt4:inst\|tempQ\[0\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.634 ns + Shortest register register " "Info: + Shortest register to register delay is 1.634 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cnt4:inst\|tempQ\[0\] 1 REG LC_X12_Y6_N2 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y6_N2; Fanout = 11; REG Node = 'cnt4:inst\|tempQ\[0\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt4:inst|tempQ[0] } "NODE_NAME" } } { "cnt4.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.4/cnt4.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.043 ns) + CELL(0.591 ns) 1.634 ns cnt4:inst\|tempQ\[0\] 2 REG LC_X12_Y6_N2 11 " "Info: 2: + IC(1.043 ns) + CELL(0.591 ns) = 1.634 ns; Loc. = LC_X12_Y6_N2; Fanout = 11; REG Node = 'cnt4:inst\|tempQ\[0\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.634 ns" { cnt4:inst|tempQ[0] cnt4:inst|tempQ[0] } "NODE_NAME" } } { "cnt4.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.4/cnt4.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.591 ns ( 36.17 % ) " "Info: Total cell delay = 0.591 ns ( 36.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.043 ns ( 63.83 % ) " "Info: Total interconnect delay = 1.043 ns ( 63.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.634 ns" { cnt4:inst|tempQ[0] cnt4:inst|tempQ[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.634 ns" { cnt4:inst|tempQ[0] {} cnt4:inst|tempQ[0] {} } { 0.000ns 1.043ns } { 0.000ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-0.155 ns - Smallest register register " "Info: - Smallest register to register requirement is -0.155 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLK 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLK\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLK 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLK\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 8.669 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 8.669 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_12 44 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 44; CLK Node = 'CLK'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "fpga.bdf" "" { Schematic "C:/Users/hp/Desktop/数电课程设计/FPGA/2.4/fpga.bdf" { { 96 -264 -96 112 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.294 ns) 4.057 ns divDigital:inst18\|tempQ 2 REG LC_X10_Y1_N0 3 " "Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X10_Y1_N0; Fanout = 3; REG Node = 'divDigital:inst18\|tempQ'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { CLK divDigital:inst18|tempQ } "NODE_NAME" } } { "divDigital.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.4/divDigital.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.694 ns) + CELL(0.918 ns) 8.669 ns cnt4:inst\|tempQ\[0\] 3 REG LC_X12_Y6_N2 11 " "Info: 3: + IC(3.694 ns) + CELL(0.918 ns) = 8.669 ns; Loc. = LC_X12_Y6_N2; Fanout = 11; REG Node = 'cnt4:inst\|tempQ\[0\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.612 ns" { divDigital:inst18|tempQ cnt4:inst|tempQ[0] } "NODE_NAME" } } { "cnt4.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.4/cnt4.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 38.93 % ) " "Info: Total cell delay = 3.375 ns ( 38.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.294 ns ( 61.07 % ) " "Info: Total interconnect delay = 5.294 ns ( 61.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.669 ns" { CLK divDigital:inst18|tempQ cnt4:inst|tempQ[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.669 ns" { CLK {} CLK~combout {} divDigital:inst18|tempQ {} cnt4:inst|tempQ[0] {} } { 0.000ns 0.000ns 1.600ns 3.694ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 8.669 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to source register is 8.669 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_12 44 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 44; CLK Node = 'CLK'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "fpga.bdf" "" { Schematic "C:/Users/hp/Desktop/数电课程设计/FPGA/2.4/fpga.bdf" { { 96 -264 -96 112 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.294 ns) 4.057 ns divDigital:inst18\|tempQ 2 REG LC_X10_Y1_N0 3 " "Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X10_Y1_N0; Fanout = 3; REG Node = 'divDigital:inst18\|tempQ'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { CLK divDigital:inst18|tempQ } "NODE_NAME" } } { "divDigital.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.4/divDigital.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.694 ns) + CELL(0.918 ns) 8.669 ns cnt4:inst\|tempQ\[0\] 3 REG LC_X12_Y6_N2 11 " "Info: 3: + IC(3.694 ns) + CELL(0.918 ns) = 8.669 ns; Loc. = LC_X12_Y6_N2; Fanout = 11; REG Node = 'cnt4:inst\|tempQ\[0\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.612 ns" { divDigital:inst18|tempQ cnt4:inst|tempQ[0] } "NODE_NAME" } } { "cnt4.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.4/cnt4.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 38.93 % ) " "Info: Total cell delay = 3.375 ns ( 38.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.294 ns ( 61.07 % ) " "Info: Total interconnect delay = 5.294 ns ( 61.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.669 ns" { CLK divDigital:inst18|tempQ cnt4:inst|tempQ[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.669 ns" { CLK {} CLK~combout {} divDigital:inst18|tempQ {} cnt4:inst|tempQ[0] {} } { 0.000ns 0.000ns 1.600ns 3.694ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.669 ns" { CLK divDigital:inst18|tempQ cnt4:inst|tempQ[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.669 ns" { CLK {} CLK~combout {} divDigital:inst18|tempQ {} cnt4:inst|tempQ[0] {} } { 0.000ns 0.000ns 1.600ns 3.694ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.669 ns" { CLK {} CLK~combout {} divDigital:inst18|tempQ {} cnt4:inst|tempQ[0] {} } { 0.000ns 0.000ns 1.600ns 3.694ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns - " "Info: - Micro clock to output delay of source is 0.376 ns" {  } { { "cnt4.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.4/cnt4.vhd" 15 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "cnt4.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.4/cnt4.vhd" 15 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.669 ns" { CLK divDigital:inst18|tempQ cnt4:inst|tempQ[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.669 ns" { CLK {} CLK~combout {} divDigital:inst18|tempQ {} cnt4:inst|tempQ[0] {} } { 0.000ns 0.000ns 1.600ns 3.694ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.669 ns" { CLK {} CLK~combout {} divDigital:inst18|tempQ {} cnt4:inst|tempQ[0] {} } { 0.000ns 0.000ns 1.600ns 3.694ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.634 ns" { cnt4:inst|tempQ[0] cnt4:inst|tempQ[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.634 ns" { cnt4:inst|tempQ[0] {} cnt4:inst|tempQ[0] {} } { 0.000ns 1.043ns } { 0.000ns 0.591ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.669 ns" { CLK divDigital:inst18|tempQ cnt4:inst|tempQ[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.669 ns" { CLK {} CLK~combout {} divDigital:inst18|tempQ {} cnt4:inst|tempQ[0] {} } { 0.000ns 0.000ns 1.600ns 3.694ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.669 ns" { CLK {} CLK~combout {} divDigital:inst18|tempQ {} cnt4:inst|tempQ[0] {} } { 0.000ns 0.000ns 1.600ns 3.694ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "control:inst20\|light\[5\] RunLight CLK 3.290 ns register " "Info: tsu for register \"control:inst20\|light\[5\]\" (data pin = \"RunLight\", clock pin = \"CLK\") is 3.290 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.804 ns + Longest pin register " "Info: + Longest pin to register delay is 10.804 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns RunLight 1 PIN PIN_30 6 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_30; Fanout = 6; PIN Node = 'RunLight'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RunLight } "NODE_NAME" } } { "fpga.bdf" "" { Schematic "C:/Users/hp/Desktop/数电课程设计/FPGA/2.4/fpga.bdf" { { 160 40 208 176 "RunLight" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.215 ns) + CELL(0.740 ns) 7.087 ns control:inst20\|light\[5\]~32 2 COMB LC_X7_Y5_N9 19 " "Info: 2: + IC(5.215 ns) + CELL(0.740 ns) = 7.087 ns; Loc. = LC_X7_Y5_N9; Fanout = 19; COMB Node = 'control:inst20\|light\[5\]~32'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.955 ns" { RunLight control:inst20|light[5]~32 } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.4/control.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.474 ns) + CELL(1.243 ns) 10.804 ns control:inst20\|light\[5\] 3 REG LC_X6_Y7_N7 1 " "Info: 3: + IC(2.474 ns) + CELL(1.243 ns) = 10.804 ns; Loc. = LC_X6_Y7_N7; Fanout = 1; REG Node = 'control:inst20\|light\[5\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.717 ns" { control:inst20|light[5]~32 control:inst20|light[5] } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.4/control.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.115 ns ( 28.83 % ) " "Info: Total cell delay = 3.115 ns ( 28.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.689 ns ( 71.17 % ) " "Info: Total interconnect delay = 7.689 ns ( 71.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.804 ns" { RunLight control:inst20|light[5]~32 control:inst20|light[5] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.804 ns" { RunLight {} RunLight~combout {} control:inst20|light[5]~32 {} control:inst20|light[5] {} } { 0.000ns 0.000ns 5.215ns 2.474ns } { 0.000ns 1.132ns 0.740ns 1.243ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.4/control.vhd" 30 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 7.847 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 7.847 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_12 44 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 44; CLK Node = 'CLK'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "fpga.bdf" "" { Schematic "C:/Users/hp/Desktop/数电课程设计/FPGA/2.4/fpga.bdf" { { 96 -264 -96 112 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.294 ns) 4.057 ns div:inst11\|tempQ 2 REG LC_X10_Y3_N3 27 " "Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X10_Y3_N3; Fanout = 27; REG Node = 'div:inst11\|tempQ'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { CLK div:inst11|tempQ } "NODE_NAME" } } { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.4/div.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.872 ns) + CELL(0.918 ns) 7.847 ns control:inst20\|light\[5\] 3 REG LC_X6_Y7_N7 1 " "Info: 3: + IC(2.872 ns) + CELL(0.918 ns) = 7.847 ns; Loc. = LC_X6_Y7_N7; Fanout = 1; REG Node = 'control:inst20\|light\[5\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.790 ns" { div:inst11|tempQ control:inst20|light[5] } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.4/control.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 43.01 % ) " "Info: Total cell delay = 3.375 ns ( 43.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.472 ns ( 56.99 % ) " "Info: Total interconnect delay = 4.472 ns ( 56.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.847 ns" { CLK div:inst11|tempQ control:inst20|light[5] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.847 ns" { CLK {} CLK~combout {} div:inst11|tempQ {} control:inst20|light[5] {} } { 0.000ns 0.000ns 1.600ns 2.872ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.804 ns" { RunLight control:inst20|light[5]~32 control:inst20|light[5] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.804 ns" { RunLight {} RunLight~combout {} control:inst20|light[5]~32 {} control:inst20|light[5] {} } { 0.000ns 0.000ns 5.215ns 2.474ns } { 0.000ns 1.132ns 0.740ns 1.243ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.847 ns" { CLK div:inst11|tempQ control:inst20|light[5] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.847 ns" { CLK {} CLK~combout {} div:inst11|tempQ {} control:inst20|light[5] {} } { 0.000ns 0.000ns 1.600ns 2.872ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK D\[1\] control:inst20\|NStime\[4\] 52.737 ns register " "Info: tco from clock \"CLK\" to destination pin \"D\[1\]\" through register \"control:inst20\|NStime\[4\]\" is 52.737 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 7.847 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 7.847 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_12 44 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 44; CLK Node = 'CLK'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "fpga.bdf" "" { Schematic "C:/Users/hp/Desktop/数电课程设计/FPGA/2.4/fpga.bdf" { { 96 -264 -96 112 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.294 ns) 4.057 ns div:inst11\|tempQ 2 REG LC_X10_Y3_N3 27 " "Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X10_Y3_N3; Fanout = 27; REG Node = 'div:inst11\|tempQ'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { CLK div:inst11|tempQ } "NODE_NAME" } } { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.4/div.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.872 ns) + CELL(0.918 ns) 7.847 ns control:inst20\|NStime\[4\] 3 REG LC_X5_Y5_N2 1 " "Info: 3: + IC(2.872 ns) + CELL(0.918 ns) = 7.847 ns; Loc. = LC_X5_Y5_N2; Fanout = 1; REG Node = 'control:inst20\|NStime\[4\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.790 ns" { div:inst11|tempQ control:inst20|NStime[4] } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.4/control.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 43.01 % ) " "Info: Total cell delay = 3.375 ns ( 43.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.472 ns ( 56.99 % ) " "Info: Total interconnect delay = 4.472 ns ( 56.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.847 ns" { CLK div:inst11|tempQ control:inst20|NStime[4] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.847 ns" { CLK {} CLK~combout {} div:inst11|tempQ {} control:inst20|NStime[4] {} } { 0.000ns 0.000ns 1.600ns 2.872ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.4/control.vhd" 32 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "44.514 ns + Longest register pin " "Info: + Longest register to pin delay is 44.514 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns control:inst20\|NStime\[4\] 1 REG LC_X5_Y5_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y5_N2; Fanout = 1; REG Node = 'control:inst20\|NStime\[4\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:inst20|NStime[4] } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.4/control.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.907 ns) + CELL(0.740 ns) 1.647 ns control:inst20\|lpm_divide:Div0\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_fie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\] 2 COMB LC_X5_Y5_N5 14 " "Info: 2: + IC(0.907 ns) + CELL(0.740 ns) = 1.647 ns; Loc. = LC_X5_Y5_N5; Fanout = 14; COMB Node = 'control:inst20\|lpm_divide:Div0\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_fie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.647 ns" { control:inst20|NStime[4] control:inst20|lpm_divide:Div0|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1] } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.4/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.237 ns) + CELL(0.747 ns) 5.631 ns control:inst20\|lpm_divide:Mod0\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\]~COUT 3 COMB LC_X10_Y6_N2 1 " "Info: 3: + IC(3.237 ns) + CELL(0.747 ns) = 5.631 ns; Loc. = LC_X10_Y6_N2; Fanout = 1; COMB Node = 'control:inst20\|lpm_divide:Mod0\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\]~COUT'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.984 ns" { control:inst20|lpm_divide:Div0|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1] control:inst20|lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~COUT } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.4/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 6.446 ns control:inst20\|lpm_divide:Mod0\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~27 4 COMB LC_X10_Y6_N3 2 " "Info: 4: + IC(0.000 ns) + CELL(0.815 ns) = 6.446 ns; Loc. = LC_X10_Y6_N3; Fanout = 2; COMB Node = 'control:inst20\|lpm_divide:Mod0\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { control:inst20|lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~COUT control:inst20|lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~27 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.4/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.916 ns) + CELL(0.978 ns) 9.340 ns control:inst20\|lpm_divide:Mod0\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~24 5 COMB LC_X9_Y7_N0 2 " "Info: 5: + IC(1.916 ns) + CELL(0.978 ns) = 9.340 ns; Loc. = LC_X9_Y7_N0; Fanout = 2; COMB Node = 'control:inst20\|lpm_divide:Mod0\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~24'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { control:inst20|lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~27 control:inst20|lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~24 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.4/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 9.463 ns control:inst20\|lpm_divide:Mod0\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~22 6 COMB LC_X9_Y7_N1 2 " "Info: 6: + IC(0.000 ns) + CELL(0.123 ns) = 9.463 ns; Loc. = LC_X9_Y7_N1; Fanout = 2; COMB Node = 'control:inst20\|lpm_divide:Mod0\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~22'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { control:inst20|lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~24 control:inst20|lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~22 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.4/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 9.586 ns control:inst20\|lpm_divide:Mod0\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~18 7 COMB LC_X9_Y7_N2 1 " "Info: 7: + IC(0.000 ns) + CELL(0.123 ns) = 9.586 ns; Loc. = LC_X9_Y7_N2; Fanout = 1; COMB Node = 'control:inst20\|lpm_divide:Mod0\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~18'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { control:inst20|lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~22 control:inst20|lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~18 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.4/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 10.401 ns control:inst20\|lpm_divide:Mod0\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~19 8 COMB LC_X9_Y7_N3 9 " "Info: 8: + IC(0.000 ns) + CELL(0.815 ns) = 10.401 ns; Loc. = LC_X9_Y7_N3; Fanout = 9; COMB Node = 'control:inst20\|lpm_divide:Mod0\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { control:inst20|lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~18 control:inst20|lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~19 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.4/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.624 ns) + CELL(0.511 ns) 13.536 ns control:inst20\|lpm_divide:Mod0\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|StageOut\[22\]~54 9 COMB LC_X10_Y6_N6 3 " "Info: 9: + IC(2.624 ns) + CELL(0.511 ns) = 13.536 ns; Loc. = LC_X10_Y6_N6; Fanout = 3; COMB Node = 'control:inst20\|lpm_divide:Mod0\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|StageOut\[22\]~54'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.135 ns" { control:inst20|lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~19 control:inst20|lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|StageOut[22]~54 } "NODE_NAME" } } { "db/alt_u_div_lie.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.4/db/alt_u_div_lie.tdf" 63 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.774 ns) + CELL(0.978 ns) 16.288 ns control:inst20\|lpm_divide:Mod0\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~29 10 COMB LC_X10_Y7_N6 2 " "Info: 10: + IC(1.774 ns) + CELL(0.978 ns) = 16.288 ns; Loc. = LC_X10_Y7_N6; Fanout = 2; COMB Node = 'control:inst20\|lpm_divide:Mod0\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~29'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.752 ns" { control:inst20|lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|StageOut[22]~54 control:inst20|lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~29 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.4/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 16.411 ns control:inst20\|lpm_divide:Mod0\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~27 11 COMB LC_X10_Y7_N7 2 " "Info: 11: + IC(0.000 ns) + CELL(0.123 ns) = 16.411 ns; Loc. = LC_X10_Y7_N7; Fanout = 2; COMB Node = 'control:inst20\|lpm_divide:Mod0\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { control:inst20|lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~29 control:inst20|lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~27 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.4/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 16.534 ns control:inst20\|lpm_divide:Mod0\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~25 12 COMB LC_X10_Y7_N8 1 " "Info: 12: + IC(0.000 ns) + CELL(0.123 ns) = 16.534 ns; Loc. = LC_X10_Y7_N8; Fanout = 1; COMB Node = 'control:inst20\|lpm_divide:Mod0\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { control:inst20|lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~27 control:inst20|lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~25 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.4/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 17.349 ns control:inst20\|lpm_divide:Mod0\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~22 13 COMB LC_X10_Y7_N9 12 " "Info: 13: + IC(0.000 ns) + CELL(0.815 ns) = 17.349 ns; Loc. = LC_X10_Y7_N9; Fanout = 12; COMB Node = 'control:inst20\|lpm_divide:Mod0\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~22'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { control:inst20|lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~25 control:inst20|lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~22 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.4/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.609 ns) + CELL(0.914 ns) 20.872 ns control:inst20\|lpm_divide:Mod0\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|StageOut\[30\]~105 14 COMB LC_X10_Y6_N4 3 " "Info: 14: + IC(2.609 ns) + CELL(0.914 ns) = 20.872 ns; Loc. = LC_X10_Y6_N4; Fanout = 3; COMB Node = 'control:inst20\|lpm_divide:Mod0\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|StageOut\[30\]~105'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.523 ns" { control:inst20|lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~22 control:inst20|lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|StageOut[30]~105 } "NODE_NAME" } } { "db/alt_u_div_lie.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.4/db/alt_u_div_lie.tdf" 63 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.135 ns) + CELL(1.077 ns) 24.084 ns control:inst20\|lpm_divide:Mod0\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[2\]~38 15 COMB LC_X11_Y7_N4 3 " "Info: 15: + IC(2.135 ns) + CELL(1.077 ns) = 24.084 ns; Loc. = LC_X11_Y7_N4; Fanout = 3; COMB Node = 'control:inst20\|lpm_divide:Mod0\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[2\]~38'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.212 ns" { control:inst20|lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|StageOut[30]~105 control:inst20|lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~38 } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.4/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 25.059 ns control:inst20\|lpm_divide:Mod0\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[2\]~27 16 COMB LC_X11_Y7_N7 11 " "Info: 16: + IC(0.000 ns) + CELL(0.975 ns) = 25.059 ns; Loc. = LC_X11_Y7_N7; Fanout = 11; COMB Node = 'control:inst20\|lpm_divide:Mod0\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[2\]~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.975 ns" { control:inst20|lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~38 control:inst20|lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~27 } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.4/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.395 ns) + CELL(0.200 ns) 27.654 ns control:inst20\|lpm_divide:Mod0\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|StageOut\[36\]~26 17 COMB LC_X4_Y7_N5 3 " "Info: 17: + IC(2.395 ns) + CELL(0.200 ns) = 27.654 ns; Loc. = LC_X4_Y7_N5; Fanout = 3; COMB Node = 'control:inst20\|lpm_divide:Mod0\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|StageOut\[36\]~26'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.595 ns" { control:inst20|lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~27 control:inst20|lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|StageOut[36]~26 } "NODE_NAME" } } { "db/alt_u_div_lie.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.4/db/alt_u_div_lie.tdf" 63 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.054 ns) + CELL(0.978 ns) 31.686 ns control:inst20\|lpm_divide:Mod0\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_k7c:add_sub_6\|add_sub_cella\[2\]~35 18 COMB LC_X11_Y5_N2 2 " "Info: 18: + IC(3.054 ns) + CELL(0.978 ns) = 31.686 ns; Loc. = LC_X11_Y5_N2; Fanout = 2; COMB Node = 'control:inst20\|lpm_divide:Mod0\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_k7c:add_sub_6\|add_sub_cella\[2\]~35'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.032 ns" { control:inst20|lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|StageOut[36]~26 control:inst20|lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~35 } "NODE_NAME" } } { "db/add_sub_k7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.4/db/add_sub_k7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 31.809 ns control:inst20\|lpm_divide:Mod0\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_k7c:add_sub_6\|add_sub_cella\[2\]~37 19 COMB LC_X11_Y5_N3 1 " "Info: 19: + IC(0.000 ns) + CELL(0.123 ns) = 31.809 ns; Loc. = LC_X11_Y5_N3; Fanout = 1; COMB Node = 'control:inst20\|lpm_divide:Mod0\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_k7c:add_sub_6\|add_sub_cella\[2\]~37'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { control:inst20|lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~35 control:inst20|lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~37 } "NODE_NAME" } } { "db/add_sub_k7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.4/db/add_sub_k7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.261 ns) 32.070 ns control:inst20\|lpm_divide:Mod0\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_k7c:add_sub_6\|add_sub_cella\[2\]~45 20 COMB LC_X11_Y5_N4 1 " "Info: 20: + IC(0.000 ns) + CELL(0.261 ns) = 32.070 ns; Loc. = LC_X11_Y5_N4; Fanout = 1; COMB Node = 'control:inst20\|lpm_divide:Mod0\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_k7c:add_sub_6\|add_sub_cella\[2\]~45'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.261 ns" { control:inst20|lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~37 control:inst20|lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~45 } "NODE_NAME" } } { "db/add_sub_k7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.4/db/add_sub_k7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 33.045 ns control:inst20\|lpm_divide:Mod0\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_k7c:add_sub_6\|add_sub_cella\[2\]~32 21 COMB LC_X11_Y5_N7 3 " "Info: 21: + IC(0.000 ns) + CELL(0.975 ns) = 33.045 ns; Loc. = LC_X11_Y5_N7; Fanout = 3; COMB Node = 'control:inst20\|lpm_divide:Mod0\|lpm_divide_vnl:auto_generated\|sign_div_unsign_dkh:divider\|alt_u_div_lie:divider\|add_sub_k7c:add_sub_6\|add_sub_cella\[2\]~32'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.975 ns" { control:inst20|lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~45 control:inst20|lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~32 } "NODE_NAME" } } { "db/add_sub_k7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.4/db/add_sub_k7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.929 ns) + CELL(0.740 ns) 35.714 ns mux41a:inst6\|Y\[1\]~17 22 COMB LC_X12_Y6_N8 1 " "Info: 22: + IC(1.929 ns) + CELL(0.740 ns) = 35.714 ns; Loc. = LC_X12_Y6_N8; Fanout = 1; COMB Node = 'mux41a:inst6\|Y\[1\]~17'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.669 ns" { control:inst20|lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~32 mux41a:inst6|Y[1]~17 } "NODE_NAME" } } { "mux41a.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.4/mux41a.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.699 ns) + CELL(0.914 ns) 37.327 ns mux41a:inst6\|Y\[1\]~19 23 COMB LC_X12_Y6_N9 7 " "Info: 23: + IC(0.699 ns) + CELL(0.914 ns) = 37.327 ns; Loc. = LC_X12_Y6_N9; Fanout = 7; COMB Node = 'mux41a:inst6\|Y\[1\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.613 ns" { mux41a:inst6|Y[1]~17 mux41a:inst6|Y[1]~19 } "NODE_NAME" } } { "mux41a.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.4/mux41a.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.319 ns) + CELL(0.511 ns) 40.157 ns digital47:inst21\|Mux5~0 24 COMB LC_X12_Y3_N2 1 " "Info: 24: + IC(2.319 ns) + CELL(0.511 ns) = 40.157 ns; Loc. = LC_X12_Y3_N2; Fanout = 1; COMB Node = 'digital47:inst21\|Mux5~0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.830 ns" { mux41a:inst6|Y[1]~19 digital47:inst21|Mux5~0 } "NODE_NAME" } } { "digital47.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.4/digital47.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.035 ns) + CELL(2.322 ns) 44.514 ns D\[1\] 25 PIN PIN_53 0 " "Info: 25: + IC(2.035 ns) + CELL(2.322 ns) = 44.514 ns; Loc. = PIN_53; Fanout = 0; PIN Node = 'D\[1\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.357 ns" { digital47:inst21|Mux5~0 D[1] } "NODE_NAME" } } { "fpga.bdf" "" { Schematic "C:/Users/hp/Desktop/数电课程设计/FPGA/2.4/fpga.bdf" { { 192 1128 1304 208 "D\[6..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "16.881 ns ( 37.92 % ) " "Info: Total cell delay = 16.881 ns ( 37.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "27.633 ns ( 62.08 % ) " "Info: Total interconnect delay = 27.633 ns ( 62.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "44.514 ns" { control:inst20|NStime[4] control:inst20|lpm_divide:Div0|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1] control:inst20|lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~COUT control:inst20|lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~27 control:inst20|lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~24 control:inst20|lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~22 control:inst20|lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~18 control:inst20|lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~19 control:inst20|lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|StageOut[22]~54 control:inst20|lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~29 control:inst20|lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~27 control:inst20|lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~25 control:inst20|lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~22 control:inst20|lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|StageOut[30]~105 control:inst20|lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~38 control:inst20|lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~27 control:inst20|lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|StageOut[36]~26 control:inst20|lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~35 control:inst20|lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~37 control:inst20|lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~45 control:inst20|lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~32 mux41a:inst6|Y[1]~17 mux41a:inst6|Y[1]~19 digital47:inst21|Mux5~0 D[1] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "44.514 ns" { control:inst20|NStime[4] {} control:inst20|lpm_divide:Div0|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1] {} control:inst20|lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~COUT {} control:inst20|lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~27 {} control:inst20|lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~24 {} control:inst20|lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~22 {} control:inst20|lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~18 {} control:inst20|lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~19 {} control:inst20|lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|StageOut[22]~54 {} control:inst20|lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~29 {} control:inst20|lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~27 {} control:inst20|lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~25 {} control:inst20|lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~22 {} control:inst20|lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|StageOut[30]~105 {} control:inst20|lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~38 {} control:inst20|lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~27 {} control:inst20|lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|StageOut[36]~26 {} control:inst20|lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~35 {} control:inst20|lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~37 {} control:inst20|lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~45 {} control:inst20|lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~32 {} mux41a:inst6|Y[1]~17 {} mux41a:inst6|Y[1]~19 {} digital47:inst21|Mux5~0 {} D[1] {} } { 0.000ns 0.907ns 3.237ns 0.000ns 1.916ns 0.000ns 0.000ns 0.000ns 2.624ns 1.774ns 0.000ns 0.000ns 0.000ns 2.609ns 2.135ns 0.000ns 2.395ns 3.054ns 0.000ns 0.000ns 0.000ns 1.929ns 0.699ns 2.319ns 2.035ns } { 0.000ns 0.740ns 0.747ns 0.815ns 0.978ns 0.123ns 0.123ns 0.815ns 0.511ns 0.978ns 0.123ns 0.123ns 0.815ns 0.914ns 1.077ns 0.975ns 0.200ns 0.978ns 0.123ns 0.261ns 0.975ns 0.740ns 0.914ns 0.511ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.847 ns" { CLK div:inst11|tempQ control:inst20|NStime[4] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.847 ns" { CLK {} CLK~combout {} div:inst11|tempQ {} control:inst20|NStime[4] {} } { 0.000ns 0.000ns 1.600ns 2.872ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "44.514 ns" { control:inst20|NStime[4] control:inst20|lpm_divide:Div0|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1] control:inst20|lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~COUT control:inst20|lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~27 control:inst20|lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~24 control:inst20|lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~22 control:inst20|lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~18 control:inst20|lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~19 control:inst20|lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|StageOut[22]~54 control:inst20|lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~29 control:inst20|lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~27 control:inst20|lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~25 control:inst20|lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~22 control:inst20|lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|StageOut[30]~105 control:inst20|lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~38 control:inst20|lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~27 control:inst20|lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|StageOut[36]~26 control:inst20|lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~35 control:inst20|lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~37 control:inst20|lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~45 control:inst20|lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~32 mux41a:inst6|Y[1]~17 mux41a:inst6|Y[1]~19 digital47:inst21|Mux5~0 D[1] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "44.514 ns" { control:inst20|NStime[4] {} control:inst20|lpm_divide:Div0|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1] {} control:inst20|lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~COUT {} control:inst20|lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~27 {} control:inst20|lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~24 {} control:inst20|lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~22 {} control:inst20|lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~18 {} control:inst20|lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~19 {} control:inst20|lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|StageOut[22]~54 {} control:inst20|lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~29 {} control:inst20|lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~27 {} control:inst20|lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~25 {} control:inst20|lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~22 {} control:inst20|lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|StageOut[30]~105 {} control:inst20|lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~38 {} control:inst20|lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~27 {} control:inst20|lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|StageOut[36]~26 {} control:inst20|lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~35 {} control:inst20|lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~37 {} control:inst20|lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~45 {} control:inst20|lpm_divide:Mod0|lpm_divide_vnl:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_lie:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~32 {} mux41a:inst6|Y[1]~17 {} mux41a:inst6|Y[1]~19 {} digital47:inst21|Mux5~0 {} D[1] {} } { 0.000ns 0.907ns 3.237ns 0.000ns 1.916ns 0.000ns 0.000ns 0.000ns 2.624ns 1.774ns 0.000ns 0.000ns 0.000ns 2.609ns 2.135ns 0.000ns 2.395ns 3.054ns 0.000ns 0.000ns 0.000ns 1.929ns 0.699ns 2.319ns 2.035ns } { 0.000ns 0.740ns 0.747ns 0.815ns 0.978ns 0.123ns 0.123ns 0.815ns 0.511ns 0.978ns 0.123ns 0.123ns 0.815ns 0.914ns 1.077ns 0.975ns 0.200ns 0.978ns 0.123ns 0.261ns 0.975ns 0.740ns 0.914ns 0.511ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "control:inst20\|state\[0\] Yflash CLK 1.121 ns register " "Info: th for register \"control:inst20\|state\[0\]\" (data pin = \"Yflash\", clock pin = \"CLK\") is 1.121 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 7.847 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 7.847 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_12 44 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 44; CLK Node = 'CLK'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "fpga.bdf" "" { Schematic "C:/Users/hp/Desktop/数电课程设计/FPGA/2.4/fpga.bdf" { { 96 -264 -96 112 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.294 ns) 4.057 ns div:inst11\|tempQ 2 REG LC_X10_Y3_N3 27 " "Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X10_Y3_N3; Fanout = 27; REG Node = 'div:inst11\|tempQ'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { CLK div:inst11|tempQ } "NODE_NAME" } } { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.4/div.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.872 ns) + CELL(0.918 ns) 7.847 ns control:inst20\|state\[0\] 3 REG LC_X7_Y5_N8 18 " "Info: 3: + IC(2.872 ns) + CELL(0.918 ns) = 7.847 ns; Loc. = LC_X7_Y5_N8; Fanout = 18; REG Node = 'control:inst20\|state\[0\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.790 ns" { div:inst11|tempQ control:inst20|state[0] } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.4/control.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 43.01 % ) " "Info: Total cell delay = 3.375 ns ( 43.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.472 ns ( 56.99 % ) " "Info: Total interconnect delay = 4.472 ns ( 56.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.847 ns" { CLK div:inst11|tempQ control:inst20|state[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.847 ns" { CLK {} CLK~combout {} div:inst11|tempQ {} control:inst20|state[0] {} } { 0.000ns 0.000ns 1.600ns 2.872ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.4/control.vhd" 32 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.947 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.947 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns Yflash 1 PIN PIN_28 8 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_28; Fanout = 8; PIN Node = 'Yflash'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Yflash } "NODE_NAME" } } { "fpga.bdf" "" { Schematic "C:/Users/hp/Desktop/数电课程设计/FPGA/2.4/fpga.bdf" { { 144 40 208 160 "Yflash" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.572 ns) + CELL(1.243 ns) 6.947 ns control:inst20\|state\[0\] 2 REG LC_X7_Y5_N8 18 " "Info: 2: + IC(4.572 ns) + CELL(1.243 ns) = 6.947 ns; Loc. = LC_X7_Y5_N8; Fanout = 18; REG Node = 'control:inst20\|state\[0\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.815 ns" { Yflash control:inst20|state[0] } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.4/control.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.375 ns ( 34.19 % ) " "Info: Total cell delay = 2.375 ns ( 34.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.572 ns ( 65.81 % ) " "Info: Total interconnect delay = 4.572 ns ( 65.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.947 ns" { Yflash control:inst20|state[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.947 ns" { Yflash {} Yflash~combout {} control:inst20|state[0] {} } { 0.000ns 0.000ns 4.572ns } { 0.000ns 1.132ns 1.243ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.847 ns" { CLK div:inst11|tempQ control:inst20|state[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.847 ns" { CLK {} CLK~combout {} div:inst11|tempQ {} control:inst20|state[0] {} } { 0.000ns 0.000ns 1.600ns 2.872ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.947 ns" { Yflash control:inst20|state[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.947 ns" { Yflash {} Yflash~combout {} control:inst20|state[0] {} } { 0.000ns 0.000ns 4.572ns } { 0.000ns 1.132ns 1.243ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "187 " "Info: Peak virtual memory: 187 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 28 11:25:57 2017 " "Info: Processing ended: Thu Sep 28 11:25:57 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
