$begin 'AnsoftProject'
	Created='Thu Mar  3 12:40:43 2022'
	Product='ElectronicsDesktop'
	FileOwnedByWorkbench=false
	$begin 'Desktop'
		Version(2024, 2)
		InfrastructureVersion(1, 0)
		$begin 'FactoryHeader'
			$begin 'geometry3deditor'
				KernelVersion(2, 0)
				ProjectContainsGeometry3D='1'
			$end 'geometry3deditor'
		$end 'FactoryHeader'
	$end 'Desktop'
	UsesAdvancedFeatures=false
	NextUniqueID=0
	MoveBackwards=false
	$begin 'HFSSEnvironment'
		Version(1, 0)
	$end 'HFSSEnvironment'
	$begin 'PlanarEMEnvironment'
		Version(1, 0)
	$end 'PlanarEMEnvironment'
	$begin 'Q3DEnvironment'
		Version(1, 0)
	$end 'Q3DEnvironment'
	$begin '2DExtractorEnvironment'
		Version(1, 0)
	$end '2DExtractorEnvironment'
	$begin 'NexximEnvironment'
		Version(1, 0)
	$end 'NexximEnvironment'
	$begin 'NexximNetlistEnvironment'
		Version(1, 0)
	$end 'NexximNetlistEnvironment'
	$begin 'EmitEnvironment'
		Version(1, 0)
	$end 'EmitEnvironment'
	$begin 'Maxwell3DEnvironment'
		Version(1, 0)
	$end 'Maxwell3DEnvironment'
	$begin 'Maxwell2DEnvironment'
		Version(1, 0)
	$end 'Maxwell2DEnvironment'
	$begin 'RMxprtEnvironment'
		Version(1, 0)
	$end 'RMxprtEnvironment'
	$begin 'MaxCirEnvironment'
		Version(1, 0)
	$end 'MaxCirEnvironment'
	$begin 'SimplorerEnvironment'
		Version(1, 0)
	$end 'SimplorerEnvironment'
	$begin 'IcepakEnvironment'
		Version(1, 0)
	$end 'IcepakEnvironment'
	$begin 'MechanicalEnvironment'
		Version(1, 0)
	$end 'MechanicalEnvironment'
	$begin 'SchematicEnvironment'
		Version(1, 0)
	$end 'SchematicEnvironment'
	$begin 'geometry3deditor'
		Version(1, 0)
	$end 'geometry3deditor'
	ReadVersion=12
	$begin 'EDB'
		Path=''
		LastUpdateTimeStamp=1735913267
	$end 'EDB'
	$begin 'DesignMgrEnvironment'
		CompInstCounter=4
		GPortCounter=0
		NetCounter=0
		Alias('Ieee;Simplorer Elements\\Ieee', 'Std;Simplorer Elements\\Std', 'Basic_VHDLAMS;Simplorer Elements\\Basic Elements VHDLAMS\\Basic Elements VHDLAMS', 'Digital_Elements;Simplorer Elements\\Digital Elements\\Digital Elements', 'Transformations;Simplorer Elements\\Tools\\Transformations\\Transformations', 'HEV_VHDLAMS;Simplorer Elements\\HEV VHDLAMS\\HEV VHDLAMS', 'automotive_vda;Simplorer Elements\\VDALibs VHDLAMS\\automotive_vda', 'example_boardnet;Simplorer Elements\\VDALibs VHDLAMS\\example_boardnet', 'example_ecar;Simplorer Elements\\VDALibs VHDLAMS\\example_ecar', 'fundamentals_vda;Simplorer Elements\\VDALibs VHDLAMS\\fundamentals_vda', 'hybrid_emc_vda;Simplorer Elements\\VDALibs VHDLAMS\\hybrid_emc_vda', 'megma;Simplorer Elements\\VDALibs VHDLAMS\\megma', 'modelica_rotational;Simplorer Elements\\VDALibs VHDLAMS\\modelica_rotational', 'modelica_thermal;Simplorer Elements\\VDALibs VHDLAMS\\modelica_thermal', 'modelica_translational;Simplorer Elements\\VDALibs VHDLAMS\\modelica_translational', 'spice2vhd;Simplorer Elements\\VDALibs VHDLAMS\\spice2vhd', 'spice2vhd_devices;Simplorer Elements\\VDALibs VHDLAMS\\spice2vhd_devices', 'aircraft_electrical_vhdlams;Simplorer Elements\\Aircraft Electrical VHDLAMS\\Aircraft Electrical VHDLAMS', 'power_system_vhdlams;Simplorer Elements\\Power System VHDLAMS\\Power System VHDLAMS')
	$end 'DesignMgrEnvironment'
	$begin 'ProjectDatasets'
		NextUniqueID=1
		MoveBackwards=false
		DatasetType='ProjectDatasetType'
		$begin 'DatasetDefinitions'
			$begin '$ds1'
				ID=0
				$begin 'Coordinates'
					DimUnits[2: '', '']
					Points[4: 22, 1, 200, 0.6]
				$end 'Coordinates'
			$end '$ds1'
		$end 'DatasetDefinitions'
	$end 'ProjectDatasets'
	VariableOrders[0:]
	$begin 'Definitions'
		$begin 'Materials'
			$begin 'air'
				CoordinateSystemType='Cartesian'
				BulkOrSurfaceType=1
				$begin 'PhysicsTypes'
					set('Electromagnetic', 'Thermal')
				$end 'PhysicsTypes'
				permittivity='1.0006'
				dielectric_loss_tangent='0'
				thermal_conductivity='0.0261'
				mass_density='1.1614'
				specific_heat='1005'
				thermal_expansion_coefficient='0.00333'
				diffusivity='2.92e-05'
				molecular_mass='0.028966'
				viscosity='1.853e-05'
				ModTime=1637920968
				Library=''
				LibLocation='Project'
				ModSinceLib=true
			$end 'air'
			$begin 'Al-Extruded'
				CoordinateSystemType='Cartesian'
				BulkOrSurfaceType=1
				$begin 'PhysicsTypes'
					set('Thermal')
				$end 'PhysicsTypes'
				$begin 'AttachedData'
					$begin 'MatAppearanceData'
						property_data='appearance_data'
						Red=232
						Green=235
						Blue=235
					$end 'MatAppearanceData'
				$end 'AttachedData'
				thermal_conductivity='205'
				mass_density='2800'
				specific_heat='900'
				youngs_modulus='69000000000'
				poissons_ratio='0.33'
				thermal_expansion_coefficient='2.277e-06'
				$begin 'thermal_material_type'
					property_type='ChoiceProperty'
					Choice='Solid'
				$end 'thermal_material_type'
				$begin 'clarity_type'
					property_type='ChoiceProperty'
					Choice='Opaque'
				$end 'clarity_type'
				ModTime=1592011950
				Library='Materials'
				LibLocation='Project'
				ModSinceLib=true
			$end 'Al-Extruded'
			$begin 'BOTTOM_FILL'
				CoordinateSystemType='Cartesian'
				BulkOrSurfaceType=1
				$begin 'PhysicsTypes'
					set('Electromagnetic')
				$end 'PhysicsTypes'
				permittivity='4.5'
				permeability='1'
				dielectric_loss_tangent='0'
				ModTime=1443452637
				Library=''
				LibLocation='Project'
				ModSinceLib=true
			$end 'BOTTOM_FILL'
			$begin 'copper'
				CoordinateSystemType='Cartesian'
				BulkOrSurfaceType=1
				$begin 'PhysicsTypes'
					set('Electromagnetic', 'Thermal')
				$end 'PhysicsTypes'
				permeability='1'
				conductivity='59590000'
				thermal_conductivity='400'
				mass_density='8933'
				specific_heat='385'
				thermal_expansion_coefficient='1.77e-05'
				ModTime=1637920968
				Library=''
				LibLocation='Project'
				ModSinceLib=true
			$end 'copper'
			$begin 'COPPER_1'
				CoordinateSystemType='Cartesian'
				BulkOrSurfaceType=1
				$begin 'PhysicsTypes'
					set('Electromagnetic', 'Thermal')
				$end 'PhysicsTypes'
				conductivity='59590000'
				thermal_conductivity='387.6'
				mass_density='8933'
				specific_heat='397'
				ModTime=1581085552
				Library=''
				LibLocation='Project'
				ModSinceLib=true
			$end 'COPPER_1'
			$begin 'FR-4'
				CoordinateSystemType='Cartesian'
				BulkOrSurfaceType=1
				$begin 'PhysicsTypes'
					set('Electromagnetic', 'Thermal')
				$end 'PhysicsTypes'
				permittivity='3.86'
				permeability='1'
				conductivity='0'
				dielectric_loss_tangent='0.024'
				thermal_conductivity='0.35'
				mass_density='1250'
				specific_heat='1300'
				ModTime=1581085552
				Library=''
				LibLocation='Project'
				ModSinceLib=true
			$end 'FR-4'
			$begin 'FR-4_1'
				CoordinateSystemType='Cartesian'
				BulkOrSurfaceType=1
				$begin 'PhysicsTypes'
					set('Electromagnetic', 'Thermal')
				$end 'PhysicsTypes'
				permittivity='4.5'
				permeability='1'
				conductivity='0'
				dielectric_loss_tangent='0.035'
				thermal_conductivity='0.35'
				mass_density='1250'
				specific_heat='1300'
				ModTime=1581085552
				Library=''
				LibLocation='Project'
				ModSinceLib=true
			$end 'FR-4_1'
			$begin 'FR-4_2'
				CoordinateSystemType='Cartesian'
				BulkOrSurfaceType=1
				$begin 'PhysicsTypes'
					set('Electromagnetic', 'Thermal')
				$end 'PhysicsTypes'
				permittivity='4.34'
				permeability='1'
				conductivity='0'
				dielectric_loss_tangent='0.018'
				thermal_conductivity='0.35'
				mass_density='1250'
				specific_heat='1300'
				ModTime=1581085552
				Library=''
				LibLocation='Project'
				ModSinceLib=true
			$end 'FR-4_2'
			$begin 'FR-4_3'
				CoordinateSystemType='Cartesian'
				BulkOrSurfaceType=1
				$begin 'PhysicsTypes'
					set('Electromagnetic', 'Thermal')
				$end 'PhysicsTypes'
				permittivity='3.86'
				permeability='1'
				conductivity='0'
				dielectric_loss_tangent='0.024'
				thermal_conductivity='0.35'
				mass_density='1250'
				specific_heat='1300'
				ModTime=1581085550
				Library=''
				LibLocation='Project'
				ModSinceLib=true
			$end 'FR-4_3'
			$begin 'FR4_epoxy'
				CoordinateSystemType='Cartesian'
				BulkOrSurfaceType=1
				$begin 'PhysicsTypes'
					set('Electromagnetic', 'Thermal')
				$end 'PhysicsTypes'
				permittivity='4.4'
				dielectric_loss_tangent='0.02'
				thermal_conductivity='0.294'
				mass_density='1900'
				specific_heat='1150'
				thermal_expansion_coefficient='1.5e-05'
				ModTime=1637920968
				Library=''
				LibLocation='Project'
				ModSinceLib=true
			$end 'FR4_epoxy'
			$begin 'pec'
				CoordinateSystemType='Cartesian'
				BulkOrSurfaceType=1
				$begin 'PhysicsTypes'
					set('Electromagnetic')
				$end 'PhysicsTypes'
				$begin 'AttachedData'
					$begin 'MatAppearanceData'
						property_data='appearance_data'
						Red=247
						Green=242
						Blue=232
					$end 'MatAppearanceData'
				$end 'AttachedData'
				conductivity='1e+30'
				ModTime=1499970477
				Library='Materials'
				LibLocation='Project'
				ModSinceLib=true
			$end 'pec'
			$begin 'PWR_FILL'
				CoordinateSystemType='Cartesian'
				BulkOrSurfaceType=1
				$begin 'PhysicsTypes'
					set('Electromagnetic')
				$end 'PhysicsTypes'
				permittivity='4.5'
				permeability='1'
				conductivity='0'
				dielectric_loss_tangent='0.035'
				ModTime=1443452637
				Library=''
				LibLocation='Project'
				ModSinceLib=true
			$end 'PWR_FILL'
			$begin 'solder'
				CoordinateSystemType='Cartesian'
				BulkOrSurfaceType=1
				$begin 'PhysicsTypes'
					set('Electromagnetic', 'Thermal')
				$end 'PhysicsTypes'
				permeability='1'
				conductivity='7000000'
				thermal_conductivity='48'
				mass_density='8000'
				specific_heat='167'
				thermal_expansion_coefficient='1.59e-06'
				ModTime=1637920968
				Library=''
				LibLocation='Project'
				ModSinceLib=true
			$end 'solder'
			$begin 'SolderMask'
				CoordinateSystemType='Cartesian'
				BulkOrSurfaceType=1
				$begin 'PhysicsTypes'
					set('Electromagnetic', 'Thermal')
				$end 'PhysicsTypes'
				permittivity='3.1'
				dielectric_loss_tangent='0.035'
				thermal_conductivity='0.26'
				mass_density='1570'
				specific_heat='1140'
				thermal_expansion_coefficient='6e-05'
				ModTime=1637920968
				Library=''
				LibLocation='Project'
				ModSinceLib=true
			$end 'SolderMask'
			$begin 'TOP_FILL'
				CoordinateSystemType='Cartesian'
				BulkOrSurfaceType=1
				$begin 'PhysicsTypes'
					set('Electromagnetic')
				$end 'PhysicsTypes'
				permittivity='4.5'
				permeability='1'
				dielectric_loss_tangent='0'
				ModTime=1443452637
				Library=''
				LibLocation='Project'
				ModSinceLib=true
			$end 'TOP_FILL'
		$end 'Materials'
		$begin 'SurfaceMaterials'
			$begin 'Steel-oxidised-surface'
				CoordinateSystemType='Cartesian'
				BulkOrSurfaceType=2
				$begin 'PhysicsTypes'
					set('Thermal')
				$end 'PhysicsTypes'
				surface_emissivity='0.8'
				ModTime=1461288057
				Library='SurfaceMaterials'
				LibLocation='SysLibrary'
				ModSinceLib=false
			$end 'Steel-oxidised-surface'
		$end 'SurfaceMaterials'
		$begin 'Scripts'
		$end 'Scripts'
		$begin 'Symbols'
			$begin '602433-075'
				ModTime=1443452640
				Library=''
				ModSinceLib=false
				LibLocation='Project'
				HighestLevel=1
				Normalize=true
				InitialLevels(0, 1)
				$begin 'PinDef'
					Pin('1', -0.00508, 0, 0, 'N', 0, 0.00254, false, 0, true, '', true, false, '1', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(-0.00508, 0.000635, 0, 4, 5, false, 'Arial', 0, '1', false, false, ExtentRect(0, 0, 0, 0, -0.00508, 0.00113792000000018, 0.000670560000000244, 0.00167640000000061, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('2', 0.00508, 0, 3.14159265358979, 'N', 0, 0.00254, false, 0, true, '', true, false, '2', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(0.00508, 0.000635, 0, 4, 5, false, 'Arial', 0, '2', false, false, ExtentRect(0, 0, 0, 0, 0.00508, 0.00113792000000018, 0.000670560000000244, 0.00167640000000061, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'Graphics'
					Rect(0, 1, 0, 0, -0.00211666666666667, 0, 0.000423333333333333, 0.000423333333333333, 0, 0, 0)
					Rect(0, 0, 0, 0, 0, 0, 0.00508, 0.00508, 0, 0, 0)
				$end 'Graphics'
			$end '602433-075'
			$begin '602433-081'
				ModTime=1443452640
				Library=''
				ModSinceLib=false
				LibLocation='Project'
				HighestLevel=1
				Normalize=true
				InitialLevels(0, 1)
				$begin 'PinDef'
					Pin('1', -0.00508, 0, 0, 'N', 0, 0.00254, false, 0, true, '', true, false, '1', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(-0.00508, 0.000635, 0, 4, 5, false, 'Arial', 0, '1', false, false, ExtentRect(0, 0, 0, 0, -0.00508, 0.00113792000000018, 0.000670560000000244, 0.00167640000000061, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('2', 0.00508, 0, 3.14159265358979, 'N', 0, 0.00254, false, 0, true, '', true, false, '2', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(0.00508, 0.000635, 0, 4, 5, false, 'Arial', 0, '2', false, false, ExtentRect(0, 0, 0, 0, 0.00508, 0.00113792000000018, 0.000670560000000244, 0.00167640000000061, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'Graphics'
					Rect(0, 1, 0, 0, -0.00211666666666667, 0, 0.000423333333333333, 0.000423333333333333, 0, 0, 0)
					Rect(0, 0, 0, 0, 0, 0, 0.00508, 0.00508, 0, 0, 0)
				$end 'Graphics'
			$end '602433-081'
			$begin '644066-030'
				ModTime=1443452640
				Library=''
				ModSinceLib=false
				LibLocation='Project'
				HighestLevel=1
				Normalize=true
				InitialLevels(0, 1)
				$begin 'PinDef'
					Pin('1', -0.00508, 0, 0, 'N', 0, 0.00254, false, 0, true, '', true, false, '1', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(-0.00508, 0.000635, 0, 4, 5, false, 'Arial', 0, '1', false, false, ExtentRect(0, 0, 0, 0, -0.00508, 0.00113792000000018, 0.000670560000000244, 0.00167640000000061, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('2', 0.00508, 0, 3.14159265358979, 'N', 0, 0.00254, false, 0, true, '', true, false, '2', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(0.00508, 0.000635, 0, 4, 5, false, 'Arial', 0, '2', false, false, ExtentRect(0, 0, 0, 0, 0.00508, 0.00113792000000018, 0.000670560000000244, 0.00167640000000061, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'Graphics'
					Rect(0, 1, 0, 0, -0.00211666666666667, 0, 0.000423333333333333, 0.000423333333333333, 0, 0, 0)
					Rect(0, 0, 0, 0, 0, 0, 0.00508, 0.00508, 0, 0, 0)
				$end 'Graphics'
			$end '644066-030'
			$begin '644066-115'
				ModTime=1443452640
				Library=''
				ModSinceLib=false
				LibLocation='Project'
				HighestLevel=1
				Normalize=true
				InitialLevels(0, 1)
				$begin 'PinDef'
					Pin('1', -0.00508, 0, 0, 'N', 0, 0.00254, false, 0, true, '', true, false, '1', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(-0.00508, 0.000635, 0, 4, 5, false, 'Arial', 0, '1', false, false, ExtentRect(0, 0, 0, 0, -0.00508, 0.00113792000000018, 0.000670560000000244, 0.00167640000000061, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('2', 0.00508, 0, 3.14159265358979, 'N', 0, 0.00254, false, 0, true, '', true, false, '2', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(0.00508, 0.000635, 0, 4, 5, false, 'Arial', 0, '2', false, false, ExtentRect(0, 0, 0, 0, 0.00508, 0.00113792000000018, 0.000670560000000244, 0.00167640000000061, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'Graphics'
					Rect(0, 1, 0, 0, -0.00211666666666667, 0, 0.000423333333333333, 0.000423333333333333, 0, 0, 0)
					Rect(0, 0, 0, 0, 0, 0, 0.00508, 0.00508, 0, 0, 0)
				$end 'Graphics'
			$end '644066-115'
			$begin 'A36095-045'
				ModTime=1443452640
				Library=''
				ModSinceLib=false
				LibLocation='Project'
				HighestLevel=1
				Normalize=true
				InitialLevels(0, 1)
				$begin 'PinDef'
					Pin('1', -0.00508, 0, 0, 'N', 0, 0.00254, false, 0, true, '', true, false, '1', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(-0.00508, 0.000635, 0, 4, 5, false, 'Arial', 0, '1', false, false, ExtentRect(0, 0, 0, 0, -0.00508, 0.00113792000000018, 0.000670560000000244, 0.00167640000000061, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('2', 0.00508, 0, 3.14159265358979, 'N', 0, 0.00254, false, 0, true, '', true, false, '2', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(0.00508, 0.000635, 0, 4, 5, false, 'Arial', 0, '2', false, false, ExtentRect(0, 0, 0, 0, 0.00508, 0.00113792000000018, 0.000670560000000244, 0.00167640000000061, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'Graphics'
					Rect(0, 1, 0, 0, -0.00211666666666667, 0, 0.000423333333333333, 0.000423333333333333, 0, 0, 0)
					Rect(0, 0, 0, 0, 0, 0, 0.00508, 0.00508, 0, 0, 0)
				$end 'Graphics'
			$end 'A36095-045'
			$begin 'A36096-027'
				ModTime=1443452640
				Library=''
				ModSinceLib=false
				LibLocation='Project'
				HighestLevel=1
				Normalize=true
				InitialLevels(0, 1)
				$begin 'PinDef'
					Pin('1', -0.00508, 0, 0, 'N', 0, 0.00254, false, 0, true, '', true, false, '1', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(-0.00508, 0.000635, 0, 4, 5, false, 'Arial', 0, '1', false, false, ExtentRect(0, 0, 0, 0, -0.00508, 0.00113792000000018, 0.000670560000000244, 0.00167640000000061, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('2', 0.00508, 0, 3.14159265358979, 'N', 0, 0.00254, false, 0, true, '', true, false, '2', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(0.00508, 0.000635, 0, 4, 5, false, 'Arial', 0, '2', false, false, ExtentRect(0, 0, 0, 0, 0.00508, 0.00113792000000018, 0.000670560000000244, 0.00167640000000061, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'Graphics'
					Rect(0, 1, 0, 0, -0.00211666666666667, 0, 0.000423333333333333, 0.000423333333333333, 0, 0, 0)
					Rect(0, 0, 0, 0, 0, 0, 0.00508, 0.00508, 0, 0, 0)
				$end 'Graphics'
			$end 'A36096-027'
			$begin 'A36096-030'
				ModTime=1443452640
				Library=''
				ModSinceLib=false
				LibLocation='Project'
				HighestLevel=1
				Normalize=true
				InitialLevels(0, 1)
				$begin 'PinDef'
					Pin('1', -0.00508, 0, 0, 'N', 0, 0.00254, false, 0, true, '', true, false, '1', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(-0.00508, 0.000635, 0, 4, 5, false, 'Arial', 0, '1', false, false, ExtentRect(0, 0, 0, 0, -0.00508, 0.00113792000000018, 0.000670560000000244, 0.00167640000000061, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('2', 0.00508, 0, 3.14159265358979, 'N', 0, 0.00254, false, 0, true, '', true, false, '2', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(0.00508, 0.000635, 0, 4, 5, false, 'Arial', 0, '2', false, false, ExtentRect(0, 0, 0, 0, 0.00508, 0.00113792000000018, 0.000670560000000244, 0.00167640000000061, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'Graphics'
					Rect(0, 1, 0, 0, -0.00211666666666667, 0, 0.000423333333333333, 0.000423333333333333, 0, 0, 0)
					Rect(0, 0, 0, 0, 0, 0, 0.00508, 0.00508, 0, 0, 0)
				$end 'Graphics'
			$end 'A36096-030'
			$begin 'A36096-046'
				ModTime=1443452640
				Library=''
				ModSinceLib=false
				LibLocation='Project'
				HighestLevel=1
				Normalize=true
				InitialLevels(0, 1)
				$begin 'PinDef'
					Pin('1', -0.00508, 0, 0, 'N', 0, 0.00254, false, 0, true, '', true, false, '1', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(-0.00508, 0.000635, 0, 4, 5, false, 'Arial', 0, '1', false, false, ExtentRect(0, 0, 0, 0, -0.00508, 0.00113792000000018, 0.000670560000000244, 0.00167640000000061, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('2', 0.00508, 0, 3.14159265358979, 'N', 0, 0.00254, false, 0, true, '', true, false, '2', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(0.00508, 0.000635, 0, 4, 5, false, 'Arial', 0, '2', false, false, ExtentRect(0, 0, 0, 0, 0.00508, 0.00113792000000018, 0.000670560000000244, 0.00167640000000061, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'Graphics'
					Rect(0, 1, 0, 0, -0.00211666666666667, 0, 0.000423333333333333, 0.000423333333333333, 0, 0, 0)
					Rect(0, 0, 0, 0, 0, 0, 0.00508, 0.00508, 0, 0, 0)
				$end 'Graphics'
			$end 'A36096-046'
			$begin 'A36096-108'
				ModTime=1443452640
				Library=''
				ModSinceLib=false
				LibLocation='Project'
				HighestLevel=1
				Normalize=true
				InitialLevels(0, 1)
				$begin 'PinDef'
					Pin('1', -0.00508, 0, 0, 'N', 0, 0.00254, false, 0, true, '', true, false, '1', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(-0.00508, 0.000635, 0, 4, 5, false, 'Arial', 0, '1', false, false, ExtentRect(0, 0, 0, 0, -0.00508, 0.00113792000000018, 0.000670560000000244, 0.00167640000000061, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('2', 0.00508, 0, 3.14159265358979, 'N', 0, 0.00254, false, 0, true, '', true, false, '2', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(0.00508, 0.000635, 0, 4, 5, false, 'Arial', 0, '2', false, false, ExtentRect(0, 0, 0, 0, 0.00508, 0.00113792000000018, 0.000670560000000244, 0.00167640000000061, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'Graphics'
					Rect(0, 1, 0, 0, -0.00211666666666667, 0, 0.000423333333333333, 0.000423333333333333, 0, 0, 0)
					Rect(0, 0, 0, 0, 0, 0, 0.00508, 0.00508, 0, 0, 0)
				$end 'Graphics'
			$end 'A36096-108'
			$begin 'A93548-014'
				ModTime=1443452640
				Library=''
				ModSinceLib=false
				LibLocation='Project'
				HighestLevel=1
				Normalize=true
				InitialLevels(0, 1)
				$begin 'PinDef'
					Pin('1', -0.00508, 0, 0, 'N', 0, 0.00254, false, 0, true, '', true, false, '1', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(-0.00508, 0.000635, 0, 4, 5, false, 'Arial', 0, '1', false, false, ExtentRect(0, 0, 0, 0, -0.00508, 0.00113792000000018, 0.000670560000000244, 0.00167640000000061, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('2', 0.00508, 0, 3.14159265358979, 'N', 0, 0.00254, false, 0, true, '', true, false, '2', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(0.00508, 0.000635, 0, 4, 5, false, 'Arial', 0, '2', false, false, ExtentRect(0, 0, 0, 0, 0.00508, 0.00113792000000018, 0.000670560000000244, 0.00167640000000061, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'Graphics'
					Rect(0, 1, 0, 0, -0.00211666666666667, 0, 0.000423333333333333, 0.000423333333333333, 0, 0, 0)
					Rect(0, 0, 0, 0, 0, 0, 0.00508, 0.00508, 0, 0, 0)
				$end 'Graphics'
			$end 'A93548-014'
			$begin 'A93548-034'
				ModTime=1443452640
				Library=''
				ModSinceLib=false
				LibLocation='Project'
				HighestLevel=1
				Normalize=true
				InitialLevels(0, 1)
				$begin 'PinDef'
					Pin('1', -0.00508, 0, 0, 'N', 0, 0.00254, false, 0, true, '', true, false, '1', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(-0.00508, 0.000635, 0, 4, 5, false, 'Arial', 0, '1', false, false, ExtentRect(0, 0, 0, 0, -0.00508, 0.00113792000000018, 0.000670560000000244, 0.00167640000000061, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('2', 0.00508, 0, 3.14159265358979, 'N', 0, 0.00254, false, 0, true, '', true, false, '2', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(0.00508, 0.000635, 0, 4, 5, false, 'Arial', 0, '2', false, false, ExtentRect(0, 0, 0, 0, 0.00508, 0.00113792000000018, 0.000670560000000244, 0.00167640000000061, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'Graphics'
					Rect(0, 1, 0, 0, -0.00211666666666667, 0, 0.000423333333333333, 0.000423333333333333, 0, 0, 0)
					Rect(0, 0, 0, 0, 0, 0, 0.00508, 0.00508, 0, 0, 0)
				$end 'Graphics'
			$end 'A93548-034'
			$begin 'A93548-056'
				ModTime=1443452640
				Library=''
				ModSinceLib=false
				LibLocation='Project'
				HighestLevel=1
				Normalize=true
				InitialLevels(0, 1)
				$begin 'PinDef'
					Pin('1', -0.00508, 0, 0, 'N', 0, 0.00254, false, 0, true, '', true, false, '1', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(-0.00508, 0.000635, 0, 4, 5, false, 'Arial', 0, '1', false, false, ExtentRect(0, 0, 0, 0, -0.00508, 0.00113792000000018, 0.000670560000000244, 0.00167640000000061, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('2', 0.00508, 0, 3.14159265358979, 'N', 0, 0.00254, false, 0, true, '', true, false, '2', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(0.00508, 0.000635, 0, 4, 5, false, 'Arial', 0, '2', false, false, ExtentRect(0, 0, 0, 0, 0.00508, 0.00113792000000018, 0.000670560000000244, 0.00167640000000061, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'Graphics'
					Rect(0, 1, 0, 0, -0.00211666666666667, 0, 0.000423333333333333, 0.000423333333333333, 0, 0, 0)
					Rect(0, 0, 0, 0, 0, 0, 0.00508, 0.00508, 0, 0, 0)
				$end 'Graphics'
			$end 'A93548-056'
			$begin 'A93548-202'
				ModTime=1443452640
				Library=''
				ModSinceLib=false
				LibLocation='Project'
				HighestLevel=1
				Normalize=true
				InitialLevels(0, 1)
				$begin 'PinDef'
					Pin('1', -0.00508, 0, 0, 'N', 0, 0.00254, false, 0, true, '', true, false, '1', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(-0.00508, 0.000635, 0, 4, 5, false, 'Arial', 0, '1', false, false, ExtentRect(0, 0, 0, 0, -0.00508, 0.00113792000000018, 0.000670560000000244, 0.00167640000000061, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('2', 0.00508, 0, 3.14159265358979, 'N', 0, 0.00254, false, 0, true, '', true, false, '2', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(0.00508, 0.000635, 0, 4, 5, false, 'Arial', 0, '2', false, false, ExtentRect(0, 0, 0, 0, 0.00508, 0.00113792000000018, 0.000670560000000244, 0.00167640000000061, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'Graphics'
					Rect(0, 1, 0, 0, -0.00211666666666667, 0, 0.000423333333333333, 0.000423333333333333, 0, 0, 0)
					Rect(0, 0, 0, 0, 0, 0, 0.00508, 0.00508, 0, 0, 0)
				$end 'Graphics'
			$end 'A93548-202'
			$begin 'A93549-023'
				ModTime=1443452640
				Library=''
				ModSinceLib=false
				LibLocation='Project'
				HighestLevel=1
				Normalize=true
				InitialLevels(0, 1)
				$begin 'PinDef'
					Pin('1', -0.00508, 0, 0, 'N', 0, 0.00254, false, 0, true, '', true, false, '1', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(-0.00508, 0.000635, 0, 4, 5, false, 'Arial', 0, '1', false, false, ExtentRect(0, 0, 0, 0, -0.00508, 0.00113792000000018, 0.000670560000000244, 0.00167640000000061, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('2', 0.00508, 0, 3.14159265358979, 'N', 0, 0.00254, false, 0, true, '', true, false, '2', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(0.00508, 0.000635, 0, 4, 5, false, 'Arial', 0, '2', false, false, ExtentRect(0, 0, 0, 0, 0.00508, 0.00113792000000018, 0.000670560000000244, 0.00167640000000061, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'Graphics'
					Rect(0, 1, 0, 0, -0.00211666666666667, 0, 0.000423333333333333, 0.000423333333333333, 0, 0, 0)
					Rect(0, 0, 0, 0, 0, 0, 0.00508, 0.00508, 0, 0, 0)
				$end 'Graphics'
			$end 'A93549-023'
			$begin 'C83410-012'
				ModTime=1443452640
				Library=''
				ModSinceLib=false
				LibLocation='Project'
				HighestLevel=1
				Normalize=true
				InitialLevels(0, 1)
				$begin 'PinDef'
					Pin('1', -0.00508, 0, 0, 'N', 0, 0.00254, false, 0, true, '', true, false, '1', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(-0.00508, 0.000635, 0, 4, 5, false, 'Arial', 0, '1', false, false, ExtentRect(0, 0, 0, 0, -0.00508, 0.00113792000000018, 0.000670560000000244, 0.00167640000000061, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('2', 0.00508, 0, 3.14159265358979, 'N', 0, 0.00254, false, 0, true, '', true, false, '2', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(0.00508, 0.000635, 0, 4, 5, false, 'Arial', 0, '2', false, false, ExtentRect(0, 0, 0, 0, 0.00508, 0.00113792000000018, 0.000670560000000244, 0.00167640000000061, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'Graphics'
					Rect(0, 1, 0, 0, -0.00211666666666667, 0, 0.000423333333333333, 0.000423333333333333, 0, 0, 0)
					Rect(0, 0, 0, 0, 0, 0, 0.00508, 0.00508, 0, 0, 0)
				$end 'Graphics'
			$end 'C83410-012'
			$begin 'cutout3'
				ModTime=1581084623
				Library=''
				ModSinceLib=false
				LibLocation='Project'
				HighestLevel=1
				Normalize=false
				InitialLevels(0, 1)
				$begin 'PinDef'
					Pin('J3B2.2.USBH2_DN_CH', -0.00508, 0, 0, 'N', 0, 0.00254, false, 0, true, '', true, false, 'J3B2.2.USBH2_DN_CH', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(-0.00508, 0.000635, 0, 4, 5, false, 'Arial', 0, 'J3B2.2.USBH2_DN_CH', false, false, ExtentRect(0, 0, 0, 0, -0.00508, 0.00113792000000018, 0.0139141200000051, 0.00167640000000061, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('J3B2.3.USBH2_DP_CH', 0.00508, 0, 3.14159265358979, 'N', 0, 0.00254, false, 0, true, '', true, false, 'J3B2.3.USBH2_DP_CH', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(0.00508, 0.000635, 0, 4, 5, false, 'Arial', 0, 'J3B2.3.USBH2_DP_CH', false, false, ExtentRect(0, 0, 0, 0, 0.00508, 0.00113792000000018, 0.013746480000005, 0.00167640000000061, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('L3M1.2.USBH2_DP_CH', -0.00508, -0.00254, 0, 'N', 0, 0.00254, false, 0, true, '', true, false, 'L3M1.2.USBH2_DP_CH', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(-0.00508, -0.001905, 0, 4, 5, false, 'Arial', 0, 'L3M1.2.USBH2_DP_CH', false, false, ExtentRect(0, 0, 0, 0, -0.00508, -0.00140207999999982, 0.0140817600000051, 0.00167640000000061, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('L3M1.3.USBH2_DN_CH', 0.00508, -0.00254, 3.14159265358979, 'N', 0, 0.00254, false, 0, true, '', true, false, 'L3M1.3.USBH2_DN_CH', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(0.00508, -0.001905, 0, 4, 5, false, 'Arial', 0, 'L3M1.3.USBH2_DN_CH', false, false, ExtentRect(0, 0, 0, 0, 0.00508, -0.00140207999999982, 0.0142494000000052, 0.00167640000000061, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'Graphics'
					Rect(0, 0, 0, 0, 0, -0.00127, 0.00508, 0.00762, 0, 0, 0)
					Rect(0, 1, 0, 0, -0.00211666666666667, 0, 0.000423333333333333, 0.000423333333333334, 0, 0, 0)
					Rect(0, 1, 0, 0, -0.00211666666666667, -4.33680868994202e-19, 0.000423333333333334, 0.000423333333333333, 0, 0, 0)
				$end 'Graphics'
			$end 'cutout3'
			$begin 'E16347-001'
				ModTime=1443452640
				Library=''
				ModSinceLib=false
				LibLocation='Project'
				HighestLevel=1
				Normalize=true
				InitialLevels(0, 1)
				$begin 'PinDef'
					Pin('1', -0.00508, 0, 0, 'N', 0, 0.00254, false, 0, true, '', true, false, '1', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(-0.00508, 0.000635, 0, 4, 5, false, 'Arial', 0, '1', false, false, ExtentRect(0, 0, 0, 0, -0.00508, 0.00113792000000018, 0.000670560000000244, 0.00167640000000061, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('2', 0.00508, 0, 3.14159265358979, 'N', 0, 0.00254, false, 0, true, '', true, false, '2', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(0.00508, 0.000635, 0, 4, 5, false, 'Arial', 0, '2', false, false, ExtentRect(0, 0, 0, 0, 0.00508, 0.00113792000000018, 0.000670560000000244, 0.00167640000000061, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'Graphics'
					Rect(0, 1, 0, 0, -0.00211666666666667, 0, 0.000423333333333333, 0.000423333333333333, 0, 0, 0)
					Rect(0, 0, 0, 0, 0, 0, 0.00508, 0.00508, 0, 0, 0)
				$end 'Graphics'
			$end 'E16347-001'
			$begin 'E53905-001'
				ModTime=1443452640
				Library=''
				ModSinceLib=false
				LibLocation='Project'
				HighestLevel=1
				Normalize=true
				InitialLevels(0, 1)
				$begin 'PinDef'
					Pin('1', -0.00508, 0, 0, 'N', 0, 0.00254, false, 0, true, '', true, false, '1', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(-0.00508, 0.000635, 0, 4, 5, false, 'Arial', 0, '1', false, false, ExtentRect(0, 0, 0, 0, -0.00508, 0.00113792000000018, 0.000670560000000244, 0.00167640000000061, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('2', -0.00508, -0.00254, 0, 'N', 0, 0.00254, false, 0, true, '', true, false, '2', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(-0.00508, -0.001905, 0, 4, 5, false, 'Arial', 0, '2', false, false, ExtentRect(0, 0, 0, 0, -0.00508, -0.00140207999999982, 0.000670560000000244, 0.00167640000000061, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('3', 0.00508, 0, 3.14159265358979, 'N', 0, 0.00254, false, 0, true, '', true, false, '3', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(0.00508, 0.000635, 0, 4, 5, false, 'Arial', 0, '3', false, false, ExtentRect(0, 0, 0, 0, 0.00508, 0.00113792000000018, 0.000670560000000244, 0.00167640000000061, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('4', 0.00508, -0.00254, 3.14159265358979, 'N', 0, 0.00254, false, 0, true, '', true, false, '4', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(0.00508, -0.001905, 0, 4, 5, false, 'Arial', 0, '4', false, false, ExtentRect(0, 0, 0, 0, 0.00508, -0.00140207999999982, 0.000670560000000244, 0.00167640000000061, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'Graphics'
					Rect(0, 1, 0, 0, -0.00211666666666667, -8.67361737988404e-19, 0.000423333333333333, 0.000423333333333333, 0, 0, 0)
					Rect(0, 0, 0, 0, 0, -0.00127, 0.00508, 0.00762, 0, 0, 0)
				$end 'Graphics'
			$end 'E53905-001'
			$begin 'E78606-001'
				ModTime=1443452640
				Library=''
				ModSinceLib=false
				LibLocation='Project'
				HighestLevel=1
				Normalize=true
				InitialLevels(0, 1)
				$begin 'PinDef'
					Pin('1', -0.00508, 0, 0, 'N', 0, 0.00254, false, 0, true, '', true, false, '1', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(-0.00508, 0.000635, 0, 4, 5, false, 'Arial', 0, '1', false, false, ExtentRect(0, 0, 0, 0, -0.00508, 0.00113792000000018, 0.000670560000000244, 0.00167640000000061, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('2', 0.00508, 0, 3.14159265358979, 'N', 0, 0.00254, false, 0, true, '', true, false, '2', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(0.00508, 0.000635, 0, 4, 5, false, 'Arial', 0, '2', false, false, ExtentRect(0, 0, 0, 0, 0.00508, 0.00113792000000018, 0.000670560000000244, 0.00167640000000061, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'Graphics'
					Rect(0, 1, 0, 0, -0.00211666666666667, 0, 0.000423333333333333, 0.000423333333333333, 0, 0, 0)
					Rect(0, 0, 0, 0, 0, 0, 0.00508, 0.00508, 0, 0, 0)
				$end 'Graphics'
			$end 'E78606-001'
			$begin 'FlipChip_TopBot'
				ModTime=1646307553
				CE=0
				Library=''
				ModSinceLib=false
				LibLocation='Project'
				HighestLevel=1
				Normalize=false
				InitialLevels(0, 1)
				$begin 'PinDef'
					Pin('RXDATA7+_FCHIP_T18', -0.01016, 0.11684, 0, 'N', 0, 0.00254, false, 0, true, '', true, false, 'RXDATA7+_FCHIP_T18', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(-0.01016, 0.117475, 0, 4, 5, false, 'Arial', 0, 'RXDATA7+_FCHIP_T18', false, false, ExtentRect(0, 0, 0, 0, -0.01016, 0.118356944444448, 0.0163391812866151, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('RXDATA7+_BGA_L11', -0.01016, 0.1143, 0, 'N', 0, 0.00254, false, 0, true, '', true, false, 'RXDATA7+_BGA_L11', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(-0.01016, 0.114935, 0, 4, 5, false, 'Arial', 0, 'RXDATA7+_BGA_L11', false, false, ExtentRect(0, 0, 0, 0, -0.01016, 0.115816944444448, 0.0148538011696501, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('FCHIP_A1_FCHIP_A1', -0.01016, 0.11176, 0, 'N', 0, 0.00254, false, 0, true, '', true, false, 'FCHIP_A1_FCHIP_A1', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(-0.01016, 0.112395, 0, 4, 5, false, 'Arial', 0, 'FCHIP_A1_FCHIP_A1', false, false, ExtentRect(0, 0, 0, 0, -0.01016, 0.113276944444448, 0.0153179824562016, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('FCHIP_A1_BGA_C3', -0.01016, 0.10922, 0, 'N', 0, 0.00254, false, 0, true, '', true, false, 'FCHIP_A1_BGA_C3', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(-0.01016, 0.109855, 0, 4, 5, false, 'Arial', 0, 'FCHIP_A1_BGA_C3', false, false, ExtentRect(0, 0, 0, 0, -0.01016, 0.110736944444448, 0.0140182748538572, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('FCHIP_A18_FCHIP_A18', -0.01016, 0.10668, 0, 'N', 0, 0.00254, false, 0, true, '', true, false, 'FCHIP_A18_FCHIP_A18', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(-0.01016, 0.107315, 0, 4, 5, false, 'Arial', 0, 'FCHIP_A18_FCHIP_A18', false, false, ExtentRect(0, 0, 0, 0, -0.01016, 0.108196944444448, 0.0169890350877873, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('FCHIP_A18_BGA_C10', -0.01016, 0.10414, 0, 'N', 0, 0.00254, false, 0, true, '', true, false, 'FCHIP_A18_BGA_C10', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(-0.01016, 0.104775, 0, 4, 5, false, 'Arial', 0, 'FCHIP_A18_BGA_C10', false, false, ExtentRect(0, 0, 0, 0, -0.01016, 0.105656944444448, 0.0156893274854429, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('FCHIP_V1_FCHIP_V1', -0.01016, 0.1016, 0, 'N', 0, 0.00254, false, 0, true, '', true, false, 'FCHIP_V1_FCHIP_V1', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(-0.01016, 0.102235, 0, 4, 5, false, 'Arial', 0, 'FCHIP_V1_FCHIP_V1', false, false, ExtentRect(0, 0, 0, 0, -0.01016, 0.103116944444448, 0.0153179824562016, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('FCHIP_V1_BGA_K3', -0.01016, 0.09906, 0, 'N', 0, 0.00254, false, 0, true, '', true, false, 'FCHIP_V1_BGA_K3', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(-0.01016, 0.099695, 0, 4, 5, false, 'Arial', 0, 'FCHIP_V1_BGA_K3', false, false, ExtentRect(0, 0, 0, 0, -0.01016, 0.100576944444448, 0.0139254385965469, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('FCHIP_V18_FCHIP_V18', -0.01016, 0.09652, 0, 'N', 0, 0.00254, false, 0, true, '', true, false, 'FCHIP_V18_FCHIP_V18', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(-0.01016, 0.097155, 0, 4, 5, false, 'Arial', 0, 'FCHIP_V18_FCHIP_V18', false, false, ExtentRect(0, 0, 0, 0, -0.01016, 0.098036944444448, 0.0169890350877873, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('FCHIP_V18_BGA_K10', -0.01016, 0.09398, 0, 'N', 0, 0.00254, false, 0, true, '', true, false, 'FCHIP_V18_BGA_K10', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(-0.01016, 0.094615, 0, 4, 5, false, 'Arial', 0, 'FCHIP_V18_BGA_K10', false, false, ExtentRect(0, 0, 0, 0, -0.01016, 0.095496944444448, 0.0155964912281326, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('FCHIP_U16_FCHIP_U16', -0.01016, 0.09144, 0, 'N', 0, 0.00254, false, 0, true, '', true, false, 'FCHIP_U16_FCHIP_U16', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(-0.01016, 0.092075, 0, 4, 5, false, 'Arial', 0, 'FCHIP_U16_FCHIP_U16', false, false, ExtentRect(0, 0, 0, 0, -0.01016, 0.092956944444448, 0.0169890350877873, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('FCHIP_U16_BGA_L9', -0.01016, 0.0889, 0, 'N', 0, 0.00254, false, 0, true, '', true, false, 'FCHIP_U16_BGA_L9', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(-0.01016, 0.089535, 0, 4, 5, false, 'Arial', 0, 'FCHIP_U16_BGA_L9', false, false, ExtentRect(0, 0, 0, 0, -0.01016, 0.090416944444448, 0.0145752923977191, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('FCHIP_U14_FCHIP_U14', -0.01016, 0.08636, 0, 'N', 0, 0.00254, false, 0, true, '', true, false, 'FCHIP_U14_FCHIP_U14', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(-0.01016, 0.086995, 0, 4, 5, false, 'Arial', 0, 'FCHIP_U14_FCHIP_U14', false, false, ExtentRect(0, 0, 0, 0, -0.01016, 0.087876944444448, 0.0169890350877873, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('FCHIP_U14_BGA_L8', -0.01016, 0.08382, 0, 'N', 0, 0.00254, false, 0, true, '', true, false, 'FCHIP_U14_BGA_L8', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(-0.01016, 0.084455, 0, 4, 5, false, 'Arial', 0, 'FCHIP_U14_BGA_L8', false, false, ExtentRect(0, 0, 0, 0, -0.01016, 0.085336944444448, 0.0145752923977191, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('FCHIP_U13_FCHIP_U13', -0.01016, 0.08128, 0, 'N', 0, 0.00254, false, 0, true, '', true, false, 'FCHIP_U13_FCHIP_U13', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(-0.01016, 0.081915, 0, 4, 5, false, 'Arial', 0, 'FCHIP_U13_FCHIP_U13', false, false, ExtentRect(0, 0, 0, 0, -0.01016, 0.082796944444448, 0.0169890350877873, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('FCHIP_U13_BGA_K7', -0.01016, 0.07874, 0, 'N', 0, 0.00254, false, 0, true, '', true, false, 'FCHIP_U13_BGA_K7', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(-0.01016, 0.079375, 0, 4, 5, false, 'Arial', 0, 'FCHIP_U13_BGA_K7', false, false, ExtentRect(0, 0, 0, 0, -0.01016, 0.080256944444448, 0.0147609649123397, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('FCHIP_U6_FCHIP_U6', -0.01016, 0.0762, 0, 'N', 0, 0.00254, false, 0, true, '', true, false, 'FCHIP_U6_FCHIP_U6', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(-0.01016, 0.076835, 0, 4, 5, false, 'Arial', 0, 'FCHIP_U6_FCHIP_U6', false, false, ExtentRect(0, 0, 0, 0, -0.01016, 0.077716944444448, 0.0153179824562016, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('FCHIP_U6_BGA_K6', -0.01016, 0.07366, 0, 'N', 0, 0.00254, false, 0, true, '', true, false, 'FCHIP_U6_BGA_K6', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(-0.01016, 0.074295, 0, 4, 5, false, 'Arial', 0, 'FCHIP_U6_BGA_K6', false, false, ExtentRect(0, 0, 0, 0, -0.01016, 0.075176944444448, 0.0139254385965469, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('FCHIP_U5_FCHIP_U5', -0.01016, 0.07112, 0, 'N', 0, 0.00254, false, 0, true, '', true, false, 'FCHIP_U5_FCHIP_U5', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(-0.01016, 0.071755, 0, 4, 5, false, 'Arial', 0, 'FCHIP_U5_FCHIP_U5', false, false, ExtentRect(0, 0, 0, 0, -0.01016, 0.072636944444448, 0.0153179824562016, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('FCHIP_U5_BGA_L5', -0.01016, 0.06858, 0, 'N', 0, 0.00254, false, 0, true, '', true, false, 'FCHIP_U5_BGA_L5', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(-0.01016, 0.069215, 0, 4, 5, false, 'Arial', 0, 'FCHIP_U5_BGA_L5', false, false, ExtentRect(0, 0, 0, 0, -0.01016, 0.070096944444448, 0.0137397660819263, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('FCHIP_U3_FCHIP_U3', -0.01016, 0.06604, 0, 'N', 0, 0.00254, false, 0, true, '', true, false, 'FCHIP_U3_FCHIP_U3', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(-0.01016, 0.066675, 0, 4, 5, false, 'Arial', 0, 'FCHIP_U3_FCHIP_U3', false, false, ExtentRect(0, 0, 0, 0, -0.01016, 0.067556944444448, 0.0153179824562016, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('FCHIP_U3_BGA_L4', -0.01016, 0.0635, 0, 'N', 0, 0.00254, false, 0, true, '', true, false, 'FCHIP_U3_BGA_L4', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(-0.01016, 0.064135, 0, 4, 5, false, 'Arial', 0, 'FCHIP_U3_BGA_L4', false, false, ExtentRect(0, 0, 0, 0, -0.01016, 0.065016944444448, 0.0137397660819263, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('FCHIP_T17_FCHIP_T17', -0.01016, 0.06096, 0, 'N', 0, 0.00254, false, 0, true, '', true, false, 'FCHIP_T17_FCHIP_T17', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(-0.01016, 0.061595, 0, 4, 5, false, 'Arial', 0, 'FCHIP_T17_FCHIP_T17', false, false, ExtentRect(0, 0, 0, 0, -0.01016, 0.062476944444448, 0.016617690058546, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('FCHIP_T2_FCHIP_T2', -0.01016, 0.05842, 0, 'N', 0, 0.00254, false, 0, true, '', true, false, 'FCHIP_T2_FCHIP_T2', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(-0.01016, 0.059055, 0, 4, 5, false, 'Arial', 0, 'FCHIP_T2_FCHIP_T2', false, false, ExtentRect(0, 0, 0, 0, -0.01016, 0.059936944444448, 0.0149466374269604, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('FCHIP_R17_FCHIP_R17', -0.01016, 0.05588, 0, 'N', 0, 0.00254, false, 0, true, '', true, false, 'FCHIP_R17_FCHIP_R17', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(-0.01016, 0.056515, 0, 4, 5, false, 'Arial', 0, 'FCHIP_R17_FCHIP_R17', false, false, ExtentRect(0, 0, 0, 0, -0.01016, 0.057396944444448, 0.0169890350877873, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('FCHIP_R2_FCHIP_R2', -0.01016, 0.05334, 0, 'N', 0, 0.00254, false, 0, true, '', true, false, 'FCHIP_R2_FCHIP_R2', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(-0.01016, 0.053975, 0, 4, 5, false, 'Arial', 0, 'FCHIP_R2_FCHIP_R2', false, false, ExtentRect(0, 0, 0, 0, -0.01016, 0.054856944444448, 0.0153179824562016, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('FCHIP_P17_FCHIP_P17', -0.01016, 0.0508, 0, 'N', 0, 0.00254, false, 0, true, '', true, false, 'FCHIP_P17_FCHIP_P17', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(-0.01016, 0.051435, 0, 4, 5, false, 'Arial', 0, 'FCHIP_P17_FCHIP_P17', false, false, ExtentRect(0, 0, 0, 0, -0.01016, 0.052316944444448, 0.0169890350877873, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('FCHIP_P2_FCHIP_P2', -0.01016, 0.04826, 0, 'N', 0, 0.00254, false, 0, true, '', true, false, 'FCHIP_P2_FCHIP_P2', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(-0.01016, 0.048895, 0, 4, 5, false, 'Arial', 0, 'FCHIP_P2_FCHIP_P2', false, false, ExtentRect(0, 0, 0, 0, -0.01016, 0.049776944444448, 0.0153179824562016, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('FCHIP_N17_FCHIP_N17', -0.01016, 0.04572, 0, 'N', 0, 0.00254, false, 0, true, '', true, false, 'FCHIP_N17_FCHIP_N17', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(-0.01016, 0.046355, 0, 4, 5, false, 'Arial', 0, 'FCHIP_N17_FCHIP_N17', false, false, ExtentRect(0, 0, 0, 0, -0.01016, 0.047236944444448, 0.0169890350877873, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('FCHIP_N2_FCHIP_N2', -0.01016, 0.04318, 0, 'N', 0, 0.00254, false, 0, true, '', true, false, 'FCHIP_N2_FCHIP_N2', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(-0.01016, 0.043815, 0, 4, 5, false, 'Arial', 0, 'FCHIP_N2_FCHIP_N2', false, false, ExtentRect(0, 0, 0, 0, -0.01016, 0.044696944444448, 0.0153179824562016, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('FCHIP_M17_FCHIP_M17', -0.01016, 0.04064, 0, 'N', 0, 0.00254, false, 0, true, '', true, false, 'FCHIP_M17_FCHIP_M17', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(-0.01016, 0.041275, 0, 4, 5, false, 'Arial', 0, 'FCHIP_M17_FCHIP_M17', false, false, ExtentRect(0, 0, 0, 0, -0.01016, 0.042156944444448, 0.0173603801170285, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('FCHIP_M17_BGA_G10', -0.01016, 0.0381, 0, 'N', 0, 0.00254, false, 0, true, '', true, false, 'FCHIP_M17_BGA_G10', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(-0.01016, 0.038735, 0, 4, 5, false, 'Arial', 0, 'FCHIP_M17_BGA_G10', false, false, ExtentRect(0, 0, 0, 0, -0.01016, 0.039616944444448, 0.0158750000000635, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('FCHIP_M2_FCHIP_M2', -0.01016, 0.03556, 0, 'N', 0, 0.00254, false, 0, true, '', true, false, 'FCHIP_M2_FCHIP_M2', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(-0.01016, 0.036195, 0, 4, 5, false, 'Arial', 0, 'FCHIP_M2_FCHIP_M2', false, false, ExtentRect(0, 0, 0, 0, -0.01016, 0.037076944444448, 0.0156893274854429, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('FCHIP_M2_BGA_G3', -0.01016, 0.03302, 0, 'N', 0, 0.00254, false, 0, true, '', true, false, 'FCHIP_M2_BGA_G3', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(-0.01016, 0.033655, 0, 4, 5, false, 'Arial', 0, 'FCHIP_M2_BGA_G3', false, false, ExtentRect(0, 0, 0, 0, -0.01016, 0.034536944444448, 0.0142039473684779, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('FCHIP_L17_FCHIP_L17', -0.01016, 0.03048, 0, 'N', 0, 0.00254, false, 0, true, '', true, false, 'FCHIP_L17_FCHIP_L17', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(-0.01016, 0.031115, 0, 4, 5, false, 'Arial', 0, 'FCHIP_L17_FCHIP_L17', false, false, ExtentRect(0, 0, 0, 0, -0.01016, 0.031996944444448, 0.016617690058546, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('FCHIP_L2_FCHIP_L2', -0.01016, 0.02794, 0, 'N', 0, 0.00254, false, 0, true, '', true, false, 'FCHIP_L2_FCHIP_L2', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(-0.01016, 0.028575, 0, 4, 5, false, 'Arial', 0, 'FCHIP_L2_FCHIP_L2', false, false, ExtentRect(0, 0, 0, 0, -0.01016, 0.029456944444448, 0.0149466374269604, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('FCHIP_K17_FCHIP_K17', -0.01016, 0.0254, 0, 'N', 0, 0.00254, false, 0, true, '', true, false, 'FCHIP_K17_FCHIP_K17', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(-0.01016, 0.026035, 0, 4, 5, false, 'Arial', 0, 'FCHIP_K17_FCHIP_K17', false, false, ExtentRect(0, 0, 0, 0, -0.01016, 0.026916944444448, 0.0169890350877873, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('FCHIP_K17_BGA_G11', -0.01016, 0.02286, 0, 'N', 0, 0.00254, false, 0, true, '', true, false, 'FCHIP_K17_BGA_G11', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(-0.01016, 0.023495, 0, 4, 5, false, 'Arial', 0, 'FCHIP_K17_BGA_G11', false, false, ExtentRect(0, 0, 0, 0, -0.01016, 0.024376944444448, 0.0155964912281326, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('FCHIP_K2_FCHIP_K2', -0.01016, 0.02032, 0, 'N', 0, 0.00254, false, 0, true, '', true, false, 'FCHIP_K2_FCHIP_K2', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(-0.01016, 0.020955, 0, 4, 5, false, 'Arial', 0, 'FCHIP_K2_FCHIP_K2', false, false, ExtentRect(0, 0, 0, 0, -0.01016, 0.021836944444448, 0.0153179824562016, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('FCHIP_K2_BGA_G2', -0.01016, 0.01778, 0, 'N', 0, 0.00254, false, 0, true, '', true, false, 'FCHIP_K2_BGA_G2', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(-0.01016, 0.018415, 0, 4, 5, false, 'Arial', 0, 'FCHIP_K2_BGA_G2', false, false, ExtentRect(0, 0, 0, 0, -0.01016, 0.019296944444448, 0.0140182748538572, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('FCHIP_J17_FCHIP_J17', -0.01016, 0.01524, 0, 'N', 0, 0.00254, false, 0, true, '', true, false, 'FCHIP_J17_FCHIP_J17', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(-0.01016, 0.015875, 0, 4, 5, false, 'Arial', 0, 'FCHIP_J17_FCHIP_J17', false, false, ExtentRect(0, 0, 0, 0, -0.01016, 0.016756944444448, 0.016617690058546, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('FCHIP_J2_FCHIP_J2', -0.01016, 0.0127, 0, 'N', 0, 0.00254, false, 0, true, '', true, false, 'FCHIP_J2_FCHIP_J2', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(-0.01016, 0.013335, 0, 4, 5, false, 'Arial', 0, 'FCHIP_J2_FCHIP_J2', false, false, ExtentRect(0, 0, 0, 0, -0.01016, 0.014216944444448, 0.0149466374269604, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('FCHIP_H17_FCHIP_H17', -0.01016, 0.01016, 0, 'N', 0, 0.00254, false, 0, true, '', true, false, 'FCHIP_H17_FCHIP_H17', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(-0.01016, 0.010795, 0, 4, 5, false, 'Arial', 0, 'FCHIP_H17_FCHIP_H17', false, false, ExtentRect(0, 0, 0, 0, -0.01016, 0.011676944444448, 0.0169890350877873, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('FCHIP_H17_BGA_F10', -0.01016, 0.00762, 0, 'N', 0, 0.00254, false, 0, true, '', true, false, 'FCHIP_H17_BGA_F10', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(-0.01016, 0.008255, 0, 4, 5, false, 'Arial', 0, 'FCHIP_H17_BGA_F10', false, false, ExtentRect(0, 0, 0, 0, -0.01016, 0.00913694444444797, 0.0155036549708222, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('FCHIP_H2_FCHIP_H2', -0.01016, 0.00508, 0, 'N', 0, 0.00254, false, 0, true, '', true, false, 'FCHIP_H2_FCHIP_H2', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(-0.01016, 0.005715, 0, 4, 5, false, 'Arial', 0, 'FCHIP_H2_FCHIP_H2', false, false, ExtentRect(0, 0, 0, 0, -0.01016, 0.00659694444444797, 0.0153179824562016, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('FCHIP_H2_BGA_F3', -0.01016, 0.00254, 0, 'N', 0, 0.00254, false, 0, true, '', true, false, 'FCHIP_H2_BGA_F3', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(-0.01016, 0.00317500000000001, 0, 4, 5, false, 'Arial', 0, 'FCHIP_H2_BGA_F3', false, false, ExtentRect(0, 0, 0, 0, -0.01016, 0.00405694444444798, 0.0138326023392366, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('FCHIP_G17_FCHIP_G17', -0.01016, 0, 0, 'N', 0, 0.00254, false, 0, true, '', true, false, 'FCHIP_G17_FCHIP_G17', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(-0.01016, 0.000634999999999997, 0, 4, 5, false, 'Arial', 0, 'FCHIP_G17_FCHIP_G17', false, false, ExtentRect(0, 0, 0, 0, -0.01016, 0.00151694444444797, 0.0171747076024079, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('FCHIP_G2_FCHIP_G2', -0.01016, -0.00254, 0, 'N', 0, 0.00254, false, 0, true, '', true, false, 'FCHIP_G2_FCHIP_G2', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(-0.01016, -0.001905, 0, 4, 5, false, 'Arial', 0, 'FCHIP_G2_FCHIP_G2', false, false, ExtentRect(0, 0, 0, 0, -0.01016, -0.00102305555555203, 0.0155036549708222, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('FCHIP_F17_FCHIP_F17', -0.01016, -0.00508, 0, 'N', 0, 0.00254, false, 0, true, '', true, false, 'FCHIP_F17_FCHIP_F17', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(-0.01016, -0.004445, 0, 4, 5, false, 'Arial', 0, 'FCHIP_F17_FCHIP_F17', false, false, ExtentRect(0, 0, 0, 0, -0.01016, -0.00356305555555203, 0.0168033625731666, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('FCHIP_F17_BGA_E11', -0.01016, -0.00762, 0, 'N', 0, 0.00254, false, 0, true, '', true, false, 'FCHIP_F17_BGA_E11', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(-0.01016, -0.00698500000000001, 0, 4, 5, false, 'Arial', 0, 'FCHIP_F17_BGA_E11', false, false, ExtentRect(0, 0, 0, 0, -0.01016, -0.00610305555555204, 0.0154108187135119, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('FCHIP_F2_FCHIP_F2', -0.01016, -0.01016, 0, 'N', 0, 0.00254, false, 0, true, '', true, false, 'FCHIP_F2_FCHIP_F2', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(-0.01016, -0.00952500000000001, 0, 4, 5, false, 'Arial', 0, 'FCHIP_F2_FCHIP_F2', false, false, ExtentRect(0, 0, 0, 0, -0.01016, -0.00864305555555204, 0.015132309941581, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('FCHIP_F2_BGA_E2', -0.01016, -0.0127, 0, 'N', 0, 0.00254, false, 0, true, '', true, false, 'FCHIP_F2_BGA_E2', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(-0.01016, -0.012065, 0, 4, 5, false, 'Arial', 0, 'FCHIP_F2_BGA_E2', false, false, ExtentRect(0, 0, 0, 0, -0.01016, -0.011183055555552, 0.0138326023392366, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('FCHIP_E17_FCHIP_E17', -0.01016, -0.01524, 0, 'N', 0, 0.00254, false, 0, true, '', true, false, 'FCHIP_E17_FCHIP_E17', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(-0.01016, -0.014605, 0, 4, 5, false, 'Arial', 0, 'FCHIP_E17_FCHIP_E17', false, false, ExtentRect(0, 0, 0, 0, -0.01016, -0.013723055555552, 0.0169890350877873, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('FCHIP_E2_FCHIP_E2', -0.01016, -0.01778, 0, 'N', 0, 0.00254, false, 0, true, '', true, false, 'FCHIP_E2_FCHIP_E2', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(-0.01016, -0.017145, 0, 4, 5, false, 'Arial', 0, 'FCHIP_E2_FCHIP_E2', false, false, ExtentRect(0, 0, 0, 0, -0.01016, -0.016263055555552, 0.0153179824562016, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('FCHIP_D17_FCHIP_D17', -0.01016, -0.02032, 0, 'N', 0, 0.00254, false, 0, true, '', true, false, 'FCHIP_D17_FCHIP_D17', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(-0.01016, -0.019685, 0, 4, 5, false, 'Arial', 0, 'FCHIP_D17_FCHIP_D17', false, false, ExtentRect(0, 0, 0, 0, -0.01016, -0.018803055555552, 0.0171747076024079, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('FCHIP_D2_FCHIP_D2', -0.01016, -0.02286, 0, 'N', 0, 0.00254, false, 0, true, '', true, false, 'FCHIP_D2_FCHIP_D2', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(-0.01016, -0.022225, 0, 4, 5, false, 'Arial', 0, 'FCHIP_D2_FCHIP_D2', false, false, ExtentRect(0, 0, 0, 0, -0.01016, -0.021343055555552, 0.0155036549708222, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('FCHIP_C17_FCHIP_C17', -0.01016, -0.0254, 0, 'N', 0, 0.00254, false, 0, true, '', true, false, 'FCHIP_C17_FCHIP_C17', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(-0.01016, -0.024765, 0, 4, 5, false, 'Arial', 0, 'FCHIP_C17_FCHIP_C17', false, false, ExtentRect(0, 0, 0, 0, -0.01016, -0.023883055555552, 0.0171747076024079, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('FCHIP_C17_BGA_D11', -0.01016, -0.02794, 0, 'N', 0, 0.00254, false, 0, true, '', true, false, 'FCHIP_C17_BGA_D11', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(-0.01016, -0.027305, 0, 4, 5, false, 'Arial', 0, 'FCHIP_C17_BGA_D11', false, false, ExtentRect(0, 0, 0, 0, -0.01016, -0.026423055555552, 0.0156893274854429, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('FCHIP_C2_FCHIP_C2', -0.01016, -0.03048, 0, 'N', 0, 0.00254, false, 0, true, '', true, false, 'FCHIP_C2_FCHIP_C2', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(-0.01016, -0.029845, 0, 4, 5, false, 'Arial', 0, 'FCHIP_C2_FCHIP_C2', false, false, ExtentRect(0, 0, 0, 0, -0.01016, -0.028963055555552, 0.0155036549708222, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('FCHIP_C2_BGA_D2', -0.01016, -0.03302, 0, 'N', 0, 0.00254, false, 0, true, '', true, false, 'FCHIP_C2_BGA_D2', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(-0.01016, -0.032385, 0, 4, 5, false, 'Arial', 0, 'FCHIP_C2_BGA_D2', false, false, ExtentRect(0, 0, 0, 0, -0.01016, -0.031503055555552, 0.0141111111111676, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('FCHIP_B15_FCHIP_B15', -0.01016, -0.03556, 0, 'N', 0, 0.00254, false, 0, true, '', true, false, 'FCHIP_B15_FCHIP_B15', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(-0.01016, -0.034925, 0, 4, 5, false, 'Arial', 0, 'FCHIP_B15_FCHIP_B15', false, false, ExtentRect(0, 0, 0, 0, -0.01016, -0.034043055555552, 0.0169890350877873, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('FCHIP_B15_BGA_B9', -0.01016, -0.0381, 0, 'N', 0, 0.00254, false, 0, true, '', true, false, 'FCHIP_B15_BGA_B9', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(-0.01016, -0.037465, 0, 4, 5, false, 'Arial', 0, 'FCHIP_B15_BGA_B9', false, false, ExtentRect(0, 0, 0, 0, -0.01016, -0.036583055555552, 0.0147609649123397, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('FCHIP_A13_FCHIP_A13', -0.01016, -0.04064, 0, 'N', 0, 0.00254, false, 0, true, '', true, false, 'FCHIP_A13_FCHIP_A13', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(-0.01016, -0.040005, 0, 4, 5, false, 'Arial', 0, 'FCHIP_A13_FCHIP_A13', false, false, ExtentRect(0, 0, 0, 0, -0.01016, -0.039123055555552, 0.0169890350877873, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('FCHIP_A13_BGA_B7', -0.01016, -0.04318, 0, 'N', 0, 0.00254, false, 0, true, '', true, false, 'FCHIP_A13_BGA_B7', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(-0.01016, -0.042545, 0, 4, 5, false, 'Arial', 0, 'FCHIP_A13_BGA_B7', false, false, ExtentRect(0, 0, 0, 0, -0.01016, -0.041663055555552, 0.0147609649123397, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('FCHIP_A12_FCHIP_A12', -0.01016, -0.04572, 0, 'N', 0, 0.00254, false, 0, true, '', true, false, 'FCHIP_A12_FCHIP_A12', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(-0.01016, -0.045085, 0, 4, 5, false, 'Arial', 0, 'FCHIP_A12_FCHIP_A12', false, false, ExtentRect(0, 0, 0, 0, -0.01016, -0.044203055555552, 0.0169890350877873, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('FCHIP_A12_BGA_C7', -0.01016, -0.04826, 0, 'N', 0, 0.00254, false, 0, true, '', true, false, 'FCHIP_A12_BGA_C7', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(-0.01016, -0.047625, 0, 4, 5, false, 'Arial', 0, 'FCHIP_A12_BGA_C7', false, false, ExtentRect(0, 0, 0, 0, -0.01016, -0.046743055555552, 0.0148538011696501, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('RXDATA5-_FCHIP_N18', -0.01016, -0.0508, 0, 'N', 0, 0.00254, false, 0, true, '', true, false, 'RXDATA5-_FCHIP_N18', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(-0.01016, -0.050165, 0, 4, 5, false, 'Arial', 0, 'RXDATA5-_FCHIP_N18', false, false, ExtentRect(0, 0, 0, 0, -0.01016, -0.049283055555552, 0.0161535087719944, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('RXDATA5-_BGA_L12', -0.01016, -0.05334, 0, 'N', 0, 0.00254, false, 0, true, '', true, false, 'RXDATA5-_BGA_L12', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(-0.01016, -0.052705, 0, 4, 5, false, 'Arial', 0, 'RXDATA5-_BGA_L12', false, false, ExtentRect(0, 0, 0, 0, -0.01016, -0.051823055555552, 0.0145752923977191, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('RXDATA7-_FCHIP_U18', -0.01016, -0.05588, 0, 'N', 0, 0.00254, false, 0, true, '', true, false, 'RXDATA7-_FCHIP_U18', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(-0.01016, -0.055245, 0, 4, 5, false, 'Arial', 0, 'RXDATA7-_FCHIP_U18', false, false, ExtentRect(0, 0, 0, 0, -0.01016, -0.054363055555552, 0.0161535087719944, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('RXDATA7-_BGA_L10', -0.01016, -0.05842, 0, 'N', 0, 0.00254, false, 0, true, '', true, false, 'RXDATA7-_BGA_L10', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(-0.01016, -0.057785, 0, 4, 5, false, 'Arial', 0, 'RXDATA7-_BGA_L10', false, false, ExtentRect(0, 0, 0, 0, -0.01016, -0.056903055555552, 0.0145752923977191, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('FCHIP_V16_FCHIP_V16', -0.01016, -0.06096, 0, 'N', 0, 0.00254, false, 0, true, '', true, false, 'FCHIP_V16_FCHIP_V16', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(-0.01016, -0.060325, 0, 4, 5, false, 'Arial', 0, 'FCHIP_V16_FCHIP_V16', false, false, ExtentRect(0, 0, 0, 0, -0.01016, -0.059443055555552, 0.0169890350877873, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('FCHIP_V16_BGA_M9', -0.01016, -0.0635, 0, 'N', 0, 0.00254, false, 0, true, '', true, false, 'FCHIP_V16_BGA_M9', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(-0.01016, -0.062865, 0, 4, 5, false, 'Arial', 0, 'FCHIP_V16_BGA_M9', false, false, ExtentRect(0, 0, 0, 0, -0.01016, -0.061983055555552, 0.0149466374269604, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('FCHIP_V13_FCHIP_V13', -0.01016, -0.06604, 0, 'N', 0, 0.00254, false, 0, true, '', true, false, 'FCHIP_V13_FCHIP_V13', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(-0.01016, -0.065405, 0, 4, 5, false, 'Arial', 0, 'FCHIP_V13_FCHIP_V13', false, false, ExtentRect(0, 0, 0, 0, -0.01016, -0.064523055555552, 0.0169890350877873, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('FCHIP_V13_BGA_L7', -0.01016, -0.06858, 0, 'N', 0, 0.00254, false, 0, true, '', true, false, 'FCHIP_V13_BGA_L7', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(-0.01016, -0.067945, 0, 4, 5, false, 'Arial', 0, 'FCHIP_V13_BGA_L7', false, false, ExtentRect(0, 0, 0, 0, -0.01016, -0.067063055555552, 0.0145752923977191, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('FCHIP_V12_FCHIP_V12', -0.01016, -0.07112, 0, 'N', 0, 0.00254, false, 0, true, '', true, false, 'FCHIP_V12_FCHIP_V12', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(-0.01016, -0.070485, 0, 4, 5, false, 'Arial', 0, 'FCHIP_V12_FCHIP_V12', false, false, ExtentRect(0, 0, 0, 0, -0.01016, -0.069603055555552, 0.0169890350877873, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('FCHIP_V7_FCHIP_V7', -0.01016, -0.07366, 0, 'N', 0, 0.00254, false, 0, true, '', true, false, 'FCHIP_V7_FCHIP_V7', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(-0.01016, -0.073025, 0, 4, 5, false, 'Arial', 0, 'FCHIP_V7_FCHIP_V7', false, false, ExtentRect(0, 0, 0, 0, -0.01016, -0.072143055555552, 0.0153179824562016, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('FCHIP_V6_FCHIP_V6', -0.01016, -0.0762, 0, 'N', 0, 0.00254, false, 0, true, '', true, false, 'FCHIP_V6_FCHIP_V6', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(-0.01016, -0.075565, 0, 4, 5, false, 'Arial', 0, 'FCHIP_V6_FCHIP_V6', false, false, ExtentRect(0, 0, 0, 0, -0.01016, -0.074683055555552, 0.0153179824562016, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('FCHIP_V6_BGA_L6', -0.01016, -0.07874, 0, 'N', 0, 0.00254, false, 0, true, '', true, false, 'FCHIP_V6_BGA_L6', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(-0.01016, -0.078105, 0, 4, 5, false, 'Arial', 0, 'FCHIP_V6_BGA_L6', false, false, ExtentRect(0, 0, 0, 0, -0.01016, -0.077223055555552, 0.0137397660819263, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('FCHIP_V3_FCHIP_V3', -0.01016, -0.08128, 0, 'N', 0, 0.00254, false, 0, true, '', true, false, 'FCHIP_V3_FCHIP_V3', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(-0.01016, -0.080645, 0, 4, 5, false, 'Arial', 0, 'FCHIP_V3_FCHIP_V3', false, false, ExtentRect(0, 0, 0, 0, -0.01016, -0.079763055555552, 0.0153179824562016, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('FCHIP_V3_BGA_M4', -0.01016, -0.08382, 0, 'N', 0, 0.00254, false, 0, true, '', true, false, 'FCHIP_V3_BGA_M4', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(-0.01016, -0.083185, 0, 4, 5, false, 'Arial', 0, 'FCHIP_V3_BGA_M4', false, false, ExtentRect(0, 0, 0, 0, -0.01016, -0.082303055555552, 0.0141111111111676, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('TXDATA7+_FCHIP_U1', -0.01016, -0.08636, 0, 'N', 0, 0.00254, false, 0, true, '', true, false, 'TXDATA7+_FCHIP_U1', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(-0.01016, -0.085725, 0, 4, 5, false, 'Arial', 0, 'TXDATA7+_FCHIP_U1', false, false, ExtentRect(0, 0, 0, 0, -0.01016, -0.084843055555552, 0.0155036549708222, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('TXDATA7+_BGA_L3', -0.01016, -0.0889, 0, 'N', 0, 0.00254, false, 0, true, '', true, false, 'TXDATA7+_BGA_L3', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(-0.01016, -0.088265, 0, 4, 5, false, 'Arial', 0, 'TXDATA7+_BGA_L3', false, false, ExtentRect(0, 0, 0, 0, -0.01016, -0.087383055555552, 0.0139254385965469, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('TXDATA7-_FCHIP_T1', -0.01016, -0.09144, 0, 'N', 0, 0.00254, false, 0, true, '', true, false, 'TXDATA7-_FCHIP_T1', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(-0.01016, -0.090805, 0, 4, 5, false, 'Arial', 0, 'TXDATA7-_FCHIP_T1', false, false, ExtentRect(0, 0, 0, 0, -0.01016, -0.089923055555552, 0.0149466374269604, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('TXDATA7-_BGA_L2', -0.01016, -0.09398, 0, 'N', 0, 0.00254, false, 0, true, '', true, false, 'TXDATA7-_BGA_L2', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(-0.01016, -0.093345, 0, 4, 5, false, 'Arial', 0, 'TXDATA7-_BGA_L2', false, false, ExtentRect(0, 0, 0, 0, -0.01016, -0.092463055555552, 0.0135540935673057, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('TXDATA5-_FCHIP_N1', -0.01016, -0.09652, 0, 'N', 0, 0.00254, false, 0, true, '', true, false, 'TXDATA5-_FCHIP_N1', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(-0.01016, -0.095885, 0, 4, 5, false, 'Arial', 0, 'TXDATA5-_FCHIP_N1', false, false, ExtentRect(0, 0, 0, 0, -0.01016, -0.095003055555552, 0.015132309941581, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('TXDATA5-_BGA_L1', -0.01016, -0.09906, 0, 'N', 0, 0.00254, false, 0, true, '', true, false, 'TXDATA5-_BGA_L1', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(-0.01016, -0.098425, 0, 4, 5, false, 'Arial', 0, 'TXDATA5-_BGA_L1', false, false, ExtentRect(0, 0, 0, 0, -0.01016, -0.097543055555552, 0.0135540935673057, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('RXDATA5+_FCHIP_M18', -0.01016, -0.1016, 0, 'N', 0, 0.00254, false, 0, true, '', true, false, 'RXDATA5+_FCHIP_M18', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(-0.01016, -0.100965, 0, 4, 5, false, 'Arial', 0, 'RXDATA5+_FCHIP_M18', false, false, ExtentRect(0, 0, 0, 0, -0.01016, -0.100083055555552, 0.0167105263158563, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('RXDATA5+_BGA_K12', -0.01016, -0.10414, 0, 'N', 0, 0.00254, false, 0, true, '', true, false, 'RXDATA5+_BGA_K12', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(-0.01016, -0.103505, 0, 4, 5, false, 'Arial', 0, 'RXDATA5+_BGA_K12', false, false, ExtentRect(0, 0, 0, 0, -0.01016, -0.102623055555552, 0.015132309941581, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('RXDATA6-_FCHIP_R18', -0.01016, -0.10668, 0, 'N', 0, 0.00254, false, 0, true, '', true, false, 'RXDATA6-_FCHIP_R18', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(-0.01016, -0.106045, 0, 4, 5, false, 'Arial', 0, 'RXDATA6-_FCHIP_R18', false, false, ExtentRect(0, 0, 0, 0, -0.01016, -0.105163055555552, 0.0161535087719944, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('RXDATA6-_BGA_K11', -0.01016, -0.10922, 0, 'N', 0, 0.00254, false, 0, true, '', true, false, 'RXDATA6-_BGA_K11', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(-0.01016, -0.108585, 0, 4, 5, false, 'Arial', 0, 'RXDATA6-_BGA_K11', false, false, ExtentRect(0, 0, 0, 0, -0.01016, -0.107703055555552, 0.0146681286550294, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('FCHIP_V17_FCHIP_V17', -0.01016, -0.11176, 0, 'N', 0, 0.00254, false, 0, true, '', true, false, 'FCHIP_V17_FCHIP_V17', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(-0.01016, -0.111125, 0, 4, 5, false, 'Arial', 0, 'FCHIP_V17_FCHIP_V17', false, false, ExtentRect(0, 0, 0, 0, -0.01016, -0.110243055555552, 0.0169890350877873, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('FCHIP_V17_BGA_M10', -0.01016, -0.1143, 0, 'N', 0, 0.00254, false, 0, true, '', true, false, 'FCHIP_V17_BGA_M10', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(-0.01016, -0.113665, 0, 4, 5, false, 'Arial', 0, 'FCHIP_V17_BGA_M10', false, false, ExtentRect(0, 0, 0, 0, -0.01016, -0.112783055555552, 0.0157821637427532, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('FCHIP_V2_FCHIP_V2', -0.01016, -0.11684, 0, 'N', 0, 0.00254, false, 0, true, '', true, false, 'FCHIP_V2_FCHIP_V2', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(-0.01016, -0.116205, 0, 4, 5, false, 'Arial', 0, 'FCHIP_V2_FCHIP_V2', false, false, ExtentRect(0, 0, 0, 0, -0.01016, -0.115323055555552, 0.0153179824562016, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('FCHIP_V2_BGA_M3', -0.01016, -0.11938, 0, 'N', 0, 0.00254, false, 0, true, '', true, false, 'FCHIP_V2_BGA_M3', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(-0.01016, -0.118745, 0, 4, 5, false, 'Arial', 0, 'FCHIP_V2_BGA_M3', false, false, ExtentRect(0, 0, 0, 0, -0.01016, -0.117863055555552, 0.0141111111111676, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('TXDATA6-_FCHIP_R1', 0.01016, 0.11684, 3.14159265358979, 'N', 0, 0.00254, false, 0, true, '', true, false, 'TXDATA6-_FCHIP_R1', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(0.01016, 0.117475, 0, 4, 5, false, 'Arial', 0, 'TXDATA6-_FCHIP_R1', false, false, ExtentRect(0, 0, 0, 0, 0.01016, 0.118356944444448, 0.015132309941581, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('TXDATA6-_BGA_K2', 0.01016, 0.1143, 3.14159265358979, 'N', 0, 0.00254, false, 0, true, '', true, false, 'TXDATA6-_BGA_K2', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(0.01016, 0.114935, 0, 4, 5, false, 'Arial', 0, 'TXDATA6-_BGA_K2', false, false, ExtentRect(0, 0, 0, 0, 0.01016, 0.115816944444448, 0.0137397660819263, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('TXDATA5+_FCHIP_M1', 0.01016, 0.11176, 3.14159265358979, 'N', 0, 0.00254, false, 0, true, '', true, false, 'TXDATA5+_FCHIP_M1', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(0.01016, 0.112395, 0, 4, 5, false, 'Arial', 0, 'TXDATA5+_FCHIP_M1', false, false, ExtentRect(0, 0, 0, 0, 0.01016, 0.113276944444448, 0.0156893274854429, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('TXDATA5+_BGA_K1', 0.01016, 0.10922, 3.14159265358979, 'N', 0, 0.00254, false, 0, true, '', true, false, 'TXDATA5+_BGA_K1', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(0.01016, 0.109855, 0, 4, 5, false, 'Arial', 0, 'TXDATA5+_BGA_K1', false, false, ExtentRect(0, 0, 0, 0, 0.01016, 0.110736944444448, 0.0141111111111676, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('RXDATA4+_FCHIP_L18', 0.01016, 0.10668, 3.14159265358979, 'N', 0, 0.00254, false, 0, true, '', true, false, 'RXDATA4+_FCHIP_L18', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(0.01016, 0.107315, 0, 4, 5, false, 'Arial', 0, 'RXDATA4+_FCHIP_L18', false, false, ExtentRect(0, 0, 0, 0, 0.01016, 0.108196944444448, 0.0163391812866151, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('RXDATA4+_BGA_J12', 0.01016, 0.10414, 3.14159265358979, 'N', 0, 0.00254, false, 0, true, '', true, false, 'RXDATA4+_BGA_J12', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(0.01016, 0.104775, 0, 4, 5, false, 'Arial', 0, 'RXDATA4+_BGA_J12', false, false, ExtentRect(0, 0, 0, 0, 0.01016, 0.105656944444448, 0.0149466374269604, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('RXDATA6+_FCHIP_P18', 0.01016, 0.1016, 3.14159265358979, 'N', 0, 0.00254, false, 0, true, '', true, false, 'RXDATA6+_FCHIP_P18', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(0.01016, 0.102235, 0, 4, 5, false, 'Arial', 0, 'RXDATA6+_FCHIP_P18', false, false, ExtentRect(0, 0, 0, 0, 0.01016, 0.103116944444448, 0.0165248538012357, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('RXDATA6+_BGA_J11', 0.01016, 0.09906, 3.14159265358979, 'N', 0, 0.00254, false, 0, true, '', true, false, 'RXDATA6+_BGA_J11', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(0.01016, 0.099695, 0, 4, 5, false, 'Arial', 0, 'RXDATA6+_BGA_J11', false, false, ExtentRect(0, 0, 0, 0, 0.01016, 0.100576944444448, 0.0148538011696501, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('TXDATA6+_FCHIP_P1', 0.01016, 0.09652, 3.14159265358979, 'N', 0, 0.00254, false, 0, true, '', true, false, 'TXDATA6+_FCHIP_P1', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(0.01016, 0.097155, 0, 4, 5, false, 'Arial', 0, 'TXDATA6+_FCHIP_P1', false, false, ExtentRect(0, 0, 0, 0, 0.01016, 0.098036944444448, 0.0155036549708222, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('TXDATA6+_BGA_J2', 0.01016, 0.09398, 3.14159265358979, 'N', 0, 0.00254, false, 0, true, '', true, false, 'TXDATA6+_BGA_J2', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(0.01016, 0.094615, 0, 4, 5, false, 'Arial', 0, 'TXDATA6+_BGA_J2', false, false, ExtentRect(0, 0, 0, 0, 0.01016, 0.095496944444448, 0.0139254385965469, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('TXDATA4-_FCHIP_L1', 0.01016, 0.09144, 3.14159265358979, 'N', 0, 0.00254, false, 0, true, '', true, false, 'TXDATA4-_FCHIP_L1', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(0.01016, 0.092075, 0, 4, 5, false, 'Arial', 0, 'TXDATA4-_FCHIP_L1', false, false, ExtentRect(0, 0, 0, 0, 0.01016, 0.092956944444448, 0.0149466374269604, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('TXDATA4-_BGA_J1', 0.01016, 0.0889, 3.14159265358979, 'N', 0, 0.00254, false, 0, true, '', true, false, 'TXDATA4-_BGA_J1', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(0.01016, 0.089535, 0, 4, 5, false, 'Arial', 0, 'TXDATA4-_BGA_J1', false, false, ExtentRect(0, 0, 0, 0, 0.01016, 0.090416944444448, 0.0135540935673057, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('RXDATA4-_FCHIP_K18', 0.01016, 0.08636, 3.14159265358979, 'N', 0, 0.00254, false, 0, true, '', true, false, 'RXDATA4-_FCHIP_K18', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(0.01016, 0.086995, 0, 4, 5, false, 'Arial', 0, 'RXDATA4-_FCHIP_K18', false, false, ExtentRect(0, 0, 0, 0, 0.01016, 0.087876944444448, 0.0161535087719944, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('RXDATA4-_BGA_H12', 0.01016, 0.08382, 3.14159265358979, 'N', 0, 0.00254, false, 0, true, '', true, false, 'RXDATA4-_BGA_H12', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(0.01016, 0.084455, 0, 4, 5, false, 'Arial', 0, 'RXDATA4-_BGA_H12', false, false, ExtentRect(0, 0, 0, 0, 0.01016, 0.085336944444448, 0.0147609649123397, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('TXDATA4+_FCHIP_K1', 0.01016, 0.08128, 3.14159265358979, 'N', 0, 0.00254, false, 0, true, '', true, false, 'TXDATA4+_FCHIP_K1', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(0.01016, 0.081915, 0, 4, 5, false, 'Arial', 0, 'TXDATA4+_FCHIP_K1', false, false, ExtentRect(0, 0, 0, 0, 0.01016, 0.082796944444448, 0.0155036549708222, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('TXDATA4+_BGA_H1', 0.01016, 0.07874, 3.14159265358979, 'N', 0, 0.00254, false, 0, true, '', true, false, 'TXDATA4+_BGA_H1', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(0.01016, 0.079375, 0, 4, 5, false, 'Arial', 0, 'TXDATA4+_BGA_H1', false, false, ExtentRect(0, 0, 0, 0, 0.01016, 0.080256944444448, 0.0141111111111676, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('RXDATA3+_FCHIP_J18', 0.01016, 0.0762, 3.14159265358979, 'N', 0, 0.00254, false, 0, true, '', true, false, 'RXDATA3+_FCHIP_J18', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(0.01016, 0.076835, 0, 4, 5, false, 'Arial', 0, 'RXDATA3+_FCHIP_J18', false, false, ExtentRect(0, 0, 0, 0, 0.01016, 0.077716944444448, 0.0163391812866151, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('RXDATA3+_BGA_G12', 0.01016, 0.07366, 3.14159265358979, 'N', 0, 0.00254, false, 0, true, '', true, false, 'RXDATA3+_BGA_G12', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(0.01016, 0.074295, 0, 4, 5, false, 'Arial', 0, 'RXDATA3+_BGA_G12', false, false, ExtentRect(0, 0, 0, 0, 0.01016, 0.075176944444448, 0.0152251461988913, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('TXDATA3-_FCHIP_J1', 0.01016, 0.07112, 3.14159265358979, 'N', 0, 0.00254, false, 0, true, '', true, false, 'TXDATA3-_FCHIP_J1', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(0.01016, 0.071755, 0, 4, 5, false, 'Arial', 0, 'TXDATA3-_FCHIP_J1', false, false, ExtentRect(0, 0, 0, 0, 0.01016, 0.072636944444448, 0.0149466374269604, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('TXDATA3-_BGA_G1', 0.01016, 0.06858, 3.14159265358979, 'N', 0, 0.00254, false, 0, true, '', true, false, 'TXDATA3-_BGA_G1', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(0.01016, 0.069215, 0, 4, 5, false, 'Arial', 0, 'TXDATA3-_BGA_G1', false, false, ExtentRect(0, 0, 0, 0, 0.01016, 0.070096944444448, 0.0138326023392366, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('RXDATA3-_FCHIP_H18', 0.01016, 0.06604, 3.14159265358979, 'N', 0, 0.00254, false, 0, true, '', true, false, 'RXDATA3-_FCHIP_H18', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(0.01016, 0.066675, 0, 4, 5, false, 'Arial', 0, 'RXDATA3-_FCHIP_H18', false, false, ExtentRect(0, 0, 0, 0, 0.01016, 0.067556944444448, 0.0161535087719944, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('RXDATA3-_BGA_F12', 0.01016, 0.0635, 3.14159265358979, 'N', 0, 0.00254, false, 0, true, '', true, false, 'RXDATA3-_BGA_F12', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(0.01016, 0.064135, 0, 4, 5, false, 'Arial', 0, 'RXDATA3-_BGA_F12', false, false, ExtentRect(0, 0, 0, 0, 0.01016, 0.065016944444448, 0.0146681286550294, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('TXDATA3+_FCHIP_H1', 0.01016, 0.06096, 3.14159265358979, 'N', 0, 0.00254, false, 0, true, '', true, false, 'TXDATA3+_FCHIP_H1', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(0.01016, 0.061595, 0, 4, 5, false, 'Arial', 0, 'TXDATA3+_FCHIP_H1', false, false, ExtentRect(0, 0, 0, 0, 0.01016, 0.062476944444448, 0.0155036549708222, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('TXDATA3+_BGA_F1', 0.01016, 0.05842, 3.14159265358979, 'N', 0, 0.00254, false, 0, true, '', true, false, 'TXDATA3+_BGA_F1', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(0.01016, 0.059055, 0, 4, 5, false, 'Arial', 0, 'TXDATA3+_BGA_F1', false, false, ExtentRect(0, 0, 0, 0, 0.01016, 0.059936944444448, 0.0140182748538572, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('RXDATA2+_FCHIP_G18', 0.01016, 0.05588, 3.14159265358979, 'N', 0, 0.00254, false, 0, true, '', true, false, 'RXDATA2+_FCHIP_G18', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(0.01016, 0.056515, 0, 4, 5, false, 'Arial', 0, 'RXDATA2+_FCHIP_G18', false, false, ExtentRect(0, 0, 0, 0, 0.01016, 0.057396944444448, 0.016617690058546, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('RXDATA2+_BGA_E12', 0.01016, 0.05334, 3.14159265358979, 'N', 0, 0.00254, false, 0, true, '', true, false, 'RXDATA2+_BGA_E12', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(0.01016, 0.053975, 0, 4, 5, false, 'Arial', 0, 'RXDATA2+_BGA_E12', false, false, ExtentRect(0, 0, 0, 0, 0.01016, 0.054856944444448, 0.015132309941581, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('TXDATA2-_FCHIP_G1', 0.01016, 0.0508, 3.14159265358979, 'N', 0, 0.00254, false, 0, true, '', true, false, 'TXDATA2-_FCHIP_G1', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(0.01016, 0.051435, 0, 4, 5, false, 'Arial', 0, 'TXDATA2-_FCHIP_G1', false, false, ExtentRect(0, 0, 0, 0, 0.01016, 0.052316944444448, 0.0152251461988913, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('TXDATA2-_BGA_E1', 0.01016, 0.04826, 3.14159265358979, 'N', 0, 0.00254, false, 0, true, '', true, false, 'TXDATA2-_BGA_E1', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(0.01016, 0.048895, 0, 4, 5, false, 'Arial', 0, 'TXDATA2-_BGA_E1', false, false, ExtentRect(0, 0, 0, 0, 0.01016, 0.049776944444448, 0.0137397660819263, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('RXDATA2-_FCHIP_F18', 0.01016, 0.04572, 3.14159265358979, 'N', 0, 0.00254, false, 0, true, '', true, false, 'RXDATA2-_FCHIP_F18', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(0.01016, 0.046355, 0, 4, 5, false, 'Arial', 0, 'RXDATA2-_FCHIP_F18', false, false, ExtentRect(0, 0, 0, 0, 0.01016, 0.047236944444448, 0.0160606725146841, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('RXDATA2-_BGA_D12', 0.01016, 0.04318, 3.14159265358979, 'N', 0, 0.00254, false, 0, true, '', true, false, 'RXDATA2-_BGA_D12', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(0.01016, 0.043815, 0, 4, 5, false, 'Arial', 0, 'RXDATA2-_BGA_D12', false, false, ExtentRect(0, 0, 0, 0, 0.01016, 0.044696944444448, 0.0148538011696501, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('TXDATA2+_FCHIP_F1', 0.01016, 0.04064, 3.14159265358979, 'N', 0, 0.00254, false, 0, true, '', true, false, 'TXDATA2+_FCHIP_F1', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(0.01016, 0.041275, 0, 4, 5, false, 'Arial', 0, 'TXDATA2+_FCHIP_F1', false, false, ExtentRect(0, 0, 0, 0, 0.01016, 0.042156944444448, 0.0154108187135119, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('TXDATA2+_BGA_D1', 0.01016, 0.0381, 3.14159265358979, 'N', 0, 0.00254, false, 0, true, '', true, false, 'TXDATA2+_BGA_D1', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(0.01016, 0.038735, 0, 4, 5, false, 'Arial', 0, 'TXDATA2+_BGA_D1', false, false, ExtentRect(0, 0, 0, 0, 0.01016, 0.039616944444448, 0.0142039473684779, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('RXDATA1+_FCHIP_E18', 0.01016, 0.03556, 3.14159265358979, 'N', 0, 0.00254, false, 0, true, '', true, false, 'RXDATA1+_FCHIP_E18', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(0.01016, 0.036195, 0, 4, 5, false, 'Arial', 0, 'RXDATA1+_FCHIP_E18', false, false, ExtentRect(0, 0, 0, 0, 0.01016, 0.037076944444448, 0.0165248538012357, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('RXDATA1+_BGA_C12', 0.01016, 0.03302, 3.14159265358979, 'N', 0, 0.00254, false, 0, true, '', true, false, 'RXDATA1+_BGA_C12', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(0.01016, 0.033655, 0, 4, 5, false, 'Arial', 0, 'RXDATA1+_BGA_C12', false, false, ExtentRect(0, 0, 0, 0, 0.01016, 0.034536944444448, 0.0152251461988913, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('RXDATA1-_FCHIP_D18', 0.01016, 0.03048, 3.14159265358979, 'N', 0, 0.00254, false, 0, true, '', true, false, 'RXDATA1-_FCHIP_D18', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(0.01016, 0.031115, 0, 4, 5, false, 'Arial', 0, 'RXDATA1-_FCHIP_D18', false, false, ExtentRect(0, 0, 0, 0, 0.01016, 0.031996944444448, 0.0162463450293048, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('RXDATA1-_BGA_C11', 0.01016, 0.02794, 3.14159265358979, 'N', 0, 0.00254, false, 0, true, '', true, false, 'RXDATA1-_BGA_C11', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(0.01016, 0.028575, 0, 4, 5, false, 'Arial', 0, 'RXDATA1-_BGA_C11', false, false, ExtentRect(0, 0, 0, 0, 0.01016, 0.029456944444448, 0.0147609649123397, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('FCHIP_A17_FCHIP_A17', 0.01016, 0.0254, 3.14159265358979, 'N', 0, 0.00254, false, 0, true, '', true, false, 'FCHIP_A17_FCHIP_A17', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(0.01016, 0.026035, 0, 4, 5, false, 'Arial', 0, 'FCHIP_A17_FCHIP_A17', false, false, ExtentRect(0, 0, 0, 0, 0.01016, 0.026916944444448, 0.0169890350877873, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('FCHIP_A17_BGA_B10', 0.01016, 0.02286, 3.14159265358979, 'N', 0, 0.00254, false, 0, true, '', true, false, 'FCHIP_A17_BGA_B10', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(0.01016, 0.023495, 0, 4, 5, false, 'Arial', 0, 'FCHIP_A17_BGA_B10', false, false, ExtentRect(0, 0, 0, 0, 0.01016, 0.024376944444448, 0.0155964912281326, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('FCHIP_A7_FCHIP_A7', 0.01016, 0.02032, 3.14159265358979, 'N', 0, 0.00254, false, 0, true, '', true, false, 'FCHIP_A7_FCHIP_A7', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(0.01016, 0.020955, 0, 4, 5, false, 'Arial', 0, 'FCHIP_A7_FCHIP_A7', false, false, ExtentRect(0, 0, 0, 0, 0.01016, 0.021836944444448, 0.0153179824562016, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('FCHIP_A7_BGA_C6', 0.01016, 0.01778, 3.14159265358979, 'N', 0, 0.00254, false, 0, true, '', true, false, 'FCHIP_A7_BGA_C6', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(0.01016, 0.018415, 0, 4, 5, false, 'Arial', 0, 'FCHIP_A7_BGA_C6', false, false, ExtentRect(0, 0, 0, 0, 0.01016, 0.019296944444448, 0.0140182748538572, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('FCHIP_B3_FCHIP_B3', 0.01016, 0.01524, 3.14159265358979, 'N', 0, 0.00254, false, 0, true, '', true, false, 'FCHIP_B3_FCHIP_B3', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(0.01016, 0.015875, 0, 4, 5, false, 'Arial', 0, 'FCHIP_B3_FCHIP_B3', false, false, ExtentRect(0, 0, 0, 0, 0.01016, 0.016756944444448, 0.0153179824562016, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('FCHIP_B3_BGA_C4', 0.01016, 0.0127, 3.14159265358979, 'N', 0, 0.00254, false, 0, true, '', true, false, 'FCHIP_B3_BGA_C4', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(0.01016, 0.013335, 0, 4, 5, false, 'Arial', 0, 'FCHIP_B3_BGA_C4', false, false, ExtentRect(0, 0, 0, 0, 0.01016, 0.014216944444448, 0.0140182748538572, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('FCHIP_A2_FCHIP_A2', 0.01016, 0.01016, 3.14159265358979, 'N', 0, 0.00254, false, 0, true, '', true, false, 'FCHIP_A2_FCHIP_A2', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(0.01016, 0.010795, 0, 4, 5, false, 'Arial', 0, 'FCHIP_A2_FCHIP_A2', false, false, ExtentRect(0, 0, 0, 0, 0.01016, 0.011676944444448, 0.0153179824562016, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('FCHIP_A2_BGA_B3', 0.01016, 0.00762, 3.14159265358979, 'N', 0, 0.00254, false, 0, true, '', true, false, 'FCHIP_A2_BGA_B3', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(0.01016, 0.008255, 0, 4, 5, false, 'Arial', 0, 'FCHIP_A2_BGA_B3', false, false, ExtentRect(0, 0, 0, 0, 0.01016, 0.00913694444444797, 0.0139254385965469, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('TXDATA1+_FCHIP_D1', 0.01016, 0.00508, 3.14159265358979, 'N', 0, 0.00254, false, 0, true, '', true, false, 'TXDATA1+_FCHIP_D1', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(0.01016, 0.005715, 0, 4, 5, false, 'Arial', 0, 'TXDATA1+_FCHIP_D1', false, false, ExtentRect(0, 0, 0, 0, 0.01016, 0.00659694444444797, 0.0155964912281326, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('TXDATA1+_BGA_C2', 0.01016, 0.00254, 3.14159265358979, 'N', 0, 0.00254, false, 0, true, '', true, false, 'TXDATA1+_BGA_C2', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(0.01016, 0.00317500000000001, 0, 4, 5, false, 'Arial', 0, 'TXDATA1+_BGA_C2', false, false, ExtentRect(0, 0, 0, 0, 0.01016, 0.00405694444444798, 0.0142039473684779, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('TXDATA1-_FCHIP_E1', 0.01016, 0, 3.14159265358979, 'N', 0, 0.00254, false, 0, true, '', true, false, 'TXDATA1-_FCHIP_E1', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(0.01016, 0.000634999999999997, 0, 4, 5, false, 'Arial', 0, 'TXDATA1-_FCHIP_E1', false, false, ExtentRect(0, 0, 0, 0, 0.01016, 0.00151694444444797, 0.015132309941581, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('TXDATA1-_BGA_C1', 0.01016, -0.00254, 3.14159265358979, 'N', 0, 0.00254, false, 0, true, '', true, false, 'TXDATA1-_BGA_C1', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(0.01016, -0.001905, 0, 4, 5, false, 'Arial', 0, 'TXDATA1-_BGA_C1', false, false, ExtentRect(0, 0, 0, 0, 0.01016, -0.00102305555555203, 0.0138326023392366, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('RXDATA0-_FCHIP_C18', 0.01016, -0.00508, 3.14159265358979, 'N', 0, 0.00254, false, 0, true, '', true, false, 'RXDATA0-_FCHIP_C18', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(0.01016, -0.004445, 0, 4, 5, false, 'Arial', 0, 'RXDATA0-_FCHIP_C18', false, false, ExtentRect(0, 0, 0, 0, 0.01016, -0.00356305555555203, 0.0162463450293048, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('RXDATA0-_BGA_B12', 0.01016, -0.00762, 3.14159265358979, 'N', 0, 0.00254, false, 0, true, '', true, false, 'RXDATA0-_BGA_B12', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(0.01016, -0.00698500000000001, 0, 4, 5, false, 'Arial', 0, 'RXDATA0-_BGA_B12', false, false, ExtentRect(0, 0, 0, 0, 0.01016, -0.00610305555555204, 0.0147609649123397, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('RXDATA0+_FCHIP_B18', 0.01016, -0.01016, 3.14159265358979, 'N', 0, 0.00254, false, 0, true, '', true, false, 'RXDATA0+_FCHIP_B18', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(0.01016, -0.00952500000000001, 0, 4, 5, false, 'Arial', 0, 'RXDATA0+_FCHIP_B18', false, false, ExtentRect(0, 0, 0, 0, 0.01016, -0.00864305555555204, 0.0165248538012357, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('RXDATA0+_BGA_B11', 0.01016, -0.0127, 3.14159265358979, 'N', 0, 0.00254, false, 0, true, '', true, false, 'RXDATA0+_BGA_B11', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(0.01016, -0.012065, 0, 4, 5, false, 'Arial', 0, 'RXDATA0+_BGA_B11', false, false, ExtentRect(0, 0, 0, 0, 0.01016, -0.011183055555552, 0.0150394736842707, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('FCHIP_A16_FCHIP_A16', 0.01016, -0.01524, 3.14159265358979, 'N', 0, 0.00254, false, 0, true, '', true, false, 'FCHIP_A16_FCHIP_A16', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(0.01016, -0.014605, 0, 4, 5, false, 'Arial', 0, 'FCHIP_A16_FCHIP_A16', false, false, ExtentRect(0, 0, 0, 0, 0.01016, -0.013723055555552, 0.0169890350877873, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('FCHIP_A16_BGA_A10', 0.01016, -0.01778, 3.14159265358979, 'N', 0, 0.00254, false, 0, true, '', true, false, 'FCHIP_A16_BGA_A10', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(0.01016, -0.017145, 0, 4, 5, false, 'Arial', 0, 'FCHIP_A16_BGA_A10', false, false, ExtentRect(0, 0, 0, 0, 0.01016, -0.016263055555552, 0.0155964912281326, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('FCHIP_B16_FCHIP_B16', 0.01016, -0.02032, 3.14159265358979, 'N', 0, 0.00254, false, 0, true, '', true, false, 'FCHIP_B16_FCHIP_B16', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(0.01016, -0.019685, 0, 4, 5, false, 'Arial', 0, 'FCHIP_B16_FCHIP_B16', false, false, ExtentRect(0, 0, 0, 0, 0.01016, -0.018803055555552, 0.0169890350877873, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('FCHIP_B16_BGA_C9', 0.01016, -0.02286, 3.14159265358979, 'N', 0, 0.00254, false, 0, true, '', true, false, 'FCHIP_B16_BGA_C9', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(0.01016, -0.022225, 0, 4, 5, false, 'Arial', 0, 'FCHIP_B16_BGA_C9', false, false, ExtentRect(0, 0, 0, 0, 0.01016, -0.021343055555552, 0.0148538011696501, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('FCHIP_B14_FCHIP_B14', 0.01016, -0.0254, 3.14159265358979, 'N', 0, 0.00254, false, 0, true, '', true, false, 'FCHIP_B14_FCHIP_B14', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(0.01016, -0.024765, 0, 4, 5, false, 'Arial', 0, 'FCHIP_B14_FCHIP_B14', false, false, ExtentRect(0, 0, 0, 0, 0.01016, -0.023883055555552, 0.0169890350877873, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('FCHIP_B14_BGA_A9', 0.01016, -0.02794, 3.14159265358979, 'N', 0, 0.00254, false, 0, true, '', true, false, 'FCHIP_B14_BGA_A9', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(0.01016, -0.027305, 0, 4, 5, false, 'Arial', 0, 'FCHIP_B14_BGA_A9', false, false, ExtentRect(0, 0, 0, 0, 0.01016, -0.026423055555552, 0.0147609649123397, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('FCHIP_B13_FCHIP_B13', 0.01016, -0.03048, 3.14159265358979, 'N', 0, 0.00254, false, 0, true, '', true, false, 'FCHIP_B13_FCHIP_B13', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(0.01016, -0.029845, 0, 4, 5, false, 'Arial', 0, 'FCHIP_B13_FCHIP_B13', false, false, ExtentRect(0, 0, 0, 0, 0.01016, -0.028963055555552, 0.0169890350877873, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('FCHIP_B13_BGA_B8', 0.01016, -0.03302, 3.14159265358979, 'N', 0, 0.00254, false, 0, true, '', true, false, 'FCHIP_B13_BGA_B8', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(0.01016, -0.032385, 0, 4, 5, false, 'Arial', 0, 'FCHIP_B13_BGA_B8', false, false, ExtentRect(0, 0, 0, 0, 0.01016, -0.031503055555552, 0.0147609649123397, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('FCHIP_A6_FCHIP_A6', 0.01016, -0.03556, 3.14159265358979, 'N', 0, 0.00254, false, 0, true, '', true, false, 'FCHIP_A6_FCHIP_A6', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(0.01016, -0.034925, 0, 4, 5, false, 'Arial', 0, 'FCHIP_A6_FCHIP_A6', false, false, ExtentRect(0, 0, 0, 0, 0.01016, -0.034043055555552, 0.0153179824562016, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('FCHIP_A6_BGA_B6', 0.01016, -0.0381, 3.14159265358979, 'N', 0, 0.00254, false, 0, true, '', true, false, 'FCHIP_A6_BGA_B6', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(0.01016, -0.037465, 0, 4, 5, false, 'Arial', 0, 'FCHIP_A6_BGA_B6', false, false, ExtentRect(0, 0, 0, 0, 0.01016, -0.036583055555552, 0.0139254385965469, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('FCHIP_B6_FCHIP_B6', 0.01016, -0.04064, 3.14159265358979, 'N', 0, 0.00254, false, 0, true, '', true, false, 'FCHIP_B6_FCHIP_B6', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(0.01016, -0.040005, 0, 4, 5, false, 'Arial', 0, 'FCHIP_B6_FCHIP_B6', false, false, ExtentRect(0, 0, 0, 0, 0.01016, -0.039123055555552, 0.0153179824562016, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('FCHIP_B6_BGA_B5', 0.01016, -0.04318, 3.14159265358979, 'N', 0, 0.00254, false, 0, true, '', true, false, 'FCHIP_B6_BGA_B5', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(0.01016, -0.042545, 0, 4, 5, false, 'Arial', 0, 'FCHIP_B6_BGA_B5', false, false, ExtentRect(0, 0, 0, 0, 0.01016, -0.041663055555552, 0.0139254385965469, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('FCHIP_B4_FCHIP_B4', 0.01016, -0.04572, 3.14159265358979, 'N', 0, 0.00254, false, 0, true, '', true, false, 'FCHIP_B4_FCHIP_B4', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(0.01016, -0.045085, 0, 4, 5, false, 'Arial', 0, 'FCHIP_B4_FCHIP_B4', false, false, ExtentRect(0, 0, 0, 0, 0.01016, -0.044203055555552, 0.0153179824562016, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('FCHIP_B4_BGA_B4', 0.01016, -0.04826, 3.14159265358979, 'N', 0, 0.00254, false, 0, true, '', true, false, 'FCHIP_B4_BGA_B4', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(0.01016, -0.047625, 0, 4, 5, false, 'Arial', 0, 'FCHIP_B4_BGA_B4', false, false, ExtentRect(0, 0, 0, 0, 0.01016, -0.046743055555552, 0.0139254385965469, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('FCHIP_A3_FCHIP_A3', 0.01016, -0.0508, 3.14159265358979, 'N', 0, 0.00254, false, 0, true, '', true, false, 'FCHIP_A3_FCHIP_A3', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(0.01016, -0.050165, 0, 4, 5, false, 'Arial', 0, 'FCHIP_A3_FCHIP_A3', false, false, ExtentRect(0, 0, 0, 0, 0.01016, -0.049283055555552, 0.0153179824562016, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('FCHIP_A3_BGA_A3', 0.01016, -0.05334, 3.14159265358979, 'N', 0, 0.00254, false, 0, true, '', true, false, 'FCHIP_A3_BGA_A3', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(0.01016, -0.052705, 0, 4, 5, false, 'Arial', 0, 'FCHIP_A3_BGA_A3', false, false, ExtentRect(0, 0, 0, 0, 0.01016, -0.051823055555552, 0.0139254385965469, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('TXDATA0+_FCHIP_B1', 0.01016, -0.05588, 3.14159265358979, 'N', 0, 0.00254, false, 0, true, '', true, false, 'TXDATA0+_FCHIP_B1', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(0.01016, -0.055245, 0, 4, 5, false, 'Arial', 0, 'TXDATA0+_FCHIP_B1', false, false, ExtentRect(0, 0, 0, 0, 0.01016, -0.054363055555552, 0.0155036549708222, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('TXDATA0+_BGA_B2', 0.01016, -0.05842, 3.14159265358979, 'N', 0, 0.00254, false, 0, true, '', true, false, 'TXDATA0+_BGA_B2', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(0.01016, -0.057785, 0, 4, 5, false, 'Arial', 0, 'TXDATA0+_BGA_B2', false, false, ExtentRect(0, 0, 0, 0, 0.01016, -0.056903055555552, 0.0141111111111676, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('TXDATA0-_FCHIP_C1', 0.01016, -0.06096, 3.14159265358979, 'N', 0, 0.00254, false, 0, true, '', true, false, 'TXDATA0-_FCHIP_C1', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(0.01016, -0.060325, 0, 4, 5, false, 'Arial', 0, 'TXDATA0-_FCHIP_C1', false, false, ExtentRect(0, 0, 0, 0, 0.01016, -0.059443055555552, 0.0152251461988913, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('TXDATA0-_BGA_B1', 0.01016, -0.0635, 3.14159265358979, 'N', 0, 0.00254, false, 0, true, '', true, false, 'TXDATA0-_BGA_B1', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(0.01016, -0.062865, 0, 4, 5, false, 'Arial', 0, 'TXDATA0-_BGA_B1', false, false, ExtentRect(0, 0, 0, 0, 0.01016, -0.061983055555552, 0.0137397660819263, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('FCHIP_B5_FCHIP_B5', 0.01016, -0.06604, 3.14159265358979, 'N', 0, 0.00254, false, 0, true, '', true, false, 'FCHIP_B5_FCHIP_B5', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(0.01016, -0.065405, 0, 4, 5, false, 'Arial', 0, 'FCHIP_B5_FCHIP_B5', false, false, ExtentRect(0, 0, 0, 0, 0.01016, -0.064523055555552, 0.0153179824562016, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('FCHIP_B5_BGA_A4', 0.01016, -0.06858, 3.14159265358979, 'N', 0, 0.00254, false, 0, true, '', true, false, 'FCHIP_B5_BGA_A4', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(0.01016, -0.067945, 0, 4, 5, false, 'Arial', 0, 'FCHIP_B5_BGA_A4', false, false, ExtentRect(0, 0, 0, 0, 0.01016, -0.067063055555552, 0.0139254385965469, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('VDD_1_FCHIP_P15', 0.01016, -0.07112, 3.14159265358979, 'N', 0, 0.00254, false, 0, true, '', true, false, 'VDD_1_FCHIP_P15', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(0.01016, -0.070485, 0, 4, 5, false, 'Arial', 0, 'VDD_1_FCHIP_P15', false, false, ExtentRect(0, 0, 0, 0, 0.01016, -0.069603055555552, 0.0138326023392366, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('VDD_2_FCHIP_E15', 0.01016, -0.07366, 3.14159265358979, 'N', 0, 0.00254, false, 0, true, '', true, false, 'VDD_2_FCHIP_E15', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(0.01016, -0.073025, 0, 4, 5, false, 'Arial', 0, 'VDD_2_FCHIP_E15', false, false, ExtentRect(0, 0, 0, 0, 0.01016, -0.072143055555552, 0.0138326023392366, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('VDD_3_BGA_K9', 0.01016, -0.0762, 3.14159265358979, 'N', 0, 0.00254, false, 0, true, '', true, false, 'VDD_3_BGA_K9', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(0.01016, -0.075565, 0, 4, 5, false, 'Arial', 0, 'VDD_3_BGA_K9', false, false, ExtentRect(0, 0, 0, 0, 0.01016, -0.074683055555552, 0.0116045321637891, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('VDD_4_BGA_K4', 0.01016, -0.07874, 3.14159265358979, 'N', 0, 0.00254, false, 0, true, '', true, false, 'VDD_4_BGA_K4', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(0.01016, -0.078105, 0, 4, 5, false, 'Arial', 0, 'VDD_4_BGA_K4', false, false, ExtentRect(0, 0, 0, 0, 0.01016, -0.077223055555552, 0.0116045321637891, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('VDD_5_FCHIP_R15', 0.01016, -0.08128, 3.14159265358979, 'N', 0, 0.00254, false, 0, true, '', true, false, 'VDD_5_FCHIP_R15', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(0.01016, -0.080645, 0, 4, 5, false, 'Arial', 0, 'VDD_5_FCHIP_R15', false, false, ExtentRect(0, 0, 0, 0, 0.01016, -0.079763055555552, 0.0138326023392366, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('VDD_6_FCHIP_D15', 0.01016, -0.08382, 3.14159265358979, 'N', 0, 0.00254, false, 0, true, '', true, false, 'VDD_6_FCHIP_D15', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(0.01016, -0.083185, 0, 4, 5, false, 'Arial', 0, 'VDD_6_FCHIP_D15', false, false, ExtentRect(0, 0, 0, 0, 0.01016, -0.082303055555552, 0.0139254385965469, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('VDD_7_FCHIP_L15', 0.01016, -0.08636, 3.14159265358979, 'N', 0, 0.00254, false, 0, true, '', true, false, 'VDD_7_FCHIP_L15', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(0.01016, -0.085725, 0, 4, 5, false, 'Arial', 0, 'VDD_7_FCHIP_L15', false, false, ExtentRect(0, 0, 0, 0, 0.01016, -0.084843055555552, 0.013646929824616, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('VDD_8_FCHIP_H15', 0.01016, -0.0889, 3.14159265358979, 'N', 0, 0.00254, false, 0, true, '', true, false, 'VDD_8_FCHIP_H15', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(0.01016, -0.088265, 0, 4, 5, false, 'Arial', 0, 'VDD_8_FCHIP_H15', false, false, ExtentRect(0, 0, 0, 0, 0.01016, -0.087383055555552, 0.0138326023392366, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('VDD_9_BGA_E6', 0.01016, -0.09144, 3.14159265358979, 'N', 0, 0.00254, false, 0, true, '', true, false, 'VDD_9_BGA_E6', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(0.01016, -0.090805, 0, 4, 5, false, 'Arial', 0, 'VDD_9_BGA_E6', false, false, ExtentRect(0, 0, 0, 0, 0.01016, -0.089923055555552, 0.0116045321637891, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('VDD_10_BGA_F6', 0.01016, -0.09398, 3.14159265358979, 'N', 0, 0.00254, false, 0, true, '', true, false, 'VDD_10_BGA_F6', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(0.01016, -0.093345, 0, 4, 5, false, 'Arial', 0, 'VDD_10_BGA_F6', false, false, ExtentRect(0, 0, 0, 0, 0.01016, -0.092463055555552, 0.0123472222222716, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('VDD_11_BGA_G6', 0.01016, -0.09652, 3.14159265358979, 'N', 0, 0.00254, false, 0, true, '', true, false, 'VDD_11_BGA_G6', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(0.01016, -0.095885, 0, 4, 5, false, 'Arial', 0, 'VDD_11_BGA_G6', false, false, ExtentRect(0, 0, 0, 0, 0.01016, -0.095003055555552, 0.0124400584795819, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('VDD_12_BGA_H6', 0.01016, -0.09906, 3.14159265358979, 'N', 0, 0.00254, false, 0, true, '', true, false, 'VDD_12_BGA_H6', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(0.01016, -0.098425, 0, 4, 5, false, 'Arial', 0, 'VDD_12_BGA_H6', false, false, ExtentRect(0, 0, 0, 0, 0.01016, -0.097543055555552, 0.0124400584795819, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('VSS_1_BGA_E7', 0.01016, -0.1016, 3.14159265358979, 'N', 0, 0.00254, false, 0, true, '', true, false, 'VSS_1_BGA_E7', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(0.01016, -0.100965, 0, 4, 5, false, 'Arial', 0, 'VSS_1_BGA_E7', false, false, ExtentRect(0, 0, 0, 0, 0.01016, -0.100083055555552, 0.0114188596491685, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('VSS_2_BGA_F5', 0.01016, -0.10414, 3.14159265358979, 'N', 0, 0.00254, false, 0, true, '', true, false, 'VSS_2_BGA_F5', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(0.01016, -0.103505, 0, 4, 5, false, 'Arial', 0, 'VSS_2_BGA_F5', false, false, ExtentRect(0, 0, 0, 0, 0.01016, -0.102623055555552, 0.0113260233918582, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('VSS_3_BGA_F7', 0.01016, -0.10668, 3.14159265358979, 'N', 0, 0.00254, false, 0, true, '', true, false, 'VSS_3_BGA_F7', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(0.01016, -0.106045, 0, 4, 5, false, 'Arial', 0, 'VSS_3_BGA_F7', false, false, ExtentRect(0, 0, 0, 0, 0.01016, -0.105163055555552, 0.0113260233918582, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('VSS_4_BGA_G5', 0.01016, -0.10922, 3.14159265358979, 'N', 0, 0.00254, false, 0, true, '', true, false, 'VSS_4_BGA_G5', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(0.01016, -0.108585, 0, 4, 5, false, 'Arial', 0, 'VSS_4_BGA_G5', false, false, ExtentRect(0, 0, 0, 0, 0.01016, -0.107703055555552, 0.0115116959064788, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('VSS_5_BGA_G7', 0.01016, -0.11176, 3.14159265358979, 'N', 0, 0.00254, false, 0, true, '', true, false, 'VSS_5_BGA_G7', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(0.01016, -0.111125, 0, 4, 5, false, 'Arial', 0, 'VSS_5_BGA_G7', false, false, ExtentRect(0, 0, 0, 0, 0.01016, -0.110243055555552, 0.0115116959064788, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('VSS_6_BGA_H5', 0.01016, -0.1143, 3.14159265358979, 'N', 0, 0.00254, false, 0, true, '', true, false, 'VSS_6_BGA_H5', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(0.01016, -0.113665, 0, 4, 5, false, 'Arial', 0, 'VSS_6_BGA_H5', false, false, ExtentRect(0, 0, 0, 0, 0.01016, -0.112783055555552, 0.0114188596491685, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'PinDef'
					Pin('VSS_7_BGA_H7', 0.01016, -0.11684, 3.14159265358979, 'N', 0, 0.00254, false, 0, true, '', true, false, 'VSS_7_BGA_H7', true)
					$begin 'PropDisplayMap'
						PinName(2, 5, 1, Text(0.01016, -0.116205, 0, 4, 5, false, 'Arial', 0, 'VSS_7_BGA_H7', false, false, ExtentRect(0, 0, 0, 0, 0.01016, -0.115323055555552, 0.0114188596491685, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'PinDef'
				$begin 'Graphics'
					Rect(0, 0, 0, 0, 0, -0.00126999999999999, 0.01524, 0.2413, 0, 0, 0)
					Rect(0, 1, 0, 0, -0.00719666666666667, 0.11684, 0.000423333333333333, 0.000423333333333331, 0, 0, 0)
				$end 'Graphics'
			$end 'FlipChip_TopBot'
			$begin 'Icepak_6LR'
				ModTime=1735827561
				CE=5
				Library=''
				ModSinceLib=false
				LibLocation='Project'
				HighestLevel=1
				Normalize=true
				InitialLevels(0, 1)
				$begin 'Graphics'
					Rect(0, 0, 0, 0, 0.00254, 0.00254, 0.00508, 0.00508, 0, 0, 0)
					Rect(0, 1, 0, 0, 0.000423333333333333, 0.00254, 0.000423333333333333, 0.000423333333333334, 0, 0, 0)
				$end 'Graphics'
			$end 'Icepak_6LR'
		$end 'Symbols'
		$begin 'Bondwires'
			$begin 'J4_LH10'
				Type=0
				ModifiedOn=1735913055
				Library=''
				FromVendor=true
				IsForward=true
				Material='GOLD'
				Color=0
				IsVisible=true
				Diameter('1mil')
				$begin 'Segments'
					$begin 'Segment'
						HorizontalType='Length'
						HorizontalValue='0mm'
						VerticalType='Length'
						VerticalValue='0.254mm'
					$end 'Segment'
					$begin 'Segment'
						HorizontalType='Percent'
						HorizontalValue='12.500000 %'
						VerticalType='Length'
						VerticalValue='0mm'
					$end 'Segment'
				$end 'Segments'
			$end 'J4_LH10'
			$begin 'J4_LH11'
				Type=0
				ModifiedOn=1735913055
				Library=''
				FromVendor=true
				IsForward=true
				Material='GOLD'
				Color=0
				IsVisible=true
				Diameter('1mil')
				$begin 'Segments'
					$begin 'Segment'
						HorizontalType='Length'
						HorizontalValue='0mm'
						VerticalType='Length'
						VerticalValue='0.2794mm'
					$end 'Segment'
					$begin 'Segment'
						HorizontalType='Percent'
						HorizontalValue='12.500000 %'
						VerticalType='Length'
						VerticalValue='0mm'
					$end 'Segment'
				$end 'Segments'
			$end 'J4_LH11'
			$begin 'J4_LH12'
				Type=0
				ModifiedOn=1735913055
				Library=''
				FromVendor=true
				IsForward=true
				Material='GOLD'
				Color=0
				IsVisible=true
				Diameter('1mil')
				$begin 'Segments'
					$begin 'Segment'
						HorizontalType='Length'
						HorizontalValue='0mm'
						VerticalType='Length'
						VerticalValue='0.3048mm'
					$end 'Segment'
					$begin 'Segment'
						HorizontalType='Percent'
						HorizontalValue='12.500000 %'
						VerticalType='Length'
						VerticalValue='0mm'
					$end 'Segment'
				$end 'Segments'
			$end 'J4_LH12'
			$begin 'J4_LH13'
				Type=0
				ModifiedOn=1735913055
				Library=''
				FromVendor=true
				IsForward=true
				Material='GOLD'
				Color=0
				IsVisible=true
				Diameter('1mil')
				$begin 'Segments'
					$begin 'Segment'
						HorizontalType='Length'
						HorizontalValue='0mm'
						VerticalType='Length'
						VerticalValue='0.3302mm'
					$end 'Segment'
					$begin 'Segment'
						HorizontalType='Percent'
						HorizontalValue='12.500000 %'
						VerticalType='Length'
						VerticalValue='0mm'
					$end 'Segment'
				$end 'Segments'
			$end 'J4_LH13'
			$begin 'J4_LH14'
				Type=0
				ModifiedOn=1735913055
				Library=''
				FromVendor=true
				IsForward=true
				Material='GOLD'
				Color=0
				IsVisible=true
				Diameter('1mil')
				$begin 'Segments'
					$begin 'Segment'
						HorizontalType='Length'
						HorizontalValue='0mm'
						VerticalType='Length'
						VerticalValue='0.3556mm'
					$end 'Segment'
					$begin 'Segment'
						HorizontalType='Percent'
						HorizontalValue='12.500000 %'
						VerticalType='Length'
						VerticalValue='0mm'
					$end 'Segment'
				$end 'Segments'
			$end 'J4_LH14'
			$begin 'J4_LH15'
				Type=0
				ModifiedOn=1735913055
				Library=''
				FromVendor=true
				IsForward=true
				Material='GOLD'
				Color=0
				IsVisible=true
				Diameter('1mil')
				$begin 'Segments'
					$begin 'Segment'
						HorizontalType='Length'
						HorizontalValue='0mm'
						VerticalType='Length'
						VerticalValue='0.381mm'
					$end 'Segment'
					$begin 'Segment'
						HorizontalType='Percent'
						HorizontalValue='12.500000 %'
						VerticalType='Length'
						VerticalValue='0mm'
					$end 'Segment'
				$end 'Segments'
			$end 'J4_LH15'
			$begin 'J4_LH3'
				Type=0
				ModifiedOn=1735913055
				Library=''
				FromVendor=true
				IsForward=true
				Material='GOLD'
				Color=0
				IsVisible=true
				Diameter('1mil')
				$begin 'Segments'
					$begin 'Segment'
						HorizontalType='Length'
						HorizontalValue='0mm'
						VerticalType='Length'
						VerticalValue='0.0762mm'
					$end 'Segment'
					$begin 'Segment'
						HorizontalType='Percent'
						HorizontalValue='12.500000 %'
						VerticalType='Length'
						VerticalValue='0mm'
					$end 'Segment'
				$end 'Segments'
			$end 'J4_LH3'
			$begin 'J4_LH4'
				Type=0
				ModifiedOn=1735913055
				Library=''
				FromVendor=true
				IsForward=true
				Material='GOLD'
				Color=0
				IsVisible=true
				Diameter('1mil')
				$begin 'Segments'
					$begin 'Segment'
						HorizontalType='Length'
						HorizontalValue='0mm'
						VerticalType='Length'
						VerticalValue='0.1016mm'
					$end 'Segment'
					$begin 'Segment'
						HorizontalType='Percent'
						HorizontalValue='12.500000 %'
						VerticalType='Length'
						VerticalValue='0mm'
					$end 'Segment'
				$end 'Segments'
			$end 'J4_LH4'
			$begin 'J4_LH5'
				Type=0
				ModifiedOn=1735913055
				Library=''
				FromVendor=true
				IsForward=true
				Material='GOLD'
				Color=0
				IsVisible=true
				Diameter('1mil')
				$begin 'Segments'
					$begin 'Segment'
						HorizontalType='Length'
						HorizontalValue='0mm'
						VerticalType='Length'
						VerticalValue='0.127mm'
					$end 'Segment'
					$begin 'Segment'
						HorizontalType='Percent'
						HorizontalValue='12.500000 %'
						VerticalType='Length'
						VerticalValue='0mm'
					$end 'Segment'
				$end 'Segments'
			$end 'J4_LH5'
			$begin 'J4_LH6'
				Type=0
				ModifiedOn=1735913055
				Library=''
				FromVendor=true
				IsForward=true
				Material='GOLD'
				Color=0
				IsVisible=true
				Diameter('1mil')
				$begin 'Segments'
					$begin 'Segment'
						HorizontalType='Length'
						HorizontalValue='0mm'
						VerticalType='Length'
						VerticalValue='0.1524mm'
					$end 'Segment'
					$begin 'Segment'
						HorizontalType='Percent'
						HorizontalValue='12.500000 %'
						VerticalType='Length'
						VerticalValue='0mm'
					$end 'Segment'
				$end 'Segments'
			$end 'J4_LH6'
			$begin 'J4_LH7'
				Type=0
				ModifiedOn=1735913055
				Library=''
				FromVendor=true
				IsForward=true
				Material='GOLD'
				Color=0
				IsVisible=true
				Diameter('1mil')
				$begin 'Segments'
					$begin 'Segment'
						HorizontalType='Length'
						HorizontalValue='0mm'
						VerticalType='Length'
						VerticalValue='0.1778mm'
					$end 'Segment'
					$begin 'Segment'
						HorizontalType='Percent'
						HorizontalValue='12.500000 %'
						VerticalType='Length'
						VerticalValue='0mm'
					$end 'Segment'
				$end 'Segments'
			$end 'J4_LH7'
			$begin 'J4_LH8'
				Type=0
				ModifiedOn=1735913055
				Library=''
				FromVendor=true
				IsForward=true
				Material='GOLD'
				Color=0
				IsVisible=true
				Diameter('1mil')
				$begin 'Segments'
					$begin 'Segment'
						HorizontalType='Length'
						HorizontalValue='0mm'
						VerticalType='Length'
						VerticalValue='0.2032mm'
					$end 'Segment'
					$begin 'Segment'
						HorizontalType='Percent'
						HorizontalValue='12.500000 %'
						VerticalType='Length'
						VerticalValue='0mm'
					$end 'Segment'
				$end 'Segments'
			$end 'J4_LH8'
			$begin 'J4_LH9'
				Type=0
				ModifiedOn=1735913055
				Library=''
				FromVendor=true
				IsForward=true
				Material='GOLD'
				Color=0
				IsVisible=true
				Diameter('1mil')
				$begin 'Segments'
					$begin 'Segment'
						HorizontalType='Length'
						HorizontalValue='0mm'
						VerticalType='Length'
						VerticalValue='0.2286mm'
					$end 'Segment'
					$begin 'Segment'
						HorizontalType='Percent'
						HorizontalValue='12.500000 %'
						VerticalType='Length'
						VerticalValue='0mm'
					$end 'Segment'
				$end 'Segments'
			$end 'J4_LH9'
			$begin 'J5_LH10_ALPH45_BETA15'
				Type=0
				ModifiedOn=1735913055
				Library=''
				FromVendor=true
				IsForward=true
				Material='GOLD'
				Color=0
				IsVisible=true
				Diameter('1mil')
				$begin 'Segments'
					$begin 'Segment'
						HorizontalType='Angle'
						HorizontalValue='2578.3100780887deg'
						VerticalType='Length'
						VerticalValue='0.254mm'
					$end 'Segment'
					$begin 'Segment'
						HorizontalType='Percent'
						HorizontalValue='12.500000 %'
						VerticalType='Length'
						VerticalValue='0mm'
					$end 'Segment'
					$begin 'Segment'
						HorizontalType='Switch'
						HorizontalValue='0'
						VerticalType='Length'
						VerticalValue='0mm'
					$end 'Segment'
					$begin 'Segment'
						HorizontalType='Percent'
						HorizontalValue='50.000000 %'
						VerticalType='Angle'
						VerticalValue='859.436692696235deg'
					$end 'Segment'
				$end 'Segments'
			$end 'J5_LH10_ALPH45_BETA15'
			$begin 'J5_LH15_ALPH45_BETA15'
				Type=0
				ModifiedOn=1735913055
				Library=''
				FromVendor=true
				IsForward=true
				Material='GOLD'
				Color=0
				IsVisible=true
				Diameter('1mil')
				$begin 'Segments'
					$begin 'Segment'
						HorizontalType='Angle'
						HorizontalValue='2578.3100780887deg'
						VerticalType='Length'
						VerticalValue='0.381mm'
					$end 'Segment'
					$begin 'Segment'
						HorizontalType='Percent'
						HorizontalValue='12.500000 %'
						VerticalType='Length'
						VerticalValue='0mm'
					$end 'Segment'
					$begin 'Segment'
						HorizontalType='Switch'
						HorizontalValue='0'
						VerticalType='Length'
						VerticalValue='0mm'
					$end 'Segment'
					$begin 'Segment'
						HorizontalType='Percent'
						HorizontalValue='50.000000 %'
						VerticalType='Angle'
						VerticalValue='859.436692696235deg'
					$end 'Segment'
				$end 'Segments'
			$end 'J5_LH15_ALPH45_BETA15'
			$begin 'J5_LH5_ALPH45_BETA15'
				Type=0
				ModifiedOn=1735913055
				Library=''
				FromVendor=true
				IsForward=true
				Material='GOLD'
				Color=0
				IsVisible=true
				Diameter('1mil')
				$begin 'Segments'
					$begin 'Segment'
						HorizontalType='Angle'
						HorizontalValue='2578.3100780887deg'
						VerticalType='Length'
						VerticalValue='0.127mm'
					$end 'Segment'
					$begin 'Segment'
						HorizontalType='Percent'
						HorizontalValue='12.500000 %'
						VerticalType='Length'
						VerticalValue='0mm'
					$end 'Segment'
					$begin 'Segment'
						HorizontalType='Switch'
						HorizontalValue='0'
						VerticalType='Length'
						VerticalValue='0mm'
					$end 'Segment'
					$begin 'Segment'
						HorizontalType='Percent'
						HorizontalValue='50.000000 %'
						VerticalType='Angle'
						VerticalValue='859.436692696235deg'
					$end 'Segment'
				$end 'Segments'
			$end 'J5_LH5_ALPH45_BETA15'
		$end 'Bondwires'
		$begin 'DefInfo'
			FlipChip_TopBot(1002, 0, 16, 187, '', 1646307553, '', 'FlipChip_TopBot', '', '', '', '', '', '', '', 'Project', '', '', 1646307553, '', 0, 0)
			Icepak_6LR(0, 0, '', 1735827561, '', 'Icepak_6LR', '', '', '', '', '', 'Design.bmp', '', 'Project', '', '', 1735827561, '', 0)
			'A36095-045'(1002, 0, 0, 2, '', 1443452640, '', 'A36095-045', '', '', '', '', '', '', '', 'Project', '', '', 1443452640, '', 0, 0)
			'A36096-108'(1002, 0, 0, 2, '', 1443452640, '', 'A36096-108', '', '', '', '', '', '', '', 'Project', '', '', 1443452640, '', 0, 0)
			'A36096-030'(1002, 0, 0, 2, '', 1443452640, '', 'A36096-030', '', '', '', '', '', '', '', 'Project', '', '', 1443452640, '', 0, 0)
			'A36096-046'(1002, 0, 0, 2, '', 1443452640, '', 'A36096-046', '', '', '', '', '', '', '', 'Project', '', '', 1443452640, '', 0, 0)
			'602433-081'(1002, 0, 0, 2, '', 1443452640, '', '602433-081', '', '', '', '', '', '', '', 'Project', '', '', 1443452640, '', 0, 0)
			'644066-030'(1002, 0, 0, 2, '', 1443452640, '', '644066-030', '', '', '', '', '', '', '', 'Project', '', '', 1443452640, '', 0, 0)
			'602433-075'(1002, 0, 0, 2, '', 1443452640, '', '602433-075', '', '', '', '', '', '', '', 'Project', '', '', 1443452640, '', 0, 0)
			'644066-115'(1002, 0, 0, 2, '', 1443452640, '', '644066-115', '', '', '', '', '', '', '', 'Project', '', '', 1443452640, '', 0, 0)
			'A36096-027'(1002, 0, 0, 2, '', 1443452640, '', 'A36096-027', '', '', '', '', '', '', '', 'Project', '', '', 1443452640, '', 0, 0)
			'A93548-056'(1002, 0, 0, 2, '', 1443452640, '', 'A93548-056', '', '', '', '', '', '', '', 'Project', '', '', 1443452640, '', 0, 0)
			'A93548-014'(1002, 0, 0, 2, '', 1443452640, '', 'A93548-014', '', '', '', '', '', '', '', 'Project', '', '', 1443452640, '', 0, 0)
			'A93549-023'(1002, 0, 0, 2, '', 1443452640, '', 'A93549-023', '', '', '', '', '', '', '', 'Project', '', '', 1443452640, '', 0, 0)
			'A93548-034'(1002, 0, 0, 2, '', 1443452640, '', 'A93548-034', '', '', '', '', '', '', '', 'Project', '', '', 1443452640, '', 0, 0)
			'A93548-202'(1002, 0, 0, 2, '', 1443452640, '', 'A93548-202', '', '', '', '', '', '', '', 'Project', '', '', 1443452640, '', 0, 0)
			'C83410-012'(1002, 0, 0, 2, '', 1443452640, '', 'C83410-012', '', '', '', '', '', '', '', 'Project', '', '', 1443452640, '', 0, 0)
			'E53905-001'(1002, 0, 0, 4, '', 1443452640, '', 'E53905-001', '', '', '', '', '', '', '', 'Project', '', '', 1443452640, '', 0, 0)
			'E16347-001'(1002, 0, 0, 2, '', 1443452640, '', 'E16347-001', '', '', '', '', '', '', '', 'Project', '', '', 1443452640, '', 0, 0)
			'E78606-001'(1002, 0, 0, 2, '', 1443452640, '', 'E78606-001', '', '', '', '', '', '', '', 'Project', '', '', 1443452640, '', 0, 0)
			cutout3(1002, 0, 16, 4, '', 1581084623, '', 'cutout3', '', '', '', '', '', 'Design.bmp', '', 'Project', '', '', 1581084623, '', 0, 0)
		$end 'DefInfo'
		$begin 'Compdefs'
			$begin 'FlipChip_TopBot'
				Library=''
				CircuitEnv=0
				Refbase='U'
				NumParts=1
				ModSinceLib=true
				Terminal('RXDATA7+_FCHIP_T18', 'RXDATA7+_FCHIP_T18', 'A', false, 0, 1, '', 'Electrical', '0')
				Terminal('RXDATA7+_BGA_L11', 'RXDATA7+_BGA_L11', 'A', false, 1, 1, '', 'Electrical', '0')
				Terminal('FCHIP_A1_FCHIP_A1', 'FCHIP_A1_FCHIP_A1', 'A', false, 2, 1, '', 'Electrical', '0')
				Terminal('FCHIP_A1_BGA_C3', 'FCHIP_A1_BGA_C3', 'A', false, 3, 1, '', 'Electrical', '0')
				Terminal('FCHIP_A18_FCHIP_A18', 'FCHIP_A18_FCHIP_A18', 'A', false, 4, 1, '', 'Electrical', '0')
				Terminal('FCHIP_A18_BGA_C10', 'FCHIP_A18_BGA_C10', 'A', false, 5, 1, '', 'Electrical', '0')
				Terminal('FCHIP_V1_FCHIP_V1', 'FCHIP_V1_FCHIP_V1', 'A', false, 6, 1, '', 'Electrical', '0')
				Terminal('FCHIP_V1_BGA_K3', 'FCHIP_V1_BGA_K3', 'A', false, 7, 1, '', 'Electrical', '0')
				Terminal('FCHIP_V18_FCHIP_V18', 'FCHIP_V18_FCHIP_V18', 'A', false, 8, 1, '', 'Electrical', '0')
				Terminal('FCHIP_V18_BGA_K10', 'FCHIP_V18_BGA_K10', 'A', false, 9, 1, '', 'Electrical', '0')
				Terminal('FCHIP_U16_FCHIP_U16', 'FCHIP_U16_FCHIP_U16', 'A', false, 10, 1, '', 'Electrical', '0')
				Terminal('FCHIP_U16_BGA_L9', 'FCHIP_U16_BGA_L9', 'A', false, 11, 1, '', 'Electrical', '0')
				Terminal('FCHIP_U14_FCHIP_U14', 'FCHIP_U14_FCHIP_U14', 'A', false, 12, 1, '', 'Electrical', '0')
				Terminal('FCHIP_U14_BGA_L8', 'FCHIP_U14_BGA_L8', 'A', false, 13, 1, '', 'Electrical', '0')
				Terminal('FCHIP_U13_FCHIP_U13', 'FCHIP_U13_FCHIP_U13', 'A', false, 14, 1, '', 'Electrical', '0')
				Terminal('FCHIP_U13_BGA_K7', 'FCHIP_U13_BGA_K7', 'A', false, 15, 1, '', 'Electrical', '0')
				Terminal('FCHIP_U6_FCHIP_U6', 'FCHIP_U6_FCHIP_U6', 'A', false, 16, 1, '', 'Electrical', '0')
				Terminal('FCHIP_U6_BGA_K6', 'FCHIP_U6_BGA_K6', 'A', false, 17, 1, '', 'Electrical', '0')
				Terminal('FCHIP_U5_FCHIP_U5', 'FCHIP_U5_FCHIP_U5', 'A', false, 18, 1, '', 'Electrical', '0')
				Terminal('FCHIP_U5_BGA_L5', 'FCHIP_U5_BGA_L5', 'A', false, 19, 1, '', 'Electrical', '0')
				Terminal('FCHIP_U3_FCHIP_U3', 'FCHIP_U3_FCHIP_U3', 'A', false, 20, 1, '', 'Electrical', '0')
				Terminal('FCHIP_U3_BGA_L4', 'FCHIP_U3_BGA_L4', 'A', false, 21, 1, '', 'Electrical', '0')
				Terminal('FCHIP_T17_FCHIP_T17', 'FCHIP_T17_FCHIP_T17', 'A', false, 22, 1, '', 'Electrical', '0')
				Terminal('FCHIP_T2_FCHIP_T2', 'FCHIP_T2_FCHIP_T2', 'A', false, 23, 1, '', 'Electrical', '0')
				Terminal('FCHIP_R17_FCHIP_R17', 'FCHIP_R17_FCHIP_R17', 'A', false, 24, 1, '', 'Electrical', '0')
				Terminal('FCHIP_R2_FCHIP_R2', 'FCHIP_R2_FCHIP_R2', 'A', false, 25, 1, '', 'Electrical', '0')
				Terminal('FCHIP_P17_FCHIP_P17', 'FCHIP_P17_FCHIP_P17', 'A', false, 26, 1, '', 'Electrical', '0')
				Terminal('FCHIP_P2_FCHIP_P2', 'FCHIP_P2_FCHIP_P2', 'A', false, 27, 1, '', 'Electrical', '0')
				Terminal('FCHIP_N17_FCHIP_N17', 'FCHIP_N17_FCHIP_N17', 'A', false, 28, 1, '', 'Electrical', '0')
				Terminal('FCHIP_N2_FCHIP_N2', 'FCHIP_N2_FCHIP_N2', 'A', false, 29, 1, '', 'Electrical', '0')
				Terminal('FCHIP_M17_FCHIP_M17', 'FCHIP_M17_FCHIP_M17', 'A', false, 30, 1, '', 'Electrical', '0')
				Terminal('FCHIP_M17_BGA_G10', 'FCHIP_M17_BGA_G10', 'A', false, 31, 1, '', 'Electrical', '0')
				Terminal('FCHIP_M2_FCHIP_M2', 'FCHIP_M2_FCHIP_M2', 'A', false, 32, 1, '', 'Electrical', '0')
				Terminal('FCHIP_M2_BGA_G3', 'FCHIP_M2_BGA_G3', 'A', false, 33, 1, '', 'Electrical', '0')
				Terminal('FCHIP_L17_FCHIP_L17', 'FCHIP_L17_FCHIP_L17', 'A', false, 34, 1, '', 'Electrical', '0')
				Terminal('FCHIP_L2_FCHIP_L2', 'FCHIP_L2_FCHIP_L2', 'A', false, 35, 1, '', 'Electrical', '0')
				Terminal('FCHIP_K17_FCHIP_K17', 'FCHIP_K17_FCHIP_K17', 'A', false, 36, 1, '', 'Electrical', '0')
				Terminal('FCHIP_K17_BGA_G11', 'FCHIP_K17_BGA_G11', 'A', false, 37, 1, '', 'Electrical', '0')
				Terminal('FCHIP_K2_FCHIP_K2', 'FCHIP_K2_FCHIP_K2', 'A', false, 38, 1, '', 'Electrical', '0')
				Terminal('FCHIP_K2_BGA_G2', 'FCHIP_K2_BGA_G2', 'A', false, 39, 1, '', 'Electrical', '0')
				Terminal('FCHIP_J17_FCHIP_J17', 'FCHIP_J17_FCHIP_J17', 'A', false, 40, 1, '', 'Electrical', '0')
				Terminal('FCHIP_J2_FCHIP_J2', 'FCHIP_J2_FCHIP_J2', 'A', false, 41, 1, '', 'Electrical', '0')
				Terminal('FCHIP_H17_FCHIP_H17', 'FCHIP_H17_FCHIP_H17', 'A', false, 42, 1, '', 'Electrical', '0')
				Terminal('FCHIP_H17_BGA_F10', 'FCHIP_H17_BGA_F10', 'A', false, 43, 1, '', 'Electrical', '0')
				Terminal('FCHIP_H2_FCHIP_H2', 'FCHIP_H2_FCHIP_H2', 'A', false, 44, 1, '', 'Electrical', '0')
				Terminal('FCHIP_H2_BGA_F3', 'FCHIP_H2_BGA_F3', 'A', false, 45, 1, '', 'Electrical', '0')
				Terminal('FCHIP_G17_FCHIP_G17', 'FCHIP_G17_FCHIP_G17', 'A', false, 46, 1, '', 'Electrical', '0')
				Terminal('FCHIP_G2_FCHIP_G2', 'FCHIP_G2_FCHIP_G2', 'A', false, 47, 1, '', 'Electrical', '0')
				Terminal('FCHIP_F17_FCHIP_F17', 'FCHIP_F17_FCHIP_F17', 'A', false, 48, 1, '', 'Electrical', '0')
				Terminal('FCHIP_F17_BGA_E11', 'FCHIP_F17_BGA_E11', 'A', false, 49, 1, '', 'Electrical', '0')
				Terminal('FCHIP_F2_FCHIP_F2', 'FCHIP_F2_FCHIP_F2', 'A', false, 50, 1, '', 'Electrical', '0')
				Terminal('FCHIP_F2_BGA_E2', 'FCHIP_F2_BGA_E2', 'A', false, 51, 1, '', 'Electrical', '0')
				Terminal('FCHIP_E17_FCHIP_E17', 'FCHIP_E17_FCHIP_E17', 'A', false, 52, 1, '', 'Electrical', '0')
				Terminal('FCHIP_E2_FCHIP_E2', 'FCHIP_E2_FCHIP_E2', 'A', false, 53, 1, '', 'Electrical', '0')
				Terminal('FCHIP_D17_FCHIP_D17', 'FCHIP_D17_FCHIP_D17', 'A', false, 54, 1, '', 'Electrical', '0')
				Terminal('FCHIP_D2_FCHIP_D2', 'FCHIP_D2_FCHIP_D2', 'A', false, 55, 1, '', 'Electrical', '0')
				Terminal('FCHIP_C17_FCHIP_C17', 'FCHIP_C17_FCHIP_C17', 'A', false, 56, 1, '', 'Electrical', '0')
				Terminal('FCHIP_C17_BGA_D11', 'FCHIP_C17_BGA_D11', 'A', false, 57, 1, '', 'Electrical', '0')
				Terminal('FCHIP_C2_FCHIP_C2', 'FCHIP_C2_FCHIP_C2', 'A', false, 58, 1, '', 'Electrical', '0')
				Terminal('FCHIP_C2_BGA_D2', 'FCHIP_C2_BGA_D2', 'A', false, 59, 1, '', 'Electrical', '0')
				Terminal('FCHIP_B15_FCHIP_B15', 'FCHIP_B15_FCHIP_B15', 'A', false, 60, 1, '', 'Electrical', '0')
				Terminal('FCHIP_B15_BGA_B9', 'FCHIP_B15_BGA_B9', 'A', false, 61, 1, '', 'Electrical', '0')
				Terminal('FCHIP_A13_FCHIP_A13', 'FCHIP_A13_FCHIP_A13', 'A', false, 62, 1, '', 'Electrical', '0')
				Terminal('FCHIP_A13_BGA_B7', 'FCHIP_A13_BGA_B7', 'A', false, 63, 1, '', 'Electrical', '0')
				Terminal('FCHIP_A12_FCHIP_A12', 'FCHIP_A12_FCHIP_A12', 'A', false, 64, 1, '', 'Electrical', '0')
				Terminal('FCHIP_A12_BGA_C7', 'FCHIP_A12_BGA_C7', 'A', false, 65, 1, '', 'Electrical', '0')
				Terminal('RXDATA5-_FCHIP_N18', 'RXDATA5-_FCHIP_N18', 'A', false, 66, 1, '', 'Electrical', '0')
				Terminal('RXDATA5-_BGA_L12', 'RXDATA5-_BGA_L12', 'A', false, 67, 1, '', 'Electrical', '0')
				Terminal('RXDATA7-_FCHIP_U18', 'RXDATA7-_FCHIP_U18', 'A', false, 68, 1, '', 'Electrical', '0')
				Terminal('RXDATA7-_BGA_L10', 'RXDATA7-_BGA_L10', 'A', false, 69, 1, '', 'Electrical', '0')
				Terminal('FCHIP_V16_FCHIP_V16', 'FCHIP_V16_FCHIP_V16', 'A', false, 70, 1, '', 'Electrical', '0')
				Terminal('FCHIP_V16_BGA_M9', 'FCHIP_V16_BGA_M9', 'A', false, 71, 1, '', 'Electrical', '0')
				Terminal('FCHIP_V13_FCHIP_V13', 'FCHIP_V13_FCHIP_V13', 'A', false, 72, 1, '', 'Electrical', '0')
				Terminal('FCHIP_V13_BGA_L7', 'FCHIP_V13_BGA_L7', 'A', false, 73, 1, '', 'Electrical', '0')
				Terminal('FCHIP_V12_FCHIP_V12', 'FCHIP_V12_FCHIP_V12', 'A', false, 74, 1, '', 'Electrical', '0')
				Terminal('FCHIP_V7_FCHIP_V7', 'FCHIP_V7_FCHIP_V7', 'A', false, 75, 1, '', 'Electrical', '0')
				Terminal('FCHIP_V6_FCHIP_V6', 'FCHIP_V6_FCHIP_V6', 'A', false, 76, 1, '', 'Electrical', '0')
				Terminal('FCHIP_V6_BGA_L6', 'FCHIP_V6_BGA_L6', 'A', false, 77, 1, '', 'Electrical', '0')
				Terminal('FCHIP_V3_FCHIP_V3', 'FCHIP_V3_FCHIP_V3', 'A', false, 78, 1, '', 'Electrical', '0')
				Terminal('FCHIP_V3_BGA_M4', 'FCHIP_V3_BGA_M4', 'A', false, 79, 1, '', 'Electrical', '0')
				Terminal('TXDATA7+_FCHIP_U1', 'TXDATA7+_FCHIP_U1', 'A', false, 80, 1, '', 'Electrical', '0')
				Terminal('TXDATA7+_BGA_L3', 'TXDATA7+_BGA_L3', 'A', false, 81, 1, '', 'Electrical', '0')
				Terminal('TXDATA7-_FCHIP_T1', 'TXDATA7-_FCHIP_T1', 'A', false, 82, 1, '', 'Electrical', '0')
				Terminal('TXDATA7-_BGA_L2', 'TXDATA7-_BGA_L2', 'A', false, 83, 1, '', 'Electrical', '0')
				Terminal('TXDATA5-_FCHIP_N1', 'TXDATA5-_FCHIP_N1', 'A', false, 84, 1, '', 'Electrical', '0')
				Terminal('TXDATA5-_BGA_L1', 'TXDATA5-_BGA_L1', 'A', false, 85, 1, '', 'Electrical', '0')
				Terminal('RXDATA5+_FCHIP_M18', 'RXDATA5+_FCHIP_M18', 'A', false, 86, 1, '', 'Electrical', '0')
				Terminal('RXDATA5+_BGA_K12', 'RXDATA5+_BGA_K12', 'A', false, 87, 1, '', 'Electrical', '0')
				Terminal('RXDATA6-_FCHIP_R18', 'RXDATA6-_FCHIP_R18', 'A', false, 88, 1, '', 'Electrical', '0')
				Terminal('RXDATA6-_BGA_K11', 'RXDATA6-_BGA_K11', 'A', false, 89, 1, '', 'Electrical', '0')
				Terminal('FCHIP_V17_FCHIP_V17', 'FCHIP_V17_FCHIP_V17', 'A', false, 90, 1, '', 'Electrical', '0')
				Terminal('FCHIP_V17_BGA_M10', 'FCHIP_V17_BGA_M10', 'A', false, 91, 1, '', 'Electrical', '0')
				Terminal('FCHIP_V2_FCHIP_V2', 'FCHIP_V2_FCHIP_V2', 'A', false, 92, 1, '', 'Electrical', '0')
				Terminal('FCHIP_V2_BGA_M3', 'FCHIP_V2_BGA_M3', 'A', false, 93, 1, '', 'Electrical', '0')
				Terminal('TXDATA6-_FCHIP_R1', 'TXDATA6-_FCHIP_R1', 'A', false, 94, 1, '', 'Electrical', '0')
				Terminal('TXDATA6-_BGA_K2', 'TXDATA6-_BGA_K2', 'A', false, 95, 1, '', 'Electrical', '0')
				Terminal('TXDATA5+_FCHIP_M1', 'TXDATA5+_FCHIP_M1', 'A', false, 96, 1, '', 'Electrical', '0')
				Terminal('TXDATA5+_BGA_K1', 'TXDATA5+_BGA_K1', 'A', false, 97, 1, '', 'Electrical', '0')
				Terminal('RXDATA4+_FCHIP_L18', 'RXDATA4+_FCHIP_L18', 'A', false, 98, 1, '', 'Electrical', '0')
				Terminal('RXDATA4+_BGA_J12', 'RXDATA4+_BGA_J12', 'A', false, 99, 1, '', 'Electrical', '0')
				Terminal('RXDATA6+_FCHIP_P18', 'RXDATA6+_FCHIP_P18', 'A', false, 100, 1, '', 'Electrical', '0')
				Terminal('RXDATA6+_BGA_J11', 'RXDATA6+_BGA_J11', 'A', false, 101, 1, '', 'Electrical', '0')
				Terminal('TXDATA6+_FCHIP_P1', 'TXDATA6+_FCHIP_P1', 'A', false, 102, 1, '', 'Electrical', '0')
				Terminal('TXDATA6+_BGA_J2', 'TXDATA6+_BGA_J2', 'A', false, 103, 1, '', 'Electrical', '0')
				Terminal('TXDATA4-_FCHIP_L1', 'TXDATA4-_FCHIP_L1', 'A', false, 104, 1, '', 'Electrical', '0')
				Terminal('TXDATA4-_BGA_J1', 'TXDATA4-_BGA_J1', 'A', false, 105, 1, '', 'Electrical', '0')
				Terminal('RXDATA4-_FCHIP_K18', 'RXDATA4-_FCHIP_K18', 'A', false, 106, 1, '', 'Electrical', '0')
				Terminal('RXDATA4-_BGA_H12', 'RXDATA4-_BGA_H12', 'A', false, 107, 1, '', 'Electrical', '0')
				Terminal('TXDATA4+_FCHIP_K1', 'TXDATA4+_FCHIP_K1', 'A', false, 108, 1, '', 'Electrical', '0')
				Terminal('TXDATA4+_BGA_H1', 'TXDATA4+_BGA_H1', 'A', false, 109, 1, '', 'Electrical', '0')
				Terminal('RXDATA3+_FCHIP_J18', 'RXDATA3+_FCHIP_J18', 'A', false, 110, 1, '', 'Electrical', '0')
				Terminal('RXDATA3+_BGA_G12', 'RXDATA3+_BGA_G12', 'A', false, 111, 1, '', 'Electrical', '0')
				Terminal('TXDATA3-_FCHIP_J1', 'TXDATA3-_FCHIP_J1', 'A', false, 112, 1, '', 'Electrical', '0')
				Terminal('TXDATA3-_BGA_G1', 'TXDATA3-_BGA_G1', 'A', false, 113, 1, '', 'Electrical', '0')
				Terminal('RXDATA3-_FCHIP_H18', 'RXDATA3-_FCHIP_H18', 'A', false, 114, 1, '', 'Electrical', '0')
				Terminal('RXDATA3-_BGA_F12', 'RXDATA3-_BGA_F12', 'A', false, 115, 1, '', 'Electrical', '0')
				Terminal('TXDATA3+_FCHIP_H1', 'TXDATA3+_FCHIP_H1', 'A', false, 116, 1, '', 'Electrical', '0')
				Terminal('TXDATA3+_BGA_F1', 'TXDATA3+_BGA_F1', 'A', false, 117, 1, '', 'Electrical', '0')
				Terminal('RXDATA2+_FCHIP_G18', 'RXDATA2+_FCHIP_G18', 'A', false, 118, 1, '', 'Electrical', '0')
				Terminal('RXDATA2+_BGA_E12', 'RXDATA2+_BGA_E12', 'A', false, 119, 1, '', 'Electrical', '0')
				Terminal('TXDATA2-_FCHIP_G1', 'TXDATA2-_FCHIP_G1', 'A', false, 120, 1, '', 'Electrical', '0')
				Terminal('TXDATA2-_BGA_E1', 'TXDATA2-_BGA_E1', 'A', false, 121, 1, '', 'Electrical', '0')
				Terminal('RXDATA2-_FCHIP_F18', 'RXDATA2-_FCHIP_F18', 'A', false, 122, 1, '', 'Electrical', '0')
				Terminal('RXDATA2-_BGA_D12', 'RXDATA2-_BGA_D12', 'A', false, 123, 1, '', 'Electrical', '0')
				Terminal('TXDATA2+_FCHIP_F1', 'TXDATA2+_FCHIP_F1', 'A', false, 124, 1, '', 'Electrical', '0')
				Terminal('TXDATA2+_BGA_D1', 'TXDATA2+_BGA_D1', 'A', false, 125, 1, '', 'Electrical', '0')
				Terminal('RXDATA1+_FCHIP_E18', 'RXDATA1+_FCHIP_E18', 'A', false, 126, 1, '', 'Electrical', '0')
				Terminal('RXDATA1+_BGA_C12', 'RXDATA1+_BGA_C12', 'A', false, 127, 1, '', 'Electrical', '0')
				Terminal('RXDATA1-_FCHIP_D18', 'RXDATA1-_FCHIP_D18', 'A', false, 128, 1, '', 'Electrical', '0')
				Terminal('RXDATA1-_BGA_C11', 'RXDATA1-_BGA_C11', 'A', false, 129, 1, '', 'Electrical', '0')
				Terminal('FCHIP_A17_FCHIP_A17', 'FCHIP_A17_FCHIP_A17', 'A', false, 130, 1, '', 'Electrical', '0')
				Terminal('FCHIP_A17_BGA_B10', 'FCHIP_A17_BGA_B10', 'A', false, 131, 1, '', 'Electrical', '0')
				Terminal('FCHIP_A7_FCHIP_A7', 'FCHIP_A7_FCHIP_A7', 'A', false, 132, 1, '', 'Electrical', '0')
				Terminal('FCHIP_A7_BGA_C6', 'FCHIP_A7_BGA_C6', 'A', false, 133, 1, '', 'Electrical', '0')
				Terminal('FCHIP_B3_FCHIP_B3', 'FCHIP_B3_FCHIP_B3', 'A', false, 134, 1, '', 'Electrical', '0')
				Terminal('FCHIP_B3_BGA_C4', 'FCHIP_B3_BGA_C4', 'A', false, 135, 1, '', 'Electrical', '0')
				Terminal('FCHIP_A2_FCHIP_A2', 'FCHIP_A2_FCHIP_A2', 'A', false, 136, 1, '', 'Electrical', '0')
				Terminal('FCHIP_A2_BGA_B3', 'FCHIP_A2_BGA_B3', 'A', false, 137, 1, '', 'Electrical', '0')
				Terminal('TXDATA1+_FCHIP_D1', 'TXDATA1+_FCHIP_D1', 'A', false, 138, 1, '', 'Electrical', '0')
				Terminal('TXDATA1+_BGA_C2', 'TXDATA1+_BGA_C2', 'A', false, 139, 1, '', 'Electrical', '0')
				Terminal('TXDATA1-_FCHIP_E1', 'TXDATA1-_FCHIP_E1', 'A', false, 140, 1, '', 'Electrical', '0')
				Terminal('TXDATA1-_BGA_C1', 'TXDATA1-_BGA_C1', 'A', false, 141, 1, '', 'Electrical', '0')
				Terminal('RXDATA0-_FCHIP_C18', 'RXDATA0-_FCHIP_C18', 'A', false, 142, 1, '', 'Electrical', '0')
				Terminal('RXDATA0-_BGA_B12', 'RXDATA0-_BGA_B12', 'A', false, 143, 1, '', 'Electrical', '0')
				Terminal('RXDATA0+_FCHIP_B18', 'RXDATA0+_FCHIP_B18', 'A', false, 144, 1, '', 'Electrical', '0')
				Terminal('RXDATA0+_BGA_B11', 'RXDATA0+_BGA_B11', 'A', false, 145, 1, '', 'Electrical', '0')
				Terminal('FCHIP_A16_FCHIP_A16', 'FCHIP_A16_FCHIP_A16', 'A', false, 146, 1, '', 'Electrical', '0')
				Terminal('FCHIP_A16_BGA_A10', 'FCHIP_A16_BGA_A10', 'A', false, 147, 1, '', 'Electrical', '0')
				Terminal('FCHIP_B16_FCHIP_B16', 'FCHIP_B16_FCHIP_B16', 'A', false, 148, 1, '', 'Electrical', '0')
				Terminal('FCHIP_B16_BGA_C9', 'FCHIP_B16_BGA_C9', 'A', false, 149, 1, '', 'Electrical', '0')
				Terminal('FCHIP_B14_FCHIP_B14', 'FCHIP_B14_FCHIP_B14', 'A', false, 150, 1, '', 'Electrical', '0')
				Terminal('FCHIP_B14_BGA_A9', 'FCHIP_B14_BGA_A9', 'A', false, 151, 1, '', 'Electrical', '0')
				Terminal('FCHIP_B13_FCHIP_B13', 'FCHIP_B13_FCHIP_B13', 'A', false, 152, 1, '', 'Electrical', '0')
				Terminal('FCHIP_B13_BGA_B8', 'FCHIP_B13_BGA_B8', 'A', false, 153, 1, '', 'Electrical', '0')
				Terminal('FCHIP_A6_FCHIP_A6', 'FCHIP_A6_FCHIP_A6', 'A', false, 154, 1, '', 'Electrical', '0')
				Terminal('FCHIP_A6_BGA_B6', 'FCHIP_A6_BGA_B6', 'A', false, 155, 1, '', 'Electrical', '0')
				Terminal('FCHIP_B6_FCHIP_B6', 'FCHIP_B6_FCHIP_B6', 'A', false, 156, 1, '', 'Electrical', '0')
				Terminal('FCHIP_B6_BGA_B5', 'FCHIP_B6_BGA_B5', 'A', false, 157, 1, '', 'Electrical', '0')
				Terminal('FCHIP_B4_FCHIP_B4', 'FCHIP_B4_FCHIP_B4', 'A', false, 158, 1, '', 'Electrical', '0')
				Terminal('FCHIP_B4_BGA_B4', 'FCHIP_B4_BGA_B4', 'A', false, 159, 1, '', 'Electrical', '0')
				Terminal('FCHIP_A3_FCHIP_A3', 'FCHIP_A3_FCHIP_A3', 'A', false, 160, 1, '', 'Electrical', '0')
				Terminal('FCHIP_A3_BGA_A3', 'FCHIP_A3_BGA_A3', 'A', false, 161, 1, '', 'Electrical', '0')
				Terminal('TXDATA0+_FCHIP_B1', 'TXDATA0+_FCHIP_B1', 'A', false, 162, 1, '', 'Electrical', '0')
				Terminal('TXDATA0+_BGA_B2', 'TXDATA0+_BGA_B2', 'A', false, 163, 1, '', 'Electrical', '0')
				Terminal('TXDATA0-_FCHIP_C1', 'TXDATA0-_FCHIP_C1', 'A', false, 164, 1, '', 'Electrical', '0')
				Terminal('TXDATA0-_BGA_B1', 'TXDATA0-_BGA_B1', 'A', false, 165, 1, '', 'Electrical', '0')
				Terminal('FCHIP_B5_FCHIP_B5', 'FCHIP_B5_FCHIP_B5', 'A', false, 166, 1, '', 'Electrical', '0')
				Terminal('FCHIP_B5_BGA_A4', 'FCHIP_B5_BGA_A4', 'A', false, 167, 1, '', 'Electrical', '0')
				Terminal('VDD_1_FCHIP_P15', 'VDD_1_FCHIP_P15', 'A', false, 168, 1, '', 'Electrical', '0')
				Terminal('VDD_2_FCHIP_E15', 'VDD_2_FCHIP_E15', 'A', false, 169, 1, '', 'Electrical', '0')
				Terminal('VDD_3_BGA_K9', 'VDD_3_BGA_K9', 'A', false, 170, 1, '', 'Electrical', '0')
				Terminal('VDD_4_BGA_K4', 'VDD_4_BGA_K4', 'A', false, 171, 1, '', 'Electrical', '0')
				Terminal('VDD_5_FCHIP_R15', 'VDD_5_FCHIP_R15', 'A', false, 172, 1, '', 'Electrical', '0')
				Terminal('VDD_6_FCHIP_D15', 'VDD_6_FCHIP_D15', 'A', false, 173, 1, '', 'Electrical', '0')
				Terminal('VDD_7_FCHIP_L15', 'VDD_7_FCHIP_L15', 'A', false, 174, 1, '', 'Electrical', '0')
				Terminal('VDD_8_FCHIP_H15', 'VDD_8_FCHIP_H15', 'A', false, 175, 1, '', 'Electrical', '0')
				Terminal('VDD_9_BGA_E6', 'VDD_9_BGA_E6', 'A', false, 176, 1, '', 'Electrical', '0')
				Terminal('VDD_10_BGA_F6', 'VDD_10_BGA_F6', 'A', false, 177, 1, '', 'Electrical', '0')
				Terminal('VDD_11_BGA_G6', 'VDD_11_BGA_G6', 'A', false, 178, 1, '', 'Electrical', '0')
				Terminal('VDD_12_BGA_H6', 'VDD_12_BGA_H6', 'A', false, 179, 1, '', 'Electrical', '0')
				Terminal('VSS_1_BGA_E7', 'VSS_1_BGA_E7', 'A', false, 180, 1, '', 'Electrical', '0')
				Terminal('VSS_2_BGA_F5', 'VSS_2_BGA_F5', 'A', false, 181, 1, '', 'Electrical', '0')
				Terminal('VSS_3_BGA_F7', 'VSS_3_BGA_F7', 'A', false, 182, 1, '', 'Electrical', '0')
				Terminal('VSS_4_BGA_G5', 'VSS_4_BGA_G5', 'A', false, 183, 1, '', 'Electrical', '0')
				Terminal('VSS_5_BGA_G7', 'VSS_5_BGA_G7', 'A', false, 184, 1, '', 'Electrical', '0')
				Terminal('VSS_6_BGA_H5', 'VSS_6_BGA_H5', 'A', false, 185, 1, '', 'Electrical', '0')
				Terminal('VSS_7_BGA_H7', 'VSS_7_BGA_H7', 'A', false, 186, 1, '', 'Electrical', '0')
				$begin 'Properties'
					TextProp('Representation', 'SD', '', 'FlipChip_TopBot')
				$end 'Properties'
				CompExtID=1
				$begin 'Parameters'
					ButtonProp('CosimDefinition', 'D', '', 'Edit', 'Edit', 40501, ButtonPropClientData())
					MenuProp('CoSimulator', 'D', '', 'DefaultNetlist', 0)
				$end 'Parameters'
				$begin 'CosimDefinitions'
					$begin 'CosimDefinition'
						CosimulatorType=4
						CosimDefName='DefaultNetlist'
						IsDefinition=true
						Connect=true
						Data()
						GRef()
					$end 'CosimDefinition'
					DefaultCosim='DefaultNetlist'
				$end 'CosimDefinitions'
			$end 'FlipChip_TopBot'
			$begin 'Icepak_6LR'
				Library=''
				CircuitEnv=5
				Refbase='U'
				NumParts=1
				ModSinceLib=true
				$begin 'Properties'
					TextProp('Representation', 'SRD', '', 'Icepak_6LR')
					TextProp('Owner', 'SRD', '', 'Icepak')
				$end 'Properties'
				CompExtID=6
			$end 'Icepak_6LR'
			$begin 'A36095-045'
				Library=''
				CircuitEnv=0
				Refbase='U'
				NumParts=1
				ModSinceLib=true
				Terminal('1', '1', 'A', false, 28, 1, '', 'Electrical', '0')
				Terminal('2', '2', 'A', false, 29, 1, '', 'Electrical', '0')
				CompExtID=1
				$begin 'Parameters'
					ButtonProp('CosimDefinition', 'SD', '', 'Edit', 'Edit', 40501, ButtonPropClientData())
					VariableProp('C', 'D', '', '1pF')
					CheckboxProp('EnableC', 'D', '', true)
					CheckboxProp('EnableL', 'D', '', true)
					CheckboxProp('EnableR', 'D', '', true)
					CheckboxProp('IsParallel', 'D', '', false)
					VariableProp('L', 'D', '', '1nH')
					TextProp('LabelID', 'D', '', 'RLC@ID')
					VariableProp('R', 'D', '', '50ohm')
					MenuProp('CoSimulator', 'D', '', 'DefaultNetlist_1,DefaultNetlist', 1)
				$end 'Parameters'
				$begin 'CosimDefinitions'
					$begin 'CosimDefinition'
						CosimulatorType=4
						CosimDefName='DefaultNetlist'
						IsDefinition=true
						Connect=true
						Data('Nexxim Circuit'='?(IsParallel==true)(\
?(EnableR==true)(R@ID %0 %1 ?R(@R))\
?(EnableL==true)(L@ID %0 %1 ?L(@L))\
?(EnableC==true)(C@ID %0 %1 ?C(@C)))\
?(IsParallel==false)(\
?(EnableR==true)(?(EnableL==true)(R@ID %0 netRL@ID ?R(@R)):(?(EnableC==true)(R@ID %0 netRC@ID ?R(@R)):(R@ID %0 %1 ?R(@R))))\
?(EnableL==true)(?(EnableR==true)(?(EnableC==true)(L@ID netRL@ID netLC@ID ?L(@L)):(L@ID netRL@ID %1 ?L(@L))):(?(EnableC==true)(L@ID %0 netLC@ID ?L(@L)):(L@ID %0 %1 ?L(@L))))\
?(EnableC==true)(?(EnableL==true)(C@ID netLC@ID %1 ?C(@C)):(?(EnableR==true)(C@ID netRC@ID %1 ?C(@C)):(C@ID %0 %1 ?C(@C)))))')
						GRef('Nexxim Circuit'='')
					$end 'CosimDefinition'
					$begin 'CosimDefinition'
						CosimulatorType=4
						CosimDefName='DefaultNetlist_1'
						IsDefinition=true
						Connect=true
						Data()
						GRef()
					$end 'CosimDefinition'
					DefaultCosim='DefaultNetlist_1'
				$end 'CosimDefinitions'
			$end 'A36095-045'
			$begin 'A36096-108'
				Library=''
				CircuitEnv=0
				Refbase='U'
				NumParts=1
				ModSinceLib=true
				Terminal('1', '1', 'A', false, 38, 1, '', 'Electrical', '0')
				Terminal('2', '2', 'A', false, 39, 1, '', 'Electrical', '0')
				CompExtID=1
				$begin 'Parameters'
					ButtonProp('CosimDefinition', 'SD', '', 'Edit', 'Edit', 40501, ButtonPropClientData())
					VariableProp('C', 'D', '', '1pF')
					CheckboxProp('EnableC', 'D', '', true)
					CheckboxProp('EnableL', 'D', '', true)
					CheckboxProp('EnableR', 'D', '', true)
					CheckboxProp('IsParallel', 'D', '', false)
					VariableProp('L', 'D', '', '1nH')
					TextProp('LabelID', 'D', '', 'RLC@ID')
					VariableProp('R', 'D', '', '50ohm')
					MenuProp('CoSimulator', 'D', '', 'DefaultNetlist_1,DefaultNetlist', 1)
				$end 'Parameters'
				$begin 'CosimDefinitions'
					$begin 'CosimDefinition'
						CosimulatorType=4
						CosimDefName='DefaultNetlist'
						IsDefinition=true
						Connect=true
						Data('Nexxim Circuit'='?(IsParallel==true)(\
?(EnableR==true)(R@ID %0 %1 ?R(@R))\
?(EnableL==true)(L@ID %0 %1 ?L(@L))\
?(EnableC==true)(C@ID %0 %1 ?C(@C)))\
?(IsParallel==false)(\
?(EnableR==true)(?(EnableL==true)(R@ID %0 netRL@ID ?R(@R)):(?(EnableC==true)(R@ID %0 netRC@ID ?R(@R)):(R@ID %0 %1 ?R(@R))))\
?(EnableL==true)(?(EnableR==true)(?(EnableC==true)(L@ID netRL@ID netLC@ID ?L(@L)):(L@ID netRL@ID %1 ?L(@L))):(?(EnableC==true)(L@ID %0 netLC@ID ?L(@L)):(L@ID %0 %1 ?L(@L))))\
?(EnableC==true)(?(EnableL==true)(C@ID netLC@ID %1 ?C(@C)):(?(EnableR==true)(C@ID netRC@ID %1 ?C(@C)):(C@ID %0 %1 ?C(@C)))))')
						GRef('Nexxim Circuit'='')
					$end 'CosimDefinition'
					$begin 'CosimDefinition'
						CosimulatorType=4
						CosimDefName='DefaultNetlist_1'
						IsDefinition=true
						Connect=true
						Data()
						GRef()
					$end 'CosimDefinition'
					DefaultCosim='DefaultNetlist_1'
				$end 'CosimDefinitions'
			$end 'A36096-108'
			$begin 'A36096-030'
				Library=''
				CircuitEnv=0
				Refbase='U'
				NumParts=1
				ModSinceLib=true
				Terminal('1', '1', 'A', false, 32, 1, '', 'Electrical', '0')
				Terminal('2', '2', 'A', false, 33, 1, '', 'Electrical', '0')
				CompExtID=1
				$begin 'Parameters'
					ButtonProp('CosimDefinition', 'SD', '', 'Edit', 'Edit', 40501, ButtonPropClientData())
					VariableProp('C', 'D', '', '1pF')
					CheckboxProp('EnableC', 'D', '', true)
					CheckboxProp('EnableL', 'D', '', true)
					CheckboxProp('EnableR', 'D', '', true)
					CheckboxProp('IsParallel', 'D', '', false)
					VariableProp('L', 'D', '', '1nH')
					TextProp('LabelID', 'D', '', 'RLC@ID')
					VariableProp('R', 'D', '', '50ohm')
					MenuProp('CoSimulator', 'D', '', 'DefaultNetlist_1,DefaultNetlist', 1)
				$end 'Parameters'
				$begin 'CosimDefinitions'
					$begin 'CosimDefinition'
						CosimulatorType=4
						CosimDefName='DefaultNetlist'
						IsDefinition=true
						Connect=true
						Data('Nexxim Circuit'='?(IsParallel==true)(\
?(EnableR==true)(R@ID %0 %1 ?R(@R))\
?(EnableL==true)(L@ID %0 %1 ?L(@L))\
?(EnableC==true)(C@ID %0 %1 ?C(@C)))\
?(IsParallel==false)(\
?(EnableR==true)(?(EnableL==true)(R@ID %0 netRL@ID ?R(@R)):(?(EnableC==true)(R@ID %0 netRC@ID ?R(@R)):(R@ID %0 %1 ?R(@R))))\
?(EnableL==true)(?(EnableR==true)(?(EnableC==true)(L@ID netRL@ID netLC@ID ?L(@L)):(L@ID netRL@ID %1 ?L(@L))):(?(EnableC==true)(L@ID %0 netLC@ID ?L(@L)):(L@ID %0 %1 ?L(@L))))\
?(EnableC==true)(?(EnableL==true)(C@ID netLC@ID %1 ?C(@C)):(?(EnableR==true)(C@ID netRC@ID %1 ?C(@C)):(C@ID %0 %1 ?C(@C)))))')
						GRef('Nexxim Circuit'='')
					$end 'CosimDefinition'
					$begin 'CosimDefinition'
						CosimulatorType=4
						CosimDefName='DefaultNetlist_1'
						IsDefinition=true
						Connect=true
						Data()
						GRef()
					$end 'CosimDefinition'
					DefaultCosim='DefaultNetlist_1'
				$end 'CosimDefinitions'
			$end 'A36096-030'
			$begin 'A36096-046'
				Library=''
				CircuitEnv=0
				Refbase='U'
				NumParts=1
				ModSinceLib=true
				Terminal('1', '1', 'A', false, 34, 1, '', 'Electrical', '0')
				Terminal('2', '2', 'A', false, 35, 1, '', 'Electrical', '0')
				CompExtID=1
				$begin 'Parameters'
					ButtonProp('CosimDefinition', 'SD', '', 'Edit', 'Edit', 40501, ButtonPropClientData())
					VariableProp('C', 'D', '', '1pF')
					CheckboxProp('EnableC', 'D', '', true)
					CheckboxProp('EnableL', 'D', '', true)
					CheckboxProp('EnableR', 'D', '', true)
					CheckboxProp('IsParallel', 'D', '', false)
					VariableProp('L', 'D', '', '1nH')
					TextProp('LabelID', 'D', '', 'RLC@ID')
					VariableProp('R', 'D', '', '50ohm')
					MenuProp('CoSimulator', 'D', '', 'DefaultNetlist_1,DefaultNetlist', 1)
				$end 'Parameters'
				$begin 'CosimDefinitions'
					$begin 'CosimDefinition'
						CosimulatorType=4
						CosimDefName='DefaultNetlist'
						IsDefinition=true
						Connect=true
						Data('Nexxim Circuit'='?(IsParallel==true)(\
?(EnableR==true)(R@ID %0 %1 ?R(@R))\
?(EnableL==true)(L@ID %0 %1 ?L(@L))\
?(EnableC==true)(C@ID %0 %1 ?C(@C)))\
?(IsParallel==false)(\
?(EnableR==true)(?(EnableL==true)(R@ID %0 netRL@ID ?R(@R)):(?(EnableC==true)(R@ID %0 netRC@ID ?R(@R)):(R@ID %0 %1 ?R(@R))))\
?(EnableL==true)(?(EnableR==true)(?(EnableC==true)(L@ID netRL@ID netLC@ID ?L(@L)):(L@ID netRL@ID %1 ?L(@L))):(?(EnableC==true)(L@ID %0 netLC@ID ?L(@L)):(L@ID %0 %1 ?L(@L))))\
?(EnableC==true)(?(EnableL==true)(C@ID netLC@ID %1 ?C(@C)):(?(EnableR==true)(C@ID netRC@ID %1 ?C(@C)):(C@ID %0 %1 ?C(@C)))))')
						GRef('Nexxim Circuit'='')
					$end 'CosimDefinition'
					$begin 'CosimDefinition'
						CosimulatorType=4
						CosimDefName='DefaultNetlist_1'
						IsDefinition=true
						Connect=true
						Data()
						GRef()
					$end 'CosimDefinition'
					DefaultCosim='DefaultNetlist_1'
				$end 'CosimDefinitions'
			$end 'A36096-046'
			$begin '602433-081'
				Library=''
				CircuitEnv=0
				Refbase='U'
				NumParts=1
				ModSinceLib=true
				Terminal('1', '1', 'A', false, 14, 1, '', 'Electrical', '0')
				Terminal('2', '2', 'A', false, 15, 1, '', 'Electrical', '0')
				CompExtID=1
				$begin 'Parameters'
					ButtonProp('CosimDefinition', 'SD', '', 'Edit', 'Edit', 40501, ButtonPropClientData())
					VariableProp('C', 'D', '', '1pF')
					CheckboxProp('EnableC', 'D', '', true)
					CheckboxProp('EnableL', 'D', '', true)
					CheckboxProp('EnableR', 'D', '', true)
					CheckboxProp('IsParallel', 'D', '', false)
					VariableProp('L', 'D', '', '1nH')
					TextProp('LabelID', 'D', '', 'RLC@ID')
					VariableProp('R', 'D', '', '50ohm')
					MenuProp('CoSimulator', 'D', '', 'DefaultNetlist_1,DefaultNetlist', 1)
				$end 'Parameters'
				$begin 'CosimDefinitions'
					$begin 'CosimDefinition'
						CosimulatorType=4
						CosimDefName='DefaultNetlist'
						IsDefinition=true
						Connect=true
						Data('Nexxim Circuit'='?(IsParallel==true)(\
?(EnableR==true)(R@ID %0 %1 ?R(@R))\
?(EnableL==true)(L@ID %0 %1 ?L(@L))\
?(EnableC==true)(C@ID %0 %1 ?C(@C)))\
?(IsParallel==false)(\
?(EnableR==true)(?(EnableL==true)(R@ID %0 netRL@ID ?R(@R)):(?(EnableC==true)(R@ID %0 netRC@ID ?R(@R)):(R@ID %0 %1 ?R(@R))))\
?(EnableL==true)(?(EnableR==true)(?(EnableC==true)(L@ID netRL@ID netLC@ID ?L(@L)):(L@ID netRL@ID %1 ?L(@L))):(?(EnableC==true)(L@ID %0 netLC@ID ?L(@L)):(L@ID %0 %1 ?L(@L))))\
?(EnableC==true)(?(EnableL==true)(C@ID netLC@ID %1 ?C(@C)):(?(EnableR==true)(C@ID netRC@ID %1 ?C(@C)):(C@ID %0 %1 ?C(@C)))))')
						GRef('Nexxim Circuit'='')
					$end 'CosimDefinition'
					$begin 'CosimDefinition'
						CosimulatorType=4
						CosimDefName='DefaultNetlist_1'
						IsDefinition=true
						Connect=true
						Data()
						GRef()
					$end 'CosimDefinition'
					DefaultCosim='DefaultNetlist_1'
				$end 'CosimDefinitions'
			$end '602433-081'
			$begin '644066-030'
				Library=''
				CircuitEnv=0
				Refbase='U'
				NumParts=1
				ModSinceLib=true
				Terminal('1', '1', 'A', false, 16, 1, '', 'Electrical', '0')
				Terminal('2', '2', 'A', false, 17, 1, '', 'Electrical', '0')
				CompExtID=1
				$begin 'Parameters'
					ButtonProp('CosimDefinition', 'SD', '', 'Edit', 'Edit', 40501, ButtonPropClientData())
					VariableProp('C', 'D', '', '1pF')
					CheckboxProp('EnableC', 'D', '', true)
					CheckboxProp('EnableL', 'D', '', true)
					CheckboxProp('EnableR', 'D', '', true)
					CheckboxProp('IsParallel', 'D', '', false)
					VariableProp('L', 'D', '', '1nH')
					TextProp('LabelID', 'D', '', 'RLC@ID')
					VariableProp('R', 'D', '', '50ohm')
					MenuProp('CoSimulator', 'D', '', 'DefaultNetlist_1,DefaultNetlist', 1)
				$end 'Parameters'
				$begin 'CosimDefinitions'
					$begin 'CosimDefinition'
						CosimulatorType=4
						CosimDefName='DefaultNetlist'
						IsDefinition=true
						Connect=true
						Data('Nexxim Circuit'='?(IsParallel==true)(\
?(EnableR==true)(R@ID %0 %1 ?R(@R))\
?(EnableL==true)(L@ID %0 %1 ?L(@L))\
?(EnableC==true)(C@ID %0 %1 ?C(@C)))\
?(IsParallel==false)(\
?(EnableR==true)(?(EnableL==true)(R@ID %0 netRL@ID ?R(@R)):(?(EnableC==true)(R@ID %0 netRC@ID ?R(@R)):(R@ID %0 %1 ?R(@R))))\
?(EnableL==true)(?(EnableR==true)(?(EnableC==true)(L@ID netRL@ID netLC@ID ?L(@L)):(L@ID netRL@ID %1 ?L(@L))):(?(EnableC==true)(L@ID %0 netLC@ID ?L(@L)):(L@ID %0 %1 ?L(@L))))\
?(EnableC==true)(?(EnableL==true)(C@ID netLC@ID %1 ?C(@C)):(?(EnableR==true)(C@ID netRC@ID %1 ?C(@C)):(C@ID %0 %1 ?C(@C)))))')
						GRef('Nexxim Circuit'='')
					$end 'CosimDefinition'
					$begin 'CosimDefinition'
						CosimulatorType=4
						CosimDefName='DefaultNetlist_1'
						IsDefinition=true
						Connect=true
						Data()
						GRef()
					$end 'CosimDefinition'
					DefaultCosim='DefaultNetlist_1'
				$end 'CosimDefinitions'
			$end '644066-030'
			$begin '602433-075'
				Library=''
				CircuitEnv=0
				Refbase='U'
				NumParts=1
				ModSinceLib=true
				Terminal('1', '1', 'A', false, 12, 1, '', 'Electrical', '0')
				Terminal('2', '2', 'A', false, 13, 1, '', 'Electrical', '0')
				CompExtID=1
				$begin 'Parameters'
					ButtonProp('CosimDefinition', 'SD', '', 'Edit', 'Edit', 40501, ButtonPropClientData())
					VariableProp('C', 'D', '', '1pF')
					CheckboxProp('EnableC', 'D', '', true)
					CheckboxProp('EnableL', 'D', '', true)
					CheckboxProp('EnableR', 'D', '', true)
					CheckboxProp('IsParallel', 'D', '', false)
					VariableProp('L', 'D', '', '1nH')
					TextProp('LabelID', 'D', '', 'RLC@ID')
					VariableProp('R', 'D', '', '50ohm')
					MenuProp('CoSimulator', 'D', '', 'DefaultNetlist_1,DefaultNetlist', 1)
				$end 'Parameters'
				$begin 'CosimDefinitions'
					$begin 'CosimDefinition'
						CosimulatorType=4
						CosimDefName='DefaultNetlist'
						IsDefinition=true
						Connect=true
						Data('Nexxim Circuit'='?(IsParallel==true)(\
?(EnableR==true)(R@ID %0 %1 ?R(@R))\
?(EnableL==true)(L@ID %0 %1 ?L(@L))\
?(EnableC==true)(C@ID %0 %1 ?C(@C)))\
?(IsParallel==false)(\
?(EnableR==true)(?(EnableL==true)(R@ID %0 netRL@ID ?R(@R)):(?(EnableC==true)(R@ID %0 netRC@ID ?R(@R)):(R@ID %0 %1 ?R(@R))))\
?(EnableL==true)(?(EnableR==true)(?(EnableC==true)(L@ID netRL@ID netLC@ID ?L(@L)):(L@ID netRL@ID %1 ?L(@L))):(?(EnableC==true)(L@ID %0 netLC@ID ?L(@L)):(L@ID %0 %1 ?L(@L))))\
?(EnableC==true)(?(EnableL==true)(C@ID netLC@ID %1 ?C(@C)):(?(EnableR==true)(C@ID netRC@ID %1 ?C(@C)):(C@ID %0 %1 ?C(@C)))))')
						GRef('Nexxim Circuit'='')
					$end 'CosimDefinition'
					$begin 'CosimDefinition'
						CosimulatorType=4
						CosimDefName='DefaultNetlist_1'
						IsDefinition=true
						Connect=true
						Data()
						GRef()
					$end 'CosimDefinition'
					DefaultCosim='DefaultNetlist_1'
				$end 'CosimDefinitions'
			$end '602433-075'
			$begin '644066-115'
				Library=''
				CircuitEnv=0
				Refbase='U'
				NumParts=1
				ModSinceLib=true
				Terminal('1', '1', 'A', false, 18, 1, '', 'Electrical', '0')
				Terminal('2', '2', 'A', false, 19, 1, '', 'Electrical', '0')
				CompExtID=1
				$begin 'Parameters'
					ButtonProp('CosimDefinition', 'SD', '', 'Edit', 'Edit', 40501, ButtonPropClientData())
					VariableProp('C', 'D', '', '1pF')
					CheckboxProp('EnableC', 'D', '', true)
					CheckboxProp('EnableL', 'D', '', true)
					CheckboxProp('EnableR', 'D', '', true)
					CheckboxProp('IsParallel', 'D', '', false)
					VariableProp('L', 'D', '', '1nH')
					TextProp('LabelID', 'D', '', 'RLC@ID')
					VariableProp('R', 'D', '', '50ohm')
					MenuProp('CoSimulator', 'D', '', 'DefaultNetlist_1,DefaultNetlist', 1)
				$end 'Parameters'
				$begin 'CosimDefinitions'
					$begin 'CosimDefinition'
						CosimulatorType=4
						CosimDefName='DefaultNetlist'
						IsDefinition=true
						Connect=true
						Data('Nexxim Circuit'='?(IsParallel==true)(\
?(EnableR==true)(R@ID %0 %1 ?R(@R))\
?(EnableL==true)(L@ID %0 %1 ?L(@L))\
?(EnableC==true)(C@ID %0 %1 ?C(@C)))\
?(IsParallel==false)(\
?(EnableR==true)(?(EnableL==true)(R@ID %0 netRL@ID ?R(@R)):(?(EnableC==true)(R@ID %0 netRC@ID ?R(@R)):(R@ID %0 %1 ?R(@R))))\
?(EnableL==true)(?(EnableR==true)(?(EnableC==true)(L@ID netRL@ID netLC@ID ?L(@L)):(L@ID netRL@ID %1 ?L(@L))):(?(EnableC==true)(L@ID %0 netLC@ID ?L(@L)):(L@ID %0 %1 ?L(@L))))\
?(EnableC==true)(?(EnableL==true)(C@ID netLC@ID %1 ?C(@C)):(?(EnableR==true)(C@ID netRC@ID %1 ?C(@C)):(C@ID %0 %1 ?C(@C)))))')
						GRef('Nexxim Circuit'='')
					$end 'CosimDefinition'
					$begin 'CosimDefinition'
						CosimulatorType=4
						CosimDefName='DefaultNetlist_1'
						IsDefinition=true
						Connect=true
						Data()
						GRef()
					$end 'CosimDefinition'
					DefaultCosim='DefaultNetlist_1'
				$end 'CosimDefinitions'
			$end '644066-115'
			$begin 'A36096-027'
				Library=''
				CircuitEnv=0
				Refbase='U'
				NumParts=1
				ModSinceLib=true
				Terminal('1', '1', 'A', false, 30, 1, '', 'Electrical', '0')
				Terminal('2', '2', 'A', false, 31, 1, '', 'Electrical', '0')
				CompExtID=1
				$begin 'Parameters'
					ButtonProp('CosimDefinition', 'SD', '', 'Edit', 'Edit', 40501, ButtonPropClientData())
					VariableProp('C', 'D', '', '1pF')
					CheckboxProp('EnableC', 'D', '', true)
					CheckboxProp('EnableL', 'D', '', true)
					CheckboxProp('EnableR', 'D', '', true)
					CheckboxProp('IsParallel', 'D', '', false)
					VariableProp('L', 'D', '', '1nH')
					TextProp('LabelID', 'D', '', 'RLC@ID')
					VariableProp('R', 'D', '', '50ohm')
					MenuProp('CoSimulator', 'D', '', 'DefaultNetlist_1,DefaultNetlist', 1)
				$end 'Parameters'
				$begin 'CosimDefinitions'
					$begin 'CosimDefinition'
						CosimulatorType=4
						CosimDefName='DefaultNetlist'
						IsDefinition=true
						Connect=true
						Data('Nexxim Circuit'='?(IsParallel==true)(\
?(EnableR==true)(R@ID %0 %1 ?R(@R))\
?(EnableL==true)(L@ID %0 %1 ?L(@L))\
?(EnableC==true)(C@ID %0 %1 ?C(@C)))\
?(IsParallel==false)(\
?(EnableR==true)(?(EnableL==true)(R@ID %0 netRL@ID ?R(@R)):(?(EnableC==true)(R@ID %0 netRC@ID ?R(@R)):(R@ID %0 %1 ?R(@R))))\
?(EnableL==true)(?(EnableR==true)(?(EnableC==true)(L@ID netRL@ID netLC@ID ?L(@L)):(L@ID netRL@ID %1 ?L(@L))):(?(EnableC==true)(L@ID %0 netLC@ID ?L(@L)):(L@ID %0 %1 ?L(@L))))\
?(EnableC==true)(?(EnableL==true)(C@ID netLC@ID %1 ?C(@C)):(?(EnableR==true)(C@ID netRC@ID %1 ?C(@C)):(C@ID %0 %1 ?C(@C)))))')
						GRef('Nexxim Circuit'='')
					$end 'CosimDefinition'
					$begin 'CosimDefinition'
						CosimulatorType=4
						CosimDefName='DefaultNetlist_1'
						IsDefinition=true
						Connect=true
						Data()
						GRef()
					$end 'CosimDefinition'
					DefaultCosim='DefaultNetlist_1'
				$end 'CosimDefinitions'
			$end 'A36096-027'
			$begin 'A93548-056'
				Library=''
				CircuitEnv=0
				Refbase='U'
				NumParts=1
				ModSinceLib=true
				Terminal('1', '1', 'A', false, 65, 1, '', 'Electrical', '0')
				Terminal('2', '2', 'A', false, 66, 1, '', 'Electrical', '0')
				CompExtID=1
				$begin 'Parameters'
					ButtonProp('CosimDefinition', 'SD', '', 'Edit', 'Edit', 40501, ButtonPropClientData())
					VariableProp('C', 'D', '', '1pF')
					CheckboxProp('EnableC', 'D', '', true)
					CheckboxProp('EnableL', 'D', '', true)
					CheckboxProp('EnableR', 'D', '', true)
					CheckboxProp('IsParallel', 'D', '', false)
					VariableProp('L', 'D', '', '1nH')
					TextProp('LabelID', 'D', '', 'RLC@ID')
					VariableProp('R', 'D', '', '50ohm')
					MenuProp('CoSimulator', 'D', '', 'DefaultNetlist_1,DefaultNetlist', 1)
				$end 'Parameters'
				$begin 'CosimDefinitions'
					$begin 'CosimDefinition'
						CosimulatorType=4
						CosimDefName='DefaultNetlist'
						IsDefinition=true
						Connect=true
						Data('Nexxim Circuit'='?(IsParallel==true)(\
?(EnableR==true)(R@ID %0 %1 ?R(@R))\
?(EnableL==true)(L@ID %0 %1 ?L(@L))\
?(EnableC==true)(C@ID %0 %1 ?C(@C)))\
?(IsParallel==false)(\
?(EnableR==true)(?(EnableL==true)(R@ID %0 netRL@ID ?R(@R)):(?(EnableC==true)(R@ID %0 netRC@ID ?R(@R)):(R@ID %0 %1 ?R(@R))))\
?(EnableL==true)(?(EnableR==true)(?(EnableC==true)(L@ID netRL@ID netLC@ID ?L(@L)):(L@ID netRL@ID %1 ?L(@L))):(?(EnableC==true)(L@ID %0 netLC@ID ?L(@L)):(L@ID %0 %1 ?L(@L))))\
?(EnableC==true)(?(EnableL==true)(C@ID netLC@ID %1 ?C(@C)):(?(EnableR==true)(C@ID netRC@ID %1 ?C(@C)):(C@ID %0 %1 ?C(@C)))))')
						GRef('Nexxim Circuit'='')
					$end 'CosimDefinition'
					$begin 'CosimDefinition'
						CosimulatorType=4
						CosimDefName='DefaultNetlist_1'
						IsDefinition=true
						Connect=true
						Data()
						GRef()
					$end 'CosimDefinition'
					DefaultCosim='DefaultNetlist_1'
				$end 'CosimDefinitions'
			$end 'A93548-056'
			$begin 'A93548-014'
				Library=''
				CircuitEnv=0
				Refbase='U'
				NumParts=1
				ModSinceLib=true
				Terminal('1', '1', 'A', false, 57, 1, '', 'Electrical', '0')
				Terminal('2', '2', 'A', false, 58, 1, '', 'Electrical', '0')
				CompExtID=1
				$begin 'Parameters'
					ButtonProp('CosimDefinition', 'SD', '', 'Edit', 'Edit', 40501, ButtonPropClientData())
					VariableProp('C', 'D', '', '1pF')
					CheckboxProp('EnableC', 'D', '', true)
					CheckboxProp('EnableL', 'D', '', true)
					CheckboxProp('EnableR', 'D', '', true)
					CheckboxProp('IsParallel', 'D', '', false)
					VariableProp('L', 'D', '', '1nH')
					TextProp('LabelID', 'D', '', 'RLC@ID')
					VariableProp('R', 'D', '', '50ohm')
					MenuProp('CoSimulator', 'D', '', 'DefaultNetlist_1,DefaultNetlist', 1)
				$end 'Parameters'
				$begin 'CosimDefinitions'
					$begin 'CosimDefinition'
						CosimulatorType=4
						CosimDefName='DefaultNetlist'
						IsDefinition=true
						Connect=true
						Data('Nexxim Circuit'='?(IsParallel==true)(\
?(EnableR==true)(R@ID %0 %1 ?R(@R))\
?(EnableL==true)(L@ID %0 %1 ?L(@L))\
?(EnableC==true)(C@ID %0 %1 ?C(@C)))\
?(IsParallel==false)(\
?(EnableR==true)(?(EnableL==true)(R@ID %0 netRL@ID ?R(@R)):(?(EnableC==true)(R@ID %0 netRC@ID ?R(@R)):(R@ID %0 %1 ?R(@R))))\
?(EnableL==true)(?(EnableR==true)(?(EnableC==true)(L@ID netRL@ID netLC@ID ?L(@L)):(L@ID netRL@ID %1 ?L(@L))):(?(EnableC==true)(L@ID %0 netLC@ID ?L(@L)):(L@ID %0 %1 ?L(@L))))\
?(EnableC==true)(?(EnableL==true)(C@ID netLC@ID %1 ?C(@C)):(?(EnableR==true)(C@ID netRC@ID %1 ?C(@C)):(C@ID %0 %1 ?C(@C)))))')
						GRef('Nexxim Circuit'='')
					$end 'CosimDefinition'
					$begin 'CosimDefinition'
						CosimulatorType=4
						CosimDefName='DefaultNetlist_1'
						IsDefinition=true
						Connect=true
						Data()
						GRef()
					$end 'CosimDefinition'
					DefaultCosim='DefaultNetlist_1'
				$end 'CosimDefinitions'
			$end 'A93548-014'
			$begin 'A93549-023'
				Library=''
				CircuitEnv=0
				Refbase='U'
				NumParts=1
				ModSinceLib=true
				Terminal('1', '1', 'A', false, 99, 1, '', 'Electrical', '0')
				Terminal('2', '2', 'A', false, 100, 1, '', 'Electrical', '0')
				CompExtID=1
				$begin 'Parameters'
					ButtonProp('CosimDefinition', 'SD', '', 'Edit', 'Edit', 40501, ButtonPropClientData())
					VariableProp('C', 'D', '', '1pF')
					CheckboxProp('EnableC', 'D', '', true)
					CheckboxProp('EnableL', 'D', '', true)
					CheckboxProp('EnableR', 'D', '', true)
					CheckboxProp('IsParallel', 'D', '', false)
					VariableProp('L', 'D', '', '1nH')
					TextProp('LabelID', 'D', '', 'RLC@ID')
					VariableProp('R', 'D', '', '50ohm')
					MenuProp('CoSimulator', 'D', '', 'DefaultNetlist_1,DefaultNetlist', 1)
				$end 'Parameters'
				$begin 'CosimDefinitions'
					$begin 'CosimDefinition'
						CosimulatorType=4
						CosimDefName='DefaultNetlist'
						IsDefinition=true
						Connect=true
						Data('Nexxim Circuit'='?(IsParallel==true)(\
?(EnableR==true)(R@ID %0 %1 ?R(@R))\
?(EnableL==true)(L@ID %0 %1 ?L(@L))\
?(EnableC==true)(C@ID %0 %1 ?C(@C)))\
?(IsParallel==false)(\
?(EnableR==true)(?(EnableL==true)(R@ID %0 netRL@ID ?R(@R)):(?(EnableC==true)(R@ID %0 netRC@ID ?R(@R)):(R@ID %0 %1 ?R(@R))))\
?(EnableL==true)(?(EnableR==true)(?(EnableC==true)(L@ID netRL@ID netLC@ID ?L(@L)):(L@ID netRL@ID %1 ?L(@L))):(?(EnableC==true)(L@ID %0 netLC@ID ?L(@L)):(L@ID %0 %1 ?L(@L))))\
?(EnableC==true)(?(EnableL==true)(C@ID netLC@ID %1 ?C(@C)):(?(EnableR==true)(C@ID netRC@ID %1 ?C(@C)):(C@ID %0 %1 ?C(@C)))))')
						GRef('Nexxim Circuit'='')
					$end 'CosimDefinition'
					$begin 'CosimDefinition'
						CosimulatorType=4
						CosimDefName='DefaultNetlist_1'
						IsDefinition=true
						Connect=true
						Data()
						GRef()
					$end 'CosimDefinition'
					DefaultCosim='DefaultNetlist_1'
				$end 'CosimDefinitions'
			$end 'A93549-023'
			$begin 'A93548-034'
				Library=''
				CircuitEnv=0
				Refbase='U'
				NumParts=1
				ModSinceLib=true
				Terminal('1', '1', 'A', false, 61, 1, '', 'Electrical', '0')
				Terminal('2', '2', 'A', false, 62, 1, '', 'Electrical', '0')
				CompExtID=1
				$begin 'Parameters'
					ButtonProp('CosimDefinition', 'SD', '', 'Edit', 'Edit', 40501, ButtonPropClientData())
					VariableProp('C', 'D', '', '1pF')
					CheckboxProp('EnableC', 'D', '', true)
					CheckboxProp('EnableL', 'D', '', true)
					CheckboxProp('EnableR', 'D', '', true)
					CheckboxProp('IsParallel', 'D', '', false)
					VariableProp('L', 'D', '', '1nH')
					TextProp('LabelID', 'D', '', 'RLC@ID')
					VariableProp('R', 'D', '', '50ohm')
					MenuProp('CoSimulator', 'D', '', 'DefaultNetlist_1,DefaultNetlist', 1)
				$end 'Parameters'
				$begin 'CosimDefinitions'
					$begin 'CosimDefinition'
						CosimulatorType=4
						CosimDefName='DefaultNetlist'
						IsDefinition=true
						Connect=true
						Data('Nexxim Circuit'='?(IsParallel==true)(\
?(EnableR==true)(R@ID %0 %1 ?R(@R))\
?(EnableL==true)(L@ID %0 %1 ?L(@L))\
?(EnableC==true)(C@ID %0 %1 ?C(@C)))\
?(IsParallel==false)(\
?(EnableR==true)(?(EnableL==true)(R@ID %0 netRL@ID ?R(@R)):(?(EnableC==true)(R@ID %0 netRC@ID ?R(@R)):(R@ID %0 %1 ?R(@R))))\
?(EnableL==true)(?(EnableR==true)(?(EnableC==true)(L@ID netRL@ID netLC@ID ?L(@L)):(L@ID netRL@ID %1 ?L(@L))):(?(EnableC==true)(L@ID %0 netLC@ID ?L(@L)):(L@ID %0 %1 ?L(@L))))\
?(EnableC==true)(?(EnableL==true)(C@ID netLC@ID %1 ?C(@C)):(?(EnableR==true)(C@ID netRC@ID %1 ?C(@C)):(C@ID %0 %1 ?C(@C)))))')
						GRef('Nexxim Circuit'='')
					$end 'CosimDefinition'
					$begin 'CosimDefinition'
						CosimulatorType=4
						CosimDefName='DefaultNetlist_1'
						IsDefinition=true
						Connect=true
						Data()
						GRef()
					$end 'CosimDefinition'
					DefaultCosim='DefaultNetlist_1'
				$end 'CosimDefinitions'
			$end 'A93548-034'
			$begin 'A93548-202'
				Library=''
				CircuitEnv=0
				Refbase='U'
				NumParts=1
				ModSinceLib=true
				Terminal('1', '1', 'A', false, 75, 1, '', 'Electrical', '0')
				Terminal('2', '2', 'A', false, 76, 1, '', 'Electrical', '0')
				CompExtID=1
				$begin 'Parameters'
					ButtonProp('CosimDefinition', 'SD', '', 'Edit', 'Edit', 40501, ButtonPropClientData())
					VariableProp('C', 'D', '', '1pF')
					CheckboxProp('EnableC', 'D', '', true)
					CheckboxProp('EnableL', 'D', '', true)
					CheckboxProp('EnableR', 'D', '', true)
					CheckboxProp('IsParallel', 'D', '', false)
					VariableProp('L', 'D', '', '1nH')
					TextProp('LabelID', 'D', '', 'RLC@ID')
					VariableProp('R', 'D', '', '50ohm')
					MenuProp('CoSimulator', 'D', '', 'DefaultNetlist_1,DefaultNetlist', 1)
				$end 'Parameters'
				$begin 'CosimDefinitions'
					$begin 'CosimDefinition'
						CosimulatorType=4
						CosimDefName='DefaultNetlist'
						IsDefinition=true
						Connect=true
						Data('Nexxim Circuit'='?(IsParallel==true)(\
?(EnableR==true)(R@ID %0 %1 ?R(@R))\
?(EnableL==true)(L@ID %0 %1 ?L(@L))\
?(EnableC==true)(C@ID %0 %1 ?C(@C)))\
?(IsParallel==false)(\
?(EnableR==true)(?(EnableL==true)(R@ID %0 netRL@ID ?R(@R)):(?(EnableC==true)(R@ID %0 netRC@ID ?R(@R)):(R@ID %0 %1 ?R(@R))))\
?(EnableL==true)(?(EnableR==true)(?(EnableC==true)(L@ID netRL@ID netLC@ID ?L(@L)):(L@ID netRL@ID %1 ?L(@L))):(?(EnableC==true)(L@ID %0 netLC@ID ?L(@L)):(L@ID %0 %1 ?L(@L))))\
?(EnableC==true)(?(EnableL==true)(C@ID netLC@ID %1 ?C(@C)):(?(EnableR==true)(C@ID netRC@ID %1 ?C(@C)):(C@ID %0 %1 ?C(@C)))))')
						GRef('Nexxim Circuit'='')
					$end 'CosimDefinition'
					$begin 'CosimDefinition'
						CosimulatorType=4
						CosimDefName='DefaultNetlist_1'
						IsDefinition=true
						Connect=true
						Data()
						GRef()
					$end 'CosimDefinition'
					DefaultCosim='DefaultNetlist_1'
				$end 'CosimDefinitions'
			$end 'A93548-202'
			$begin 'C83410-012'
				Library=''
				CircuitEnv=0
				Refbase='U'
				NumParts=1
				ModSinceLib=true
				Terminal('1', '1', 'A', false, 172, 1, '', 'Electrical', '0')
				Terminal('2', '2', 'A', false, 173, 1, '', 'Electrical', '0')
				CompExtID=1
				$begin 'Parameters'
					ButtonProp('CosimDefinition', 'SD', '', 'Edit', 'Edit', 40501, ButtonPropClientData())
					VariableProp('C', 'D', '', '1pF')
					CheckboxProp('EnableC', 'D', '', true)
					CheckboxProp('EnableL', 'D', '', true)
					CheckboxProp('EnableR', 'D', '', true)
					CheckboxProp('IsParallel', 'D', '', false)
					VariableProp('L', 'D', '', '1nH')
					TextProp('LabelID', 'D', '', 'RLC@ID')
					VariableProp('R', 'D', '', '50ohm')
					MenuProp('CoSimulator', 'D', '', 'DefaultNetlist_1,DefaultNetlist', 1)
				$end 'Parameters'
				$begin 'CosimDefinitions'
					$begin 'CosimDefinition'
						CosimulatorType=4
						CosimDefName='DefaultNetlist'
						IsDefinition=true
						Connect=true
						Data('Nexxim Circuit'='?(IsParallel==true)(\
?(EnableR==true)(R@ID %0 %1 ?R(@R))\
?(EnableL==true)(L@ID %0 %1 ?L(@L))\
?(EnableC==true)(C@ID %0 %1 ?C(@C)))\
?(IsParallel==false)(\
?(EnableR==true)(?(EnableL==true)(R@ID %0 netRL@ID ?R(@R)):(?(EnableC==true)(R@ID %0 netRC@ID ?R(@R)):(R@ID %0 %1 ?R(@R))))\
?(EnableL==true)(?(EnableR==true)(?(EnableC==true)(L@ID netRL@ID netLC@ID ?L(@L)):(L@ID netRL@ID %1 ?L(@L))):(?(EnableC==true)(L@ID %0 netLC@ID ?L(@L)):(L@ID %0 %1 ?L(@L))))\
?(EnableC==true)(?(EnableL==true)(C@ID netLC@ID %1 ?C(@C)):(?(EnableR==true)(C@ID netRC@ID %1 ?C(@C)):(C@ID %0 %1 ?C(@C)))))')
						GRef('Nexxim Circuit'='')
					$end 'CosimDefinition'
					$begin 'CosimDefinition'
						CosimulatorType=4
						CosimDefName='DefaultNetlist_1'
						IsDefinition=true
						Connect=true
						Data()
						GRef()
					$end 'CosimDefinition'
					DefaultCosim='DefaultNetlist_1'
				$end 'CosimDefinitions'
			$end 'C83410-012'
			$begin 'E53905-001'
				Library=''
				CircuitEnv=0
				Refbase='U'
				NumParts=1
				ModSinceLib=true
				Terminal('1', '1', 'A', false, 220, 1, '', 'Electrical', '0')
				Terminal('2', '2', 'A', false, 221, 1, '', 'Electrical', '0')
				Terminal('3', '3', 'A', false, 222, 1, '', 'Electrical', '0')
				Terminal('4', '4', 'A', false, 223, 1, '', 'Electrical', '0')
				CompExtID=1
				$begin 'Parameters'
					ButtonProp('CosimDefinition', 'D', '', 'Edit', 'Edit', 40501, ButtonPropClientData())
					MenuProp('CoSimulator', 'D', '', 'DefaultNetlist', 0)
				$end 'Parameters'
				$begin 'CosimDefinitions'
					$begin 'CosimDefinition'
						CosimulatorType=4
						CosimDefName='DefaultNetlist'
						IsDefinition=true
						Connect=true
						Data()
						GRef()
					$end 'CosimDefinition'
					DefaultCosim='DefaultNetlist'
				$end 'CosimDefinitions'
			$end 'E53905-001'
			$begin 'E16347-001'
				Library=''
				CircuitEnv=0
				Refbase='U'
				NumParts=1
				ModSinceLib=true
				Terminal('1', '1', 'A', false, 205, 1, '', 'Electrical', '0')
				Terminal('2', '2', 'A', false, 206, 1, '', 'Electrical', '0')
				CompExtID=1
				$begin 'Parameters'
					ButtonProp('CosimDefinition', 'SD', '', 'Edit', 'Edit', 40501, ButtonPropClientData())
					VariableProp('C', 'D', '', '1pF')
					CheckboxProp('EnableC', 'D', '', true)
					CheckboxProp('EnableL', 'D', '', true)
					CheckboxProp('EnableR', 'D', '', true)
					CheckboxProp('IsParallel', 'D', '', false)
					VariableProp('L', 'D', '', '1nH')
					TextProp('LabelID', 'D', '', 'RLC@ID')
					VariableProp('R', 'D', '', '50ohm')
					MenuProp('CoSimulator', 'D', '', 'DefaultNetlist_1,DefaultNetlist', 1)
				$end 'Parameters'
				$begin 'CosimDefinitions'
					$begin 'CosimDefinition'
						CosimulatorType=4
						CosimDefName='DefaultNetlist'
						IsDefinition=true
						Connect=true
						Data('Nexxim Circuit'='?(IsParallel==true)(\
?(EnableR==true)(R@ID %0 %1 ?R(@R))\
?(EnableL==true)(L@ID %0 %1 ?L(@L))\
?(EnableC==true)(C@ID %0 %1 ?C(@C)))\
?(IsParallel==false)(\
?(EnableR==true)(?(EnableL==true)(R@ID %0 netRL@ID ?R(@R)):(?(EnableC==true)(R@ID %0 netRC@ID ?R(@R)):(R@ID %0 %1 ?R(@R))))\
?(EnableL==true)(?(EnableR==true)(?(EnableC==true)(L@ID netRL@ID netLC@ID ?L(@L)):(L@ID netRL@ID %1 ?L(@L))):(?(EnableC==true)(L@ID %0 netLC@ID ?L(@L)):(L@ID %0 %1 ?L(@L))))\
?(EnableC==true)(?(EnableL==true)(C@ID netLC@ID %1 ?C(@C)):(?(EnableR==true)(C@ID netRC@ID %1 ?C(@C)):(C@ID %0 %1 ?C(@C)))))')
						GRef('Nexxim Circuit'='')
					$end 'CosimDefinition'
					$begin 'CosimDefinition'
						CosimulatorType=4
						CosimDefName='DefaultNetlist_1'
						IsDefinition=true
						Connect=true
						Data()
						GRef()
					$end 'CosimDefinition'
					DefaultCosim='DefaultNetlist_1'
				$end 'CosimDefinitions'
			$end 'E16347-001'
			$begin 'E78606-001'
				Library=''
				CircuitEnv=0
				Refbase='U'
				NumParts=1
				ModSinceLib=true
				Terminal('1', '1', 'A', false, 243, 1, '', 'Electrical', '0')
				Terminal('2', '2', 'A', false, 244, 1, '', 'Electrical', '0')
				CompExtID=1
				$begin 'Parameters'
					ButtonProp('CosimDefinition', 'SD', '', 'Edit', 'Edit', 40501, ButtonPropClientData())
					VariableProp('C', 'D', '', '1pF')
					CheckboxProp('EnableC', 'D', '', true)
					CheckboxProp('EnableL', 'D', '', true)
					CheckboxProp('EnableR', 'D', '', true)
					CheckboxProp('IsParallel', 'D', '', false)
					VariableProp('L', 'D', '', '1nH')
					TextProp('LabelID', 'D', '', 'RLC@ID')
					VariableProp('R', 'D', '', '50ohm')
					MenuProp('CoSimulator', 'D', '', 'DefaultNetlist_1,DefaultNetlist', 1)
				$end 'Parameters'
				$begin 'CosimDefinitions'
					$begin 'CosimDefinition'
						CosimulatorType=4
						CosimDefName='DefaultNetlist'
						IsDefinition=true
						Connect=true
						Data('Nexxim Circuit'='?(IsParallel==true)(\
?(EnableR==true)(R@ID %0 %1 ?R(@R))\
?(EnableL==true)(L@ID %0 %1 ?L(@L))\
?(EnableC==true)(C@ID %0 %1 ?C(@C)))\
?(IsParallel==false)(\
?(EnableR==true)(?(EnableL==true)(R@ID %0 netRL@ID ?R(@R)):(?(EnableC==true)(R@ID %0 netRC@ID ?R(@R)):(R@ID %0 %1 ?R(@R))))\
?(EnableL==true)(?(EnableR==true)(?(EnableC==true)(L@ID netRL@ID netLC@ID ?L(@L)):(L@ID netRL@ID %1 ?L(@L))):(?(EnableC==true)(L@ID %0 netLC@ID ?L(@L)):(L@ID %0 %1 ?L(@L))))\
?(EnableC==true)(?(EnableL==true)(C@ID netLC@ID %1 ?C(@C)):(?(EnableR==true)(C@ID netRC@ID %1 ?C(@C)):(C@ID %0 %1 ?C(@C)))))')
						GRef('Nexxim Circuit'='')
					$end 'CosimDefinition'
					$begin 'CosimDefinition'
						CosimulatorType=4
						CosimDefName='DefaultNetlist_1'
						IsDefinition=true
						Connect=true
						Data()
						GRef()
					$end 'CosimDefinition'
					DefaultCosim='DefaultNetlist_1'
				$end 'CosimDefinitions'
			$end 'E78606-001'
			$begin 'cutout3'
				Library=''
				CircuitEnv=0
				Refbase='U'
				NumParts=1
				ModSinceLib=true
				Terminal('J3B2.2.USBH2_DN_CH', 'J3B2.2.USBH2_DN_CH', 'A', false, 32, 1, '', 'Electrical', '0')
				Terminal('J3B2.3.USBH2_DP_CH', 'J3B2.3.USBH2_DP_CH', 'A', false, 33, 1, '', 'Electrical', '0')
				Terminal('L3M1.2.USBH2_DP_CH', 'L3M1.2.USBH2_DP_CH', 'A', false, 34, 1, '', 'Electrical', '0')
				Terminal('L3M1.3.USBH2_DN_CH', 'L3M1.3.USBH2_DN_CH', 'A', false, 35, 1, '', 'Electrical', '0')
				$begin 'Properties'
					TextProp('Representation', 'SRD', '', 'cutout3')
					TextProp('Owner', 'SRD', '', 'HFSS 3D Layout Design')
				$end 'Properties'
				CompExtID=6
				$begin 'Parameters'
					TextProp('ModelName', 'SHD', '', 'FieldSolver')
					ButtonProp('CosimDefinition', 'D', '', 'Edit', 'Edit', 40501, ButtonPropClientData())
					MenuProp('CoSimulator', 'D', '', 'DefaultNetlist', 0)
				$end 'Parameters'
				$begin 'CosimDefinitions'
					$begin 'CosimDefinition'
						CosimulatorType=4
						CosimDefName='DefaultNetlist'
						IsDefinition=true
						Connect=true
						Data()
						GRef()
					$end 'CosimDefinition'
					DefaultCosim='DefaultNetlist'
				$end 'CosimDefinitions'
			$end 'cutout3'
		$end 'Compdefs'
	$end 'Definitions'
	DesignIDServer=10
	MoveBackwards=false
	$begin 'PlanarEMCircuit'
		RepRewriteV2=true
		Name='FlipChip_TopBot'
		DesignID=0
		$begin 'Circuit'
			ComponentName='FlipChip_TopBot'
			AutoFP=''
			$begin 'DesignDatasets'
				NextUniqueID=0
				MoveBackwards=false
				DatasetType='DesignDatasetType'
				$begin 'DatasetDefinitions'
				$end 'DatasetDefinitions'
			$end 'DesignDatasets'
			VariableOrders[0:]
			$begin 'IPort'
				PortName='FCHIP_A12_BGA_C7'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='FCHIP_A12_FCHIP_A12'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='FCHIP_A13_BGA_B7'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='FCHIP_A13_FCHIP_A13'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='FCHIP_A16_BGA_A10'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='FCHIP_A16_FCHIP_A16'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='FCHIP_A17_BGA_B10'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='FCHIP_A17_FCHIP_A17'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='FCHIP_A18_BGA_C10'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='FCHIP_A18_FCHIP_A18'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='FCHIP_A1_BGA_C3'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='FCHIP_A1_FCHIP_A1'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='FCHIP_A2_BGA_B3'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='FCHIP_A2_FCHIP_A2'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='FCHIP_A3_BGA_A3'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='FCHIP_A3_FCHIP_A3'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='FCHIP_A6_BGA_B6'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='FCHIP_A6_FCHIP_A6'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='FCHIP_A7_BGA_C6'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='FCHIP_A7_FCHIP_A7'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='FCHIP_B13_BGA_B8'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='FCHIP_B13_FCHIP_B13'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='FCHIP_B14_BGA_A9'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='FCHIP_B14_FCHIP_B14'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='FCHIP_B15_BGA_B9'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='FCHIP_B15_FCHIP_B15'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='FCHIP_B16_BGA_C9'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='FCHIP_B16_FCHIP_B16'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='FCHIP_B3_BGA_C4'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='FCHIP_B3_FCHIP_B3'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='FCHIP_B4_BGA_B4'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='FCHIP_B4_FCHIP_B4'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='FCHIP_B5_BGA_A4'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='FCHIP_B5_FCHIP_B5'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='FCHIP_B6_BGA_B5'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='FCHIP_B6_FCHIP_B6'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='FCHIP_C17_BGA_D11'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='FCHIP_C17_FCHIP_C17'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='FCHIP_C2_BGA_D2'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='FCHIP_C2_FCHIP_C2'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='FCHIP_D17_FCHIP_D17'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='FCHIP_D2_FCHIP_D2'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='FCHIP_E17_FCHIP_E17'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='FCHIP_E2_FCHIP_E2'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='FCHIP_F17_BGA_E11'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='FCHIP_F17_FCHIP_F17'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='FCHIP_F2_BGA_E2'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='FCHIP_F2_FCHIP_F2'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='FCHIP_G17_FCHIP_G17'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='FCHIP_G2_FCHIP_G2'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='FCHIP_H17_BGA_F10'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='FCHIP_H17_FCHIP_H17'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='FCHIP_H2_BGA_F3'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='FCHIP_H2_FCHIP_H2'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='FCHIP_J17_FCHIP_J17'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='FCHIP_J2_FCHIP_J2'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='FCHIP_K17_BGA_G11'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='FCHIP_K17_FCHIP_K17'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='FCHIP_K2_BGA_G2'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='FCHIP_K2_FCHIP_K2'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='FCHIP_L17_FCHIP_L17'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='FCHIP_L2_FCHIP_L2'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='FCHIP_M17_BGA_G10'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='FCHIP_M17_FCHIP_M17'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='FCHIP_M2_BGA_G3'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='FCHIP_M2_FCHIP_M2'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='FCHIP_N17_FCHIP_N17'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='FCHIP_N2_FCHIP_N2'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='FCHIP_P17_FCHIP_P17'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='FCHIP_P2_FCHIP_P2'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='FCHIP_R17_FCHIP_R17'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='FCHIP_R2_FCHIP_R2'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='FCHIP_T17_FCHIP_T17'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='FCHIP_T2_FCHIP_T2'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='FCHIP_U13_BGA_K7'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='FCHIP_U13_FCHIP_U13'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='FCHIP_U14_BGA_L8'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='FCHIP_U14_FCHIP_U14'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='FCHIP_U16_BGA_L9'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='FCHIP_U16_FCHIP_U16'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='FCHIP_U3_BGA_L4'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='FCHIP_U3_FCHIP_U3'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='FCHIP_U5_BGA_L5'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='FCHIP_U5_FCHIP_U5'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='FCHIP_U6_BGA_K6'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='FCHIP_U6_FCHIP_U6'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='FCHIP_V12_FCHIP_V12'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='FCHIP_V13_BGA_L7'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='FCHIP_V13_FCHIP_V13'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='FCHIP_V16_BGA_M9'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='FCHIP_V16_FCHIP_V16'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='FCHIP_V17_BGA_M10'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='FCHIP_V17_FCHIP_V17'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='FCHIP_V18_BGA_K10'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='FCHIP_V18_FCHIP_V18'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='FCHIP_V1_BGA_K3'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='FCHIP_V1_FCHIP_V1'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='FCHIP_V2_BGA_M3'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='FCHIP_V2_FCHIP_V2'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='FCHIP_V3_BGA_M4'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='FCHIP_V3_FCHIP_V3'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='FCHIP_V6_BGA_L6'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='FCHIP_V6_FCHIP_V6'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='FCHIP_V7_FCHIP_V7'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='RXDATA0+_BGA_B11'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='RXDATA0+_FCHIP_B18'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='RXDATA0-_BGA_B12'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='RXDATA0-_FCHIP_C18'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='RXDATA1+_BGA_C12'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='RXDATA1+_FCHIP_E18'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='RXDATA1-_BGA_C11'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='RXDATA1-_FCHIP_D18'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='RXDATA2+_BGA_E12'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='RXDATA2+_FCHIP_G18'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='RXDATA2-_BGA_D12'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='RXDATA2-_FCHIP_F18'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='RXDATA3+_BGA_G12'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='RXDATA3+_FCHIP_J18'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='RXDATA3-_BGA_F12'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='RXDATA3-_FCHIP_H18'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='RXDATA4+_BGA_J12'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='RXDATA4+_FCHIP_L18'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='RXDATA4-_BGA_H12'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='RXDATA4-_FCHIP_K18'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='RXDATA5+_BGA_K12'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='RXDATA5+_FCHIP_M18'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='RXDATA5-_BGA_L12'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='RXDATA5-_FCHIP_N18'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='RXDATA6+_BGA_J11'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='RXDATA6+_FCHIP_P18'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='RXDATA6-_BGA_K11'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='RXDATA6-_FCHIP_R18'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='RXDATA7+_BGA_L11'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='RXDATA7+_FCHIP_T18'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='RXDATA7-_BGA_L10'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='RXDATA7-_FCHIP_U18'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='TXDATA0+_BGA_B2'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='TXDATA0+_FCHIP_B1'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='TXDATA0-_BGA_B1'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='TXDATA0-_FCHIP_C1'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='TXDATA1+_BGA_C2'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='TXDATA1+_FCHIP_D1'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='TXDATA1-_BGA_C1'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='TXDATA1-_FCHIP_E1'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='TXDATA2+_BGA_D1'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='TXDATA2+_FCHIP_F1'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='TXDATA2-_BGA_E1'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='TXDATA2-_FCHIP_G1'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='TXDATA3+_BGA_F1'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='TXDATA3+_FCHIP_H1'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='TXDATA3-_BGA_G1'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='TXDATA3-_FCHIP_J1'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='TXDATA4+_BGA_H1'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='TXDATA4+_FCHIP_K1'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='TXDATA4-_BGA_J1'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='TXDATA4-_FCHIP_L1'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='TXDATA5+_BGA_K1'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='TXDATA5+_FCHIP_M1'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='TXDATA5-_BGA_L1'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='TXDATA5-_FCHIP_N1'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='TXDATA6+_BGA_J2'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='TXDATA6+_FCHIP_P1'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='TXDATA6-_BGA_K2'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='TXDATA6-_FCHIP_R1'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='TXDATA7+_BGA_L3'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='TXDATA7+_FCHIP_U1'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='TXDATA7-_BGA_L2'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='TXDATA7-_FCHIP_T1'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='VDD_10_BGA_F6'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='VDD_11_BGA_G6'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='VDD_12_BGA_H6'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='VDD_1_FCHIP_P15'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='VDD_2_FCHIP_E15'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='VDD_3_BGA_K9'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='VDD_4_BGA_K4'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='VDD_5_FCHIP_R15'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='VDD_6_FCHIP_D15'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='VDD_7_FCHIP_L15'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='VDD_8_FCHIP_H15'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='VDD_9_BGA_E6'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='VSS_1_BGA_E7'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='VSS_2_BGA_F5'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='VSS_3_BGA_F7'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='VSS_4_BGA_G5'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='VSS_5_BGA_G7'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='VSS_6_BGA_H5'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='VSS_7_BGA_H7'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'Net'
				NetName='FCHIP_A1'
				$begin 'Properties'
					CheckboxProp('AlignMicrowavePorts', 'D', '', true)
				$end 'Properties'
				NetInterfacePorts='FCHIP_A1_FCHIP_A1'
				NetInterfacePorts='FCHIP_A1_BGA_C3'
			$end 'Net'
			$begin 'Net'
				NetName='FCHIP_A12'
				$begin 'Properties'
					CheckboxProp('AlignMicrowavePorts', 'D', '', true)
				$end 'Properties'
				NetInterfacePorts='FCHIP_A12_FCHIP_A12'
				NetInterfacePorts='FCHIP_A12_BGA_C7'
			$end 'Net'
			$begin 'Net'
				NetName='FCHIP_A13'
				$begin 'Properties'
					CheckboxProp('AlignMicrowavePorts', 'D', '', true)
				$end 'Properties'
				NetInterfacePorts='FCHIP_A13_FCHIP_A13'
				NetInterfacePorts='FCHIP_A13_BGA_B7'
			$end 'Net'
			$begin 'Net'
				NetName='FCHIP_A16'
				$begin 'Properties'
					CheckboxProp('AlignMicrowavePorts', 'D', '', true)
				$end 'Properties'
				NetInterfacePorts='FCHIP_A16_FCHIP_A16'
				NetInterfacePorts='FCHIP_A16_BGA_A10'
			$end 'Net'
			$begin 'Net'
				NetName='FCHIP_A17'
				$begin 'Properties'
					CheckboxProp('AlignMicrowavePorts', 'D', '', true)
				$end 'Properties'
				NetInterfacePorts='FCHIP_A17_FCHIP_A17'
				NetInterfacePorts='FCHIP_A17_BGA_B10'
			$end 'Net'
			$begin 'Net'
				NetName='FCHIP_A18'
				$begin 'Properties'
					CheckboxProp('AlignMicrowavePorts', 'D', '', true)
				$end 'Properties'
				NetInterfacePorts='FCHIP_A18_FCHIP_A18'
				NetInterfacePorts='FCHIP_A18_BGA_C10'
			$end 'Net'
			$begin 'Net'
				NetName='FCHIP_A2'
				$begin 'Properties'
					CheckboxProp('AlignMicrowavePorts', 'D', '', true)
				$end 'Properties'
				NetInterfacePorts='FCHIP_A2_FCHIP_A2'
				NetInterfacePorts='FCHIP_A2_BGA_B3'
			$end 'Net'
			$begin 'Net'
				NetName='FCHIP_A3'
				$begin 'Properties'
					CheckboxProp('AlignMicrowavePorts', 'D', '', true)
				$end 'Properties'
				NetInterfacePorts='FCHIP_A3_FCHIP_A3'
				NetInterfacePorts='FCHIP_A3_BGA_A3'
			$end 'Net'
			$begin 'Net'
				NetName='FCHIP_A6'
				$begin 'Properties'
					CheckboxProp('AlignMicrowavePorts', 'D', '', true)
				$end 'Properties'
				NetInterfacePorts='FCHIP_A6_FCHIP_A6'
				NetInterfacePorts='FCHIP_A6_BGA_B6'
			$end 'Net'
			$begin 'Net'
				NetName='FCHIP_A7'
				$begin 'Properties'
					CheckboxProp('AlignMicrowavePorts', 'D', '', true)
				$end 'Properties'
				NetInterfacePorts='FCHIP_A7_FCHIP_A7'
				NetInterfacePorts='FCHIP_A7_BGA_C6'
			$end 'Net'
			$begin 'Net'
				NetName='FCHIP_B13'
				$begin 'Properties'
					CheckboxProp('AlignMicrowavePorts', 'D', '', true)
				$end 'Properties'
				NetInterfacePorts='FCHIP_B13_FCHIP_B13'
				NetInterfacePorts='FCHIP_B13_BGA_B8'
			$end 'Net'
			$begin 'Net'
				NetName='FCHIP_B14'
				$begin 'Properties'
					CheckboxProp('AlignMicrowavePorts', 'D', '', true)
				$end 'Properties'
				NetInterfacePorts='FCHIP_B14_FCHIP_B14'
				NetInterfacePorts='FCHIP_B14_BGA_A9'
			$end 'Net'
			$begin 'Net'
				NetName='FCHIP_B15'
				$begin 'Properties'
					CheckboxProp('AlignMicrowavePorts', 'D', '', true)
				$end 'Properties'
				NetInterfacePorts='FCHIP_B15_FCHIP_B15'
				NetInterfacePorts='FCHIP_B15_BGA_B9'
			$end 'Net'
			$begin 'Net'
				NetName='FCHIP_B16'
				$begin 'Properties'
					CheckboxProp('AlignMicrowavePorts', 'D', '', true)
				$end 'Properties'
				NetInterfacePorts='FCHIP_B16_FCHIP_B16'
				NetInterfacePorts='FCHIP_B16_BGA_C9'
			$end 'Net'
			$begin 'Net'
				NetName='FCHIP_B3'
				$begin 'Properties'
					CheckboxProp('AlignMicrowavePorts', 'D', '', true)
				$end 'Properties'
				NetInterfacePorts='FCHIP_B3_FCHIP_B3'
				NetInterfacePorts='FCHIP_B3_BGA_C4'
			$end 'Net'
			$begin 'Net'
				NetName='FCHIP_B4'
				$begin 'Properties'
					CheckboxProp('AlignMicrowavePorts', 'D', '', true)
				$end 'Properties'
				NetInterfacePorts='FCHIP_B4_FCHIP_B4'
				NetInterfacePorts='FCHIP_B4_BGA_B4'
			$end 'Net'
			$begin 'Net'
				NetName='FCHIP_B5'
				$begin 'Properties'
					CheckboxProp('AlignMicrowavePorts', 'D', '', true)
				$end 'Properties'
				NetInterfacePorts='FCHIP_B5_FCHIP_B5'
				NetInterfacePorts='FCHIP_B5_BGA_A4'
			$end 'Net'
			$begin 'Net'
				NetName='FCHIP_B6'
				$begin 'Properties'
					CheckboxProp('AlignMicrowavePorts', 'D', '', true)
				$end 'Properties'
				NetInterfacePorts='FCHIP_B6_FCHIP_B6'
				NetInterfacePorts='FCHIP_B6_BGA_B5'
			$end 'Net'
			$begin 'Net'
				NetName='FCHIP_C17'
				$begin 'Properties'
					CheckboxProp('AlignMicrowavePorts', 'D', '', true)
				$end 'Properties'
				NetInterfacePorts='FCHIP_C17_FCHIP_C17'
				NetInterfacePorts='FCHIP_C17_BGA_D11'
			$end 'Net'
			$begin 'Net'
				NetName='FCHIP_C2'
				$begin 'Properties'
					CheckboxProp('AlignMicrowavePorts', 'D', '', true)
				$end 'Properties'
				NetInterfacePorts='FCHIP_C2_FCHIP_C2'
				NetInterfacePorts='FCHIP_C2_BGA_D2'
			$end 'Net'
			$begin 'Net'
				NetName='FCHIP_D17'
				$begin 'Properties'
					CheckboxProp('AlignMicrowavePorts', 'D', '', true)
				$end 'Properties'
				NetInterfacePorts='FCHIP_D17_FCHIP_D17'
			$end 'Net'
			$begin 'Net'
				NetName='FCHIP_D2'
				$begin 'Properties'
					CheckboxProp('AlignMicrowavePorts', 'D', '', true)
				$end 'Properties'
				NetInterfacePorts='FCHIP_D2_FCHIP_D2'
			$end 'Net'
			$begin 'Net'
				NetName='FCHIP_E17'
				$begin 'Properties'
					CheckboxProp('AlignMicrowavePorts', 'D', '', true)
				$end 'Properties'
				NetInterfacePorts='FCHIP_E17_FCHIP_E17'
			$end 'Net'
			$begin 'Net'
				NetName='FCHIP_E2'
				$begin 'Properties'
					CheckboxProp('AlignMicrowavePorts', 'D', '', true)
				$end 'Properties'
				NetInterfacePorts='FCHIP_E2_FCHIP_E2'
			$end 'Net'
			$begin 'Net'
				NetName='FCHIP_F17'
				$begin 'Properties'
					CheckboxProp('AlignMicrowavePorts', 'D', '', true)
				$end 'Properties'
				NetInterfacePorts='FCHIP_F17_FCHIP_F17'
				NetInterfacePorts='FCHIP_F17_BGA_E11'
			$end 'Net'
			$begin 'Net'
				NetName='FCHIP_F2'
				$begin 'Properties'
					CheckboxProp('AlignMicrowavePorts', 'D', '', true)
				$end 'Properties'
				NetInterfacePorts='FCHIP_F2_FCHIP_F2'
				NetInterfacePorts='FCHIP_F2_BGA_E2'
			$end 'Net'
			$begin 'Net'
				NetName='FCHIP_G17'
				$begin 'Properties'
					CheckboxProp('AlignMicrowavePorts', 'D', '', true)
				$end 'Properties'
				NetInterfacePorts='FCHIP_G17_FCHIP_G17'
			$end 'Net'
			$begin 'Net'
				NetName='FCHIP_G2'
				$begin 'Properties'
					CheckboxProp('AlignMicrowavePorts', 'D', '', true)
				$end 'Properties'
				NetInterfacePorts='FCHIP_G2_FCHIP_G2'
			$end 'Net'
			$begin 'Net'
				NetName='FCHIP_H17'
				$begin 'Properties'
					CheckboxProp('AlignMicrowavePorts', 'D', '', true)
				$end 'Properties'
				NetInterfacePorts='FCHIP_H17_FCHIP_H17'
				NetInterfacePorts='FCHIP_H17_BGA_F10'
			$end 'Net'
			$begin 'Net'
				NetName='FCHIP_H2'
				$begin 'Properties'
					CheckboxProp('AlignMicrowavePorts', 'D', '', true)
				$end 'Properties'
				NetInterfacePorts='FCHIP_H2_FCHIP_H2'
				NetInterfacePorts='FCHIP_H2_BGA_F3'
			$end 'Net'
			$begin 'Net'
				NetName='FCHIP_J17'
				$begin 'Properties'
					CheckboxProp('AlignMicrowavePorts', 'D', '', true)
				$end 'Properties'
				NetInterfacePorts='FCHIP_J17_FCHIP_J17'
			$end 'Net'
			$begin 'Net'
				NetName='FCHIP_J2'
				$begin 'Properties'
					CheckboxProp('AlignMicrowavePorts', 'D', '', true)
				$end 'Properties'
				NetInterfacePorts='FCHIP_J2_FCHIP_J2'
			$end 'Net'
			$begin 'Net'
				NetName='FCHIP_K17'
				$begin 'Properties'
					CheckboxProp('AlignMicrowavePorts', 'D', '', true)
				$end 'Properties'
				NetInterfacePorts='FCHIP_K17_FCHIP_K17'
				NetInterfacePorts='FCHIP_K17_BGA_G11'
			$end 'Net'
			$begin 'Net'
				NetName='FCHIP_K2'
				$begin 'Properties'
					CheckboxProp('AlignMicrowavePorts', 'D', '', true)
				$end 'Properties'
				NetInterfacePorts='FCHIP_K2_FCHIP_K2'
				NetInterfacePorts='FCHIP_K2_BGA_G2'
			$end 'Net'
			$begin 'Net'
				NetName='FCHIP_L17'
				$begin 'Properties'
					CheckboxProp('AlignMicrowavePorts', 'D', '', true)
				$end 'Properties'
				NetInterfacePorts='FCHIP_L17_FCHIP_L17'
			$end 'Net'
			$begin 'Net'
				NetName='FCHIP_L2'
				$begin 'Properties'
					CheckboxProp('AlignMicrowavePorts', 'D', '', true)
				$end 'Properties'
				NetInterfacePorts='FCHIP_L2_FCHIP_L2'
			$end 'Net'
			$begin 'Net'
				NetName='FCHIP_M17'
				$begin 'Properties'
					CheckboxProp('AlignMicrowavePorts', 'D', '', true)
				$end 'Properties'
				NetInterfacePorts='FCHIP_M17_FCHIP_M17'
				NetInterfacePorts='FCHIP_M17_BGA_G10'
			$end 'Net'
			$begin 'Net'
				NetName='FCHIP_M2'
				$begin 'Properties'
					CheckboxProp('AlignMicrowavePorts', 'D', '', true)
				$end 'Properties'
				NetInterfacePorts='FCHIP_M2_FCHIP_M2'
				NetInterfacePorts='FCHIP_M2_BGA_G3'
			$end 'Net'
			$begin 'Net'
				NetName='FCHIP_N17'
				$begin 'Properties'
					CheckboxProp('AlignMicrowavePorts', 'D', '', true)
				$end 'Properties'
				NetInterfacePorts='FCHIP_N17_FCHIP_N17'
			$end 'Net'
			$begin 'Net'
				NetName='FCHIP_N2'
				$begin 'Properties'
					CheckboxProp('AlignMicrowavePorts', 'D', '', true)
				$end 'Properties'
				NetInterfacePorts='FCHIP_N2_FCHIP_N2'
			$end 'Net'
			$begin 'Net'
				NetName='FCHIP_P17'
				$begin 'Properties'
					CheckboxProp('AlignMicrowavePorts', 'D', '', true)
				$end 'Properties'
				NetInterfacePorts='FCHIP_P17_FCHIP_P17'
			$end 'Net'
			$begin 'Net'
				NetName='FCHIP_P2'
				$begin 'Properties'
					CheckboxProp('AlignMicrowavePorts', 'D', '', true)
				$end 'Properties'
				NetInterfacePorts='FCHIP_P2_FCHIP_P2'
			$end 'Net'
			$begin 'Net'
				NetName='FCHIP_R17'
				$begin 'Properties'
					CheckboxProp('AlignMicrowavePorts', 'D', '', true)
				$end 'Properties'
				NetInterfacePorts='FCHIP_R17_FCHIP_R17'
			$end 'Net'
			$begin 'Net'
				NetName='FCHIP_R2'
				$begin 'Properties'
					CheckboxProp('AlignMicrowavePorts', 'D', '', true)
				$end 'Properties'
				NetInterfacePorts='FCHIP_R2_FCHIP_R2'
			$end 'Net'
			$begin 'Net'
				NetName='FCHIP_T17'
				$begin 'Properties'
					CheckboxProp('AlignMicrowavePorts', 'D', '', true)
				$end 'Properties'
				NetInterfacePorts='FCHIP_T17_FCHIP_T17'
			$end 'Net'
			$begin 'Net'
				NetName='FCHIP_T2'
				$begin 'Properties'
					CheckboxProp('AlignMicrowavePorts', 'D', '', true)
				$end 'Properties'
				NetInterfacePorts='FCHIP_T2_FCHIP_T2'
			$end 'Net'
			$begin 'Net'
				NetName='FCHIP_U13'
				$begin 'Properties'
					CheckboxProp('AlignMicrowavePorts', 'D', '', true)
				$end 'Properties'
				NetInterfacePorts='FCHIP_U13_FCHIP_U13'
				NetInterfacePorts='FCHIP_U13_BGA_K7'
			$end 'Net'
			$begin 'Net'
				NetName='FCHIP_U14'
				$begin 'Properties'
					CheckboxProp('AlignMicrowavePorts', 'D', '', true)
				$end 'Properties'
				NetInterfacePorts='FCHIP_U14_FCHIP_U14'
				NetInterfacePorts='FCHIP_U14_BGA_L8'
			$end 'Net'
			$begin 'Net'
				NetName='FCHIP_U16'
				$begin 'Properties'
					CheckboxProp('AlignMicrowavePorts', 'D', '', true)
				$end 'Properties'
				NetInterfacePorts='FCHIP_U16_FCHIP_U16'
				NetInterfacePorts='FCHIP_U16_BGA_L9'
			$end 'Net'
			$begin 'Net'
				NetName='FCHIP_U3'
				$begin 'Properties'
					CheckboxProp('AlignMicrowavePorts', 'D', '', true)
				$end 'Properties'
				NetInterfacePorts='FCHIP_U3_FCHIP_U3'
				NetInterfacePorts='FCHIP_U3_BGA_L4'
			$end 'Net'
			$begin 'Net'
				NetName='FCHIP_U5'
				$begin 'Properties'
					CheckboxProp('AlignMicrowavePorts', 'D', '', true)
				$end 'Properties'
				NetInterfacePorts='FCHIP_U5_FCHIP_U5'
				NetInterfacePorts='FCHIP_U5_BGA_L5'
			$end 'Net'
			$begin 'Net'
				NetName='FCHIP_U6'
				$begin 'Properties'
					CheckboxProp('AlignMicrowavePorts', 'D', '', true)
				$end 'Properties'
				NetInterfacePorts='FCHIP_U6_FCHIP_U6'
				NetInterfacePorts='FCHIP_U6_BGA_K6'
			$end 'Net'
			$begin 'Net'
				NetName='FCHIP_V1'
				$begin 'Properties'
					CheckboxProp('AlignMicrowavePorts', 'D', '', true)
				$end 'Properties'
				NetInterfacePorts='FCHIP_V1_FCHIP_V1'
				NetInterfacePorts='FCHIP_V1_BGA_K3'
			$end 'Net'
			$begin 'Net'
				NetName='FCHIP_V12'
				$begin 'Properties'
					CheckboxProp('AlignMicrowavePorts', 'D', '', true)
				$end 'Properties'
				NetInterfacePorts='FCHIP_V12_FCHIP_V12'
			$end 'Net'
			$begin 'Net'
				NetName='FCHIP_V13'
				$begin 'Properties'
					CheckboxProp('AlignMicrowavePorts', 'D', '', true)
				$end 'Properties'
				NetInterfacePorts='FCHIP_V13_FCHIP_V13'
				NetInterfacePorts='FCHIP_V13_BGA_L7'
			$end 'Net'
			$begin 'Net'
				NetName='FCHIP_V16'
				$begin 'Properties'
					CheckboxProp('AlignMicrowavePorts', 'D', '', true)
				$end 'Properties'
				NetInterfacePorts='FCHIP_V16_FCHIP_V16'
				NetInterfacePorts='FCHIP_V16_BGA_M9'
			$end 'Net'
			$begin 'Net'
				NetName='FCHIP_V17'
				$begin 'Properties'
					CheckboxProp('AlignMicrowavePorts', 'D', '', true)
				$end 'Properties'
				NetInterfacePorts='FCHIP_V17_FCHIP_V17'
				NetInterfacePorts='FCHIP_V17_BGA_M10'
			$end 'Net'
			$begin 'Net'
				NetName='FCHIP_V18'
				$begin 'Properties'
					CheckboxProp('AlignMicrowavePorts', 'D', '', true)
				$end 'Properties'
				NetInterfacePorts='FCHIP_V18_FCHIP_V18'
				NetInterfacePorts='FCHIP_V18_BGA_K10'
			$end 'Net'
			$begin 'Net'
				NetName='FCHIP_V2'
				$begin 'Properties'
					CheckboxProp('AlignMicrowavePorts', 'D', '', true)
				$end 'Properties'
				NetInterfacePorts='FCHIP_V2_FCHIP_V2'
				NetInterfacePorts='FCHIP_V2_BGA_M3'
			$end 'Net'
			$begin 'Net'
				NetName='FCHIP_V3'
				$begin 'Properties'
					CheckboxProp('AlignMicrowavePorts', 'D', '', true)
				$end 'Properties'
				NetInterfacePorts='FCHIP_V3_FCHIP_V3'
				NetInterfacePorts='FCHIP_V3_BGA_M4'
			$end 'Net'
			$begin 'Net'
				NetName='FCHIP_V6'
				$begin 'Properties'
					CheckboxProp('AlignMicrowavePorts', 'D', '', true)
				$end 'Properties'
				NetInterfacePorts='FCHIP_V6_FCHIP_V6'
				NetInterfacePorts='FCHIP_V6_BGA_L6'
			$end 'Net'
			$begin 'Net'
				NetName='FCHIP_V7'
				$begin 'Properties'
					CheckboxProp('AlignMicrowavePorts', 'D', '', true)
				$end 'Properties'
				NetInterfacePorts='FCHIP_V7_FCHIP_V7'
			$end 'Net'
			$begin 'Net'
				NetName='RXDATA0+'
				$begin 'Properties'
					CheckboxProp('AlignMicrowavePorts', 'D', '', true)
				$end 'Properties'
				NetInterfacePorts='RXDATA0+_FCHIP_B18'
				NetInterfacePorts='RXDATA0+_BGA_B11'
			$end 'Net'
			$begin 'Net'
				NetName='RXDATA0-'
				$begin 'Properties'
					CheckboxProp('AlignMicrowavePorts', 'D', '', true)
				$end 'Properties'
				NetInterfacePorts='RXDATA0-_FCHIP_C18'
				NetInterfacePorts='RXDATA0-_BGA_B12'
			$end 'Net'
			$begin 'Net'
				NetName='RXDATA1+'
				$begin 'Properties'
					CheckboxProp('AlignMicrowavePorts', 'D', '', true)
				$end 'Properties'
				NetInterfacePorts='RXDATA1+_FCHIP_E18'
				NetInterfacePorts='RXDATA1+_BGA_C12'
			$end 'Net'
			$begin 'Net'
				NetName='RXDATA1-'
				$begin 'Properties'
					CheckboxProp('AlignMicrowavePorts', 'D', '', true)
				$end 'Properties'
				NetInterfacePorts='RXDATA1-_FCHIP_D18'
				NetInterfacePorts='RXDATA1-_BGA_C11'
			$end 'Net'
			$begin 'Net'
				NetName='RXDATA2+'
				$begin 'Properties'
					CheckboxProp('AlignMicrowavePorts', 'D', '', true)
				$end 'Properties'
				NetInterfacePorts='RXDATA2+_FCHIP_G18'
				NetInterfacePorts='RXDATA2+_BGA_E12'
			$end 'Net'
			$begin 'Net'
				NetName='RXDATA2-'
				$begin 'Properties'
					CheckboxProp('AlignMicrowavePorts', 'D', '', true)
				$end 'Properties'
				NetInterfacePorts='RXDATA2-_FCHIP_F18'
				NetInterfacePorts='RXDATA2-_BGA_D12'
			$end 'Net'
			$begin 'Net'
				NetName='RXDATA3+'
				$begin 'Properties'
					CheckboxProp('AlignMicrowavePorts', 'D', '', true)
				$end 'Properties'
				NetInterfacePorts='RXDATA3+_FCHIP_J18'
				NetInterfacePorts='RXDATA3+_BGA_G12'
			$end 'Net'
			$begin 'Net'
				NetName='RXDATA3-'
				$begin 'Properties'
					CheckboxProp('AlignMicrowavePorts', 'D', '', true)
				$end 'Properties'
				NetInterfacePorts='RXDATA3-_FCHIP_H18'
				NetInterfacePorts='RXDATA3-_BGA_F12'
			$end 'Net'
			$begin 'Net'
				NetName='RXDATA4+'
				$begin 'Properties'
					CheckboxProp('AlignMicrowavePorts', 'D', '', true)
				$end 'Properties'
				NetInterfacePorts='RXDATA4+_FCHIP_L18'
				NetInterfacePorts='RXDATA4+_BGA_J12'
			$end 'Net'
			$begin 'Net'
				NetName='RXDATA4-'
				$begin 'Properties'
					CheckboxProp('AlignMicrowavePorts', 'D', '', true)
				$end 'Properties'
				NetInterfacePorts='RXDATA4-_FCHIP_K18'
				NetInterfacePorts='RXDATA4-_BGA_H12'
			$end 'Net'
			$begin 'Net'
				NetName='RXDATA5+'
				$begin 'Properties'
					CheckboxProp('AlignMicrowavePorts', 'D', '', true)
				$end 'Properties'
				NetInterfacePorts='RXDATA5+_FCHIP_M18'
				NetInterfacePorts='RXDATA5+_BGA_K12'
			$end 'Net'
			$begin 'Net'
				NetName='RXDATA5-'
				$begin 'Properties'
					CheckboxProp('AlignMicrowavePorts', 'D', '', true)
				$end 'Properties'
				NetInterfacePorts='RXDATA5-_FCHIP_N18'
				NetInterfacePorts='RXDATA5-_BGA_L12'
			$end 'Net'
			$begin 'Net'
				NetName='RXDATA6+'
				$begin 'Properties'
					CheckboxProp('AlignMicrowavePorts', 'D', '', true)
				$end 'Properties'
				NetInterfacePorts='RXDATA6+_FCHIP_P18'
				NetInterfacePorts='RXDATA6+_BGA_J11'
			$end 'Net'
			$begin 'Net'
				NetName='RXDATA6-'
				$begin 'Properties'
					CheckboxProp('AlignMicrowavePorts', 'D', '', true)
				$end 'Properties'
				NetInterfacePorts='RXDATA6-_FCHIP_R18'
				NetInterfacePorts='RXDATA6-_BGA_K11'
			$end 'Net'
			$begin 'Net'
				NetName='RXDATA7+'
				$begin 'Properties'
					CheckboxProp('AlignMicrowavePorts', 'D', '', true)
				$end 'Properties'
				NetInterfacePorts='RXDATA7+_FCHIP_T18'
				NetInterfacePorts='RXDATA7+_BGA_L11'
			$end 'Net'
			$begin 'Net'
				NetName='RXDATA7-'
				$begin 'Properties'
					CheckboxProp('AlignMicrowavePorts', 'D', '', true)
				$end 'Properties'
				NetInterfacePorts='RXDATA7-_FCHIP_U18'
				NetInterfacePorts='RXDATA7-_BGA_L10'
			$end 'Net'
			$begin 'Net'
				NetName='TXDATA0+'
				$begin 'Properties'
					CheckboxProp('AlignMicrowavePorts', 'D', '', true)
				$end 'Properties'
				NetInterfacePorts='TXDATA0+_FCHIP_B1'
				NetInterfacePorts='TXDATA0+_BGA_B2'
			$end 'Net'
			$begin 'Net'
				NetName='TXDATA0-'
				$begin 'Properties'
					CheckboxProp('AlignMicrowavePorts', 'D', '', true)
				$end 'Properties'
				NetInterfacePorts='TXDATA0-_FCHIP_C1'
				NetInterfacePorts='TXDATA0-_BGA_B1'
			$end 'Net'
			$begin 'Net'
				NetName='TXDATA1+'
				$begin 'Properties'
					CheckboxProp('AlignMicrowavePorts', 'D', '', true)
				$end 'Properties'
				NetInterfacePorts='TXDATA1+_FCHIP_D1'
				NetInterfacePorts='TXDATA1+_BGA_C2'
			$end 'Net'
			$begin 'Net'
				NetName='TXDATA1-'
				$begin 'Properties'
					CheckboxProp('AlignMicrowavePorts', 'D', '', true)
				$end 'Properties'
				NetInterfacePorts='TXDATA1-_FCHIP_E1'
				NetInterfacePorts='TXDATA1-_BGA_C1'
			$end 'Net'
			$begin 'Net'
				NetName='TXDATA2+'
				$begin 'Properties'
					CheckboxProp('AlignMicrowavePorts', 'D', '', true)
				$end 'Properties'
				NetInterfacePorts='TXDATA2+_FCHIP_F1'
				NetInterfacePorts='TXDATA2+_BGA_D1'
			$end 'Net'
			$begin 'Net'
				NetName='TXDATA2-'
				$begin 'Properties'
					CheckboxProp('AlignMicrowavePorts', 'D', '', true)
				$end 'Properties'
				NetInterfacePorts='TXDATA2-_FCHIP_G1'
				NetInterfacePorts='TXDATA2-_BGA_E1'
			$end 'Net'
			$begin 'Net'
				NetName='TXDATA3+'
				$begin 'Properties'
					CheckboxProp('AlignMicrowavePorts', 'D', '', true)
				$end 'Properties'
				NetInterfacePorts='TXDATA3+_FCHIP_H1'
				NetInterfacePorts='TXDATA3+_BGA_F1'
			$end 'Net'
			$begin 'Net'
				NetName='TXDATA3-'
				$begin 'Properties'
					CheckboxProp('AlignMicrowavePorts', 'D', '', true)
				$end 'Properties'
				NetInterfacePorts='TXDATA3-_FCHIP_J1'
				NetInterfacePorts='TXDATA3-_BGA_G1'
			$end 'Net'
			$begin 'Net'
				NetName='TXDATA4+'
				$begin 'Properties'
					CheckboxProp('AlignMicrowavePorts', 'D', '', true)
				$end 'Properties'
				NetInterfacePorts='TXDATA4+_FCHIP_K1'
				NetInterfacePorts='TXDATA4+_BGA_H1'
			$end 'Net'
			$begin 'Net'
				NetName='TXDATA4-'
				$begin 'Properties'
					CheckboxProp('AlignMicrowavePorts', 'D', '', true)
				$end 'Properties'
				NetInterfacePorts='TXDATA4-_FCHIP_L1'
				NetInterfacePorts='TXDATA4-_BGA_J1'
			$end 'Net'
			$begin 'Net'
				NetName='TXDATA5+'
				$begin 'Properties'
					CheckboxProp('AlignMicrowavePorts', 'D', '', true)
				$end 'Properties'
				NetInterfacePorts='TXDATA5+_FCHIP_M1'
				NetInterfacePorts='TXDATA5+_BGA_K1'
			$end 'Net'
			$begin 'Net'
				NetName='TXDATA5-'
				$begin 'Properties'
					CheckboxProp('AlignMicrowavePorts', 'D', '', true)
				$end 'Properties'
				NetInterfacePorts='TXDATA5-_FCHIP_N1'
				NetInterfacePorts='TXDATA5-_BGA_L1'
			$end 'Net'
			$begin 'Net'
				NetName='TXDATA6+'
				$begin 'Properties'
					CheckboxProp('AlignMicrowavePorts', 'D', '', true)
				$end 'Properties'
				NetInterfacePorts='TXDATA6+_FCHIP_P1'
				NetInterfacePorts='TXDATA6+_BGA_J2'
			$end 'Net'
			$begin 'Net'
				NetName='TXDATA6-'
				$begin 'Properties'
					CheckboxProp('AlignMicrowavePorts', 'D', '', true)
				$end 'Properties'
				NetInterfacePorts='TXDATA6-_FCHIP_R1'
				NetInterfacePorts='TXDATA6-_BGA_K2'
			$end 'Net'
			$begin 'Net'
				NetName='TXDATA7+'
				$begin 'Properties'
					CheckboxProp('AlignMicrowavePorts', 'D', '', true)
				$end 'Properties'
				NetInterfacePorts='TXDATA7+_FCHIP_U1'
				NetInterfacePorts='TXDATA7+_BGA_L3'
			$end 'Net'
			$begin 'Net'
				NetName='TXDATA7-'
				$begin 'Properties'
					CheckboxProp('AlignMicrowavePorts', 'D', '', true)
				$end 'Properties'
				NetInterfacePorts='TXDATA7-_FCHIP_T1'
				NetInterfacePorts='TXDATA7-_BGA_L2'
			$end 'Net'
			$begin 'Net'
				NetName='VDD'
				$begin 'Properties'
					CheckboxProp('AlignMicrowavePorts', 'D', '', true)
				$end 'Properties'
			$end 'Net'
			$begin 'Net'
				NetName='VDD_1'
				$begin 'Properties'
					CheckboxProp('AlignMicrowavePorts', 'D', '', true)
				$end 'Properties'
				NetInterfacePorts='VDD_1_FCHIP_P15'
			$end 'Net'
			$begin 'Net'
				NetName='VDD_10'
				$begin 'Properties'
					CheckboxProp('AlignMicrowavePorts', 'D', '', true)
				$end 'Properties'
				NetInterfacePorts='VDD_10_BGA_F6'
			$end 'Net'
			$begin 'Net'
				NetName='VDD_11'
				$begin 'Properties'
					CheckboxProp('AlignMicrowavePorts', 'D', '', true)
				$end 'Properties'
				NetInterfacePorts='VDD_11_BGA_G6'
			$end 'Net'
			$begin 'Net'
				NetName='VDD_12'
				$begin 'Properties'
					CheckboxProp('AlignMicrowavePorts', 'D', '', true)
				$end 'Properties'
				NetInterfacePorts='VDD_12_BGA_H6'
			$end 'Net'
			$begin 'Net'
				NetName='VDD_15'
				$begin 'Properties'
					CheckboxProp('AlignMicrowavePorts', 'D', '', true)
				$end 'Properties'
			$end 'Net'
			$begin 'Net'
				NetName='VDD_2'
				$begin 'Properties'
					CheckboxProp('AlignMicrowavePorts', 'D', '', true)
				$end 'Properties'
				NetInterfacePorts='VDD_2_FCHIP_E15'
			$end 'Net'
			$begin 'Net'
				NetName='VDD_3'
				$begin 'Properties'
					CheckboxProp('AlignMicrowavePorts', 'D', '', true)
				$end 'Properties'
				NetInterfacePorts='VDD_3_BGA_K9'
			$end 'Net'
			$begin 'Net'
				NetName='VDD_4'
				$begin 'Properties'
					CheckboxProp('AlignMicrowavePorts', 'D', '', true)
				$end 'Properties'
				NetInterfacePorts='VDD_4_BGA_K4'
			$end 'Net'
			$begin 'Net'
				NetName='VDD_5'
				$begin 'Properties'
					CheckboxProp('AlignMicrowavePorts', 'D', '', true)
				$end 'Properties'
				NetInterfacePorts='VDD_5_FCHIP_R15'
			$end 'Net'
			$begin 'Net'
				NetName='VDD_6'
				$begin 'Properties'
					CheckboxProp('AlignMicrowavePorts', 'D', '', true)
				$end 'Properties'
				NetInterfacePorts='VDD_6_FCHIP_D15'
			$end 'Net'
			$begin 'Net'
				NetName='VDD_7'
				$begin 'Properties'
					CheckboxProp('AlignMicrowavePorts', 'D', '', true)
				$end 'Properties'
				NetInterfacePorts='VDD_7_FCHIP_L15'
			$end 'Net'
			$begin 'Net'
				NetName='VDD_8'
				$begin 'Properties'
					CheckboxProp('AlignMicrowavePorts', 'D', '', true)
				$end 'Properties'
				NetInterfacePorts='VDD_8_FCHIP_H15'
			$end 'Net'
			$begin 'Net'
				NetName='VDD_9'
				$begin 'Properties'
					CheckboxProp('AlignMicrowavePorts', 'D', '', true)
				$end 'Properties'
				NetInterfacePorts='VDD_9_BGA_E6'
			$end 'Net'
			$begin 'Net'
				NetName='VSS'
				$begin 'Properties'
					CheckboxProp('AlignMicrowavePorts', 'D', '', true)
				$end 'Properties'
			$end 'Net'
			$begin 'Net'
				NetName='VSS_1'
				$begin 'Properties'
					CheckboxProp('AlignMicrowavePorts', 'D', '', true)
				$end 'Properties'
				NetInterfacePorts='VSS_1_BGA_E7'
			$end 'Net'
			$begin 'Net'
				NetName='VSS_2'
				$begin 'Properties'
					CheckboxProp('AlignMicrowavePorts', 'D', '', true)
				$end 'Properties'
				NetInterfacePorts='VSS_2_BGA_F5'
			$end 'Net'
			$begin 'Net'
				NetName='VSS_3'
				$begin 'Properties'
					CheckboxProp('AlignMicrowavePorts', 'D', '', true)
				$end 'Properties'
				NetInterfacePorts='VSS_3_BGA_F7'
			$end 'Net'
			$begin 'Net'
				NetName='VSS_4'
				$begin 'Properties'
					CheckboxProp('AlignMicrowavePorts', 'D', '', true)
				$end 'Properties'
				NetInterfacePorts='VSS_4_BGA_G5'
			$end 'Net'
			$begin 'Net'
				NetName='VSS_5'
				$begin 'Properties'
					CheckboxProp('AlignMicrowavePorts', 'D', '', true)
				$end 'Properties'
				NetInterfacePorts='VSS_5_BGA_G7'
			$end 'Net'
			$begin 'Net'
				NetName='VSS_6'
				$begin 'Properties'
					CheckboxProp('AlignMicrowavePorts', 'D', '', true)
				$end 'Properties'
				NetInterfacePorts='VSS_6_BGA_H5'
			$end 'Net'
			$begin 'Net'
				NetName='VSS_7'
				$begin 'Properties'
					CheckboxProp('AlignMicrowavePorts', 'D', '', true)
				$end 'Properties'
				NetInterfacePorts='VSS_7_BGA_H7'
			$end 'Net'
		$end 'Circuit'
		$begin 'Layout'
			BlackBox=false
			DefUnits='mm'
			NIdx=3145
			ActLyr='L4'
			Tol(1e-08, 1e-08, 1e-12)
			$begin 'HfssExportInfo'
				ScriptFileName=''
				HfssFileName=''
				Version=2
				ExtentType='BboxExtent'
				BasePolygon=''
				BasePolygonEDBUId=-1
				DielExtentType='BboxExtent'
				DielBasePolygon=''
				DielBasePolygonEDBUId=-1
				DielExt(Ext='0.005', Dim=false)
				HonorUserDiel=true
				Include3D=false
				TruncAtGnd=false
				AirHorExt(Ext='0.15', Dim=false)
				AirPosZExt(Ext='0.15', Dim=false)
				AirNegZExt(Ext='0.15', Dim=false)
				SyncZExt=true
				OpenRegionType='Radiation'
				UseRadBound=true
				PMLVisible=false
				OperFreq='5GHz'
				RadLvl=0
				UseStackupForZExtFact=false
				Smooth=true
			$end 'HfssExportInfo'
		$end 'Layout'
		$begin 'Workflow'
			WorkflowName=''
			SpecName=''
			TemplateName=''
			LibLoc=0
		$end 'Workflow'
		$begin 'Port'
			$begin 'Data'
				$begin 'FCHIP_A12_BGA_C7'
					DataId='Port65'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Upper'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='FCHIP_A12_BGA_C7'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'FCHIP_A12_BGA_C7'
				$begin 'FCHIP_A12_FCHIP_A12'
					DataId='Port64'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Lower'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='FCHIP_A12_FCHIP_A12'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'FCHIP_A12_FCHIP_A12'
				$begin 'FCHIP_A13_BGA_B7'
					DataId='Port63'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Upper'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='FCHIP_A13_BGA_B7'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'FCHIP_A13_BGA_B7'
				$begin 'FCHIP_A13_FCHIP_A13'
					DataId='Port62'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Lower'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='FCHIP_A13_FCHIP_A13'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'FCHIP_A13_FCHIP_A13'
				$begin 'FCHIP_A16_BGA_A10'
					DataId='Port147'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Upper'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='FCHIP_A16_BGA_A10'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'FCHIP_A16_BGA_A10'
				$begin 'FCHIP_A16_FCHIP_A16'
					DataId='Port146'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Lower'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='FCHIP_A16_FCHIP_A16'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'FCHIP_A16_FCHIP_A16'
				$begin 'FCHIP_A17_BGA_B10'
					DataId='Port131'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Upper'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='FCHIP_A17_BGA_B10'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'FCHIP_A17_BGA_B10'
				$begin 'FCHIP_A17_FCHIP_A17'
					DataId='Port130'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Lower'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='FCHIP_A17_FCHIP_A17'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'FCHIP_A17_FCHIP_A17'
				$begin 'FCHIP_A18_BGA_C10'
					DataId='Port5'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Upper'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='FCHIP_A18_BGA_C10'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'FCHIP_A18_BGA_C10'
				$begin 'FCHIP_A18_FCHIP_A18'
					DataId='Port4'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Lower'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='FCHIP_A18_FCHIP_A18'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'FCHIP_A18_FCHIP_A18'
				$begin 'FCHIP_A1_BGA_C3'
					DataId='Port3'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Upper'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='FCHIP_A1_BGA_C3'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'FCHIP_A1_BGA_C3'
				$begin 'FCHIP_A1_FCHIP_A1'
					DataId='Port2'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Lower'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='FCHIP_A1_FCHIP_A1'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'FCHIP_A1_FCHIP_A1'
				$begin 'FCHIP_A2_BGA_B3'
					DataId='Port137'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Upper'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='FCHIP_A2_BGA_B3'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'FCHIP_A2_BGA_B3'
				$begin 'FCHIP_A2_FCHIP_A2'
					DataId='Port136'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Lower'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='FCHIP_A2_FCHIP_A2'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'FCHIP_A2_FCHIP_A2'
				$begin 'FCHIP_A3_BGA_A3'
					DataId='Port161'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Upper'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='FCHIP_A3_BGA_A3'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'FCHIP_A3_BGA_A3'
				$begin 'FCHIP_A3_FCHIP_A3'
					DataId='Port160'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Lower'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='FCHIP_A3_FCHIP_A3'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'FCHIP_A3_FCHIP_A3'
				$begin 'FCHIP_A6_BGA_B6'
					DataId='Port155'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Upper'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='FCHIP_A6_BGA_B6'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'FCHIP_A6_BGA_B6'
				$begin 'FCHIP_A6_FCHIP_A6'
					DataId='Port154'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Lower'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='FCHIP_A6_FCHIP_A6'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'FCHIP_A6_FCHIP_A6'
				$begin 'FCHIP_A7_BGA_C6'
					DataId='Port133'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Upper'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='FCHIP_A7_BGA_C6'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'FCHIP_A7_BGA_C6'
				$begin 'FCHIP_A7_FCHIP_A7'
					DataId='Port132'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Lower'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='FCHIP_A7_FCHIP_A7'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'FCHIP_A7_FCHIP_A7'
				$begin 'FCHIP_B13_BGA_B8'
					DataId='Port153'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Upper'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='FCHIP_B13_BGA_B8'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'FCHIP_B13_BGA_B8'
				$begin 'FCHIP_B13_FCHIP_B13'
					DataId='Port152'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Lower'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='FCHIP_B13_FCHIP_B13'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'FCHIP_B13_FCHIP_B13'
				$begin 'FCHIP_B14_BGA_A9'
					DataId='Port151'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Upper'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='FCHIP_B14_BGA_A9'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'FCHIP_B14_BGA_A9'
				$begin 'FCHIP_B14_FCHIP_B14'
					DataId='Port150'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Lower'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='FCHIP_B14_FCHIP_B14'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'FCHIP_B14_FCHIP_B14'
				$begin 'FCHIP_B15_BGA_B9'
					DataId='Port61'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Upper'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='FCHIP_B15_BGA_B9'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'FCHIP_B15_BGA_B9'
				$begin 'FCHIP_B15_FCHIP_B15'
					DataId='Port60'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Lower'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='FCHIP_B15_FCHIP_B15'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'FCHIP_B15_FCHIP_B15'
				$begin 'FCHIP_B16_BGA_C9'
					DataId='Port149'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Upper'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='FCHIP_B16_BGA_C9'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'FCHIP_B16_BGA_C9'
				$begin 'FCHIP_B16_FCHIP_B16'
					DataId='Port148'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Lower'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='FCHIP_B16_FCHIP_B16'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'FCHIP_B16_FCHIP_B16'
				$begin 'FCHIP_B3_BGA_C4'
					DataId='Port135'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Upper'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='FCHIP_B3_BGA_C4'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'FCHIP_B3_BGA_C4'
				$begin 'FCHIP_B3_FCHIP_B3'
					DataId='Port134'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Lower'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='FCHIP_B3_FCHIP_B3'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'FCHIP_B3_FCHIP_B3'
				$begin 'FCHIP_B4_BGA_B4'
					DataId='Port159'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Upper'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='FCHIP_B4_BGA_B4'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'FCHIP_B4_BGA_B4'
				$begin 'FCHIP_B4_FCHIP_B4'
					DataId='Port158'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Lower'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='FCHIP_B4_FCHIP_B4'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'FCHIP_B4_FCHIP_B4'
				$begin 'FCHIP_B5_BGA_A4'
					DataId='Port167'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Upper'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='FCHIP_B5_BGA_A4'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'FCHIP_B5_BGA_A4'
				$begin 'FCHIP_B5_FCHIP_B5'
					DataId='Port166'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Lower'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='FCHIP_B5_FCHIP_B5'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'FCHIP_B5_FCHIP_B5'
				$begin 'FCHIP_B6_BGA_B5'
					DataId='Port157'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Upper'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='FCHIP_B6_BGA_B5'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'FCHIP_B6_BGA_B5'
				$begin 'FCHIP_B6_FCHIP_B6'
					DataId='Port156'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Lower'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='FCHIP_B6_FCHIP_B6'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'FCHIP_B6_FCHIP_B6'
				$begin 'FCHIP_C17_BGA_D11'
					DataId='Port57'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Upper'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='FCHIP_C17_BGA_D11'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'FCHIP_C17_BGA_D11'
				$begin 'FCHIP_C17_FCHIP_C17'
					DataId='Port56'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Lower'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='FCHIP_C17_FCHIP_C17'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'FCHIP_C17_FCHIP_C17'
				$begin 'FCHIP_C2_BGA_D2'
					DataId='Port59'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Upper'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='FCHIP_C2_BGA_D2'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'FCHIP_C2_BGA_D2'
				$begin 'FCHIP_C2_FCHIP_C2'
					DataId='Port58'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Lower'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='FCHIP_C2_FCHIP_C2'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'FCHIP_C2_FCHIP_C2'
				$begin 'FCHIP_D17_FCHIP_D17'
					DataId='Port54'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Lower'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='FCHIP_D17_FCHIP_D17'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'FCHIP_D17_FCHIP_D17'
				$begin 'FCHIP_D2_FCHIP_D2'
					DataId='Port55'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Lower'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='FCHIP_D2_FCHIP_D2'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'FCHIP_D2_FCHIP_D2'
				$begin 'FCHIP_E17_FCHIP_E17'
					DataId='Port52'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Lower'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='FCHIP_E17_FCHIP_E17'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'FCHIP_E17_FCHIP_E17'
				$begin 'FCHIP_E2_FCHIP_E2'
					DataId='Port53'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Lower'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='FCHIP_E2_FCHIP_E2'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'FCHIP_E2_FCHIP_E2'
				$begin 'FCHIP_F17_BGA_E11'
					DataId='Port49'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Upper'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='FCHIP_F17_BGA_E11'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'FCHIP_F17_BGA_E11'
				$begin 'FCHIP_F17_FCHIP_F17'
					DataId='Port48'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Lower'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='FCHIP_F17_FCHIP_F17'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'FCHIP_F17_FCHIP_F17'
				$begin 'FCHIP_F2_BGA_E2'
					DataId='Port51'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Upper'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='FCHIP_F2_BGA_E2'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'FCHIP_F2_BGA_E2'
				$begin 'FCHIP_F2_FCHIP_F2'
					DataId='Port50'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Lower'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='FCHIP_F2_FCHIP_F2'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'FCHIP_F2_FCHIP_F2'
				$begin 'FCHIP_G17_FCHIP_G17'
					DataId='Port46'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Lower'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='FCHIP_G17_FCHIP_G17'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'FCHIP_G17_FCHIP_G17'
				$begin 'FCHIP_G2_FCHIP_G2'
					DataId='Port47'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Lower'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='FCHIP_G2_FCHIP_G2'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'FCHIP_G2_FCHIP_G2'
				$begin 'FCHIP_H17_BGA_F10'
					DataId='Port43'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Upper'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='FCHIP_H17_BGA_F10'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'FCHIP_H17_BGA_F10'
				$begin 'FCHIP_H17_FCHIP_H17'
					DataId='Port42'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Lower'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='FCHIP_H17_FCHIP_H17'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'FCHIP_H17_FCHIP_H17'
				$begin 'FCHIP_H2_BGA_F3'
					DataId='Port45'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Upper'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='FCHIP_H2_BGA_F3'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'FCHIP_H2_BGA_F3'
				$begin 'FCHIP_H2_FCHIP_H2'
					DataId='Port44'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Lower'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='FCHIP_H2_FCHIP_H2'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'FCHIP_H2_FCHIP_H2'
				$begin 'FCHIP_J17_FCHIP_J17'
					DataId='Port40'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Lower'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='FCHIP_J17_FCHIP_J17'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'FCHIP_J17_FCHIP_J17'
				$begin 'FCHIP_J2_FCHIP_J2'
					DataId='Port41'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Lower'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='FCHIP_J2_FCHIP_J2'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'FCHIP_J2_FCHIP_J2'
				$begin 'FCHIP_K17_BGA_G11'
					DataId='Port37'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Upper'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='FCHIP_K17_BGA_G11'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'FCHIP_K17_BGA_G11'
				$begin 'FCHIP_K17_FCHIP_K17'
					DataId='Port36'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Lower'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='FCHIP_K17_FCHIP_K17'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'FCHIP_K17_FCHIP_K17'
				$begin 'FCHIP_K2_BGA_G2'
					DataId='Port39'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Upper'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='FCHIP_K2_BGA_G2'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'FCHIP_K2_BGA_G2'
				$begin 'FCHIP_K2_FCHIP_K2'
					DataId='Port38'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Lower'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='FCHIP_K2_FCHIP_K2'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'FCHIP_K2_FCHIP_K2'
				$begin 'FCHIP_L17_FCHIP_L17'
					DataId='Port34'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Lower'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='FCHIP_L17_FCHIP_L17'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'FCHIP_L17_FCHIP_L17'
				$begin 'FCHIP_L2_FCHIP_L2'
					DataId='Port35'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Lower'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='FCHIP_L2_FCHIP_L2'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'FCHIP_L2_FCHIP_L2'
				$begin 'FCHIP_M17_BGA_G10'
					DataId='Port31'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Upper'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='FCHIP_M17_BGA_G10'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'FCHIP_M17_BGA_G10'
				$begin 'FCHIP_M17_FCHIP_M17'
					DataId='Port30'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Lower'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='FCHIP_M17_FCHIP_M17'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'FCHIP_M17_FCHIP_M17'
				$begin 'FCHIP_M2_BGA_G3'
					DataId='Port33'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Upper'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='FCHIP_M2_BGA_G3'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'FCHIP_M2_BGA_G3'
				$begin 'FCHIP_M2_FCHIP_M2'
					DataId='Port32'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Lower'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='FCHIP_M2_FCHIP_M2'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'FCHIP_M2_FCHIP_M2'
				$begin 'FCHIP_N17_FCHIP_N17'
					DataId='Port28'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Lower'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='FCHIP_N17_FCHIP_N17'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'FCHIP_N17_FCHIP_N17'
				$begin 'FCHIP_N2_FCHIP_N2'
					DataId='Port29'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Lower'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='FCHIP_N2_FCHIP_N2'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'FCHIP_N2_FCHIP_N2'
				$begin 'FCHIP_P17_FCHIP_P17'
					DataId='Port26'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Lower'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='FCHIP_P17_FCHIP_P17'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'FCHIP_P17_FCHIP_P17'
				$begin 'FCHIP_P2_FCHIP_P2'
					DataId='Port27'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Lower'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='FCHIP_P2_FCHIP_P2'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'FCHIP_P2_FCHIP_P2'
				$begin 'FCHIP_R17_FCHIP_R17'
					DataId='Port24'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Lower'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='FCHIP_R17_FCHIP_R17'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'FCHIP_R17_FCHIP_R17'
				$begin 'FCHIP_R2_FCHIP_R2'
					DataId='Port25'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Lower'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='FCHIP_R2_FCHIP_R2'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'FCHIP_R2_FCHIP_R2'
				$begin 'FCHIP_T17_FCHIP_T17'
					DataId='Port22'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Lower'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='FCHIP_T17_FCHIP_T17'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'FCHIP_T17_FCHIP_T17'
				$begin 'FCHIP_T2_FCHIP_T2'
					DataId='Port23'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Lower'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='FCHIP_T2_FCHIP_T2'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'FCHIP_T2_FCHIP_T2'
				$begin 'FCHIP_U13_BGA_K7'
					DataId='Port15'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Upper'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='FCHIP_U13_BGA_K7'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'FCHIP_U13_BGA_K7'
				$begin 'FCHIP_U13_FCHIP_U13'
					DataId='Port14'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Lower'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='FCHIP_U13_FCHIP_U13'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'FCHIP_U13_FCHIP_U13'
				$begin 'FCHIP_U14_BGA_L8'
					DataId='Port13'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Upper'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='FCHIP_U14_BGA_L8'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'FCHIP_U14_BGA_L8'
				$begin 'FCHIP_U14_FCHIP_U14'
					DataId='Port12'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Lower'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='FCHIP_U14_FCHIP_U14'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'FCHIP_U14_FCHIP_U14'
				$begin 'FCHIP_U16_BGA_L9'
					DataId='Port11'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Upper'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='FCHIP_U16_BGA_L9'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'FCHIP_U16_BGA_L9'
				$begin 'FCHIP_U16_FCHIP_U16'
					DataId='Port10'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Lower'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='FCHIP_U16_FCHIP_U16'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'FCHIP_U16_FCHIP_U16'
				$begin 'FCHIP_U3_BGA_L4'
					DataId='Port21'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Upper'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='FCHIP_U3_BGA_L4'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'FCHIP_U3_BGA_L4'
				$begin 'FCHIP_U3_FCHIP_U3'
					DataId='Port20'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Lower'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='FCHIP_U3_FCHIP_U3'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'FCHIP_U3_FCHIP_U3'
				$begin 'FCHIP_U5_BGA_L5'
					DataId='Port19'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Upper'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='FCHIP_U5_BGA_L5'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'FCHIP_U5_BGA_L5'
				$begin 'FCHIP_U5_FCHIP_U5'
					DataId='Port18'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Lower'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='FCHIP_U5_FCHIP_U5'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'FCHIP_U5_FCHIP_U5'
				$begin 'FCHIP_U6_BGA_K6'
					DataId='Port17'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Upper'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='FCHIP_U6_BGA_K6'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'FCHIP_U6_BGA_K6'
				$begin 'FCHIP_U6_FCHIP_U6'
					DataId='Port16'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Lower'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='FCHIP_U6_FCHIP_U6'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'FCHIP_U6_FCHIP_U6'
				$begin 'FCHIP_V12_FCHIP_V12'
					DataId='Port74'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Lower'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='FCHIP_V12_FCHIP_V12'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'FCHIP_V12_FCHIP_V12'
				$begin 'FCHIP_V13_BGA_L7'
					DataId='Port73'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Upper'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='FCHIP_V13_BGA_L7'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'FCHIP_V13_BGA_L7'
				$begin 'FCHIP_V13_FCHIP_V13'
					DataId='Port72'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Lower'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='FCHIP_V13_FCHIP_V13'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'FCHIP_V13_FCHIP_V13'
				$begin 'FCHIP_V16_BGA_M9'
					DataId='Port71'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Upper'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='FCHIP_V16_BGA_M9'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'FCHIP_V16_BGA_M9'
				$begin 'FCHIP_V16_FCHIP_V16'
					DataId='Port70'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Lower'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='FCHIP_V16_FCHIP_V16'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'FCHIP_V16_FCHIP_V16'
				$begin 'FCHIP_V17_BGA_M10'
					DataId='Port91'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Upper'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='FCHIP_V17_BGA_M10'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'FCHIP_V17_BGA_M10'
				$begin 'FCHIP_V17_FCHIP_V17'
					DataId='Port90'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Lower'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='FCHIP_V17_FCHIP_V17'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'FCHIP_V17_FCHIP_V17'
				$begin 'FCHIP_V18_BGA_K10'
					DataId='Port9'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Upper'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='FCHIP_V18_BGA_K10'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'FCHIP_V18_BGA_K10'
				$begin 'FCHIP_V18_FCHIP_V18'
					DataId='Port8'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Lower'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='FCHIP_V18_FCHIP_V18'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'FCHIP_V18_FCHIP_V18'
				$begin 'FCHIP_V1_BGA_K3'
					DataId='Port7'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Upper'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='FCHIP_V1_BGA_K3'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'FCHIP_V1_BGA_K3'
				$begin 'FCHIP_V1_FCHIP_V1'
					DataId='Port6'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Lower'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='FCHIP_V1_FCHIP_V1'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'FCHIP_V1_FCHIP_V1'
				$begin 'FCHIP_V2_BGA_M3'
					DataId='Port93'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Upper'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='FCHIP_V2_BGA_M3'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'FCHIP_V2_BGA_M3'
				$begin 'FCHIP_V2_FCHIP_V2'
					DataId='Port92'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Lower'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='FCHIP_V2_FCHIP_V2'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'FCHIP_V2_FCHIP_V2'
				$begin 'FCHIP_V3_BGA_M4'
					DataId='Port79'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Upper'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='FCHIP_V3_BGA_M4'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'FCHIP_V3_BGA_M4'
				$begin 'FCHIP_V3_FCHIP_V3'
					DataId='Port78'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Lower'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='FCHIP_V3_FCHIP_V3'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'FCHIP_V3_FCHIP_V3'
				$begin 'FCHIP_V6_BGA_L6'
					DataId='Port77'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Upper'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='FCHIP_V6_BGA_L6'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'FCHIP_V6_BGA_L6'
				$begin 'FCHIP_V6_FCHIP_V6'
					DataId='Port76'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Lower'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='FCHIP_V6_FCHIP_V6'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'FCHIP_V6_FCHIP_V6'
				$begin 'FCHIP_V7_FCHIP_V7'
					DataId='Port75'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Lower'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='FCHIP_V7_FCHIP_V7'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'FCHIP_V7_FCHIP_V7'
				$begin 'RXDATA0+_BGA_B11'
					DataId='Port145'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Upper'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='RXDATA0+_BGA_B11'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'RXDATA0+_BGA_B11'
				$begin 'RXDATA0+_FCHIP_B18'
					DataId='Port144'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Lower'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='RXDATA0+_FCHIP_B18'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'RXDATA0+_FCHIP_B18'
				$begin 'RXDATA0-_BGA_B12'
					DataId='Port143'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Upper'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='RXDATA0-_BGA_B12'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'RXDATA0-_BGA_B12'
				$begin 'RXDATA0-_FCHIP_C18'
					DataId='Port142'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Lower'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='RXDATA0-_FCHIP_C18'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'RXDATA0-_FCHIP_C18'
				$begin 'RXDATA1+_BGA_C12'
					DataId='Port127'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Upper'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='RXDATA1+_BGA_C12'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'RXDATA1+_BGA_C12'
				$begin 'RXDATA1+_FCHIP_E18'
					DataId='Port126'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Lower'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='RXDATA1+_FCHIP_E18'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'RXDATA1+_FCHIP_E18'
				$begin 'RXDATA1-_BGA_C11'
					DataId='Port129'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Upper'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='RXDATA1-_BGA_C11'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'RXDATA1-_BGA_C11'
				$begin 'RXDATA1-_FCHIP_D18'
					DataId='Port128'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Lower'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='RXDATA1-_FCHIP_D18'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'RXDATA1-_FCHIP_D18'
				$begin 'RXDATA2+_BGA_E12'
					DataId='Port119'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Upper'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='RXDATA2+_BGA_E12'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'RXDATA2+_BGA_E12'
				$begin 'RXDATA2+_FCHIP_G18'
					DataId='Port118'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Lower'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='RXDATA2+_FCHIP_G18'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'RXDATA2+_FCHIP_G18'
				$begin 'RXDATA2-_BGA_D12'
					DataId='Port123'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Upper'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='RXDATA2-_BGA_D12'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'RXDATA2-_BGA_D12'
				$begin 'RXDATA2-_FCHIP_F18'
					DataId='Port122'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Lower'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='RXDATA2-_FCHIP_F18'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'RXDATA2-_FCHIP_F18'
				$begin 'RXDATA3+_BGA_G12'
					DataId='Port111'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Upper'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='RXDATA3+_BGA_G12'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'RXDATA3+_BGA_G12'
				$begin 'RXDATA3+_FCHIP_J18'
					DataId='Port110'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Lower'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='RXDATA3+_FCHIP_J18'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'RXDATA3+_FCHIP_J18'
				$begin 'RXDATA3-_BGA_F12'
					DataId='Port115'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Upper'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='RXDATA3-_BGA_F12'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'RXDATA3-_BGA_F12'
				$begin 'RXDATA3-_FCHIP_H18'
					DataId='Port114'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Lower'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='RXDATA3-_FCHIP_H18'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'RXDATA3-_FCHIP_H18'
				$begin 'RXDATA4+_BGA_J12'
					DataId='Port99'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Upper'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='RXDATA4+_BGA_J12'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'RXDATA4+_BGA_J12'
				$begin 'RXDATA4+_FCHIP_L18'
					DataId='Port98'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Lower'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='RXDATA4+_FCHIP_L18'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'RXDATA4+_FCHIP_L18'
				$begin 'RXDATA4-_BGA_H12'
					DataId='Port107'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Upper'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='RXDATA4-_BGA_H12'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'RXDATA4-_BGA_H12'
				$begin 'RXDATA4-_FCHIP_K18'
					DataId='Port106'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Lower'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='RXDATA4-_FCHIP_K18'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'RXDATA4-_FCHIP_K18'
				$begin 'RXDATA5+_BGA_K12'
					DataId='Port87'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Upper'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='RXDATA5+_BGA_K12'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'RXDATA5+_BGA_K12'
				$begin 'RXDATA5+_FCHIP_M18'
					DataId='Port86'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Lower'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='RXDATA5+_FCHIP_M18'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'RXDATA5+_FCHIP_M18'
				$begin 'RXDATA5-_BGA_L12'
					DataId='Port67'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Upper'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='RXDATA5-_BGA_L12'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'RXDATA5-_BGA_L12'
				$begin 'RXDATA5-_FCHIP_N18'
					DataId='Port66'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Lower'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='RXDATA5-_FCHIP_N18'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'RXDATA5-_FCHIP_N18'
				$begin 'RXDATA6+_BGA_J11'
					DataId='Port101'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Upper'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='RXDATA6+_BGA_J11'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'RXDATA6+_BGA_J11'
				$begin 'RXDATA6+_FCHIP_P18'
					DataId='Port100'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Lower'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='RXDATA6+_FCHIP_P18'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'RXDATA6+_FCHIP_P18'
				$begin 'RXDATA6-_BGA_K11'
					DataId='Port89'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Upper'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='RXDATA6-_BGA_K11'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'RXDATA6-_BGA_K11'
				$begin 'RXDATA6-_FCHIP_R18'
					DataId='Port88'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Lower'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='RXDATA6-_FCHIP_R18'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'RXDATA6-_FCHIP_R18'
				$begin 'RXDATA7+_BGA_L11'
					DataId='Port1'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Upper'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='RXDATA7+_BGA_L11'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'RXDATA7+_BGA_L11'
				$begin 'RXDATA7+_FCHIP_T18'
					DataId='Port0'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Lower'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='RXDATA7+_FCHIP_T18'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'RXDATA7+_FCHIP_T18'
				$begin 'RXDATA7-_BGA_L10'
					DataId='Port69'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Upper'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='RXDATA7-_BGA_L10'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'RXDATA7-_BGA_L10'
				$begin 'RXDATA7-_FCHIP_U18'
					DataId='Port68'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Lower'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='RXDATA7-_FCHIP_U18'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'RXDATA7-_FCHIP_U18'
				$begin 'TXDATA0+_BGA_B2'
					DataId='Port163'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Upper'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='TXDATA0+_BGA_B2'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'TXDATA0+_BGA_B2'
				$begin 'TXDATA0+_FCHIP_B1'
					DataId='Port162'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Lower'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='TXDATA0+_FCHIP_B1'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'TXDATA0+_FCHIP_B1'
				$begin 'TXDATA0-_BGA_B1'
					DataId='Port165'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Upper'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='TXDATA0-_BGA_B1'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'TXDATA0-_BGA_B1'
				$begin 'TXDATA0-_FCHIP_C1'
					DataId='Port164'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Lower'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='TXDATA0-_FCHIP_C1'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'TXDATA0-_FCHIP_C1'
				$begin 'TXDATA1+_BGA_C2'
					DataId='Port139'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Upper'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='TXDATA1+_BGA_C2'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'TXDATA1+_BGA_C2'
				$begin 'TXDATA1+_FCHIP_D1'
					DataId='Port138'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Lower'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='TXDATA1+_FCHIP_D1'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'TXDATA1+_FCHIP_D1'
				$begin 'TXDATA1-_BGA_C1'
					DataId='Port141'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Upper'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='TXDATA1-_BGA_C1'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'TXDATA1-_BGA_C1'
				$begin 'TXDATA1-_FCHIP_E1'
					DataId='Port140'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Lower'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='TXDATA1-_FCHIP_E1'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'TXDATA1-_FCHIP_E1'
				$begin 'TXDATA2+_BGA_D1'
					DataId='Port125'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Upper'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='TXDATA2+_BGA_D1'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'TXDATA2+_BGA_D1'
				$begin 'TXDATA2+_FCHIP_F1'
					DataId='Port124'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Lower'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='TXDATA2+_FCHIP_F1'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'TXDATA2+_FCHIP_F1'
				$begin 'TXDATA2-_BGA_E1'
					DataId='Port121'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Upper'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='TXDATA2-_BGA_E1'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'TXDATA2-_BGA_E1'
				$begin 'TXDATA2-_FCHIP_G1'
					DataId='Port120'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Lower'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='TXDATA2-_FCHIP_G1'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'TXDATA2-_FCHIP_G1'
				$begin 'TXDATA3+_BGA_F1'
					DataId='Port117'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Upper'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='TXDATA3+_BGA_F1'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'TXDATA3+_BGA_F1'
				$begin 'TXDATA3+_FCHIP_H1'
					DataId='Port116'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Lower'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='TXDATA3+_FCHIP_H1'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'TXDATA3+_FCHIP_H1'
				$begin 'TXDATA3-_BGA_G1'
					DataId='Port113'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Upper'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='TXDATA3-_BGA_G1'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'TXDATA3-_BGA_G1'
				$begin 'TXDATA3-_FCHIP_J1'
					DataId='Port112'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Lower'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='TXDATA3-_FCHIP_J1'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'TXDATA3-_FCHIP_J1'
				$begin 'TXDATA4+_BGA_H1'
					DataId='Port109'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Upper'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='TXDATA4+_BGA_H1'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'TXDATA4+_BGA_H1'
				$begin 'TXDATA4+_FCHIP_K1'
					DataId='Port108'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Lower'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='TXDATA4+_FCHIP_K1'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'TXDATA4+_FCHIP_K1'
				$begin 'TXDATA4-_BGA_J1'
					DataId='Port105'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Upper'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='TXDATA4-_BGA_J1'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'TXDATA4-_BGA_J1'
				$begin 'TXDATA4-_FCHIP_L1'
					DataId='Port104'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Lower'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='TXDATA4-_FCHIP_L1'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'TXDATA4-_FCHIP_L1'
				$begin 'TXDATA5+_BGA_K1'
					DataId='Port97'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Upper'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='TXDATA5+_BGA_K1'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'TXDATA5+_BGA_K1'
				$begin 'TXDATA5+_FCHIP_M1'
					DataId='Port96'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Lower'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='TXDATA5+_FCHIP_M1'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'TXDATA5+_FCHIP_M1'
				$begin 'TXDATA5-_BGA_L1'
					DataId='Port85'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Upper'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='TXDATA5-_BGA_L1'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'TXDATA5-_BGA_L1'
				$begin 'TXDATA5-_FCHIP_N1'
					DataId='Port84'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Lower'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='TXDATA5-_FCHIP_N1'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'TXDATA5-_FCHIP_N1'
				$begin 'TXDATA6+_BGA_J2'
					DataId='Port103'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Upper'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='TXDATA6+_BGA_J2'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'TXDATA6+_BGA_J2'
				$begin 'TXDATA6+_FCHIP_P1'
					DataId='Port102'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Lower'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='TXDATA6+_FCHIP_P1'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'TXDATA6+_FCHIP_P1'
				$begin 'TXDATA6-_BGA_K2'
					DataId='Port95'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Upper'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='TXDATA6-_BGA_K2'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'TXDATA6-_BGA_K2'
				$begin 'TXDATA6-_FCHIP_R1'
					DataId='Port94'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Lower'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='TXDATA6-_FCHIP_R1'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'TXDATA6-_FCHIP_R1'
				$begin 'TXDATA7+_BGA_L3'
					DataId='Port81'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Upper'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='TXDATA7+_BGA_L3'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'TXDATA7+_BGA_L3'
				$begin 'TXDATA7+_FCHIP_U1'
					DataId='Port80'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Lower'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='TXDATA7+_FCHIP_U1'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'TXDATA7+_FCHIP_U1'
				$begin 'TXDATA7-_BGA_L2'
					DataId='Port83'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Upper'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='TXDATA7-_BGA_L2'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'TXDATA7-_BGA_L2'
				$begin 'TXDATA7-_FCHIP_T1'
					DataId='Port82'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Lower'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='TXDATA7-_FCHIP_T1'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'TXDATA7-_FCHIP_T1'
				$begin 'VDD_10_BGA_F6'
					DataId='Port177'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Upper'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='VDD_10_BGA_F6'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'VDD_10_BGA_F6'
				$begin 'VDD_11_BGA_G6'
					DataId='Port178'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Upper'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='VDD_11_BGA_G6'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'VDD_11_BGA_G6'
				$begin 'VDD_12_BGA_H6'
					DataId='Port179'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Upper'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='VDD_12_BGA_H6'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'VDD_12_BGA_H6'
				$begin 'VDD_1_FCHIP_P15'
					DataId='Port168'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Lower'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='VDD_1_FCHIP_P15'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'VDD_1_FCHIP_P15'
				$begin 'VDD_2_FCHIP_E15'
					DataId='Port169'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Lower'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='VDD_2_FCHIP_E15'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'VDD_2_FCHIP_E15'
				$begin 'VDD_3_BGA_K9'
					DataId='Port170'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Upper'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='VDD_3_BGA_K9'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'VDD_3_BGA_K9'
				$begin 'VDD_4_BGA_K4'
					DataId='Port171'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Upper'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='VDD_4_BGA_K4'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'VDD_4_BGA_K4'
				$begin 'VDD_5_FCHIP_R15'
					DataId='Port172'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Lower'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='VDD_5_FCHIP_R15'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'VDD_5_FCHIP_R15'
				$begin 'VDD_6_FCHIP_D15'
					DataId='Port173'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Lower'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='VDD_6_FCHIP_D15'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'VDD_6_FCHIP_D15'
				$begin 'VDD_7_FCHIP_L15'
					DataId='Port174'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Lower'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='VDD_7_FCHIP_L15'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'VDD_7_FCHIP_L15'
				$begin 'VDD_8_FCHIP_H15'
					DataId='Port175'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Lower'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='VDD_8_FCHIP_H15'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'VDD_8_FCHIP_H15'
				$begin 'VDD_9_BGA_E6'
					DataId='Port176'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Upper'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='VDD_9_BGA_E6'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'VDD_9_BGA_E6'
				$begin 'VSS_1_BGA_E7'
					DataId='Port180'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Upper'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='VSS_1_BGA_E7'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'VSS_1_BGA_E7'
				$begin 'VSS_2_BGA_F5'
					DataId='Port181'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Upper'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='VSS_2_BGA_F5'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'VSS_2_BGA_F5'
				$begin 'VSS_3_BGA_F7'
					DataId='Port182'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Upper'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='VSS_3_BGA_F7'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'VSS_3_BGA_F7'
				$begin 'VSS_4_BGA_G5'
					DataId='Port183'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Upper'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='VSS_4_BGA_G5'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'VSS_4_BGA_G5'
				$begin 'VSS_5_BGA_G7'
					DataId='Port184'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Upper'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='VSS_5_BGA_G7'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'VSS_5_BGA_G7'
				$begin 'VSS_6_BGA_H5'
					DataId='Port185'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Upper'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='VSS_6_BGA_H5'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'VSS_6_BGA_H5'
				$begin 'VSS_7_BGA_H7'
					DataId='Port186'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference=''
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0V'
						Phase='0deg'
						'Renormalize Impedence'='50ohm'
						Renormalize='false'
						'Deembed Distance'='0mm'
						Deembed='false'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type=''
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'=''
						Orientation=''
						'Layer Alignment'='Upper'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='VDD'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='Invalid'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='VSS_7_BGA_H7'
					CircuitPort=false
					AutoPort=false
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences()
				$end 'VSS_7_BGA_H7'
			$end 'Data'
			$begin 'CoupledPortsList'
			$end 'CoupledPortsList'
			$begin 'DiffPairs'
			$end 'DiffPairs'
			TotalVoltage=false
			IncludePortPostProcess=true
			$begin 'SortOrder'
			$end 'SortOrder'
			LegacySolverPinOrdering=false
		$end 'Port'
		$begin 'Boundary'
			$begin 'Data'
			$end 'Data'
			$begin 'CoupledPortsList'
			$end 'CoupledPortsList'
			$begin 'DiffPairs'
			$end 'DiffPairs'
			TotalVoltage=false
			IncludePortPostProcess=true
			$begin 'SortOrder'
			$end 'SortOrder'
			LegacySolverPinOrdering=false
		$end 'Boundary'
		$begin 'Cavity'
			$begin 'Data'
			$end 'Data'
		$end 'Cavity'
		$begin 'LayoutVia'
			$begin 'Data'
			$end 'Data'
		$end 'LayoutVia'
		$begin 'Source'
			$begin 'Data'
			$end 'Data'
		$end 'Source'
		$begin 'Voltage Probe'
			$begin 'Data'
			$end 'Data'
		$end 'Voltage Probe'
		$begin 'DC Terminal'
			$begin 'Data'
			$end 'Data'
		$end 'DC Terminal'
		$begin 'CircuitSources'
			$begin 'Data'
			$end 'Data'
		$end 'CircuitSources'
		$begin 'NexximPorts'
			$begin 'Data'
			$end 'Data'
			$begin 'DiffPairs'
			$end 'DiffPairs'
		$end 'NexximPorts'
		$begin 'SortOrder'
		$end 'SortOrder'
		$begin 'NexximMultiComponentContainers'
			$begin 'Data'
			$end 'Data'
		$end 'NexximMultiComponentContainers'
		$begin 'ComponentConfigurationData'
			$begin 'EnabledPorts'
			$end 'EnabledPorts'
			$begin 'EnabledMultipleComponents'
			$end 'EnabledMultipleComponents'
			$begin 'EnabledAnalyses'
			$end 'EnabledAnalyses'
		$end 'ComponentConfigurationData'
		$begin 'Properties'
		$end 'Properties'
		$begin 'CustomSimSetups'
			$begin 'Data'
			$end 'Data'
		$end 'CustomSimSetups'
		$begin 'RadSetup'
			$begin 'Data'
			$end 'Data'
		$end 'RadSetup'
		$begin 'Setup'
			$begin 'Data'
				$begin 'HFSS PI Setup 1'
					DataId='Setup0'
					$begin 'Properties'
						Enable='true'
					$end 'Properties'
					SimSetupID=0
					$begin 'Data'
						$begin 'HFSS PI Setup 1 _ HFSS PI S-parameter Sweep'
							DataId='SIwaveSweep0'
							$begin 'Properties'
								Enable='true'
							$end 'Properties'
							Frequencies('1e-06MHz', '1.12201845430196e-06MHz', '1.25892541179417e-06MHz', '1.41253754462275e-06MHz', '1.58489319246111e-06MHz', '1.77827941003892e-06MHz', '1.99526231496888e-06MHz', '2.23872113856834e-06MHz', '2.51188643150958e-06MHz', '2.81838293126445e-06MHz', '3.16227766016838e-06MHz', '3.54813389233576e-06MHz', '3.98107170553497e-06MHz', '4.46683592150963e-06MHz', '5.01187233627272e-06MHz', '5.62341325190349e-06MHz', '6.30957344480193e-06MHz', '7.07945784384138e-06MHz', '7.94328234724281e-06MHz', '8.91250938133745e-06MHz', '1e-05MHz', '1.12201845430196e-05MHz', '1.25892541179417e-05MHz', '1.41253754462275e-05MHz', '1.58489319246111e-05MHz', '1.77827941003892e-05MHz', '1.99526231496888e-05MHz', '2.23872113856834e-05MHz', '2.51188643150958e-05MHz', '2.81838293126445e-05MHz', '3.16227766016838e-05MHz', '3.54813389233575e-05MHz', '3.98107170553497e-05MHz', '4.46683592150963e-05MHz', '5.01187233627272e-05MHz', '5.62341325190349e-05MHz', '6.30957344480193e-05MHz', '7.07945784384138e-05MHz', '7.94328234724281e-05MHz', '8.91250938133745e-05MHz', '0.0001MHz', '0.000112201845430196MHz', '0.000125892541179417MHz', '0.000141253754462275MHz', '0.000158489319246111MHz', '0.000177827941003892MHz', '0.000199526231496888MHz', '0.000223872113856834MHz', '0.000251188643150958MHz', '0.000281838293126446MHz', '0.000316227766016838MHz', '0.000354813389233575MHz', '0.000398107170553497MHz', '0.000446683592150963MHz', '0.000501187233627272MHz', '0.000562341325190349MHz', '0.000630957344480193MHz', '0.000707945784384138MHz', '0.000794328234724281MHz', '0.000891250938133746MHz', '0.001MHz', '0.00112201845430196MHz', '0.00125892541179417MHz', '0.00141253754462275MHz', '0.00158489319246111MHz', '0.00177827941003892MHz', '0.00199526231496888MHz', '0.00223872113856834MHz', '0.00251188643150958MHz', '0.00281838293126445MHz', '0.00316227766016838MHz', '0.00354813389233575MHz', '0.00398107170553497MHz', '0.00446683592150963MHz', '0.00501187233627273MHz', '0.00562341325190349MHz', '0.00630957344480193MHz', '0.00707945784384138MHz', '0.00794328234724281MHz', '0.00891250938133746MHz', '0.01MHz', '0.0112201845430196MHz', '0.0125892541179417MHz', '0.0141253754462276MHz', '0.0158489319246111MHz', '0.0177827941003892MHz', '0.0199526231496888MHz', '0.0223872113856834MHz', '0.0251188643150958MHz', '0.0281838293126445MHz', '0.0316227766016838MHz', '0.0354813389233575MHz', '0.0398107170553497MHz', '0.0446683592150963MHz', '0.0501187233627272MHz', '0.0562341325190349MHz', '0.0630957344480193MHz', '0.0707945784384137MHz', '0.0794328234724282MHz', '0.0891250938133746MHz', '0.1MHz', '0.112201845430196MHz', '0.125892541179417MHz', '0.141253754462276MHz', '0.158489319246111MHz', '0.177827941003892MHz', '0.199526231496888MHz', '0.223872113856834MHz', '0.251188643150958MHz', '0.281838293126445MHz', '0.316227766016838MHz', '0.354813389233575MHz', '0.398107170553497MHz', '0.446683592150963MHz', '0.501187233627272MHz', '0.562341325190349MHz', '0.630957344480193MHz', '0.707945784384137MHz', '0.794328234724282MHz', '0.891250938133746MHz', '1MHz', '1.12201845430196MHz', '1.25892541179417MHz', '1.41253754462276MHz', '1.58489319246111MHz', '1.77827941003892MHz', '1.99526231496888MHz', '2.23872113856834MHz', '2.51188643150958MHz', '2.81838293126446MHz', '3.16227766016838MHz', '3.54813389233575MHz', '3.98107170553497MHz', '4.46683592150963MHz', '5.01187233627272MHz', '5.62341325190349MHz', '6.30957344480193MHz', '7.07945784384137MHz', '7.94328234724282MHz', '8.91250938133746MHz', '10MHz', '20MHz', '30MHz', '40MHz', '50MHz', '60MHz', '70MHz', '80MHz', '90MHz', '100MHz', '110MHz', '120MHz', '130MHz', '140MHz', '150MHz', '160MHz', '170MHz', '180MHz', '190MHz', '200MHz', '210MHz', '220MHz', '230MHz', '240MHz', '250MHz', '260MHz', '270MHz', '280MHz', '290MHz', '300MHz', '310MHz', '320MHz', '330MHz', '340MHz', '350MHz', '360MHz', '370MHz', '380MHz', '390MHz', '400MHz', '410MHz', '420MHz', '430MHz', '440MHz', '450MHz', '460MHz', '470MHz', '480MHz', '490MHz', '500MHz', '510MHz', '520MHz', '530MHz', '540MHz', '550MHz', '560MHz', '570MHz', '580MHz', '590MHz', '600MHz', '610MHz', '620MHz', '630MHz', '640MHz', '650MHz', '660MHz', '670MHz', '680MHz', '690MHz', '700MHz', '710MHz', '720MHz', '730MHz', '740MHz', '750MHz', '760MHz', '770MHz', '780MHz', '790MHz', '800MHz', '810MHz', '820MHz', '830MHz', '840MHz', '850MHz', '860MHz', '870MHz', '880MHz', '890MHz', '900MHz', '910MHz', '920MHz', '930MHz', '940MHz', '950MHz', '960MHz', '970MHz', '980MHz', '990MHz', '1000MHz', '1010MHz', '1020MHz', '1030MHz', '1040MHz', '1050MHz', '1060MHz', '1070MHz', '1080MHz', '1090MHz', '1100MHz', '1110MHz', '1120MHz', '1130MHz', '1140MHz', '1150MHz', '1160MHz', '1170MHz', '1180MHz', '1190MHz', '1200MHz', '1210MHz', '1220MHz', '1230MHz', '1240MHz', '1250MHz', '1260MHz', '1270MHz', '1280MHz', '1290MHz', '1300MHz', '1310MHz', '1320MHz', '1330MHz', '1340MHz', '1350MHz', '1360MHz', '1370MHz', '1380MHz', '1390MHz', '1400MHz', '1410MHz', '1420MHz', '1430MHz', '1440MHz', '1450MHz', '1460MHz', '1470MHz', '1480MHz', '1490MHz', '1500MHz', '1510MHz', '1520MHz', '1530MHz', '1540MHz', '1550MHz', '1560MHz', '1570MHz', '1580MHz', '1590MHz', '1600MHz', '1610MHz', '1620MHz', '1630MHz', '1640MHz', '1650MHz', '1660MHz', '1670MHz', '1680MHz', '1690MHz', '1700MHz', '1710MHz', '1720MHz', '1730MHz', '1740MHz', '1750MHz', '1760MHz', '1770MHz', '1780MHz', '1790MHz', '1800MHz', '1810MHz', '1820MHz', '1830MHz', '1840MHz', '1850MHz', '1860MHz', '1870MHz', '1880MHz', '1890MHz', '1900MHz', '1910MHz', '1920MHz', '1930MHz', '1940MHz', '1950MHz', '1960MHz', '1970MHz', '1980MHz', '1990MHz', '2000MHz', '2010MHz', '2020MHz', '2030MHz', '2040MHz', '2050MHz', '2060MHz', '2070MHz', '2080MHz', '2090MHz', '2100MHz', '2110MHz', '2120MHz', '2130MHz', '2140MHz', '2150MHz', '2160MHz', '2170MHz', '2180MHz', '2190MHz', '2200MHz', '2210MHz', '2220MHz', '2230MHz', '2240MHz', '2250MHz', '2260MHz', '2270MHz', '2280MHz', '2290MHz', '2300MHz', '2310MHz', '2320MHz', '2330MHz', '2340MHz', '2350MHz', '2360MHz', '2370MHz', '2380MHz', '2390MHz', '2400MHz', '2410MHz', '2420MHz', '2430MHz', '2440MHz', '2450MHz', '2460MHz', '2470MHz', '2480MHz', '2490MHz', '2500MHz', '2510MHz', '2520MHz', '2530MHz', '2540MHz', '2550MHz', '2560MHz', '2570MHz', '2580MHz', '2590MHz', '2600MHz', '2610MHz', '2620MHz', '2630MHz', '2640MHz', '2650MHz', '2660MHz', '2670MHz', '2680MHz', '2690MHz', '2700MHz', '2710MHz', '2720MHz', '2730MHz', '2740MHz', '2750MHz', '2760MHz', '2770MHz', '2780MHz', '2790MHz', '2800MHz', '2810MHz', '2820MHz', '2830MHz', '2840MHz', '2850MHz', '2860MHz', '2870MHz', '2880MHz', '2890MHz', '2900MHz', '2910MHz', '2920MHz', '2930MHz', '2940MHz', '2950MHz', '2960MHz', '2970MHz', '2980MHz', '2990MHz', '3000MHz', '3010MHz', '3020MHz', '3030MHz', '3040MHz', '3050MHz', '3060MHz', '3070MHz', '3080MHz', '3090MHz', '3100MHz', '3110MHz', '3120MHz', '3130MHz', '3140MHz', '3150MHz', '3160MHz', '3170MHz', '3180MHz', '3190MHz', '3200MHz', '3210MHz', '3220MHz', '3230MHz', '3240MHz', '3250MHz', '3260MHz', '3270MHz', '3280MHz', '3290MHz', '3300MHz', '3310MHz', '3320MHz', '3330MHz', '3340MHz', '3350MHz', '3360MHz', '3370MHz', '3380MHz', '3390MHz', '3400MHz', '3410MHz', '3420MHz', '3430MHz', '3440MHz', '3450MHz', '3460MHz', '3470MHz', '3480MHz', '3490MHz', '3500MHz', '3510MHz', '3520MHz', '3530MHz', '3540MHz', '3550MHz', '3560MHz', '3570MHz', '3580MHz', '3590MHz', '3600MHz', '3610MHz', '3620MHz', '3630MHz', '3640MHz', '3650MHz', '3660MHz', '3670MHz', '3680MHz', '3690MHz', '3700MHz', '3710MHz', '3720MHz', '3730MHz', '3740MHz', '3750MHz', '3760MHz', '3770MHz', '3780MHz', '3790MHz', '3800MHz', '3810MHz', '3820MHz', '3830MHz', '3840MHz', '3850MHz', '3860MHz', '3870MHz', '3880MHz', '3890MHz', '3900MHz', '3910MHz', '3920MHz', '3930MHz', '3940MHz', '3950MHz', '3960MHz', '3970MHz', '3980MHz', '3990MHz', '4000MHz', '4010MHz', '4020MHz', '4030MHz', '4040MHz', '4050MHz', '4060MHz', '4070MHz', '4080MHz', '4090MHz', '4100MHz', '4110MHz', '4120MHz', '4130MHz', '4140MHz', '4150MHz', '4160MHz', '4170MHz', '4180MHz', '4190MHz', '4200MHz', '4210MHz', '4220MHz', '4230MHz', '4240MHz', '4250MHz', '4260MHz', '4270MHz', '4280MHz', '4290MHz', '4300MHz', '4310MHz', '4320MHz', '4330MHz', '4340MHz', '4350MHz', '4360MHz', '4370MHz', '4380MHz', '4390MHz', '4400MHz', '4410MHz', '4420MHz', '4430MHz', '4440MHz', '4450MHz', '4460MHz', '4470MHz', '4480MHz', '4490MHz', '4500MHz', '4510MHz', '4520MHz', '4530MHz', '4540MHz', '4550MHz', '4560MHz', '4570MHz', '4580MHz', '4590MHz', '4600MHz', '4610MHz', '4620MHz', '4630MHz', '4640MHz', '4650MHz', '4660MHz', '4670MHz', '4680MHz', '4690MHz', '4700MHz', '4710MHz', '4720MHz', '4730MHz', '4740MHz', '4750MHz', '4760MHz', '4770MHz', '4780MHz', '4790MHz', '4800MHz', '4810MHz', '4820MHz', '4830MHz', '4840MHz', '4850MHz', '4860MHz', '4870MHz', '4880MHz', '4890MHz', '4900MHz', '4910MHz', '4920MHz', '4930MHz', '4940MHz', '4950MHz', '4960MHz', '4970MHz', '4980MHz', '4990MHz', '5000MHz')
							$begin 'Sweeps'
								Variable='HFSS PI Setup 1 _ HFSS PI S-parameter Sweep'
								Data='DEC 1Hz 10MHz 20 LINC 10MHz 5GHz 500'
								OffsetF1=false
								Synchronize=0
							$end 'Sweeps'
							SolutionID=2
						$end 'HFSS PI Setup 1 _ HFSS PI S-parameter Sweep'
					$end 'Data'
					SolveSetupType='HFSSPI'
				$end 'HFSS PI Setup 1'
				$begin 'SIwave SYZ 1'
					DataId='Setup1'
					$begin 'Properties'
						Enable='true'
					$end 'Properties'
					SimSetupID=3
					$begin 'Data'
						$begin 'SYZ Sweep 1'
							DataId='SIwaveSweep0'
							$begin 'Properties'
								Enable='true'
							$end 'Properties'
							Frequencies('10MHz', '20MHz', '30MHz', '40MHz', '50MHz', '60MHz', '70MHz', '80MHz', '90MHz', '100MHz', '110MHz', '120MHz', '130MHz', '140MHz', '150MHz', '160MHz', '170MHz', '180MHz', '190MHz', '200MHz', '210MHz', '220MHz', '230MHz', '240MHz', '250MHz', '260MHz', '270MHz', '280MHz', '290MHz', '300MHz', '310MHz', '320MHz', '330MHz', '340MHz', '350MHz', '360MHz', '370MHz', '380MHz', '390MHz', '400MHz', '410MHz', '420MHz', '430MHz', '440MHz', '450MHz', '460MHz', '470MHz', '480MHz', '490MHz', '500MHz', '510MHz', '520MHz', '530MHz', '540MHz', '550MHz', '560MHz', '570MHz', '580MHz', '590MHz', '600MHz', '610MHz', '620MHz', '630MHz', '640MHz', '650MHz', '660MHz', '670MHz', '680MHz', '690MHz', '700MHz', '710MHz', '720MHz', '730MHz', '740MHz', '750MHz', '760MHz', '770MHz', '780MHz', '790MHz', '800MHz', '810MHz', '820MHz', '830MHz', '840MHz', '850MHz', '860MHz', '870MHz', '880MHz', '890MHz', '900MHz', '910MHz', '920MHz', '930MHz', '940MHz', '950MHz', '960MHz', '970MHz', '980MHz', '990MHz', '1000MHz', '1010MHz', '1020MHz', '1030MHz', '1040MHz', '1050MHz', '1060MHz', '1070MHz', '1080MHz', '1090MHz', '1100MHz', '1110MHz', '1120MHz', '1130MHz', '1140MHz', '1150MHz', '1160MHz', '1170MHz', '1180MHz', '1190MHz', '1200MHz', '1210MHz', '1220MHz', '1230MHz', '1240MHz', '1250MHz', '1260MHz', '1270MHz', '1280MHz', '1290MHz', '1300MHz', '1310MHz', '1320MHz', '1330MHz', '1340MHz', '1350MHz', '1360MHz', '1370MHz', '1380MHz', '1390MHz', '1400MHz', '1410MHz', '1420MHz', '1430MHz', '1440MHz', '1450MHz', '1460MHz', '1470MHz', '1480MHz', '1490MHz', '1500MHz', '1510MHz', '1520MHz', '1530MHz', '1540MHz', '1550MHz', '1560MHz', '1570MHz', '1580MHz', '1590MHz', '1600MHz', '1610MHz', '1620MHz', '1630MHz', '1640MHz', '1650MHz', '1660MHz', '1670MHz', '1680MHz', '1690MHz', '1700MHz', '1710MHz', '1720MHz', '1730MHz', '1740MHz', '1750MHz', '1760MHz', '1770MHz', '1780MHz', '1790MHz', '1800MHz', '1810MHz', '1820MHz', '1830MHz', '1840MHz', '1850MHz', '1860MHz', '1870MHz', '1880MHz', '1890MHz', '1900MHz', '1910MHz', '1920MHz', '1930MHz', '1940MHz', '1950MHz', '1960MHz', '1970MHz', '1980MHz', '1990MHz', '2000MHz', '2010MHz', '2020MHz', '2030MHz', '2040MHz', '2050MHz', '2060MHz', '2070MHz', '2080MHz', '2090MHz', '2100MHz', '2110MHz', '2120MHz', '2130MHz', '2140MHz', '2150MHz', '2160MHz', '2170MHz', '2180MHz', '2190MHz', '2200MHz', '2210MHz', '2220MHz', '2230MHz', '2240MHz', '2250MHz', '2260MHz', '2270MHz', '2280MHz', '2290MHz', '2300MHz', '2310MHz', '2320MHz', '2330MHz', '2340MHz', '2350MHz', '2360MHz', '2370MHz', '2380MHz', '2390MHz', '2400MHz', '2410MHz', '2420MHz', '2430MHz', '2440MHz', '2450MHz', '2460MHz', '2470MHz', '2480MHz', '2490MHz', '2500MHz', '2510MHz', '2520MHz', '2530MHz', '2540MHz', '2550MHz', '2560MHz', '2570MHz', '2580MHz', '2590MHz', '2600MHz', '2610MHz', '2620MHz', '2630MHz', '2640MHz', '2650MHz', '2660MHz', '2670MHz', '2680MHz', '2690MHz', '2700MHz', '2710MHz', '2720MHz', '2730MHz', '2740MHz', '2750MHz', '2760MHz', '2770MHz', '2780MHz', '2790MHz', '2800MHz', '2810MHz', '2820MHz', '2830MHz', '2840MHz', '2850MHz', '2860MHz', '2870MHz', '2880MHz', '2890MHz', '2900MHz', '2910MHz', '2920MHz', '2930MHz', '2940MHz', '2950MHz', '2960MHz', '2970MHz', '2980MHz', '2990MHz', '3000MHz', '3010MHz', '3020MHz', '3030MHz', '3040MHz', '3050MHz', '3060MHz', '3070MHz', '3080MHz', '3090MHz', '3100MHz', '3110MHz', '3120MHz', '3130MHz', '3140MHz', '3150MHz', '3160MHz', '3170MHz', '3180MHz', '3190MHz', '3200MHz', '3210MHz', '3220MHz', '3230MHz', '3240MHz', '3250MHz', '3260MHz', '3270MHz', '3280MHz', '3290MHz', '3300MHz', '3310MHz', '3320MHz', '3330MHz', '3340MHz', '3350MHz', '3360MHz', '3370MHz', '3380MHz', '3390MHz', '3400MHz', '3410MHz', '3420MHz', '3430MHz', '3440MHz', '3450MHz', '3460MHz', '3470MHz', '3480MHz', '3490MHz', '3500MHz', '3510MHz', '3520MHz', '3530MHz', '3540MHz', '3550MHz', '3560MHz', '3570MHz', '3580MHz', '3590MHz', '3600MHz', '3610MHz', '3620MHz', '3630MHz', '3640MHz', '3650MHz', '3660MHz', '3670MHz', '3680MHz', '3690MHz', '3700MHz', '3710MHz', '3720MHz', '3730MHz', '3740MHz', '3750MHz', '3760MHz', '3770MHz', '3780MHz', '3790MHz', '3800MHz', '3810MHz', '3820MHz', '3830MHz', '3840MHz', '3850MHz', '3860MHz', '3870MHz', '3880MHz', '3890MHz', '3900MHz', '3910MHz', '3920MHz', '3930MHz', '3940MHz', '3950MHz', '3960MHz', '3970MHz', '3980MHz', '3990MHz', '4000MHz', '4010MHz', '4020MHz', '4030MHz', '4040MHz', '4050MHz', '4060MHz', '4070MHz', '4080MHz', '4090MHz', '4100MHz', '4110MHz', '4120MHz', '4130MHz', '4140MHz', '4150MHz', '4160MHz', '4170MHz', '4180MHz', '4190MHz', '4200MHz', '4210MHz', '4220MHz', '4230MHz', '4240MHz', '4250MHz', '4260MHz', '4270MHz', '4280MHz', '4290MHz', '4300MHz', '4310MHz', '4320MHz', '4330MHz', '4340MHz', '4350MHz', '4360MHz', '4370MHz', '4380MHz', '4390MHz', '4400MHz', '4410MHz', '4420MHz', '4430MHz', '4440MHz', '4450MHz', '4460MHz', '4470MHz', '4480MHz', '4490MHz', '4500MHz', '4510MHz', '4520MHz', '4530MHz', '4540MHz', '4550MHz', '4560MHz', '4570MHz', '4580MHz', '4590MHz', '4600MHz', '4610MHz', '4620MHz', '4630MHz', '4640MHz', '4650MHz', '4660MHz', '4670MHz', '4680MHz', '4690MHz', '4700MHz', '4710MHz', '4720MHz', '4730MHz', '4740MHz', '4750MHz', '4760MHz', '4770MHz', '4780MHz', '4790MHz', '4800MHz', '4810MHz', '4820MHz', '4830MHz', '4840MHz', '4850MHz', '4860MHz', '4870MHz', '4880MHz', '4890MHz', '4900MHz', '4910MHz', '4920MHz', '4930MHz', '4940MHz', '4950MHz', '4960MHz', '4970MHz', '4980MHz', '4990MHz', '5000MHz')
							$begin 'Sweeps'
								Variable='SYZ Sweep 1'
								Data='LINC 10MHz 5GHz 500'
								OffsetF1=false
								Synchronize=0
							$end 'Sweeps'
							SolutionID=5
						$end 'SYZ Sweep 1'
					$end 'Data'
					SolveSetupType='SIwave'
					Color(R=0, G=0, B=0)
				$end 'SIwave SYZ 1'
			$end 'Data'
		$end 'Setup'
		$begin 'AnalysisOptionBlocks'
		$end 'AnalysisOptionBlocks'
		$begin 'EM properties'
			$begin 'Data'
			$end 'Data'
		$end 'EM properties'
		$begin 'OutputVariable'
			NextUniqueID=0
			MoveBackwards=false
		$end 'OutputVariable'
		$begin 'Optimetrics'
			$begin 'OptimetricsSetups'
				NextUniqueID=0
				MoveBackwards=false
			$end 'OptimetricsSetups'
		$end 'Optimetrics'
		$begin 'FieldsReporter'
			$begin 'FieldsCalculator'
				Line_Discretization=1000
				'Show Stack'=true
			$end 'FieldsCalculator'
			$begin 'PlotDefaults'
				Default_SolutionId=2
				Default_PlotFolder='Automatic'
			$end 'PlotDefaults'
			$begin 'FieldsPlotManagerID'
				NextUniqueID=0
				MoveBackwards=false
				NumQuantityType=0
				NumPlots=0
			$end 'FieldsPlotManagerID'
			$begin 'Report3dInGeomWnd'
				Report3dNum=0
			$end 'Report3dInGeomWnd'
			$begin 'Report2dInGeomWnd'
				Report2dNum=0
			$end 'Report2dInGeomWnd'
			$begin 'AntennaParametersInGeomWnd'
				AntennaParametersNum=0
			$end 'AntennaParametersInGeomWnd'
			AntennaParametersPlotTablesOrder()
			$begin 'EntitySelectionCache'
			$end 'EntitySelectionCache'
		$end 'FieldsReporter'
		$begin 'SolutionManager'
			$begin 'SimDataExtractors'
				$begin 'ID Map'
					$begin 'Setup'
						N='HFSS PI Setup 1'
						I=0
						Soln(N='HFSS PI Setup 1 _ HFSS PI S-parameter Sweep', I=2)
					$end 'Setup'
					$begin 'Setup'
						N='SIwave SYZ 1'
						I=3
						Soln(N='SYZ Sweep 1', I=5)
					$end 'Setup'
				$end 'ID Map'
				$begin 'SimSetup'
					TypeName='BaseSetup'
					ID=0
					Name='HFSS PI Setup 1'
					$begin 'Solution'
						ID=2
						Name='HFSS PI Setup 1 _ HFSS PI S-parameter Sweep'
						ImportedType=3
						$begin 'SimDataExtractor'
							$begin 'QuantityIDs'
								NextUniqueID=0
								MoveBackwards=false
								IDMap()
							$end 'QuantityIDs'
						$end 'SimDataExtractor'
					$end 'Solution'
				$end 'SimSetup'
				$begin 'SimSetup'
					TypeName='BaseSetup'
					ID=3
					Name='SIwave SYZ 1'
					$begin 'Solution'
						ID=5
						Name='SYZ Sweep 1'
						ImportedType=3
						$begin 'SimDataExtractor'
							$begin 'QuantityIDs'
								NextUniqueID=0
								MoveBackwards=false
								IDMap()
							$end 'QuantityIDs'
						$end 'SimDataExtractor'
					$end 'Solution'
				$end 'SimSetup'
				$begin 'Version ID Map'
					V=0
					$begin 'Setup'
						N='HFSS PI Setup 1'
						V=0
						Soln(N='HFSS PI Setup 1 _ HFSS PI S-parameter Sweep', V=0)
					$end 'Setup'
					$begin 'Setup'
						N='SIwave SYZ 1'
						V=0
						Soln(N='SYZ Sweep 1', V=0)
					$end 'Setup'
				$end 'Version ID Map'
			$end 'SimDataExtractors'
		$end 'SolutionManager'
		$begin 'InterfaceOptions'
			SchematicEnabled=false
			SaveBeforeSolving=true
		$end 'InterfaceOptions'
		$begin 'AdvancedSettings'
			ComputeBothEvenAndOddCPWModes=false
			CausalMaterials=true
			MeshingMethod='Phi'
			EnableDesignIntersectionCheck=true
			UseAlternativeMeshMethodsAsFallBack=true
			CircuitSparamDefinition=false
			CircuitIntegrationType='FFT'
			BroadbandFreqOption='AutoMaxFreq'
			BroadbandMaxNumFreq=5
			SaveADP=false
			UseAdvancedDCExtrap=false
			ModeOption='General mode'
			PhiMesherDeltaZRatio=100000
			SpiceType='TouchStone1.0'
			EnforcePassivity=false
			EnforceCausality=false
			UseCommonGround=true
			ShowGammaComments=false
			Renormalize=true
			RenormImpedance=50
			FittingError=0.5
			MaxPoles=10000
			PassivityType='IteratedFittingOfPV'
			ColumnFittingType='Matrix'
			SSFittingType='FastFit'
			RelativeErrorToleranc=false
			EnsureAccurateZfit=true
			TouchstoneFormat='MA'
			TouchstoneUnits='GHz'
			TouchStonePrecision=15
			ExportAfterSolve=false
			ExportDir=''
		$end 'AdvancedSettings'
		$begin 'CoSimOptions'
			Override=false
			Setup=''
			OverrideSweep=false
			Sweep=''
			FrequencySweepType=0
			Interpolate=false
			YMatrix=true
			AutoAlignPorts=false
			Simulator=1
			InterpAlg='auto'
			Renormalize=false
			RenormImpedance=50
		$end 'CoSimOptions'
		$begin 'TemperatureData'
			IncludeTempDependence=true
			EnableFeedback=true
			Temperature='20cel'
		$end 'TemperatureData'
		$begin 'UserDefinedSolutionMgr'
			NextUniqueID=1000000
			MoveBackwards=false
		$end 'UserDefinedSolutionMgr'
		$begin 'DatasetSolutionMgr'
			NextUniqueID=2000000
			MoveBackwards=false
		$end 'DatasetSolutionMgr'
		Notes=$begin_cdata$ $end_cdata$
		$begin 'AnimationSetups'
		$end 'AnimationSetups'
		CacheHeaderFile='HDR72E11672417359132674.tmp'
	$end 'PlanarEMCircuit'
	$begin 'PlanarEMCircuit'
		RepRewriteV2=true
		Name='cutout3'
		DesignID=8
		$begin 'Circuit'
			ComponentName='cutout3'
			AutoFP=''
			$begin 'DesignDatasets'
				NextUniqueID=0
				MoveBackwards=false
				DatasetType='DesignDatasetType'
				$begin 'DatasetDefinitions'
				$end 'DatasetDefinitions'
			$end 'DesignDatasets'
			VariableOrders[0:]
			$begin 'IPort'
				PortName='J3B2.2.USBH2_DN_CH'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='J3B2.3.USBH2_DP_CH'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='L3M1.2.USBH2_DP_CH'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'IPort'
				PortName='L3M1.3.USBH2_DN_CH'
				Public=true
				Connectible=true
				UnconnectedAction=1
				PortValue=''
				Domain(0, -1, 2, '')
			$end 'IPort'
			$begin 'Net'
				NetName='GND'
				$begin 'Properties'
					CheckboxProp('AlignMicrowavePorts', 'D', '', true)
				$end 'Properties'
			$end 'Net'
			$begin 'Net'
				NetName='USBH2_DN'
				$begin 'Properties'
					CheckboxProp('AlignMicrowavePorts', 'D', '', true)
				$end 'Properties'
			$end 'Net'
			$begin 'Net'
				NetName='USBH2_DN_CH'
				$begin 'Properties'
					CheckboxProp('AlignMicrowavePorts', 'D', '', true)
				$end 'Properties'
				NetInterfacePorts='L3M1.3.USBH2_DN_CH'
				NetInterfacePorts='J3B2.2.USBH2_DN_CH'
			$end 'Net'
			$begin 'Net'
				NetName='USBH2_DP'
				$begin 'Properties'
					CheckboxProp('AlignMicrowavePorts', 'D', '', true)
				$end 'Properties'
			$end 'Net'
			$begin 'Net'
				NetName='USBH2_DP_CH'
				$begin 'Properties'
					CheckboxProp('AlignMicrowavePorts', 'D', '', true)
				$end 'Properties'
				NetInterfacePorts='J3B2.3.USBH2_DP_CH'
				NetInterfacePorts='L3M1.2.USBH2_DP_CH'
			$end 'Net'
		$end 'Circuit'
		$begin 'Schematic'
			PPortCounter=0
			BusEntryCounter=0
			ShowVariableBlock=true
			$begin 'Page'
				PageSize('A')
				PageData(Origin(x='0mm', y='0mm'), PageSize(x='0', y='0'), Margins(x='0', y='0'), 0, 0, 0)
				PageNumber=1
				$begin 'SchIPort'
					SchPortInst('defaultinterfaceport', '12', 'J3B2.2.USBH2_DN_CH', 1, 0, 0, 0, false, 'defaultinterfaceport', 4294967295)
					$begin 'PropDisplayMap'
						PortName(2, 5, 0, Text(0.00127, 0, 0, 1, 5, false, 'Arial', 0, 'J3B2.2.USBH2_DN_CH', false, false, ExtentRect(0, 0, 0, 0, 0.00934675438599722, 0.000881944444447972, 0.0161535087719944, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'SchIPort'
				$begin 'SchIPort'
					SchPortInst('defaultinterfaceport', '13', 'J3B2.3.USBH2_DP_CH', 3, 0, -0.0254, 0, false, 'defaultinterfaceport', 4294967295)
					$begin 'PropDisplayMap'
						PortName(2, 5, 0, Text(0.00127, -0.0254, 0, 1, 5, false, 'Arial', 0, 'J3B2.3.USBH2_DP_CH', false, false, ExtentRect(0, 0, 0, 0, 0.00934675438599722, -0.024518055555552, 0.0161535087719944, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'SchIPort'
				$begin 'SchIPort'
					SchPortInst('defaultinterfaceport', '14', 'L3M1.3.USBH2_DN_CH', 5, -0.01524, -0.0254, 0, false, 'defaultinterfaceport', 4294967295)
					$begin 'PropDisplayMap'
						PortName(2, 5, 0, Text(-0.01397, -0.0254, 0, 1, 5, false, 'Arial', 0, 'L3M1.3.USBH2_DN_CH', false, false, ExtentRect(0, 0, 0, 0, -0.00580040935669247, -0.024518055555552, 0.0163391812866151, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'SchIPort'
				$begin 'SchIPort'
					SchPortInst('defaultinterfaceport', '15', 'L3M1.2.USBH2_DP_CH', 7, -0.01524, 0, 0, false, 'defaultinterfaceport', 4294967295)
					$begin 'PropDisplayMap'
						PortName(2, 5, 0, Text(-0.01397, 0, 0, 1, 5, false, 'Arial', 0, 'L3M1.2.USBH2_DP_CH', false, false, ExtentRect(0, 0, 0, 0, -0.00580040935669247, 0.000881944444447972, 0.0163391812866151, 0.00176388888889594, 0, 0, 0)))
					$end 'PropDisplayMap'
				$end 'SchIPort'
				$begin 'PageNet'
					NetName='USBH2_DN_CH'
					ID=21
					Interface('J3B2.2.USBH2_DN_CH', 1)
					Color=16711680
				$end 'PageNet'
				$begin 'PageNet'
					NetName='USBH2_DP_CH'
					ID=22
					Interface('J3B2.3.USBH2_DP_CH', 3)
					Color=16711680
				$end 'PageNet'
				$begin 'PageNet'
					NetName='USBH2_DN_CH'
					ID=23
					Interface('L3M1.3.USBH2_DN_CH', 5)
					Color=16711680
				$end 'PageNet'
				$begin 'PageNet'
					NetName='USBH2_DP_CH'
					ID=24
					Interface('L3M1.2.USBH2_DP_CH', 7)
					Color=16711680
				$end 'PageNet'
				$begin 'Properties'
					TextProp('Title', 'D', '', '')
					TextProp('Author', 'D', '', '')
					TextProp('Number', 'D', '', '1')
					TextProp('Project', 'D', '', 'Filter_Board_Icepak_parasolid')
					TextProp('ProjectPath', 'D', '', 'C:/ansysdev/GIT/repos/pyaedt/_unittest/example_models/T98/')
					TextProp('Design', 'D', '', 'cutout3')
					TextProp('Date', 'D', '', '8:11:20 AM  Aug 25, 2022')
				$end 'Properties'
			$end 'Page'
			GridSetup('1000mil', '100mil', '100mil', 16772075, 16774645, true, true, 16777215, Origin(x='0mm', y='0mm'), PageSize(x='0mm', y='0mm'), Margins(x='0mm', y='0mm'), 0, 0, 0)
			hasWindowBeenOpened=false
			NextUniqueID=0
			MoveBackwards=false
		$end 'Schematic'
		$begin 'Layout'
			BlackBox=false
			DefUnits='mm'
			NIdx=4114
			ActLyr='TOP'
			Tol(2e-09, 1e-08, 1e-12)
			$begin 'HfssExportInfo'
				ScriptFileName=''
				HfssFileName=''
				Version=1
				ExtentType='BboxExtent'
				BasePolygon=''
				BasePolygonEDBUId=-1
				DielExtentType='BboxExtent'
				DielBasePolygon=''
				DielBasePolygonEDBUId=-1
				DielExt(Ext='0.005', Dim=false)
				HonorUserDiel=true
				Include3D=false
				TruncAtGnd=false
				AirHorExt(Ext='0.15', Dim=false)
				AirPosZExt(Ext='0.15', Dim=false)
				AirNegZExt(Ext='0.15', Dim=false)
				SyncZExt=true
				OpenRegionType='Radiation'
				UseRadBound=true
				PMLVisible=false
				OperFreq='5GHz'
				RadLvl=0
				UseStackupForZExtFact=false
				Smooth=true
			$end 'HfssExportInfo'
		$end 'Layout'
		$begin 'Workflow'
			WorkflowName=''
			SpecName=''
			TemplateName=''
			LibLoc=1356160
		$end 'Workflow'
		$begin 'Port'
			$begin 'Data'
				$begin 'J3B2.2.USBH2_DN_CH'
					DataId='Port11'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference='GND:GND:poly_2828'
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0'
						Phase='0deg'
						'Renormalize Impedence'='50ohm + 0i ohm'
						Renormalize='true'
						'Deembed Distance'='0mm'
						Deembed='true'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type='Pad Port Gap Source'
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'='Gap'
						Orientation='Vertical'
						'Layer Alignment'='Upper'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='true'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='GND'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='GapV'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='J3B2.2.USBH2_DN_CH'
					CircuitPort=false
					AutoPort=false
					$begin 'Upper'
						LoadType='NoLoad'
						$begin 'Properties'
							'Upper Parallel'='true'
							'Upper R Enabled'='false'
							'Upper L Enabled'='false'
							'Upper C Enabled'='false'
							'Upper R'='0ohm'
							'Upper L'='0nH'
							'Upper C'='0pF'
							'Upper Real'='0ohm'
							'Upper Imag'='0ohm'
							'Upper Magnitude'='1V'
							'Upper Phase'='0deg'
							'Upper Impedance'='50ohm'
						$end 'Properties'
					$end 'Upper'
					$begin 'Lower'
						LoadType='NoLoad'
						$begin 'Properties'
							'Lower Parallel'='true'
							'Lower R Enabled'='false'
							'Lower L Enabled'='false'
							'Lower C Enabled'='false'
							'Lower R'='0ohm'
							'Lower L'='0nH'
							'Lower C'='0pF'
							'Lower Real'='0ohm'
							'Lower Imag'='0ohm'
							'Lower Magnitude'='1V'
							'Lower Phase'='0deg'
							'Lower Impedance'='50ohm'
						$end 'Properties'
					$end 'Lower'
					Material='copper'
					UseLocalViaProps=false
					ViaMesh='Wirebond'
					Sides=3
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences(R('GND', 'GND', 'poly_2828', false, 0, 0, true, -2, 0))
				$end 'J3B2.2.USBH2_DN_CH'
				$begin 'J3B2.3.USBH2_DP_CH'
					DataId='Port14'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference='GND:GND:poly_2828'
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='0'
						Phase='0deg'
						'Renormalize Impedence'='50ohm + 0i ohm'
						Renormalize='true'
						'Deembed Distance'='0mm'
						Deembed='true'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type='Pad Port Gap Source'
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'='Gap'
						Orientation='Vertical'
						'Layer Alignment'='Upper'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='true'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='GND'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='GapV'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='J3B2.3.USBH2_DP_CH'
					CircuitPort=false
					AutoPort=false
					$begin 'Upper'
						LoadType='NoLoad'
						$begin 'Properties'
							'Upper Parallel'='true'
							'Upper R Enabled'='false'
							'Upper L Enabled'='false'
							'Upper C Enabled'='false'
							'Upper R'='0ohm'
							'Upper L'='0nH'
							'Upper C'='0pF'
							'Upper Real'='0ohm'
							'Upper Imag'='0ohm'
							'Upper Magnitude'='1V'
							'Upper Phase'='0deg'
							'Upper Impedance'='50ohm'
						$end 'Properties'
					$end 'Upper'
					$begin 'Lower'
						LoadType='NoLoad'
						$begin 'Properties'
							'Lower Parallel'='true'
							'Lower R Enabled'='false'
							'Lower L Enabled'='false'
							'Lower C Enabled'='false'
							'Lower R'='0ohm'
							'Lower L'='0nH'
							'Lower C'='0pF'
							'Lower Real'='0ohm'
							'Lower Imag'='0ohm'
							'Lower Magnitude'='1V'
							'Lower Phase'='0deg'
							'Lower Impedance'='50ohm'
						$end 'Properties'
					$end 'Lower'
					Material='copper'
					UseLocalViaProps=false
					ViaMesh='Wirebond'
					Sides=3
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences(R('GND', 'GND', 'poly_2828', false, 0, 0, true, -2, 0))
				$end 'J3B2.3.USBH2_DP_CH'
				$begin 'L3M1.2.USBH2_DP_CH'
					DataId='Port17'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference='GND:GND:poly_2828'
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='50'
						Phase='0deg'
						'Renormalize Impedence'='50ohm + 0i ohm'
						Renormalize='true'
						'Deembed Distance'='0mm'
						Deembed='true'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type='Pad Port Gap Source'
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'='Gap'
						Orientation='Vertical'
						'Layer Alignment'='Lower'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='GND'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='GapV'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='L3M1.2.USBH2_DP_CH'
					CircuitPort=false
					AutoPort=false
					$begin 'Upper'
						LoadType='NoLoad'
						$begin 'Properties'
							'Upper Parallel'='true'
							'Upper R Enabled'='false'
							'Upper L Enabled'='false'
							'Upper C Enabled'='false'
							'Upper R'='0ohm'
							'Upper L'='0nH'
							'Upper C'='0pF'
							'Upper Real'='0ohm'
							'Upper Imag'='0ohm'
							'Upper Magnitude'='1V'
							'Upper Phase'='0deg'
							'Upper Impedance'='50ohm'
						$end 'Properties'
					$end 'Upper'
					$begin 'Lower'
						LoadType='NoLoad'
						$begin 'Properties'
							'Lower Parallel'='true'
							'Lower R Enabled'='false'
							'Lower L Enabled'='false'
							'Lower C Enabled'='false'
							'Lower R'='0ohm'
							'Lower L'='0nH'
							'Lower C'='0pF'
							'Lower Real'='0ohm'
							'Lower Imag'='0ohm'
							'Lower Magnitude'='1V'
							'Lower Phase'='0deg'
							'Lower Impedance'='50ohm'
						$end 'Properties'
					$end 'Lower'
					Material='copper'
					UseLocalViaProps=false
					ViaMesh='Wirebond'
					Sides=3
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences(R('GND', 'GND', 'poly_2828', false, 0, 0, true, -2, 0))
				$end 'L3M1.2.USBH2_DP_CH'
				$begin 'L3M1.3.USBH2_DN_CH'
					DataId='Port15'
					$begin 'Properties'
						'Boundary Type'='Port'
						Reference='GND:GND:poly_2828'
						'Override Impedance'='false'
						Impedance='50ohm'
						Magnitude='50'
						Phase='0deg'
						'Renormalize Impedence'='50ohm + 0i ohm'
						Renormalize='true'
						'Deembed Distance'='0mm'
						Deembed='true'
						DeembedParasiticPortInductance='false'
						PlanarEM=''
						Type='Pad Port Gap Source'
						PortSolver='true'
						Theta='0rad'
						Phi='0rad'
						MagnitudeV='1V'
						PhaseV='0deg'
						'Ignore Reference'='false'
						HFSS=''
						'HFSS Type'='Gap'
						Orientation='Vertical'
						'Layer Alignment'='Lower'
						'Horizontal Extent Factor'='5'
						'Vertical Extent Factor'='3'
						'PEC Launch Width'='0mm'
						'Radial Extent Factor'='0'
						Terminated='false'
						TermResistance='50ohm'
						TermReactance='0ohm'
						SIwave=''
						'Reference Net'='GND'
					$end 'Properties'
					Type='Pad Port'
					UseRefFromHierarchy=2
					HFSSPortType='GapV'
					Arms=1
					IsGapSource=true
					HFSSPIType='Default'
					UpperProbe=false
					LayoutObject=''
					Pin='L3M1.3.USBH2_DN_CH'
					CircuitPort=false
					AutoPort=false
					$begin 'Upper'
						LoadType='NoLoad'
						$begin 'Properties'
							'Upper Parallel'='true'
							'Upper R Enabled'='false'
							'Upper L Enabled'='false'
							'Upper C Enabled'='false'
							'Upper R'='0ohm'
							'Upper L'='0nH'
							'Upper C'='0pF'
							'Upper Real'='0ohm'
							'Upper Imag'='0ohm'
							'Upper Magnitude'='1V'
							'Upper Phase'='0deg'
							'Upper Impedance'='50ohm'
						$end 'Properties'
					$end 'Upper'
					$begin 'Lower'
						LoadType='NoLoad'
						$begin 'Properties'
							'Lower Parallel'='true'
							'Lower R Enabled'='false'
							'Lower L Enabled'='false'
							'Lower C Enabled'='false'
							'Lower R'='0ohm'
							'Lower L'='0nH'
							'Lower C'='0pF'
							'Lower Real'='0ohm'
							'Lower Imag'='0ohm'
							'Lower Magnitude'='1V'
							'Lower Phase'='0deg'
							'Lower Impedance'='50ohm'
						$end 'Properties'
					$end 'Lower'
					Material='copper'
					UseLocalViaProps=false
					ViaMesh='Wirebond'
					Sides=3
					$begin 'RLCBnd'
						LoadType='NoLoad'
						$begin 'Properties'
							Parallel='true'
							'R Enabled'='false'
							'L Enabled'='false'
							'C Enabled'='false'
							R='0ohm'
							L='0nH'
							C='0pF'
							Real='0ohm'
							Imag='0ohm'
							Magnitude='1V'
							Phase='0deg'
							Impedance='50ohm'
						$end 'Properties'
					$end 'RLCBnd'
					ValidateReference=false
					ZReferences(R('GND', 'GND', 'poly_2828', false, 0, 0, true, -2, 0))
				$end 'L3M1.3.USBH2_DN_CH'
			$end 'Data'
			$begin 'CoupledPortsList'
			$end 'CoupledPortsList'
			$begin 'DiffPairs'
			$end 'DiffPairs'
			TotalVoltage=false
			IncludePortPostProcess=true
			$begin 'SortOrder'
			$end 'SortOrder'
			LegacySolverPinOrdering=false
		$end 'Port'
		$begin 'Boundary'
			$begin 'Data'
			$end 'Data'
			$begin 'CoupledPortsList'
			$end 'CoupledPortsList'
			$begin 'DiffPairs'
			$end 'DiffPairs'
			TotalVoltage=false
			IncludePortPostProcess=true
			$begin 'SortOrder'
			$end 'SortOrder'
			LegacySolverPinOrdering=false
		$end 'Boundary'
		$begin 'Cavity'
			$begin 'Data'
			$end 'Data'
		$end 'Cavity'
		$begin 'LayoutVia'
			$begin 'Data'
			$end 'Data'
		$end 'LayoutVia'
		$begin 'Source'
			$begin 'Data'
			$end 'Data'
		$end 'Source'
		$begin 'Voltage Probe'
			$begin 'Data'
			$end 'Data'
		$end 'Voltage Probe'
		$begin 'DC Terminal'
			$begin 'Data'
			$end 'Data'
		$end 'DC Terminal'
		$begin 'CircuitSources'
			$begin 'Data'
			$end 'Data'
		$end 'CircuitSources'
		$begin 'NexximPorts'
			$begin 'Data'
			$end 'Data'
			$begin 'DiffPairs'
			$end 'DiffPairs'
		$end 'NexximPorts'
		$begin 'SortOrder'
		$end 'SortOrder'
		$begin 'NexximMultiComponentContainers'
			$begin 'Data'
			$end 'Data'
		$end 'NexximMultiComponentContainers'
		$begin 'ComponentConfigurationData'
			$begin 'EnabledPorts'
			$end 'EnabledPorts'
			$begin 'EnabledMultipleComponents'
			$end 'EnabledMultipleComponents'
			$begin 'EnabledAnalyses'
			$end 'EnabledAnalyses'
		$end 'ComponentConfigurationData'
		$begin 'Properties'
		$end 'Properties'
		$begin 'CustomSimSetups'
			$begin 'Data'
			$end 'Data'
		$end 'CustomSimSetups'
		$begin 'RadSetup'
			$begin 'Data'
			$end 'Data'
		$end 'RadSetup'
		$begin 'Setup'
			$begin 'Data'
				$begin 'HFSS Setup 1'
					DataId='Setup0'
					$begin 'Properties'
						Enable='true'
					$end 'Properties'
					SimSetupID=7
					AutoSetup=false
					SliderType='Balanced'
					ElementType='Tets'
					SolveSetupType='HFSS'
					PercentRefinementPerPass=30
					MinNumberOfPasses=1
					MinNumberOfConvergedPasses=1
					UseDefaultLambda=true
					UseMaxRefinement=false
					MaxRefinement=1000000
					UseMeshRegion=false
					MeshRegionName=''
					UseParallelRefinement=false
					UseMeshFusionForFlex=false
					SaveAdaptiveCurrents=true
					SaveLastAdaptiveRadFields=false
					UseConvergenceMatrix=false
					AllEntries=false
					AllDiagEntries=false
					AllOffDiagEntries=false
					MagMinThreshold=0.01
					ProdMajVerID=-1
					ProjDesignSetup=''
					ProdMinVerID=-1
					Refine=false
					Frequency='10GHz'
					LambdaRefine=true
					MeshSizeFactor=1.5
					QualityRefine=true
					MinAngle='15deg'
					UniformityRefine=false
					MaxRatio=2
					Smooth=false
					SmoothingPasses=5
					UseEdgeMesh=false
					UseEdgeMeshAbsLength=false
					EdgeMeshRatio=0.1
					EdgeMeshAbsLength='1000mm'
					LayerProjectThickness='0meter'
					UseDefeature=true
					UseDefeatureAbsLength=false
					DefeatureRatio=1e-06
					DefeatureAbsLength='0mm'
					InfArrayDimX=0
					InfArrayDimY=0
					InfArrayOrigX=0
					InfArrayOrigY=0
					InfArraySkew=0
					ViaNumSides=6
					ViaMaterial='copper'
					Style25DVia='Mesh'
					ViaMeshPlating=false
					FastTXLines=false
					Replace3DTriangles=true
					LayerSnapTol='1e-05'
					ViaDensity=0
					HfssMesh=true
					ElementType=0
					Q3dPostProc=0
					UnitFactor=1000
					Verbose=false
					NumberOfProcessors=0
					SmallVoidArea=-2e-09
					RemoveFloatingGeometry=false
					UseMeshFusionForFlex=false
					HealingOption=1
					InclBBoxOption=1
					ModelType=0
					ICModeAuto=1
					ICModeLength='50nm'
					WriteOptions=0
					ViaAreaCutoffCircElems=0
					$begin 'AuxBlock'
					$end 'AuxBlock'
					DoAdaptive=true
					Color(R=0, G=0, B=0)
					$begin 'AdvancedSettings'
						AccuracyLevel=2
						GapPortCalibration=true
						ReferenceLengthRatio=0.25
						RefineAreaRatio=4
						DRCOn=false
						FastSolverOn=false
						StartFastSolverAt=3000
						LoopTreeOn=true
						SingularElementsOn=false
						UseStaticPortSolver=false
						UseThinMetalPortSolver=false
						ComputeBothEvenAndOddCPWModes=false
						ZeroMetalLayerThickness=0
						ThinDielectric=0
						UseShellElements=false
						ViaAreaCutoffCircElems='0'
						SVDHighCompression=false
						NumProcessors=1
						SolverType='Direct Solver'
						UseHfssMUMPSSolver=true
						RelativeResidual=1e-06
						EnhancedLowFreqAccuracy=false
						OrderBasis=-1
						MaxDeltaZo=2
						UseRadBoundaryOnPorts=false
						SetTrianglesForWavePort=false
						MinTrianglesForWavePort=100
						MaxTrianglesForWavePort=500
						numprocessorsdistrib=1
						CausalMaterials=true
						enabledsoforopti=true
						usehfsssolvelicense=false
						CircuitSparamDefinition=false
						CircuitIntegrationType='FFT'
						DesignType='Generic'
						MeshingMethod='Phi'
						EnableDesignIntersectionCheck=true
						UseAlternativeMeshMethodsAsFallBack=true
						ModeOption='General mode'
						BroadbandFreqOption='AutoMaxFreq'
						BroadbandMaxNumFreq=5
						SaveADP=true
						UseAdvancedDCExtrap=false
						PhiMesherDeltaZRatio=100000
					$end 'AdvancedSettings'
					$begin 'CurveApproximation'
						ArcAngle='30deg'
						StartAzimuth='0deg'
						UseError=false
						Error='0meter'
						MaxPoints=8
						UnionPolys=true
						Replace3DTriangles=true
					$end 'CurveApproximation'
					$begin 'Q3D_DCSettings'
						SolveResOnly=true
						$begin 'Cond'
							MaxPass=10
							MinPass=1
							MinConvPass=1
							PerError=1
							PerRefine=30
						$end 'Cond'
						$begin 'Mult'
							MaxPass=1
							MinPass=1
							MinConvPass=1
							PerError=1
							PerRefine=30
						$end 'Mult'
						AccuracyLevel='Normal'
					$end 'Q3D_DCSettings'
					$begin 'Data'
						$begin 'Sweep 1'
							DataId='Sweep0'
							$begin 'Properties'
								Enable='false'
							$end 'Properties'
							Frequencies('0GHz', '0.05GHz', '0.1GHz', '0.15GHz', '0.2GHz', '0.25GHz', '0.3GHz', '0.35GHz', '0.4GHz', '0.45GHz', '0.5GHz', '0.55GHz', '0.6GHz', '0.65GHz', '0.7GHz', '0.75GHz', '0.8GHz', '0.85GHz', '0.9GHz', '0.95GHz', '1GHz', '1.05GHz', '1.1GHz', '1.15GHz', '1.2GHz', '1.25GHz', '1.3GHz', '1.35GHz', '1.4GHz', '1.45GHz', '1.5GHz', '1.55GHz', '1.6GHz', '1.65GHz', '1.7GHz', '1.75GHz', '1.8GHz', '1.85GHz', '1.9GHz', '1.95GHz', '2GHz', '2.05GHz', '2.1GHz', '2.15GHz', '2.2GHz', '2.25GHz', '2.3GHz', '2.35GHz', '2.4GHz', '2.45GHz', '2.5GHz', '2.55GHz', '2.6GHz', '2.65GHz', '2.7GHz', '2.75GHz', '2.8GHz', '2.85GHz', '2.9GHz', '2.95GHz', '3GHz', '3.05GHz', '3.1GHz', '3.15GHz', '3.2GHz', '3.25GHz', '3.3GHz', '3.35GHz', '3.4GHz', '3.45GHz', '3.5GHz', '3.55GHz', '3.6GHz', '3.65GHz', '3.7GHz', '3.75GHz', '3.8GHz', '3.85GHz', '3.9GHz', '3.95GHz', '4GHz', '4.05GHz', '4.1GHz', '4.15GHz', '4.2GHz', '4.25GHz', '4.3GHz', '4.35GHz', '4.4GHz', '4.45GHz', '4.5GHz', '4.55GHz', '4.6GHz', '4.65GHz', '4.7GHz', '4.75GHz', '4.8GHz', '4.85GHz', '4.9GHz', '4.95GHz', '5GHz', '5.05GHz', '5.1GHz', '5.15GHz', '5.2GHz', '5.25GHz', '5.3GHz', '5.35GHz', '5.4GHz', '5.45GHz', '5.5GHz', '5.55GHz', '5.6GHz', '5.65GHz', '5.7GHz', '5.75GHz', '5.8GHz', '5.85GHz', '5.9GHz', '5.95GHz', '6GHz', '6.05GHz', '6.1GHz', '6.15GHz', '6.2GHz', '6.25GHz', '6.3GHz', '6.35GHz', '6.4GHz', '6.45GHz', '6.5GHz', '6.55GHz', '6.6GHz', '6.65GHz', '6.7GHz', '6.75GHz', '6.8GHz', '6.85GHz', '6.9GHz', '6.95GHz', '7GHz', '7.05GHz', '7.1GHz', '7.15GHz', '7.2GHz', '7.25GHz', '7.3GHz', '7.35GHz', '7.4GHz', '7.45GHz', '7.5GHz', '7.55GHz', '7.6GHz', '7.65GHz', '7.7GHz', '7.75GHz', '7.8GHz', '7.85GHz', '7.9GHz', '7.95GHz', '8GHz', '8.05GHz', '8.1GHz', '8.15GHz', '8.2GHz', '8.25GHz', '8.3GHz', '8.35GHz', '8.4GHz', '8.45GHz', '8.5GHz', '8.55GHz', '8.6GHz', '8.65GHz', '8.7GHz', '8.75GHz', '8.8GHz', '8.85GHz', '8.9GHz', '8.95GHz', '9GHz', '9.05GHz', '9.1GHz', '9.15GHz', '9.2GHz', '9.25GHz', '9.3GHz', '9.35GHz', '9.4GHz', '9.45GHz', '9.5GHz', '9.55GHz', '9.6GHz', '9.65GHz', '9.7GHz', '9.75GHz', '9.8GHz', '9.85GHz', '9.9GHz', '9.95GHz', '10GHz', '10.05GHz', '10.1GHz', '10.15GHz', '10.2GHz', '10.25GHz', '10.3GHz', '10.35GHz', '10.4GHz', '10.45GHz', '10.5GHz', '10.55GHz', '10.6GHz', '10.65GHz', '10.7GHz', '10.75GHz', '10.8GHz', '10.85GHz', '10.9GHz', '10.95GHz', '11GHz', '11.05GHz', '11.1GHz', '11.15GHz', '11.2GHz', '11.25GHz', '11.3GHz', '11.35GHz', '11.4GHz', '11.45GHz', '11.5GHz', '11.55GHz', '11.6GHz', '11.65GHz', '11.7GHz', '11.75GHz', '11.8GHz', '11.85GHz', '11.9GHz', '11.95GHz', '12GHz', '12.05GHz', '12.1GHz', '12.15GHz', '12.2GHz', '12.25GHz', '12.3GHz', '12.35GHz', '12.4GHz', '12.45GHz', '12.5GHz', '12.55GHz', '12.6GHz', '12.65GHz', '12.7GHz', '12.75GHz', '12.8GHz', '12.85GHz', '12.9GHz', '12.95GHz', '13GHz', '13.05GHz', '13.1GHz', '13.15GHz', '13.2GHz', '13.25GHz', '13.3GHz', '13.35GHz', '13.4GHz', '13.45GHz', '13.5GHz', '13.55GHz', '13.6GHz', '13.65GHz', '13.7GHz', '13.75GHz', '13.8GHz', '13.85GHz', '13.9GHz', '13.95GHz', '14GHz', '14.05GHz', '14.1GHz', '14.15GHz', '14.2GHz', '14.25GHz', '14.3GHz', '14.35GHz', '14.4GHz', '14.45GHz', '14.5GHz', '14.55GHz', '14.6GHz', '14.65GHz', '14.7GHz', '14.75GHz', '14.8GHz', '14.85GHz', '14.9GHz', '14.95GHz', '15GHz', '15.05GHz', '15.1GHz', '15.15GHz', '15.2GHz', '15.25GHz', '15.3GHz', '15.35GHz', '15.4GHz', '15.45GHz', '15.5GHz', '15.55GHz', '15.6GHz', '15.65GHz', '15.7GHz', '15.75GHz', '15.8GHz', '15.85GHz', '15.9GHz', '15.95GHz', '16GHz', '16.05GHz', '16.1GHz', '16.15GHz', '16.2GHz', '16.25GHz', '16.3GHz', '16.35GHz', '16.4GHz', '16.45GHz', '16.5GHz', '16.55GHz', '16.6GHz', '16.65GHz', '16.7GHz', '16.75GHz', '16.8GHz', '16.85GHz', '16.9GHz', '16.95GHz', '17GHz', '17.05GHz', '17.1GHz', '17.15GHz', '17.2GHz', '17.25GHz', '17.3GHz', '17.35GHz', '17.4GHz', '17.45GHz', '17.5GHz', '17.55GHz', '17.6GHz', '17.65GHz', '17.7GHz', '17.75GHz', '17.8GHz', '17.85GHz', '17.9GHz', '17.95GHz', '18GHz', '18.05GHz', '18.1GHz', '18.15GHz', '18.2GHz', '18.25GHz', '18.3GHz', '18.35GHz', '18.4GHz', '18.45GHz', '18.5GHz', '18.55GHz', '18.6GHz', '18.65GHz', '18.7GHz', '18.75GHz', '18.8GHz', '18.85GHz', '18.9GHz', '18.95GHz', '19GHz', '19.05GHz', '19.1GHz', '19.15GHz', '19.2GHz', '19.25GHz', '19.3GHz', '19.35GHz', '19.4GHz', '19.45GHz', '19.5GHz', '19.55GHz', '19.6GHz', '19.65GHz', '19.7GHz', '19.75GHz', '19.8GHz', '19.85GHz', '19.9GHz', '19.95GHz', '20GHz')
							$begin 'Sweeps'
								Variable='Sweep 1'
								Data='LIN 0GHz 20GHz 0.05GHz'
								OffsetF1=false
								Synchronize=0
							$end 'Sweeps'
							SolutionID=10
							GenerateSurfaceCurrent=false
							SaveRadFieldsOnly=false
							ZoSelected=false
							SAbsError=0.005
							ZoPercentError=1
							GenerateStateSpace=false
							EnforcePassivity=true
							PassivityTolerance=0.0001
							UseQ3DForDC=false
							UseComputeDC=false
							UseAdpSolutionForAllSweepFreq=false
							ResimulateDC=false
							MaxSolutions=250
							InterpUseSMatrix=true
							InterpUsePortImpedance=true
							InterpUsePropConst=true
							InterpUseFullBasis=true
							AdvDCExtrapolation=false
							MinSolvedFreq='0.01GHz'
							AutoSMatOnlySolve=true
							MinFreqSMatrixOnlySolve='1MHz'
							CustomFrequencyString=''
							AllEntries=false
							AllDiagEntries=false
							AllOffDiagEntries=false
							MagMinThreshold=0.01
							InterpMinSubranges=1
							InterpMinSolutions=0
							FreqSweepType='kInterpolating'
						$end 'Sweep 1'
					$end 'Data'
					$begin 'MeshOps'
					$end 'MeshOps'
				$end 'HFSS Setup 1'
			$end 'Data'
		$end 'Setup'
		$begin 'AnalysisOptionBlocks'
		$end 'AnalysisOptionBlocks'
		$begin 'EM properties'
			$begin 'Data'
			$end 'Data'
		$end 'EM properties'
		$begin 'OutputVariable'
			NextUniqueID=0
			MoveBackwards=false
		$end 'OutputVariable'
		$begin 'Optimetrics'
			$begin 'OptimetricsSetups'
				NextUniqueID=0
				MoveBackwards=false
			$end 'OptimetricsSetups'
		$end 'Optimetrics'
		$begin 'FieldsReporter'
			$begin 'FieldsCalculator'
				Line_Discretization=1000
				'Show Stack'=true
			$end 'FieldsCalculator'
			$begin 'PlotDefaults'
				Default_SolutionId=8
				Default_PlotFolder='Automatic'
				Default_Phase='0deg'
				Default_Freq='2.5GHz'
			$end 'PlotDefaults'
			$begin 'FieldsPlotManagerID'
				NextUniqueID=0
				MoveBackwards=false
				NumQuantityType=0
				NumPlots=0
			$end 'FieldsPlotManagerID'
			$begin 'Report3dInGeomWnd'
				Report3dNum=0
			$end 'Report3dInGeomWnd'
			$begin 'Report2dInGeomWnd'
				Report2dNum=0
			$end 'Report2dInGeomWnd'
			$begin 'AntennaParametersInGeomWnd'
				AntennaParametersNum=0
			$end 'AntennaParametersInGeomWnd'
			AntennaParametersPlotTablesOrder()
			$begin 'EntitySelectionCache'
			$end 'EntitySelectionCache'
		$end 'FieldsReporter'
		$begin 'SolutionManager'
			$begin 'SimDataExtractors'
				$begin 'ID Map'
					$begin 'Setup'
						N='HFSS Setup 1'
						I=7
						Soln(N='Last Adaptive', I=8)
						Soln(N='Adaptive Pass', I=9)
						Soln(N='Sweep 1', I=10)
					$end 'Setup'
				$end 'ID Map'
				$begin 'SimSetup'
					TypeName='BaseSetup'
					ID=7
					Name='HFSS Setup 1'
					$begin 'Solution'
						ID=8
						Name='Last Adaptive'
						ImportedType=3
						$begin 'SimDataExtractor'
							$begin 'EnsSweeps'
								$begin 'PhiSweep'
									Variable='Phi'
									RegularSweep=1
									Units='deg'
									Minimum=-3.14159265358979
									Maximum=3.14159265358979
									Increment=0.0349065850398866
									CreateIndexedSubsweepFlag=false
								$end 'PhiSweep'
								$begin 'ThetaSweep'
									Variable='Theta'
									RegularSweep=1
									Units='deg'
									Minimum=0
									Maximum=3.14159265358979
									Increment=0.0349065850398866
									CreateIndexedSubsweepFlag=false
								$end 'ThetaSweep'
								$begin 'PhaseSweep'
									Variable='Phase'
									RegularSweep=1
									Units='deg'
									Minimum=0
									Maximum=2.96705972839036
									Increment=0.174532925199433
									CreateIndexedSubsweepFlag=false
								$end 'PhaseSweep'
							$end 'EnsSweeps'
							$begin 'QuantityIDs'
								NextUniqueID=0
								MoveBackwards=false
								IDMap()
							$end 'QuantityIDs'
							$begin 'Sweeps'
								$begin 'PostprocessSweep'
									Variable='Theta'
									RegularSweep=1
									Units='deg'
									Minimum=0
									Maximum=3.14159265358979
									Increment=0.0349065850398866
									CreateIndexedSubsweepFlag=false
								$end 'PostprocessSweep'
								$begin 'PostprocessSweep'
									Variable='Phi'
									RegularSweep=1
									Units='deg'
									Minimum=-3.14159265358979
									Maximum=3.14159265358979
									Increment=0.0349065850398866
									CreateIndexedSubsweepFlag=false
								$end 'PostprocessSweep'
								$begin 'Sweep'
									Variable='Freq'
									Column='2.5GHz'
									Units='GHz'
								$end 'Sweep'
							$end 'Sweeps'
						$end 'SimDataExtractor'
					$end 'Solution'
					$begin 'Solution'
						ID=9
						Name='Adaptive Pass'
						ImportedType=3
						$begin 'SimDataExtractor'
							$begin 'EnsSweeps'
								$begin 'PhiSweep'
									Variable='Phi'
									RegularSweep=1
									Units='deg'
									Minimum=-3.14159265358979
									Maximum=3.14159265358979
									Increment=0.0349065850398866
									CreateIndexedSubsweepFlag=false
								$end 'PhiSweep'
								$begin 'ThetaSweep'
									Variable='Theta'
									RegularSweep=1
									Units='deg'
									Minimum=0
									Maximum=3.14159265358979
									Increment=0.0349065850398866
									CreateIndexedSubsweepFlag=false
								$end 'ThetaSweep'
								$begin 'PhaseSweep'
									Variable='Phase'
									RegularSweep=1
									Units='deg'
									Minimum=0
									Maximum=2.96705972839036
									Increment=0.174532925199433
									CreateIndexedSubsweepFlag=false
								$end 'PhaseSweep'
							$end 'EnsSweeps'
							$begin 'QuantityIDs'
								NextUniqueID=0
								MoveBackwards=false
								IDMap()
							$end 'QuantityIDs'
							$begin 'Sweeps'
								$begin 'PostprocessSweep'
									Variable='Theta'
									RegularSweep=1
									Units='deg'
									Minimum=0
									Maximum=3.14159265358979
									Increment=0.0349065850398866
									CreateIndexedSubsweepFlag=false
								$end 'PostprocessSweep'
								$begin 'PostprocessSweep'
									Variable='Phi'
									RegularSweep=1
									Units='deg'
									Minimum=-3.14159265358979
									Maximum=3.14159265358979
									Increment=0.0349065850398866
									CreateIndexedSubsweepFlag=false
								$end 'PostprocessSweep'
								$begin 'Sweep'
									Variable='Pass'
									Column='1'
									Units=''
								$end 'Sweep'
								$begin 'Sweep'
									Variable='Freq'
									Column='2.5GHz'
									Units='GHz'
								$end 'Sweep'
							$end 'Sweeps'
						$end 'SimDataExtractor'
					$end 'Solution'
					$begin 'Solution'
						ID=10
						Name='Sweep 1'
						ImportedType=3
						$begin 'SimDataExtractor'
							$begin 'QuantityIDs'
								NextUniqueID=0
								MoveBackwards=false
								IDMap()
							$end 'QuantityIDs'
						$end 'SimDataExtractor'
					$end 'Solution'
				$end 'SimSetup'
				$begin 'Version ID Map'
					V=0
					$begin 'Setup'
						N='HFSS Setup 1'
						V=0
						Soln(N='Last Adaptive', V=0)
						Soln(N='Adaptive Pass', V=0)
						Soln(N='Sweep 1', V=0)
					$end 'Setup'
				$end 'Version ID Map'
			$end 'SimDataExtractors'
		$end 'SolutionManager'
		$begin 'InterfaceOptions'
			SchematicEnabled=true
			SaveBeforeSolving=true
		$end 'InterfaceOptions'
		$begin 'AdvancedSettings'
			ComputeBothEvenAndOddCPWModes=false
			CausalMaterials=true
			MeshingMethod='Phi'
			EnableDesignIntersectionCheck=true
			UseAlternativeMeshMethodsAsFallBack=true
			CircuitSparamDefinition=false
			CircuitIntegrationType='FFT'
			BroadbandFreqOption='AutoMaxFreq'
			BroadbandMaxNumFreq=5
			SaveADP=true
			UseAdvancedDCExtrap=false
			ModeOption='General mode'
			PhiMesherDeltaZRatio=100000
			SpiceType='TouchStone1.0'
			EnforcePassivity=false
			EnforceCausality=false
			UseCommonGround=true
			ShowGammaComments=false
			Renormalize=true
			RenormImpedance=50
			FittingError=0.5
			MaxPoles=10000
			PassivityType='IteratedFittingOfPV'
			ColumnFittingType='Matrix'
			SSFittingType='FastFit'
			RelativeErrorToleranc=false
			EnsureAccurateZfit=true
			TouchstoneFormat='MA'
			TouchstoneUnits='GHz'
			TouchStonePrecision=15
			ExportAfterSolve=false
			ExportDir=''
		$end 'AdvancedSettings'
		$begin 'CoSimOptions'
			Override=false
			Setup=''
			OverrideSweep=false
			Sweep=''
			FrequencySweepType=0
			Interpolate=false
			YMatrix=true
			AutoAlignPorts=false
			Simulator=1
			InterpAlg='auto'
			Renormalize=false
			RenormImpedance=50
		$end 'CoSimOptions'
		$begin 'TemperatureData'
			IncludeTempDependence=true
			EnableFeedback=true
			Temperature='22cel'
		$end 'TemperatureData'
		$begin 'UserDefinedSolutionMgr'
			NextUniqueID=1000000
			MoveBackwards=false
		$end 'UserDefinedSolutionMgr'
		$begin 'DatasetSolutionMgr'
			NextUniqueID=2000000
			MoveBackwards=false
		$end 'DatasetSolutionMgr'
		Notes=$begin_cdata$ $end_cdata$
		$begin 'AnimationSetups'
		$end 'AnimationSetups'
		CacheHeaderFile='HDR72E11672417359132675.tmp'
	$end 'PlanarEMCircuit'
	$begin 'IcepakModel'
		RepRewriteV2=true
		Name='Icepak_6LR'
		DesignID=5
		'Perform Minimal validation'=false
		'Default Fluid Material'='air'
		'Default Solid Material'='Al-Extruded'
		'Default Surface Material'='Steel-oxidised-surface'
		AmbientTemperature='20cel'
		AmbientPressure='0n_per_meter_sq'
		AmbientRadiationTemperature='20cel'
		'Gravity Vector CS ID'=1
		'Gravity Vector Axis'='Z'
		Positive=false
		ExportOnSimulationComplete=false
		ExportDirectory=''
		SherlockExportOnSimulationComplete=false
		SherlockExportAsFatigue=true
		SherlockExportDirectory=''
		AutoLaunchMeshViewer=true
		MeshCadAsLightWeight=true
		EnableTransitionTemplate=false
		TempSecondaryGradientSkewMesh=false
		EnableMeshByLayerFor2DMLM=false
		BoundaryBasedMeshRefinement=false
		EnableAltitudeEffects=false
		UpdateFanCurve=false
		Altitude='0meter'
		EnableIdealGasLaw=false
		OperatingPressure='101325n_per_meter_sq'
		EnableOperatingDensity=false
		OperatingDensity='1.225kg_per_m3'
		AppendTemplateToFieldsSummaryReport=false
		$begin 'SolutionTypeOption'
			SolutionTypeOption='SteadyState'
			ProblemOption='TemperatureAndFlow'
		$end 'SolutionTypeOption'
		$begin 'OutputVariable'
			NextUniqueID=0
			MoveBackwards=false
		$end 'OutputVariable'
		$begin 'ModelSetup'
			$begin 'DesignDatasets'
				NextUniqueID=0
				MoveBackwards=false
				DatasetType='DesignDatasetType'
				$begin 'DatasetDefinitions'
				$end 'DatasetDefinitions'
			$end 'DesignDatasets'
			VariableOrders[0:]
			$begin 'Editor3D Doc Preferences'
				BackgroundColorVersion=1
				'Plane Background'=0
				'Need Lights'=true
				'Ambient Light'=8355711
				'Num Lights'=1
				Light0[4: 16777215, 0.75, -0.150000005960464, -0.629999995231628]
				Ver=2
			$end 'Editor3D Doc Preferences'
			SnapMode=31
			WorkingCS=1
			$begin 'GeometryCore'
				BlockVersionID=3
				DataVersion=3
				NativeKernel='PARASOLID'
				NativeKernelVersionID=24
				Units='mm'
				ModelExtents=10000
				InstanceID=-1
				$begin 'ValidationOptions'
					EntityCheckLevel='Strict'
					IgnoreUnclassifiedObjects=false
					SkipIntersectionChecks=false
				$end 'ValidationOptions'
				ContainsGeomLinkUDM=false
				$begin 'GeometryOperations'
					BlockVersionID=2
					$begin 'AnsoftRangedIDServerManager'
						$begin 'AnsoftRangedIDServer'
							IDServerObjectTypeID=0
							IDServerRangeMin=0
							IDServerRangeMax=2146483647
							NextUniqueID=286
							MoveBackwards=false
						$end 'AnsoftRangedIDServer'
						$begin 'AnsoftRangedIDServer'
							IDServerObjectTypeID=1
							IDServerRangeMin=2146483648
							IDServerRangeMax=2146485547
							NextUniqueID=2146483654
							MoveBackwards=false
						$end 'AnsoftRangedIDServer'
					$end 'AnsoftRangedIDServerManager'
					StartBackGroundFaceID=2146483648
					$begin 'CoordinateSystems'
					$end 'CoordinateSystems'
					$begin 'OperandCSs'
					$end 'OperandCSs'
					$begin 'SubModelDefinitions'
						$begin 'NativeComponentDefinition'
							SubmodelDefinitionID=33
							ComponentDefinitionType='NativeComponentDefinition'
							InstanceIDs[1: 33]
							SubmodelDefinitionName='Board_w_cmp'
							$begin 'ComponentPriorityLists'
							$end 'ComponentPriorityLists'
							$begin 'BasicComponentOptions'
								PartNamesEditableInUI=false
							$end 'BasicComponentOptions'
							NextUniqueID=0
							MoveBackwards=false
							DatasetType='ComponentDatasetType'
							$begin 'DatasetDefinitions'
							$end 'DatasetDefinitions'
							$begin 'BasicComponentInfo'
								ComponentName='Board_w_cmp'
								Company=''
								'Company URL'=''
								'Model Number'=''
								'Help URL'=''
								Version='1.3'
								Notes=''
								IconType='PCB'
							$end 'BasicComponentInfo'
							$begin 'GeometryDefinitionParameters'
								VariableOrders[0:]
							$end 'GeometryDefinitionParameters'
							$begin 'DesignDefinitionParameters'
								VariableOrders[0:]
							$end 'DesignDefinitionParameters'
							$begin 'MaterialDefinitionParameters'
								VariableOrders[0:]
							$end 'MaterialDefinitionParameters'
							DefReferenceCSID=1
							UniqueDefinitionIdentifier='89d26167-fb77-480e-a7ab-d3259727fab1'
							OriginFilePath=''
							IsLocal=false
							ChecksumString='c86ce28a0d91216f585e1547a6946503'
							ChecksumHistory('', '5c6e653f4e7e95c6de659ce53451e5fb', '31ee915ac8422b6b89b9c80a692f2cd6')
							VersionHistory('1.0', '1.1', '1.2')
							$begin 'NativeComponentDefinitionProvider'
								Type='PCB'
								Unit='mm'
								Version=0
								MovePlane='XY'
								Use3DLayoutExtents=true
								BoardCutoutMaterial='Air'
								ViaHoleMaterial='air'
								PartsChoice=0
								IncludeMCAD=false
								BBoxPolygon(cw=false, cl=true, pt(U='mm', x=-5.225, y=-5.225, x=5.225, y=-5.225, x=5.225, y=5.225, x=-5.225, y=5.225, x=-5.225, y=-5.225))
								ExtentsPolygon(cw=false, cl=true, pt(U='mm', x=-5.27725, y=-5.27725, x=5.27725, y=-5.27725, x=5.27725, y=5.27725, x=-5.27725, y=5.27725, x=-5.27725, y=-5.27725))
								$begin 'EdbLayerInfoMap'
									$begin 'oneLayerInfo'
										LayerIndex=0
										LayerName='SMask_Bot'
										LayerMaterial='SolderMask'
										Thickness='0.015mm'
										LayerLowerElevation='0.74652mm'
										LayerType=1
										'3D Layout Model Unit'=36
									$end 'oneLayerInfo'
									$begin 'oneLayerInfo'
										LayerIndex=1
										LayerName='L4'
										LayerMaterial='copper'
										Thickness='0.03048mm'
										LayerLowerElevation='0.71604mm'
										LayerType=0
										'3D Layout Model Unit'=36
									$end 'oneLayerInfo'
									$begin 'oneLayerInfo'
										LayerIndex=2
										LayerName='Dile3'
										LayerMaterial='FR4_epoxy'
										Thickness='0.2032mm'
										LayerLowerElevation='0.51284mm'
										LayerType=1
										'3D Layout Model Unit'=36
									$end 'oneLayerInfo'
									$begin 'oneLayerInfo'
										LayerIndex=3
										LayerName='L3'
										LayerMaterial='copper'
										Thickness='0.03048mm'
										LayerLowerElevation='0.48236mm'
										LayerType=0
										'3D Layout Model Unit'=36
									$end 'oneLayerInfo'
									$begin 'oneLayerInfo'
										LayerIndex=4
										LayerName='Diel2'
										LayerMaterial='FR4_epoxy'
										Thickness='0.2032mm'
										LayerLowerElevation='0.27916mm'
										LayerType=1
										'3D Layout Model Unit'=36
									$end 'oneLayerInfo'
									$begin 'oneLayerInfo'
										LayerIndex=5
										LayerName='L2'
										LayerMaterial='copper'
										Thickness='0.03048mm'
										LayerLowerElevation='0.24868mm'
										LayerType=0
										'3D Layout Model Unit'=36
									$end 'oneLayerInfo'
									$begin 'oneLayerInfo'
										LayerIndex=6
										LayerName='Diel1'
										LayerMaterial='FR4_epoxy'
										Thickness='0.2032mm'
										LayerLowerElevation='0.04548mm'
										LayerType=1
										'3D Layout Model Unit'=36
									$end 'oneLayerInfo'
									$begin 'oneLayerInfo'
										LayerIndex=7
										LayerName='L1'
										LayerMaterial='copper'
										Thickness='0.03048mm'
										LayerLowerElevation='0.015mm'
										LayerType=0
										'3D Layout Model Unit'=36
									$end 'oneLayerInfo'
									$begin 'oneLayerInfo'
										LayerIndex=8
										LayerName='SMask_Top'
										LayerMaterial='SolderMask'
										Thickness='0.015mm'
										LayerLowerElevation='0'
										LayerType=1
										'3D Layout Model Unit'=36
									$end 'oneLayerInfo'
								$end 'EdbLayerInfoMap'
								PCBLowSideSurfaceMaterial='Steel-oxidised-surface'
								PCBHighSideSurfaceMaterial='Steel-oxidised-surface'
								Resolution=2
								$begin 'LowSide'
									Radiate=false
								$end 'LowSide'
								$begin 'HighSide'
									Radiate=false
								$end 'HighSide'
								UseThermalLink=false
								CustomResolution=true
								Power='0W'
								CustomResolutionRow=400
								CustomResolutionCol=500
								$begin 'DefnLink'
									LinkID=4
									Project='This Project*'
									Product='ElectronicsDesktop'
									Design='FlipChip_TopBot'
									Soln='<--EDB Layout Data-->'
									$begin 'Params'
									$end 'Params'
									ForceSourceToSolve=true
									PreservePartnerSoln=true
									PathRelativeTo='TargetProject'
								$end 'DefnLink'
							$end 'NativeComponentDefinitionProvider'
						$end 'NativeComponentDefinition'
					$end 'SubModelDefinitions'
					$begin 'Groups'
					$end 'Groups'
					$begin 'UserDefinedModels'
						$begin 'NativeComponentInstanceWithParams'
							ID=33
							Type='NativeComponentInstanceWithParams'
							ObjectKeyVsOperIdMap('139'=38, '179'=39, '19'=35, '219'=40, '259'=41, '299'=42, '59'=36, '6'=34, '99'=37)
							CSKeyVsOperIdMap()
							SkippedCoordinateSystems()
							IsDirty=false
							IsDirtyDueToVarChangeOnly=false
							$begin 'Attributes'
								Name='Board_w_cmp1'
								GroupID=-1
								SubModelDefinitionID=33
							$end 'Attributes'
							$begin 'SubregionDependencyInformation'
								ChildSubregions[0:]
							$end 'SubregionDependencyInformation'
							$begin 'Operations'
							$end 'Operations'
							$begin 'PhysicsAttributes'
								SuppressedForPhysics='False'
							$end 'PhysicsAttributes'
							$begin 'UserDefinedModelParameters'
								$begin 'Definition'
								$end 'Definition'
								$begin 'Options'
								$end 'Options'
								$begin 'GeometryParams'
								$end 'GeometryParams'
								$begin 'DesignParams'
								$end 'DesignParams'
								$begin 'MaterialParams'
								$end 'MaterialParams'
							$end 'UserDefinedModelParameters'
						$end 'NativeComponentInstanceWithParams'
					$end 'UserDefinedModels'
					$begin 'OperandUserDefinedModels'
					$end 'OperandUserDefinedModels'
					$begin 'ToplevelParts'
						$begin 'GeometryPart'
							$begin 'Attributes'
								Name='Region'
								Flags='Wireframe#'
								Color='(255 0 0)'
								Transparency=0
								PartCoordinateSystem=1
								UDMId=-1
								GroupId=-1
								MaterialValue='"air"'
								SurfaceMaterialValue='"Steel-oxidised-surface"'
								SolveInside=true
								ShellElement=false
								ShellElementThickness='0mm'
								ReferenceTemperature='20cel'
								IsMaterialEditable=true
								IsSurfaceMaterialEditable=true
								UseMaterialAppearance=false
								IsLightweight=false
								IsAlwaysHidden=false
							$end 'Attributes'
							$begin 'PhysicsAttributes'
								SuppressedForPhysics='False'
								SuppressedForPhysicsEditable=true
							$end 'PhysicsAttributes'
							$begin 'Operations'
								$begin 'Operation'
									OperationType='Region'
									ID=5
									ReferenceCoordSystemID=1
									$begin 'RegionParameters'
										KernelVersion=24
										'+XPaddingType'='Percentage Offset'
										'+XPadding'='50'
										'-XPaddingType'='Percentage Offset'
										'-XPadding'='50'
										'+YPaddingType'='Percentage Offset'
										'+YPadding'='50'
										'-YPaddingType'='Percentage Offset'
										'-YPadding'='50'
										'+ZPaddingType'='Percentage Offset'
										'+ZPadding'='50'
										'-ZPaddingType'='Percentage Offset'
										'-ZPadding'='50'
										$begin 'BoxForVirtualObjects'
											LowPoint[3: 1, 1, 1]
											HighPoint[3: -1, -1, -1]
										$end 'BoxForVirtualObjects'
									$end 'RegionParameters'
									ParentPartID=6
									ReferenceUDMID=-1
									IsSuppressed=false
									$begin 'OperationIdentity'
										$begin 'Topology'
											NumLumps=1
											NumShells=1
											NumFaces=6
											NumWires=0
											NumLoops=6
											NumCoedges=24
											NumEdges=12
											NumVertices=8
										$end 'Topology'
										BodyID=6
										StartFaceID=7
										StartEdgeID=13
										StartVertexID=25
										NumNewFaces=6
										NumNewEdges=12
										NumNewVertices=8
										FaceNameAndIDMap()
										EdgeNameAndIDMap()
										VertexNameAndIDMap()
										IsXZ2DModeler=false
									$end 'OperationIdentity'
								$end 'Operation'
							$end 'Operations'
							$begin 'SubregionDependencyInformation'
								ChildSubregions[0:]
							$end 'SubregionDependencyInformation'
						$end 'GeometryPart'
						$begin 'GeometryPart'
							$begin 'Attributes'
								Name='Board_w_cmp_008_SMask_Top_Outline'
								Flags=''
								Color='(143 175 143)'
								Transparency=0.8
								PartCoordinateSystem=1
								UDMId=33
								GroupId=-1
								MaterialValue='"SolderMask"'
								SurfaceMaterialValue='"Steel-oxidised-surface"'
								SolveInside=true
								ShellElement=false
								ShellElementThickness='nan '
								ReferenceTemperature='20cel'
								IsMaterialEditable=false
								IsSurfaceMaterialEditable=false
								UseMaterialAppearance=false
								IsLightweight=false
								IsAlwaysHidden=false
							$end 'Attributes'
							$begin 'PhysicsAttributes'
								SuppressedForPhysics='False'
								SuppressedForPhysicsEditable=false
							$end 'PhysicsAttributes'
							$begin 'Operations'
								$begin 'Operation'
									OperationType='ExternalBody'
									ID=34
									ReferenceCoordSystemID=1
									$begin 'ExternalBodyParameters'
										KernelVersion=24
									$end 'ExternalBodyParameters'
									ParentPartID=43
									ReferenceUDMID=-1
									IsSuppressed=false
									$begin 'OperationIdentity'
										$begin 'Topology'
											NumLumps=1
											NumShells=1
											NumFaces=6
											NumWires=0
											NumLoops=6
											NumCoedges=24
											NumEdges=12
											NumVertices=8
										$end 'Topology'
										BodyID=43
										StartFaceID=-1
										StartEdgeID=-1
										StartVertexID=-1
										NumNewFaces=0
										NumNewEdges=0
										NumNewVertices=0
										FaceNameAndIDMap()
										EdgeNameAndIDMap()
										VertexNameAndIDMap()
										FaceKeyIDMap('339'=44, '340'=45, '341'=46, '342'=47, '343'=48, '344'=49)
										EdgeKeyIDMap('345'=50, '346'=51, '347'=52, '348'=53, '349'=54, '350'=55, '351'=56, '352'=57, '353'=58, '354'=59, '355'=60, '356'=61)
										VertexKeyIDMap('357'=62, '358'=63, '359'=64, '360'=65, '361'=66, '362'=67, '363'=68, '364'=69)
										BodyKeyIDMap('6'=43)
									$end 'OperationIdentity'
									AttribNameForId='ATTRIB_XACIS_ID'
									BodyType='BRepBody'
									$begin 'BodyBlock'
										BodyFileNamesVec[1: '0000043.x_b']
									$end 'BodyBlock'
								$end 'Operation'
							$end 'Operations'
							$begin 'SubregionDependencyInformation'
								ChildSubregions[0:]
							$end 'SubregionDependencyInformation'
						$end 'GeometryPart'
						$begin 'GeometryPart'
							$begin 'Attributes'
								Name='Board_w_cmp_000_SMask_Bot_Outline'
								Flags=''
								Color='(143 175 143)'
								Transparency=0.8
								PartCoordinateSystem=1
								UDMId=33
								GroupId=-1
								MaterialValue='"SolderMask"'
								SurfaceMaterialValue='"Steel-oxidised-surface"'
								SolveInside=true
								ShellElement=false
								ShellElementThickness='nan '
								ReferenceTemperature='20cel'
								IsMaterialEditable=false
								IsSurfaceMaterialEditable=false
								UseMaterialAppearance=false
								IsLightweight=false
								IsAlwaysHidden=false
							$end 'Attributes'
							$begin 'PhysicsAttributes'
								SuppressedForPhysics='False'
								SuppressedForPhysicsEditable=false
							$end 'PhysicsAttributes'
							$begin 'Operations'
								$begin 'Operation'
									OperationType='ExternalBody'
									ID=35
									ReferenceCoordSystemID=1
									$begin 'ExternalBodyParameters'
										KernelVersion=24
									$end 'ExternalBodyParameters'
									ParentPartID=70
									ReferenceUDMID=-1
									IsSuppressed=false
									$begin 'OperationIdentity'
										$begin 'Topology'
											NumLumps=1
											NumShells=1
											NumFaces=6
											NumWires=0
											NumLoops=6
											NumCoedges=24
											NumEdges=12
											NumVertices=8
										$end 'Topology'
										BodyID=70
										StartFaceID=-1
										StartEdgeID=-1
										StartVertexID=-1
										NumNewFaces=0
										NumNewEdges=0
										NumNewVertices=0
										FaceNameAndIDMap()
										EdgeNameAndIDMap()
										VertexNameAndIDMap()
										FaceKeyIDMap('31'=71, '32'=72, '33'=73, '34'=74, '35'=75, '36'=76)
										EdgeKeyIDMap('37'=77, '38'=78, '39'=79, '40'=80, '41'=81, '42'=82, '43'=83, '44'=84, '45'=85, '46'=86, '47'=87, '48'=88)
										VertexKeyIDMap('49'=89, '50'=90, '51'=91, '52'=92, '53'=93, '54'=94, '55'=95, '56'=96)
										BodyKeyIDMap('19'=70)
									$end 'OperationIdentity'
									AttribNameForId='ATTRIB_XACIS_ID'
									BodyType='BRepBody'
									$begin 'BodyBlock'
										BodyFileNamesVec[1: '0000070.x_b']
									$end 'BodyBlock'
								$end 'Operation'
							$end 'Operations'
							$begin 'SubregionDependencyInformation'
								ChildSubregions[0:]
							$end 'SubregionDependencyInformation'
						$end 'GeometryPart'
						$begin 'GeometryPart'
							$begin 'Attributes'
								Name='Board_w_cmp_001_L4_Outline'
								Flags=''
								Color='(143 175 143)'
								Transparency=0.8
								PartCoordinateSystem=1
								UDMId=33
								GroupId=-1
								MaterialValue='"copper"'
								SurfaceMaterialValue='"Steel-oxidised-surface"'
								SolveInside=true
								ShellElement=false
								ShellElementThickness='nan '
								ReferenceTemperature='20cel'
								IsMaterialEditable=false
								IsSurfaceMaterialEditable=false
								UseMaterialAppearance=false
								IsLightweight=false
								IsAlwaysHidden=false
							$end 'Attributes'
							$begin 'PhysicsAttributes'
								SuppressedForPhysics='False'
								SuppressedForPhysicsEditable=false
							$end 'PhysicsAttributes'
							$begin 'Operations'
								$begin 'Operation'
									OperationType='ExternalBody'
									ID=36
									ReferenceCoordSystemID=1
									$begin 'ExternalBodyParameters'
										KernelVersion=24
									$end 'ExternalBodyParameters'
									ParentPartID=97
									ReferenceUDMID=-1
									IsSuppressed=false
									$begin 'OperationIdentity'
										$begin 'Topology'
											NumLumps=1
											NumShells=1
											NumFaces=6
											NumWires=0
											NumLoops=6
											NumCoedges=24
											NumEdges=12
											NumVertices=8
										$end 'Topology'
										BodyID=97
										StartFaceID=-1
										StartEdgeID=-1
										StartVertexID=-1
										NumNewFaces=0
										NumNewEdges=0
										NumNewVertices=0
										FaceNameAndIDMap()
										EdgeNameAndIDMap()
										VertexNameAndIDMap()
										FaceKeyIDMap('71'=98, '72'=99, '73'=100, '74'=101, '75'=102, '76'=103)
										EdgeKeyIDMap('77'=104, '78'=105, '79'=106, '80'=107, '81'=108, '82'=109, '83'=110, '84'=111, '85'=112, '86'=113, '87'=114, '88'=115)
										VertexKeyIDMap('89'=116, '90'=117, '91'=118, '92'=119, '93'=120, '94'=121, '95'=122, '96'=123)
										BodyKeyIDMap('59'=97)
									$end 'OperationIdentity'
									AttribNameForId='ATTRIB_XACIS_ID'
									BodyType='BRepBody'
									$begin 'BodyBlock'
										BodyFileNamesVec[1: '0000097.x_b']
									$end 'BodyBlock'
								$end 'Operation'
							$end 'Operations'
							$begin 'SubregionDependencyInformation'
								ChildSubregions[0:]
							$end 'SubregionDependencyInformation'
						$end 'GeometryPart'
						$begin 'GeometryPart'
							$begin 'Attributes'
								Name='Board_w_cmp_002_Dile3_Outline'
								Flags=''
								Color='(143 175 143)'
								Transparency=0.8
								PartCoordinateSystem=1
								UDMId=33
								GroupId=-1
								MaterialValue='"FR4_epoxy"'
								SurfaceMaterialValue='"Steel-oxidised-surface"'
								SolveInside=true
								ShellElement=false
								ShellElementThickness='nan '
								ReferenceTemperature='20cel'
								IsMaterialEditable=false
								IsSurfaceMaterialEditable=false
								UseMaterialAppearance=false
								IsLightweight=false
								IsAlwaysHidden=false
							$end 'Attributes'
							$begin 'PhysicsAttributes'
								SuppressedForPhysics='False'
								SuppressedForPhysicsEditable=false
							$end 'PhysicsAttributes'
							$begin 'Operations'
								$begin 'Operation'
									OperationType='ExternalBody'
									ID=37
									ReferenceCoordSystemID=1
									$begin 'ExternalBodyParameters'
										KernelVersion=24
									$end 'ExternalBodyParameters'
									ParentPartID=124
									ReferenceUDMID=-1
									IsSuppressed=false
									$begin 'OperationIdentity'
										$begin 'Topology'
											NumLumps=1
											NumShells=1
											NumFaces=6
											NumWires=0
											NumLoops=6
											NumCoedges=24
											NumEdges=12
											NumVertices=8
										$end 'Topology'
										BodyID=124
										StartFaceID=-1
										StartEdgeID=-1
										StartVertexID=-1
										NumNewFaces=0
										NumNewEdges=0
										NumNewVertices=0
										FaceNameAndIDMap()
										EdgeNameAndIDMap()
										VertexNameAndIDMap()
										FaceKeyIDMap('111'=125, '112'=126, '113'=127, '114'=128, '115'=129, '116'=130)
										EdgeKeyIDMap('117'=131, '118'=132, '119'=133, '120'=134, '121'=135, '122'=136, '123'=137, '124'=138, '125'=139, '126'=140, '127'=141, '128'=142)
										VertexKeyIDMap('129'=143, '130'=144, '131'=145, '132'=146, '133'=147, '134'=148, '135'=149, '136'=150)
										BodyKeyIDMap('99'=124)
									$end 'OperationIdentity'
									AttribNameForId='ATTRIB_XACIS_ID'
									BodyType='BRepBody'
									$begin 'BodyBlock'
										BodyFileNamesVec[1: '0000124.x_b']
									$end 'BodyBlock'
								$end 'Operation'
							$end 'Operations'
							$begin 'SubregionDependencyInformation'
								ChildSubregions[0:]
							$end 'SubregionDependencyInformation'
						$end 'GeometryPart'
						$begin 'GeometryPart'
							$begin 'Attributes'
								Name='Board_w_cmp_003_L3_Outline'
								Flags=''
								Color='(143 175 143)'
								Transparency=0.8
								PartCoordinateSystem=1
								UDMId=33
								GroupId=-1
								MaterialValue='"copper"'
								SurfaceMaterialValue='"Steel-oxidised-surface"'
								SolveInside=true
								ShellElement=false
								ShellElementThickness='nan '
								ReferenceTemperature='20cel'
								IsMaterialEditable=false
								IsSurfaceMaterialEditable=false
								UseMaterialAppearance=false
								IsLightweight=false
								IsAlwaysHidden=false
							$end 'Attributes'
							$begin 'PhysicsAttributes'
								SuppressedForPhysics='False'
								SuppressedForPhysicsEditable=false
							$end 'PhysicsAttributes'
							$begin 'Operations'
								$begin 'Operation'
									OperationType='ExternalBody'
									ID=38
									ReferenceCoordSystemID=1
									$begin 'ExternalBodyParameters'
										KernelVersion=24
									$end 'ExternalBodyParameters'
									ParentPartID=151
									ReferenceUDMID=-1
									IsSuppressed=false
									$begin 'OperationIdentity'
										$begin 'Topology'
											NumLumps=1
											NumShells=1
											NumFaces=6
											NumWires=0
											NumLoops=6
											NumCoedges=24
											NumEdges=12
											NumVertices=8
										$end 'Topology'
										BodyID=151
										StartFaceID=-1
										StartEdgeID=-1
										StartVertexID=-1
										NumNewFaces=0
										NumNewEdges=0
										NumNewVertices=0
										FaceNameAndIDMap()
										EdgeNameAndIDMap()
										VertexNameAndIDMap()
										FaceKeyIDMap('151'=152, '152'=153, '153'=154, '154'=155, '155'=156, '156'=157)
										EdgeKeyIDMap('157'=158, '158'=159, '159'=160, '160'=161, '161'=162, '162'=163, '163'=164, '164'=165, '165'=166, '166'=167, '167'=168, '168'=169)
										VertexKeyIDMap('169'=170, '170'=171, '171'=172, '172'=173, '173'=174, '174'=175, '175'=176, '176'=177)
										BodyKeyIDMap('139'=151)
									$end 'OperationIdentity'
									AttribNameForId='ATTRIB_XACIS_ID'
									BodyType='BRepBody'
									$begin 'BodyBlock'
										BodyFileNamesVec[1: '0000151.x_b']
									$end 'BodyBlock'
								$end 'Operation'
							$end 'Operations'
							$begin 'SubregionDependencyInformation'
								ChildSubregions[0:]
							$end 'SubregionDependencyInformation'
						$end 'GeometryPart'
						$begin 'GeometryPart'
							$begin 'Attributes'
								Name='Board_w_cmp_004_Diel2_Outline'
								Flags=''
								Color='(143 175 143)'
								Transparency=0.8
								PartCoordinateSystem=1
								UDMId=33
								GroupId=-1
								MaterialValue='"FR4_epoxy"'
								SurfaceMaterialValue='"Steel-oxidised-surface"'
								SolveInside=true
								ShellElement=false
								ShellElementThickness='nan '
								ReferenceTemperature='20cel'
								IsMaterialEditable=false
								IsSurfaceMaterialEditable=false
								UseMaterialAppearance=false
								IsLightweight=false
								IsAlwaysHidden=false
							$end 'Attributes'
							$begin 'PhysicsAttributes'
								SuppressedForPhysics='False'
								SuppressedForPhysicsEditable=false
							$end 'PhysicsAttributes'
							$begin 'Operations'
								$begin 'Operation'
									OperationType='ExternalBody'
									ID=39
									ReferenceCoordSystemID=1
									$begin 'ExternalBodyParameters'
										KernelVersion=24
									$end 'ExternalBodyParameters'
									ParentPartID=178
									ReferenceUDMID=-1
									IsSuppressed=false
									$begin 'OperationIdentity'
										$begin 'Topology'
											NumLumps=1
											NumShells=1
											NumFaces=6
											NumWires=0
											NumLoops=6
											NumCoedges=24
											NumEdges=12
											NumVertices=8
										$end 'Topology'
										BodyID=178
										StartFaceID=-1
										StartEdgeID=-1
										StartVertexID=-1
										NumNewFaces=0
										NumNewEdges=0
										NumNewVertices=0
										FaceNameAndIDMap()
										EdgeNameAndIDMap()
										VertexNameAndIDMap()
										FaceKeyIDMap('191'=179, '192'=180, '193'=181, '194'=182, '195'=183, '196'=184)
										EdgeKeyIDMap('197'=185, '198'=186, '199'=187, '200'=188, '201'=189, '202'=190, '203'=191, '204'=192, '205'=193, '206'=194, '207'=195, '208'=196)
										VertexKeyIDMap('209'=197, '210'=198, '211'=199, '212'=200, '213'=201, '214'=202, '215'=203, '216'=204)
										BodyKeyIDMap('179'=178)
									$end 'OperationIdentity'
									AttribNameForId='ATTRIB_XACIS_ID'
									BodyType='BRepBody'
									$begin 'BodyBlock'
										BodyFileNamesVec[1: '0000178.x_b']
									$end 'BodyBlock'
								$end 'Operation'
							$end 'Operations'
							$begin 'SubregionDependencyInformation'
								ChildSubregions[0:]
							$end 'SubregionDependencyInformation'
						$end 'GeometryPart'
						$begin 'GeometryPart'
							$begin 'Attributes'
								Name='Board_w_cmp_005_L2_Outline'
								Flags=''
								Color='(143 175 143)'
								Transparency=0.8
								PartCoordinateSystem=1
								UDMId=33
								GroupId=-1
								MaterialValue='"copper"'
								SurfaceMaterialValue='"Steel-oxidised-surface"'
								SolveInside=true
								ShellElement=false
								ShellElementThickness='nan '
								ReferenceTemperature='20cel'
								IsMaterialEditable=false
								IsSurfaceMaterialEditable=false
								UseMaterialAppearance=false
								IsLightweight=false
								IsAlwaysHidden=false
							$end 'Attributes'
							$begin 'PhysicsAttributes'
								SuppressedForPhysics='False'
								SuppressedForPhysicsEditable=false
							$end 'PhysicsAttributes'
							$begin 'Operations'
								$begin 'Operation'
									OperationType='ExternalBody'
									ID=40
									ReferenceCoordSystemID=1
									$begin 'ExternalBodyParameters'
										KernelVersion=24
									$end 'ExternalBodyParameters'
									ParentPartID=205
									ReferenceUDMID=-1
									IsSuppressed=false
									$begin 'OperationIdentity'
										$begin 'Topology'
											NumLumps=1
											NumShells=1
											NumFaces=6
											NumWires=0
											NumLoops=6
											NumCoedges=24
											NumEdges=12
											NumVertices=8
										$end 'Topology'
										BodyID=205
										StartFaceID=-1
										StartEdgeID=-1
										StartVertexID=-1
										NumNewFaces=0
										NumNewEdges=0
										NumNewVertices=0
										FaceNameAndIDMap()
										EdgeNameAndIDMap()
										VertexNameAndIDMap()
										FaceKeyIDMap('231'=206, '232'=207, '233'=208, '234'=209, '235'=210, '236'=211)
										EdgeKeyIDMap('237'=212, '238'=213, '239'=214, '240'=215, '241'=216, '242'=217, '243'=218, '244'=219, '245'=220, '246'=221, '247'=222, '248'=223)
										VertexKeyIDMap('249'=224, '250'=225, '251'=226, '252'=227, '253'=228, '254'=229, '255'=230, '256'=231)
										BodyKeyIDMap('219'=205)
									$end 'OperationIdentity'
									AttribNameForId='ATTRIB_XACIS_ID'
									BodyType='BRepBody'
									$begin 'BodyBlock'
										BodyFileNamesVec[1: '0000205.x_b']
									$end 'BodyBlock'
								$end 'Operation'
							$end 'Operations'
							$begin 'SubregionDependencyInformation'
								ChildSubregions[0:]
							$end 'SubregionDependencyInformation'
						$end 'GeometryPart'
						$begin 'GeometryPart'
							$begin 'Attributes'
								Name='Board_w_cmp_006_Diel1_Outline'
								Flags=''
								Color='(143 175 143)'
								Transparency=0.8
								PartCoordinateSystem=1
								UDMId=33
								GroupId=-1
								MaterialValue='"FR4_epoxy"'
								SurfaceMaterialValue='"Steel-oxidised-surface"'
								SolveInside=true
								ShellElement=false
								ShellElementThickness='nan '
								ReferenceTemperature='20cel'
								IsMaterialEditable=false
								IsSurfaceMaterialEditable=false
								UseMaterialAppearance=false
								IsLightweight=false
								IsAlwaysHidden=false
							$end 'Attributes'
							$begin 'PhysicsAttributes'
								SuppressedForPhysics='False'
								SuppressedForPhysicsEditable=false
							$end 'PhysicsAttributes'
							$begin 'Operations'
								$begin 'Operation'
									OperationType='ExternalBody'
									ID=41
									ReferenceCoordSystemID=1
									$begin 'ExternalBodyParameters'
										KernelVersion=24
									$end 'ExternalBodyParameters'
									ParentPartID=232
									ReferenceUDMID=-1
									IsSuppressed=false
									$begin 'OperationIdentity'
										$begin 'Topology'
											NumLumps=1
											NumShells=1
											NumFaces=6
											NumWires=0
											NumLoops=6
											NumCoedges=24
											NumEdges=12
											NumVertices=8
										$end 'Topology'
										BodyID=232
										StartFaceID=-1
										StartEdgeID=-1
										StartVertexID=-1
										NumNewFaces=0
										NumNewEdges=0
										NumNewVertices=0
										FaceNameAndIDMap()
										EdgeNameAndIDMap()
										VertexNameAndIDMap()
										FaceKeyIDMap('271'=233, '272'=234, '273'=235, '274'=236, '275'=237, '276'=238)
										EdgeKeyIDMap('277'=239, '278'=240, '279'=241, '280'=242, '281'=243, '282'=244, '283'=245, '284'=246, '285'=247, '286'=248, '287'=249, '288'=250)
										VertexKeyIDMap('289'=251, '290'=252, '291'=253, '292'=254, '293'=255, '294'=256, '295'=257, '296'=258)
										BodyKeyIDMap('259'=232)
									$end 'OperationIdentity'
									AttribNameForId='ATTRIB_XACIS_ID'
									BodyType='BRepBody'
									$begin 'BodyBlock'
										BodyFileNamesVec[1: '0000232.x_b']
									$end 'BodyBlock'
								$end 'Operation'
							$end 'Operations'
							$begin 'SubregionDependencyInformation'
								ChildSubregions[0:]
							$end 'SubregionDependencyInformation'
						$end 'GeometryPart'
						$begin 'GeometryPart'
							$begin 'Attributes'
								Name='Board_w_cmp_007_L1_Outline'
								Flags=''
								Color='(143 175 143)'
								Transparency=0.8
								PartCoordinateSystem=1
								UDMId=33
								GroupId=-1
								MaterialValue='"copper"'
								SurfaceMaterialValue='"Steel-oxidised-surface"'
								SolveInside=true
								ShellElement=false
								ShellElementThickness='nan '
								ReferenceTemperature='20cel'
								IsMaterialEditable=false
								IsSurfaceMaterialEditable=false
								UseMaterialAppearance=false
								IsLightweight=false
								IsAlwaysHidden=false
							$end 'Attributes'
							$begin 'PhysicsAttributes'
								SuppressedForPhysics='False'
								SuppressedForPhysicsEditable=false
							$end 'PhysicsAttributes'
							$begin 'Operations'
								$begin 'Operation'
									OperationType='ExternalBody'
									ID=42
									ReferenceCoordSystemID=1
									$begin 'ExternalBodyParameters'
										KernelVersion=24
									$end 'ExternalBodyParameters'
									ParentPartID=259
									ReferenceUDMID=-1
									IsSuppressed=false
									$begin 'OperationIdentity'
										$begin 'Topology'
											NumLumps=1
											NumShells=1
											NumFaces=6
											NumWires=0
											NumLoops=6
											NumCoedges=24
											NumEdges=12
											NumVertices=8
										$end 'Topology'
										BodyID=259
										StartFaceID=-1
										StartEdgeID=-1
										StartVertexID=-1
										NumNewFaces=0
										NumNewEdges=0
										NumNewVertices=0
										FaceNameAndIDMap()
										EdgeNameAndIDMap()
										VertexNameAndIDMap()
										FaceKeyIDMap('311'=260, '312'=261, '313'=262, '314'=263, '315'=264, '316'=265)
										EdgeKeyIDMap('317'=266, '318'=267, '319'=268, '320'=269, '321'=270, '322'=271, '323'=272, '324'=273, '325'=274, '326'=275, '327'=276, '328'=277)
										VertexKeyIDMap('329'=278, '330'=279, '331'=280, '332'=281, '333'=282, '334'=283, '335'=284, '336'=285)
										BodyKeyIDMap('299'=259)
									$end 'OperationIdentity'
									AttribNameForId='ATTRIB_XACIS_ID'
									BodyType='BRepBody'
									$begin 'BodyBlock'
										BodyFileNamesVec[1: '0000259.x_b']
									$end 'BodyBlock'
								$end 'Operation'
							$end 'Operations'
							$begin 'SubregionDependencyInformation'
								ChildSubregions[0:]
							$end 'SubregionDependencyInformation'
						$end 'GeometryPart'
					$end 'ToplevelParts'
					$begin 'OperandParts'
					$end 'OperandParts'
					$begin 'Planes'
					$end 'Planes'
					$begin 'Points'
					$end 'Points'
					$begin 'GeometryEntityLists'
					$end 'GeometryEntityLists'
					$begin 'RegionIdentity'
						$begin 'Topology'
							NumLumps=1
							NumShells=1
							NumFaces=6
							NumWires=0
							NumLoops=6
							NumCoedges=24
							NumEdges=12
							NumVertices=8
						$end 'Topology'
						BodyID=6
						StartFaceID=7
						StartEdgeID=13
						StartVertexID=25
						NumNewFaces=6
						NumNewEdges=12
						NumNewVertices=8
						FaceNameAndIDMap()
						EdgeNameAndIDMap()
						VertexNameAndIDMap()
						IsXZ2DModeler=true
					$end 'RegionIdentity'
					$begin 'CachedNames'
						$begin 'allobjects'
							allobjects(-1)
						$end 'allobjects'
						$begin 'board_w_cmp'
							board_w_cmp(-1, 1)
						$end 'board_w_cmp'
						$begin 'board_w_cmp_000_smask_bot_outline'
							board_w_cmp_000_smask_bot_outline(-1)
						$end 'board_w_cmp_000_smask_bot_outline'
						$begin 'board_w_cmp_001_l4_outline'
							board_w_cmp_001_l4_outline(-1)
						$end 'board_w_cmp_001_l4_outline'
						$begin 'board_w_cmp_002_dile3_outline'
							board_w_cmp_002_dile3_outline(-1)
						$end 'board_w_cmp_002_dile3_outline'
						$begin 'board_w_cmp_003_l3_outline'
							board_w_cmp_003_l3_outline(-1)
						$end 'board_w_cmp_003_l3_outline'
						$begin 'board_w_cmp_004_diel2_outline'
							board_w_cmp_004_diel2_outline(-1)
						$end 'board_w_cmp_004_diel2_outline'
						$begin 'board_w_cmp_005_l2_outline'
							board_w_cmp_005_l2_outline(-1)
						$end 'board_w_cmp_005_l2_outline'
						$begin 'board_w_cmp_006_diel1_outline'
							board_w_cmp_006_diel1_outline(-1)
						$end 'board_w_cmp_006_diel1_outline'
						$begin 'board_w_cmp_007_l1_outline'
							board_w_cmp_007_l1_outline(-1)
						$end 'board_w_cmp_007_l1_outline'
						$begin 'board_w_cmp_008_smask_top_outline'
							board_w_cmp_008_smask_top_outline(-1)
						$end 'board_w_cmp_008_smask_top_outline'
						$begin 'global'
							global(-1)
						$end 'global'
						$begin 'model'
							model(-1)
						$end 'model'
						$begin 'region'
							region(-1)
						$end 'region'
					$end 'CachedNames'
				$end 'GeometryOperations'
				$begin 'GeometryDependencies'
					$begin 'DependencyInformation'
						NumParents=1
						DependencyObject('GeometryBodyOperation', 5)
						DependencyObject('CoordinateSystem', 1)
					$end 'DependencyInformation'
					$begin 'DependencyInformation'
						NumParents=1
						DependencyObject('GeometryBodyOperation', 34)
						DependencyObject('CoordinateSystem', 1)
					$end 'DependencyInformation'
					$begin 'DependencyInformation'
						NumParents=1
						DependencyObject('GeometryBodyOperation', 35)
						DependencyObject('CoordinateSystem', 1)
					$end 'DependencyInformation'
					$begin 'DependencyInformation'
						NumParents=1
						DependencyObject('GeometryBodyOperation', 36)
						DependencyObject('CoordinateSystem', 1)
					$end 'DependencyInformation'
					$begin 'DependencyInformation'
						NumParents=1
						DependencyObject('GeometryBodyOperation', 37)
						DependencyObject('CoordinateSystem', 1)
					$end 'DependencyInformation'
					$begin 'DependencyInformation'
						NumParents=1
						DependencyObject('GeometryBodyOperation', 38)
						DependencyObject('CoordinateSystem', 1)
					$end 'DependencyInformation'
					$begin 'DependencyInformation'
						NumParents=1
						DependencyObject('GeometryBodyOperation', 39)
						DependencyObject('CoordinateSystem', 1)
					$end 'DependencyInformation'
					$begin 'DependencyInformation'
						NumParents=1
						DependencyObject('GeometryBodyOperation', 40)
						DependencyObject('CoordinateSystem', 1)
					$end 'DependencyInformation'
					$begin 'DependencyInformation'
						NumParents=1
						DependencyObject('GeometryBodyOperation', 41)
						DependencyObject('CoordinateSystem', 1)
					$end 'DependencyInformation'
					$begin 'DependencyInformation'
						NumParents=1
						DependencyObject('GeometryBodyOperation', 42)
						DependencyObject('CoordinateSystem', 1)
					$end 'DependencyInformation'
				$end 'GeometryDependencies'
			$end 'GeometryCore'
			$begin 'AssignedEntities'
				AssignedObject[1: 6]
				$begin 'AssignedFace'
					kID=75
					$begin 'FaceData'
						ParentObjectID=70
						NormalValid=false
						$begin 'FaceGeomTopol'
							FaceTopol(1, 4, 4, 4)
							$begin 'FaceGeometry'
								Area=111.39747025
								FcUVMid(0, 0, 0.76152)
								$begin 'FcTolVts'
									TolVt(-5.27725, -5.27725, 0.76152, 5e-07)
									TolVt(5.27725, -5.27725, 0.76152, 5e-07)
									TolVt(5.27725, 5.27725, 0.76152, 5e-07)
									TolVt(-5.27725, 5.27725, 0.76152, 5e-07)
								$end 'FcTolVts'
							$end 'FaceGeometry'
						$end 'FaceGeomTopol'
					$end 'FaceData'
				$end 'AssignedFace'
			$end 'AssignedEntities'
			GroupByMaterial=true
			GroupSheetByMaterial=true
			GroupCompByDefID=true
			DoNotOrganizeUnderGroup=false
			DoNotOrganizeUnderComponent=false
			OrganizeLightweight=false
			ShowGroup=true
			$begin 'LastUserInputs'
			$end 'LastUserInputs'
		$end 'ModelSetup'
		$begin '3DComponent'
			$begin 'ComponentDefinition'
				ID=33
				$begin 'Excitations'
					$begin 'ExcitationsDesc'
					$end 'ExcitationsDesc'
					$begin 'ExcitationsIDMap'
						$begin '33'
						$end '33'
					$end 'ExcitationsIDMap'
					$begin 'ExcitationsData'
					$end 'ExcitationsData'
					$begin 'ExcitationsInstData'
					$end 'ExcitationsInstData'
				$end 'Excitations'
				$begin 'Boundaries'
					$begin 'BoundariesDesc'
					$end 'BoundariesDesc'
					$begin 'BoundariesIDMap'
						$begin '33'
						$end '33'
					$end 'BoundariesIDMap'
					$begin 'BoundariesData'
					$end 'BoundariesData'
					$begin 'BoundariesInstData'
					$end 'BoundariesInstData'
				$end 'Boundaries'
				$begin 'DesignSettings'
					$begin 'DesignSettingsDesc'
						ProductName='Icepak'
						$begin 'SolutionTypeOption'
							SolutionTypeOption='SteadyState'
							ProblemOption='TemperatureAndFlow'
						$end 'SolutionTypeOption'
					$end 'DesignSettingsDesc'
					$begin 'DesignSettingsIDMap'
						$begin '33'
						$end '33'
					$end 'DesignSettingsIDMap'
					$begin 'DesignSettingsData'
					$end 'DesignSettingsData'
					$begin 'DesignSettingsInstData'
					$end 'DesignSettingsInstData'
				$end 'DesignSettings'
				$begin 'MeshRegions'
					$begin 'MeshRegionsDesc'
					$end 'MeshRegionsDesc'
					$begin 'MeshRegionsIDMap'
						$begin '33'
						$end '33'
					$end 'MeshRegionsIDMap'
					$begin 'MeshRegionsData'
					$end 'MeshRegionsData'
					$begin 'MeshRegionsInstData'
					$end 'MeshRegionsInstData'
				$end 'MeshRegions'
				$begin 'MeshOperations'
					$begin 'MeshOperationsDesc'
					$end 'MeshOperationsDesc'
					$begin 'MeshOperationsIDMap'
						$begin '33'
						$end '33'
					$end 'MeshOperationsIDMap'
					$begin 'MeshOperationsData'
					$end 'MeshOperationsData'
					$begin 'MeshOperationsInstData'
					$end 'MeshOperationsInstData'
				$end 'MeshOperations'
				$begin 'SolarLoading'
					$begin 'SolarLoadingDesc'
					$end 'SolarLoadingDesc'
					$begin 'SolarLoadingIDMap'
						$begin '33'
						$end '33'
					$end 'SolarLoadingIDMap'
					$begin 'SolarLoadingData'
					$end 'SolarLoadingData'
					$begin 'SolarLoadingInstData'
					$end 'SolarLoadingInstData'
				$end 'SolarLoading'
			$end 'ComponentDefinition'
			$begin 'NativeComponentVisualization'
				$begin 'OneVisualization'
					ComponentInstID=33
				$end 'OneVisualization'
			$end 'NativeComponentVisualization'
		$end '3DComponent'
		$begin 'BoundarySetup'
			$begin 'GlobalBoundData'
			$end 'GlobalBoundData'
			$begin 'Boundaries'
				NextUniqueID=0
				MoveBackwards=false
			$end 'Boundaries'
			$begin 'ProductSpecificData'
			$end 'ProductSpecificData'
		$end 'BoundarySetup'
		$begin 'Monitor'
			$begin 'IcepakMonitors'
				NextUniqueID=3
				MoveBackwards=false
				$begin 'P1'
					Type=2
					ID=1
					Quantities(8, 9, 19)
					DefaultNameOverridden=false
					Objects(6)
				$end 'P1'
				$begin 'S1'
					Type=1
					ID=2
					Quantities(19, 31, 32)
					DefaultNameOverridden=false
					Faces(75)
				$end 'S1'
			$end 'IcepakMonitors'
		$end 'Monitor'
		$begin 'MeshRegion'
			$begin 'MeshSetup'
				NextUniqueID=1
				MoveBackwards=false
				$begin 'Global'
					DType='RegionT'
					ID=0
					IsComponent=false
					MeshMethod='MesherHD'
					UserSpecifiedSettings=false
					ComputeGap=true
					MeshRegionResolution=3
					GeometryBasedMeshing=false
					MinGapX='1mm'
					MinGapY='1mm'
					MinGapZ='1mm'
					Objects(6)
					StairStepSliderMeshing=false
					FacetLevel='3'
					ProximitySizeFunction=true
					CurvatureSizeFunction=true
					EnableTransition=false
					OptimizePCBMesh=true
					Enable2DCutCell=false
					EnforceCutCellMeshing=false
					Enforce2dot5DCutCell=false
				$end 'Global'
			$end 'MeshSetup'
		$end 'MeshRegion'
		$begin 'AnalysisSetup'
			$begin 'DesignMeshLink'
				ImportMesh=false
			$end 'DesignMeshLink'
			$begin 'SolveSetups'
				NextUniqueID=1
				MoveBackwards=false
				$begin 'Setup1'
					ID=0
					SetupType='IcepakSteadyState'
					Enabled=true
					'Flow Regime'='Laminar'
					'Include Temperature'=true
					'Include Flow'=true
					'Include Gravity'=false
					'Include Solar'=false
					'Solution Initialization - X Velocity'='0m_per_sec'
					'Solution Initialization - Y Velocity'='0m_per_sec'
					'Solution Initialization - Z Velocity'='0m_per_sec'
					'Solution Initialization - Temperature'='AmbientTemp'
					'Solution Initialization - Turbulent Kinetic Energy'='1m2_per_s2'
					'Solution Initialization - Turbulent Dissipation Rate'='1m2_per_s3'
					'Solution Initialization - Specific Dissipation Rate'='1diss_per_s'
					'Solution Initialization - Use Model Based Flow Initialization'=false
					'Convergence Criteria - Flow'='0.001'
					'Convergence Criteria - Energy'='1e-07'
					'Convergence Criteria - Turbulent Kinetic Energy'='0.001'
					'Convergence Criteria - Turbulent Dissipation Rate'='0.001'
					'Convergence Criteria - Specific Dissipation Rate'='0.001'
					'Convergence Criteria - Discrete Ordinates'='1e-06'
					'Convergence Criteria - Joule Heating'='1e-07'
					'GPU Convergence Criteria - Flow'='0.001'
					'GPU Convergence Criteria - Energy'='1e-05'
					'GPU Convergence Criteria - Turbulent Kinetic Energy'='0.001'
					'GPU Convergence Criteria - Turbulent Dissipation Rate'='0.001'
					'GPU Convergence Criteria - Specific Dissipation Rate'='0.001'
					'GPU Convergence Criteria - Discrete Ordinates'='1e-05'
					'GPU Convergence Criteria - Joule Heating'='1e-07'
					IsEnabled=false
					'Radiation Model'='Off'
					'Solar Radiation Model'='Solar Radiation Calculator'
					'Solar Enable Participating Solids'=false
					'Solar Radiation - Scattering Fraction'='0'
					'Solar Radiation - North X'='0'
					'Solar Radiation - North Y'='0'
					'Solar Radiation - North Z'='1'
					'Solar Radiation - Day'=1
					'Solar Radiation - Month'=1
					'Solar Radiation - Hours'=0
					'Solar Radiation - Minutes'=0
					'Solar Radiation - GMT'='0'
					'Solar Radiation - Latitude'='0'
					'Solar Radiation - Latitude Direction'='North'
					'Solar Radiation - Longitude'='0'
					'Solar Radiation - Longitude Direction'='East'
					'Solar Radiation - Ground Reflectance'='0'
					'Solar Radiation - Sunshine Fraction'='0'
					'Under-relaxation - Pressure'='0.3'
					'Under-relaxation - Momentum'='0.7'
					'Under-relaxation - Temperature'='1'
					'Under-relaxation - Turbulent Kinetic Energy'='0.8'
					'Under-relaxation - Turbulent Dissipation Rate'='0.8'
					'Under-relaxation - Specific Dissipation Rate'='0.8'
					'Under-relaxation - Joule Heating'='1'
					'Discretization Scheme - Pressure'='Standard'
					'Discretization Scheme - Momentum'='First'
					'Discretization Scheme - Temperature'='First'
					'Secondary Gradient'=false
					'Discretization Scheme - Turbulent Kinetic Energy'='First'
					'Discretization Scheme - Turbulent Dissipation Rate'='First'
					'Discretization Scheme - Specific Dissipation Rate'='First'
					'Discretization Scheme - Discrete Ordinates'='First'
					'Linear Solver Type - Pressure'='V'
					'Linear Solver Type - Momentum'='flex'
					'Linear Solver Type - Temperature'='F'
					'Linear Solver Type - Turbulent Kinetic Energy'='flex'
					'Linear Solver Type - Turbulent Dissipation Rate'='flex'
					'Linear Solver Type - Specific Dissipation Rate'='flex'
					'Linear Solver Type - Joule Heating'='F'
					'Linear Solver Termination Criterion - Pressure'='0.1'
					'Linear Solver Termination Criterion - Momentum'='0.1'
					'Linear Solver Termination Criterion - Temperature'='0.1'
					'Linear Solver Termination Criterion - Turbulent Kinetic Energy'='0.1'
					'Linear Solver Termination Criterion - Turbulent Dissipation Rate'='0.1'
					'Linear Solver Termination Criterion - Specific Dissipation Rate'='0.1'
					'Linear Solver Termination Criterion - Joule Heating'='1e-09'
					'Linear Solver Residual Reduction Tolerance - Pressure'='0.1'
					'Linear Solver Residual Reduction Tolerance - Momentum'='0.1'
					'Linear Solver Residual Reduction Tolerance - Temperature'='0.1'
					'Linear Solver Residual Reduction Tolerance - Turbulent Kinetic Energy'='0.1'
					'Linear Solver Residual Reduction Tolerance - Turbulent Dissipation Rate'='0.1'
					'Linear Solver Residual Reduction Tolerance - Specific Dissipation Rate'='0.1'
					'Linear Solver Residual Reduction Tolerance - Joule Heating'='1e-09'
					'Maximum Cycles'='30'
					'Linear Solver Stabilization - Pressure'='None'
					'Linear Solver Stabilization - Temperature'='None'
					'Linear Solver Stabilization - Joule Heating'='None'
					'Coupled pressure-velocity formulation'=false
					'2D Profile Interpolation Method'='Inverse Distance Weighted'
					'Frozen Flow Simulation'=false
					'TEC Coupling'=false
					'Sequential Solve of Flow and Energy Equations'=false
					'Convergence Criteria - Max Iterations'=100
				$end 'Setup1'
			$end 'SolveSetups'
		$end 'AnalysisSetup'
		$begin 'Optimetrics'
			$begin 'OptimetricsSetups'
				NextUniqueID=0
				MoveBackwards=false
			$end 'OptimetricsSetups'
		$end 'Optimetrics'
		$begin 'Solutions'
			$begin 'FieldsSummarySetting'
			$end 'FieldsSummarySetting'
		$end 'Solutions'
		$begin 'FieldsReporter'
			$begin 'FieldsCalculator'
				Line_Discretization=1000
				'Show Stack'=true
			$end 'FieldsCalculator'
			$begin 'PlotDefaults'
				Default_SolutionId=3
				Default_PlotFolder='Automatic'
			$end 'PlotDefaults'
			$begin 'FieldsPlotManagerID'
				NextUniqueID=0
				MoveBackwards=false
				NumQuantityType=0
				NumPlots=0
			$end 'FieldsPlotManagerID'
			$begin 'Report3dInGeomWnd'
				Report3dNum=0
			$end 'Report3dInGeomWnd'
			$begin 'Report2dInGeomWnd'
				Report2dNum=0
			$end 'Report2dInGeomWnd'
			$begin 'AntennaParametersInGeomWnd'
				AntennaParametersNum=0
			$end 'AntennaParametersInGeomWnd'
			AntennaParametersPlotTablesOrder()
		$end 'FieldsReporter'
		$begin 'SolutionManager'
			$begin 'SimSetup'
				TypeName='BaseSetup'
				ID=2
				Name='Setup1'
				$begin 'Solution'
					ID=3
					Name='SteadyState'
					$begin 'SimDataExtractor'
						$begin 'QuantityIDs'
							NextUniqueID=0
							MoveBackwards=false
							IDMap()
						$end 'QuantityIDs'
						$begin 'Sweeps'
							$begin 'PostprocessSweep'
								Variable='NormalizedDistance'
								RegularSweep=1
								Units=''
								Minimum=0
								Maximum=1
								Increment=0.01
								CreateIndexedSubsweepFlag=false
							$end 'PostprocessSweep'
							$begin 'PostprocessSweep'
								Variable='Phi'
								RegularSweep=1
								Units='deg'
								Minimum=0
								Maximum=6.28318530717959
								Increment=0.0872664625997165
								CreateIndexedSubsweepFlag=false
							$end 'PostprocessSweep'
							$begin 'PostprocessSweep'
								Variable='Theta'
								RegularSweep=1
								Units='deg'
								Minimum=0
								Maximum=6.28318530717959
								Increment=0.0872664625997165
								CreateIndexedSubsweepFlag=false
							$end 'PostprocessSweep'
							$begin 'PostprocessSweep'
								Variable='Phase'
								RegularSweep=1
								Units='deg'
								Minimum=0
								Maximum=6.28318530717959
								Increment=0.0872664625997165
								CreateIndexedSubsweepFlag=false
							$end 'PostprocessSweep'
							$begin 'Sweep'
								Variable='X'
								Column='0'
								Units=''
							$end 'Sweep'
						$end 'Sweeps'
					$end 'SimDataExtractor'
				$end 'Solution'
			$end 'SimSetup'
			$begin 'Version ID Map'
				V=6
				$begin 'Setup'
					N='Setup1'
					V=0
					Soln(N='SteadyState', V=0)
				$end 'Setup'
			$end 'Version ID Map'
			$begin 'ID Map'
				$begin 'Setup'
					N='Setup1'
					I=2
					Soln(N='SteadyState', I=3)
				$end 'Setup'
			$end 'ID Map'
			ValidationCacheHeader=''
		$end 'SolutionManager'
		$begin 'UserDefinedSolutionMgr'
			NextUniqueID=1000000
			MoveBackwards=false
		$end 'UserDefinedSolutionMgr'
		$begin 'DatasetSolutionMgr'
			NextUniqueID=2000000
			MoveBackwards=false
		$end 'DatasetSolutionMgr'
		Notes=$begin_cdata$ $end_cdata$
		$begin 'AnimationSetups'
		$end 'AnimationSetups'
		CacheHeaderFile='HDR72E11672417359132676.tmp'
	$end 'IcepakModel'
	$begin 'DataInstances'
		DesignEditor='TopLevel'
		Refdes('0', 'U1')
		Refdes('3', 'U4')
		Refdes('2', 'U3')
		$begin 'CompInstances'
			$begin 'Compinst'
				ID='0'
				Status='Status'
				CompName='FlipChip_TopBot'
				GatesInUse()
				$begin 'Properties'
					TextProp('ID', 'SRID', '', '0')
				$end 'Properties'
				$begin 'Parameters'
					ButtonProp('CosimDefinition', 'OHD', '', 'Edit', 'Edit', 40501, ButtonPropClientData())
					MenuProp('CoSimulator', 'OHD', '', 'DefaultNetlist', 0)
				$end 'Parameters'
			$end 'Compinst'
			$begin 'Compinst'
				ID='3'
				Status='Status'
				CompName='cutout3'
				GatesInUse()
				$begin 'Properties'
					TextProp('ID', 'SRID', '', '3')
				$end 'Properties'
				$begin 'Parameters'
					ButtonProp('CosimDefinition', 'OHD', '', 'Edit', 'Edit', 40501, ButtonPropClientData())
					MenuProp('CoSimulator', 'OHD', '', 'DefaultNetlist', 0)
				$end 'Parameters'
			$end 'Compinst'
			$begin 'Compinst'
				ID='2'
				Status='Status'
				CompName='Icepak_6LR'
				GatesInUse()
				$begin 'Properties'
					TextProp('ID', 'SRID', '', '2')
				$end 'Properties'
			$end 'Compinst'
		$end 'CompInstances'
		$begin 'Instance'
			DesignEditor='FlipChip_TopBot'
			ID='0'
			$begin 'PlanarEMItem'
				Editor3D=true
				$begin 'PostProcessing'
					DesignInstanceID=1
					$begin 'WindowPosition'
						$begin 'EditorWindow'
							Circuit(Layout(View(WindowPos(5, -1, -1, -9, -38, 0, 0, 166, 50), Extent(-3.13238739967346, -1, 3.13238739967346, 1, 434.598672158586, 291.703412664047, -0.171657264232635, 0.0045267497189343, 0.338243097066879, 0.00685627944767475, 1), ViewingXfm(-26.2823276519775, 25.5058307647705, -0.430672466754913, 0.619087517261505, 206.059417724609, 217.409484863281, 153.109283447266, 0, 0, 0, 0, 0, -153.109283447266, 0, 0, 153.109283447266, 0, 0, -7.19343415767071e-06, -0.0739998817443848, -211.734466552734, 1))), Layout())
						$end 'EditorWindow'
					$end 'WindowPosition'
					$begin 'ReportSetup'
						$begin 'ReportManager'
							$begin 'Reports'
							$end 'Reports'
							NextUniqueID=0
							MoveBackwards=false
							$begin 'NextVersID'
								NextUniqueID=0
								MoveBackwards=false
							$end 'NextVersID'
						$end 'ReportManager'
						$begin 'Reports'
						$end 'Reports'
						$begin 'ReportsWindowInfoList'
						$end 'ReportsWindowInfoList'
					$end 'ReportSetup'
				$end 'PostProcessing'
				$begin 'Properties'
				$end 'Properties'
				$begin 'UserDefinedDocument'
					$begin 'Data'
					$end 'Data'
				$end 'UserDefinedDocument'
			$end 'PlanarEMItem'
			$begin 'TopLayout'
				DefaultUnits='mm'
				DefaultAngleUnits='deg'
				MajorSize='1mm'
				MinorSize='0.1mm'
				PixelSnapTolerance=20
				SnapAcrossHierarchy=true
				SnapTargetVertex_on=true
				SnapTargetEdgeCenter_on=true
				SnapTargetObjCenter_on=true
				SnapTargetEdge_on=false
				SnapTargetElecConnection_on=true
				SnapTargetIntersection_on=false
				SnapTargetGrid_on=true
				SnapSourceVertex_on=true
				SnapSourceEdgeCenter_on=true
				SnapSourceObjCenter_on=true
				SnapSourceEdge_on=false
				SnapSourceElecConnection_on=true
				ConstrainToGrid=false
				DirectionConstraint=0
				defaultholesize='25mil'
				anglesnap='5deg'
				$begin 'NamingConvention'
					OptionUseNamingConvention_PadPort=false
					OptionNamingConvention_PadPort='$REFDES_$PINNAME_$NETNAME'
					OptionUseNamingConvention_EdgePort=false
					OptionNamingConvention_EdgePort='$NETNAME'
					OptionUseNamingConvention_PointPort=false
					OptionNamingConvention_PointPort='$POSTERM_LAYER_$NEGTERM_LAYER'
					OptionUseNamingConvention_PinGroup=false
					OptionNamingConvention_PinGroup='$REFDES_GROUP_$NETNAME'
					OptionUseNamingConvention_PinGroupPort=false
					OptionNamingConvention_PinGroupPort='$REFDES_$GROUPNAME_$NETNAME'
					OptionUseNamingConvention_PointISource=false
					OptionNamingConvention_PointISource='I_$POSTERM_NETNAME'
					OptionUseNamingConvention_PointVSource=false
					OptionNamingConvention_PointVSource='V_$POSTERM_NETNAME'
					OptionUseNamingConvention_PointVProbe=false
					OptionNamingConvention_PointVProbe='VP_$POSTERM_NETNAME'
					OptionUseNamingConvention_PointDCTerm=false
					OptionNamingConvention_PointDCTerm='DCT_$NETNAME'
					OptionUseNamingConvention_PinISource=false
					OptionNamingConvention_PinISource='I_$REFDES_$NETNAME'
					OptionUseNamingConvention_PinVSource=false
					OptionNamingConvention_PinVSource='V_$REFDES_$NETNAME'
					OptionUseNamingConvention_PinVProbe=false
					OptionNamingConvention_PinVProbe='VP_$REFDES_$NETNAME'
					OptionUseNamingConvention_PinDCTerm=false
					OptionNamingConvention_PinDCTerm='DCT_$REFDES_$NETNAME'
					OptionUseNamingConvention_GroupISource=false
					OptionNamingConvention_GroupISource='I_$REFDES_$NETNAME'
					OptionUseNamingConvention_GroupVSource=false
					OptionNamingConvention_GroupVSource='V_$REFDES_$NETNAME'
					OptionUseNamingConvention_GroupVProbe=false
					OptionNamingConvention_GroupVProbe='VP_$REFDES_$NETNAME'
					OptionUseNamingConvention_GroupDCTerm=false
					OptionNamingConvention_GroupDCTerm='DCT_$REFDES_$NETNAME'
					OptionUseNamingConvention_NCPortInstPort=false
					OptionNamingConvention_NCPortInstPort='$REFDES_$PORTNAME_$TERMNAME'
				$end 'NamingConvention'
				$begin 'TextStyles'
					TextStyle(N='<DefaultAnnotation>', F='Arial', Hght=12, Scale=false)
					TextStyle(N='<DefaultPlotter>', Plot=true, F='RomanSimplex', Hght=5, HghtUnt='mm')
					TextStyle(N='<DefaultMeasure>', Plot=true, F='RomanSimplex', Hght=1, HghtUnt='mm')
				$end 'TextStyles'
				$begin 'TraceStyles'
					TraceStyle(name='Half Grid', size='0.5mm', bendStyle=0, capStyle=0, capStyle=0)
					TraceStyle(name='1 Grid', size='1mm', bendStyle=0, capStyle=0, capStyle=0)
					TraceStyle(name='2 Grids', size='2mm', bendStyle=0, capStyle=0, capStyle=0)
					TraceStyle(name='5 Grids', size='5mm', bendStyle=0, capStyle=0, capStyle=0)
				$end 'TraceStyles'
				'current via style'='PlanarEMVia'
				'current pin style'=''
				MajorColor=14599364
				MinorColor=15391450
				ShowGrid=true
				PageExtent(-0.1, -0.1, 0.1, 0.1)
				'background color'=16777215
				DefaultToSketchMode=true
				fillMode=false
				DocVisibilityFlag=962
				FastViewTransforms=true
				StartingHierarchyLevel=0
				EndingHierarchyLevel=-1
				SingleLevelView=false
				DesignMode=1
				Is2dRendering=false
				'show connection points'=false
				'draw rats'=false
				'display vertex labels'=false
				ColorByNet=false
				'display package graphics'=false
				'rectangle description'=0
				snaptoport=true
				autoplacecomp=false
				'sym footprint scaling'=0.25
				AutoScale=true
				'measure display digits'=3
				'display measure units'=false
				SuppressPads=true
				AntiPadsOption=1
				TextIsVisible=true
				'primary selection color'=255
				'secondary selection color'=3289780
				'preview selection'=false
				AllowDragOnFirstClick=false
				PinConnectivityPopup=false
				CreatePortsOnComp=false
				OptionUseNamingConvention_PadPort=false
				OptionNamingConvention_PadPort='$REFDES_$PINNAME_$NETNAME'
				OptionUseNamingConvention_EdgePort=false
				OptionNamingConvention_EdgePort='$NETNAME'
				OptionUseNamingConvention_PointPort=false
				OptionNamingConvention_PointPort='$POSTERM_LAYER_$NEGTERM_LAYER'
				OptionUseNamingConvention_PinGroup=false
				OptionNamingConvention_PinGroup='$REFDES_GROUP_$NETNAME'
				OptionUseNamingConvention_PinGroupPort=false
				OptionNamingConvention_PinGroupPort='$REFDES_$GROUPNAME_$NETNAME'
				OptionUseNamingConvention_PointISource=false
				OptionNamingConvention_PointISource='I_$POSTERM_NETNAME'
				OptionUseNamingConvention_PointVSource=false
				OptionNamingConvention_PointVSource='V_$POSTERM_NETNAME'
				OptionUseNamingConvention_PointVProbe=false
				OptionNamingConvention_PointVProbe='VP_$POSTERM_NETNAME'
				OptionUseNamingConvention_PointDCTerm=false
				OptionNamingConvention_PointDCTerm='DCT_$NETNAME'
				OptionUseNamingConvention_PinISource=false
				OptionNamingConvention_PinISource='I_$REFDES_$NETNAME'
				OptionUseNamingConvention_PinVSource=false
				OptionNamingConvention_PinVSource='V_$REFDES_$NETNAME'
				OptionUseNamingConvention_PinVProbe=false
				OptionNamingConvention_PinVProbe='VP_$REFDES_$NETNAME'
				OptionUseNamingConvention_PinDCTerm=false
				OptionNamingConvention_PinDCTerm='DCT_$REFDES_$NETNAME'
				OptionUseNamingConvention_GroupISource=false
				OptionNamingConvention_GroupISource='I_$REFDES_$NETNAME'
				OptionUseNamingConvention_GroupVSource=false
				OptionNamingConvention_GroupVSource='V_$REFDES_$NETNAME'
				OptionUseNamingConvention_GroupVProbe=false
				OptionNamingConvention_GroupVProbe='VP_$REFDES_$NETNAME'
				OptionUseNamingConvention_GroupDCTerm=false
				OptionNamingConvention_GroupDCTerm='DCT_$REFDES_$NETNAME'
				OptionUseNamingConvention_NCPortInstPort=false
				OptionNamingConvention_NCPortInstPort='$REFDES_$PORTNAME_$TERMNAME'
				useFixedDrawingResolution=false
				DrawingResolution='0.002mm'
				$begin 'ViewConfigs'
					ViewConfigsCurrent=''
				$end 'ViewConfigs'
				currentTextStyle=0
				currentTraceStyle=0
				prevBounds(-3.13238739967346, -1, 3.13238739967346, 1)
				prevMapFactor(434.598672158586, 291.703412664047)
				prevOrigin(-0.171657264232635, 0.0045267497189343)
				prevViewExtent(0.338243097066879, 0.00685627944767475)
				prevZoomScale=1
				$begin 'Animation'
					LabelColor(R=230, G=230, B=230)
					FontName='Arial'
					FontHeight=30
					FontWeight=400
				$end 'Animation'
			$end 'TopLayout'
		$end 'Instance'
		$begin 'Instance'
			DesignEditor='cutout3'
			ID='3'
			$begin 'PlanarEMItem'
				Editor3D=true
				$begin 'PostProcessing'
					DesignInstanceID=9
					$begin 'WindowPosition'
						$begin 'EditorWindow'
							Circuit(Schematic(), Layout(View(WindowPos(5, -1, -1, -9, -38, 96, 96, 997, 381), Extent(-3.7564103603363, -1, 3.7564103603363, 1, 4237.22912549609, 4223.92680292576, -0.0571618229150772, 0.0458379164338112, 0.207210883498192, 0.0551619436591864, 1), ViewingXfm(-3.7564103603363, 3.7564103603363, -1, 1, -0.999996185302734, 8.27048301696777, 36.2568817138672, 0, 0, 0, 0, 36.2568817138672, 0, 0, 0, 0, 36.2568817138672, 0, -1.68390083312988, -0.661939859390259, -3.67221856117249, 1))), Layout())
						$end 'EditorWindow'
					$end 'WindowPosition'
					$begin 'ReportSetup'
						$begin 'ReportManager'
							$begin 'Reports'
							$end 'Reports'
							NextUniqueID=0
							MoveBackwards=false
							$begin 'NextVersID'
								NextUniqueID=0
								MoveBackwards=false
							$end 'NextVersID'
						$end 'ReportManager'
						$begin 'Reports'
						$end 'Reports'
						$begin 'ReportsWindowInfoList'
						$end 'ReportsWindowInfoList'
					$end 'ReportSetup'
				$end 'PostProcessing'
				$begin 'Properties'
				$end 'Properties'
				$begin 'UserDefinedDocument'
					$begin 'Data'
					$end 'Data'
				$end 'UserDefinedDocument'
			$end 'PlanarEMItem'
			$begin 'TopLayout'
				DefaultUnits='mm'
				DefaultAngleUnits='deg'
				MajorSize='10mm'
				MinorSize='1mm'
				PixelSnapTolerance=20
				SnapAcrossHierarchy=true
				SnapTargetVertex_on=false
				SnapTargetEdgeCenter_on=false
				SnapTargetObjCenter_on=false
				SnapTargetEdge_on=false
				SnapTargetElecConnection_on=true
				SnapTargetIntersection_on=false
				SnapTargetGrid_on=false
				SnapSourceVertex_on=true
				SnapSourceEdgeCenter_on=false
				SnapSourceObjCenter_on=false
				SnapSourceEdge_on=false
				SnapSourceElecConnection_on=true
				ConstrainToGrid=false
				DirectionConstraint=0
				defaultholesize='25mil'
				anglesnap='5deg'
				$begin 'NamingConvention'
					OptionUseNamingConvention_PadPort=false
					OptionNamingConvention_PadPort='$REFDES_$PINNAME_$NETNAME'
					OptionUseNamingConvention_EdgePort=false
					OptionNamingConvention_EdgePort='$NETNAME'
					OptionUseNamingConvention_PointPort=false
					OptionNamingConvention_PointPort='$POSTERM_LAYER_$NEGTERM_LAYER'
					OptionUseNamingConvention_PinGroup=false
					OptionNamingConvention_PinGroup='$REFDES_GROUP_$NETNAME'
					OptionUseNamingConvention_PinGroupPort=false
					OptionNamingConvention_PinGroupPort='$REFDES_$GROUPNAME_$NETNAME'
					OptionUseNamingConvention_PointISource=false
					OptionNamingConvention_PointISource='I_$POSTERM_NETNAME'
					OptionUseNamingConvention_PointVSource=false
					OptionNamingConvention_PointVSource='V_$POSTERM_NETNAME'
					OptionUseNamingConvention_PointVProbe=false
					OptionNamingConvention_PointVProbe='VP_$POSTERM_NETNAME'
					OptionUseNamingConvention_PointDCTerm=false
					OptionNamingConvention_PointDCTerm='DCT_$NETNAME'
					OptionUseNamingConvention_PinISource=false
					OptionNamingConvention_PinISource='I_$REFDES_$NETNAME'
					OptionUseNamingConvention_PinVSource=false
					OptionNamingConvention_PinVSource='V_$REFDES_$NETNAME'
					OptionUseNamingConvention_PinVProbe=false
					OptionNamingConvention_PinVProbe='VP_$REFDES_$NETNAME'
					OptionUseNamingConvention_PinDCTerm=false
					OptionNamingConvention_PinDCTerm='DCT_$REFDES_$NETNAME'
					OptionUseNamingConvention_GroupISource=false
					OptionNamingConvention_GroupISource='I_$REFDES_$NETNAME'
					OptionUseNamingConvention_GroupVSource=false
					OptionNamingConvention_GroupVSource='V_$REFDES_$NETNAME'
					OptionUseNamingConvention_GroupVProbe=false
					OptionNamingConvention_GroupVProbe='VP_$REFDES_$NETNAME'
					OptionUseNamingConvention_GroupDCTerm=false
					OptionNamingConvention_GroupDCTerm='DCT_$REFDES_$NETNAME'
					OptionUseNamingConvention_NCPortInstPort=false
					OptionNamingConvention_NCPortInstPort='$REFDES_$PORTNAME_$TERMNAME'
				$end 'NamingConvention'
				$begin 'TextStyles'
					TextStyle(N='<DefaultAnnotation>', F='Arial', Hght=12, Scale=false)
					TextStyle(N='<DefaultPlotter>', Plot=true, F='RomanSimplex', Hght=5, HghtUnt='mm')
					TextStyle(N='<DefaultMeasure>', Plot=true, F='RomanSimplex', Hght=1, HghtUnt='mm')
				$end 'TextStyles'
				$begin 'TraceStyles'
					TraceStyle(name='Half Grid', size='0.5mm', bendStyle=0, capStyle=0, capStyle=0)
					TraceStyle(name='1 Grid', size='1mm', bendStyle=0, capStyle=0, capStyle=0)
					TraceStyle(name='2 Grids', size='2mm', bendStyle=0, capStyle=0, capStyle=0)
					TraceStyle(name='5 Grids', size='5mm', bendStyle=0, capStyle=0, capStyle=0)
				$end 'TraceStyles'
				'current via style'='PlanarEMVia'
				'current pin style'=''
				MajorColor=14599364
				MinorColor=15391450
				ShowGrid=true
				PageExtent(-0.1, -0.1, 0.1, 0.1)
				'background color'=16777215
				DefaultToSketchMode=false
				fillMode=false
				DocVisibilityFlag=962
				FastViewTransforms=true
				StartingHierarchyLevel=0
				EndingHierarchyLevel=-1
				SingleLevelView=false
				DesignMode=1
				Is2dRendering=false
				'show connection points'=false
				'draw rats'=true
				'display vertex labels'=false
				ColorByNet=false
				'display package graphics'=false
				'rectangle description'=0
				snaptoport=true
				autoplacecomp=false
				'sym footprint scaling'=2.66954
				AutoScale=true
				'measure display digits'=3
				'display measure units'=false
				SuppressPads=true
				AntiPadsOption=0
				TextIsVisible=true
				'primary selection color'=255
				'secondary selection color'=3289780
				'preview selection'=false
				AllowDragOnFirstClick=false
				PinConnectivityPopup=true
				CreatePortsOnComp=false
				OptionUseNamingConvention_PadPort=false
				OptionNamingConvention_PadPort='$REFDES_$PINNAME_$NETNAME'
				OptionUseNamingConvention_EdgePort=false
				OptionNamingConvention_EdgePort='$NETNAME'
				OptionUseNamingConvention_PointPort=false
				OptionNamingConvention_PointPort='$POSTERM_LAYER_$NEGTERM_LAYER'
				OptionUseNamingConvention_PinGroup=false
				OptionNamingConvention_PinGroup='$REFDES_GROUP_$NETNAME'
				OptionUseNamingConvention_PinGroupPort=false
				OptionNamingConvention_PinGroupPort='$REFDES_$GROUPNAME_$NETNAME'
				OptionUseNamingConvention_PointISource=false
				OptionNamingConvention_PointISource='I_$POSTERM_NETNAME'
				OptionUseNamingConvention_PointVSource=false
				OptionNamingConvention_PointVSource='V_$POSTERM_NETNAME'
				OptionUseNamingConvention_PointVProbe=false
				OptionNamingConvention_PointVProbe='VP_$POSTERM_NETNAME'
				OptionUseNamingConvention_PointDCTerm=false
				OptionNamingConvention_PointDCTerm='DCT_$NETNAME'
				OptionUseNamingConvention_PinISource=false
				OptionNamingConvention_PinISource='I_$REFDES_$NETNAME'
				OptionUseNamingConvention_PinVSource=false
				OptionNamingConvention_PinVSource='V_$REFDES_$NETNAME'
				OptionUseNamingConvention_PinVProbe=false
				OptionNamingConvention_PinVProbe='VP_$REFDES_$NETNAME'
				OptionUseNamingConvention_PinDCTerm=false
				OptionNamingConvention_PinDCTerm='DCT_$REFDES_$NETNAME'
				OptionUseNamingConvention_GroupISource=false
				OptionNamingConvention_GroupISource='I_$REFDES_$NETNAME'
				OptionUseNamingConvention_GroupVSource=false
				OptionNamingConvention_GroupVSource='V_$REFDES_$NETNAME'
				OptionUseNamingConvention_GroupVProbe=false
				OptionNamingConvention_GroupVProbe='VP_$REFDES_$NETNAME'
				OptionUseNamingConvention_GroupDCTerm=false
				OptionNamingConvention_GroupDCTerm='DCT_$REFDES_$NETNAME'
				OptionUseNamingConvention_NCPortInstPort=false
				OptionNamingConvention_NCPortInstPort='$REFDES_$PORTNAME_$TERMNAME'
				useFixedDrawingResolution=false
				DrawingResolution='0.002mm'
				$begin 'ViewConfigs'
					ViewConfigsCurrent=''
				$end 'ViewConfigs'
				currentTextStyle=0
				currentTraceStyle=0
				prevBounds(-3.7564103603363, -1, 3.7564103603363, 1)
				prevMapFactor(4237.22912549609, 4223.92680292576)
				prevOrigin(-0.0571618229150772, 0.0458379164338112)
				prevViewExtent(0.207210883498192, 0.0551619436591864)
				prevZoomScale=1
				$begin 'Animation'
					LabelColor(R=230, G=230, B=230)
					FontName='Arial'
					FontHeight=30
					FontWeight=400
				$end 'Animation'
			$end 'TopLayout'
		$end 'Instance'
		$begin 'Instance'
			DesignEditor='Icepak_6LR'
			ID='2'
			$begin 'IcepakDesignInstance'
				DesignInstanceID=6
				$begin 'WindowPosition'
					$begin 'EditorWindow'
						Circuit(Editor3d(View('View Orientation Gadget'=1, WindowPos(3, -1, -1, -9, -38, 96, 96, 997, 381), OrientationMatrix(0.0688778236508369, -0.0397666320204735, 0.0562385097146034, 0, 0.0688778236508369, 0.0397666320204735, -0.0562385097146034, 0, 0, 0.0795332565903664, 0.0562385097146034, 0, 0, -0.0302830822765827, -6.05137872695923, 1, 0, -2.11140584945679, 2.11140584945679, -1, 1, 2.39038276672363, 9.66954803466797), Drawings[10: 'Board_w_cmp_008_SMask_Top_Outline', 'Board_w_cmp_000_SMask_Bot_Outline', 'Board_w_cmp_001_L4_Outline', 'Board_w_cmp_002_Dile3_Outline', 'Board_w_cmp_003_L3_Outline', 'Board_w_cmp_004_Diel2_Outline', 'Board_w_cmp_005_L2_Outline', 'Board_w_cmp_006_Diel1_Outline', 'Board_w_cmp_007_L1_Outline', 'Board_w_cmp1:'], 'View Data'('Render Mode'=1, 'Show Ruler'=1, 'Coordinate Systems View Mode'=1, 'CS Triad View Mode'=0, 'Render Facets'=1, GridVisible=1, GridAutoAdjust=1, GridAutoExtents=1, GridType='Rect', GridStyle='Line', NumPixels=30, dXForGrid=2, dYForGrid=2, dZForGrid=2, dRForGrid=2, dThetaForGrid=10), ClipPlanes(ClipPlaneOptions(DisableWhenDrawingNewPlane=true, ForceOpqaueForUnclipped=false, ShowClipped=false, Transparency=0, HandleColor=16776960)))))
					$end 'EditorWindow'
				$end 'WindowPosition'
				$begin 'ReportSetup'
					$begin 'ReportManager'
						$begin 'Reports'
						$end 'Reports'
						NextUniqueID=0
						MoveBackwards=false
						$begin 'NextVersID'
							NextUniqueID=0
							MoveBackwards=false
						$end 'NextVersID'
					$end 'ReportManager'
					$begin 'Reports'
					$end 'Reports'
					$begin 'ReportsWindowInfoList'
					$end 'ReportsWindowInfoList'
				$end 'ReportSetup'
				$begin 'Properties'
				$end 'Properties'
				$begin 'UserDefinedDocument'
					$begin 'Data'
					$end 'Data'
				$end 'UserDefinedDocument'
			$end 'IcepakDesignInstance'
		$end 'Instance'
		$begin 'SODInfo'
			$begin 'FlipChip_TopBot'
				$begin 'CosimDefinition'
					CosimDefName='DefaultNetlist'
					$begin 'SODInstanceMap'
					$end 'SODInstanceMap'
					SODComponentList()
				$end 'CosimDefinition'
			$end 'FlipChip_TopBot'
			$begin 'A36095-045'
				$begin 'CosimDefinition'
					CosimDefName='DefaultNetlist'
					$begin 'SODInstanceMap'
					$end 'SODInstanceMap'
					SODComponentList()
				$end 'CosimDefinition'
				$begin 'CosimDefinition'
					CosimDefName='DefaultNetlist_1'
					$begin 'SODInstanceMap'
					$end 'SODInstanceMap'
					SODComponentList()
				$end 'CosimDefinition'
			$end 'A36095-045'
			$begin 'A36096-108'
				$begin 'CosimDefinition'
					CosimDefName='DefaultNetlist'
					$begin 'SODInstanceMap'
					$end 'SODInstanceMap'
					SODComponentList()
				$end 'CosimDefinition'
				$begin 'CosimDefinition'
					CosimDefName='DefaultNetlist_1'
					$begin 'SODInstanceMap'
					$end 'SODInstanceMap'
					SODComponentList()
				$end 'CosimDefinition'
			$end 'A36096-108'
			$begin 'A36096-030'
				$begin 'CosimDefinition'
					CosimDefName='DefaultNetlist'
					$begin 'SODInstanceMap'
					$end 'SODInstanceMap'
					SODComponentList()
				$end 'CosimDefinition'
				$begin 'CosimDefinition'
					CosimDefName='DefaultNetlist_1'
					$begin 'SODInstanceMap'
					$end 'SODInstanceMap'
					SODComponentList()
				$end 'CosimDefinition'
			$end 'A36096-030'
			$begin 'A36096-046'
				$begin 'CosimDefinition'
					CosimDefName='DefaultNetlist'
					$begin 'SODInstanceMap'
					$end 'SODInstanceMap'
					SODComponentList()
				$end 'CosimDefinition'
				$begin 'CosimDefinition'
					CosimDefName='DefaultNetlist_1'
					$begin 'SODInstanceMap'
					$end 'SODInstanceMap'
					SODComponentList()
				$end 'CosimDefinition'
			$end 'A36096-046'
			$begin '602433-081'
				$begin 'CosimDefinition'
					CosimDefName='DefaultNetlist'
					$begin 'SODInstanceMap'
					$end 'SODInstanceMap'
					SODComponentList()
				$end 'CosimDefinition'
				$begin 'CosimDefinition'
					CosimDefName='DefaultNetlist_1'
					$begin 'SODInstanceMap'
					$end 'SODInstanceMap'
					SODComponentList()
				$end 'CosimDefinition'
			$end '602433-081'
			$begin '644066-030'
				$begin 'CosimDefinition'
					CosimDefName='DefaultNetlist'
					$begin 'SODInstanceMap'
					$end 'SODInstanceMap'
					SODComponentList()
				$end 'CosimDefinition'
				$begin 'CosimDefinition'
					CosimDefName='DefaultNetlist_1'
					$begin 'SODInstanceMap'
					$end 'SODInstanceMap'
					SODComponentList()
				$end 'CosimDefinition'
			$end '644066-030'
			$begin '602433-075'
				$begin 'CosimDefinition'
					CosimDefName='DefaultNetlist'
					$begin 'SODInstanceMap'
					$end 'SODInstanceMap'
					SODComponentList()
				$end 'CosimDefinition'
				$begin 'CosimDefinition'
					CosimDefName='DefaultNetlist_1'
					$begin 'SODInstanceMap'
					$end 'SODInstanceMap'
					SODComponentList()
				$end 'CosimDefinition'
			$end '602433-075'
			$begin '644066-115'
				$begin 'CosimDefinition'
					CosimDefName='DefaultNetlist'
					$begin 'SODInstanceMap'
					$end 'SODInstanceMap'
					SODComponentList()
				$end 'CosimDefinition'
				$begin 'CosimDefinition'
					CosimDefName='DefaultNetlist_1'
					$begin 'SODInstanceMap'
					$end 'SODInstanceMap'
					SODComponentList()
				$end 'CosimDefinition'
			$end '644066-115'
			$begin 'A36096-027'
				$begin 'CosimDefinition'
					CosimDefName='DefaultNetlist'
					$begin 'SODInstanceMap'
					$end 'SODInstanceMap'
					SODComponentList()
				$end 'CosimDefinition'
				$begin 'CosimDefinition'
					CosimDefName='DefaultNetlist_1'
					$begin 'SODInstanceMap'
					$end 'SODInstanceMap'
					SODComponentList()
				$end 'CosimDefinition'
			$end 'A36096-027'
			$begin 'A93548-056'
				$begin 'CosimDefinition'
					CosimDefName='DefaultNetlist'
					$begin 'SODInstanceMap'
					$end 'SODInstanceMap'
					SODComponentList()
				$end 'CosimDefinition'
				$begin 'CosimDefinition'
					CosimDefName='DefaultNetlist_1'
					$begin 'SODInstanceMap'
					$end 'SODInstanceMap'
					SODComponentList()
				$end 'CosimDefinition'
			$end 'A93548-056'
			$begin 'A93548-014'
				$begin 'CosimDefinition'
					CosimDefName='DefaultNetlist'
					$begin 'SODInstanceMap'
					$end 'SODInstanceMap'
					SODComponentList()
				$end 'CosimDefinition'
				$begin 'CosimDefinition'
					CosimDefName='DefaultNetlist_1'
					$begin 'SODInstanceMap'
					$end 'SODInstanceMap'
					SODComponentList()
				$end 'CosimDefinition'
			$end 'A93548-014'
			$begin 'A93549-023'
				$begin 'CosimDefinition'
					CosimDefName='DefaultNetlist'
					$begin 'SODInstanceMap'
					$end 'SODInstanceMap'
					SODComponentList()
				$end 'CosimDefinition'
				$begin 'CosimDefinition'
					CosimDefName='DefaultNetlist_1'
					$begin 'SODInstanceMap'
					$end 'SODInstanceMap'
					SODComponentList()
				$end 'CosimDefinition'
			$end 'A93549-023'
			$begin 'A93548-034'
				$begin 'CosimDefinition'
					CosimDefName='DefaultNetlist'
					$begin 'SODInstanceMap'
					$end 'SODInstanceMap'
					SODComponentList()
				$end 'CosimDefinition'
				$begin 'CosimDefinition'
					CosimDefName='DefaultNetlist_1'
					$begin 'SODInstanceMap'
					$end 'SODInstanceMap'
					SODComponentList()
				$end 'CosimDefinition'
			$end 'A93548-034'
			$begin 'A93548-202'
				$begin 'CosimDefinition'
					CosimDefName='DefaultNetlist'
					$begin 'SODInstanceMap'
					$end 'SODInstanceMap'
					SODComponentList()
				$end 'CosimDefinition'
				$begin 'CosimDefinition'
					CosimDefName='DefaultNetlist_1'
					$begin 'SODInstanceMap'
					$end 'SODInstanceMap'
					SODComponentList()
				$end 'CosimDefinition'
			$end 'A93548-202'
			$begin 'C83410-012'
				$begin 'CosimDefinition'
					CosimDefName='DefaultNetlist'
					$begin 'SODInstanceMap'
					$end 'SODInstanceMap'
					SODComponentList()
				$end 'CosimDefinition'
				$begin 'CosimDefinition'
					CosimDefName='DefaultNetlist_1'
					$begin 'SODInstanceMap'
					$end 'SODInstanceMap'
					SODComponentList()
				$end 'CosimDefinition'
			$end 'C83410-012'
			$begin 'E53905-001'
				$begin 'CosimDefinition'
					CosimDefName='DefaultNetlist'
					$begin 'SODInstanceMap'
					$end 'SODInstanceMap'
					SODComponentList()
				$end 'CosimDefinition'
			$end 'E53905-001'
			$begin 'E16347-001'
				$begin 'CosimDefinition'
					CosimDefName='DefaultNetlist'
					$begin 'SODInstanceMap'
					$end 'SODInstanceMap'
					SODComponentList()
				$end 'CosimDefinition'
				$begin 'CosimDefinition'
					CosimDefName='DefaultNetlist_1'
					$begin 'SODInstanceMap'
					$end 'SODInstanceMap'
					SODComponentList()
				$end 'CosimDefinition'
			$end 'E16347-001'
			$begin 'E78606-001'
				$begin 'CosimDefinition'
					CosimDefName='DefaultNetlist'
					$begin 'SODInstanceMap'
					$end 'SODInstanceMap'
					SODComponentList()
				$end 'CosimDefinition'
				$begin 'CosimDefinition'
					CosimDefName='DefaultNetlist_1'
					$begin 'SODInstanceMap'
					$end 'SODInstanceMap'
					SODComponentList()
				$end 'CosimDefinition'
			$end 'E78606-001'
			$begin 'cutout3'
				$begin 'CosimDefinition'
					CosimDefName='DefaultNetlist'
					$begin 'SODInstanceMap'
					$end 'SODInstanceMap'
					SODComponentList()
				$end 'CosimDefinition'
			$end 'cutout3'
		$end 'SODInfo'
	$end 'DataInstances'
	$begin 'WBSystemIDToDesignInstanceIDMap'
	$end 'WBSystemIDToDesignInstanceIDMap'
	$begin 'WBSysIDSysDetails'
	$end 'WBSysIDSysDetails'
	$begin 'WBConnIDConnDetails'
	$end 'WBConnIDConnDetails'
	$begin 'WBMaterialGuidDetails'
		WBMaterialGuidMap()
	$end 'WBMaterialGuidDetails'
	$begin 'MinervaProjectSettingsBlk'
		MinervaRemoteFilePath=''
		FolderContainerString=''
	$end 'MinervaProjectSettingsBlk'
$end 'AnsoftProject'
$begin 'AllReferencedFilesForProject'
$begin 'Design_5.setup/NativeGeometryFiles'
NumFiles= 9
$begin 'x_b'
Design_5.setup/NativeGeometryFiles/0000043.x_b
BIN000000009657
**ABCDEFGHIJKLMNOPQRSTUVWXYZabcdefghijklmnopqrstuvwxyz**************************
**PARASOLID !"#$%&'()*+,-./:;<=>?@[\]^_`{|}~0123456789**************************
**PART1;
MC=unknown;
MC_MODEL=unknown;
MC_ID=unknown;
OS=unknown;
OS_RELEASE=unknown;
FRU=sdl_parasolid_customer_support;
APPL=Electronics Desktop;
SITE=unknown;
USER=unknown;
FORMAT=binary;
GUISE=transmit;
KEY=C:/Users/lvecchie/AppData/Local/Temp/Fil72E11672417359132673.setup/Design_5.setup/NativeGeometryFiles/0000043.x_b;
FILE=C:/Users/lvecchie/AppData/Local/Temp/Fil72E11672417359132673.setup/Design_5.setup/NativeGeometryFiles/0000043.x_b;
DATE=unknown;
**PART2;
SCH=SCH_3501210_35102;
USFLD_SIZE=0;
**PART3;
**END_OF_HEADER*****************************************************************
B3   : TRANSMIT FILE created by modeller version 3501210   SCH_3501210_35102_13006      PART_XMT_BLOCK	Part list	n_entries   dindex_map_offset   d	index_mapR  schema_embedding_mapR  mesh_offset_data  entries                  $CCCIlattice  CCCImesh Ipolyline CCCCCCCDIowner CCCIboundary_lattice  CCCIboundary_mesh Iboundary_polyline CCCAindex_map_offset   dA	index_mapR  Anode_id_index_mapR  Aschema_embedding_mapR  Achild  Alowest_node_id   dAmesh_offset_data  Z                 @@:0yE>      	 
                                      @@:0yE>                           Q                F CI	list_type   uI
notransmit   lCCCDCCDIfinger_index   dIfinger_block CZ                                                                  	CCCCCCIframe  CAowner  Z          V             n J CIindex_map_offset   dCCZ                                Q                Q                P CCCCCDIlegal_owners   lCZ       D                        S          @@O      SDL/TYSA_DENSITYP     ! " (#                     T     UNIT=mmO    " AEDT_EntityName_V1P     # $ (#                     S     {Gz?O    $ AEDT_ExtentScale_V1Q        %  &    ' F                  ( (         )   *  2 	 h    + ,   +1AC1AC                                    ?                 
 l    - .   +1AC1AC                             ?  W    / 0  1AC1AC?               *  1  V   b   2   n3  4 .         5 6  7 8   n Q    5    9  :  ; <  = >  6  ? @ A  B C  D + 7 
   < E  F G   n  8 *      G 1AC1AC?a2U0*#? G +    7 8 H 1AC?1AC?a2U0*#? H ,    F G I 1AC?1ACa2U0*#? F    J 3 7 K H   n  I -    K H L 1AC1ACa2U0*#? K    M N F / I   n  L Z    O I P 1AC1AC         O P   Q R S  L   n  P Y    S L 0 1AC?1AC         S N   T U V O P   n  0 X    V P  1AC?1AC?         V L   W X / S 0   n Q    W    9 V Y  Z T  [ \  X  ? A @ V E 4  ] - / J   Z B K V    n Q    Z    9 / ^  M W  _ `  B  a b D / 6 C  c - a ]    B d   b  a N B O c e   + D  a B N  f g  h - C \   i   n6 4 - j     c  k l m / b e  A - k A    c n   l  k o c V A p   - m  k c o O q r  b - e H   ;   nb r  s     A  ? 6 X / l p   + ? `    X t   p B   u   nA g v w    Q    u    9 p x  y z  { |  g    y   nf } p ~     v D   z   n] p r      w T    p  s  +1AC?1AC?                                U    v  w  +1AC?1AC                      ?         s S    e w j  +1AC1AC?                               j i    C s   +1AC1AC?                             ?  j    4 j .  +1AC?1AC?                             ? 4 _      nE  C      . k      
  +1AC?1AC                             ?Q        9 4   2 i     E    ] 7 X 4   +  c    U )      U E F     - ]   E U V o v  l +    h  7    @ +  !    f    h   f   @    +     f F  }   +        n  }      @  ? X 6 7 h    -        nh -      Q        9          - [      nN C  
      /     ~   -        1AC?a2U0*#?      ?                 ~ .    g    -1AC        a2U0*#?              ?         0        +1AC?        a2U0*#?              ?         1    }    +       1ACa2U0*#?      ?                 }       n  g       V    r    +1AC1AC              ?                 r F      nq v e     Q        9 r   z ;     q   3 R S m r   +  >    q +   3    q F U    + R   q  O N -  m -    R 3 K  }   - N  a D b K R -  f + f    h K D g   + U   ]  S 3   o - o  k m l S ] v  q - + 7      n d   	 +   d 1 Q     {   9 +          "      nn +    +  n + 1  d ^      n+ t a   +  + t 1  1 8          )  ) d      nt    , +  t  1 Q     x   9 )         t a      nd ) ?   +  d ) 1 2 , g    )  	  +1AC?1AC              ?                             ?        2  f    t  ,  +1AC?1AC?                      ?                              2  e    d    +1AC1AC?                                                   2  R    n    +                                            ?      ?                 n ?      n  k   -    1 2  )        +               a2U0*#?                     ?      ?                Q     }   9 n    2    P    9   (#                     Q     @    n    x   Q     |   9         Q    2 ~   9         T     ATTRIB_XACIS_IDT     344Q     q      2     T     ATTRIB_XACIS_IDT     345P       (#                     Q     p    +       Q     r    4       R     2   Q     s    C  i     R     3   Q    i    9 C        Q     t    -       R     4   Q        9 -   i     R     5   T     ATTRIB_XACIS_IDT     348T     ATTRIB_XACIS_IDT     347Q     o    d       R     /   Q     z   9 d        Q     n    t       R     .   Q     y   9 t        Q     m    )       R     -   Q     Q    O  Q     R     ,   Q    Q    9 O   T     Q     O    S  T Y    R     E   Q    T    9 S   W Q    Q    Y M    V  W ^    R     D   Q    ^ K    /  Z  Y   R     C   Q     I    e  ;  ^   R     B   Q    ;    9 e    5    Q     G    r       R     =   Q     E    v  z x    R     <   Q    z    9 v   u     Q    x C    p  u     R     ;   R     :   T     ATTRIB_XACIS_IDT     354T     ATTRIB_XACIS_IDT     356T     ATTRIB_XACIS_IDT     363Q        9    Q     T     ATTRIB_XACIS_IDT     364Q        #        Q        9         T     AnsoftSolveInsideT     1Q        9         T     AnsoftShellElementT     0Q        9         T     AnsoftShellElementThicknessT     nan Q        9         T     AnsoftReferenceTemperatureT     20celQ        9   &      T     AnsoftTransparencyT     0.80000000000000004Q    &           T     AnsoftSuppressedForPhysicsT     FalseP       h                      S     ???O     SDL/TYSA_COLOUR_2P    #   (#                       Q     w          T     Steel-oxidised-surfaceP      (#                        Q     v          T 
   SolderMaskQ     u   9      T !   Board_w_cmp_008_SMask_Top_OutlineQ              T    ATTRIB_XACIS_IDT    6P      	(#                     Q           
 R           Q    
    g  y   R    +   Q    y    9 g 
  u  Q            
 R    9   Q             R    6   Q        9      Q        }   :  R    7   Q        9 }   y  Q    :       5  R    8   Q        7  < :  R    >   Q    <    9 7  5 J  Q        F  J  R    ?   Q    J    9 F  < M   !Q        K  M   "R    @   Q    M    9 K  J Z  #$Q     $         %R    "A   R    %0   T    #ATTRIB_XACIS_IDT    $360T     ATTRIB_XACIS_IDT    !359T    ATTRIB_XACIS_IDT    358T    ATTRIB_XACIS_IDT    351T    ATTRIB_XACIS_IDT    350T    ATTRIB_XACIS_IDT    352O    	AEDT_BODYFlagGroupColor_V1O    AEDT_MaterialName_V1O     AEDT_SurfaceMaterial_V1T     ATTRIB_XACIS_IDT     340T     ATTRIB_XACIS_IDT     341O     AEDT_EntityID_V1T     ATTRIB_XACIS_IDT     343R     1   O     AEDT_GenericNameProperty_V1T     ATTRIB_XACIS_IDT     339T     ATTRIB_XACIS_IDT     342T     ATTRIB_XACIS_IDT     355T     ATTRIB_XACIS_IDT     349T     ATTRIB_XACIS_IDT     346T    { ATTRIB_XACIS_IDT    | 353T    _ ATTRIB_XACIS_IDT    ` 361T    [ ATTRIB_XACIS_IDT    \ 362T    = ATTRIB_XACIS_IDT    > 357 * ;         S J    (              &              P    % &'Q             T !   ' Board_w_cmp_008_SMask_Top_OutlineO    'SDL/TYSA_NAME  $end 'x_b'
$begin 'x_b'
Design_5.setup/NativeGeometryFiles/0000070.x_b
BIN000000009632
**ABCDEFGHIJKLMNOPQRSTUVWXYZabcdefghijklmnopqrstuvwxyz**************************
**PARASOLID !"#$%&'()*+,-./:;<=>?@[\]^_`{|}~0123456789**************************
**PART1;
MC=unknown;
MC_MODEL=unknown;
MC_ID=unknown;
OS=unknown;
OS_RELEASE=unknown;
FRU=sdl_parasolid_customer_support;
APPL=Electronics Desktop;
SITE=unknown;
USER=unknown;
FORMAT=binary;
GUISE=transmit;
KEY=C:/Users/lvecchie/AppData/Local/Temp/Fil72E11672417359132673.setup/Design_5.setup/NativeGeometryFiles/0000070.x_b;
FILE=C:/Users/lvecchie/AppData/Local/Temp/Fil72E11672417359132673.setup/Design_5.setup/NativeGeometryFiles/0000070.x_b;
DATE=unknown;
**PART2;
SCH=SCH_3501210_35102;
USFLD_SIZE=0;
**PART3;
**END_OF_HEADER*****************************************************************
B3   : TRANSMIT FILE created by modeller version 3501210   SCH_3501210_35102_13006      PART_XMT_BLOCK	Part list	n_entries   dindex_map_offset   d	index_mapR  schema_embedding_mapR  mesh_offset_data  entries                  $CCCIlattice  CCCImesh Ipolyline CCCCCCCDIowner CCCIboundary_lattice  CCCIboundary_mesh Iboundary_polyline CCCAindex_map_offset   dA	index_mapR  Anode_id_index_mapR  Aschema_embedding_mapR  Achild  Alowest_node_id   dAmesh_offset_data  Z                 @@:0yE>    	  
                                       @@:0yE>                           Q                F CI	list_type   uI
notransmit   lCCCDCCDIfinger_index   dIfinger_block CZ                                                                  	CCCCCCIframe  CAowner  Z          V             n J CIindex_map_offset   dCCZ                                Q                Q                P CCCCCDIlegal_owners   lCZ      ! D                        S          @@O    ! SDL/TYSA_DENSITYP     " # (#                     T     UNIT=mmO    # AEDT_EntityName_V1P     $ % (#                     S     {Gz?O    % AEDT_ExtentScale_V1Q        &  '    ( F                  ) )  	       *   +  2 
     , -   +       1AC:]~?                            ?                      . /   +1AC1AC:]~?                     ?  {    0 1  1AC1AC:]~?       +  2  V      3   n4  5 /         6 7  8 9   n Q    6    :  ;  < =  > ?  7  @ A B  C D  E + 8 
   = F  G H   n  9 N      H 1AC1AC?o=1? H O    8 9 I 1AC?1AC?o=1? I P    G H J 1AC?1ACo=1? G    K 4 8 L I   n  J Q    L I M 1AC1ACo=1? L    N O G P J   n  M ~    P J Q 1AC1AC?:]~? P n   R C L S M   n  Q }    S M 1 1AC?1AC?:]~? S p   T U P V Q   n  1 |    V Q  1AC?1AC:]~? V r   W X S 0 1   n Q    W    : V Y  T Z  [ \  X  ] ^ _ V 4   ` - 0 t   Z a V     n Q    Z    : 0 b  W c  d e  a  f g h 0 O .  i - f b    g ,   g  f 4 a V i j   + h  f a 4 L k l   - O  m E n L a .  o + .    p   nO D q      i  r s ` 0 g j  n - r e    s t   s  r u i P n v  B - `  r i u V ^ w  g - j j   x   ng w v y     n  m O C 0 s v   + m     C z   C  m n E P 7 D  s - v l   <   nn j  {    Q    <    : v |  x 6  } ~  { z    v    -1AC        :]~?              ?         U    l  {  +       1ACo=1?      ?                  y     {   -        1AC?:]~?      ?                  f      nB  w       x    w  y  +1AC?        :]~?              ?        w h      n^  j      y w    j    +       1AC:]~?      ?                      D y   +1AC1AC?:]~?                     ? D       n7 5 .           5  /  +1AC?1AC?:]~?                     ? 5       nF  D      /         +1AC?1AC:]~?                     ?Q        : 5   3      F  ] _ ^ 8 U 5   + ]     X *   _  ] X F G     - ^  ] F X S ` w  u + U  @ B A S F 5  ^ -     k 8 _   A +  !    o       o   A q   + k    o G h l  _ +        n q l      A  @ U 7 8  q   - @     U    q       n .      Q        : q   p       S    q    -        1AC?o=1?      ?                  R        -1AC        o=1?              ?         T        +1AC?        o=1?              ?               no l      Q        :          o   k  L E   h + l       nk       Q        : l        P    :   (#                     Q     6    l       Q        :         T     ATTRIB_XACIS_IDT     43Q     8           T     ATTRIB_XACIS_IDT     42P       (#                     Q     :           R     R     "      nt ,  	  +  t , 2 Q        :         Q     d    t       R     K    t c      n  r 	  -    2 Q        : t    3    Q     g           R     L   Q        :         Q     i    w       R     U   Q        : w    x    Q     k    j  x  |   R     V   Q    x    : j    <    Q    | m    v  <     R     W   Q     o    P  R |    R     X   Q    R    : P   N T    Q     q    S  T  Y   R     ]   Q    T    : S   R W    Q    Y s    V  W  b   R     ^   Q    b u    0  Z Y    R     _   Q         *   b    R     `    *       n  ] 	 - +    2 Q        : *        Q                R     G           nz * @ 	  +  z * 2 Q        :         Q         z       R     H    z       n,  m 	  +  ,  2 Q        : z        Q         ,       R     I    , [      n z f 	 
 +   z 2 Q        : ,        Q           3     R     J   Q    3    :         Q         5       R     M   Q         D       R     N   Q        : D    p    Q         .  p     R     O   Q    p    : .        R     P   T     ATTRIB_XACIS_IDT     40T     ATTRIB_XACIS_IDT     39T     ATTRIB_XACIS_IDT     37T     ATTRIB_XACIS_IDT     34 2 \          * T     ATTRIB_XACIS_IDT     332      z    -1AC        :]~?      ?                              ?       2  v    t    +               :]~?                     ?      ?                2        -  -        1AC?:]~?                            ?                2 -     *  
  +1AC?        :]~?      ?                              ?       2  M        +               o=1?                     ?      ?                T     ATTRIB_XACIS_IDT     32Q        :         T     ATTRIB_XACIS_IDT     31Q     ;           Q                T     ATTRIB_XACIS_IDT     19P       (#                        Q        $   c     T 
    SolderMaskP    $   (#                       Q    c    :    Z    T     Steel-oxidised-surfaceQ        :  c c  T     AnsoftSolveInsideT    1Q       :     T    AnsoftShellElementT    0Q       :   	
T    AnsoftShellElementThicknessT    nan Q       :   T    	AnsoftReferenceTemperatureT    
20celQ       :  '   T    AnsoftTransparencyT    0.80000000000000004Q    '        T    AnsoftSuppressedForPhysicsT    FalseP    h                      S    ???O    SDL/TYSA_COLOUR_2O     AEDT_SurfaceMaterial_V1O     AEDT_MaterialName_V1Q     (         T !    Board_w_cmp_000_SMask_Bot_OutlineQ    '          Q     *    q    ;  R    F   Q    ; ,      6   R    Q   Q    .    8  = ;  R    Y   Q    =    : 8  6 K  Q    0    G  K  R    Z   Q    K    : G  = N   !Q    2    L  N   "R    [   Q    N    : L  K R  #$Q     4         %R    "\   R    %T   T    #ATTRIB_XACIS_IDT    $52T     ATTRIB_XACIS_IDT    !51T    ATTRIB_XACIS_IDT    50P      &(#                     R           O    &AEDT_BODYFlagGroupColor_V1T     ATTRIB_XACIS_IDT     54T     ATTRIB_XACIS_IDT     53T     ATTRIB_XACIS_IDT     47T     ATTRIB_XACIS_IDT     46T     ATTRIB_XACIS_IDT     45T     ATTRIB_XACIS_IDT     36T     ATTRIB_XACIS_IDT     35O     AEDT_EntityID_V1R     S   O     AEDT_GenericNameProperty_V1 E  m C O  o    -T     ATTRIB_XACIS_IDT     44T     ATTRIB_XACIS_IDT     41 B  @ 7 U P u    + u  r ` s S B    -T     ATTRIB_XACIS_IDT     38T    } ATTRIB_XACIS_IDT    ~ 48 4  f h g G X   k +T    d ATTRIB_XACIS_IDT    e 56T    [ ATTRIB_XACIS_IDT    \ 55T    > ATTRIB_XACIS_IDT    ? 49 + _       	  S J    )             '              P    & '(Q             T !   ( Board_w_cmp_000_SMask_Bot_OutlineO    (SDL/TYSA_NAME  $end 'x_b'
$begin 'x_b'
Design_5.setup/NativeGeometryFiles/0000097.x_b
BIN000000009614
**ABCDEFGHIJKLMNOPQRSTUVWXYZabcdefghijklmnopqrstuvwxyz**************************
**PARASOLID !"#$%&'()*+,-./:;<=>?@[\]^_`{|}~0123456789**************************
**PART1;
MC=unknown;
MC_MODEL=unknown;
MC_ID=unknown;
OS=unknown;
OS_RELEASE=unknown;
FRU=sdl_parasolid_customer_support;
APPL=Electronics Desktop;
SITE=unknown;
USER=unknown;
FORMAT=binary;
GUISE=transmit;
KEY=C:/Users/lvecchie/AppData/Local/Temp/Fil72E11672417359132673.setup/Design_5.setup/NativeGeometryFiles/0000097.x_b;
FILE=C:/Users/lvecchie/AppData/Local/Temp/Fil72E11672417359132673.setup/Design_5.setup/NativeGeometryFiles/0000097.x_b;
DATE=unknown;
**PART2;
SCH=SCH_3501210_35102;
USFLD_SIZE=0;
**PART3;
**END_OF_HEADER*****************************************************************
B3   : TRANSMIT FILE created by modeller version 3501210   SCH_3501210_35102_13006      PART_XMT_BLOCK	Part list	n_entries   dindex_map_offset   d	index_mapR  schema_embedding_mapR  mesh_offset_data  entries                  $CCCIlattice  CCCImesh Ipolyline CCCCCCCDIowner CCCIboundary_lattice  CCCIboundary_mesh Iboundary_polyline CCCAindex_map_offset   dA	index_mapR  Anode_id_index_mapR  Aschema_embedding_mapR  Achild  Alowest_node_id   dAmesh_offset_data  Z                 @@:0yE>    	  
                                       @@:0yE>                           Q                F CI	list_type   uI
notransmit   lCCCDCCDIfinger_index   dIfinger_block CZ                                                                  	CCCCCCIframe  CAowner  Z          V             n J CIindex_map_offset   dCCZ                                Q                Q                P CCCCCDIlegal_owners   lCZ      ! D                        S          @@O    ! SDL/TYSA_DENSITYP     " # (#                     T     UNIT=mmO    # AEDT_EntityName_V1P     $ % (#                     S     {Gz?O    % AEDT_ExtentScale_V1Q        &  '    ( F                  ) )  	       *   +  2 
     , -   +       1ACo8=9T}?                            ?                      . /   +1AC1ACo8=9T}?                     ?  {    0 1  1AC1ACo8=9T}?       +  2  V      3   n4  5 /         6 7  8 9   n Q    6    :  ;  < =  > ?  7  @ A B  C D  E + 8 
   = F  G H   n  9 N      H 1AC1AC?:]~? H O    8 9 I 1AC?1AC?:]~? I P    G H J 1AC?1AC:]~? G    K 4 8 L I   n  J Q    L I M 1AC1AC:]~? L    N O G P J   n  M ~    P J Q 1AC1AC?o8=9T}? P n   R C L S M   n  Q }    S M 1 1AC?1AC?o8=9T}? S p   T U P V Q   n  1 |    V Q  1AC?1ACo8=9T}? V r   W X S 0 1   n Q    W    : V Y  T Z  [ \  X  ] ^ _ V 4   ` - 0 t   Z a V     n Q    Z    : 0 b  W c  d e  a  f g h 0 O .  i - f b    g ,   g  f 4 a V i j   + h  f a 4 L k l   - O  m E n L a .  o + .    p   nO D q      i  r s ` 0 g j  n - r e    s t   s  r u i P n v  B - `  r i u V ^ w  g - j j   x   ng w v y     n  m O C 0 s v   + m     C z   C  m n E P 7 D  s - v l   <   nn j  {    Q    <    : v |  x 6  } ~  { z    v    -1AC        o8=9T}?              ?         U    l  {  +       1AC:]~?      ?                  y     {   -        1AC?o8=9T}?      ?                  f      nB  w       x    w  y  +1AC?        o8=9T}?              ?        w h      n^  j      y w    j    +       1ACo8=9T}?      ?                      D y   +1AC1AC?o8=9T}?                     ? D       n7 5 .           5  /  +1AC?1AC?o8=9T}?                     ? 5       nF  D      /         +1AC?1ACo8=9T}?                     ?Q        : 5   3      F  ] _ ^ 8 U 5   + ]     X *   _  ] X F G     - ^  ] F X S ` w  u + U  @ B A S F 5  ^ -     k 8 _   A +  !    o       o   A q   + k    o G h l  _ +        n q l      A  @ U 7 8  q   - @     U    q       n .      Q        : q   p       S    q    -        1AC?:]~?      ?                  R        -1AC        :]~?              ?         T        +1AC?        :]~?              ?               no l      Q        :          o   k  L E   h + l       nk       Q        : l        P    :   (#                     Q     6    l       Q        :         T     ATTRIB_XACIS_IDT     83Q     8           T     ATTRIB_XACIS_IDT     82P       (#                     Q     :           R     m     "      nt ,  	  +  t , 2 Q        :         Q     d    t       R     f    t c      n  r 	  -    2 Q        : t    3    Q     g           R     g   Q        :         Q     i    w       R     p   Q        : w    x    Q     k    j  x  |   R     q   Q    x    : j    <    Q    | m    v  <     R     r   Q     o    P  R |    R     s   Q    R    : P   N T    Q     q    S  T  Y   R     x   Q    T    : S   R W    Q    Y s    V  W  b   R     y   Q    b u    0  Z Y    R     z   Q         *   b    R     {    *       n  ] 	 - +    2 Q        : *        Q                R     b           nz * @ 	  +  z * 2 Q        :         Q         z       R     c    z       n,  m 	  +  ,  2 Q        : z        Q         ,       R     d    , [      n z f 	 
 +   z 2 Q        : ,        Q           3     R     e   Q    3    :         Q         5       R     h   Q         D       R     i   Q        : D    p    Q         .  p     R     j   Q    p    : .        R     k   T     ATTRIB_XACIS_IDT     80T     ATTRIB_XACIS_IDT     79T     ATTRIB_XACIS_IDT     77T     ATTRIB_XACIS_IDT     74 2 \          * T     ATTRIB_XACIS_IDT     732      z    -1AC        o8=9T}?      ?                              ?       2  v    t    +               o8=9T}?                     ?      ?                2        -  -        1AC?o8=9T}?                            ?                2 -     *  
  +1AC?        o8=9T}?      ?                              ?       2  M        +               :]~?                     ?      ?                T     ATTRIB_XACIS_IDT     72Q        :         T     ATTRIB_XACIS_IDT     71Q     ;           Q                T     ATTRIB_XACIS_IDT     59P       (#                        Q        $   c     T     copperP    $   (#                       Q    c    :    Z    T     Steel-oxidised-surfaceQ        :  c c  T     AnsoftSolveInsideT    1Q       :     T    AnsoftShellElementT    0Q       :   	
T    AnsoftShellElementThicknessT    nan Q       :   T    	AnsoftReferenceTemperatureT    
20celQ       :  '   T    AnsoftTransparencyT    0.80000000000000004Q    '        T    AnsoftSuppressedForPhysicsT    FalseP    h                      S    ???O    SDL/TYSA_COLOUR_2O     AEDT_SurfaceMaterial_V1O     AEDT_MaterialName_V1Q     (         T     Board_w_cmp_001_L4_OutlineQ    '          Q     *    q    ;  R    a   Q    ; ,      6   R    l   Q    .    8  = ;  R    t   Q    =    : 8  6 K  Q    0    G  K  R    u   Q    K    : G  = N   !Q    2    L  N   "R    v   Q    N    : L  K R  #$Q     4         %R    "w   R    %o   T    #ATTRIB_XACIS_IDT    $92T     ATTRIB_XACIS_IDT    !91T    ATTRIB_XACIS_IDT    90P      &(#                     R           O    &AEDT_BODYFlagGroupColor_V1T     ATTRIB_XACIS_IDT     94T     ATTRIB_XACIS_IDT     93T     ATTRIB_XACIS_IDT     87T     ATTRIB_XACIS_IDT     86T     ATTRIB_XACIS_IDT     85T     ATTRIB_XACIS_IDT     76T     ATTRIB_XACIS_IDT     75O     AEDT_EntityID_V1R     n   O     AEDT_GenericNameProperty_V1 E  m C O  o    -T     ATTRIB_XACIS_IDT     84T     ATTRIB_XACIS_IDT     81 B  @ 7 U P u    + u  r ` s S B    -T     ATTRIB_XACIS_IDT     78T    } ATTRIB_XACIS_IDT    ~ 88 4  f h g G X   k +T    d ATTRIB_XACIS_IDT    e 96T    [ ATTRIB_XACIS_IDT    \ 95T    > ATTRIB_XACIS_IDT    ? 89 + _       	  S J    )             '              P    & '(Q             T    ( Board_w_cmp_001_L4_OutlineO    (SDL/TYSA_NAME  $end 'x_b'
$begin 'x_b'
Design_5.setup/NativeGeometryFiles/0000124.x_b
BIN000000009649
**ABCDEFGHIJKLMNOPQRSTUVWXYZabcdefghijklmnopqrstuvwxyz**************************
**PARASOLID !"#$%&'()*+,-./:;<=>?@[\]^_`{|}~0123456789**************************
**PART1;
MC=unknown;
MC_MODEL=unknown;
MC_ID=unknown;
OS=unknown;
OS_RELEASE=unknown;
FRU=sdl_parasolid_customer_support;
APPL=Electronics Desktop;
SITE=unknown;
USER=unknown;
FORMAT=binary;
GUISE=transmit;
KEY=C:/Users/lvecchie/AppData/Local/Temp/Fil72E11672417359132673.setup/Design_5.setup/NativeGeometryFiles/0000124.x_b;
FILE=C:/Users/lvecchie/AppData/Local/Temp/Fil72E11672417359132673.setup/Design_5.setup/NativeGeometryFiles/0000124.x_b;
DATE=unknown;
**PART2;
SCH=SCH_3501210_35102;
USFLD_SIZE=0;
**PART3;
**END_OF_HEADER*****************************************************************
B3   : TRANSMIT FILE created by modeller version 3501210   SCH_3501210_35102_13006      PART_XMT_BLOCK	Part list	n_entries   dindex_map_offset   d	index_mapR  schema_embedding_mapR  mesh_offset_data  entries                  $CCCIlattice  CCCImesh Ipolyline CCCCCCCDIowner CCCIboundary_lattice  CCCIboundary_mesh Iboundary_polyline CCCAindex_map_offset   dA	index_mapR  Anode_id_index_mapR  Aschema_embedding_mapR  Achild  Alowest_node_id   dAmesh_offset_data  Z                 @@:0yE>    	  
                                       @@:0yE>                           Q                F CI	list_type   uI
notransmit   lCCCDCCDIfinger_index   dIfinger_block CZ                                                                  	CCCCCCIframe  CAowner  Z          V             n J CIindex_map_offset   dCCZ                                Q                Q                P CCCCCDIlegal_owners   lCZ      ! D                        S          @@O    ! SDL/TYSA_DENSITYP     " # (#                     T     UNIT=mmO    # AEDT_EntityName_V1P     $ % (#                     S     {Gz?O    % AEDT_ExtentScale_V1Q        &  '    ( F                  ) )  	       *   +  2 
     , -   +       1AC.~du?                            ?                      . /   +1AC1AC.~du?                     ?  {    0 1  1AC1AC.~du?       +  2  V      3   n4  5 /         6 7  8 9   n Q    6    :  ;  < =  > ?  7  @ A B  C D  E + 8 
   = F  G H   n  9 N      H 1AC1AC?o8=9T}? H O    8 9 I 1AC?1AC?o8=9T}? I P    G H J 1AC?1ACo8=9T}? G    K 4 8 L I   n  J Q    L I M 1AC1ACo8=9T}? L    N O G P J   n  M ~    P J Q 1AC1AC?.~du? P n   R C L S M   n  Q }    S M 1 1AC?1AC?.~du? S p   T U P V Q   n  1 |    V Q  1AC?1AC.~du? V r   W X S 0 1   n Q    W    : V Y  T Z  [ \  X  ] ^ _ V 4   ` - 0 t   Z a V     n Q    Z    : 0 b  W c  d e  a  f g h 0 O .  i - f b    g ,   g  f 4 a V i j   + h  f a 4 L k l   - O  m E n L a .  o + .    p   nO D q      i  r s ` 0 g j  n - r e    s t   s  r u i P n v  B - `  r i u V ^ w  g - j j   x   ng w v y     n  m O C 0 s v   + m     C z   C  m n E P 7 D  s - v l   <   nn j  {    Q    <    : v |  x 6  } ~  { z    v    -1AC        .~du?              ?         U    l  {  +       1ACo8=9T}?      ?                  y     {   -        1AC?.~du?      ?                  f      nB  w       x    w  y  +1AC?        .~du?              ?        w h      n^  j      y w    j    +       1AC.~du?      ?                      D y   +1AC1AC?.~du?                     ? D       n7 5 .           5  /  +1AC?1AC?.~du?                     ? 5       nF  D      /         +1AC?1AC.~du?                     ?Q        : 5   3      F  ] _ ^ 8 U 5   + ]     X *   _  ] X F G     - ^  ] F X S ` w  u + U  @ B A S F 5  ^ -     k 8 _   A +  !    o       o   A q   + k    o G h l  _ +        n q l      A  @ U 7 8  q   - @     U    q       n .      Q        : q   p       S    q    -        1AC?o8=9T}?      ?                  R        -1AC        o8=9T}?              ?         T        +1AC?        o8=9T}?              ?               no l      Q        :          o   k  L E   h + l       nk       Q        : l        P    :   (#                     Q     6    l       Q        :         T     ATTRIB_XACIS_IDT     123Q     8           T     ATTRIB_XACIS_IDT     122P       (#                     Q     :           R          "      nt ,  	  +  t , 2 Q        :         Q     d    t       R         t c      n  r 	  -    2 Q        : t    3    Q     g           R        Q        :         Q     i    w       R        Q        : w    x    Q     k    j  x  |   R        Q    x    : j    <    Q    | m    v  <     R        Q     o    P  R |    R        Q    R    : P   N T    Q     q    S  T  Y   R        Q    T    : S   R W    Q    Y s    V  W  b   R        Q    b u    0  Z Y    R        Q         *   b    R         *       n  ] 	 - +    2 Q        : *        Q                R     }           nz * @ 	  +  z * 2 Q        :         Q         z       R     ~    z       n,  m 	  +  ,  2 Q        : z        Q         ,       R         , [      n z f 	 
 +   z 2 Q        : ,        Q           3     R        Q    3    :         Q         5       R        Q         D       R        Q        : D    p    Q         .  p     R        Q    p    : .        R        T     ATTRIB_XACIS_IDT     120T     ATTRIB_XACIS_IDT     119T     ATTRIB_XACIS_IDT     117T     ATTRIB_XACIS_IDT     114 2 \          * T     ATTRIB_XACIS_IDT     1132      z    -1AC        .~du?      ?                              ?       2  v    t    +               .~du?                     ?      ?                2        -  -        1AC?.~du?                            ?                2 -     *  
  +1AC?        .~du?      ?                              ?       2  M        +               o8=9T}?                     ?      ?                T     ATTRIB_XACIS_IDT     112Q        :         T     ATTRIB_XACIS_IDT     111Q     ;           Q                T     ATTRIB_XACIS_IDT     99P       (#                        Q        $   c     T 	    FR4_epoxyP    $   (#                       Q    c    :    Z    T     Steel-oxidised-surfaceQ        :  c c  T     AnsoftSolveInsideT    1Q       :     T    AnsoftShellElementT    0Q       :   	
T    AnsoftShellElementThicknessT    nan Q       :   T    	AnsoftReferenceTemperatureT    
20celQ       :  '   T    AnsoftTransparencyT    0.80000000000000004Q    '        T    AnsoftSuppressedForPhysicsT    FalseP    h                      S    ???O    SDL/TYSA_COLOUR_2O     AEDT_SurfaceMaterial_V1O     AEDT_MaterialName_V1Q     (         T     Board_w_cmp_002_Dile3_OutlineQ    '          Q     *    q    ;  R    |   Q    ; ,      6   R       Q    .    8  = ;  R       Q    =    : 8  6 K  Q    0    G  K  R       Q    K    : G  = N   !Q    2    L  N   "R       Q    N    : L  K R  #$Q     4         %R    "   R    %   T    #ATTRIB_XACIS_IDT    $132T     ATTRIB_XACIS_IDT    !131T    ATTRIB_XACIS_IDT    130P      &(#                     R           O    &AEDT_BODYFlagGroupColor_V1T     ATTRIB_XACIS_IDT     134T     ATTRIB_XACIS_IDT     133T     ATTRIB_XACIS_IDT     127T     ATTRIB_XACIS_IDT     126T     ATTRIB_XACIS_IDT     125T     ATTRIB_XACIS_IDT     116T     ATTRIB_XACIS_IDT     115O     AEDT_EntityID_V1R        O     AEDT_GenericNameProperty_V1 E  m C O  o    -T     ATTRIB_XACIS_IDT     124T     ATTRIB_XACIS_IDT     121 B  @ 7 U P u    + u  r ` s S B    -T     ATTRIB_XACIS_IDT     118T    } ATTRIB_XACIS_IDT    ~ 128 4  f h g G X   k +T    d ATTRIB_XACIS_IDT    e 136T    [ ATTRIB_XACIS_IDT    \ 135T    > ATTRIB_XACIS_IDT    ? 129 + _       	  S J    )             '              P    & '(Q             T    ( Board_w_cmp_002_Dile3_OutlineO    (SDL/TYSA_NAME  $end 'x_b'
$begin 'x_b'
Design_5.setup/NativeGeometryFiles/0000151.x_b
BIN000000009641
**ABCDEFGHIJKLMNOPQRSTUVWXYZabcdefghijklmnopqrstuvwxyz**************************
**PARASOLID !"#$%&'()*+,-./:;<=>?@[\]^_`{|}~0123456789**************************
**PART1;
MC=unknown;
MC_MODEL=unknown;
MC_ID=unknown;
OS=unknown;
OS_RELEASE=unknown;
FRU=sdl_parasolid_customer_support;
APPL=Electronics Desktop;
SITE=unknown;
USER=unknown;
FORMAT=binary;
GUISE=transmit;
KEY=C:/Users/lvecchie/AppData/Local/Temp/Fil72E11672417359132673.setup/Design_5.setup/NativeGeometryFiles/0000151.x_b;
FILE=C:/Users/lvecchie/AppData/Local/Temp/Fil72E11672417359132673.setup/Design_5.setup/NativeGeometryFiles/0000151.x_b;
DATE=unknown;
**PART2;
SCH=SCH_3501210_35102;
USFLD_SIZE=0;
**PART3;
**END_OF_HEADER*****************************************************************
B3   : TRANSMIT FILE created by modeller version 3501210   SCH_3501210_35102_13006      PART_XMT_BLOCK	Part list	n_entries   dindex_map_offset   d	index_mapR  schema_embedding_mapR  mesh_offset_data  entries                  $CCCIlattice  CCCImesh Ipolyline CCCCCCCDIowner CCCIboundary_lattice  CCCIboundary_mesh Iboundary_polyline CCCAindex_map_offset   dA	index_mapR  Anode_id_index_mapR  Aschema_embedding_mapR  Achild  Alowest_node_id   dAmesh_offset_data  Z                 @@:0yE>    	  
                                       @@:0yE>                           Q                F CI	list_type   uI
notransmit   lCCCDCCDIfinger_index   dIfinger_block CZ                                                                  	CCCCCCIframe  CAowner  Z          V             n J CIindex_map_offset   dCCZ                                Q                Q                P CCCCCDIlegal_owners   lCZ      ! D                        S          @@O    ! SDL/TYSA_DENSITYP     " # (#                     T     UNIT=mmO    # AEDT_EntityName_V1P     $ % (#                     S     {Gz?O    % AEDT_ExtentScale_V1Q        &  '    ( F                  ) )  	       *   +  2 
     , -   +       1ACSCs?                            ?                      . /   +1AC1ACSCs?                     ?  {    0 1  1AC1ACSCs?       +  2  V      3   n4  5 /         6 7  8 9   n Q    6    :  ;  < =  > ?  7  @ A B  C D  E + 8 
   = F  G H   n  9 N      H 1AC1AC?.~du? H O    8 9 I 1AC?1AC?.~du? I P    G H J 1AC?1AC.~du? G    K 4 8 L I   n  J Q    L I M 1AC1AC.~du? L    N O G P J   n  M ~    P J Q 1AC1AC?SCs? P n   R C L S M   n  Q }    S M 1 1AC?1AC?SCs? S p   T U P V Q   n  1 |    V Q  1AC?1ACSCs? V r   W X S 0 1   n Q    W    : V Y  T Z  [ \  X  ] ^ _ V 4   ` - 0 t   Z a V     n Q    Z    : 0 b  W c  d e  a  f g h 0 O .  i - f b    g ,   g  f 4 a V i j   + h  f a 4 L k l   - O  m E n L a .  o + .    p   nO D q      i  r s ` 0 g j  n - r e    s t   s  r u i P n v  B - `  r i u V ^ w  g - j j   x   ng w v y     n  m O C 0 s v   + m     C z   C  m n E P 7 D  s - v l   <   nn j  {    Q    <    : v |  x 6  } ~  { z    v    -1AC        SCs?              ?         U    l  {  +       1AC.~du?      ?                  y     {   -        1AC?SCs?      ?                  f      nB  w       x    w  y  +1AC?        SCs?              ?        w h      n^  j      y w    j    +       1ACSCs?      ?                      D y   +1AC1AC?SCs?                     ? D       n7 5 .           5  /  +1AC?1AC?SCs?                     ? 5       nF  D      /         +1AC?1ACSCs?                     ?Q        : 5   3      F  ] _ ^ 8 U 5   + ]     X *   _  ] X F G     - ^  ] F X S ` w  u + U  @ B A S F 5  ^ -     k 8 _   A +  !    o       o   A q   + k    o G h l  _ +        n q l      A  @ U 7 8  q   - @     U    q       n .      Q        : q   p       S    q    -        1AC?.~du?      ?                  R        -1AC        .~du?              ?         T        +1AC?        .~du?              ?               no l      Q        :          o   k  L E   h + l       nk       Q        : l        P    :   (#                     Q     6    l       Q        :         T     ATTRIB_XACIS_IDT     163Q     8           T     ATTRIB_XACIS_IDT     162P       (#                     Q     :           R          "      nt ,  	  +  t , 2 Q        :         Q     d    t       R         t c      n  r 	  -    2 Q        : t    3    Q     g           R        Q        :         Q     i    w       R        Q        : w    x    Q     k    j  x  |   R        Q    x    : j    <    Q    | m    v  <     R        Q     o    P  R |    R        Q    R    : P   N T    Q     q    S  T  Y   R        Q    T    : S   R W    Q    Y s    V  W  b   R        Q    b u    0  Z Y    R        Q         *   b    R         *       n  ] 	 - +    2 Q        : *        Q                R                nz * @ 	  +  z * 2 Q        :         Q         z       R         z       n,  m 	  +  ,  2 Q        : z        Q         ,       R         , [      n z f 	 
 +   z 2 Q        : ,        Q           3     R        Q    3    :         Q         5       R        Q         D       R        Q        : D    p    Q         .  p     R        Q    p    : .        R        T     ATTRIB_XACIS_IDT     160T     ATTRIB_XACIS_IDT     159T     ATTRIB_XACIS_IDT     157T     ATTRIB_XACIS_IDT     154 2 \          * T     ATTRIB_XACIS_IDT     1532      z    -1AC        SCs?      ?                              ?       2  v    t    +               SCs?                     ?      ?                2        -  -        1AC?SCs?                            ?                2 -     *  
  +1AC?        SCs?      ?                              ?       2  M        +               .~du?                     ?      ?                T     ATTRIB_XACIS_IDT     152Q        :         T     ATTRIB_XACIS_IDT     151Q     ;           Q                T     ATTRIB_XACIS_IDT     139P       (#                        Q        $   c     T     copperP    $   (#                       Q    c    :    Z    T     Steel-oxidised-surfaceQ        :  c c  T     AnsoftSolveInsideT    1Q       :     T    AnsoftShellElementT    0Q       :   	
T    AnsoftShellElementThicknessT    nan Q       :   T    	AnsoftReferenceTemperatureT    
20celQ       :  '   T    AnsoftTransparencyT    0.80000000000000004Q    '        T    AnsoftSuppressedForPhysicsT    FalseP    h                      S    ???O    SDL/TYSA_COLOUR_2O     AEDT_SurfaceMaterial_V1O     AEDT_MaterialName_V1Q     (         T     Board_w_cmp_003_L3_OutlineQ    '          Q     *    q    ;  R       Q    ; ,      6   R       Q    .    8  = ;  R       Q    =    : 8  6 K  Q    0    G  K  R       Q    K    : G  = N   !Q    2    L  N   "R       Q    N    : L  K R  #$Q     4         %R    "   R    %   T    #ATTRIB_XACIS_IDT    $172T     ATTRIB_XACIS_IDT    !171T    ATTRIB_XACIS_IDT    170P      &(#                     R           O    &AEDT_BODYFlagGroupColor_V1T     ATTRIB_XACIS_IDT     174T     ATTRIB_XACIS_IDT     173T     ATTRIB_XACIS_IDT     167T     ATTRIB_XACIS_IDT     166T     ATTRIB_XACIS_IDT     165T     ATTRIB_XACIS_IDT     156T     ATTRIB_XACIS_IDT     155O     AEDT_EntityID_V1R        O     AEDT_GenericNameProperty_V1 E  m C O  o    -T     ATTRIB_XACIS_IDT     164T     ATTRIB_XACIS_IDT     161 B  @ 7 U P u    + u  r ` s S B    -T     ATTRIB_XACIS_IDT     158T    } ATTRIB_XACIS_IDT    ~ 168 4  f h g G X   k +T    d ATTRIB_XACIS_IDT    e 176T    [ ATTRIB_XACIS_IDT    \ 175T    > ATTRIB_XACIS_IDT    ? 169 + _       	  S J    )             '              P    & '(Q             T    ( Board_w_cmp_003_L3_OutlineO    (SDL/TYSA_NAME  $end 'x_b'
$begin 'x_b'
Design_5.setup/NativeGeometryFiles/0000178.x_b
BIN000000009650
**ABCDEFGHIJKLMNOPQRSTUVWXYZabcdefghijklmnopqrstuvwxyz**************************
**PARASOLID !"#$%&'()*+,-./:;<=>?@[\]^_`{|}~0123456789**************************
**PART1;
MC=unknown;
MC_MODEL=unknown;
MC_ID=unknown;
OS=unknown;
OS_RELEASE=unknown;
FRU=sdl_parasolid_customer_support;
APPL=Electronics Desktop;
SITE=unknown;
USER=unknown;
FORMAT=binary;
GUISE=transmit;
KEY=C:/Users/lvecchie/AppData/Local/Temp/Fil72E11672417359132673.setup/Design_5.setup/NativeGeometryFiles/0000178.x_b;
FILE=C:/Users/lvecchie/AppData/Local/Temp/Fil72E11672417359132673.setup/Design_5.setup/NativeGeometryFiles/0000178.x_b;
DATE=unknown;
**PART2;
SCH=SCH_3501210_35102;
USFLD_SIZE=0;
**PART3;
**END_OF_HEADER*****************************************************************
B3   : TRANSMIT FILE created by modeller version 3501210   SCH_3501210_35102_13006      PART_XMT_BLOCK	Part list	n_entries   dindex_map_offset   d	index_mapR  schema_embedding_mapR  mesh_offset_data  entries                  $CCCIlattice  CCCImesh Ipolyline CCCCCCCDIowner CCCIboundary_lattice  CCCIboundary_mesh Iboundary_polyline CCCAindex_map_offset   dA	index_mapR  Anode_id_index_mapR  Aschema_embedding_mapR  Achild  Alowest_node_id   dAmesh_offset_data  Z                 @@:0yE>    	  
                                       @@:0yE>                           Q                F CI	list_type   uI
notransmit   lCCCDCCDIfinger_index   dIfinger_block CZ                                                                  	CCCCCCIframe  CAowner  Z          V             n J CIindex_map_offset   dCCZ                                Q                Q                P CCCCCDIlegal_owners   lCZ      ! D                        S          @@O    ! SDL/TYSA_DENSITYP     " # (#                     T     UNIT=mmO    # AEDT_EntityName_V1P     $ % (#                     S     {Gz?O    % AEDT_ExtentScale_V1Q        &  '    ( F                  ) )  	       *   +  2 
     , -   +       1AC.hf?                            ?                      . /   +1AC1AC.hf?                     ?  {    0 1  1AC1AC.hf?       +  2  V      3   n4  5 /         6 7  8 9   n Q    6    :  ;  < =  > ?  7  @ A B  C D  E + 8 
   = F  G H   n  9 N      H 1AC1AC?TCs? H O    8 9 I 1AC?1AC?TCs? I P    G H J 1AC?1ACTCs? G    K 4 8 L I   n  J Q    L I M 1AC1ACTCs? L    N O G P J   n  M ~    P J Q 1AC1AC?.hf? P n   R C L S M   n  Q }    S M 1 1AC?1AC?.hf? S p   T U P V Q   n  1 |    V Q  1AC?1AC.hf? V r   W X S 0 1   n Q    W    : V Y  T Z  [ \  X  ] ^ _ V 4   ` - 0 t   Z a V     n Q    Z    : 0 b  W c  d e  a  f g h 0 O .  i - f b    g ,   g  f 4 a V i j   + h  f a 4 L k l   - O  m E n L a .  o + .    p   nO D q      i  r s ` 0 g j  n - r e    s t   s  r u i P n v  B - `  r i u V ^ w  g - j j   x   ng w v y     n  m O C 0 s v   + m     C z   C  m n E P 7 D  s - v l   <   nn j  {    Q    <    : v |  x 6  } ~  { z    v    -1AC        .hf?              ?         U    l  {  +       1ACTCs?      ?                  y     {   -        1AC?.hf?      ?                  f      nB  w       x    w  y  +1AC?        .hf?              ?        w h      n^  j      y w    j    +       1AC.hf?      ?                      D y   +1AC1AC?.hf?                     ? D       n7 5 .           5  /  +1AC?1AC?.hf?                     ? 5       nF  D      /         +1AC?1AC.hf?                     ?Q        : 5   3      F  ] _ ^ 8 U 5   + ]     X *   _  ] X F G     - ^  ] F X S ` w  u + U  @ B A S F 5  ^ -     k 8 _   A +  !    o       o   A q   + k    o G h l  _ +        n q l      A  @ U 7 8  q   - @     U    q       n .      Q        : q   p       S    q    -        1AC?TCs?      ?                  R        -1AC        TCs?              ?         T        +1AC?        TCs?              ?               no l      Q        :          o   k  L E   h + l       nk       Q        : l        P    :   (#                     Q     6    l       Q        :         T     ATTRIB_XACIS_IDT     203Q     8           T     ATTRIB_XACIS_IDT     202P       (#                     Q     :           R          "      nt ,  	  +  t , 2 Q        :         Q     d    t       R         t c      n  r 	  -    2 Q        : t    3    Q     g           R        Q        :         Q     i    w       R        Q        : w    x    Q     k    j  x  |   R        Q    x    : j    <    Q    | m    v  <     R        Q     o    P  R |    R        Q    R    : P   N T    Q     q    S  T  Y   R        Q    T    : S   R W    Q    Y s    V  W  b   R        Q    b u    0  Z Y    R        Q         *   b    R         *       n  ] 	 - +    2 Q        : *        Q                R                nz * @ 	  +  z * 2 Q        :         Q         z       R         z       n,  m 	  +  ,  2 Q        : z        Q         ,       R         , [      n z f 	 
 +   z 2 Q        : ,        Q           3     R        Q    3    :         Q         5       R        Q         D       R        Q        : D    p    Q         .  p     R        Q    p    : .        R        T     ATTRIB_XACIS_IDT     200T     ATTRIB_XACIS_IDT     199T     ATTRIB_XACIS_IDT     197T     ATTRIB_XACIS_IDT     194 2 \          * T     ATTRIB_XACIS_IDT     1932      z    -1AC        .hf?      ?                              ?       2  v    t    +               .hf?                     ?      ?                2        -  -        1AC?.hf?                            ?                2 -     *  
  +1AC?        .hf?      ?                              ?       2  M        +               TCs?                     ?      ?                T     ATTRIB_XACIS_IDT     192Q        :         T     ATTRIB_XACIS_IDT     191Q     ;           Q                T     ATTRIB_XACIS_IDT     179P       (#                        Q        $   c     T 	    FR4_epoxyP    $   (#                       Q    c    :    Z    T     Steel-oxidised-surfaceQ        :  c c  T     AnsoftSolveInsideT    1Q       :     T    AnsoftShellElementT    0Q       :   	
T    AnsoftShellElementThicknessT    nan Q       :   T    	AnsoftReferenceTemperatureT    
20celQ       :  '   T    AnsoftTransparencyT    0.80000000000000004Q    '        T    AnsoftSuppressedForPhysicsT    FalseP    h                      S    ???O    SDL/TYSA_COLOUR_2O     AEDT_SurfaceMaterial_V1O     AEDT_MaterialName_V1Q     (         T     Board_w_cmp_004_Diel2_OutlineQ    '          Q     *    q    ;  R       Q    ; ,      6   R       Q    .    8  = ;  R       Q    =    : 8  6 K  Q    0    G  K  R       Q    K    : G  = N   !Q    2    L  N   "R       Q    N    : L  K R  #$Q     4         %R    "   R    %   T    #ATTRIB_XACIS_IDT    $212T     ATTRIB_XACIS_IDT    !211T    ATTRIB_XACIS_IDT    210P      &(#                     R           O    &AEDT_BODYFlagGroupColor_V1T     ATTRIB_XACIS_IDT     214T     ATTRIB_XACIS_IDT     213T     ATTRIB_XACIS_IDT     207T     ATTRIB_XACIS_IDT     206T     ATTRIB_XACIS_IDT     205T     ATTRIB_XACIS_IDT     196T     ATTRIB_XACIS_IDT     195O     AEDT_EntityID_V1R        O     AEDT_GenericNameProperty_V1 E  m C O  o    -T     ATTRIB_XACIS_IDT     204T     ATTRIB_XACIS_IDT     201 B  @ 7 U P u    + u  r ` s S B    -T     ATTRIB_XACIS_IDT     198T    } ATTRIB_XACIS_IDT    ~ 208 4  f h g G X   k +T    d ATTRIB_XACIS_IDT    e 216T    [ ATTRIB_XACIS_IDT    \ 215T    > ATTRIB_XACIS_IDT    ? 209 + _       	  S J    )             '              P    & '(Q             T    ( Board_w_cmp_004_Diel2_OutlineO    (SDL/TYSA_NAME  $end 'x_b'
$begin 'x_b'
Design_5.setup/NativeGeometryFiles/0000205.x_b
BIN000000009641
**ABCDEFGHIJKLMNOPQRSTUVWXYZabcdefghijklmnopqrstuvwxyz**************************
**PARASOLID !"#$%&'()*+,-./:;<=>?@[\]^_`{|}~0123456789**************************
**PART1;
MC=unknown;
MC_MODEL=unknown;
MC_ID=unknown;
OS=unknown;
OS_RELEASE=unknown;
FRU=sdl_parasolid_customer_support;
APPL=Electronics Desktop;
SITE=unknown;
USER=unknown;
FORMAT=binary;
GUISE=transmit;
KEY=C:/Users/lvecchie/AppData/Local/Temp/Fil72E11672417359132673.setup/Design_5.setup/NativeGeometryFiles/0000205.x_b;
FILE=C:/Users/lvecchie/AppData/Local/Temp/Fil72E11672417359132673.setup/Design_5.setup/NativeGeometryFiles/0000205.x_b;
DATE=unknown;
**PART2;
SCH=SCH_3501210_35102;
USFLD_SIZE=0;
**PART3;
**END_OF_HEADER*****************************************************************
B3   : TRANSMIT FILE created by modeller version 3501210   SCH_3501210_35102_13006      PART_XMT_BLOCK	Part list	n_entries   dindex_map_offset   d	index_mapR  schema_embedding_mapR  mesh_offset_data  entries                  $CCCIlattice  CCCImesh Ipolyline CCCCCCCDIowner CCCIboundary_lattice  CCCIboundary_mesh Iboundary_polyline CCCAindex_map_offset   dA	index_mapR  Anode_id_index_mapR  Aschema_embedding_mapR  Achild  Alowest_node_id   dAmesh_offset_data  Z                 @@:0yE>    	  
                                       @@:0yE>                           Q                F CI	list_type   uI
notransmit   lCCCDCCDIfinger_index   dIfinger_block CZ                                                                  	CCCCCCIframe  CAowner  Z          V             n J CIindex_map_offset   dCCZ                                Q                Q                P CCCCCDIlegal_owners   lCZ      ! D                        S          @@O    ! SDL/TYSA_DENSITYP     " # (#                     T     UNIT=mmO    # AEDT_EntityName_V1P     $ % (#                     S     {Gz?O    % AEDT_ExtentScale_V1Q        &  '    ( F                  ) )  	       *   +  2 
     , -   +       1AC~2_d?                            ?                      . /   +1AC1AC~2_d?                     ?  {    0 1  1AC1AC~2_d?       +  2  V      3   n4  5 /         6 7  8 9   n Q    6    :  ;  < =  > ?  7  @ A B  C D  E + 8 
   = F  G H   n  9 N      H 1AC1AC?.hf? H O    8 9 I 1AC?1AC?.hf? I P    G H J 1AC?1AC.hf? G    K 4 8 L I   n  J Q    L I M 1AC1AC.hf? L    N O G P J   n  M ~    P J Q 1AC1AC?~2_d? P n   R C L S M   n  Q }    S M 1 1AC?1AC?~2_d? S p   T U P V Q   n  1 |    V Q  1AC?1AC~2_d? V r   W X S 0 1   n Q    W    : V Y  T Z  [ \  X  ] ^ _ V 4   ` - 0 t   Z a V     n Q    Z    : 0 b  W c  d e  a  f g h 0 O .  i - f b    g ,   g  f 4 a V i j   + h  f a 4 L k l   - O  m E n L a .  o + .    p   nO D q      i  r s ` 0 g j  n - r e    s t   s  r u i P n v  B - `  r i u V ^ w  g - j j   x   ng w v y     n  m O C 0 s v   + m     C z   C  m n E P 7 D  s - v l   <   nn j  {    Q    <    : v |  x 6  } ~  { z    v    -1AC        ~2_d?              ?         U    l  {  +       1AC.hf?      ?                  y     {   -        1AC?~2_d?      ?                  f      nB  w       x    w  y  +1AC?        ~2_d?              ?        w h      n^  j      y w    j    +       1AC~2_d?      ?                      D y   +1AC1AC?~2_d?                     ? D       n7 5 .           5  /  +1AC?1AC?~2_d?                     ? 5       nF  D      /         +1AC?1AC~2_d?                     ?Q        : 5   3      F  ] _ ^ 8 U 5   + ]     X *   _  ] X F G     - ^  ] F X S ` w  u + U  @ B A S F 5  ^ -     k 8 _   A +  !    o       o   A q   + k    o G h l  _ +        n q l      A  @ U 7 8  q   - @     U    q       n .      Q        : q   p       S    q    -        1AC?.hf?      ?                  R        -1AC        .hf?              ?         T        +1AC?        .hf?              ?               no l      Q        :          o   k  L E   h + l       nk       Q        : l        P    :   (#                     Q     6    l       Q        :         T     ATTRIB_XACIS_IDT     243Q     8           T     ATTRIB_XACIS_IDT     242P       (#                     Q     :           R          "      nt ,  	  +  t , 2 Q        :         Q     d    t       R         t c      n  r 	  -    2 Q        : t    3    Q     g           R        Q        :         Q     i    w       R        Q        : w    x    Q     k    j  x  |   R        Q    x    : j    <    Q    | m    v  <     R        Q     o    P  R |    R        Q    R    : P   N T    Q     q    S  T  Y   R        Q    T    : S   R W    Q    Y s    V  W  b   R        Q    b u    0  Z Y    R        Q         *   b    R         *       n  ] 	 - +    2 Q        : *        Q                R                nz * @ 	  +  z * 2 Q        :         Q         z       R         z       n,  m 	  +  ,  2 Q        : z        Q         ,       R         , [      n z f 	 
 +   z 2 Q        : ,        Q           3     R        Q    3    :         Q         5       R        Q         D       R        Q        : D    p    Q         .  p     R        Q    p    : .        R        T     ATTRIB_XACIS_IDT     240T     ATTRIB_XACIS_IDT     239T     ATTRIB_XACIS_IDT     237T     ATTRIB_XACIS_IDT     234 2 \          * T     ATTRIB_XACIS_IDT     2332      z    -1AC        ~2_d?      ?                              ?       2  v    t    +               ~2_d?                     ?      ?                2        -  -        1AC?~2_d?                            ?                2 -     *  
  +1AC?        ~2_d?      ?                              ?       2  M        +               .hf?                     ?      ?                T     ATTRIB_XACIS_IDT     232Q        :         T     ATTRIB_XACIS_IDT     231Q     ;           Q                T     ATTRIB_XACIS_IDT     219P       (#                        Q        $   c     T     copperP    $   (#                       Q    c    :    Z    T     Steel-oxidised-surfaceQ        :  c c  T     AnsoftSolveInsideT    1Q       :     T    AnsoftShellElementT    0Q       :   	
T    AnsoftShellElementThicknessT    nan Q       :   T    	AnsoftReferenceTemperatureT    
20celQ       :  '   T    AnsoftTransparencyT    0.80000000000000004Q    '        T    AnsoftSuppressedForPhysicsT    FalseP    h                      S    ???O    SDL/TYSA_COLOUR_2O     AEDT_SurfaceMaterial_V1O     AEDT_MaterialName_V1Q     (         T     Board_w_cmp_005_L2_OutlineQ    '          Q     *    q    ;  R       Q    ; ,      6   R       Q    .    8  = ;  R       Q    =    : 8  6 K  Q    0    G  K  R       Q    K    : G  = N   !Q    2    L  N   "R       Q    N    : L  K R  #$Q     4         %R    "   R    %   T    #ATTRIB_XACIS_IDT    $252T     ATTRIB_XACIS_IDT    !251T    ATTRIB_XACIS_IDT    250P      &(#                     R           O    &AEDT_BODYFlagGroupColor_V1T     ATTRIB_XACIS_IDT     254T     ATTRIB_XACIS_IDT     253T     ATTRIB_XACIS_IDT     247T     ATTRIB_XACIS_IDT     246T     ATTRIB_XACIS_IDT     245T     ATTRIB_XACIS_IDT     236T     ATTRIB_XACIS_IDT     235O     AEDT_EntityID_V1R        O     AEDT_GenericNameProperty_V1 E  m C O  o    -T     ATTRIB_XACIS_IDT     244T     ATTRIB_XACIS_IDT     241 B  @ 7 U P u    + u  r ` s S B    -T     ATTRIB_XACIS_IDT     238T    } ATTRIB_XACIS_IDT    ~ 248 4  f h g G X   k +T    d ATTRIB_XACIS_IDT    e 256T    [ ATTRIB_XACIS_IDT    \ 255T    > ATTRIB_XACIS_IDT    ? 249 + _       	  S J    )             '              P    & '(Q             T    ( Board_w_cmp_005_L2_OutlineO    (SDL/TYSA_NAME  $end 'x_b'
$begin 'x_b'
Design_5.setup/NativeGeometryFiles/0000232.x_b
BIN000000009650
**ABCDEFGHIJKLMNOPQRSTUVWXYZabcdefghijklmnopqrstuvwxyz**************************
**PARASOLID !"#$%&'()*+,-./:;<=>?@[\]^_`{|}~0123456789**************************
**PART1;
MC=unknown;
MC_MODEL=unknown;
MC_ID=unknown;
OS=unknown;
OS_RELEASE=unknown;
FRU=sdl_parasolid_customer_support;
APPL=Electronics Desktop;
SITE=unknown;
USER=unknown;
FORMAT=binary;
GUISE=transmit;
KEY=C:/Users/lvecchie/AppData/Local/Temp/Fil72E11672417359132673.setup/Design_5.setup/NativeGeometryFiles/0000232.x_b;
FILE=C:/Users/lvecchie/AppData/Local/Temp/Fil72E11672417359132673.setup/Design_5.setup/NativeGeometryFiles/0000232.x_b;
DATE=unknown;
**PART2;
SCH=SCH_3501210_35102;
USFLD_SIZE=0;
**PART3;
**END_OF_HEADER*****************************************************************
B3   : TRANSMIT FILE created by modeller version 3501210   SCH_3501210_35102_13006      PART_XMT_BLOCK	Part list	n_entries   dindex_map_offset   d	index_mapR  schema_embedding_mapR  mesh_offset_data  entries                  $CCCIlattice  CCCImesh Ipolyline CCCCCCCDIowner CCCIboundary_lattice  CCCIboundary_mesh Iboundary_polyline CCCAindex_map_offset   dA	index_mapR  Anode_id_index_mapR  Aschema_embedding_mapR  Achild  Alowest_node_id   dAmesh_offset_data  Z                 @@:0yE>    	  
                                       @@:0yE>                           Q                F CI	list_type   uI
notransmit   lCCCDCCDIfinger_index   dIfinger_block CZ                                                                  	CCCCCCIframe  CAowner  Z          V             n J CIindex_map_offset   dCCZ                                Q                Q                P CCCCCDIlegal_owners   lCZ      ! D                        S          @@O    ! SDL/TYSA_DENSITYP     " # (#                     T     UNIT=mmO    # AEDT_EntityName_V1P     $ % (#                     S     {Gz?O    % AEDT_ExtentScale_V1Q        &  '    ( F                  ) )  	       *   +  2 
     , -   +       1ACP G=?                            ?                      . /   +1AC1ACP G=?                     ?  {    0 1  1AC1ACP G=?       +  2  V      3   n4  5 /         6 7  8 9   n Q    6    :  ;  < =  > ?  7  @ A B  C D  E + 8 
   = F  G H   n  9 N      H 1AC1AC?~2_d? H O    8 9 I 1AC?1AC?~2_d? I P    G H J 1AC?1AC~2_d? G    K 4 8 L I   n  J Q    L I M 1AC1AC~2_d? L    N O G P J   n  M ~    P J Q 1AC1AC?P G=? P n   R C L S M   n  Q }    S M 1 1AC?1AC?P G=? S p   T U P V Q   n  1 |    V Q  1AC?1ACP G=? V r   W X S 0 1   n Q    W    : V Y  T Z  [ \  X  ] ^ _ V 4   ` - 0 t   Z a V     n Q    Z    : 0 b  W c  d e  a  f g h 0 O .  i - f b    g ,   g  f 4 a V i j   + h  f a 4 L k l   - O  m E n L a .  o + .    p   nO D q      i  r s ` 0 g j  n - r e    s t   s  r u i P n v  B - `  r i u V ^ w  g - j j   x   ng w v y     n  m O C 0 s v   + m     C z   C  m n E P 7 D  s - v l   <   nn j  {    Q    <    : v |  x 6  } ~  { z    v    -1AC        P G=?              ?         U    l  {  +       1AC~2_d?      ?                  y     {   -        1AC?P G=?      ?                  f      nB  w       x    w  y  +1AC?        P G=?              ?        w h      n^  j      y w    j    +       1ACP G=?      ?                      D y   +1AC1AC?P G=?                     ? D       n7 5 .           5  /  +1AC?1AC?P G=?                     ? 5       nF  D      /         +1AC?1ACP G=?                     ?Q        : 5   3      F  ] _ ^ 8 U 5   + ]     X *   _  ] X F G     - ^  ] F X S ` w  u + U  @ B A S F 5  ^ -     k 8 _   A +  !    o       o   A q   + k    o G h l  _ +        n q l      A  @ U 7 8  q   - @     U    q       n .      Q        : q   p       S    q    -        1AC?~2_d?      ?                  R        -1AC        ~2_d?              ?         T        +1AC?        ~2_d?              ?               no l      Q        :          o   k  L E   h + l       nk       Q        : l        P    :   (#                     Q     6    l       Q        :         T     ATTRIB_XACIS_IDT     283Q     8           T     ATTRIB_XACIS_IDT     282P       (#                     Q     :           R          "      nt ,  	  +  t , 2 Q        :         Q     d    t       R         t c      n  r 	  -    2 Q        : t    3    Q     g           R        Q        :         Q     i    w       R        Q        : w    x    Q     k    j  x  |   R        Q    x    : j    <    Q    | m    v  <     R        Q     o    P  R |    R        Q    R    : P   N T    Q     q    S  T  Y   R        Q    T    : S   R W    Q    Y s    V  W  b   R        Q    b u    0  Z Y    R       Q         *   b    R        *       n  ] 	 - +    2 Q        : *        Q                R                nz * @ 	  +  z * 2 Q        :         Q         z       R         z       n,  m 	  +  ,  2 Q        : z        Q         ,       R         , [      n z f 	 
 +   z 2 Q        : ,        Q           3     R        Q    3    :         Q         5       R        Q         D       R        Q        : D    p    Q         .  p     R        Q    p    : .        R        T     ATTRIB_XACIS_IDT     280T     ATTRIB_XACIS_IDT     279T     ATTRIB_XACIS_IDT     277T     ATTRIB_XACIS_IDT     274 2 \          * T     ATTRIB_XACIS_IDT     2732      z    -1AC        P G=?      ?                              ?       2  v    t    +               P G=?                     ?      ?                2        -  -        1AC?P G=?                            ?                2 -     *  
  +1AC?        P G=?      ?                              ?       2  M        +               ~2_d?                     ?      ?                T     ATTRIB_XACIS_IDT     272Q        :         T     ATTRIB_XACIS_IDT     271Q     ;           Q                T     ATTRIB_XACIS_IDT     259P       (#                        Q        $   c     T 	    FR4_epoxyP    $   (#                       Q    c    :    Z    T     Steel-oxidised-surfaceQ        :  c c  T     AnsoftSolveInsideT    1Q       :     T    AnsoftShellElementT    0Q       :   	
T    AnsoftShellElementThicknessT    nan Q       :   T    	AnsoftReferenceTemperatureT    
20celQ       :  '   T    AnsoftTransparencyT    0.80000000000000004Q    '        T    AnsoftSuppressedForPhysicsT    FalseP    h                      S    ???O    SDL/TYSA_COLOUR_2O     AEDT_SurfaceMaterial_V1O     AEDT_MaterialName_V1Q     (         T     Board_w_cmp_006_Diel1_OutlineQ    '          Q     *    q    ;  R       Q    ; ,      6   R       Q    .    8  = ;  R       Q    =    : 8  6 K  Q    0    G  K  R       Q    K    : G  = N   !Q    2    L  N   "R       Q    N    : L  K R  #$Q     4         %R    "   R    %   T    #ATTRIB_XACIS_IDT    $292T     ATTRIB_XACIS_IDT    !291T    ATTRIB_XACIS_IDT    290P      &(#                     R           O    &AEDT_BODYFlagGroupColor_V1T     ATTRIB_XACIS_IDT     294T     ATTRIB_XACIS_IDT     293T     ATTRIB_XACIS_IDT     287T     ATTRIB_XACIS_IDT     286T     ATTRIB_XACIS_IDT     285T     ATTRIB_XACIS_IDT     276T     ATTRIB_XACIS_IDT     275O     AEDT_EntityID_V1R        O     AEDT_GenericNameProperty_V1 E  m C O  o    -T     ATTRIB_XACIS_IDT     284T     ATTRIB_XACIS_IDT     281 B  @ 7 U P u    + u  r ` s S B    -T     ATTRIB_XACIS_IDT     278T    } ATTRIB_XACIS_IDT    ~ 288 4  f h g G X   k +T    d ATTRIB_XACIS_IDT    e 296T    [ ATTRIB_XACIS_IDT    \ 295T    > ATTRIB_XACIS_IDT    ? 289 + _       	  S J    )             '              P    & '(Q             T    ( Board_w_cmp_006_Diel1_OutlineO    (SDL/TYSA_NAME  $end 'x_b'
$begin 'x_b'
Design_5.setup/NativeGeometryFiles/0000259.x_b
BIN000000009641
**ABCDEFGHIJKLMNOPQRSTUVWXYZabcdefghijklmnopqrstuvwxyz**************************
**PARASOLID !"#$%&'()*+,-./:;<=>?@[\]^_`{|}~0123456789**************************
**PART1;
MC=unknown;
MC_MODEL=unknown;
MC_ID=unknown;
OS=unknown;
OS_RELEASE=unknown;
FRU=sdl_parasolid_customer_support;
APPL=Electronics Desktop;
SITE=unknown;
USER=unknown;
FORMAT=binary;
GUISE=transmit;
KEY=C:/Users/lvecchie/AppData/Local/Temp/Fil72E11672417359132673.setup/Design_5.setup/NativeGeometryFiles/0000259.x_b;
FILE=C:/Users/lvecchie/AppData/Local/Temp/Fil72E11672417359132673.setup/Design_5.setup/NativeGeometryFiles/0000259.x_b;
DATE=unknown;
**PART2;
SCH=SCH_3501210_35102;
USFLD_SIZE=0;
**PART3;
**END_OF_HEADER*****************************************************************
B3   : TRANSMIT FILE created by modeller version 3501210   SCH_3501210_35102_13006      PART_XMT_BLOCK	Part list	n_entries   dindex_map_offset   d	index_mapR  schema_embedding_mapR  mesh_offset_data  entries                  $CCCIlattice  CCCImesh Ipolyline CCCCCCCDIowner CCCIboundary_lattice  CCCIboundary_mesh Iboundary_polyline CCCAindex_map_offset   dA	index_mapR  Anode_id_index_mapR  Aschema_embedding_mapR  Achild  Alowest_node_id   dAmesh_offset_data  Z                 @@:0yE>    	  
                                       @@:0yE>                           Q                F CI	list_type   uI
notransmit   lCCCDCCDIfinger_index   dIfinger_block CZ                                                                  	CCCCCCIframe  CAowner  Z          V             n J CIindex_map_offset   dCCZ                                Q                Q                P CCCCCDIlegal_owners   lCZ       D                        S          @@O      SDL/TYSA_DENSITYP     ! " (#                     T     UNIT=mmO    " AEDT_EntityName_V1P     # $ (#                     S     {Gz?O    $ AEDT_ExtentScale_V1Q        %  &    ' F                  ( (  	       )   *  2 
     + ,   +       1ACa2U0*#?                            ?                      - .   +1AC1ACa2U0*#?                     ?  {    / 0  1AC1ACa2U0*#?       *  1  V      2   n3  4 .         5 6  7 8   n Q    5    9  :  ; <  = >  6  ? @ A  B C  D + 7 
   < E  F G   n  8 N      G 1AC1AC?P G=? G O    7 8 H 1AC?1AC?P G=? H P    F G I 1AC?1ACP G=? F    J 3 7 K H   n  I Q    K H L 1AC1ACP G=? K    M N F O I   n  L ~    O I P 1AC1AC?a2U0*#? O n   Q B K R L   n  P }    R L 0 1AC?1AC?a2U0*#? R p   S T O U P   n  0 |    U P  1AC?1ACa2U0*#? U r   V W R / 0   n Q    V    9 U X  S Y  Z [  W  \ ] ^ U 3   _ - / t   Y ` U     n Q    Y    9 / a  V b  c d  `  e f g / N -  h - e b    f +   f  e 3 ` U h i   + g  e ` 3 K j k   - N  l D m K ` -  n + -    o   nN C p      h  q r _ / f i  m - q e    r s   r  q t h O m u  A - _  q h t U ] v  f - i j   w   nf v u x     m  l N B / r u   + l     B y   B  l m D O 6 C  r - u l   ;   nm i  z    Q    ;    9 u {  w 5  | }  z z    u ~   -1AC        a2U0*#?              ?        ~ U    k  z  +       1ACP G=?      ?                  y     z   -        1AC?a2U0*#?      ?                  f      nA  v       x    v  x  +1AC?        a2U0*#?              ?        v h      n]  i      x w    i    +       1ACa2U0*#?      ?                      C x   +1AC1AC?a2U0*#?                     ? C       n6 4 -           4  .  +1AC?1AC?a2U0*#?                     ? 4       nE  C      .         +1AC?1ACa2U0*#?                     ?Q        9 4   2      E  \ ^ ] 7 T 4   + \     W )   ^  \ W E F     - ]  \ E W R _ v  t + T  ? A @ R E 4  ] -     j 7 ^   @ +  !    n       n   @ p   + j    n F g k  ^ +        n p k      @  ? T 6 7  p   - ?     T    p       n -      Q        9 p   o       S    p    -        1AC?P G=?      ?                  R        -1AC        P G=?              ?         T      ~  +1AC?        P G=?              ?               nn k      Q        9          n   j  K D   g + k       nj   ~    Q        9 k        P    9   (#                     Q     6    k       Q        9         T     ATTRIB_XACIS_IDT     323Q     8           T     ATTRIB_XACIS_IDT     322P       (#                     Q     :           R         "      ns +  	  +  s + 1 Q        9         Q     d    s       R        s c      n  q 	  -    1 Q        9 s    2    Q     g           R     	  Q        9         Q     i    v       R       Q        9 v    w    Q     k    i  w  {   R       Q    w    9 i    ;    Q    { m    u  ;     R       Q     o    O  Q {    R       Q    Q    9 O   M S    Q     q    R  S  X   R       Q    S    9 R   Q V    Q    X s    U  V  a   R       Q    a u    /  Y X    R       Q         )   a    R        )       n  \ 	 , +    1 Q        9 )        Q                R               ny ) ? 	  +  y ) 1 Q        9         Q         y       R        y       n+  l 	  +  +  1 Q        9 y        Q         +       R        + [      n y e 	 
 +   y 1 Q        9 +        Q           2     R       Q    2    9         Q         4       R     
  Q         C       R       Q        9 C    o    Q         -  o     R       Q    o    9 -        R       T     ATTRIB_XACIS_IDT     320T     ATTRIB_XACIS_IDT     319T     ATTRIB_XACIS_IDT     317T     ATTRIB_XACIS_IDT     314 1 \          ) T     ATTRIB_XACIS_IDT     3132      y    -1AC        a2U0*#?      ?                              ?       2  v    s    +               a2U0*#?                     ?      ?                2        ,  -        1AC?a2U0*#?                            ?                2 ,     )  
  +1AC?        a2U0*#?      ?                              ?       2  M        +               P G=?                     ?      ?                T     ATTRIB_XACIS_IDT     312Q        9         T     ATTRIB_XACIS_IDT     311Q     ;           Q                T     ATTRIB_XACIS_IDT     299P       (#                        Q        #   b     T     copperP    #   (#                       Q    b    9    Y     T     Steel-oxidised-surfaceQ        9  b b  T     AnsoftSolveInsideT     1Q       9     T    AnsoftShellElementT    0Q       9   	T    AnsoftShellElementThicknessT    nan Q       9  

 T    AnsoftReferenceTemperatureT    	20celQ    
   9  &   T    AnsoftTransparencyT    0.80000000000000004Q    &     
   T    AnsoftSuppressedForPhysicsT    FalseP    h                      S    ???O    SDL/TYSA_COLOUR_2O     AEDT_SurfaceMaterial_V1O     AEDT_MaterialName_V1Q     (         T     Board_w_cmp_007_L1_OutlineQ    '          Q     *    p    :  R      Q    : ,      5   R      Q    .    7  < :  R      Q    <    9 7  5 J  Q    0    F  J  R      Q    J    9 F  < M   Q    2    K  M   !R      Q    M    9 K  J Q  "#Q     4         $R    !  R    $  T    "ATTRIB_XACIS_IDT    #332T    ATTRIB_XACIS_IDT     331T    ATTRIB_XACIS_IDT    330P      %(#                     R           O    %AEDT_BODYFlagGroupColor_V1T     ATTRIB_XACIS_IDT     334T     ATTRIB_XACIS_IDT     333T     ATTRIB_XACIS_IDT     327T     ATTRIB_XACIS_IDT     326T     ATTRIB_XACIS_IDT     325T     ATTRIB_XACIS_IDT     316T     ATTRIB_XACIS_IDT     315O     AEDT_EntityID_V1R       O     AEDT_GenericNameProperty_V1 D  l B N  n    -T     ATTRIB_XACIS_IDT     324T     ATTRIB_XACIS_IDT     321 A  ? 6 T O t    + t  q _ r R A    -T     ATTRIB_XACIS_IDT     318T    | ATTRIB_XACIS_IDT    } 328 3  e g f F W   j +T    c ATTRIB_XACIS_IDT    d 336T    Z ATTRIB_XACIS_IDT    [ 335T    = ATTRIB_XACIS_IDT    > 329 * _       	  S J    (           
  &              P    % &'Q             T    ' Board_w_cmp_007_L1_OutlineO    'SDL/TYSA_NAME  $end 'x_b'
$end 'Design_5.setup/NativeGeometryFiles'
$end 'AllReferencedFilesForProject'
$begin 'ProjectPreview'
	IsEncrypted=false
	Thumbnail64='/9j/4AAQSkZJRgABAQAAAQABAAD/2wBDAAEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQE\
BAQICAQECAQEBAgICAgICAgICAQICAgICAgICAgL/2wBDAQEBAQEBAQEBAQECAQEBAgICAgICAgICAg\
ICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgL/wAARCABgAGADASIAAhEBAxEB/\
8QAHwAAAQUBAQEBAQEAAAAAAAAAAAECAwQFBgcICQoL/8QAtRAAAgEDAwIEAwUFBAQAAAF9AQIDAAQR\
BRIhMUEGE1FhByJxFDKBkaEII0KxwRVS0fAkM2JyggkKFhcYGRolJicoKSo0NTY3ODk6Q0RFRkdISUp\
TVFVWV1hZWmNkZWZnaGlqc3R1dnd4eXqDhIWGh4iJipKTlJWWl5iZmqKjpKWmp6ipqrKztLW2t7i5us\
LDxMXGx8jJytLT1NXW19jZ2uHi4+Tl5ufo6erx8vP09fb3+Pn6/8QAHwEAAwEBAQEBAQEBAQAAAAAAA\
AECAwQFBgcICQoL/8QAtREAAgECBAQDBAcFBAQAAQJ3AAECAxEEBSExBhJBUQdhcRMiMoEIFEKRobHB\
CSMzUvAVYnLRChYkNOEl8RcYGRomJygpKjU2Nzg5OkNERUZHSElKU1RVVldYWVpjZGVmZ2hpanN0dXZ\
3eHl6goOEhYaHiImKkpOUlZaXmJmaoqOkpaanqKmqsrO0tba3uLm6wsPExcbHyMnK0tPU1dbX2Nna4u\
Pk5ebn6Onq8vP09fb3+Pn6/9oADAMBAAIRAxEAPwD+/iiiigAooooAKKKKACiiigAooooAKKKKACiii\
gAooooAKKKKACiiigAooooAKKKKACiiigAooooAKKKKACiiigAooooAKKKKACiiigAooooAKKKKACii\
igAooooAKKKKACiiigAooooAKKKKACiiigAooooAKKKKACiiigAooooAKKKKACiiigAooooAKKKKAP/\
Z'
	$begin 'DesignInfo'
		DesignName='FlipChip_TopBot'
		Notes=''
		Factory='HFSS 3D Layout Design'
		IsSolved=false
		'Nominal Setups'[2: 'HFSS PI Setup 1', 'SIwave SYZ 1']
		'Nominal Setup Types'[2: 'HFSSPI', 'SIwave']
		'Optimetrics Setups'[0:]
		'Optimetrics Experiment Types'[0:]
		Image64='/9j/4AAQSkZJRgABAQAAAQABAAD/2wBDAAEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQE\
BAQICAQECAQEBAgICAgICAgICAQICAgICAgICAgL/2wBDAQEBAQEBAQEBAQECAQEBAgICAgICAgICAg\
ICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgL/wAARCADIAMgDASIAAhEBAxEB/\
8QAHwAAAQUBAQEBAQEAAAAAAAAAAAECAwQFBgcICQoL/8QAtRAAAgEDAwIEAwUFBAQAAAF9AQIDAAQR\
BRIhMUEGE1FhByJxFDKBkaEII0KxwRVS0fAkM2JyggkKFhcYGRolJicoKSo0NTY3ODk6Q0RFRkdISUp\
TVFVWV1hZWmNkZWZnaGlqc3R1dnd4eXqDhIWGh4iJipKTlJWWl5iZmqKjpKWmp6ipqrKztLW2t7i5us\
LDxMXGx8jJytLT1NXW19jZ2uHi4+Tl5ufo6erx8vP09fb3+Pn6/8QAHwEAAwEBAQEBAQEBAQAAAAAAA\
AECAwQFBgcICQoL/8QAtREAAgECBAQDBAcFBAQAAQJ3AAECAxEEBSExBhJBUQdhcRMiMoEIFEKRobHB\
CSMzUvAVYnLRChYkNOEl8RcYGRomJygpKjU2Nzg5OkNERUZHSElKU1RVVldYWVpjZGVmZ2hpanN0dXZ\
3eHl6goOEhYaHiImKkpOUlZaXmJmaoqOkpaanqKmqsrO0tba3uLm6wsPExcbHyMnK0tPU1dbX2Nna4u\
Pk5ebn6Onq8vP09fb3+Pn6/9oADAMBAAIRAxEAPwD+/iiiigAooooAKKKKACiiigAooooAKKKKACiii\
gAooooAKKKKACiiigAooooAKKKKACiiigAooooAKKKKACiiigAooooAKKKKACiiigAooooAKKKKACii\
igAooooAKKKKACiiigAooooAKKKKACiiigAooooAKKKKACiiigAooooAKKKKACiiigAooooAKKKKACi\
iigAooooAKKKKACiiigAooooAKKKKACiiigAooooAKKKKACiiigAooooAKKKKACiiigAooooAKKKKAC\
iiigAooooAKKKKACiiigAooooAKKKKACiiigAooooAKKKKACiiigAooooAKKKKACiiigAooooAKKKKA\
CiiigAooooAKKKKACiiigAooooAKKKKACiiigAooooAKKKKACiiigAooooAKKKKACiiigAooooAKKKK\
ACiiigAooooAKKKKACiiigAooooAKKKKACiiigAooooAKKKKACiiigAooooAKKKKACiiigAooooAKKK\
KACiiigAooooAKKKKACiiigAooooAKKKKACiiigAooooAKKKKACiiigAooooAKKKKACiiigAooooAKK\
KKACiiigAooooAKKKKACiiigAooooAKKKKACiiigAooooAKKKKACiiigAooooAKKKKACiiigAooooAK\
KKKACiiigAooooAKKKKACiiigAooooAKKKKACiiigAooooAKKKKACiiigAooooAKKKKACiiigAooooA\
KKKKACiiigAooooAKKKKACiiigAooooAKKKKACiiigAooooAKKKKACiiigAooooAKKKKACiiigAoooo\
AKKKKACiiigAooooAKKKKACiiigAooooAKKKKACiiigAooooAKKKKACiiigAooooAKKKKACiiigD/2Q\
=='
	$end 'DesignInfo'
	$begin 'DesignInfo'
		DesignName='cutout3'
		Notes=''
		Factory='HFSS 3D Layout Design'
		IsSolved=false
		'Nominal Setups'[1: 'HFSS Setup 1']
		'Nominal Setup Types'[1: 'HFSS']
		'Optimetrics Setups'[0:]
		'Optimetrics Experiment Types'[0:]
		Image64='/9j/4AAQSkZJRgABAQAAAQABAAD/2wBDAAEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQE\
BAQICAQECAQEBAgICAgICAgICAQICAgICAgICAgL/2wBDAQEBAQEBAQEBAQECAQEBAgICAgICAgICAg\
ICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgL/wAARCADIAMgDASIAAhEBAxEB/\
8QAHwAAAQUBAQEBAQEAAAAAAAAAAAECAwQFBgcICQoL/8QAtRAAAgEDAwIEAwUFBAQAAAF9AQIDAAQR\
BRIhMUEGE1FhByJxFDKBkaEII0KxwRVS0fAkM2JyggkKFhcYGRolJicoKSo0NTY3ODk6Q0RFRkdISUp\
TVFVWV1hZWmNkZWZnaGlqc3R1dnd4eXqDhIWGh4iJipKTlJWWl5iZmqKjpKWmp6ipqrKztLW2t7i5us\
LDxMXGx8jJytLT1NXW19jZ2uHi4+Tl5ufo6erx8vP09fb3+Pn6/8QAHwEAAwEBAQEBAQEBAQAAAAAAA\
AECAwQFBgcICQoL/8QAtREAAgECBAQDBAcFBAQAAQJ3AAECAxEEBSExBhJBUQdhcRMiMoEIFEKRobHB\
CSMzUvAVYnLRChYkNOEl8RcYGRomJygpKjU2Nzg5OkNERUZHSElKU1RVVldYWVpjZGVmZ2hpanN0dXZ\
3eHl6goOEhYaHiImKkpOUlZaXmJmaoqOkpaanqKmqsrO0tba3uLm6wsPExcbHyMnK0tPU1dbX2Nna4u\
Pk5ebn6Onq8vP09fb3+Pn6/9oADAMBAAIRAxEAPwD++V5J7SRIYWe+DbT9mYH7TDEWI3/a8BNgRH2LO\
VeVlf8Afsw202KOa/icXsixoWkimsbbfGUzn9xdXBbfIwjMRzH5SOHJ/eROpN+G3hg3GJMM+PMkdnkm\
l252ebPKxeXaGIXcx2jgYHFR3FnDcZZt8UxQxrc28jwXKp8xCiaMgsgZt2xsoWAJUkUAWqK5271O80a\
4jbU0jn0aeQRDVbaK5E+mEW8kpk1u3jheKLTALaUy6gJYY4nuokktYole5rVsNS07VIWuNMv7LUbdJG\
heewuoLyFJlVHaJpbeRlWQJJGSpOQHBxgircJKKla8X1W3pfo/IC7XOaxoEl7cpquk6nPoOuwwLbfb7\
e3tru21K0hklubbS9f0+5TGpaUl5K7r5UlrfQLc3KWN/ZfbLppY5fFFjcqIvDctl4k1B5IY1gsb0yWN\
urzIss2qarY21zFpMa232iVBMA9wbR4rdJZflqT/AIR6K+/e+IZv7amb5ZLX/S7Xw+Yk/wBTF/wjr38\
1vc7XHm+ZdfaZhOd6SIkdvFBcVKk1Kb9m+zim36xejj/i0fS9nZaPTc4pfG+tWcBGsnRrHS0u57Y/Em\
6tLvS/B0yfZbC8sJU0e71V5raG4kuby0iupdRXTZpLKKWDUJbi+ttMPfaVoyWGy7vJ/wC1dce2W3vNd\
ube3hvLhP3bNbwJAgXT9N8yJWW2ixGGBlfzLh5Z5NquH/4RKXRP9K8Hajfae8PzL4b1HVL2+8J38UfE\
GlR2t+t1J4RsY4GnjtTowtYbZpIXnstQt7WKxOjqU6icYr6vJ+V1L1ejj6RTg3b3YJXDVef9f1/wTuK\
K4618a6THc2+k+IpoPC/iGeeGyi0vVp2trbVb+WRYkj8KavewQQ+LIHaS2Zfsm64iW/t47+1sbyQ2id\
Jf6lp2lwrcanf2WnW7yCFJ7+6gs4XmZXdYlluJFVpCkchCg5IQnGAaxlSqRajKDTltpv5xa0a7NXT6D\
vcszQw3EMtvcRRz288ckM8E0aywzQyqUlilicFZI2RmDKQQQSCCDXFX51Xw3Mo0u/k1mG5jC6f4W1FL\
++1GWeJnFzLbeJFaeeysjLd2hkm1GK5toZGihN1ZwzRmLW83VNa/dpa3OjaRJ/rbqeY22uX0P3hHZ2k\
ILaPbTRvHmeaWLUIQssQs7WcxXcOlp+k2WmecbVbl5J/LE1xfX9/qd5IkO8wwm81O5ml+zI0szJFv8t\
GuJXVQ0kha4tU01N81946NfN/ZfnH3rXV43E1c5OxfUPFcWpWWrahbWFstzf2mpeGrSzgh1yHT5Ly9t\
LO01y8k1O7VLa80qMyb7WK3eQTLLaXYjG6TuYYYbeGK3t4o4LeCNIYIIY1ihhhiUJFFFEgCxxqiqFUA\
AAAAACqWoaTp+qeS15b7prbzPst5BLPZ6hZ+dsE/2LUrOWO4svMSNVl8qRPMQGN9yEqcmSfWdEaE3Uk\
mv6S0hjuLxLKQ69pymGV45prHRrNk1yOS8MUIFtbWr20bJJIlyomnjJP2ukGo7tQtZf8AbrXxPT7VpP\
SKcmGx09FUrDUtO1SFrjTL+y1G3SRoXnsLqC8hSZVR2iaW3kZVkCSRkqTkBwcYIrNm8Rac00thpd1Za\
vrKSSQf2VaX0DzW80bGOaTVGhMjaXZQuCJ5ZEJU4ijjmuZIbeXNQm20ou638vXsvNjJdQ0K0vryHU45\
LnTtYt7aSzg1fT3iS8S0llSWW1miuYZbe+ti6EqlzDMsTO0sIjmxIOXbXvEsDX8M0ekzWNtepA3jC2s\
7ldG06OKFhqEeo6LLq/2ieSDUI0glnt7p7SBbiWW6mt2sLqA7/wDYs+pfvfENx9ozxHpWnXGoWekQwP\
8ANNaX8aXS/wDCR7s+XK11GtvLFEoSxt/MuFm34YYbeGK3t4o4LeCNIYIIY1ihhhiUJFFFEgCxxqiqF\
UAAAAAACtVUjBKMrVmtFdaR1v7r3fo1yXbdpLdW+RiadpltK1trF1eR69fNGJ7DU2itDbWcF1CS66BH\
ApWzspEmf5/MmuZomjS4u7lYoim/XMS+GltVD+G7yTw9cJJCyQRCa80EwLMklzaHw5JdJbW0cwVi8lo\
LW58x2kE+XmWWSLxLaRXltpesp/Yeq3e5bS3vJomtNTZJYLdjpGpIRHe7rm4RY4X8m+KssklnErrmZR\
dR80JOpbpazSWvwrS2/wAO2raV1c2OjqOaGG4hlt7iKOe3njkhngmjWWGaGVSksUsTgrJGyMwZSCCCQ\
QQaq6lqem6NZTalq+o2OladbeX9ov8AUru3sbKDzpY4IfOurqRI4t88sSLuYbnkVRkkA8r/AGzrXiX9\
14YtvsGhz/L/AMJteTWjfarR/wDl+8GaP5Vx/a+7yrhIrvUFtLIedbajaRa5Yt5U0wpTkude5BP4nok\
/Xq0teWN5NbJg3b1INZvrTwb9mSy1e2tRe+c9j4VubTWNev8AUzZeUZ7fwppukzS31pbR200IuEtLO+\
tbG3jS4SyhjjuDPkxN4w8WpdaVqmuWngN760n+2eG9HtVuPHek2DAQR3mneMJNZkspRKzwl7q20mVLZ\
riWyguRe2/21Oy0Twpo/h65vr3Txqst5qUFja3l3rHiHxD4iuZLbTZL+Wxt0n8QapdPbwRy6nfsEjKK\
WumZgTgjWv8ATrHU4Vgv7aO4SOQTwM4KzWtyiukV5Z3CESWV6gkfy54mSWMtujdW5rf29OLXInOWn7y\
UYuXfSD5o77tycnZNSgnKLLd9PQTTdM03RrKHTdI06x0rTrbzPs9hptpb2NlB50sk83k2trGkcW+eWV\
22qNzyMxySSSsaQatoTQvE97r2jmQx3EEkUdxrOk2whldbqG7WZJNasohBBGbdobjUpWunm+03LqIHK\
xdOpJuUb1ebVtXbv59U/XfdX3DT0OnormJdVm8PKD4ju45dNeSGC315bVrdYJJZktoLfX44WeO2kcvG\
325Fgsmd5EkhsdtutzFaXuqeJbeO9065/sXRLne9neC1Muu6hbq7JFdw2+p2n2fSLZ3hEkRlhvmubS7\
V9tnLjB7KVua6VPbm15b9tr38rXW7SWoX+829Q1JLDyY0t7m/vbnzDa6dZfZzeXCQbDczA3dxFFBbRL\
JHvlmljjDTRRBjPNDFJycnh7VNauNQ1KW91Lwv9q8pLbTrC5ME1yIEsibjxMdO1SSO4uWubJI0fT57S\
6/s9Vt5L07xFbdZp+k6fpfnNZ2+2a58v7VeTyz3moXnk7xB9u1K8lkuL3y0kZYvNkfy0IjTagCjRpxq\
ezv7Ld/aa13vtdpLRd31vrZBzGm6nPZQ6fp+q6LJo4jjtdOW9txpy+HpL5Vjt4rbTUtdRlnsbKWVStp\
9qhgB3RW7FbmWKF+nqOaGG4hlt7iKOe3njkhngmjWWGaGVSksUsTgrJGyMwZSCCCQQQawP7Gu9N+fw/\
e+RCvP9iaiZbrSGUc+TYS7jcaFlI4YYhC0tjaxBjHpruc0nyVG3pTk/Xlfzu2n9680P8To6K5NfFdu9\
w+jRweZ4pj8yObQopXkS3eNLSQ3l1qUdsUtdFMN9aypcyIskkcnlR2zXyvZKDw7catbwjxZff2pu+y3\
F1olpGlr4bS9tnimj8uLyvteoWyyRjMd5czQTOTK1smIo4T2TjZ1X7NPbS7a7xWzXZ3UX0Yr32HXWoj\
Xra407T9HbVNP1GCaym1LVLSA+GpLe4jZLjzrS8uI59e097OTchtoZLO8E6xC8jRpZoOasNA13wXM93\
Yx6n48tLiM+fFqPiCebxNozymP7RZeF5PE9+8F7oc1ytrK8F7qVtdW62Ts99qx+xWlp6fRVRruCcIxX\
s5bxbb5vVpp/wDgPL2elwt56mHo3iHTdc+0w20vkapp3kprOhXb26a1oVxP5vlW+rWUM8nkeZ5EzQTI\
0lteRILmynuLWSOd9yuc1/wtpPiKTTLu8Se21bQ57i70DXNPna01bRbu5tntZprO4AKTQPE6ia0uY57\
G6ESJd2txGoSufk1HxH4Ne7ufEV2/iTwbb2kUg1+DTZJfGGlXIN3LeSa9o/h/TVt9Y0bAtkjudOtYJ7\
UOgurKaBLrVIn7OFW3sZWm/sPdu9rQa0lfdJ8svspSaTkarf7z0Os7UtUt9LS3MyXM817c/YrC0tLd7\
i4vL029xdJbR7QEgzDazsZZ3igjWMvNLGgLDCstYvfFEL3GgTWlnoou9QsRrbSW+pXV6+m39zpl6+j2\
ltK9vFD58E3kXdxLKRJassumSRMrnYsNFsbCZrsLJd6lLG0U+q38hutRljdkllgWdxizsmuE8wWtusN\
pHIzNFBHnFQ4Km2qr95fZW9+zey13Wr6NLcfoc5caRqfiK+e8mbVvCNvFZCzVrK6s4fEF9JILxJRd3F\
jf3lnJpMcF5m1Dxtdw3Uk00MlqBm4sw6nH4atIrTUtFj0fSrSRLeXWNPGk2fhmJry5EcFwlmNR+1WEc\
13cxCRWt3S3muH33EsCNeP2FFN1nJKM4p01bRXVvR6u+rtzcyTe3QVvvCiuc/4R/wCw/N4du/7Ex/zD\
vs/2zw++eP8AkDedF9hxvnf/AECay82eXzbr7RjYcefx5aWt3Jos+lalL4rSS2jh8MWLWEl7qcdxbXl\
2NT0i91C9tbWXRPJ0zVSLm5mtPn09reSOO8kgtZVGk6l/ZPnS1fRxXeV3ZLu7tJayaC9t9Du64rUPEb\
6lJe6N4d0B/E8qPc6fqVzqDnSfB9u8bPBeWV7rlzZTnVH3Q39tLFpdnqht7u1a01JbHcXVn/CN61rXz\
+Ldc82xn4u/B+iWtpB4auLQ/vV07V7++tJNR17bM5juJI59NstRt4EhudJjglu7e47G1tbaxtreysre\
C0s7SCG1tLS1hjt7a1treNYoLe3giUJBAkSIqIoCqqhVAAAqv3VLVtVp9lzKK9X7sm99I2S0fNLVBq/\
JfiecaZ4KvNDvYtfnNl4r1aAyLb2ssMmm2Xhm1ML27w/Dm01G8vj4dE1kXjubV7wR3jyRL9ssbK1gtE\
7iw1i2vZms5Ek07VY4zPLo9+9ouox2wZEW8WO1uZY7qyYyRgTwSSxCRmhd1njliTWrO1TSrTV7dILtP\
mt7m3vrK5RYjcWGoWjiWzv7Rpo3VLmOQZG5XR1LRypJE8kbKVX2rTrO725lul2ttbV6JJ+fRiSW2ho0\
Vzm7VdF+aeXUvElg/wA003kaaNX05l5kl+y6fbWqalpvkqT5cEL3ySptijvBOq2lKLWr7xPYmXwq0dr\
p91HNHb+J7+MSKGUyQtNpehsRLeSR3MM8Ti9NkiOEljS9iyjJUpP3lJOn1lfReul76NpW5mk2k0Fzo7\
/ULTTYVmu3kAkkEMMVvbXN7d3ExV5PKtbKyhkmupBDFNIyxxsVigklYCON2UqtYaRDZTNdy3N7qWoPG\
0L6hqMyyTCFmRmitra3iittOjYQ23mLawQCc2kUk4llQSUUv3S0alN900l8k4t283b0QytZ+HNOtb4a\
tcCTVdb8tIRrOpiCa+jhjFwiRWaQQRwaZH5V1MrrawwCUOWmEkjM7E2gQxzS3mj3EmiX00klxObRVfT\
r+4kYyyyappD/ALm6klmEXn3EYgv3jiESXsS1v0Ue1qXu5N6W8rLZW2suitZdEFrHOJ4kt7e4tLDWra\
50W/vblbK1FxG9xpd7dOkjRpY61bxm3PmvBcCCK4NteSCMFrSMyRq3R1S1GbToLG5fV5bKHTWjMN4+o\
yQR2JhuCLcxXLXJEZjkMoTa3DGQLg5weCtY/F8Tal/widnpNvoU0kbaTF4rn8Q29zbTLDp8dwLLSmsl\
k0vQFEN1FBZMIiku64hYWbQwG4041E5R/dW35n7rd9k3qnZ35fedk3foLY7nUNWstM8kXTXLyT+YYbe\
ysL/U7yRIdgmmFnpltNL9mRpYVeXZ5aNcRIzBpIw2SbPVtbmSa+mvdD0kRyxtolvPHBq13NuhaK61DW\
tKvXaxjR45fLt7KYF1KvcXLLJJZRVvCh0m3hSyVJLXxGbK2fW4dVlkn8Q3UloqwSXN3f3cMcuu2UVzN\
JDFeRBrI4MdqyxqI17ClL91JxinzL7TX4xWqXk7t7OLQbmL/wAI34d+yf2f/YGi/YPtP2z7D/ZVj9k+\
1+V5H2r7N5Gz7T5Pyb9u7b8uccVW26ponKPc63pC/NKJ5DNrmmQp8gSzWG0LeILZY/LYrM/9oAQSuJt\
RnmigTo6KlVJbSfPF9Hr8090/NfO60GZ2n6tp+qectncbprby/tVnPFPZ6hZ+dvMH27TbyKO4svMSNm\
i82NPMQCRNyEMdGuT8QT6fLeWmmRNcyeJzbXF3pEenXM9peWsBlhilu7+9iieO10UXK27ypdxzW9y1k\
qLaXs8cdu2DMPEEMMt94/FlNolvHI1zD4XudUfToo41Lm51jSTpwu9RsjGbiK4T7VcWhjmjM+neWk13\
FoqKmlJPkUtouzk+nurTmu9tFrortCv3On/t4ah/o+hQ3NzcS/6rULrS9Ug0OK3PXUl1CaCKLV7baVM\
MdpM7XRlTZJFbmW7gkh0C2kmivdZMeu6lBIk9tdX1naeTpciMJQuiWojI06MXA3By8t2wjiW4u5/IhK\
bcM0NxDFcW8sc9vPGk0E8MiywzQyqHililQlZI2RlKsCQQQQSDUlZufLdQTh36y++y08lbzuP1OH1Tw\
Jpsn9o3/hiT/hCvE179ruP+Eg0C2t4ftOpXXmN9u8RaNtFn4uxJNcHGoxTSRfbJ5LSa1uZPtCn/AAmf\
9kfu/G+m/wDCJ4/5jf2z+0/Bcufm/wCRo+y2/wDZG3zbSH/ib2ul/aLu5+z6f9u2+Y3cVBdXVtY21xe\
3txBaWdpBNdXd3dTR29ta21vG0s9xcTysEggSJHZ3YhVVSzEAE1arOaUK0XWS2d7TW2ilrporKSklry\
qLk21btoT1laxrWnaFbJdajJOqzTra21vZ2N/quo3ty0cs32fT9K0q2mutQnW2guZnSCGRo4LSadwsM\
Mrp47Z23i631a9uvhFonhyy8FXWlQRwf8JNq+p2Xhe/1FF1kWuqeAPDuhW8w0fSvtlxBNfzmG3g1xBD\
Pp+1ZG1W66PwbHoGkakLLWZL4fEW9/tCC4v/ABbMt5rWsRSXEmrXmn+EdefTbS31jwrAkcVwlnpMMEN\
jFJC9/p+n38k8Q2lhYwTk5urGKTcY8vOtLvnScvZqOzb5rNpNJ3SV36fl/wAE3P8AideLv+g54Q8Or/\
16WHiXxJHL/wB/p/CuhvYyf9OWv/aJ/wDmDPZf6ftWfhbwxp2nT6Pp/hzQbHSLqf7VdaXZ6Rp9rp1zc\
jyALiexgt1imnxa23zspb/R05+Rcb1Fc8qsmlGH7uC1SV911b3b63e2ysrJNL5s5MWGoeG7eFNBhudY\
0yH7LaroFxfQLcafaK8UZl0bUr/DXHlxmZmtr24KsuxLa5tI4RBNrWGuaZqMzW1vPJHeJG05sL+0vNL\
1E2yskZvF07U7eGd7LzXVBOIzEZAYw5dWUa1c54gSwf7JvtLm71pftD6KdLWyGuWpXyTeXdhc38iRWl\
si/ZxcGeRbWYSR2k6z/aI7aZpqq7TXvu/vLf1lfR929Hu5Nht6HR1zl34hG+Sz0eyudW1JblLVFNtql\
po+9LhYb8zeI10uW0i+zRrcmVVZ5PNtGtVQ3OI65zyfGY48S/6To8XybPB1/cR6vJEvzfatak+w2lxd\
eWkSuf7Ha1mklJiXT7iGbyYe10i70u+0uxutFktpNKktoxYG0QR26W8Y8pIY4Qq/Z/L2GMxFVaJozGy\
qylQ3TjTXNK1VX+y/dv0Ta1u7PRWdtVLsXv5GSPDFtfTSXfiX7F4iuXjiiigu9LtP7J01YmmLHSbC6N\
xJaSTCSM3LyXEzzNbx4ZIo4oo7t34f0u6uJL9IPsGqybCdY00iy1RjEipCtxcxL/xMLZfLgP2e6E9q5\
t4xLBIqKo2qKh1al0+dq2mmit2stLO2qtr1HY5z+2bvTfk8QWXkQrx/benCW60hlHHnX8W03GhZSOaa\
UzLLY2sQUSak7nFFdHRRzU3rKm0/KVl9zUvzt5IDJsNTa4mayvrOTTNSjjab7LLLDPDdwRskU17pl1C\
2LyyW4dVO9IbmMTQtc21v9ohD0rzWbu4+1Wfh2y+338XnwfbrwS2vh+yu496bbq+279Q2zRzxvHYJcN\
HPbmC6a0J8xazeH31u4S78Vwabew2/lvp2gxG4vdLsLgJdwXN3dS3KxJrlzLDPHsM1nGtoIysCl2lnl\
li06+8PqYtBtrK40YSTTjQsCxubNrmaS6vP7HvQTDJG0zStFZzpCglvGxqFvbJFBHpakno056aP4L9V\
zXu7edle/vNJcy1LtpoxhuI7q+1TUtamt95sjqS6WiWLyo0U01vDpem2yNcvC7R+bIskkcbyRxNGk86\
y7VZNhrmmajM1tbzyR3iRtObC/tLzS9RNsrJGbxdO1O3hney811QTiMxGQGMOXVlGtWU+fm99crXS1r\
LyVkl3231GvIpX9hDqEKxyNJDLDILi0u7cql3Y3aK6R3VrI6MqyBJJEZXV4pYpZIJ45YJZI3yd2q6L8\
08upeJLB/mmm8jTRq+nMvMkv2XT7a1TUtN8lSfLghe+SVNsUd4J1W02ru8tNPt5Lu/uraytIdnm3V3P\
FbW8XmOsSeZNMyqm6R0UZIyzgDkisE6tqupzJBoWnyW1sY5WuNb1/T7+yhtZ42hMdpb6Dd/ZbvU5JI3\
fMm62tox8yzzyo9vV01NrWKdNbt6JddJbp9bJ3e1nezRrf2tp/wDZ/wDan2j/AEP7u7yp/P8AP8/7L9\
i+x+V539pfbP3H2Xy/tH2j/R/K875KyYTreuQxXYuL3wvYzRxywWYs9PfxCSVBD6i98l1bWMbB3BtVg\
edfKike6iZprOOL/hC9D837b5dz/bf2n7d/wkf2hv7c+3fZPsXn/asbPs3k8fYvK/s7HyfY/K/d1Z/t\
qfTf3XiG3+z45j1XTrfULzSJoE+Wa7v5EtW/4RzbjzJVupGt4opVKX1x5dw0NJQ19ivaS/vJXS7Rjqp\
ebtfryx1YeprWGnWOmQtBYW0dukkjTzsgLTXVy6okt5e3DkyXt64jTzJ5WeWQrukdm5q7UcM0NxDFcW\
8sc9vPGk0E8MiywzQyqHililQlZI2RlKsCQQQQSDUlYNttuTbfW+4zAm0NkmludI1O90iaaSS4mto/J\
vNJurlmMu+4029jcW0b3DzPcfYZLKW5a5kklmMxSVCz1qZr4aVq2nyaZqDRpJbypI15o2olxcSNb6Xq\
rW8JnvY7e2d5beaG3nCo8kUctuhnqPWPFOk6PcpprPPqOuzwLc2nh3SIG1DXLiCWSW3gu3s4jjTdKe8\
i8g6hevbabDM6rc3kO4GsWbQLzxmn/Fa6fFaaGskM1p4Qh1KW7S+ZJUuYrnxlNaLFDqEioEhbSI3vNK\
VxPJPc6sJLNrHojFuPNXXLBrSX2/8At1XTmumuiWilET8tWS6p4v8AtH9o6T4Mg/4SPxFB9rsfNt4vP\
8NaDqsXmW2PFGs/aYYIfst81qb3TraeXWlt5xLDp8iHeCPwW15e6bqHinXr7xTJpV9HrWn6ZeadoFno\
Gla/HFNDDqmk2lnpK3i/Z47u8SzjvdQvzAJlleSe8hhu0spo154atZx4Tgs5NPR769j8KSxW2n2puby\
4nv7pNH1K3iX+zHn1C7u55BdR3cTySLFEbKLLrq2niHSry4jtEmubW7n3/ZrXVdO1LRbi98tGlm+wQ6\
vaQNf+XGpaXyRJ5Sspk2h1y3Jxj/s8fcs7ysnNaa3drwVv5bJ3a5pWdl/ieptVla1ouneIdOk0rVY55\
bOWexuiLW+v9NuY7nTL+21OwuLe/wBMuYZ7WeK/s7aVHilRg0I5xkHVqOaaG3hluLiWOC3gjkmnnmkW\
KGGGJS8sssrkLHGqKxZiQAASSAK54uUZRlBuM4tNNaNNbNNa3vtYo4Rrbxl4buYbm3vtV+IGkywXC6n\
YajJ4T03xHaXKyWq6ZN4bFhouk2N5Awlvvt0eoXUTBIYZbOXzI5LW76Gz8UeHb/Tp9WttZ0/+z7Of7J\
qE89wlmdKvx5HmabrEN2Uk0fVY2ubdJbW6SK4hklWOWJHO2ov7an1L914et/tGeZNV1G31Cz0iGB/lh\
u7CR7Vf+Ej3Z8yJbWRbeWKJi99b+ZbtNmP4A8PSS3WpPB/xVF3PBeN40jtdLg8VxXtnaixsLqDULfTk\
jRYbBRbi3MJtJ7eSaC7t7mG6u0n6JOEkvbxVOat8KSbV9eaK0WmzST6uMr3SXlqjT8zWNY5tmufDund\
BcT2lrJrl6D+8iuLOC6eWLSLbaIsreW0t04mlie1sZIklk0tP0q007zpIU8y8u/LbUNSnWJtQ1KWPfs\
lvriONfM2+ZIIo1CwwIwht44oVSNeRtdZ8Q+F7a3tPGUM+vxRwQ28PivwtoWsajc6pdxxq0ra14P0TT\
rqbQJ5FLFJbaS8sZWtJnlfTHms7KXsdN1PTdZsodS0jUbHVdOufM+z3+m3dvfWU/kyyQTeTdWsjxy7J\
4pUbax2vGynBBAmrGpBOyXsW7KUfhl1XvWTb68srSXWMbWQmn6l6sW70bzLiS/069udK1GTY0skJ8+w\
vWiRUjGp6VM3lXOVhtkkmi8i+MNskEd5FGABtVnahq2n6X5K3lxtmufM+y2cEU95qF55Owz/YtNs4pL\
i98tJFaXyo38tCZH2oCwyg581oJuT6JXv5W1uhlGHVprOaKy8QfYrG4uJEg0++hnZdO1aZ2ESQRfaVV\
rDVnfDrYs8xMcg+z3N4YrkwGo6/Datc2Wm28mt63BGSukWDLujmeET26apfP+40OOSI70e6eMypG/2Z\
J5AI2pS2GoeI/tMWsw3OlaDNbLANGivoF1DUvN89L1dcuNO3/ZbYbbUwR2V9+8RpReM6Sm1js/2NcaZ\
83hue2sbdfmOgT26DQ5D96U2f2VFl0W5lZI1MkZmtUMks7afPcSvI2tqSa5rc/ZP3L6WvJXevVLTtOO\
yWv9f1/XYP7Blvv+Rh1D+2oW+aTSPsFpa+HzKnywy/YHWa4udqDd5d1eXMInPnpGjx2/kFWbTXrK6uI\
7N4dSsLyTegt9S0u/ska4iRpJrS31CWD7JqFyscc7YtbidXjt5JomkhRpAVMp1oOzk6fkvdXqkrL59Q\
0+42qKhhuYLjcIZUkZMeYgYeZEWzhZoj80L5VgVYBgVIIBBqOS8to3aHzUkuRgC1jeNrl2YBlVYiwIy\
pBJbCqvzsyoCwxGQalpdvqiW4me5gmsrn7bYXdpcPb3Fnei3uLVLmPaSk+IbqdTFOksEiyFJopEJU8c\
fEHiWxu9W06LSo/E6aTJDG2pWz3OmTWyy22m3SRazbNpzrfXosbm5ndtIW6dysUY062aeNB0s+mahqM\
r/b9TmtrD5dmm6M89hLJ8o3fbtbjkFzLiZEki+yfYNoZ4Z/tUZrUtLO00+3jtLC1trK0h3+Va2kEVtb\
xeY7Sv5cMKqqbpHdjgDLOSeSa3jOEI2klW7J3Sjrd66Svvovdu73drC/A5zR7H+2LTStb1q6ttamntr\
HU7GGK08nQ9OnliiuIrzSbO7i+0fadnlFbi7eS4jJkMAs0nltz1lYE2gQxzS3mj3EmiX00klxObRVfT\
r+4kYyyyappD/ubqSWYRefcRiC/eOIRJexLUf9uf2X+68US6bpWeLbVftfkaRqG35WXzL0J/ZmpHaZP\
sbyTfunzb3N35N00CknVd4Pm7RtZr0S0f8A27ru2kGx0dFVJNQsIrB9VlvbSPTI7RtQk1KS5hSwjsEh\
Ny9694ziNbQW4MhlLbAg3FtvNcXceJ9W8QxrH8O4tK1C3ae1EnjTU5Vu/B8cCXMI1SDSotLv0uvFGqx\
2zkIIGt9NEyzQzarHd2k9kZhSnN/yxTs5PSK9X+iu30TYzS1hI/DsF5rllex6fH5glvdPvF1C907Uri\
6uFWG206wtHeSw1u71GdYojZQTyXVzqbb7DULuSALzVp4g8a+ILiPT5NNsfAdvfb5LHVLw6lrWs6lY7\
GONL06+0Oys9E1eS2FzcwJqE11eWq6eTf8Ah9kaVYOh0/wXYW+rWfiDVtR1XxT4g02C9tNJ1fX304Sa\
RaagsK3kOmabomm2VjaTyCErJdrafbpIpWt5Lp7YJCnSajp1jq9jc6bqVtHeWN5GYri3lB2uuQykMpD\
RyK6qyOpV0dFdGVlBG6q0YWTj7afWbXw/4YvSdl/z8WvwqMbKTlpvrb+vw+XqV9I0PSdAtntNIsILGK\
edru7eMM9zqF/JHFFPqWqXsrNNquqyrDEZ7q5kluJ2TfNK75atWuYks9e0poZdMvZNbsVkIu9K1eS3F\
9FYxwy+THoeqxwRtNeh/KUjUnnNwFXzL22bzJpNGw13SdSma1tL2M30cZmm0y4WSy1a3hDInm3Wk3qR\
3NrGTLCVaSJQyzxupKyIWxnGcrz5vap6t6tr/FfVfPR9G7MryNaqV/p9pqUKw3aSERyCaGW3ubmyu7e\
YK8fm2t7ZTRzWshhlmjZo5FLRTyRMTHI6tS1XxDpGj74ru9tvt/2Zrm10iO5tf7X1H/WLDBpthLOr3l\
zNNE0UKr/rJfkBz0rfZtc1Xm9n/sKwb/lw06VZtXnib+C/1fbs0/dDI6SxWStNFLCsttqxBxSjCStNv\
2a6PVP5W1fy07tAYEmua9purXmiWMUfjV7OyguZUSa30vW9OkuY72SBNYuRZxaZJHLMloIlja1u0t5G\
lFndrG0z62kwXetRW+q6zeW1xGLmWa00bTllXSrSW0vJRaPftfWsd3e61bSIyyrMtvDBcwKRYRXdskw\
6O0tLext47W1j8uGPeQC7yO7yO0s0000rM9xcyTPJJLLIzSSySNJIzOzMc670K0uLiS+tZLnSdTl2eb\
qelPFBcXGxFhT7fBNDJb6tst1aOL7XBP5CysbfynIcaOpTd1GKpvT3ravo7paRT39xXW3vXuKz7m1RX\
MHWrnR5kg8StZRW0scskXiC0ju7XSVaJoQ0OrpdGSPQJHNzGlsZLydLpoJMPDK0Vu+9aXlpqFvHd2F1\
bXtpNv8AKurSeK5t5fLdon8uaFmV9siOpwThkIPINZShKKUmrxezWz+f6PVdUh3LNcLr+jLpt9L4y0v\
WV0K+ggKalZahqIsvB3iRpW0+2hPiOF4nFnqot7O3tbbVbdRdwAwpOmo2kCac+v8A28mpfufDTW2rs3\
yS6tBPb3Wh6W7cg3k0N2rXtyIw7i1ti0hPlLcyWUVxFc1ZtNGMNxHdX2qalrU1vvNkdSXS0SxeVGimm\
t4dL022Rrl4XaPzZFkkjjeSOJo0nnWXSHNRblJ8t1Zx6yT6NWsk9Pi1Wkkm0hb+Zwtr428Ry3NvY63o\
+g+DBqk8Nroetapq2q3+n6teySLF/Zdlp2o6Do9wdaaciOOzunsZrhHa608X8NvcrH6Hp+lWmnedJCn\
mXl35bahqU6xNqGpSx79kt9cRxr5m3zJBFGoWGBGENvHFCqRraurW2vra4sr23gu7O7gmtbu0uoY7i2\
ura4jaKe3uIJVKTwPE7q6MCrKxVgQSK4BfCmv+F7K1g8Baz5tjp/2C0svB/i24a70CDR4pYFvLXTvEE\
Ony6xp98LdJfsst1capawBzbLYCAW/2S26VVcsLYZu3u6uEvWbbkntpL3L3leGkWarfU9GornNI8U6T\
rFy+mq8+na7BA1zd+HdYgbT9ct4IpIree7SzlONS0pLyXyBqFk9zps0yMtteTbSa0tQ1fS9K8kahfW1\
rJc+YLS3kkBvL549gaHT7NMy6hc7pYlWKFJJGaZEVSzqDg6dRS5HBqb6W1a3uu6trdaWBNPVMkv8ATr\
HU4Vgv7aO4SOQTwM4KzWtyiukV5Z3CESWV6gkfy54mSWMtujdW5orJ267q3Lvc+FrRfmiEEmk32uXD/\
cKXizWl3ZWFspEjBYXupJhLE5mtTHLBKVpHnguVYhQ8k5P8Ypr7n+IfI0HjuL2RC0c+nrBtZZt0BupG\
ZizRxtBcOiQAxRF1kWRZdwGxSgalh8ywjFv9nuLiJGd/tMbJKzLI7SySTpJOJXuN7OWEavv+8gBbyk0\
qKwGNVldVdGV0dQyOpDKysMqysDhlIIII65p1UpLQq/m2bpays7NMDG8kE4cNvMluk6KZy5RvNH7z92\
FLFSRUR1AW7GC8CpcMwW2WLcVvgTFGrQGQBY5TNKFMTOTHjczmP95QBpVx2qeMFs9WOiaV4c8R+Kr+C\
CSfUjoEOkpYaOyrZSQ2ep6tr2sWNpFqstvf280dmk8l39ndbl4Ugkhkk6Hyby6RftMn2RG8t2trRmE6\
lSrGGS+D/Mhwd3lpG3O1ZCoJd2m6ZpujWUOm6Rp1jpWnW3mfZ7DTbS3sbKDzpZJ5vJtbWNI4t88srtt\
UbnkZjkkk6QdON3OHtGtldperaaenZWvvdWs079HY89g8E6vLdHWtZvNG1O+j1mTX9L8MT6e83hPw/c\
zQaZIy6ZJIfOfxEmo6fPImuvCGR9Xvp4NKt2u5om7a01tJ7iOzvNP1LR7yfeba31KK3KXQRGkK2+oad\
dXFpJc+XFcN9n+0fahHayTGAQqJDtVWu7S3vreS1uo/Mhk2EgO8bo8brLDNDNEyvb3McyRyRSxsskUk\
ayRsrqrC51nVsqqulorJLlXklZPu76t7yu2wStsWaK5zydf0z/j0lttb06H5YrG6M1trkduPnIXWZrq\
SLVrlFUxQx3EVq0odGutQ8xJZp61t4kfXfPj8M232hba5lsb7U9VjuNOtNNvYdq3No+mzxpe3mpQia3\
kMBitoJFZozfwyqVE+yk03FqUFu9kvW+z7d9bXGdHd3dvY28l1dSeXDHsBIR5Hd5HWKGGGGJWe4uZJn\
jjiijVpJZJFjjVnZVPKX0eqeKM2a6fc6DpkfkXNvrl3KYNckeT7TC7aHZ2N6k+h3P2KTP2i8ZJFFy1r\
cabKjzou1aaN5dxHf6je3Oq6jHvaKSY+RYWTSoySDTNKhbyrbCzXKRzS+ffCG5eCS8ljJB2qFKNN3h7\
019rWy9F19Zd/h0uH4HDWUF/4PtL+P+zL3xJb3F7qutSX+j2ulQatJNeXM15crqtjNfW66hehGiSGW0\
UmZYxALS3EMXn9haXlpqFvHd2F1bXtpNv8q6tJ4rm3l8t2ify5oWZX2yI6nBOGQg8g1ZrAv9DWW7XVN\
Llj0vWFkEkt0sM0lpqai2ezWHXbG1vLc6xHHbyE25klD28saNG4TzYpW5xqtup7s3rzJaP1XT1itP5X\
0W22xv0Vx9x4lPh1nj8XTWVpbNGHsdctIL6Ox1GZIby6u7OSyKznSr2K3to/Kje6mN6ZM22ZRJbxWYk\
8Q6upa9Efh3T5ZJopNOib7Vr0tpHNII5jrVlfiDSZJ4ggeOCO5lhjZjDex3DI9snSklzSajB7S6S/w9\
X56e69JcrC/wB5du9cgguJLGytrnWtRt9jXmn6VJp5uLCKRFkilv3v763is96yRmKN5RNMpZ4Y5I4pn\
j5yfwpd30t9qd49sLm+uba7uvC7XMuo+E9QlsbQWEH9pm8sBJNcvbKpE0UMMMMlvZyvZXclkHuO0tLS\
3sbeO1tY/Lhj3kAu8ju8jtLNNNNKzPcXMkzySSyyM0kskjSSMzszGzTjV9nf2StfRt7tXvtsldJ6aq3\
xMOxzln4gJ+yxa5plz4au7vyIbdNRu9LntLu/l2q9hYX9jfSLNc+Y4EUcqwTXC7nhhcRTiLo6rXdnaa\
hbyWl/a217aTbPNtbuCK5t5fLdZU8yGZWV9siIwyDhkBHIFYv2LV9K50y5/tLTYv3p0nUWurvV5M8Tx\
WHiG+1P6yxR3iS7pWaA3dtbPEbRNQntanLtry+Vm22n/iduvMtg19To6rXd5aafbyXd/dW1laQ7PNur\
ueK2t4vMdYk8yaZlVN0jooyRlnAHJFc5F4o/tC4utN0bTbm61ew8ldVtNSf+yLfRZbhDLBFqN00UrT+\
bHHceTJYQ30LtErGRIJEnN2HRZpporrWtQk1S4gkSaC1hjbTtEtpomDRSxaWlxI11IHit5Va9nvDDcQ\
Ca0NsTtB7Pkf718nW32mvJdLqzTdrp3XMF+xjaxaHxjbJZjQoBYwzrd2mseJLS7trmxv4o5Y4NS0DS4\
pbfUbLVYWa5jS6afSri2aZLmyluFxnN07Ttc8D+dBaaNf8AjmxuCmNZj1TSf+E9lYGRre08Qy6/PY22\
u2FqhuI4L77et0kU9taNp8xhuNRl9KoqlXko+z5VKj/K3K1+7aad9FezS8gt16mVpGuaTr9s93pF/Bf\
RQTtaXaRlkudPv444pZ9N1SylVZtK1WJZohPa3McVxAz7JokfK0VR1jw5bahcprFiYNK8UWkC29h4hj\
s45rkW0cksw0jVEV431fw5JLNKZ7F5UUtJ9otpLW/itb23KXJSlrGsqa7TUm184Raa8/de/u7Nl32ud\
CrK6q6Mro6hkdSGVlYZVlYHDKQQQR1zSSSxwo0ksiRRrjdJI6oi5IUbmYgDLEAe5xWV5paYtpUSuHZZ\
LiYhV02cu7GRhMj5a7wjAyRJKMsEmBKqY1tykciNqI235dljmlUi2LSMyLHp7tI6Q7kOwICk8qxb5I8\
81iMteZNdfLCJ7WHqbmSJEmfHRIILhCY/mB3NLGOBhFYOJEfFZW0ImCx7vtOPtDTPJcPMAnlhZZJ3Zn\
QJwFJ2gE4HJzaooAz/ALLJaIv2F3Mcflg2cztOjRKVDi3kmk3Qz+UoEYMnkgjBQbi4sRXUUzGMFo51U\
s9vMvlzKoIVnCH/AFkQc7fMQtGSCFc1YqpdtabUS6CsWYvDGqvJcF0GDJaxwgyeagfO6MbkB3ZAGaAL\
dZ17qSWiSCGCfUrtGiUadp7WrXrea8a7yt1cxRwRKsgdnlkjQKOGLMqt/O5+2B8e/wBv3wD+0rf/ALO\
v7MH7T/jT44fF7xRP4g8YaV8EPCn7O/7Nml6b8J/BN3/xPPDnhLxj8WfGfiSR4PEK+HdS0w2d1qMEME\
9nbrqOs6ppUl9pseofvt8KoPFVp8M/h9ZePLyz1Dx9Y+CvC1n49vbBLSO1uvG8GhWC+K7mKGwtYIYVk\
137dIEjggQCUbYY1wg/QuLPDzF8IZHwxn+K4gy3NKHFdN18Ph8NPGwxkKCSca+IwuNwWCrU8PVbcKGI\
ip0cQ4TdCpUhHnPCyvPaWaYzMcFTwGIw88tlyVKlRUZUnO+sIVKNatF1IqznB8s4JrnjFuxrnQbnU5k\
ufEF9JMixyxroWmz3dnoQjnaGR4tSRZRJ4ikAjeFmuPLtJoXI/s6Jnk3WL/w1pN9CqJDJpdxDZDTrTU\
NEnk0jUbKzjVxBaW93YMjfYo3cOls++28yNGaFioxv0V8D7WpdNSceXZLRL5L8e/U905iTVb7RGhh1q\
CS7095DAniK0USLbxpDLObrxNZxQIukRhEVHuofNtC6PNMunRMkQ3rS8tNQt47uwura9tJt/lXVpPFc\
28vlu0T+XNCzK+2RHU4JwyEHkGrNee38gk1nULrwhYyT695drZanq0EtjN4ae4hku7aPTPEkB1mCSW9\
tgu+R7aJ7+0jeAfvIZDZz3GMat9PZyS1f2d+t/hv5O2yUddFt6HfTTQ28MtxcSxwW8Eck0880ixQwwx\
KXllllchY41RWLMSAACSQBXOSanfay0MPh/wAy3sWkP2zxBc2QNs1p5MoK6AlzMjX167yWclvdm3n0x\
omdxJcsn2d8C1lSCd7zx5a3Nvdw6leT6feajNb3nhOwhh1CeTS3sJ7QLb6dcxW7WqxXupW9pqE0l40M\
MjgmCP0aiUVR6c8tbPRw+W6lb7k9GmG/kYun6Bp+n3k2pKLm71W5to7W51TULqe8vJIEle4aKESv5en\
2zXMjyNBaxwW+4rthVUjVaUuiXOmqJ/DU8kMqSQ50fUNSu30G4thMiPaxxzwXT6HHFZtc/ZlsFgiWTy\
lmimgjWJenoqPazvdy5r2unqmlsmuy6dulh2MW0120uLiOxuo7nSdTl3+VpmqpFBcXGxGmf7BPDNJb6\
tst1WSX7JPP5CyqLjynJQbVZOtS6NHYtFrospbG6kjgW0voY7tb+5BM9vZ21i6O2oXrPBuigjSSV3jH\
lozACuPiTxjCl1HaWupW2im5haCG5v8AS73xpZxC3IuYLC61PUb6x1K2k1AwSiW+ukmhha7t44WxZMl\
qnGouZNUv8TtF9+V76drOy3k20mtvM7C/1vTtPmWzkuI5tUmjElpo1vNA+rXwdnjj+y2TyqzRl45N0r\
lIIliklnlihikkSl/Zmpap82uXX2SFfmg0zw/qOq2flS/cMt3rttLa3GpfIpMcaw2kMf2l1ljunjgnj\
PDVzocto8ekQfYJh5N1qmm3UTW2uW13dxDEuv29wxuDqUqQZM85drkR+cs0yMsjdHUyfsm4xi4zXV7/\
ACX2fxfZ2YGLL4d0d7e1tYrP+z4bLzhaDRri60N7dLlxLcwxTaNPA6W0syxySxBvLkkiSR1Z40Zc0Ta\
p4at4YbmLUvEelQ/ZbdNShBv/ABJAJXigD6np9vap/attF87yXVuTdFHRXspmjmvJOsopKpLaf7yN72\
bfzae6evze6YW+RSsNS07VIWuNMv7LUbdJGheewuoLyFJlVHaJpbeRlWQJJGSpOQHBxgirM00NvDLcX\
EscFvBHJNPPNIsUMMMSl5ZZZXIWONUVizEgAAkkAVx+s3iyapLFoUepXPiDT7a2/tFtHOhypBa3Bnn0\
yx1+21rUrZbq2kkS4kRIZEu4Y2lMVxaJeFrijDJfQTRXXjiG9Z7aSOVbrTyJPBNnPGwlinS1tZTdiOO\
OKGeS61iFrazubJ5bee2UxGTT2KaUlKyevLdOeu1lpe+6emmqT0uX+Zv/ANsvq37nw1LbXC/el1ye2u\
LvQ4kHRLOSGeFdduXkV4yttcCO3MUpuZkljitrkro6Kz9pbSEUl5qMn97X5JLyvdsCmsqurI6q6OpV0\
YBlZWBDKykYZSCQQeuadRWYyl5d1BzFL9phXnyJlBuSvTy4rvzFBwoBXzVZnYEPMA29JYrqKRJXJaIQ\
MUuFmXyjA6xpK4dm+UqI3U71LIQcqxHNRfbFl+WzX7Ux5En7yOz2j7zfbRCyPg/LiPe284KgB2SE6XB\
LI1xds810+wGSKW6tY0SNkeKOGKO5PloJI1flmPmEuCOAoBItxNdqr2YWKFlDpc3ULssysPlENuJo3C\
9SXfZ0GxZFfes8VskTGVi01wylGuZhGZimQRGDHGojiBVflVVXILEFyzGvvubJFWVHvIE8uMTQrJJeK\
pKxq1xASxuMKN0kiHcS3EAALVbiminUvE6uFYo4HDRuAC0cqHmKUAjcrAMucEA0Aflf4V/Zi+NX7Jdz\
+1X+00/7QPwi8e+MPiTfeIPjL8TvGfi79k3WdW8ff8I34J8CaTZab8OvC974e/ao8PW58LadoHgy3TT\
bW93TCWVYJ9R+wWunW+n/AF9+x/8AEXWPjf8Asj/srfGvxDfXF94r+LH7N/wO+Jet6zeafpWn31/rHj\
z4Z+GfFeqXF/p2hQQ2VqZr/V7iSW1tI4rSJ5StqkSpEUpftueFtN8YfsiftGaTqr3KW1n8JPGXiuFrU\
24lGqeBdKm8b6IGN1bSr5B1nw9YCUBBIYi4ikhl2Sp43/wSu+G/hX4Kf8E2v2KPBvhm41VtCn/Z8+G/\
jSBdYuhqd/Fq3xZ0aH4pa3pltPBapJc6db6/4z1O3sVkWa6WxtYFu7m7uEmu5v0jiTN8dxNwpgeIs4x\
VDFZxPMJYGXs8Bg8LKGFwWX4OGCjCphaFFeyjCVSj7Dl5YRo0XFW2+fwFCGBzevl+Hp1I4SOGp1Yyli\
KtW9SpWrKqpRqzm7+7TlGd7u80/P778+a3/wCPwIY+11Akvlg9WNxCdxtECk/OXePEbM7R5VTLNdRQs\
IyWknZQyW8S+ZMyklVcoP8AVxFxt8xysYJAZxUBNxdMABLa2m1izFlju5ySuwBNrG3tzGXyd0dwGwAI\
9pLeM/tA6l8Sfh/8CPi94y+A+iadr/xY8IfD7xX4t8B+EdZ0PxJ4x0zxj4j8O6Pc6xZ+ET4Z8O69YX+\
pajqpsBp9n9juo7hLu+t5AlyiPaT/AJhia8cLhsRipxlOGGhOo4wXNJqEXJqKuryaVkrq7srnr4zEww\
WExWMqQlUp4SnOrKMFzTkqcXNxhG65pNK0VdXdldHsFzp8uoxiDUJo2smcPcWNvGyR3cYVv9BvZ5JGN\
1YFmUyIqQi4EQjmBt3mt5dGGGG3hit7eKOC3gjSGCCGNYoYYYlCRRRRIAscaoqhVAAAAAAAr8evhb/w\
VT0n9p74j/srfBz9nHQWPxM8dazea5+1lo3jf4e/ES+sf2c/Angvwxrd1418NarqtnJpUGk+ONS8eWF\
poHh/UrqW7sIrmaFtQ0xpNT0yGb9ia87JeIcr4ioVsRk+LWOwWHnGDqw1pSqSpU6rjGSfvShGpCNTS8\
Kl6UrVKc4x8jh7ijJOK8PiMZkGNjmWBw04U3Xp60pVJUaddwhO/vSpwqwjWVl7KrzUZ2q06kYxzQw3E\
MtvcRRz288ckM8E0aywzQyqUlilicFZI2RmDKQQQSCCDWB/Z2r6Zzo9/wDb7Yf8wnxBdXU+3PH+ieId\
k13b5kkllk+1JqG/YkEH2SMZHR1hX+uC3uIbCwsL7Vb+4dokFtbzLpdo4S4YyarrTRG3sIUeACRAZbs\
CZDHazF0VvcpubfLFcyerT28277afaumujR9AT6dq8OoTXNo1te2GoWUdtNeaffwqs0EN61ytnKtzbS\
y215HILSfDW88wQxmOQpKrxrnRa5NrikeGBHLbeZNE3iK8t2m0YSWs0kNxDZWyXkE+syGVFVZYmjstr\
u63kksJtZKV14MstduBqPid7m+vDbS20Flaalf2el6Rb3STQ3lpp/2J7eS68+2mWK6muCWuhEMRW8JW\
2jsf8TLw1F/y865oi3P/AFFdR8S6fFeXn/by/iK2jmu/+naa2s7P/l+lHOvLR/5dvmqu1k/hT68rv72\
uylZdPf0bWvy/r+v8jWsNKW1ma+up5L/VZo2jnvJWmEMayMjy2+mWLzvHpNkTFbgxxfPKLSF7qW5nTz\
21qztP1bT9U85bO43TW3l/arOeKez1Cz87eYPt2m3kUdxZeYkbNF5saeYgEibkIY6NYT5+Z891JdHpb\
srdF2W1thmTqukQ6qsDfab3Try1kWS01LTJlt763Amgmmt90kTx3NlMbeETW80csEoiQvGXjjZM46hr\
ulTIur2keq6e8cskur6BYXiTWMytCkFrceHRdXlzdxyF3IuLaSYqeJraGJGuG3ru7t7G3kurqTy4Y9g\
JCPI7vI6xQwwwxKz3FzJM8ccUUatJLJIscas7KpxftWoa1+709dS0SwHzPq9zZwW2oXOOFg0zS9Vgd7\
XEyuJpb61T5IwttDMLhbu20g5ONpJOkr6vS1+0lrfqkr93Fq4i7da7pNpDaTSXsco1CPztOislk1G71\
KELHI0umWVgks2oxrDNHI7QRyBIm81yIwWGSLLxFrNvD/atzbaHaXP2We70nSWvjrFr5LxXH2NfFNrq\
cK/PJEqzmGzX91LLBFKTtujHa+C9M0ma7vfD017o+pXsnn3l017eatDqUitJKq6ra6tcyi6ja4kZneJ\
4LvDusV3D5shaQeJRpNvCniyP+y7xfssV1fWlpql14bd7l4oI7qPWPsfl6fbNcyBCl48MkLght8JiuZ\
rSj/zDXqSut0uf5R1XzTb0T927TPXQ6O0s7TT7eO0sLW2srSHf5VraQRW1vF5jtK/lwwqqpukd2OAMs\
5J5JqzRRXO22227tjOc/sa7035/D975EK8/2JqJlutIZRz5NhLuNxoWUjhhiELS2NrEGMemu5zRWRrP\
xB0bTtSufD+lW2p+MfFdp5P2vwt4Shtb/UtN+0QRXtv/AMJDqF7e22m+D/O015Li0/tm/wBP/tCO1lT\
TvtdwohYqHjKd2pR9tKOjajOVmt1J0/tLqpPmWnRo53iaMZOKcpuLs+SE5pNbxbhGSTXWLaaTu1qmdO\
8s9pIkEIe/D7W8pnIubeLcV/13lbHQor7PPkjd2hcebKzYRYhLeqWuWWNAxSawjG7a4ALQ3kzrmZcbG\
ARY0ZJMEzRMGa5DbwwbjEmGfHmSOzyTS7c7PNnlYvLtDELuY7RwMDimzWsUzCQho51UKlxE3lzKoJZU\
Lj/WRBzu8tw0ZIBZDVHQWKKpeZPbc3LJLbjrdKDHJEOitcxAFSgAy8qFVBfJhSNWdbasrqroyujqGR1\
IZWVhlWVgcMpBBBHXNADq4zxH4hs9Lv7awsozfeKbixnubXT7eaziZNMSaOE32sSXT5t9DGoyWyM0SS\
3bbpDaQTGOcL1E10VYw20a3VyrIJIhKsawI5X95cyYPkrsbKrtZ3wdiEBivm1p4Yj1jWvG90dSvdI1W\
PxRZW0mq6JHYRT3NkvgnwfLHZXNvq9newzwJLIzxs8bSwtLN5EkSXFwku+HjSlOTrX9nBX066qKvbW2\
t3bXSy7nNi5YhUrYXl9tN2XNstG2/Wy0vpfc+DP20f2jPH3gnSrrwHZfAwfHpvEfg3WtS8ffDnQfib4\
h8AaDoPwquPs3h3V/EvibxPpnwz1C+1WC8t7jxrE9qgjsYY9Jtor3yXuYtRHyX/wSV/4KBt8cV1P9mW\
P4H3XwJ1v9nn4QfDSx8BeBvE3xnT4zN41+HHhvStJ8D+Ib658b6F8IdItPBWueHdYHg2ymsrR73SdRG\
uGTSrOHy76XTv0P+OX7OXh/4m6tNqXjjxd8Sfh1fr4avPA9x47+GGu23hXSPFng7UZINTk0bxGmp2es\
QaNZwatfXsAt71oYtSkuvmN8pgtrL8p5dH/Yp/4JZeJPiN8SPg34w8T/ABw/aX8WeG9A8F2/hXxz480\
6+tNF8KXHiXwVr/i21luvh54FtbLw7cahpE+m6ykmp2t1Le3PhaK206fT4rnUmn/bcVmHhrU8M8vynC\
YCrHimFT21WtzYr2bqO8Zc8Z4mWCinBxjCVDD08Q6UIqvKWIimvzCg+KqfEeOr4yolQvalbl5vZ8sLR\
0V3BT55WneKnKfI/ZOMT9Z/2mv2/PgZ+yB4f0zXPjtb+PdFfU9G8a69b2vhbwXq/jK1k0vwHpVhcatf\
R69pkS2FvFc+INc8LaPp8F5cWeozXfim2vbmws9Es9a1XSv589f/AG2v+Cz3/BVT4h6x4V/4J7+B5P2\
RP2S/EkPxL0vwb+0N4/8AC+raDB4y+HcPh3RtDfxhrnxqvvA+uxad41PjWLxHpuj2PwySXVtCv795Z9\
S1a20m817Quk+Bt54y/wCCrH7SumfC79rH4i+Lb74Mad4O8ReJL74N/D+Dwh4M8F+IotN1H4eSy6Bre\
pR+FbnxANKuZtEuHmuLPXLPVom1+7+xanaCLTRp/wDWGzKis7sqIilndiFVVUEszMThVABJJ6Yr+ec9\
yapmFajThmlbBZfytzpUHySqvng4t1ly1YRXJUhKCcoVIVFzJOKPrMZleM4gpYWFbOK+X4SlzxxFHDN\
UpV5c1KdOX1iDjVpxjBTp1KcW6dVVXzRThFv81P2I/wBh/wAS/ssfHj9tX4havf8AhTVfBX7QXi/4f6\
l8M0t/E/jTxt4/sfDfhKy8YW+px/E7xJ480v7brPiS8udesbi5vZtX1u71O6F1e6lfS3kjTTfotLJNZ\
SGO3l+2F0Ux6fNJK9yhLODMt0EkfyGfCkzjy1Yj99GoCG1uubnhFezhPPnP5f2pwOV8q3kjdYUYFTmX\
94MMhhViHWeGBIdxBeSSTHmTSuZJHK5IBJ4RAzOQiBY1LtsVcmlk+UYLIsDHLsvpunhYVK9VRbvaWIr\
1MRU1stPaVZ8q2jG0Voj1MhyLLuG8thlOVUnRwVOriayi3dqeLxNbF1bOy932tefKrWjHlitEUEaXUR\
NFOGtIlaSKWzK/6TLEWeMNNK42rbyoHA8kNymUuMhlGmqqiqiKqIihURQFVVUYVVUDCqAAAB0xUNxax\
XK4cMsiq4iniby7iAuAGaCZeY2IAzjhgNrAqSDAXubUqZC13bliHlER+1wjaxDNFbREXamTavyJGUBB\
YONzj0z2C/RTI5Y5kWSKRJY2ztkjdXRsEqdrKSDhgQfcYqKa4WNhCm2W5dQ0duHAbaSR5spwTFbgg7n\
IPTaoaQqjAFHUdIh1Ca2u1ub2w1CyjuYbPULCZVmghvWtmvImtrmKW2vI5BaQZW4gmCGMSRhJVSReTH\
irWUhklh0/Sdc02GSJX8WWeoyaX4e8tlma6lmi8m+nhjt5TaRSTW5vbRd08tzdWf2a4hh6KTRJb+R31\
jUry8tpHZ/7FgaKz0dF3FY4Zhbwpc6pCbYlJ4rq4ltLlpZHa0RDFDD0FbqcIxUZJVku90o9dHpLq9Ph\
TbdpN6K3yMDTtKsZGttZmnj1rUJYxcW+rMxmtoluoSGfQLdp5YtJspLaRE/0c754o4zdTXUoMz79cxL\
4ca1UHw1qMnh0rJDIbKK2hvtBlWOZJHhOizlVsI3T7SHNhLZPJJdNNM8siqRYtdcUX0Gj6vFHpmtXUd\
xPaWyTTXdjqMFsI3mk0vUpLOFbqSNJR5sDRxXMZjd/Ja28u4lU4ud5Rl7RK+mzilrttZa/C2kt+XYNu\
ljfoorx9fE/iT4l6bYyfDxdT8L+FNV/srUIvibqVvYWWpX2jPPa6g8ngfwX4g0W8lv/ALVa217YyXOu\
WukxW8epwarpkWt2+xW5alWNOyacpyvyxirydrXstkrtJyk1FNrmkrozq1o0rJpzqSTcYRV5Sta9lok\
ruKcpOMIuUeaUbo1/EevaV8PvsaQ6rbI+p/aDpfgqWPXNZ1jWTZeQt2vgzSNCtr/UxbWdrdQS3VvY6b\
fWtra2ySCDT4ftF02LYXvj7xtM2keIItH+GdmYzNqmgaX4gu9d+IWp6PMyFVg1uyt7C18FpjyYLm80x\
tedxqVxBp2p6RqVlFejs/DPgyy8OXuqaxJquu+IvEmuWul2WteI/EF9FLe39locuqSaLaRaXpdraaXo\
trbDWdQCx6dp9mkz3D3F0J7uWa4k6O/06x1OFYL+2juEjkE8DOCs1rcorpFeWdwhElleoJH8ueJkljL\
bo3Vuaa56+uJbhF9I/Fbp7SV/e7tR5dW4udSK1zVOrV1rS9nB/wDLuL6dFOa1b0TcYcsU3KDdWPvOHR\
tE0bw7ptto3h/SNM0LSLPzvsmlaNYWumaba/aJ5bq4+zWNlEkUG+6nmkfao3STM7ZZiSVn7NY0f9/Jf\
XPiDTl+a6jnsbUa5bhuHubNtJt4Ir+2jVEJtBafanEkrwzzyLDZSFbKi0kqUeeEdFyp2VulrK3lp6G8\
VGMYxilGMUkktEktEklpZbaHR0VQa6lthuvY4kh3Khu4pcxKWYRq9xFKFa3VpGQAKZgu473CrvIs1zd\
KrwLFFbTKGjuWlLXHlMMiVLU25QMy8pukO0OrOhIaKoKLM1xFBtEhcs+dqRQzTyELjcwigRm2AsoLY2\
guoJBYZzfsElw08p3WKStkWiBCk+SjyPqUSStHOzyoQfLKO0LbHkO4qmlDbwwbjEmGfHmSOzyTS7c7P\
NnlYvLtDELuY7RwMDipqAM2C4jtY4bea3a0fdHFiC2c2bSyuE3wyQKyRRPcOdokKP8AMC6jIJ/n+/4L\
T3Vtp9h4A1fx5ofxZ1X4C6B4s+KGsfFO/wDAGmaxd+GfDutTeAfgH4Z+Gup+LtQezl0LR9Wn1vxNqWm\
6Q+slJZ49d1W30xZpJLiCT+hFlV1ZHVXR1KujAMrKwIZWUjDKQSCD1zXI6p4XaTUbfXNEuV0zW7Wyn0\
6O5aO3nhmsJZ4bwabepcWsry6P9rtoGNvA9tKg3i0urMyzmb47xB4Mw/iFwZnvBuKzKplFHPIUIvEUo\
qcqbw+Lw+LjeDceenOWHVOrDmTlSnOKabufnHi14e0PFTgDPuBMTmlXJqOefVr4mhGM6kHhsVQxcVyS\
lGNSnUlQVOtTc4e0ozqQ54OXMv5t/wDg2l+LPjbxn4W/bz+HcPg1LD4A/Dr9oLwNq/wa+IUXhnWNHXx\
nr3jX4Z2en/EzQLjUJNZutMivdGi8C+ArhtEs0S60iDxrb3F3Pe2er6TPX84HxOvvCcH7O2mWviWPxF\
58vh3wZqmkz6dFZt4bEnh2DTdYvrXxZJcxvIsL2du01osMbsbjT/MbaIs1/oYfCD4efCH9nLQb7wF8N\
fgn8LvgX4VutYu/EmrWHwQ8A+GvBPgC91+4sdJ0u88U674f8HaNZjRtVn0nStM+0Xt3bz20FjplrBca\
zI9uIov5fv2V/wDgjv8AHj49+CPhdJ8afC2gfDr4Tanp3g+fxdpHxCgFx44udAs9B0LxBZXWh+A7vQ7\
uBtYbUpNPjhTWJbBtPuLC5uZ4muLKCyvDKuBauX+HFDganmfsfquGo4X62ot80YNuTs5p81SKcZWkpR\
c21HRRP0/6NecYP6PPEXhHmuLySPHVDw1jL/ZJzeHWKqU6MqdCtOU6WIUZUa86eK5ZU5QqTo+zvCE+a\
P5x/wDBvR+0D8Mvgh+1v461z42+MtH+EXws+JXhjxXbfDjxf8RLXUPCPwj1DxFYtq+s+M9RuvGWrWUO\
heGZ5odCiUy6pe2P228s7TS1nm1R4on/ANAr7D9k/wBJeP8AtMx/vT5sfn38Tr8w+wzXErHyFYApCWL\
guzCV3wjfnlbf8Emv2JpPg7rnwk8QfCjS/FN34h0ZtPu/irrdppt98W9F1KbT9KtrnXPBPjO9sJpvBc\
kmoaPaXslhZBdKuZN9tf2N7p8s1nJ+Smu/sq/8FHv+CTvivU/it+yh4wuf2gv2KfhNaeP/AB7r3wV8f\
/GRdI0XTvg1Y2198RPilpmseANT0W007wR4/u9S1HU7/SfEHgm21a7bV/CV5rF9pa6d4i1HwNqfLPG5\
pwbRweCxOBnnfDuFhGH13DRnLE0LylOrPE4VKcp0YylOSq0XenSiozpuS5pf1dDhrgH6SuZZ7xFkfF2\
F8MvGTOatWt/q3nNTD4fJM15I0sPgcNkufTlh6VDMq1KnQozwWZ0oRxmOqVK1DFUqMnSpf1GQ3EU+4R\
lwyY3JLDNBIA2drGKdFbYSrANjaSjAElTiavhXR/8AgoB+zb471X9kbRPAura5458S/ti22uax8JdJ8\
LRaAdY8O+H/AAt4a1nxB418TfEGPVPEdqnhvS9HXQNZsL63Rr68m1PSrmys7C/e0ufJ+22uLi1VpLxI\
nt41JkubYTblABbfJZ7HKRAZBKySHoxVULFPrsFmWAzKNWeX4unjKdFwUpU5KcU6lKnXguZXV5UatKo\
kn8FSEtpK/wDOPFHBPFvBNbA4bi7h7FcN4rMoYipQo4ylKhWqU8Jj8XleImqVS1RQpZjgMbgpSlFL6x\
hMRSTcqU0r9V57qC2MayuweZmWKOOOWaWQopdykUKMzKFGScYGRkjIzVW5uLyN2skiSFmmhS7knUsGj\
d4WuYII4pFniDKSod037cEKpDG5DAkO4gvJJJjzJpXMkjlckAk8IgZnIRAsal22KuTXafLmc1pJdzPO\
GewidAFkti0N/cko8W+7DLtVBEV8tWVpUJDboW3R06KaLTozHcwRWi+af9ItrbyrGUyOEjkby2f7M2w\
wq5mKjdkIzquRq0UAFFUDavbsHsREke1g9m7SR27kldjQlNws2U+YTsiIkMh3jdh1Rb8B2t5oit4GVV\
t423CcNG0oktpp1iEsYjSTcTt2tEy8nYXANCvKbvx7pPi63k0nwLo9t8RnutkiXt3Bqll8MJ7W2dZbm\
7k+Io8OX+mat5N1GtsLfSl1W9XUMQzW1vDbajd6f6JeadFq1pdWGsW9peabfW89nfaVNBHd2N9Z3MTQ\
XNnqCXURF7aSRMyvEURHSRo5VlQkHSrOSqtr2dT2SXW15f8Abt3aNu7Ut9lbXKaqzaUJqlDq7Xk/8N3\
yxt5xle+ytr4f/wAKisZv+Jj410vwx8U7w/INH1zQ4Y/Dfhqzh4S3+Gvh/wAR3mrJ4a82GNBd28t4wv\
p1t839jYWNlY2/q2la/p+rbIojc2V+1st1JpGq2s+mavBAfLV5XsLtFeS2WaQRGeLzLdpUZEmcqa2qz\
tU0nT9Zt0tdRt/Pjhube8gZJZ7a4tbu1cSW91aXdrKktpco2cPE6NtdlztZgdYRoxvzQtKVrzWs3b+Z\
t3m10bkn3YU6NOlf2cFFy3e8pW25pO8pW7ttmjRXOedr+mf8fcVtrenQ/NLfWomttcjtx8gL6NDayRa\
tcoqiWaS3ltWlDutrp/mJFDPWtPEF3r9vHd+GLS2n0yfesWuarcS2tvJh2geew0qGFri+8i4iuFliuT\
pvmNEohmZJDNHp7KTXMmnBfauremtrPRtJrmaTaWhpc37/AFC002FZrt5AJJBDDFb21ze3dxMVeTyrW\
ysoZJrqQQxTSMscbFYoJJWAjjdlKrWGkQ2UzXctze6lqDxtC+oajMskwhZkZora2t4orbTo2ENt5i2s\
EAnNpFJOJZUElFL90tGpTfdNJfJOLdvN29EMtxWapL58s0t1KqhYnuFt8wD5w5gEMCCNnD4c9WCKCcK\
BQ1q4Znt7mW33MZDCqQyW7SsSzO6SRFwrNy4jkj3EswKuzObdFZgVY7nLrDNE9vM2Qqt88MpUEnyLhR\
tfIVyFbZLtjLtEq1aqG4+zeS/2vyPs/wAvmfaPL8n767N/m/L9/bjPfGOayY/tIM40+O4W23AFbtTC0\
Xyw5Gkw3EeVURiRQkwSFZCmz92rqQDWnuIbZBJM+xWdIkAV3eSSQ7UjjjjUtI5PZQTgE9ATVYx3Vywd\
5JbODaym2TyTcS5K5aa4RnEK4DgLEwcBg/mhjsSOw+xfL5aut4YF803sbJqbx/IGadplDypv2ruGYgU\
2ocKANOgCr9itfL8ryE27/Nzg+Z5+3b9p87O/7Vj/AJa7vMzzuzzVe3tm0yCC3tgr6fawxwRWsVtBC9\
pbxIscSWkVnHHGbaOJECwrEGCg7GYhIjpUUARRTRTqXidXCsUcDho3ABaOVDzFKARuVgGXOCAa8b/aP\
+Lfhr4C/AL4yfGbxfZ2eq+Hvhp8NvF/i6/0K/u7Kxh8TvpGiXlxYeEY7jUFaH7bq+oraaZbRuria51W\
KIRyM4RvV7trQTIhEv29oi0JtFc3flq+FDug2rb+c44nIgLDLghTiqzzKrSauJRAFL7bSNzaCMAti9i\
geSUy7PN8xSz2m3AJZsE44mFWrh69OhVWHr1ISjCo4c6hNxajNwbipqLtJwco81rXV7np5LisvwOcZT\
jc2y+eb5Vg8TQq4nCU8RLCzxWHp1YTrYeGKjTqyw061NSpxxEaVSVFyVRU5uPK/wCSv/gnT+zv8WP2H\
f2vP2Ufjp8bfAngXQ/BX7cfhr4jfDrw9bzpqGnQ/svfELxrNrPxG+HXw6so9SW5ax8R65o+iWWmafpn\
n292R4y1PT7qRbjT52vv640sgZBNcyvdyDYyJKEFtBIjM4ktrdVwjhmIV2LyqoC+Yec2ovL8uPydnk7\
E8rytvl+XtGzy9vGzbjGOMdOKfXzHB/CeH4Ny6vlWCxUsTgqlVVoKcUpwlKjShWvOLtNVKtOVZLlj7P\
2jpxvThBR/cfpH/SDzn6SfGOU8fcT5DQyXifB4CWXYmWFr1J4bE0KOYY/E5c4UKsXPD1MHgcXQy2pJV\
6v1xYKnjayji8Rip1aUtmf3jWk72Mkm9nMMcDRyTNkiaWGWJgz7idxUozjAZjtTa5Llkkjt7mNklkYp\
FKilre4ZEeVjGVZjA3loSUk28gqjShS5t1HMkLxOtwsTw43SLMqtFtQh9zhxjAKg5PTGa+tP57JKa7r\
GpdzhRjsSSSQqqqqCWcsQAACSSAASQKyUWRJX/spFWExDck6TRWG4CXymsipwhLsGk8uNo5FAIdXOXk\
tHtTIokWZL0vMFOoRqt0xDSb1tpMbJIgmTiAlFVwSBuOVe+2or321LX7+fkM9rF1QqENxJ2BkSaFlgT\
GTtwXO4bvLIZC/7NAYmhaJZY3IaRZsz+YwKkNIZixkI2JgsTgIAMADE9FCXzYJfNmf5d3aIpikn1FR5\
aNFcPbpOEBVTJDMIkErhdxZZTl+CJFIIe3FNHOpaMtgMVZXR4pEYANtkilUNG21lIDAZVww4IJlqhdp\
ZbkeeNjOVKxyW8U73iohyxjks1MscQMmGIIX97tY/PgsZfrL1C+uIInj0y1j1PURJbRrZvdNaQxrNPC\
ss15eJbTCzjjtXlmAKM8ogKRI7kCoc3p5vRdC16ILRVW6wOM34s5GfeXCFTaEKcsZVRDsXStGtnt4ns\
xELZlLRCFQkYDMSwCKBsbeW3DAIbIIBzTTs02rpdHez8tLP7mmBif8ACP8A275vEV3/AG3n/mHfZ/sf\
h9Mcf8gbzpft2dkD/wCnzXvlTxeba/Z87BZu9ESe4kvLPUNS0e8n2C5uNNltyl0ERYw1xp+o2txaSXP\
lxW6/aPs/2oR2scInEKmM8z8Wfil4E+B3ws+Jfxr+KWu/8Iv8Mvg/8P8Axl8UviL4m/szWNb/AOEd8C\
fD/wAOal4s8Xa7/Y3h3T7vUNX+yeH9I1C4+y2NpdXlx9n8q1t5p3SNvjj/AIeb/s1f9CF+3v8A+KpP+\
CpP/wBBzV+1ne/NoullbzXLtZ7vTV6vUD7oh1O+tJorXXLOOASyJb2+sWUok0m6nlYQ20M8UzCfSb2e\
UNsidZrZWlht0v57mWONivhOb/gpj+zLcQy29x8Pf2857eeOSGeCb/glB/wVHlhmhlUpLFLE/wCxwVk\
jZGYMpBBBIIINFF6ctZXg/wC6rp/fJW/LtYD9AY7kF1hnX7PcNnZE7ownCgl3tnU/vkG1iQQsirhnjQ\
MuUa5Z2aK1jaRwxR52Ui1hYEhizllNwwIcFIt2HTZI0WdwsSRpKjRyLuVsZGSpBUhlZWUgo6sAVYEMr\
KCCCAaprDNZqqWoWa2RQq20juJo1UciC4kYiRcLhY5Mcv8A65IwqDMCWO3festxN58q58sLGIoISQUZ\
oYtzMHKHBZ3dhuYIUV2U2qrxXdtOxSKeJ5FUs8IcCaMAgMJYSd8TBiAwYAqTggHirFAEM9vHcIEkHKO\
ksTgKXhmjO6OaMspAdW9QQQSrAqSDWLXluwMhW7twrKxht9l3HgqUlkHn7bhdgk3iKNXLbfLiIJC3JJ\
Y4UaSWRIo1xukkdURckKNzMQBliAPc4qmbiS5YJZ7TAyt5moK6NGhBX5LVMEXMuCw3f6pGHPmMrRUAT\
m7t1iWZpVWN2KJkMHeUbgYFiI3tcbkdfLC79yldu4EVX/0y7RXDfYoJPLLQyRMb0xZVpA0sdyBaOy7l\
AAd0B3blc7UBpluHMwe6FydxNwLqcOZGEYaQxB/KOfJiynl+WREq7NihQ/7S8HF6qRIOPtaOPspPRfN\
8whrV2IJw26MZVBMzsAQCxFDFApSJFQMxdyOWkcgBpJXPMspAG5mJZsZJJqWmqyuqujK6OoZHUhlZWG\
VZWBwykEEEdc06gClJaur+ZZypaszs86GASwXBYNl5IldCs+5gd6srNtAfeAoV0V0xl+z3ELQTFQyMG\
MltNnexSC4KLvlVEJZGVHwCyqyAvUktzDCyxs26aT/VwJ800nDEYTPyp8jfM2EGPmYCoJLU3odbxT9n\
YKFtBJwSrFxJO8YUmTlRsDNGpj3AucFVftqxX7askkuN2+O2HnTDcmQMwRSDK/v5dwA2vt3IpMuDkIR\
zQLcyMkl0yTPE4eFURooY2AIEnlGV98vzHDMSFwNgU7i0RgmtFdrL96vzyNaXEsrGWVizEw3Ursbd2Z\
iSGDoxUYEZZ3Msd5bSOsPmpHcnINrI8a3KMoLMrRBiThQSCuVZfnVmQhiW76hbvqWqZJGkqNHIu5Wxk\
ZKkFSGVlZSCjqwBVgQysoIIIBp9NZlRWd2VERSzuxCqqqCWZmJwqgAkk9MUxlIi+gYEFb6AKwZSscN8\
GJXYQ+5IZlyXyNsOFAILsCGnF3bmJp2lWKNGCyNOGtzEx24WVJwpiYh0IDAZEikZDAmL7UZ/lsQkw/i\
uX3/ZUB43ROq4vHDZ+RGC/u2V5I22hov7KtTIZ5GuJLhmVnuPtM0EjsiNFGxW0eNAywuyAqo+VjnJZi\
QCXdeT8xlLSE/daSNpLp0PG8RsVW0fAJUOJT848yNGVozPDbwwbjEmGfHmSOzyTS7c7PNnlYvLtDELu\
Y7RwMDiqv2iSzRRqDo0Y8uMXyKyI0jFVBuYQpFplmADBmjJUljFlEN2OWOZFkikSWNs7ZI3V0bBKnay\
kg4YEH3GKAH1UmtWZjLbTNbTlkLttMsMoUqGWa2LhXYxqq71KygIoD7RtNuq9xd29qEM8qoZGCxoAzy\
ysWRNsUMYLytudMhVON2TxQB8ef8ABQf4a+Pvjb+wP+2/8EPhxoC+Jfif8Y/2Qf2lfhX8NdAi1LStGt\
/E/jz4g/Bjxp4Q8H6E+t+I7600/wAPS3viPV9NtxNqN5b2UBvFea8WNJZI/Hf+Gtv2jvO+zj/glJ+3u\
8w++ifEf/glzJ5WU3r57J/wUlIt9y8rvK78fLk1u/tL/HH9pC8/aI+GH7Jf7LX/AApjwz8Q/F/wT+LP\
7QvjLxx8fPDXjbx14M0PwN8N/FXw4+H+h+DYPCHw28e+G9QufEviXxl8SYRHqS62LXRNM8H6ldXGm6z\
cXFppx9s/Y4+O3/DT37L/AMFPj/Z+H/8AhCb74k+CbHWPEngSXUX1yy8J+NLK4utE8d+F7LXGhik1C0\
sPGOla3Z2975Ua3MFot01lHJKY1APnz/hq79pX/pFD+3v/AOHJ/wCCW3/0yeiv0djvIJHWEv5Nw2cW0\
+IpyVBLFI2P75Btb54y8Z2NtYgE0UAWqKKKAIpoVmUKxZWVg8ciECSKQAgSRkggNhmBBBVlYqwZGZTU\
Mt7biQSQ/bFGTDNCVR9iov8Ax+Rdd+7PMCSFhnbCp2oxRQAW0X2mO3urqRLpnSKeJVj22sLsqustvHI\
u/fjbh5CXHzbPLDslaFFFABRRRQBQmRbUme3eGBpHJkhdT5V3K2XwqxfMt4xBAdVdmB+aOUrGFat1LO\
8cXlyWPmpuVrmPdK4ILFIghaJJtgZgGkaRfKYtAUG6iipveTj0RN7yceiLscUcSlY0CgncxHLO5ABeR\
jzJIcDLMSxxkk1JRRVFBUU0Mc6hZA2AwZWR3ikRgCu6OWJg0bbWYEqRlXKngkEooAz1upobmW0/e6iY\
4o5MwpbpPBvL5W8keSKLcwKGMIFcqrFlwA7PtQ14iXVyyuVlk8qCIXEcEJhmdB5sc6o09wskYy0iAI0\
QMaIQWYooA0qKKKACqFzEsTNeJdLZsF2ytKQbOXcY0V7mFpEBlAVVV1dH+6pZkASiigCEX1xIIlW3az\
MrFPPvIpmiDhggCRIFba8nyp57WzN5iFFckoLtvaxWy4QM0jKglnlbzLicoCFaeZuZGAJxnhQdqgKAA\
UUAfFn7Sf7LXxM+JXxY+Gf7Qn7PHx10X9n346/Dz4e/E74NXfiTxd8II/jl4J8XfCX4sar4E8S65omr\
+BR8Q/C00PivS/GHw18J6r4d1aPWPIsJxqFtqGl6xp+o3FpXtv7NnwH8Kfsw/AT4Tfs/eCb7V9W8N/C\
bwRong6y13xDNBceIvE1zp1sDq/ivxHPaQRQzeIdW1mXUNRv2ghhgN3qkxhhii2RqUUAe1yRpKjRyLu\
VsZGSpBUhlZWUgo6sAVYEMrKCCCAaKKKAP/9k='
	$end 'DesignInfo'
	$begin 'DesignInfo'
		DesignName='Icepak_6LR'
		Notes=''
		Factory='Icepak'
		IsSolved=false
		'Nominal Setups'[1: 'Setup1']
		'Nominal Setup Types'[1: '']
		'Optimetrics Setups'[0:]
		'Optimetrics Experiment Types'[0:]
		Image64='/9j/4AAQSkZJRgABAQAAAQABAAD/2wBDAAEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQE\
BAQICAQECAQEBAgICAgICAgICAQICAgICAgICAgL/2wBDAQEBAQEBAQEBAQECAQEBAgICAgICAgICAg\
ICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgL/wAARCADIAMgDASIAAhEBAxEB/\
8QAHwAAAQUBAQEBAQEAAAAAAAAAAAECAwQFBgcICQoL/8QAtRAAAgEDAwIEAwUFBAQAAAF9AQIDAAQR\
BRIhMUEGE1FhByJxFDKBkaEII0KxwRVS0fAkM2JyggkKFhcYGRolJicoKSo0NTY3ODk6Q0RFRkdISUp\
TVFVWV1hZWmNkZWZnaGlqc3R1dnd4eXqDhIWGh4iJipKTlJWWl5iZmqKjpKWmp6ipqrKztLW2t7i5us\
LDxMXGx8jJytLT1NXW19jZ2uHi4+Tl5ufo6erx8vP09fb3+Pn6/8QAHwEAAwEBAQEBAQEBAQAAAAAAA\
AECAwQFBgcICQoL/8QAtREAAgECBAQDBAcFBAQAAQJ3AAECAxEEBSExBhJBUQdhcRMiMoEIFEKRobHB\
CSMzUvAVYnLRChYkNOEl8RcYGRomJygpKjU2Nzg5OkNERUZHSElKU1RVVldYWVpjZGVmZ2hpanN0dXZ\
3eHl6goOEhYaHiImKkpOUlZaXmJmaoqOkpaanqKmqsrO0tba3uLm6wsPExcbHyMnK0tPU1dbX2Nna4u\
Pk5ebn6Onq8vP09fb3+Pn6/9oADAMBAAIRAxEAPwD+/iiiigAooooAKKKKACiiigAooooAKKKKACiii\
gAooooAKKK/nD/4LU2vij9s39oX9kL/AIJZfDTXv7I1L4jTeLP2gvivqiAyQaD4b8GeGfFdr4E/tRoy\
QtpPcaZ45ZopsL9qj0iRUkd4aAP6PKK/D3/gkF+2Bqni3/gmZqlx41sbjUvit+xFonxA+E3xB8Kahff\
2Zqt1H8HdAutY8E2V1O9vcSacsngyHSNJe6aKfN74evpBHIY2iHhmmf8ABev4i6p+zRon7Xtt/wAE5f\
inP+z5pniFfCvxh+JNv8afB39ieBdduvFz+G9Ot/BdpfeELfUviZYPBeeHFn1CTT9C0211jW20R7xpY\
FupwD+jWivyK/aH/wCCrVr4E+J/7P8A8C/2Zv2fdb/am+M37RPwc0L4+eDfC1x8UvBPwH0CL4ZeKYL+\
58NXk/jTx9BcW83iS7g0nVJF0xYVkWO1U+a0kscZpePv+Cn3xe+Hf7F3xd/al8V/sEfGPwL48+A3jnR\
/CvxN+B/xU17UvANtP4f1TWrXQZfiF8MPiuvw11Cw+KnhC31HULIS3On6ekQiiubppUtEtbi+AP2Cor\
8s/wBoH/gpzoPwv0n9gh/hR8Lf+F2+Kf8AgoD4j8H2fw18NHx6vgdNA8H+JtK8K6jf+NNX1SHwbrZuI\
NNk8a+Hkubc21svltdzPdRfZHjfw/xN/wAFd/ih4l+MH7Q3w7/ZO/YN8fftUeF/2WvFmseCvi/4s0P4\
0eA/A/i+PXfDV7f6Z4hTwD8G77RNR134i20ep6TqcFodOVpr57VRHAhmiDgH7eUV558JviEvxX+Gvgr\
4jr4P8efD5vGPh+w1ubwN8T/Cup+CfiD4SurqP/S/D/i3wvrEKT6TrNrdJNFIpDRSeUJreWa3kimcoA\
9DooooAKKKKACiiigAooooAKKKKACiiigAooooAKKKKACv5F/CH/BPr9t3/gol+2n+2F+2Td/HD9on/\
gnH9l8ewfDP4Lapc/C74m+DviJ44+E+kWP9kaeljaSeP/BeoaJ4X/4R7w94Pu7lonvLPUdV1y9B2z2M\
ryf10UUAfyU/s0fsffte/wDBPj9rr9r79n7U7T41ftS/B/8Aa7/ZP+JniK5/aO0r4VeOZdC1n41Wngv\
x74m0iXx9rMWp+ILfSfHlzrH/AAsPSBb3mtT6jrF5410a6H77UYLduy8Jfs7/AB8tf+Da/wAWfAq4+B\
nxft/jfd3GqSQ/Byb4ZeM4vircl/2wtO8SxPF8PX0QavMT4Zh/tBSLM5sYvtY/0ceYP3B/bx/aL8H/A\
LIfwc8R/tE+PPjL4x8C6T4a8L+JvDPhX4b+HLD4aX8fxU+JvibTZk8D2Nhb+KvAWo6tdeKrS/tXmtUs\
tSs9Khtku7zXLO9srZzF+QVx+2z+33YfCj4/n4gfEe6+GvxY+AX/AASw+Df7QV/p6fDn4XreXnx38Ye\
I/EOv6r4s8TaRr3ga4Sw1KTwnoenaPe6LBHa6XZ3F9ftFYW96lvJbAHK/tWfs7eGPGXwF/YP8O/tKf8\
ExP2lPjroPhL9jj4LeEbz47fssa/fS/tOfCPxdpHw/0ePWfhV4p+AF54es5LmytNYSWZZdXvrq2srnU\
b1IrS3vftcE3t3/AASc/ZU/aE1P4A/trfBr9pXTPj/oH7JPxmkufAP7Nvwz/ai1C2vfjn4U+HWs6L42\
0LxdqOuaOmF8GzT6brHg8x2kcVtbjU9Dur2xtLdXNze+yftRftq/EfwJ/wAMnfDb4J/FXxh4m/ay/bM\
+IH7O/jjw98Ev+EY+FOu+Hvhd8GbpNF1P4vnVI4PhxFqmkfDa70WHxCsl/q+p3uuRTW95eaXqtnZaVe\
JB4f8AGb9oP45fto/t2/DP9mXwP8Zvid8Ef2Gvixf/ALRHwisPHvwI1nQPBPxb+JPxQ/ZT8OaD43+In\
j7wR8UrnwvfahoPgi28c63pfhSE6dObHWYvCuvrOs0NynlgHwZ/wRN+Efxe+Kn7byaX8b5bfV/Dv/BJ\
v4dfEn9nnwZLbs11p4+JXjD4r/E7TYbkzSu0V5NB4evfHtrDJEf3Np4V0LCh0ErdL+3/APsxeFPHPxw\
+PXifUf8Aglz+3X8NP2k7vX9f1T4P/tCfsM+KT8VvhR8XPEt3Fet4b+I/xLupPDthB8LJL2/+w3Gs29\
jYf2sWurt7u8+3E3Uv3ncaJ8N/+CQH7QX7DXwE+Der/Eyy/Z++Oh/bH+Iv7Td0/wAPdZ/aA+LHxX8Ue\
APht4BvPBHifxBL8P8A4a6p4kgt9IvNRmllHh2y0/ToLZrm81SEwC7uD7X+z7+134m8WfCX9pT9tb40\
/tHeJfBn7FfhP47654y/Zz8Vr4W+D+j6j8QPgLo+iWugzeD9f0a9+GM+rP4fvPiG95b6Hb7NJ8eXN7b\
pZ3N8wkjglAPr/wD4JzeE/wBpPwP+xZ8BvC/7XOtalr37QGl+GdSXxve65rEfiLxFBbXXifXL3wjpPi\
bxBFcSjW/Etj4KufD1lf3PmzPJdWMvm3N1KHupiuZ/4Jl/GT43/tCfsm+GfjT8dYdWi1b4jeNPiX4m+\
HZ8R6H4f8O+KJvgpqHjbWH+E0viPS/C2lWNh/aH/CIiyWK5t7SJb+yjtL8mZrlriYoA+/6KKKACiiig\
AooooAKKKKACiiigAoorkvHPjnwt8NvC2qeM/Geqf2T4f0n7FFNNFY6jq2o3+o6tqNpougeHvD2gaLa\
XOoeKfFuq+INR0vTNH0fTLW71XWNV1az0vS7O71C7traWKlSFKE6tWap0qacpSk0oxildyk3ZJJJttu\
yWrOjCYTF4/F4bAYDDVMbjsbUhRo0aMJVKtarUkoU6VKnBSnUqVJyUIQgnKUmoxTbSOtor4J0z9tLxt\
qvxY8a+Erf9kj44J8OfAnw8+GHxG1fxZNceEV+LFz4U+LHiT4u6Z4d+IWm/s5pq7a9N8PIdC+C/im5v\
dKluIfi9HqV/p+hQfCG5vZbh7X7J8DeOfC3xJ8LaX4z8Gap/a3h/Vvt0UM0tjqOk6jYajpOo3ei6/wC\
HvEOga1aW2oeFvFuleINO1TTNY0fU7W01XR9V0m80vVLO01C0ubaLgwOb5fmMpRwldznFz0lCpSclTm\
6c5QVWEHUhGouR1IKUOay5tVf6zinw94u4Mp0K3EOVxw1CvHDP2lHFYPG06UsZhY43C0cTUwOIxMMJi\
q2EmsRDCYqVHFeyUpOilCfL1tFFFekfFhRRRQB8F/tX/wDBPz4d/tdfFT4GfF/xl8VvjN4I8Tfs63ep\
6v8ADLTPAzfBzV/Bth4n1S6sbqbxdqvg74wfB3xZYaz4jibS9LFtNNCY7Y6bBNBClzGJ6zPi5/wTj+F\
Xx01C11v4nfFH44674i1f4XWHwT+Mev6frXw38KXn7RPwp0vxqfHuneDPi3YeEPhdYafaWkOuyXSrd+\
ErPwtqRs7+4sXvWtZ5I2/QeigD83dJ/wCCafgXwr+1L8Rf2vPAX7QX7QvgX4q/E220LRNdg0yy/Zo8S\
+G9K8E+HLbSrDS/h34Mh+JH7N+uaj4K8FrpuiaZbSQaZqVtczRWcXnXbyQwyR9ff/8ABM/9i6T47/BL\
9oXw58CPhl8PPGfwL1Txpr+h6V8Ovhf8KPCXhbxh4l8XWukR6f4o+IdjYeAvtfiDxJ4d1LRotS8M3sN\
7Z3Gkand3F4jyySDb950UAfPHxC/Zp8CfEn9oL9nf9pHXdW8W2njn9mew+MOneBNK0m/0eDwpq0Hxs8\
NaN4V8VP4usbzQZ7y/lt9P0S0fTzZ31gIppJGuVu0Kxp8G/E//AIIwfs2fEzTfGfhVPil+0P4D+GPjP\
9oO2/adk+DPgvX/AISzfCXQPiwmlXemaleaF4N8c/BnW4n8Nag929zeaNqD3+mNNGscFtb2e61b9eaK\
APPPhf4H1r4d+E7bwxrvxP8AHHxburS4me38VfEDSfhXouuxWDJDHZ6LFp/wc+GvhPRYdLtY4dtvs0h\
bjbIRNPMAmwr0OigAooooAKKKKACiiigAooooAKK+efHP7QWnad4p1T4V/CPw9/wvP42aN9iTxR8P/C\
nivwtpWnfCKDXdOtL3wz4m/aC8VapqB/4VZ4SvP7V0ie3toLDW/GWsaU+o6t4Q8GeKrbQ9aFj55r/wU\
s/HGha14/8A25vEfw88V+D/AA7pOpeILv4TR3mu6F+yr8O/CNjZzeIdcl+LGjeMfEX9mftHatpU8MEz\
+LfGulWGiWQ8BaR4g8MeBvAOsDWrrU/LrZknKrSwNJYurRclOcpOlh6bh8aqYjkmuaNmnCnCrOM7KpG\
nG84/eZdwRKFLA47irHy4ewOZRpSwuHpUYY3OcbHEKP1eeCyj6xhpujWU6dWnicdiMBha+H554Kvi66\
p4arrf8L98d/Fv/Qf2Xfh7/wAJH4fuv3X/AA0V8WIdY8F/Aq2tZ/3P9u/DXQ/Ij8TftJ7LLUvD+u6NP\
oVrovw48Y6PPcw6Z8XtO1CLyxk6l8Pfgf8As93mgfGn4z+JPiH8bfi5Bq02geB/iL8QdB1b4zfF8a7r\
Oha1a6lov7P/AMGPg94EFl4E1a5+HNhqX/CSW3wv8FaNNrPh/wADXGv+MU1MaTqWsx63/C3fjJ8ZuP2\
a/CvhLQfh5dfvdL/aZ+Mgn8ReBPF2nH97Y+Ifgj8GPA3imw1v4w+Erq503VLFtY1zxB8OdKms9Y0nxh\
4MvPiF4duoRdeh/DT9nv4cfDPXbvx1Bbat43+Lmr6TPoniL42/EvVZfGnxY1rSb+8sNY1fw7aeJtRjC\
eBPh5c+JrAavH4L8K22g+B9L1K7nuND8NaWJWjryqdOvj6kK0GsylTalHEV6bhhKUk1KM8JhvirtK0q\
eIdRrlm1RxjTnTX3eLxmVcJYTE5di1U4Mo4unOjXyjKcXTxXEOPoTi6dXC8Q5206GV05vno4rKYYKM4\
4jDweY8NU5ww2LfzHo19+1LpPx1+I37Sn/DLP2jwB8QPhL8Fvhd/wqj/hd/w6i/al0n/hUHjD4+a1/b\
v/AAhuxvhnf/2jrXxx3/Zf+Fvw/ZPDvhf+1ftF14gvf+EPtPQ9N+HvwP8A2hLzX/jT8GPEnxD+CXxcn\
1aHQPHHxF+H2g6t8Gfi+dd0bQtFtdN0X9oD4MfGHwIbLx3q1t8Ob/Tf+Ebtvih4K1mbRvD/AI5t9f8A\
ByaYNW03WZPsmvD/AIl/s9/Dj4ma7aeOp7bVvBHxc0jSYNE8O/G34aarL4L+LGi6TYXl/rGkeHbvxNp\
0ZTx38PLbxNfnV5PBfiq217wPqmpWkFxrnhrVBEsdbTyetQo+yhU/taj7SdZ08T7OnUhVnOdR1cNXoU\
abo1eepUkm4tqTiqVXDqLcvPw/iTl+aZmsdicH/wAQ/wAy+p4XLo4zJvrmLwuIwOFw+GwlLL86yrNcw\
xdPMcveHwWEpVIQqwhKnCtLHYHOJ1YQpeef8L98d/CT/Qf2ovh7/wAI54ftf3X/AA0V8J4dY8afAq5t\
YP3P9u/EvQ/Ik8Tfs2b7LTfEGu6zPrtrrXw48HaPBbQ6n8XtR1CXyz9Z18mf8Ld+MnwZ4/aU8K+Ete+\
Hlr+91T9pn4Nifw74E8I6cP3t94h+N3wY8c+Kb/W/g94StbnUtLsRrGh+IPiNpUNno+reMPGd58PfDt\
rMLXJ0D4KWfgfQtF8f/sM+I/h54U8H+ItJ03xBafCaS813Xf2VfiJ4RvrOHxDocvwn0bwd4i/sz9nHV\
tVnmnmTxb4K0q/0S9Hj3V/EHifwN4+1g6LdaY8NjcTSlKnH2mOjSV50aqVLHUVteMeWNLF0ua8VVhKM\
X7Ofs62MqNRUZ5wxkmOpUMbWjheFq2Pk4YXMcvqTx3C+Y1GvaKFat7WrjuHsc6KjVngMTQrVYyxmFWM\
y3h3CQlVl9k0V88+Bv2gtO1HxTpfwr+Lnh7/hRnxs1n7cnhf4f+K/FfhbVdO+LsGhadd3vibxN+z74q\
0vUB/wtPwlZ/2Vq89xbT2GieMtH0pNO1bxf4M8K22uaKL76Gr2sNi8PjKbqYepzqD5ZJqUZwkkm4VIT\
UZ05pNNwnGMkmm1Zo/M87yHNuHcVTweb4T6tUr01WozjUpV6GIoSlOEcRhcVQnVw2Kw8p06kI18NVq0\
ZTp1IKblCSRRRRXQeOFFFFABRRRQAUUUUAFFFFABRRRQAUVyXjnx94E+F/hbVPHPxL8a+Evh54J0P7F\
/bXjHxz4j0fwl4W0f+09RtNH03+1PEOv3lvaaf9o1bULC1g82ZPNub2GCPdLKit88/wDCa/HX47f8kf\
s/+FE/CW6/0Sf4ufFjwD4wsPjrr3l/6F4it/hr+zr8RfDmj/8ACtvK+3zf2N4u8e/b9useDrnzfhP4l\
8JalpHiLUuLE4+hhqioK+Ixk1zRoU7SquLbXO4uUVCndOLq1JQpKVoualKKf1GScI5rnOFqZrN08m4c\
w9R0a2a432lLL6daMYTeHjVhSq1MVjPZzjVWAwVLFY+VHnrww0qNOrUh618UfjV4E+E/9haXrt//AGt\
4/wDG39p23wu+EXh260e5+Kfxc1jSf7PGoaN8OvC2p6raf2t9k/tbTJtX1O4ntNC8NadcvrvinVtE8P\
2l9qtr5L/whXx1+O3/ACWC8/4UT8Jbr/S4PhH8J/H3jCw+OuveX/pvh24+JX7RXw68R6P/AMK28r7fD\
/bPhHwF9v26x4OtvK+LHiXwlqWr+HdSyYda/Z+/Zb13UvDOkw6t8Tv2nPibpOi+JPF+neFtA0zx9+1V\
8dmgvNf0jwx47+KD+G9Ns08NfDxfE0+qaHpniHxC3hb4VeBzqlp4asr/AMIeHodP0611v+FRfGT4zc/\
tKeKvCWg/Dy6/dap+zN8GzP4i8CeLtOP7q+8PfG74z+OfC1hrfxh8JXVzpul3w0fQ/D/w50qaz1jVvB\
/jOz+IXh26mN14tWtWx1WdCpfGTi7SwdCcVQp9LY7EtLmTbTqUIK7pylH6ri4QlUl+l5fl+XcL4PD5n\
gpx4cwtSPtKHEeaYetLNMY0+Zy4WyWEpKhKCjUjg81xM4whi6FKs894fxOJpYSlk6L8SvCPhGzm+B37\
EHwY+Hnj2D4d6tr/AIb8Qaf4B8ReCfhF+zN8DfF0Gu6lqXiTwJ8RPFvhDRNWuNA+Ic+oL4mnufD3hPw\
h4q1vTNU1HTZ/Glh4X0zxLpeu3XWaB+zdZ6/rui/EP9o7WtJ+PPxP8Patput+GPM8P674Z+B/w41bw3\
eQ3XhDxF8J/gD4g8d+JNM8J/EPT54ru6TxpqF7rfjhLvxNq9pY+JdP8Lz6b4Y0n6H0DQNC8KaFovhbw\
touk+GvDPhrSdN0Dw74d0DTbPR9C0DQtHs4dO0jRdF0jToY7fStJtdPtreC2toI44YIYEiiRUVVGtXo\
UcqhKNL6+44mNFR9nQjCMMLR5UlFU6KXvOKjG06zqOEk5UFQjJ0z5DMePsRQq45cKU62S1cxlVeLzWr\
iKuIz7MnWblWnjcwlK1CNWpUrudDLaeDjXo1IUszqZpVoQxbKK5Txx488DfDLwvqnjj4keM/Cnw+8F6\
J9i/tnxf448RaR4T8L6R/aWo2mkad/amv69eW9pYfaNWv7G1g82ZPNuL2GCPdLIit+Av7V3/Ba9NcsI\
fCP7CunnVP7Qa6h1v4/fEbwjf6fottouqeFt+m3vwc8Ba9Nb6hqXi231/UTuvfF2k2mk2kvhpfK0HxX\
puqJc23dicXQwkeatUUX0jvJ+i3frsurPzDF47DYKHPiKii3tFayl6R3frsurR/RLRX8KP8AwuH9ov8\
A4Wj/AML6/wCF9fFf/heOfK/4WP8A8JpqP9r/ANkf8JL/AMJj/wAIR/Y+f7I/4VN/wln/ABMf+EI+wf\
8ACG+Z+5/sH7N+4r9if2Uf+C16aHYTeEf26tPOl/2e1rDonx++HPhG/wBQ0W50XS/C2/Ur34x+AtBmu\
NQ03xbca/pw23vhHSbvSbuXxK3m6D4U03S3ubngoZzhqs+SpF4e70crcrXm/sv10Xc83DZ/hK9T2dWL\
w137rk1yteb+y/XRfzH9EtfMWv8A7N1noGu618Q/2cda0n4DfE/xDq2pa34n8vw/rvib4H/EfVvEl5N\
deL/EXxY+APh/x34b0zxZ8Q9QnltLp/Gmn3uieOHu/DOkWl94l1DwvBqXhjVvcvBHjzwN8TfC+l+OPh\
v4z8KfEHwXrf23+xvF/gjxFpHizwvq/wDZuo3ekaj/AGXr+g3lxaX/ANn1awvrWfypn8q4spoJNssbq\
vV13YnCYXGwh7ekqnJ70JpuM4N/ap1INTpya+1CUXbS9j7jIuJc64dqVq2S5hLDU8bFQr0XGnXwmLpJ\
80aWLwleNXCYyjze8qOJo1qXNaXJdJnxtrXxK8I+LrOH4Hftv/Bj4eeAoPiJq2geG/D+n+PvEXgn4u/\
szfHLxdPrum6l4b8CfDvxb4v0TSbjX/iHBqDeGZ7bw94s8IeFdb1PVNO1KfwXYeKNM8Naprtrrf8ACF\
fHX4E/8kfvP+F7fCW1/wBLn+EfxY8feML/AOOug+Z/pviK4+Gv7RXxF8R6x/wsnzfsE39jeEfHv2Ddr\
HjG5834seGvCWm6R4d036d1/QNC8V6FrXhbxTouk+JfDPiXSdS0DxF4d1/TbPWNC1/QtYs5tO1fRda0\
jUYZLfVdJutPubiC5tp45IZ4Z3ilRkZlPzF/wqL4yfBnn9mvxV4S174eWv7rS/2ZvjIZ/DvgTwjpw/d\
WPh74I/GfwN4Wv9b+D3hK1udS1S+bR9c8P/EbSobPR9J8H+DLP4e+HbWE2vjYnB4ijUVer7TGOCUY4u\
hGlDHUopuTjUhGEaWJoJuUvZwpNtqmlhK9Ve1X6ZknEmUZlhamVYF4Ph2liajq1eH80q43EcLY6vKMK\
MKuCxFbEVsdkmaVIwoUXjsTjqUI0njKk+IcrwMll8/Wvhd8avAnxY/t3S9Cv/7J8f8Agn+zLb4o/CLx\
FdaPbfFP4R6xq39oDT9G+IvhbTNVu/7J+1/2Tqc2kanbz3eheJdOtk13wtq2t+H7ux1W69Zr42m1r9n\
79qTXdN8M6tDq3wx/ac+GWk614k8Iad4p0DTPAP7VXwJae80DSPE/jv4Xv4k028TxL8PG8TQaXoep+I\
fDzeKfhV44Ol3fhq9v/F/h6bUNOutb/hNfjr8Cf+SwWf8Awvb4S2v+iQfFz4T+AfGF/wDHXQfM/wBC8\
O2/xK/Z1+HXhzWP+Fk+b9gh/tnxd4C+wbtY8Y23lfCfw14S03V/EWm7YfNXCmp4iUcVg07fW6NnTjbd\
Ymmm54eUNqkvfpRUXUqyw6fs4eZnHAUcRjZYXJ8PWyHiKpGM1w9mPPHGVef+HLJsY6cMPm9HE2U8HRv\
Qx9eVWng8FSzacVjMR9Z0VyXgbx94E+KHhbS/HPw08a+EviH4J1z7d/YvjHwN4j0fxb4W1j+zNRu9H1\
L+y/EOgXlxaah9n1bT7+1n8qZ/KubKaCTbLE6r1te1TqU6tOFWlNVaVVKUZRalGUZK6lFq6aaaaadmt\
UfmeLwmKwGKxOBx2GqYLG4KpOlWo1oSp1aVWnJwqUqtOajOnUpzi4ThNKUZJxkk00FFFFWc4UUUUAFF\
FfPPjn9pbwJ4X8U6p8NfB2k+Lfjl8Y9F+xf218IPgtYaP4k8U+FP7R06017Tf+Fm+JNf17SvCnwQ+3e\
Fri61TRf+E68R+Gf+ElttIurfwx/bOpRpYyc+JxeGwdNVMTWVKM2oxv8AFObTap04q8qlSVnyU4KU5v\
SMW9D2MkyDOeI8VUweS5dUx9ahTdatKKUaWGw8ZQhUxWLrzcaGDwdF1IPEYzFVKOFw8ZKdarTheR9DV\
8mf8NF6j8Y/+JT+yFb+EvihbNxrHx88RzeKYv2cvDWnXf8AxLotW8A+L/D2hyWn7Ufi201Zr8zeG/CO\
s2elQS+Cta0TxZ488B622j2+qZOv/CHXfGGha142/bL+Lmkr8OdF0nUvEniL4L+BtXvPhn+zb4X8Mab\
Zzatq6fGXxnqN9b698ftJstCuvFGk+Im8SX2hfDLxVoPk3WsfCXS723aZdb/hePjv41f8Sv8AZd0DyP\
D8/wC//wCGnfix4E1i6+BRtbX/AEvyfhr4H/4Tfwt4m/aF/tayuPD82jeIdCn074cXuj+I7nXdM8f61\
qGi/wDCJax4uKx+IqyhSk5Zeqy9yjFRqY6uu9OKk6eGhe0ZVavPaM26ksHKCqH6ZkfCWT4GlXx9ONHi\
6rl8ksRmNadfC8K5VO13HF1p0IYzO8V7OU6lHA4H6s518PTWEpcR0cRLCGTqXhb4T/Ay80D47ftTfFD\
SfiR8XI9Wm8PfDXxx448MeG7K88K+J/Feha0b/wCD37H3ws8N6Tcanpura7A3ia2stG0p/FXxN8XWEN\
hoGu+JPGg0TRI7PW+0/tG/HP8A0vw7rP8Awy78IL//AEnQvEP/AAjVr4k/al8ZaPJ+90zWf+EO+KPhO\
Twz+zZvvdNgn/szxFoXxB13VPDvi77Lq+k/DHxfY3FnZeh/DT4EaF8P9du/HOteMPiH8XfinqOkz6Bf\
fFD4r+ILPVtdh0K5vLC6utF8I+EfC2j6P4R+FGk3aaF4TXV7bwb4a8PQ+I5vBOj6n4lTWNasY9SPuFa\
YbLasqbhUby/CVHzujSqT+sVJNK0sTjFN1ZVLKPMqU7px5HiK9LSXHnfG2XUMVTxGDhT4u4gwdOOHhm\
OOweF/sjC0oynKVDJeHamFjgaWD5qlf2M8ww0ozp13iqeT5VmFp0/PPhp8J/hx8HtCu/Dvw18IaT4U0\
/VdWn8SeIriyjludd8Z+Lr6zsLHV/HfxA8U6jLNqfxC+IeowaZYNqviHW7zUNb1aa2FxqV/dXBaU+h0\
V8Sftcf8FBf2b/2MDpGj/FPXNf174j+JNKj17wt8IPhxof8AwlPxF13QD4i07w3Pr8ltc3lnpfhTQUu\
728eO98QarpFrfr4e1SHS5b69sJ7RfXjHDYKhGEIwwuGoqyjFKEIrskrJa7JLfY/L80zbF4/E4rNs6z\
KrjsbiZc9bE4mrOrWqzdlzVKtWUpzk7JXlJyeiPtuvyD/bK/4K6/B34DzfEH4U/A+BPjb+0X4Xk1vwt\
cWEEF1D8Ifhr4+sIdHIsvih4yF1bPrklqNVvTc6R4W/tS9j1Lw1c+H9cvPCt1Mt7B+J37Uf/BQT9p79\
sDUNU0q91y9+CfwM1PSbHTW+Bvw/8R3c0Gsg6VrWl+Jm+JPxMtNE0fVfiPpWr2mv3sF1oEtvYeGW09b\
O3vNDv9Rs31m5+PtL0TTtIt4baytoIIbeKOGCKKGOKKGKFUjiSGJBiNVjjjAA6BBjA4rw8XnTleGDjZ\
be0kv/AEmP5OX/AICmfGY7iCUlKngI2W3tJL8YRf4OX/gKe3p3xt+O/wC0N+1XrSa9+0V8TL/xlYWmt\
Sa34a+H2mQP4b+E3gyaDU/EF7oD+GPh1Y3bWkus6ZY+IdQsLXX9WbU/FEmn3JtbzXbuAIief29rb2qB\
IIlQKoXIAyQAoxnsMKOBxx0qxRXhylKcnOpN1Jvdt3f4nzc5TqTdSrN1Kkt5Sd397Cq9xa290hSeJXD\
KVyQMgEMMZ7jDHg8c9KkaaFJordpYluJ4riaCBpFE00No9sl1LFETukiie9sxIwBCG7iDEGRcyVlCrS\
qqfs6kaqhJxlytStKLtKLte0ovRp6p7oJRaspRauk1dbp7P0fRncfBL47/ALQ37KmtPr37OvxMv/Bth\
d61HrfiX4fanA/iT4TeM5p9T8P3uvv4n+HV9draRazqdj4e0+wutf0ltM8UR6fbC1s9dtIC6P8A0Sfs\
a/8ABXX4O/Hib4ffCn44QJ8Ev2i/FEmieFrewngupvhD8SvH1/DrBNl8L/GRurl9DkuhpVkbbSPFP9l\
3smpeJbbw/od54quoWvZ/5o6ydU0TTtXt5ra9toJ4biKSGeKWGOWKaKZXjlSaJxiRWjkkBB6hznI4rv\
wuOxODa9nLnpdYSba/7d/lfpp3T2O3B5li8C0qc/aUetOTbj58rveL9NO6ex/fdRX8aX7Ln/BQT9p79\
j/UNL0qy1y9+NnwM0zSb7TV+BvxA8R3cMGjAaVoul+GW+G3xMu9E1jVfhxpWkWmgWUFroEVvf8AhldP\
a8t7PQ7DUbxNZtv6Uv2R/wDgoL+zf+2edX0f4Wa5r+g/Efw3pUmveKfhB8R9D/4Rb4i6FoA8Raj4bg1\
+O2try80vxXoL3dlZvJe+H9V1e1sF8Q6XDqktje38Fo30uEzLD4u0U/ZVv5Jb/wDbr2l8tdLtJH12Bz\
bCY20Iy9jXf2JaN/4XtL5a6XaSPpj4l/Cf4cfGHQrTw78SvCGk+K9P0rVoPEnh24vY5bbXfBni6xs7+\
x0jx38P/FOnSw6n8PfiHp0Gp37aV4h0S80/W9JmuTcabf2twFlHh/2n9o34Gf6X4i1n/hqL4QWH+k67\
4h/4Rq18N/tS+DdHj/e6nrP/AAh3wu8Jx+Gf2k9l7qU8/wDZnh3Qvh9rul+HfCP2XSNJ+J3i++t7O9+\
s6KeIy+nVqPE0aksHjLJe1pu3NbZVYP8Ad14pXjFVYydNSk6Mqc3zr9Ayfi7G5fgo5LmWFo8RcNuUpP\
A4yPOqLm71KmX4pWxeV1qk406lapgK1COLnQoU8wp43C03hpfG2m+FvhP8c7zX/jt+yz8UNJ+G/wAXJ\
NWh8PfErxx4H8MeG7288VeJ/CmhaKbD4Pftg/CzxJpNvqepatoUC+Gba90bVX8K/E3wjYTX+gaF4k8F\
jW9bjvNb/hovUfg5/wASn9r238JfC+2XjR/j54cm8Uy/s5eJdOtP+JdLq3j7xf4h0OO0/Zc8W3erLYG\
Hw34u1m80qeXxrouieE/HnjzW11i30v0P4l/AjQviBrtp450Xxh8Q/hF8U9O0mDQLH4ofCjxBZ6Trs2\
hW15f3Vrovi7wj4p0fWPCPxX0m0TXfFi6RbeMvDXiGHw5N421jU/DSaPrV9JqQ88/4Xj47+Cv/ABK/2\
otA8/w/B+//AOGnfhP4E1i1+BQtbr/S/J+JXgf/AITfxT4m/Z6/smyt/EE2s+Iddn1H4cWWj+HLbXdT\
8f6LqGtf8Ilo/jVI18vqTq1JrLpzblLEQjKeAqOT1liMM6sZ4epL35yqRnGnzKDq4uo5ewf6ZhK2V8X\
4TC5fg8PU40w+GpwpUcoxNanheLcHToRUadLKc6hgKmFzjB04+ww1HA1sNiMUqMsVHA8PYOnQWaR+s6\
K+NtA+EOu+D9C0Xxt+xp8XNJb4c61pOm+JPDvwX8c6vefEz9m3xR4Y1Kzh1bSE+DXjPTr64174A6Te6\
Fa+F9J8Ot4bvtd+GXhXQfOutH+EuqXtwszeh+Bv2lvAnijxTpfw18Y6T4t+Bvxj1r7d/Yvwg+NNho/h\
vxT4r/s7TrvXtS/4Vl4k0DXtV8KfG/7D4Wt7XVNa/wCEF8R+Jv8AhGrbV7W38T/2NqUj2Mfp0c0hzUq\
WOprA1aziqcnOM6FaUrKMaFdcqnKV/cpzjSrTSlKNJxi5HweY8DYh0sdjeFsXLijA5ZGrUxdKGGq4fN\
MupUU3Wq5nlknVnh6NHlaxGMw1bG5dh5SpUq+Op16sKT+hqKKK9U+DCvxA+D//AB4/Fr/hlD/hbX/DV\
f8Aw1n+27/wmv8AwgX/ACbR/an/AA2R8dv+Ec/4a9/4T7/iif8AkGf8Kh/4ST/hEf8AjI3/AIV7/YX/\
AAiX/FLeTX7f188+Of2afAnijxTqnxK8Hat4t+Bvxj1r7F/bXxf+C1/o/hvxT4r/ALO0600HTf8AhZv\
hvX9B1Xwp8b/sPha3utL0X/hOvDnib/hGrbV7q48Mf2NqUiX0fzmfZVicfUwWJwzTlhVVhJJ8ldQqul\
J1MJVfu08TH2KhTc0oSVSSlUprU/Z/Cbj3JuE8LxJk+dRqQo59UwFejOcXiMrqYjBRx1GnhOIMBBe3x\
uR1lmM8RjI4V1MVSqYPDzo4TFztTXyZ4B/4Tv8A4TvwV/w8O/4S3/hZn/CW+HP+Fdf8ID/bH/Du/wD4\
Tv8Atiz/AOER/wCEK/4R3/iYf8Jb/wAJB/wqn+zf+Gh/9M/4Wj5P/Ckv3+yv05r421/4va74P0LWvBP\
7Zfwj0lvhzrWk6l4b8RfGjwNpF58TP2bfFHhjUrObSdXf4y+DNRsbjXvgDpN7oVr4o1bxEviSx134Ze\
FdB8m11j4tape3DQtrf8KO8d/BX/iafsu6/wCf4fg/cf8ADMXxY8d6xa/AoWt1/onnfDXxx/whHinxN\
+z1/ZNlb+H4dG8PaFBqPw4stH8OXOhaZ4A0XUNa/wCEt0fDLJvARrQoRnmNODi68qiksyhdO0sRCUVL\
FRSUlTnT5ZOlCNKhTxDipP1OOcIuK6uXYnNKuF4PxmJjUp5XRwU6MuC8TyODqUsoxNGtOjkVapOpRqY\
7DYv2tGOPxVXG5rjMojWlTp/WdFeH/DT476F8QNdu/A2teD/iH8Ivinp2kz6/ffC/4r+H7PSddm0K2v\
LC1uta8I+LvC2sax4R+K+k2ia74TbV7nwb4l8Qw+HJvG2j6Z4lfR9avo9NHuFfR4fE0MVTVXD1FUhdp\
7pxkvihOLSlCcXpOnNRnCV4yimmj8YzjJc0yHGywGbYOWDxHLGpC7jOnWozV6WIw1am50cTha8f3mHx\
WHqVcPiKTjVoValOUZP4n/4KNf8ADRH/AAxP+0D/AMMp/wDCV/8AC9f+EU03/hE/+ED+y/8ACc/2R/w\
lfh//AIWH/wAIZ5/77/hK/wDhWv8Awl/9nf2b/wATz7Z5P/CP/wDE8/s+v4TvCXxel0jxl4g8MfG7R/\
Efh/4ot4u1m2+IHiDxkt8niK8+IR1S/h8WXvxRHiJU1PT/ABi2t2yR6pcXzXFxJqDXM2oNahZSP9Imv\
hH9s7/gnD+y1+3ZZ6ZcfGvwpq1l478P6Sug+GPiz4C1dfDXxE8P6G2uWeu3GjJd3NleaZ4j0lpoNQih\
ttc0vVYdOXxLqs+kpp99fz3befmeXVMY41KdW06asoS+F6t38m72vZ3slpufH5vlVTHuFWjWtUpqyhL\
4Hq3fyk72vZp2Sdtz+Q61uLa7tre6sp4LmzuYIri0ubWSOa2uLaaNZIJ7eaJissDxMjIykqysCCQRU9\
b37Vn/AAS6/bR/4J7avrHi/wAAWurftCfs96dpK6vqPxE8KeG7v+z9J3eHtT1XxTd/Ej4U6Z4k1DU/A\
ttpEPhW9uJ/EKTXGhpYf2Z9q1y3ur640W3+cPh38efCfjuVdNu1/wCEX15vLEWn6ne2z2eoS3F41rBb\
aPqbeV9uvTvtMwPDDMzXRWBJ0ikkX5mpTqUZunWpulNdH1809mvNaHx9ajVw9R0q9N0qi6Pr5p7Neab\
R7jRRRUGYxo43kgldEeW2S6jtpGVWkt475rNr1IHIzEkzafYGUKQJDYwl8+Um19FFZ06VKkpKlTjTU5\
OUuVJXlJ3lJ2SvKT1bererY3KUrc0nKysru9ktl6LsFFFeHfET48+E/AkrabaL/wAJRry+aJdP0y9tk\
s9Plt7xbWe21jU1837DejZd4gSGaZWtQs6QJLHI1tpasltLVntV1cW1pbXF1ezwW1nbQS3F3c3UkcNt\
b20MbSTz3E0rBYoEiV2dmIVVUkkAGvlXxb8XpdX8ZeH/AAx8EdH8R+IPiivi7Rrb4f8AiDwat8/iKz+\
IQ1Swh8J3vwuHh1X1PUPGK63cvHpdxYtb3EeoLbTae10GiJ+z/wBlP/gl1+2j/wAFCdX0fxf4/tdW/Z\
7/AGe9R0ltX074ieK/Dd3/AGfq23w9pmq+Frv4b/CnU/Emn6n46ttXh8VWVxB4hea30N7D+0/suuXF1\
Y2+i3H9Zn7GP/BOH9lr9hOz1O4+CnhTVr3x34g0ltB8T/Fnx7q6+JfiJ4g0NdcvNdt9Ge7trKz0zw5p\
KzT6fFNbaHpelQ6ivhrSp9WTUL6wgu19DC5ZiMXabj7Cj/NJav8Awx0fzdl2basepgsoxeNcZyj9Xof\
zyXvP/BHf5uy7NtWPbP2S/wDhOf8AhlX9mb/hZ3/CV/8ACyv+Gffgz/wsP/hPP7X/AOE5/wCE5/4Vz4\
b/AOEs/wCEz/4SH/T/APhK/wC3/wC0P7R+3f6Z9s877T++319BUUV9fGPLGMb35Uld7u3Vn3cI8kIQv\
zciSu93ZWuFFeH/ABL+O+hfD/XbTwNovg/4h/F34p6jpMGv2Pwv+FHh+z1bXYdCuby/tbXWvF3i7xTr\
Gj+EfhRpN2mheLG0i58ZeJfD0PiObwTrGmeGn1jWrGTTT55/wo7x38av+Jp+1Fr/AJHh+f8Acf8ADMX\
wn8d6xdfAo2tr/onnfErxx/whHhbxN+0L/a1lceIIdZ8Pa7Bp3w4vdH8R22han4A1rUNF/wCEt1jz6u\
YJ1J4bA0njsVB2kk3GjTfVVq/LKEJK8b0oqpiLTjNUXTbmvtsv4PlHB4fOuKcxjwtkWKjz0ZTjCvmOM\
g/gll+Ve2o4jEUanLVVPH15YTKHUw9fDvMo4uMMPP558ff8J3/wnfjX/h3j/wAJb/wsz/hLfEf/AAsX\
/hPv7Y/4d3/8J3/bF5/wl3/Ca/8ACRf8TD/hLf8AhIP+Frf2l/wzx/pn/C0fO/4Xb+/315Lbf8J3/wA\
NN/sOf8NA/wDDQ3/DRn/DQ3xA/t3+2v7Y/wCGUP8AhGf+GLf2tf7T/wCFAf8ACrv+KC/4RL/hOv7a/w\
CEV/4T/wD4yB/4Rvf/AMJV/wASb7PX2VoHxe13xhoWi+Cf2NPhHpK/DnRdJ03w34d+NHjnSLz4Z/s2+\
F/DGm2cOk6Q/wAGvBmnWNvr3x+0my0K68L6t4dXw3Y6F8MvFWg+da6P8WtLvbdYV9D8Dfs0+BPC/inS\
/iV4x1bxb8cvjHov27+xfi/8ab/R/Eninwp/aOnXeg6l/wAKy8N6BoOleFPgh9u8LXFrpetf8IL4c8M\
/8JLbaRa3Hif+2dSje+k+R/smeY4jC18DiZVaVPE4evUiuaGWRjRxFOtL6nSabqV5cl1Wg3RlUlWqyn\
CUlSf9D/8AEQsPwflGfZXxTktHAY7GZLnGVYSq3SxXHNermOUYvLaP+sWPjOnDB5TQ+sKE8sxNOGY0s\
FSy/A0MNiqFKeYR+hqKKK/QD+RAooooAK+TP+GdNR+Dn/E2/ZCuPCXwvtl51j4B+I4fFMv7OXiXTrT/\
AImMWk+AfCHh7XI7T9lzxbd6st+JvEnhHRrzSp5fGuta34s8B+PNbXR7jS/rOiuTFYLDYzklVhatRv7\
OrF8tWk5W5nTqK0oc1kppPlqR9yopQbi/oMi4nznh361Sy/Fc2XZjyLGYGslWwGOjS5/ZRxmDqXoYj2\
LqTnh5zg6uFrNYjC1KGIhTqx+NtS8U/Cf453mgfAn9qb4X6T8N/i5Jq03iH4a+B/HHifw3e3nirxP4U\
0LWhf8Axh/Y++KfhvVrfU9S1bQoF8TXNlrOlJ4V+JvhGwmsNf13w34LGt6JJea32b9o34Gf6J4d0b/h\
qL4QWH+jaF4e/wCEltfDf7Uvg3R4/wB1pmjf8Jj8UfFkfhn9pPZe6lBB/afiLXfh9rul+HfCP2rV9W+\
J3i++uLy9+hvHPgHwJ8UPC2qeBviX4K8JfEPwTrn2L+2vB3jnw5o/i3wtrH9majaaxpv9qeHtfs7i01\
D7Pq2n2F1B5sL+Vc2UM8e2WJGX55/4Qr46/An/AJI/ef8AC9vhLa/6XP8ACP4sePvGF/8AHXQfM/03x\
FcfDX9or4i+I9Y/4WT5v2Cb+xvCPj37Bu1jxjc+b8WPDXhLTdI8O6b42IwmIw9T6xU56skkvrmGjBYx\
R2Ua+HVKVLEwSUvejTk4ynH2WEjKDrr9MyfiLJ84wUcowX1XAUpSlP8A1czutXnw7Uqu0pVsrzeeOoZ\
hkeKqVHTbpVsXh6dWlhqyxvENeliI5XP3D4afFj4cfGHQrvxF8NfF+k+K9P0rVp/DfiK3spJbbXfBni\
6xs7C+1fwJ8QPC2oxQ6n8PfiHp0Gp2C6r4e1uz0/W9JmuRb6lYWtwGiHodfG0Oi/s/ftSa7qXibSZtW\
+GP7Tnwy0nRfDfi/UfC2v6Z4B/aq+BLT3mv6v4Y8CfFBPDepXieJfh43iaDVNc0zw94hXxT8KvHB0u0\
8S2Vh4v8PTafqN1rf8Ld+MnwZ4/aU8K+Ete+Hlr+91T9pn4Nifw74E8I6cP3t94h+N3wY8c+Kb/W/g9\
4StbnUtLsRrGh+IPiNpUNno+reMPGd58PfDtrMLXpoZrOFKFXGKFTCzvy4qgpyo6NqXtqfvTwvK1Lnc\
5VKNJQl7WvCVoPw804Bo4jH18v4bliMHn+H5HUyHNZUKOZJVYRnR/s7FJ0cLnnt41KH1WlhaWFzLHPE\
UZYDK8VQ58RH6zr8T/2+f8AgiV+zv8AtX/8J98U/hVF/wAKS/aU8R/214k/t/Tby6X4X/EPxzf/ANiy\
/afid4Q+x3f9k/a/7J1FbjVfDcen3h1HxbfeIdYs/E96v2O4/ZrQNf0LxXoWi+KfC2taT4l8M+JdJ03\
X/DviLQNSs9Y0LX9C1izh1HSNa0XV9Omkt9V0m60+5t57a5gkkhnhnSWJ2RlY61epVpUMXSUakY1qU1\
dPfdaSi13WzT28j8sx2AjN1sHj8M4VKMpQnCpFxnTnFuMk00pQnFpxa0kndPqj/PQ+OHwM/bU/4J86p\
D4Z/aD+Fl/f/DqK/wD7B8KfEHT3fWvhzr6C48WQaFbeFvibpVrJFp9/fWnhvUNQt9C12G38QW+j6fDJ\
No2lwuuN/wAGfEbwf49txL4d1eGe7WETXWkXOLXWbIBLVpvP0+U7pIY5LyCJriHzbUykpHO5Ff3y+OP\
Afgb4m+F9U8D/ABI8GeFPiD4L1v7F/bPhDxx4d0jxZ4X1f+zdRtNX07+1NA16zuLS/wDs+rWFjdQebC\
/lXFlDPHtljRl/mo/bk/4N8fD91bj4k/sAanN4N8U6XNd6pqHwU8c+NtUn8P3tvpHhq3k0iH4S+O9Zg\
utS0TxlceI9HYmDxNq0+m3N14tNwuu+G7HSktLv57F5NVo3nhX7amvsv416dJfg+yZ8hjcgrUL1MG3X\
pr7D+NemlpL7n2TPyprh/GfxG8H+Arcy+ItXhgu2hM1rpFti61m9BS6aHyNPiO6OGSSzniW4m8q1EoC\
SToTXI/8ACrP+CiH/AAtr/hlz/hn3x9/wvX/j5/sz/hX1x/a//CPf8Jx/whX/AAn/APbm7/hGv+FUf8\
JN/wAS7/hL8/8ACL+V/pH9r7P9Mr9vP2G/+DfHw/a25+JP7f8Aqc3jLxTqk1pqmn/BTwN421SDw/ZW+\
r+GriTV4fi1470aC11LW/GVv4j1hSIPDOrQabbXXhIXDa74ksdVe0tPPoYTE4mbhSpNWdnKScYxfZu2\
/krvyPMw2AxmLqOnSouNnaUppxjF+bte/kk35H4pfBD4Gftqf8FBtUm8M/s+fCy/sPh1Lf8A9g+K/iD\
qDvovw50BDceE4NdtvFPxN1W1ji1C/sbTxJp+oXGhaFDceILjR9Qmkh0bVIUbP9P/AOwN/wAESv2d/w\
BlD/hAfin8VYv+F2/tKeHP7F8Sf2/qV5dN8L/h545sP7al+0/DHwh9jtP7W+yf2tpy2+q+JI9QvBqPh\
Kx8Q6PZ+GL1vsdv+wvgjwH4G+GXhfS/A/w38GeFPh94L0T7b/Y3hDwR4d0jwn4X0j+0tRu9X1H+y9A0\
Gzt7Sw+0atf311P5UKebcXs08m6WR2bq6+jwmU0MO41Kn7+surXup/3V5dG9eqsfV4HJMNhXGrV/2iu\
rayS5Yv8Aux8ns3d9VYKKydf1/QvCmha14p8U61pPhrwz4a0nUtf8ReItf1Kz0fQtA0LR7ObUdX1rWt\
X1GaO30rSbXT7a4nubmeSOGCGB5ZXVFZh8xf8AC3fjJ8ZuP2a/CvhLQfh5dfvdL/aZ+Mgn8ReBPF2nH\
97Y+Ifgj8GPA3imw1v4w+Erq503VLFtY1zxB8OdKms9Y0nxh4MvPiF4duoRddOJx1DCyjSfNWxNRXhR\
pxc6kle1+VaQhzNRdaq4UYSlFVKkLpn32R8LZpntKvjacqOW5Lg5KOIzDG1Y4bBUG1zun7Wd54nFKkp\
16eXYGniszxNKlVlhMFiHTlFe4fEv4sfDj4PaFaeIviV4v0nwpp+q6tB4b8O297JLc674z8XX1nf32k\
eBPh/4W06KbU/iF8Q9Rg0y/XSvD2iWeoa3q01sbfTbC6uCsR8P+zftG/HP/RPEWjf8Mu/CC/8A9G13w\
9/wktr4k/al8ZaPJ+61PRv+Ex+F3iyTwz+zZvvdNng/tPw7rvxB13VPDvi77VpGrfDHxfY295ZZM2i/\
s/fst67pvibVptW+J37TnxN0nWvDfhDUfFOv6Z4+/aq+OzQXmgav4n8CfC9PEmpWaeGvh4viafS9c1P\
w94eXwt8KvA51S78S3th4Q8PQ6hqNrrf8IV8dfjt/yWC8/wCFE/CW6/0uD4R/Cfx94wsPjrr3l/6b4d\
uPiV+0V8OvEej/APCtvK+3w/2z4R8Bfb9useDrbyvix4l8Jalq/h3UvFr18Ti6ssNWUp1FZPCYeb5Fz\
JSX13GcidNWcJ+yo8k3BzXJjYSUD9LyvLMi4fwFDO8vdPDYKpzShxBnFCDxE3SnKlUXDHDv1mccZU5o\
4jDLH5j9Yw0MSsPUeI4axVCWIMnTfFPwn+Bl5r/wJ/ZZ+F+k/Ej4uR6tD4h+JXgfwP4n8N2V54V8T+K\
9C0UWHxh/bB+KfiTVrjU9N1bXYG8M3N7rOqp4q+Jvi6whv9f0Lw340Gia3JZ63/DOmo/GP/ibfte3Hh\
L4oWzc6P8AAPw5D4pi/Zy8Nadd/wDExl0nx94Q8Q65JaftR+LbTVmsBD4k8XaNZ6VBL4K0XW/CfgPwH\
rbaxcap9DeBvAPgT4X+FtL8DfDTwV4S+HngnQ/t39i+DvA3hzR/CXhbR/7T1G71jUv7L8PaBZ29pp/2\
jVtQv7qfyoU825vZp5N0srs3W12UcohUpwp46MJ4eK93CU4xjhKa3UeTlXt3F7SqpQckqtOhRmkl85m\
HiFiMJjMRiuFKmKwmcV5XrcQ4uvVq8RYuWkZ1Y4r21RZVGsk06OAm8VGhUqYHF5rmWHlOVQooor2j8z\
CiiigAooooAKKKKACiiigDyb4o/BXwJ8WP7C1TXbD+yfH/AIJ/tO5+F3xd8O2uj23xT+Eesat/Z51DW\
fh14p1PSrv+yftf9k6ZDq+mXEF3oXiXTrZ9C8U6Trfh+7vtKuvJf+E1+OvwJ/5LBZ/8L2+Etr/okHxc\
+E/gHxhf/HXQfM/0Lw7b/Er9nX4deHNY/wCFk+b9gh/tnxd4C+wbtY8Y23lfCfw14S03V/EWm/WdFef\
Xy+E6ssVharweNlZucbuFRxSSVeldQqqyUXJ8taMFy0q1J2a+wyvi+vh8BQyHPcFT4k4ao80YYatyxx\
GEjUnKpUlleP5J4jL6jqTqV404+2y+piZe2x2X42PNTn8baL8NfCPi6zm+OP7EHxn+HngKD4iatr/iT\
xBqHgHw74J+Lv7M3xy8XT67qWm+JPHfxE8JeENb0m41/wCIcGoN4mgufEPhPxf4V1vU9U07TYPGl/4o\
0zw1pehWvWaB+0jZ6Brui/Dz9o7RdJ+A3xP8Q6tpuieGPM8Qa74m+B/xH1bxJeQ2vhDw78J/j94g8Ce\
G9M8WfEPUJ5bu1TwXqFlonjh7vwzq93Y+GtQ8Lwab4n1bX8c/s+6dqPinVPip8I/EP/CjPjZrP2J/FH\
xA8KeFPC2q6d8XYNC060svDPhn9oLwrqmnj/hafhKz/srSILe5gv8ARPGWj6Umo6T4Q8Z+FbbXNaN95\
5r/AMa7PwPoWteAP25vDnw88KeD/EWk6l4fu/izHZ67rv7KvxE8I31nN4e1yL4saz4x8O/2Z+zjq2qz\
zQQv4S8a6rf6Jejx7pHh/wAMeOfH2sHWrXTPFk62WScpTjlSu+abvLLar7uDmpYCc5NvRwpyq1LSnjK\
nLf8AS6Ucv44pUqNGjW4+koxVLCw5KHGmBikk4QxEMLOnxXhcNTjTpx54YnF0sBglUoYXhrBKuo/ZNF\
fJn/CovjJ8Gef2a/FXhLXvh5a/utL/AGZvjIZ/DvgTwjpw/dWPh74I/GfwN4Wv9b+D3hK1udS1S+bR9\
c8P/EbSobPR9J8H+DLP4e+HbWE2vofw0/aE+HHxM1278CwXOreCPi5pGkz634i+CXxL0qXwX8WNF0mw\
vLDR9X8RWnhnUZCnjv4eW3ia/GkR+NPCtzr3gfVNStJ7fQ/EuqCJpK9ilmMPaQw2NpvAYubtGM5RcKr\
6uhVXu1E2nywkqeI5Up1KFNSjf84zDgzE/UsRnXDONjxbw/hY+0r1sNSqwxOAg7NRzTAzTrYOUYSpqr\
iaUsXlDrzlh8JmuMqUqvL7hRRXh/xL/aE+HHwz1208Cz3OreN/i5q+kwa34d+CXw00qXxp8WNa0m/vL\
/R9I8RXfhnTpAngT4eXPiawOkSeNPFVzoPgfS9Su4LfXPEuliVZK68RicPhKbrYmtGhTuleTSu3tFdZ\
Sk9IxV5SeiTZ8/k+SZvn+Njl+SZbWzTGOMpunRhKbjThrUq1GlanRpr3qtao40qULzqTjFNr3CvmLX/\
2kbPX9d1r4efs46LpPx5+J/h7VtS0TxP5fiDXfDPwP+HGreG7ya18X+Hfix8fvD/gTxJpnhP4h6fPFa\
Wr+C9Pstb8cJd+JtIu77w1p/hefUvE+k5P/CovjJ8Zuf2lPFXhLQfh5dfutU/Zm+DZn8ReBPF2nH91f\
eHvjd8Z/HPhaw1v4w+Erq503S74aPofh/4c6VNZ6xq3g/xnZ/ELw7dTG6ydA+Ndn440LRfAH7DPhz4e\
eK/B/h3SdN8P2nxZks9d0L9lX4d+EbGzh8PaHF8J9Z8HeHf7M/aO1bSp4Z4U8JeCtVsNEsh4C1fw/wC\
J/HPgHWBotrqfjYrMa8+SMZPLade/s1KCqY3EWs28Phry5EoyjKUq8JTprm9vh6MY+0f6ZkXBuU4f61\
VqUafG+Myz2bxk6WJq4ThnKHPnjGGcZyo0Xiqk6tKtRpUMrxFDDYyaof2TnOZVq6wiNa+GvhHwjZw/H\
H9t/wCM/wAPPHsHw71bQPEnh/UPH3h3wT8Iv2Zvgb4ug13TdN8N+O/h34S8X63q1xoHxDn1BfDMFt4h\
8WeL/FWt6Zqmo6lB4Lv/AAvpniXVNCutb/hNfjr8dv8Akj9n/wAKJ+Et1/ok/wAXPix4B8YWHx117y/\
9C8RW/wANf2dfiL4c0f8A4Vt5X2+b+xvF3j37ft1jwdc+b8J/EvhLUtI8Ral1vgb9n3TtO8U6X8VPi5\
4h/wCF5/GzRvtz+F/iB4r8KeFtK074RQa7p13ZeJvDP7PvhXS9PP8Awqzwlef2rq8Fxcz3+t+MtY0p9\
O0nxf4z8VW2h6KbH6Gp4XLq04yUoyy3DVXeUFUlUxlVrSLxGM9pOSSi+RQpznOChDkxaheiss74zyzD\
VaEqU6PGud4CLhQxFXB0MLw5l8ZvmqQyjhtYPDUJylVj7eeKx2HoYXE1MTinicgli1DMZ+TfC74K+BP\
hP/buqaFYf2t4/wDG39mXPxR+LviK10e5+Kfxc1jSf7QOn6z8RfFOmaVaf2t9k/tbU4dI0y3gtNC8Na\
dcpoXhbSdE8P2ljpVr6zRRXtUKFHDUoUMPTVKlC9oxVlq22/Nyk3KTd3KTcm222fmma5rmWd4+vmeb4\
2pmGPxPLz1asnKTjThGlTgukadKlCFKjTio06VKEKVOMacIxRRRRWp54UUUUAFFFFABRRRQAUUUUAFF\
FFABRRRQAUUUUAfJn/CgvHfwk/079l34hf8ACOeH7X97/wAM6/FibWPGnwKubWD99/YXw11zz5PE37N\
m+y03w/oWjQaFda18OPB2jwXM2mfCHUdQl8w5OpfEL4H/ALQl5oHwW+M/hv4h/BL4uT6tNr/gf4dfEH\
XtW+DPxfOu6NoWtXWpa1+z/wDGf4PeOzZeO9Wtvhzf6l/wklz8L/GuszaN4f8AHNxoHjF9MGralo0n2\
TXJeOfA3hb4k+FtU8GeM9L/ALW8P6t9ilmhivtR0nUbDUdJ1G01rQPEPh7X9Fu7bUPC3i3SvEGnaXqe\
j6xpl1aaro+q6TZ6ppd5aahaW1zF4tXKVTpzp4HkWHmrTwtaLqYWcd+WEW28O3ZRTpqVGCcpSw1WfK1\
+mZfx/LGY3D4vip4p5xhpc2Hz/LKsMJnuGqv3Pb4iulFZxGEZSqzp4urh8xrzhRo0s8wOH9rGp8QaNY\
/tS6t8dfiN+zX/AMNTfZ/AHw/+EvwW+KP/AAtf/hSHw6l/al1b/hb/AIw+Pmi/2F/wmW9fhnYf2drXw\
O2fav8AhUE32vw74o/sr7Pa+ILL/hMLv0PTfiF8D/2e7zX/AILfBjw38Q/jb8XINWh1/wAcfDr4fa9q\
3xm+L413WdC0W603Wv2gPjP8YfHYsvAmrXPw5sNN/wCEbufih410abWfD/ga30Dwc+pjSdN0aPktM/Y\
t8baV8WPGvi23/a3+OD/Dnx38PPhh8OdX8JzW/hFvixbeFPhP4k+Lup+Hfh7pv7RiaQuvQ/DybQvjR4\
ptr3VZbeb4vSalYafrsHxetr2K4S6+yfA3gbwt8NvC2l+DPBml/wBk+H9J+3Swwy32o6tqN/qOrajd6\
1r/AIh8Q6/rV3c6h4p8W6r4g1HVNT1jWNTurvVdY1XVrzVNUvLvULu5uZfLyzAZk1KVXDzwOIhUrr2+\
JrvG1Y0pVp+zjhFKtVhSvQ9nzVajTcqcFWwtbeP3fHHFvBUZ0aWAzbD8U5RXweVTeV5LlkeGcvq5hRy\
3CPF18/nRy3AYjH8maRxip5fhFKNOji8RPLM9y34MR88/8KC8d/Fv/Tv2oviF/wAJH4fuv3v/AAzr8J\
5tY8F/Aq2tZ/339hfEvXPPj8TftJ7LLUvEGhazBrt1ovw48Y6PPbTan8IdO1CLzB9Z0UV9HhcFQwnPK\
knKrVtz1JylOpPlvbmnJuTUbvlgmoQu1CMU7H4xnvE+bcQ/VaWOqU6OAy/n+q4PDUaWFwWFVXk9o6GG\
oRhSjUqqnSVfESjLE4l06c8TWrVIqYUUUV1nz4UUUUAFFFFABRRRQAUUUUAFFFFABRRRQAUUUUAFFFF\
ABRRRQAUUUUAFFFFABRRRQAUUUUAFFFFABRRRQAUUUUAFFFFABRRRQAUUUUAFFFFABRRRQAUUUUAFFF\
FABRRRQAUUUUAFFFFABRRRQAUUUUAFFFFABRRRQAUUUUAFFFFABRRRQAUUUUAFFFFABRRRQAUUUUAFF\
FFABRRRQAUUUUAFFFFABRRRQAUUUUAf/9k='
	$end 'DesignInfo'
$end 'ProjectPreview'
