#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x153f9bf20 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x153f8e590 .scope module, "tb_e2e_multi_gemm" "tb_e2e_multi_gemm" 3 6;
 .timescale -9 -12;
P_0x153f9b920 .param/l "ARRAY_SIZE" 0 3 8, +C4<00000000000000000000000000000100>;
P_0x153f9b960 .param/l "CLK" 0 3 7, +C4<00000000000000000000000000001010>;
P_0x153f9b9a0 .param/l "OP_HALT" 1 3 59, C4<11111111>;
P_0x153f9b9e0 .param/l "OP_TENSOR" 1 3 58, C4<00000001>;
P_0x153f9ba20 .param/l "SRAM_WIDTH" 0 3 9, +C4<00000000000000000000000100000000>;
v0x600001cf4c60_0 .net "axi_araddr", 39 0, L_0x6000005a0c40;  1 drivers
v0x600001cf4cf0_0 .net "axi_arlen", 7 0, L_0x6000005a0cb0;  1 drivers
v0x600001cf4d80_0 .var "axi_arready", 0 0;
v0x600001cf4e10_0 .net "axi_arvalid", 0 0, L_0x6000005a0d90;  1 drivers
v0x600001cf4ea0_0 .net "axi_awaddr", 39 0, L_0x6000005a09a0;  1 drivers
v0x600001cf4f30_0 .net "axi_awlen", 7 0, L_0x6000005a0a10;  1 drivers
v0x600001cf4fc0_0 .var "axi_awready", 0 0;
v0x600001cf5050_0 .net "axi_awvalid", 0 0, L_0x6000005a0a80;  1 drivers
L_0x148052968 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600001cf50e0_0 .net "axi_bready", 0 0, L_0x148052968;  1 drivers
v0x600001cf5170_0 .var "axi_bresp", 1 0;
v0x600001cf5200_0 .var "axi_bvalid", 0 0;
v0x600001cf5290_0 .var "axi_rdata", 255 0;
v0x600001cf5320_0 .var "axi_rlast", 0 0;
v0x600001cf53b0_0 .net "axi_rready", 0 0, L_0x6000005a0e00;  1 drivers
v0x600001cf5440_0 .var "axi_rvalid", 0 0;
v0x600001cf54d0_0 .net "axi_wdata", 255 0, L_0x6000005a0af0;  1 drivers
v0x600001cf5560_0 .net "axi_wlast", 0 0, L_0x6000005a0b60;  1 drivers
v0x600001cf55f0_0 .var "axi_wready", 0 0;
v0x600001cf5680_0 .net "axi_wvalid", 0 0, L_0x6000005a0bd0;  1 drivers
v0x600001cf5710_0 .var "clk", 0 0;
v0x600001cf57a0_0 .var/i "errors", 31 0;
v0x600001cf5830_0 .var "global_sync_in", 0 0;
v0x600001cf58c0_0 .var/i "i", 31 0;
v0x600001cf5950_0 .var "noc_rx_addr", 19 0;
v0x600001cf59e0_0 .var "noc_rx_data", 255 0;
v0x600001cf5a70_0 .var "noc_rx_is_instr", 0 0;
v0x600001cf5b00_0 .net "noc_rx_ready", 0 0, L_0x600001fb2f80;  1 drivers
v0x600001cf5b90_0 .var "noc_rx_valid", 0 0;
L_0x1480529f8 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001cf5c20_0 .net "noc_tx_addr", 19 0, L_0x1480529f8;  1 drivers
L_0x1480529b0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001cf5cb0_0 .net "noc_tx_data", 255 0, L_0x1480529b0;  1 drivers
v0x600001cf5d40_0 .var "noc_tx_ready", 0 0;
L_0x148052a40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001cf5dd0_0 .net "noc_tx_valid", 0 0, L_0x148052a40;  1 drivers
v0x600001cf5e60_0 .var "row0", 255 0;
v0x600001cf5ef0_0 .var "row1", 255 0;
v0x600001cf5f80_0 .var "row2", 255 0;
v0x600001cf6010_0 .var "row3", 255 0;
v0x600001cf60a0_0 .var "rst_n", 0 0;
v0x600001cf6130_0 .var "sync_grant", 0 0;
v0x600001cf61c0_0 .net "sync_request", 0 0, L_0x6000005a4af0;  1 drivers
v0x600001cf6250_0 .net "tpc_busy", 0 0, L_0x6000005a4cb0;  1 drivers
v0x600001cf62e0_0 .net "tpc_done", 0 0, L_0x6000005a4b60;  1 drivers
v0x600001cf6370_0 .net "tpc_error", 0 0, L_0x6000005a4a80;  1 drivers
v0x600001cf6400_0 .var "tpc_start", 0 0;
v0x600001cf6490_0 .var "tpc_start_pc", 19 0;
E_0x600003bdcf00 .event negedge, v0x600001c9e760_0;
S_0x153f5f540 .scope module, "dut" "tensor_processing_cluster" 3 42, 4 15 0, S_0x153f8e590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "tpc_start";
    .port_info 3 /INPUT 20 "tpc_start_pc";
    .port_info 4 /OUTPUT 1 "tpc_busy";
    .port_info 5 /OUTPUT 1 "tpc_done";
    .port_info 6 /OUTPUT 1 "tpc_error";
    .port_info 7 /INPUT 1 "global_sync_in";
    .port_info 8 /OUTPUT 1 "sync_request";
    .port_info 9 /INPUT 1 "sync_grant";
    .port_info 10 /INPUT 256 "noc_rx_data";
    .port_info 11 /INPUT 20 "noc_rx_addr";
    .port_info 12 /INPUT 1 "noc_rx_valid";
    .port_info 13 /OUTPUT 1 "noc_rx_ready";
    .port_info 14 /INPUT 1 "noc_rx_is_instr";
    .port_info 15 /OUTPUT 256 "noc_tx_data";
    .port_info 16 /OUTPUT 20 "noc_tx_addr";
    .port_info 17 /OUTPUT 1 "noc_tx_valid";
    .port_info 18 /INPUT 1 "noc_tx_ready";
    .port_info 19 /OUTPUT 40 "axi_awaddr";
    .port_info 20 /OUTPUT 8 "axi_awlen";
    .port_info 21 /OUTPUT 1 "axi_awvalid";
    .port_info 22 /INPUT 1 "axi_awready";
    .port_info 23 /OUTPUT 256 "axi_wdata";
    .port_info 24 /OUTPUT 1 "axi_wlast";
    .port_info 25 /OUTPUT 1 "axi_wvalid";
    .port_info 26 /INPUT 1 "axi_wready";
    .port_info 27 /INPUT 2 "axi_bresp";
    .port_info 28 /INPUT 1 "axi_bvalid";
    .port_info 29 /OUTPUT 1 "axi_bready";
    .port_info 30 /OUTPUT 40 "axi_araddr";
    .port_info 31 /OUTPUT 8 "axi_arlen";
    .port_info 32 /OUTPUT 1 "axi_arvalid";
    .port_info 33 /INPUT 1 "axi_arready";
    .port_info 34 /INPUT 256 "axi_rdata";
    .port_info 35 /INPUT 1 "axi_rlast";
    .port_info 36 /INPUT 1 "axi_rvalid";
    .port_info 37 /OUTPUT 1 "axi_rready";
P_0x15480e000 .param/l "ACC_WIDTH" 0 4 19, +C4<00000000000000000000000000100000>;
P_0x15480e040 .param/l "ARRAY_SIZE" 0 4 17, +C4<00000000000000000000000000000100>;
P_0x15480e080 .param/l "DATA_WIDTH" 0 4 18, +C4<00000000000000000000000000001000>;
P_0x15480e0c0 .param/l "EXT_ADDR_W" 0 4 32, +C4<00000000000000000000000000101000>;
P_0x15480e100 .param/l "EXT_DATA_W" 0 4 33, +C4<00000000000000000000000100000000>;
P_0x15480e140 .param/l "MXU_COMPUTE" 1 4 250, C4<010>;
P_0x15480e180 .param/l "MXU_DONE" 1 4 252, C4<100>;
P_0x15480e1c0 .param/l "MXU_DRAIN" 1 4 251, C4<011>;
P_0x15480e200 .param/l "MXU_IDLE" 1 4 248, C4<000>;
P_0x15480e240 .param/l "MXU_LOAD_W" 1 4 249, C4<001>;
P_0x15480e280 .param/l "SRAM_ADDR_W" 0 4 29, +C4<00000000000000000000000000010100>;
P_0x15480e2c0 .param/l "SRAM_BANKS" 0 4 26, +C4<00000000000000000000000000000100>;
P_0x15480e300 .param/l "SRAM_DEPTH" 0 4 27, +C4<00000000000000000000000100000000>;
P_0x15480e340 .param/l "SRAM_WIDTH" 0 4 28, +C4<00000000000000000000000100000000>;
P_0x15480e380 .param/l "TPC_ID" 0 4 36, +C4<00000000000000000000000000000000>;
P_0x15480e3c0 .param/l "VPU_DATA_W" 0 4 23, +C4<00000000000000000000000000010000>;
P_0x15480e400 .param/l "VPU_LANES" 0 4 22, +C4<00000000000000000000000000010000>;
L_0x6000005a5ab0 .functor BUFZ 1, v0x600001cfa370_0, C4<0>, C4<0>, C4<0>;
L_0x6000005a02a0 .functor OR 1, L_0x600001fb7ca0, L_0x600001fb7e80, C4<0>, C4<0>;
L_0x6000005a0310 .functor AND 1, L_0x6000005a0230, L_0x6000005a02a0, C4<1>, C4<1>;
L_0x6000005a0380 .functor BUFZ 1, v0x600001cfb3c0_0, C4<0>, C4<0>, C4<0>;
L_0x6000005a03f0 .functor BUFZ 1, v0x600001cfaeb0_0, C4<0>, C4<0>, C4<0>;
L_0x6000005a0fc0 .functor AND 1, v0x600001cf5b90_0, L_0x600001fb2f80, C4<1>, C4<1>;
L_0x6000005a1030 .functor AND 1, L_0x6000005a0fc0, L_0x600001fb3020, C4<1>, C4<1>;
v0x600001cf8360_0 .net *"_ivl_24", 19 0, L_0x600001fb75c0;  1 drivers
L_0x148052530 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600001cf83f0_0 .net *"_ivl_27", 3 0, L_0x148052530;  1 drivers
v0x600001cf8480_0 .net *"_ivl_28", 19 0, L_0x600001fb7660;  1 drivers
L_0x148052578 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001cf8510_0 .net *"_ivl_31", 14 0, L_0x148052578;  1 drivers
L_0x1480525c0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600001cf85a0_0 .net/2u *"_ivl_34", 2 0, L_0x1480525c0;  1 drivers
v0x600001cf8630_0 .net *"_ivl_38", 19 0, L_0x600001fb7840;  1 drivers
L_0x148052608 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600001cf86c0_0 .net *"_ivl_41", 3 0, L_0x148052608;  1 drivers
v0x600001cf8750_0 .net *"_ivl_42", 19 0, L_0x600001fb78e0;  1 drivers
L_0x148052650 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600001cf87e0_0 .net *"_ivl_45", 3 0, L_0x148052650;  1 drivers
L_0x148052698 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001cf8870_0 .net/2u *"_ivl_48", 2 0, L_0x148052698;  1 drivers
v0x600001cf8900_0 .net *"_ivl_52", 19 0, L_0x600001fb7ac0;  1 drivers
L_0x1480526e0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600001cf8990_0 .net *"_ivl_55", 3 0, L_0x1480526e0;  1 drivers
v0x600001cf8a20_0 .net *"_ivl_56", 19 0, L_0x600001fb7b60;  1 drivers
L_0x148052728 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600001cf8ab0_0 .net *"_ivl_59", 3 0, L_0x148052728;  1 drivers
L_0x148052770 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x600001cf8b40_0 .net *"_ivl_63", 127 0, L_0x148052770;  1 drivers
v0x600001cf8bd0_0 .net *"_ivl_65", 127 0, L_0x600001fb7d40;  1 drivers
L_0x1480527b8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001cf8c60_0 .net/2u *"_ivl_68", 2 0, L_0x1480527b8;  1 drivers
v0x600001cf8cf0_0 .net *"_ivl_70", 0 0, L_0x600001fb7ca0;  1 drivers
L_0x148052800 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x600001cf8d80_0 .net/2u *"_ivl_72", 2 0, L_0x148052800;  1 drivers
v0x600001cf8e10_0 .net *"_ivl_74", 0 0, L_0x600001fb7e80;  1 drivers
v0x600001cf8ea0_0 .net *"_ivl_77", 0 0, L_0x6000005a02a0;  1 drivers
v0x600001cf8f30_0 .net *"_ivl_87", 0 0, L_0x6000005a0fc0;  1 drivers
v0x600001cf8fc0_0 .net *"_ivl_89", 0 0, L_0x600001fb3020;  1 drivers
v0x600001cf9050_0 .var "act_data_d", 31 0;
v0x600001cf90e0_0 .var "act_valid_d", 0 0;
v0x600001cf9170_0 .var "act_valid_d2", 0 0;
v0x600001cf9200_0 .net "axi_araddr", 39 0, L_0x6000005a0c40;  alias, 1 drivers
v0x600001cf9290_0 .net "axi_arlen", 7 0, L_0x6000005a0cb0;  alias, 1 drivers
v0x600001cf9320_0 .net "axi_arready", 0 0, v0x600001cf4d80_0;  1 drivers
v0x600001cf93b0_0 .net "axi_arvalid", 0 0, L_0x6000005a0d90;  alias, 1 drivers
v0x600001cf9440_0 .net "axi_awaddr", 39 0, L_0x6000005a09a0;  alias, 1 drivers
v0x600001cf94d0_0 .net "axi_awlen", 7 0, L_0x6000005a0a10;  alias, 1 drivers
v0x600001cf9560_0 .net "axi_awready", 0 0, v0x600001cf4fc0_0;  1 drivers
v0x600001cf95f0_0 .net "axi_awvalid", 0 0, L_0x6000005a0a80;  alias, 1 drivers
v0x600001cf9680_0 .net "axi_bready", 0 0, L_0x148052968;  alias, 1 drivers
v0x600001cf9710_0 .net "axi_bresp", 1 0, v0x600001cf5170_0;  1 drivers
v0x600001cf97a0_0 .net "axi_bvalid", 0 0, v0x600001cf5200_0;  1 drivers
v0x600001cf9830_0 .net "axi_rdata", 255 0, v0x600001cf5290_0;  1 drivers
v0x600001cf98c0_0 .net "axi_rlast", 0 0, v0x600001cf5320_0;  1 drivers
v0x600001cf9950_0 .net "axi_rready", 0 0, L_0x6000005a0e00;  alias, 1 drivers
v0x600001cf99e0_0 .net "axi_rvalid", 0 0, v0x600001cf5440_0;  1 drivers
v0x600001cf9a70_0 .net "axi_wdata", 255 0, L_0x6000005a0af0;  alias, 1 drivers
v0x600001cf9b00_0 .net "axi_wlast", 0 0, L_0x6000005a0b60;  alias, 1 drivers
v0x600001cf9b90_0 .net "axi_wready", 0 0, v0x600001cf55f0_0;  1 drivers
v0x600001cf9c20_0 .net "axi_wvalid", 0 0, L_0x6000005a0bd0;  alias, 1 drivers
v0x600001cf9cb0_0 .net "clk", 0 0, v0x600001cf5710_0;  1 drivers
v0x600001cf9d40_0 .net "dma_lcp_done", 0 0, L_0x6000005a0770;  1 drivers
v0x600001cf9dd0_0 .net "dma_lcp_ready", 0 0, L_0x600001fb2080;  1 drivers
v0x600001cf9e60_0 .net "dma_sram_addr", 19 0, v0x600001c9f210_0;  1 drivers
v0x600001cf9ef0_0 .net "dma_sram_rdata", 255 0, L_0x6000005a0f50;  1 drivers
v0x600001cf9f80_0 .net "dma_sram_re", 0 0, L_0x6000005a0930;  1 drivers
v0x600001cfa010_0 .net "dma_sram_ready", 0 0, L_0x600001fb2ee0;  1 drivers
v0x600001cfa0a0_0 .net "dma_sram_wdata", 255 0, L_0x6000005a0850;  1 drivers
v0x600001cfa130_0 .net "dma_sram_we", 0 0, L_0x6000005a08c0;  1 drivers
v0x600001cfa1c0_0 .net "global_sync_in", 0 0, v0x600001cf5830_0;  1 drivers
v0x600001cfa250 .array "instr_mem", 4095 0, 127 0;
v0x600001cfa2e0_0 .var "instr_rdata_reg", 127 0;
v0x600001cfa370_0 .var "instr_valid_reg", 0 0;
v0x600001cfa400_0 .net "lcp_dma_cmd", 127 0, v0x600001c98cf0_0;  1 drivers
v0x600001cfa490_0 .net "lcp_dma_valid", 0 0, L_0x6000005a4d90;  1 drivers
v0x600001cfa520_0 .net "lcp_imem_addr", 19 0, L_0x6000005a5880;  1 drivers
v0x600001cfa5b0_0 .net "lcp_imem_data", 127 0, v0x600001cfa2e0_0;  1 drivers
v0x600001cfa640_0 .net "lcp_imem_re", 0 0, L_0x6000005a58f0;  1 drivers
v0x600001cfa6d0_0 .net "lcp_imem_valid", 0 0, L_0x6000005a5ab0;  1 drivers
v0x600001cfa760_0 .net "lcp_mxu_cmd", 127 0, v0x600001c999e0_0;  1 drivers
v0x600001cfa7f0_0 .net "lcp_mxu_valid", 0 0, L_0x6000005a50a0;  1 drivers
v0x600001cfa880_0 .net "lcp_vpu_cmd", 127 0, v0x600001c9a5b0_0;  1 drivers
v0x600001cfa910_0 .net "lcp_vpu_valid", 0 0, L_0x6000005a4e70;  1 drivers
v0x600001cfa9a0_0 .net "mxu_a_addr", 19 0, L_0x600001fb7980;  1 drivers
v0x600001cfaa30_0 .net "mxu_a_rdata", 255 0, L_0x6000005a0e70;  1 drivers
v0x600001cfaac0_0 .net "mxu_a_re", 0 0, L_0x600001fb7a20;  1 drivers
v0x600001cfab50_0 .net "mxu_a_ready", 0 0, L_0x600001fb2da0;  1 drivers
v0x600001cfabe0_0 .net "mxu_cfg_k", 15 0, L_0x600001fb9900;  1 drivers
v0x600001cfac70_0 .net "mxu_cfg_m", 15 0, L_0x600001fb97c0;  1 drivers
v0x600001cfad00_0 .net "mxu_cfg_n", 15 0, L_0x600001fb9860;  1 drivers
v0x600001cfad90_0 .var "mxu_col_cnt", 4 0;
v0x600001cfae20_0 .var "mxu_cycle_cnt", 15 0;
v0x600001cfaeb0_0 .var "mxu_done_reg", 0 0;
v0x600001cfaf40_0 .net "mxu_dst_addr", 15 0, L_0x600001fb95e0;  1 drivers
v0x600001cfafd0_0 .net "mxu_lcp_done", 0 0, L_0x6000005a03f0;  1 drivers
v0x600001cfb060_0 .net "mxu_lcp_ready", 0 0, L_0x6000005a0380;  1 drivers
v0x600001cfb0f0_0 .net "mxu_o_addr", 19 0, L_0x600001fb7c00;  1 drivers
v0x600001cfb180_0 .net "mxu_o_ready", 0 0, L_0x600001fb2e40;  1 drivers
v0x600001cfb210_0 .net "mxu_o_wdata", 255 0, L_0x600001fb7de0;  1 drivers
v0x600001cfb2a0_0 .net "mxu_o_we", 0 0, L_0x6000005a0310;  1 drivers
v0x600001cfb330_0 .var "mxu_out_cnt", 15 0;
v0x600001cfb3c0_0 .var "mxu_ready_reg", 0 0;
v0x600001cfb450_0 .net "mxu_src0_addr", 15 0, L_0x600001fb9680;  1 drivers
v0x600001cfb4e0_0 .net "mxu_src1_addr", 15 0, L_0x600001fb9720;  1 drivers
v0x600001cfb570_0 .var "mxu_start_array", 0 0;
v0x600001cfb600_0 .var "mxu_start_array_d", 0 0;
v0x600001cfb690_0 .var "mxu_state", 2 0;
v0x600001cfb720_0 .net "mxu_subop", 7 0, L_0x600001fb9540;  1 drivers
v0x600001cfb7b0_0 .net "mxu_w_addr", 19 0, L_0x600001fb7700;  1 drivers
v0x600001cfb840_0 .net "mxu_w_rdata", 255 0, v0x600001cfdcb0_0;  1 drivers
v0x600001cfb8d0_0 .net "mxu_w_re", 0 0, L_0x600001fb77a0;  1 drivers
v0x600001cfb960_0 .net "mxu_w_ready", 0 0, L_0x600001fb2c60;  1 drivers
v0x600001cfb9f0_0 .net "noc_data_write", 0 0, L_0x6000005a1030;  1 drivers
v0x600001cfba80_0 .net "noc_rx_addr", 19 0, v0x600001cf5950_0;  1 drivers
v0x600001cfbb10_0 .net "noc_rx_data", 255 0, v0x600001cf59e0_0;  1 drivers
v0x600001cfbba0_0 .net "noc_rx_is_instr", 0 0, v0x600001cf5a70_0;  1 drivers
v0x600001cfbc30_0 .net "noc_rx_ready", 0 0, L_0x600001fb2f80;  alias, 1 drivers
v0x600001cfbcc0_0 .net "noc_rx_valid", 0 0, v0x600001cf5b90_0;  1 drivers
v0x600001cfbd50_0 .net "noc_tx_addr", 19 0, L_0x1480529f8;  alias, 1 drivers
v0x600001cfbde0_0 .net "noc_tx_data", 255 0, L_0x1480529b0;  alias, 1 drivers
v0x600001cfbe70_0 .net "noc_tx_ready", 0 0, v0x600001cf5d40_0;  1 drivers
v0x600001cfbf00_0 .net "noc_tx_valid", 0 0, L_0x148052a40;  alias, 1 drivers
v0x600001cf4000_0 .net "rst_n", 0 0, v0x600001cf60a0_0;  1 drivers
v0x600001cf4090_0 .net "sync_grant", 0 0, v0x600001cf6130_0;  1 drivers
v0x600001cf4120_0 .net "sync_request", 0 0, L_0x6000005a4af0;  alias, 1 drivers
v0x600001cf41b0_0 .net "systolic_busy", 0 0, L_0x6000005a0150;  1 drivers
v0x600001cf4240_0 .net "systolic_done", 0 0, L_0x600001fb70c0;  1 drivers
v0x600001cf42d0_0 .net "systolic_result", 127 0, L_0x600001fb6c60;  1 drivers
v0x600001cf4360_0 .net "systolic_result_valid", 0 0, L_0x6000005a0230;  1 drivers
v0x600001cf43f0_0 .net "tpc_busy", 0 0, L_0x6000005a4cb0;  alias, 1 drivers
v0x600001cf4480_0 .net "tpc_done", 0 0, L_0x6000005a4b60;  alias, 1 drivers
v0x600001cf4510_0 .net "tpc_error", 0 0, L_0x6000005a4a80;  alias, 1 drivers
v0x600001cf45a0_0 .net "tpc_start", 0 0, v0x600001cf6400_0;  1 drivers
v0x600001cf4630_0 .net "tpc_start_pc", 19 0, v0x600001cf6490_0;  1 drivers
v0x600001cf46c0_0 .net "vpu_lcp_done", 0 0, L_0x6000005a0540;  1 drivers
v0x600001cf4750_0 .net "vpu_lcp_ready", 0 0, L_0x600001fb1a40;  1 drivers
v0x600001cf47e0_0 .net "vpu_sram_addr", 19 0, v0x600001cff8d0_0;  1 drivers
v0x600001cf4870_0 .net "vpu_sram_rdata", 255 0, L_0x6000005a0ee0;  1 drivers
v0x600001cf4900_0 .net "vpu_sram_re", 0 0, L_0x6000005a0700;  1 drivers
v0x600001cf4990_0 .net "vpu_sram_ready", 0 0, L_0x600001fb2d00;  1 drivers
v0x600001cf4a20_0 .net "vpu_sram_wdata", 255 0, L_0x6000005a0620;  1 drivers
v0x600001cf4ab0_0 .net "vpu_sram_we", 0 0, L_0x6000005a0690;  1 drivers
v0x600001cf4b40_0 .var "weight_load_col_d", 1 0;
v0x600001cf4bd0_0 .var "weight_load_en_d", 0 0;
L_0x600001fb9540 .part v0x600001c999e0_0, 112, 8;
L_0x600001fb95e0 .part v0x600001c999e0_0, 96, 16;
L_0x600001fb9680 .part v0x600001c999e0_0, 80, 16;
L_0x600001fb9720 .part v0x600001c999e0_0, 64, 16;
L_0x600001fb97c0 .part v0x600001c999e0_0, 48, 16;
L_0x600001fb9860 .part v0x600001c999e0_0, 32, 16;
L_0x600001fb9900 .part v0x600001c999e0_0, 16, 16;
L_0x600001fb7520 .part v0x600001cfdcb0_0, 0, 32;
L_0x600001fb75c0 .concat [ 16 4 0 0], L_0x600001fb9720, L_0x148052530;
L_0x600001fb7660 .concat [ 5 15 0 0], v0x600001cfad90_0, L_0x148052578;
L_0x600001fb7700 .arith/sum 20, L_0x600001fb75c0, L_0x600001fb7660;
L_0x600001fb77a0 .cmp/eq 3, v0x600001cfb690_0, L_0x1480525c0;
L_0x600001fb7840 .concat [ 16 4 0 0], L_0x600001fb9680, L_0x148052608;
L_0x600001fb78e0 .concat [ 16 4 0 0], v0x600001cfae20_0, L_0x148052650;
L_0x600001fb7980 .arith/sum 20, L_0x600001fb7840, L_0x600001fb78e0;
L_0x600001fb7a20 .cmp/eq 3, v0x600001cfb690_0, L_0x148052698;
L_0x600001fb7ac0 .concat [ 16 4 0 0], L_0x600001fb95e0, L_0x1480526e0;
L_0x600001fb7b60 .concat [ 16 4 0 0], v0x600001cfb330_0, L_0x148052728;
L_0x600001fb7c00 .arith/sum 20, L_0x600001fb7ac0, L_0x600001fb7b60;
L_0x600001fb7d40 .part L_0x600001fb6c60, 0, 128;
L_0x600001fb7de0 .concat [ 128 128 0 0], L_0x600001fb7d40, L_0x148052770;
L_0x600001fb7ca0 .cmp/eq 3, v0x600001cfb690_0, L_0x1480527b8;
L_0x600001fb7e80 .cmp/eq 3, v0x600001cfb690_0, L_0x148052800;
L_0x600001fb2f80 .reduce/nor L_0x6000005a4cb0;
L_0x600001fb3020 .reduce/nor v0x600001cf5a70_0;
S_0x153f893a0 .scope module, "dma_inst" "dma_engine" 4 431, 5 16 0, S_0x153f5f540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
    .port_info 12 /OUTPUT 40 "axi_awaddr";
    .port_info 13 /OUTPUT 8 "axi_awlen";
    .port_info 14 /OUTPUT 1 "axi_awvalid";
    .port_info 15 /INPUT 1 "axi_awready";
    .port_info 16 /OUTPUT 256 "axi_wdata";
    .port_info 17 /OUTPUT 1 "axi_wlast";
    .port_info 18 /OUTPUT 1 "axi_wvalid";
    .port_info 19 /INPUT 1 "axi_wready";
    .port_info 20 /INPUT 2 "axi_bresp";
    .port_info 21 /INPUT 1 "axi_bvalid";
    .port_info 22 /OUTPUT 1 "axi_bready";
    .port_info 23 /OUTPUT 40 "axi_araddr";
    .port_info 24 /OUTPUT 8 "axi_arlen";
    .port_info 25 /OUTPUT 1 "axi_arvalid";
    .port_info 26 /INPUT 1 "axi_arready";
    .port_info 27 /INPUT 256 "axi_rdata";
    .port_info 28 /INPUT 1 "axi_rlast";
    .port_info 29 /INPUT 1 "axi_rvalid";
    .port_info 30 /OUTPUT 1 "axi_rready";
P_0x15481ba00 .param/l "DATA_WIDTH" 0 5 19, +C4<00000000000000000000000100000000>;
P_0x15481ba40 .param/l "DMA_COPY" 1 5 103, C4<00000011>;
P_0x15481ba80 .param/l "DMA_LOAD" 1 5 101, C4<00000001>;
P_0x15481bac0 .param/l "DMA_STORE" 1 5 102, C4<00000010>;
P_0x15481bb00 .param/l "EXT_ADDR_W" 0 5 17, +C4<00000000000000000000000000101000>;
P_0x15481bb40 .param/l "INT_ADDR_W" 0 5 18, +C4<00000000000000000000000000010100>;
P_0x15481bb80 .param/l "MAX_BURST" 0 5 20, +C4<00000000000000000000000000010000>;
P_0x15481bbc0 .param/l "S_DECODE" 1 5 110, C4<0001>;
P_0x15481bc00 .param/l "S_DONE" 1 5 119, C4<1010>;
P_0x15481bc40 .param/l "S_IDLE" 1 5 109, C4<0000>;
P_0x15481bc80 .param/l "S_LOAD_ADDR" 1 5 111, C4<0010>;
P_0x15481bcc0 .param/l "S_LOAD_DATA" 1 5 112, C4<0011>;
P_0x15481bd00 .param/l "S_LOAD_WRITE" 1 5 113, C4<0100>;
P_0x15481bd40 .param/l "S_NEXT_ROW" 1 5 118, C4<1001>;
P_0x15481bd80 .param/l "S_STORE_ADDR" 1 5 115, C4<0110>;
P_0x15481bdc0 .param/l "S_STORE_DATA" 1 5 116, C4<0111>;
P_0x15481be00 .param/l "S_STORE_READ" 1 5 114, C4<0101>;
P_0x15481be40 .param/l "S_STORE_RESP" 1 5 117, C4<1000>;
L_0x6000005a0770 .functor BUFZ 1, v0x600001c9ed00_0, C4<0>, C4<0>, C4<0>;
L_0x6000005a0850 .functor BUFZ 256, v0x600001c9f570_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000005a08c0 .functor BUFZ 1, v0x600001c9f690_0, C4<0>, C4<0>, C4<0>;
L_0x6000005a0930 .functor BUFZ 1, v0x600001c9f3c0_0, C4<0>, C4<0>, C4<0>;
L_0x6000005a09a0 .functor BUFZ 40, v0x600001c9d950_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x6000005a0a10 .functor BUFZ 8, v0x600001c9da70_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x6000005a0a80 .functor BUFZ 1, v0x600001c9dc20_0, C4<0>, C4<0>, C4<0>;
L_0x6000005a0af0 .functor BUFZ 256, v0x600001c9e1c0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000005a0b60 .functor BUFZ 1, v0x600001c9e2e0_0, C4<0>, C4<0>, C4<0>;
L_0x6000005a0bd0 .functor BUFZ 1, v0x600001c9e490_0, C4<0>, C4<0>, C4<0>;
L_0x6000005a0c40 .functor BUFZ 40, v0x600001c9d560_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x6000005a0cb0 .functor BUFZ 8, v0x600001c9d680_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x6000005a0d90 .functor BUFZ 1, v0x600001c9d830_0, C4<0>, C4<0>, C4<0>;
L_0x6000005a0e00 .functor BUFZ 1, v0x600001c9e010_0, C4<0>, C4<0>, C4<0>;
L_0x148052920 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600001c9d440_0 .net/2u *"_ivl_18", 3 0, L_0x148052920;  1 drivers
v0x600001c9d4d0_0 .net "axi_araddr", 39 0, L_0x6000005a0c40;  alias, 1 drivers
v0x600001c9d560_0 .var "axi_araddr_reg", 39 0;
v0x600001c9d5f0_0 .net "axi_arlen", 7 0, L_0x6000005a0cb0;  alias, 1 drivers
v0x600001c9d680_0 .var "axi_arlen_reg", 7 0;
v0x600001c9d710_0 .net "axi_arready", 0 0, v0x600001cf4d80_0;  alias, 1 drivers
v0x600001c9d7a0_0 .net "axi_arvalid", 0 0, L_0x6000005a0d90;  alias, 1 drivers
v0x600001c9d830_0 .var "axi_arvalid_reg", 0 0;
v0x600001c9d8c0_0 .net "axi_awaddr", 39 0, L_0x6000005a09a0;  alias, 1 drivers
v0x600001c9d950_0 .var "axi_awaddr_reg", 39 0;
v0x600001c9d9e0_0 .net "axi_awlen", 7 0, L_0x6000005a0a10;  alias, 1 drivers
v0x600001c9da70_0 .var "axi_awlen_reg", 7 0;
v0x600001c9db00_0 .net "axi_awready", 0 0, v0x600001cf4fc0_0;  alias, 1 drivers
v0x600001c9db90_0 .net "axi_awvalid", 0 0, L_0x6000005a0a80;  alias, 1 drivers
v0x600001c9dc20_0 .var "axi_awvalid_reg", 0 0;
v0x600001c9dcb0_0 .net "axi_bready", 0 0, L_0x148052968;  alias, 1 drivers
v0x600001c9dd40_0 .net "axi_bresp", 1 0, v0x600001cf5170_0;  alias, 1 drivers
v0x600001c9ddd0_0 .net "axi_bvalid", 0 0, v0x600001cf5200_0;  alias, 1 drivers
v0x600001c9de60_0 .net "axi_rdata", 255 0, v0x600001cf5290_0;  alias, 1 drivers
v0x600001c9def0_0 .net "axi_rlast", 0 0, v0x600001cf5320_0;  alias, 1 drivers
v0x600001c9df80_0 .net "axi_rready", 0 0, L_0x6000005a0e00;  alias, 1 drivers
v0x600001c9e010_0 .var "axi_rready_reg", 0 0;
v0x600001c9e0a0_0 .net "axi_rvalid", 0 0, v0x600001cf5440_0;  alias, 1 drivers
v0x600001c9e130_0 .net "axi_wdata", 255 0, L_0x6000005a0af0;  alias, 1 drivers
v0x600001c9e1c0_0 .var "axi_wdata_reg", 255 0;
v0x600001c9e250_0 .net "axi_wlast", 0 0, L_0x6000005a0b60;  alias, 1 drivers
v0x600001c9e2e0_0 .var "axi_wlast_reg", 0 0;
v0x600001c9e370_0 .net "axi_wready", 0 0, v0x600001cf55f0_0;  alias, 1 drivers
v0x600001c9e400_0 .net "axi_wvalid", 0 0, L_0x6000005a0bd0;  alias, 1 drivers
v0x600001c9e490_0 .var "axi_wvalid_reg", 0 0;
v0x600001c9e520_0 .var "burst_count", 7 0;
v0x600001c9e5b0_0 .var "burst_len", 7 0;
v0x600001c9e640_0 .net "cfg_cols", 11 0, L_0x600001fb1d60;  1 drivers
v0x600001c9e6d0_0 .net "cfg_rows", 11 0, L_0x600001fb1cc0;  1 drivers
v0x600001c9e760_0 .net "clk", 0 0, v0x600001cf5710_0;  alias, 1 drivers
v0x600001c9e7f0_0 .net "cmd", 127 0, v0x600001c98cf0_0;  alias, 1 drivers
v0x600001c9e880_0 .net "cmd_done", 0 0, L_0x6000005a0770;  alias, 1 drivers
v0x600001c9e910_0 .net "cmd_ready", 0 0, L_0x600001fb2080;  alias, 1 drivers
v0x600001c9e9a0_0 .var "cmd_reg", 127 0;
v0x600001c9ea30_0 .net "cmd_valid", 0 0, L_0x6000005a4d90;  alias, 1 drivers
v0x600001c9eac0_0 .var "col_count", 11 0;
v0x600001c9eb50_0 .var "data_buf", 255 0;
v0x600001c9ebe0_0 .net "do_transpose", 0 0, L_0x600001fb1f40;  1 drivers
v0x600001c9ec70_0 .net "do_zero_pad", 0 0, L_0x600001fb1fe0;  1 drivers
v0x600001c9ed00_0 .var "done_reg", 0 0;
v0x600001c9ed90_0 .net "dst_stride", 11 0, L_0x600001fb1ea0;  1 drivers
v0x600001c9ee20_0 .net "ext_addr", 39 0, L_0x600001fb1b80;  1 drivers
v0x600001c9eeb0_0 .var "ext_ptr", 39 0;
v0x600001c9ef40_0 .net "int_addr", 19 0, L_0x600001fb1c20;  1 drivers
v0x600001c9efd0_0 .var "int_ptr", 19 0;
v0x600001c9f060_0 .var "row_count", 11 0;
v0x600001c9f0f0_0 .net "rst_n", 0 0, v0x600001cf60a0_0;  alias, 1 drivers
v0x600001c9f180_0 .net "sram_addr", 19 0, v0x600001c9f210_0;  alias, 1 drivers
v0x600001c9f210_0 .var "sram_addr_reg", 19 0;
v0x600001c9f2a0_0 .net "sram_rdata", 255 0, L_0x6000005a0f50;  alias, 1 drivers
v0x600001c9f330_0 .net "sram_re", 0 0, L_0x6000005a0930;  alias, 1 drivers
v0x600001c9f3c0_0 .var "sram_re_reg", 0 0;
v0x600001c9f450_0 .net "sram_ready", 0 0, L_0x600001fb2ee0;  alias, 1 drivers
v0x600001c9f4e0_0 .net "sram_wdata", 255 0, L_0x6000005a0850;  alias, 1 drivers
v0x600001c9f570_0 .var "sram_wdata_reg", 255 0;
v0x600001c9f600_0 .net "sram_we", 0 0, L_0x6000005a08c0;  alias, 1 drivers
v0x600001c9f690_0 .var "sram_we_reg", 0 0;
v0x600001c9f720_0 .net "src_stride", 11 0, L_0x600001fb1e00;  1 drivers
v0x600001c9f7b0_0 .var "state", 3 0;
v0x600001c9f840_0 .net "subop", 7 0, L_0x600001fb1ae0;  1 drivers
E_0x600003bdd800/0 .event negedge, v0x600001c9f0f0_0;
E_0x600003bdd800/1 .event posedge, v0x600001c9e760_0;
E_0x600003bdd800 .event/or E_0x600003bdd800/0, E_0x600003bdd800/1;
L_0x600001fb1ae0 .part v0x600001c98cf0_0, 112, 8;
L_0x600001fb1b80 .part v0x600001c98cf0_0, 72, 40;
L_0x600001fb1c20 .part v0x600001c98cf0_0, 52, 20;
L_0x600001fb1cc0 .part v0x600001c98cf0_0, 40, 12;
L_0x600001fb1d60 .part v0x600001c98cf0_0, 28, 12;
L_0x600001fb1e00 .part v0x600001c98cf0_0, 16, 12;
L_0x600001fb1ea0 .part v0x600001c98cf0_0, 4, 12;
L_0x600001fb1f40 .part v0x600001c98cf0_0, 0, 1;
L_0x600001fb1fe0 .part v0x600001c98cf0_0, 1, 1;
L_0x600001fb2080 .cmp/eq 4, v0x600001c9f7b0_0, L_0x148052920;
S_0x153f5f100 .scope module, "lcp_inst" "local_cmd_processor" 4 193, 6 12 0, S_0x153f5f540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 20 "start_pc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /OUTPUT 1 "error";
    .port_info 7 /OUTPUT 20 "imem_addr";
    .port_info 8 /INPUT 128 "imem_data";
    .port_info 9 /OUTPUT 1 "imem_re";
    .port_info 10 /INPUT 1 "imem_valid";
    .port_info 11 /OUTPUT 128 "mxu_cmd";
    .port_info 12 /OUTPUT 1 "mxu_valid";
    .port_info 13 /INPUT 1 "mxu_ready";
    .port_info 14 /INPUT 1 "mxu_done";
    .port_info 15 /OUTPUT 128 "vpu_cmd";
    .port_info 16 /OUTPUT 1 "vpu_valid";
    .port_info 17 /INPUT 1 "vpu_ready";
    .port_info 18 /INPUT 1 "vpu_done";
    .port_info 19 /OUTPUT 128 "dma_cmd";
    .port_info 20 /OUTPUT 1 "dma_valid";
    .port_info 21 /INPUT 1 "dma_ready";
    .port_info 22 /INPUT 1 "dma_done";
    .port_info 23 /INPUT 1 "global_sync_in";
    .port_info 24 /OUTPUT 1 "sync_request";
    .port_info 25 /INPUT 1 "sync_grant";
P_0x154808c00 .param/l "INSTR_DEPTH" 0 6 14, +C4<00000000000000000001000000000000>;
P_0x154808c40 .param/l "INSTR_WIDTH" 0 6 13, +C4<00000000000000000000000010000000>;
P_0x154808c80 .param/l "MAX_LOOP_NEST" 0 6 15, +C4<00000000000000000000000000000100>;
P_0x154808cc0 .param/l "OP_BARRIER" 1 6 87, C4<00000111>;
P_0x154808d00 .param/l "OP_DMA" 1 6 83, C4<00000011>;
P_0x154808d40 .param/l "OP_ENDLOOP" 1 6 86, C4<00000110>;
P_0x154808d80 .param/l "OP_HALT" 1 6 88, C4<11111111>;
P_0x154808dc0 .param/l "OP_LOOP" 1 6 85, C4<00000101>;
P_0x154808e00 .param/l "OP_NOP" 1 6 80, C4<00000000>;
P_0x154808e40 .param/l "OP_SYNC" 1 6 84, C4<00000100>;
P_0x154808e80 .param/l "OP_TENSOR" 1 6 81, C4<00000001>;
P_0x154808ec0 .param/l "OP_VECTOR" 1 6 82, C4<00000010>;
P_0x154808f00 .param/l "SRAM_ADDR_W" 0 6 16, +C4<00000000000000000000000000010100>;
P_0x154808f40 .param/l "SYNC_ALL" 1 6 94, C4<11111111>;
P_0x154808f80 .param/l "SYNC_DMA" 1 6 93, C4<00000011>;
P_0x154808fc0 .param/l "SYNC_MXU" 1 6 91, C4<00000001>;
P_0x154809000 .param/l "SYNC_VPU" 1 6 92, C4<00000010>;
P_0x154809040 .param/l "S_BARRIER" 1 6 107, C4<0111>;
P_0x154809080 .param/l "S_CHECK_DEP" 1 6 104, C4<0100>;
P_0x1548090c0 .param/l "S_DECODE" 1 6 103, C4<0011>;
P_0x154809100 .param/l "S_ERROR" 1 6 109, C4<1001>;
P_0x154809140 .param/l "S_FETCH" 1 6 101, C4<0001>;
P_0x154809180 .param/l "S_FETCH_WAIT" 1 6 102, C4<0010>;
P_0x1548091c0 .param/l "S_HALTED" 1 6 108, C4<1000>;
P_0x154809200 .param/l "S_IDLE" 1 6 100, C4<0000>;
P_0x154809240 .param/l "S_ISSUE" 1 6 105, C4<0101>;
P_0x154809280 .param/l "S_WAIT_SYNC" 1 6 106, C4<0110>;
L_0x6000005a5b90 .functor AND 1, L_0x600001fb8b40, L_0x600001fb8c80, C4<1>, C4<1>;
L_0x6000005a5810 .functor AND 1, L_0x6000005a5b90, L_0x600001fb8820, C4<1>, C4<1>;
L_0x6000005a5880 .functor BUFZ 20, v0x600001c99320_0, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
L_0x6000005a58f0 .functor BUFZ 1, v0x600001c994d0_0, C4<0>, C4<0>, C4<0>;
L_0x6000005a50a0 .functor BUFZ 1, v0x600001c99c20_0, C4<0>, C4<0>, C4<0>;
L_0x6000005a4e70 .functor BUFZ 1, v0x600001c9a7f0_0, C4<0>, C4<0>, C4<0>;
L_0x6000005a4d90 .functor BUFZ 1, v0x600001c98f30_0, C4<0>, C4<0>, C4<0>;
L_0x6000005a4c40 .functor AND 1, L_0x600001fb92c0, L_0x600001fb9360, C4<1>, C4<1>;
L_0x6000005a4cb0 .functor AND 1, L_0x6000005a4c40, L_0x600001fb9400, C4<1>, C4<1>;
L_0x6000005a4b60 .functor BUFZ 1, v0x600001c99050_0, C4<0>, C4<0>, C4<0>;
L_0x6000005a4a80 .functor BUFZ 1, v0x600001c99170_0, C4<0>, C4<0>, C4<0>;
L_0x6000005a4af0 .functor BUFZ 1, v0x600001c9a400_0, C4<0>, C4<0>, C4<0>;
L_0x148050010 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001c9f960_0 .net *"_ivl_11", 23 0, L_0x148050010;  1 drivers
L_0x148050058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001c9f9f0_0 .net/2u *"_ivl_12", 31 0, L_0x148050058;  1 drivers
v0x600001c9fa80_0 .net *"_ivl_14", 0 0, L_0x600001fb8b40;  1 drivers
v0x600001c9fb10_0 .net *"_ivl_16", 31 0, L_0x600001fb8be0;  1 drivers
L_0x1480500a0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001c9fba0_0 .net *"_ivl_19", 23 0, L_0x1480500a0;  1 drivers
L_0x1480500e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001c9fc30_0 .net/2u *"_ivl_20", 31 0, L_0x1480500e8;  1 drivers
v0x600001c9fcc0_0 .net *"_ivl_22", 0 0, L_0x600001fb8c80;  1 drivers
v0x600001c9fd50_0 .net *"_ivl_25", 0 0, L_0x6000005a5b90;  1 drivers
v0x600001c9fde0_0 .net *"_ivl_26", 31 0, L_0x600001fb8d20;  1 drivers
L_0x148050130 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001c9fe70_0 .net *"_ivl_29", 23 0, L_0x148050130;  1 drivers
L_0x148050178 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001c9ff00_0 .net/2u *"_ivl_30", 31 0, L_0x148050178;  1 drivers
v0x600001ca6a30_0 .net *"_ivl_32", 0 0, L_0x600001fb8820;  1 drivers
v0x600001ca69a0_0 .net *"_ivl_36", 31 0, L_0x600001fb8640;  1 drivers
L_0x1480501c0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001c98000_0 .net *"_ivl_39", 23 0, L_0x1480501c0;  1 drivers
L_0x148050208 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001c98090_0 .net/2u *"_ivl_40", 31 0, L_0x148050208;  1 drivers
v0x600001c98120_0 .net *"_ivl_44", 31 0, L_0x600001fb85a0;  1 drivers
L_0x148050250 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001c981b0_0 .net *"_ivl_47", 23 0, L_0x148050250;  1 drivers
L_0x148050298 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001c98240_0 .net/2u *"_ivl_48", 31 0, L_0x148050298;  1 drivers
v0x600001c982d0_0 .net *"_ivl_52", 31 0, L_0x600001fb9180;  1 drivers
L_0x1480502e0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001c98360_0 .net *"_ivl_55", 23 0, L_0x1480502e0;  1 drivers
L_0x148050328 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001c983f0_0 .net/2u *"_ivl_56", 31 0, L_0x148050328;  1 drivers
L_0x148050370 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600001c98480_0 .net/2u *"_ivl_76", 3 0, L_0x148050370;  1 drivers
v0x600001c98510_0 .net *"_ivl_78", 0 0, L_0x600001fb92c0;  1 drivers
v0x600001c985a0_0 .net *"_ivl_8", 31 0, L_0x600001fb8aa0;  1 drivers
L_0x1480503b8 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x600001c98630_0 .net/2u *"_ivl_80", 3 0, L_0x1480503b8;  1 drivers
v0x600001c986c0_0 .net *"_ivl_82", 0 0, L_0x600001fb9360;  1 drivers
v0x600001c98750_0 .net *"_ivl_85", 0 0, L_0x6000005a4c40;  1 drivers
L_0x148050400 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x600001c987e0_0 .net/2u *"_ivl_86", 3 0, L_0x148050400;  1 drivers
v0x600001c98870_0 .net *"_ivl_88", 0 0, L_0x600001fb9400;  1 drivers
v0x600001c98900_0 .net "all_done", 0 0, L_0x6000005a5810;  1 drivers
v0x600001c98990_0 .net "busy", 0 0, L_0x6000005a4cb0;  alias, 1 drivers
v0x600001c98a20_0 .net "clk", 0 0, v0x600001cf5710_0;  alias, 1 drivers
v0x600001c98ab0_0 .var "decoded_opcode", 7 0;
v0x600001c98b40_0 .var "decoded_subop", 7 0;
v0x600001c98bd0_0 .net "dma_clear", 0 0, L_0x600001fb9220;  1 drivers
v0x600001c98c60_0 .net "dma_cmd", 127 0, v0x600001c98cf0_0;  alias, 1 drivers
v0x600001c98cf0_0 .var "dma_cmd_reg", 127 0;
v0x600001c98d80_0 .net "dma_done", 0 0, L_0x6000005a0770;  alias, 1 drivers
v0x600001c98e10_0 .net "dma_ready", 0 0, L_0x600001fb2080;  alias, 1 drivers
v0x600001c98ea0_0 .net "dma_valid", 0 0, L_0x6000005a4d90;  alias, 1 drivers
v0x600001c98f30_0 .var "dma_valid_reg", 0 0;
v0x600001c98fc0_0 .net "done", 0 0, L_0x6000005a4b60;  alias, 1 drivers
v0x600001c99050_0 .var "done_reg", 0 0;
v0x600001c990e0_0 .net "error", 0 0, L_0x6000005a4a80;  alias, 1 drivers
v0x600001c99170_0 .var "error_reg", 0 0;
v0x600001c99200_0 .net "global_sync_in", 0 0, v0x600001cf5830_0;  alias, 1 drivers
v0x600001c99290_0 .net "imem_addr", 19 0, L_0x6000005a5880;  alias, 1 drivers
v0x600001c99320_0 .var "imem_addr_reg", 19 0;
v0x600001c993b0_0 .net "imem_data", 127 0, v0x600001cfa2e0_0;  alias, 1 drivers
v0x600001c99440_0 .net "imem_re", 0 0, L_0x6000005a58f0;  alias, 1 drivers
v0x600001c994d0_0 .var "imem_re_reg", 0 0;
v0x600001c99560_0 .net "imem_valid", 0 0, L_0x6000005a5ab0;  alias, 1 drivers
v0x600001c995f0_0 .var "instr_reg", 127 0;
v0x600001c99680_0 .net "loop_count", 15 0, L_0x600001fb8960;  1 drivers
v0x600001c99710 .array "loop_counter", 3 0, 15 0;
v0x600001c997a0_0 .var "loop_sp", 1 0;
v0x600001c99830 .array "loop_start_addr", 3 0, 19 0;
v0x600001c998c0_0 .net "mxu_clear", 0 0, L_0x600001fb8500;  1 drivers
v0x600001c99950_0 .net "mxu_cmd", 127 0, v0x600001c999e0_0;  alias, 1 drivers
v0x600001c999e0_0 .var "mxu_cmd_reg", 127 0;
v0x600001c99a70_0 .net "mxu_done", 0 0, L_0x6000005a03f0;  alias, 1 drivers
v0x600001c99b00_0 .net "mxu_ready", 0 0, L_0x6000005a0380;  alias, 1 drivers
v0x600001c99b90_0 .net "mxu_valid", 0 0, L_0x6000005a50a0;  alias, 1 drivers
v0x600001c99c20_0 .var "mxu_valid_reg", 0 0;
v0x600001c99cb0_0 .net "opcode", 7 0, L_0x600001fb8f00;  1 drivers
v0x600001c99d40_0 .var "pc", 19 0;
v0x600001c99dd0_0 .var "pending_dma", 7 0;
v0x600001c99e60_0 .var "pending_mxu", 7 0;
v0x600001c99ef0_0 .var "pending_vpu", 7 0;
v0x600001c99f80_0 .net "rst_n", 0 0, v0x600001cf60a0_0;  alias, 1 drivers
v0x600001c9a010_0 .net "start", 0 0, v0x600001cf6400_0;  alias, 1 drivers
v0x600001c9a0a0_0 .net "start_pc", 19 0, v0x600001cf6490_0;  alias, 1 drivers
v0x600001c9a130_0 .var "state", 3 0;
v0x600001c9a1c0_0 .net "subop", 7 0, L_0x600001fb9040;  1 drivers
v0x600001c9a250_0 .net "sync_grant", 0 0, v0x600001cf6130_0;  alias, 1 drivers
v0x600001c9a2e0_0 .net "sync_mask", 7 0, L_0x600001fb8a00;  1 drivers
v0x600001c9a370_0 .net "sync_request", 0 0, L_0x6000005a4af0;  alias, 1 drivers
v0x600001c9a400_0 .var "sync_request_reg", 0 0;
v0x600001c9a490_0 .net "vpu_clear", 0 0, L_0x600001fb90e0;  1 drivers
v0x600001c9a520_0 .net "vpu_cmd", 127 0, v0x600001c9a5b0_0;  alias, 1 drivers
v0x600001c9a5b0_0 .var "vpu_cmd_reg", 127 0;
v0x600001c9a640_0 .net "vpu_done", 0 0, L_0x6000005a0540;  alias, 1 drivers
v0x600001c9a6d0_0 .net "vpu_ready", 0 0, L_0x600001fb1a40;  alias, 1 drivers
v0x600001c9a760_0 .net "vpu_valid", 0 0, L_0x6000005a4e70;  alias, 1 drivers
v0x600001c9a7f0_0 .var "vpu_valid_reg", 0 0;
L_0x600001fb8f00 .part v0x600001cfa2e0_0, 120, 8;
L_0x600001fb9040 .part v0x600001cfa2e0_0, 112, 8;
L_0x600001fb8960 .part v0x600001cfa2e0_0, 32, 16;
L_0x600001fb8a00 .part v0x600001cfa2e0_0, 104, 8;
L_0x600001fb8aa0 .concat [ 8 24 0 0], v0x600001c99e60_0, L_0x148050010;
L_0x600001fb8b40 .cmp/eq 32, L_0x600001fb8aa0, L_0x148050058;
L_0x600001fb8be0 .concat [ 8 24 0 0], v0x600001c99ef0_0, L_0x1480500a0;
L_0x600001fb8c80 .cmp/eq 32, L_0x600001fb8be0, L_0x1480500e8;
L_0x600001fb8d20 .concat [ 8 24 0 0], v0x600001c99dd0_0, L_0x148050130;
L_0x600001fb8820 .cmp/eq 32, L_0x600001fb8d20, L_0x148050178;
L_0x600001fb8640 .concat [ 8 24 0 0], v0x600001c99e60_0, L_0x1480501c0;
L_0x600001fb8500 .cmp/eq 32, L_0x600001fb8640, L_0x148050208;
L_0x600001fb85a0 .concat [ 8 24 0 0], v0x600001c99ef0_0, L_0x148050250;
L_0x600001fb90e0 .cmp/eq 32, L_0x600001fb85a0, L_0x148050298;
L_0x600001fb9180 .concat [ 8 24 0 0], v0x600001c99dd0_0, L_0x1480502e0;
L_0x600001fb9220 .cmp/eq 32, L_0x600001fb9180, L_0x148050328;
L_0x600001fb92c0 .cmp/ne 4, v0x600001c9a130_0, L_0x148050370;
L_0x600001fb9360 .cmp/ne 4, v0x600001c9a130_0, L_0x1480503b8;
L_0x600001fb9400 .cmp/ne 4, v0x600001c9a130_0, L_0x148050400;
S_0x153f5ecc0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 6 212, 6 212 0, S_0x153f5f100;
 .timescale 0 0;
v0x600001c9f8d0_0 .var/i "i", 31 0;
S_0x153f84b50 .scope module, "mxu_array" "systolic_array" 4 296, 7 13 0, S_0x153f5f540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "clear_acc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /INPUT 16 "cfg_k_tiles";
    .port_info 7 /INPUT 1 "weight_load_en";
    .port_info 8 /INPUT 2 "weight_load_col";
    .port_info 9 /INPUT 32 "weight_load_data";
    .port_info 10 /INPUT 1 "act_valid";
    .port_info 11 /INPUT 32 "act_data";
    .port_info 12 /OUTPUT 1 "act_ready";
    .port_info 13 /OUTPUT 1 "result_valid";
    .port_info 14 /OUTPUT 128 "result_data";
    .port_info 15 /INPUT 1 "result_ready";
P_0x153f82500 .param/l "ACC_WIDTH" 0 7 16, +C4<00000000000000000000000000100000>;
P_0x153f82540 .param/l "ARRAY_SIZE" 0 7 14, +C4<00000000000000000000000000000100>;
P_0x153f82580 .param/l "DATA_WIDTH" 0 7 15, +C4<00000000000000000000000000001000>;
P_0x153f825c0 .param/l "S_COMPUTE" 1 7 51, C4<010>;
P_0x153f82600 .param/l "S_DONE" 1 7 53, C4<100>;
P_0x153f82640 .param/l "S_DRAIN" 1 7 52, C4<011>;
P_0x153f82680 .param/l "S_IDLE" 1 7 49, C4<000>;
P_0x153f826c0 .param/l "S_LOAD" 1 7 50, C4<001>;
L_0x6000005aedf0 .functor OR 1, L_0x600001fb6d00, L_0x600001fb6da0, C4<0>, C4<0>;
L_0x6000005aee60 .functor AND 1, L_0x600001fb6e40, v0x600001cfb600_0, C4<1>, C4<1>;
L_0x6000005a0000 .functor AND 1, L_0x6000005aee60, L_0x600001fb6ee0, C4<1>, C4<1>;
L_0x6000005a0070 .functor OR 1, L_0x6000005aedf0, L_0x6000005a0000, C4<0>, C4<0>;
L_0x6000005a00e0 .functor BUFZ 1, L_0x6000005a0070, C4<0>, C4<0>, C4<0>;
L_0x6000005a0150 .functor AND 1, L_0x600001fb6f80, L_0x600001fb7020, C4<1>, C4<1>;
L_0x6000005a01c0 .functor AND 1, L_0x600001fb7200, L_0x600001fb72a0, C4<1>, C4<1>;
L_0x6000005a0230 .functor AND 1, L_0x6000005a01c0, L_0x600001fb7480, C4<1>, C4<1>;
v0x600001c810e0_0 .net *"_ivl_101", 0 0, L_0x600001fb7480;  1 drivers
L_0x148052188 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001c81170_0 .net/2u *"_ivl_37", 2 0, L_0x148052188;  1 drivers
v0x600001c81200_0 .net *"_ivl_39", 0 0, L_0x600001fb6d00;  1 drivers
L_0x1480521d0 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x600001c81290_0 .net/2u *"_ivl_41", 2 0, L_0x1480521d0;  1 drivers
v0x600001c81320_0 .net *"_ivl_43", 0 0, L_0x600001fb6da0;  1 drivers
v0x600001c813b0_0 .net *"_ivl_46", 0 0, L_0x6000005aedf0;  1 drivers
L_0x148052218 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001c81440_0 .net/2u *"_ivl_47", 2 0, L_0x148052218;  1 drivers
v0x600001c814d0_0 .net *"_ivl_49", 0 0, L_0x600001fb6e40;  1 drivers
v0x600001c81560_0 .net *"_ivl_52", 0 0, L_0x6000005aee60;  1 drivers
v0x600001c815f0_0 .net *"_ivl_54", 0 0, L_0x600001fb6ee0;  1 drivers
v0x600001c81680_0 .net *"_ivl_56", 0 0, L_0x6000005a0000;  1 drivers
L_0x148052260 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001c81710_0 .net/2u *"_ivl_61", 2 0, L_0x148052260;  1 drivers
v0x600001c817a0_0 .net *"_ivl_63", 0 0, L_0x600001fb6f80;  1 drivers
L_0x1480522a8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x600001c81830_0 .net/2u *"_ivl_65", 2 0, L_0x1480522a8;  1 drivers
v0x600001c818c0_0 .net *"_ivl_67", 0 0, L_0x600001fb7020;  1 drivers
L_0x1480522f0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x600001c81950_0 .net/2u *"_ivl_71", 2 0, L_0x1480522f0;  1 drivers
L_0x148052338 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001c819e0_0 .net/2u *"_ivl_75", 2 0, L_0x148052338;  1 drivers
L_0x1480523c8 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x600001c81a70_0 .net/2u *"_ivl_81", 2 0, L_0x1480523c8;  1 drivers
v0x600001c81b00_0 .net *"_ivl_83", 0 0, L_0x600001fb7200;  1 drivers
v0x600001c81b90_0 .net *"_ivl_85", 0 0, L_0x600001fb72a0;  1 drivers
v0x600001c81c20_0 .net *"_ivl_88", 0 0, L_0x6000005a01c0;  1 drivers
v0x600001c81cb0_0 .net *"_ivl_89", 31 0, L_0x600001fb7340;  1 drivers
L_0x148052410 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001c81d40_0 .net *"_ivl_92", 15 0, L_0x148052410;  1 drivers
L_0x148052a88 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x600001c81dd0_0 .net *"_ivl_93", 31 0, L_0x148052a88;  1 drivers
L_0x148052458 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x600001c81e60_0 .net/2u *"_ivl_97", 31 0, L_0x148052458;  1 drivers
v0x600001c81ef0_0 .net *"_ivl_99", 31 0, L_0x600001fb73e0;  1 drivers
v0x600001c81f80_0 .net "act_data", 31 0, v0x600001cf9050_0;  1 drivers
v0x600001c82010 .array "act_h", 19 0;
v0x600001c82010_0 .net v0x600001c82010 0, 7 0, L_0x6000005a4930; 1 drivers
v0x600001c82010_1 .net v0x600001c82010 1, 7 0, v0x600001c9b960_0; 1 drivers
v0x600001c82010_2 .net v0x600001c82010 2, 7 0, v0x600001c94f30_0; 1 drivers
v0x600001c82010_3 .net v0x600001c82010 3, 7 0, v0x600001c96490_0; 1 drivers
v0x600001c82010_4 .net v0x600001c82010 4, 7 0, v0x600001c979f0_0; 1 drivers
v0x600001c82010_5 .net v0x600001c82010 5, 7 0, L_0x6000005a47e0; 1 drivers
v0x600001c82010_6 .net v0x600001c82010 6, 7 0, v0x600001c90fc0_0; 1 drivers
v0x600001c82010_7 .net v0x600001c82010 7, 7 0, v0x600001c92520_0; 1 drivers
v0x600001c82010_8 .net v0x600001c82010 8, 7 0, v0x600001c93a80_0; 1 drivers
v0x600001c82010_9 .net v0x600001c82010 9, 7 0, v0x600001c8d050_0; 1 drivers
v0x600001c82010_10 .net v0x600001c82010 10, 7 0, L_0x6000005a4850; 1 drivers
v0x600001c82010_11 .net v0x600001c82010 11, 7 0, v0x600001c8e5b0_0; 1 drivers
v0x600001c82010_12 .net v0x600001c82010 12, 7 0, v0x600001c8fb10_0; 1 drivers
v0x600001c82010_13 .net v0x600001c82010 13, 7 0, v0x600001c890e0_0; 1 drivers
v0x600001c82010_14 .net v0x600001c82010 14, 7 0, v0x600001c8a640_0; 1 drivers
v0x600001c82010_15 .net v0x600001c82010 15, 7 0, L_0x6000005a4700; 1 drivers
v0x600001c82010_16 .net v0x600001c82010 16, 7 0, v0x600001c8bba0_0; 1 drivers
v0x600001c82010_17 .net v0x600001c82010 17, 7 0, v0x600001c85170_0; 1 drivers
v0x600001c82010_18 .net v0x600001c82010 18, 7 0, v0x600001c866d0_0; 1 drivers
v0x600001c82010_19 .net v0x600001c82010 19, 7 0, v0x600001c87c30_0; 1 drivers
v0x600001c820a0_0 .net "act_ready", 0 0, L_0x600001fb7160;  1 drivers
v0x600001c82130_0 .net "act_valid", 0 0, v0x600001cf9170_0;  1 drivers
v0x600001c821c0_0 .net "busy", 0 0, L_0x6000005a0150;  alias, 1 drivers
v0x600001c82250_0 .net "cfg_k_tiles", 15 0, L_0x600001fb9900;  alias, 1 drivers
L_0x1480524a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600001c822e0_0 .net "clear_acc", 0 0, L_0x1480524a0;  1 drivers
v0x600001c82370_0 .net "clk", 0 0, v0x600001cf5710_0;  alias, 1 drivers
v0x600001c82400_0 .var "cycle_count", 15 0;
v0x600001c82490_0 .var "cycle_count_next", 15 0;
v0x600001c9a880_5 .array/port v0x600001c9a880, 5;
v0x600001c82520 .array "deskew_output", 3 0;
v0x600001c82520_0 .net v0x600001c82520 0, 31 0, v0x600001c9a880_5; 1 drivers
v0x600001c9a9a0_3 .array/port v0x600001c9a9a0, 3;
v0x600001c82520_1 .net v0x600001c82520 1, 31 0, v0x600001c9a9a0_3; 1 drivers
v0x600001c9aac0_1 .array/port v0x600001c9aac0, 1;
v0x600001c82520_2 .net v0x600001c82520 2, 31 0, v0x600001c9aac0_1; 1 drivers
v0x600001c82520_3 .net v0x600001c82520 3, 31 0, L_0x6000005af480; 1 drivers
v0x600001c825b0_0 .net "done", 0 0, L_0x600001fb70c0;  alias, 1 drivers
L_0x148052380 .functor BUFT 1, C4<0000000000001000>, C4<0>, C4<0>, C4<0>;
v0x600001c82640_0 .net "drain_delay", 15 0, L_0x148052380;  1 drivers
v0x600001c826d0_0 .net "pe_enable", 0 0, L_0x6000005a0070;  1 drivers
v0x600001c82760 .array "psum_bottom", 3 0;
v0x600001c82760_0 .net v0x600001c82760 0, 31 0, L_0x6000005a81c0; 1 drivers
v0x600001c82760_1 .net v0x600001c82760 1, 31 0, L_0x6000005ab720; 1 drivers
v0x600001c82760_2 .net v0x600001c82760 2, 31 0, L_0x6000005abb10; 1 drivers
v0x600001c82760_3 .net v0x600001c82760 3, 31 0, L_0x6000005af8e0; 1 drivers
L_0x148050568 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001c827f0 .array "psum_v", 19 0;
v0x600001c827f0_0 .net v0x600001c827f0 0, 31 0, L_0x148050568; 1 drivers
L_0x1480505b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001c827f0_1 .net v0x600001c827f0 1, 31 0, L_0x1480505b0; 1 drivers
L_0x1480505f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001c827f0_2 .net v0x600001c827f0 2, 31 0, L_0x1480505f8; 1 drivers
L_0x148050640 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001c827f0_3 .net v0x600001c827f0 3, 31 0, L_0x148050640; 1 drivers
v0x600001c827f0_4 .net v0x600001c827f0 4, 31 0, v0x600001c9be70_0; 1 drivers
v0x600001c827f0_5 .net v0x600001c827f0 5, 31 0, v0x600001c95440_0; 1 drivers
v0x600001c827f0_6 .net v0x600001c827f0 6, 31 0, v0x600001c969a0_0; 1 drivers
v0x600001c827f0_7 .net v0x600001c827f0 7, 31 0, v0x600001c97f00_0; 1 drivers
v0x600001c827f0_8 .net v0x600001c827f0 8, 31 0, v0x600001c914d0_0; 1 drivers
v0x600001c827f0_9 .net v0x600001c827f0 9, 31 0, v0x600001c92a30_0; 1 drivers
v0x600001c827f0_10 .net v0x600001c827f0 10, 31 0, v0x600001c8c000_0; 1 drivers
v0x600001c827f0_11 .net v0x600001c827f0 11, 31 0, v0x600001c8d560_0; 1 drivers
v0x600001c827f0_12 .net v0x600001c827f0 12, 31 0, v0x600001c8eac0_0; 1 drivers
v0x600001c827f0_13 .net v0x600001c827f0 13, 31 0, v0x600001c88090_0; 1 drivers
v0x600001c827f0_14 .net v0x600001c827f0 14, 31 0, v0x600001c895f0_0; 1 drivers
v0x600001c827f0_15 .net v0x600001c827f0 15, 31 0, v0x600001c8ab50_0; 1 drivers
v0x600001c827f0_16 .net v0x600001c827f0 16, 31 0, v0x600001c84120_0; 1 drivers
v0x600001c827f0_17 .net v0x600001c827f0 17, 31 0, v0x600001c85680_0; 1 drivers
v0x600001c827f0_18 .net v0x600001c827f0 18, 31 0, v0x600001c86be0_0; 1 drivers
v0x600001c827f0_19 .net v0x600001c827f0 19, 31 0, v0x600001c801b0_0; 1 drivers
v0x600001c82880_0 .net "result_data", 127 0, L_0x600001fb6c60;  alias, 1 drivers
L_0x1480524e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600001c82910_0 .net "result_ready", 0 0, L_0x1480524e8;  1 drivers
v0x600001c829a0_0 .net "result_valid", 0 0, L_0x6000005a0230;  alias, 1 drivers
v0x600001c82a30_0 .net "rst_n", 0 0, v0x600001cf60a0_0;  alias, 1 drivers
v0x600001c82ac0_0 .net "skew_enable", 0 0, L_0x6000005a00e0;  1 drivers
v0x600001c82b50 .array "skew_input", 3 0;
v0x600001c82b50_0 .net v0x600001c82b50 0, 7 0, L_0x600001fb9a40; 1 drivers
v0x600001c82b50_1 .net v0x600001c82b50 1, 7 0, L_0x600001fb9b80; 1 drivers
v0x600001c82b50_2 .net v0x600001c82b50 2, 7 0, L_0x600001fb9cc0; 1 drivers
v0x600001c82b50_3 .net v0x600001c82b50 3, 7 0, L_0x600001fb9e00; 1 drivers
v0x600001c82be0 .array "skew_output", 3 0;
v0x600001c82be0_0 .net v0x600001c82be0 0, 7 0, v0x600001c9abe0_0; 1 drivers
v0x600001c82be0_1 .net v0x600001c82be0 1, 7 0, v0x600001c9aeb0_0; 1 drivers
v0x600001c82be0_2 .net v0x600001c82be0 2, 7 0, v0x600001c9b180_0; 1 drivers
v0x600001c82be0_3 .net v0x600001c82be0 3, 7 0, v0x600001c9b450_0; 1 drivers
v0x600001c82c70_0 .net "start", 0 0, v0x600001cfb600_0;  1 drivers
v0x600001c82d00_0 .var "state", 2 0;
v0x600001c82d90_0 .var "state_next", 2 0;
v0x600001c82e20_0 .net "weight_load_col", 1 0, v0x600001cf4b40_0;  1 drivers
v0x600001c82eb0_0 .net "weight_load_data", 31 0, L_0x600001fb7520;  1 drivers
v0x600001c82f40_0 .net "weight_load_en", 0 0, v0x600001cf4bd0_0;  1 drivers
E_0x600003bde100/0 .event anyedge, v0x600001c82d00_0, v0x600001c82400_0, v0x600001c82c70_0, v0x600001c82f40_0;
E_0x600003bde100/1 .event anyedge, v0x600001c82250_0, v0x600001c82640_0;
E_0x600003bde100 .event/or E_0x600003bde100/0, E_0x600003bde100/1;
L_0x600001fb99a0 .part v0x600001cf9050_0, 0, 8;
L_0x148050448 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600001fb9a40 .functor MUXZ 8, L_0x148050448, L_0x600001fb99a0, v0x600001cf9170_0, C4<>;
L_0x600001fb9ae0 .part v0x600001cf9050_0, 8, 8;
L_0x148050490 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600001fb9b80 .functor MUXZ 8, L_0x148050490, L_0x600001fb9ae0, v0x600001cf9170_0, C4<>;
L_0x600001fb9c20 .part v0x600001cf9050_0, 16, 8;
L_0x1480504d8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600001fb9cc0 .functor MUXZ 8, L_0x1480504d8, L_0x600001fb9c20, v0x600001cf9170_0, C4<>;
L_0x600001fb9d60 .part v0x600001cf9050_0, 24, 8;
L_0x148050520 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600001fb9e00 .functor MUXZ 8, L_0x148050520, L_0x600001fb9d60, v0x600001cf9170_0, C4<>;
L_0x600001fb9fe0 .part L_0x600001fb7520, 0, 8;
L_0x600001fba800 .part L_0x600001fb7520, 0, 8;
L_0x600001fbb020 .part L_0x600001fb7520, 0, 8;
L_0x600001fbb840 .part L_0x600001fb7520, 0, 8;
L_0x600001fbfa20 .part L_0x600001fb7520, 8, 8;
L_0x600001fbf3e0 .part L_0x600001fb7520, 8, 8;
L_0x600001fbec60 .part L_0x600001fb7520, 8, 8;
L_0x600001fbdd60 .part L_0x600001fb7520, 8, 8;
L_0x600001fbd680 .part L_0x600001fb7520, 16, 8;
L_0x600001fbcd20 .part L_0x600001fb7520, 16, 8;
L_0x600001fbe300 .part L_0x600001fb7520, 16, 8;
L_0x600001fb4500 .part L_0x600001fb7520, 16, 8;
L_0x600001fb4d20 .part L_0x600001fb7520, 24, 8;
L_0x600001fb5540 .part L_0x600001fb7520, 24, 8;
L_0x600001fb5d60 .part L_0x600001fb7520, 24, 8;
L_0x600001fb6580 .part L_0x600001fb7520, 24, 8;
L_0x600001fb6c60 .concat8 [ 32 32 32 32], L_0x6000005af020, L_0x6000005aefb0, L_0x6000005aef40, L_0x6000005aeed0;
L_0x600001fb6d00 .cmp/eq 3, v0x600001c82d00_0, L_0x148052188;
L_0x600001fb6da0 .cmp/eq 3, v0x600001c82d00_0, L_0x1480521d0;
L_0x600001fb6e40 .cmp/eq 3, v0x600001c82d00_0, L_0x148052218;
L_0x600001fb6ee0 .reduce/nor v0x600001cf4bd0_0;
L_0x600001fb6f80 .cmp/ne 3, v0x600001c82d00_0, L_0x148052260;
L_0x600001fb7020 .cmp/ne 3, v0x600001c82d00_0, L_0x1480522a8;
L_0x600001fb70c0 .cmp/eq 3, v0x600001c82d00_0, L_0x1480522f0;
L_0x600001fb7160 .cmp/eq 3, v0x600001c82d00_0, L_0x148052338;
L_0x600001fb7200 .cmp/eq 3, v0x600001c82d00_0, L_0x1480523c8;
L_0x600001fb72a0 .cmp/ge 16, v0x600001c82400_0, L_0x148052380;
L_0x600001fb7340 .concat [ 16 16 0 0], v0x600001c82400_0, L_0x148052410;
L_0x600001fb73e0 .arith/sum 32, L_0x148052a88, L_0x148052458;
L_0x600001fb7480 .cmp/gt 32, L_0x600001fb73e0, L_0x600001fb7340;
S_0x153f7d860 .scope generate, "gen_deskew[0]" "gen_deskew[0]" 7 248, 7 248 0, S_0x153f84b50;
 .timescale 0 0;
P_0x6000000a3080 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000110>;
P_0x6000000a30c0 .param/l "col" 1 7 248, +C4<00>;
L_0x6000005a81c0 .functor BUFZ 32, v0x600001c84120_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x153f7b210 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x153f7d860;
 .timescale 0 0;
v0x600001c9a880 .array "delay_stages", 5 0, 31 0;
v0x600001c9a910_0 .var/i "i", 31 0;
S_0x153f78bc0 .scope generate, "gen_deskew[1]" "gen_deskew[1]" 7 248, 7 248 0, S_0x153f84b50;
 .timescale 0 0;
P_0x6000000a3100 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000100>;
P_0x6000000a3140 .param/l "col" 1 7 248, +C4<01>;
L_0x6000005ab720 .functor BUFZ 32, v0x600001c85680_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x153f76570 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x153f78bc0;
 .timescale 0 0;
v0x600001c9a9a0 .array "delay_stages", 3 0, 31 0;
v0x600001c9aa30_0 .var/i "i", 31 0;
S_0x153f73f20 .scope generate, "gen_deskew[2]" "gen_deskew[2]" 7 248, 7 248 0, S_0x153f84b50;
 .timescale 0 0;
P_0x6000000a3180 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000010>;
P_0x6000000a31c0 .param/l "col" 1 7 248, +C4<010>;
L_0x6000005abb10 .functor BUFZ 32, v0x600001c86be0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x153f718d0 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x153f73f20;
 .timescale 0 0;
v0x600001c9aac0 .array "delay_stages", 1 0, 31 0;
v0x600001c9ab50_0 .var/i "i", 31 0;
S_0x153f6f280 .scope generate, "gen_deskew[3]" "gen_deskew[3]" 7 248, 7 248 0, S_0x153f84b50;
 .timescale 0 0;
P_0x6000000a3200 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000000>;
P_0x6000000a3240 .param/l "col" 1 7 248, +C4<011>;
L_0x6000005af8e0 .functor BUFZ 32, v0x600001c801b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x153f6cc30 .scope generate, "col_no_delay" "col_no_delay" 7 253, 7 253 0, S_0x153f6f280;
 .timescale 0 0;
L_0x6000005af480 .functor BUFZ 32, L_0x6000005af8e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x153f6a5e0 .scope generate, "gen_skew[0]" "gen_skew[0]" 7 142, 7 142 0, S_0x153f84b50;
 .timescale 0 0;
P_0x600003bde380 .param/l "row" 1 7 142, +C4<00>;
v0x600001c9ac70_0 .net *"_ivl_1", 7 0, L_0x600001fb99a0;  1 drivers
v0x600001c9ad00_0 .net/2u *"_ivl_2", 7 0, L_0x148050448;  1 drivers
S_0x153f67f90 .scope generate, "row0_skew" "row0_skew" 7 146, 7 146 0, S_0x153f6a5e0;
 .timescale 0 0;
v0x600001c9abe0_0 .var "out_reg", 7 0;
S_0x153f65940 .scope generate, "gen_skew[1]" "gen_skew[1]" 7 142, 7 142 0, S_0x153f84b50;
 .timescale 0 0;
P_0x600003bde400 .param/l "row" 1 7 142, +C4<01>;
v0x600001c9af40_0 .net *"_ivl_1", 7 0, L_0x600001fb9ae0;  1 drivers
v0x600001c9afd0_0 .net/2u *"_ivl_2", 7 0, L_0x148050490;  1 drivers
S_0x153f632f0 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x153f65940;
 .timescale 0 0;
v0x600001c9ad90 .array "delay_stages", 0 0, 7 0;
v0x600001c9ae20_0 .var/i "i", 31 0;
v0x600001c9aeb0_0 .var "out_reg", 7 0;
S_0x153f60ca0 .scope generate, "gen_skew[2]" "gen_skew[2]" 7 142, 7 142 0, S_0x153f84b50;
 .timescale 0 0;
P_0x600003bde480 .param/l "row" 1 7 142, +C4<010>;
v0x600001c9b210_0 .net *"_ivl_1", 7 0, L_0x600001fb9c20;  1 drivers
v0x600001c9b2a0_0 .net/2u *"_ivl_2", 7 0, L_0x1480504d8;  1 drivers
S_0x153f0cbd0 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x153f60ca0;
 .timescale 0 0;
v0x600001c9b060 .array "delay_stages", 1 0, 7 0;
v0x600001c9b0f0_0 .var/i "i", 31 0;
v0x600001c9b180_0 .var "out_reg", 7 0;
S_0x153f0cd40 .scope generate, "gen_skew[3]" "gen_skew[3]" 7 142, 7 142 0, S_0x153f84b50;
 .timescale 0 0;
P_0x600003bde500 .param/l "row" 1 7 142, +C4<011>;
v0x600001c9b4e0_0 .net *"_ivl_1", 7 0, L_0x600001fb9d60;  1 drivers
v0x600001c9b570_0 .net/2u *"_ivl_2", 7 0, L_0x148050520;  1 drivers
S_0x153f0f030 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x153f0cd40;
 .timescale 0 0;
v0x600001c9b330 .array "delay_stages", 2 0, 7 0;
v0x600001c9b3c0_0 .var/i "i", 31 0;
v0x600001c9b450_0 .var "out_reg", 7 0;
S_0x153f0f1a0 .scope generate, "pe_row[0]" "pe_row[0]" 7 213, 7 213 0, S_0x153f84b50;
 .timescale 0 0;
P_0x600003bde340 .param/l "row" 1 7 213, +C4<00>;
S_0x153f08ab0 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x153f0f1a0;
 .timescale 0 0;
P_0x600003bde5c0 .param/l "col" 1 7 214, +C4<00>;
L_0x6000005a4770 .functor AND 1, v0x600001cf4bd0_0, L_0x600001fb9f40, C4<1>, C4<1>;
L_0x6000005a4620 .functor AND 1, L_0x600001fba120, v0x600001cfb600_0, C4<1>, C4<1>;
L_0x6000005a4690 .functor OR 1, L_0x600001fba080, L_0x6000005a4620, C4<0>, C4<0>;
L_0x6000005a4540 .functor AND 1, L_0x1480524a0, L_0x6000005a4690, C4<1>, C4<1>;
L_0x6000005a45b0 .functor AND 1, L_0x6000005a4540, L_0x600001fba260, C4<1>, C4<1>;
v0x600001c941b0_0 .net *"_ivl_0", 2 0, L_0x600001fb9ea0;  1 drivers
L_0x148050718 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001c94240_0 .net/2u *"_ivl_11", 2 0, L_0x148050718;  1 drivers
v0x600001c942d0_0 .net *"_ivl_13", 0 0, L_0x600001fba080;  1 drivers
L_0x148050760 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001c94360_0 .net/2u *"_ivl_15", 2 0, L_0x148050760;  1 drivers
v0x600001c943f0_0 .net *"_ivl_17", 0 0, L_0x600001fba120;  1 drivers
v0x600001c94480_0 .net *"_ivl_20", 0 0, L_0x6000005a4620;  1 drivers
v0x600001c94510_0 .net *"_ivl_22", 0 0, L_0x6000005a4690;  1 drivers
v0x600001c945a0_0 .net *"_ivl_24", 0 0, L_0x6000005a4540;  1 drivers
v0x600001c94630_0 .net *"_ivl_25", 31 0, L_0x600001fba1c0;  1 drivers
L_0x1480507a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001c946c0_0 .net *"_ivl_28", 15 0, L_0x1480507a8;  1 drivers
L_0x1480507f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001c94750_0 .net/2u *"_ivl_29", 31 0, L_0x1480507f0;  1 drivers
L_0x148050688 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001c947e0_0 .net *"_ivl_3", 0 0, L_0x148050688;  1 drivers
v0x600001c94870_0 .net *"_ivl_31", 0 0, L_0x600001fba260;  1 drivers
L_0x1480506d0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001c94900_0 .net/2u *"_ivl_4", 2 0, L_0x1480506d0;  1 drivers
v0x600001c94990_0 .net *"_ivl_6", 0 0, L_0x600001fb9f40;  1 drivers
v0x600001c94a20_0 .net "do_clear", 0 0, L_0x6000005a45b0;  1 drivers
v0x600001c94ab0_0 .net "load_weight", 0 0, L_0x6000005a4770;  1 drivers
v0x600001c94b40_0 .net "weight_in", 7 0, L_0x600001fb9fe0;  1 drivers
L_0x600001fb9ea0 .concat [ 2 1 0 0], v0x600001cf4b40_0, L_0x148050688;
L_0x600001fb9f40 .cmp/eq 3, L_0x600001fb9ea0, L_0x1480506d0;
L_0x600001fba080 .cmp/eq 3, v0x600001c82d00_0, L_0x148050718;
L_0x600001fba120 .cmp/eq 3, v0x600001c82d00_0, L_0x148050760;
L_0x600001fba1c0 .concat [ 16 16 0 0], v0x600001c82400_0, L_0x1480507a8;
L_0x600001fba260 .cmp/eq 32, L_0x600001fba1c0, L_0x1480507f0;
S_0x153f08c20 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x153f08ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000000a3300 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000000a3340 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600001c9b600_0 .net *"_ivl_11", 0 0, L_0x600001fba4e0;  1 drivers
v0x600001c9b690_0 .net *"_ivl_12", 15 0, L_0x600001fba580;  1 drivers
v0x600001c9b720_0 .net/s *"_ivl_4", 15 0, L_0x600001fba300;  1 drivers
v0x600001c9b7b0_0 .net/s *"_ivl_6", 15 0, L_0x600001fba3a0;  1 drivers
v0x600001c9b840_0 .net/s "a_signed", 7 0, v0x600001c9b9f0_0;  1 drivers
v0x600001c9b8d0_0 .net "act_in", 7 0, L_0x6000005a4930;  alias, 1 drivers
v0x600001c9b960_0 .var "act_out", 7 0;
v0x600001c9b9f0_0 .var "act_reg", 7 0;
v0x600001c9ba80_0 .net "clear_acc", 0 0, L_0x6000005a45b0;  alias, 1 drivers
v0x600001c9bb10_0 .net "clk", 0 0, v0x600001cf5710_0;  alias, 1 drivers
v0x600001c9bba0_0 .net "enable", 0 0, L_0x6000005a0070;  alias, 1 drivers
v0x600001c9bc30_0 .net "load_weight", 0 0, L_0x6000005a4770;  alias, 1 drivers
v0x600001c9bcc0_0 .net/s "product", 15 0, L_0x600001fba440;  1 drivers
v0x600001c9bd50_0 .net/s "product_ext", 31 0, L_0x600001fba620;  1 drivers
v0x600001c9bde0_0 .net "psum_in", 31 0, L_0x148050568;  alias, 1 drivers
v0x600001c9be70_0 .var "psum_out", 31 0;
v0x600001c9bf00_0 .net "rst_n", 0 0, v0x600001cf60a0_0;  alias, 1 drivers
v0x600001c94000_0 .net/s "w_signed", 7 0, v0x600001c94120_0;  1 drivers
v0x600001c94090_0 .net "weight_in", 7 0, L_0x600001fb9fe0;  alias, 1 drivers
v0x600001c94120_0 .var "weight_reg", 7 0;
L_0x600001fba300 .extend/s 16, v0x600001c9b9f0_0;
L_0x600001fba3a0 .extend/s 16, v0x600001c94120_0;
L_0x600001fba440 .arith/mult 16, L_0x600001fba300, L_0x600001fba3a0;
L_0x600001fba4e0 .part L_0x600001fba440, 15, 1;
LS_0x600001fba580_0_0 .concat [ 1 1 1 1], L_0x600001fba4e0, L_0x600001fba4e0, L_0x600001fba4e0, L_0x600001fba4e0;
LS_0x600001fba580_0_4 .concat [ 1 1 1 1], L_0x600001fba4e0, L_0x600001fba4e0, L_0x600001fba4e0, L_0x600001fba4e0;
LS_0x600001fba580_0_8 .concat [ 1 1 1 1], L_0x600001fba4e0, L_0x600001fba4e0, L_0x600001fba4e0, L_0x600001fba4e0;
LS_0x600001fba580_0_12 .concat [ 1 1 1 1], L_0x600001fba4e0, L_0x600001fba4e0, L_0x600001fba4e0, L_0x600001fba4e0;
L_0x600001fba580 .concat [ 4 4 4 4], LS_0x600001fba580_0_0, LS_0x600001fba580_0_4, LS_0x600001fba580_0_8, LS_0x600001fba580_0_12;
L_0x600001fba620 .concat [ 16 16 0 0], L_0x600001fba440, L_0x600001fba580;
S_0x153f8b610 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x153f0f1a0;
 .timescale 0 0;
P_0x600003bde740 .param/l "col" 1 7 214, +C4<01>;
L_0x6000005a4380 .functor AND 1, v0x600001cf4bd0_0, L_0x600001fba760, C4<1>, C4<1>;
L_0x6000005a43f0 .functor AND 1, L_0x600001fba940, v0x600001cfb600_0, C4<1>, C4<1>;
L_0x6000005a42a0 .functor OR 1, L_0x600001fba8a0, L_0x6000005a43f0, C4<0>, C4<0>;
L_0x6000005a4310 .functor AND 1, L_0x1480524a0, L_0x6000005a42a0, C4<1>, C4<1>;
L_0x6000005a41c0 .functor AND 1, L_0x6000005a4310, L_0x600001fbaa80, C4<1>, C4<1>;
v0x600001c95710_0 .net *"_ivl_0", 2 0, L_0x600001fba6c0;  1 drivers
L_0x1480508c8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001c957a0_0 .net/2u *"_ivl_11", 2 0, L_0x1480508c8;  1 drivers
v0x600001c95830_0 .net *"_ivl_13", 0 0, L_0x600001fba8a0;  1 drivers
L_0x148050910 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001c958c0_0 .net/2u *"_ivl_15", 2 0, L_0x148050910;  1 drivers
v0x600001c95950_0 .net *"_ivl_17", 0 0, L_0x600001fba940;  1 drivers
v0x600001c959e0_0 .net *"_ivl_20", 0 0, L_0x6000005a43f0;  1 drivers
v0x600001c95a70_0 .net *"_ivl_22", 0 0, L_0x6000005a42a0;  1 drivers
v0x600001c95b00_0 .net *"_ivl_24", 0 0, L_0x6000005a4310;  1 drivers
v0x600001c95b90_0 .net *"_ivl_25", 31 0, L_0x600001fba9e0;  1 drivers
L_0x148050958 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001c95c20_0 .net *"_ivl_28", 15 0, L_0x148050958;  1 drivers
L_0x1480509a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001c95cb0_0 .net/2u *"_ivl_29", 31 0, L_0x1480509a0;  1 drivers
L_0x148050838 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001c95d40_0 .net *"_ivl_3", 0 0, L_0x148050838;  1 drivers
v0x600001c95dd0_0 .net *"_ivl_31", 0 0, L_0x600001fbaa80;  1 drivers
L_0x148050880 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600001c95e60_0 .net/2u *"_ivl_4", 2 0, L_0x148050880;  1 drivers
v0x600001c95ef0_0 .net *"_ivl_6", 0 0, L_0x600001fba760;  1 drivers
v0x600001c95f80_0 .net "do_clear", 0 0, L_0x6000005a41c0;  1 drivers
v0x600001c96010_0 .net "load_weight", 0 0, L_0x6000005a4380;  1 drivers
v0x600001c960a0_0 .net "weight_in", 7 0, L_0x600001fba800;  1 drivers
L_0x600001fba6c0 .concat [ 2 1 0 0], v0x600001cf4b40_0, L_0x148050838;
L_0x600001fba760 .cmp/eq 3, L_0x600001fba6c0, L_0x148050880;
L_0x600001fba8a0 .cmp/eq 3, v0x600001c82d00_0, L_0x1480508c8;
L_0x600001fba940 .cmp/eq 3, v0x600001c82d00_0, L_0x148050910;
L_0x600001fba9e0 .concat [ 16 16 0 0], v0x600001c82400_0, L_0x148050958;
L_0x600001fbaa80 .cmp/eq 32, L_0x600001fba9e0, L_0x1480509a0;
S_0x153f8b780 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x153f8b610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000000a3380 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000000a33c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600001c94bd0_0 .net *"_ivl_11", 0 0, L_0x600001fbad00;  1 drivers
v0x600001c94c60_0 .net *"_ivl_12", 15 0, L_0x600001fbada0;  1 drivers
v0x600001c94cf0_0 .net/s *"_ivl_4", 15 0, L_0x600001fbab20;  1 drivers
v0x600001c94d80_0 .net/s *"_ivl_6", 15 0, L_0x600001fbabc0;  1 drivers
v0x600001c94e10_0 .net/s "a_signed", 7 0, v0x600001c94fc0_0;  1 drivers
v0x600001c94ea0_0 .net "act_in", 7 0, v0x600001c9b960_0;  alias, 1 drivers
v0x600001c94f30_0 .var "act_out", 7 0;
v0x600001c94fc0_0 .var "act_reg", 7 0;
v0x600001c95050_0 .net "clear_acc", 0 0, L_0x6000005a41c0;  alias, 1 drivers
v0x600001c950e0_0 .net "clk", 0 0, v0x600001cf5710_0;  alias, 1 drivers
v0x600001c95170_0 .net "enable", 0 0, L_0x6000005a0070;  alias, 1 drivers
v0x600001c95200_0 .net "load_weight", 0 0, L_0x6000005a4380;  alias, 1 drivers
v0x600001c95290_0 .net/s "product", 15 0, L_0x600001fbac60;  1 drivers
v0x600001c95320_0 .net/s "product_ext", 31 0, L_0x600001fbae40;  1 drivers
v0x600001c953b0_0 .net "psum_in", 31 0, L_0x1480505b0;  alias, 1 drivers
v0x600001c95440_0 .var "psum_out", 31 0;
v0x600001c954d0_0 .net "rst_n", 0 0, v0x600001cf60a0_0;  alias, 1 drivers
v0x600001c95560_0 .net/s "w_signed", 7 0, v0x600001c95680_0;  1 drivers
v0x600001c955f0_0 .net "weight_in", 7 0, L_0x600001fba800;  alias, 1 drivers
v0x600001c95680_0 .var "weight_reg", 7 0;
L_0x600001fbab20 .extend/s 16, v0x600001c94fc0_0;
L_0x600001fbabc0 .extend/s 16, v0x600001c95680_0;
L_0x600001fbac60 .arith/mult 16, L_0x600001fbab20, L_0x600001fbabc0;
L_0x600001fbad00 .part L_0x600001fbac60, 15, 1;
LS_0x600001fbada0_0_0 .concat [ 1 1 1 1], L_0x600001fbad00, L_0x600001fbad00, L_0x600001fbad00, L_0x600001fbad00;
LS_0x600001fbada0_0_4 .concat [ 1 1 1 1], L_0x600001fbad00, L_0x600001fbad00, L_0x600001fbad00, L_0x600001fbad00;
LS_0x600001fbada0_0_8 .concat [ 1 1 1 1], L_0x600001fbad00, L_0x600001fbad00, L_0x600001fbad00, L_0x600001fbad00;
LS_0x600001fbada0_0_12 .concat [ 1 1 1 1], L_0x600001fbad00, L_0x600001fbad00, L_0x600001fbad00, L_0x600001fbad00;
L_0x600001fbada0 .concat [ 4 4 4 4], LS_0x600001fbada0_0_0, LS_0x600001fbada0_0_4, LS_0x600001fbada0_0_8, LS_0x600001fbada0_0_12;
L_0x600001fbae40 .concat [ 16 16 0 0], L_0x600001fbac60, L_0x600001fbada0;
S_0x153f85c50 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x153f0f1a0;
 .timescale 0 0;
P_0x600003bde840 .param/l "col" 1 7 214, +C4<010>;
L_0x6000005a52d0 .functor AND 1, v0x600001cf4bd0_0, L_0x600001fbaf80, C4<1>, C4<1>;
L_0x6000005a5260 .functor AND 1, L_0x600001fbb160, v0x600001cfb600_0, C4<1>, C4<1>;
L_0x6000005a51f0 .functor OR 1, L_0x600001fbb0c0, L_0x6000005a5260, C4<0>, C4<0>;
L_0x6000005a5c00 .functor AND 1, L_0x1480524a0, L_0x6000005a51f0, C4<1>, C4<1>;
L_0x6000005a5c70 .functor AND 1, L_0x6000005a5c00, L_0x600001fbb2a0, C4<1>, C4<1>;
v0x600001c96c70_0 .net *"_ivl_0", 3 0, L_0x600001fbaee0;  1 drivers
L_0x148050a78 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001c96d00_0 .net/2u *"_ivl_11", 2 0, L_0x148050a78;  1 drivers
v0x600001c96d90_0 .net *"_ivl_13", 0 0, L_0x600001fbb0c0;  1 drivers
L_0x148050ac0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001c96e20_0 .net/2u *"_ivl_15", 2 0, L_0x148050ac0;  1 drivers
v0x600001c96eb0_0 .net *"_ivl_17", 0 0, L_0x600001fbb160;  1 drivers
v0x600001c96f40_0 .net *"_ivl_20", 0 0, L_0x6000005a5260;  1 drivers
v0x600001c96fd0_0 .net *"_ivl_22", 0 0, L_0x6000005a51f0;  1 drivers
v0x600001c97060_0 .net *"_ivl_24", 0 0, L_0x6000005a5c00;  1 drivers
v0x600001c970f0_0 .net *"_ivl_25", 31 0, L_0x600001fbb200;  1 drivers
L_0x148050b08 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001c97180_0 .net *"_ivl_28", 15 0, L_0x148050b08;  1 drivers
L_0x148050b50 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001c97210_0 .net/2u *"_ivl_29", 31 0, L_0x148050b50;  1 drivers
L_0x1480509e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001c972a0_0 .net *"_ivl_3", 1 0, L_0x1480509e8;  1 drivers
v0x600001c97330_0 .net *"_ivl_31", 0 0, L_0x600001fbb2a0;  1 drivers
L_0x148050a30 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600001c973c0_0 .net/2u *"_ivl_4", 3 0, L_0x148050a30;  1 drivers
v0x600001c97450_0 .net *"_ivl_6", 0 0, L_0x600001fbaf80;  1 drivers
v0x600001c974e0_0 .net "do_clear", 0 0, L_0x6000005a5c70;  1 drivers
v0x600001c97570_0 .net "load_weight", 0 0, L_0x6000005a52d0;  1 drivers
v0x600001c97600_0 .net "weight_in", 7 0, L_0x600001fbb020;  1 drivers
L_0x600001fbaee0 .concat [ 2 2 0 0], v0x600001cf4b40_0, L_0x1480509e8;
L_0x600001fbaf80 .cmp/eq 4, L_0x600001fbaee0, L_0x148050a30;
L_0x600001fbb0c0 .cmp/eq 3, v0x600001c82d00_0, L_0x148050a78;
L_0x600001fbb160 .cmp/eq 3, v0x600001c82d00_0, L_0x148050ac0;
L_0x600001fbb200 .concat [ 16 16 0 0], v0x600001c82400_0, L_0x148050b08;
L_0x600001fbb2a0 .cmp/eq 32, L_0x600001fbb200, L_0x148050b50;
S_0x153f85dc0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x153f85c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000000a3400 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000000a3440 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600001c96130_0 .net *"_ivl_11", 0 0, L_0x600001fbb520;  1 drivers
v0x600001c961c0_0 .net *"_ivl_12", 15 0, L_0x600001fbb5c0;  1 drivers
v0x600001c96250_0 .net/s *"_ivl_4", 15 0, L_0x600001fbb340;  1 drivers
v0x600001c962e0_0 .net/s *"_ivl_6", 15 0, L_0x600001fbb3e0;  1 drivers
v0x600001c96370_0 .net/s "a_signed", 7 0, v0x600001c96520_0;  1 drivers
v0x600001c96400_0 .net "act_in", 7 0, v0x600001c94f30_0;  alias, 1 drivers
v0x600001c96490_0 .var "act_out", 7 0;
v0x600001c96520_0 .var "act_reg", 7 0;
v0x600001c965b0_0 .net "clear_acc", 0 0, L_0x6000005a5c70;  alias, 1 drivers
v0x600001c96640_0 .net "clk", 0 0, v0x600001cf5710_0;  alias, 1 drivers
v0x600001c966d0_0 .net "enable", 0 0, L_0x6000005a0070;  alias, 1 drivers
v0x600001c96760_0 .net "load_weight", 0 0, L_0x6000005a52d0;  alias, 1 drivers
v0x600001c967f0_0 .net/s "product", 15 0, L_0x600001fbb480;  1 drivers
v0x600001c96880_0 .net/s "product_ext", 31 0, L_0x600001fbb660;  1 drivers
v0x600001c96910_0 .net "psum_in", 31 0, L_0x1480505f8;  alias, 1 drivers
v0x600001c969a0_0 .var "psum_out", 31 0;
v0x600001c96a30_0 .net "rst_n", 0 0, v0x600001cf60a0_0;  alias, 1 drivers
v0x600001c96ac0_0 .net/s "w_signed", 7 0, v0x600001c96be0_0;  1 drivers
v0x600001c96b50_0 .net "weight_in", 7 0, L_0x600001fbb020;  alias, 1 drivers
v0x600001c96be0_0 .var "weight_reg", 7 0;
L_0x600001fbb340 .extend/s 16, v0x600001c96520_0;
L_0x600001fbb3e0 .extend/s 16, v0x600001c96be0_0;
L_0x600001fbb480 .arith/mult 16, L_0x600001fbb340, L_0x600001fbb3e0;
L_0x600001fbb520 .part L_0x600001fbb480, 15, 1;
LS_0x600001fbb5c0_0_0 .concat [ 1 1 1 1], L_0x600001fbb520, L_0x600001fbb520, L_0x600001fbb520, L_0x600001fbb520;
LS_0x600001fbb5c0_0_4 .concat [ 1 1 1 1], L_0x600001fbb520, L_0x600001fbb520, L_0x600001fbb520, L_0x600001fbb520;
LS_0x600001fbb5c0_0_8 .concat [ 1 1 1 1], L_0x600001fbb520, L_0x600001fbb520, L_0x600001fbb520, L_0x600001fbb520;
LS_0x600001fbb5c0_0_12 .concat [ 1 1 1 1], L_0x600001fbb520, L_0x600001fbb520, L_0x600001fbb520, L_0x600001fbb520;
L_0x600001fbb5c0 .concat [ 4 4 4 4], LS_0x600001fbb5c0_0_0, LS_0x600001fbb5c0_0_4, LS_0x600001fbb5c0_0_8, LS_0x600001fbb5c0_0_12;
L_0x600001fbb660 .concat [ 16 16 0 0], L_0x600001fbb480, L_0x600001fbb5c0;
S_0x153f83600 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x153f0f1a0;
 .timescale 0 0;
P_0x600003bde700 .param/l "col" 1 7 214, +C4<011>;
L_0x6000005a5dc0 .functor AND 1, v0x600001cf4bd0_0, L_0x600001fbb7a0, C4<1>, C4<1>;
L_0x6000005a5e30 .functor AND 1, L_0x600001fbb980, v0x600001cfb600_0, C4<1>, C4<1>;
L_0x6000005a5ea0 .functor OR 1, L_0x600001fbb8e0, L_0x6000005a5e30, C4<0>, C4<0>;
L_0x6000005a5f10 .functor AND 1, L_0x1480524a0, L_0x6000005a5ea0, C4<1>, C4<1>;
L_0x6000005a5f80 .functor AND 1, L_0x6000005a5f10, L_0x600001fbbac0, C4<1>, C4<1>;
v0x600001c90240_0 .net *"_ivl_0", 3 0, L_0x600001fbb700;  1 drivers
L_0x148050c28 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001c902d0_0 .net/2u *"_ivl_11", 2 0, L_0x148050c28;  1 drivers
v0x600001c90360_0 .net *"_ivl_13", 0 0, L_0x600001fbb8e0;  1 drivers
L_0x148050c70 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001c903f0_0 .net/2u *"_ivl_15", 2 0, L_0x148050c70;  1 drivers
v0x600001c90480_0 .net *"_ivl_17", 0 0, L_0x600001fbb980;  1 drivers
v0x600001c90510_0 .net *"_ivl_20", 0 0, L_0x6000005a5e30;  1 drivers
v0x600001c905a0_0 .net *"_ivl_22", 0 0, L_0x6000005a5ea0;  1 drivers
v0x600001c90630_0 .net *"_ivl_24", 0 0, L_0x6000005a5f10;  1 drivers
v0x600001c906c0_0 .net *"_ivl_25", 31 0, L_0x600001fbba20;  1 drivers
L_0x148050cb8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001c90750_0 .net *"_ivl_28", 15 0, L_0x148050cb8;  1 drivers
L_0x148050d00 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001c907e0_0 .net/2u *"_ivl_29", 31 0, L_0x148050d00;  1 drivers
L_0x148050b98 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001c90870_0 .net *"_ivl_3", 1 0, L_0x148050b98;  1 drivers
v0x600001c90900_0 .net *"_ivl_31", 0 0, L_0x600001fbbac0;  1 drivers
L_0x148050be0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600001c90990_0 .net/2u *"_ivl_4", 3 0, L_0x148050be0;  1 drivers
v0x600001c90a20_0 .net *"_ivl_6", 0 0, L_0x600001fbb7a0;  1 drivers
v0x600001c90ab0_0 .net "do_clear", 0 0, L_0x6000005a5f80;  1 drivers
v0x600001c90b40_0 .net "load_weight", 0 0, L_0x6000005a5dc0;  1 drivers
v0x600001c90bd0_0 .net "weight_in", 7 0, L_0x600001fbb840;  1 drivers
L_0x600001fbb700 .concat [ 2 2 0 0], v0x600001cf4b40_0, L_0x148050b98;
L_0x600001fbb7a0 .cmp/eq 4, L_0x600001fbb700, L_0x148050be0;
L_0x600001fbb8e0 .cmp/eq 3, v0x600001c82d00_0, L_0x148050c28;
L_0x600001fbb980 .cmp/eq 3, v0x600001c82d00_0, L_0x148050c70;
L_0x600001fbba20 .concat [ 16 16 0 0], v0x600001c82400_0, L_0x148050cb8;
L_0x600001fbbac0 .cmp/eq 32, L_0x600001fbba20, L_0x148050d00;
S_0x153f83770 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x153f83600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000000a3580 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000000a35c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600001c97690_0 .net *"_ivl_11", 0 0, L_0x600001fbbd40;  1 drivers
v0x600001c97720_0 .net *"_ivl_12", 15 0, L_0x600001fbbde0;  1 drivers
v0x600001c977b0_0 .net/s *"_ivl_4", 15 0, L_0x600001fbbb60;  1 drivers
v0x600001c97840_0 .net/s *"_ivl_6", 15 0, L_0x600001fbbc00;  1 drivers
v0x600001c978d0_0 .net/s "a_signed", 7 0, v0x600001c97a80_0;  1 drivers
v0x600001c97960_0 .net "act_in", 7 0, v0x600001c96490_0;  alias, 1 drivers
v0x600001c979f0_0 .var "act_out", 7 0;
v0x600001c97a80_0 .var "act_reg", 7 0;
v0x600001c97b10_0 .net "clear_acc", 0 0, L_0x6000005a5f80;  alias, 1 drivers
v0x600001c97ba0_0 .net "clk", 0 0, v0x600001cf5710_0;  alias, 1 drivers
v0x600001c97c30_0 .net "enable", 0 0, L_0x6000005a0070;  alias, 1 drivers
v0x600001c97cc0_0 .net "load_weight", 0 0, L_0x6000005a5dc0;  alias, 1 drivers
v0x600001c97d50_0 .net/s "product", 15 0, L_0x600001fbbca0;  1 drivers
v0x600001c97de0_0 .net/s "product_ext", 31 0, L_0x600001fbbe80;  1 drivers
v0x600001c97e70_0 .net "psum_in", 31 0, L_0x148050640;  alias, 1 drivers
v0x600001c97f00_0 .var "psum_out", 31 0;
v0x600001c90000_0 .net "rst_n", 0 0, v0x600001cf60a0_0;  alias, 1 drivers
v0x600001c90090_0 .net/s "w_signed", 7 0, v0x600001c901b0_0;  1 drivers
v0x600001c90120_0 .net "weight_in", 7 0, L_0x600001fbb840;  alias, 1 drivers
v0x600001c901b0_0 .var "weight_reg", 7 0;
L_0x600001fbbb60 .extend/s 16, v0x600001c97a80_0;
L_0x600001fbbc00 .extend/s 16, v0x600001c901b0_0;
L_0x600001fbbca0 .arith/mult 16, L_0x600001fbbb60, L_0x600001fbbc00;
L_0x600001fbbd40 .part L_0x600001fbbca0, 15, 1;
LS_0x600001fbbde0_0_0 .concat [ 1 1 1 1], L_0x600001fbbd40, L_0x600001fbbd40, L_0x600001fbbd40, L_0x600001fbbd40;
LS_0x600001fbbde0_0_4 .concat [ 1 1 1 1], L_0x600001fbbd40, L_0x600001fbbd40, L_0x600001fbbd40, L_0x600001fbbd40;
LS_0x600001fbbde0_0_8 .concat [ 1 1 1 1], L_0x600001fbbd40, L_0x600001fbbd40, L_0x600001fbbd40, L_0x600001fbbd40;
LS_0x600001fbbde0_0_12 .concat [ 1 1 1 1], L_0x600001fbbd40, L_0x600001fbbd40, L_0x600001fbbd40, L_0x600001fbbd40;
L_0x600001fbbde0 .concat [ 4 4 4 4], LS_0x600001fbbde0_0_0, LS_0x600001fbbde0_0_4, LS_0x600001fbbde0_0_8, LS_0x600001fbbde0_0_12;
L_0x600001fbbe80 .concat [ 16 16 0 0], L_0x600001fbbca0, L_0x600001fbbde0;
S_0x153f80fb0 .scope generate, "pe_row[1]" "pe_row[1]" 7 213, 7 213 0, S_0x153f84b50;
 .timescale 0 0;
P_0x600003bdea00 .param/l "row" 1 7 213, +C4<01>;
S_0x153f81120 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x153f80fb0;
 .timescale 0 0;
P_0x600003bdea80 .param/l "col" 1 7 214, +C4<00>;
L_0x6000005a60d0 .functor AND 1, v0x600001cf4bd0_0, L_0x600001fbfb60, C4<1>, C4<1>;
L_0x6000005a61b0 .functor AND 1, L_0x600001fbfe80, v0x600001cfb600_0, C4<1>, C4<1>;
L_0x6000005a6220 .functor OR 1, L_0x600001fbf7a0, L_0x6000005a61b0, C4<0>, C4<0>;
L_0x6000005a6290 .functor AND 1, L_0x1480524a0, L_0x6000005a6220, C4<1>, C4<1>;
L_0x6000005a6300 .functor AND 1, L_0x6000005a6290, L_0x600001fbfd40, C4<1>, C4<1>;
v0x600001c917a0_0 .net *"_ivl_0", 2 0, L_0x600001fbbf20;  1 drivers
L_0x148050dd8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001c91830_0 .net/2u *"_ivl_11", 2 0, L_0x148050dd8;  1 drivers
v0x600001c918c0_0 .net *"_ivl_13", 0 0, L_0x600001fbf7a0;  1 drivers
L_0x148050e20 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001c91950_0 .net/2u *"_ivl_15", 2 0, L_0x148050e20;  1 drivers
v0x600001c919e0_0 .net *"_ivl_17", 0 0, L_0x600001fbfe80;  1 drivers
v0x600001c91a70_0 .net *"_ivl_20", 0 0, L_0x6000005a61b0;  1 drivers
v0x600001c91b00_0 .net *"_ivl_22", 0 0, L_0x6000005a6220;  1 drivers
v0x600001c91b90_0 .net *"_ivl_24", 0 0, L_0x6000005a6290;  1 drivers
v0x600001c91c20_0 .net *"_ivl_25", 31 0, L_0x600001fbf660;  1 drivers
L_0x148050e68 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001c91cb0_0 .net *"_ivl_28", 15 0, L_0x148050e68;  1 drivers
L_0x148050eb0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001c91d40_0 .net/2u *"_ivl_29", 31 0, L_0x148050eb0;  1 drivers
L_0x148050d48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001c91dd0_0 .net *"_ivl_3", 0 0, L_0x148050d48;  1 drivers
v0x600001c91e60_0 .net *"_ivl_31", 0 0, L_0x600001fbfd40;  1 drivers
L_0x148050d90 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001c91ef0_0 .net/2u *"_ivl_4", 2 0, L_0x148050d90;  1 drivers
v0x600001c91f80_0 .net *"_ivl_6", 0 0, L_0x600001fbfb60;  1 drivers
v0x600001c92010_0 .net "do_clear", 0 0, L_0x6000005a6300;  1 drivers
v0x600001c920a0_0 .net "load_weight", 0 0, L_0x6000005a60d0;  1 drivers
v0x600001c92130_0 .net "weight_in", 7 0, L_0x600001fbfa20;  1 drivers
L_0x600001fbbf20 .concat [ 2 1 0 0], v0x600001cf4b40_0, L_0x148050d48;
L_0x600001fbfb60 .cmp/eq 3, L_0x600001fbbf20, L_0x148050d90;
L_0x600001fbf7a0 .cmp/eq 3, v0x600001c82d00_0, L_0x148050dd8;
L_0x600001fbfe80 .cmp/eq 3, v0x600001c82d00_0, L_0x148050e20;
L_0x600001fbf660 .concat [ 16 16 0 0], v0x600001c82400_0, L_0x148050e68;
L_0x600001fbfd40 .cmp/eq 32, L_0x600001fbf660, L_0x148050eb0;
S_0x153f7e960 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x153f81120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000000a3600 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000000a3640 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600001c90c60_0 .net *"_ivl_11", 0 0, L_0x600001fbfac0;  1 drivers
v0x600001c90cf0_0 .net *"_ivl_12", 15 0, L_0x600001fbf2a0;  1 drivers
v0x600001c90d80_0 .net/s *"_ivl_4", 15 0, L_0x600001fbf520;  1 drivers
v0x600001c90e10_0 .net/s *"_ivl_6", 15 0, L_0x600001fbfc00;  1 drivers
v0x600001c90ea0_0 .net/s "a_signed", 7 0, v0x600001c91050_0;  1 drivers
v0x600001c90f30_0 .net "act_in", 7 0, L_0x6000005a47e0;  alias, 1 drivers
v0x600001c90fc0_0 .var "act_out", 7 0;
v0x600001c91050_0 .var "act_reg", 7 0;
v0x600001c910e0_0 .net "clear_acc", 0 0, L_0x6000005a6300;  alias, 1 drivers
v0x600001c91170_0 .net "clk", 0 0, v0x600001cf5710_0;  alias, 1 drivers
v0x600001c91200_0 .net "enable", 0 0, L_0x6000005a0070;  alias, 1 drivers
v0x600001c91290_0 .net "load_weight", 0 0, L_0x6000005a60d0;  alias, 1 drivers
v0x600001c91320_0 .net/s "product", 15 0, L_0x600001fbf200;  1 drivers
v0x600001c913b0_0 .net/s "product_ext", 31 0, L_0x600001fbf980;  1 drivers
v0x600001c91440_0 .net "psum_in", 31 0, v0x600001c9be70_0;  alias, 1 drivers
v0x600001c914d0_0 .var "psum_out", 31 0;
v0x600001c91560_0 .net "rst_n", 0 0, v0x600001cf60a0_0;  alias, 1 drivers
v0x600001c915f0_0 .net/s "w_signed", 7 0, v0x600001c91710_0;  1 drivers
v0x600001c91680_0 .net "weight_in", 7 0, L_0x600001fbfa20;  alias, 1 drivers
v0x600001c91710_0 .var "weight_reg", 7 0;
L_0x600001fbf520 .extend/s 16, v0x600001c91050_0;
L_0x600001fbfc00 .extend/s 16, v0x600001c91710_0;
L_0x600001fbf200 .arith/mult 16, L_0x600001fbf520, L_0x600001fbfc00;
L_0x600001fbfac0 .part L_0x600001fbf200, 15, 1;
LS_0x600001fbf2a0_0_0 .concat [ 1 1 1 1], L_0x600001fbfac0, L_0x600001fbfac0, L_0x600001fbfac0, L_0x600001fbfac0;
LS_0x600001fbf2a0_0_4 .concat [ 1 1 1 1], L_0x600001fbfac0, L_0x600001fbfac0, L_0x600001fbfac0, L_0x600001fbfac0;
LS_0x600001fbf2a0_0_8 .concat [ 1 1 1 1], L_0x600001fbfac0, L_0x600001fbfac0, L_0x600001fbfac0, L_0x600001fbfac0;
LS_0x600001fbf2a0_0_12 .concat [ 1 1 1 1], L_0x600001fbfac0, L_0x600001fbfac0, L_0x600001fbfac0, L_0x600001fbfac0;
L_0x600001fbf2a0 .concat [ 4 4 4 4], LS_0x600001fbf2a0_0_0, LS_0x600001fbf2a0_0_4, LS_0x600001fbf2a0_0_8, LS_0x600001fbf2a0_0_12;
L_0x600001fbf980 .concat [ 16 16 0 0], L_0x600001fbf200, L_0x600001fbf2a0;
S_0x153f7ead0 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x153f80fb0;
 .timescale 0 0;
P_0x600003bde6c0 .param/l "col" 1 7 214, +C4<01>;
L_0x6000005a6450 .functor AND 1, v0x600001cf4bd0_0, L_0x600001fbf840, C4<1>, C4<1>;
L_0x6000005a64c0 .functor AND 1, L_0x600001fbf480, v0x600001cfb600_0, C4<1>, C4<1>;
L_0x6000005a6530 .functor OR 1, L_0x600001fbf700, L_0x6000005a64c0, C4<0>, C4<0>;
L_0x6000005a65a0 .functor AND 1, L_0x1480524a0, L_0x6000005a6530, C4<1>, C4<1>;
L_0x6000005a6610 .functor AND 1, L_0x6000005a65a0, L_0x600001fbf0c0, C4<1>, C4<1>;
v0x600001c92d00_0 .net *"_ivl_0", 2 0, L_0x600001fbf340;  1 drivers
L_0x148050f88 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001c92d90_0 .net/2u *"_ivl_11", 2 0, L_0x148050f88;  1 drivers
v0x600001c92e20_0 .net *"_ivl_13", 0 0, L_0x600001fbf700;  1 drivers
L_0x148050fd0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001c92eb0_0 .net/2u *"_ivl_15", 2 0, L_0x148050fd0;  1 drivers
v0x600001c92f40_0 .net *"_ivl_17", 0 0, L_0x600001fbf480;  1 drivers
v0x600001c92fd0_0 .net *"_ivl_20", 0 0, L_0x6000005a64c0;  1 drivers
v0x600001c93060_0 .net *"_ivl_22", 0 0, L_0x6000005a6530;  1 drivers
v0x600001c930f0_0 .net *"_ivl_24", 0 0, L_0x6000005a65a0;  1 drivers
v0x600001c93180_0 .net *"_ivl_25", 31 0, L_0x600001fbf5c0;  1 drivers
L_0x148051018 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001c93210_0 .net *"_ivl_28", 15 0, L_0x148051018;  1 drivers
L_0x148051060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001c932a0_0 .net/2u *"_ivl_29", 31 0, L_0x148051060;  1 drivers
L_0x148050ef8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001c93330_0 .net *"_ivl_3", 0 0, L_0x148050ef8;  1 drivers
v0x600001c933c0_0 .net *"_ivl_31", 0 0, L_0x600001fbf0c0;  1 drivers
L_0x148050f40 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600001c93450_0 .net/2u *"_ivl_4", 2 0, L_0x148050f40;  1 drivers
v0x600001c934e0_0 .net *"_ivl_6", 0 0, L_0x600001fbf840;  1 drivers
v0x600001c93570_0 .net "do_clear", 0 0, L_0x6000005a6610;  1 drivers
v0x600001c93600_0 .net "load_weight", 0 0, L_0x6000005a6450;  1 drivers
v0x600001c93690_0 .net "weight_in", 7 0, L_0x600001fbf3e0;  1 drivers
L_0x600001fbf340 .concat [ 2 1 0 0], v0x600001cf4b40_0, L_0x148050ef8;
L_0x600001fbf840 .cmp/eq 3, L_0x600001fbf340, L_0x148050f40;
L_0x600001fbf700 .cmp/eq 3, v0x600001c82d00_0, L_0x148050f88;
L_0x600001fbf480 .cmp/eq 3, v0x600001c82d00_0, L_0x148050fd0;
L_0x600001fbf5c0 .concat [ 16 16 0 0], v0x600001c82400_0, L_0x148051018;
L_0x600001fbf0c0 .cmp/eq 32, L_0x600001fbf5c0, L_0x148051060;
S_0x153f7c310 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x153f7ead0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000000a3680 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000000a36c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600001c921c0_0 .net *"_ivl_11", 0 0, L_0x600001fbee40;  1 drivers
v0x600001c92250_0 .net *"_ivl_12", 15 0, L_0x600001fbeee0;  1 drivers
v0x600001c922e0_0 .net/s *"_ivl_4", 15 0, L_0x600001fbf160;  1 drivers
v0x600001c92370_0 .net/s *"_ivl_6", 15 0, L_0x600001fbef80;  1 drivers
v0x600001c92400_0 .net/s "a_signed", 7 0, v0x600001c925b0_0;  1 drivers
v0x600001c92490_0 .net "act_in", 7 0, v0x600001c90fc0_0;  alias, 1 drivers
v0x600001c92520_0 .var "act_out", 7 0;
v0x600001c925b0_0 .var "act_reg", 7 0;
v0x600001c92640_0 .net "clear_acc", 0 0, L_0x6000005a6610;  alias, 1 drivers
v0x600001c926d0_0 .net "clk", 0 0, v0x600001cf5710_0;  alias, 1 drivers
v0x600001c92760_0 .net "enable", 0 0, L_0x6000005a0070;  alias, 1 drivers
v0x600001c927f0_0 .net "load_weight", 0 0, L_0x6000005a6450;  alias, 1 drivers
v0x600001c92880_0 .net/s "product", 15 0, L_0x600001fbf020;  1 drivers
v0x600001c92910_0 .net/s "product_ext", 31 0, L_0x600001fbed00;  1 drivers
v0x600001c929a0_0 .net "psum_in", 31 0, v0x600001c95440_0;  alias, 1 drivers
v0x600001c92a30_0 .var "psum_out", 31 0;
v0x600001c92ac0_0 .net "rst_n", 0 0, v0x600001cf60a0_0;  alias, 1 drivers
v0x600001c92b50_0 .net/s "w_signed", 7 0, v0x600001c92c70_0;  1 drivers
v0x600001c92be0_0 .net "weight_in", 7 0, L_0x600001fbf3e0;  alias, 1 drivers
v0x600001c92c70_0 .var "weight_reg", 7 0;
L_0x600001fbf160 .extend/s 16, v0x600001c925b0_0;
L_0x600001fbef80 .extend/s 16, v0x600001c92c70_0;
L_0x600001fbf020 .arith/mult 16, L_0x600001fbf160, L_0x600001fbef80;
L_0x600001fbee40 .part L_0x600001fbf020, 15, 1;
LS_0x600001fbeee0_0_0 .concat [ 1 1 1 1], L_0x600001fbee40, L_0x600001fbee40, L_0x600001fbee40, L_0x600001fbee40;
LS_0x600001fbeee0_0_4 .concat [ 1 1 1 1], L_0x600001fbee40, L_0x600001fbee40, L_0x600001fbee40, L_0x600001fbee40;
LS_0x600001fbeee0_0_8 .concat [ 1 1 1 1], L_0x600001fbee40, L_0x600001fbee40, L_0x600001fbee40, L_0x600001fbee40;
LS_0x600001fbeee0_0_12 .concat [ 1 1 1 1], L_0x600001fbee40, L_0x600001fbee40, L_0x600001fbee40, L_0x600001fbee40;
L_0x600001fbeee0 .concat [ 4 4 4 4], LS_0x600001fbeee0_0_0, LS_0x600001fbeee0_0_4, LS_0x600001fbeee0_0_8, LS_0x600001fbeee0_0_12;
L_0x600001fbed00 .concat [ 16 16 0 0], L_0x600001fbf020, L_0x600001fbeee0;
S_0x153f7c480 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x153f80fb0;
 .timescale 0 0;
P_0x600003bdec40 .param/l "col" 1 7 214, +C4<010>;
L_0x6000005a6760 .functor AND 1, v0x600001cf4bd0_0, L_0x600001fbebc0, C4<1>, C4<1>;
L_0x6000005a6140 .functor AND 1, L_0x600001fbeb20, v0x600001cfb600_0, C4<1>, C4<1>;
L_0x6000005a67d0 .functor OR 1, L_0x600001fbea80, L_0x6000005a6140, C4<0>, C4<0>;
L_0x6000005a6840 .functor AND 1, L_0x1480524a0, L_0x6000005a67d0, C4<1>, C4<1>;
L_0x6000005a68b0 .functor AND 1, L_0x6000005a6840, L_0x600001fbe9e0, C4<1>, C4<1>;
v0x600001c8c2d0_0 .net *"_ivl_0", 3 0, L_0x600001fbeda0;  1 drivers
L_0x148051138 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001c8c360_0 .net/2u *"_ivl_11", 2 0, L_0x148051138;  1 drivers
v0x600001c8c3f0_0 .net *"_ivl_13", 0 0, L_0x600001fbea80;  1 drivers
L_0x148051180 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001c8c480_0 .net/2u *"_ivl_15", 2 0, L_0x148051180;  1 drivers
v0x600001c8c510_0 .net *"_ivl_17", 0 0, L_0x600001fbeb20;  1 drivers
v0x600001c8c5a0_0 .net *"_ivl_20", 0 0, L_0x6000005a6140;  1 drivers
v0x600001c8c630_0 .net *"_ivl_22", 0 0, L_0x6000005a67d0;  1 drivers
v0x600001c8c6c0_0 .net *"_ivl_24", 0 0, L_0x6000005a6840;  1 drivers
v0x600001c8c750_0 .net *"_ivl_25", 31 0, L_0x600001fbe940;  1 drivers
L_0x1480511c8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001c8c7e0_0 .net *"_ivl_28", 15 0, L_0x1480511c8;  1 drivers
L_0x148051210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001c8c870_0 .net/2u *"_ivl_29", 31 0, L_0x148051210;  1 drivers
L_0x1480510a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001c8c900_0 .net *"_ivl_3", 1 0, L_0x1480510a8;  1 drivers
v0x600001c8c990_0 .net *"_ivl_31", 0 0, L_0x600001fbe9e0;  1 drivers
L_0x1480510f0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600001c8ca20_0 .net/2u *"_ivl_4", 3 0, L_0x1480510f0;  1 drivers
v0x600001c8cab0_0 .net *"_ivl_6", 0 0, L_0x600001fbebc0;  1 drivers
v0x600001c8cb40_0 .net "do_clear", 0 0, L_0x6000005a68b0;  1 drivers
v0x600001c8cbd0_0 .net "load_weight", 0 0, L_0x6000005a6760;  1 drivers
v0x600001c8cc60_0 .net "weight_in", 7 0, L_0x600001fbec60;  1 drivers
L_0x600001fbeda0 .concat [ 2 2 0 0], v0x600001cf4b40_0, L_0x1480510a8;
L_0x600001fbebc0 .cmp/eq 4, L_0x600001fbeda0, L_0x1480510f0;
L_0x600001fbea80 .cmp/eq 3, v0x600001c82d00_0, L_0x148051138;
L_0x600001fbeb20 .cmp/eq 3, v0x600001c82d00_0, L_0x148051180;
L_0x600001fbe940 .concat [ 16 16 0 0], v0x600001c82400_0, L_0x1480511c8;
L_0x600001fbe9e0 .cmp/eq 32, L_0x600001fbe940, L_0x148051210;
S_0x153f79cc0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x153f7c480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000000a3780 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000000a37c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600001c93720_0 .net *"_ivl_11", 0 0, L_0x600001fbe1c0;  1 drivers
v0x600001c937b0_0 .net *"_ivl_12", 15 0, L_0x600001fbdfe0;  1 drivers
v0x600001c93840_0 .net/s *"_ivl_4", 15 0, L_0x600001fbe620;  1 drivers
v0x600001c938d0_0 .net/s *"_ivl_6", 15 0, L_0x600001fbe6c0;  1 drivers
v0x600001c93960_0 .net/s "a_signed", 7 0, v0x600001c93b10_0;  1 drivers
v0x600001c939f0_0 .net "act_in", 7 0, v0x600001c92520_0;  alias, 1 drivers
v0x600001c93a80_0 .var "act_out", 7 0;
v0x600001c93b10_0 .var "act_reg", 7 0;
v0x600001c93ba0_0 .net "clear_acc", 0 0, L_0x6000005a68b0;  alias, 1 drivers
v0x600001c93c30_0 .net "clk", 0 0, v0x600001cf5710_0;  alias, 1 drivers
v0x600001c93cc0_0 .net "enable", 0 0, L_0x6000005a0070;  alias, 1 drivers
v0x600001c93d50_0 .net "load_weight", 0 0, L_0x6000005a6760;  alias, 1 drivers
v0x600001c93de0_0 .net/s "product", 15 0, L_0x600001fbe120;  1 drivers
v0x600001c93e70_0 .net/s "product_ext", 31 0, L_0x600001fbe080;  1 drivers
v0x600001c93f00_0 .net "psum_in", 31 0, v0x600001c969a0_0;  alias, 1 drivers
v0x600001c8c000_0 .var "psum_out", 31 0;
v0x600001c8c090_0 .net "rst_n", 0 0, v0x600001cf60a0_0;  alias, 1 drivers
v0x600001c8c120_0 .net/s "w_signed", 7 0, v0x600001c8c240_0;  1 drivers
v0x600001c8c1b0_0 .net "weight_in", 7 0, L_0x600001fbec60;  alias, 1 drivers
v0x600001c8c240_0 .var "weight_reg", 7 0;
L_0x600001fbe620 .extend/s 16, v0x600001c93b10_0;
L_0x600001fbe6c0 .extend/s 16, v0x600001c8c240_0;
L_0x600001fbe120 .arith/mult 16, L_0x600001fbe620, L_0x600001fbe6c0;
L_0x600001fbe1c0 .part L_0x600001fbe120, 15, 1;
LS_0x600001fbdfe0_0_0 .concat [ 1 1 1 1], L_0x600001fbe1c0, L_0x600001fbe1c0, L_0x600001fbe1c0, L_0x600001fbe1c0;
LS_0x600001fbdfe0_0_4 .concat [ 1 1 1 1], L_0x600001fbe1c0, L_0x600001fbe1c0, L_0x600001fbe1c0, L_0x600001fbe1c0;
LS_0x600001fbdfe0_0_8 .concat [ 1 1 1 1], L_0x600001fbe1c0, L_0x600001fbe1c0, L_0x600001fbe1c0, L_0x600001fbe1c0;
LS_0x600001fbdfe0_0_12 .concat [ 1 1 1 1], L_0x600001fbe1c0, L_0x600001fbe1c0, L_0x600001fbe1c0, L_0x600001fbe1c0;
L_0x600001fbdfe0 .concat [ 4 4 4 4], LS_0x600001fbdfe0_0_0, LS_0x600001fbdfe0_0_4, LS_0x600001fbdfe0_0_8, LS_0x600001fbdfe0_0_12;
L_0x600001fbe080 .concat [ 16 16 0 0], L_0x600001fbe120, L_0x600001fbdfe0;
S_0x153f79e30 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x153f80fb0;
 .timescale 0 0;
P_0x600003bded40 .param/l "col" 1 7 214, +C4<011>;
L_0x6000005a6a00 .functor AND 1, v0x600001cf4bd0_0, L_0x600001fbdf40, C4<1>, C4<1>;
L_0x6000005a6a70 .functor AND 1, L_0x600001fbdc20, v0x600001cfb600_0, C4<1>, C4<1>;
L_0x6000005a6ae0 .functor OR 1, L_0x600001fbde00, L_0x6000005a6a70, C4<0>, C4<0>;
L_0x6000005a6b50 .functor AND 1, L_0x1480524a0, L_0x6000005a6ae0, C4<1>, C4<1>;
L_0x6000005a6bc0 .functor AND 1, L_0x6000005a6b50, L_0x600001fbdae0, C4<1>, C4<1>;
v0x600001c8d830_0 .net *"_ivl_0", 3 0, L_0x600001fbdea0;  1 drivers
L_0x1480512e8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001c8d8c0_0 .net/2u *"_ivl_11", 2 0, L_0x1480512e8;  1 drivers
v0x600001c8d950_0 .net *"_ivl_13", 0 0, L_0x600001fbde00;  1 drivers
L_0x148051330 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001c8d9e0_0 .net/2u *"_ivl_15", 2 0, L_0x148051330;  1 drivers
v0x600001c8da70_0 .net *"_ivl_17", 0 0, L_0x600001fbdc20;  1 drivers
v0x600001c8db00_0 .net *"_ivl_20", 0 0, L_0x6000005a6a70;  1 drivers
v0x600001c8db90_0 .net *"_ivl_22", 0 0, L_0x6000005a6ae0;  1 drivers
v0x600001c8dc20_0 .net *"_ivl_24", 0 0, L_0x6000005a6b50;  1 drivers
v0x600001c8dcb0_0 .net *"_ivl_25", 31 0, L_0x600001fbdcc0;  1 drivers
L_0x148051378 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001c8dd40_0 .net *"_ivl_28", 15 0, L_0x148051378;  1 drivers
L_0x1480513c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001c8ddd0_0 .net/2u *"_ivl_29", 31 0, L_0x1480513c0;  1 drivers
L_0x148051258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001c8de60_0 .net *"_ivl_3", 1 0, L_0x148051258;  1 drivers
v0x600001c8def0_0 .net *"_ivl_31", 0 0, L_0x600001fbdae0;  1 drivers
L_0x1480512a0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600001c8df80_0 .net/2u *"_ivl_4", 3 0, L_0x1480512a0;  1 drivers
v0x600001c8e010_0 .net *"_ivl_6", 0 0, L_0x600001fbdf40;  1 drivers
v0x600001c8e0a0_0 .net "do_clear", 0 0, L_0x6000005a6bc0;  1 drivers
v0x600001c8e130_0 .net "load_weight", 0 0, L_0x6000005a6a00;  1 drivers
v0x600001c8e1c0_0 .net "weight_in", 7 0, L_0x600001fbdd60;  1 drivers
L_0x600001fbdea0 .concat [ 2 2 0 0], v0x600001cf4b40_0, L_0x148051258;
L_0x600001fbdf40 .cmp/eq 4, L_0x600001fbdea0, L_0x1480512a0;
L_0x600001fbde00 .cmp/eq 3, v0x600001c82d00_0, L_0x1480512e8;
L_0x600001fbdc20 .cmp/eq 3, v0x600001c82d00_0, L_0x148051330;
L_0x600001fbdcc0 .concat [ 16 16 0 0], v0x600001c82400_0, L_0x148051378;
L_0x600001fbdae0 .cmp/eq 32, L_0x600001fbdcc0, L_0x1480513c0;
S_0x153f77670 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x153f79e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000000a3480 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000000a34c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600001c8ccf0_0 .net *"_ivl_11", 0 0, L_0x600001fbd860;  1 drivers
v0x600001c8cd80_0 .net *"_ivl_12", 15 0, L_0x600001fbd900;  1 drivers
v0x600001c8ce10_0 .net/s *"_ivl_4", 15 0, L_0x600001fbdb80;  1 drivers
v0x600001c8cea0_0 .net/s *"_ivl_6", 15 0, L_0x600001fbd9a0;  1 drivers
v0x600001c8cf30_0 .net/s "a_signed", 7 0, v0x600001c8d0e0_0;  1 drivers
v0x600001c8cfc0_0 .net "act_in", 7 0, v0x600001c93a80_0;  alias, 1 drivers
v0x600001c8d050_0 .var "act_out", 7 0;
v0x600001c8d0e0_0 .var "act_reg", 7 0;
v0x600001c8d170_0 .net "clear_acc", 0 0, L_0x6000005a6bc0;  alias, 1 drivers
v0x600001c8d200_0 .net "clk", 0 0, v0x600001cf5710_0;  alias, 1 drivers
v0x600001c8d290_0 .net "enable", 0 0, L_0x6000005a0070;  alias, 1 drivers
v0x600001c8d320_0 .net "load_weight", 0 0, L_0x6000005a6a00;  alias, 1 drivers
v0x600001c8d3b0_0 .net/s "product", 15 0, L_0x600001fbda40;  1 drivers
v0x600001c8d440_0 .net/s "product_ext", 31 0, L_0x600001fbd720;  1 drivers
v0x600001c8d4d0_0 .net "psum_in", 31 0, v0x600001c97f00_0;  alias, 1 drivers
v0x600001c8d560_0 .var "psum_out", 31 0;
v0x600001c8d5f0_0 .net "rst_n", 0 0, v0x600001cf60a0_0;  alias, 1 drivers
v0x600001c8d680_0 .net/s "w_signed", 7 0, v0x600001c8d7a0_0;  1 drivers
v0x600001c8d710_0 .net "weight_in", 7 0, L_0x600001fbdd60;  alias, 1 drivers
v0x600001c8d7a0_0 .var "weight_reg", 7 0;
L_0x600001fbdb80 .extend/s 16, v0x600001c8d0e0_0;
L_0x600001fbd9a0 .extend/s 16, v0x600001c8d7a0_0;
L_0x600001fbda40 .arith/mult 16, L_0x600001fbdb80, L_0x600001fbd9a0;
L_0x600001fbd860 .part L_0x600001fbda40, 15, 1;
LS_0x600001fbd900_0_0 .concat [ 1 1 1 1], L_0x600001fbd860, L_0x600001fbd860, L_0x600001fbd860, L_0x600001fbd860;
LS_0x600001fbd900_0_4 .concat [ 1 1 1 1], L_0x600001fbd860, L_0x600001fbd860, L_0x600001fbd860, L_0x600001fbd860;
LS_0x600001fbd900_0_8 .concat [ 1 1 1 1], L_0x600001fbd860, L_0x600001fbd860, L_0x600001fbd860, L_0x600001fbd860;
LS_0x600001fbd900_0_12 .concat [ 1 1 1 1], L_0x600001fbd860, L_0x600001fbd860, L_0x600001fbd860, L_0x600001fbd860;
L_0x600001fbd900 .concat [ 4 4 4 4], LS_0x600001fbd900_0_0, LS_0x600001fbd900_0_4, LS_0x600001fbd900_0_8, LS_0x600001fbd900_0_12;
L_0x600001fbd720 .concat [ 16 16 0 0], L_0x600001fbda40, L_0x600001fbd900;
S_0x153f777e0 .scope generate, "pe_row[2]" "pe_row[2]" 7 213, 7 213 0, S_0x153f84b50;
 .timescale 0 0;
P_0x600003bdee40 .param/l "row" 1 7 213, +C4<010>;
S_0x153f75020 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x153f777e0;
 .timescale 0 0;
P_0x600003bdeec0 .param/l "col" 1 7 214, +C4<00>;
L_0x6000005a6d10 .functor AND 1, v0x600001cf4bd0_0, L_0x600001fbd5e0, C4<1>, C4<1>;
L_0x6000005a6d80 .functor AND 1, L_0x600001fbd540, v0x600001cfb600_0, C4<1>, C4<1>;
L_0x6000005a6df0 .functor OR 1, L_0x600001fbd4a0, L_0x6000005a6d80, C4<0>, C4<0>;
L_0x6000005a6e60 .functor AND 1, L_0x1480524a0, L_0x6000005a6df0, C4<1>, C4<1>;
L_0x6000005a6ed0 .functor AND 1, L_0x6000005a6e60, L_0x600001fbd400, C4<1>, C4<1>;
v0x600001c8ed90_0 .net *"_ivl_0", 2 0, L_0x600001fbd7c0;  1 drivers
L_0x148051498 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001c8ee20_0 .net/2u *"_ivl_11", 2 0, L_0x148051498;  1 drivers
v0x600001c8eeb0_0 .net *"_ivl_13", 0 0, L_0x600001fbd4a0;  1 drivers
L_0x1480514e0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001c8ef40_0 .net/2u *"_ivl_15", 2 0, L_0x1480514e0;  1 drivers
v0x600001c8efd0_0 .net *"_ivl_17", 0 0, L_0x600001fbd540;  1 drivers
v0x600001c8f060_0 .net *"_ivl_20", 0 0, L_0x6000005a6d80;  1 drivers
v0x600001c8f0f0_0 .net *"_ivl_22", 0 0, L_0x6000005a6df0;  1 drivers
v0x600001c8f180_0 .net *"_ivl_24", 0 0, L_0x6000005a6e60;  1 drivers
v0x600001c8f210_0 .net *"_ivl_25", 31 0, L_0x600001fbd360;  1 drivers
L_0x148051528 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001c8f2a0_0 .net *"_ivl_28", 15 0, L_0x148051528;  1 drivers
L_0x148051570 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001c8f330_0 .net/2u *"_ivl_29", 31 0, L_0x148051570;  1 drivers
L_0x148051408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001c8f3c0_0 .net *"_ivl_3", 0 0, L_0x148051408;  1 drivers
v0x600001c8f450_0 .net *"_ivl_31", 0 0, L_0x600001fbd400;  1 drivers
L_0x148051450 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001c8f4e0_0 .net/2u *"_ivl_4", 2 0, L_0x148051450;  1 drivers
v0x600001c8f570_0 .net *"_ivl_6", 0 0, L_0x600001fbd5e0;  1 drivers
v0x600001c8f600_0 .net "do_clear", 0 0, L_0x6000005a6ed0;  1 drivers
v0x600001c8f690_0 .net "load_weight", 0 0, L_0x6000005a6d10;  1 drivers
v0x600001c8f720_0 .net "weight_in", 7 0, L_0x600001fbd680;  1 drivers
L_0x600001fbd7c0 .concat [ 2 1 0 0], v0x600001cf4b40_0, L_0x148051408;
L_0x600001fbd5e0 .cmp/eq 3, L_0x600001fbd7c0, L_0x148051450;
L_0x600001fbd4a0 .cmp/eq 3, v0x600001c82d00_0, L_0x148051498;
L_0x600001fbd540 .cmp/eq 3, v0x600001c82d00_0, L_0x1480514e0;
L_0x600001fbd360 .concat [ 16 16 0 0], v0x600001c82400_0, L_0x148051528;
L_0x600001fbd400 .cmp/eq 32, L_0x600001fbd360, L_0x148051570;
S_0x153f75190 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x153f75020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000000a3800 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000000a3840 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600001c8e250_0 .net *"_ivl_11", 0 0, L_0x600001fbd180;  1 drivers
v0x600001c8e2e0_0 .net *"_ivl_12", 15 0, L_0x600001fbcfa0;  1 drivers
v0x600001c8e370_0 .net/s *"_ivl_4", 15 0, L_0x600001fbd220;  1 drivers
v0x600001c8e400_0 .net/s *"_ivl_6", 15 0, L_0x600001fbd2c0;  1 drivers
v0x600001c8e490_0 .net/s "a_signed", 7 0, v0x600001c8e640_0;  1 drivers
v0x600001c8e520_0 .net "act_in", 7 0, L_0x6000005a4850;  alias, 1 drivers
v0x600001c8e5b0_0 .var "act_out", 7 0;
v0x600001c8e640_0 .var "act_reg", 7 0;
v0x600001c8e6d0_0 .net "clear_acc", 0 0, L_0x6000005a6ed0;  alias, 1 drivers
v0x600001c8e760_0 .net "clk", 0 0, v0x600001cf5710_0;  alias, 1 drivers
v0x600001c8e7f0_0 .net "enable", 0 0, L_0x6000005a0070;  alias, 1 drivers
v0x600001c8e880_0 .net "load_weight", 0 0, L_0x6000005a6d10;  alias, 1 drivers
v0x600001c8e910_0 .net/s "product", 15 0, L_0x600001fbd0e0;  1 drivers
v0x600001c8e9a0_0 .net/s "product_ext", 31 0, L_0x600001fbd040;  1 drivers
v0x600001c8ea30_0 .net "psum_in", 31 0, v0x600001c914d0_0;  alias, 1 drivers
v0x600001c8eac0_0 .var "psum_out", 31 0;
v0x600001c8eb50_0 .net "rst_n", 0 0, v0x600001cf60a0_0;  alias, 1 drivers
v0x600001c8ebe0_0 .net/s "w_signed", 7 0, v0x600001c8ed00_0;  1 drivers
v0x600001c8ec70_0 .net "weight_in", 7 0, L_0x600001fbd680;  alias, 1 drivers
v0x600001c8ed00_0 .var "weight_reg", 7 0;
L_0x600001fbd220 .extend/s 16, v0x600001c8e640_0;
L_0x600001fbd2c0 .extend/s 16, v0x600001c8ed00_0;
L_0x600001fbd0e0 .arith/mult 16, L_0x600001fbd220, L_0x600001fbd2c0;
L_0x600001fbd180 .part L_0x600001fbd0e0, 15, 1;
LS_0x600001fbcfa0_0_0 .concat [ 1 1 1 1], L_0x600001fbd180, L_0x600001fbd180, L_0x600001fbd180, L_0x600001fbd180;
LS_0x600001fbcfa0_0_4 .concat [ 1 1 1 1], L_0x600001fbd180, L_0x600001fbd180, L_0x600001fbd180, L_0x600001fbd180;
LS_0x600001fbcfa0_0_8 .concat [ 1 1 1 1], L_0x600001fbd180, L_0x600001fbd180, L_0x600001fbd180, L_0x600001fbd180;
LS_0x600001fbcfa0_0_12 .concat [ 1 1 1 1], L_0x600001fbd180, L_0x600001fbd180, L_0x600001fbd180, L_0x600001fbd180;
L_0x600001fbcfa0 .concat [ 4 4 4 4], LS_0x600001fbcfa0_0_0, LS_0x600001fbcfa0_0_4, LS_0x600001fbcfa0_0_8, LS_0x600001fbcfa0_0_12;
L_0x600001fbd040 .concat [ 16 16 0 0], L_0x600001fbd0e0, L_0x600001fbcfa0;
S_0x153f729d0 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x153f777e0;
 .timescale 0 0;
P_0x600003bdefc0 .param/l "col" 1 7 214, +C4<01>;
L_0x6000005a7020 .functor AND 1, v0x600001cf4bd0_0, L_0x600001fbcf00, C4<1>, C4<1>;
L_0x6000005a7090 .functor AND 1, L_0x600001fbcbe0, v0x600001cfb600_0, C4<1>, C4<1>;
L_0x6000005a7100 .functor OR 1, L_0x600001fbcdc0, L_0x6000005a7090, C4<0>, C4<0>;
L_0x6000005a7170 .functor AND 1, L_0x1480524a0, L_0x6000005a7100, C4<1>, C4<1>;
L_0x6000005a71e0 .functor AND 1, L_0x6000005a7170, L_0x600001fbcaa0, C4<1>, C4<1>;
v0x600001c88360_0 .net *"_ivl_0", 2 0, L_0x600001fbce60;  1 drivers
L_0x148051648 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001c883f0_0 .net/2u *"_ivl_11", 2 0, L_0x148051648;  1 drivers
v0x600001c88480_0 .net *"_ivl_13", 0 0, L_0x600001fbcdc0;  1 drivers
L_0x148051690 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001c88510_0 .net/2u *"_ivl_15", 2 0, L_0x148051690;  1 drivers
v0x600001c885a0_0 .net *"_ivl_17", 0 0, L_0x600001fbcbe0;  1 drivers
v0x600001c88630_0 .net *"_ivl_20", 0 0, L_0x6000005a7090;  1 drivers
v0x600001c886c0_0 .net *"_ivl_22", 0 0, L_0x6000005a7100;  1 drivers
v0x600001c88750_0 .net *"_ivl_24", 0 0, L_0x6000005a7170;  1 drivers
v0x600001c887e0_0 .net *"_ivl_25", 31 0, L_0x600001fbcc80;  1 drivers
L_0x1480516d8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001c88870_0 .net *"_ivl_28", 15 0, L_0x1480516d8;  1 drivers
L_0x148051720 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001c88900_0 .net/2u *"_ivl_29", 31 0, L_0x148051720;  1 drivers
L_0x1480515b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001c88990_0 .net *"_ivl_3", 0 0, L_0x1480515b8;  1 drivers
v0x600001c88a20_0 .net *"_ivl_31", 0 0, L_0x600001fbcaa0;  1 drivers
L_0x148051600 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600001c88ab0_0 .net/2u *"_ivl_4", 2 0, L_0x148051600;  1 drivers
v0x600001c88b40_0 .net *"_ivl_6", 0 0, L_0x600001fbcf00;  1 drivers
v0x600001c88bd0_0 .net "do_clear", 0 0, L_0x6000005a71e0;  1 drivers
v0x600001c88c60_0 .net "load_weight", 0 0, L_0x6000005a7020;  1 drivers
v0x600001c88cf0_0 .net "weight_in", 7 0, L_0x600001fbcd20;  1 drivers
L_0x600001fbce60 .concat [ 2 1 0 0], v0x600001cf4b40_0, L_0x1480515b8;
L_0x600001fbcf00 .cmp/eq 3, L_0x600001fbce60, L_0x148051600;
L_0x600001fbcdc0 .cmp/eq 3, v0x600001c82d00_0, L_0x148051648;
L_0x600001fbcbe0 .cmp/eq 3, v0x600001c82d00_0, L_0x148051690;
L_0x600001fbcc80 .concat [ 16 16 0 0], v0x600001c82400_0, L_0x1480516d8;
L_0x600001fbcaa0 .cmp/eq 32, L_0x600001fbcc80, L_0x148051720;
S_0x153f72b40 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x153f729d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000000a3500 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000000a3540 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600001c8f7b0_0 .net *"_ivl_11", 0 0, L_0x600001fbe4e0;  1 drivers
v0x600001c8f840_0 .net *"_ivl_12", 15 0, L_0x600001fbe580;  1 drivers
v0x600001c8f8d0_0 .net/s *"_ivl_4", 15 0, L_0x600001fbcb40;  1 drivers
v0x600001c8f960_0 .net/s *"_ivl_6", 15 0, L_0x600001fbc960;  1 drivers
v0x600001c8f9f0_0 .net/s "a_signed", 7 0, v0x600001c8fba0_0;  1 drivers
v0x600001c8fa80_0 .net "act_in", 7 0, v0x600001c8e5b0_0;  alias, 1 drivers
v0x600001c8fb10_0 .var "act_out", 7 0;
v0x600001c8fba0_0 .var "act_reg", 7 0;
v0x600001c8fc30_0 .net "clear_acc", 0 0, L_0x6000005a71e0;  alias, 1 drivers
v0x600001c8fcc0_0 .net "clk", 0 0, v0x600001cf5710_0;  alias, 1 drivers
v0x600001c8fd50_0 .net "enable", 0 0, L_0x6000005a0070;  alias, 1 drivers
v0x600001c8fde0_0 .net "load_weight", 0 0, L_0x6000005a7020;  alias, 1 drivers
v0x600001c8fe70_0 .net/s "product", 15 0, L_0x600001fbca00;  1 drivers
v0x600001c8ff00_0 .net/s "product_ext", 31 0, L_0x600001fbe3a0;  1 drivers
v0x600001c88000_0 .net "psum_in", 31 0, v0x600001c92a30_0;  alias, 1 drivers
v0x600001c88090_0 .var "psum_out", 31 0;
v0x600001c88120_0 .net "rst_n", 0 0, v0x600001cf60a0_0;  alias, 1 drivers
v0x600001c881b0_0 .net/s "w_signed", 7 0, v0x600001c882d0_0;  1 drivers
v0x600001c88240_0 .net "weight_in", 7 0, L_0x600001fbcd20;  alias, 1 drivers
v0x600001c882d0_0 .var "weight_reg", 7 0;
L_0x600001fbcb40 .extend/s 16, v0x600001c8fba0_0;
L_0x600001fbc960 .extend/s 16, v0x600001c882d0_0;
L_0x600001fbca00 .arith/mult 16, L_0x600001fbcb40, L_0x600001fbc960;
L_0x600001fbe4e0 .part L_0x600001fbca00, 15, 1;
LS_0x600001fbe580_0_0 .concat [ 1 1 1 1], L_0x600001fbe4e0, L_0x600001fbe4e0, L_0x600001fbe4e0, L_0x600001fbe4e0;
LS_0x600001fbe580_0_4 .concat [ 1 1 1 1], L_0x600001fbe4e0, L_0x600001fbe4e0, L_0x600001fbe4e0, L_0x600001fbe4e0;
LS_0x600001fbe580_0_8 .concat [ 1 1 1 1], L_0x600001fbe4e0, L_0x600001fbe4e0, L_0x600001fbe4e0, L_0x600001fbe4e0;
LS_0x600001fbe580_0_12 .concat [ 1 1 1 1], L_0x600001fbe4e0, L_0x600001fbe4e0, L_0x600001fbe4e0, L_0x600001fbe4e0;
L_0x600001fbe580 .concat [ 4 4 4 4], LS_0x600001fbe580_0_0, LS_0x600001fbe580_0_4, LS_0x600001fbe580_0_8, LS_0x600001fbe580_0_12;
L_0x600001fbe3a0 .concat [ 16 16 0 0], L_0x600001fbca00, L_0x600001fbe580;
S_0x153f70380 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x153f777e0;
 .timescale 0 0;
P_0x600003bdf0c0 .param/l "col" 1 7 214, +C4<010>;
L_0x6000005a7330 .functor AND 1, v0x600001cf4bd0_0, L_0x600001fbe260, C4<1>, C4<1>;
L_0x6000005a73a0 .functor AND 1, L_0x600001fbc820, v0x600001cfb600_0, C4<1>, C4<1>;
L_0x6000005a7410 .functor OR 1, L_0x600001fbc6e0, L_0x6000005a73a0, C4<0>, C4<0>;
L_0x6000005a7480 .functor AND 1, L_0x1480524a0, L_0x6000005a7410, C4<1>, C4<1>;
L_0x6000005a74f0 .functor AND 1, L_0x6000005a7480, L_0x600001fbf8e0, C4<1>, C4<1>;
v0x600001c898c0_0 .net *"_ivl_0", 3 0, L_0x600001fbe440;  1 drivers
L_0x1480517f8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001c89950_0 .net/2u *"_ivl_11", 2 0, L_0x1480517f8;  1 drivers
v0x600001c899e0_0 .net *"_ivl_13", 0 0, L_0x600001fbc6e0;  1 drivers
L_0x148051840 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001c89a70_0 .net/2u *"_ivl_15", 2 0, L_0x148051840;  1 drivers
v0x600001c89b00_0 .net *"_ivl_17", 0 0, L_0x600001fbc820;  1 drivers
v0x600001c89b90_0 .net *"_ivl_20", 0 0, L_0x6000005a73a0;  1 drivers
v0x600001c89c20_0 .net *"_ivl_22", 0 0, L_0x6000005a7410;  1 drivers
v0x600001c89cb0_0 .net *"_ivl_24", 0 0, L_0x6000005a7480;  1 drivers
v0x600001c89d40_0 .net *"_ivl_25", 31 0, L_0x600001fbc8c0;  1 drivers
L_0x148051888 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001c89dd0_0 .net *"_ivl_28", 15 0, L_0x148051888;  1 drivers
L_0x1480518d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001c89e60_0 .net/2u *"_ivl_29", 31 0, L_0x1480518d0;  1 drivers
L_0x148051768 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001c89ef0_0 .net *"_ivl_3", 1 0, L_0x148051768;  1 drivers
v0x600001c89f80_0 .net *"_ivl_31", 0 0, L_0x600001fbf8e0;  1 drivers
L_0x1480517b0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600001c8a010_0 .net/2u *"_ivl_4", 3 0, L_0x1480517b0;  1 drivers
v0x600001c8a0a0_0 .net *"_ivl_6", 0 0, L_0x600001fbe260;  1 drivers
v0x600001c8a130_0 .net "do_clear", 0 0, L_0x6000005a74f0;  1 drivers
v0x600001c8a1c0_0 .net "load_weight", 0 0, L_0x6000005a7330;  1 drivers
v0x600001c8a250_0 .net "weight_in", 7 0, L_0x600001fbe300;  1 drivers
L_0x600001fbe440 .concat [ 2 2 0 0], v0x600001cf4b40_0, L_0x148051768;
L_0x600001fbe260 .cmp/eq 4, L_0x600001fbe440, L_0x1480517b0;
L_0x600001fbc6e0 .cmp/eq 3, v0x600001c82d00_0, L_0x1480517f8;
L_0x600001fbc820 .cmp/eq 3, v0x600001c82d00_0, L_0x148051840;
L_0x600001fbc8c0 .concat [ 16 16 0 0], v0x600001c82400_0, L_0x148051888;
L_0x600001fbf8e0 .cmp/eq 32, L_0x600001fbc8c0, L_0x1480518d0;
S_0x153f704f0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x153f70380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000000a3700 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000000a3740 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600001c88d80_0 .net *"_ivl_11", 0 0, L_0x600001fb41e0;  1 drivers
v0x600001c88e10_0 .net *"_ivl_12", 15 0, L_0x600001fb4280;  1 drivers
v0x600001c88ea0_0 .net/s *"_ivl_4", 15 0, L_0x600001fb4000;  1 drivers
v0x600001c88f30_0 .net/s *"_ivl_6", 15 0, L_0x600001fb40a0;  1 drivers
v0x600001c88fc0_0 .net/s "a_signed", 7 0, v0x600001c89170_0;  1 drivers
v0x600001c89050_0 .net "act_in", 7 0, v0x600001c8fb10_0;  alias, 1 drivers
v0x600001c890e0_0 .var "act_out", 7 0;
v0x600001c89170_0 .var "act_reg", 7 0;
v0x600001c89200_0 .net "clear_acc", 0 0, L_0x6000005a74f0;  alias, 1 drivers
v0x600001c89290_0 .net "clk", 0 0, v0x600001cf5710_0;  alias, 1 drivers
v0x600001c89320_0 .net "enable", 0 0, L_0x6000005a0070;  alias, 1 drivers
v0x600001c893b0_0 .net "load_weight", 0 0, L_0x6000005a7330;  alias, 1 drivers
v0x600001c89440_0 .net/s "product", 15 0, L_0x600001fb4140;  1 drivers
v0x600001c894d0_0 .net/s "product_ext", 31 0, L_0x600001fb4320;  1 drivers
v0x600001c89560_0 .net "psum_in", 31 0, v0x600001c8c000_0;  alias, 1 drivers
v0x600001c895f0_0 .var "psum_out", 31 0;
v0x600001c89680_0 .net "rst_n", 0 0, v0x600001cf60a0_0;  alias, 1 drivers
v0x600001c89710_0 .net/s "w_signed", 7 0, v0x600001c89830_0;  1 drivers
v0x600001c897a0_0 .net "weight_in", 7 0, L_0x600001fbe300;  alias, 1 drivers
v0x600001c89830_0 .var "weight_reg", 7 0;
L_0x600001fb4000 .extend/s 16, v0x600001c89170_0;
L_0x600001fb40a0 .extend/s 16, v0x600001c89830_0;
L_0x600001fb4140 .arith/mult 16, L_0x600001fb4000, L_0x600001fb40a0;
L_0x600001fb41e0 .part L_0x600001fb4140, 15, 1;
LS_0x600001fb4280_0_0 .concat [ 1 1 1 1], L_0x600001fb41e0, L_0x600001fb41e0, L_0x600001fb41e0, L_0x600001fb41e0;
LS_0x600001fb4280_0_4 .concat [ 1 1 1 1], L_0x600001fb41e0, L_0x600001fb41e0, L_0x600001fb41e0, L_0x600001fb41e0;
LS_0x600001fb4280_0_8 .concat [ 1 1 1 1], L_0x600001fb41e0, L_0x600001fb41e0, L_0x600001fb41e0, L_0x600001fb41e0;
LS_0x600001fb4280_0_12 .concat [ 1 1 1 1], L_0x600001fb41e0, L_0x600001fb41e0, L_0x600001fb41e0, L_0x600001fb41e0;
L_0x600001fb4280 .concat [ 4 4 4 4], LS_0x600001fb4280_0_0, LS_0x600001fb4280_0_4, LS_0x600001fb4280_0_8, LS_0x600001fb4280_0_12;
L_0x600001fb4320 .concat [ 16 16 0 0], L_0x600001fb4140, L_0x600001fb4280;
S_0x153f6dd30 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x153f777e0;
 .timescale 0 0;
P_0x600003bdf1c0 .param/l "col" 1 7 214, +C4<011>;
L_0x6000005a7640 .functor AND 1, v0x600001cf4bd0_0, L_0x600001fb4460, C4<1>, C4<1>;
L_0x6000005a76b0 .functor AND 1, L_0x600001fb4640, v0x600001cfb600_0, C4<1>, C4<1>;
L_0x6000005a7720 .functor OR 1, L_0x600001fb45a0, L_0x6000005a76b0, C4<0>, C4<0>;
L_0x6000005a7790 .functor AND 1, L_0x1480524a0, L_0x6000005a7720, C4<1>, C4<1>;
L_0x6000005a7800 .functor AND 1, L_0x6000005a7790, L_0x600001fb4780, C4<1>, C4<1>;
v0x600001c8ae20_0 .net *"_ivl_0", 3 0, L_0x600001fb43c0;  1 drivers
L_0x1480519a8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001c8aeb0_0 .net/2u *"_ivl_11", 2 0, L_0x1480519a8;  1 drivers
v0x600001c8af40_0 .net *"_ivl_13", 0 0, L_0x600001fb45a0;  1 drivers
L_0x1480519f0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001c8afd0_0 .net/2u *"_ivl_15", 2 0, L_0x1480519f0;  1 drivers
v0x600001c8b060_0 .net *"_ivl_17", 0 0, L_0x600001fb4640;  1 drivers
v0x600001c8b0f0_0 .net *"_ivl_20", 0 0, L_0x6000005a76b0;  1 drivers
v0x600001c8b180_0 .net *"_ivl_22", 0 0, L_0x6000005a7720;  1 drivers
v0x600001c8b210_0 .net *"_ivl_24", 0 0, L_0x6000005a7790;  1 drivers
v0x600001c8b2a0_0 .net *"_ivl_25", 31 0, L_0x600001fb46e0;  1 drivers
L_0x148051a38 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001c8b330_0 .net *"_ivl_28", 15 0, L_0x148051a38;  1 drivers
L_0x148051a80 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001c8b3c0_0 .net/2u *"_ivl_29", 31 0, L_0x148051a80;  1 drivers
L_0x148051918 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001c8b450_0 .net *"_ivl_3", 1 0, L_0x148051918;  1 drivers
v0x600001c8b4e0_0 .net *"_ivl_31", 0 0, L_0x600001fb4780;  1 drivers
L_0x148051960 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600001c8b570_0 .net/2u *"_ivl_4", 3 0, L_0x148051960;  1 drivers
v0x600001c8b600_0 .net *"_ivl_6", 0 0, L_0x600001fb4460;  1 drivers
v0x600001c8b690_0 .net "do_clear", 0 0, L_0x6000005a7800;  1 drivers
v0x600001c8b720_0 .net "load_weight", 0 0, L_0x6000005a7640;  1 drivers
v0x600001c8b7b0_0 .net "weight_in", 7 0, L_0x600001fb4500;  1 drivers
L_0x600001fb43c0 .concat [ 2 2 0 0], v0x600001cf4b40_0, L_0x148051918;
L_0x600001fb4460 .cmp/eq 4, L_0x600001fb43c0, L_0x148051960;
L_0x600001fb45a0 .cmp/eq 3, v0x600001c82d00_0, L_0x1480519a8;
L_0x600001fb4640 .cmp/eq 3, v0x600001c82d00_0, L_0x1480519f0;
L_0x600001fb46e0 .concat [ 16 16 0 0], v0x600001c82400_0, L_0x148051a38;
L_0x600001fb4780 .cmp/eq 32, L_0x600001fb46e0, L_0x148051a80;
S_0x153f6dea0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x153f6dd30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000000a3880 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000000a38c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600001c8a2e0_0 .net *"_ivl_11", 0 0, L_0x600001fb4a00;  1 drivers
v0x600001c8a370_0 .net *"_ivl_12", 15 0, L_0x600001fb4aa0;  1 drivers
v0x600001c8a400_0 .net/s *"_ivl_4", 15 0, L_0x600001fb4820;  1 drivers
v0x600001c8a490_0 .net/s *"_ivl_6", 15 0, L_0x600001fb48c0;  1 drivers
v0x600001c8a520_0 .net/s "a_signed", 7 0, v0x600001c8a6d0_0;  1 drivers
v0x600001c8a5b0_0 .net "act_in", 7 0, v0x600001c890e0_0;  alias, 1 drivers
v0x600001c8a640_0 .var "act_out", 7 0;
v0x600001c8a6d0_0 .var "act_reg", 7 0;
v0x600001c8a760_0 .net "clear_acc", 0 0, L_0x6000005a7800;  alias, 1 drivers
v0x600001c8a7f0_0 .net "clk", 0 0, v0x600001cf5710_0;  alias, 1 drivers
v0x600001c8a880_0 .net "enable", 0 0, L_0x6000005a0070;  alias, 1 drivers
v0x600001c8a910_0 .net "load_weight", 0 0, L_0x6000005a7640;  alias, 1 drivers
v0x600001c8a9a0_0 .net/s "product", 15 0, L_0x600001fb4960;  1 drivers
v0x600001c8aa30_0 .net/s "product_ext", 31 0, L_0x600001fb4b40;  1 drivers
v0x600001c8aac0_0 .net "psum_in", 31 0, v0x600001c8d560_0;  alias, 1 drivers
v0x600001c8ab50_0 .var "psum_out", 31 0;
v0x600001c8abe0_0 .net "rst_n", 0 0, v0x600001cf60a0_0;  alias, 1 drivers
v0x600001c8ac70_0 .net/s "w_signed", 7 0, v0x600001c8ad90_0;  1 drivers
v0x600001c8ad00_0 .net "weight_in", 7 0, L_0x600001fb4500;  alias, 1 drivers
v0x600001c8ad90_0 .var "weight_reg", 7 0;
L_0x600001fb4820 .extend/s 16, v0x600001c8a6d0_0;
L_0x600001fb48c0 .extend/s 16, v0x600001c8ad90_0;
L_0x600001fb4960 .arith/mult 16, L_0x600001fb4820, L_0x600001fb48c0;
L_0x600001fb4a00 .part L_0x600001fb4960, 15, 1;
LS_0x600001fb4aa0_0_0 .concat [ 1 1 1 1], L_0x600001fb4a00, L_0x600001fb4a00, L_0x600001fb4a00, L_0x600001fb4a00;
LS_0x600001fb4aa0_0_4 .concat [ 1 1 1 1], L_0x600001fb4a00, L_0x600001fb4a00, L_0x600001fb4a00, L_0x600001fb4a00;
LS_0x600001fb4aa0_0_8 .concat [ 1 1 1 1], L_0x600001fb4a00, L_0x600001fb4a00, L_0x600001fb4a00, L_0x600001fb4a00;
LS_0x600001fb4aa0_0_12 .concat [ 1 1 1 1], L_0x600001fb4a00, L_0x600001fb4a00, L_0x600001fb4a00, L_0x600001fb4a00;
L_0x600001fb4aa0 .concat [ 4 4 4 4], LS_0x600001fb4aa0_0_0, LS_0x600001fb4aa0_0_4, LS_0x600001fb4aa0_0_8, LS_0x600001fb4aa0_0_12;
L_0x600001fb4b40 .concat [ 16 16 0 0], L_0x600001fb4960, L_0x600001fb4aa0;
S_0x153f6b6e0 .scope generate, "pe_row[3]" "pe_row[3]" 7 213, 7 213 0, S_0x153f84b50;
 .timescale 0 0;
P_0x600003bdf2c0 .param/l "row" 1 7 213, +C4<011>;
S_0x153f6b850 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x153f6b6e0;
 .timescale 0 0;
P_0x600003bdf340 .param/l "col" 1 7 214, +C4<00>;
L_0x6000005a7950 .functor AND 1, v0x600001cf4bd0_0, L_0x600001fb4c80, C4<1>, C4<1>;
L_0x6000005a79c0 .functor AND 1, L_0x600001fb4e60, v0x600001cfb600_0, C4<1>, C4<1>;
L_0x6000005a7a30 .functor OR 1, L_0x600001fb4dc0, L_0x6000005a79c0, C4<0>, C4<0>;
L_0x6000005a7aa0 .functor AND 1, L_0x1480524a0, L_0x6000005a7a30, C4<1>, C4<1>;
L_0x6000005a7b10 .functor AND 1, L_0x6000005a7aa0, L_0x600001fb4fa0, C4<1>, C4<1>;
v0x600001c843f0_0 .net *"_ivl_0", 2 0, L_0x600001fb4be0;  1 drivers
L_0x148051b58 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001c84480_0 .net/2u *"_ivl_11", 2 0, L_0x148051b58;  1 drivers
v0x600001c84510_0 .net *"_ivl_13", 0 0, L_0x600001fb4dc0;  1 drivers
L_0x148051ba0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001c845a0_0 .net/2u *"_ivl_15", 2 0, L_0x148051ba0;  1 drivers
v0x600001c84630_0 .net *"_ivl_17", 0 0, L_0x600001fb4e60;  1 drivers
v0x600001c846c0_0 .net *"_ivl_20", 0 0, L_0x6000005a79c0;  1 drivers
v0x600001c84750_0 .net *"_ivl_22", 0 0, L_0x6000005a7a30;  1 drivers
v0x600001c847e0_0 .net *"_ivl_24", 0 0, L_0x6000005a7aa0;  1 drivers
v0x600001c84870_0 .net *"_ivl_25", 31 0, L_0x600001fb4f00;  1 drivers
L_0x148051be8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001c84900_0 .net *"_ivl_28", 15 0, L_0x148051be8;  1 drivers
L_0x148051c30 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001c84990_0 .net/2u *"_ivl_29", 31 0, L_0x148051c30;  1 drivers
L_0x148051ac8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001c84a20_0 .net *"_ivl_3", 0 0, L_0x148051ac8;  1 drivers
v0x600001c84ab0_0 .net *"_ivl_31", 0 0, L_0x600001fb4fa0;  1 drivers
L_0x148051b10 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001c84b40_0 .net/2u *"_ivl_4", 2 0, L_0x148051b10;  1 drivers
v0x600001c84bd0_0 .net *"_ivl_6", 0 0, L_0x600001fb4c80;  1 drivers
v0x600001c84c60_0 .net "do_clear", 0 0, L_0x6000005a7b10;  1 drivers
v0x600001c84cf0_0 .net "load_weight", 0 0, L_0x6000005a7950;  1 drivers
v0x600001c84d80_0 .net "weight_in", 7 0, L_0x600001fb4d20;  1 drivers
L_0x600001fb4be0 .concat [ 2 1 0 0], v0x600001cf4b40_0, L_0x148051ac8;
L_0x600001fb4c80 .cmp/eq 3, L_0x600001fb4be0, L_0x148051b10;
L_0x600001fb4dc0 .cmp/eq 3, v0x600001c82d00_0, L_0x148051b58;
L_0x600001fb4e60 .cmp/eq 3, v0x600001c82d00_0, L_0x148051ba0;
L_0x600001fb4f00 .concat [ 16 16 0 0], v0x600001c82400_0, L_0x148051be8;
L_0x600001fb4fa0 .cmp/eq 32, L_0x600001fb4f00, L_0x148051c30;
S_0x153f69090 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x153f6b850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000000a3900 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000000a3940 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600001c8b840_0 .net *"_ivl_11", 0 0, L_0x600001fb5220;  1 drivers
v0x600001c8b8d0_0 .net *"_ivl_12", 15 0, L_0x600001fb52c0;  1 drivers
v0x600001c8b960_0 .net/s *"_ivl_4", 15 0, L_0x600001fb5040;  1 drivers
v0x600001c8b9f0_0 .net/s *"_ivl_6", 15 0, L_0x600001fb50e0;  1 drivers
v0x600001c8ba80_0 .net/s "a_signed", 7 0, v0x600001c8bc30_0;  1 drivers
v0x600001c8bb10_0 .net "act_in", 7 0, L_0x6000005a4700;  alias, 1 drivers
v0x600001c8bba0_0 .var "act_out", 7 0;
v0x600001c8bc30_0 .var "act_reg", 7 0;
v0x600001c8bcc0_0 .net "clear_acc", 0 0, L_0x6000005a7b10;  alias, 1 drivers
v0x600001c8bd50_0 .net "clk", 0 0, v0x600001cf5710_0;  alias, 1 drivers
v0x600001c8bde0_0 .net "enable", 0 0, L_0x6000005a0070;  alias, 1 drivers
v0x600001c8be70_0 .net "load_weight", 0 0, L_0x6000005a7950;  alias, 1 drivers
v0x600001c8bf00_0 .net/s "product", 15 0, L_0x600001fb5180;  1 drivers
v0x600001c84000_0 .net/s "product_ext", 31 0, L_0x600001fb5360;  1 drivers
v0x600001c84090_0 .net "psum_in", 31 0, v0x600001c8eac0_0;  alias, 1 drivers
v0x600001c84120_0 .var "psum_out", 31 0;
v0x600001c841b0_0 .net "rst_n", 0 0, v0x600001cf60a0_0;  alias, 1 drivers
v0x600001c84240_0 .net/s "w_signed", 7 0, v0x600001c84360_0;  1 drivers
v0x600001c842d0_0 .net "weight_in", 7 0, L_0x600001fb4d20;  alias, 1 drivers
v0x600001c84360_0 .var "weight_reg", 7 0;
L_0x600001fb5040 .extend/s 16, v0x600001c8bc30_0;
L_0x600001fb50e0 .extend/s 16, v0x600001c84360_0;
L_0x600001fb5180 .arith/mult 16, L_0x600001fb5040, L_0x600001fb50e0;
L_0x600001fb5220 .part L_0x600001fb5180, 15, 1;
LS_0x600001fb52c0_0_0 .concat [ 1 1 1 1], L_0x600001fb5220, L_0x600001fb5220, L_0x600001fb5220, L_0x600001fb5220;
LS_0x600001fb52c0_0_4 .concat [ 1 1 1 1], L_0x600001fb5220, L_0x600001fb5220, L_0x600001fb5220, L_0x600001fb5220;
LS_0x600001fb52c0_0_8 .concat [ 1 1 1 1], L_0x600001fb5220, L_0x600001fb5220, L_0x600001fb5220, L_0x600001fb5220;
LS_0x600001fb52c0_0_12 .concat [ 1 1 1 1], L_0x600001fb5220, L_0x600001fb5220, L_0x600001fb5220, L_0x600001fb5220;
L_0x600001fb52c0 .concat [ 4 4 4 4], LS_0x600001fb52c0_0_0, LS_0x600001fb52c0_0_4, LS_0x600001fb52c0_0_8, LS_0x600001fb52c0_0_12;
L_0x600001fb5360 .concat [ 16 16 0 0], L_0x600001fb5180, L_0x600001fb52c0;
S_0x153f69200 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x153f6b6e0;
 .timescale 0 0;
P_0x600003bdf440 .param/l "col" 1 7 214, +C4<01>;
L_0x6000005a7c60 .functor AND 1, v0x600001cf4bd0_0, L_0x600001fb54a0, C4<1>, C4<1>;
L_0x6000005a7cd0 .functor AND 1, L_0x600001fb5680, v0x600001cfb600_0, C4<1>, C4<1>;
L_0x6000005a7d40 .functor OR 1, L_0x600001fb55e0, L_0x6000005a7cd0, C4<0>, C4<0>;
L_0x6000005a7db0 .functor AND 1, L_0x1480524a0, L_0x6000005a7d40, C4<1>, C4<1>;
L_0x6000005a7e20 .functor AND 1, L_0x6000005a7db0, L_0x600001fb57c0, C4<1>, C4<1>;
v0x600001c85950_0 .net *"_ivl_0", 2 0, L_0x600001fb5400;  1 drivers
L_0x148051d08 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001c859e0_0 .net/2u *"_ivl_11", 2 0, L_0x148051d08;  1 drivers
v0x600001c85a70_0 .net *"_ivl_13", 0 0, L_0x600001fb55e0;  1 drivers
L_0x148051d50 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001c85b00_0 .net/2u *"_ivl_15", 2 0, L_0x148051d50;  1 drivers
v0x600001c85b90_0 .net *"_ivl_17", 0 0, L_0x600001fb5680;  1 drivers
v0x600001c85c20_0 .net *"_ivl_20", 0 0, L_0x6000005a7cd0;  1 drivers
v0x600001c85cb0_0 .net *"_ivl_22", 0 0, L_0x6000005a7d40;  1 drivers
v0x600001c85d40_0 .net *"_ivl_24", 0 0, L_0x6000005a7db0;  1 drivers
v0x600001c85dd0_0 .net *"_ivl_25", 31 0, L_0x600001fb5720;  1 drivers
L_0x148051d98 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001c85e60_0 .net *"_ivl_28", 15 0, L_0x148051d98;  1 drivers
L_0x148051de0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001c85ef0_0 .net/2u *"_ivl_29", 31 0, L_0x148051de0;  1 drivers
L_0x148051c78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001c85f80_0 .net *"_ivl_3", 0 0, L_0x148051c78;  1 drivers
v0x600001c86010_0 .net *"_ivl_31", 0 0, L_0x600001fb57c0;  1 drivers
L_0x148051cc0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600001c860a0_0 .net/2u *"_ivl_4", 2 0, L_0x148051cc0;  1 drivers
v0x600001c86130_0 .net *"_ivl_6", 0 0, L_0x600001fb54a0;  1 drivers
v0x600001c861c0_0 .net "do_clear", 0 0, L_0x6000005a7e20;  1 drivers
v0x600001c86250_0 .net "load_weight", 0 0, L_0x6000005a7c60;  1 drivers
v0x600001c862e0_0 .net "weight_in", 7 0, L_0x600001fb5540;  1 drivers
L_0x600001fb5400 .concat [ 2 1 0 0], v0x600001cf4b40_0, L_0x148051c78;
L_0x600001fb54a0 .cmp/eq 3, L_0x600001fb5400, L_0x148051cc0;
L_0x600001fb55e0 .cmp/eq 3, v0x600001c82d00_0, L_0x148051d08;
L_0x600001fb5680 .cmp/eq 3, v0x600001c82d00_0, L_0x148051d50;
L_0x600001fb5720 .concat [ 16 16 0 0], v0x600001c82400_0, L_0x148051d98;
L_0x600001fb57c0 .cmp/eq 32, L_0x600001fb5720, L_0x148051de0;
S_0x153f66a40 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x153f69200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000000a3980 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000000a39c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600001c84e10_0 .net *"_ivl_11", 0 0, L_0x600001fb5a40;  1 drivers
v0x600001c84ea0_0 .net *"_ivl_12", 15 0, L_0x600001fb5ae0;  1 drivers
v0x600001c84f30_0 .net/s *"_ivl_4", 15 0, L_0x600001fb5860;  1 drivers
v0x600001c84fc0_0 .net/s *"_ivl_6", 15 0, L_0x600001fb5900;  1 drivers
v0x600001c85050_0 .net/s "a_signed", 7 0, v0x600001c85200_0;  1 drivers
v0x600001c850e0_0 .net "act_in", 7 0, v0x600001c8bba0_0;  alias, 1 drivers
v0x600001c85170_0 .var "act_out", 7 0;
v0x600001c85200_0 .var "act_reg", 7 0;
v0x600001c85290_0 .net "clear_acc", 0 0, L_0x6000005a7e20;  alias, 1 drivers
v0x600001c85320_0 .net "clk", 0 0, v0x600001cf5710_0;  alias, 1 drivers
v0x600001c853b0_0 .net "enable", 0 0, L_0x6000005a0070;  alias, 1 drivers
v0x600001c85440_0 .net "load_weight", 0 0, L_0x6000005a7c60;  alias, 1 drivers
v0x600001c854d0_0 .net/s "product", 15 0, L_0x600001fb59a0;  1 drivers
v0x600001c85560_0 .net/s "product_ext", 31 0, L_0x600001fb5b80;  1 drivers
v0x600001c855f0_0 .net "psum_in", 31 0, v0x600001c88090_0;  alias, 1 drivers
v0x600001c85680_0 .var "psum_out", 31 0;
v0x600001c85710_0 .net "rst_n", 0 0, v0x600001cf60a0_0;  alias, 1 drivers
v0x600001c857a0_0 .net/s "w_signed", 7 0, v0x600001c858c0_0;  1 drivers
v0x600001c85830_0 .net "weight_in", 7 0, L_0x600001fb5540;  alias, 1 drivers
v0x600001c858c0_0 .var "weight_reg", 7 0;
L_0x600001fb5860 .extend/s 16, v0x600001c85200_0;
L_0x600001fb5900 .extend/s 16, v0x600001c858c0_0;
L_0x600001fb59a0 .arith/mult 16, L_0x600001fb5860, L_0x600001fb5900;
L_0x600001fb5a40 .part L_0x600001fb59a0, 15, 1;
LS_0x600001fb5ae0_0_0 .concat [ 1 1 1 1], L_0x600001fb5a40, L_0x600001fb5a40, L_0x600001fb5a40, L_0x600001fb5a40;
LS_0x600001fb5ae0_0_4 .concat [ 1 1 1 1], L_0x600001fb5a40, L_0x600001fb5a40, L_0x600001fb5a40, L_0x600001fb5a40;
LS_0x600001fb5ae0_0_8 .concat [ 1 1 1 1], L_0x600001fb5a40, L_0x600001fb5a40, L_0x600001fb5a40, L_0x600001fb5a40;
LS_0x600001fb5ae0_0_12 .concat [ 1 1 1 1], L_0x600001fb5a40, L_0x600001fb5a40, L_0x600001fb5a40, L_0x600001fb5a40;
L_0x600001fb5ae0 .concat [ 4 4 4 4], LS_0x600001fb5ae0_0_0, LS_0x600001fb5ae0_0_4, LS_0x600001fb5ae0_0_8, LS_0x600001fb5ae0_0_12;
L_0x600001fb5b80 .concat [ 16 16 0 0], L_0x600001fb59a0, L_0x600001fb5ae0;
S_0x153f66bb0 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x153f6b6e0;
 .timescale 0 0;
P_0x600003bdf540 .param/l "col" 1 7 214, +C4<010>;
L_0x6000005a7f70 .functor AND 1, v0x600001cf4bd0_0, L_0x600001fb5cc0, C4<1>, C4<1>;
L_0x6000005abbf0 .functor AND 1, L_0x600001fb5ea0, v0x600001cfb600_0, C4<1>, C4<1>;
L_0x6000005ab640 .functor OR 1, L_0x600001fb5e00, L_0x6000005abbf0, C4<0>, C4<0>;
L_0x6000005ab1e0 .functor AND 1, L_0x1480524a0, L_0x6000005ab640, C4<1>, C4<1>;
L_0x6000005aad80 .functor AND 1, L_0x6000005ab1e0, L_0x600001fb5fe0, C4<1>, C4<1>;
v0x600001c86eb0_0 .net *"_ivl_0", 3 0, L_0x600001fb5c20;  1 drivers
L_0x148051eb8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001c86f40_0 .net/2u *"_ivl_11", 2 0, L_0x148051eb8;  1 drivers
v0x600001c86fd0_0 .net *"_ivl_13", 0 0, L_0x600001fb5e00;  1 drivers
L_0x148051f00 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001c87060_0 .net/2u *"_ivl_15", 2 0, L_0x148051f00;  1 drivers
v0x600001c870f0_0 .net *"_ivl_17", 0 0, L_0x600001fb5ea0;  1 drivers
v0x600001c87180_0 .net *"_ivl_20", 0 0, L_0x6000005abbf0;  1 drivers
v0x600001c87210_0 .net *"_ivl_22", 0 0, L_0x6000005ab640;  1 drivers
v0x600001c872a0_0 .net *"_ivl_24", 0 0, L_0x6000005ab1e0;  1 drivers
v0x600001c87330_0 .net *"_ivl_25", 31 0, L_0x600001fb5f40;  1 drivers
L_0x148051f48 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001c873c0_0 .net *"_ivl_28", 15 0, L_0x148051f48;  1 drivers
L_0x148051f90 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001c87450_0 .net/2u *"_ivl_29", 31 0, L_0x148051f90;  1 drivers
L_0x148051e28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001c874e0_0 .net *"_ivl_3", 1 0, L_0x148051e28;  1 drivers
v0x600001c87570_0 .net *"_ivl_31", 0 0, L_0x600001fb5fe0;  1 drivers
L_0x148051e70 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600001c87600_0 .net/2u *"_ivl_4", 3 0, L_0x148051e70;  1 drivers
v0x600001c87690_0 .net *"_ivl_6", 0 0, L_0x600001fb5cc0;  1 drivers
v0x600001c87720_0 .net "do_clear", 0 0, L_0x6000005aad80;  1 drivers
v0x600001c877b0_0 .net "load_weight", 0 0, L_0x6000005a7f70;  1 drivers
v0x600001c87840_0 .net "weight_in", 7 0, L_0x600001fb5d60;  1 drivers
L_0x600001fb5c20 .concat [ 2 2 0 0], v0x600001cf4b40_0, L_0x148051e28;
L_0x600001fb5cc0 .cmp/eq 4, L_0x600001fb5c20, L_0x148051e70;
L_0x600001fb5e00 .cmp/eq 3, v0x600001c82d00_0, L_0x148051eb8;
L_0x600001fb5ea0 .cmp/eq 3, v0x600001c82d00_0, L_0x148051f00;
L_0x600001fb5f40 .concat [ 16 16 0 0], v0x600001c82400_0, L_0x148051f48;
L_0x600001fb5fe0 .cmp/eq 32, L_0x600001fb5f40, L_0x148051f90;
S_0x153f643f0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x153f66bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000000a3a00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000000a3a40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600001c86370_0 .net *"_ivl_11", 0 0, L_0x600001fb6260;  1 drivers
v0x600001c86400_0 .net *"_ivl_12", 15 0, L_0x600001fb6300;  1 drivers
v0x600001c86490_0 .net/s *"_ivl_4", 15 0, L_0x600001fb6080;  1 drivers
v0x600001c86520_0 .net/s *"_ivl_6", 15 0, L_0x600001fb6120;  1 drivers
v0x600001c865b0_0 .net/s "a_signed", 7 0, v0x600001c86760_0;  1 drivers
v0x600001c86640_0 .net "act_in", 7 0, v0x600001c85170_0;  alias, 1 drivers
v0x600001c866d0_0 .var "act_out", 7 0;
v0x600001c86760_0 .var "act_reg", 7 0;
v0x600001c867f0_0 .net "clear_acc", 0 0, L_0x6000005aad80;  alias, 1 drivers
v0x600001c86880_0 .net "clk", 0 0, v0x600001cf5710_0;  alias, 1 drivers
v0x600001c86910_0 .net "enable", 0 0, L_0x6000005a0070;  alias, 1 drivers
v0x600001c869a0_0 .net "load_weight", 0 0, L_0x6000005a7f70;  alias, 1 drivers
v0x600001c86a30_0 .net/s "product", 15 0, L_0x600001fb61c0;  1 drivers
v0x600001c86ac0_0 .net/s "product_ext", 31 0, L_0x600001fb63a0;  1 drivers
v0x600001c86b50_0 .net "psum_in", 31 0, v0x600001c895f0_0;  alias, 1 drivers
v0x600001c86be0_0 .var "psum_out", 31 0;
v0x600001c86c70_0 .net "rst_n", 0 0, v0x600001cf60a0_0;  alias, 1 drivers
v0x600001c86d00_0 .net/s "w_signed", 7 0, v0x600001c86e20_0;  1 drivers
v0x600001c86d90_0 .net "weight_in", 7 0, L_0x600001fb5d60;  alias, 1 drivers
v0x600001c86e20_0 .var "weight_reg", 7 0;
L_0x600001fb6080 .extend/s 16, v0x600001c86760_0;
L_0x600001fb6120 .extend/s 16, v0x600001c86e20_0;
L_0x600001fb61c0 .arith/mult 16, L_0x600001fb6080, L_0x600001fb6120;
L_0x600001fb6260 .part L_0x600001fb61c0, 15, 1;
LS_0x600001fb6300_0_0 .concat [ 1 1 1 1], L_0x600001fb6260, L_0x600001fb6260, L_0x600001fb6260, L_0x600001fb6260;
LS_0x600001fb6300_0_4 .concat [ 1 1 1 1], L_0x600001fb6260, L_0x600001fb6260, L_0x600001fb6260, L_0x600001fb6260;
LS_0x600001fb6300_0_8 .concat [ 1 1 1 1], L_0x600001fb6260, L_0x600001fb6260, L_0x600001fb6260, L_0x600001fb6260;
LS_0x600001fb6300_0_12 .concat [ 1 1 1 1], L_0x600001fb6260, L_0x600001fb6260, L_0x600001fb6260, L_0x600001fb6260;
L_0x600001fb6300 .concat [ 4 4 4 4], LS_0x600001fb6300_0_0, LS_0x600001fb6300_0_4, LS_0x600001fb6300_0_8, LS_0x600001fb6300_0_12;
L_0x600001fb63a0 .concat [ 16 16 0 0], L_0x600001fb61c0, L_0x600001fb6300;
S_0x153f64560 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x153f6b6e0;
 .timescale 0 0;
P_0x600003bdf640 .param/l "col" 1 7 214, +C4<011>;
L_0x6000005aa060 .functor AND 1, v0x600001cf4bd0_0, L_0x600001fb64e0, C4<1>, C4<1>;
L_0x6000005a9c00 .functor AND 1, L_0x600001fb66c0, v0x600001cfb600_0, C4<1>, C4<1>;
L_0x6000005a97a0 .functor OR 1, L_0x600001fb6620, L_0x6000005a9c00, C4<0>, C4<0>;
L_0x6000005a9340 .functor AND 1, L_0x1480524a0, L_0x6000005a97a0, C4<1>, C4<1>;
L_0x6000005a8ee0 .functor AND 1, L_0x6000005a9340, L_0x600001fb6800, C4<1>, C4<1>;
v0x600001c80480_0 .net *"_ivl_0", 3 0, L_0x600001fb6440;  1 drivers
L_0x148052068 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001c80510_0 .net/2u *"_ivl_11", 2 0, L_0x148052068;  1 drivers
v0x600001c805a0_0 .net *"_ivl_13", 0 0, L_0x600001fb6620;  1 drivers
L_0x1480520b0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001c80630_0 .net/2u *"_ivl_15", 2 0, L_0x1480520b0;  1 drivers
v0x600001c806c0_0 .net *"_ivl_17", 0 0, L_0x600001fb66c0;  1 drivers
v0x600001c80750_0 .net *"_ivl_20", 0 0, L_0x6000005a9c00;  1 drivers
v0x600001c807e0_0 .net *"_ivl_22", 0 0, L_0x6000005a97a0;  1 drivers
v0x600001c80870_0 .net *"_ivl_24", 0 0, L_0x6000005a9340;  1 drivers
v0x600001c80900_0 .net *"_ivl_25", 31 0, L_0x600001fb6760;  1 drivers
L_0x1480520f8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001c80990_0 .net *"_ivl_28", 15 0, L_0x1480520f8;  1 drivers
L_0x148052140 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001c80a20_0 .net/2u *"_ivl_29", 31 0, L_0x148052140;  1 drivers
L_0x148051fd8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001c80ab0_0 .net *"_ivl_3", 1 0, L_0x148051fd8;  1 drivers
v0x600001c80b40_0 .net *"_ivl_31", 0 0, L_0x600001fb6800;  1 drivers
L_0x148052020 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600001c80bd0_0 .net/2u *"_ivl_4", 3 0, L_0x148052020;  1 drivers
v0x600001c80c60_0 .net *"_ivl_6", 0 0, L_0x600001fb64e0;  1 drivers
v0x600001c80cf0_0 .net "do_clear", 0 0, L_0x6000005a8ee0;  1 drivers
v0x600001c80d80_0 .net "load_weight", 0 0, L_0x6000005aa060;  1 drivers
v0x600001c80e10_0 .net "weight_in", 7 0, L_0x600001fb6580;  1 drivers
L_0x600001fb6440 .concat [ 2 2 0 0], v0x600001cf4b40_0, L_0x148051fd8;
L_0x600001fb64e0 .cmp/eq 4, L_0x600001fb6440, L_0x148052020;
L_0x600001fb6620 .cmp/eq 3, v0x600001c82d00_0, L_0x148052068;
L_0x600001fb66c0 .cmp/eq 3, v0x600001c82d00_0, L_0x1480520b0;
L_0x600001fb6760 .concat [ 16 16 0 0], v0x600001c82400_0, L_0x1480520f8;
L_0x600001fb6800 .cmp/eq 32, L_0x600001fb6760, L_0x148052140;
S_0x153f9c500 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x153f64560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000000a3a80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000000a3ac0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600001c878d0_0 .net *"_ivl_11", 0 0, L_0x600001fb6a80;  1 drivers
v0x600001c87960_0 .net *"_ivl_12", 15 0, L_0x600001fb6b20;  1 drivers
v0x600001c879f0_0 .net/s *"_ivl_4", 15 0, L_0x600001fb68a0;  1 drivers
v0x600001c87a80_0 .net/s *"_ivl_6", 15 0, L_0x600001fb6940;  1 drivers
v0x600001c87b10_0 .net/s "a_signed", 7 0, v0x600001c87cc0_0;  1 drivers
v0x600001c87ba0_0 .net "act_in", 7 0, v0x600001c866d0_0;  alias, 1 drivers
v0x600001c87c30_0 .var "act_out", 7 0;
v0x600001c87cc0_0 .var "act_reg", 7 0;
v0x600001c87d50_0 .net "clear_acc", 0 0, L_0x6000005a8ee0;  alias, 1 drivers
v0x600001c87de0_0 .net "clk", 0 0, v0x600001cf5710_0;  alias, 1 drivers
v0x600001c87e70_0 .net "enable", 0 0, L_0x6000005a0070;  alias, 1 drivers
v0x600001c87f00_0 .net "load_weight", 0 0, L_0x6000005aa060;  alias, 1 drivers
v0x600001c80000_0 .net/s "product", 15 0, L_0x600001fb69e0;  1 drivers
v0x600001c80090_0 .net/s "product_ext", 31 0, L_0x600001fb6bc0;  1 drivers
v0x600001c80120_0 .net "psum_in", 31 0, v0x600001c8ab50_0;  alias, 1 drivers
v0x600001c801b0_0 .var "psum_out", 31 0;
v0x600001c80240_0 .net "rst_n", 0 0, v0x600001cf60a0_0;  alias, 1 drivers
v0x600001c802d0_0 .net/s "w_signed", 7 0, v0x600001c803f0_0;  1 drivers
v0x600001c80360_0 .net "weight_in", 7 0, L_0x600001fb6580;  alias, 1 drivers
v0x600001c803f0_0 .var "weight_reg", 7 0;
L_0x600001fb68a0 .extend/s 16, v0x600001c87cc0_0;
L_0x600001fb6940 .extend/s 16, v0x600001c803f0_0;
L_0x600001fb69e0 .arith/mult 16, L_0x600001fb68a0, L_0x600001fb6940;
L_0x600001fb6a80 .part L_0x600001fb69e0, 15, 1;
LS_0x600001fb6b20_0_0 .concat [ 1 1 1 1], L_0x600001fb6a80, L_0x600001fb6a80, L_0x600001fb6a80, L_0x600001fb6a80;
LS_0x600001fb6b20_0_4 .concat [ 1 1 1 1], L_0x600001fb6a80, L_0x600001fb6a80, L_0x600001fb6a80, L_0x600001fb6a80;
LS_0x600001fb6b20_0_8 .concat [ 1 1 1 1], L_0x600001fb6a80, L_0x600001fb6a80, L_0x600001fb6a80, L_0x600001fb6a80;
LS_0x600001fb6b20_0_12 .concat [ 1 1 1 1], L_0x600001fb6a80, L_0x600001fb6a80, L_0x600001fb6a80, L_0x600001fb6a80;
L_0x600001fb6b20 .concat [ 4 4 4 4], LS_0x600001fb6b20_0_0, LS_0x600001fb6b20_0_4, LS_0x600001fb6b20_0_8, LS_0x600001fb6b20_0_12;
L_0x600001fb6bc0 .concat [ 16 16 0 0], L_0x600001fb69e0, L_0x600001fb6b20;
S_0x153f9ad50 .scope generate, "wire_col0[0]" "wire_col0[0]" 7 198, 7 198 0, S_0x153f84b50;
 .timescale 0 0;
P_0x600003bdf740 .param/l "row" 1 7 198, +C4<00>;
L_0x6000005a4930 .functor BUFZ 8, v0x600001c9abe0_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x153f9aec0 .scope generate, "wire_col0[1]" "wire_col0[1]" 7 198, 7 198 0, S_0x153f84b50;
 .timescale 0 0;
P_0x600003bdf7c0 .param/l "row" 1 7 198, +C4<01>;
L_0x6000005a47e0 .functor BUFZ 8, v0x600001c9aeb0_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x153f8dd20 .scope generate, "wire_col0[2]" "wire_col0[2]" 7 198, 7 198 0, S_0x153f84b50;
 .timescale 0 0;
P_0x600003bdf840 .param/l "row" 1 7 198, +C4<010>;
L_0x6000005a4850 .functor BUFZ 8, v0x600001c9b180_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x153f8de90 .scope generate, "wire_col0[3]" "wire_col0[3]" 7 198, 7 198 0, S_0x153f84b50;
 .timescale 0 0;
P_0x600003bdf8c0 .param/l "row" 1 7 198, +C4<011>;
L_0x6000005a4700 .functor BUFZ 8, v0x600001c9b450_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x153f8e000 .scope generate, "wire_output[0]" "wire_output[0]" 7 279, 7 279 0, S_0x153f84b50;
 .timescale 0 0;
P_0x600003bdf940 .param/l "col" 1 7 279, +C4<00>;
L_0x6000005af020 .functor BUFZ 32, v0x600001c9a880_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600001c80ea0_0 .net *"_ivl_2", 31 0, L_0x6000005af020;  1 drivers
S_0x153f8e170 .scope generate, "wire_output[1]" "wire_output[1]" 7 279, 7 279 0, S_0x153f84b50;
 .timescale 0 0;
P_0x600003bdf9c0 .param/l "col" 1 7 279, +C4<01>;
L_0x6000005aefb0 .functor BUFZ 32, v0x600001c9a9a0_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600001c80f30_0 .net *"_ivl_2", 31 0, L_0x6000005aefb0;  1 drivers
S_0x153f5d280 .scope generate, "wire_output[2]" "wire_output[2]" 7 279, 7 279 0, S_0x153f84b50;
 .timescale 0 0;
P_0x600003bdfa40 .param/l "col" 1 7 279, +C4<010>;
L_0x6000005aef40 .functor BUFZ 32, v0x600001c9aac0_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600001c80fc0_0 .net *"_ivl_2", 31 0, L_0x6000005aef40;  1 drivers
S_0x153f5d3f0 .scope generate, "wire_output[3]" "wire_output[3]" 7 279, 7 279 0, S_0x153f84b50;
 .timescale 0 0;
P_0x600003bdfac0 .param/l "col" 1 7 279, +C4<011>;
L_0x6000005aeed0 .functor BUFZ 32, L_0x6000005af480, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600001c81050_0 .net *"_ivl_2", 31 0, L_0x6000005aeed0;  1 drivers
S_0x153f5d560 .scope generate, "wire_psum_top[0]" "wire_psum_top[0]" 7 206, 7 206 0, S_0x153f84b50;
 .timescale 0 0;
P_0x600003bdfb40 .param/l "col" 1 7 206, +C4<00>;
S_0x153f5d6d0 .scope generate, "wire_psum_top[1]" "wire_psum_top[1]" 7 206, 7 206 0, S_0x153f84b50;
 .timescale 0 0;
P_0x600003bdfbc0 .param/l "col" 1 7 206, +C4<01>;
S_0x153f5e330 .scope generate, "wire_psum_top[2]" "wire_psum_top[2]" 7 206, 7 206 0, S_0x153f84b50;
 .timescale 0 0;
P_0x600003bdfc40 .param/l "col" 1 7 206, +C4<010>;
S_0x153f5e4a0 .scope generate, "wire_psum_top[3]" "wire_psum_top[3]" 7 206, 7 206 0, S_0x153f84b50;
 .timescale 0 0;
P_0x600003bdfcc0 .param/l "col" 1 7 206, +C4<011>;
S_0x153f5e810 .scope module, "sram_inst" "sram_subsystem" 4 480, 9 11 0, S_0x153f5f540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 20 "mxu_w_addr";
    .port_info 3 /INPUT 1 "mxu_w_re";
    .port_info 4 /OUTPUT 256 "mxu_w_rdata";
    .port_info 5 /OUTPUT 1 "mxu_w_ready";
    .port_info 6 /INPUT 20 "mxu_a_addr";
    .port_info 7 /INPUT 1 "mxu_a_re";
    .port_info 8 /OUTPUT 256 "mxu_a_rdata";
    .port_info 9 /OUTPUT 1 "mxu_a_ready";
    .port_info 10 /INPUT 20 "mxu_o_addr";
    .port_info 11 /INPUT 256 "mxu_o_wdata";
    .port_info 12 /INPUT 1 "mxu_o_we";
    .port_info 13 /OUTPUT 1 "mxu_o_ready";
    .port_info 14 /INPUT 20 "vpu_addr";
    .port_info 15 /INPUT 256 "vpu_wdata";
    .port_info 16 /INPUT 1 "vpu_we";
    .port_info 17 /INPUT 1 "vpu_re";
    .port_info 18 /OUTPUT 256 "vpu_rdata";
    .port_info 19 /OUTPUT 1 "vpu_ready";
    .port_info 20 /INPUT 20 "dma_addr";
    .port_info 21 /INPUT 256 "dma_wdata";
    .port_info 22 /INPUT 1 "dma_we";
    .port_info 23 /INPUT 1 "dma_re";
    .port_info 24 /OUTPUT 256 "dma_rdata";
    .port_info 25 /OUTPUT 1 "dma_ready";
P_0x153f94990 .param/l "ADDR_WIDTH" 0 9 15, +C4<00000000000000000000000000010100>;
P_0x153f949d0 .param/l "BANK_BITS" 1 9 69, +C4<00000000000000000000000000000010>;
P_0x153f94a10 .param/l "BANK_DEPTH" 0 9 13, +C4<00000000000000000000000100000000>;
P_0x153f94a50 .param/l "DATA_WIDTH" 0 9 14, +C4<00000000000000000000000100000000>;
P_0x153f94a90 .param/l "NUM_BANKS" 0 9 12, +C4<00000000000000000000000000000100>;
P_0x153f94ad0 .param/l "WORD_BITS" 1 9 70, +C4<00000000000000000000000000001000>;
L_0x6000005a0e70 .functor BUFZ 256, v0x600001cfd7a0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000005a0ee0 .functor BUFZ 256, v0x600001cfe2e0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000005a0f50 .functor BUFZ 256, v0x600001cfd0e0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x600001cfc6c0_0 .var/i "b", 31 0;
v0x600001cfc750 .array "bank_addr", 3 0, 7 0;
v0x600001cfc7e0_0 .net "bank_dma", 1 0, L_0x600001fb28a0;  1 drivers
v0x600001cfc870_0 .var "bank_dma_d", 1 0;
v0x600001cfc900_0 .net "bank_mxu_a", 1 0, L_0x600001fb26c0;  1 drivers
v0x600001cfc990_0 .var "bank_mxu_a_d", 1 0;
v0x600001cfca20_0 .net "bank_mxu_o", 1 0, L_0x600001fb2760;  1 drivers
v0x600001cfcab0_0 .net "bank_mxu_w", 1 0, L_0x600001fb2620;  1 drivers
v0x600001cfcb40_0 .var "bank_mxu_w_d", 1 0;
v0x600001cfcbd0 .array "bank_rdata", 3 0;
v0x600001cfcbd0_0 .net v0x600001cfcbd0 0, 255 0, v0x600001c832a0_0; 1 drivers
v0x600001cfcbd0_1 .net v0x600001cfcbd0 1, 255 0, v0x600001c837b0_0; 1 drivers
v0x600001cfcbd0_2 .net v0x600001cfcbd0 2, 255 0, v0x600001c83cc0_0; 1 drivers
v0x600001cfcbd0_3 .net v0x600001cfcbd0 3, 255 0, v0x600001cfc240_0; 1 drivers
v0x600001cfcc60_0 .var "bank_re", 3 0;
v0x600001cfccf0_0 .net "bank_vpu", 1 0, L_0x600001fb2800;  1 drivers
v0x600001cfcd80_0 .var "bank_vpu_d", 1 0;
v0x600001cfce10 .array "bank_wdata", 3 0, 255 0;
v0x600001cfcea0_0 .var "bank_we", 3 0;
v0x600001cfcf30_0 .net "clk", 0 0, v0x600001cf5710_0;  alias, 1 drivers
v0x600001cfcfc0_0 .net "dma_addr", 19 0, v0x600001c9f210_0;  alias, 1 drivers
v0x600001cfd050_0 .net "dma_rdata", 255 0, L_0x6000005a0f50;  alias, 1 drivers
v0x600001cfd0e0_0 .var "dma_rdata_reg", 255 0;
v0x600001cfd170_0 .net "dma_re", 0 0, L_0x6000005a0930;  alias, 1 drivers
v0x600001cfd200_0 .net "dma_ready", 0 0, L_0x600001fb2ee0;  alias, 1 drivers
v0x600001cfd290_0 .net "dma_wdata", 255 0, L_0x6000005a0850;  alias, 1 drivers
v0x600001cfd320_0 .net "dma_we", 0 0, L_0x6000005a08c0;  alias, 1 drivers
v0x600001cfd3b0_0 .var "grant_dma", 3 0;
v0x600001cfd440_0 .var "grant_mxu_a", 3 0;
v0x600001cfd4d0_0 .var "grant_mxu_o", 3 0;
v0x600001cfd560_0 .var "grant_mxu_w", 3 0;
v0x600001cfd5f0_0 .var "grant_vpu", 3 0;
v0x600001cfd680_0 .net "mxu_a_addr", 19 0, L_0x600001fb7980;  alias, 1 drivers
v0x600001cfd710_0 .net "mxu_a_rdata", 255 0, L_0x6000005a0e70;  alias, 1 drivers
v0x600001cfd7a0_0 .var "mxu_a_rdata_reg", 255 0;
v0x600001cfd830_0 .net "mxu_a_re", 0 0, L_0x600001fb7a20;  alias, 1 drivers
v0x600001cfd8c0_0 .net "mxu_a_ready", 0 0, L_0x600001fb2da0;  alias, 1 drivers
v0x600001cfd950_0 .net "mxu_o_addr", 19 0, L_0x600001fb7c00;  alias, 1 drivers
v0x600001cfd9e0_0 .net "mxu_o_ready", 0 0, L_0x600001fb2e40;  alias, 1 drivers
v0x600001cfda70_0 .net "mxu_o_wdata", 255 0, L_0x600001fb7de0;  alias, 1 drivers
v0x600001cfdb00_0 .net "mxu_o_we", 0 0, L_0x6000005a0310;  alias, 1 drivers
v0x600001cfdb90_0 .net "mxu_w_addr", 19 0, L_0x600001fb7700;  alias, 1 drivers
v0x600001cfdc20_0 .net "mxu_w_rdata", 255 0, v0x600001cfdcb0_0;  alias, 1 drivers
v0x600001cfdcb0_0 .var "mxu_w_rdata_reg", 255 0;
v0x600001cfdd40_0 .net "mxu_w_re", 0 0, L_0x600001fb77a0;  alias, 1 drivers
v0x600001cfddd0_0 .net "mxu_w_ready", 0 0, L_0x600001fb2c60;  alias, 1 drivers
v0x600001cfde60_0 .var "req_dma", 3 0;
v0x600001cfdef0_0 .var "req_mxu_a", 3 0;
v0x600001cfdf80_0 .var "req_mxu_o", 3 0;
v0x600001cfe010_0 .var "req_mxu_w", 3 0;
v0x600001cfe0a0_0 .var "req_vpu", 3 0;
v0x600001cfe130_0 .net "rst_n", 0 0, v0x600001cf60a0_0;  alias, 1 drivers
v0x600001cfe1c0_0 .net "vpu_addr", 19 0, v0x600001cff8d0_0;  alias, 1 drivers
v0x600001cfe250_0 .net "vpu_rdata", 255 0, L_0x6000005a0ee0;  alias, 1 drivers
v0x600001cfe2e0_0 .var "vpu_rdata_reg", 255 0;
v0x600001cfe370_0 .net "vpu_re", 0 0, L_0x6000005a0700;  alias, 1 drivers
v0x600001cfe400_0 .net "vpu_ready", 0 0, L_0x600001fb2d00;  alias, 1 drivers
v0x600001cfe490_0 .net "vpu_wdata", 255 0, L_0x6000005a0620;  alias, 1 drivers
v0x600001cfe520_0 .net "vpu_we", 0 0, L_0x6000005a0690;  alias, 1 drivers
v0x600001cfe5b0_0 .net "word_dma", 7 0, L_0x600001fb2bc0;  1 drivers
v0x600001cfe640_0 .net "word_mxu_a", 7 0, L_0x600001fb29e0;  1 drivers
v0x600001cfe6d0_0 .net "word_mxu_o", 7 0, L_0x600001fb2a80;  1 drivers
v0x600001cfe760_0 .net "word_mxu_w", 7 0, L_0x600001fb2940;  1 drivers
v0x600001cfe7f0_0 .net "word_vpu", 7 0, L_0x600001fb2b20;  1 drivers
E_0x600003bd8480/0 .event anyedge, v0x600001cfcb40_0, v0x600001c832a0_0, v0x600001c837b0_0, v0x600001c83cc0_0;
E_0x600003bd8480/1 .event anyedge, v0x600001cfc240_0, v0x600001cfc990_0, v0x600001cfcd80_0, v0x600001cfc870_0;
E_0x600003bd8480 .event/or E_0x600003bd8480/0, E_0x600003bd8480/1;
E_0x600003bd8500/0 .event anyedge, v0x600001cfe010_0, v0x600001cfdef0_0, v0x600001cfdf80_0, v0x600001cfe0a0_0;
E_0x600003bd8500/1 .event anyedge, v0x600001cfde60_0, v0x600001cfd560_0, v0x600001cfe760_0, v0x600001cfd440_0;
E_0x600003bd8500/2 .event anyedge, v0x600001cfe640_0, v0x600001cfd4d0_0, v0x600001cfe6d0_0, v0x600001cfda70_0;
E_0x600003bd8500/3 .event anyedge, v0x600001cfd5f0_0, v0x600001cfe7f0_0, v0x600001cfe490_0, v0x600001cfe520_0;
E_0x600003bd8500/4 .event anyedge, v0x600001cfe370_0, v0x600001cfd3b0_0, v0x600001cfe5b0_0, v0x600001c9f4e0_0;
E_0x600003bd8500/5 .event anyedge, v0x600001c9f600_0, v0x600001c9f330_0;
E_0x600003bd8500 .event/or E_0x600003bd8500/0, E_0x600003bd8500/1, E_0x600003bd8500/2, E_0x600003bd8500/3, E_0x600003bd8500/4, E_0x600003bd8500/5;
E_0x600003bd8540/0 .event anyedge, v0x600001cfdd40_0, v0x600001cfcab0_0, v0x600001cfd830_0, v0x600001cfc900_0;
E_0x600003bd8540/1 .event anyedge, v0x600001cfdb00_0, v0x600001cfca20_0, v0x600001cfe520_0, v0x600001cfe370_0;
E_0x600003bd8540/2 .event anyedge, v0x600001cfccf0_0, v0x600001c9f600_0, v0x600001c9f330_0, v0x600001cfc7e0_0;
E_0x600003bd8540 .event/or E_0x600003bd8540/0, E_0x600003bd8540/1, E_0x600003bd8540/2;
L_0x600001fb2120 .part v0x600001cfcea0_0, 0, 1;
L_0x600001fb21c0 .part v0x600001cfcc60_0, 0, 1;
L_0x600001fb2260 .part v0x600001cfcea0_0, 1, 1;
L_0x600001fb2300 .part v0x600001cfcc60_0, 1, 1;
L_0x600001fb23a0 .part v0x600001cfcea0_0, 2, 1;
L_0x600001fb2440 .part v0x600001cfcc60_0, 2, 1;
L_0x600001fb24e0 .part v0x600001cfcea0_0, 3, 1;
L_0x600001fb2580 .part v0x600001cfcc60_0, 3, 1;
L_0x600001fb2620 .ufunc/vec4 TD_tb_e2e_multi_gemm.dut.sram_inst.get_bank, 2, L_0x600001fb7700 (v0x600001cfc480_0) S_0x153f8f610;
L_0x600001fb26c0 .ufunc/vec4 TD_tb_e2e_multi_gemm.dut.sram_inst.get_bank, 2, L_0x600001fb7980 (v0x600001cfc480_0) S_0x153f8f610;
L_0x600001fb2760 .ufunc/vec4 TD_tb_e2e_multi_gemm.dut.sram_inst.get_bank, 2, L_0x600001fb7c00 (v0x600001cfc480_0) S_0x153f8f610;
L_0x600001fb2800 .ufunc/vec4 TD_tb_e2e_multi_gemm.dut.sram_inst.get_bank, 2, v0x600001cff8d0_0 (v0x600001cfc480_0) S_0x153f8f610;
L_0x600001fb28a0 .ufunc/vec4 TD_tb_e2e_multi_gemm.dut.sram_inst.get_bank, 2, v0x600001c9f210_0 (v0x600001cfc480_0) S_0x153f8f610;
L_0x600001fb2940 .ufunc/vec4 TD_tb_e2e_multi_gemm.dut.sram_inst.get_word, 8, L_0x600001fb7700 (v0x600001cfc5a0_0) S_0x153f8f780;
L_0x600001fb29e0 .ufunc/vec4 TD_tb_e2e_multi_gemm.dut.sram_inst.get_word, 8, L_0x600001fb7980 (v0x600001cfc5a0_0) S_0x153f8f780;
L_0x600001fb2a80 .ufunc/vec4 TD_tb_e2e_multi_gemm.dut.sram_inst.get_word, 8, L_0x600001fb7c00 (v0x600001cfc5a0_0) S_0x153f8f780;
L_0x600001fb2b20 .ufunc/vec4 TD_tb_e2e_multi_gemm.dut.sram_inst.get_word, 8, v0x600001cff8d0_0 (v0x600001cfc5a0_0) S_0x153f8f780;
L_0x600001fb2bc0 .ufunc/vec4 TD_tb_e2e_multi_gemm.dut.sram_inst.get_word, 8, v0x600001c9f210_0 (v0x600001cfc5a0_0) S_0x153f8f780;
L_0x600001fb2c60 .part/v v0x600001cfd560_0, L_0x600001fb2620, 1;
L_0x600001fb2da0 .part/v v0x600001cfd440_0, L_0x600001fb26c0, 1;
L_0x600001fb2e40 .part/v v0x600001cfd4d0_0, L_0x600001fb2760, 1;
L_0x600001fb2d00 .part/v v0x600001cfd5f0_0, L_0x600001fb2800, 1;
L_0x600001fb2ee0 .part/v v0x600001cfd3b0_0, L_0x600001fb28a0, 1;
S_0x153f94b10 .scope generate, "bank_gen[0]" "bank_gen[0]" 9 184, 9 184 0, S_0x153f5e810;
 .timescale 0 0;
P_0x600003bd8580 .param/l "i" 1 9 184, +C4<00>;
S_0x153f8ec00 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x153f94b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x6000000a2f80 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x6000000a2fc0 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x600001cfc750_0 .array/port v0x600001cfc750, 0;
v0x600001c83060_0 .net "addr", 7 0, v0x600001cfc750_0;  1 drivers
v0x600001c830f0_0 .net "clk", 0 0, v0x600001cf5710_0;  alias, 1 drivers
v0x600001c83180_0 .var/i "i", 31 0;
v0x600001c83210 .array "mem", 255 0, 255 0;
v0x600001c832a0_0 .var "rdata", 255 0;
v0x600001c83330_0 .net "re", 0 0, L_0x600001fb21c0;  1 drivers
v0x600001cfce10_0 .array/port v0x600001cfce10, 0;
v0x600001c833c0_0 .net "wdata", 255 0, v0x600001cfce10_0;  1 drivers
v0x600001c83450_0 .net "we", 0 0, L_0x600001fb2120;  1 drivers
E_0x600003bd8680 .event posedge, v0x600001c9e760_0;
S_0x153f8ed70 .scope generate, "bank_gen[1]" "bank_gen[1]" 9 184, 9 184 0, S_0x153f5e810;
 .timescale 0 0;
P_0x600003bd8700 .param/l "i" 1 9 184, +C4<01>;
S_0x153f8eee0 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x153f8ed70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x6000000a3b00 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x6000000a3b40 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x600001cfc750_1 .array/port v0x600001cfc750, 1;
v0x600001c83570_0 .net "addr", 7 0, v0x600001cfc750_1;  1 drivers
v0x600001c83600_0 .net "clk", 0 0, v0x600001cf5710_0;  alias, 1 drivers
v0x600001c83690_0 .var/i "i", 31 0;
v0x600001c83720 .array "mem", 255 0, 255 0;
v0x600001c837b0_0 .var "rdata", 255 0;
v0x600001c83840_0 .net "re", 0 0, L_0x600001fb2300;  1 drivers
v0x600001cfce10_1 .array/port v0x600001cfce10, 1;
v0x600001c838d0_0 .net "wdata", 255 0, v0x600001cfce10_1;  1 drivers
v0x600001c83960_0 .net "we", 0 0, L_0x600001fb2260;  1 drivers
S_0x153f8f050 .scope generate, "bank_gen[2]" "bank_gen[2]" 9 184, 9 184 0, S_0x153f5e810;
 .timescale 0 0;
P_0x600003bd8840 .param/l "i" 1 9 184, +C4<010>;
S_0x153f8f1c0 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x153f8f050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x6000000a3b80 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x6000000a3bc0 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x600001cfc750_2 .array/port v0x600001cfc750, 2;
v0x600001c83a80_0 .net "addr", 7 0, v0x600001cfc750_2;  1 drivers
v0x600001c83b10_0 .net "clk", 0 0, v0x600001cf5710_0;  alias, 1 drivers
v0x600001c83ba0_0 .var/i "i", 31 0;
v0x600001c83c30 .array "mem", 255 0, 255 0;
v0x600001c83cc0_0 .var "rdata", 255 0;
v0x600001c83d50_0 .net "re", 0 0, L_0x600001fb2440;  1 drivers
v0x600001cfce10_2 .array/port v0x600001cfce10, 2;
v0x600001c83de0_0 .net "wdata", 255 0, v0x600001cfce10_2;  1 drivers
v0x600001c83e70_0 .net "we", 0 0, L_0x600001fb23a0;  1 drivers
S_0x153f8f330 .scope generate, "bank_gen[3]" "bank_gen[3]" 9 184, 9 184 0, S_0x153f5e810;
 .timescale 0 0;
P_0x600003bd8980 .param/l "i" 1 9 184, +C4<011>;
S_0x153f8f4a0 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x153f8f330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x6000000a3c00 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x6000000a3c40 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x600001cfc750_3 .array/port v0x600001cfc750, 3;
v0x600001cfc000_0 .net "addr", 7 0, v0x600001cfc750_3;  1 drivers
v0x600001cfc090_0 .net "clk", 0 0, v0x600001cf5710_0;  alias, 1 drivers
v0x600001cfc120_0 .var/i "i", 31 0;
v0x600001cfc1b0 .array "mem", 255 0, 255 0;
v0x600001cfc240_0 .var "rdata", 255 0;
v0x600001cfc2d0_0 .net "re", 0 0, L_0x600001fb2580;  1 drivers
v0x600001cfce10_3 .array/port v0x600001cfce10, 3;
v0x600001cfc360_0 .net "wdata", 255 0, v0x600001cfce10_3;  1 drivers
v0x600001cfc3f0_0 .net "we", 0 0, L_0x600001fb24e0;  1 drivers
S_0x153f8f610 .scope function.vec4.s2, "get_bank" "get_bank" 9 73, 9 73 0, S_0x153f5e810;
 .timescale 0 0;
v0x600001cfc480_0 .var "addr", 19 0;
; Variable get_bank is vec4 return value of scope S_0x153f8f610
TD_tb_e2e_multi_gemm.dut.sram_inst.get_bank ;
    %load/vec4 v0x600001cfc480_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x600001cfc480_0;
    %parti/s 2, 8, 5;
    %xor;
    %ret/vec4 0, 0, 2;  Assign to get_bank (store_vec4_to_lval)
    %end;
S_0x153f8f780 .scope function.vec4.s8, "get_word" "get_word" 9 81, 9 81 0, S_0x153f5e810;
 .timescale 0 0;
v0x600001cfc5a0_0 .var "addr", 19 0;
; Variable get_word is vec4 return value of scope S_0x153f8f780
TD_tb_e2e_multi_gemm.dut.sram_inst.get_word ;
    %load/vec4 v0x600001cfc5a0_0;
    %parti/s 8, 2, 3;
    %ret/vec4 0, 0, 8;  Assign to get_word (store_vec4_to_lval)
    %end;
S_0x153f8faf0 .scope module, "vpu_inst" "vector_unit" 4 407, 10 17 0, S_0x153f5f540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
P_0x154809800 .param/l "DATA_WIDTH" 0 10 19, +C4<00000000000000000000000000010000>;
P_0x154809840 .param/l "LANES" 0 10 18, +C4<00000000000000000000000000010000>;
P_0x154809880 .param/l "REDUCE_STAGES" 1 10 181, +C4<00000000000000000000000000000100>;
P_0x1548098c0 .param/l "SRAM_ADDR_W" 0 10 21, +C4<00000000000000000000000000010100>;
P_0x154809900 .param/l "S_DECODE" 1 10 92, C4<001>;
P_0x154809940 .param/l "S_DONE" 1 10 97, C4<110>;
P_0x154809980 .param/l "S_EXECUTE" 1 10 93, C4<010>;
P_0x1548099c0 .param/l "S_IDLE" 1 10 91, C4<000>;
P_0x154809a00 .param/l "S_MEM_WAIT" 1 10 94, C4<011>;
P_0x154809a40 .param/l "S_REDUCE" 1 10 95, C4<100>;
P_0x154809a80 .param/l "S_WRITEBACK" 1 10 96, C4<101>;
P_0x154809ac0 .param/l "VOP_ADD" 1 10 59, C4<00000001>;
P_0x154809b00 .param/l "VOP_BCAST" 1 10 73, C4<00110010>;
P_0x154809b40 .param/l "VOP_GELU" 1 10 64, C4<00010001>;
P_0x154809b80 .param/l "VOP_LOAD" 1 10 71, C4<00110000>;
P_0x154809bc0 .param/l "VOP_MADD" 1 10 62, C4<00000100>;
P_0x154809c00 .param/l "VOP_MAX" 1 10 69, C4<00100001>;
P_0x154809c40 .param/l "VOP_MIN" 1 10 70, C4<00100010>;
P_0x154809c80 .param/l "VOP_MOV" 1 10 74, C4<00110011>;
P_0x154809cc0 .param/l "VOP_MUL" 1 10 61, C4<00000011>;
P_0x154809d00 .param/l "VOP_RELU" 1 10 63, C4<00010000>;
P_0x154809d40 .param/l "VOP_SIGMOID" 1 10 66, C4<00010011>;
P_0x154809d80 .param/l "VOP_SILU" 1 10 65, C4<00010010>;
P_0x154809dc0 .param/l "VOP_STORE" 1 10 72, C4<00110001>;
P_0x154809e00 .param/l "VOP_SUB" 1 10 60, C4<00000010>;
P_0x154809e40 .param/l "VOP_SUM" 1 10 68, C4<00100000>;
P_0x154809e80 .param/l "VOP_TANH" 1 10 67, C4<00010100>;
P_0x154809ec0 .param/l "VOP_ZERO" 1 10 75, C4<00110100>;
P_0x154809f00 .param/l "VREG_COUNT" 0 10 20, +C4<00000000000000000000000000100000>;
L_0x6000005a0460 .functor BUFZ 256, L_0x600001fb17c0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000005a04d0 .functor BUFZ 256, L_0x600001fb1900, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000005a0540 .functor BUFZ 1, v0x600001cff180_0, C4<0>, C4<0>, C4<0>;
L_0x6000005a0620 .functor BUFZ 256, v0x600001cffc30_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000005a0690 .functor BUFZ 1, v0x600001cffd50_0, C4<0>, C4<0>, C4<0>;
L_0x6000005a0700 .functor BUFZ 1, v0x600001cffa80_0, C4<0>, C4<0>, C4<0>;
v0x600001cfe880_0 .net *"_ivl_48", 255 0, L_0x600001fb17c0;  1 drivers
v0x600001cfe910_0 .net *"_ivl_50", 6 0, L_0x600001fb1860;  1 drivers
L_0x148052848 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001cfe9a0_0 .net *"_ivl_53", 1 0, L_0x148052848;  1 drivers
v0x600001cfea30_0 .net *"_ivl_56", 255 0, L_0x600001fb1900;  1 drivers
v0x600001cfeac0_0 .net *"_ivl_58", 6 0, L_0x600001fb19a0;  1 drivers
L_0x148052890 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001cfeb50_0 .net *"_ivl_61", 1 0, L_0x148052890;  1 drivers
L_0x1480528d8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001cfebe0_0 .net/2u *"_ivl_64", 2 0, L_0x1480528d8;  1 drivers
v0x600001cfec70_0 .var "addr_reg", 19 0;
v0x600001cfed00_0 .var "alu_result", 255 0;
v0x600001cfed90_0 .net "clk", 0 0, v0x600001cf5710_0;  alias, 1 drivers
v0x600001cfee20_0 .net "cmd", 127 0, v0x600001c9a5b0_0;  alias, 1 drivers
v0x600001cfeeb0_0 .net "cmd_done", 0 0, L_0x6000005a0540;  alias, 1 drivers
v0x600001cfef40_0 .net "cmd_ready", 0 0, L_0x600001fb1a40;  alias, 1 drivers
v0x600001cfefd0_0 .var "cmd_reg", 127 0;
v0x600001cff060_0 .net "cmd_valid", 0 0, L_0x6000005a4e70;  alias, 1 drivers
v0x600001cff0f0_0 .net "count", 15 0, L_0x600001fb1720;  1 drivers
v0x600001cff180_0 .var "done_reg", 0 0;
v0x600001cff210_0 .var "elem_count", 15 0;
v0x600001cff2a0_0 .net "imm", 15 0, L_0x600001fb15e0;  1 drivers
v0x600001cff330_0 .var/i "lane", 31 0;
v0x600001cff3c0 .array "lane_a", 15 0;
v0x600001cff3c0_0 .net v0x600001cff3c0 0, 15 0, L_0x600001fb7f20; 1 drivers
v0x600001cff3c0_1 .net v0x600001cff3c0 1, 15 0, L_0x600001fb0000; 1 drivers
v0x600001cff3c0_2 .net v0x600001cff3c0 2, 15 0, L_0x600001fb0140; 1 drivers
v0x600001cff3c0_3 .net v0x600001cff3c0 3, 15 0, L_0x600001fb0280; 1 drivers
v0x600001cff3c0_4 .net v0x600001cff3c0 4, 15 0, L_0x600001fb03c0; 1 drivers
v0x600001cff3c0_5 .net v0x600001cff3c0 5, 15 0, L_0x600001fb0500; 1 drivers
v0x600001cff3c0_6 .net v0x600001cff3c0 6, 15 0, L_0x600001fb0640; 1 drivers
v0x600001cff3c0_7 .net v0x600001cff3c0 7, 15 0, L_0x600001fb0780; 1 drivers
v0x600001cff3c0_8 .net v0x600001cff3c0 8, 15 0, L_0x600001fb08c0; 1 drivers
v0x600001cff3c0_9 .net v0x600001cff3c0 9, 15 0, L_0x600001fb0a00; 1 drivers
v0x600001cff3c0_10 .net v0x600001cff3c0 10, 15 0, L_0x600001fb0be0; 1 drivers
v0x600001cff3c0_11 .net v0x600001cff3c0 11, 15 0, L_0x600001fb0c80; 1 drivers
v0x600001cff3c0_12 .net v0x600001cff3c0 12, 15 0, L_0x600001fb0dc0; 1 drivers
v0x600001cff3c0_13 .net v0x600001cff3c0 13, 15 0, L_0x600001fb0f00; 1 drivers
v0x600001cff3c0_14 .net v0x600001cff3c0 14, 15 0, L_0x600001fb1040; 1 drivers
v0x600001cff3c0_15 .net v0x600001cff3c0 15, 15 0, L_0x600001fb1180; 1 drivers
v0x600001cff450 .array "lane_b", 15 0;
v0x600001cff450_0 .net v0x600001cff450 0, 15 0, L_0x600001fbc640; 1 drivers
v0x600001cff450_1 .net v0x600001cff450 1, 15 0, L_0x600001fb00a0; 1 drivers
v0x600001cff450_2 .net v0x600001cff450 2, 15 0, L_0x600001fb01e0; 1 drivers
v0x600001cff450_3 .net v0x600001cff450 3, 15 0, L_0x600001fb0320; 1 drivers
v0x600001cff450_4 .net v0x600001cff450 4, 15 0, L_0x600001fb0460; 1 drivers
v0x600001cff450_5 .net v0x600001cff450 5, 15 0, L_0x600001fb05a0; 1 drivers
v0x600001cff450_6 .net v0x600001cff450 6, 15 0, L_0x600001fb06e0; 1 drivers
v0x600001cff450_7 .net v0x600001cff450 7, 15 0, L_0x600001fb0820; 1 drivers
v0x600001cff450_8 .net v0x600001cff450 8, 15 0, L_0x600001fb0960; 1 drivers
v0x600001cff450_9 .net v0x600001cff450 9, 15 0, L_0x600001fb0b40; 1 drivers
v0x600001cff450_10 .net v0x600001cff450 10, 15 0, L_0x600001fb0aa0; 1 drivers
v0x600001cff450_11 .net v0x600001cff450 11, 15 0, L_0x600001fb0d20; 1 drivers
v0x600001cff450_12 .net v0x600001cff450 12, 15 0, L_0x600001fb0e60; 1 drivers
v0x600001cff450_13 .net v0x600001cff450 13, 15 0, L_0x600001fb0fa0; 1 drivers
v0x600001cff450_14 .net v0x600001cff450 14, 15 0, L_0x600001fb10e0; 1 drivers
v0x600001cff450_15 .net v0x600001cff450 15, 15 0, L_0x600001fb1220; 1 drivers
v0x600001cff4e0 .array "lane_result", 15 0, 15 0;
v0x600001cff570_0 .net "mem_addr", 19 0, L_0x600001fb1680;  1 drivers
v0x600001cff600_0 .net "opcode", 7 0, L_0x600001fb12c0;  1 drivers
v0x600001cff690_0 .var "reduce_result", 15 0;
v0x600001cff720 .array "reduce_tree", 79 0, 15 0;
v0x600001cff7b0_0 .net "rst_n", 0 0, v0x600001cf60a0_0;  alias, 1 drivers
v0x600001cff840_0 .net "sram_addr", 19 0, v0x600001cff8d0_0;  alias, 1 drivers
v0x600001cff8d0_0 .var "sram_addr_reg", 19 0;
v0x600001cff960_0 .net "sram_rdata", 255 0, L_0x6000005a0ee0;  alias, 1 drivers
v0x600001cff9f0_0 .net "sram_re", 0 0, L_0x6000005a0700;  alias, 1 drivers
v0x600001cffa80_0 .var "sram_re_reg", 0 0;
v0x600001cffb10_0 .net "sram_ready", 0 0, L_0x600001fb2d00;  alias, 1 drivers
v0x600001cffba0_0 .net "sram_wdata", 255 0, L_0x6000005a0620;  alias, 1 drivers
v0x600001cffc30_0 .var "sram_wdata_reg", 255 0;
v0x600001cffcc0_0 .net "sram_we", 0 0, L_0x6000005a0690;  alias, 1 drivers
v0x600001cffd50_0 .var "sram_we_reg", 0 0;
v0x600001cffde0_0 .var/i "stage", 31 0;
v0x600001cffe70_0 .var "state", 2 0;
v0x600001cfff00_0 .net "subop", 7 0, L_0x600001fb1360;  1 drivers
v0x600001cf8000_0 .net "vd", 4 0, L_0x600001fb1400;  1 drivers
v0x600001cf8090 .array "vrf", 31 0, 255 0;
v0x600001cf8120_0 .net "vs1", 4 0, L_0x600001fb14a0;  1 drivers
v0x600001cf81b0_0 .net "vs1_data", 255 0, L_0x6000005a0460;  1 drivers
v0x600001cf8240_0 .net "vs2", 4 0, L_0x600001fb1540;  1 drivers
v0x600001cf82d0_0 .net "vs2_data", 255 0, L_0x6000005a04d0;  1 drivers
E_0x600003bd9280/0 .event anyedge, v0x600001cff3c0_0, v0x600001cff3c0_1, v0x600001cff3c0_2, v0x600001cff3c0_3;
E_0x600003bd9280/1 .event anyedge, v0x600001cff3c0_4, v0x600001cff3c0_5, v0x600001cff3c0_6, v0x600001cff3c0_7;
E_0x600003bd9280/2 .event anyedge, v0x600001cff3c0_8, v0x600001cff3c0_9, v0x600001cff3c0_10, v0x600001cff3c0_11;
E_0x600003bd9280/3 .event anyedge, v0x600001cff3c0_12, v0x600001cff3c0_13, v0x600001cff3c0_14, v0x600001cff3c0_15;
v0x600001cff720_0 .array/port v0x600001cff720, 0;
v0x600001cff720_1 .array/port v0x600001cff720, 1;
v0x600001cff720_2 .array/port v0x600001cff720, 2;
E_0x600003bd9280/4 .event anyedge, v0x600001cfff00_0, v0x600001cff720_0, v0x600001cff720_1, v0x600001cff720_2;
v0x600001cff720_3 .array/port v0x600001cff720, 3;
v0x600001cff720_4 .array/port v0x600001cff720, 4;
v0x600001cff720_5 .array/port v0x600001cff720, 5;
v0x600001cff720_6 .array/port v0x600001cff720, 6;
E_0x600003bd9280/5 .event anyedge, v0x600001cff720_3, v0x600001cff720_4, v0x600001cff720_5, v0x600001cff720_6;
v0x600001cff720_7 .array/port v0x600001cff720, 7;
v0x600001cff720_8 .array/port v0x600001cff720, 8;
v0x600001cff720_9 .array/port v0x600001cff720, 9;
v0x600001cff720_10 .array/port v0x600001cff720, 10;
E_0x600003bd9280/6 .event anyedge, v0x600001cff720_7, v0x600001cff720_8, v0x600001cff720_9, v0x600001cff720_10;
v0x600001cff720_11 .array/port v0x600001cff720, 11;
v0x600001cff720_12 .array/port v0x600001cff720, 12;
v0x600001cff720_13 .array/port v0x600001cff720, 13;
v0x600001cff720_14 .array/port v0x600001cff720, 14;
E_0x600003bd9280/7 .event anyedge, v0x600001cff720_11, v0x600001cff720_12, v0x600001cff720_13, v0x600001cff720_14;
v0x600001cff720_15 .array/port v0x600001cff720, 15;
v0x600001cff720_16 .array/port v0x600001cff720, 16;
v0x600001cff720_17 .array/port v0x600001cff720, 17;
v0x600001cff720_18 .array/port v0x600001cff720, 18;
E_0x600003bd9280/8 .event anyedge, v0x600001cff720_15, v0x600001cff720_16, v0x600001cff720_17, v0x600001cff720_18;
v0x600001cff720_19 .array/port v0x600001cff720, 19;
v0x600001cff720_20 .array/port v0x600001cff720, 20;
v0x600001cff720_21 .array/port v0x600001cff720, 21;
v0x600001cff720_22 .array/port v0x600001cff720, 22;
E_0x600003bd9280/9 .event anyedge, v0x600001cff720_19, v0x600001cff720_20, v0x600001cff720_21, v0x600001cff720_22;
v0x600001cff720_23 .array/port v0x600001cff720, 23;
v0x600001cff720_24 .array/port v0x600001cff720, 24;
v0x600001cff720_25 .array/port v0x600001cff720, 25;
v0x600001cff720_26 .array/port v0x600001cff720, 26;
E_0x600003bd9280/10 .event anyedge, v0x600001cff720_23, v0x600001cff720_24, v0x600001cff720_25, v0x600001cff720_26;
v0x600001cff720_27 .array/port v0x600001cff720, 27;
v0x600001cff720_28 .array/port v0x600001cff720, 28;
v0x600001cff720_29 .array/port v0x600001cff720, 29;
v0x600001cff720_30 .array/port v0x600001cff720, 30;
E_0x600003bd9280/11 .event anyedge, v0x600001cff720_27, v0x600001cff720_28, v0x600001cff720_29, v0x600001cff720_30;
v0x600001cff720_31 .array/port v0x600001cff720, 31;
v0x600001cff720_32 .array/port v0x600001cff720, 32;
v0x600001cff720_33 .array/port v0x600001cff720, 33;
v0x600001cff720_34 .array/port v0x600001cff720, 34;
E_0x600003bd9280/12 .event anyedge, v0x600001cff720_31, v0x600001cff720_32, v0x600001cff720_33, v0x600001cff720_34;
v0x600001cff720_35 .array/port v0x600001cff720, 35;
v0x600001cff720_36 .array/port v0x600001cff720, 36;
v0x600001cff720_37 .array/port v0x600001cff720, 37;
v0x600001cff720_38 .array/port v0x600001cff720, 38;
E_0x600003bd9280/13 .event anyedge, v0x600001cff720_35, v0x600001cff720_36, v0x600001cff720_37, v0x600001cff720_38;
v0x600001cff720_39 .array/port v0x600001cff720, 39;
v0x600001cff720_40 .array/port v0x600001cff720, 40;
v0x600001cff720_41 .array/port v0x600001cff720, 41;
v0x600001cff720_42 .array/port v0x600001cff720, 42;
E_0x600003bd9280/14 .event anyedge, v0x600001cff720_39, v0x600001cff720_40, v0x600001cff720_41, v0x600001cff720_42;
v0x600001cff720_43 .array/port v0x600001cff720, 43;
v0x600001cff720_44 .array/port v0x600001cff720, 44;
v0x600001cff720_45 .array/port v0x600001cff720, 45;
v0x600001cff720_46 .array/port v0x600001cff720, 46;
E_0x600003bd9280/15 .event anyedge, v0x600001cff720_43, v0x600001cff720_44, v0x600001cff720_45, v0x600001cff720_46;
v0x600001cff720_47 .array/port v0x600001cff720, 47;
v0x600001cff720_48 .array/port v0x600001cff720, 48;
v0x600001cff720_49 .array/port v0x600001cff720, 49;
v0x600001cff720_50 .array/port v0x600001cff720, 50;
E_0x600003bd9280/16 .event anyedge, v0x600001cff720_47, v0x600001cff720_48, v0x600001cff720_49, v0x600001cff720_50;
v0x600001cff720_51 .array/port v0x600001cff720, 51;
v0x600001cff720_52 .array/port v0x600001cff720, 52;
v0x600001cff720_53 .array/port v0x600001cff720, 53;
v0x600001cff720_54 .array/port v0x600001cff720, 54;
E_0x600003bd9280/17 .event anyedge, v0x600001cff720_51, v0x600001cff720_52, v0x600001cff720_53, v0x600001cff720_54;
v0x600001cff720_55 .array/port v0x600001cff720, 55;
v0x600001cff720_56 .array/port v0x600001cff720, 56;
v0x600001cff720_57 .array/port v0x600001cff720, 57;
v0x600001cff720_58 .array/port v0x600001cff720, 58;
E_0x600003bd9280/18 .event anyedge, v0x600001cff720_55, v0x600001cff720_56, v0x600001cff720_57, v0x600001cff720_58;
v0x600001cff720_59 .array/port v0x600001cff720, 59;
v0x600001cff720_60 .array/port v0x600001cff720, 60;
v0x600001cff720_61 .array/port v0x600001cff720, 61;
v0x600001cff720_62 .array/port v0x600001cff720, 62;
E_0x600003bd9280/19 .event anyedge, v0x600001cff720_59, v0x600001cff720_60, v0x600001cff720_61, v0x600001cff720_62;
v0x600001cff720_63 .array/port v0x600001cff720, 63;
v0x600001cff720_64 .array/port v0x600001cff720, 64;
v0x600001cff720_65 .array/port v0x600001cff720, 65;
v0x600001cff720_66 .array/port v0x600001cff720, 66;
E_0x600003bd9280/20 .event anyedge, v0x600001cff720_63, v0x600001cff720_64, v0x600001cff720_65, v0x600001cff720_66;
v0x600001cff720_67 .array/port v0x600001cff720, 67;
v0x600001cff720_68 .array/port v0x600001cff720, 68;
v0x600001cff720_69 .array/port v0x600001cff720, 69;
v0x600001cff720_70 .array/port v0x600001cff720, 70;
E_0x600003bd9280/21 .event anyedge, v0x600001cff720_67, v0x600001cff720_68, v0x600001cff720_69, v0x600001cff720_70;
v0x600001cff720_71 .array/port v0x600001cff720, 71;
v0x600001cff720_72 .array/port v0x600001cff720, 72;
v0x600001cff720_73 .array/port v0x600001cff720, 73;
v0x600001cff720_74 .array/port v0x600001cff720, 74;
E_0x600003bd9280/22 .event anyedge, v0x600001cff720_71, v0x600001cff720_72, v0x600001cff720_73, v0x600001cff720_74;
v0x600001cff720_75 .array/port v0x600001cff720, 75;
v0x600001cff720_76 .array/port v0x600001cff720, 76;
v0x600001cff720_77 .array/port v0x600001cff720, 77;
v0x600001cff720_78 .array/port v0x600001cff720, 78;
E_0x600003bd9280/23 .event anyedge, v0x600001cff720_75, v0x600001cff720_76, v0x600001cff720_77, v0x600001cff720_78;
v0x600001cff720_79 .array/port v0x600001cff720, 79;
E_0x600003bd9280/24 .event anyedge, v0x600001cff720_79;
E_0x600003bd9280 .event/or E_0x600003bd9280/0, E_0x600003bd9280/1, E_0x600003bd9280/2, E_0x600003bd9280/3, E_0x600003bd9280/4, E_0x600003bd9280/5, E_0x600003bd9280/6, E_0x600003bd9280/7, E_0x600003bd9280/8, E_0x600003bd9280/9, E_0x600003bd9280/10, E_0x600003bd9280/11, E_0x600003bd9280/12, E_0x600003bd9280/13, E_0x600003bd9280/14, E_0x600003bd9280/15, E_0x600003bd9280/16, E_0x600003bd9280/17, E_0x600003bd9280/18, E_0x600003bd9280/19, E_0x600003bd9280/20, E_0x600003bd9280/21, E_0x600003bd9280/22, E_0x600003bd9280/23, E_0x600003bd9280/24;
L_0x600001fb7f20 .part L_0x6000005a0460, 0, 16;
L_0x600001fbc640 .part L_0x6000005a04d0, 0, 16;
L_0x600001fb0000 .part L_0x6000005a0460, 16, 16;
L_0x600001fb00a0 .part L_0x6000005a04d0, 16, 16;
L_0x600001fb0140 .part L_0x6000005a0460, 32, 16;
L_0x600001fb01e0 .part L_0x6000005a04d0, 32, 16;
L_0x600001fb0280 .part L_0x6000005a0460, 48, 16;
L_0x600001fb0320 .part L_0x6000005a04d0, 48, 16;
L_0x600001fb03c0 .part L_0x6000005a0460, 64, 16;
L_0x600001fb0460 .part L_0x6000005a04d0, 64, 16;
L_0x600001fb0500 .part L_0x6000005a0460, 80, 16;
L_0x600001fb05a0 .part L_0x6000005a04d0, 80, 16;
L_0x600001fb0640 .part L_0x6000005a0460, 96, 16;
L_0x600001fb06e0 .part L_0x6000005a04d0, 96, 16;
L_0x600001fb0780 .part L_0x6000005a0460, 112, 16;
L_0x600001fb0820 .part L_0x6000005a04d0, 112, 16;
L_0x600001fb08c0 .part L_0x6000005a0460, 128, 16;
L_0x600001fb0960 .part L_0x6000005a04d0, 128, 16;
L_0x600001fb0a00 .part L_0x6000005a0460, 144, 16;
L_0x600001fb0b40 .part L_0x6000005a04d0, 144, 16;
L_0x600001fb0be0 .part L_0x6000005a0460, 160, 16;
L_0x600001fb0aa0 .part L_0x6000005a04d0, 160, 16;
L_0x600001fb0c80 .part L_0x6000005a0460, 176, 16;
L_0x600001fb0d20 .part L_0x6000005a04d0, 176, 16;
L_0x600001fb0dc0 .part L_0x6000005a0460, 192, 16;
L_0x600001fb0e60 .part L_0x6000005a04d0, 192, 16;
L_0x600001fb0f00 .part L_0x6000005a0460, 208, 16;
L_0x600001fb0fa0 .part L_0x6000005a04d0, 208, 16;
L_0x600001fb1040 .part L_0x6000005a0460, 224, 16;
L_0x600001fb10e0 .part L_0x6000005a04d0, 224, 16;
L_0x600001fb1180 .part L_0x6000005a0460, 240, 16;
L_0x600001fb1220 .part L_0x6000005a04d0, 240, 16;
L_0x600001fb12c0 .part v0x600001c9a5b0_0, 120, 8;
L_0x600001fb1360 .part v0x600001c9a5b0_0, 112, 8;
L_0x600001fb1400 .part v0x600001c9a5b0_0, 112, 5;
L_0x600001fb14a0 .part v0x600001c9a5b0_0, 107, 5;
L_0x600001fb1540 .part v0x600001c9a5b0_0, 102, 5;
L_0x600001fb15e0 .part v0x600001c9a5b0_0, 32, 16;
L_0x600001fb1680 .part v0x600001c9a5b0_0, 76, 20;
L_0x600001fb1720 .part v0x600001c9a5b0_0, 48, 16;
L_0x600001fb17c0 .array/port v0x600001cf8090, L_0x600001fb1860;
L_0x600001fb1860 .concat [ 5 2 0 0], L_0x600001fb14a0, L_0x148052848;
L_0x600001fb1900 .array/port v0x600001cf8090, L_0x600001fb19a0;
L_0x600001fb19a0 .concat [ 5 2 0 0], L_0x600001fb1540, L_0x148052890;
L_0x600001fb1a40 .cmp/eq 3, v0x600001cffe70_0, L_0x1480528d8;
S_0x153f8ff70 .scope generate, "lane_extract[0]" "lane_extract[0]" 10 117, 10 117 0, S_0x153f8faf0;
 .timescale 0 0;
P_0x600003bd92c0 .param/l "i" 1 10 117, +C4<00>;
v0x600001cff4e0_0 .array/port v0x600001cff4e0, 0;
v0x600001cff4e0_1 .array/port v0x600001cff4e0, 1;
v0x600001cff4e0_2 .array/port v0x600001cff4e0, 2;
v0x600001cff4e0_3 .array/port v0x600001cff4e0, 3;
E_0x600003bd9340/0 .event anyedge, v0x600001cff4e0_0, v0x600001cff4e0_1, v0x600001cff4e0_2, v0x600001cff4e0_3;
v0x600001cff4e0_4 .array/port v0x600001cff4e0, 4;
v0x600001cff4e0_5 .array/port v0x600001cff4e0, 5;
v0x600001cff4e0_6 .array/port v0x600001cff4e0, 6;
v0x600001cff4e0_7 .array/port v0x600001cff4e0, 7;
E_0x600003bd9340/1 .event anyedge, v0x600001cff4e0_4, v0x600001cff4e0_5, v0x600001cff4e0_6, v0x600001cff4e0_7;
v0x600001cff4e0_8 .array/port v0x600001cff4e0, 8;
v0x600001cff4e0_9 .array/port v0x600001cff4e0, 9;
v0x600001cff4e0_10 .array/port v0x600001cff4e0, 10;
v0x600001cff4e0_11 .array/port v0x600001cff4e0, 11;
E_0x600003bd9340/2 .event anyedge, v0x600001cff4e0_8, v0x600001cff4e0_9, v0x600001cff4e0_10, v0x600001cff4e0_11;
v0x600001cff4e0_12 .array/port v0x600001cff4e0, 12;
v0x600001cff4e0_13 .array/port v0x600001cff4e0, 13;
v0x600001cff4e0_14 .array/port v0x600001cff4e0, 14;
v0x600001cff4e0_15 .array/port v0x600001cff4e0, 15;
E_0x600003bd9340/3 .event anyedge, v0x600001cff4e0_12, v0x600001cff4e0_13, v0x600001cff4e0_14, v0x600001cff4e0_15;
E_0x600003bd9340 .event/or E_0x600003bd9340/0, E_0x600003bd9340/1, E_0x600003bd9340/2, E_0x600003bd9340/3;
E_0x600003bd9380/0 .event anyedge, v0x600001cfff00_0, v0x600001cff3c0_0, v0x600001cff3c0_1, v0x600001cff3c0_2;
E_0x600003bd9380/1 .event anyedge, v0x600001cff3c0_3, v0x600001cff3c0_4, v0x600001cff3c0_5, v0x600001cff3c0_6;
E_0x600003bd9380/2 .event anyedge, v0x600001cff3c0_7, v0x600001cff3c0_8, v0x600001cff3c0_9, v0x600001cff3c0_10;
E_0x600003bd9380/3 .event anyedge, v0x600001cff3c0_11, v0x600001cff3c0_12, v0x600001cff3c0_13, v0x600001cff3c0_14;
E_0x600003bd9380/4 .event anyedge, v0x600001cff3c0_15, v0x600001cff450_0, v0x600001cff450_1, v0x600001cff450_2;
E_0x600003bd9380/5 .event anyedge, v0x600001cff450_3, v0x600001cff450_4, v0x600001cff450_5, v0x600001cff450_6;
E_0x600003bd9380/6 .event anyedge, v0x600001cff450_7, v0x600001cff450_8, v0x600001cff450_9, v0x600001cff450_10;
E_0x600003bd9380/7 .event anyedge, v0x600001cff450_11, v0x600001cff450_12, v0x600001cff450_13, v0x600001cff450_14;
E_0x600003bd9380/8 .event anyedge, v0x600001cff450_15, v0x600001cff2a0_0;
E_0x600003bd9380 .event/or E_0x600003bd9380/0, E_0x600003bd9380/1, E_0x600003bd9380/2, E_0x600003bd9380/3, E_0x600003bd9380/4, E_0x600003bd9380/5, E_0x600003bd9380/6, E_0x600003bd9380/7, E_0x600003bd9380/8;
S_0x153f900e0 .scope generate, "lane_extract[1]" "lane_extract[1]" 10 117, 10 117 0, S_0x153f8faf0;
 .timescale 0 0;
P_0x600003bd93c0 .param/l "i" 1 10 117, +C4<01>;
S_0x153f90250 .scope generate, "lane_extract[2]" "lane_extract[2]" 10 117, 10 117 0, S_0x153f8faf0;
 .timescale 0 0;
P_0x600003bd9440 .param/l "i" 1 10 117, +C4<010>;
S_0x153f903c0 .scope generate, "lane_extract[3]" "lane_extract[3]" 10 117, 10 117 0, S_0x153f8faf0;
 .timescale 0 0;
P_0x600003bd94c0 .param/l "i" 1 10 117, +C4<011>;
S_0x153f90530 .scope generate, "lane_extract[4]" "lane_extract[4]" 10 117, 10 117 0, S_0x153f8faf0;
 .timescale 0 0;
P_0x600003bd9580 .param/l "i" 1 10 117, +C4<0100>;
S_0x153f906a0 .scope generate, "lane_extract[5]" "lane_extract[5]" 10 117, 10 117 0, S_0x153f8faf0;
 .timescale 0 0;
P_0x600003bd9600 .param/l "i" 1 10 117, +C4<0101>;
S_0x153f90810 .scope generate, "lane_extract[6]" "lane_extract[6]" 10 117, 10 117 0, S_0x153f8faf0;
 .timescale 0 0;
P_0x600003bd9680 .param/l "i" 1 10 117, +C4<0110>;
S_0x153f90980 .scope generate, "lane_extract[7]" "lane_extract[7]" 10 117, 10 117 0, S_0x153f8faf0;
 .timescale 0 0;
P_0x600003bd9700 .param/l "i" 1 10 117, +C4<0111>;
S_0x153f90af0 .scope generate, "lane_extract[8]" "lane_extract[8]" 10 117, 10 117 0, S_0x153f8faf0;
 .timescale 0 0;
P_0x600003bd9540 .param/l "i" 1 10 117, +C4<01000>;
S_0x153f90c60 .scope generate, "lane_extract[9]" "lane_extract[9]" 10 117, 10 117 0, S_0x153f8faf0;
 .timescale 0 0;
P_0x600003bd97c0 .param/l "i" 1 10 117, +C4<01001>;
S_0x153f90dd0 .scope generate, "lane_extract[10]" "lane_extract[10]" 10 117, 10 117 0, S_0x153f8faf0;
 .timescale 0 0;
P_0x600003bd9840 .param/l "i" 1 10 117, +C4<01010>;
S_0x153f90f40 .scope generate, "lane_extract[11]" "lane_extract[11]" 10 117, 10 117 0, S_0x153f8faf0;
 .timescale 0 0;
P_0x600003bd98c0 .param/l "i" 1 10 117, +C4<01011>;
S_0x153f910b0 .scope generate, "lane_extract[12]" "lane_extract[12]" 10 117, 10 117 0, S_0x153f8faf0;
 .timescale 0 0;
P_0x600003bd9940 .param/l "i" 1 10 117, +C4<01100>;
S_0x153f91220 .scope generate, "lane_extract[13]" "lane_extract[13]" 10 117, 10 117 0, S_0x153f8faf0;
 .timescale 0 0;
P_0x600003bd99c0 .param/l "i" 1 10 117, +C4<01101>;
S_0x153f91390 .scope generate, "lane_extract[14]" "lane_extract[14]" 10 117, 10 117 0, S_0x153f8faf0;
 .timescale 0 0;
P_0x600003bd9a40 .param/l "i" 1 10 117, +C4<01110>;
S_0x153f91500 .scope generate, "lane_extract[15]" "lane_extract[15]" 10 117, 10 117 0, S_0x153f8faf0;
 .timescale 0 0;
P_0x600003bd9ac0 .param/l "i" 1 10 117, +C4<01111>;
    .scope S_0x153f5f100;
T_2 ;
    %wait E_0x600003bdd800;
    %load/vec4 v0x600001c99f80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001c99e60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001c99ef0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001c99dd0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x600001c99a70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x600001c99e60_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x600001c99e60_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x600001c99e60_0, 0;
T_2.2 ;
    %load/vec4 v0x600001c9a640_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.7, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x600001c99ef0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v0x600001c99ef0_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x600001c99ef0_0, 0;
T_2.5 ;
    %load/vec4 v0x600001c98d80_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.10, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x600001c99dd0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %load/vec4 v0x600001c99dd0_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x600001c99dd0_0, 0;
T_2.8 ;
    %load/vec4 v0x600001c99c20_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.13, 9;
    %load/vec4 v0x600001c99b00_0;
    %and;
T_2.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %load/vec4 v0x600001c99e60_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600001c99e60_0, 0;
T_2.11 ;
    %load/vec4 v0x600001c9a7f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.16, 9;
    %load/vec4 v0x600001c9a6d0_0;
    %and;
T_2.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.14, 8;
    %load/vec4 v0x600001c99ef0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600001c99ef0_0, 0;
T_2.14 ;
    %load/vec4 v0x600001c98f30_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.19, 9;
    %load/vec4 v0x600001c98e10_0;
    %and;
T_2.19;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.17, 8;
    %load/vec4 v0x600001c99dd0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600001c99dd0_0, 0;
T_2.17 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x153f5f100;
T_3 ;
    %wait E_0x600003bdd800;
    %load/vec4 v0x600001c99f80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600001c9a130_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600001c99d40_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600001c995f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001c997a0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600001c99320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001c994d0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600001c999e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001c99c20_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600001c9a5b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001c9a7f0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600001c98cf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001c98f30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001c99050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001c99170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001c9a400_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001c98ab0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001c98b40_0, 0;
    %fork t_1, S_0x153f5ecc0;
    %jmp t_0;
    .scope S_0x153f5ecc0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001c9f8d0_0, 0, 32;
T_3.2 ;
    %load/vec4 v0x600001c9f8d0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 20;
    %ix/getv/s 3, v0x600001c9f8d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001c99830, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x600001c9f8d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001c99710, 0, 4;
    %load/vec4 v0x600001c9f8d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001c9f8d0_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %end;
    .scope S_0x153f5f100;
t_0 %join;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x600001c99c20_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.6, 9;
    %load/vec4 v0x600001c99b00_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001c99c20_0, 0;
T_3.4 ;
    %load/vec4 v0x600001c9a7f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.9, 9;
    %load/vec4 v0x600001c9a6d0_0;
    %and;
T_3.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.7, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001c9a7f0_0, 0;
T_3.7 ;
    %load/vec4 v0x600001c98f30_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.12, 9;
    %load/vec4 v0x600001c98e10_0;
    %and;
T_3.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001c98f30_0, 0;
T_3.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001c99050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001c994d0_0, 0;
    %load/vec4 v0x600001c9a130_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600001c9a130_0, 0;
    %jmp T_3.24;
T_3.13 ;
    %load/vec4 v0x600001c9a010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.25, 8;
    %load/vec4 v0x600001c9a0a0_0;
    %assign/vec4 v0x600001c99d40_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001c997a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001c99170_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001c9a130_0, 0;
T_3.25 ;
    %jmp T_3.24;
T_3.14 ;
    %load/vec4 v0x600001c99d40_0;
    %assign/vec4 v0x600001c99320_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001c994d0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600001c9a130_0, 0;
    %jmp T_3.24;
T_3.15 ;
    %load/vec4 v0x600001c99560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.27, 8;
    %load/vec4 v0x600001c993b0_0;
    %assign/vec4 v0x600001c995f0_0, 0;
    %load/vec4 v0x600001c993b0_0;
    %parti/s 8, 120, 8;
    %assign/vec4 v0x600001c98ab0_0, 0;
    %load/vec4 v0x600001c993b0_0;
    %parti/s 8, 112, 8;
    %assign/vec4 v0x600001c98b40_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x600001c9a130_0, 0;
T_3.27 ;
    %jmp T_3.24;
T_3.16 ;
    %load/vec4 v0x600001c98ab0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.32, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_3.33, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_3.34, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_3.35, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_3.36, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_3.37, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001c99170_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600001c9a130_0, 0;
    %jmp T_3.39;
T_3.29 ;
    %load/vec4 v0x600001c99d40_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001c99d40_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001c9a130_0, 0;
    %jmp T_3.39;
T_3.30 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600001c9a130_0, 0;
    %jmp T_3.39;
T_3.31 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600001c9a130_0, 0;
    %jmp T_3.39;
T_3.32 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600001c9a130_0, 0;
    %jmp T_3.39;
T_3.33 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x600001c9a130_0, 0;
    %jmp T_3.39;
T_3.34 ;
    %load/vec4 v0x600001c997a0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_3.40, 5;
    %load/vec4 v0x600001c99d40_0;
    %addi 1, 0, 20;
    %load/vec4 v0x600001c997a0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001c99830, 0, 4;
    %load/vec4 v0x600001c995f0_0;
    %parti/s 16, 32, 7;
    %load/vec4 v0x600001c997a0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001c99710, 0, 4;
    %load/vec4 v0x600001c997a0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x600001c997a0_0, 0;
    %load/vec4 v0x600001c99d40_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001c99d40_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001c9a130_0, 0;
    %jmp T_3.41;
T_3.40 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001c99170_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600001c9a130_0, 0;
T_3.41 ;
    %jmp T_3.39;
T_3.35 ;
    %load/vec4 v0x600001c997a0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.42, 5;
    %load/vec4 v0x600001c997a0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600001c99710, 4;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.44, 5;
    %load/vec4 v0x600001c997a0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600001c99710, 4;
    %subi 1, 0, 16;
    %load/vec4 v0x600001c997a0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001c99710, 0, 4;
    %load/vec4 v0x600001c997a0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600001c99830, 4;
    %assign/vec4 v0x600001c99d40_0, 0;
    %jmp T_3.45;
T_3.44 ;
    %load/vec4 v0x600001c997a0_0;
    %subi 1, 0, 2;
    %assign/vec4 v0x600001c997a0_0, 0;
    %load/vec4 v0x600001c99d40_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001c99d40_0, 0;
T_3.45 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001c9a130_0, 0;
    %jmp T_3.43;
T_3.42 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001c99170_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600001c9a130_0, 0;
T_3.43 ;
    %jmp T_3.39;
T_3.36 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001c9a400_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x600001c9a130_0, 0;
    %jmp T_3.39;
T_3.37 ;
    %load/vec4 v0x600001c98900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.46, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001c99050_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x600001c9a130_0, 0;
T_3.46 ;
    %jmp T_3.39;
T_3.39 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.17 ;
    %load/vec4 v0x600001c98900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.48, 8;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600001c9a130_0, 0;
T_3.48 ;
    %jmp T_3.24;
T_3.18 ;
    %load/vec4 v0x600001c98ab0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.51, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.52, 6;
    %load/vec4 v0x600001c99d40_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001c99d40_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001c9a130_0, 0;
    %jmp T_3.54;
T_3.50 ;
    %load/vec4 v0x600001c995f0_0;
    %assign/vec4 v0x600001c999e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001c99c20_0, 0;
    %load/vec4 v0x600001c99b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.55, 8;
    %load/vec4 v0x600001c99d40_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001c99d40_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001c9a130_0, 0;
T_3.55 ;
    %jmp T_3.54;
T_3.51 ;
    %load/vec4 v0x600001c995f0_0;
    %assign/vec4 v0x600001c9a5b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001c9a7f0_0, 0;
    %load/vec4 v0x600001c9a6d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.57, 8;
    %load/vec4 v0x600001c99d40_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001c99d40_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001c9a130_0, 0;
T_3.57 ;
    %jmp T_3.54;
T_3.52 ;
    %load/vec4 v0x600001c995f0_0;
    %assign/vec4 v0x600001c98cf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001c98f30_0, 0;
    %load/vec4 v0x600001c98e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.59, 8;
    %load/vec4 v0x600001c99d40_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001c99d40_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001c9a130_0, 0;
T_3.59 ;
    %jmp T_3.54;
T_3.54 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.19 ;
    %load/vec4 v0x600001c98b40_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.61, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.62, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.63, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_3.64, 6;
    %load/vec4 v0x600001c99d40_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001c99d40_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001c9a130_0, 0;
    %jmp T_3.66;
T_3.61 ;
    %load/vec4 v0x600001c998c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.67, 8;
    %load/vec4 v0x600001c99d40_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001c99d40_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001c9a130_0, 0;
T_3.67 ;
    %jmp T_3.66;
T_3.62 ;
    %load/vec4 v0x600001c9a490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.69, 8;
    %load/vec4 v0x600001c99d40_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001c99d40_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001c9a130_0, 0;
T_3.69 ;
    %jmp T_3.66;
T_3.63 ;
    %load/vec4 v0x600001c98bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.71, 8;
    %load/vec4 v0x600001c99d40_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001c99d40_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001c9a130_0, 0;
T_3.71 ;
    %jmp T_3.66;
T_3.64 ;
    %load/vec4 v0x600001c98900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.73, 8;
    %load/vec4 v0x600001c99d40_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001c99d40_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001c9a130_0, 0;
T_3.73 ;
    %jmp T_3.66;
T_3.66 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.20 ;
    %load/vec4 v0x600001c9a250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.75, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001c9a400_0, 0;
    %load/vec4 v0x600001c99d40_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001c99d40_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001c9a130_0, 0;
T_3.75 ;
    %jmp T_3.24;
T_3.21 ;
    %load/vec4 v0x600001c9a010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.77, 8;
    %load/vec4 v0x600001c9a0a0_0;
    %assign/vec4 v0x600001c99d40_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001c997a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001c99050_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001c9a130_0, 0;
T_3.77 ;
    %jmp T_3.24;
T_3.22 ;
    %load/vec4 v0x600001c9a010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.79, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001c99170_0, 0;
    %load/vec4 v0x600001c9a0a0_0;
    %assign/vec4 v0x600001c99d40_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001c997a0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001c9a130_0, 0;
T_3.79 ;
    %jmp T_3.24;
T_3.24 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x153f67f90;
T_4 ;
    %wait E_0x600003bdd800;
    %load/vec4 v0x600001c82a30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001c9abe0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x600001c82ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c82b50, 4;
    %assign/vec4 v0x600001c9abe0_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x153f632f0;
T_5 ;
    %wait E_0x600003bdd800;
    %load/vec4 v0x600001c82a30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001c9ae20_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x600001c9ae20_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x600001c9ae20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001c9ad90, 0, 4;
    %load/vec4 v0x600001c9ae20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001c9ae20_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001c9aeb0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x600001c82ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c82b50, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001c9ad90, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600001c9ae20_0, 0, 32;
T_5.6 ;
    %load/vec4 v0x600001c9ae20_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_5.7, 5;
    %load/vec4 v0x600001c9ae20_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600001c9ad90, 4;
    %ix/getv/s 3, v0x600001c9ae20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001c9ad90, 0, 4;
    %load/vec4 v0x600001c9ae20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001c9ae20_0, 0, 32;
    %jmp T_5.6;
T_5.7 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c9ad90, 4;
    %assign/vec4 v0x600001c9aeb0_0, 0;
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x153f0cbd0;
T_6 ;
    %wait E_0x600003bdd800;
    %load/vec4 v0x600001c82a30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001c9b0f0_0, 0, 32;
T_6.2 ;
    %load/vec4 v0x600001c9b0f0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x600001c9b0f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001c9b060, 0, 4;
    %load/vec4 v0x600001c9b0f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001c9b0f0_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001c9b180_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x600001c82ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c82b50, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001c9b060, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600001c9b0f0_0, 0, 32;
T_6.6 ;
    %load/vec4 v0x600001c9b0f0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_6.7, 5;
    %load/vec4 v0x600001c9b0f0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600001c9b060, 4;
    %ix/getv/s 3, v0x600001c9b0f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001c9b060, 0, 4;
    %load/vec4 v0x600001c9b0f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001c9b0f0_0, 0, 32;
    %jmp T_6.6;
T_6.7 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c9b060, 4;
    %assign/vec4 v0x600001c9b180_0, 0;
T_6.4 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x153f0f030;
T_7 ;
    %wait E_0x600003bdd800;
    %load/vec4 v0x600001c82a30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001c9b3c0_0, 0, 32;
T_7.2 ;
    %load/vec4 v0x600001c9b3c0_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x600001c9b3c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001c9b330, 0, 4;
    %load/vec4 v0x600001c9b3c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001c9b3c0_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001c9b450_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x600001c82ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c82b50, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001c9b330, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600001c9b3c0_0, 0, 32;
T_7.6 ;
    %load/vec4 v0x600001c9b3c0_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_7.7, 5;
    %load/vec4 v0x600001c9b3c0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600001c9b330, 4;
    %ix/getv/s 3, v0x600001c9b3c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001c9b330, 0, 4;
    %load/vec4 v0x600001c9b3c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001c9b3c0_0, 0, 32;
    %jmp T_7.6;
T_7.7 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c9b330, 4;
    %assign/vec4 v0x600001c9b450_0, 0;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x153f08c20;
T_8 ;
    %wait E_0x600003bdd800;
    %load/vec4 v0x600001c9bf00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001c94120_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001c9b9f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001c9b960_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001c9be70_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x600001c9bc30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x600001c94090_0;
    %assign/vec4 v0x600001c94120_0, 0;
T_8.2 ;
    %load/vec4 v0x600001c9bba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x600001c9b8d0_0;
    %assign/vec4 v0x600001c9b9f0_0, 0;
    %load/vec4 v0x600001c9b9f0_0;
    %assign/vec4 v0x600001c9b960_0, 0;
    %load/vec4 v0x600001c9ba80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %load/vec4 v0x600001c9bd50_0;
    %assign/vec4 v0x600001c9be70_0, 0;
    %jmp T_8.7;
T_8.6 ;
    %load/vec4 v0x600001c9bde0_0;
    %load/vec4 v0x600001c9bd50_0;
    %add;
    %assign/vec4 v0x600001c9be70_0, 0;
T_8.7 ;
T_8.4 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x153f8b780;
T_9 ;
    %wait E_0x600003bdd800;
    %load/vec4 v0x600001c954d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001c95680_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001c94fc0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001c94f30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001c95440_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x600001c95200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x600001c955f0_0;
    %assign/vec4 v0x600001c95680_0, 0;
T_9.2 ;
    %load/vec4 v0x600001c95170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x600001c94ea0_0;
    %assign/vec4 v0x600001c94fc0_0, 0;
    %load/vec4 v0x600001c94fc0_0;
    %assign/vec4 v0x600001c94f30_0, 0;
    %load/vec4 v0x600001c95050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.6, 8;
    %load/vec4 v0x600001c95320_0;
    %assign/vec4 v0x600001c95440_0, 0;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0x600001c953b0_0;
    %load/vec4 v0x600001c95320_0;
    %add;
    %assign/vec4 v0x600001c95440_0, 0;
T_9.7 ;
T_9.4 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x153f85dc0;
T_10 ;
    %wait E_0x600003bdd800;
    %load/vec4 v0x600001c96a30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001c96be0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001c96520_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001c96490_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001c969a0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x600001c96760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x600001c96b50_0;
    %assign/vec4 v0x600001c96be0_0, 0;
T_10.2 ;
    %load/vec4 v0x600001c966d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x600001c96400_0;
    %assign/vec4 v0x600001c96520_0, 0;
    %load/vec4 v0x600001c96520_0;
    %assign/vec4 v0x600001c96490_0, 0;
    %load/vec4 v0x600001c965b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.6, 8;
    %load/vec4 v0x600001c96880_0;
    %assign/vec4 v0x600001c969a0_0, 0;
    %jmp T_10.7;
T_10.6 ;
    %load/vec4 v0x600001c96910_0;
    %load/vec4 v0x600001c96880_0;
    %add;
    %assign/vec4 v0x600001c969a0_0, 0;
T_10.7 ;
T_10.4 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x153f83770;
T_11 ;
    %wait E_0x600003bdd800;
    %load/vec4 v0x600001c90000_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001c901b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001c97a80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001c979f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001c97f00_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x600001c97cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x600001c90120_0;
    %assign/vec4 v0x600001c901b0_0, 0;
T_11.2 ;
    %load/vec4 v0x600001c97c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %load/vec4 v0x600001c97960_0;
    %assign/vec4 v0x600001c97a80_0, 0;
    %load/vec4 v0x600001c97a80_0;
    %assign/vec4 v0x600001c979f0_0, 0;
    %load/vec4 v0x600001c97b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %load/vec4 v0x600001c97de0_0;
    %assign/vec4 v0x600001c97f00_0, 0;
    %jmp T_11.7;
T_11.6 ;
    %load/vec4 v0x600001c97e70_0;
    %load/vec4 v0x600001c97de0_0;
    %add;
    %assign/vec4 v0x600001c97f00_0, 0;
T_11.7 ;
T_11.4 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x153f7e960;
T_12 ;
    %wait E_0x600003bdd800;
    %load/vec4 v0x600001c91560_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001c91710_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001c91050_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001c90fc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001c914d0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x600001c91290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x600001c91680_0;
    %assign/vec4 v0x600001c91710_0, 0;
T_12.2 ;
    %load/vec4 v0x600001c91200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %load/vec4 v0x600001c90f30_0;
    %assign/vec4 v0x600001c91050_0, 0;
    %load/vec4 v0x600001c91050_0;
    %assign/vec4 v0x600001c90fc0_0, 0;
    %load/vec4 v0x600001c910e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.6, 8;
    %load/vec4 v0x600001c913b0_0;
    %assign/vec4 v0x600001c914d0_0, 0;
    %jmp T_12.7;
T_12.6 ;
    %load/vec4 v0x600001c91440_0;
    %load/vec4 v0x600001c913b0_0;
    %add;
    %assign/vec4 v0x600001c914d0_0, 0;
T_12.7 ;
T_12.4 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x153f7c310;
T_13 ;
    %wait E_0x600003bdd800;
    %load/vec4 v0x600001c92ac0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001c92c70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001c925b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001c92520_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001c92a30_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x600001c927f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x600001c92be0_0;
    %assign/vec4 v0x600001c92c70_0, 0;
T_13.2 ;
    %load/vec4 v0x600001c92760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %load/vec4 v0x600001c92490_0;
    %assign/vec4 v0x600001c925b0_0, 0;
    %load/vec4 v0x600001c925b0_0;
    %assign/vec4 v0x600001c92520_0, 0;
    %load/vec4 v0x600001c92640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.6, 8;
    %load/vec4 v0x600001c92910_0;
    %assign/vec4 v0x600001c92a30_0, 0;
    %jmp T_13.7;
T_13.6 ;
    %load/vec4 v0x600001c929a0_0;
    %load/vec4 v0x600001c92910_0;
    %add;
    %assign/vec4 v0x600001c92a30_0, 0;
T_13.7 ;
T_13.4 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x153f79cc0;
T_14 ;
    %wait E_0x600003bdd800;
    %load/vec4 v0x600001c8c090_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001c8c240_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001c93b10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001c93a80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001c8c000_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x600001c93d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x600001c8c1b0_0;
    %assign/vec4 v0x600001c8c240_0, 0;
T_14.2 ;
    %load/vec4 v0x600001c93cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %load/vec4 v0x600001c939f0_0;
    %assign/vec4 v0x600001c93b10_0, 0;
    %load/vec4 v0x600001c93b10_0;
    %assign/vec4 v0x600001c93a80_0, 0;
    %load/vec4 v0x600001c93ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.6, 8;
    %load/vec4 v0x600001c93e70_0;
    %assign/vec4 v0x600001c8c000_0, 0;
    %jmp T_14.7;
T_14.6 ;
    %load/vec4 v0x600001c93f00_0;
    %load/vec4 v0x600001c93e70_0;
    %add;
    %assign/vec4 v0x600001c8c000_0, 0;
T_14.7 ;
T_14.4 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x153f77670;
T_15 ;
    %wait E_0x600003bdd800;
    %load/vec4 v0x600001c8d5f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001c8d7a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001c8d0e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001c8d050_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001c8d560_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x600001c8d320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x600001c8d710_0;
    %assign/vec4 v0x600001c8d7a0_0, 0;
T_15.2 ;
    %load/vec4 v0x600001c8d290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %load/vec4 v0x600001c8cfc0_0;
    %assign/vec4 v0x600001c8d0e0_0, 0;
    %load/vec4 v0x600001c8d0e0_0;
    %assign/vec4 v0x600001c8d050_0, 0;
    %load/vec4 v0x600001c8d170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.6, 8;
    %load/vec4 v0x600001c8d440_0;
    %assign/vec4 v0x600001c8d560_0, 0;
    %jmp T_15.7;
T_15.6 ;
    %load/vec4 v0x600001c8d4d0_0;
    %load/vec4 v0x600001c8d440_0;
    %add;
    %assign/vec4 v0x600001c8d560_0, 0;
T_15.7 ;
T_15.4 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x153f75190;
T_16 ;
    %wait E_0x600003bdd800;
    %load/vec4 v0x600001c8eb50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001c8ed00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001c8e640_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001c8e5b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001c8eac0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x600001c8e880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x600001c8ec70_0;
    %assign/vec4 v0x600001c8ed00_0, 0;
T_16.2 ;
    %load/vec4 v0x600001c8e7f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %load/vec4 v0x600001c8e520_0;
    %assign/vec4 v0x600001c8e640_0, 0;
    %load/vec4 v0x600001c8e640_0;
    %assign/vec4 v0x600001c8e5b0_0, 0;
    %load/vec4 v0x600001c8e6d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.6, 8;
    %load/vec4 v0x600001c8e9a0_0;
    %assign/vec4 v0x600001c8eac0_0, 0;
    %jmp T_16.7;
T_16.6 ;
    %load/vec4 v0x600001c8ea30_0;
    %load/vec4 v0x600001c8e9a0_0;
    %add;
    %assign/vec4 v0x600001c8eac0_0, 0;
T_16.7 ;
T_16.4 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x153f72b40;
T_17 ;
    %wait E_0x600003bdd800;
    %load/vec4 v0x600001c88120_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001c882d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001c8fba0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001c8fb10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001c88090_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x600001c8fde0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x600001c88240_0;
    %assign/vec4 v0x600001c882d0_0, 0;
T_17.2 ;
    %load/vec4 v0x600001c8fd50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %load/vec4 v0x600001c8fa80_0;
    %assign/vec4 v0x600001c8fba0_0, 0;
    %load/vec4 v0x600001c8fba0_0;
    %assign/vec4 v0x600001c8fb10_0, 0;
    %load/vec4 v0x600001c8fc30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.6, 8;
    %load/vec4 v0x600001c8ff00_0;
    %assign/vec4 v0x600001c88090_0, 0;
    %jmp T_17.7;
T_17.6 ;
    %load/vec4 v0x600001c88000_0;
    %load/vec4 v0x600001c8ff00_0;
    %add;
    %assign/vec4 v0x600001c88090_0, 0;
T_17.7 ;
T_17.4 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x153f704f0;
T_18 ;
    %wait E_0x600003bdd800;
    %load/vec4 v0x600001c89680_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001c89830_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001c89170_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001c890e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001c895f0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x600001c893b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x600001c897a0_0;
    %assign/vec4 v0x600001c89830_0, 0;
T_18.2 ;
    %load/vec4 v0x600001c89320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.4, 8;
    %load/vec4 v0x600001c89050_0;
    %assign/vec4 v0x600001c89170_0, 0;
    %load/vec4 v0x600001c89170_0;
    %assign/vec4 v0x600001c890e0_0, 0;
    %load/vec4 v0x600001c89200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.6, 8;
    %load/vec4 v0x600001c894d0_0;
    %assign/vec4 v0x600001c895f0_0, 0;
    %jmp T_18.7;
T_18.6 ;
    %load/vec4 v0x600001c89560_0;
    %load/vec4 v0x600001c894d0_0;
    %add;
    %assign/vec4 v0x600001c895f0_0, 0;
T_18.7 ;
T_18.4 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x153f6dea0;
T_19 ;
    %wait E_0x600003bdd800;
    %load/vec4 v0x600001c8abe0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001c8ad90_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001c8a6d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001c8a640_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001c8ab50_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x600001c8a910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x600001c8ad00_0;
    %assign/vec4 v0x600001c8ad90_0, 0;
T_19.2 ;
    %load/vec4 v0x600001c8a880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.4, 8;
    %load/vec4 v0x600001c8a5b0_0;
    %assign/vec4 v0x600001c8a6d0_0, 0;
    %load/vec4 v0x600001c8a6d0_0;
    %assign/vec4 v0x600001c8a640_0, 0;
    %load/vec4 v0x600001c8a760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.6, 8;
    %load/vec4 v0x600001c8aa30_0;
    %assign/vec4 v0x600001c8ab50_0, 0;
    %jmp T_19.7;
T_19.6 ;
    %load/vec4 v0x600001c8aac0_0;
    %load/vec4 v0x600001c8aa30_0;
    %add;
    %assign/vec4 v0x600001c8ab50_0, 0;
T_19.7 ;
T_19.4 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x153f69090;
T_20 ;
    %wait E_0x600003bdd800;
    %load/vec4 v0x600001c841b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001c84360_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001c8bc30_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001c8bba0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001c84120_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x600001c8be70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x600001c842d0_0;
    %assign/vec4 v0x600001c84360_0, 0;
T_20.2 ;
    %load/vec4 v0x600001c8bde0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %load/vec4 v0x600001c8bb10_0;
    %assign/vec4 v0x600001c8bc30_0, 0;
    %load/vec4 v0x600001c8bc30_0;
    %assign/vec4 v0x600001c8bba0_0, 0;
    %load/vec4 v0x600001c8bcc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.6, 8;
    %load/vec4 v0x600001c84000_0;
    %assign/vec4 v0x600001c84120_0, 0;
    %jmp T_20.7;
T_20.6 ;
    %load/vec4 v0x600001c84090_0;
    %load/vec4 v0x600001c84000_0;
    %add;
    %assign/vec4 v0x600001c84120_0, 0;
T_20.7 ;
T_20.4 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x153f66a40;
T_21 ;
    %wait E_0x600003bdd800;
    %load/vec4 v0x600001c85710_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001c858c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001c85200_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001c85170_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001c85680_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x600001c85440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x600001c85830_0;
    %assign/vec4 v0x600001c858c0_0, 0;
T_21.2 ;
    %load/vec4 v0x600001c853b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.4, 8;
    %load/vec4 v0x600001c850e0_0;
    %assign/vec4 v0x600001c85200_0, 0;
    %load/vec4 v0x600001c85200_0;
    %assign/vec4 v0x600001c85170_0, 0;
    %load/vec4 v0x600001c85290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.6, 8;
    %load/vec4 v0x600001c85560_0;
    %assign/vec4 v0x600001c85680_0, 0;
    %jmp T_21.7;
T_21.6 ;
    %load/vec4 v0x600001c855f0_0;
    %load/vec4 v0x600001c85560_0;
    %add;
    %assign/vec4 v0x600001c85680_0, 0;
T_21.7 ;
T_21.4 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x153f643f0;
T_22 ;
    %wait E_0x600003bdd800;
    %load/vec4 v0x600001c86c70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001c86e20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001c86760_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001c866d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001c86be0_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x600001c869a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x600001c86d90_0;
    %assign/vec4 v0x600001c86e20_0, 0;
T_22.2 ;
    %load/vec4 v0x600001c86910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.4, 8;
    %load/vec4 v0x600001c86640_0;
    %assign/vec4 v0x600001c86760_0, 0;
    %load/vec4 v0x600001c86760_0;
    %assign/vec4 v0x600001c866d0_0, 0;
    %load/vec4 v0x600001c867f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.6, 8;
    %load/vec4 v0x600001c86ac0_0;
    %assign/vec4 v0x600001c86be0_0, 0;
    %jmp T_22.7;
T_22.6 ;
    %load/vec4 v0x600001c86b50_0;
    %load/vec4 v0x600001c86ac0_0;
    %add;
    %assign/vec4 v0x600001c86be0_0, 0;
T_22.7 ;
T_22.4 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x153f9c500;
T_23 ;
    %wait E_0x600003bdd800;
    %load/vec4 v0x600001c80240_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001c803f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001c87cc0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001c87c30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001c801b0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x600001c87f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0x600001c80360_0;
    %assign/vec4 v0x600001c803f0_0, 0;
T_23.2 ;
    %load/vec4 v0x600001c87e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.4, 8;
    %load/vec4 v0x600001c87ba0_0;
    %assign/vec4 v0x600001c87cc0_0, 0;
    %load/vec4 v0x600001c87cc0_0;
    %assign/vec4 v0x600001c87c30_0, 0;
    %load/vec4 v0x600001c87d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.6, 8;
    %load/vec4 v0x600001c80090_0;
    %assign/vec4 v0x600001c801b0_0, 0;
    %jmp T_23.7;
T_23.6 ;
    %load/vec4 v0x600001c80120_0;
    %load/vec4 v0x600001c80090_0;
    %add;
    %assign/vec4 v0x600001c801b0_0, 0;
T_23.7 ;
T_23.4 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x153f7b210;
T_24 ;
    %wait E_0x600003bdd800;
    %load/vec4 v0x600001c82a30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001c9a910_0, 0, 32;
T_24.2 ;
    %load/vec4 v0x600001c9a910_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_24.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x600001c9a910_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001c9a880, 0, 4;
    %load/vec4 v0x600001c9a910_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001c9a910_0, 0, 32;
    %jmp T_24.2;
T_24.3 ;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x600001c826d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.4, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c82760, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001c9a880, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600001c9a910_0, 0, 32;
T_24.6 ;
    %load/vec4 v0x600001c9a910_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_24.7, 5;
    %load/vec4 v0x600001c9a910_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600001c9a880, 4;
    %ix/getv/s 3, v0x600001c9a910_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001c9a880, 0, 4;
    %load/vec4 v0x600001c9a910_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001c9a910_0, 0, 32;
    %jmp T_24.6;
T_24.7 ;
T_24.4 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x153f76570;
T_25 ;
    %wait E_0x600003bdd800;
    %load/vec4 v0x600001c82a30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001c9aa30_0, 0, 32;
T_25.2 ;
    %load/vec4 v0x600001c9aa30_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_25.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x600001c9aa30_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001c9a9a0, 0, 4;
    %load/vec4 v0x600001c9aa30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001c9aa30_0, 0, 32;
    %jmp T_25.2;
T_25.3 ;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x600001c826d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c82760, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001c9a9a0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600001c9aa30_0, 0, 32;
T_25.6 ;
    %load/vec4 v0x600001c9aa30_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_25.7, 5;
    %load/vec4 v0x600001c9aa30_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600001c9a9a0, 4;
    %ix/getv/s 3, v0x600001c9aa30_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001c9a9a0, 0, 4;
    %load/vec4 v0x600001c9aa30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001c9aa30_0, 0, 32;
    %jmp T_25.6;
T_25.7 ;
T_25.4 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x153f718d0;
T_26 ;
    %wait E_0x600003bdd800;
    %load/vec4 v0x600001c82a30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001c9ab50_0, 0, 32;
T_26.2 ;
    %load/vec4 v0x600001c9ab50_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_26.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x600001c9ab50_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001c9aac0, 0, 4;
    %load/vec4 v0x600001c9ab50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001c9ab50_0, 0, 32;
    %jmp T_26.2;
T_26.3 ;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x600001c826d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c82760, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001c9aac0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600001c9ab50_0, 0, 32;
T_26.6 ;
    %load/vec4 v0x600001c9ab50_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_26.7, 5;
    %load/vec4 v0x600001c9ab50_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600001c9aac0, 4;
    %ix/getv/s 3, v0x600001c9ab50_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001c9aac0, 0, 4;
    %load/vec4 v0x600001c9ab50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001c9ab50_0, 0, 32;
    %jmp T_26.6;
T_26.7 ;
T_26.4 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x153f84b50;
T_27 ;
    %wait E_0x600003bdd800;
    %load/vec4 v0x600001c82a30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600001c82d00_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600001c82400_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x600001c82d90_0;
    %assign/vec4 v0x600001c82d00_0, 0;
    %load/vec4 v0x600001c82490_0;
    %assign/vec4 v0x600001c82400_0, 0;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x153f84b50;
T_28 ;
    %wait E_0x600003bde100;
    %load/vec4 v0x600001c82d00_0;
    %store/vec4 v0x600001c82d90_0, 0, 3;
    %load/vec4 v0x600001c82400_0;
    %store/vec4 v0x600001c82490_0, 0, 16;
    %load/vec4 v0x600001c82d00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_28.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_28.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_28.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_28.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_28.4, 6;
    %jmp T_28.5;
T_28.0 ;
    %load/vec4 v0x600001c82c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.6, 8;
    %load/vec4 v0x600001c82f40_0;
    %flag_set/vec4 8;
    %jmp/0 T_28.8, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_28.9, 8;
T_28.8 ; End of true expr.
    %pushi/vec4 2, 0, 3;
    %jmp/0 T_28.9, 8;
 ; End of false expr.
    %blend;
T_28.9;
    %store/vec4 v0x600001c82d90_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600001c82490_0, 0, 16;
T_28.6 ;
    %jmp T_28.5;
T_28.1 ;
    %load/vec4 v0x600001c82f40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.10, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x600001c82d90_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600001c82490_0, 0, 16;
T_28.10 ;
    %jmp T_28.5;
T_28.2 ;
    %load/vec4 v0x600001c82400_0;
    %addi 1, 0, 16;
    %store/vec4 v0x600001c82490_0, 0, 16;
    %load/vec4 v0x600001c82250_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x600001c82400_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_28.12, 5;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x600001c82d90_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600001c82490_0, 0, 16;
T_28.12 ;
    %jmp T_28.5;
T_28.3 ;
    %load/vec4 v0x600001c82400_0;
    %addi 1, 0, 16;
    %store/vec4 v0x600001c82490_0, 0, 16;
    %load/vec4 v0x600001c82640_0;
    %pad/u 32;
    %addi 4, 0, 32;
    %load/vec4 v0x600001c82400_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_28.14, 5;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x600001c82d90_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600001c82490_0, 0, 16;
T_28.14 ;
    %jmp T_28.5;
T_28.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600001c82d90_0, 0, 3;
    %jmp T_28.5;
T_28.5 ;
    %pop/vec4 1;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x153f8ff70;
T_29 ;
    %wait E_0x600003bd9380;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cff4e0, 4, 0;
    %load/vec4 v0x600001cfff00_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_29.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_29.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_29.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_29.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_29.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_29.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_29.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_29.7, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff3c0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cff4e0, 4, 0;
    %jmp T_29.9;
T_29.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff3c0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff450, 4;
    %add;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cff4e0, 4, 0;
    %jmp T_29.9;
T_29.1 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff3c0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff450, 4;
    %sub;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cff4e0, 4, 0;
    %jmp T_29.9;
T_29.2 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff3c0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff450, 4;
    %mul;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cff4e0, 4, 0;
    %jmp T_29.9;
T_29.3 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff3c0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_29.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_29.11, 8;
T_29.10 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff3c0, 4;
    %jmp/0 T_29.11, 8;
 ; End of false expr.
    %blend;
T_29.11;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cff4e0, 4, 0;
    %jmp T_29.9;
T_29.4 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff3c0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_29.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_29.13, 8;
T_29.12 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff3c0, 4;
    %jmp/0 T_29.13, 8;
 ; End of false expr.
    %blend;
T_29.13;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cff4e0, 4, 0;
    %jmp T_29.9;
T_29.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cff4e0, 4, 0;
    %jmp T_29.9;
T_29.6 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff3c0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cff4e0, 4, 0;
    %jmp T_29.9;
T_29.7 ;
    %load/vec4 v0x600001cff2a0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cff4e0, 4, 0;
    %jmp T_29.9;
T_29.9 ;
    %pop/vec4 1;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x153f8ff70;
T_30 ;
    %wait E_0x600003bd9340;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff4e0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001cfed00_0, 4, 16;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x153f900e0;
T_31 ;
    %wait E_0x600003bd9380;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cff4e0, 4, 0;
    %load/vec4 v0x600001cfff00_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_31.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_31.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_31.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_31.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_31.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_31.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_31.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_31.7, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff3c0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cff4e0, 4, 0;
    %jmp T_31.9;
T_31.0 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff3c0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff450, 4;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cff4e0, 4, 0;
    %jmp T_31.9;
T_31.1 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff3c0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff450, 4;
    %sub;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cff4e0, 4, 0;
    %jmp T_31.9;
T_31.2 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff3c0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff450, 4;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cff4e0, 4, 0;
    %jmp T_31.9;
T_31.3 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff3c0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_31.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_31.11, 8;
T_31.10 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff3c0, 4;
    %jmp/0 T_31.11, 8;
 ; End of false expr.
    %blend;
T_31.11;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cff4e0, 4, 0;
    %jmp T_31.9;
T_31.4 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff3c0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_31.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_31.13, 8;
T_31.12 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff3c0, 4;
    %jmp/0 T_31.13, 8;
 ; End of false expr.
    %blend;
T_31.13;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cff4e0, 4, 0;
    %jmp T_31.9;
T_31.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cff4e0, 4, 0;
    %jmp T_31.9;
T_31.6 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff3c0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cff4e0, 4, 0;
    %jmp T_31.9;
T_31.7 ;
    %load/vec4 v0x600001cff2a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cff4e0, 4, 0;
    %jmp T_31.9;
T_31.9 ;
    %pop/vec4 1;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x153f900e0;
T_32 ;
    %wait E_0x600003bd9340;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff4e0, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001cfed00_0, 4, 16;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x153f90250;
T_33 ;
    %wait E_0x600003bd9380;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cff4e0, 4, 0;
    %load/vec4 v0x600001cfff00_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_33.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_33.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_33.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_33.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_33.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_33.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_33.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_33.7, 6;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff3c0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cff4e0, 4, 0;
    %jmp T_33.9;
T_33.0 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff3c0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff450, 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cff4e0, 4, 0;
    %jmp T_33.9;
T_33.1 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff3c0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff450, 4;
    %sub;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cff4e0, 4, 0;
    %jmp T_33.9;
T_33.2 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff3c0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff450, 4;
    %mul;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cff4e0, 4, 0;
    %jmp T_33.9;
T_33.3 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff3c0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_33.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_33.11, 8;
T_33.10 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff3c0, 4;
    %jmp/0 T_33.11, 8;
 ; End of false expr.
    %blend;
T_33.11;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cff4e0, 4, 0;
    %jmp T_33.9;
T_33.4 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff3c0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_33.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_33.13, 8;
T_33.12 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff3c0, 4;
    %jmp/0 T_33.13, 8;
 ; End of false expr.
    %blend;
T_33.13;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cff4e0, 4, 0;
    %jmp T_33.9;
T_33.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cff4e0, 4, 0;
    %jmp T_33.9;
T_33.6 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff3c0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cff4e0, 4, 0;
    %jmp T_33.9;
T_33.7 ;
    %load/vec4 v0x600001cff2a0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cff4e0, 4, 0;
    %jmp T_33.9;
T_33.9 ;
    %pop/vec4 1;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x153f90250;
T_34 ;
    %wait E_0x600003bd9340;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff4e0, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001cfed00_0, 4, 16;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0x153f903c0;
T_35 ;
    %wait E_0x600003bd9380;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cff4e0, 4, 0;
    %load/vec4 v0x600001cfff00_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_35.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_35.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_35.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_35.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_35.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_35.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_35.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_35.7, 6;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff3c0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cff4e0, 4, 0;
    %jmp T_35.9;
T_35.0 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff3c0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff450, 4;
    %add;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cff4e0, 4, 0;
    %jmp T_35.9;
T_35.1 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff3c0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff450, 4;
    %sub;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cff4e0, 4, 0;
    %jmp T_35.9;
T_35.2 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff3c0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff450, 4;
    %mul;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cff4e0, 4, 0;
    %jmp T_35.9;
T_35.3 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff3c0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_35.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_35.11, 8;
T_35.10 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff3c0, 4;
    %jmp/0 T_35.11, 8;
 ; End of false expr.
    %blend;
T_35.11;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cff4e0, 4, 0;
    %jmp T_35.9;
T_35.4 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff3c0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_35.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_35.13, 8;
T_35.12 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff3c0, 4;
    %jmp/0 T_35.13, 8;
 ; End of false expr.
    %blend;
T_35.13;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cff4e0, 4, 0;
    %jmp T_35.9;
T_35.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cff4e0, 4, 0;
    %jmp T_35.9;
T_35.6 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff3c0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cff4e0, 4, 0;
    %jmp T_35.9;
T_35.7 ;
    %load/vec4 v0x600001cff2a0_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cff4e0, 4, 0;
    %jmp T_35.9;
T_35.9 ;
    %pop/vec4 1;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x153f903c0;
T_36 ;
    %wait E_0x600003bd9340;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff4e0, 4;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001cfed00_0, 4, 16;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x153f90530;
T_37 ;
    %wait E_0x600003bd9380;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cff4e0, 4, 0;
    %load/vec4 v0x600001cfff00_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_37.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_37.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_37.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_37.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_37.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_37.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_37.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_37.7, 6;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff3c0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cff4e0, 4, 0;
    %jmp T_37.9;
T_37.0 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff3c0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff450, 4;
    %add;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cff4e0, 4, 0;
    %jmp T_37.9;
T_37.1 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff3c0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff450, 4;
    %sub;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cff4e0, 4, 0;
    %jmp T_37.9;
T_37.2 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff3c0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff450, 4;
    %mul;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cff4e0, 4, 0;
    %jmp T_37.9;
T_37.3 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff3c0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_37.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_37.11, 8;
T_37.10 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff3c0, 4;
    %jmp/0 T_37.11, 8;
 ; End of false expr.
    %blend;
T_37.11;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cff4e0, 4, 0;
    %jmp T_37.9;
T_37.4 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff3c0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_37.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_37.13, 8;
T_37.12 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff3c0, 4;
    %jmp/0 T_37.13, 8;
 ; End of false expr.
    %blend;
T_37.13;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cff4e0, 4, 0;
    %jmp T_37.9;
T_37.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cff4e0, 4, 0;
    %jmp T_37.9;
T_37.6 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff3c0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cff4e0, 4, 0;
    %jmp T_37.9;
T_37.7 ;
    %load/vec4 v0x600001cff2a0_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cff4e0, 4, 0;
    %jmp T_37.9;
T_37.9 ;
    %pop/vec4 1;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0x153f90530;
T_38 ;
    %wait E_0x600003bd9340;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff4e0, 4;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001cfed00_0, 4, 16;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0x153f906a0;
T_39 ;
    %wait E_0x600003bd9380;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cff4e0, 4, 0;
    %load/vec4 v0x600001cfff00_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_39.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_39.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_39.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_39.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_39.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_39.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_39.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_39.7, 6;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff3c0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cff4e0, 4, 0;
    %jmp T_39.9;
T_39.0 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff3c0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff450, 4;
    %add;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cff4e0, 4, 0;
    %jmp T_39.9;
T_39.1 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff3c0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff450, 4;
    %sub;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cff4e0, 4, 0;
    %jmp T_39.9;
T_39.2 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff3c0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff450, 4;
    %mul;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cff4e0, 4, 0;
    %jmp T_39.9;
T_39.3 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff3c0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_39.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_39.11, 8;
T_39.10 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff3c0, 4;
    %jmp/0 T_39.11, 8;
 ; End of false expr.
    %blend;
T_39.11;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cff4e0, 4, 0;
    %jmp T_39.9;
T_39.4 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff3c0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_39.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_39.13, 8;
T_39.12 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff3c0, 4;
    %jmp/0 T_39.13, 8;
 ; End of false expr.
    %blend;
T_39.13;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cff4e0, 4, 0;
    %jmp T_39.9;
T_39.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cff4e0, 4, 0;
    %jmp T_39.9;
T_39.6 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff3c0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cff4e0, 4, 0;
    %jmp T_39.9;
T_39.7 ;
    %load/vec4 v0x600001cff2a0_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cff4e0, 4, 0;
    %jmp T_39.9;
T_39.9 ;
    %pop/vec4 1;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0x153f906a0;
T_40 ;
    %wait E_0x600003bd9340;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff4e0, 4;
    %ix/load 4, 80, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001cfed00_0, 4, 16;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0x153f90810;
T_41 ;
    %wait E_0x600003bd9380;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cff4e0, 4, 0;
    %load/vec4 v0x600001cfff00_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_41.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_41.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_41.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_41.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_41.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_41.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_41.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_41.7, 6;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff3c0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cff4e0, 4, 0;
    %jmp T_41.9;
T_41.0 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff3c0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff450, 4;
    %add;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cff4e0, 4, 0;
    %jmp T_41.9;
T_41.1 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff3c0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff450, 4;
    %sub;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cff4e0, 4, 0;
    %jmp T_41.9;
T_41.2 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff3c0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff450, 4;
    %mul;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cff4e0, 4, 0;
    %jmp T_41.9;
T_41.3 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff3c0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_41.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_41.11, 8;
T_41.10 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff3c0, 4;
    %jmp/0 T_41.11, 8;
 ; End of false expr.
    %blend;
T_41.11;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cff4e0, 4, 0;
    %jmp T_41.9;
T_41.4 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff3c0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_41.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_41.13, 8;
T_41.12 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff3c0, 4;
    %jmp/0 T_41.13, 8;
 ; End of false expr.
    %blend;
T_41.13;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cff4e0, 4, 0;
    %jmp T_41.9;
T_41.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cff4e0, 4, 0;
    %jmp T_41.9;
T_41.6 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff3c0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cff4e0, 4, 0;
    %jmp T_41.9;
T_41.7 ;
    %load/vec4 v0x600001cff2a0_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cff4e0, 4, 0;
    %jmp T_41.9;
T_41.9 ;
    %pop/vec4 1;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0x153f90810;
T_42 ;
    %wait E_0x600003bd9340;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff4e0, 4;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001cfed00_0, 4, 16;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0x153f90980;
T_43 ;
    %wait E_0x600003bd9380;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cff4e0, 4, 0;
    %load/vec4 v0x600001cfff00_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_43.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_43.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_43.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_43.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_43.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_43.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_43.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_43.7, 6;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff3c0, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cff4e0, 4, 0;
    %jmp T_43.9;
T_43.0 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff3c0, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff450, 4;
    %add;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cff4e0, 4, 0;
    %jmp T_43.9;
T_43.1 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff3c0, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff450, 4;
    %sub;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cff4e0, 4, 0;
    %jmp T_43.9;
T_43.2 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff3c0, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff450, 4;
    %mul;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cff4e0, 4, 0;
    %jmp T_43.9;
T_43.3 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff3c0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_43.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_43.11, 8;
T_43.10 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff3c0, 4;
    %jmp/0 T_43.11, 8;
 ; End of false expr.
    %blend;
T_43.11;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cff4e0, 4, 0;
    %jmp T_43.9;
T_43.4 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff3c0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_43.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_43.13, 8;
T_43.12 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff3c0, 4;
    %jmp/0 T_43.13, 8;
 ; End of false expr.
    %blend;
T_43.13;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cff4e0, 4, 0;
    %jmp T_43.9;
T_43.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cff4e0, 4, 0;
    %jmp T_43.9;
T_43.6 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff3c0, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cff4e0, 4, 0;
    %jmp T_43.9;
T_43.7 ;
    %load/vec4 v0x600001cff2a0_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cff4e0, 4, 0;
    %jmp T_43.9;
T_43.9 ;
    %pop/vec4 1;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0x153f90980;
T_44 ;
    %wait E_0x600003bd9340;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff4e0, 4;
    %ix/load 4, 112, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001cfed00_0, 4, 16;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0x153f90af0;
T_45 ;
    %wait E_0x600003bd9380;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cff4e0, 4, 0;
    %load/vec4 v0x600001cfff00_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_45.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_45.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_45.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_45.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_45.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_45.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_45.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_45.7, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff3c0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cff4e0, 4, 0;
    %jmp T_45.9;
T_45.0 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff3c0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff450, 4;
    %add;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cff4e0, 4, 0;
    %jmp T_45.9;
T_45.1 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff3c0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff450, 4;
    %sub;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cff4e0, 4, 0;
    %jmp T_45.9;
T_45.2 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff3c0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff450, 4;
    %mul;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cff4e0, 4, 0;
    %jmp T_45.9;
T_45.3 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff3c0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_45.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_45.11, 8;
T_45.10 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff3c0, 4;
    %jmp/0 T_45.11, 8;
 ; End of false expr.
    %blend;
T_45.11;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cff4e0, 4, 0;
    %jmp T_45.9;
T_45.4 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff3c0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_45.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_45.13, 8;
T_45.12 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff3c0, 4;
    %jmp/0 T_45.13, 8;
 ; End of false expr.
    %blend;
T_45.13;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cff4e0, 4, 0;
    %jmp T_45.9;
T_45.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cff4e0, 4, 0;
    %jmp T_45.9;
T_45.6 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff3c0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cff4e0, 4, 0;
    %jmp T_45.9;
T_45.7 ;
    %load/vec4 v0x600001cff2a0_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cff4e0, 4, 0;
    %jmp T_45.9;
T_45.9 ;
    %pop/vec4 1;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0x153f90af0;
T_46 ;
    %wait E_0x600003bd9340;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff4e0, 4;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001cfed00_0, 4, 16;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0x153f90c60;
T_47 ;
    %wait E_0x600003bd9380;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cff4e0, 4, 0;
    %load/vec4 v0x600001cfff00_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_47.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_47.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_47.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_47.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_47.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_47.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_47.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_47.7, 6;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff3c0, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cff4e0, 4, 0;
    %jmp T_47.9;
T_47.0 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff3c0, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff450, 4;
    %add;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cff4e0, 4, 0;
    %jmp T_47.9;
T_47.1 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff3c0, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff450, 4;
    %sub;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cff4e0, 4, 0;
    %jmp T_47.9;
T_47.2 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff3c0, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff450, 4;
    %mul;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cff4e0, 4, 0;
    %jmp T_47.9;
T_47.3 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff3c0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_47.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_47.11, 8;
T_47.10 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff3c0, 4;
    %jmp/0 T_47.11, 8;
 ; End of false expr.
    %blend;
T_47.11;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cff4e0, 4, 0;
    %jmp T_47.9;
T_47.4 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff3c0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_47.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_47.13, 8;
T_47.12 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff3c0, 4;
    %jmp/0 T_47.13, 8;
 ; End of false expr.
    %blend;
T_47.13;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cff4e0, 4, 0;
    %jmp T_47.9;
T_47.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cff4e0, 4, 0;
    %jmp T_47.9;
T_47.6 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff3c0, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cff4e0, 4, 0;
    %jmp T_47.9;
T_47.7 ;
    %load/vec4 v0x600001cff2a0_0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cff4e0, 4, 0;
    %jmp T_47.9;
T_47.9 ;
    %pop/vec4 1;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0x153f90c60;
T_48 ;
    %wait E_0x600003bd9340;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff4e0, 4;
    %ix/load 4, 144, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001cfed00_0, 4, 16;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0x153f90dd0;
T_49 ;
    %wait E_0x600003bd9380;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cff4e0, 4, 0;
    %load/vec4 v0x600001cfff00_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_49.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_49.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_49.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_49.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_49.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_49.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_49.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_49.7, 6;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff3c0, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cff4e0, 4, 0;
    %jmp T_49.9;
T_49.0 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff3c0, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff450, 4;
    %add;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cff4e0, 4, 0;
    %jmp T_49.9;
T_49.1 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff3c0, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff450, 4;
    %sub;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cff4e0, 4, 0;
    %jmp T_49.9;
T_49.2 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff3c0, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff450, 4;
    %mul;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cff4e0, 4, 0;
    %jmp T_49.9;
T_49.3 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff3c0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_49.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_49.11, 8;
T_49.10 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff3c0, 4;
    %jmp/0 T_49.11, 8;
 ; End of false expr.
    %blend;
T_49.11;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cff4e0, 4, 0;
    %jmp T_49.9;
T_49.4 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff3c0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_49.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_49.13, 8;
T_49.12 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff3c0, 4;
    %jmp/0 T_49.13, 8;
 ; End of false expr.
    %blend;
T_49.13;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cff4e0, 4, 0;
    %jmp T_49.9;
T_49.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cff4e0, 4, 0;
    %jmp T_49.9;
T_49.6 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff3c0, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cff4e0, 4, 0;
    %jmp T_49.9;
T_49.7 ;
    %load/vec4 v0x600001cff2a0_0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cff4e0, 4, 0;
    %jmp T_49.9;
T_49.9 ;
    %pop/vec4 1;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0x153f90dd0;
T_50 ;
    %wait E_0x600003bd9340;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff4e0, 4;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001cfed00_0, 4, 16;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0x153f90f40;
T_51 ;
    %wait E_0x600003bd9380;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cff4e0, 4, 0;
    %load/vec4 v0x600001cfff00_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_51.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_51.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_51.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_51.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_51.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_51.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_51.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_51.7, 6;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff3c0, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cff4e0, 4, 0;
    %jmp T_51.9;
T_51.0 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff3c0, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff450, 4;
    %add;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cff4e0, 4, 0;
    %jmp T_51.9;
T_51.1 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff3c0, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff450, 4;
    %sub;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cff4e0, 4, 0;
    %jmp T_51.9;
T_51.2 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff3c0, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff450, 4;
    %mul;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cff4e0, 4, 0;
    %jmp T_51.9;
T_51.3 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff3c0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_51.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_51.11, 8;
T_51.10 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff3c0, 4;
    %jmp/0 T_51.11, 8;
 ; End of false expr.
    %blend;
T_51.11;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cff4e0, 4, 0;
    %jmp T_51.9;
T_51.4 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff3c0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_51.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_51.13, 8;
T_51.12 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff3c0, 4;
    %jmp/0 T_51.13, 8;
 ; End of false expr.
    %blend;
T_51.13;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cff4e0, 4, 0;
    %jmp T_51.9;
T_51.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cff4e0, 4, 0;
    %jmp T_51.9;
T_51.6 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff3c0, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cff4e0, 4, 0;
    %jmp T_51.9;
T_51.7 ;
    %load/vec4 v0x600001cff2a0_0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cff4e0, 4, 0;
    %jmp T_51.9;
T_51.9 ;
    %pop/vec4 1;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0x153f90f40;
T_52 ;
    %wait E_0x600003bd9340;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff4e0, 4;
    %ix/load 4, 176, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001cfed00_0, 4, 16;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0x153f910b0;
T_53 ;
    %wait E_0x600003bd9380;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cff4e0, 4, 0;
    %load/vec4 v0x600001cfff00_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_53.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_53.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_53.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_53.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_53.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_53.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_53.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_53.7, 6;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff3c0, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cff4e0, 4, 0;
    %jmp T_53.9;
T_53.0 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff3c0, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff450, 4;
    %add;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cff4e0, 4, 0;
    %jmp T_53.9;
T_53.1 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff3c0, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff450, 4;
    %sub;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cff4e0, 4, 0;
    %jmp T_53.9;
T_53.2 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff3c0, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff450, 4;
    %mul;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cff4e0, 4, 0;
    %jmp T_53.9;
T_53.3 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff3c0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_53.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_53.11, 8;
T_53.10 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff3c0, 4;
    %jmp/0 T_53.11, 8;
 ; End of false expr.
    %blend;
T_53.11;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cff4e0, 4, 0;
    %jmp T_53.9;
T_53.4 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff3c0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_53.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_53.13, 8;
T_53.12 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff3c0, 4;
    %jmp/0 T_53.13, 8;
 ; End of false expr.
    %blend;
T_53.13;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cff4e0, 4, 0;
    %jmp T_53.9;
T_53.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cff4e0, 4, 0;
    %jmp T_53.9;
T_53.6 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff3c0, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cff4e0, 4, 0;
    %jmp T_53.9;
T_53.7 ;
    %load/vec4 v0x600001cff2a0_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cff4e0, 4, 0;
    %jmp T_53.9;
T_53.9 ;
    %pop/vec4 1;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_0x153f910b0;
T_54 ;
    %wait E_0x600003bd9340;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff4e0, 4;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001cfed00_0, 4, 16;
    %jmp T_54;
    .thread T_54, $push;
    .scope S_0x153f91220;
T_55 ;
    %wait E_0x600003bd9380;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cff4e0, 4, 0;
    %load/vec4 v0x600001cfff00_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_55.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_55.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_55.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_55.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_55.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_55.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_55.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_55.7, 6;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff3c0, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cff4e0, 4, 0;
    %jmp T_55.9;
T_55.0 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff3c0, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff450, 4;
    %add;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cff4e0, 4, 0;
    %jmp T_55.9;
T_55.1 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff3c0, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff450, 4;
    %sub;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cff4e0, 4, 0;
    %jmp T_55.9;
T_55.2 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff3c0, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff450, 4;
    %mul;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cff4e0, 4, 0;
    %jmp T_55.9;
T_55.3 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff3c0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_55.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_55.11, 8;
T_55.10 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff3c0, 4;
    %jmp/0 T_55.11, 8;
 ; End of false expr.
    %blend;
T_55.11;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cff4e0, 4, 0;
    %jmp T_55.9;
T_55.4 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff3c0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_55.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_55.13, 8;
T_55.12 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff3c0, 4;
    %jmp/0 T_55.13, 8;
 ; End of false expr.
    %blend;
T_55.13;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cff4e0, 4, 0;
    %jmp T_55.9;
T_55.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cff4e0, 4, 0;
    %jmp T_55.9;
T_55.6 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff3c0, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cff4e0, 4, 0;
    %jmp T_55.9;
T_55.7 ;
    %load/vec4 v0x600001cff2a0_0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cff4e0, 4, 0;
    %jmp T_55.9;
T_55.9 ;
    %pop/vec4 1;
    %jmp T_55;
    .thread T_55, $push;
    .scope S_0x153f91220;
T_56 ;
    %wait E_0x600003bd9340;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff4e0, 4;
    %ix/load 4, 208, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001cfed00_0, 4, 16;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_0x153f91390;
T_57 ;
    %wait E_0x600003bd9380;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cff4e0, 4, 0;
    %load/vec4 v0x600001cfff00_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_57.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_57.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_57.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_57.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_57.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_57.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_57.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_57.7, 6;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff3c0, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cff4e0, 4, 0;
    %jmp T_57.9;
T_57.0 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff3c0, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff450, 4;
    %add;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cff4e0, 4, 0;
    %jmp T_57.9;
T_57.1 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff3c0, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff450, 4;
    %sub;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cff4e0, 4, 0;
    %jmp T_57.9;
T_57.2 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff3c0, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff450, 4;
    %mul;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cff4e0, 4, 0;
    %jmp T_57.9;
T_57.3 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff3c0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_57.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_57.11, 8;
T_57.10 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff3c0, 4;
    %jmp/0 T_57.11, 8;
 ; End of false expr.
    %blend;
T_57.11;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cff4e0, 4, 0;
    %jmp T_57.9;
T_57.4 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff3c0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_57.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_57.13, 8;
T_57.12 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff3c0, 4;
    %jmp/0 T_57.13, 8;
 ; End of false expr.
    %blend;
T_57.13;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cff4e0, 4, 0;
    %jmp T_57.9;
T_57.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cff4e0, 4, 0;
    %jmp T_57.9;
T_57.6 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff3c0, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cff4e0, 4, 0;
    %jmp T_57.9;
T_57.7 ;
    %load/vec4 v0x600001cff2a0_0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cff4e0, 4, 0;
    %jmp T_57.9;
T_57.9 ;
    %pop/vec4 1;
    %jmp T_57;
    .thread T_57, $push;
    .scope S_0x153f91390;
T_58 ;
    %wait E_0x600003bd9340;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff4e0, 4;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001cfed00_0, 4, 16;
    %jmp T_58;
    .thread T_58, $push;
    .scope S_0x153f91500;
T_59 ;
    %wait E_0x600003bd9380;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cff4e0, 4, 0;
    %load/vec4 v0x600001cfff00_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_59.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_59.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_59.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_59.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_59.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_59.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_59.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_59.7, 6;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff3c0, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cff4e0, 4, 0;
    %jmp T_59.9;
T_59.0 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff3c0, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff450, 4;
    %add;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cff4e0, 4, 0;
    %jmp T_59.9;
T_59.1 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff3c0, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff450, 4;
    %sub;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cff4e0, 4, 0;
    %jmp T_59.9;
T_59.2 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff3c0, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff450, 4;
    %mul;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cff4e0, 4, 0;
    %jmp T_59.9;
T_59.3 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff3c0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_59.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_59.11, 8;
T_59.10 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff3c0, 4;
    %jmp/0 T_59.11, 8;
 ; End of false expr.
    %blend;
T_59.11;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cff4e0, 4, 0;
    %jmp T_59.9;
T_59.4 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff3c0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_59.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_59.13, 8;
T_59.12 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff3c0, 4;
    %jmp/0 T_59.13, 8;
 ; End of false expr.
    %blend;
T_59.13;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cff4e0, 4, 0;
    %jmp T_59.9;
T_59.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cff4e0, 4, 0;
    %jmp T_59.9;
T_59.6 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff3c0, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cff4e0, 4, 0;
    %jmp T_59.9;
T_59.7 ;
    %load/vec4 v0x600001cff2a0_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cff4e0, 4, 0;
    %jmp T_59.9;
T_59.9 ;
    %pop/vec4 1;
    %jmp T_59;
    .thread T_59, $push;
    .scope S_0x153f91500;
T_60 ;
    %wait E_0x600003bd9340;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff4e0, 4;
    %ix/load 4, 240, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001cfed00_0, 4, 16;
    %jmp T_60;
    .thread T_60, $push;
    .scope S_0x153f8faf0;
T_61 ;
    %wait E_0x600003bd9280;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001cff330_0, 0, 32;
T_61.0 ;
    %load/vec4 v0x600001cff330_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_61.1, 5;
    %ix/getv/s 4, v0x600001cff330_0;
    %load/vec4a v0x600001cff3c0, 4;
    %ix/getv/s 4, v0x600001cff330_0;
    %store/vec4a v0x600001cff720, 4, 0;
    %load/vec4 v0x600001cff330_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001cff330_0, 0, 32;
    %jmp T_61.0;
T_61.1 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600001cffde0_0, 0, 32;
T_61.2 ;
    %load/vec4 v0x600001cffde0_0;
    %cmpi/s 4, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_61.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001cff330_0, 0, 32;
T_61.4 ;
    %load/vec4 v0x600001cff330_0;
    %pushi/vec4 16, 0, 32;
    %load/vec4 v0x600001cffde0_0;
    %ix/vec4 4;
    %shiftr 4;
    %cmp/s;
    %jmp/0xz T_61.5, 5;
    %load/vec4 v0x600001cfff00_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_61.6, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_61.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_61.8, 6;
    %load/vec4 v0x600001cffde0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001cff330_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600001cff720, 4;
    %load/vec4 v0x600001cffde0_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001cff330_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600001cff720, 4, 0;
    %jmp T_61.10;
T_61.6 ;
    %load/vec4 v0x600001cffde0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001cff330_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600001cff720, 4;
    %load/vec4 v0x600001cffde0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001cff330_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600001cff720, 4;
    %add;
    %load/vec4 v0x600001cffde0_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001cff330_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600001cff720, 4, 0;
    %jmp T_61.10;
T_61.7 ;
    %load/vec4 v0x600001cffde0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001cff330_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600001cff720, 4;
    %load/vec4 v0x600001cffde0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001cff330_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600001cff720, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_61.11, 8;
    %load/vec4 v0x600001cffde0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001cff330_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600001cff720, 4;
    %jmp/1 T_61.12, 8;
T_61.11 ; End of true expr.
    %load/vec4 v0x600001cffde0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001cff330_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600001cff720, 4;
    %jmp/0 T_61.12, 8;
 ; End of false expr.
    %blend;
T_61.12;
    %load/vec4 v0x600001cffde0_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001cff330_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600001cff720, 4, 0;
    %jmp T_61.10;
T_61.8 ;
    %load/vec4 v0x600001cffde0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001cff330_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600001cff720, 4;
    %load/vec4 v0x600001cffde0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001cff330_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600001cff720, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_61.13, 8;
    %load/vec4 v0x600001cffde0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001cff330_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600001cff720, 4;
    %jmp/1 T_61.14, 8;
T_61.13 ; End of true expr.
    %load/vec4 v0x600001cffde0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001cff330_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600001cff720, 4;
    %jmp/0 T_61.14, 8;
 ; End of false expr.
    %blend;
T_61.14;
    %load/vec4 v0x600001cffde0_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001cff330_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600001cff720, 4, 0;
    %jmp T_61.10;
T_61.10 ;
    %pop/vec4 1;
    %load/vec4 v0x600001cff330_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001cff330_0, 0, 32;
    %jmp T_61.4;
T_61.5 ;
    %load/vec4 v0x600001cffde0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001cffde0_0, 0, 32;
    %jmp T_61.2;
T_61.3 ;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cff720, 4;
    %store/vec4 v0x600001cff690_0, 0, 16;
    %jmp T_61;
    .thread T_61, $push;
    .scope S_0x153f8faf0;
T_62 ;
    %wait E_0x600003bdd800;
    %load/vec4 v0x600001cff7b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600001cffe70_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600001cfefd0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600001cff210_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600001cfec70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001cffd50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001cffa80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001cff180_0, 0;
    %jmp T_62.1;
T_62.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001cffd50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001cffa80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001cff180_0, 0;
    %load/vec4 v0x600001cffe70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_62.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_62.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_62.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_62.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_62.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_62.7, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600001cffe70_0, 0;
    %jmp T_62.9;
T_62.2 ;
    %load/vec4 v0x600001cff060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.10, 8;
    %load/vec4 v0x600001cfee20_0;
    %assign/vec4 v0x600001cfefd0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x600001cffe70_0, 0;
T_62.10 ;
    %jmp T_62.9;
T_62.3 ;
    %load/vec4 v0x600001cff0f0_0;
    %assign/vec4 v0x600001cff210_0, 0;
    %load/vec4 v0x600001cff570_0;
    %assign/vec4 v0x600001cfec70_0, 0;
    %load/vec4 v0x600001cfff00_0;
    %dup/vec4;
    %pushi/vec4 48, 0, 8;
    %cmp/u;
    %jmp/1 T_62.12, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 8;
    %cmp/u;
    %jmp/1 T_62.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_62.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_62.15, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_62.16, 6;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x600001cffe70_0, 0;
    %jmp T_62.18;
T_62.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001cffa80_0, 0;
    %load/vec4 v0x600001cff570_0;
    %assign/vec4 v0x600001cff8d0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x600001cffe70_0, 0;
    %jmp T_62.18;
T_62.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001cffd50_0, 0;
    %load/vec4 v0x600001cff570_0;
    %assign/vec4 v0x600001cff8d0_0, 0;
    %load/vec4 v0x600001cf81b0_0;
    %assign/vec4 v0x600001cffc30_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x600001cffe70_0, 0;
    %jmp T_62.18;
T_62.14 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600001cffe70_0, 0;
    %jmp T_62.18;
T_62.15 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600001cffe70_0, 0;
    %jmp T_62.18;
T_62.16 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600001cffe70_0, 0;
    %jmp T_62.18;
T_62.18 ;
    %pop/vec4 1;
    %jmp T_62.9;
T_62.4 ;
    %load/vec4 v0x600001cfed00_0;
    %load/vec4 v0x600001cf8000_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001cf8090, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600001cffe70_0, 0;
    %jmp T_62.9;
T_62.5 ;
    %load/vec4 v0x600001cffb10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.19, 8;
    %load/vec4 v0x600001cfff00_0;
    %cmpi/e 48, 0, 8;
    %jmp/0xz  T_62.21, 4;
    %load/vec4 v0x600001cff960_0;
    %load/vec4 v0x600001cf8000_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001cf8090, 0, 4;
T_62.21 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600001cffe70_0, 0;
T_62.19 ;
    %jmp T_62.9;
T_62.6 ;
    %pushi/vec4 0, 0, 240;
    %load/vec4 v0x600001cff690_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600001cf8000_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001cf8090, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600001cffe70_0, 0;
    %jmp T_62.9;
T_62.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001cff180_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600001cffe70_0, 0;
    %jmp T_62.9;
T_62.9 ;
    %pop/vec4 1;
T_62.1 ;
    %jmp T_62;
    .thread T_62;
    .scope S_0x153f893a0;
T_63 ;
    %wait E_0x600003bdd800;
    %load/vec4 v0x600001c9f0f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600001c9f7b0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600001c9e9a0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600001c9f060_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600001c9eac0_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600001c9eeb0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600001c9efd0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001c9e520_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001c9e5b0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600001c9f210_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x600001c9f570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001c9f690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001c9f3c0_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600001c9d950_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600001c9d560_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001c9da70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001c9d680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001c9dc20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001c9d830_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x600001c9e1c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001c9e2e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001c9e490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001c9e010_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001c9ed00_0, 0;
    %jmp T_63.1;
T_63.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001c9f690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001c9f3c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001c9ed00_0, 0;
    %load/vec4 v0x600001c9f7b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_63.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_63.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_63.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_63.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_63.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_63.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_63.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_63.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_63.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_63.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_63.12, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600001c9f7b0_0, 0;
    %jmp T_63.14;
T_63.2 ;
    %load/vec4 v0x600001c9ea30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.15, 8;
    %load/vec4 v0x600001c9e7f0_0;
    %assign/vec4 v0x600001c9e9a0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001c9f7b0_0, 0;
T_63.15 ;
    %jmp T_63.14;
T_63.3 ;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600001c9f060_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600001c9eac0_0, 0;
    %load/vec4 v0x600001c9ee20_0;
    %assign/vec4 v0x600001c9eeb0_0, 0;
    %load/vec4 v0x600001c9ef40_0;
    %assign/vec4 v0x600001c9efd0_0, 0;
    %load/vec4 v0x600001c9e640_0;
    %pad/u 32;
    %cmpi/u 16, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_63.17, 8;
    %pushi/vec4 15, 0, 32;
    %jmp/1 T_63.18, 8;
T_63.17 ; End of true expr.
    %load/vec4 v0x600001c9e640_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_63.18, 8;
 ; End of false expr.
    %blend;
T_63.18;
    %pad/u 8;
    %assign/vec4 v0x600001c9e5b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001c9e520_0, 0;
    %load/vec4 v0x600001c9f840_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_63.19, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_63.20, 6;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x600001c9f7b0_0, 0;
    %jmp T_63.22;
T_63.19 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600001c9f7b0_0, 0;
    %jmp T_63.22;
T_63.20 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600001c9f7b0_0, 0;
    %jmp T_63.22;
T_63.22 ;
    %pop/vec4 1;
    %jmp T_63.14;
T_63.4 ;
    %load/vec4 v0x600001c9eeb0_0;
    %assign/vec4 v0x600001c9d560_0, 0;
    %load/vec4 v0x600001c9e5b0_0;
    %assign/vec4 v0x600001c9d680_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001c9d830_0, 0;
    %load/vec4 v0x600001c9d710_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.25, 9;
    %load/vec4 v0x600001c9d830_0;
    %and;
T_63.25;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.23, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001c9d830_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001c9e010_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x600001c9f7b0_0, 0;
T_63.23 ;
    %jmp T_63.14;
T_63.5 ;
    %load/vec4 v0x600001c9e0a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.28, 9;
    %load/vec4 v0x600001c9e010_0;
    %and;
T_63.28;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.26, 8;
    %load/vec4 v0x600001c9de60_0;
    %assign/vec4 v0x600001c9eb50_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600001c9f7b0_0, 0;
T_63.26 ;
    %jmp T_63.14;
T_63.6 ;
    %load/vec4 v0x600001c9efd0_0;
    %assign/vec4 v0x600001c9f210_0, 0;
    %load/vec4 v0x600001c9eb50_0;
    %assign/vec4 v0x600001c9f570_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001c9f690_0, 0;
    %load/vec4 v0x600001c9f450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.29, 8;
    %load/vec4 v0x600001c9efd0_0;
    %pad/u 32;
    %addi 32, 0, 32;
    %pad/u 20;
    %assign/vec4 v0x600001c9efd0_0, 0;
    %load/vec4 v0x600001c9eac0_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x600001c9eac0_0, 0;
    %load/vec4 v0x600001c9e520_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600001c9e520_0, 0;
    %load/vec4 v0x600001c9e5b0_0;
    %load/vec4 v0x600001c9e520_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_63.31, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001c9e010_0, 0;
    %load/vec4 v0x600001c9e640_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x600001c9eac0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_63.33, 5;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600001c9f7b0_0, 0;
    %jmp T_63.34;
T_63.33 ;
    %load/vec4 v0x600001c9eeb0_0;
    %addi 32, 0, 40;
    %assign/vec4 v0x600001c9eeb0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001c9e520_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600001c9f7b0_0, 0;
T_63.34 ;
    %jmp T_63.32;
T_63.31 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x600001c9f7b0_0, 0;
T_63.32 ;
T_63.29 ;
    %jmp T_63.14;
T_63.7 ;
    %load/vec4 v0x600001c9efd0_0;
    %assign/vec4 v0x600001c9f210_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001c9f3c0_0, 0;
    %load/vec4 v0x600001c9f450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.35, 8;
    %load/vec4 v0x600001c9f2a0_0;
    %assign/vec4 v0x600001c9eb50_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x600001c9f7b0_0, 0;
T_63.35 ;
    %jmp T_63.14;
T_63.8 ;
    %load/vec4 v0x600001c9eeb0_0;
    %assign/vec4 v0x600001c9d950_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001c9da70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001c9dc20_0, 0;
    %load/vec4 v0x600001c9db00_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.39, 9;
    %load/vec4 v0x600001c9dc20_0;
    %and;
T_63.39;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.37, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001c9dc20_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x600001c9f7b0_0, 0;
T_63.37 ;
    %jmp T_63.14;
T_63.9 ;
    %load/vec4 v0x600001c9eb50_0;
    %assign/vec4 v0x600001c9e1c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001c9e2e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001c9e490_0, 0;
    %load/vec4 v0x600001c9e370_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.42, 9;
    %load/vec4 v0x600001c9e490_0;
    %and;
T_63.42;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.40, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001c9e490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001c9e2e0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x600001c9f7b0_0, 0;
T_63.40 ;
    %jmp T_63.14;
T_63.10 ;
    %load/vec4 v0x600001c9ddd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.43, 8;
    %load/vec4 v0x600001c9eeb0_0;
    %addi 32, 0, 40;
    %assign/vec4 v0x600001c9eeb0_0, 0;
    %load/vec4 v0x600001c9efd0_0;
    %pad/u 32;
    %addi 32, 0, 32;
    %pad/u 20;
    %assign/vec4 v0x600001c9efd0_0, 0;
    %load/vec4 v0x600001c9eac0_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x600001c9eac0_0, 0;
    %load/vec4 v0x600001c9e640_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x600001c9eac0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_63.45, 5;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600001c9f7b0_0, 0;
    %jmp T_63.46;
T_63.45 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600001c9f7b0_0, 0;
T_63.46 ;
T_63.43 ;
    %jmp T_63.14;
T_63.11 ;
    %load/vec4 v0x600001c9f060_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x600001c9f060_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600001c9eac0_0, 0;
    %load/vec4 v0x600001c9e6d0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x600001c9f060_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_63.47, 5;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x600001c9f7b0_0, 0;
    %jmp T_63.48;
T_63.47 ;
    %load/vec4 v0x600001c9ee20_0;
    %load/vec4 v0x600001c9f060_0;
    %pad/u 40;
    %addi 1, 0, 40;
    %load/vec4 v0x600001c9f720_0;
    %pad/u 40;
    %mul;
    %add;
    %assign/vec4 v0x600001c9eeb0_0, 0;
    %load/vec4 v0x600001c9ef40_0;
    %load/vec4 v0x600001c9f060_0;
    %pad/u 20;
    %addi 1, 0, 20;
    %load/vec4 v0x600001c9ed90_0;
    %pad/u 20;
    %mul;
    %add;
    %assign/vec4 v0x600001c9efd0_0, 0;
    %load/vec4 v0x600001c9f840_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_63.49, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_63.50, 6;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x600001c9f7b0_0, 0;
    %jmp T_63.52;
T_63.49 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600001c9f7b0_0, 0;
    %jmp T_63.52;
T_63.50 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600001c9f7b0_0, 0;
    %jmp T_63.52;
T_63.52 ;
    %pop/vec4 1;
T_63.48 ;
    %jmp T_63.14;
T_63.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001c9ed00_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600001c9f7b0_0, 0;
    %jmp T_63.14;
T_63.14 ;
    %pop/vec4 1;
T_63.1 ;
    %jmp T_63;
    .thread T_63;
    .scope S_0x153f8ec00;
T_64 ;
    %wait E_0x600003bd8680;
    %load/vec4 v0x600001c83450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %load/vec4 v0x600001c833c0_0;
    %load/vec4 v0x600001c83060_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001c83210, 0, 4;
T_64.0 ;
    %load/vec4 v0x600001c83330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.2, 8;
    %load/vec4 v0x600001c83060_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600001c83210, 4;
    %assign/vec4 v0x600001c832a0_0, 0;
T_64.2 ;
    %jmp T_64;
    .thread T_64;
    .scope S_0x153f8ec00;
T_65 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001c83180_0, 0, 32;
T_65.0 ;
    %load/vec4 v0x600001c83180_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_65.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600001c83180_0;
    %store/vec4a v0x600001c83210, 4, 0;
    %load/vec4 v0x600001c83180_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001c83180_0, 0, 32;
    %jmp T_65.0;
T_65.1 ;
    %end;
    .thread T_65;
    .scope S_0x153f8eee0;
T_66 ;
    %wait E_0x600003bd8680;
    %load/vec4 v0x600001c83960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.0, 8;
    %load/vec4 v0x600001c838d0_0;
    %load/vec4 v0x600001c83570_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001c83720, 0, 4;
T_66.0 ;
    %load/vec4 v0x600001c83840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.2, 8;
    %load/vec4 v0x600001c83570_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600001c83720, 4;
    %assign/vec4 v0x600001c837b0_0, 0;
T_66.2 ;
    %jmp T_66;
    .thread T_66;
    .scope S_0x153f8eee0;
T_67 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001c83690_0, 0, 32;
T_67.0 ;
    %load/vec4 v0x600001c83690_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_67.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600001c83690_0;
    %store/vec4a v0x600001c83720, 4, 0;
    %load/vec4 v0x600001c83690_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001c83690_0, 0, 32;
    %jmp T_67.0;
T_67.1 ;
    %end;
    .thread T_67;
    .scope S_0x153f8f1c0;
T_68 ;
    %wait E_0x600003bd8680;
    %load/vec4 v0x600001c83e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.0, 8;
    %load/vec4 v0x600001c83de0_0;
    %load/vec4 v0x600001c83a80_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001c83c30, 0, 4;
T_68.0 ;
    %load/vec4 v0x600001c83d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.2, 8;
    %load/vec4 v0x600001c83a80_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600001c83c30, 4;
    %assign/vec4 v0x600001c83cc0_0, 0;
T_68.2 ;
    %jmp T_68;
    .thread T_68;
    .scope S_0x153f8f1c0;
T_69 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001c83ba0_0, 0, 32;
T_69.0 ;
    %load/vec4 v0x600001c83ba0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_69.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600001c83ba0_0;
    %store/vec4a v0x600001c83c30, 4, 0;
    %load/vec4 v0x600001c83ba0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001c83ba0_0, 0, 32;
    %jmp T_69.0;
T_69.1 ;
    %end;
    .thread T_69;
    .scope S_0x153f8f4a0;
T_70 ;
    %wait E_0x600003bd8680;
    %load/vec4 v0x600001cfc3f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.0, 8;
    %load/vec4 v0x600001cfc360_0;
    %load/vec4 v0x600001cfc000_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001cfc1b0, 0, 4;
T_70.0 ;
    %load/vec4 v0x600001cfc2d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.2, 8;
    %load/vec4 v0x600001cfc000_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600001cfc1b0, 4;
    %assign/vec4 v0x600001cfc240_0, 0;
T_70.2 ;
    %jmp T_70;
    .thread T_70;
    .scope S_0x153f8f4a0;
T_71 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001cfc120_0, 0, 32;
T_71.0 ;
    %load/vec4 v0x600001cfc120_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_71.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600001cfc120_0;
    %store/vec4a v0x600001cfc1b0, 4, 0;
    %load/vec4 v0x600001cfc120_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001cfc120_0, 0, 32;
    %jmp T_71.0;
T_71.1 ;
    %end;
    .thread T_71;
    .scope S_0x153f5e810;
T_72 ;
    %wait E_0x600003bd8540;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001cfc6c0_0, 0, 32;
T_72.0 ;
    %load/vec4 v0x600001cfc6c0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_72.1, 5;
    %load/vec4 v0x600001cfdd40_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_72.2, 8;
    %load/vec4 v0x600001cfcab0_0;
    %pad/u 32;
    %load/vec4 v0x600001cfc6c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.2;
    %ix/getv/s 4, v0x600001cfc6c0_0;
    %store/vec4 v0x600001cfe010_0, 4, 1;
    %load/vec4 v0x600001cfd830_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_72.3, 8;
    %load/vec4 v0x600001cfc900_0;
    %pad/u 32;
    %load/vec4 v0x600001cfc6c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.3;
    %ix/getv/s 4, v0x600001cfc6c0_0;
    %store/vec4 v0x600001cfdef0_0, 4, 1;
    %load/vec4 v0x600001cfdb00_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_72.4, 8;
    %load/vec4 v0x600001cfca20_0;
    %pad/u 32;
    %load/vec4 v0x600001cfc6c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.4;
    %ix/getv/s 4, v0x600001cfc6c0_0;
    %store/vec4 v0x600001cfdf80_0, 4, 1;
    %load/vec4 v0x600001cfe520_0;
    %flag_set/vec4 8;
    %jmp/1 T_72.6, 8;
    %load/vec4 v0x600001cfe370_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_72.6;
    %flag_get/vec4 8;
    %jmp/0 T_72.5, 8;
    %load/vec4 v0x600001cfccf0_0;
    %pad/u 32;
    %load/vec4 v0x600001cfc6c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.5;
    %ix/getv/s 4, v0x600001cfc6c0_0;
    %store/vec4 v0x600001cfe0a0_0, 4, 1;
    %load/vec4 v0x600001cfd320_0;
    %flag_set/vec4 8;
    %jmp/1 T_72.8, 8;
    %load/vec4 v0x600001cfd170_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_72.8;
    %flag_get/vec4 8;
    %jmp/0 T_72.7, 8;
    %load/vec4 v0x600001cfc7e0_0;
    %pad/u 32;
    %load/vec4 v0x600001cfc6c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.7;
    %ix/getv/s 4, v0x600001cfc6c0_0;
    %store/vec4 v0x600001cfde60_0, 4, 1;
    %load/vec4 v0x600001cfc6c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001cfc6c0_0, 0, 32;
    %jmp T_72.0;
T_72.1 ;
    %jmp T_72;
    .thread T_72, $push;
    .scope S_0x153f5e810;
T_73 ;
    %wait E_0x600003bd8500;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001cfc6c0_0, 0, 32;
T_73.0 ;
    %load/vec4 v0x600001cfc6c0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_73.1, 5;
    %load/vec4 v0x600001cfe010_0;
    %load/vec4 v0x600001cfc6c0_0;
    %part/s 1;
    %ix/getv/s 4, v0x600001cfc6c0_0;
    %store/vec4 v0x600001cfd560_0, 4, 1;
    %load/vec4 v0x600001cfdef0_0;
    %load/vec4 v0x600001cfc6c0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.2, 8;
    %load/vec4 v0x600001cfe010_0;
    %load/vec4 v0x600001cfc6c0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.2;
    %ix/getv/s 4, v0x600001cfc6c0_0;
    %store/vec4 v0x600001cfd440_0, 4, 1;
    %load/vec4 v0x600001cfdf80_0;
    %load/vec4 v0x600001cfc6c0_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.4, 9;
    %load/vec4 v0x600001cfe010_0;
    %load/vec4 v0x600001cfc6c0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.4;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.3, 8;
    %load/vec4 v0x600001cfdef0_0;
    %load/vec4 v0x600001cfc6c0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.3;
    %ix/getv/s 4, v0x600001cfc6c0_0;
    %store/vec4 v0x600001cfd4d0_0, 4, 1;
    %load/vec4 v0x600001cfe0a0_0;
    %load/vec4 v0x600001cfc6c0_0;
    %part/s 1;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_73.7, 10;
    %load/vec4 v0x600001cfe010_0;
    %load/vec4 v0x600001cfc6c0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.6, 9;
    %load/vec4 v0x600001cfdef0_0;
    %load/vec4 v0x600001cfc6c0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.6;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.5, 8;
    %load/vec4 v0x600001cfdf80_0;
    %load/vec4 v0x600001cfc6c0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.5;
    %ix/getv/s 4, v0x600001cfc6c0_0;
    %store/vec4 v0x600001cfd5f0_0, 4, 1;
    %load/vec4 v0x600001cfde60_0;
    %load/vec4 v0x600001cfc6c0_0;
    %part/s 1;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_73.11, 11;
    %load/vec4 v0x600001cfe010_0;
    %load/vec4 v0x600001cfc6c0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.11;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_73.10, 10;
    %load/vec4 v0x600001cfdef0_0;
    %load/vec4 v0x600001cfc6c0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.10;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.9, 9;
    %load/vec4 v0x600001cfdf80_0;
    %load/vec4 v0x600001cfc6c0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.9;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.8, 8;
    %load/vec4 v0x600001cfe0a0_0;
    %load/vec4 v0x600001cfc6c0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.8;
    %ix/getv/s 4, v0x600001cfc6c0_0;
    %store/vec4 v0x600001cfd3b0_0, 4, 1;
    %load/vec4 v0x600001cfd560_0;
    %load/vec4 v0x600001cfc6c0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.12, 8;
    %load/vec4 v0x600001cfe760_0;
    %ix/getv/s 4, v0x600001cfc6c0_0;
    %store/vec4a v0x600001cfc750, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600001cfc6c0_0;
    %store/vec4a v0x600001cfce10, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600001cfc6c0_0;
    %store/vec4 v0x600001cfcea0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x600001cfc6c0_0;
    %store/vec4 v0x600001cfcc60_0, 4, 1;
    %jmp T_73.13;
T_73.12 ;
    %load/vec4 v0x600001cfd440_0;
    %load/vec4 v0x600001cfc6c0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.14, 8;
    %load/vec4 v0x600001cfe640_0;
    %ix/getv/s 4, v0x600001cfc6c0_0;
    %store/vec4a v0x600001cfc750, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600001cfc6c0_0;
    %store/vec4a v0x600001cfce10, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600001cfc6c0_0;
    %store/vec4 v0x600001cfcea0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x600001cfc6c0_0;
    %store/vec4 v0x600001cfcc60_0, 4, 1;
    %jmp T_73.15;
T_73.14 ;
    %load/vec4 v0x600001cfd4d0_0;
    %load/vec4 v0x600001cfc6c0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.16, 8;
    %load/vec4 v0x600001cfe6d0_0;
    %ix/getv/s 4, v0x600001cfc6c0_0;
    %store/vec4a v0x600001cfc750, 4, 0;
    %load/vec4 v0x600001cfda70_0;
    %ix/getv/s 4, v0x600001cfc6c0_0;
    %store/vec4a v0x600001cfce10, 4, 0;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x600001cfc6c0_0;
    %store/vec4 v0x600001cfcea0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600001cfc6c0_0;
    %store/vec4 v0x600001cfcc60_0, 4, 1;
    %jmp T_73.17;
T_73.16 ;
    %load/vec4 v0x600001cfd5f0_0;
    %load/vec4 v0x600001cfc6c0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.18, 8;
    %load/vec4 v0x600001cfe7f0_0;
    %ix/getv/s 4, v0x600001cfc6c0_0;
    %store/vec4a v0x600001cfc750, 4, 0;
    %load/vec4 v0x600001cfe490_0;
    %ix/getv/s 4, v0x600001cfc6c0_0;
    %store/vec4a v0x600001cfce10, 4, 0;
    %load/vec4 v0x600001cfe520_0;
    %ix/getv/s 4, v0x600001cfc6c0_0;
    %store/vec4 v0x600001cfcea0_0, 4, 1;
    %load/vec4 v0x600001cfe370_0;
    %ix/getv/s 4, v0x600001cfc6c0_0;
    %store/vec4 v0x600001cfcc60_0, 4, 1;
    %jmp T_73.19;
T_73.18 ;
    %load/vec4 v0x600001cfd3b0_0;
    %load/vec4 v0x600001cfc6c0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.20, 8;
    %load/vec4 v0x600001cfe5b0_0;
    %ix/getv/s 4, v0x600001cfc6c0_0;
    %store/vec4a v0x600001cfc750, 4, 0;
    %load/vec4 v0x600001cfd290_0;
    %ix/getv/s 4, v0x600001cfc6c0_0;
    %store/vec4a v0x600001cfce10, 4, 0;
    %load/vec4 v0x600001cfd320_0;
    %ix/getv/s 4, v0x600001cfc6c0_0;
    %store/vec4 v0x600001cfcea0_0, 4, 1;
    %load/vec4 v0x600001cfd170_0;
    %ix/getv/s 4, v0x600001cfc6c0_0;
    %store/vec4 v0x600001cfcc60_0, 4, 1;
    %jmp T_73.21;
T_73.20 ;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x600001cfc6c0_0;
    %store/vec4a v0x600001cfc750, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600001cfc6c0_0;
    %store/vec4a v0x600001cfce10, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600001cfc6c0_0;
    %store/vec4 v0x600001cfcea0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600001cfc6c0_0;
    %store/vec4 v0x600001cfcc60_0, 4, 1;
T_73.21 ;
T_73.19 ;
T_73.17 ;
T_73.15 ;
T_73.13 ;
    %load/vec4 v0x600001cfc6c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001cfc6c0_0, 0, 32;
    %jmp T_73.0;
T_73.1 ;
    %jmp T_73;
    .thread T_73, $push;
    .scope S_0x153f5e810;
T_74 ;
    %wait E_0x600003bd8680;
    %load/vec4 v0x600001cfcab0_0;
    %assign/vec4 v0x600001cfcb40_0, 0;
    %load/vec4 v0x600001cfc900_0;
    %assign/vec4 v0x600001cfc990_0, 0;
    %load/vec4 v0x600001cfccf0_0;
    %assign/vec4 v0x600001cfcd80_0, 0;
    %load/vec4 v0x600001cfc7e0_0;
    %assign/vec4 v0x600001cfc870_0, 0;
    %jmp T_74;
    .thread T_74;
    .scope S_0x153f5e810;
T_75 ;
    %wait E_0x600003bd8480;
    %load/vec4 v0x600001cfcb40_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600001cfcbd0, 4;
    %store/vec4 v0x600001cfdcb0_0, 0, 256;
    %load/vec4 v0x600001cfc990_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600001cfcbd0, 4;
    %store/vec4 v0x600001cfd7a0_0, 0, 256;
    %load/vec4 v0x600001cfcd80_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600001cfcbd0, 4;
    %store/vec4 v0x600001cfe2e0_0, 0, 256;
    %load/vec4 v0x600001cfc870_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600001cfcbd0, 4;
    %store/vec4 v0x600001cfd0e0_0, 0, 256;
    %jmp T_75;
    .thread T_75, $push;
    .scope S_0x153f5f540;
T_76 ;
    %wait E_0x600003bdd800;
    %load/vec4 v0x600001cf4000_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.0, 8;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600001cfa2e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001cfa370_0, 0;
    %jmp T_76.1;
T_76.0 ;
    %load/vec4 v0x600001cfa640_0;
    %assign/vec4 v0x600001cfa370_0, 0;
    %load/vec4 v0x600001cfa640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.2, 8;
    %load/vec4 v0x600001cfa520_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0x600001cfa250, 4;
    %assign/vec4 v0x600001cfa2e0_0, 0;
T_76.2 ;
T_76.1 ;
    %jmp T_76;
    .thread T_76;
    .scope S_0x153f5f540;
T_77 ;
    %wait E_0x600003bd8680;
    %load/vec4 v0x600001cfbcc0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_77.3, 10;
    %load/vec4 v0x600001cfbc30_0;
    %and;
T_77.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_77.2, 9;
    %load/vec4 v0x600001cfbba0_0;
    %and;
T_77.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.0, 8;
    %load/vec4 v0x600001cfbb10_0;
    %parti/s 128, 0, 2;
    %load/vec4 v0x600001cfba80_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001cfa250, 0, 4;
T_77.0 ;
    %jmp T_77;
    .thread T_77;
    .scope S_0x153f5f540;
T_78 ;
    %wait E_0x600003bdd800;
    %load/vec4 v0x600001cf4000_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001cf4bd0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001cf4b40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001cf90e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001cf9170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001cfb600_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001cf9050_0, 0;
    %jmp T_78.1;
T_78.0 ;
    %load/vec4 v0x600001cfb690_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x600001cf4bd0_0, 0;
    %load/vec4 v0x600001cfad90_0;
    %parti/s 2, 0, 2;
    %assign/vec4 v0x600001cf4b40_0, 0;
    %load/vec4 v0x600001cfb690_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x600001cf90e0_0, 0;
    %load/vec4 v0x600001cf90e0_0;
    %assign/vec4 v0x600001cf9170_0, 0;
    %load/vec4 v0x600001cfb570_0;
    %assign/vec4 v0x600001cfb600_0, 0;
    %load/vec4 v0x600001cfaa30_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x600001cf9050_0, 0;
T_78.1 ;
    %jmp T_78;
    .thread T_78;
    .scope S_0x153f5f540;
T_79 ;
    %wait E_0x600003bdd800;
    %load/vec4 v0x600001cf4000_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600001cfb690_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600001cfae20_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600001cfb330_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600001cfad90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001cfb570_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001cfb3c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001cfaeb0_0, 0;
    %jmp T_79.1;
T_79.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001cfb570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001cfaeb0_0, 0;
    %load/vec4 v0x600001cf4360_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_79.5, 10;
    %load/vec4 v0x600001cfb180_0;
    %and;
T_79.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_79.4, 9;
    %load/vec4 v0x600001cfb690_0;
    %cmpi/e 2, 0, 3;
    %flag_get/vec4 4;
    %jmp/1 T_79.6, 4;
    %load/vec4 v0x600001cfb690_0;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_79.6;
    %and;
T_79.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.2, 8;
    %load/vec4 v0x600001cfb330_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x600001cfb330_0, 0;
T_79.2 ;
    %load/vec4 v0x600001cfb690_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_79.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_79.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_79.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_79.10, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_79.11, 6;
    %jmp T_79.12;
T_79.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001cfb3c0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600001cfb330_0, 0;
    %load/vec4 v0x600001cfa7f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.13, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001cfb3c0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600001cfad90_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x600001cfb690_0, 0;
T_79.13 ;
    %jmp T_79.12;
T_79.8 ;
    %load/vec4 v0x600001cfb960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.15, 8;
    %load/vec4 v0x600001cfad90_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x600001cfad90_0, 0;
    %load/vec4 v0x600001cfad90_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_79.17, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001cfb570_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600001cfae20_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x600001cfb690_0, 0;
T_79.17 ;
T_79.15 ;
    %jmp T_79.12;
T_79.9 ;
    %load/vec4 v0x600001cfab50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.19, 8;
    %load/vec4 v0x600001cfae20_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x600001cfae20_0, 0;
T_79.19 ;
    %load/vec4 v0x600001cf4240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.21, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x600001cfb690_0, 0;
T_79.21 ;
    %jmp T_79.12;
T_79.10 ;
    %load/vec4 v0x600001cfb330_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_79.23, 5;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600001cfb690_0, 0;
T_79.23 ;
    %jmp T_79.12;
T_79.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001cfaeb0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600001cfb690_0, 0;
    %jmp T_79.12;
T_79.12 ;
    %pop/vec4 1;
T_79.1 ;
    %jmp T_79;
    .thread T_79;
    .scope S_0x153f8e590;
T_80 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001cf5710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001cf60a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001cf6400_0, 0, 1;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x600001cf6490_0, 0, 20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001cf5830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001cf6130_0, 0, 1;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x600001cf59e0_0, 0, 256;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x600001cf5950_0, 0, 20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001cf5b90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001cf5a70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001cf5d40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001cf4fc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001cf4d80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001cf55f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001cf5200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001cf5440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001cf5320_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x600001cf5170_0, 0, 2;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x600001cf5290_0, 0, 256;
    %end;
    .thread T_80, $init;
    .scope S_0x153f8e590;
T_81 ;
    %delay 5000, 0;
    %load/vec4 v0x600001cf5710_0;
    %inv;
    %store/vec4 v0x600001cf5710_0, 0, 1;
    %jmp T_81;
    .thread T_81;
    .scope S_0x153f8e590;
T_82 ;
    %vpi_call/w 3 74 "$display", "\000" {0 0 0};
    %vpi_call/w 3 75 "$display", "\342\225\224\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\227" {0 0 0};
    %vpi_call/w 3 76 "$display", "\342\225\221         Multiple Sequential GEMM Test                      \342\225\221" {0 0 0};
    %vpi_call/w 3 77 "$display", "\342\225\221         Two 4\303\2274 GEMMs in one program                       \342\225\221" {0 0 0};
    %vpi_call/w 3 78 "$display", "\342\225\232\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\235" {0 0 0};
    %pushi/vec4 218694913, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c83210, 4, 0;
    %pushi/vec4 235537922, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c83720, 4, 0;
    %pushi/vec4 252380931, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c83c30, 4, 0;
    %pushi/vec4 269223940, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cfc1b0, 4, 0;
    %pushi/vec4 1, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c83210, 4, 0;
    %pushi/vec4 256, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c83720, 4, 0;
    %pushi/vec4 65536, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c83c30, 4, 0;
    %pushi/vec4 16777216, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cfc1b0, 4, 0;
    %pushi/vec4 67305985, 0, 256;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c83210, 4, 0;
    %pushi/vec4 67305985, 0, 256;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c83720, 4, 0;
    %pushi/vec4 67305985, 0, 256;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c83c30, 4, 0;
    %pushi/vec4 67305985, 0, 256;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cfc1b0, 4, 0;
    %pushi/vec4 2, 0, 256;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c83210, 4, 0;
    %pushi/vec4 512, 0, 256;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c83720, 4, 0;
    %pushi/vec4 131072, 0, 256;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001c83c30, 4, 0;
    %pushi/vec4 33554432, 0, 256;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cfc1b0, 4, 0;
    %pushi/vec4 2155876352, 0, 39;
    %concati/vec4 2147483648, 0, 36;
    %concati/vec4 2147516416, 0, 34;
    %concati/vec4 262144, 0, 19;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cfa250, 4, 0;
    %pushi/vec4 2155884544, 0, 39;
    %concati/vec4 2684387328, 0, 34;
    %concati/vec4 2147516416, 0, 36;
    %concati/vec4 262144, 0, 19;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cfa250, 4, 0;
    %pushi/vec4 4278190080, 0, 32;
    %concati/vec4 0, 0, 96;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001cfa250, 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001cf60a0_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001cf60a0_0, 0, 1;
    %delay 50000, 0;
    %wait E_0x600003bdcf00;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001cf6400_0, 0, 1;
    %wait E_0x600003bd8680;
    %wait E_0x600003bd8680;
    %wait E_0x600003bdcf00;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001cf6400_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001cf58c0_0, 0, 32;
T_82.0 ;
    %load/vec4 v0x600001cf58c0_0;
    %cmpi/s 150, 0, 32;
    %jmp/0xz T_82.1, 5;
    %wait E_0x600003bd8680;
    %load/vec4 v0x600001cf62e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.2, 8;
    %pushi/vec4 999, 0, 32;
    %store/vec4 v0x600001cf58c0_0, 0, 32;
T_82.2 ;
    %load/vec4 v0x600001cf58c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001cf58c0_0, 0, 32;
    %jmp T_82.0;
T_82.1 ;
    %delay 50000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001cf57a0_0, 0, 32;
    %vpi_call/w 3 137 "$display", "\000" {0 0 0};
    %vpi_call/w 3 138 "$display", "[GEMM 1] C1 = I \303\227 B1 (expect B1):" {0 0 0};
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c83210, 4;
    %store/vec4 v0x600001cf5e60_0, 0, 256;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c83720, 4;
    %store/vec4 v0x600001cf5ef0_0, 0, 256;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c83c30, 4;
    %store/vec4 v0x600001cf5f80_0, 0, 256;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cfc1b0, 4;
    %store/vec4 v0x600001cf6010_0, 0, 256;
    %load/vec4 v0x600001cf5e60_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x600001cf5e60_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x600001cf5e60_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x600001cf5e60_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 144 "$display", "  Row 0: [%0d,%0d,%0d,%0d] expect [1,2,3,4]", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %load/vec4 v0x600001cf5ef0_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x600001cf5ef0_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x600001cf5ef0_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x600001cf5ef0_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 146 "$display", "  Row 1: [%0d,%0d,%0d,%0d] expect [5,6,7,8]", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %load/vec4 v0x600001cf5f80_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x600001cf5f80_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x600001cf5f80_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x600001cf5f80_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 148 "$display", "  Row 2: [%0d,%0d,%0d,%0d] expect [9,10,11,12]", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %load/vec4 v0x600001cf6010_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x600001cf6010_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x600001cf6010_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x600001cf6010_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 150 "$display", "  Row 3: [%0d,%0d,%0d,%0d] expect [13,14,15,16]", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %load/vec4 v0x600001cf5e60_0;
    %parti/s 32, 0, 2;
    %cmpi/ne 1, 0, 32;
    %jmp/1 T_82.8, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x600001cf5e60_0;
    %parti/s 32, 32, 7;
    %cmpi/ne 2, 0, 32;
    %flag_or 4, 8;
T_82.8;
    %jmp/1 T_82.7, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x600001cf5e60_0;
    %parti/s 32, 64, 8;
    %cmpi/ne 3, 0, 32;
    %flag_or 4, 8;
T_82.7;
    %jmp/1 T_82.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x600001cf5e60_0;
    %parti/s 32, 96, 8;
    %cmpi/ne 4, 0, 32;
    %flag_or 4, 8;
T_82.6;
    %jmp/0xz  T_82.4, 4;
    %load/vec4 v0x600001cf57a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001cf57a0_0, 0, 32;
T_82.4 ;
    %load/vec4 v0x600001cf5ef0_0;
    %parti/s 32, 0, 2;
    %cmpi/ne 5, 0, 32;
    %jmp/1 T_82.13, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x600001cf5ef0_0;
    %parti/s 32, 32, 7;
    %cmpi/ne 6, 0, 32;
    %flag_or 4, 8;
T_82.13;
    %jmp/1 T_82.12, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x600001cf5ef0_0;
    %parti/s 32, 64, 8;
    %cmpi/ne 7, 0, 32;
    %flag_or 4, 8;
T_82.12;
    %jmp/1 T_82.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x600001cf5ef0_0;
    %parti/s 32, 96, 8;
    %cmpi/ne 8, 0, 32;
    %flag_or 4, 8;
T_82.11;
    %jmp/0xz  T_82.9, 4;
    %load/vec4 v0x600001cf57a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001cf57a0_0, 0, 32;
T_82.9 ;
    %load/vec4 v0x600001cf5f80_0;
    %parti/s 32, 0, 2;
    %cmpi/ne 9, 0, 32;
    %jmp/1 T_82.18, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x600001cf5f80_0;
    %parti/s 32, 32, 7;
    %cmpi/ne 10, 0, 32;
    %flag_or 4, 8;
T_82.18;
    %jmp/1 T_82.17, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x600001cf5f80_0;
    %parti/s 32, 64, 8;
    %cmpi/ne 11, 0, 32;
    %flag_or 4, 8;
T_82.17;
    %jmp/1 T_82.16, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x600001cf5f80_0;
    %parti/s 32, 96, 8;
    %cmpi/ne 12, 0, 32;
    %flag_or 4, 8;
T_82.16;
    %jmp/0xz  T_82.14, 4;
    %load/vec4 v0x600001cf57a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001cf57a0_0, 0, 32;
T_82.14 ;
    %load/vec4 v0x600001cf6010_0;
    %parti/s 32, 0, 2;
    %cmpi/ne 13, 0, 32;
    %jmp/1 T_82.23, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x600001cf6010_0;
    %parti/s 32, 32, 7;
    %cmpi/ne 14, 0, 32;
    %flag_or 4, 8;
T_82.23;
    %jmp/1 T_82.22, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x600001cf6010_0;
    %parti/s 32, 64, 8;
    %cmpi/ne 15, 0, 32;
    %flag_or 4, 8;
T_82.22;
    %jmp/1 T_82.21, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x600001cf6010_0;
    %parti/s 32, 96, 8;
    %cmpi/ne 16, 0, 32;
    %flag_or 4, 8;
T_82.21;
    %jmp/0xz  T_82.19, 4;
    %load/vec4 v0x600001cf57a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001cf57a0_0, 0, 32;
T_82.19 ;
    %vpi_call/w 3 161 "$display", "\000" {0 0 0};
    %vpi_call/w 3 162 "$display", "[GEMM 2] C2 = 2I \303\227 B2 (expect 2\303\227B2):" {0 0 0};
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c83210, 4;
    %store/vec4 v0x600001cf5e60_0, 0, 256;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c83720, 4;
    %store/vec4 v0x600001cf5ef0_0, 0, 256;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001c83c30, 4;
    %store/vec4 v0x600001cf5f80_0, 0, 256;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001cfc1b0, 4;
    %store/vec4 v0x600001cf6010_0, 0, 256;
    %load/vec4 v0x600001cf5e60_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x600001cf5e60_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x600001cf5e60_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x600001cf5e60_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 168 "$display", "  Row 0: [%0d,%0d,%0d,%0d] expect [2,2,2,2]", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %load/vec4 v0x600001cf5ef0_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x600001cf5ef0_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x600001cf5ef0_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x600001cf5ef0_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 170 "$display", "  Row 1: [%0d,%0d,%0d,%0d] expect [4,4,4,4]", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %load/vec4 v0x600001cf5f80_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x600001cf5f80_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x600001cf5f80_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x600001cf5f80_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 172 "$display", "  Row 2: [%0d,%0d,%0d,%0d] expect [6,6,6,6]", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %load/vec4 v0x600001cf6010_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x600001cf6010_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x600001cf6010_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x600001cf6010_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 174 "$display", "  Row 3: [%0d,%0d,%0d,%0d] expect [8,8,8,8]", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %load/vec4 v0x600001cf5e60_0;
    %parti/s 32, 0, 2;
    %cmpi/ne 2, 0, 32;
    %jmp/1 T_82.28, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x600001cf5e60_0;
    %parti/s 32, 32, 7;
    %cmpi/ne 2, 0, 32;
    %flag_or 4, 8;
T_82.28;
    %jmp/1 T_82.27, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x600001cf5e60_0;
    %parti/s 32, 64, 8;
    %cmpi/ne 2, 0, 32;
    %flag_or 4, 8;
T_82.27;
    %jmp/1 T_82.26, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x600001cf5e60_0;
    %parti/s 32, 96, 8;
    %cmpi/ne 2, 0, 32;
    %flag_or 4, 8;
T_82.26;
    %jmp/0xz  T_82.24, 4;
    %load/vec4 v0x600001cf57a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001cf57a0_0, 0, 32;
T_82.24 ;
    %load/vec4 v0x600001cf5ef0_0;
    %parti/s 32, 0, 2;
    %cmpi/ne 4, 0, 32;
    %jmp/1 T_82.33, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x600001cf5ef0_0;
    %parti/s 32, 32, 7;
    %cmpi/ne 4, 0, 32;
    %flag_or 4, 8;
T_82.33;
    %jmp/1 T_82.32, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x600001cf5ef0_0;
    %parti/s 32, 64, 8;
    %cmpi/ne 4, 0, 32;
    %flag_or 4, 8;
T_82.32;
    %jmp/1 T_82.31, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x600001cf5ef0_0;
    %parti/s 32, 96, 8;
    %cmpi/ne 4, 0, 32;
    %flag_or 4, 8;
T_82.31;
    %jmp/0xz  T_82.29, 4;
    %load/vec4 v0x600001cf57a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001cf57a0_0, 0, 32;
T_82.29 ;
    %load/vec4 v0x600001cf5f80_0;
    %parti/s 32, 0, 2;
    %cmpi/ne 6, 0, 32;
    %jmp/1 T_82.38, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x600001cf5f80_0;
    %parti/s 32, 32, 7;
    %cmpi/ne 6, 0, 32;
    %flag_or 4, 8;
T_82.38;
    %jmp/1 T_82.37, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x600001cf5f80_0;
    %parti/s 32, 64, 8;
    %cmpi/ne 6, 0, 32;
    %flag_or 4, 8;
T_82.37;
    %jmp/1 T_82.36, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x600001cf5f80_0;
    %parti/s 32, 96, 8;
    %cmpi/ne 6, 0, 32;
    %flag_or 4, 8;
T_82.36;
    %jmp/0xz  T_82.34, 4;
    %load/vec4 v0x600001cf57a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001cf57a0_0, 0, 32;
T_82.34 ;
    %load/vec4 v0x600001cf6010_0;
    %parti/s 32, 0, 2;
    %cmpi/ne 8, 0, 32;
    %jmp/1 T_82.43, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x600001cf6010_0;
    %parti/s 32, 32, 7;
    %cmpi/ne 8, 0, 32;
    %flag_or 4, 8;
T_82.43;
    %jmp/1 T_82.42, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x600001cf6010_0;
    %parti/s 32, 64, 8;
    %cmpi/ne 8, 0, 32;
    %flag_or 4, 8;
T_82.42;
    %jmp/1 T_82.41, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x600001cf6010_0;
    %parti/s 32, 96, 8;
    %cmpi/ne 8, 0, 32;
    %flag_or 4, 8;
T_82.41;
    %jmp/0xz  T_82.39, 4;
    %load/vec4 v0x600001cf57a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001cf57a0_0, 0, 32;
T_82.39 ;
    %vpi_call/w 3 182 "$display", "\000" {0 0 0};
    %load/vec4 v0x600001cf57a0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_82.44, 4;
    %vpi_call/w 3 183 "$display", ">>> MULTI GEMM TEST PASSED! <<<" {0 0 0};
    %jmp T_82.45;
T_82.44 ;
    %vpi_call/w 3 184 "$display", ">>> MULTI GEMM TEST FAILED (%0d errors) <<<", v0x600001cf57a0_0 {0 0 0};
T_82.45 ;
    %vpi_call/w 3 185 "$finish" {0 0 0};
    %end;
    .thread T_82;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "tb/tb_e2e_multi_gemm.v";
    "rtl/top/tensor_processing_cluster.v";
    "rtl/core/dma_engine.v";
    "rtl/control/local_cmd_processor.v";
    "rtl/core/systolic_array.v";
    "rtl/core/mac_pe.v";
    "rtl/memory/sram_subsystem.v";
    "rtl/core/vector_unit.v";
