

================================================================
== Vitis HLS Report for 'mvt_Pipeline_lprd_2'
================================================================
* Date:           Mon Dec  2 12:52:41 2024

* Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
* Project:        hls_prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.474 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       66|       66|  0.660 us|  0.660 us|   66|   66|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- lprd_2  |       64|       64|         2|          1|          1|    64|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      50|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      36|    -|
|Register         |        -|     -|      16|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      16|      86|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln18_fu_161_p2   |         +|   0|  0|  14|           7|           1|
    |add_ln19_fu_171_p2   |         +|   0|  0|  19|          12|          12|
    |icmp_ln18_fu_155_p2  |      icmp|   0|  0|  15|           7|           8|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  50|          27|          23|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_1     |   9|          2|    7|         14|
    |j_fu_60                  |   9|          2|    7|         14|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   16|         32|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |j_fu_60                  |  7|   0|    7|          0|
    |lshr_ln6_4_reg_261       |  5|   0|    5|          0|
    |trunc_ln18_reg_257       |  1|   0|    1|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 16|   0|   16|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+---------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-------------------+-----+-----+------------+---------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  mvt_Pipeline_lprd_2|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  mvt_Pipeline_lprd_2|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  mvt_Pipeline_lprd_2|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  mvt_Pipeline_lprd_2|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  mvt_Pipeline_lprd_2|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  mvt_Pipeline_lprd_2|  return value|
|zext_ln19          |   in|   12|     ap_none|            zext_ln19|        scalar|
|A_address0         |  out|   12|   ap_memory|                    A|         array|
|A_ce0              |  out|    1|   ap_memory|                    A|         array|
|A_q0               |   in|   32|   ap_memory|                    A|         array|
|i                  |   in|    6|     ap_none|                    i|        scalar|
|buff_A_address0    |  out|   10|   ap_memory|               buff_A|         array|
|buff_A_ce0         |  out|    1|   ap_memory|               buff_A|         array|
|buff_A_we0         |  out|    1|   ap_memory|               buff_A|         array|
|buff_A_d0          |  out|   32|   ap_memory|               buff_A|         array|
|buff_A_1_address0  |  out|   10|   ap_memory|             buff_A_1|         array|
|buff_A_1_ce0       |  out|    1|   ap_memory|             buff_A_1|         array|
|buff_A_1_we0       |  out|    1|   ap_memory|             buff_A_1|         array|
|buff_A_1_d0        |  out|   32|   ap_memory|             buff_A_1|         array|
|buff_A_2_address0  |  out|   10|   ap_memory|             buff_A_2|         array|
|buff_A_2_ce0       |  out|    1|   ap_memory|             buff_A_2|         array|
|buff_A_2_we0       |  out|    1|   ap_memory|             buff_A_2|         array|
|buff_A_2_d0        |  out|   32|   ap_memory|             buff_A_2|         array|
|buff_A_3_address0  |  out|   10|   ap_memory|             buff_A_3|         array|
|buff_A_3_ce0       |  out|    1|   ap_memory|             buff_A_3|         array|
|buff_A_3_we0       |  out|    1|   ap_memory|             buff_A_3|         array|
|buff_A_3_d0        |  out|   32|   ap_memory|             buff_A_3|         array|
|empty              |   in|    1|     ap_none|                empty|        scalar|
+-------------------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.47>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [src/mvt.c:6]   --->   Operation 5 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%tmp = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %empty"   --->   Operation 6 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %i"   --->   Operation 7 'read' 'i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%zext_ln19_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %zext_ln19"   --->   Operation 8 'read' 'zext_ln19_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.42ns)   --->   "%store_ln6 = store i7 0, i7 %j" [src/mvt.c:6]   --->   Operation 10 'store' 'store_ln6' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%j_1 = load i7 %j" [src/mvt.c:18]   --->   Operation 12 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.77ns)   --->   "%icmp_ln18 = icmp_eq  i7 %j_1, i7 64" [src/mvt.c:18]   --->   Operation 13 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.77ns)   --->   "%add_ln18 = add i7 %j_1, i7 1" [src/mvt.c:18]   --->   Operation 14 'add' 'add_ln18' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln18 = br i1 %icmp_ln18, void %for.inc.split, void %for.inc26.exitStub" [src/mvt.c:18]   --->   Operation 15 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln19_2 = zext i7 %j_1" [src/mvt.c:19]   --->   Operation 16 'zext' 'zext_ln19_2' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.80ns)   --->   "%add_ln19 = add i12 %zext_ln19_read, i12 %zext_ln19_2" [src/mvt.c:19]   --->   Operation 17 'add' 'add_ln19' <Predicate = (!icmp_ln18)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln19_3 = zext i12 %add_ln19" [src/mvt.c:19]   --->   Operation 18 'zext' 'zext_ln19_3' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i32 %A, i64 0, i64 %zext_ln19_3" [src/mvt.c:19]   --->   Operation 19 'getelementptr' 'A_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln18 = trunc i7 %j_1" [src/mvt.c:18]   --->   Operation 20 'trunc' 'trunc_ln18' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%lshr_ln6_4 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %j_1, i32 1, i32 5" [src/mvt.c:6]   --->   Operation 21 'partselect' 'lshr_ln6_4' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 22 [2/2] (1.23ns)   --->   "%A_load = load i12 %A_addr" [src/mvt.c:19]   --->   Operation 22 'load' 'A_load' <Predicate = (!icmp_ln18)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln19 = br i1 %tmp, void %arrayidx254.case.0, void %arrayidx254.case.1" [src/mvt.c:19]   --->   Operation 23 'br' 'br_ln19' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln19 = br i1 %trunc_ln18, void %arrayidx254.case.014, void %arrayidx254.case.115" [src/mvt.c:19]   --->   Operation 24 'br' 'br_ln19' <Predicate = (!icmp_ln18 & !tmp)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx254.exit" [src/mvt.c:19]   --->   Operation 25 'br' 'br_ln19' <Predicate = (!icmp_ln18 & !tmp)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln19 = br i1 %trunc_ln18, void %arrayidx254.case.018, void %arrayidx254.case.119" [src/mvt.c:19]   --->   Operation 26 'br' 'br_ln19' <Predicate = (!icmp_ln18 & tmp)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx254.exit" [src/mvt.c:19]   --->   Operation 27 'br' 'br_ln19' <Predicate = (!icmp_ln18 & tmp)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.42ns)   --->   "%store_ln6 = store i7 %add_ln18, i7 %j" [src/mvt.c:6]   --->   Operation 28 'store' 'store_ln6' <Predicate = (!icmp_ln18)> <Delay = 0.42>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln18 = br void %for.inc" [src/mvt.c:18]   --->   Operation 29 'br' 'br_ln18' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 50 'ret' 'ret_ln0' <Predicate = (icmp_ln18)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.47>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%specpipeline_ln8 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [/nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/mvt_opt_f72b669da0a04fe63b6b8d5be7214588/opt.tcl:8]   --->   Operation 30 'specpipeline' 'specpipeline_ln8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%speclooptripcount_ln6 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [src/mvt.c:6]   --->   Operation 31 'speclooptripcount' 'speclooptripcount_ln6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%specloopname_ln18 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [src/mvt.c:18]   --->   Operation 32 'specloopname' 'specloopname_ln18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i5 @_ssdm_op_PartSelect.i5.i6.i32.i32, i6 %i_read, i32 1, i32 5" [src/mvt.c:19]   --->   Operation 33 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %tmp_1, i5 %lshr_ln6_4" [src/mvt.c:19]   --->   Operation 34 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln19_1 = zext i10 %tmp_5" [src/mvt.c:19]   --->   Operation 35 'zext' 'zext_ln19_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%buff_A_addr = getelementptr i32 %buff_A, i64 0, i64 %zext_ln19_1" [src/mvt.c:19]   --->   Operation 36 'getelementptr' 'buff_A_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%buff_A_1_addr = getelementptr i32 %buff_A_1, i64 0, i64 %zext_ln19_1" [src/mvt.c:19]   --->   Operation 37 'getelementptr' 'buff_A_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%buff_A_2_addr = getelementptr i32 %buff_A_2, i64 0, i64 %zext_ln19_1" [src/mvt.c:19]   --->   Operation 38 'getelementptr' 'buff_A_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%buff_A_3_addr = getelementptr i32 %buff_A_3, i64 0, i64 %zext_ln19_1" [src/mvt.c:19]   --->   Operation 39 'getelementptr' 'buff_A_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/2] (1.23ns)   --->   "%A_load = load i12 %A_addr" [src/mvt.c:19]   --->   Operation 40 'load' 'A_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%bitcast_ln19 = bitcast i32 %A_load" [src/mvt.c:19]   --->   Operation 41 'bitcast' 'bitcast_ln19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (1.23ns)   --->   "%store_ln19 = store i32 %bitcast_ln19, i10 %buff_A_addr" [src/mvt.c:19]   --->   Operation 42 'store' 'store_ln19' <Predicate = (!tmp & !trunc_ln18)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx254.exit13" [src/mvt.c:19]   --->   Operation 43 'br' 'br_ln19' <Predicate = (!tmp & !trunc_ln18)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.23ns)   --->   "%store_ln19 = store i32 %bitcast_ln19, i10 %buff_A_1_addr" [src/mvt.c:19]   --->   Operation 44 'store' 'store_ln19' <Predicate = (!tmp & trunc_ln18)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx254.exit13" [src/mvt.c:19]   --->   Operation 45 'br' 'br_ln19' <Predicate = (!tmp & trunc_ln18)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.23ns)   --->   "%store_ln19 = store i32 %bitcast_ln19, i10 %buff_A_2_addr" [src/mvt.c:19]   --->   Operation 46 'store' 'store_ln19' <Predicate = (tmp & !trunc_ln18)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx254.exit17" [src/mvt.c:19]   --->   Operation 47 'br' 'br_ln19' <Predicate = (tmp & !trunc_ln18)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (1.23ns)   --->   "%store_ln19 = store i32 %bitcast_ln19, i10 %buff_A_3_addr" [src/mvt.c:19]   --->   Operation 48 'store' 'store_ln19' <Predicate = (tmp & trunc_ln18)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx254.exit17" [src/mvt.c:19]   --->   Operation 49 'br' 'br_ln19' <Predicate = (tmp & trunc_ln18)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ zext_ln19]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ buff_A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ buff_A_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ buff_A_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ buff_A_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                     (alloca           ) [ 010]
tmp                   (read             ) [ 011]
i_read                (read             ) [ 011]
zext_ln19_read        (read             ) [ 000]
specinterface_ln0     (specinterface    ) [ 000]
store_ln6             (store            ) [ 000]
br_ln0                (br               ) [ 000]
j_1                   (load             ) [ 000]
icmp_ln18             (icmp             ) [ 010]
add_ln18              (add              ) [ 000]
br_ln18               (br               ) [ 000]
zext_ln19_2           (zext             ) [ 000]
add_ln19              (add              ) [ 000]
zext_ln19_3           (zext             ) [ 000]
A_addr                (getelementptr    ) [ 011]
trunc_ln18            (trunc            ) [ 011]
lshr_ln6_4            (partselect       ) [ 011]
br_ln19               (br               ) [ 000]
br_ln19               (br               ) [ 000]
br_ln19               (br               ) [ 000]
br_ln19               (br               ) [ 000]
br_ln19               (br               ) [ 000]
store_ln6             (store            ) [ 000]
br_ln18               (br               ) [ 000]
specpipeline_ln8      (specpipeline     ) [ 000]
speclooptripcount_ln6 (speclooptripcount) [ 000]
specloopname_ln18     (specloopname     ) [ 000]
tmp_1                 (partselect       ) [ 000]
tmp_5                 (bitconcatenate   ) [ 000]
zext_ln19_1           (zext             ) [ 000]
buff_A_addr           (getelementptr    ) [ 000]
buff_A_1_addr         (getelementptr    ) [ 000]
buff_A_2_addr         (getelementptr    ) [ 000]
buff_A_3_addr         (getelementptr    ) [ 000]
A_load                (load             ) [ 000]
bitcast_ln19          (bitcast          ) [ 000]
store_ln19            (store            ) [ 000]
br_ln19               (br               ) [ 000]
store_ln19            (store            ) [ 000]
br_ln19               (br               ) [ 000]
store_ln19            (store            ) [ 000]
br_ln19               (br               ) [ 000]
store_ln19            (store            ) [ 000]
br_ln19               (br               ) [ 000]
ret_ln0               (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="zext_ln19">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln19"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="A">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="i">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="buff_A">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buff_A"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="buff_A_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buff_A_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="buff_A_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buff_A_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="buff_A_3">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buff_A_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="empty">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i12"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i6.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="j_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="tmp_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="i_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="6" slack="0"/>
<pin id="72" dir="0" index="1" bw="6" slack="0"/>
<pin id="73" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="zext_ln19_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="12" slack="0"/>
<pin id="78" dir="0" index="1" bw="12" slack="0"/>
<pin id="79" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln19_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="A_addr_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="12" slack="0"/>
<pin id="86" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/1 "/>
</bind>
</comp>

<comp id="89" class="1004" name="grp_access_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="12" slack="0"/>
<pin id="91" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="92" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="93" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_load/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="buff_A_addr_gep_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="32" slack="0"/>
<pin id="97" dir="0" index="1" bw="1" slack="0"/>
<pin id="98" dir="0" index="2" bw="10" slack="0"/>
<pin id="99" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_A_addr/2 "/>
</bind>
</comp>

<comp id="102" class="1004" name="buff_A_1_addr_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="10" slack="0"/>
<pin id="106" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_A_1_addr/2 "/>
</bind>
</comp>

<comp id="109" class="1004" name="buff_A_2_addr_gep_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="32" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="10" slack="0"/>
<pin id="113" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_A_2_addr/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="buff_A_3_addr_gep_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="0" index="2" bw="10" slack="0"/>
<pin id="120" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_A_3_addr/2 "/>
</bind>
</comp>

<comp id="123" class="1004" name="store_ln19_access_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="10" slack="0"/>
<pin id="125" dir="0" index="1" bw="32" slack="0"/>
<pin id="126" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="127" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="store_ln19_access_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="10" slack="0"/>
<pin id="131" dir="0" index="1" bw="32" slack="0"/>
<pin id="132" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="133" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="store_ln19_access_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="10" slack="0"/>
<pin id="137" dir="0" index="1" bw="32" slack="0"/>
<pin id="138" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="139" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="store_ln19_access_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="10" slack="0"/>
<pin id="143" dir="0" index="1" bw="32" slack="0"/>
<pin id="144" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="145" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="store_ln6_store_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="1" slack="0"/>
<pin id="149" dir="0" index="1" bw="7" slack="0"/>
<pin id="150" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln6/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="j_1_load_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="7" slack="0"/>
<pin id="154" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_1/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="icmp_ln18_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="7" slack="0"/>
<pin id="157" dir="0" index="1" bw="7" slack="0"/>
<pin id="158" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="add_ln18_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="7" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="zext_ln19_2_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="7" slack="0"/>
<pin id="169" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19_2/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="add_ln19_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="12" slack="0"/>
<pin id="173" dir="0" index="1" bw="7" slack="0"/>
<pin id="174" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="zext_ln19_3_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="12" slack="0"/>
<pin id="179" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19_3/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="trunc_ln18_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="7" slack="0"/>
<pin id="184" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln18/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="lshr_ln6_4_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="5" slack="0"/>
<pin id="188" dir="0" index="1" bw="7" slack="0"/>
<pin id="189" dir="0" index="2" bw="1" slack="0"/>
<pin id="190" dir="0" index="3" bw="4" slack="0"/>
<pin id="191" dir="1" index="4" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln6_4/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="store_ln6_store_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="7" slack="0"/>
<pin id="198" dir="0" index="1" bw="7" slack="0"/>
<pin id="199" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln6/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="tmp_1_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="5" slack="0"/>
<pin id="203" dir="0" index="1" bw="6" slack="1"/>
<pin id="204" dir="0" index="2" bw="1" slack="0"/>
<pin id="205" dir="0" index="3" bw="4" slack="0"/>
<pin id="206" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="tmp_5_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="10" slack="0"/>
<pin id="212" dir="0" index="1" bw="5" slack="0"/>
<pin id="213" dir="0" index="2" bw="5" slack="1"/>
<pin id="214" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="zext_ln19_1_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="10" slack="0"/>
<pin id="219" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19_1/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="bitcast_ln19_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="0"/>
<pin id="227" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln19/2 "/>
</bind>
</comp>

<comp id="233" class="1005" name="j_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="7" slack="0"/>
<pin id="235" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="240" class="1005" name="tmp_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="1"/>
<pin id="242" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="244" class="1005" name="i_read_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="6" slack="1"/>
<pin id="246" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i_read "/>
</bind>
</comp>

<comp id="252" class="1005" name="A_addr_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="12" slack="1"/>
<pin id="254" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="A_addr "/>
</bind>
</comp>

<comp id="257" class="1005" name="trunc_ln18_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="1" slack="1"/>
<pin id="259" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln18 "/>
</bind>
</comp>

<comp id="261" class="1005" name="lshr_ln6_4_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="5" slack="1"/>
<pin id="263" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln6_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="16" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="68"><net_src comp="18" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="14" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="20" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="4" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="22" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="0" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="87"><net_src comp="2" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="40" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="94"><net_src comp="82" pin="3"/><net_sink comp="89" pin=0"/></net>

<net id="100"><net_src comp="6" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="40" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="107"><net_src comp="8" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="40" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="114"><net_src comp="10" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="40" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="121"><net_src comp="12" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="40" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="128"><net_src comp="95" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="134"><net_src comp="102" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="140"><net_src comp="109" pin="3"/><net_sink comp="135" pin=0"/></net>

<net id="146"><net_src comp="116" pin="3"/><net_sink comp="141" pin=0"/></net>

<net id="151"><net_src comp="34" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="159"><net_src comp="152" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="160"><net_src comp="36" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="165"><net_src comp="152" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="166"><net_src comp="38" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="170"><net_src comp="152" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="175"><net_src comp="76" pin="2"/><net_sink comp="171" pin=0"/></net>

<net id="176"><net_src comp="167" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="180"><net_src comp="171" pin="2"/><net_sink comp="177" pin=0"/></net>

<net id="181"><net_src comp="177" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="185"><net_src comp="152" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="192"><net_src comp="42" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="152" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="194"><net_src comp="16" pin="0"/><net_sink comp="186" pin=2"/></net>

<net id="195"><net_src comp="44" pin="0"/><net_sink comp="186" pin=3"/></net>

<net id="200"><net_src comp="161" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="207"><net_src comp="56" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="208"><net_src comp="16" pin="0"/><net_sink comp="201" pin=2"/></net>

<net id="209"><net_src comp="44" pin="0"/><net_sink comp="201" pin=3"/></net>

<net id="215"><net_src comp="58" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="201" pin="4"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="210" pin="3"/><net_sink comp="217" pin=0"/></net>

<net id="221"><net_src comp="217" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="222"><net_src comp="217" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="223"><net_src comp="217" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="224"><net_src comp="217" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="228"><net_src comp="89" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="229"><net_src comp="225" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="230"><net_src comp="225" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="231"><net_src comp="225" pin="1"/><net_sink comp="135" pin=1"/></net>

<net id="232"><net_src comp="225" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="236"><net_src comp="60" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="237"><net_src comp="233" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="238"><net_src comp="233" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="239"><net_src comp="233" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="243"><net_src comp="64" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="247"><net_src comp="70" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="255"><net_src comp="82" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="260"><net_src comp="182" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="264"><net_src comp="186" pin="4"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="210" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: A | {}
	Port: buff_A | {2 }
	Port: buff_A_1 | {2 }
	Port: buff_A_2 | {2 }
	Port: buff_A_3 | {2 }
 - Input state : 
	Port: mvt_Pipeline_lprd_2 : zext_ln19 | {1 }
	Port: mvt_Pipeline_lprd_2 : A | {1 2 }
	Port: mvt_Pipeline_lprd_2 : i | {1 }
	Port: mvt_Pipeline_lprd_2 : empty | {1 }
  - Chain level:
	State 1
		store_ln6 : 1
		j_1 : 1
		icmp_ln18 : 2
		add_ln18 : 2
		br_ln18 : 3
		zext_ln19_2 : 2
		add_ln19 : 3
		zext_ln19_3 : 4
		A_addr : 5
		trunc_ln18 : 2
		lshr_ln6_4 : 2
		A_load : 6
		br_ln19 : 3
		br_ln19 : 3
		store_ln6 : 3
	State 2
		tmp_5 : 1
		zext_ln19_1 : 2
		buff_A_addr : 3
		buff_A_1_addr : 3
		buff_A_2_addr : 3
		buff_A_3_addr : 3
		bitcast_ln19 : 1
		store_ln19 : 4
		store_ln19 : 4
		store_ln19 : 4
		store_ln19 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|    add   |      add_ln18_fu_161      |    0    |    14   |
|          |      add_ln19_fu_171      |    0    |    19   |
|----------|---------------------------|---------|---------|
|   icmp   |      icmp_ln18_fu_155     |    0    |    14   |
|----------|---------------------------|---------|---------|
|          |       tmp_read_fu_64      |    0    |    0    |
|   read   |     i_read_read_fu_70     |    0    |    0    |
|          | zext_ln19_read_read_fu_76 |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |     zext_ln19_2_fu_167    |    0    |    0    |
|   zext   |     zext_ln19_3_fu_177    |    0    |    0    |
|          |     zext_ln19_1_fu_217    |    0    |    0    |
|----------|---------------------------|---------|---------|
|   trunc  |     trunc_ln18_fu_182     |    0    |    0    |
|----------|---------------------------|---------|---------|
|partselect|     lshr_ln6_4_fu_186     |    0    |    0    |
|          |        tmp_1_fu_201       |    0    |    0    |
|----------|---------------------------|---------|---------|
|bitconcatenate|        tmp_5_fu_210       |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |    47   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|  A_addr_reg_252  |   12   |
|  i_read_reg_244  |    6   |
|     j_reg_233    |    7   |
|lshr_ln6_4_reg_261|    5   |
|    tmp_reg_240   |    1   |
|trunc_ln18_reg_257|    1   |
+------------------+--------+
|       Total      |   32   |
+------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_89 |  p0  |   2  |  12  |   24   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   24   ||  0.427  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   47   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   32   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   32   |   56   |
+-----------+--------+--------+--------+
