Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Dec 11 08:25:00 2023
| Host         : LAPTOP-K67JHBA7 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TESTER_timing_summary_routed.rpt -pb TESTER_timing_summary_routed.pb -rpx TESTER_timing_summary_routed.rpx -warn_on_violation
| Design       : TESTER
| Device       : 7s6-ftgb196
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.931        0.000                      0                  170        0.244        0.000                      0                  170        4.500        0.000                       0                    74  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.931        0.000                      0                  170        0.244        0.000                      0                  170        4.500        0.000                       0                    74  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.931ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.244ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.931ns  (required time - arrival time)
  Source:                 Clock_en/teller_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_en/teller_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.485ns  (logic 0.890ns (19.844%)  route 3.595ns (80.156%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns = ( 14.869 - 10.000 ) 
    Source Clock Delay      (SCD):    5.169ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.927     3.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.481 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.687     5.169    Clock_en/clk_IBUF_BUFG
    SLICE_X38Y21         FDRE                                         r  Clock_en/teller_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y21         FDRE (Prop_fdre_C_Q)         0.518     5.687 f  Clock_en/teller_reg[27]/Q
                         net (fo=2, routed)           0.857     6.544    Clock_en/teller[27]
    SLICE_X39Y21         LUT4 (Prop_lut4_I0_O)        0.124     6.668 f  Clock_en/teller[0]_i_7/O
                         net (fo=1, routed)           0.508     7.176    Clock_en/teller[0]_i_7_n_0
    SLICE_X39Y20         LUT6 (Prop_lut6_I5_O)        0.124     7.300 f  Clock_en/teller[0]_i_2/O
                         net (fo=2, routed)           0.968     8.267    Clock_en/teller[0]_i_2_n_0
    SLICE_X39Y16         LUT4 (Prop_lut4_I0_O)        0.124     8.391 r  Clock_en/teller[31]_i_1__0/O
                         net (fo=33, routed)          1.262     9.654    Clock_en/teller[31]_i_1__0_n_0
    SLICE_X38Y22         FDRE                                         r  Clock_en/teller_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H13                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H13                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.824    13.212    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.566    14.869    Clock_en/clk_IBUF_BUFG
    SLICE_X38Y22         FDRE                                         r  Clock_en/teller_reg[29]/C
                         clock pessimism              0.275    15.144    
                         clock uncertainty           -0.035    15.109    
    SLICE_X38Y22         FDRE (Setup_fdre_C_R)       -0.524    14.585    Clock_en/teller_reg[29]
  -------------------------------------------------------------------
                         required time                         14.585    
                         arrival time                          -9.654    
  -------------------------------------------------------------------
                         slack                                  4.931    

Slack (MET) :             4.931ns  (required time - arrival time)
  Source:                 Clock_en/teller_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_en/teller_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.485ns  (logic 0.890ns (19.844%)  route 3.595ns (80.156%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns = ( 14.869 - 10.000 ) 
    Source Clock Delay      (SCD):    5.169ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.927     3.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.481 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.687     5.169    Clock_en/clk_IBUF_BUFG
    SLICE_X38Y21         FDRE                                         r  Clock_en/teller_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y21         FDRE (Prop_fdre_C_Q)         0.518     5.687 f  Clock_en/teller_reg[27]/Q
                         net (fo=2, routed)           0.857     6.544    Clock_en/teller[27]
    SLICE_X39Y21         LUT4 (Prop_lut4_I0_O)        0.124     6.668 f  Clock_en/teller[0]_i_7/O
                         net (fo=1, routed)           0.508     7.176    Clock_en/teller[0]_i_7_n_0
    SLICE_X39Y20         LUT6 (Prop_lut6_I5_O)        0.124     7.300 f  Clock_en/teller[0]_i_2/O
                         net (fo=2, routed)           0.968     8.267    Clock_en/teller[0]_i_2_n_0
    SLICE_X39Y16         LUT4 (Prop_lut4_I0_O)        0.124     8.391 r  Clock_en/teller[31]_i_1__0/O
                         net (fo=33, routed)          1.262     9.654    Clock_en/teller[31]_i_1__0_n_0
    SLICE_X38Y22         FDRE                                         r  Clock_en/teller_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H13                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H13                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.824    13.212    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.566    14.869    Clock_en/clk_IBUF_BUFG
    SLICE_X38Y22         FDRE                                         r  Clock_en/teller_reg[30]/C
                         clock pessimism              0.275    15.144    
                         clock uncertainty           -0.035    15.109    
    SLICE_X38Y22         FDRE (Setup_fdre_C_R)       -0.524    14.585    Clock_en/teller_reg[30]
  -------------------------------------------------------------------
                         required time                         14.585    
                         arrival time                          -9.654    
  -------------------------------------------------------------------
                         slack                                  4.931    

Slack (MET) :             4.931ns  (required time - arrival time)
  Source:                 Clock_en/teller_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_en/teller_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.485ns  (logic 0.890ns (19.844%)  route 3.595ns (80.156%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns = ( 14.869 - 10.000 ) 
    Source Clock Delay      (SCD):    5.169ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.927     3.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.481 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.687     5.169    Clock_en/clk_IBUF_BUFG
    SLICE_X38Y21         FDRE                                         r  Clock_en/teller_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y21         FDRE (Prop_fdre_C_Q)         0.518     5.687 f  Clock_en/teller_reg[27]/Q
                         net (fo=2, routed)           0.857     6.544    Clock_en/teller[27]
    SLICE_X39Y21         LUT4 (Prop_lut4_I0_O)        0.124     6.668 f  Clock_en/teller[0]_i_7/O
                         net (fo=1, routed)           0.508     7.176    Clock_en/teller[0]_i_7_n_0
    SLICE_X39Y20         LUT6 (Prop_lut6_I5_O)        0.124     7.300 f  Clock_en/teller[0]_i_2/O
                         net (fo=2, routed)           0.968     8.267    Clock_en/teller[0]_i_2_n_0
    SLICE_X39Y16         LUT4 (Prop_lut4_I0_O)        0.124     8.391 r  Clock_en/teller[31]_i_1__0/O
                         net (fo=33, routed)          1.262     9.654    Clock_en/teller[31]_i_1__0_n_0
    SLICE_X38Y22         FDRE                                         r  Clock_en/teller_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H13                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H13                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.824    13.212    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.566    14.869    Clock_en/clk_IBUF_BUFG
    SLICE_X38Y22         FDRE                                         r  Clock_en/teller_reg[31]/C
                         clock pessimism              0.275    15.144    
                         clock uncertainty           -0.035    15.109    
    SLICE_X38Y22         FDRE (Setup_fdre_C_R)       -0.524    14.585    Clock_en/teller_reg[31]
  -------------------------------------------------------------------
                         required time                         14.585    
                         arrival time                          -9.654    
  -------------------------------------------------------------------
                         slack                                  4.931    

Slack (MET) :             5.198ns  (required time - arrival time)
  Source:                 UART/teller_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART/teller_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.296ns  (logic 0.828ns (19.276%)  route 3.468ns (80.724%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns = ( 14.871 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.927     3.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.481 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.690     5.172    UART/clk_IBUF_BUFG
    SLICE_X36Y18         FDRE                                         r  UART/teller_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y18         FDRE (Prop_fdre_C_Q)         0.456     5.628 r  UART/teller_reg[0]/Q
                         net (fo=4, routed)           0.858     6.486    UART/teller_reg_n_0_[0]
    SLICE_X35Y18         LUT4 (Prop_lut4_I1_O)        0.124     6.610 f  UART/FSM_onehot_State[4]_i_7/O
                         net (fo=1, routed)           0.818     7.429    UART/FSM_onehot_State[4]_i_7_n_0
    SLICE_X36Y19         LUT5 (Prop_lut5_I0_O)        0.124     7.553 r  UART/FSM_onehot_State[4]_i_4/O
                         net (fo=2, routed)           0.969     8.521    UART/FSM_onehot_State[4]_i_4_n_0
    SLICE_X36Y16         LUT5 (Prop_lut5_I3_O)        0.124     8.645 r  UART/teller[31]_i_1/O
                         net (fo=31, routed)          0.822     9.467    UART/teller[31]_i_1_n_0
    SLICE_X35Y20         FDRE                                         r  UART/teller_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H13                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H13                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.824    13.212    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.568    14.871    UART/clk_IBUF_BUFG
    SLICE_X35Y20         FDRE                                         r  UART/teller_reg[15]/C
                         clock pessimism              0.259    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X35Y20         FDRE (Setup_fdre_C_R)       -0.429    14.666    UART/teller_reg[15]
  -------------------------------------------------------------------
                         required time                         14.666    
                         arrival time                          -9.467    
  -------------------------------------------------------------------
                         slack                                  5.198    

Slack (MET) :             5.198ns  (required time - arrival time)
  Source:                 UART/teller_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART/teller_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.296ns  (logic 0.828ns (19.276%)  route 3.468ns (80.724%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns = ( 14.871 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.927     3.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.481 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.690     5.172    UART/clk_IBUF_BUFG
    SLICE_X36Y18         FDRE                                         r  UART/teller_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y18         FDRE (Prop_fdre_C_Q)         0.456     5.628 r  UART/teller_reg[0]/Q
                         net (fo=4, routed)           0.858     6.486    UART/teller_reg_n_0_[0]
    SLICE_X35Y18         LUT4 (Prop_lut4_I1_O)        0.124     6.610 f  UART/FSM_onehot_State[4]_i_7/O
                         net (fo=1, routed)           0.818     7.429    UART/FSM_onehot_State[4]_i_7_n_0
    SLICE_X36Y19         LUT5 (Prop_lut5_I0_O)        0.124     7.553 r  UART/FSM_onehot_State[4]_i_4/O
                         net (fo=2, routed)           0.969     8.521    UART/FSM_onehot_State[4]_i_4_n_0
    SLICE_X36Y16         LUT5 (Prop_lut5_I3_O)        0.124     8.645 r  UART/teller[31]_i_1/O
                         net (fo=31, routed)          0.822     9.467    UART/teller[31]_i_1_n_0
    SLICE_X35Y20         FDRE                                         r  UART/teller_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H13                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H13                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.824    13.212    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.568    14.871    UART/clk_IBUF_BUFG
    SLICE_X35Y20         FDRE                                         r  UART/teller_reg[21]/C
                         clock pessimism              0.259    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X35Y20         FDRE (Setup_fdre_C_R)       -0.429    14.666    UART/teller_reg[21]
  -------------------------------------------------------------------
                         required time                         14.666    
                         arrival time                          -9.467    
  -------------------------------------------------------------------
                         slack                                  5.198    

Slack (MET) :             5.198ns  (required time - arrival time)
  Source:                 UART/teller_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART/teller_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.296ns  (logic 0.828ns (19.276%)  route 3.468ns (80.724%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns = ( 14.871 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.927     3.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.481 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.690     5.172    UART/clk_IBUF_BUFG
    SLICE_X36Y18         FDRE                                         r  UART/teller_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y18         FDRE (Prop_fdre_C_Q)         0.456     5.628 r  UART/teller_reg[0]/Q
                         net (fo=4, routed)           0.858     6.486    UART/teller_reg_n_0_[0]
    SLICE_X35Y18         LUT4 (Prop_lut4_I1_O)        0.124     6.610 f  UART/FSM_onehot_State[4]_i_7/O
                         net (fo=1, routed)           0.818     7.429    UART/FSM_onehot_State[4]_i_7_n_0
    SLICE_X36Y19         LUT5 (Prop_lut5_I0_O)        0.124     7.553 r  UART/FSM_onehot_State[4]_i_4/O
                         net (fo=2, routed)           0.969     8.521    UART/FSM_onehot_State[4]_i_4_n_0
    SLICE_X36Y16         LUT5 (Prop_lut5_I3_O)        0.124     8.645 r  UART/teller[31]_i_1/O
                         net (fo=31, routed)          0.822     9.467    UART/teller[31]_i_1_n_0
    SLICE_X35Y20         FDRE                                         r  UART/teller_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H13                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H13                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.824    13.212    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.568    14.871    UART/clk_IBUF_BUFG
    SLICE_X35Y20         FDRE                                         r  UART/teller_reg[22]/C
                         clock pessimism              0.259    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X35Y20         FDRE (Setup_fdre_C_R)       -0.429    14.666    UART/teller_reg[22]
  -------------------------------------------------------------------
                         required time                         14.666    
                         arrival time                          -9.467    
  -------------------------------------------------------------------
                         slack                                  5.198    

Slack (MET) :             5.198ns  (required time - arrival time)
  Source:                 UART/teller_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART/teller_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.296ns  (logic 0.828ns (19.276%)  route 3.468ns (80.724%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns = ( 14.871 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.927     3.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.481 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.690     5.172    UART/clk_IBUF_BUFG
    SLICE_X36Y18         FDRE                                         r  UART/teller_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y18         FDRE (Prop_fdre_C_Q)         0.456     5.628 r  UART/teller_reg[0]/Q
                         net (fo=4, routed)           0.858     6.486    UART/teller_reg_n_0_[0]
    SLICE_X35Y18         LUT4 (Prop_lut4_I1_O)        0.124     6.610 f  UART/FSM_onehot_State[4]_i_7/O
                         net (fo=1, routed)           0.818     7.429    UART/FSM_onehot_State[4]_i_7_n_0
    SLICE_X36Y19         LUT5 (Prop_lut5_I0_O)        0.124     7.553 r  UART/FSM_onehot_State[4]_i_4/O
                         net (fo=2, routed)           0.969     8.521    UART/FSM_onehot_State[4]_i_4_n_0
    SLICE_X36Y16         LUT5 (Prop_lut5_I3_O)        0.124     8.645 r  UART/teller[31]_i_1/O
                         net (fo=31, routed)          0.822     9.467    UART/teller[31]_i_1_n_0
    SLICE_X35Y20         FDRE                                         r  UART/teller_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H13                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H13                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.824    13.212    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.568    14.871    UART/clk_IBUF_BUFG
    SLICE_X35Y20         FDRE                                         r  UART/teller_reg[23]/C
                         clock pessimism              0.259    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X35Y20         FDRE (Setup_fdre_C_R)       -0.429    14.666    UART/teller_reg[23]
  -------------------------------------------------------------------
                         required time                         14.666    
                         arrival time                          -9.467    
  -------------------------------------------------------------------
                         slack                                  5.198    

Slack (MET) :             5.198ns  (required time - arrival time)
  Source:                 UART/teller_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART/teller_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.296ns  (logic 0.828ns (19.276%)  route 3.468ns (80.724%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns = ( 14.871 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.927     3.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.481 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.690     5.172    UART/clk_IBUF_BUFG
    SLICE_X36Y18         FDRE                                         r  UART/teller_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y18         FDRE (Prop_fdre_C_Q)         0.456     5.628 r  UART/teller_reg[0]/Q
                         net (fo=4, routed)           0.858     6.486    UART/teller_reg_n_0_[0]
    SLICE_X35Y18         LUT4 (Prop_lut4_I1_O)        0.124     6.610 f  UART/FSM_onehot_State[4]_i_7/O
                         net (fo=1, routed)           0.818     7.429    UART/FSM_onehot_State[4]_i_7_n_0
    SLICE_X36Y19         LUT5 (Prop_lut5_I0_O)        0.124     7.553 r  UART/FSM_onehot_State[4]_i_4/O
                         net (fo=2, routed)           0.969     8.521    UART/FSM_onehot_State[4]_i_4_n_0
    SLICE_X36Y16         LUT5 (Prop_lut5_I3_O)        0.124     8.645 r  UART/teller[31]_i_1/O
                         net (fo=31, routed)          0.822     9.467    UART/teller[31]_i_1_n_0
    SLICE_X35Y20         FDRE                                         r  UART/teller_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H13                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H13                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.824    13.212    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.568    14.871    UART/clk_IBUF_BUFG
    SLICE_X35Y20         FDRE                                         r  UART/teller_reg[24]/C
                         clock pessimism              0.259    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X35Y20         FDRE (Setup_fdre_C_R)       -0.429    14.666    UART/teller_reg[24]
  -------------------------------------------------------------------
                         required time                         14.666    
                         arrival time                          -9.467    
  -------------------------------------------------------------------
                         slack                                  5.198    

Slack (MET) :             5.198ns  (required time - arrival time)
  Source:                 UART/teller_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART/teller_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.296ns  (logic 0.828ns (19.276%)  route 3.468ns (80.724%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns = ( 14.871 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.927     3.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.481 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.690     5.172    UART/clk_IBUF_BUFG
    SLICE_X36Y18         FDRE                                         r  UART/teller_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y18         FDRE (Prop_fdre_C_Q)         0.456     5.628 r  UART/teller_reg[0]/Q
                         net (fo=4, routed)           0.858     6.486    UART/teller_reg_n_0_[0]
    SLICE_X35Y18         LUT4 (Prop_lut4_I1_O)        0.124     6.610 f  UART/FSM_onehot_State[4]_i_7/O
                         net (fo=1, routed)           0.818     7.429    UART/FSM_onehot_State[4]_i_7_n_0
    SLICE_X36Y19         LUT5 (Prop_lut5_I0_O)        0.124     7.553 r  UART/FSM_onehot_State[4]_i_4/O
                         net (fo=2, routed)           0.969     8.521    UART/FSM_onehot_State[4]_i_4_n_0
    SLICE_X36Y16         LUT5 (Prop_lut5_I3_O)        0.124     8.645 r  UART/teller[31]_i_1/O
                         net (fo=31, routed)          0.822     9.467    UART/teller[31]_i_1_n_0
    SLICE_X35Y20         FDRE                                         r  UART/teller_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H13                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H13                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.824    13.212    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.568    14.871    UART/clk_IBUF_BUFG
    SLICE_X35Y20         FDRE                                         r  UART/teller_reg[27]/C
                         clock pessimism              0.259    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X35Y20         FDRE (Setup_fdre_C_R)       -0.429    14.666    UART/teller_reg[27]
  -------------------------------------------------------------------
                         required time                         14.666    
                         arrival time                          -9.467    
  -------------------------------------------------------------------
                         slack                                  5.198    

Slack (MET) :             5.246ns  (required time - arrival time)
  Source:                 Clock_en/teller_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_en/teller_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.194ns  (logic 0.890ns (21.219%)  route 3.304ns (78.781%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns = ( 14.871 - 10.000 ) 
    Source Clock Delay      (SCD):    5.169ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H13                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.927     3.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.481 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.687     5.169    Clock_en/clk_IBUF_BUFG
    SLICE_X38Y21         FDRE                                         r  Clock_en/teller_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y21         FDRE (Prop_fdre_C_Q)         0.518     5.687 f  Clock_en/teller_reg[27]/Q
                         net (fo=2, routed)           0.857     6.544    Clock_en/teller[27]
    SLICE_X39Y21         LUT4 (Prop_lut4_I0_O)        0.124     6.668 f  Clock_en/teller[0]_i_7/O
                         net (fo=1, routed)           0.508     7.176    Clock_en/teller[0]_i_7_n_0
    SLICE_X39Y20         LUT6 (Prop_lut6_I5_O)        0.124     7.300 f  Clock_en/teller[0]_i_2/O
                         net (fo=2, routed)           0.968     8.267    Clock_en/teller[0]_i_2_n_0
    SLICE_X39Y16         LUT4 (Prop_lut4_I0_O)        0.124     8.391 r  Clock_en/teller[31]_i_1__0/O
                         net (fo=33, routed)          0.972     9.363    Clock_en/teller[31]_i_1__0_n_0
    SLICE_X38Y21         FDRE                                         r  Clock_en/teller_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H13                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H13                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.824    13.212    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.303 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.568    14.871    Clock_en/clk_IBUF_BUFG
    SLICE_X38Y21         FDRE                                         r  Clock_en/teller_reg[25]/C
                         clock pessimism              0.298    15.169    
                         clock uncertainty           -0.035    15.134    
    SLICE_X38Y21         FDRE (Setup_fdre_C_R)       -0.524    14.610    Clock_en/teller_reg[25]
  -------------------------------------------------------------------
                         required time                         14.610    
                         arrival time                          -9.363    
  -------------------------------------------------------------------
                         slack                                  5.246    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 UART/FSM_onehot_State_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART/teller_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.212ns (58.260%)  route 0.152ns (41.740%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.607     0.833    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.588     1.447    UART/clk_IBUF_BUFG
    SLICE_X34Y16         FDRE                                         r  UART/FSM_onehot_State_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y16         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  UART/FSM_onehot_State_reg[3]/Q
                         net (fo=37, routed)          0.152     1.763    UART/FSM_onehot_State_reg_n_0_[3]
    SLICE_X35Y16         LUT2 (Prop_lut2_I0_O)        0.048     1.811 r  UART/teller[6]_i_1/O
                         net (fo=1, routed)           0.000     1.811    UART/teller[6]_i_1_n_0
    SLICE_X35Y16         FDRE                                         r  UART/teller_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.660     1.073    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.856     1.958    UART/clk_IBUF_BUFG
    SLICE_X35Y16         FDRE                                         r  UART/teller_reg[6]/C
                         clock pessimism             -0.498     1.460    
    SLICE_X35Y16         FDRE (Hold_fdre_C_D)         0.107     1.567    UART/teller_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 UART/FSM_onehot_State_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART/teller_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.213ns (58.215%)  route 0.153ns (41.785%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.607     0.833    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.588     1.447    UART/clk_IBUF_BUFG
    SLICE_X34Y16         FDRE                                         r  UART/FSM_onehot_State_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y16         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  UART/FSM_onehot_State_reg[3]/Q
                         net (fo=37, routed)          0.153     1.764    UART/FSM_onehot_State_reg_n_0_[3]
    SLICE_X35Y16         LUT2 (Prop_lut2_I0_O)        0.049     1.813 r  UART/teller[3]_i_1/O
                         net (fo=1, routed)           0.000     1.813    UART/teller[3]_i_1_n_0
    SLICE_X35Y16         FDRE                                         r  UART/teller_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.660     1.073    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.856     1.958    UART/clk_IBUF_BUFG
    SLICE_X35Y16         FDRE                                         r  UART/teller_reg[3]/C
                         clock pessimism             -0.498     1.460    
    SLICE_X35Y16         FDRE (Hold_fdre_C_D)         0.107     1.567    UART/teller_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 UART/FSM_onehot_State_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART/teller_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.209ns (57.913%)  route 0.152ns (42.087%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.607     0.833    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.588     1.447    UART/clk_IBUF_BUFG
    SLICE_X34Y16         FDRE                                         r  UART/FSM_onehot_State_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y16         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  UART/FSM_onehot_State_reg[3]/Q
                         net (fo=37, routed)          0.152     1.763    UART/FSM_onehot_State_reg_n_0_[3]
    SLICE_X35Y16         LUT2 (Prop_lut2_I0_O)        0.045     1.808 r  UART/teller[12]_i_1/O
                         net (fo=1, routed)           0.000     1.808    UART/teller[12]_i_1_n_0
    SLICE_X35Y16         FDRE                                         r  UART/teller_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.660     1.073    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.856     1.958    UART/clk_IBUF_BUFG
    SLICE_X35Y16         FDRE                                         r  UART/teller_reg[12]/C
                         clock pessimism             -0.498     1.460    
    SLICE_X35Y16         FDRE (Hold_fdre_C_D)         0.091     1.551    UART/teller_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 UART/FSM_onehot_State_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART/teller_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.209ns (57.753%)  route 0.153ns (42.247%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.607     0.833    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.588     1.447    UART/clk_IBUF_BUFG
    SLICE_X34Y16         FDRE                                         r  UART/FSM_onehot_State_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y16         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  UART/FSM_onehot_State_reg[3]/Q
                         net (fo=37, routed)          0.153     1.764    UART/FSM_onehot_State_reg_n_0_[3]
    SLICE_X35Y16         LUT2 (Prop_lut2_I0_O)        0.045     1.809 r  UART/teller[2]_i_1/O
                         net (fo=1, routed)           0.000     1.809    UART/teller[2]_i_1_n_0
    SLICE_X35Y16         FDRE                                         r  UART/teller_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.660     1.073    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.856     1.958    UART/clk_IBUF_BUFG
    SLICE_X35Y16         FDRE                                         r  UART/teller_reg[2]/C
                         clock pessimism             -0.498     1.460    
    SLICE_X35Y16         FDRE (Hold_fdre_C_D)         0.092     1.552    UART/teller_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 Clock_en/teller_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_en/teller_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.607     0.833    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.584     1.443    Clock_en/clk_IBUF_BUFG
    SLICE_X38Y20         FDRE                                         r  Clock_en/teller_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  Clock_en/teller_reg[23]/Q
                         net (fo=2, routed)           0.125     1.732    Clock_en/teller[23]
    SLICE_X38Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.842 r  Clock_en/teller0_carry__4/O[2]
                         net (fo=1, routed)           0.000     1.842    Clock_en/data0[23]
    SLICE_X38Y20         FDRE                                         r  Clock_en/teller_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.660     1.073    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.853     1.955    Clock_en/clk_IBUF_BUFG
    SLICE_X38Y20         FDRE                                         r  Clock_en/teller_reg[23]/C
                         clock pessimism             -0.512     1.443    
    SLICE_X38Y20         FDRE (Hold_fdre_C_D)         0.134     1.577    Clock_en/teller_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 Clock_en/teller_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_en/teller_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.607     0.833    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.588     1.447    Clock_en/clk_IBUF_BUFG
    SLICE_X38Y16         FDRE                                         r  Clock_en/teller_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y16         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  Clock_en/teller_reg[7]/Q
                         net (fo=2, routed)           0.125     1.736    Clock_en/teller[7]
    SLICE_X38Y16         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.846 r  Clock_en/teller0_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.846    Clock_en/data0[7]
    SLICE_X38Y16         FDRE                                         r  Clock_en/teller_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.660     1.073    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.857     1.959    Clock_en/clk_IBUF_BUFG
    SLICE_X38Y16         FDRE                                         r  Clock_en/teller_reg[7]/C
                         clock pessimism             -0.512     1.447    
    SLICE_X38Y16         FDRE (Hold_fdre_C_D)         0.134     1.581    Clock_en/teller_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 Clock_en/teller_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_en/teller_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.607     0.833    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.587     1.446    Clock_en/clk_IBUF_BUFG
    SLICE_X38Y17         FDRE                                         r  Clock_en/teller_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y17         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  Clock_en/teller_reg[11]/Q
                         net (fo=2, routed)           0.126     1.736    Clock_en/teller[11]
    SLICE_X38Y17         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.846 r  Clock_en/teller0_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.846    Clock_en/data0[11]
    SLICE_X38Y17         FDRE                                         r  Clock_en/teller_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.660     1.073    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.856     1.958    Clock_en/clk_IBUF_BUFG
    SLICE_X38Y17         FDRE                                         r  Clock_en/teller_reg[11]/C
                         clock pessimism             -0.512     1.446    
    SLICE_X38Y17         FDRE (Hold_fdre_C_D)         0.134     1.580    Clock_en/teller_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 Clock_en/teller_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_en/teller_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.607     0.833    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.583     1.442    Clock_en/clk_IBUF_BUFG
    SLICE_X38Y21         FDRE                                         r  Clock_en/teller_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y21         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  Clock_en/teller_reg[27]/Q
                         net (fo=2, routed)           0.126     1.732    Clock_en/teller[27]
    SLICE_X38Y21         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.842 r  Clock_en/teller0_carry__5/O[2]
                         net (fo=1, routed)           0.000     1.842    Clock_en/data0[27]
    SLICE_X38Y21         FDRE                                         r  Clock_en/teller_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.660     1.073    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.852     1.954    Clock_en/clk_IBUF_BUFG
    SLICE_X38Y21         FDRE                                         r  Clock_en/teller_reg[27]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X38Y21         FDRE (Hold_fdre_C_D)         0.134     1.576    Clock_en/teller_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 Clock_en/teller_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_en/teller_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.607     0.833    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.585     1.444    Clock_en/clk_IBUF_BUFG
    SLICE_X38Y19         FDRE                                         r  Clock_en/teller_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y19         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  Clock_en/teller_reg[19]/Q
                         net (fo=2, routed)           0.126     1.734    Clock_en/teller[19]
    SLICE_X38Y19         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.844 r  Clock_en/teller0_carry__3/O[2]
                         net (fo=1, routed)           0.000     1.844    Clock_en/data0[19]
    SLICE_X38Y19         FDRE                                         r  Clock_en/teller_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.660     1.073    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.854     1.956    Clock_en/clk_IBUF_BUFG
    SLICE_X38Y19         FDRE                                         r  Clock_en/teller_reg[19]/C
                         clock pessimism             -0.512     1.444    
    SLICE_X38Y19         FDRE (Hold_fdre_C_D)         0.134     1.578    Clock_en/teller_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 Clock_en/teller_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_en/teller_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.607     0.833    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.589     1.448    Clock_en/clk_IBUF_BUFG
    SLICE_X38Y15         FDRE                                         r  Clock_en/teller_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y15         FDRE (Prop_fdre_C_Q)         0.164     1.612 r  Clock_en/teller_reg[3]/Q
                         net (fo=2, routed)           0.127     1.738    Clock_en/teller[3]
    SLICE_X38Y15         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.848 r  Clock_en/teller0_carry/O[2]
                         net (fo=1, routed)           0.000     1.848    Clock_en/data0[3]
    SLICE_X38Y15         FDRE                                         r  Clock_en/teller_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.660     1.073    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.858     1.960    Clock_en/clk_IBUF_BUFG
    SLICE_X38Y15         FDRE                                         r  Clock_en/teller_reg[3]/C
                         clock pessimism             -0.512     1.448    
    SLICE_X38Y15         FDRE (Hold_fdre_C_D)         0.134     1.582    Clock_en/teller_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y17   Clock_en/en_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y22   Clock_en/en_reg_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y16   Clock_en/teller_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y17   Clock_en/teller_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y17   Clock_en/teller_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y17   Clock_en/teller_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y18   Clock_en/teller_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y18   Clock_en/teller_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y19   Clock_en/teller_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y22   Clock_en/en_reg_lopt_replica/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y21   Clock_en/teller_reg[25]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y21   Clock_en/teller_reg[26]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y21   Clock_en/teller_reg[27]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y21   Clock_en/teller_reg[28]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y22   Clock_en/teller_reg[29]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y22   Clock_en/teller_reg[30]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y22   Clock_en/teller_reg[31]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y18   UART/teller_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y18   UART/teller_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y21   Clock_en/teller_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y21   Clock_en/teller_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y21   Clock_en/teller_reg[27]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y21   Clock_en/teller_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y17   UART/teller_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y17   UART/teller_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y17   UART/teller_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y17   UART/teller_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y17   Clock_en/en_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y22   Clock_en/en_reg_lopt_replica/C



