#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Sep 19 15:33:47 2023
# Process ID: 45171
# Current directory: /home/vs/funtion/verilog/ELD_LAB/clock/clock.runs/synth_1
# Command line: vivado -log voi_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source voi_wrapper.tcl
# Log file: /home/vs/funtion/verilog/ELD_LAB/clock/clock.runs/synth_1/voi_wrapper.vds
# Journal file: /home/vs/funtion/verilog/ELD_LAB/clock/clock.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source voi_wrapper.tcl -notrace
Command: synth_design -top voi_wrapper -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 45220 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1887.195 ; gain = 152.719 ; free physical = 2177 ; free virtual = 6785
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'voi_wrapper' [/home/vs/funtion/verilog/ELD_LAB/clock/clock.srcs/sources_1/new/voi_wrapper.v:23]
INFO: [Synth 8-6157] synthesizing module 'vio' [/home/vs/funtion/verilog/ELD_LAB/clock/clock.runs/synth_1/.Xil/Vivado-45171-buntu/realtime/vio_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'vio' (1#1) [/home/vs/funtion/verilog/ELD_LAB/clock/clock.runs/synth_1/.Xil/Vivado-45171-buntu/realtime/vio_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'top_clock' [/home/vs/funtion/verilog/ELD_LAB/clock/clock.srcs/sources_1/new/top_clock.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz' [/home/vs/funtion/verilog/ELD_LAB/clock/clock.runs/synth_1/.Xil/Vivado-45171-buntu/realtime/clk_wiz_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz' (2#1) [/home/vs/funtion/verilog/ELD_LAB/clock/clock.runs/synth_1/.Xil/Vivado-45171-buntu/realtime/clk_wiz_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'clk_div_rtl' [/home/vs/funtion/verilog/ELD_LAB/clock/clock.srcs/sources_1/new/clk_div_rtl.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clk_div_rtl' (3#1) [/home/vs/funtion/verilog/ELD_LAB/clock/clock.srcs/sources_1/new/clk_div_rtl.v:23]
INFO: [Synth 8-6157] synthesizing module 'sec' [/home/vs/funtion/verilog/ELD_LAB/clock/clock.srcs/sources_1/new/sec.v:2]
INFO: [Synth 8-6155] done synthesizing module 'sec' (4#1) [/home/vs/funtion/verilog/ELD_LAB/clock/clock.srcs/sources_1/new/sec.v:2]
INFO: [Synth 8-6157] synthesizing module 'min' [/home/vs/funtion/verilog/ELD_LAB/clock/clock.srcs/sources_1/new/min.v:2]
INFO: [Synth 8-6155] done synthesizing module 'min' (5#1) [/home/vs/funtion/verilog/ELD_LAB/clock/clock.srcs/sources_1/new/min.v:2]
WARNING: [Synth 8-689] width (6) of port connection 'clk1sec' does not match port width (1) of module 'min' [/home/vs/funtion/verilog/ELD_LAB/clock/clock.srcs/sources_1/new/top_clock.v:35]
INFO: [Synth 8-6155] done synthesizing module 'top_clock' (6#1) [/home/vs/funtion/verilog/ELD_LAB/clock/clock.srcs/sources_1/new/top_clock.v:23]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'v1'. This will prevent further optimization [/home/vs/funtion/verilog/ELD_LAB/clock/clock.srcs/sources_1/new/voi_wrapper.v:29]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'main'. This will prevent further optimization [/home/vs/funtion/verilog/ELD_LAB/clock/clock.srcs/sources_1/new/voi_wrapper.v:35]
INFO: [Synth 8-6155] done synthesizing module 'voi_wrapper' (7#1) [/home/vs/funtion/verilog/ELD_LAB/clock/clock.srcs/sources_1/new/voi_wrapper.v:23]
WARNING: [Synth 8-3331] design min has unconnected port clk1sec
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1941.945 ; gain = 207.469 ; free physical = 2197 ; free virtual = 6808
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1947.883 ; gain = 213.406 ; free physical = 2198 ; free virtual = 6809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1947.883 ; gain = 213.406 ; free physical = 2198 ; free virtual = 6809
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/vs/funtion/verilog/ELD_LAB/clock/clock.srcs/sources_1/ip/clk_wiz/clk_wiz/clk_wiz_in_context.xdc] for cell 'main/m100to8m'
Finished Parsing XDC File [/home/vs/funtion/verilog/ELD_LAB/clock/clock.srcs/sources_1/ip/clk_wiz/clk_wiz/clk_wiz_in_context.xdc] for cell 'main/m100to8m'
Parsing XDC File [/home/vs/funtion/verilog/ELD_LAB/clock/clock.srcs/sources_1/ip/vio/vio/vio_in_context.xdc] for cell 'v1'
Finished Parsing XDC File [/home/vs/funtion/verilog/ELD_LAB/clock/clock.srcs/sources_1/ip/vio/vio/vio_in_context.xdc] for cell 'v1'
Parsing XDC File [/home/vs/funtion/verilog/ELD_LAB/clock/clock.srcs/constrs_1/new/vio.xdc]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 33]]'. [/home/vs/funtion/verilog/ELD_LAB/clock/clock.srcs/constrs_1/new/vio.xdc:362]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 34]]'. [/home/vs/funtion/verilog/ELD_LAB/clock/clock.srcs/constrs_1/new/vio.xdc:367]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 35]]'. [/home/vs/funtion/verilog/ELD_LAB/clock/clock.srcs/constrs_1/new/vio.xdc:372]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 13]]'. [/home/vs/funtion/verilog/ELD_LAB/clock/clock.srcs/constrs_1/new/vio.xdc:375]
Finished Parsing XDC File [/home/vs/funtion/verilog/ELD_LAB/clock/clock.srcs/constrs_1/new/vio.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/vs/funtion/verilog/ELD_LAB/clock/clock.srcs/constrs_1/new/vio.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/voi_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/voi_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2095.539 ; gain = 0.000 ; free physical = 2097 ; free virtual = 6708
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2095.539 ; gain = 0.000 ; free physical = 2097 ; free virtual = 6708
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 2095.539 ; gain = 361.062 ; free physical = 2161 ; free virtual = 6774
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 2095.539 ; gain = 361.062 ; free physical = 2161 ; free virtual = 6774
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk100mhz. (constraint file  /home/vs/funtion/verilog/ELD_LAB/clock/clock.srcs/sources_1/ip/clk_wiz/clk_wiz/clk_wiz_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk100mhz. (constraint file  /home/vs/funtion/verilog/ELD_LAB/clock/clock.srcs/sources_1/ip/clk_wiz/clk_wiz/clk_wiz_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for main/m100to8m. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for v1. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 2095.539 ; gain = 361.062 ; free physical = 2164 ; free virtual = 6777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 2095.539 ; gain = 361.062 ; free physical = 2160 ; free virtual = 6773
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module sec 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module min 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'main/cal/clk1min_reg[0]' (FDRE) to 'main/cal/clk1min_reg[5]'
INFO: [Synth 8-3886] merging instance 'main/cal/clk1min_reg[1]' (FDRE) to 'main/cal/clk1min_reg[5]'
INFO: [Synth 8-3886] merging instance 'main/cal/clk1min_reg[2]' (FDRE) to 'main/cal/clk1min_reg[5]'
INFO: [Synth 8-3886] merging instance 'main/cal/clk1min_reg[3]' (FDRE) to 'main/cal/clk1min_reg[5]'
INFO: [Synth 8-3886] merging instance 'main/cal/clk1min_reg[4]' (FDRE) to 'main/cal/clk1min_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (main/\cal/clk1min_reg[5] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 2095.539 ; gain = 361.062 ; free physical = 2139 ; free virtual = 6756
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'main/m100to8m/clk8mhz' to pin 'main/m100to8m/bbstub_clk8mhz/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 2095.539 ; gain = 361.062 ; free physical = 2017 ; free virtual = 6637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 2095.539 ; gain = 361.062 ; free physical = 2017 ; free virtual = 6637
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 2095.539 ; gain = 361.062 ; free physical = 2011 ; free virtual = 6631
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 2095.539 ; gain = 361.062 ; free physical = 2007 ; free virtual = 6621
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 2095.539 ; gain = 361.062 ; free physical = 2007 ; free virtual = 6621
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 2095.539 ; gain = 361.062 ; free physical = 2007 ; free virtual = 6621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 2095.539 ; gain = 361.062 ; free physical = 2007 ; free virtual = 6621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 2095.539 ; gain = 361.062 ; free physical = 2007 ; free virtual = 6621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 2095.539 ; gain = 361.062 ; free physical = 2007 ; free virtual = 6621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz       |         1|
|2     |vio           |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |clk_wiz |     1|
|2     |vio     |     1|
|3     |CARRY4  |     6|
|4     |LUT1    |     1|
|5     |LUT2    |     1|
|6     |LUT3    |     2|
|7     |LUT4    |     1|
|8     |LUT5    |     1|
|9     |LUT6    |     3|
|10    |FDRE    |    29|
+------+--------+------+

Report Instance Areas: 
+------+-----------+------------+------+
|      |Instance   |Module      |Cells |
+------+-----------+------------+------+
|1     |top        |            |    46|
|2     |  main     |top_clock   |    45|
|3     |    calsec |sec         |    14|
|4     |    m8to1h |clk_div_rtl |    30|
+------+-----------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 2095.539 ; gain = 361.062 ; free physical = 2007 ; free virtual = 6621
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 2095.539 ; gain = 213.406 ; free physical = 2069 ; free virtual = 6683
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 2095.539 ; gain = 361.062 ; free physical = 2069 ; free virtual = 6683
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2112.383 ; gain = 0.000 ; free physical = 2018 ; free virtual = 6632
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
36 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 2112.383 ; gain = 607.438 ; free physical = 2110 ; free virtual = 6724
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2112.383 ; gain = 0.000 ; free physical = 2110 ; free virtual = 6724
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/vs/funtion/verilog/ELD_LAB/clock/clock.runs/synth_1/voi_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file voi_wrapper_utilization_synth.rpt -pb voi_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Sep 19 15:34:24 2023...
