DSCH 3.5
VERSION 7/25/2020 10:05:05 PM
BB(121,-15,234,65)
SYM  #button
BB(121,21,130,29)
TITLE 125 25  #A
MODEL 59
PROP                                                                                                                                    
REC(122,22,6,6,r)
VIS 1
PIN(130,25,0.000,0.000)A
LIG(129,25,130,25)
LIG(121,29,121,21)
LIG(129,29,121,29)
LIG(129,21,129,29)
LIG(121,21,129,21)
LIG(122,28,122,22)
LIG(128,28,122,28)
LIG(128,22,128,28)
LIG(122,22,128,22)
FSYM
SYM  #light
BB(228,15,234,29)
TITLE 230 29  #Output
MODEL 49
PROP                                                                                                                                    
REC(229,16,4,4,r)
VIS 1
PIN(230,30,0.000,0.000)Output
LIG(233,21,233,16)
LIG(233,16,232,15)
LIG(229,16,229,21)
LIG(232,26,232,23)
LIG(231,26,234,26)
LIG(231,28,233,26)
LIG(232,28,234,26)
LIG(228,23,234,23)
LIG(230,23,230,30)
LIG(228,21,228,23)
LIG(234,21,228,21)
LIG(234,23,234,21)
LIG(230,15,229,16)
LIG(232,15,230,15)
FSYM
SYM  #vdd
BB(175,-15,185,-5)
TITLE 178 -9  #vdd
MODEL 1
PROP                                                                                                                                    
REC(135,-5,0,0, )
VIS 0
PIN(180,-5,0.000,0.000)vdd
LIG(180,-5,180,-10)
LIG(180,-10,175,-10)
LIG(175,-10,180,-15)
LIG(180,-15,185,-10)
LIG(185,-10,180,-10)
FSYM
SYM  #vss
BB(175,57,185,65)
TITLE 179 62  #vss
MODEL 0
PROP                                                                                                                                    
REC(175,55,0,0,b)
VIS 0
PIN(180,55,0.000,0.000)vss
LIG(180,55,180,60)
LIG(175,60,185,60)
LIG(175,63,177,60)
LIG(177,63,179,60)
LIG(179,63,181,60)
LIG(181,63,183,60)
FSYM
SYM  #nmos
BB(160,35,180,55)
TITLE 175 40  #nmos_4
MODEL 901
PROP   0.3u 0.07u MN                                                                                                                               
REC(161,40,19,15,r)
VIS 0
PIN(180,55,0.000,0.000)s
PIN(160,45,0.000,0.000)g
PIN(180,35,0.005,0.008)d
LIG(170,45,160,45)
LIG(170,51,170,39)
LIG(172,51,172,39)
LIG(180,39,172,39)
LIG(180,35,180,39)
LIG(180,51,172,51)
LIG(180,55,180,51)
VLG nmos nmos(drain,source,gate);
FSYM
SYM  #nmos
BB(135,35,155,55)
TITLE 150 40  #nmos_3
MODEL 901
PROP   0.3u 0.07u MN                                                                                                                               
REC(136,40,19,15,r)
VIS 0
PIN(155,55,0.000,0.000)s
PIN(135,45,0.000,0.000)g
PIN(155,35,0.005,0.008)d
LIG(145,45,135,45)
LIG(145,51,145,39)
LIG(147,51,147,39)
LIG(155,39,147,39)
LIG(155,35,155,39)
LIG(155,51,147,51)
LIG(155,55,155,51)
VLG nmos nmos(drain,source,gate);
FSYM
SYM  #pmos
BB(160,15,180,35)
TITLE 175 20  #pmos_2
MODEL 902
PROP   0.5u 0.07u MP                                                                                                                               
REC(161,20,19,15,r)
VIS 0
PIN(180,15,0.000,0.000)s
PIN(160,25,0.000,0.000)g
PIN(180,35,0.005,0.008)d
LIG(160,25,166,25)
LIG(168,25,168,25)
LIG(170,31,170,19)
LIG(172,31,172,19)
LIG(180,19,172,19)
LIG(180,15,180,19)
LIG(180,31,172,31)
LIG(180,35,180,31)
VLG pmos pmos(drain,source,gate);
FSYM
SYM  #button
BB(141,26,150,34)
TITLE 145 30  #B
MODEL 59
PROP                                                                                                                                    
REC(142,27,6,6,r)
VIS 1
PIN(150,30,0.000,0.000)B
LIG(149,30,150,30)
LIG(141,34,141,26)
LIG(149,34,141,34)
LIG(149,26,149,34)
LIG(141,26,149,26)
LIG(142,33,142,27)
LIG(148,33,142,33)
LIG(148,27,148,33)
LIG(142,27,148,27)
FSYM
SYM  #pmos
BB(160,-5,180,15)
TITLE 175 0  #pmos_1
MODEL 902
PROP   0.5u 0.07u MP                                                                                                                               
REC(161,0,19,15,r)
VIS 0
PIN(180,-5,0.000,0.000)s
PIN(160,5,0.000,0.000)g
PIN(180,15,0.005,0.002)d
LIG(160,5,166,5)
LIG(168,5,168,5)
LIG(170,11,170,-1)
LIG(172,11,172,-1)
LIG(180,-1,172,-1)
LIG(180,-5,180,-1)
LIG(180,11,172,11)
LIG(180,15,180,11)
VLG pmos pmos(drain,source,gate);
FSYM
SYM  #nmos
BB(195,35,215,55)
TITLE 210 40  #nmos
MODEL 901
PROP   0.3u 0.07u MN                                                                                                                              
REC(196,40,19,15,r)
VIS 0
PIN(215,55,0.000,0.000)s
PIN(195,45,0.000,0.000)g
PIN(215,35,0.005,0.004)d
LIG(205,45,195,45)
LIG(205,51,205,39)
LIG(207,51,207,39)
LIG(215,39,207,39)
LIG(215,35,215,39)
LIG(215,51,207,51)
LIG(215,55,215,51)
VLG nmos nmos(drain,source,gate);
FSYM
SYM  #pmos
BB(195,10,215,30)
TITLE 210 15  #pmos
MODEL 902
PROP   0.5u 0.07u MP                                                                                                                              
REC(196,15,19,15,r)
VIS 0
PIN(215,10,0.000,0.000)s
PIN(195,20,0.000,0.000)g
PIN(215,30,0.005,0.004)d
LIG(195,20,201,20)
LIG(203,20,203,20)
LIG(205,26,205,14)
LIG(207,26,207,14)
LIG(215,14,207,14)
LIG(215,10,215,14)
LIG(215,26,207,26)
LIG(215,30,215,26)
VLG pmos pmos(drain,source,gate);
FSYM
SYM  #vdd
BB(210,0,220,10)
TITLE 213 6  #vdd
MODEL 1
PROP                                                                                                                                   
REC(0,0,0,0, )
VIS 0
PIN(215,10,0.000,0.000)vdd
LIG(215,10,215,5)
LIG(215,5,210,5)
LIG(210,5,215,0)
LIG(215,0,220,5)
LIG(220,5,215,5)
FSYM
SYM  #vss
BB(210,57,220,65)
TITLE 214 62  #vss
MODEL 0
PROP                                                                                                                                    
REC(210,55,0,0,b)
VIS 0
PIN(215,55,0.000,0.000)vss
LIG(215,55,215,60)
LIG(210,60,220,60)
LIG(210,63,212,60)
LIG(212,63,214,60)
LIG(214,63,216,60)
LIG(216,63,218,60)
FSYM
CNC(160 30)
CNC(135 25)
CNC(195 35)
LIG(150,30,160,30)
LIG(160,30,160,45)
LIG(130,25,135,25)
LIG(135,5,160,5)
LIG(135,45,135,25)
LIG(160,25,160,30)
LIG(155,55,180,55)
LIG(230,30,215,30)
LIG(135,25,135,5)
LIG(215,30,215,35)
LIG(195,20,195,35)
LIG(155,35,195,35)
LIG(195,35,195,45)
FFIG D:\Aiub File\VLSI\Dsch v3.5\system\or2.sch
