WARNING: missing driver HDL files.
Writing C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RefDesIO_1\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\.lib\latticesemi.com\module\apb0\1.2.0\rtl\apb0_bb.v 
Writing C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RefDesIO_1\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\.lib\latticesemi.com\module\apb0\1.2.0\apb0.cfg 
Writing C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RefDesIO_1\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\.lib\latticesemi.com\module\apb0\1.2.0\misc\apb0_tmpl.v 
Writing C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RefDesIO_1\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\.lib\latticesemi.com\module\apb0\1.2.0\misc\apb0_tmpl.vhd 
Writing C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RefDesIO_1\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\.lib\latticesemi.com\module\apb0\1.2.0\rtl\apb0.v 
Warning: No directory "ldc" in IP module(C:/lscc/propel/2023.2/builder/rtf/ip/common/apb_interconnect)
Writing C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RefDesIO_1\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\.lib\latticesemi.com\module\apb0\1.2.0\testbench\dut_params.v 
Writing C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RefDesIO_1\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\.lib\latticesemi.com\module\apb0\1.2.0\testbench\dut_inst.v 
Writing C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RefDesIO_1\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\.lib\latticesemi.com\module\apb0\1.2.0\design.xml 
Writing C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RefDesIO_1\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\.lib\latticesemi.com\module\apb0\1.2.0\component.xml 
"C:/lscc/propel/2023.2/builder/rtf/ispfpga\data\python\nt64\bin\python" "C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RefDesIO_1\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\.lib\latticesemi.com\module\apb0\1.2.0\testbench/create_apb_interconnect_top.py"
Writing C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RefDesIO_1\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\.lib\latticesemi.com\module\apb0\1.2.0\apb0.ipx 
Writing C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RefDesIO_1\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\.lib\latticesemi.com\ip\lscc_spim1\2.1.0\rtl\lscc_spim1_bb.v 
Writing C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RefDesIO_1\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\.lib\latticesemi.com\ip\lscc_spim1\2.1.0\lscc_spim1.cfg 
Writing C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RefDesIO_1\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\.lib\latticesemi.com\ip\lscc_spim1\2.1.0\misc\lscc_spim1_tmpl.v 
Writing C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RefDesIO_1\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\.lib\latticesemi.com\ip\lscc_spim1\2.1.0\misc\lscc_spim1_tmpl.vhd 
Writing C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RefDesIO_1\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\.lib\latticesemi.com\ip\lscc_spim1\2.1.0\rtl\lscc_spim1.v 
Writing C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RefDesIO_1\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\.lib\latticesemi.com\ip\lscc_spim1\2.1.0\constraints\lscc_spim1.ldc 
Writing C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RefDesIO_1\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\.lib\latticesemi.com\ip\lscc_spim1\2.1.0\testbench\dut_params.v 
Writing C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RefDesIO_1\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\.lib\latticesemi.com\ip\lscc_spim1\2.1.0\testbench\dut_inst.v 
Writing C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RefDesIO_1\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\.lib\latticesemi.com\ip\lscc_spim1\2.1.0\eval\dut_params.v 
Writing C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RefDesIO_1\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\.lib\latticesemi.com\ip\lscc_spim1\2.1.0\eval\dut_inst.v 
Writing C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RefDesIO_1\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\.lib\latticesemi.com\ip\lscc_spim1\2.1.0\design.xml 
Writing C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RefDesIO_1\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\.lib\latticesemi.com\ip\lscc_spim1\2.1.0\component.xml 
"C:/lscc/propel/2023.2/builder/rtf/ispfpga\data\python\nt64\bin\python" "C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RefDesIO_1\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\.lib\latticesemi.com\ip\lscc_spim1\2.1.0\eval/create_constraint.py"
Writing C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RefDesIO_1\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\.lib\latticesemi.com\ip\lscc_spim1\2.1.0\lscc_spim1.ipx 
Writing C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RefDesIO_1\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\.lib\latticesemi.com\ip\lscc_spis1\2.1.0\rtl\lscc_spis1_bb.v 
Writing C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RefDesIO_1\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\.lib\latticesemi.com\ip\lscc_spis1\2.1.0\lscc_spis1.cfg 
Writing C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RefDesIO_1\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\.lib\latticesemi.com\ip\lscc_spis1\2.1.0\misc\lscc_spis1_tmpl.v 
Writing C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RefDesIO_1\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\.lib\latticesemi.com\ip\lscc_spis1\2.1.0\misc\lscc_spis1_tmpl.vhd 
Writing C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RefDesIO_1\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\.lib\latticesemi.com\ip\lscc_spis1\2.1.0\rtl\lscc_spis1.v 
Writing C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RefDesIO_1\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\.lib\latticesemi.com\ip\lscc_spis1\2.1.0\constraints\lscc_spis1.ldc 
Writing C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RefDesIO_1\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\.lib\latticesemi.com\ip\lscc_spis1\2.1.0\testbench\dut_params.v 
Writing C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RefDesIO_1\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\.lib\latticesemi.com\ip\lscc_spis1\2.1.0\testbench\dut_inst.v 
Writing C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RefDesIO_1\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\.lib\latticesemi.com\ip\lscc_spis1\2.1.0\eval\dut_params.v 
Writing C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RefDesIO_1\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\.lib\latticesemi.com\ip\lscc_spis1\2.1.0\eval\dut_inst.v 
Writing C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RefDesIO_1\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\.lib\latticesemi.com\ip\lscc_spis1\2.1.0\design.xml 
Writing C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RefDesIO_1\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\.lib\latticesemi.com\ip\lscc_spis1\2.1.0\component.xml 
"C:/lscc/propel/2023.2/builder/rtf/ispfpga\data\python\nt64\bin\python" "C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RefDesIO_1\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\.lib\latticesemi.com\ip\lscc_spis1\2.1.0\eval/create_constraint.py"
Writing C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RefDesIO_1\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\.lib\latticesemi.com\ip\lscc_spis1\2.1.0\lscc_spis1.ipx 
Writing C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RefDesIO_1\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\.lib\latticesemi.com\ip\cpu0\2.5.0\rtl\cpu0_bb.v 
Writing C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RefDesIO_1\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\.lib\latticesemi.com\ip\cpu0\2.5.0\cpu0.cfg 
Writing C:\Users\whan\Documents\AppProject\USB_LIFCL_NX33U\RefDesIO_1\Design\u23_lifclu_nx33_prpl_bldr\u23_lifclu_nx33_prpl_bldr\.lib\latticesemi.com\ip\cpu0\2.5.0\misc\cpu0_tmpl.v 