INFO-FLOW: Workspace /nethome/mjung76/resnet_rpn_fpn/proj/solution1 opened at Wed Nov 15 12:50:08 EST 2023
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 0.31 sec.
Execute   set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
Execute     create_platform xczu9eg-ffvb1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /tools/software/xilinx/Vitis_HLS/2023.1/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/software/xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
Command     create_platform done; 6.35 sec.
Execute     source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.13 sec.
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 6.53 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.483 GB.
Execute       set_directive_top resnet_top_0 -name=resnet_top_0 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file './resnet_top0.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ./resnet_top0.cpp as C++
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang ./resnet_top0.cpp -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top0.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top0.cpp.clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top0.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top0.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top0.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top0.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.7 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top0.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top0.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.18 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top0.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top0.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top0.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top0.pp.0.cpp.clang-tidy.loop-label.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top0.pp.0.cpp.clang-tidy.loop-label.err.log
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 2.1 sec.
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top0.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top0.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top0.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top0.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top0.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top0.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top0.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top0.pp.0.cpp.clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top0.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file './resnet_conv_7x7.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ./resnet_conv_7x7.cpp as C++
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang ./resnet_conv_7x7.cpp -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_7x7.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_7x7.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_7x7.cpp.clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_7x7.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_7x7.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_7x7.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_7x7.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.67 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_7x7.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_7x7.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.67 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.7 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_7x7.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_7x7.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_7x7.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_7x7.pp.0.cpp.clang-tidy.loop-label.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_7x7.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 1.43 sec.
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_7x7.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_7x7.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_7x7.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_7x7.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_7x7.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_7x7.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_7x7.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_7x7.pp.0.cpp.clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_7x7.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file './resnet_conv_3x3.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ./resnet_conv_3x3.cpp as C++
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang ./resnet_conv_3x3.cpp -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_3x3.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_3x3.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_3x3.cpp.clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_3x3.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_3x3.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_3x3.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_3x3.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.67 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_3x3.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_3x3.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.67 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.7 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_3x3.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_3x3.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_3x3.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_3x3.pp.0.cpp.clang-tidy.loop-label.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_3x3.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 1.41 sec.
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_3x3.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_3x3.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_3x3.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_3x3.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_3x3.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_3x3.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_3x3.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_3x3.pp.0.cpp.clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_3x3.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file './resnet_conv_1x1.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ./resnet_conv_1x1.cpp as C++
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang ./resnet_conv_1x1.cpp -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_1x1.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_1x1.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_1x1.cpp.clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_1x1.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_1x1.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_1x1.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_1x1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.68 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_1x1.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_1x1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.67 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.7 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_1x1.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_1x1.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_1x1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_1x1.pp.0.cpp.clang-tidy.loop-label.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_1x1.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 1.38 sec.
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_1x1.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_1x1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_1x1.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_1x1.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_1x1.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_1x1.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_1x1.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_1x1.pp.0.cpp.clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_1x1.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file './resnet_batchnorm.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ./resnet_batchnorm.cpp as C++
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang ./resnet_batchnorm.cpp -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_batchnorm.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_batchnorm.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_batchnorm.cpp.clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_batchnorm.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_batchnorm.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_batchnorm.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_batchnorm.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.7 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_batchnorm.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_batchnorm.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.68 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.7 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_batchnorm.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_batchnorm.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_batchnorm.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_batchnorm.pp.0.cpp.clang-tidy.loop-label.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_batchnorm.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 1.42 sec.
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_batchnorm.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_batchnorm.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_batchnorm.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_batchnorm.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_batchnorm.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_batchnorm.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_batchnorm.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_batchnorm.pp.0.cpp.clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_batchnorm.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 23.21 seconds. CPU system time: 5.38 seconds. Elapsed time: 29.3 seconds; current allocated memory: 1.486 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.0.bc -args  "/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top0.g.bc" "/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_7x7.g.bc" "/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_3x3.g.bc" "/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_1x1.g.bc" "/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_batchnorm.g.bc"  
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top0.g.bc /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_7x7.g.bc /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_3x3.g.bc /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_1x1.g.bc /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_batchnorm.g.bc -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.0.bc > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.1.lower.bc > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/lib/libhlsm_39.bc /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/lib/libhlsm_39.bc /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/lib/libhlsmc++_39.bc -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.2.m1.bc > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 2.02 sec.
Execute       run_link_or_opt -opt -out /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=resnet_top_0 -reflow-float-conversion 
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=resnet_top_0 -reflow-float-conversion -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.91 sec.
Execute       run_link_or_opt -out /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/lib/libfloatconversion_39.bc -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.4.m2.bc > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=resnet_top_0 
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=resnet_top_0 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=resnet_top_0 -mllvm -hls-db-dir -mllvm /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1024 -mllvm -reflow-fanout-threshold=16 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=1024 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -x ir /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log
Execute       send_msg_by_id INFO @200-1995@%s%s%s 775 Compile/Link /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 775 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 536 Unroll/Inline /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 536 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 844 Performance/Pipeline /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 844 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,376 Optimizations /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,376 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'resnet_conv_7x7(float (*) [46][40], float (*) [51][45], float (*) [7][7], int)' into 'resnet_layer0(float (*) [736][1280], float (*) [3][7][7], float (*) [64], float (*) [184][320])' (./resnet_layer0.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'void resnet_load_batchnorm_params<64>(float (*) [64], float (*) [64], int)' into 'resnet_layer0(float (*) [736][1280], float (*) [3][7][7], float (*) [64], float (*) [184][320])' (./resnet_layer0.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'resnet_batchnorm(float (*) [46][40], float (*) [64], bool)' into 'resnet_layer0(float (*) [736][1280], float (*) [3][7][7], float (*) [64], float (*) [184][320])' (./resnet_layer0.cpp:10:0)
WARNING: [HLS 214-167] The program may have out of bound array access (./resnet_util0.h:150:31)
WARNING: [HLS 214-167] The program may have out of bound array access (./resnet_util0.h:150:29)
INFO: [HLS 214-248] Applying array_partition to 'resnet_layer0_input_fm': Complete partitioning on dimension 1. (./resnet_top0.cpp:32:0)
INFO: [HLS 214-248] Applying array_partition to 'resnet_layer0_conv1_weights': Complete partitioning on dimension 1. (./resnet_top0.cpp:32:0)
INFO: [HLS 214-248] Applying array_partition to 'resnet_layer0_bn1_params': Complete partitioning on dimension 1. (./resnet_top0.cpp:32:0)
INFO: [HLS 214-248] Applying array_partition to 'resnet_layer0_output_fm': Complete partitioning on dimension 1. (./resnet_top0.cpp:32:0)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4 seconds. CPU system time: 0.99 seconds. Elapsed time: 8.51 seconds; current allocated memory: 1.487 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.487 GB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top resnet_top_0 -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.0.bc -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.15 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.491 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.1.bc -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 0.21 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.2.prechk.bc -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.495 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.1.bc to /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.o.1.bc -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_33_3' (./resnet_layer0.cpp:33) in function 'resnet_layer0' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_61_8' (./resnet_layer0.cpp:61) in function 'resnet_layer0' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_12' (./resnet_layer0.cpp:90) in function 'resnet_layer0' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_268_5' (./resnet_conv_7x7.cpp:268) in function 'resnet_layer0' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_148_2' (./resnet_util0.h:148) in function 'resnet_layer0' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_229_3' (./resnet_batchnorm.cpp:229) in function 'resnet_layer0' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_111_15' (./resnet_layer0.cpp:111) in function 'resnet_layer0' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_142_20' (./resnet_layer0.cpp:142) in function 'resnet_layer0' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_169_25' (./resnet_layer0.cpp:169) in function 'resnet_layer0' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_189_28' (./resnet_layer0.cpp:189) in function 'resnet_layer0' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_202_31' (./resnet_layer0.cpp:202) in function 'resnet_layer0' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_50_3' (./resnet_top0.cpp:50) in function 'resnet_top_0' automatically.
Command         transform done; 0.72 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.o.1.tmp.bc -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./resnet_layer0.cpp:61:46) to (./resnet_layer0.cpp:61:38) in function 'resnet_layer0'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./resnet_layer0.cpp:142:47) to (./resnet_layer0.cpp:142:39) in function 'resnet_layer0'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'resnet_layer0' (./resnet_conv_7x7.cpp:29:35)...9 expression(s) balanced.
Command         transform done; 0.24 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.92 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.97 seconds; current allocated memory: 1.523 GB.
INFO-FLOW: Building ssdm...
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dce -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric -cdfg-build /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.o.2.bc -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_48_2' (./resnet_top0.cpp:48:26) in function 'resnet_top_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_46_1' (./resnet_top0.cpp:46:22) in function 'resnet_top_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_31_2' (./resnet_layer0.cpp:31:26) in function 'resnet_layer0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_29_1' (./resnet_layer0.cpp:29:19) in function 'resnet_layer0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_59_7' (./resnet_layer0.cpp:59:34) in function 'resnet_layer0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_57_6' (./resnet_layer0.cpp:57:30) in function 'resnet_layer0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_88_11' (./resnet_layer0.cpp:88:39) in function 'resnet_layer0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_86_10' (./resnet_layer0.cpp:86:35) in function 'resnet_layer0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_266_4' (./resnet_conv_7x7.cpp:266:35) in function 'resnet_layer0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_263_3' (./resnet_conv_7x7.cpp:263:28) in function 'resnet_layer0'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_255_2' (./resnet_conv_7x7.cpp:255:27) in function 'resnet_layer0' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_252_1' (./resnet_conv_7x7.cpp:252:23) in function 'resnet_layer0'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_83_9' (./resnet_layer0.cpp:83:30) in function 'resnet_layer0' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_146_1' (./resnet_util0.h:146:23) in function 'resnet_layer0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_227_2' (./resnet_batchnorm.cpp:227:26) in function 'resnet_layer0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_225_1' (./resnet_batchnorm.cpp:225:22) in function 'resnet_layer0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_109_14' (./resnet_layer0.cpp:109:36) in function 'resnet_layer0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_107_13' (./resnet_layer0.cpp:107:32) in function 'resnet_layer0'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_51_5' (./resnet_layer0.cpp:51:26) in function 'resnet_layer0' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_49_4' (./resnet_layer0.cpp:49:22) in function 'resnet_layer0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_140_19' (./resnet_layer0.cpp:140:35) in function 'resnet_layer0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_138_18' (./resnet_layer0.cpp:138:31) in function 'resnet_layer0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_167_24' (./resnet_layer0.cpp:167:43) in function 'resnet_layer0'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_161_23' (./resnet_layer0.cpp:161:39) in function 'resnet_layer0' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_159_22' (./resnet_layer0.cpp:159:35) in function 'resnet_layer0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_157_21' (./resnet_layer0.cpp:157:31) in function 'resnet_layer0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_187_27' (./resnet_layer0.cpp:187:35) in function 'resnet_layer0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_185_26' (./resnet_layer0.cpp:185:31) in function 'resnet_layer0'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_135_17' (./resnet_layer0.cpp:135:27) in function 'resnet_layer0' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_133_16' (./resnet_layer0.cpp:133:24) in function 'resnet_layer0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_200_30' (./resnet_layer0.cpp:200:28) in function 'resnet_layer0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_198_29' (./resnet_layer0.cpp:198:24) in function 'resnet_layer0'.
Execute           auto_get_db
Command         transform done; 0.82 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.7 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.83 seconds; current allocated memory: 1.641 GB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 2.2 sec.
Command     elaborate done; 40.02 sec.
Execute     ap_eval exec zip -j /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command     ap_eval done; 0.11 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'resnet_top_0' ...
Execute       ap_set_top_model resnet_top_0 
Execute       get_model_list resnet_top_0 -filter all-wo-channel -topdown 
Execute       preproc_iomode -model resnet_top_0 
Execute       preproc_iomode -model resnet_layer0 
Execute       preproc_iomode -model resnet_layer0_Pipeline_VITIS_LOOP_198_29_VITIS_LOOP_200_30_VITIS_LOOP_202_31 
Execute       preproc_iomode -model resnet_layer0_Pipeline_VITIS_LOOP_185_26_VITIS_LOOP_187_27_VITIS_LOOP_189_28 
Execute       preproc_iomode -model resnet_layer0_Pipeline_VITIS_LOOP_167_24_VITIS_LOOP_169_25 
Execute       preproc_iomode -model resnet_layer0_Pipeline_VITIS_LOOP_138_18_VITIS_LOOP_140_19_VITIS_LOOP_142_20 
Execute       preproc_iomode -model resnet_layer0_Pipeline_VITIS_LOOP_107_13_VITIS_LOOP_109_14_VITIS_LOOP_111_15 
Execute       preproc_iomode -model resnet_layer0_Pipeline_VITIS_LOOP_225_1_VITIS_LOOP_227_2_VITIS_LOOP_229_3 
Execute       preproc_iomode -model resnet_layer0_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2 
Execute       preproc_iomode -model resnet_layer0_Pipeline_VITIS_LOOP_263_3_VITIS_LOOP_266_4_VITIS_LOOP_268_5 
Execute       preproc_iomode -model resnet_layer0_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_88_11_VITIS_LOOP_90_12 
Execute       preproc_iomode -model resnet_layer0_Pipeline_VITIS_LOOP_57_6_VITIS_LOOP_59_7_VITIS_LOOP_61_8 
Execute       preproc_iomode -model resnet_layer0_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_31_2_VITIS_LOOP_33_3 
Execute       get_model_list resnet_top_0 -filter all-wo-channel 
INFO-FLOW: Model list for configure: resnet_layer0_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_31_2_VITIS_LOOP_33_3 resnet_layer0_Pipeline_VITIS_LOOP_57_6_VITIS_LOOP_59_7_VITIS_LOOP_61_8 resnet_layer0_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_88_11_VITIS_LOOP_90_12 resnet_layer0_Pipeline_VITIS_LOOP_263_3_VITIS_LOOP_266_4_VITIS_LOOP_268_5 resnet_layer0_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2 resnet_layer0_Pipeline_VITIS_LOOP_225_1_VITIS_LOOP_227_2_VITIS_LOOP_229_3 resnet_layer0_Pipeline_VITIS_LOOP_107_13_VITIS_LOOP_109_14_VITIS_LOOP_111_15 resnet_layer0_Pipeline_VITIS_LOOP_138_18_VITIS_LOOP_140_19_VITIS_LOOP_142_20 resnet_layer0_Pipeline_VITIS_LOOP_167_24_VITIS_LOOP_169_25 resnet_layer0_Pipeline_VITIS_LOOP_185_26_VITIS_LOOP_187_27_VITIS_LOOP_189_28 resnet_layer0_Pipeline_VITIS_LOOP_198_29_VITIS_LOOP_200_30_VITIS_LOOP_202_31 resnet_layer0 resnet_top_0
INFO-FLOW: Configuring Module : resnet_layer0_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_31_2_VITIS_LOOP_33_3 ...
Execute       set_default_model resnet_layer0_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_31_2_VITIS_LOOP_33_3 
Execute       apply_spec_resource_limit resnet_layer0_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_31_2_VITIS_LOOP_33_3 
INFO-FLOW: Configuring Module : resnet_layer0_Pipeline_VITIS_LOOP_57_6_VITIS_LOOP_59_7_VITIS_LOOP_61_8 ...
Execute       set_default_model resnet_layer0_Pipeline_VITIS_LOOP_57_6_VITIS_LOOP_59_7_VITIS_LOOP_61_8 
Execute       apply_spec_resource_limit resnet_layer0_Pipeline_VITIS_LOOP_57_6_VITIS_LOOP_59_7_VITIS_LOOP_61_8 
INFO-FLOW: Configuring Module : resnet_layer0_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_88_11_VITIS_LOOP_90_12 ...
Execute       set_default_model resnet_layer0_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_88_11_VITIS_LOOP_90_12 
Execute       apply_spec_resource_limit resnet_layer0_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_88_11_VITIS_LOOP_90_12 
INFO-FLOW: Configuring Module : resnet_layer0_Pipeline_VITIS_LOOP_263_3_VITIS_LOOP_266_4_VITIS_LOOP_268_5 ...
Execute       set_default_model resnet_layer0_Pipeline_VITIS_LOOP_263_3_VITIS_LOOP_266_4_VITIS_LOOP_268_5 
Execute       apply_spec_resource_limit resnet_layer0_Pipeline_VITIS_LOOP_263_3_VITIS_LOOP_266_4_VITIS_LOOP_268_5 
INFO-FLOW: Configuring Module : resnet_layer0_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2 ...
Execute       set_default_model resnet_layer0_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2 
Execute       apply_spec_resource_limit resnet_layer0_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2 
INFO-FLOW: Configuring Module : resnet_layer0_Pipeline_VITIS_LOOP_225_1_VITIS_LOOP_227_2_VITIS_LOOP_229_3 ...
Execute       set_default_model resnet_layer0_Pipeline_VITIS_LOOP_225_1_VITIS_LOOP_227_2_VITIS_LOOP_229_3 
Execute       apply_spec_resource_limit resnet_layer0_Pipeline_VITIS_LOOP_225_1_VITIS_LOOP_227_2_VITIS_LOOP_229_3 
INFO-FLOW: Configuring Module : resnet_layer0_Pipeline_VITIS_LOOP_107_13_VITIS_LOOP_109_14_VITIS_LOOP_111_15 ...
Execute       set_default_model resnet_layer0_Pipeline_VITIS_LOOP_107_13_VITIS_LOOP_109_14_VITIS_LOOP_111_15 
Execute       apply_spec_resource_limit resnet_layer0_Pipeline_VITIS_LOOP_107_13_VITIS_LOOP_109_14_VITIS_LOOP_111_15 
INFO-FLOW: Configuring Module : resnet_layer0_Pipeline_VITIS_LOOP_138_18_VITIS_LOOP_140_19_VITIS_LOOP_142_20 ...
Execute       set_default_model resnet_layer0_Pipeline_VITIS_LOOP_138_18_VITIS_LOOP_140_19_VITIS_LOOP_142_20 
Execute       apply_spec_resource_limit resnet_layer0_Pipeline_VITIS_LOOP_138_18_VITIS_LOOP_140_19_VITIS_LOOP_142_20 
INFO-FLOW: Configuring Module : resnet_layer0_Pipeline_VITIS_LOOP_167_24_VITIS_LOOP_169_25 ...
Execute       set_default_model resnet_layer0_Pipeline_VITIS_LOOP_167_24_VITIS_LOOP_169_25 
Execute       apply_spec_resource_limit resnet_layer0_Pipeline_VITIS_LOOP_167_24_VITIS_LOOP_169_25 
INFO-FLOW: Configuring Module : resnet_layer0_Pipeline_VITIS_LOOP_185_26_VITIS_LOOP_187_27_VITIS_LOOP_189_28 ...
Execute       set_default_model resnet_layer0_Pipeline_VITIS_LOOP_185_26_VITIS_LOOP_187_27_VITIS_LOOP_189_28 
Execute       apply_spec_resource_limit resnet_layer0_Pipeline_VITIS_LOOP_185_26_VITIS_LOOP_187_27_VITIS_LOOP_189_28 
INFO-FLOW: Configuring Module : resnet_layer0_Pipeline_VITIS_LOOP_198_29_VITIS_LOOP_200_30_VITIS_LOOP_202_31 ...
Execute       set_default_model resnet_layer0_Pipeline_VITIS_LOOP_198_29_VITIS_LOOP_200_30_VITIS_LOOP_202_31 
Execute       apply_spec_resource_limit resnet_layer0_Pipeline_VITIS_LOOP_198_29_VITIS_LOOP_200_30_VITIS_LOOP_202_31 
INFO-FLOW: Configuring Module : resnet_layer0 ...
Execute       set_default_model resnet_layer0 
Execute       apply_spec_resource_limit resnet_layer0 
INFO-FLOW: Configuring Module : resnet_top_0 ...
Execute       set_default_model resnet_top_0 
Execute       apply_spec_resource_limit resnet_top_0 
INFO-FLOW: Model list for preprocess: resnet_layer0_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_31_2_VITIS_LOOP_33_3 resnet_layer0_Pipeline_VITIS_LOOP_57_6_VITIS_LOOP_59_7_VITIS_LOOP_61_8 resnet_layer0_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_88_11_VITIS_LOOP_90_12 resnet_layer0_Pipeline_VITIS_LOOP_263_3_VITIS_LOOP_266_4_VITIS_LOOP_268_5 resnet_layer0_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2 resnet_layer0_Pipeline_VITIS_LOOP_225_1_VITIS_LOOP_227_2_VITIS_LOOP_229_3 resnet_layer0_Pipeline_VITIS_LOOP_107_13_VITIS_LOOP_109_14_VITIS_LOOP_111_15 resnet_layer0_Pipeline_VITIS_LOOP_138_18_VITIS_LOOP_140_19_VITIS_LOOP_142_20 resnet_layer0_Pipeline_VITIS_LOOP_167_24_VITIS_LOOP_169_25 resnet_layer0_Pipeline_VITIS_LOOP_185_26_VITIS_LOOP_187_27_VITIS_LOOP_189_28 resnet_layer0_Pipeline_VITIS_LOOP_198_29_VITIS_LOOP_200_30_VITIS_LOOP_202_31 resnet_layer0 resnet_top_0
INFO-FLOW: Preprocessing Module: resnet_layer0_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_31_2_VITIS_LOOP_33_3 ...
Execute       set_default_model resnet_layer0_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_31_2_VITIS_LOOP_33_3 
Execute       cdfg_preprocess -model resnet_layer0_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_31_2_VITIS_LOOP_33_3 
Execute       rtl_gen_preprocess resnet_layer0_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_31_2_VITIS_LOOP_33_3 
INFO-FLOW: Preprocessing Module: resnet_layer0_Pipeline_VITIS_LOOP_57_6_VITIS_LOOP_59_7_VITIS_LOOP_61_8 ...
Execute       set_default_model resnet_layer0_Pipeline_VITIS_LOOP_57_6_VITIS_LOOP_59_7_VITIS_LOOP_61_8 
Execute       cdfg_preprocess -model resnet_layer0_Pipeline_VITIS_LOOP_57_6_VITIS_LOOP_59_7_VITIS_LOOP_61_8 
Execute       rtl_gen_preprocess resnet_layer0_Pipeline_VITIS_LOOP_57_6_VITIS_LOOP_59_7_VITIS_LOOP_61_8 
INFO-FLOW: Preprocessing Module: resnet_layer0_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_88_11_VITIS_LOOP_90_12 ...
Execute       set_default_model resnet_layer0_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_88_11_VITIS_LOOP_90_12 
Execute       cdfg_preprocess -model resnet_layer0_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_88_11_VITIS_LOOP_90_12 
Execute       rtl_gen_preprocess resnet_layer0_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_88_11_VITIS_LOOP_90_12 
INFO-FLOW: Preprocessing Module: resnet_layer0_Pipeline_VITIS_LOOP_263_3_VITIS_LOOP_266_4_VITIS_LOOP_268_5 ...
Execute       set_default_model resnet_layer0_Pipeline_VITIS_LOOP_263_3_VITIS_LOOP_266_4_VITIS_LOOP_268_5 
Execute       cdfg_preprocess -model resnet_layer0_Pipeline_VITIS_LOOP_263_3_VITIS_LOOP_266_4_VITIS_LOOP_268_5 
Execute       rtl_gen_preprocess resnet_layer0_Pipeline_VITIS_LOOP_263_3_VITIS_LOOP_266_4_VITIS_LOOP_268_5 
INFO-FLOW: Preprocessing Module: resnet_layer0_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2 ...
Execute       set_default_model resnet_layer0_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2 
Execute       cdfg_preprocess -model resnet_layer0_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2 
Execute       rtl_gen_preprocess resnet_layer0_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2 
INFO-FLOW: Preprocessing Module: resnet_layer0_Pipeline_VITIS_LOOP_225_1_VITIS_LOOP_227_2_VITIS_LOOP_229_3 ...
Execute       set_default_model resnet_layer0_Pipeline_VITIS_LOOP_225_1_VITIS_LOOP_227_2_VITIS_LOOP_229_3 
Execute       cdfg_preprocess -model resnet_layer0_Pipeline_VITIS_LOOP_225_1_VITIS_LOOP_227_2_VITIS_LOOP_229_3 
Execute       rtl_gen_preprocess resnet_layer0_Pipeline_VITIS_LOOP_225_1_VITIS_LOOP_227_2_VITIS_LOOP_229_3 
INFO-FLOW: Preprocessing Module: resnet_layer0_Pipeline_VITIS_LOOP_107_13_VITIS_LOOP_109_14_VITIS_LOOP_111_15 ...
Execute       set_default_model resnet_layer0_Pipeline_VITIS_LOOP_107_13_VITIS_LOOP_109_14_VITIS_LOOP_111_15 
Execute       cdfg_preprocess -model resnet_layer0_Pipeline_VITIS_LOOP_107_13_VITIS_LOOP_109_14_VITIS_LOOP_111_15 
Execute       rtl_gen_preprocess resnet_layer0_Pipeline_VITIS_LOOP_107_13_VITIS_LOOP_109_14_VITIS_LOOP_111_15 
INFO-FLOW: Preprocessing Module: resnet_layer0_Pipeline_VITIS_LOOP_138_18_VITIS_LOOP_140_19_VITIS_LOOP_142_20 ...
Execute       set_default_model resnet_layer0_Pipeline_VITIS_LOOP_138_18_VITIS_LOOP_140_19_VITIS_LOOP_142_20 
Execute       cdfg_preprocess -model resnet_layer0_Pipeline_VITIS_LOOP_138_18_VITIS_LOOP_140_19_VITIS_LOOP_142_20 
Execute       rtl_gen_preprocess resnet_layer0_Pipeline_VITIS_LOOP_138_18_VITIS_LOOP_140_19_VITIS_LOOP_142_20 
INFO-FLOW: Preprocessing Module: resnet_layer0_Pipeline_VITIS_LOOP_167_24_VITIS_LOOP_169_25 ...
Execute       set_default_model resnet_layer0_Pipeline_VITIS_LOOP_167_24_VITIS_LOOP_169_25 
Execute       cdfg_preprocess -model resnet_layer0_Pipeline_VITIS_LOOP_167_24_VITIS_LOOP_169_25 
Execute       rtl_gen_preprocess resnet_layer0_Pipeline_VITIS_LOOP_167_24_VITIS_LOOP_169_25 
INFO-FLOW: Preprocessing Module: resnet_layer0_Pipeline_VITIS_LOOP_185_26_VITIS_LOOP_187_27_VITIS_LOOP_189_28 ...
Execute       set_default_model resnet_layer0_Pipeline_VITIS_LOOP_185_26_VITIS_LOOP_187_27_VITIS_LOOP_189_28 
Execute       cdfg_preprocess -model resnet_layer0_Pipeline_VITIS_LOOP_185_26_VITIS_LOOP_187_27_VITIS_LOOP_189_28 
Execute       rtl_gen_preprocess resnet_layer0_Pipeline_VITIS_LOOP_185_26_VITIS_LOOP_187_27_VITIS_LOOP_189_28 
INFO-FLOW: Preprocessing Module: resnet_layer0_Pipeline_VITIS_LOOP_198_29_VITIS_LOOP_200_30_VITIS_LOOP_202_31 ...
Execute       set_default_model resnet_layer0_Pipeline_VITIS_LOOP_198_29_VITIS_LOOP_200_30_VITIS_LOOP_202_31 
Execute       cdfg_preprocess -model resnet_layer0_Pipeline_VITIS_LOOP_198_29_VITIS_LOOP_200_30_VITIS_LOOP_202_31 
Execute       rtl_gen_preprocess resnet_layer0_Pipeline_VITIS_LOOP_198_29_VITIS_LOOP_200_30_VITIS_LOOP_202_31 
INFO-FLOW: Preprocessing Module: resnet_layer0 ...
Execute       set_default_model resnet_layer0 
Execute       cdfg_preprocess -model resnet_layer0 
Execute       rtl_gen_preprocess resnet_layer0 
INFO-FLOW: Preprocessing Module: resnet_top_0 ...
Execute       set_default_model resnet_top_0 
Execute       cdfg_preprocess -model resnet_top_0 
Execute       rtl_gen_preprocess resnet_top_0 
INFO-FLOW: Model list for synthesis: resnet_layer0_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_31_2_VITIS_LOOP_33_3 resnet_layer0_Pipeline_VITIS_LOOP_57_6_VITIS_LOOP_59_7_VITIS_LOOP_61_8 resnet_layer0_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_88_11_VITIS_LOOP_90_12 resnet_layer0_Pipeline_VITIS_LOOP_263_3_VITIS_LOOP_266_4_VITIS_LOOP_268_5 resnet_layer0_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2 resnet_layer0_Pipeline_VITIS_LOOP_225_1_VITIS_LOOP_227_2_VITIS_LOOP_229_3 resnet_layer0_Pipeline_VITIS_LOOP_107_13_VITIS_LOOP_109_14_VITIS_LOOP_111_15 resnet_layer0_Pipeline_VITIS_LOOP_138_18_VITIS_LOOP_140_19_VITIS_LOOP_142_20 resnet_layer0_Pipeline_VITIS_LOOP_167_24_VITIS_LOOP_169_25 resnet_layer0_Pipeline_VITIS_LOOP_185_26_VITIS_LOOP_187_27_VITIS_LOOP_189_28 resnet_layer0_Pipeline_VITIS_LOOP_198_29_VITIS_LOOP_200_30_VITIS_LOOP_202_31 resnet_layer0 resnet_top_0
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_layer0_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_31_2_VITIS_LOOP_33_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_layer0_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_31_2_VITIS_LOOP_33_3 
Execute       schedule -model resnet_layer0_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_31_2_VITIS_LOOP_33_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln35) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_29_1_VITIS_LOOP_31_2_VITIS_LOOP_33_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_29_1_VITIS_LOOP_31_2_VITIS_LOOP_33_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.18 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.643 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer0_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_31_2_VITIS_LOOP_33_3.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer0_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_31_2_VITIS_LOOP_33_3.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_layer0_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_31_2_VITIS_LOOP_33_3.
Execute       set_default_model resnet_layer0_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_31_2_VITIS_LOOP_33_3 
Execute       bind -model resnet_layer0_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_31_2_VITIS_LOOP_33_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.643 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer0_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_31_2_VITIS_LOOP_33_3.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer0_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_31_2_VITIS_LOOP_33_3.bind.adb -f 
INFO-FLOW: Finish binding resnet_layer0_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_31_2_VITIS_LOOP_33_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_layer0_Pipeline_VITIS_LOOP_57_6_VITIS_LOOP_59_7_VITIS_LOOP_61_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_layer0_Pipeline_VITIS_LOOP_57_6_VITIS_LOOP_59_7_VITIS_LOOP_61_8 
Execute       schedule -model resnet_layer0_Pipeline_VITIS_LOOP_57_6_VITIS_LOOP_59_7_VITIS_LOOP_61_8 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln72) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln77) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_57_6_VITIS_LOOP_59_7_VITIS_LOOP_61_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_57_6_VITIS_LOOP_59_7_VITIS_LOOP_61_8'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.33 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.644 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer0_Pipeline_VITIS_LOOP_57_6_VITIS_LOOP_59_7_VITIS_LOOP_61_8.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer0_Pipeline_VITIS_LOOP_57_6_VITIS_LOOP_59_7_VITIS_LOOP_61_8.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_layer0_Pipeline_VITIS_LOOP_57_6_VITIS_LOOP_59_7_VITIS_LOOP_61_8.
Execute       set_default_model resnet_layer0_Pipeline_VITIS_LOOP_57_6_VITIS_LOOP_59_7_VITIS_LOOP_61_8 
Execute       bind -model resnet_layer0_Pipeline_VITIS_LOOP_57_6_VITIS_LOOP_59_7_VITIS_LOOP_61_8 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.644 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer0_Pipeline_VITIS_LOOP_57_6_VITIS_LOOP_59_7_VITIS_LOOP_61_8.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer0_Pipeline_VITIS_LOOP_57_6_VITIS_LOOP_59_7_VITIS_LOOP_61_8.bind.adb -f 
INFO-FLOW: Finish binding resnet_layer0_Pipeline_VITIS_LOOP_57_6_VITIS_LOOP_59_7_VITIS_LOOP_61_8.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_layer0_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_88_11_VITIS_LOOP_90_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_layer0_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_88_11_VITIS_LOOP_90_12 
Execute       schedule -model resnet_layer0_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_88_11_VITIS_LOOP_90_12 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_86_10_VITIS_LOOP_88_11_VITIS_LOOP_90_12'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_86_10_VITIS_LOOP_88_11_VITIS_LOOP_90_12'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.33 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.647 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer0_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_88_11_VITIS_LOOP_90_12.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer0_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_88_11_VITIS_LOOP_90_12.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_layer0_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_88_11_VITIS_LOOP_90_12.
Execute       set_default_model resnet_layer0_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_88_11_VITIS_LOOP_90_12 
Execute       bind -model resnet_layer0_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_88_11_VITIS_LOOP_90_12 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.648 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer0_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_88_11_VITIS_LOOP_90_12.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer0_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_88_11_VITIS_LOOP_90_12.bind.adb -f 
INFO-FLOW: Finish binding resnet_layer0_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_88_11_VITIS_LOOP_90_12.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_layer0_Pipeline_VITIS_LOOP_263_3_VITIS_LOOP_266_4_VITIS_LOOP_268_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_layer0_Pipeline_VITIS_LOOP_263_3_VITIS_LOOP_266_4_VITIS_LOOP_268_5 
Execute       schedule -model resnet_layer0_Pipeline_VITIS_LOOP_263_3_VITIS_LOOP_266_4_VITIS_LOOP_268_5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln270_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_263_3_VITIS_LOOP_266_4_VITIS_LOOP_268_5'.
WARNING: [HLS 200-880] The II Violation in module 'resnet_layer0_Pipeline_VITIS_LOOP_263_3_VITIS_LOOP_266_4_VITIS_LOOP_268_5' (loop 'VITIS_LOOP_263_3_VITIS_LOOP_266_4_VITIS_LOOP_268_5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('add4418_i_write_ln268', ./resnet_conv_7x7.cpp:268->./resnet_layer0.cpp:98) of variable 'add44_i', ./resnet_conv_7x7.cpp:270->./resnet_layer0.cpp:98 on local variable 'add4418_i' and 'load' operation ('add4418_i_load', ./resnet_conv_7x7.cpp:270->./resnet_layer0.cpp:98) on local variable 'add4418_i'.
WARNING: [HLS 200-880] The II Violation in module 'resnet_layer0_Pipeline_VITIS_LOOP_263_3_VITIS_LOOP_266_4_VITIS_LOOP_268_5' (loop 'VITIS_LOOP_263_3_VITIS_LOOP_266_4_VITIS_LOOP_268_5'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('add4418_i_write_ln268', ./resnet_conv_7x7.cpp:268->./resnet_layer0.cpp:98) of variable 'add44_i', ./resnet_conv_7x7.cpp:270->./resnet_layer0.cpp:98 on local variable 'add4418_i' and 'load' operation ('add4418_i_load', ./resnet_conv_7x7.cpp:270->./resnet_layer0.cpp:98) on local variable 'add4418_i'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 13, loop 'VITIS_LOOP_263_3_VITIS_LOOP_266_4_VITIS_LOOP_268_5'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.37 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.649 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer0_Pipeline_VITIS_LOOP_263_3_VITIS_LOOP_266_4_VITIS_LOOP_268_5.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.14 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer0_Pipeline_VITIS_LOOP_263_3_VITIS_LOOP_266_4_VITIS_LOOP_268_5.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_layer0_Pipeline_VITIS_LOOP_263_3_VITIS_LOOP_266_4_VITIS_LOOP_268_5.
Execute       set_default_model resnet_layer0_Pipeline_VITIS_LOOP_263_3_VITIS_LOOP_266_4_VITIS_LOOP_268_5 
Execute       bind -model resnet_layer0_Pipeline_VITIS_LOOP_263_3_VITIS_LOOP_266_4_VITIS_LOOP_268_5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.649 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer0_Pipeline_VITIS_LOOP_263_3_VITIS_LOOP_266_4_VITIS_LOOP_268_5.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer0_Pipeline_VITIS_LOOP_263_3_VITIS_LOOP_266_4_VITIS_LOOP_268_5.bind.adb -f 
INFO-FLOW: Finish binding resnet_layer0_Pipeline_VITIS_LOOP_263_3_VITIS_LOOP_266_4_VITIS_LOOP_268_5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_layer0_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_layer0_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2 
Execute       schedule -model resnet_layer0_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_146_1_VITIS_LOOP_148_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_146_1_VITIS_LOOP_148_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.649 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer0_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer0_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_layer0_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2.
Execute       set_default_model resnet_layer0_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2 
Execute       bind -model resnet_layer0_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.649 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer0_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer0_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2.bind.adb -f 
INFO-FLOW: Finish binding resnet_layer0_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_layer0_Pipeline_VITIS_LOOP_225_1_VITIS_LOOP_227_2_VITIS_LOOP_229_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_layer0_Pipeline_VITIS_LOOP_225_1_VITIS_LOOP_227_2_VITIS_LOOP_229_3 
Execute       schedule -model resnet_layer0_Pipeline_VITIS_LOOP_225_1_VITIS_LOOP_227_2_VITIS_LOOP_229_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln231) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_225_1_VITIS_LOOP_227_2_VITIS_LOOP_229_3'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_layer0_Pipeline_VITIS_LOOP_225_1_VITIS_LOOP_227_2_VITIS_LOOP_229_3' (loop 'VITIS_LOOP_225_1_VITIS_LOOP_227_2_VITIS_LOOP_229_3'): Unable to schedule 'load' operation ('param_buf_1_load_1', ./resnet_batchnorm.cpp:225->./resnet_layer0.cpp:104) on array 'param_buf_1' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'param_buf_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 19, loop 'VITIS_LOOP_225_1_VITIS_LOOP_227_2_VITIS_LOOP_229_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.38 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.650 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer0_Pipeline_VITIS_LOOP_225_1_VITIS_LOOP_227_2_VITIS_LOOP_229_3.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.18 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer0_Pipeline_VITIS_LOOP_225_1_VITIS_LOOP_227_2_VITIS_LOOP_229_3.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_layer0_Pipeline_VITIS_LOOP_225_1_VITIS_LOOP_227_2_VITIS_LOOP_229_3.
Execute       set_default_model resnet_layer0_Pipeline_VITIS_LOOP_225_1_VITIS_LOOP_227_2_VITIS_LOOP_229_3 
Execute       bind -model resnet_layer0_Pipeline_VITIS_LOOP_225_1_VITIS_LOOP_227_2_VITIS_LOOP_229_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.650 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer0_Pipeline_VITIS_LOOP_225_1_VITIS_LOOP_227_2_VITIS_LOOP_229_3.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer0_Pipeline_VITIS_LOOP_225_1_VITIS_LOOP_227_2_VITIS_LOOP_229_3.bind.adb -f 
INFO-FLOW: Finish binding resnet_layer0_Pipeline_VITIS_LOOP_225_1_VITIS_LOOP_227_2_VITIS_LOOP_229_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_layer0_Pipeline_VITIS_LOOP_107_13_VITIS_LOOP_109_14_VITIS_LOOP_111_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_layer0_Pipeline_VITIS_LOOP_107_13_VITIS_LOOP_109_14_VITIS_LOOP_111_15 
Execute       schedule -model resnet_layer0_Pipeline_VITIS_LOOP_107_13_VITIS_LOOP_109_14_VITIS_LOOP_111_15 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln113_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln113) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_107_13_VITIS_LOOP_109_14_VITIS_LOOP_111_15'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_107_13_VITIS_LOOP_109_14_VITIS_LOOP_111_15'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.24 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.651 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer0_Pipeline_VITIS_LOOP_107_13_VITIS_LOOP_109_14_VITIS_LOOP_111_15.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer0_Pipeline_VITIS_LOOP_107_13_VITIS_LOOP_109_14_VITIS_LOOP_111_15.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_layer0_Pipeline_VITIS_LOOP_107_13_VITIS_LOOP_109_14_VITIS_LOOP_111_15.
Execute       set_default_model resnet_layer0_Pipeline_VITIS_LOOP_107_13_VITIS_LOOP_109_14_VITIS_LOOP_111_15 
Execute       bind -model resnet_layer0_Pipeline_VITIS_LOOP_107_13_VITIS_LOOP_109_14_VITIS_LOOP_111_15 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.651 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer0_Pipeline_VITIS_LOOP_107_13_VITIS_LOOP_109_14_VITIS_LOOP_111_15.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer0_Pipeline_VITIS_LOOP_107_13_VITIS_LOOP_109_14_VITIS_LOOP_111_15.bind.adb -f 
INFO-FLOW: Finish binding resnet_layer0_Pipeline_VITIS_LOOP_107_13_VITIS_LOOP_109_14_VITIS_LOOP_111_15.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_layer0_Pipeline_VITIS_LOOP_138_18_VITIS_LOOP_140_19_VITIS_LOOP_142_20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_layer0_Pipeline_VITIS_LOOP_138_18_VITIS_LOOP_140_19_VITIS_LOOP_142_20 
Execute       schedule -model resnet_layer0_Pipeline_VITIS_LOOP_138_18_VITIS_LOOP_140_19_VITIS_LOOP_142_20 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln150_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln150_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_138_18_VITIS_LOOP_140_19_VITIS_LOOP_142_20'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_138_18_VITIS_LOOP_140_19_VITIS_LOOP_142_20'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.3 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.652 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer0_Pipeline_VITIS_LOOP_138_18_VITIS_LOOP_140_19_VITIS_LOOP_142_20.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer0_Pipeline_VITIS_LOOP_138_18_VITIS_LOOP_140_19_VITIS_LOOP_142_20.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_layer0_Pipeline_VITIS_LOOP_138_18_VITIS_LOOP_140_19_VITIS_LOOP_142_20.
Execute       set_default_model resnet_layer0_Pipeline_VITIS_LOOP_138_18_VITIS_LOOP_140_19_VITIS_LOOP_142_20 
Execute       bind -model resnet_layer0_Pipeline_VITIS_LOOP_138_18_VITIS_LOOP_140_19_VITIS_LOOP_142_20 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.652 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer0_Pipeline_VITIS_LOOP_138_18_VITIS_LOOP_140_19_VITIS_LOOP_142_20.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer0_Pipeline_VITIS_LOOP_138_18_VITIS_LOOP_140_19_VITIS_LOOP_142_20.bind.adb -f 
INFO-FLOW: Finish binding resnet_layer0_Pipeline_VITIS_LOOP_138_18_VITIS_LOOP_140_19_VITIS_LOOP_142_20.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_layer0_Pipeline_VITIS_LOOP_167_24_VITIS_LOOP_169_25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_layer0_Pipeline_VITIS_LOOP_167_24_VITIS_LOOP_169_25 
Execute       schedule -model resnet_layer0_Pipeline_VITIS_LOOP_167_24_VITIS_LOOP_169_25 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln171) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_167_24_VITIS_LOOP_169_25'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_167_24_VITIS_LOOP_169_25'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.652 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer0_Pipeline_VITIS_LOOP_167_24_VITIS_LOOP_169_25.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer0_Pipeline_VITIS_LOOP_167_24_VITIS_LOOP_169_25.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_layer0_Pipeline_VITIS_LOOP_167_24_VITIS_LOOP_169_25.
Execute       set_default_model resnet_layer0_Pipeline_VITIS_LOOP_167_24_VITIS_LOOP_169_25 
Execute       bind -model resnet_layer0_Pipeline_VITIS_LOOP_167_24_VITIS_LOOP_169_25 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.652 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer0_Pipeline_VITIS_LOOP_167_24_VITIS_LOOP_169_25.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer0_Pipeline_VITIS_LOOP_167_24_VITIS_LOOP_169_25.bind.adb -f 
INFO-FLOW: Finish binding resnet_layer0_Pipeline_VITIS_LOOP_167_24_VITIS_LOOP_169_25.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_layer0_Pipeline_VITIS_LOOP_185_26_VITIS_LOOP_187_27_VITIS_LOOP_189_28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_layer0_Pipeline_VITIS_LOOP_185_26_VITIS_LOOP_187_27_VITIS_LOOP_189_28 
Execute       schedule -model resnet_layer0_Pipeline_VITIS_LOOP_185_26_VITIS_LOOP_187_27_VITIS_LOOP_189_28 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln191_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln191) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_185_26_VITIS_LOOP_187_27_VITIS_LOOP_189_28'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_185_26_VITIS_LOOP_187_27_VITIS_LOOP_189_28'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.24 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.653 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer0_Pipeline_VITIS_LOOP_185_26_VITIS_LOOP_187_27_VITIS_LOOP_189_28.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer0_Pipeline_VITIS_LOOP_185_26_VITIS_LOOP_187_27_VITIS_LOOP_189_28.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_layer0_Pipeline_VITIS_LOOP_185_26_VITIS_LOOP_187_27_VITIS_LOOP_189_28.
Execute       set_default_model resnet_layer0_Pipeline_VITIS_LOOP_185_26_VITIS_LOOP_187_27_VITIS_LOOP_189_28 
Execute       bind -model resnet_layer0_Pipeline_VITIS_LOOP_185_26_VITIS_LOOP_187_27_VITIS_LOOP_189_28 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.653 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer0_Pipeline_VITIS_LOOP_185_26_VITIS_LOOP_187_27_VITIS_LOOP_189_28.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer0_Pipeline_VITIS_LOOP_185_26_VITIS_LOOP_187_27_VITIS_LOOP_189_28.bind.adb -f 
INFO-FLOW: Finish binding resnet_layer0_Pipeline_VITIS_LOOP_185_26_VITIS_LOOP_187_27_VITIS_LOOP_189_28.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_layer0_Pipeline_VITIS_LOOP_198_29_VITIS_LOOP_200_30_VITIS_LOOP_202_31' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_layer0_Pipeline_VITIS_LOOP_198_29_VITIS_LOOP_200_30_VITIS_LOOP_202_31 
Execute       schedule -model resnet_layer0_Pipeline_VITIS_LOOP_198_29_VITIS_LOOP_200_30_VITIS_LOOP_202_31 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln204) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_198_29_VITIS_LOOP_200_30_VITIS_LOOP_202_31'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_198_29_VITIS_LOOP_200_30_VITIS_LOOP_202_31'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.34 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.656 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer0_Pipeline_VITIS_LOOP_198_29_VITIS_LOOP_200_30_VITIS_LOOP_202_31.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer0_Pipeline_VITIS_LOOP_198_29_VITIS_LOOP_200_30_VITIS_LOOP_202_31.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_layer0_Pipeline_VITIS_LOOP_198_29_VITIS_LOOP_200_30_VITIS_LOOP_202_31.
Execute       set_default_model resnet_layer0_Pipeline_VITIS_LOOP_198_29_VITIS_LOOP_200_30_VITIS_LOOP_202_31 
Execute       bind -model resnet_layer0_Pipeline_VITIS_LOOP_198_29_VITIS_LOOP_200_30_VITIS_LOOP_202_31 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.656 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer0_Pipeline_VITIS_LOOP_198_29_VITIS_LOOP_200_30_VITIS_LOOP_202_31.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer0_Pipeline_VITIS_LOOP_198_29_VITIS_LOOP_200_30_VITIS_LOOP_202_31.bind.adb -f 
INFO-FLOW: Finish binding resnet_layer0_Pipeline_VITIS_LOOP_198_29_VITIS_LOOP_200_30_VITIS_LOOP_202_31.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_layer0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_layer0 
Execute       schedule -model resnet_layer0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln179) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.02 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.08 seconds. CPU system time: 0 seconds. Elapsed time: 1.14 seconds; current allocated memory: 1.658 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer0.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.27 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer0.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_layer0.
Execute       set_default_model resnet_layer0 
Execute       bind -model resnet_layer0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.24 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.57 seconds; current allocated memory: 1.658 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer0.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.23 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer0.bind.adb -f 
INFO-FLOW: Finish binding resnet_layer0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_top_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_top_0 
Execute       schedule -model resnet_top_0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln52) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_46_1_VITIS_LOOP_48_2_VITIS_LOOP_50_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_46_1_VITIS_LOOP_48_2_VITIS_LOOP_50_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.39 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.62 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.72 seconds; current allocated memory: 1.663 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_0.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_0.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_top_0.
Execute       set_default_model resnet_top_0 
Execute       bind -model resnet_top_0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.664 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_0.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.21 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_0.bind.adb -f 
INFO-FLOW: Finish binding resnet_top_0.
Execute       get_model_list resnet_top_0 -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess resnet_layer0_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_31_2_VITIS_LOOP_33_3 
Execute       rtl_gen_preprocess resnet_layer0_Pipeline_VITIS_LOOP_57_6_VITIS_LOOP_59_7_VITIS_LOOP_61_8 
Execute       rtl_gen_preprocess resnet_layer0_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_88_11_VITIS_LOOP_90_12 
Execute       rtl_gen_preprocess resnet_layer0_Pipeline_VITIS_LOOP_263_3_VITIS_LOOP_266_4_VITIS_LOOP_268_5 
Execute       rtl_gen_preprocess resnet_layer0_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2 
Execute       rtl_gen_preprocess resnet_layer0_Pipeline_VITIS_LOOP_225_1_VITIS_LOOP_227_2_VITIS_LOOP_229_3 
Execute       rtl_gen_preprocess resnet_layer0_Pipeline_VITIS_LOOP_107_13_VITIS_LOOP_109_14_VITIS_LOOP_111_15 
Execute       rtl_gen_preprocess resnet_layer0_Pipeline_VITIS_LOOP_138_18_VITIS_LOOP_140_19_VITIS_LOOP_142_20 
Execute       rtl_gen_preprocess resnet_layer0_Pipeline_VITIS_LOOP_167_24_VITIS_LOOP_169_25 
Execute       rtl_gen_preprocess resnet_layer0_Pipeline_VITIS_LOOP_185_26_VITIS_LOOP_187_27_VITIS_LOOP_189_28 
Execute       rtl_gen_preprocess resnet_layer0_Pipeline_VITIS_LOOP_198_29_VITIS_LOOP_200_30_VITIS_LOOP_202_31 
Execute       rtl_gen_preprocess resnet_layer0 
Execute       rtl_gen_preprocess resnet_top_0 
INFO-FLOW: Model list for RTL generation: resnet_layer0_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_31_2_VITIS_LOOP_33_3 resnet_layer0_Pipeline_VITIS_LOOP_57_6_VITIS_LOOP_59_7_VITIS_LOOP_61_8 resnet_layer0_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_88_11_VITIS_LOOP_90_12 resnet_layer0_Pipeline_VITIS_LOOP_263_3_VITIS_LOOP_266_4_VITIS_LOOP_268_5 resnet_layer0_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2 resnet_layer0_Pipeline_VITIS_LOOP_225_1_VITIS_LOOP_227_2_VITIS_LOOP_229_3 resnet_layer0_Pipeline_VITIS_LOOP_107_13_VITIS_LOOP_109_14_VITIS_LOOP_111_15 resnet_layer0_Pipeline_VITIS_LOOP_138_18_VITIS_LOOP_140_19_VITIS_LOOP_142_20 resnet_layer0_Pipeline_VITIS_LOOP_167_24_VITIS_LOOP_169_25 resnet_layer0_Pipeline_VITIS_LOOP_185_26_VITIS_LOOP_187_27_VITIS_LOOP_189_28 resnet_layer0_Pipeline_VITIS_LOOP_198_29_VITIS_LOOP_200_30_VITIS_LOOP_202_31 resnet_layer0 resnet_top_0
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_layer0_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_31_2_VITIS_LOOP_33_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_layer0_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_31_2_VITIS_LOOP_33_3 -top_prefix resnet_top_0_ -sub_prefix resnet_top_0_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer0_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_31_2_VITIS_LOOP_33_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_layer0_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_31_2_VITIS_LOOP_33_3' pipeline 'VITIS_LOOP_29_1_VITIS_LOOP_31_2_VITIS_LOOP_33_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_2ns_10ns_10ns_12_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_layer0_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_31_2_VITIS_LOOP_33_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.665 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_0.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_layer0_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_31_2_VITIS_LOOP_33_3 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_0_resnet_layer0_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_31_2_VITIS_LOOP_33_3 
Execute       gen_rtl resnet_layer0_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_31_2_VITIS_LOOP_33_3 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_0_resnet_layer0_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_31_2_VITIS_LOOP_33_3 
Execute       syn_report -csynth -model resnet_layer0_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_31_2_VITIS_LOOP_33_3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_layer0_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_31_2_VITIS_LOOP_33_3_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model resnet_layer0_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_31_2_VITIS_LOOP_33_3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_layer0_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_31_2_VITIS_LOOP_33_3_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model resnet_layer0_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_31_2_VITIS_LOOP_33_3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer0_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_31_2_VITIS_LOOP_33_3.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model resnet_layer0_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_31_2_VITIS_LOOP_33_3 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer0_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_31_2_VITIS_LOOP_33_3.adb 
Execute       db_write -model resnet_layer0_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_31_2_VITIS_LOOP_33_3 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_layer0_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_31_2_VITIS_LOOP_33_3 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer0_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_31_2_VITIS_LOOP_33_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_layer0_Pipeline_VITIS_LOOP_57_6_VITIS_LOOP_59_7_VITIS_LOOP_61_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_layer0_Pipeline_VITIS_LOOP_57_6_VITIS_LOOP_59_7_VITIS_LOOP_61_8 -top_prefix resnet_top_0_ -sub_prefix resnet_top_0_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer0_Pipeline_VITIS_LOOP_57_6_VITIS_LOOP_59_7_VITIS_LOOP_61_8.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_layer0_Pipeline_VITIS_LOOP_57_6_VITIS_LOOP_59_7_VITIS_LOOP_61_8' pipeline 'VITIS_LOOP_57_6_VITIS_LOOP_59_7_VITIS_LOOP_61_8' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_8ns_6ns_6ns_6ns_14_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_2ns_10ns_11s_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_2ns_7ns_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_layer0_Pipeline_VITIS_LOOP_57_6_VITIS_LOOP_59_7_VITIS_LOOP_61_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.668 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_0.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_layer0_Pipeline_VITIS_LOOP_57_6_VITIS_LOOP_59_7_VITIS_LOOP_61_8 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_0_resnet_layer0_Pipeline_VITIS_LOOP_57_6_VITIS_LOOP_59_7_VITIS_LOOP_61_8 
Execute       gen_rtl resnet_layer0_Pipeline_VITIS_LOOP_57_6_VITIS_LOOP_59_7_VITIS_LOOP_61_8 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_0_resnet_layer0_Pipeline_VITIS_LOOP_57_6_VITIS_LOOP_59_7_VITIS_LOOP_61_8 
Execute       syn_report -csynth -model resnet_layer0_Pipeline_VITIS_LOOP_57_6_VITIS_LOOP_59_7_VITIS_LOOP_61_8 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_layer0_Pipeline_VITIS_LOOP_57_6_VITIS_LOOP_59_7_VITIS_LOOP_61_8_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model resnet_layer0_Pipeline_VITIS_LOOP_57_6_VITIS_LOOP_59_7_VITIS_LOOP_61_8 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_layer0_Pipeline_VITIS_LOOP_57_6_VITIS_LOOP_59_7_VITIS_LOOP_61_8_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model resnet_layer0_Pipeline_VITIS_LOOP_57_6_VITIS_LOOP_59_7_VITIS_LOOP_61_8 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer0_Pipeline_VITIS_LOOP_57_6_VITIS_LOOP_59_7_VITIS_LOOP_61_8.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model resnet_layer0_Pipeline_VITIS_LOOP_57_6_VITIS_LOOP_59_7_VITIS_LOOP_61_8 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer0_Pipeline_VITIS_LOOP_57_6_VITIS_LOOP_59_7_VITIS_LOOP_61_8.adb 
Execute       db_write -model resnet_layer0_Pipeline_VITIS_LOOP_57_6_VITIS_LOOP_59_7_VITIS_LOOP_61_8 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_layer0_Pipeline_VITIS_LOOP_57_6_VITIS_LOOP_59_7_VITIS_LOOP_61_8 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer0_Pipeline_VITIS_LOOP_57_6_VITIS_LOOP_59_7_VITIS_LOOP_61_8 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_layer0_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_88_11_VITIS_LOOP_90_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_layer0_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_88_11_VITIS_LOOP_90_12 -top_prefix resnet_top_0_ -sub_prefix resnet_top_0_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer0_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_88_11_VITIS_LOOP_90_12.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_layer0_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_88_11_VITIS_LOOP_90_12' pipeline 'VITIS_LOOP_86_10_VITIS_LOOP_88_11_VITIS_LOOP_90_12' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_64_6_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_layer0_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_88_11_VITIS_LOOP_90_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.670 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_0.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_layer0_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_88_11_VITIS_LOOP_90_12 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_0_resnet_layer0_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_88_11_VITIS_LOOP_90_12 
Execute       gen_rtl resnet_layer0_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_88_11_VITIS_LOOP_90_12 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_0_resnet_layer0_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_88_11_VITIS_LOOP_90_12 
Execute       syn_report -csynth -model resnet_layer0_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_88_11_VITIS_LOOP_90_12 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_layer0_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_88_11_VITIS_LOOP_90_12_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model resnet_layer0_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_88_11_VITIS_LOOP_90_12 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_layer0_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_88_11_VITIS_LOOP_90_12_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model resnet_layer0_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_88_11_VITIS_LOOP_90_12 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer0_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_88_11_VITIS_LOOP_90_12.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model resnet_layer0_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_88_11_VITIS_LOOP_90_12 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer0_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_88_11_VITIS_LOOP_90_12.adb 
Execute       db_write -model resnet_layer0_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_88_11_VITIS_LOOP_90_12 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_layer0_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_88_11_VITIS_LOOP_90_12 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer0_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_88_11_VITIS_LOOP_90_12 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_layer0_Pipeline_VITIS_LOOP_263_3_VITIS_LOOP_266_4_VITIS_LOOP_268_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_layer0_Pipeline_VITIS_LOOP_263_3_VITIS_LOOP_266_4_VITIS_LOOP_268_5 -top_prefix resnet_top_0_ -sub_prefix resnet_top_0_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer0_Pipeline_VITIS_LOOP_263_3_VITIS_LOOP_266_4_VITIS_LOOP_268_5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_layer0_Pipeline_VITIS_LOOP_263_3_VITIS_LOOP_266_4_VITIS_LOOP_268_5' pipeline 'VITIS_LOOP_263_3_VITIS_LOOP_266_4_VITIS_LOOP_268_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_8ns_18ns_6ns_18ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_2ns_7ns_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_layer0_Pipeline_VITIS_LOOP_263_3_VITIS_LOOP_266_4_VITIS_LOOP_268_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.675 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_0.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_layer0_Pipeline_VITIS_LOOP_263_3_VITIS_LOOP_266_4_VITIS_LOOP_268_5 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_0_resnet_layer0_Pipeline_VITIS_LOOP_263_3_VITIS_LOOP_266_4_VITIS_LOOP_268_5 
Execute       gen_rtl resnet_layer0_Pipeline_VITIS_LOOP_263_3_VITIS_LOOP_266_4_VITIS_LOOP_268_5 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_0_resnet_layer0_Pipeline_VITIS_LOOP_263_3_VITIS_LOOP_266_4_VITIS_LOOP_268_5 
Execute       syn_report -csynth -model resnet_layer0_Pipeline_VITIS_LOOP_263_3_VITIS_LOOP_266_4_VITIS_LOOP_268_5 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_layer0_Pipeline_VITIS_LOOP_263_3_VITIS_LOOP_266_4_VITIS_LOOP_268_5_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model resnet_layer0_Pipeline_VITIS_LOOP_263_3_VITIS_LOOP_266_4_VITIS_LOOP_268_5 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_layer0_Pipeline_VITIS_LOOP_263_3_VITIS_LOOP_266_4_VITIS_LOOP_268_5_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model resnet_layer0_Pipeline_VITIS_LOOP_263_3_VITIS_LOOP_266_4_VITIS_LOOP_268_5 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer0_Pipeline_VITIS_LOOP_263_3_VITIS_LOOP_266_4_VITIS_LOOP_268_5.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model resnet_layer0_Pipeline_VITIS_LOOP_263_3_VITIS_LOOP_266_4_VITIS_LOOP_268_5 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer0_Pipeline_VITIS_LOOP_263_3_VITIS_LOOP_266_4_VITIS_LOOP_268_5.adb 
Execute       db_write -model resnet_layer0_Pipeline_VITIS_LOOP_263_3_VITIS_LOOP_266_4_VITIS_LOOP_268_5 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_layer0_Pipeline_VITIS_LOOP_263_3_VITIS_LOOP_266_4_VITIS_LOOP_268_5 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer0_Pipeline_VITIS_LOOP_263_3_VITIS_LOOP_266_4_VITIS_LOOP_268_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_layer0_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_layer0_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2 -top_prefix resnet_top_0_ -sub_prefix resnet_top_0_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer0_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_layer0_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2' pipeline 'VITIS_LOOP_146_1_VITIS_LOOP_148_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_layer0_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.677 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_0.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_layer0_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_0_resnet_layer0_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2 
Execute       gen_rtl resnet_layer0_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_0_resnet_layer0_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2 
Execute       syn_report -csynth -model resnet_layer0_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_layer0_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model resnet_layer0_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_layer0_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model resnet_layer0_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer0_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model resnet_layer0_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer0_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2.adb 
Execute       db_write -model resnet_layer0_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_layer0_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer0_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_layer0_Pipeline_VITIS_LOOP_225_1_VITIS_LOOP_227_2_VITIS_LOOP_229_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_layer0_Pipeline_VITIS_LOOP_225_1_VITIS_LOOP_227_2_VITIS_LOOP_229_3 -top_prefix resnet_top_0_ -sub_prefix resnet_top_0_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer0_Pipeline_VITIS_LOOP_225_1_VITIS_LOOP_227_2_VITIS_LOOP_229_3.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_225_1_VITIS_LOOP_227_2_VITIS_LOOP_229_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_layer0_Pipeline_VITIS_LOOP_225_1_VITIS_LOOP_227_2_VITIS_LOOP_229_3' pipeline 'VITIS_LOOP_225_1_VITIS_LOOP_227_2_VITIS_LOOP_229_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_layer0_Pipeline_VITIS_LOOP_225_1_VITIS_LOOP_227_2_VITIS_LOOP_229_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.679 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_0.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_layer0_Pipeline_VITIS_LOOP_225_1_VITIS_LOOP_227_2_VITIS_LOOP_229_3 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_0_resnet_layer0_Pipeline_VITIS_LOOP_225_1_VITIS_LOOP_227_2_VITIS_LOOP_229_3 
Execute       gen_rtl resnet_layer0_Pipeline_VITIS_LOOP_225_1_VITIS_LOOP_227_2_VITIS_LOOP_229_3 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_0_resnet_layer0_Pipeline_VITIS_LOOP_225_1_VITIS_LOOP_227_2_VITIS_LOOP_229_3 
Execute       syn_report -csynth -model resnet_layer0_Pipeline_VITIS_LOOP_225_1_VITIS_LOOP_227_2_VITIS_LOOP_229_3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_layer0_Pipeline_VITIS_LOOP_225_1_VITIS_LOOP_227_2_VITIS_LOOP_229_3_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model resnet_layer0_Pipeline_VITIS_LOOP_225_1_VITIS_LOOP_227_2_VITIS_LOOP_229_3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_layer0_Pipeline_VITIS_LOOP_225_1_VITIS_LOOP_227_2_VITIS_LOOP_229_3_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model resnet_layer0_Pipeline_VITIS_LOOP_225_1_VITIS_LOOP_227_2_VITIS_LOOP_229_3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer0_Pipeline_VITIS_LOOP_225_1_VITIS_LOOP_227_2_VITIS_LOOP_229_3.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model resnet_layer0_Pipeline_VITIS_LOOP_225_1_VITIS_LOOP_227_2_VITIS_LOOP_229_3 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer0_Pipeline_VITIS_LOOP_225_1_VITIS_LOOP_227_2_VITIS_LOOP_229_3.adb 
Execute       db_write -model resnet_layer0_Pipeline_VITIS_LOOP_225_1_VITIS_LOOP_227_2_VITIS_LOOP_229_3 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_layer0_Pipeline_VITIS_LOOP_225_1_VITIS_LOOP_227_2_VITIS_LOOP_229_3 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer0_Pipeline_VITIS_LOOP_225_1_VITIS_LOOP_227_2_VITIS_LOOP_229_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_layer0_Pipeline_VITIS_LOOP_107_13_VITIS_LOOP_109_14_VITIS_LOOP_111_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_layer0_Pipeline_VITIS_LOOP_107_13_VITIS_LOOP_109_14_VITIS_LOOP_111_15 -top_prefix resnet_top_0_ -sub_prefix resnet_top_0_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer0_Pipeline_VITIS_LOOP_107_13_VITIS_LOOP_109_14_VITIS_LOOP_111_15.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_layer0_Pipeline_VITIS_LOOP_107_13_VITIS_LOOP_109_14_VITIS_LOOP_111_15' pipeline 'VITIS_LOOP_107_13_VITIS_LOOP_109_14_VITIS_LOOP_111_15' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_5ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_9ns_9ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_layer0_Pipeline_VITIS_LOOP_107_13_VITIS_LOOP_109_14_VITIS_LOOP_111_15'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.681 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_0.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_layer0_Pipeline_VITIS_LOOP_107_13_VITIS_LOOP_109_14_VITIS_LOOP_111_15 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_0_resnet_layer0_Pipeline_VITIS_LOOP_107_13_VITIS_LOOP_109_14_VITIS_LOOP_111_15 
Execute       gen_rtl resnet_layer0_Pipeline_VITIS_LOOP_107_13_VITIS_LOOP_109_14_VITIS_LOOP_111_15 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_0_resnet_layer0_Pipeline_VITIS_LOOP_107_13_VITIS_LOOP_109_14_VITIS_LOOP_111_15 
Execute       syn_report -csynth -model resnet_layer0_Pipeline_VITIS_LOOP_107_13_VITIS_LOOP_109_14_VITIS_LOOP_111_15 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_layer0_Pipeline_VITIS_LOOP_107_13_VITIS_LOOP_109_14_VITIS_LOOP_111_15_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model resnet_layer0_Pipeline_VITIS_LOOP_107_13_VITIS_LOOP_109_14_VITIS_LOOP_111_15 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_layer0_Pipeline_VITIS_LOOP_107_13_VITIS_LOOP_109_14_VITIS_LOOP_111_15_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model resnet_layer0_Pipeline_VITIS_LOOP_107_13_VITIS_LOOP_109_14_VITIS_LOOP_111_15 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer0_Pipeline_VITIS_LOOP_107_13_VITIS_LOOP_109_14_VITIS_LOOP_111_15.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model resnet_layer0_Pipeline_VITIS_LOOP_107_13_VITIS_LOOP_109_14_VITIS_LOOP_111_15 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer0_Pipeline_VITIS_LOOP_107_13_VITIS_LOOP_109_14_VITIS_LOOP_111_15.adb 
Execute       db_write -model resnet_layer0_Pipeline_VITIS_LOOP_107_13_VITIS_LOOP_109_14_VITIS_LOOP_111_15 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_layer0_Pipeline_VITIS_LOOP_107_13_VITIS_LOOP_109_14_VITIS_LOOP_111_15 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer0_Pipeline_VITIS_LOOP_107_13_VITIS_LOOP_109_14_VITIS_LOOP_111_15 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_layer0_Pipeline_VITIS_LOOP_138_18_VITIS_LOOP_140_19_VITIS_LOOP_142_20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_layer0_Pipeline_VITIS_LOOP_138_18_VITIS_LOOP_140_19_VITIS_LOOP_142_20 -top_prefix resnet_top_0_ -sub_prefix resnet_top_0_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer0_Pipeline_VITIS_LOOP_138_18_VITIS_LOOP_140_19_VITIS_LOOP_142_20.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_layer0_Pipeline_VITIS_LOOP_138_18_VITIS_LOOP_140_19_VITIS_LOOP_142_20' pipeline 'VITIS_LOOP_138_18_VITIS_LOOP_140_19_VITIS_LOOP_142_20' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_9ns_10s_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_layer0_Pipeline_VITIS_LOOP_138_18_VITIS_LOOP_140_19_VITIS_LOOP_142_20'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.685 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_0.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_layer0_Pipeline_VITIS_LOOP_138_18_VITIS_LOOP_140_19_VITIS_LOOP_142_20 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_0_resnet_layer0_Pipeline_VITIS_LOOP_138_18_VITIS_LOOP_140_19_VITIS_LOOP_142_20 
Execute       gen_rtl resnet_layer0_Pipeline_VITIS_LOOP_138_18_VITIS_LOOP_140_19_VITIS_LOOP_142_20 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_0_resnet_layer0_Pipeline_VITIS_LOOP_138_18_VITIS_LOOP_140_19_VITIS_LOOP_142_20 
Execute       syn_report -csynth -model resnet_layer0_Pipeline_VITIS_LOOP_138_18_VITIS_LOOP_140_19_VITIS_LOOP_142_20 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_layer0_Pipeline_VITIS_LOOP_138_18_VITIS_LOOP_140_19_VITIS_LOOP_142_20_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model resnet_layer0_Pipeline_VITIS_LOOP_138_18_VITIS_LOOP_140_19_VITIS_LOOP_142_20 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_layer0_Pipeline_VITIS_LOOP_138_18_VITIS_LOOP_140_19_VITIS_LOOP_142_20_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model resnet_layer0_Pipeline_VITIS_LOOP_138_18_VITIS_LOOP_140_19_VITIS_LOOP_142_20 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer0_Pipeline_VITIS_LOOP_138_18_VITIS_LOOP_140_19_VITIS_LOOP_142_20.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model resnet_layer0_Pipeline_VITIS_LOOP_138_18_VITIS_LOOP_140_19_VITIS_LOOP_142_20 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer0_Pipeline_VITIS_LOOP_138_18_VITIS_LOOP_140_19_VITIS_LOOP_142_20.adb 
Execute       db_write -model resnet_layer0_Pipeline_VITIS_LOOP_138_18_VITIS_LOOP_140_19_VITIS_LOOP_142_20 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_layer0_Pipeline_VITIS_LOOP_138_18_VITIS_LOOP_140_19_VITIS_LOOP_142_20 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer0_Pipeline_VITIS_LOOP_138_18_VITIS_LOOP_140_19_VITIS_LOOP_142_20 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_layer0_Pipeline_VITIS_LOOP_167_24_VITIS_LOOP_169_25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_layer0_Pipeline_VITIS_LOOP_167_24_VITIS_LOOP_169_25 -top_prefix resnet_top_0_ -sub_prefix resnet_top_0_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer0_Pipeline_VITIS_LOOP_167_24_VITIS_LOOP_169_25.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_layer0_Pipeline_VITIS_LOOP_167_24_VITIS_LOOP_169_25' pipeline 'VITIS_LOOP_167_24_VITIS_LOOP_169_25' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_13ns_18ns_6ns_18ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_layer0_Pipeline_VITIS_LOOP_167_24_VITIS_LOOP_169_25'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.686 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_0.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_layer0_Pipeline_VITIS_LOOP_167_24_VITIS_LOOP_169_25 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_0_resnet_layer0_Pipeline_VITIS_LOOP_167_24_VITIS_LOOP_169_25 
Execute       gen_rtl resnet_layer0_Pipeline_VITIS_LOOP_167_24_VITIS_LOOP_169_25 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_0_resnet_layer0_Pipeline_VITIS_LOOP_167_24_VITIS_LOOP_169_25 
Execute       syn_report -csynth -model resnet_layer0_Pipeline_VITIS_LOOP_167_24_VITIS_LOOP_169_25 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_layer0_Pipeline_VITIS_LOOP_167_24_VITIS_LOOP_169_25_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model resnet_layer0_Pipeline_VITIS_LOOP_167_24_VITIS_LOOP_169_25 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_layer0_Pipeline_VITIS_LOOP_167_24_VITIS_LOOP_169_25_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model resnet_layer0_Pipeline_VITIS_LOOP_167_24_VITIS_LOOP_169_25 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer0_Pipeline_VITIS_LOOP_167_24_VITIS_LOOP_169_25.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model resnet_layer0_Pipeline_VITIS_LOOP_167_24_VITIS_LOOP_169_25 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer0_Pipeline_VITIS_LOOP_167_24_VITIS_LOOP_169_25.adb 
Execute       db_write -model resnet_layer0_Pipeline_VITIS_LOOP_167_24_VITIS_LOOP_169_25 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_layer0_Pipeline_VITIS_LOOP_167_24_VITIS_LOOP_169_25 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer0_Pipeline_VITIS_LOOP_167_24_VITIS_LOOP_169_25 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_layer0_Pipeline_VITIS_LOOP_185_26_VITIS_LOOP_187_27_VITIS_LOOP_189_28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_layer0_Pipeline_VITIS_LOOP_185_26_VITIS_LOOP_187_27_VITIS_LOOP_189_28 -top_prefix resnet_top_0_ -sub_prefix resnet_top_0_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer0_Pipeline_VITIS_LOOP_185_26_VITIS_LOOP_187_27_VITIS_LOOP_189_28.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_layer0_Pipeline_VITIS_LOOP_185_26_VITIS_LOOP_187_27_VITIS_LOOP_189_28' pipeline 'VITIS_LOOP_185_26_VITIS_LOOP_187_27_VITIS_LOOP_189_28' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_5ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_8ns_8ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_layer0_Pipeline_VITIS_LOOP_185_26_VITIS_LOOP_187_27_VITIS_LOOP_189_28'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.688 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_0.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_layer0_Pipeline_VITIS_LOOP_185_26_VITIS_LOOP_187_27_VITIS_LOOP_189_28 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_0_resnet_layer0_Pipeline_VITIS_LOOP_185_26_VITIS_LOOP_187_27_VITIS_LOOP_189_28 
Execute       gen_rtl resnet_layer0_Pipeline_VITIS_LOOP_185_26_VITIS_LOOP_187_27_VITIS_LOOP_189_28 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_0_resnet_layer0_Pipeline_VITIS_LOOP_185_26_VITIS_LOOP_187_27_VITIS_LOOP_189_28 
Execute       syn_report -csynth -model resnet_layer0_Pipeline_VITIS_LOOP_185_26_VITIS_LOOP_187_27_VITIS_LOOP_189_28 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_layer0_Pipeline_VITIS_LOOP_185_26_VITIS_LOOP_187_27_VITIS_LOOP_189_28_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model resnet_layer0_Pipeline_VITIS_LOOP_185_26_VITIS_LOOP_187_27_VITIS_LOOP_189_28 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_layer0_Pipeline_VITIS_LOOP_185_26_VITIS_LOOP_187_27_VITIS_LOOP_189_28_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model resnet_layer0_Pipeline_VITIS_LOOP_185_26_VITIS_LOOP_187_27_VITIS_LOOP_189_28 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer0_Pipeline_VITIS_LOOP_185_26_VITIS_LOOP_187_27_VITIS_LOOP_189_28.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model resnet_layer0_Pipeline_VITIS_LOOP_185_26_VITIS_LOOP_187_27_VITIS_LOOP_189_28 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer0_Pipeline_VITIS_LOOP_185_26_VITIS_LOOP_187_27_VITIS_LOOP_189_28.adb 
Execute       db_write -model resnet_layer0_Pipeline_VITIS_LOOP_185_26_VITIS_LOOP_187_27_VITIS_LOOP_189_28 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_layer0_Pipeline_VITIS_LOOP_185_26_VITIS_LOOP_187_27_VITIS_LOOP_189_28 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer0_Pipeline_VITIS_LOOP_185_26_VITIS_LOOP_187_27_VITIS_LOOP_189_28 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_layer0_Pipeline_VITIS_LOOP_198_29_VITIS_LOOP_200_30_VITIS_LOOP_202_31' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_layer0_Pipeline_VITIS_LOOP_198_29_VITIS_LOOP_200_30_VITIS_LOOP_202_31 -top_prefix resnet_top_0_ -sub_prefix resnet_top_0_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer0_Pipeline_VITIS_LOOP_198_29_VITIS_LOOP_200_30_VITIS_LOOP_202_31.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_layer0_Pipeline_VITIS_LOOP_198_29_VITIS_LOOP_200_30_VITIS_LOOP_202_31' pipeline 'VITIS_LOOP_198_29_VITIS_LOOP_200_30_VITIS_LOOP_202_31' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_8ns_8ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_layer0_Pipeline_VITIS_LOOP_198_29_VITIS_LOOP_200_30_VITIS_LOOP_202_31'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.691 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_0.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_layer0_Pipeline_VITIS_LOOP_198_29_VITIS_LOOP_200_30_VITIS_LOOP_202_31 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_0_resnet_layer0_Pipeline_VITIS_LOOP_198_29_VITIS_LOOP_200_30_VITIS_LOOP_202_31 
Execute       gen_rtl resnet_layer0_Pipeline_VITIS_LOOP_198_29_VITIS_LOOP_200_30_VITIS_LOOP_202_31 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_0_resnet_layer0_Pipeline_VITIS_LOOP_198_29_VITIS_LOOP_200_30_VITIS_LOOP_202_31 
Execute       syn_report -csynth -model resnet_layer0_Pipeline_VITIS_LOOP_198_29_VITIS_LOOP_200_30_VITIS_LOOP_202_31 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_layer0_Pipeline_VITIS_LOOP_198_29_VITIS_LOOP_200_30_VITIS_LOOP_202_31_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model resnet_layer0_Pipeline_VITIS_LOOP_198_29_VITIS_LOOP_200_30_VITIS_LOOP_202_31 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_layer0_Pipeline_VITIS_LOOP_198_29_VITIS_LOOP_200_30_VITIS_LOOP_202_31_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model resnet_layer0_Pipeline_VITIS_LOOP_198_29_VITIS_LOOP_200_30_VITIS_LOOP_202_31 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer0_Pipeline_VITIS_LOOP_198_29_VITIS_LOOP_200_30_VITIS_LOOP_202_31.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model resnet_layer0_Pipeline_VITIS_LOOP_198_29_VITIS_LOOP_200_30_VITIS_LOOP_202_31 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer0_Pipeline_VITIS_LOOP_198_29_VITIS_LOOP_200_30_VITIS_LOOP_202_31.adb 
Execute       db_write -model resnet_layer0_Pipeline_VITIS_LOOP_198_29_VITIS_LOOP_200_30_VITIS_LOOP_202_31 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_layer0_Pipeline_VITIS_LOOP_198_29_VITIS_LOOP_200_30_VITIS_LOOP_202_31 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer0_Pipeline_VITIS_LOOP_198_29_VITIS_LOOP_200_30_VITIS_LOOP_202_31 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_layer0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_layer0 -top_prefix resnet_top_0_ -sub_prefix resnet_top_0_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer0.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_5ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_128ns_3ns_130_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_6ns_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_7ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_6ns_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_7ns_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_64ns_128_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_layer0'.
INFO: [RTMG 210-278] Implementing memory 'resnet_top_0_resnet_layer0_resnet_layer0_in_fm_1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'resnet_top_0_resnet_layer0_param_buf_1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'resnet_top_0_resnet_layer0_out_fm_buf_1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'resnet_top_0_resnet_layer0_resnet_layer0_mx_fm_1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'resnet_top_0_resnet_layer0_weight_buf_7x7_1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'resnet_top_0_resnet_layer0_in_fm_buf_1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'resnet_top_0_resnet_layer0_resnet_layer0_out_fm_1_RAM_AUTO_1R1W' using auto RAMs.
Command       create_rtl_model done; 1.6 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.51 seconds. CPU system time: 0.13 seconds. Elapsed time: 1.98 seconds; current allocated memory: 1.717 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_0.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_layer0 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_0_resnet_layer0 
Execute       gen_rtl resnet_layer0 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_0_resnet_layer0 
Execute       syn_report -csynth -model resnet_layer0 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_layer0_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.14 sec.
Execute       syn_report -rtlxml -model resnet_layer0 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_layer0_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model resnet_layer0 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer0.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.52 sec.
Execute       db_write -model resnet_layer0 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer0.adb 
Command       db_write done; 0.19 sec.
Execute       db_write -model resnet_layer0 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_layer0 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_top_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_top_0 -top_prefix  -sub_prefix resnet_top_0_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_0.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_0/resnet_layer0_input_fm_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_0/resnet_layer0_input_fm_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_0/resnet_layer0_input_fm_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_0/resnet_layer0_conv1_weights_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_0/resnet_layer0_conv1_weights_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_0/resnet_layer0_conv1_weights_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_0/resnet_layer0_conv1_weights_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_0/resnet_layer0_conv1_weights_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_0/resnet_layer0_conv1_weights_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_0/resnet_layer0_conv1_weights_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_0/resnet_layer0_conv1_weights_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_0/resnet_layer0_conv1_weights_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_0/resnet_layer0_conv1_weights_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_0/resnet_layer0_conv1_weights_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_0/resnet_layer0_conv1_weights_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_0/resnet_layer0_conv1_weights_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_0/resnet_layer0_conv1_weights_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_0/resnet_layer0_conv1_weights_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_0/resnet_layer0_conv1_weights_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_0/resnet_layer0_conv1_weights_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_0/resnet_layer0_conv1_weights_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_0/resnet_layer0_conv1_weights_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_0/resnet_layer0_conv1_weights_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_0/resnet_layer0_conv1_weights_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_0/resnet_layer0_conv1_weights_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_0/resnet_layer0_conv1_weights_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_0/resnet_layer0_conv1_weights_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_0/resnet_layer0_conv1_weights_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_0/resnet_layer0_conv1_weights_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_0/resnet_layer0_conv1_weights_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_0/resnet_layer0_conv1_weights_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_0/resnet_layer0_conv1_weights_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_0/resnet_layer0_conv1_weights_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_0/resnet_layer0_conv1_weights_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_0/resnet_layer0_conv1_weights_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_0/resnet_layer0_conv1_weights_32' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_0/resnet_layer0_conv1_weights_33' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_0/resnet_layer0_conv1_weights_34' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_0/resnet_layer0_conv1_weights_35' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_0/resnet_layer0_conv1_weights_36' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_0/resnet_layer0_conv1_weights_37' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_0/resnet_layer0_conv1_weights_38' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_0/resnet_layer0_conv1_weights_39' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_0/resnet_layer0_conv1_weights_40' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_0/resnet_layer0_conv1_weights_41' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_0/resnet_layer0_conv1_weights_42' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_0/resnet_layer0_conv1_weights_43' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_0/resnet_layer0_conv1_weights_44' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_0/resnet_layer0_conv1_weights_45' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_0/resnet_layer0_conv1_weights_46' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_0/resnet_layer0_conv1_weights_47' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_0/resnet_layer0_conv1_weights_48' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_0/resnet_layer0_conv1_weights_49' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_0/resnet_layer0_conv1_weights_50' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_0/resnet_layer0_conv1_weights_51' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_0/resnet_layer0_conv1_weights_52' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_0/resnet_layer0_conv1_weights_53' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_0/resnet_layer0_conv1_weights_54' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_0/resnet_layer0_conv1_weights_55' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_0/resnet_layer0_conv1_weights_56' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_0/resnet_layer0_conv1_weights_57' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_0/resnet_layer0_conv1_weights_58' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_0/resnet_layer0_conv1_weights_59' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_0/resnet_layer0_conv1_weights_60' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_0/resnet_layer0_conv1_weights_61' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_0/resnet_layer0_conv1_weights_62' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_0/resnet_layer0_conv1_weights_63' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_0/resnet_layer0_bn1_params_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_0/resnet_layer0_bn1_params_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_0/resnet_layer0_bn1_params_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_0/resnet_layer0_output_fm_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_0/resnet_layer0_output_fm_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_0/resnet_layer0_output_fm_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_0/resnet_layer0_output_fm_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_0/resnet_layer0_output_fm_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_0/resnet_layer0_output_fm_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_0/resnet_layer0_output_fm_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_0/resnet_layer0_output_fm_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_0/resnet_layer0_output_fm_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_0/resnet_layer0_output_fm_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_0/resnet_layer0_output_fm_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_0/resnet_layer0_output_fm_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_0/resnet_layer0_output_fm_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_0/resnet_layer0_output_fm_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_0/resnet_layer0_output_fm_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_0/resnet_layer0_output_fm_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_0/resnet_layer0_output_fm_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_0/resnet_layer0_output_fm_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_0/resnet_layer0_output_fm_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_0/resnet_layer0_output_fm_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_0/resnet_layer0_output_fm_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_0/resnet_layer0_output_fm_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_0/resnet_layer0_output_fm_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_0/resnet_layer0_output_fm_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_0/resnet_layer0_output_fm_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_0/resnet_layer0_output_fm_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_0/resnet_layer0_output_fm_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_0/resnet_layer0_output_fm_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_0/resnet_layer0_output_fm_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_0/resnet_layer0_output_fm_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_0/resnet_layer0_output_fm_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_0/resnet_layer0_output_fm_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_0/resnet_layer0_output_fm_32' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_0/resnet_layer0_output_fm_33' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_0/resnet_layer0_output_fm_34' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_0/resnet_layer0_output_fm_35' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_0/resnet_layer0_output_fm_36' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_0/resnet_layer0_output_fm_37' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_0/resnet_layer0_output_fm_38' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_0/resnet_layer0_output_fm_39' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_0/resnet_layer0_output_fm_40' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_0/resnet_layer0_output_fm_41' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_0/resnet_layer0_output_fm_42' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_0/resnet_layer0_output_fm_43' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_0/resnet_layer0_output_fm_44' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_0/resnet_layer0_output_fm_45' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_0/resnet_layer0_output_fm_46' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_0/resnet_layer0_output_fm_47' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_0/resnet_layer0_output_fm_48' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_0/resnet_layer0_output_fm_49' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_0/resnet_layer0_output_fm_50' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_0/resnet_layer0_output_fm_51' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_0/resnet_layer0_output_fm_52' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_0/resnet_layer0_output_fm_53' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_0/resnet_layer0_output_fm_54' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_0/resnet_layer0_output_fm_55' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_0/resnet_layer0_output_fm_56' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_0/resnet_layer0_output_fm_57' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_0/resnet_layer0_output_fm_58' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_0/resnet_layer0_output_fm_59' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_0/resnet_layer0_output_fm_60' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_0/resnet_layer0_output_fm_61' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_0/resnet_layer0_output_fm_62' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_0/resnet_layer0_output_fm_63' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_0/resnet_layer1_input_fm' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'resnet_top_0' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_8ns_8ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_64_6_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_top_0'.
Command       create_rtl_model done; 1.59 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.71 seconds. CPU system time: 0.12 seconds. Elapsed time: 2.65 seconds; current allocated memory: 1.717 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_0.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_top_0 -istop -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_0 
Execute       gen_rtl resnet_top_0 -istop -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_0 
Execute       syn_report -csynth -model resnet_top_0 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_top_0_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model resnet_top_0 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_top_0_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model resnet_top_0 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_0.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.38 sec.
Execute       db_write -model resnet_top_0 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_0.adb 
Execute       db_write -model resnet_top_0 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_top_0 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_0 
Execute       export_constraint_db -f -tool general -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_0.constraint.tcl 
Execute       syn_report -designview -model resnet_top_0 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_0.design.xml 
Command       syn_report done; 0.68 sec.
Execute       syn_report -csynthDesign -model resnet_top_0 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/csynth.rpt -MHOut /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -wcfg -model resnet_top_0 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_0_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model resnet_top_0 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_0.protoinst 
Execute       sc_get_clocks resnet_top_0 
Execute       sc_get_portdomain resnet_top_0 
INFO-FLOW: Model list for RTL component generation: resnet_layer0_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_31_2_VITIS_LOOP_33_3 resnet_layer0_Pipeline_VITIS_LOOP_57_6_VITIS_LOOP_59_7_VITIS_LOOP_61_8 resnet_layer0_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_88_11_VITIS_LOOP_90_12 resnet_layer0_Pipeline_VITIS_LOOP_263_3_VITIS_LOOP_266_4_VITIS_LOOP_268_5 resnet_layer0_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2 resnet_layer0_Pipeline_VITIS_LOOP_225_1_VITIS_LOOP_227_2_VITIS_LOOP_229_3 resnet_layer0_Pipeline_VITIS_LOOP_107_13_VITIS_LOOP_109_14_VITIS_LOOP_111_15 resnet_layer0_Pipeline_VITIS_LOOP_138_18_VITIS_LOOP_140_19_VITIS_LOOP_142_20 resnet_layer0_Pipeline_VITIS_LOOP_167_24_VITIS_LOOP_169_25 resnet_layer0_Pipeline_VITIS_LOOP_185_26_VITIS_LOOP_187_27_VITIS_LOOP_189_28 resnet_layer0_Pipeline_VITIS_LOOP_198_29_VITIS_LOOP_200_30_VITIS_LOOP_202_31 resnet_layer0 resnet_top_0
INFO-FLOW: Handling components in module [resnet_layer0_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_31_2_VITIS_LOOP_33_3] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer0_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_31_2_VITIS_LOOP_33_3.compgen.tcl 
INFO-FLOW: Found component resnet_top_0_mux_3_2_32_1_1.
INFO-FLOW: Append model resnet_top_0_mux_3_2_32_1_1
INFO-FLOW: Found component resnet_top_0_mac_muladd_2ns_10ns_10ns_12_4_1.
INFO-FLOW: Append model resnet_top_0_mac_muladd_2ns_10ns_10ns_12_4_1
INFO-FLOW: Found component resnet_top_0_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_layer0_Pipeline_VITIS_LOOP_57_6_VITIS_LOOP_59_7_VITIS_LOOP_61_8] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer0_Pipeline_VITIS_LOOP_57_6_VITIS_LOOP_59_7_VITIS_LOOP_61_8.compgen.tcl 
INFO-FLOW: Found component resnet_top_0_mul_2ns_7ns_8_1_1.
INFO-FLOW: Append model resnet_top_0_mul_2ns_7ns_8_1_1
INFO-FLOW: Found component resnet_top_0_mac_muladd_2ns_10ns_11s_13_4_1.
INFO-FLOW: Append model resnet_top_0_mac_muladd_2ns_10ns_11s_13_4_1
INFO-FLOW: Found component resnet_top_0_ama_addmuladd_8ns_6ns_6ns_6ns_14_4_1.
INFO-FLOW: Append model resnet_top_0_ama_addmuladd_8ns_6ns_6ns_6ns_14_4_1
INFO-FLOW: Found component resnet_top_0_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_layer0_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_88_11_VITIS_LOOP_90_12] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer0_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_88_11_VITIS_LOOP_90_12.compgen.tcl 
INFO-FLOW: Found component resnet_top_0_mux_64_6_32_1_1.
INFO-FLOW: Append model resnet_top_0_mux_64_6_32_1_1
INFO-FLOW: Found component resnet_top_0_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_layer0_Pipeline_VITIS_LOOP_263_3_VITIS_LOOP_266_4_VITIS_LOOP_268_5] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer0_Pipeline_VITIS_LOOP_263_3_VITIS_LOOP_266_4_VITIS_LOOP_268_5.compgen.tcl 
INFO-FLOW: Found component resnet_top_0_ama_addmuladd_8ns_18ns_6ns_18ns_18_4_1.
INFO-FLOW: Append model resnet_top_0_ama_addmuladd_8ns_18ns_6ns_18ns_18_4_1
INFO-FLOW: Found component resnet_top_0_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_layer0_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer0_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2.compgen.tcl 
INFO-FLOW: Found component resnet_top_0_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_layer0_Pipeline_VITIS_LOOP_225_1_VITIS_LOOP_227_2_VITIS_LOOP_229_3] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer0_Pipeline_VITIS_LOOP_225_1_VITIS_LOOP_227_2_VITIS_LOOP_229_3.compgen.tcl 
INFO-FLOW: Found component resnet_top_0_mac_muladd_7ns_6ns_6ns_13_4_1.
INFO-FLOW: Append model resnet_top_0_mac_muladd_7ns_6ns_6ns_13_4_1
INFO-FLOW: Found component resnet_top_0_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_layer0_Pipeline_VITIS_LOOP_107_13_VITIS_LOOP_109_14_VITIS_LOOP_111_15] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer0_Pipeline_VITIS_LOOP_107_13_VITIS_LOOP_109_14_VITIS_LOOP_111_15.compgen.tcl 
INFO-FLOW: Found component resnet_top_0_mac_muladd_7ns_6ns_5ns_13_4_1.
INFO-FLOW: Append model resnet_top_0_mac_muladd_7ns_6ns_5ns_13_4_1
INFO-FLOW: Found component resnet_top_0_mac_muladd_7ns_9ns_9ns_16_4_1.
INFO-FLOW: Append model resnet_top_0_mac_muladd_7ns_9ns_9ns_16_4_1
INFO-FLOW: Found component resnet_top_0_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_layer0_Pipeline_VITIS_LOOP_138_18_VITIS_LOOP_140_19_VITIS_LOOP_142_20] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer0_Pipeline_VITIS_LOOP_138_18_VITIS_LOOP_140_19_VITIS_LOOP_142_20.compgen.tcl 
INFO-FLOW: Found component resnet_top_0_mul_7ns_7ns_13_1_1.
INFO-FLOW: Append model resnet_top_0_mul_7ns_7ns_13_1_1
INFO-FLOW: Found component resnet_top_0_mac_muladd_7ns_9ns_10s_17_4_1.
INFO-FLOW: Append model resnet_top_0_mac_muladd_7ns_9ns_10s_17_4_1
INFO-FLOW: Found component resnet_top_0_ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1.
INFO-FLOW: Append model resnet_top_0_ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1
INFO-FLOW: Found component resnet_top_0_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_layer0_Pipeline_VITIS_LOOP_167_24_VITIS_LOOP_169_25] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer0_Pipeline_VITIS_LOOP_167_24_VITIS_LOOP_169_25.compgen.tcl 
INFO-FLOW: Found component resnet_top_0_ama_addmuladd_13ns_18ns_6ns_18ns_18_4_1.
INFO-FLOW: Append model resnet_top_0_ama_addmuladd_13ns_18ns_6ns_18ns_18_4_1
INFO-FLOW: Found component resnet_top_0_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_layer0_Pipeline_VITIS_LOOP_185_26_VITIS_LOOP_187_27_VITIS_LOOP_189_28] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer0_Pipeline_VITIS_LOOP_185_26_VITIS_LOOP_187_27_VITIS_LOOP_189_28.compgen.tcl 
INFO-FLOW: Found component resnet_top_0_mac_muladd_7ns_8ns_8ns_15_4_1.
INFO-FLOW: Append model resnet_top_0_mac_muladd_7ns_8ns_8ns_15_4_1
INFO-FLOW: Found component resnet_top_0_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_layer0_Pipeline_VITIS_LOOP_198_29_VITIS_LOOP_200_30_VITIS_LOOP_202_31] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer0_Pipeline_VITIS_LOOP_198_29_VITIS_LOOP_200_30_VITIS_LOOP_202_31.compgen.tcl 
INFO-FLOW: Found component resnet_top_0_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_layer0] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer0.compgen.tcl 
INFO-FLOW: Found component resnet_top_0_mul_64ns_64ns_128_1_1.
INFO-FLOW: Append model resnet_top_0_mul_64ns_64ns_128_1_1
INFO-FLOW: Found component resnet_top_0_mul_5ns_7ns_11_1_1.
INFO-FLOW: Append model resnet_top_0_mul_5ns_7ns_11_1_1
INFO-FLOW: Found component resnet_top_0_mul_5ns_6ns_9_1_1.
INFO-FLOW: Append model resnet_top_0_mul_5ns_6ns_9_1_1
INFO-FLOW: Found component resnet_top_0_mul_128ns_3ns_130_1_1.
INFO-FLOW: Append model resnet_top_0_mul_128ns_3ns_130_1_1
INFO-FLOW: Found component resnet_top_0_mul_4ns_7ns_10_1_1.
INFO-FLOW: Append model resnet_top_0_mul_4ns_7ns_10_1_1
INFO-FLOW: Found component resnet_top_0_mul_4ns_6ns_8_1_1.
INFO-FLOW: Append model resnet_top_0_mul_4ns_6ns_8_1_1
INFO-FLOW: Found component resnet_top_0_faddfsub_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model resnet_top_0_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component resnet_top_0_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model resnet_top_0_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component resnet_top_0_fcmp_32ns_32ns_1_2_no_dsp_1.
INFO-FLOW: Append model resnet_top_0_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: Found component resnet_top_0_resnet_layer0_resnet_layer0_in_fm_1_RAM_AUTO_1R1W.
INFO-FLOW: Append model resnet_top_0_resnet_layer0_resnet_layer0_in_fm_1_RAM_AUTO_1R1W
INFO-FLOW: Found component resnet_top_0_resnet_layer0_param_buf_1_RAM_AUTO_1R1W.
INFO-FLOW: Append model resnet_top_0_resnet_layer0_param_buf_1_RAM_AUTO_1R1W
INFO-FLOW: Found component resnet_top_0_resnet_layer0_out_fm_buf_1_RAM_AUTO_1R1W.
INFO-FLOW: Append model resnet_top_0_resnet_layer0_out_fm_buf_1_RAM_AUTO_1R1W
INFO-FLOW: Found component resnet_top_0_resnet_layer0_resnet_layer0_mx_fm_1_RAM_AUTO_1R1W.
INFO-FLOW: Append model resnet_top_0_resnet_layer0_resnet_layer0_mx_fm_1_RAM_AUTO_1R1W
INFO-FLOW: Found component resnet_top_0_resnet_layer0_weight_buf_7x7_1_RAM_AUTO_1R1W.
INFO-FLOW: Append model resnet_top_0_resnet_layer0_weight_buf_7x7_1_RAM_AUTO_1R1W
INFO-FLOW: Found component resnet_top_0_resnet_layer0_in_fm_buf_1_RAM_AUTO_1R1W.
INFO-FLOW: Append model resnet_top_0_resnet_layer0_in_fm_buf_1_RAM_AUTO_1R1W
INFO-FLOW: Found component resnet_top_0_resnet_layer0_resnet_layer0_out_fm_1_RAM_AUTO_1R1W.
INFO-FLOW: Append model resnet_top_0_resnet_layer0_resnet_layer0_out_fm_1_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [resnet_top_0] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_0.compgen.tcl 
INFO-FLOW: Append model resnet_layer0_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_31_2_VITIS_LOOP_33_3
INFO-FLOW: Append model resnet_layer0_Pipeline_VITIS_LOOP_57_6_VITIS_LOOP_59_7_VITIS_LOOP_61_8
INFO-FLOW: Append model resnet_layer0_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_88_11_VITIS_LOOP_90_12
INFO-FLOW: Append model resnet_layer0_Pipeline_VITIS_LOOP_263_3_VITIS_LOOP_266_4_VITIS_LOOP_268_5
INFO-FLOW: Append model resnet_layer0_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2
INFO-FLOW: Append model resnet_layer0_Pipeline_VITIS_LOOP_225_1_VITIS_LOOP_227_2_VITIS_LOOP_229_3
INFO-FLOW: Append model resnet_layer0_Pipeline_VITIS_LOOP_107_13_VITIS_LOOP_109_14_VITIS_LOOP_111_15
INFO-FLOW: Append model resnet_layer0_Pipeline_VITIS_LOOP_138_18_VITIS_LOOP_140_19_VITIS_LOOP_142_20
INFO-FLOW: Append model resnet_layer0_Pipeline_VITIS_LOOP_167_24_VITIS_LOOP_169_25
INFO-FLOW: Append model resnet_layer0_Pipeline_VITIS_LOOP_185_26_VITIS_LOOP_187_27_VITIS_LOOP_189_28
INFO-FLOW: Append model resnet_layer0_Pipeline_VITIS_LOOP_198_29_VITIS_LOOP_200_30_VITIS_LOOP_202_31
INFO-FLOW: Append model resnet_layer0
INFO-FLOW: Append model resnet_top_0
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: resnet_top_0_mux_3_2_32_1_1 resnet_top_0_mac_muladd_2ns_10ns_10ns_12_4_1 resnet_top_0_flow_control_loop_pipe_sequential_init resnet_top_0_mul_2ns_7ns_8_1_1 resnet_top_0_mac_muladd_2ns_10ns_11s_13_4_1 resnet_top_0_ama_addmuladd_8ns_6ns_6ns_6ns_14_4_1 resnet_top_0_flow_control_loop_pipe_sequential_init resnet_top_0_mux_64_6_32_1_1 resnet_top_0_flow_control_loop_pipe_sequential_init resnet_top_0_ama_addmuladd_8ns_18ns_6ns_18ns_18_4_1 resnet_top_0_flow_control_loop_pipe_sequential_init resnet_top_0_flow_control_loop_pipe_sequential_init resnet_top_0_mac_muladd_7ns_6ns_6ns_13_4_1 resnet_top_0_flow_control_loop_pipe_sequential_init resnet_top_0_mac_muladd_7ns_6ns_5ns_13_4_1 resnet_top_0_mac_muladd_7ns_9ns_9ns_16_4_1 resnet_top_0_flow_control_loop_pipe_sequential_init resnet_top_0_mul_7ns_7ns_13_1_1 resnet_top_0_mac_muladd_7ns_9ns_10s_17_4_1 resnet_top_0_ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1 resnet_top_0_flow_control_loop_pipe_sequential_init resnet_top_0_ama_addmuladd_13ns_18ns_6ns_18ns_18_4_1 resnet_top_0_flow_control_loop_pipe_sequential_init resnet_top_0_mac_muladd_7ns_8ns_8ns_15_4_1 resnet_top_0_flow_control_loop_pipe_sequential_init resnet_top_0_flow_control_loop_pipe_sequential_init resnet_top_0_mul_64ns_64ns_128_1_1 resnet_top_0_mul_5ns_7ns_11_1_1 resnet_top_0_mul_5ns_6ns_9_1_1 resnet_top_0_mul_128ns_3ns_130_1_1 resnet_top_0_mul_4ns_7ns_10_1_1 resnet_top_0_mul_4ns_6ns_8_1_1 resnet_top_0_faddfsub_32ns_32ns_32_4_full_dsp_1 resnet_top_0_fmul_32ns_32ns_32_3_max_dsp_1 resnet_top_0_fcmp_32ns_32ns_1_2_no_dsp_1 resnet_top_0_resnet_layer0_resnet_layer0_in_fm_1_RAM_AUTO_1R1W resnet_top_0_resnet_layer0_param_buf_1_RAM_AUTO_1R1W resnet_top_0_resnet_layer0_out_fm_buf_1_RAM_AUTO_1R1W resnet_top_0_resnet_layer0_resnet_layer0_mx_fm_1_RAM_AUTO_1R1W resnet_top_0_resnet_layer0_weight_buf_7x7_1_RAM_AUTO_1R1W resnet_top_0_resnet_layer0_in_fm_buf_1_RAM_AUTO_1R1W resnet_top_0_resnet_layer0_resnet_layer0_out_fm_1_RAM_AUTO_1R1W resnet_layer0_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_31_2_VITIS_LOOP_33_3 resnet_layer0_Pipeline_VITIS_LOOP_57_6_VITIS_LOOP_59_7_VITIS_LOOP_61_8 resnet_layer0_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_88_11_VITIS_LOOP_90_12 resnet_layer0_Pipeline_VITIS_LOOP_263_3_VITIS_LOOP_266_4_VITIS_LOOP_268_5 resnet_layer0_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2 resnet_layer0_Pipeline_VITIS_LOOP_225_1_VITIS_LOOP_227_2_VITIS_LOOP_229_3 resnet_layer0_Pipeline_VITIS_LOOP_107_13_VITIS_LOOP_109_14_VITIS_LOOP_111_15 resnet_layer0_Pipeline_VITIS_LOOP_138_18_VITIS_LOOP_140_19_VITIS_LOOP_142_20 resnet_layer0_Pipeline_VITIS_LOOP_167_24_VITIS_LOOP_169_25 resnet_layer0_Pipeline_VITIS_LOOP_185_26_VITIS_LOOP_187_27_VITIS_LOOP_189_28 resnet_layer0_Pipeline_VITIS_LOOP_198_29_VITIS_LOOP_200_30_VITIS_LOOP_202_31 resnet_layer0 resnet_top_0
INFO-FLOW: Generating /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model resnet_top_0_mux_3_2_32_1_1
INFO-FLOW: To file: write model resnet_top_0_mac_muladd_2ns_10ns_10ns_12_4_1
INFO-FLOW: To file: write model resnet_top_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_0_mul_2ns_7ns_8_1_1
INFO-FLOW: To file: write model resnet_top_0_mac_muladd_2ns_10ns_11s_13_4_1
INFO-FLOW: To file: write model resnet_top_0_ama_addmuladd_8ns_6ns_6ns_6ns_14_4_1
INFO-FLOW: To file: write model resnet_top_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_0_mux_64_6_32_1_1
INFO-FLOW: To file: write model resnet_top_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_0_ama_addmuladd_8ns_18ns_6ns_18ns_18_4_1
INFO-FLOW: To file: write model resnet_top_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_0_mac_muladd_7ns_6ns_6ns_13_4_1
INFO-FLOW: To file: write model resnet_top_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_0_mac_muladd_7ns_6ns_5ns_13_4_1
INFO-FLOW: To file: write model resnet_top_0_mac_muladd_7ns_9ns_9ns_16_4_1
INFO-FLOW: To file: write model resnet_top_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_0_mul_7ns_7ns_13_1_1
INFO-FLOW: To file: write model resnet_top_0_mac_muladd_7ns_9ns_10s_17_4_1
INFO-FLOW: To file: write model resnet_top_0_ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1
INFO-FLOW: To file: write model resnet_top_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_0_ama_addmuladd_13ns_18ns_6ns_18ns_18_4_1
INFO-FLOW: To file: write model resnet_top_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_0_mac_muladd_7ns_8ns_8ns_15_4_1
INFO-FLOW: To file: write model resnet_top_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_0_mul_64ns_64ns_128_1_1
INFO-FLOW: To file: write model resnet_top_0_mul_5ns_7ns_11_1_1
INFO-FLOW: To file: write model resnet_top_0_mul_5ns_6ns_9_1_1
INFO-FLOW: To file: write model resnet_top_0_mul_128ns_3ns_130_1_1
INFO-FLOW: To file: write model resnet_top_0_mul_4ns_7ns_10_1_1
INFO-FLOW: To file: write model resnet_top_0_mul_4ns_6ns_8_1_1
INFO-FLOW: To file: write model resnet_top_0_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model resnet_top_0_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model resnet_top_0_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: To file: write model resnet_top_0_resnet_layer0_resnet_layer0_in_fm_1_RAM_AUTO_1R1W
INFO-FLOW: To file: write model resnet_top_0_resnet_layer0_param_buf_1_RAM_AUTO_1R1W
INFO-FLOW: To file: write model resnet_top_0_resnet_layer0_out_fm_buf_1_RAM_AUTO_1R1W
INFO-FLOW: To file: write model resnet_top_0_resnet_layer0_resnet_layer0_mx_fm_1_RAM_AUTO_1R1W
INFO-FLOW: To file: write model resnet_top_0_resnet_layer0_weight_buf_7x7_1_RAM_AUTO_1R1W
INFO-FLOW: To file: write model resnet_top_0_resnet_layer0_in_fm_buf_1_RAM_AUTO_1R1W
INFO-FLOW: To file: write model resnet_top_0_resnet_layer0_resnet_layer0_out_fm_1_RAM_AUTO_1R1W
INFO-FLOW: To file: write model resnet_layer0_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_31_2_VITIS_LOOP_33_3
INFO-FLOW: To file: write model resnet_layer0_Pipeline_VITIS_LOOP_57_6_VITIS_LOOP_59_7_VITIS_LOOP_61_8
INFO-FLOW: To file: write model resnet_layer0_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_88_11_VITIS_LOOP_90_12
INFO-FLOW: To file: write model resnet_layer0_Pipeline_VITIS_LOOP_263_3_VITIS_LOOP_266_4_VITIS_LOOP_268_5
INFO-FLOW: To file: write model resnet_layer0_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2
INFO-FLOW: To file: write model resnet_layer0_Pipeline_VITIS_LOOP_225_1_VITIS_LOOP_227_2_VITIS_LOOP_229_3
INFO-FLOW: To file: write model resnet_layer0_Pipeline_VITIS_LOOP_107_13_VITIS_LOOP_109_14_VITIS_LOOP_111_15
INFO-FLOW: To file: write model resnet_layer0_Pipeline_VITIS_LOOP_138_18_VITIS_LOOP_140_19_VITIS_LOOP_142_20
INFO-FLOW: To file: write model resnet_layer0_Pipeline_VITIS_LOOP_167_24_VITIS_LOOP_169_25
INFO-FLOW: To file: write model resnet_layer0_Pipeline_VITIS_LOOP_185_26_VITIS_LOOP_187_27_VITIS_LOOP_189_28
INFO-FLOW: To file: write model resnet_layer0_Pipeline_VITIS_LOOP_198_29_VITIS_LOOP_200_30_VITIS_LOOP_202_31
INFO-FLOW: To file: write model resnet_layer0
INFO-FLOW: To file: write model resnet_top_0
INFO-FLOW: Generating /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/common.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/interface.gen 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.12 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/vhdl' dstVlogDir='/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/vlog' tclDir='/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db' modelList='resnet_top_0_mux_3_2_32_1_1
resnet_top_0_mac_muladd_2ns_10ns_10ns_12_4_1
resnet_top_0_flow_control_loop_pipe_sequential_init
resnet_top_0_mul_2ns_7ns_8_1_1
resnet_top_0_mac_muladd_2ns_10ns_11s_13_4_1
resnet_top_0_ama_addmuladd_8ns_6ns_6ns_6ns_14_4_1
resnet_top_0_flow_control_loop_pipe_sequential_init
resnet_top_0_mux_64_6_32_1_1
resnet_top_0_flow_control_loop_pipe_sequential_init
resnet_top_0_ama_addmuladd_8ns_18ns_6ns_18ns_18_4_1
resnet_top_0_flow_control_loop_pipe_sequential_init
resnet_top_0_flow_control_loop_pipe_sequential_init
resnet_top_0_mac_muladd_7ns_6ns_6ns_13_4_1
resnet_top_0_flow_control_loop_pipe_sequential_init
resnet_top_0_mac_muladd_7ns_6ns_5ns_13_4_1
resnet_top_0_mac_muladd_7ns_9ns_9ns_16_4_1
resnet_top_0_flow_control_loop_pipe_sequential_init
resnet_top_0_mul_7ns_7ns_13_1_1
resnet_top_0_mac_muladd_7ns_9ns_10s_17_4_1
resnet_top_0_ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1
resnet_top_0_flow_control_loop_pipe_sequential_init
resnet_top_0_ama_addmuladd_13ns_18ns_6ns_18ns_18_4_1
resnet_top_0_flow_control_loop_pipe_sequential_init
resnet_top_0_mac_muladd_7ns_8ns_8ns_15_4_1
resnet_top_0_flow_control_loop_pipe_sequential_init
resnet_top_0_flow_control_loop_pipe_sequential_init
resnet_top_0_mul_64ns_64ns_128_1_1
resnet_top_0_mul_5ns_7ns_11_1_1
resnet_top_0_mul_5ns_6ns_9_1_1
resnet_top_0_mul_128ns_3ns_130_1_1
resnet_top_0_mul_4ns_7ns_10_1_1
resnet_top_0_mul_4ns_6ns_8_1_1
resnet_top_0_faddfsub_32ns_32ns_32_4_full_dsp_1
resnet_top_0_fmul_32ns_32ns_32_3_max_dsp_1
resnet_top_0_fcmp_32ns_32ns_1_2_no_dsp_1
resnet_top_0_resnet_layer0_resnet_layer0_in_fm_1_RAM_AUTO_1R1W
resnet_top_0_resnet_layer0_param_buf_1_RAM_AUTO_1R1W
resnet_top_0_resnet_layer0_out_fm_buf_1_RAM_AUTO_1R1W
resnet_top_0_resnet_layer0_resnet_layer0_mx_fm_1_RAM_AUTO_1R1W
resnet_top_0_resnet_layer0_weight_buf_7x7_1_RAM_AUTO_1R1W
resnet_top_0_resnet_layer0_in_fm_buf_1_RAM_AUTO_1R1W
resnet_top_0_resnet_layer0_resnet_layer0_out_fm_1_RAM_AUTO_1R1W
resnet_layer0_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_31_2_VITIS_LOOP_33_3
resnet_layer0_Pipeline_VITIS_LOOP_57_6_VITIS_LOOP_59_7_VITIS_LOOP_61_8
resnet_layer0_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_88_11_VITIS_LOOP_90_12
resnet_layer0_Pipeline_VITIS_LOOP_263_3_VITIS_LOOP_266_4_VITIS_LOOP_268_5
resnet_layer0_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2
resnet_layer0_Pipeline_VITIS_LOOP_225_1_VITIS_LOOP_227_2_VITIS_LOOP_229_3
resnet_layer0_Pipeline_VITIS_LOOP_107_13_VITIS_LOOP_109_14_VITIS_LOOP_111_15
resnet_layer0_Pipeline_VITIS_LOOP_138_18_VITIS_LOOP_140_19_VITIS_LOOP_142_20
resnet_layer0_Pipeline_VITIS_LOOP_167_24_VITIS_LOOP_169_25
resnet_layer0_Pipeline_VITIS_LOOP_185_26_VITIS_LOOP_187_27_VITIS_LOOP_189_28
resnet_layer0_Pipeline_VITIS_LOOP_198_29_VITIS_LOOP_200_30_VITIS_LOOP_202_31
resnet_layer0
resnet_top_0
' expOnly='0'
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer0_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_31_2_VITIS_LOOP_33_3.compgen.tcl 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Command       ap_source done; 0.11 sec.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer0_Pipeline_VITIS_LOOP_57_6_VITIS_LOOP_59_7_VITIS_LOOP_61_8.compgen.tcl 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Command       ap_source done; 0.14 sec.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer0_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_88_11_VITIS_LOOP_90_12.compgen.tcl 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer0_Pipeline_VITIS_LOOP_263_3_VITIS_LOOP_266_4_VITIS_LOOP_268_5.compgen.tcl 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer0_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer0_Pipeline_VITIS_LOOP_225_1_VITIS_LOOP_227_2_VITIS_LOOP_229_3.compgen.tcl 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer0_Pipeline_VITIS_LOOP_107_13_VITIS_LOOP_109_14_VITIS_LOOP_111_15.compgen.tcl 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Command       ap_source done; 0.14 sec.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer0_Pipeline_VITIS_LOOP_138_18_VITIS_LOOP_140_19_VITIS_LOOP_142_20.compgen.tcl 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Command       ap_source done; 0.17 sec.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer0_Pipeline_VITIS_LOOP_167_24_VITIS_LOOP_169_25.compgen.tcl 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer0_Pipeline_VITIS_LOOP_185_26_VITIS_LOOP_187_27_VITIS_LOOP_189_28.compgen.tcl 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer0_Pipeline_VITIS_LOOP_198_29_VITIS_LOOP_200_30_VITIS_LOOP_202_31.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer0.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_0.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2.47 seconds. CPU system time: 0.35 seconds. Elapsed time: 3.84 seconds; current allocated memory: 1.720 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='resnet_top_0_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='resnet_top_0_mux_3_2_32_1_1
resnet_top_0_mac_muladd_2ns_10ns_10ns_12_4_1
resnet_top_0_flow_control_loop_pipe_sequential_init
resnet_top_0_mul_2ns_7ns_8_1_1
resnet_top_0_mac_muladd_2ns_10ns_11s_13_4_1
resnet_top_0_ama_addmuladd_8ns_6ns_6ns_6ns_14_4_1
resnet_top_0_flow_control_loop_pipe_sequential_init
resnet_top_0_mux_64_6_32_1_1
resnet_top_0_flow_control_loop_pipe_sequential_init
resnet_top_0_ama_addmuladd_8ns_18ns_6ns_18ns_18_4_1
resnet_top_0_flow_control_loop_pipe_sequential_init
resnet_top_0_flow_control_loop_pipe_sequential_init
resnet_top_0_mac_muladd_7ns_6ns_6ns_13_4_1
resnet_top_0_flow_control_loop_pipe_sequential_init
resnet_top_0_mac_muladd_7ns_6ns_5ns_13_4_1
resnet_top_0_mac_muladd_7ns_9ns_9ns_16_4_1
resnet_top_0_flow_control_loop_pipe_sequential_init
resnet_top_0_mul_7ns_7ns_13_1_1
resnet_top_0_mac_muladd_7ns_9ns_10s_17_4_1
resnet_top_0_ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1
resnet_top_0_flow_control_loop_pipe_sequential_init
resnet_top_0_ama_addmuladd_13ns_18ns_6ns_18ns_18_4_1
resnet_top_0_flow_control_loop_pipe_sequential_init
resnet_top_0_mac_muladd_7ns_8ns_8ns_15_4_1
resnet_top_0_flow_control_loop_pipe_sequential_init
resnet_top_0_flow_control_loop_pipe_sequential_init
resnet_top_0_mul_64ns_64ns_128_1_1
resnet_top_0_mul_5ns_7ns_11_1_1
resnet_top_0_mul_5ns_6ns_9_1_1
resnet_top_0_mul_128ns_3ns_130_1_1
resnet_top_0_mul_4ns_7ns_10_1_1
resnet_top_0_mul_4ns_6ns_8_1_1
resnet_top_0_faddfsub_32ns_32ns_32_4_full_dsp_1
resnet_top_0_fmul_32ns_32ns_32_3_max_dsp_1
resnet_top_0_fcmp_32ns_32ns_1_2_no_dsp_1
resnet_top_0_resnet_layer0_resnet_layer0_in_fm_1_RAM_AUTO_1R1W
resnet_top_0_resnet_layer0_param_buf_1_RAM_AUTO_1R1W
resnet_top_0_resnet_layer0_out_fm_buf_1_RAM_AUTO_1R1W
resnet_top_0_resnet_layer0_resnet_layer0_mx_fm_1_RAM_AUTO_1R1W
resnet_top_0_resnet_layer0_weight_buf_7x7_1_RAM_AUTO_1R1W
resnet_top_0_resnet_layer0_in_fm_buf_1_RAM_AUTO_1R1W
resnet_top_0_resnet_layer0_resnet_layer0_out_fm_1_RAM_AUTO_1R1W
resnet_layer0_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_31_2_VITIS_LOOP_33_3
resnet_layer0_Pipeline_VITIS_LOOP_57_6_VITIS_LOOP_59_7_VITIS_LOOP_61_8
resnet_layer0_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_88_11_VITIS_LOOP_90_12
resnet_layer0_Pipeline_VITIS_LOOP_263_3_VITIS_LOOP_266_4_VITIS_LOOP_268_5
resnet_layer0_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2
resnet_layer0_Pipeline_VITIS_LOOP_225_1_VITIS_LOOP_227_2_VITIS_LOOP_229_3
resnet_layer0_Pipeline_VITIS_LOOP_107_13_VITIS_LOOP_109_14_VITIS_LOOP_111_15
resnet_layer0_Pipeline_VITIS_LOOP_138_18_VITIS_LOOP_140_19_VITIS_LOOP_142_20
resnet_layer0_Pipeline_VITIS_LOOP_167_24_VITIS_LOOP_169_25
resnet_layer0_Pipeline_VITIS_LOOP_185_26_VITIS_LOOP_187_27_VITIS_LOOP_189_28
resnet_layer0_Pipeline_VITIS_LOOP_198_29_VITIS_LOOP_200_30_VITIS_LOOP_202_31
resnet_layer0
resnet_top_0
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_0.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_0.rtl_wrap.cfg.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_0.compgen.dataonly.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer0_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_31_2_VITIS_LOOP_33_3.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer0_Pipeline_VITIS_LOOP_57_6_VITIS_LOOP_59_7_VITIS_LOOP_61_8.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer0_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_88_11_VITIS_LOOP_90_12.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer0_Pipeline_VITIS_LOOP_263_3_VITIS_LOOP_266_4_VITIS_LOOP_268_5.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer0_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer0_Pipeline_VITIS_LOOP_225_1_VITIS_LOOP_227_2_VITIS_LOOP_229_3.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer0_Pipeline_VITIS_LOOP_107_13_VITIS_LOOP_109_14_VITIS_LOOP_111_15.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer0_Pipeline_VITIS_LOOP_138_18_VITIS_LOOP_140_19_VITIS_LOOP_142_20.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer0_Pipeline_VITIS_LOOP_167_24_VITIS_LOOP_169_25.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer0_Pipeline_VITIS_LOOP_185_26_VITIS_LOOP_187_27_VITIS_LOOP_189_28.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer0_Pipeline_VITIS_LOOP_198_29_VITIS_LOOP_200_30_VITIS_LOOP_202_31.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer0.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_0.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_0.constraint.tcl 
Execute       sc_get_clocks resnet_top_0 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/impl/misc/resnet_top_0_faddfsub_32ns_32ns_32_4_full_dsp_1_ip.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/impl/misc/resnet_top_0_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/impl/misc/resnet_top_0_fmul_32ns_32ns_32_3_max_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} report_dict {TOPINST resnet_top_0 MODULE2INSTS {resnet_top_0 resnet_top_0 resnet_layer0 grp_resnet_layer0_fu_1229 resnet_layer0_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_31_2_VITIS_LOOP_33_3 grp_resnet_layer0_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_31_2_VITIS_LOOP_33_3_fu_803 resnet_layer0_Pipeline_VITIS_LOOP_57_6_VITIS_LOOP_59_7_VITIS_LOOP_61_8 grp_resnet_layer0_Pipeline_VITIS_LOOP_57_6_VITIS_LOOP_59_7_VITIS_LOOP_61_8_fu_815 resnet_layer0_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_88_11_VITIS_LOOP_90_12 grp_resnet_layer0_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_88_11_VITIS_LOOP_90_12_fu_830 resnet_layer0_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2 grp_resnet_layer0_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2_fu_965 resnet_layer0_Pipeline_VITIS_LOOP_263_3_VITIS_LOOP_266_4_VITIS_LOOP_268_5 grp_resnet_layer0_Pipeline_VITIS_LOOP_263_3_VITIS_LOOP_266_4_VITIS_LOOP_268_5_fu_977 resnet_layer0_Pipeline_VITIS_LOOP_225_1_VITIS_LOOP_227_2_VITIS_LOOP_229_3 grp_resnet_layer0_Pipeline_VITIS_LOOP_225_1_VITIS_LOOP_227_2_VITIS_LOOP_229_3_fu_993 resnet_layer0_Pipeline_VITIS_LOOP_107_13_VITIS_LOOP_109_14_VITIS_LOOP_111_15 grp_resnet_layer0_Pipeline_VITIS_LOOP_107_13_VITIS_LOOP_109_14_VITIS_LOOP_111_15_fu_1001 resnet_layer0_Pipeline_VITIS_LOOP_198_29_VITIS_LOOP_200_30_VITIS_LOOP_202_31 grp_resnet_layer0_Pipeline_VITIS_LOOP_198_29_VITIS_LOOP_200_30_VITIS_LOOP_202_31_fu_1012 resnet_layer0_Pipeline_VITIS_LOOP_138_18_VITIS_LOOP_140_19_VITIS_LOOP_142_20 grp_resnet_layer0_Pipeline_VITIS_LOOP_138_18_VITIS_LOOP_140_19_VITIS_LOOP_142_20_fu_1146 resnet_layer0_Pipeline_VITIS_LOOP_185_26_VITIS_LOOP_187_27_VITIS_LOOP_189_28 grp_resnet_layer0_Pipeline_VITIS_LOOP_185_26_VITIS_LOOP_187_27_VITIS_LOOP_189_28_fu_1159 resnet_layer0_Pipeline_VITIS_LOOP_167_24_VITIS_LOOP_169_25 grp_resnet_layer0_Pipeline_VITIS_LOOP_167_24_VITIS_LOOP_169_25_fu_1170} INST2MODULE {resnet_top_0 resnet_top_0 grp_resnet_layer0_fu_1229 resnet_layer0 grp_resnet_layer0_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_31_2_VITIS_LOOP_33_3_fu_803 resnet_layer0_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_31_2_VITIS_LOOP_33_3 grp_resnet_layer0_Pipeline_VITIS_LOOP_57_6_VITIS_LOOP_59_7_VITIS_LOOP_61_8_fu_815 resnet_layer0_Pipeline_VITIS_LOOP_57_6_VITIS_LOOP_59_7_VITIS_LOOP_61_8 grp_resnet_layer0_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_88_11_VITIS_LOOP_90_12_fu_830 resnet_layer0_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_88_11_VITIS_LOOP_90_12 grp_resnet_layer0_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2_fu_965 resnet_layer0_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2 grp_resnet_layer0_Pipeline_VITIS_LOOP_263_3_VITIS_LOOP_266_4_VITIS_LOOP_268_5_fu_977 resnet_layer0_Pipeline_VITIS_LOOP_263_3_VITIS_LOOP_266_4_VITIS_LOOP_268_5 grp_resnet_layer0_Pipeline_VITIS_LOOP_225_1_VITIS_LOOP_227_2_VITIS_LOOP_229_3_fu_993 resnet_layer0_Pipeline_VITIS_LOOP_225_1_VITIS_LOOP_227_2_VITIS_LOOP_229_3 grp_resnet_layer0_Pipeline_VITIS_LOOP_107_13_VITIS_LOOP_109_14_VITIS_LOOP_111_15_fu_1001 resnet_layer0_Pipeline_VITIS_LOOP_107_13_VITIS_LOOP_109_14_VITIS_LOOP_111_15 grp_resnet_layer0_Pipeline_VITIS_LOOP_198_29_VITIS_LOOP_200_30_VITIS_LOOP_202_31_fu_1012 resnet_layer0_Pipeline_VITIS_LOOP_198_29_VITIS_LOOP_200_30_VITIS_LOOP_202_31 grp_resnet_layer0_Pipeline_VITIS_LOOP_138_18_VITIS_LOOP_140_19_VITIS_LOOP_142_20_fu_1146 resnet_layer0_Pipeline_VITIS_LOOP_138_18_VITIS_LOOP_140_19_VITIS_LOOP_142_20 grp_resnet_layer0_Pipeline_VITIS_LOOP_185_26_VITIS_LOOP_187_27_VITIS_LOOP_189_28_fu_1159 resnet_layer0_Pipeline_VITIS_LOOP_185_26_VITIS_LOOP_187_27_VITIS_LOOP_189_28 grp_resnet_layer0_Pipeline_VITIS_LOOP_167_24_VITIS_LOOP_169_25_fu_1170 resnet_layer0_Pipeline_VITIS_LOOP_167_24_VITIS_LOOP_169_25} INSTDATA {resnet_top_0 {DEPTH 1 CHILDREN grp_resnet_layer0_fu_1229} grp_resnet_layer0_fu_1229 {DEPTH 2 CHILDREN {grp_resnet_layer0_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_31_2_VITIS_LOOP_33_3_fu_803 grp_resnet_layer0_Pipeline_VITIS_LOOP_57_6_VITIS_LOOP_59_7_VITIS_LOOP_61_8_fu_815 grp_resnet_layer0_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_88_11_VITIS_LOOP_90_12_fu_830 grp_resnet_layer0_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2_fu_965 grp_resnet_layer0_Pipeline_VITIS_LOOP_263_3_VITIS_LOOP_266_4_VITIS_LOOP_268_5_fu_977 grp_resnet_layer0_Pipeline_VITIS_LOOP_225_1_VITIS_LOOP_227_2_VITIS_LOOP_229_3_fu_993 grp_resnet_layer0_Pipeline_VITIS_LOOP_107_13_VITIS_LOOP_109_14_VITIS_LOOP_111_15_fu_1001 grp_resnet_layer0_Pipeline_VITIS_LOOP_198_29_VITIS_LOOP_200_30_VITIS_LOOP_202_31_fu_1012 grp_resnet_layer0_Pipeline_VITIS_LOOP_138_18_VITIS_LOOP_140_19_VITIS_LOOP_142_20_fu_1146 grp_resnet_layer0_Pipeline_VITIS_LOOP_185_26_VITIS_LOOP_187_27_VITIS_LOOP_189_28_fu_1159 grp_resnet_layer0_Pipeline_VITIS_LOOP_167_24_VITIS_LOOP_169_25_fu_1170}} grp_resnet_layer0_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_31_2_VITIS_LOOP_33_3_fu_803 {DEPTH 3 CHILDREN {}} grp_resnet_layer0_Pipeline_VITIS_LOOP_57_6_VITIS_LOOP_59_7_VITIS_LOOP_61_8_fu_815 {DEPTH 3 CHILDREN {}} grp_resnet_layer0_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_88_11_VITIS_LOOP_90_12_fu_830 {DEPTH 3 CHILDREN {}} grp_resnet_layer0_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2_fu_965 {DEPTH 3 CHILDREN {}} grp_resnet_layer0_Pipeline_VITIS_LOOP_263_3_VITIS_LOOP_266_4_VITIS_LOOP_268_5_fu_977 {DEPTH 3 CHILDREN {}} grp_resnet_layer0_Pipeline_VITIS_LOOP_225_1_VITIS_LOOP_227_2_VITIS_LOOP_229_3_fu_993 {DEPTH 3 CHILDREN {}} grp_resnet_layer0_Pipeline_VITIS_LOOP_107_13_VITIS_LOOP_109_14_VITIS_LOOP_111_15_fu_1001 {DEPTH 3 CHILDREN {}} grp_resnet_layer0_Pipeline_VITIS_LOOP_198_29_VITIS_LOOP_200_30_VITIS_LOOP_202_31_fu_1012 {DEPTH 3 CHILDREN {}} grp_resnet_layer0_Pipeline_VITIS_LOOP_138_18_VITIS_LOOP_140_19_VITIS_LOOP_142_20_fu_1146 {DEPTH 3 CHILDREN {}} grp_resnet_layer0_Pipeline_VITIS_LOOP_185_26_VITIS_LOOP_187_27_VITIS_LOOP_189_28_fu_1159 {DEPTH 3 CHILDREN {}} grp_resnet_layer0_Pipeline_VITIS_LOOP_167_24_VITIS_LOOP_169_25_fu_1170 {DEPTH 3 CHILDREN {}}} MODULEDATA {resnet_layer0_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_31_2_VITIS_LOOP_33_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln29_1_fu_186_p2 SOURCE ./resnet_layer0.cpp:29 VARIABLE add_ln29_1 LOOP VITIS_LOOP_29_1_VITIS_LOOP_31_2_VITIS_LOOP_33_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln29_fu_198_p2 SOURCE ./resnet_layer0.cpp:29 VARIABLE add_ln29 LOOP VITIS_LOOP_29_1_VITIS_LOOP_31_2_VITIS_LOOP_33_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_2ns_10ns_10ns_12_4_1_U2 SOURCE ./resnet_layer0.cpp:35 VARIABLE mul_ln35 LOOP VITIS_LOOP_29_1_VITIS_LOOP_31_2_VITIS_LOOP_33_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_281_p2 SOURCE ./resnet_layer0.cpp:31 VARIABLE add_ln31 LOOP VITIS_LOOP_29_1_VITIS_LOOP_31_2_VITIS_LOOP_33_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_2ns_10ns_10ns_12_4_1_U2 SOURCE ./resnet_layer0.cpp:35 VARIABLE add_ln35 LOOP VITIS_LOOP_29_1_VITIS_LOOP_31_2_VITIS_LOOP_33_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln33_fu_355_p2 SOURCE ./resnet_layer0.cpp:33 VARIABLE add_ln33 LOOP VITIS_LOOP_29_1_VITIS_LOOP_31_2_VITIS_LOOP_33_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_1_fu_222_p2 SOURCE ./resnet_layer0.cpp:31 VARIABLE add_ln31_1 LOOP VITIS_LOOP_29_1_VITIS_LOOP_31_2_VITIS_LOOP_33_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} resnet_layer0_Pipeline_VITIS_LOOP_57_6_VITIS_LOOP_59_7_VITIS_LOOP_61_8 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp3_fu_300_p2 SOURCE ./resnet_layer0.cpp:59 VARIABLE tmp3 LOOP VITIS_LOOP_57_6_VITIS_LOOP_59_7_VITIS_LOOP_61_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_1_fu_228_p2 SOURCE ./resnet_layer0.cpp:57 VARIABLE add_ln57_1 LOOP VITIS_LOOP_57_6_VITIS_LOOP_59_7_VITIS_LOOP_61_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_fu_240_p2 SOURCE ./resnet_layer0.cpp:57 VARIABLE add_ln57 LOOP VITIS_LOOP_57_6_VITIS_LOOP_59_7_VITIS_LOOP_61_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_2ns_7ns_8_1_1_U9 SOURCE ./resnet_layer0.cpp:72 VARIABLE mul_ln72 LOOP VITIS_LOOP_57_6_VITIS_LOOP_59_7_VITIS_LOOP_61_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_2ns_10ns_11s_13_4_1_U10 SOURCE ./resnet_layer0.cpp:77 VARIABLE mul_ln77 LOOP VITIS_LOOP_57_6_VITIS_LOOP_59_7_VITIS_LOOP_61_8 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln59_fu_377_p2 SOURCE ./resnet_layer0.cpp:59 VARIABLE add_ln59 LOOP VITIS_LOOP_57_6_VITIS_LOOP_59_7_VITIS_LOOP_61_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_8ns_6ns_6ns_6ns_14_4_1_U11 SOURCE ./resnet_layer0.cpp:72 VARIABLE add_ln72 LOOP VITIS_LOOP_57_6_VITIS_LOOP_59_7_VITIS_LOOP_61_8 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_8ns_6ns_6ns_6ns_14_4_1_U11 SOURCE ./resnet_layer0.cpp:72 VARIABLE mul_ln72_1 LOOP VITIS_LOOP_57_6_VITIS_LOOP_59_7_VITIS_LOOP_61_8 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp3_mid1_fu_412_p2 SOURCE ./resnet_layer0.cpp:59 VARIABLE tmp3_mid1 LOOP VITIS_LOOP_57_6_VITIS_LOOP_59_7_VITIS_LOOP_61_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln59_1_fu_430_p2 SOURCE ./resnet_layer0.cpp:59 VARIABLE add_ln59_1 LOOP VITIS_LOOP_57_6_VITIS_LOOP_59_7_VITIS_LOOP_61_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_2ns_10ns_11s_13_4_1_U10 SOURCE ./resnet_layer0.cpp:77 VARIABLE add_ln77_3 LOOP VITIS_LOOP_57_6_VITIS_LOOP_59_7_VITIS_LOOP_61_8 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_8ns_6ns_6ns_6ns_14_4_1_U11 SOURCE ./resnet_layer0.cpp:72 VARIABLE add_ln72_1 LOOP VITIS_LOOP_57_6_VITIS_LOOP_59_7_VITIS_LOOP_61_8 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln77_fu_566_p2 SOURCE ./resnet_layer0.cpp:77 VARIABLE add_ln77 LOOP VITIS_LOOP_57_6_VITIS_LOOP_59_7_VITIS_LOOP_61_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln77_2_fu_574_p2 SOURCE ./resnet_layer0.cpp:77 VARIABLE add_ln77_2 LOOP VITIS_LOOP_57_6_VITIS_LOOP_59_7_VITIS_LOOP_61_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln77_1_fu_584_p2 SOURCE ./resnet_layer0.cpp:77 VARIABLE add_ln77_1 LOOP VITIS_LOOP_57_6_VITIS_LOOP_59_7_VITIS_LOOP_61_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln61_fu_513_p2 SOURCE ./resnet_layer0.cpp:61 VARIABLE add_ln61 LOOP VITIS_LOOP_57_6_VITIS_LOOP_59_7_VITIS_LOOP_61_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln59_2_fu_264_p2 SOURCE ./resnet_layer0.cpp:59 VARIABLE add_ln59_2 LOOP VITIS_LOOP_57_6_VITIS_LOOP_59_7_VITIS_LOOP_61_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} resnet_layer0_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_88_11_VITIS_LOOP_90_12 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_1_fu_1099_p2 SOURCE ./resnet_layer0.cpp:86 VARIABLE add_ln86_1 LOOP VITIS_LOOP_86_10_VITIS_LOOP_88_11_VITIS_LOOP_90_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_fu_1117_p2 SOURCE ./resnet_layer0.cpp:86 VARIABLE add_ln86 LOOP VITIS_LOOP_86_10_VITIS_LOOP_88_11_VITIS_LOOP_90_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln92_fu_1161_p2 SOURCE ./resnet_layer0.cpp:92 VARIABLE sub_ln92 LOOP VITIS_LOOP_86_10_VITIS_LOOP_88_11_VITIS_LOOP_90_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln88_fu_1189_p2 SOURCE ./resnet_layer0.cpp:88 VARIABLE add_ln88 LOOP VITIS_LOOP_86_10_VITIS_LOOP_88_11_VITIS_LOOP_90_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln92_fu_1221_p2 SOURCE ./resnet_layer0.cpp:92 VARIABLE add_ln92 LOOP VITIS_LOOP_86_10_VITIS_LOOP_88_11_VITIS_LOOP_90_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln90_fu_1327_p2 SOURCE ./resnet_layer0.cpp:90 VARIABLE add_ln90 LOOP VITIS_LOOP_86_10_VITIS_LOOP_88_11_VITIS_LOOP_90_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln88_1_fu_1333_p2 SOURCE ./resnet_layer0.cpp:88 VARIABLE add_ln88_1 LOOP VITIS_LOOP_86_10_VITIS_LOOP_88_11_VITIS_LOOP_90_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} resnet_layer0_Pipeline_VITIS_LOOP_263_3_VITIS_LOOP_266_4_VITIS_LOOP_268_5 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln263_1_fu_245_p2 SOURCE ./resnet_conv_7x7.cpp:263 VARIABLE add_ln263_1 LOOP VITIS_LOOP_263_3_VITIS_LOOP_266_4_VITIS_LOOP_268_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln263_fu_263_p2 SOURCE ./resnet_conv_7x7.cpp:263 VARIABLE add_ln263 LOOP VITIS_LOOP_263_3_VITIS_LOOP_266_4_VITIS_LOOP_268_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_2ns_7ns_8_1_1_U94 SOURCE ./resnet_conv_7x7.cpp:270 VARIABLE mul_ln270 LOOP VITIS_LOOP_263_3_VITIS_LOOP_266_4_VITIS_LOOP_268_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln270_1_fu_326_p2 SOURCE ./resnet_conv_7x7.cpp:270 VARIABLE sub_ln270_1 LOOP VITIS_LOOP_263_3_VITIS_LOOP_266_4_VITIS_LOOP_268_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln266_fu_358_p2 SOURCE ./resnet_conv_7x7.cpp:266 VARIABLE add_ln266 LOOP VITIS_LOOP_263_3_VITIS_LOOP_266_4_VITIS_LOOP_268_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln266_fu_387_p2 SOURCE ./resnet_conv_7x7.cpp:266 VARIABLE sub_ln266 LOOP VITIS_LOOP_263_3_VITIS_LOOP_266_4_VITIS_LOOP_268_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln270_fu_396_p2 SOURCE ./resnet_conv_7x7.cpp:270 VARIABLE add_ln270 LOOP VITIS_LOOP_263_3_VITIS_LOOP_266_4_VITIS_LOOP_268_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln270_2_fu_418_p2 SOURCE ./resnet_conv_7x7.cpp:270 VARIABLE sub_ln270_2 LOOP VITIS_LOOP_263_3_VITIS_LOOP_266_4_VITIS_LOOP_268_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_8ns_18ns_6ns_18ns_18_4_1_U95 SOURCE ./resnet_conv_7x7.cpp:270 VARIABLE add_ln270_1 LOOP VITIS_LOOP_263_3_VITIS_LOOP_266_4_VITIS_LOOP_268_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_8ns_18ns_6ns_18ns_18_4_1_U95 SOURCE ./resnet_conv_7x7.cpp:270 VARIABLE mul_ln270_1 LOOP VITIS_LOOP_263_3_VITIS_LOOP_266_4_VITIS_LOOP_268_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_8ns_18ns_6ns_18ns_18_4_1_U95 SOURCE ./resnet_conv_7x7.cpp:270 VARIABLE add_ln270_2 LOOP VITIS_LOOP_263_3_VITIS_LOOP_266_4_VITIS_LOOP_268_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln268_fu_451_p2 SOURCE ./resnet_conv_7x7.cpp:268 VARIABLE add_ln268 LOOP VITIS_LOOP_263_3_VITIS_LOOP_266_4_VITIS_LOOP_268_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln266_1_fu_457_p2 SOURCE ./resnet_conv_7x7.cpp:266 VARIABLE add_ln266_1 LOOP VITIS_LOOP_263_3_VITIS_LOOP_266_4_VITIS_LOOP_268_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} resnet_layer0_Pipeline_VITIS_LOOP_146_1_VITIS_LOOP_148_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln146_1_fu_146_p2 SOURCE ./resnet_util0.h:146 VARIABLE add_ln146_1 LOOP VITIS_LOOP_146_1_VITIS_LOOP_148_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln146_fu_195_p2 SOURCE ./resnet_util0.h:146 VARIABLE add_ln146 LOOP VITIS_LOOP_146_1_VITIS_LOOP_148_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_fu_223_p2 SOURCE ./resnet_util0.h:150 VARIABLE add_ln150 LOOP VITIS_LOOP_146_1_VITIS_LOOP_148_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_fu_176_p2 SOURCE ./resnet_util0.h:148 VARIABLE add_ln148 LOOP VITIS_LOOP_146_1_VITIS_LOOP_148_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} resnet_layer0_Pipeline_VITIS_LOOP_225_1_VITIS_LOOP_227_2_VITIS_LOOP_229_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln225_2_fu_195_p2 SOURCE ./resnet_batchnorm.cpp:225 VARIABLE add_ln225_2 LOOP VITIS_LOOP_225_1_VITIS_LOOP_227_2_VITIS_LOOP_229_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln225_fu_207_p2 SOURCE ./resnet_batchnorm.cpp:225 VARIABLE add_ln225 LOOP VITIS_LOOP_225_1_VITIS_LOOP_227_2_VITIS_LOOP_229_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U115 SOURCE ./resnet_batchnorm.cpp:231 VARIABLE mul_ln231 LOOP VITIS_LOOP_225_1_VITIS_LOOP_227_2_VITIS_LOOP_229_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln225_1_fu_414_p2 SOURCE ./resnet_batchnorm.cpp:225 VARIABLE add_ln225_1 LOOP VITIS_LOOP_225_1_VITIS_LOOP_227_2_VITIS_LOOP_229_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln227_fu_318_p2 SOURCE ./resnet_batchnorm.cpp:227 VARIABLE add_ln227 LOOP VITIS_LOOP_225_1_VITIS_LOOP_227_2_VITIS_LOOP_229_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U115 SOURCE ./resnet_batchnorm.cpp:231 VARIABLE add_ln231 LOOP VITIS_LOOP_225_1_VITIS_LOOP_227_2_VITIS_LOOP_229_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln229_fu_349_p2 SOURCE ./resnet_batchnorm.cpp:229 VARIABLE add_ln229 LOOP VITIS_LOOP_225_1_VITIS_LOOP_227_2_VITIS_LOOP_229_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln227_1_fu_255_p2 SOURCE ./resnet_batchnorm.cpp:227 VARIABLE add_ln227_1 LOOP VITIS_LOOP_225_1_VITIS_LOOP_227_2_VITIS_LOOP_229_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} resnet_layer0_Pipeline_VITIS_LOOP_107_13_VITIS_LOOP_109_14_VITIS_LOOP_111_15 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_260_p2 SOURCE ./resnet_layer0.cpp:109 VARIABLE empty LOOP VITIS_LOOP_107_13_VITIS_LOOP_109_14_VITIS_LOOP_111_15 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln107_1_fu_185_p2 SOURCE ./resnet_layer0.cpp:107 VARIABLE add_ln107_1 LOOP VITIS_LOOP_107_13_VITIS_LOOP_109_14_VITIS_LOOP_111_15 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln107_fu_197_p2 SOURCE ./resnet_layer0.cpp:107 VARIABLE add_ln107 LOOP VITIS_LOOP_107_13_VITIS_LOOP_109_14_VITIS_LOOP_111_15 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_5ns_13_4_1_U119 SOURCE ./resnet_layer0.cpp:113 VARIABLE mul_ln113 LOOP VITIS_LOOP_107_13_VITIS_LOOP_109_14_VITIS_LOOP_111_15 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_9ns_9ns_16_4_1_U120 SOURCE ./resnet_layer0.cpp:113 VARIABLE mul_ln113_1 LOOP VITIS_LOOP_107_13_VITIS_LOOP_109_14_VITIS_LOOP_111_15 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln109_fu_298_p2 SOURCE ./resnet_layer0.cpp:109 VARIABLE add_ln109 LOOP VITIS_LOOP_107_13_VITIS_LOOP_109_14_VITIS_LOOP_111_15 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_5ns_13_4_1_U119 SOURCE ./resnet_layer0.cpp:113 VARIABLE add_ln113_2 LOOP VITIS_LOOP_107_13_VITIS_LOOP_109_14_VITIS_LOOP_111_15 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid1187_fu_333_p2 SOURCE ./resnet_layer0.cpp:109 VARIABLE p_mid1187 LOOP VITIS_LOOP_107_13_VITIS_LOOP_109_14_VITIS_LOOP_111_15 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_9ns_9ns_16_4_1_U120 SOURCE ./resnet_layer0.cpp:113 VARIABLE add_ln113_4 LOOP VITIS_LOOP_107_13_VITIS_LOOP_109_14_VITIS_LOOP_111_15 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln113_1_fu_438_p2 SOURCE ./resnet_layer0.cpp:113 VARIABLE add_ln113_1 LOOP VITIS_LOOP_107_13_VITIS_LOOP_109_14_VITIS_LOOP_111_15 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln113_fu_447_p2 SOURCE ./resnet_layer0.cpp:113 VARIABLE add_ln113 LOOP VITIS_LOOP_107_13_VITIS_LOOP_109_14_VITIS_LOOP_111_15 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln111_fu_346_p2 SOURCE ./resnet_layer0.cpp:111 VARIABLE add_ln111 LOOP VITIS_LOOP_107_13_VITIS_LOOP_109_14_VITIS_LOOP_111_15 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln109_1_fu_221_p2 SOURCE ./resnet_layer0.cpp:109 VARIABLE add_ln109_1 LOOP VITIS_LOOP_107_13_VITIS_LOOP_109_14_VITIS_LOOP_111_15 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} resnet_layer0_Pipeline_VITIS_LOOP_138_18_VITIS_LOOP_140_19_VITIS_LOOP_142_20 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp9_fu_276_p2 SOURCE ./resnet_layer0.cpp:140 VARIABLE tmp9 LOOP VITIS_LOOP_138_18_VITIS_LOOP_140_19_VITIS_LOOP_142_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln138_1_fu_204_p2 SOURCE ./resnet_layer0.cpp:138 VARIABLE add_ln138_1 LOOP VITIS_LOOP_138_18_VITIS_LOOP_140_19_VITIS_LOOP_142_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln138_fu_216_p2 SOURCE ./resnet_layer0.cpp:138 VARIABLE add_ln138 LOOP VITIS_LOOP_138_18_VITIS_LOOP_140_19_VITIS_LOOP_142_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_7ns_7ns_13_1_1_U128 SOURCE ./resnet_layer0.cpp:150 VARIABLE mul_ln150 LOOP VITIS_LOOP_138_18_VITIS_LOOP_140_19_VITIS_LOOP_142_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_9ns_10s_17_4_1_U129 SOURCE ./resnet_layer0.cpp:150 VARIABLE mul_ln150_1 LOOP VITIS_LOOP_138_18_VITIS_LOOP_140_19_VITIS_LOOP_142_20 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln140_fu_336_p2 SOURCE ./resnet_layer0.cpp:140 VARIABLE add_ln140 LOOP VITIS_LOOP_138_18_VITIS_LOOP_140_19_VITIS_LOOP_142_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1_U130 SOURCE ./resnet_layer0.cpp:150 VARIABLE add_ln150_3 LOOP VITIS_LOOP_138_18_VITIS_LOOP_140_19_VITIS_LOOP_142_20 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1_U130 SOURCE ./resnet_layer0.cpp:140 VARIABLE mul_ln140 LOOP VITIS_LOOP_138_18_VITIS_LOOP_140_19_VITIS_LOOP_142_20 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp9_mid1_fu_371_p2 SOURCE ./resnet_layer0.cpp:140 VARIABLE tmp9_mid1 LOOP VITIS_LOOP_138_18_VITIS_LOOP_140_19_VITIS_LOOP_142_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln140_1_fu_389_p2 SOURCE ./resnet_layer0.cpp:140 VARIABLE add_ln140_1 LOOP VITIS_LOOP_138_18_VITIS_LOOP_140_19_VITIS_LOOP_142_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_9ns_10s_17_4_1_U129 SOURCE ./resnet_layer0.cpp:150 VARIABLE add_ln150_4 LOOP VITIS_LOOP_138_18_VITIS_LOOP_140_19_VITIS_LOOP_142_20 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1_U130 SOURCE ./resnet_layer0.cpp:150 VARIABLE add_ln150_6 LOOP VITIS_LOOP_138_18_VITIS_LOOP_140_19_VITIS_LOOP_142_20 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_fu_467_p2 SOURCE ./resnet_layer0.cpp:150 VARIABLE add_ln150 LOOP VITIS_LOOP_138_18_VITIS_LOOP_140_19_VITIS_LOOP_142_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_2_fu_475_p2 SOURCE ./resnet_layer0.cpp:150 VARIABLE add_ln150_2 LOOP VITIS_LOOP_138_18_VITIS_LOOP_140_19_VITIS_LOOP_142_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_1_fu_485_p2 SOURCE ./resnet_layer0.cpp:150 VARIABLE add_ln150_1 LOOP VITIS_LOOP_138_18_VITIS_LOOP_140_19_VITIS_LOOP_142_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_fu_413_p2 SOURCE ./resnet_layer0.cpp:142 VARIABLE add_ln142 LOOP VITIS_LOOP_138_18_VITIS_LOOP_140_19_VITIS_LOOP_142_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln140_2_fu_240_p2 SOURCE ./resnet_layer0.cpp:140 VARIABLE add_ln140_2 LOOP VITIS_LOOP_138_18_VITIS_LOOP_140_19_VITIS_LOOP_142_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} resnet_layer0_Pipeline_VITIS_LOOP_167_24_VITIS_LOOP_169_25 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln167_1_fu_179_p2 SOURCE ./resnet_layer0.cpp:167 VARIABLE add_ln167_1 LOOP VITIS_LOOP_167_24_VITIS_LOOP_169_25 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln167_fu_191_p2 SOURCE ./resnet_layer0.cpp:167 VARIABLE add_ln167 LOOP VITIS_LOOP_167_24_VITIS_LOOP_169_25 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_13ns_18ns_6ns_18ns_18_4_1_U142 SOURCE ./resnet_layer0.cpp:171 VARIABLE add_ln171 LOOP VITIS_LOOP_167_24_VITIS_LOOP_169_25 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_13ns_18ns_6ns_18ns_18_4_1_U142 SOURCE ./resnet_layer0.cpp:171 VARIABLE mul_ln171_1 LOOP VITIS_LOOP_167_24_VITIS_LOOP_169_25 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_13ns_18ns_6ns_18ns_18_4_1_U142 SOURCE ./resnet_layer0.cpp:171 VARIABLE add_ln171_1 LOOP VITIS_LOOP_167_24_VITIS_LOOP_169_25 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_fu_225_p2 SOURCE ./resnet_layer0.cpp:169 VARIABLE add_ln169 LOOP VITIS_LOOP_167_24_VITIS_LOOP_169_25 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} resnet_layer0_Pipeline_VITIS_LOOP_185_26_VITIS_LOOP_187_27_VITIS_LOOP_189_28 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_263_p2 SOURCE ./resnet_layer0.cpp:187 VARIABLE empty LOOP VITIS_LOOP_185_26_VITIS_LOOP_187_27_VITIS_LOOP_189_28 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_1_fu_187_p2 SOURCE ./resnet_layer0.cpp:185 VARIABLE add_ln185_1 LOOP VITIS_LOOP_185_26_VITIS_LOOP_187_27_VITIS_LOOP_189_28 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_fu_199_p2 SOURCE ./resnet_layer0.cpp:185 VARIABLE add_ln185 LOOP VITIS_LOOP_185_26_VITIS_LOOP_187_27_VITIS_LOOP_189_28 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_5ns_13_4_1_U151 SOURCE ./resnet_layer0.cpp:191 VARIABLE mul_ln191 LOOP VITIS_LOOP_185_26_VITIS_LOOP_187_27_VITIS_LOOP_189_28 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_8ns_8ns_15_4_1_U152 SOURCE ./resnet_layer0.cpp:191 VARIABLE mul_ln191_1 LOOP VITIS_LOOP_185_26_VITIS_LOOP_187_27_VITIS_LOOP_189_28 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln187_fu_301_p2 SOURCE ./resnet_layer0.cpp:187 VARIABLE add_ln187 LOOP VITIS_LOOP_185_26_VITIS_LOOP_187_27_VITIS_LOOP_189_28 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_5ns_13_4_1_U151 SOURCE ./resnet_layer0.cpp:191 VARIABLE add_ln191_2 LOOP VITIS_LOOP_185_26_VITIS_LOOP_187_27_VITIS_LOOP_189_28 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid1370_fu_336_p2 SOURCE ./resnet_layer0.cpp:187 VARIABLE p_mid1370 LOOP VITIS_LOOP_185_26_VITIS_LOOP_187_27_VITIS_LOOP_189_28 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_8ns_8ns_15_4_1_U152 SOURCE ./resnet_layer0.cpp:191 VARIABLE add_ln191_4 LOOP VITIS_LOOP_185_26_VITIS_LOOP_187_27_VITIS_LOOP_189_28 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln191_1_fu_442_p2 SOURCE ./resnet_layer0.cpp:191 VARIABLE add_ln191_1 LOOP VITIS_LOOP_185_26_VITIS_LOOP_187_27_VITIS_LOOP_189_28 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln191_fu_451_p2 SOURCE ./resnet_layer0.cpp:191 VARIABLE add_ln191 LOOP VITIS_LOOP_185_26_VITIS_LOOP_187_27_VITIS_LOOP_189_28 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln189_fu_353_p2 SOURCE ./resnet_layer0.cpp:189 VARIABLE add_ln189 LOOP VITIS_LOOP_185_26_VITIS_LOOP_187_27_VITIS_LOOP_189_28 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln187_1_fu_227_p2 SOURCE ./resnet_layer0.cpp:187 VARIABLE add_ln187_1 LOOP VITIS_LOOP_185_26_VITIS_LOOP_187_27_VITIS_LOOP_189_28 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} resnet_layer0_Pipeline_VITIS_LOOP_198_29_VITIS_LOOP_200_30_VITIS_LOOP_202_31 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln198_1_fu_1226_p2 SOURCE ./resnet_layer0.cpp:198 VARIABLE add_ln198_1 LOOP VITIS_LOOP_198_29_VITIS_LOOP_200_30_VITIS_LOOP_202_31 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln198_fu_1235_p2 SOURCE ./resnet_layer0.cpp:198 VARIABLE add_ln198 LOOP VITIS_LOOP_198_29_VITIS_LOOP_200_30_VITIS_LOOP_202_31 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_8ns_8ns_15_4_1_U159 SOURCE ./resnet_layer0.cpp:204 VARIABLE mul_ln204 LOOP VITIS_LOOP_198_29_VITIS_LOOP_200_30_VITIS_LOOP_202_31 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln200_fu_1322_p2 SOURCE ./resnet_layer0.cpp:200 VARIABLE add_ln200 LOOP VITIS_LOOP_198_29_VITIS_LOOP_200_30_VITIS_LOOP_202_31 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_8ns_8ns_15_4_1_U159 SOURCE ./resnet_layer0.cpp:204 VARIABLE add_ln204 LOOP VITIS_LOOP_198_29_VITIS_LOOP_200_30_VITIS_LOOP_202_31 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln202_fu_1353_p2 SOURCE ./resnet_layer0.cpp:202 VARIABLE add_ln202 LOOP VITIS_LOOP_198_29_VITIS_LOOP_200_30_VITIS_LOOP_202_31 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln200_1_fu_1263_p2 SOURCE ./resnet_layer0.cpp:200 VARIABLE add_ln200_1 LOOP VITIS_LOOP_198_29_VITIS_LOOP_200_30_VITIS_LOOP_202_31 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} resnet_layer0 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_1_fu_1216_p2 SOURCE ./resnet_layer0.cpp:49 VARIABLE add_ln49_1 LOOP VITIS_LOOP_49_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_fu_1228_p2 SOURCE ./resnet_layer0.cpp:49 VARIABLE add_ln49 LOOP VITIS_LOOP_49_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_5ns_7ns_11_1_1_U226 SOURCE ./resnet_layer0.cpp:51 VARIABLE p_mid2218 LOOP VITIS_LOOP_49_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_5ns_6ns_9_1_1_U227 SOURCE ./resnet_layer0.cpp:51 VARIABLE p_mid2220 LOOP VITIS_LOOP_49_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln83_1_fu_1364_p2 SOURCE ./resnet_layer0.cpp:83 VARIABLE add_ln83_1 LOOP VITIS_LOOP_83_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln83_fu_1376_p2 SOURCE ./resnet_layer0.cpp:83 VARIABLE add_ln83 LOOP VITIS_LOOP_83_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln252_1_fu_1411_p2 SOURCE ./resnet_conv_7x7.cpp:252 VARIABLE add_ln252_1 LOOP VITIS_LOOP_252_1_VITIS_LOOP_255_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln252_fu_1593_p2 SOURCE ./resnet_conv_7x7.cpp:252 VARIABLE add_ln252 LOOP VITIS_LOOP_252_1_VITIS_LOOP_255_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln252_2_fu_1417_p2 SOURCE ./resnet_conv_7x7.cpp:252 VARIABLE add_ln252_2 LOOP VITIS_LOOP_252_1_VITIS_LOOP_255_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln252_3_fu_1423_p2 SOURCE ./resnet_conv_7x7.cpp:252 VARIABLE add_ln252_3 LOOP VITIS_LOOP_252_1_VITIS_LOOP_255_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln252_4_fu_1429_p2 SOURCE ./resnet_conv_7x7.cpp:252 VARIABLE add_ln252_4 LOOP VITIS_LOOP_252_1_VITIS_LOOP_255_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln252_5_fu_1479_p2 SOURCE ./resnet_conv_7x7.cpp:252 VARIABLE add_ln252_5 LOOP VITIS_LOOP_252_1_VITIS_LOOP_255_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln252_6_fu_1499_p2 SOURCE ./resnet_conv_7x7.cpp:252 VARIABLE add_ln252_6 LOOP VITIS_LOOP_252_1_VITIS_LOOP_255_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln260_fu_1631_p2 SOURCE ./resnet_conv_7x7.cpp:260 VARIABLE add_ln260 LOOP VITIS_LOOP_252_1_VITIS_LOOP_255_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln255_1_fu_1551_p2 SOURCE ./resnet_conv_7x7.cpp:255 VARIABLE add_ln255_1 LOOP VITIS_LOOP_252_1_VITIS_LOOP_255_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_1647_p2 SOURCE ./resnet_conv_7x7.cpp:252 VARIABLE empty LOOP VITIS_LOOP_252_1_VITIS_LOOP_255_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_64ns_64ns_128_1_1_U225 SOURCE ./resnet_conv_7x7.cpp:255 VARIABLE mul_ln255 LOOP VITIS_LOOP_252_1_VITIS_LOOP_255_2 BUNDLEDNAME {} DSP 16 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_128ns_3ns_130_1_1_U228 SOURCE ./resnet_conv_7x7.cpp:255 VARIABLE mul_ln255_1 LOOP VITIS_LOOP_252_1_VITIS_LOOP_255_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln255_fu_1654_p2 SOURCE ./resnet_conv_7x7.cpp:255 VARIABLE add_ln255 LOOP VITIS_LOOP_252_1_VITIS_LOOP_255_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln255_2_fu_1557_p2 SOURCE ./resnet_conv_7x7.cpp:255 VARIABLE add_ln255_2 LOOP VITIS_LOOP_252_1_VITIS_LOOP_255_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln255_3_fu_1563_p2 SOURCE ./resnet_conv_7x7.cpp:255 VARIABLE add_ln255_3 LOOP VITIS_LOOP_252_1_VITIS_LOOP_255_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln255_4_fu_1569_p2 SOURCE ./resnet_conv_7x7.cpp:255 VARIABLE add_ln255_4 LOOP VITIS_LOOP_252_1_VITIS_LOOP_255_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_fu_1387_p2 SOURCE ./resnet_layer0.cpp:51 VARIABLE add_ln51 LOOP VITIS_LOOP_49_4_VITIS_LOOP_51_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln133_1_fu_1727_p2 SOURCE ./resnet_layer0.cpp:133 VARIABLE add_ln133_1 LOOP VITIS_LOOP_133_16_VITIS_LOOP_135_17 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln133_fu_1739_p2 SOURCE ./resnet_layer0.cpp:133 VARIABLE add_ln133 LOOP VITIS_LOOP_133_16_VITIS_LOOP_135_17 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_4ns_7ns_10_1_1_U229 SOURCE ./resnet_layer0.cpp:135 VARIABLE p_mid2401 LOOP VITIS_LOOP_133_16_VITIS_LOOP_135_17 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_4ns_6ns_8_1_1_U230 SOURCE ./resnet_layer0.cpp:135 VARIABLE p_mid2403 LOOP VITIS_LOOP_133_16_VITIS_LOOP_135_17 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln157_1_fu_1849_p2 SOURCE ./resnet_layer0.cpp:157 VARIABLE add_ln157_1 LOOP VITIS_LOOP_157_21_VITIS_LOOP_159_22_VITIS_LOOP_161_23 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln157_fu_1855_p2 SOURCE ./resnet_layer0.cpp:157 VARIABLE add_ln157 LOOP VITIS_LOOP_157_21_VITIS_LOOP_159_22_VITIS_LOOP_161_23 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_7ns_7ns_13_1_1_U231 SOURCE ./resnet_layer0.cpp:171 VARIABLE mul_ln171 LOOP VITIS_LOOP_157_21_VITIS_LOOP_159_22_VITIS_LOOP_161_23 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_5ns_13_4_1_U232 SOURCE ./resnet_layer0.cpp:179 VARIABLE mul_ln179 LOOP VITIS_LOOP_157_21_VITIS_LOOP_159_22_VITIS_LOOP_161_23 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln159_2_fu_1977_p2 SOURCE ./resnet_layer0.cpp:159 VARIABLE add_ln159_2 LOOP VITIS_LOOP_157_21_VITIS_LOOP_159_22_VITIS_LOOP_161_23 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln159_fu_2011_p2 SOURCE ./resnet_layer0.cpp:159 VARIABLE add_ln159 LOOP VITIS_LOOP_157_21_VITIS_LOOP_159_22_VITIS_LOOP_161_23 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln159_1_fu_2017_p2 SOURCE ./resnet_layer0.cpp:159 VARIABLE add_ln159_1 LOOP VITIS_LOOP_157_21_VITIS_LOOP_159_22_VITIS_LOOP_161_23 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln159_3_fu_2023_p2 SOURCE ./resnet_layer0.cpp:159 VARIABLE add_ln159_3 LOOP VITIS_LOOP_157_21_VITIS_LOOP_159_22_VITIS_LOOP_161_23 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln159_4_fu_2029_p2 SOURCE ./resnet_layer0.cpp:159 VARIABLE add_ln159_4 LOOP VITIS_LOOP_157_21_VITIS_LOOP_159_22_VITIS_LOOP_161_23 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln159_5_fu_2035_p2 SOURCE ./resnet_layer0.cpp:159 VARIABLE add_ln159_5 LOOP VITIS_LOOP_157_21_VITIS_LOOP_159_22_VITIS_LOOP_161_23 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln159_6_fu_2103_p2 SOURCE ./resnet_layer0.cpp:159 VARIABLE add_ln159_6 LOOP VITIS_LOOP_157_21_VITIS_LOOP_159_22_VITIS_LOOP_161_23 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_5ns_13_4_1_U232 SOURCE ./resnet_layer0.cpp:179 VARIABLE add_ln179 LOOP VITIS_LOOP_157_21_VITIS_LOOP_159_22_VITIS_LOOP_161_23 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln161_3_fu_2189_p2 SOURCE ./resnet_layer0.cpp:161 VARIABLE add_ln161_3 LOOP VITIS_LOOP_157_21_VITIS_LOOP_159_22_VITIS_LOOP_161_23 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_64ns_64ns_128_1_1_U225 SOURCE ./resnet_layer0.cpp:131 VARIABLE mul_ln131 LOOP VITIS_LOOP_157_21_VITIS_LOOP_159_22_VITIS_LOOP_161_23 BUNDLEDNAME {} DSP 16 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln161_fu_2205_p2 SOURCE ./resnet_layer0.cpp:161 VARIABLE add_ln161 LOOP VITIS_LOOP_157_21_VITIS_LOOP_159_22_VITIS_LOOP_161_23 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln161_1_fu_2211_p2 SOURCE ./resnet_layer0.cpp:161 VARIABLE add_ln161_1 LOOP VITIS_LOOP_157_21_VITIS_LOOP_159_22_VITIS_LOOP_161_23 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln161_2_fu_2217_p2 SOURCE ./resnet_layer0.cpp:161 VARIABLE add_ln161_2 LOOP VITIS_LOOP_157_21_VITIS_LOOP_159_22_VITIS_LOOP_161_23 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln161_4_fu_2223_p2 SOURCE ./resnet_layer0.cpp:161 VARIABLE add_ln161_4 LOOP VITIS_LOOP_157_21_VITIS_LOOP_159_22_VITIS_LOOP_161_23 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln161_5_fu_2229_p2 SOURCE ./resnet_layer0.cpp:161 VARIABLE add_ln161_5 LOOP VITIS_LOOP_157_21_VITIS_LOOP_159_22_VITIS_LOOP_161_23 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln161_6_fu_2235_p2 SOURCE ./resnet_layer0.cpp:161 VARIABLE add_ln161_6 LOOP VITIS_LOOP_157_21_VITIS_LOOP_159_22_VITIS_LOOP_161_23 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln159_7_fu_2241_p2 SOURCE ./resnet_layer0.cpp:159 VARIABLE add_ln159_7 LOOP VITIS_LOOP_157_21_VITIS_LOOP_159_22_VITIS_LOOP_161_23 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln135_fu_2271_p2 SOURCE ./resnet_layer0.cpp:135 VARIABLE add_ln135 LOOP VITIS_LOOP_133_16_VITIS_LOOP_135_17 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME resnet_layer0_in_fm_1_U SOURCE {} VARIABLE resnet_layer0_in_fm_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 5004 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME param_buf_1_U SOURCE {} VARIABLE param_buf_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME out_fm_buf_1_U SOURCE {} VARIABLE out_fm_buf_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 212 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME resnet_layer0_mx_fm_1_U SOURCE {} VARIABLE resnet_layer0_mx_fm_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 26680 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weight_buf_7x7_1_U SOURCE {} VARIABLE weight_buf_7x7_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME in_fm_buf_1_U SOURCE {} VARIABLE in_fm_buf_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 262 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME resnet_layer0_out_fm_1_U SOURCE {} VARIABLE resnet_layer0_out_fm_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 6670 URAM 0 DISPNAME {bind_storage ram_1p}}} AREA {DSP 35 BRAM 38838 URAM 0}} resnet_top_0 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_1_fu_1549_p2 SOURCE ./resnet_top0.cpp:46 VARIABLE add_ln46_1 LOOP VITIS_LOOP_46_1_VITIS_LOOP_48_2_VITIS_LOOP_50_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_fu_1561_p2 SOURCE ./resnet_top0.cpp:46 VARIABLE add_ln46 LOOP VITIS_LOOP_46_1_VITIS_LOOP_48_2_VITIS_LOOP_50_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_8ns_8ns_15_4_1_U387 SOURCE ./resnet_top0.cpp:52 VARIABLE mul_ln52 LOOP VITIS_LOOP_46_1_VITIS_LOOP_48_2_VITIS_LOOP_50_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_fu_1648_p2 SOURCE ./resnet_top0.cpp:48 VARIABLE add_ln48 LOOP VITIS_LOOP_46_1_VITIS_LOOP_48_2_VITIS_LOOP_50_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_8ns_8ns_15_4_1_U387 SOURCE ./resnet_top0.cpp:52 VARIABLE add_ln52_1 LOOP VITIS_LOOP_46_1_VITIS_LOOP_48_2_VITIS_LOOP_50_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_fu_1783_p2 SOURCE ./resnet_top0.cpp:50 VARIABLE add_ln50 LOOP VITIS_LOOP_46_1_VITIS_LOOP_48_2_VITIS_LOOP_50_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_1_fu_1589_p2 SOURCE ./resnet_top0.cpp:48 VARIABLE add_ln48_1 LOOP VITIS_LOOP_46_1_VITIS_LOOP_48_2_VITIS_LOOP_50_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 36 BRAM 38838 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 11.77 seconds. CPU system time: 0.1 seconds. Elapsed time: 12.03 seconds; current allocated memory: 1.745 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for resnet_top_0.
INFO: [VLOG 209-307] Generating Verilog RTL for resnet_top_0.
Execute       syn_report -model resnet_top_0 -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 142.53 MHz
Command     autosyn done; 32.72 sec.
Command   csynth_design done; 72.95 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 56.89 seconds. CPU system time: 7.67 seconds. Elapsed time: 72.95 seconds; current allocated memory: 268.391 MB.
Execute   cleanup_all 
