target datalayout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128"
target triple = "x86_64-unknown-linux-gnu"

%struct.TraceEvent = type { i32, ptr, i8, ptr }

@.str = private unnamed_addr constant [27 x i8] c"allwinner_cpucfg_cpu_reset\00", align 1
@_TRACE_ALLWINNER_CPUCFG_CPU_RESET_DSTATE = dso_local global i16 0, align 2
@_TRACE_ALLWINNER_CPUCFG_CPU_RESET_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str, i8 1, ptr @_TRACE_ALLWINNER_CPUCFG_CPU_RESET_DSTATE }, align 8
@.str.1 = private unnamed_addr constant [22 x i8] c"allwinner_cpucfg_read\00", align 1
@_TRACE_ALLWINNER_CPUCFG_READ_DSTATE = dso_local global i16 0, align 2
@_TRACE_ALLWINNER_CPUCFG_READ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.1, i8 1, ptr @_TRACE_ALLWINNER_CPUCFG_READ_DSTATE }, align 8
@.str.2 = private unnamed_addr constant [23 x i8] c"allwinner_cpucfg_write\00", align 1
@_TRACE_ALLWINNER_CPUCFG_WRITE_DSTATE = dso_local global i16 0, align 2
@_TRACE_ALLWINNER_CPUCFG_WRITE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.2, i8 1, ptr @_TRACE_ALLWINNER_CPUCFG_WRITE_DSTATE }, align 8
@.str.3 = private unnamed_addr constant [37 x i8] c"allwinner_h3_dramc_rowmirror_disable\00", align 1
@_TRACE_ALLWINNER_H3_DRAMC_ROWMIRROR_DISABLE_DSTATE = dso_local global i16 0, align 2
@_TRACE_ALLWINNER_H3_DRAMC_ROWMIRROR_DISABLE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.3, i8 1, ptr @_TRACE_ALLWINNER_H3_DRAMC_ROWMIRROR_DISABLE_DSTATE }, align 8
@.str.4 = private unnamed_addr constant [36 x i8] c"allwinner_h3_dramc_rowmirror_enable\00", align 1
@_TRACE_ALLWINNER_H3_DRAMC_ROWMIRROR_ENABLE_DSTATE = dso_local global i16 0, align 2
@_TRACE_ALLWINNER_H3_DRAMC_ROWMIRROR_ENABLE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.4, i8 1, ptr @_TRACE_ALLWINNER_H3_DRAMC_ROWMIRROR_ENABLE_DSTATE }, align 8
@.str.5 = private unnamed_addr constant [26 x i8] c"allwinner_h3_dramcom_read\00", align 1
@_TRACE_ALLWINNER_H3_DRAMCOM_READ_DSTATE = dso_local global i16 0, align 2
@_TRACE_ALLWINNER_H3_DRAMCOM_READ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.5, i8 1, ptr @_TRACE_ALLWINNER_H3_DRAMCOM_READ_DSTATE }, align 8
@.str.6 = private unnamed_addr constant [27 x i8] c"allwinner_h3_dramcom_write\00", align 1
@_TRACE_ALLWINNER_H3_DRAMCOM_WRITE_DSTATE = dso_local global i16 0, align 2
@_TRACE_ALLWINNER_H3_DRAMCOM_WRITE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.6, i8 1, ptr @_TRACE_ALLWINNER_H3_DRAMCOM_WRITE_DSTATE }, align 8
@.str.7 = private unnamed_addr constant [26 x i8] c"allwinner_h3_dramctl_read\00", align 1
@_TRACE_ALLWINNER_H3_DRAMCTL_READ_DSTATE = dso_local global i16 0, align 2
@_TRACE_ALLWINNER_H3_DRAMCTL_READ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.7, i8 1, ptr @_TRACE_ALLWINNER_H3_DRAMCTL_READ_DSTATE }, align 8
@.str.8 = private unnamed_addr constant [27 x i8] c"allwinner_h3_dramctl_write\00", align 1
@_TRACE_ALLWINNER_H3_DRAMCTL_WRITE_DSTATE = dso_local global i16 0, align 2
@_TRACE_ALLWINNER_H3_DRAMCTL_WRITE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.8, i8 1, ptr @_TRACE_ALLWINNER_H3_DRAMCTL_WRITE_DSTATE }, align 8
@.str.9 = private unnamed_addr constant [26 x i8] c"allwinner_h3_dramphy_read\00", align 1
@_TRACE_ALLWINNER_H3_DRAMPHY_READ_DSTATE = dso_local global i16 0, align 2
@_TRACE_ALLWINNER_H3_DRAMPHY_READ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.9, i8 1, ptr @_TRACE_ALLWINNER_H3_DRAMPHY_READ_DSTATE }, align 8
@.str.10 = private unnamed_addr constant [27 x i8] c"allwinner_h3_dramphy_write\00", align 1
@_TRACE_ALLWINNER_H3_DRAMPHY_WRITE_DSTATE = dso_local global i16 0, align 2
@_TRACE_ALLWINNER_H3_DRAMPHY_WRITE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.10, i8 1, ptr @_TRACE_ALLWINNER_H3_DRAMPHY_WRITE_DSTATE }, align 8
@.str.11 = private unnamed_addr constant [41 x i8] c"allwinner_r40_dramc_detect_cells_disable\00", align 1
@_TRACE_ALLWINNER_R40_DRAMC_DETECT_CELLS_DISABLE_DSTATE = dso_local global i16 0, align 2
@_TRACE_ALLWINNER_R40_DRAMC_DETECT_CELLS_DISABLE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.11, i8 1, ptr @_TRACE_ALLWINNER_R40_DRAMC_DETECT_CELLS_DISABLE_DSTATE }, align 8
@.str.12 = private unnamed_addr constant [40 x i8] c"allwinner_r40_dramc_detect_cells_enable\00", align 1
@_TRACE_ALLWINNER_R40_DRAMC_DETECT_CELLS_ENABLE_DSTATE = dso_local global i16 0, align 2
@_TRACE_ALLWINNER_R40_DRAMC_DETECT_CELLS_ENABLE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.12, i8 1, ptr @_TRACE_ALLWINNER_R40_DRAMC_DETECT_CELLS_ENABLE_DSTATE }, align 8
@.str.13 = private unnamed_addr constant [29 x i8] c"allwinner_r40_dramc_map_rows\00", align 1
@_TRACE_ALLWINNER_R40_DRAMC_MAP_ROWS_DSTATE = dso_local global i16 0, align 2
@_TRACE_ALLWINNER_R40_DRAMC_MAP_ROWS_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.13, i8 1, ptr @_TRACE_ALLWINNER_R40_DRAMC_MAP_ROWS_DSTATE }, align 8
@.str.14 = private unnamed_addr constant [35 x i8] c"allwinner_r40_dramc_offset_to_cell\00", align 1
@_TRACE_ALLWINNER_R40_DRAMC_OFFSET_TO_CELL_DSTATE = dso_local global i16 0, align 2
@_TRACE_ALLWINNER_R40_DRAMC_OFFSET_TO_CELL_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.14, i8 1, ptr @_TRACE_ALLWINNER_R40_DRAMC_OFFSET_TO_CELL_DSTATE }, align 8
@.str.15 = private unnamed_addr constant [38 x i8] c"allwinner_r40_dramc_detect_cell_write\00", align 1
@_TRACE_ALLWINNER_R40_DRAMC_DETECT_CELL_WRITE_DSTATE = dso_local global i16 0, align 2
@_TRACE_ALLWINNER_R40_DRAMC_DETECT_CELL_WRITE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.15, i8 1, ptr @_TRACE_ALLWINNER_R40_DRAMC_DETECT_CELL_WRITE_DSTATE }, align 8
@.str.16 = private unnamed_addr constant [37 x i8] c"allwinner_r40_dramc_detect_cell_read\00", align 1
@_TRACE_ALLWINNER_R40_DRAMC_DETECT_CELL_READ_DSTATE = dso_local global i16 0, align 2
@_TRACE_ALLWINNER_R40_DRAMC_DETECT_CELL_READ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.16, i8 1, ptr @_TRACE_ALLWINNER_R40_DRAMC_DETECT_CELL_READ_DSTATE }, align 8
@.str.17 = private unnamed_addr constant [27 x i8] c"allwinner_r40_dramcom_read\00", align 1
@_TRACE_ALLWINNER_R40_DRAMCOM_READ_DSTATE = dso_local global i16 0, align 2
@_TRACE_ALLWINNER_R40_DRAMCOM_READ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.17, i8 1, ptr @_TRACE_ALLWINNER_R40_DRAMCOM_READ_DSTATE }, align 8
@.str.18 = private unnamed_addr constant [28 x i8] c"allwinner_r40_dramcom_write\00", align 1
@_TRACE_ALLWINNER_R40_DRAMCOM_WRITE_DSTATE = dso_local global i16 0, align 2
@_TRACE_ALLWINNER_R40_DRAMCOM_WRITE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.18, i8 1, ptr @_TRACE_ALLWINNER_R40_DRAMCOM_WRITE_DSTATE }, align 8
@.str.19 = private unnamed_addr constant [27 x i8] c"allwinner_r40_dramctl_read\00", align 1
@_TRACE_ALLWINNER_R40_DRAMCTL_READ_DSTATE = dso_local global i16 0, align 2
@_TRACE_ALLWINNER_R40_DRAMCTL_READ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.19, i8 1, ptr @_TRACE_ALLWINNER_R40_DRAMCTL_READ_DSTATE }, align 8
@.str.20 = private unnamed_addr constant [28 x i8] c"allwinner_r40_dramctl_write\00", align 1
@_TRACE_ALLWINNER_R40_DRAMCTL_WRITE_DSTATE = dso_local global i16 0, align 2
@_TRACE_ALLWINNER_R40_DRAMCTL_WRITE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.20, i8 1, ptr @_TRACE_ALLWINNER_R40_DRAMCTL_WRITE_DSTATE }, align 8
@.str.21 = private unnamed_addr constant [27 x i8] c"allwinner_r40_dramphy_read\00", align 1
@_TRACE_ALLWINNER_R40_DRAMPHY_READ_DSTATE = dso_local global i16 0, align 2
@_TRACE_ALLWINNER_R40_DRAMPHY_READ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.21, i8 1, ptr @_TRACE_ALLWINNER_R40_DRAMPHY_READ_DSTATE }, align 8
@.str.22 = private unnamed_addr constant [28 x i8] c"allwinner_r40_dramphy_write\00", align 1
@_TRACE_ALLWINNER_R40_DRAMPHY_WRITE_DSTATE = dso_local global i16 0, align 2
@_TRACE_ALLWINNER_R40_DRAMPHY_WRITE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.22, i8 1, ptr @_TRACE_ALLWINNER_R40_DRAMPHY_WRITE_DSTATE }, align 8
@.str.23 = private unnamed_addr constant [19 x i8] c"allwinner_sid_read\00", align 1
@_TRACE_ALLWINNER_SID_READ_DSTATE = dso_local global i16 0, align 2
@_TRACE_ALLWINNER_SID_READ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.23, i8 1, ptr @_TRACE_ALLWINNER_SID_READ_DSTATE }, align 8
@.str.24 = private unnamed_addr constant [20 x i8] c"allwinner_sid_write\00", align 1
@_TRACE_ALLWINNER_SID_WRITE_DSTATE = dso_local global i16 0, align 2
@_TRACE_ALLWINNER_SID_WRITE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.24, i8 1, ptr @_TRACE_ALLWINNER_SID_WRITE_DSTATE }, align 8
@.str.25 = private unnamed_addr constant [21 x i8] c"allwinner_sramc_read\00", align 1
@_TRACE_ALLWINNER_SRAMC_READ_DSTATE = dso_local global i16 0, align 2
@_TRACE_ALLWINNER_SRAMC_READ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.25, i8 1, ptr @_TRACE_ALLWINNER_SRAMC_READ_DSTATE }, align 8
@.str.26 = private unnamed_addr constant [22 x i8] c"allwinner_sramc_write\00", align 1
@_TRACE_ALLWINNER_SRAMC_WRITE_DSTATE = dso_local global i16 0, align 2
@_TRACE_ALLWINNER_SRAMC_WRITE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.26, i8 1, ptr @_TRACE_ALLWINNER_SRAMC_WRITE_DSTATE }, align 8
@.str.27 = private unnamed_addr constant [15 x i8] c"avr_power_read\00", align 1
@_TRACE_AVR_POWER_READ_DSTATE = dso_local global i16 0, align 2
@_TRACE_AVR_POWER_READ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.27, i8 1, ptr @_TRACE_AVR_POWER_READ_DSTATE }, align 8
@.str.28 = private unnamed_addr constant [16 x i8] c"avr_power_write\00", align 1
@_TRACE_AVR_POWER_WRITE_DSTATE = dso_local global i16 0, align 2
@_TRACE_AVR_POWER_WRITE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.28, i8 1, ptr @_TRACE_AVR_POWER_WRITE_DSTATE }, align 8
@.str.29 = private unnamed_addr constant [10 x i8] c"axp2xx_rx\00", align 1
@_TRACE_AXP2XX_RX_DSTATE = dso_local global i16 0, align 2
@_TRACE_AXP2XX_RX_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.29, i8 1, ptr @_TRACE_AXP2XX_RX_DSTATE }, align 8
@.str.30 = private unnamed_addr constant [14 x i8] c"axp2xx_select\00", align 1
@_TRACE_AXP2XX_SELECT_DSTATE = dso_local global i16 0, align 2
@_TRACE_AXP2XX_SELECT_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.30, i8 1, ptr @_TRACE_AXP2XX_SELECT_DSTATE }, align 8
@.str.31 = private unnamed_addr constant [10 x i8] c"axp2xx_tx\00", align 1
@_TRACE_AXP2XX_TX_DSTATE = dso_local global i16 0, align 2
@_TRACE_AXP2XX_TX_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.31, i8 1, ptr @_TRACE_AXP2XX_TX_DSTATE }, align 8
@.str.32 = private unnamed_addr constant [19 x i8] c"ecc_mem_writel_mer\00", align 1
@_TRACE_ECC_MEM_WRITEL_MER_DSTATE = dso_local global i16 0, align 2
@_TRACE_ECC_MEM_WRITEL_MER_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.32, i8 1, ptr @_TRACE_ECC_MEM_WRITEL_MER_DSTATE }, align 8
@.str.33 = private unnamed_addr constant [19 x i8] c"ecc_mem_writel_mdr\00", align 1
@_TRACE_ECC_MEM_WRITEL_MDR_DSTATE = dso_local global i16 0, align 2
@_TRACE_ECC_MEM_WRITEL_MDR_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.33, i8 1, ptr @_TRACE_ECC_MEM_WRITEL_MDR_DSTATE }, align 8
@.str.34 = private unnamed_addr constant [20 x i8] c"ecc_mem_writel_mfsr\00", align 1
@_TRACE_ECC_MEM_WRITEL_MFSR_DSTATE = dso_local global i16 0, align 2
@_TRACE_ECC_MEM_WRITEL_MFSR_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.34, i8 1, ptr @_TRACE_ECC_MEM_WRITEL_MFSR_DSTATE }, align 8
@.str.35 = private unnamed_addr constant [19 x i8] c"ecc_mem_writel_vcr\00", align 1
@_TRACE_ECC_MEM_WRITEL_VCR_DSTATE = dso_local global i16 0, align 2
@_TRACE_ECC_MEM_WRITEL_VCR_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.35, i8 1, ptr @_TRACE_ECC_MEM_WRITEL_VCR_DSTATE }, align 8
@.str.36 = private unnamed_addr constant [18 x i8] c"ecc_mem_writel_dr\00", align 1
@_TRACE_ECC_MEM_WRITEL_DR_DSTATE = dso_local global i16 0, align 2
@_TRACE_ECC_MEM_WRITEL_DR_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.36, i8 1, ptr @_TRACE_ECC_MEM_WRITEL_DR_DSTATE }, align 8
@.str.37 = private unnamed_addr constant [20 x i8] c"ecc_mem_writel_ecr0\00", align 1
@_TRACE_ECC_MEM_WRITEL_ECR0_DSTATE = dso_local global i16 0, align 2
@_TRACE_ECC_MEM_WRITEL_ECR0_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.37, i8 1, ptr @_TRACE_ECC_MEM_WRITEL_ECR0_DSTATE }, align 8
@.str.38 = private unnamed_addr constant [20 x i8] c"ecc_mem_writel_ecr1\00", align 1
@_TRACE_ECC_MEM_WRITEL_ECR1_DSTATE = dso_local global i16 0, align 2
@_TRACE_ECC_MEM_WRITEL_ECR1_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.38, i8 1, ptr @_TRACE_ECC_MEM_WRITEL_ECR1_DSTATE }, align 8
@.str.39 = private unnamed_addr constant [18 x i8] c"ecc_mem_readl_mer\00", align 1
@_TRACE_ECC_MEM_READL_MER_DSTATE = dso_local global i16 0, align 2
@_TRACE_ECC_MEM_READL_MER_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.39, i8 1, ptr @_TRACE_ECC_MEM_READL_MER_DSTATE }, align 8
@.str.40 = private unnamed_addr constant [18 x i8] c"ecc_mem_readl_mdr\00", align 1
@_TRACE_ECC_MEM_READL_MDR_DSTATE = dso_local global i16 0, align 2
@_TRACE_ECC_MEM_READL_MDR_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.40, i8 1, ptr @_TRACE_ECC_MEM_READL_MDR_DSTATE }, align 8
@.str.41 = private unnamed_addr constant [19 x i8] c"ecc_mem_readl_mfsr\00", align 1
@_TRACE_ECC_MEM_READL_MFSR_DSTATE = dso_local global i16 0, align 2
@_TRACE_ECC_MEM_READL_MFSR_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.41, i8 1, ptr @_TRACE_ECC_MEM_READL_MFSR_DSTATE }, align 8
@.str.42 = private unnamed_addr constant [18 x i8] c"ecc_mem_readl_vcr\00", align 1
@_TRACE_ECC_MEM_READL_VCR_DSTATE = dso_local global i16 0, align 2
@_TRACE_ECC_MEM_READL_VCR_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.42, i8 1, ptr @_TRACE_ECC_MEM_READL_VCR_DSTATE }, align 8
@.str.43 = private unnamed_addr constant [20 x i8] c"ecc_mem_readl_mfar0\00", align 1
@_TRACE_ECC_MEM_READL_MFAR0_DSTATE = dso_local global i16 0, align 2
@_TRACE_ECC_MEM_READL_MFAR0_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.43, i8 1, ptr @_TRACE_ECC_MEM_READL_MFAR0_DSTATE }, align 8
@.str.44 = private unnamed_addr constant [20 x i8] c"ecc_mem_readl_mfar1\00", align 1
@_TRACE_ECC_MEM_READL_MFAR1_DSTATE = dso_local global i16 0, align 2
@_TRACE_ECC_MEM_READL_MFAR1_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.44, i8 1, ptr @_TRACE_ECC_MEM_READL_MFAR1_DSTATE }, align 8
@.str.45 = private unnamed_addr constant [17 x i8] c"ecc_mem_readl_dr\00", align 1
@_TRACE_ECC_MEM_READL_DR_DSTATE = dso_local global i16 0, align 2
@_TRACE_ECC_MEM_READL_DR_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.45, i8 1, ptr @_TRACE_ECC_MEM_READL_DR_DSTATE }, align 8
@.str.46 = private unnamed_addr constant [19 x i8] c"ecc_mem_readl_ecr0\00", align 1
@_TRACE_ECC_MEM_READL_ECR0_DSTATE = dso_local global i16 0, align 2
@_TRACE_ECC_MEM_READL_ECR0_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.46, i8 1, ptr @_TRACE_ECC_MEM_READL_ECR0_DSTATE }, align 8
@.str.47 = private unnamed_addr constant [19 x i8] c"ecc_mem_readl_ecr1\00", align 1
@_TRACE_ECC_MEM_READL_ECR1_DSTATE = dso_local global i16 0, align 2
@_TRACE_ECC_MEM_READL_ECR1_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.47, i8 1, ptr @_TRACE_ECC_MEM_READL_ECR1_DSTATE }, align 8
@.str.48 = private unnamed_addr constant [20 x i8] c"ecc_diag_mem_writeb\00", align 1
@_TRACE_ECC_DIAG_MEM_WRITEB_DSTATE = dso_local global i16 0, align 2
@_TRACE_ECC_DIAG_MEM_WRITEB_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.48, i8 1, ptr @_TRACE_ECC_DIAG_MEM_WRITEB_DSTATE }, align 8
@.str.49 = private unnamed_addr constant [19 x i8] c"ecc_diag_mem_readb\00", align 1
@_TRACE_ECC_DIAG_MEM_READB_DSTATE = dso_local global i16 0, align 2
@_TRACE_ECC_DIAG_MEM_READB_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.49, i8 1, ptr @_TRACE_ECC_DIAG_MEM_READB_DSTATE }, align 8
@.str.50 = private unnamed_addr constant [17 x i8] c"empty_slot_write\00", align 1
@_TRACE_EMPTY_SLOT_WRITE_DSTATE = dso_local global i16 0, align 2
@_TRACE_EMPTY_SLOT_WRITE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.50, i8 1, ptr @_TRACE_EMPTY_SLOT_WRITE_DSTATE }, align 8
@.str.51 = private unnamed_addr constant [29 x i8] c"slavio_misc_update_irq_raise\00", align 1
@_TRACE_SLAVIO_MISC_UPDATE_IRQ_RAISE_DSTATE = dso_local global i16 0, align 2
@_TRACE_SLAVIO_MISC_UPDATE_IRQ_RAISE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.51, i8 1, ptr @_TRACE_SLAVIO_MISC_UPDATE_IRQ_RAISE_DSTATE }, align 8
@.str.52 = private unnamed_addr constant [29 x i8] c"slavio_misc_update_irq_lower\00", align 1
@_TRACE_SLAVIO_MISC_UPDATE_IRQ_LOWER_DSTATE = dso_local global i16 0, align 2
@_TRACE_SLAVIO_MISC_UPDATE_IRQ_LOWER_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.52, i8 1, ptr @_TRACE_SLAVIO_MISC_UPDATE_IRQ_LOWER_DSTATE }, align 8
@.str.53 = private unnamed_addr constant [22 x i8] c"slavio_set_power_fail\00", align 1
@_TRACE_SLAVIO_SET_POWER_FAIL_DSTATE = dso_local global i16 0, align 2
@_TRACE_SLAVIO_SET_POWER_FAIL_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.53, i8 1, ptr @_TRACE_SLAVIO_SET_POWER_FAIL_DSTATE }, align 8
@.str.54 = private unnamed_addr constant [22 x i8] c"slavio_cfg_mem_writeb\00", align 1
@_TRACE_SLAVIO_CFG_MEM_WRITEB_DSTATE = dso_local global i16 0, align 2
@_TRACE_SLAVIO_CFG_MEM_WRITEB_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.54, i8 1, ptr @_TRACE_SLAVIO_CFG_MEM_WRITEB_DSTATE }, align 8
@.str.55 = private unnamed_addr constant [21 x i8] c"slavio_cfg_mem_readb\00", align 1
@_TRACE_SLAVIO_CFG_MEM_READB_DSTATE = dso_local global i16 0, align 2
@_TRACE_SLAVIO_CFG_MEM_READB_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.55, i8 1, ptr @_TRACE_SLAVIO_CFG_MEM_READB_DSTATE }, align 8
@.str.56 = private unnamed_addr constant [23 x i8] c"slavio_diag_mem_writeb\00", align 1
@_TRACE_SLAVIO_DIAG_MEM_WRITEB_DSTATE = dso_local global i16 0, align 2
@_TRACE_SLAVIO_DIAG_MEM_WRITEB_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.56, i8 1, ptr @_TRACE_SLAVIO_DIAG_MEM_WRITEB_DSTATE }, align 8
@.str.57 = private unnamed_addr constant [22 x i8] c"slavio_diag_mem_readb\00", align 1
@_TRACE_SLAVIO_DIAG_MEM_READB_DSTATE = dso_local global i16 0, align 2
@_TRACE_SLAVIO_DIAG_MEM_READB_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.57, i8 1, ptr @_TRACE_SLAVIO_DIAG_MEM_READB_DSTATE }, align 8
@.str.58 = private unnamed_addr constant [22 x i8] c"slavio_mdm_mem_writeb\00", align 1
@_TRACE_SLAVIO_MDM_MEM_WRITEB_DSTATE = dso_local global i16 0, align 2
@_TRACE_SLAVIO_MDM_MEM_WRITEB_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.58, i8 1, ptr @_TRACE_SLAVIO_MDM_MEM_WRITEB_DSTATE }, align 8
@.str.59 = private unnamed_addr constant [21 x i8] c"slavio_mdm_mem_readb\00", align 1
@_TRACE_SLAVIO_MDM_MEM_READB_DSTATE = dso_local global i16 0, align 2
@_TRACE_SLAVIO_MDM_MEM_READB_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.59, i8 1, ptr @_TRACE_SLAVIO_MDM_MEM_READB_DSTATE }, align 8
@.str.60 = private unnamed_addr constant [23 x i8] c"slavio_aux1_mem_writeb\00", align 1
@_TRACE_SLAVIO_AUX1_MEM_WRITEB_DSTATE = dso_local global i16 0, align 2
@_TRACE_SLAVIO_AUX1_MEM_WRITEB_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.60, i8 1, ptr @_TRACE_SLAVIO_AUX1_MEM_WRITEB_DSTATE }, align 8
@.str.61 = private unnamed_addr constant [22 x i8] c"slavio_aux1_mem_readb\00", align 1
@_TRACE_SLAVIO_AUX1_MEM_READB_DSTATE = dso_local global i16 0, align 2
@_TRACE_SLAVIO_AUX1_MEM_READB_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.61, i8 1, ptr @_TRACE_SLAVIO_AUX1_MEM_READB_DSTATE }, align 8
@.str.62 = private unnamed_addr constant [23 x i8] c"slavio_aux2_mem_writeb\00", align 1
@_TRACE_SLAVIO_AUX2_MEM_WRITEB_DSTATE = dso_local global i16 0, align 2
@_TRACE_SLAVIO_AUX2_MEM_WRITEB_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.62, i8 1, ptr @_TRACE_SLAVIO_AUX2_MEM_WRITEB_DSTATE }, align 8
@.str.63 = private unnamed_addr constant [22 x i8] c"slavio_aux2_mem_readb\00", align 1
@_TRACE_SLAVIO_AUX2_MEM_READB_DSTATE = dso_local global i16 0, align 2
@_TRACE_SLAVIO_AUX2_MEM_READB_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.63, i8 1, ptr @_TRACE_SLAVIO_AUX2_MEM_READB_DSTATE }, align 8
@.str.64 = private unnamed_addr constant [15 x i8] c"apc_mem_writeb\00", align 1
@_TRACE_APC_MEM_WRITEB_DSTATE = dso_local global i16 0, align 2
@_TRACE_APC_MEM_WRITEB_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.64, i8 1, ptr @_TRACE_APC_MEM_WRITEB_DSTATE }, align 8
@.str.65 = private unnamed_addr constant [14 x i8] c"apc_mem_readb\00", align 1
@_TRACE_APC_MEM_READB_DSTATE = dso_local global i16 0, align 2
@_TRACE_APC_MEM_READB_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.65, i8 1, ptr @_TRACE_APC_MEM_READB_DSTATE }, align 8
@.str.66 = private unnamed_addr constant [26 x i8] c"slavio_sysctrl_mem_writel\00", align 1
@_TRACE_SLAVIO_SYSCTRL_MEM_WRITEL_DSTATE = dso_local global i16 0, align 2
@_TRACE_SLAVIO_SYSCTRL_MEM_WRITEL_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.66, i8 1, ptr @_TRACE_SLAVIO_SYSCTRL_MEM_WRITEL_DSTATE }, align 8
@.str.67 = private unnamed_addr constant [25 x i8] c"slavio_sysctrl_mem_readl\00", align 1
@_TRACE_SLAVIO_SYSCTRL_MEM_READL_DSTATE = dso_local global i16 0, align 2
@_TRACE_SLAVIO_SYSCTRL_MEM_READL_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.67, i8 1, ptr @_TRACE_SLAVIO_SYSCTRL_MEM_READL_DSTATE }, align 8
@.str.68 = private unnamed_addr constant [22 x i8] c"slavio_led_mem_writew\00", align 1
@_TRACE_SLAVIO_LED_MEM_WRITEW_DSTATE = dso_local global i16 0, align 2
@_TRACE_SLAVIO_LED_MEM_WRITEW_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.68, i8 1, ptr @_TRACE_SLAVIO_LED_MEM_WRITEW_DSTATE }, align 8
@.str.69 = private unnamed_addr constant [21 x i8] c"slavio_led_mem_readw\00", align 1
@_TRACE_SLAVIO_LED_MEM_READW_DSTATE = dso_local global i16 0, align 2
@_TRACE_SLAVIO_LED_MEM_READW_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.69, i8 1, ptr @_TRACE_SLAVIO_LED_MEM_READW_DSTATE }, align 8
@.str.70 = private unnamed_addr constant [17 x i8] c"aspeed_scu_write\00", align 1
@_TRACE_ASPEED_SCU_WRITE_DSTATE = dso_local global i16 0, align 2
@_TRACE_ASPEED_SCU_WRITE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.70, i8 1, ptr @_TRACE_ASPEED_SCU_WRITE_DSTATE }, align 8
@.str.71 = private unnamed_addr constant [16 x i8] c"aspeed_scu_read\00", align 1
@_TRACE_ASPEED_SCU_READ_DSTATE = dso_local global i16 0, align 2
@_TRACE_ASPEED_SCU_READ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.71, i8 1, ptr @_TRACE_ASPEED_SCU_READ_DSTATE }, align 8
@.str.72 = private unnamed_addr constant [14 x i8] c"mps2_scc_read\00", align 1
@_TRACE_MPS2_SCC_READ_DSTATE = dso_local global i16 0, align 2
@_TRACE_MPS2_SCC_READ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.72, i8 1, ptr @_TRACE_MPS2_SCC_READ_DSTATE }, align 8
@.str.73 = private unnamed_addr constant [15 x i8] c"mps2_scc_write\00", align 1
@_TRACE_MPS2_SCC_WRITE_DSTATE = dso_local global i16 0, align 2
@_TRACE_MPS2_SCC_WRITE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.73, i8 1, ptr @_TRACE_MPS2_SCC_WRITE_DSTATE }, align 8
@.str.74 = private unnamed_addr constant [15 x i8] c"mps2_scc_reset\00", align 1
@_TRACE_MPS2_SCC_RESET_DSTATE = dso_local global i16 0, align 2
@_TRACE_MPS2_SCC_RESET_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.74, i8 1, ptr @_TRACE_MPS2_SCC_RESET_DSTATE }, align 8
@.str.75 = private unnamed_addr constant [19 x i8] c"mps2_scc_cfg_write\00", align 1
@_TRACE_MPS2_SCC_CFG_WRITE_DSTATE = dso_local global i16 0, align 2
@_TRACE_MPS2_SCC_CFG_WRITE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.75, i8 1, ptr @_TRACE_MPS2_SCC_CFG_WRITE_DSTATE }, align 8
@.str.76 = private unnamed_addr constant [18 x i8] c"mps2_scc_cfg_read\00", align 1
@_TRACE_MPS2_SCC_CFG_READ_DSTATE = dso_local global i16 0, align 2
@_TRACE_MPS2_SCC_CFG_READ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.76, i8 1, ptr @_TRACE_MPS2_SCC_CFG_READ_DSTATE }, align 8
@.str.77 = private unnamed_addr constant [17 x i8] c"mps2_fpgaio_read\00", align 1
@_TRACE_MPS2_FPGAIO_READ_DSTATE = dso_local global i16 0, align 2
@_TRACE_MPS2_FPGAIO_READ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.77, i8 1, ptr @_TRACE_MPS2_FPGAIO_READ_DSTATE }, align 8
@.str.78 = private unnamed_addr constant [18 x i8] c"mps2_fpgaio_write\00", align 1
@_TRACE_MPS2_FPGAIO_WRITE_DSTATE = dso_local global i16 0, align 2
@_TRACE_MPS2_FPGAIO_WRITE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.78, i8 1, ptr @_TRACE_MPS2_FPGAIO_WRITE_DSTATE }, align 8
@.str.79 = private unnamed_addr constant [18 x i8] c"mps2_fpgaio_reset\00", align 1
@_TRACE_MPS2_FPGAIO_RESET_DSTATE = dso_local global i16 0, align 2
@_TRACE_MPS2_FPGAIO_RESET_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.79, i8 1, ptr @_TRACE_MPS2_FPGAIO_RESET_DSTATE }, align 8
@.str.80 = private unnamed_addr constant [18 x i8] c"msf2_sysreg_write\00", align 1
@_TRACE_MSF2_SYSREG_WRITE_DSTATE = dso_local global i16 0, align 2
@_TRACE_MSF2_SYSREG_WRITE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.80, i8 1, ptr @_TRACE_MSF2_SYSREG_WRITE_DSTATE }, align 8
@.str.81 = private unnamed_addr constant [17 x i8] c"msf2_sysreg_read\00", align 1
@_TRACE_MSF2_SYSREG_READ_DSTATE = dso_local global i16 0, align 2
@_TRACE_MSF2_SYSREG_READ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.81, i8 1, ptr @_TRACE_MSF2_SYSREG_READ_DSTATE }, align 8
@.str.82 = private unnamed_addr constant [29 x i8] c"msf2_sysreg_write_pll_status\00", align 1
@_TRACE_MSF2_SYSREG_WRITE_PLL_STATUS_DSTATE = dso_local global i16 0, align 2
@_TRACE_MSF2_SYSREG_WRITE_PLL_STATUS_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.82, i8 1, ptr @_TRACE_MSF2_SYSREG_WRITE_PLL_STATUS_DSTATE }, align 8
@.str.83 = private unnamed_addr constant [14 x i8] c"imx7_gpr_read\00", align 1
@_TRACE_IMX7_GPR_READ_DSTATE = dso_local global i16 0, align 2
@_TRACE_IMX7_GPR_READ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.83, i8 1, ptr @_TRACE_IMX7_GPR_READ_DSTATE }, align 8
@.str.84 = private unnamed_addr constant [15 x i8] c"imx7_gpr_write\00", align 1
@_TRACE_IMX7_GPR_WRITE_DSTATE = dso_local global i16 0, align 2
@_TRACE_IMX7_GPR_WRITE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.84, i8 1, ptr @_TRACE_IMX7_GPR_WRITE_DSTATE }, align 8
@.str.85 = private unnamed_addr constant [15 x i8] c"imx7_snvs_read\00", align 1
@_TRACE_IMX7_SNVS_READ_DSTATE = dso_local global i16 0, align 2
@_TRACE_IMX7_SNVS_READ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.85, i8 1, ptr @_TRACE_IMX7_SNVS_READ_DSTATE }, align 8
@.str.86 = private unnamed_addr constant [16 x i8] c"imx7_snvs_write\00", align 1
@_TRACE_IMX7_SNVS_WRITE_DSTATE = dso_local global i16 0, align 2
@_TRACE_IMX7_SNVS_WRITE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.86, i8 1, ptr @_TRACE_IMX7_SNVS_WRITE_DSTATE }, align 8
@.str.87 = private unnamed_addr constant [20 x i8] c"mos6522_set_counter\00", align 1
@_TRACE_MOS6522_SET_COUNTER_DSTATE = dso_local global i16 0, align 2
@_TRACE_MOS6522_SET_COUNTER_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.87, i8 1, ptr @_TRACE_MOS6522_SET_COUNTER_DSTATE }, align 8
@.str.88 = private unnamed_addr constant [26 x i8] c"mos6522_get_next_irq_time\00", align 1
@_TRACE_MOS6522_GET_NEXT_IRQ_TIME_DSTATE = dso_local global i16 0, align 2
@_TRACE_MOS6522_GET_NEXT_IRQ_TIME_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.88, i8 1, ptr @_TRACE_MOS6522_GET_NEXT_IRQ_TIME_DSTATE }, align 8
@.str.89 = private unnamed_addr constant [19 x i8] c"mos6522_set_sr_int\00", align 1
@_TRACE_MOS6522_SET_SR_INT_DSTATE = dso_local global i16 0, align 2
@_TRACE_MOS6522_SET_SR_INT_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.89, i8 1, ptr @_TRACE_MOS6522_SET_SR_INT_DSTATE }, align 8
@.str.90 = private unnamed_addr constant [14 x i8] c"mos6522_write\00", align 1
@_TRACE_MOS6522_WRITE_DSTATE = dso_local global i16 0, align 2
@_TRACE_MOS6522_WRITE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.90, i8 1, ptr @_TRACE_MOS6522_WRITE_DSTATE }, align 8
@.str.91 = private unnamed_addr constant [13 x i8] c"mos6522_read\00", align 1
@_TRACE_MOS6522_READ_DSTATE = dso_local global i16 0, align 2
@_TRACE_MOS6522_READ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.91, i8 1, ptr @_TRACE_MOS6522_READ_DSTATE }, align 8
@.str.92 = private unnamed_addr constant [17 x i8] c"npcm7xx_clk_read\00", align 1
@_TRACE_NPCM7XX_CLK_READ_DSTATE = dso_local global i16 0, align 2
@_TRACE_NPCM7XX_CLK_READ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.92, i8 1, ptr @_TRACE_NPCM7XX_CLK_READ_DSTATE }, align 8
@.str.93 = private unnamed_addr constant [18 x i8] c"npcm7xx_clk_write\00", align 1
@_TRACE_NPCM7XX_CLK_WRITE_DSTATE = dso_local global i16 0, align 2
@_TRACE_NPCM7XX_CLK_WRITE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.93, i8 1, ptr @_TRACE_NPCM7XX_CLK_WRITE_DSTATE }, align 8
@.str.94 = private unnamed_addr constant [17 x i8] c"npcm7xx_gcr_read\00", align 1
@_TRACE_NPCM7XX_GCR_READ_DSTATE = dso_local global i16 0, align 2
@_TRACE_NPCM7XX_GCR_READ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.94, i8 1, ptr @_TRACE_NPCM7XX_GCR_READ_DSTATE }, align 8
@.str.95 = private unnamed_addr constant [18 x i8] c"npcm7xx_gcr_write\00", align 1
@_TRACE_NPCM7XX_GCR_WRITE_DSTATE = dso_local global i16 0, align 2
@_TRACE_NPCM7XX_GCR_WRITE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.95, i8 1, ptr @_TRACE_NPCM7XX_GCR_WRITE_DSTATE }, align 8
@.str.96 = private unnamed_addr constant [17 x i8] c"npcm7xx_mft_read\00", align 1
@_TRACE_NPCM7XX_MFT_READ_DSTATE = dso_local global i16 0, align 2
@_TRACE_NPCM7XX_MFT_READ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.96, i8 1, ptr @_TRACE_NPCM7XX_MFT_READ_DSTATE }, align 8
@.str.97 = private unnamed_addr constant [18 x i8] c"npcm7xx_mft_write\00", align 1
@_TRACE_NPCM7XX_MFT_WRITE_DSTATE = dso_local global i16 0, align 2
@_TRACE_NPCM7XX_MFT_WRITE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.97, i8 1, ptr @_TRACE_NPCM7XX_MFT_WRITE_DSTATE }, align 8
@.str.98 = private unnamed_addr constant [16 x i8] c"npcm7xx_mft_rpm\00", align 1
@_TRACE_NPCM7XX_MFT_RPM_DSTATE = dso_local global i16 0, align 2
@_TRACE_NPCM7XX_MFT_RPM_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.98, i8 1, ptr @_TRACE_NPCM7XX_MFT_RPM_DSTATE }, align 8
@.str.99 = private unnamed_addr constant [20 x i8] c"npcm7xx_mft_capture\00", align 1
@_TRACE_NPCM7XX_MFT_CAPTURE_DSTATE = dso_local global i16 0, align 2
@_TRACE_NPCM7XX_MFT_CAPTURE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.99, i8 1, ptr @_TRACE_NPCM7XX_MFT_CAPTURE_DSTATE }, align 8
@.str.100 = private unnamed_addr constant [25 x i8] c"npcm7xx_mft_update_clock\00", align 1
@_TRACE_NPCM7XX_MFT_UPDATE_CLOCK_DSTATE = dso_local global i16 0, align 2
@_TRACE_NPCM7XX_MFT_UPDATE_CLOCK_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.100, i8 1, ptr @_TRACE_NPCM7XX_MFT_UPDATE_CLOCK_DSTATE }, align 8
@.str.101 = private unnamed_addr constant [21 x i8] c"npcm7xx_mft_set_duty\00", align 1
@_TRACE_NPCM7XX_MFT_SET_DUTY_DSTATE = dso_local global i16 0, align 2
@_TRACE_NPCM7XX_MFT_SET_DUTY_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.101, i8 1, ptr @_TRACE_NPCM7XX_MFT_SET_DUTY_DSTATE }, align 8
@.str.102 = private unnamed_addr constant [17 x i8] c"npcm7xx_rng_read\00", align 1
@_TRACE_NPCM7XX_RNG_READ_DSTATE = dso_local global i16 0, align 2
@_TRACE_NPCM7XX_RNG_READ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.102, i8 1, ptr @_TRACE_NPCM7XX_RNG_READ_DSTATE }, align 8
@.str.103 = private unnamed_addr constant [18 x i8] c"npcm7xx_rng_write\00", align 1
@_TRACE_NPCM7XX_RNG_WRITE_DSTATE = dso_local global i16 0, align 2
@_TRACE_NPCM7XX_RNG_WRITE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.103, i8 1, ptr @_TRACE_NPCM7XX_RNG_WRITE_DSTATE }, align 8
@.str.104 = private unnamed_addr constant [17 x i8] c"npcm7xx_pwm_read\00", align 1
@_TRACE_NPCM7XX_PWM_READ_DSTATE = dso_local global i16 0, align 2
@_TRACE_NPCM7XX_PWM_READ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.104, i8 1, ptr @_TRACE_NPCM7XX_PWM_READ_DSTATE }, align 8
@.str.105 = private unnamed_addr constant [18 x i8] c"npcm7xx_pwm_write\00", align 1
@_TRACE_NPCM7XX_PWM_WRITE_DSTATE = dso_local global i16 0, align 2
@_TRACE_NPCM7XX_PWM_WRITE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.105, i8 1, ptr @_TRACE_NPCM7XX_PWM_WRITE_DSTATE }, align 8
@.str.106 = private unnamed_addr constant [24 x i8] c"npcm7xx_pwm_update_freq\00", align 1
@_TRACE_NPCM7XX_PWM_UPDATE_FREQ_DSTATE = dso_local global i16 0, align 2
@_TRACE_NPCM7XX_PWM_UPDATE_FREQ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.106, i8 1, ptr @_TRACE_NPCM7XX_PWM_UPDATE_FREQ_DSTATE }, align 8
@.str.107 = private unnamed_addr constant [24 x i8] c"npcm7xx_pwm_update_duty\00", align 1
@_TRACE_NPCM7XX_PWM_UPDATE_DUTY_DSTATE = dso_local global i16 0, align 2
@_TRACE_NPCM7XX_PWM_UPDATE_DUTY_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.107, i8 1, ptr @_TRACE_NPCM7XX_PWM_UPDATE_DUTY_DSTATE }, align 8
@.str.108 = private unnamed_addr constant [25 x i8] c"stm32f4xx_syscfg_set_irq\00", align 1
@_TRACE_STM32F4XX_SYSCFG_SET_IRQ_DSTATE = dso_local global i16 0, align 2
@_TRACE_STM32F4XX_SYSCFG_SET_IRQ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.108, i8 1, ptr @_TRACE_STM32F4XX_SYSCFG_SET_IRQ_DSTATE }, align 8
@.str.109 = private unnamed_addr constant [21 x i8] c"stm32f4xx_pulse_exti\00", align 1
@_TRACE_STM32F4XX_PULSE_EXTI_DSTATE = dso_local global i16 0, align 2
@_TRACE_STM32F4XX_PULSE_EXTI_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.109, i8 1, ptr @_TRACE_STM32F4XX_PULSE_EXTI_DSTATE }, align 8
@.str.110 = private unnamed_addr constant [22 x i8] c"stm32f4xx_syscfg_read\00", align 1
@_TRACE_STM32F4XX_SYSCFG_READ_DSTATE = dso_local global i16 0, align 2
@_TRACE_STM32F4XX_SYSCFG_READ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.110, i8 1, ptr @_TRACE_STM32F4XX_SYSCFG_READ_DSTATE }, align 8
@.str.111 = private unnamed_addr constant [23 x i8] c"stm32f4xx_syscfg_write\00", align 1
@_TRACE_STM32F4XX_SYSCFG_WRITE_DSTATE = dso_local global i16 0, align 2
@_TRACE_STM32F4XX_SYSCFG_WRITE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.111, i8 1, ptr @_TRACE_STM32F4XX_SYSCFG_WRITE_DSTATE }, align 8
@.str.112 = private unnamed_addr constant [23 x i8] c"stm32f4xx_exti_set_irq\00", align 1
@_TRACE_STM32F4XX_EXTI_SET_IRQ_DSTATE = dso_local global i16 0, align 2
@_TRACE_STM32F4XX_EXTI_SET_IRQ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.112, i8 1, ptr @_TRACE_STM32F4XX_EXTI_SET_IRQ_DSTATE }, align 8
@.str.113 = private unnamed_addr constant [20 x i8] c"stm32f4xx_exti_read\00", align 1
@_TRACE_STM32F4XX_EXTI_READ_DSTATE = dso_local global i16 0, align 2
@_TRACE_STM32F4XX_EXTI_READ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.113, i8 1, ptr @_TRACE_STM32F4XX_EXTI_READ_DSTATE }, align 8
@.str.114 = private unnamed_addr constant [21 x i8] c"stm32f4xx_exti_write\00", align 1
@_TRACE_STM32F4XX_EXTI_WRITE_DSTATE = dso_local global i16 0, align 2
@_TRACE_STM32F4XX_EXTI_WRITE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.114, i8 1, ptr @_TRACE_STM32F4XX_EXTI_WRITE_DSTATE }, align 8
@.str.115 = private unnamed_addr constant [16 x i8] c"tz_mpc_reg_read\00", align 1
@_TRACE_TZ_MPC_REG_READ_DSTATE = dso_local global i16 0, align 2
@_TRACE_TZ_MPC_REG_READ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.115, i8 1, ptr @_TRACE_TZ_MPC_REG_READ_DSTATE }, align 8
@.str.116 = private unnamed_addr constant [17 x i8] c"tz_mpc_reg_write\00", align 1
@_TRACE_TZ_MPC_REG_WRITE_DSTATE = dso_local global i16 0, align 2
@_TRACE_TZ_MPC_REG_WRITE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.116, i8 1, ptr @_TRACE_TZ_MPC_REG_WRITE_DSTATE }, align 8
@.str.117 = private unnamed_addr constant [24 x i8] c"tz_mpc_mem_blocked_read\00", align 1
@_TRACE_TZ_MPC_MEM_BLOCKED_READ_DSTATE = dso_local global i16 0, align 2
@_TRACE_TZ_MPC_MEM_BLOCKED_READ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.117, i8 1, ptr @_TRACE_TZ_MPC_MEM_BLOCKED_READ_DSTATE }, align 8
@.str.118 = private unnamed_addr constant [25 x i8] c"tz_mpc_mem_blocked_write\00", align 1
@_TRACE_TZ_MPC_MEM_BLOCKED_WRITE_DSTATE = dso_local global i16 0, align 2
@_TRACE_TZ_MPC_MEM_BLOCKED_WRITE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.118, i8 1, ptr @_TRACE_TZ_MPC_MEM_BLOCKED_WRITE_DSTATE }, align 8
@.str.119 = private unnamed_addr constant [17 x i8] c"tz_mpc_translate\00", align 1
@_TRACE_TZ_MPC_TRANSLATE_DSTATE = dso_local global i16 0, align 2
@_TRACE_TZ_MPC_TRANSLATE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.119, i8 1, ptr @_TRACE_TZ_MPC_TRANSLATE_DSTATE }, align 8
@.str.120 = private unnamed_addr constant [20 x i8] c"tz_mpc_iommu_notify\00", align 1
@_TRACE_TZ_MPC_IOMMU_NOTIFY_DSTATE = dso_local global i16 0, align 2
@_TRACE_TZ_MPC_IOMMU_NOTIFY_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.120, i8 1, ptr @_TRACE_TZ_MPC_IOMMU_NOTIFY_DSTATE }, align 8
@.str.121 = private unnamed_addr constant [13 x i8] c"tz_msc_reset\00", align 1
@_TRACE_TZ_MSC_RESET_DSTATE = dso_local global i16 0, align 2
@_TRACE_TZ_MSC_RESET_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.121, i8 1, ptr @_TRACE_TZ_MSC_RESET_DSTATE }, align 8
@.str.122 = private unnamed_addr constant [18 x i8] c"tz_msc_cfg_nonsec\00", align 1
@_TRACE_TZ_MSC_CFG_NONSEC_DSTATE = dso_local global i16 0, align 2
@_TRACE_TZ_MSC_CFG_NONSEC_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.122, i8 1, ptr @_TRACE_TZ_MSC_CFG_NONSEC_DSTATE }, align 8
@.str.123 = private unnamed_addr constant [20 x i8] c"tz_msc_cfg_sec_resp\00", align 1
@_TRACE_TZ_MSC_CFG_SEC_RESP_DSTATE = dso_local global i16 0, align 2
@_TRACE_TZ_MSC_CFG_SEC_RESP_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.123, i8 1, ptr @_TRACE_TZ_MSC_CFG_SEC_RESP_DSTATE }, align 8
@.str.124 = private unnamed_addr constant [17 x i8] c"tz_msc_irq_clear\00", align 1
@_TRACE_TZ_MSC_IRQ_CLEAR_DSTATE = dso_local global i16 0, align 2
@_TRACE_TZ_MSC_IRQ_CLEAR_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.124, i8 1, ptr @_TRACE_TZ_MSC_IRQ_CLEAR_DSTATE }, align 8
@.str.125 = private unnamed_addr constant [18 x i8] c"tz_msc_update_irq\00", align 1
@_TRACE_TZ_MSC_UPDATE_IRQ_DSTATE = dso_local global i16 0, align 2
@_TRACE_TZ_MSC_UPDATE_IRQ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.125, i8 1, ptr @_TRACE_TZ_MSC_UPDATE_IRQ_DSTATE }, align 8
@.str.126 = private unnamed_addr constant [22 x i8] c"tz_msc_access_blocked\00", align 1
@_TRACE_TZ_MSC_ACCESS_BLOCKED_DSTATE = dso_local global i16 0, align 2
@_TRACE_TZ_MSC_ACCESS_BLOCKED_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.126, i8 1, ptr @_TRACE_TZ_MSC_ACCESS_BLOCKED_DSTATE }, align 8
@.str.127 = private unnamed_addr constant [13 x i8] c"tz_ppc_reset\00", align 1
@_TRACE_TZ_PPC_RESET_DSTATE = dso_local global i16 0, align 2
@_TRACE_TZ_PPC_RESET_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.127, i8 1, ptr @_TRACE_TZ_PPC_RESET_DSTATE }, align 8
@.str.128 = private unnamed_addr constant [18 x i8] c"tz_ppc_cfg_nonsec\00", align 1
@_TRACE_TZ_PPC_CFG_NONSEC_DSTATE = dso_local global i16 0, align 2
@_TRACE_TZ_PPC_CFG_NONSEC_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.128, i8 1, ptr @_TRACE_TZ_PPC_CFG_NONSEC_DSTATE }, align 8
@.str.129 = private unnamed_addr constant [14 x i8] c"tz_ppc_cfg_ap\00", align 1
@_TRACE_TZ_PPC_CFG_AP_DSTATE = dso_local global i16 0, align 2
@_TRACE_TZ_PPC_CFG_AP_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.129, i8 1, ptr @_TRACE_TZ_PPC_CFG_AP_DSTATE }, align 8
@.str.130 = private unnamed_addr constant [20 x i8] c"tz_ppc_cfg_sec_resp\00", align 1
@_TRACE_TZ_PPC_CFG_SEC_RESP_DSTATE = dso_local global i16 0, align 2
@_TRACE_TZ_PPC_CFG_SEC_RESP_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.130, i8 1, ptr @_TRACE_TZ_PPC_CFG_SEC_RESP_DSTATE }, align 8
@.str.131 = private unnamed_addr constant [18 x i8] c"tz_ppc_irq_enable\00", align 1
@_TRACE_TZ_PPC_IRQ_ENABLE_DSTATE = dso_local global i16 0, align 2
@_TRACE_TZ_PPC_IRQ_ENABLE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.131, i8 1, ptr @_TRACE_TZ_PPC_IRQ_ENABLE_DSTATE }, align 8
@.str.132 = private unnamed_addr constant [17 x i8] c"tz_ppc_irq_clear\00", align 1
@_TRACE_TZ_PPC_IRQ_CLEAR_DSTATE = dso_local global i16 0, align 2
@_TRACE_TZ_PPC_IRQ_CLEAR_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.132, i8 1, ptr @_TRACE_TZ_PPC_IRQ_CLEAR_DSTATE }, align 8
@.str.133 = private unnamed_addr constant [18 x i8] c"tz_ppc_update_irq\00", align 1
@_TRACE_TZ_PPC_UPDATE_IRQ_DSTATE = dso_local global i16 0, align 2
@_TRACE_TZ_PPC_UPDATE_IRQ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.133, i8 1, ptr @_TRACE_TZ_PPC_UPDATE_IRQ_DSTATE }, align 8
@.str.134 = private unnamed_addr constant [20 x i8] c"tz_ppc_read_blocked\00", align 1
@_TRACE_TZ_PPC_READ_BLOCKED_DSTATE = dso_local global i16 0, align 2
@_TRACE_TZ_PPC_READ_BLOCKED_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.134, i8 1, ptr @_TRACE_TZ_PPC_READ_BLOCKED_DSTATE }, align 8
@.str.135 = private unnamed_addr constant [21 x i8] c"tz_ppc_write_blocked\00", align 1
@_TRACE_TZ_PPC_WRITE_BLOCKED_DSTATE = dso_local global i16 0, align 2
@_TRACE_TZ_PPC_WRITE_BLOCKED_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.135, i8 1, ptr @_TRACE_TZ_PPC_WRITE_BLOCKED_DSTATE }, align 8
@.str.136 = private unnamed_addr constant [21 x i8] c"iotkit_secctl_s_read\00", align 1
@_TRACE_IOTKIT_SECCTL_S_READ_DSTATE = dso_local global i16 0, align 2
@_TRACE_IOTKIT_SECCTL_S_READ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.136, i8 1, ptr @_TRACE_IOTKIT_SECCTL_S_READ_DSTATE }, align 8
@.str.137 = private unnamed_addr constant [22 x i8] c"iotkit_secctl_s_write\00", align 1
@_TRACE_IOTKIT_SECCTL_S_WRITE_DSTATE = dso_local global i16 0, align 2
@_TRACE_IOTKIT_SECCTL_S_WRITE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.137, i8 1, ptr @_TRACE_IOTKIT_SECCTL_S_WRITE_DSTATE }, align 8
@.str.138 = private unnamed_addr constant [22 x i8] c"iotkit_secctl_ns_read\00", align 1
@_TRACE_IOTKIT_SECCTL_NS_READ_DSTATE = dso_local global i16 0, align 2
@_TRACE_IOTKIT_SECCTL_NS_READ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.138, i8 1, ptr @_TRACE_IOTKIT_SECCTL_NS_READ_DSTATE }, align 8
@.str.139 = private unnamed_addr constant [23 x i8] c"iotkit_secctl_ns_write\00", align 1
@_TRACE_IOTKIT_SECCTL_NS_WRITE_DSTATE = dso_local global i16 0, align 2
@_TRACE_IOTKIT_SECCTL_NS_WRITE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.139, i8 1, ptr @_TRACE_IOTKIT_SECCTL_NS_WRITE_DSTATE }, align 8
@.str.140 = private unnamed_addr constant [27 x i8] c"imx6_analog_get_periph_clk\00", align 1
@_TRACE_IMX6_ANALOG_GET_PERIPH_CLK_DSTATE = dso_local global i16 0, align 2
@_TRACE_IMX6_ANALOG_GET_PERIPH_CLK_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.140, i8 1, ptr @_TRACE_IMX6_ANALOG_GET_PERIPH_CLK_DSTATE }, align 8
@.str.141 = private unnamed_addr constant [25 x i8] c"imx6_analog_get_pll2_clk\00", align 1
@_TRACE_IMX6_ANALOG_GET_PLL2_CLK_DSTATE = dso_local global i16 0, align 2
@_TRACE_IMX6_ANALOG_GET_PLL2_CLK_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.141, i8 1, ptr @_TRACE_IMX6_ANALOG_GET_PLL2_CLK_DSTATE }, align 8
@.str.142 = private unnamed_addr constant [30 x i8] c"imx6_analog_get_pll2_pfd0_clk\00", align 1
@_TRACE_IMX6_ANALOG_GET_PLL2_PFD0_CLK_DSTATE = dso_local global i16 0, align 2
@_TRACE_IMX6_ANALOG_GET_PLL2_PFD0_CLK_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.142, i8 1, ptr @_TRACE_IMX6_ANALOG_GET_PLL2_PFD0_CLK_DSTATE }, align 8
@.str.143 = private unnamed_addr constant [30 x i8] c"imx6_analog_get_pll2_pfd2_clk\00", align 1
@_TRACE_IMX6_ANALOG_GET_PLL2_PFD2_CLK_DSTATE = dso_local global i16 0, align 2
@_TRACE_IMX6_ANALOG_GET_PLL2_PFD2_CLK_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.143, i8 1, ptr @_TRACE_IMX6_ANALOG_GET_PLL2_PFD2_CLK_DSTATE }, align 8
@.str.144 = private unnamed_addr constant [17 x i8] c"imx6_analog_read\00", align 1
@_TRACE_IMX6_ANALOG_READ_DSTATE = dso_local global i16 0, align 2
@_TRACE_IMX6_ANALOG_READ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.144, i8 1, ptr @_TRACE_IMX6_ANALOG_READ_DSTATE }, align 8
@.str.145 = private unnamed_addr constant [18 x i8] c"imx6_analog_write\00", align 1
@_TRACE_IMX6_ANALOG_WRITE_DSTATE = dso_local global i16 0, align 2
@_TRACE_IMX6_ANALOG_WRITE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.145, i8 1, ptr @_TRACE_IMX6_ANALOG_WRITE_DSTATE }, align 8
@.str.146 = private unnamed_addr constant [21 x i8] c"imx6_ccm_get_ahb_clk\00", align 1
@_TRACE_IMX6_CCM_GET_AHB_CLK_DSTATE = dso_local global i16 0, align 2
@_TRACE_IMX6_CCM_GET_AHB_CLK_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.146, i8 1, ptr @_TRACE_IMX6_CCM_GET_AHB_CLK_DSTATE }, align 8
@.str.147 = private unnamed_addr constant [21 x i8] c"imx6_ccm_get_ipg_clk\00", align 1
@_TRACE_IMX6_CCM_GET_IPG_CLK_DSTATE = dso_local global i16 0, align 2
@_TRACE_IMX6_CCM_GET_IPG_CLK_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.147, i8 1, ptr @_TRACE_IMX6_CCM_GET_IPG_CLK_DSTATE }, align 8
@.str.148 = private unnamed_addr constant [21 x i8] c"imx6_ccm_get_per_clk\00", align 1
@_TRACE_IMX6_CCM_GET_PER_CLK_DSTATE = dso_local global i16 0, align 2
@_TRACE_IMX6_CCM_GET_PER_CLK_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.148, i8 1, ptr @_TRACE_IMX6_CCM_GET_PER_CLK_DSTATE }, align 8
@.str.149 = private unnamed_addr constant [29 x i8] c"imx6_ccm_get_clock_frequency\00", align 1
@_TRACE_IMX6_CCM_GET_CLOCK_FREQUENCY_DSTATE = dso_local global i16 0, align 2
@_TRACE_IMX6_CCM_GET_CLOCK_FREQUENCY_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.149, i8 1, ptr @_TRACE_IMX6_CCM_GET_CLOCK_FREQUENCY_DSTATE }, align 8
@.str.150 = private unnamed_addr constant [14 x i8] c"imx6_ccm_read\00", align 1
@_TRACE_IMX6_CCM_READ_DSTATE = dso_local global i16 0, align 2
@_TRACE_IMX6_CCM_READ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.150, i8 1, ptr @_TRACE_IMX6_CCM_READ_DSTATE }, align 8
@.str.151 = private unnamed_addr constant [15 x i8] c"imx6_ccm_reset\00", align 1
@_TRACE_IMX6_CCM_RESET_DSTATE = dso_local global i16 0, align 2
@_TRACE_IMX6_CCM_RESET_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.151, i8 1, ptr @_TRACE_IMX6_CCM_RESET_DSTATE }, align 8
@.str.152 = private unnamed_addr constant [15 x i8] c"imx6_ccm_write\00", align 1
@_TRACE_IMX6_CCM_WRITE_DSTATE = dso_local global i16 0, align 2
@_TRACE_IMX6_CCM_WRITE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.152, i8 1, ptr @_TRACE_IMX6_CCM_WRITE_DSTATE }, align 8
@.str.153 = private unnamed_addr constant [10 x i8] c"ccm_entry\00", align 1
@_TRACE_CCM_ENTRY_DSTATE = dso_local global i16 0, align 2
@_TRACE_CCM_ENTRY_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.153, i8 1, ptr @_TRACE_CCM_ENTRY_DSTATE }, align 8
@.str.154 = private unnamed_addr constant [9 x i8] c"ccm_freq\00", align 1
@_TRACE_CCM_FREQ_DSTATE = dso_local global i16 0, align 2
@_TRACE_CCM_FREQ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.154, i8 1, ptr @_TRACE_CCM_FREQ_DSTATE }, align 8
@.str.155 = private unnamed_addr constant [15 x i8] c"ccm_clock_freq\00", align 1
@_TRACE_CCM_CLOCK_FREQ_DSTATE = dso_local global i16 0, align 2
@_TRACE_CCM_CLOCK_FREQ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.155, i8 1, ptr @_TRACE_CCM_CLOCK_FREQ_DSTATE }, align 8
@.str.156 = private unnamed_addr constant [13 x i8] c"ccm_read_reg\00", align 1
@_TRACE_CCM_READ_REG_DSTATE = dso_local global i16 0, align 2
@_TRACE_CCM_READ_REG_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.156, i8 1, ptr @_TRACE_CCM_READ_REG_DSTATE }, align 8
@.str.157 = private unnamed_addr constant [14 x i8] c"ccm_write_reg\00", align 1
@_TRACE_CCM_WRITE_REG_DSTATE = dso_local global i16 0, align 2
@_TRACE_CCM_WRITE_REG_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.157, i8 1, ptr @_TRACE_CCM_WRITE_REG_DSTATE }, align 8
@.str.158 = private unnamed_addr constant [14 x i8] c"imx7_src_read\00", align 1
@_TRACE_IMX7_SRC_READ_DSTATE = dso_local global i16 0, align 2
@_TRACE_IMX7_SRC_READ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.158, i8 1, ptr @_TRACE_IMX7_SRC_READ_DSTATE }, align 8
@.str.159 = private unnamed_addr constant [15 x i8] c"imx7_src_write\00", align 1
@_TRACE_IMX7_SRC_WRITE_DSTATE = dso_local global i16 0, align 2
@_TRACE_IMX7_SRC_WRITE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.159, i8 1, ptr @_TRACE_IMX7_SRC_WRITE_DSTATE }, align 8
@.str.160 = private unnamed_addr constant [20 x i8] c"iotkit_sysinfo_read\00", align 1
@_TRACE_IOTKIT_SYSINFO_READ_DSTATE = dso_local global i16 0, align 2
@_TRACE_IOTKIT_SYSINFO_READ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.160, i8 1, ptr @_TRACE_IOTKIT_SYSINFO_READ_DSTATE }, align 8
@.str.161 = private unnamed_addr constant [21 x i8] c"iotkit_sysinfo_write\00", align 1
@_TRACE_IOTKIT_SYSINFO_WRITE_DSTATE = dso_local global i16 0, align 2
@_TRACE_IOTKIT_SYSINFO_WRITE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.161, i8 1, ptr @_TRACE_IOTKIT_SYSINFO_WRITE_DSTATE }, align 8
@.str.162 = private unnamed_addr constant [19 x i8] c"iotkit_sysctl_read\00", align 1
@_TRACE_IOTKIT_SYSCTL_READ_DSTATE = dso_local global i16 0, align 2
@_TRACE_IOTKIT_SYSCTL_READ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.162, i8 1, ptr @_TRACE_IOTKIT_SYSCTL_READ_DSTATE }, align 8
@.str.163 = private unnamed_addr constant [20 x i8] c"iotkit_sysctl_write\00", align 1
@_TRACE_IOTKIT_SYSCTL_WRITE_DSTATE = dso_local global i16 0, align 2
@_TRACE_IOTKIT_SYSCTL_WRITE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.163, i8 1, ptr @_TRACE_IOTKIT_SYSCTL_WRITE_DSTATE }, align 8
@.str.164 = private unnamed_addr constant [20 x i8] c"iotkit_sysctl_reset\00", align 1
@_TRACE_IOTKIT_SYSCTL_RESET_DSTATE = dso_local global i16 0, align 2
@_TRACE_IOTKIT_SYSCTL_RESET_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.164, i8 1, ptr @_TRACE_IOTKIT_SYSCTL_RESET_DSTATE }, align 8
@.str.165 = private unnamed_addr constant [24 x i8] c"armsse_cpu_pwrctrl_read\00", align 1
@_TRACE_ARMSSE_CPU_PWRCTRL_READ_DSTATE = dso_local global i16 0, align 2
@_TRACE_ARMSSE_CPU_PWRCTRL_READ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.165, i8 1, ptr @_TRACE_ARMSSE_CPU_PWRCTRL_READ_DSTATE }, align 8
@.str.166 = private unnamed_addr constant [25 x i8] c"armsse_cpu_pwrctrl_write\00", align 1
@_TRACE_ARMSSE_CPU_PWRCTRL_WRITE_DSTATE = dso_local global i16 0, align 2
@_TRACE_ARMSSE_CPU_PWRCTRL_WRITE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.166, i8 1, ptr @_TRACE_ARMSSE_CPU_PWRCTRL_WRITE_DSTATE }, align 8
@.str.167 = private unnamed_addr constant [18 x i8] c"armsse_cpuid_read\00", align 1
@_TRACE_ARMSSE_CPUID_READ_DSTATE = dso_local global i16 0, align 2
@_TRACE_ARMSSE_CPUID_READ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.167, i8 1, ptr @_TRACE_ARMSSE_CPUID_READ_DSTATE }, align 8
@.str.168 = private unnamed_addr constant [19 x i8] c"armsse_cpuid_write\00", align 1
@_TRACE_ARMSSE_CPUID_WRITE_DSTATE = dso_local global i16 0, align 2
@_TRACE_ARMSSE_CPUID_WRITE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.168, i8 1, ptr @_TRACE_ARMSSE_CPUID_WRITE_DSTATE }, align 8
@.str.169 = private unnamed_addr constant [16 x i8] c"armsse_mhu_read\00", align 1
@_TRACE_ARMSSE_MHU_READ_DSTATE = dso_local global i16 0, align 2
@_TRACE_ARMSSE_MHU_READ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.169, i8 1, ptr @_TRACE_ARMSSE_MHU_READ_DSTATE }, align 8
@.str.170 = private unnamed_addr constant [17 x i8] c"armsse_mhu_write\00", align 1
@_TRACE_ARMSSE_MHU_WRITE_DSTATE = dso_local global i16 0, align 2
@_TRACE_ARMSSE_MHU_WRITE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.170, i8 1, ptr @_TRACE_ARMSSE_MHU_WRITE_DSTATE }, align 8
@.str.171 = private unnamed_addr constant [18 x i8] c"aspeed_xdma_write\00", align 1
@_TRACE_ASPEED_XDMA_WRITE_DSTATE = dso_local global i16 0, align 2
@_TRACE_ASPEED_XDMA_WRITE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.171, i8 1, ptr @_TRACE_ASPEED_XDMA_WRITE_DSTATE }, align 8
@.str.172 = private unnamed_addr constant [16 x i8] c"aspeed_i3c_read\00", align 1
@_TRACE_ASPEED_I3C_READ_DSTATE = dso_local global i16 0, align 2
@_TRACE_ASPEED_I3C_READ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.172, i8 1, ptr @_TRACE_ASPEED_I3C_READ_DSTATE }, align 8
@.str.173 = private unnamed_addr constant [17 x i8] c"aspeed_i3c_write\00", align 1
@_TRACE_ASPEED_I3C_WRITE_DSTATE = dso_local global i16 0, align 2
@_TRACE_ASPEED_I3C_WRITE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.173, i8 1, ptr @_TRACE_ASPEED_I3C_WRITE_DSTATE }, align 8
@.str.174 = private unnamed_addr constant [23 x i8] c"aspeed_i3c_device_read\00", align 1
@_TRACE_ASPEED_I3C_DEVICE_READ_DSTATE = dso_local global i16 0, align 2
@_TRACE_ASPEED_I3C_DEVICE_READ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.174, i8 1, ptr @_TRACE_ASPEED_I3C_DEVICE_READ_DSTATE }, align 8
@.str.175 = private unnamed_addr constant [24 x i8] c"aspeed_i3c_device_write\00", align 1
@_TRACE_ASPEED_I3C_DEVICE_WRITE_DSTATE = dso_local global i16 0, align 2
@_TRACE_ASPEED_I3C_DEVICE_WRITE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.175, i8 1, ptr @_TRACE_ASPEED_I3C_DEVICE_WRITE_DSTATE }, align 8
@.str.176 = private unnamed_addr constant [18 x i8] c"aspeed_sdmc_write\00", align 1
@_TRACE_ASPEED_SDMC_WRITE_DSTATE = dso_local global i16 0, align 2
@_TRACE_ASPEED_SDMC_WRITE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.176, i8 1, ptr @_TRACE_ASPEED_SDMC_WRITE_DSTATE }, align 8
@.str.177 = private unnamed_addr constant [17 x i8] c"aspeed_sdmc_read\00", align 1
@_TRACE_ASPEED_SDMC_READ_DSTATE = dso_local global i16 0, align 2
@_TRACE_ASPEED_SDMC_READ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.177, i8 1, ptr @_TRACE_ASPEED_SDMC_READ_DSTATE }, align 8
@.str.178 = private unnamed_addr constant [17 x i8] c"aspeed_peci_read\00", align 1
@_TRACE_ASPEED_PECI_READ_DSTATE = dso_local global i16 0, align 2
@_TRACE_ASPEED_PECI_READ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.178, i8 1, ptr @_TRACE_ASPEED_PECI_READ_DSTATE }, align 8
@.str.179 = private unnamed_addr constant [18 x i8] c"aspeed_peci_write\00", align 1
@_TRACE_ASPEED_PECI_WRITE_DSTATE = dso_local global i16 0, align 2
@_TRACE_ASPEED_PECI_WRITE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.179, i8 1, ptr @_TRACE_ASPEED_PECI_WRITE_DSTATE }, align 8
@.str.180 = private unnamed_addr constant [28 x i8] c"aspeed_peci_raise_interrupt\00", align 1
@_TRACE_ASPEED_PECI_RAISE_INTERRUPT_DSTATE = dso_local global i16 0, align 2
@_TRACE_ASPEED_PECI_RAISE_INTERRUPT_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.180, i8 1, ptr @_TRACE_ASPEED_PECI_RAISE_INTERRUPT_DSTATE }, align 8
@.str.181 = private unnamed_addr constant [22 x i8] c"bcm2835_mbox_property\00", align 1
@_TRACE_BCM2835_MBOX_PROPERTY_DSTATE = dso_local global i16 0, align 2
@_TRACE_BCM2835_MBOX_PROPERTY_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.181, i8 1, ptr @_TRACE_BCM2835_MBOX_PROPERTY_DSTATE }, align 8
@.str.182 = private unnamed_addr constant [19 x i8] c"bcm2835_mbox_write\00", align 1
@_TRACE_BCM2835_MBOX_WRITE_DSTATE = dso_local global i16 0, align 2
@_TRACE_BCM2835_MBOX_WRITE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.182, i8 1, ptr @_TRACE_BCM2835_MBOX_WRITE_DSTATE }, align 8
@.str.183 = private unnamed_addr constant [18 x i8] c"bcm2835_mbox_read\00", align 1
@_TRACE_BCM2835_MBOX_READ_DSTATE = dso_local global i16 0, align 2
@_TRACE_BCM2835_MBOX_READ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.183, i8 1, ptr @_TRACE_BCM2835_MBOX_READ_DSTATE }, align 8
@.str.184 = private unnamed_addr constant [17 x i8] c"bcm2835_mbox_irq\00", align 1
@_TRACE_BCM2835_MBOX_IRQ_DSTATE = dso_local global i16 0, align 2
@_TRACE_BCM2835_MBOX_IRQ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.184, i8 1, ptr @_TRACE_BCM2835_MBOX_IRQ_DSTATE }, align 8
@.str.185 = private unnamed_addr constant [25 x i8] c"via1_rtc_update_data_out\00", align 1
@_TRACE_VIA1_RTC_UPDATE_DATA_OUT_DSTATE = dso_local global i16 0, align 2
@_TRACE_VIA1_RTC_UPDATE_DATA_OUT_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.185, i8 1, ptr @_TRACE_VIA1_RTC_UPDATE_DATA_OUT_DSTATE }, align 8
@.str.186 = private unnamed_addr constant [24 x i8] c"via1_rtc_update_data_in\00", align 1
@_TRACE_VIA1_RTC_UPDATE_DATA_IN_DSTATE = dso_local global i16 0, align 2
@_TRACE_VIA1_RTC_UPDATE_DATA_IN_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.186, i8 1, ptr @_TRACE_VIA1_RTC_UPDATE_DATA_IN_DSTATE }, align 8
@.str.187 = private unnamed_addr constant [25 x i8] c"via1_rtc_internal_status\00", align 1
@_TRACE_VIA1_RTC_INTERNAL_STATUS_DSTATE = dso_local global i16 0, align 2
@_TRACE_VIA1_RTC_INTERNAL_STATUS_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.187, i8 1, ptr @_TRACE_VIA1_RTC_INTERNAL_STATUS_DSTATE }, align 8
@.str.188 = private unnamed_addr constant [22 x i8] c"via1_rtc_internal_cmd\00", align 1
@_TRACE_VIA1_RTC_INTERNAL_CMD_DSTATE = dso_local global i16 0, align 2
@_TRACE_VIA1_RTC_INTERNAL_CMD_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.188, i8 1, ptr @_TRACE_VIA1_RTC_INTERNAL_CMD_DSTATE }, align 8
@.str.189 = private unnamed_addr constant [21 x i8] c"via1_rtc_cmd_invalid\00", align 1
@_TRACE_VIA1_RTC_CMD_INVALID_DSTATE = dso_local global i16 0, align 2
@_TRACE_VIA1_RTC_CMD_INVALID_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.189, i8 1, ptr @_TRACE_VIA1_RTC_CMD_INVALID_DSTATE }, align 8
@.str.190 = private unnamed_addr constant [23 x i8] c"via1_rtc_internal_time\00", align 1
@_TRACE_VIA1_RTC_INTERNAL_TIME_DSTATE = dso_local global i16 0, align 2
@_TRACE_VIA1_RTC_INTERNAL_TIME_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.190, i8 1, ptr @_TRACE_VIA1_RTC_INTERNAL_TIME_DSTATE }, align 8
@.str.191 = private unnamed_addr constant [26 x i8] c"via1_rtc_internal_set_cmd\00", align 1
@_TRACE_VIA1_RTC_INTERNAL_SET_CMD_DSTATE = dso_local global i16 0, align 2
@_TRACE_VIA1_RTC_INTERNAL_SET_CMD_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.191, i8 1, ptr @_TRACE_VIA1_RTC_INTERNAL_SET_CMD_DSTATE }, align 8
@.str.192 = private unnamed_addr constant [29 x i8] c"via1_rtc_internal_ignore_cmd\00", align 1
@_TRACE_VIA1_RTC_INTERNAL_IGNORE_CMD_DSTATE = dso_local global i16 0, align 2
@_TRACE_VIA1_RTC_INTERNAL_IGNORE_CMD_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.192, i8 1, ptr @_TRACE_VIA1_RTC_INTERNAL_IGNORE_CMD_DSTATE }, align 8
@.str.193 = private unnamed_addr constant [26 x i8] c"via1_rtc_internal_set_alt\00", align 1
@_TRACE_VIA1_RTC_INTERNAL_SET_ALT_DSTATE = dso_local global i16 0, align 2
@_TRACE_VIA1_RTC_INTERNAL_SET_ALT_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.193, i8 1, ptr @_TRACE_VIA1_RTC_INTERNAL_SET_ALT_DSTATE }, align 8
@.str.194 = private unnamed_addr constant [26 x i8] c"via1_rtc_cmd_seconds_read\00", align 1
@_TRACE_VIA1_RTC_CMD_SECONDS_READ_DSTATE = dso_local global i16 0, align 2
@_TRACE_VIA1_RTC_CMD_SECONDS_READ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.194, i8 1, ptr @_TRACE_VIA1_RTC_CMD_SECONDS_READ_DSTATE }, align 8
@.str.195 = private unnamed_addr constant [27 x i8] c"via1_rtc_cmd_seconds_write\00", align 1
@_TRACE_VIA1_RTC_CMD_SECONDS_WRITE_DSTATE = dso_local global i16 0, align 2
@_TRACE_VIA1_RTC_CMD_SECONDS_WRITE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.195, i8 1, ptr @_TRACE_VIA1_RTC_CMD_SECONDS_WRITE_DSTATE }, align 8
@.str.196 = private unnamed_addr constant [24 x i8] c"via1_rtc_cmd_test_write\00", align 1
@_TRACE_VIA1_RTC_CMD_TEST_WRITE_DSTATE = dso_local global i16 0, align 2
@_TRACE_VIA1_RTC_CMD_TEST_WRITE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.196, i8 1, ptr @_TRACE_VIA1_RTC_CMD_TEST_WRITE_DSTATE }, align 8
@.str.197 = private unnamed_addr constant [28 x i8] c"via1_rtc_cmd_wprotect_write\00", align 1
@_TRACE_VIA1_RTC_CMD_WPROTECT_WRITE_DSTATE = dso_local global i16 0, align 2
@_TRACE_VIA1_RTC_CMD_WPROTECT_WRITE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.197, i8 1, ptr @_TRACE_VIA1_RTC_CMD_WPROTECT_WRITE_DSTATE }, align 8
@.str.198 = private unnamed_addr constant [23 x i8] c"via1_rtc_cmd_pram_read\00", align 1
@_TRACE_VIA1_RTC_CMD_PRAM_READ_DSTATE = dso_local global i16 0, align 2
@_TRACE_VIA1_RTC_CMD_PRAM_READ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.198, i8 1, ptr @_TRACE_VIA1_RTC_CMD_PRAM_READ_DSTATE }, align 8
@.str.199 = private unnamed_addr constant [24 x i8] c"via1_rtc_cmd_pram_write\00", align 1
@_TRACE_VIA1_RTC_CMD_PRAM_WRITE_DSTATE = dso_local global i16 0, align 2
@_TRACE_VIA1_RTC_CMD_PRAM_WRITE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.199, i8 1, ptr @_TRACE_VIA1_RTC_CMD_PRAM_WRITE_DSTATE }, align 8
@.str.200 = private unnamed_addr constant [28 x i8] c"via1_rtc_cmd_pram_sect_read\00", align 1
@_TRACE_VIA1_RTC_CMD_PRAM_SECT_READ_DSTATE = dso_local global i16 0, align 2
@_TRACE_VIA1_RTC_CMD_PRAM_SECT_READ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.200, i8 1, ptr @_TRACE_VIA1_RTC_CMD_PRAM_SECT_READ_DSTATE }, align 8
@.str.201 = private unnamed_addr constant [29 x i8] c"via1_rtc_cmd_pram_sect_write\00", align 1
@_TRACE_VIA1_RTC_CMD_PRAM_SECT_WRITE_DSTATE = dso_local global i16 0, align 2
@_TRACE_VIA1_RTC_CMD_PRAM_SECT_WRITE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.201, i8 1, ptr @_TRACE_VIA1_RTC_CMD_PRAM_SECT_WRITE_DSTATE }, align 8
@.str.202 = private unnamed_addr constant [14 x i8] c"via1_adb_send\00", align 1
@_TRACE_VIA1_ADB_SEND_DSTATE = dso_local global i16 0, align 2
@_TRACE_VIA1_ADB_SEND_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.202, i8 1, ptr @_TRACE_VIA1_ADB_SEND_DSTATE }, align 8
@.str.203 = private unnamed_addr constant [17 x i8] c"via1_adb_receive\00", align 1
@_TRACE_VIA1_ADB_RECEIVE_DSTATE = dso_local global i16 0, align 2
@_TRACE_VIA1_ADB_RECEIVE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.203, i8 1, ptr @_TRACE_VIA1_ADB_RECEIVE_DSTATE }, align 8
@.str.204 = private unnamed_addr constant [14 x i8] c"via1_adb_poll\00", align 1
@_TRACE_VIA1_ADB_POLL_DSTATE = dso_local global i16 0, align 2
@_TRACE_VIA1_ADB_POLL_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.204, i8 1, ptr @_TRACE_VIA1_ADB_POLL_DSTATE }, align 8
@.str.205 = private unnamed_addr constant [26 x i8] c"via1_adb_netbsd_enum_hack\00", align 1
@_TRACE_VIA1_ADB_NETBSD_ENUM_HACK_DSTATE = dso_local global i16 0, align 2
@_TRACE_VIA1_ADB_NETBSD_ENUM_HACK_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.205, i8 1, ptr @_TRACE_VIA1_ADB_NETBSD_ENUM_HACK_DSTATE }, align 8
@.str.206 = private unnamed_addr constant [13 x i8] c"via1_auxmode\00", align 1
@_TRACE_VIA1_AUXMODE_DSTATE = dso_local global i16 0, align 2
@_TRACE_VIA1_AUXMODE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.206, i8 1, ptr @_TRACE_VIA1_AUXMODE_DSTATE }, align 8
@.str.207 = private unnamed_addr constant [22 x i8] c"via1_timer_hack_state\00", align 1
@_TRACE_VIA1_TIMER_HACK_STATE_DSTATE = dso_local global i16 0, align 2
@_TRACE_VIA1_TIMER_HACK_STATE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.207, i8 1, ptr @_TRACE_VIA1_TIMER_HACK_STATE_DSTATE }, align 8
@.str.208 = private unnamed_addr constant [19 x i8] c"grlib_ahb_pnp_read\00", align 1
@_TRACE_GRLIB_AHB_PNP_READ_DSTATE = dso_local global i16 0, align 2
@_TRACE_GRLIB_AHB_PNP_READ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.208, i8 1, ptr @_TRACE_GRLIB_AHB_PNP_READ_DSTATE }, align 8
@.str.209 = private unnamed_addr constant [19 x i8] c"grlib_apb_pnp_read\00", align 1
@_TRACE_GRLIB_APB_PNP_READ_DSTATE = dso_local global i16 0, align 2
@_TRACE_GRLIB_APB_PNP_READ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.209, i8 1, ptr @_TRACE_GRLIB_APB_PNP_READ_DSTATE }, align 8
@.str.210 = private unnamed_addr constant [18 x i8] c"led_set_intensity\00", align 1
@_TRACE_LED_SET_INTENSITY_DSTATE = dso_local global i16 0, align 2
@_TRACE_LED_SET_INTENSITY_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.210, i8 1, ptr @_TRACE_LED_SET_INTENSITY_DSTATE }, align 8
@.str.211 = private unnamed_addr constant [21 x i8] c"led_change_intensity\00", align 1
@_TRACE_LED_CHANGE_INTENSITY_DSTATE = dso_local global i16 0, align 2
@_TRACE_LED_CHANGE_INTENSITY_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.211, i8 1, ptr @_TRACE_LED_CHANGE_INTENSITY_DSTATE }, align 8
@.str.212 = private unnamed_addr constant [20 x i8] c"pca955x_gpio_status\00", align 1
@_TRACE_PCA955X_GPIO_STATUS_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCA955X_GPIO_STATUS_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.212, i8 1, ptr @_TRACE_PCA955X_GPIO_STATUS_DSTATE }, align 8
@.str.213 = private unnamed_addr constant [20 x i8] c"pca955x_gpio_change\00", align 1
@_TRACE_PCA955X_GPIO_CHANGE_DSTATE = dso_local global i16 0, align 2
@_TRACE_PCA955X_GPIO_CHANGE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.213, i8 1, ptr @_TRACE_PCA955X_GPIO_CHANGE_DSTATE }, align 8
@.str.214 = private unnamed_addr constant [20 x i8] c"bcm2835_cprman_read\00", align 1
@_TRACE_BCM2835_CPRMAN_READ_DSTATE = dso_local global i16 0, align 2
@_TRACE_BCM2835_CPRMAN_READ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.214, i8 1, ptr @_TRACE_BCM2835_CPRMAN_READ_DSTATE }, align 8
@.str.215 = private unnamed_addr constant [21 x i8] c"bcm2835_cprman_write\00", align 1
@_TRACE_BCM2835_CPRMAN_WRITE_DSTATE = dso_local global i16 0, align 2
@_TRACE_BCM2835_CPRMAN_WRITE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.215, i8 1, ptr @_TRACE_BCM2835_CPRMAN_WRITE_DSTATE }, align 8
@.str.216 = private unnamed_addr constant [35 x i8] c"bcm2835_cprman_write_invalid_magic\00", align 1
@_TRACE_BCM2835_CPRMAN_WRITE_INVALID_MAGIC_DSTATE = dso_local global i16 0, align 2
@_TRACE_BCM2835_CPRMAN_WRITE_INVALID_MAGIC_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.216, i8 1, ptr @_TRACE_BCM2835_CPRMAN_WRITE_INVALID_MAGIC_DSTATE }, align 8
@.str.217 = private unnamed_addr constant [15 x i8] c"virt_ctrl_read\00", align 1
@_TRACE_VIRT_CTRL_READ_DSTATE = dso_local global i16 0, align 2
@_TRACE_VIRT_CTRL_READ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.217, i8 1, ptr @_TRACE_VIRT_CTRL_READ_DSTATE }, align 8
@.str.218 = private unnamed_addr constant [16 x i8] c"virt_ctrl_write\00", align 1
@_TRACE_VIRT_CTRL_WRITE_DSTATE = dso_local global i16 0, align 2
@_TRACE_VIRT_CTRL_WRITE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.218, i8 1, ptr @_TRACE_VIRT_CTRL_WRITE_DSTATE }, align 8
@.str.219 = private unnamed_addr constant [16 x i8] c"virt_ctrl_reset\00", align 1
@_TRACE_VIRT_CTRL_RESET_DSTATE = dso_local global i16 0, align 2
@_TRACE_VIRT_CTRL_RESET_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.219, i8 1, ptr @_TRACE_VIRT_CTRL_RESET_DSTATE }, align 8
@.str.220 = private unnamed_addr constant [18 x i8] c"virt_ctrl_realize\00", align 1
@_TRACE_VIRT_CTRL_REALIZE_DSTATE = dso_local global i16 0, align 2
@_TRACE_VIRT_CTRL_REALIZE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.220, i8 1, ptr @_TRACE_VIRT_CTRL_REALIZE_DSTATE }, align 8
@.str.221 = private unnamed_addr constant [24 x i8] c"virt_ctrl_instance_init\00", align 1
@_TRACE_VIRT_CTRL_INSTANCE_INIT_DSTATE = dso_local global i16 0, align 2
@_TRACE_VIRT_CTRL_INSTANCE_INIT_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.221, i8 1, ptr @_TRACE_VIRT_CTRL_INSTANCE_INIT_DSTATE }, align 8
@.str.222 = private unnamed_addr constant [20 x i8] c"lasi_chip_mem_valid\00", align 1
@_TRACE_LASI_CHIP_MEM_VALID_DSTATE = dso_local global i16 0, align 2
@_TRACE_LASI_CHIP_MEM_VALID_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.222, i8 1, ptr @_TRACE_LASI_CHIP_MEM_VALID_DSTATE }, align 8
@.str.223 = private unnamed_addr constant [15 x i8] c"lasi_chip_read\00", align 1
@_TRACE_LASI_CHIP_READ_DSTATE = dso_local global i16 0, align 2
@_TRACE_LASI_CHIP_READ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.223, i8 1, ptr @_TRACE_LASI_CHIP_READ_DSTATE }, align 8
@.str.224 = private unnamed_addr constant [16 x i8] c"lasi_chip_write\00", align 1
@_TRACE_LASI_CHIP_WRITE_DSTATE = dso_local global i16 0, align 2
@_TRACE_LASI_CHIP_WRITE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.224, i8 1, ptr @_TRACE_LASI_CHIP_WRITE_DSTATE }, align 8
@.str.225 = private unnamed_addr constant [12 x i8] c"djmemc_read\00", align 1
@_TRACE_DJMEMC_READ_DSTATE = dso_local global i16 0, align 2
@_TRACE_DJMEMC_READ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.225, i8 1, ptr @_TRACE_DJMEMC_READ_DSTATE }, align 8
@.str.226 = private unnamed_addr constant [13 x i8] c"djmemc_write\00", align 1
@_TRACE_DJMEMC_WRITE_DSTATE = dso_local global i16 0, align 2
@_TRACE_DJMEMC_WRITE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.226, i8 1, ptr @_TRACE_DJMEMC_WRITE_DSTATE }, align 8
@.str.227 = private unnamed_addr constant [10 x i8] c"iosb_read\00", align 1
@_TRACE_IOSB_READ_DSTATE = dso_local global i16 0, align 2
@_TRACE_IOSB_READ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.227, i8 1, ptr @_TRACE_IOSB_READ_DSTATE }, align 8
@.str.228 = private unnamed_addr constant [11 x i8] c"iosb_write\00", align 1
@_TRACE_IOSB_WRITE_DSTATE = dso_local global i16 0, align 2
@_TRACE_IOSB_WRITE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.228, i8 1, ptr @_TRACE_IOSB_WRITE_DSTATE }, align 8
@hw_misc_trace_events = dso_local global [230 x ptr] [ptr @_TRACE_ALLWINNER_CPUCFG_CPU_RESET_EVENT, ptr @_TRACE_ALLWINNER_CPUCFG_READ_EVENT, ptr @_TRACE_ALLWINNER_CPUCFG_WRITE_EVENT, ptr @_TRACE_ALLWINNER_H3_DRAMC_ROWMIRROR_DISABLE_EVENT, ptr @_TRACE_ALLWINNER_H3_DRAMC_ROWMIRROR_ENABLE_EVENT, ptr @_TRACE_ALLWINNER_H3_DRAMCOM_READ_EVENT, ptr @_TRACE_ALLWINNER_H3_DRAMCOM_WRITE_EVENT, ptr @_TRACE_ALLWINNER_H3_DRAMCTL_READ_EVENT, ptr @_TRACE_ALLWINNER_H3_DRAMCTL_WRITE_EVENT, ptr @_TRACE_ALLWINNER_H3_DRAMPHY_READ_EVENT, ptr @_TRACE_ALLWINNER_H3_DRAMPHY_WRITE_EVENT, ptr @_TRACE_ALLWINNER_R40_DRAMC_DETECT_CELLS_DISABLE_EVENT, ptr @_TRACE_ALLWINNER_R40_DRAMC_DETECT_CELLS_ENABLE_EVENT, ptr @_TRACE_ALLWINNER_R40_DRAMC_MAP_ROWS_EVENT, ptr @_TRACE_ALLWINNER_R40_DRAMC_OFFSET_TO_CELL_EVENT, ptr @_TRACE_ALLWINNER_R40_DRAMC_DETECT_CELL_WRITE_EVENT, ptr @_TRACE_ALLWINNER_R40_DRAMC_DETECT_CELL_READ_EVENT, ptr @_TRACE_ALLWINNER_R40_DRAMCOM_READ_EVENT, ptr @_TRACE_ALLWINNER_R40_DRAMCOM_WRITE_EVENT, ptr @_TRACE_ALLWINNER_R40_DRAMCTL_READ_EVENT, ptr @_TRACE_ALLWINNER_R40_DRAMCTL_WRITE_EVENT, ptr @_TRACE_ALLWINNER_R40_DRAMPHY_READ_EVENT, ptr @_TRACE_ALLWINNER_R40_DRAMPHY_WRITE_EVENT, ptr @_TRACE_ALLWINNER_SID_READ_EVENT, ptr @_TRACE_ALLWINNER_SID_WRITE_EVENT, ptr @_TRACE_ALLWINNER_SRAMC_READ_EVENT, ptr @_TRACE_ALLWINNER_SRAMC_WRITE_EVENT, ptr @_TRACE_AVR_POWER_READ_EVENT, ptr @_TRACE_AVR_POWER_WRITE_EVENT, ptr @_TRACE_AXP2XX_RX_EVENT, ptr @_TRACE_AXP2XX_SELECT_EVENT, ptr @_TRACE_AXP2XX_TX_EVENT, ptr @_TRACE_ECC_MEM_WRITEL_MER_EVENT, ptr @_TRACE_ECC_MEM_WRITEL_MDR_EVENT, ptr @_TRACE_ECC_MEM_WRITEL_MFSR_EVENT, ptr @_TRACE_ECC_MEM_WRITEL_VCR_EVENT, ptr @_TRACE_ECC_MEM_WRITEL_DR_EVENT, ptr @_TRACE_ECC_MEM_WRITEL_ECR0_EVENT, ptr @_TRACE_ECC_MEM_WRITEL_ECR1_EVENT, ptr @_TRACE_ECC_MEM_READL_MER_EVENT, ptr @_TRACE_ECC_MEM_READL_MDR_EVENT, ptr @_TRACE_ECC_MEM_READL_MFSR_EVENT, ptr @_TRACE_ECC_MEM_READL_VCR_EVENT, ptr @_TRACE_ECC_MEM_READL_MFAR0_EVENT, ptr @_TRACE_ECC_MEM_READL_MFAR1_EVENT, ptr @_TRACE_ECC_MEM_READL_DR_EVENT, ptr @_TRACE_ECC_MEM_READL_ECR0_EVENT, ptr @_TRACE_ECC_MEM_READL_ECR1_EVENT, ptr @_TRACE_ECC_DIAG_MEM_WRITEB_EVENT, ptr @_TRACE_ECC_DIAG_MEM_READB_EVENT, ptr @_TRACE_EMPTY_SLOT_WRITE_EVENT, ptr @_TRACE_SLAVIO_MISC_UPDATE_IRQ_RAISE_EVENT, ptr @_TRACE_SLAVIO_MISC_UPDATE_IRQ_LOWER_EVENT, ptr @_TRACE_SLAVIO_SET_POWER_FAIL_EVENT, ptr @_TRACE_SLAVIO_CFG_MEM_WRITEB_EVENT, ptr @_TRACE_SLAVIO_CFG_MEM_READB_EVENT, ptr @_TRACE_SLAVIO_DIAG_MEM_WRITEB_EVENT, ptr @_TRACE_SLAVIO_DIAG_MEM_READB_EVENT, ptr @_TRACE_SLAVIO_MDM_MEM_WRITEB_EVENT, ptr @_TRACE_SLAVIO_MDM_MEM_READB_EVENT, ptr @_TRACE_SLAVIO_AUX1_MEM_WRITEB_EVENT, ptr @_TRACE_SLAVIO_AUX1_MEM_READB_EVENT, ptr @_TRACE_SLAVIO_AUX2_MEM_WRITEB_EVENT, ptr @_TRACE_SLAVIO_AUX2_MEM_READB_EVENT, ptr @_TRACE_APC_MEM_WRITEB_EVENT, ptr @_TRACE_APC_MEM_READB_EVENT, ptr @_TRACE_SLAVIO_SYSCTRL_MEM_WRITEL_EVENT, ptr @_TRACE_SLAVIO_SYSCTRL_MEM_READL_EVENT, ptr @_TRACE_SLAVIO_LED_MEM_WRITEW_EVENT, ptr @_TRACE_SLAVIO_LED_MEM_READW_EVENT, ptr @_TRACE_ASPEED_SCU_WRITE_EVENT, ptr @_TRACE_ASPEED_SCU_READ_EVENT, ptr @_TRACE_MPS2_SCC_READ_EVENT, ptr @_TRACE_MPS2_SCC_WRITE_EVENT, ptr @_TRACE_MPS2_SCC_RESET_EVENT, ptr @_TRACE_MPS2_SCC_CFG_WRITE_EVENT, ptr @_TRACE_MPS2_SCC_CFG_READ_EVENT, ptr @_TRACE_MPS2_FPGAIO_READ_EVENT, ptr @_TRACE_MPS2_FPGAIO_WRITE_EVENT, ptr @_TRACE_MPS2_FPGAIO_RESET_EVENT, ptr @_TRACE_MSF2_SYSREG_WRITE_EVENT, ptr @_TRACE_MSF2_SYSREG_READ_EVENT, ptr @_TRACE_MSF2_SYSREG_WRITE_PLL_STATUS_EVENT, ptr @_TRACE_IMX7_GPR_READ_EVENT, ptr @_TRACE_IMX7_GPR_WRITE_EVENT, ptr @_TRACE_IMX7_SNVS_READ_EVENT, ptr @_TRACE_IMX7_SNVS_WRITE_EVENT, ptr @_TRACE_MOS6522_SET_COUNTER_EVENT, ptr @_TRACE_MOS6522_GET_NEXT_IRQ_TIME_EVENT, ptr @_TRACE_MOS6522_SET_SR_INT_EVENT, ptr @_TRACE_MOS6522_WRITE_EVENT, ptr @_TRACE_MOS6522_READ_EVENT, ptr @_TRACE_NPCM7XX_CLK_READ_EVENT, ptr @_TRACE_NPCM7XX_CLK_WRITE_EVENT, ptr @_TRACE_NPCM7XX_GCR_READ_EVENT, ptr @_TRACE_NPCM7XX_GCR_WRITE_EVENT, ptr @_TRACE_NPCM7XX_MFT_READ_EVENT, ptr @_TRACE_NPCM7XX_MFT_WRITE_EVENT, ptr @_TRACE_NPCM7XX_MFT_RPM_EVENT, ptr @_TRACE_NPCM7XX_MFT_CAPTURE_EVENT, ptr @_TRACE_NPCM7XX_MFT_UPDATE_CLOCK_EVENT, ptr @_TRACE_NPCM7XX_MFT_SET_DUTY_EVENT, ptr @_TRACE_NPCM7XX_RNG_READ_EVENT, ptr @_TRACE_NPCM7XX_RNG_WRITE_EVENT, ptr @_TRACE_NPCM7XX_PWM_READ_EVENT, ptr @_TRACE_NPCM7XX_PWM_WRITE_EVENT, ptr @_TRACE_NPCM7XX_PWM_UPDATE_FREQ_EVENT, ptr @_TRACE_NPCM7XX_PWM_UPDATE_DUTY_EVENT, ptr @_TRACE_STM32F4XX_SYSCFG_SET_IRQ_EVENT, ptr @_TRACE_STM32F4XX_PULSE_EXTI_EVENT, ptr @_TRACE_STM32F4XX_SYSCFG_READ_EVENT, ptr @_TRACE_STM32F4XX_SYSCFG_WRITE_EVENT, ptr @_TRACE_STM32F4XX_EXTI_SET_IRQ_EVENT, ptr @_TRACE_STM32F4XX_EXTI_READ_EVENT, ptr @_TRACE_STM32F4XX_EXTI_WRITE_EVENT, ptr @_TRACE_TZ_MPC_REG_READ_EVENT, ptr @_TRACE_TZ_MPC_REG_WRITE_EVENT, ptr @_TRACE_TZ_MPC_MEM_BLOCKED_READ_EVENT, ptr @_TRACE_TZ_MPC_MEM_BLOCKED_WRITE_EVENT, ptr @_TRACE_TZ_MPC_TRANSLATE_EVENT, ptr @_TRACE_TZ_MPC_IOMMU_NOTIFY_EVENT, ptr @_TRACE_TZ_MSC_RESET_EVENT, ptr @_TRACE_TZ_MSC_CFG_NONSEC_EVENT, ptr @_TRACE_TZ_MSC_CFG_SEC_RESP_EVENT, ptr @_TRACE_TZ_MSC_IRQ_CLEAR_EVENT, ptr @_TRACE_TZ_MSC_UPDATE_IRQ_EVENT, ptr @_TRACE_TZ_MSC_ACCESS_BLOCKED_EVENT, ptr @_TRACE_TZ_PPC_RESET_EVENT, ptr @_TRACE_TZ_PPC_CFG_NONSEC_EVENT, ptr @_TRACE_TZ_PPC_CFG_AP_EVENT, ptr @_TRACE_TZ_PPC_CFG_SEC_RESP_EVENT, ptr @_TRACE_TZ_PPC_IRQ_ENABLE_EVENT, ptr @_TRACE_TZ_PPC_IRQ_CLEAR_EVENT, ptr @_TRACE_TZ_PPC_UPDATE_IRQ_EVENT, ptr @_TRACE_TZ_PPC_READ_BLOCKED_EVENT, ptr @_TRACE_TZ_PPC_WRITE_BLOCKED_EVENT, ptr @_TRACE_IOTKIT_SECCTL_S_READ_EVENT, ptr @_TRACE_IOTKIT_SECCTL_S_WRITE_EVENT, ptr @_TRACE_IOTKIT_SECCTL_NS_READ_EVENT, ptr @_TRACE_IOTKIT_SECCTL_NS_WRITE_EVENT, ptr @_TRACE_IMX6_ANALOG_GET_PERIPH_CLK_EVENT, ptr @_TRACE_IMX6_ANALOG_GET_PLL2_CLK_EVENT, ptr @_TRACE_IMX6_ANALOG_GET_PLL2_PFD0_CLK_EVENT, ptr @_TRACE_IMX6_ANALOG_GET_PLL2_PFD2_CLK_EVENT, ptr @_TRACE_IMX6_ANALOG_READ_EVENT, ptr @_TRACE_IMX6_ANALOG_WRITE_EVENT, ptr @_TRACE_IMX6_CCM_GET_AHB_CLK_EVENT, ptr @_TRACE_IMX6_CCM_GET_IPG_CLK_EVENT, ptr @_TRACE_IMX6_CCM_GET_PER_CLK_EVENT, ptr @_TRACE_IMX6_CCM_GET_CLOCK_FREQUENCY_EVENT, ptr @_TRACE_IMX6_CCM_READ_EVENT, ptr @_TRACE_IMX6_CCM_RESET_EVENT, ptr @_TRACE_IMX6_CCM_WRITE_EVENT, ptr @_TRACE_CCM_ENTRY_EVENT, ptr @_TRACE_CCM_FREQ_EVENT, ptr @_TRACE_CCM_CLOCK_FREQ_EVENT, ptr @_TRACE_CCM_READ_REG_EVENT, ptr @_TRACE_CCM_WRITE_REG_EVENT, ptr @_TRACE_IMX7_SRC_READ_EVENT, ptr @_TRACE_IMX7_SRC_WRITE_EVENT, ptr @_TRACE_IOTKIT_SYSINFO_READ_EVENT, ptr @_TRACE_IOTKIT_SYSINFO_WRITE_EVENT, ptr @_TRACE_IOTKIT_SYSCTL_READ_EVENT, ptr @_TRACE_IOTKIT_SYSCTL_WRITE_EVENT, ptr @_TRACE_IOTKIT_SYSCTL_RESET_EVENT, ptr @_TRACE_ARMSSE_CPU_PWRCTRL_READ_EVENT, ptr @_TRACE_ARMSSE_CPU_PWRCTRL_WRITE_EVENT, ptr @_TRACE_ARMSSE_CPUID_READ_EVENT, ptr @_TRACE_ARMSSE_CPUID_WRITE_EVENT, ptr @_TRACE_ARMSSE_MHU_READ_EVENT, ptr @_TRACE_ARMSSE_MHU_WRITE_EVENT, ptr @_TRACE_ASPEED_XDMA_WRITE_EVENT, ptr @_TRACE_ASPEED_I3C_READ_EVENT, ptr @_TRACE_ASPEED_I3C_WRITE_EVENT, ptr @_TRACE_ASPEED_I3C_DEVICE_READ_EVENT, ptr @_TRACE_ASPEED_I3C_DEVICE_WRITE_EVENT, ptr @_TRACE_ASPEED_SDMC_WRITE_EVENT, ptr @_TRACE_ASPEED_SDMC_READ_EVENT, ptr @_TRACE_ASPEED_PECI_READ_EVENT, ptr @_TRACE_ASPEED_PECI_WRITE_EVENT, ptr @_TRACE_ASPEED_PECI_RAISE_INTERRUPT_EVENT, ptr @_TRACE_BCM2835_MBOX_PROPERTY_EVENT, ptr @_TRACE_BCM2835_MBOX_WRITE_EVENT, ptr @_TRACE_BCM2835_MBOX_READ_EVENT, ptr @_TRACE_BCM2835_MBOX_IRQ_EVENT, ptr @_TRACE_VIA1_RTC_UPDATE_DATA_OUT_EVENT, ptr @_TRACE_VIA1_RTC_UPDATE_DATA_IN_EVENT, ptr @_TRACE_VIA1_RTC_INTERNAL_STATUS_EVENT, ptr @_TRACE_VIA1_RTC_INTERNAL_CMD_EVENT, ptr @_TRACE_VIA1_RTC_CMD_INVALID_EVENT, ptr @_TRACE_VIA1_RTC_INTERNAL_TIME_EVENT, ptr @_TRACE_VIA1_RTC_INTERNAL_SET_CMD_EVENT, ptr @_TRACE_VIA1_RTC_INTERNAL_IGNORE_CMD_EVENT, ptr @_TRACE_VIA1_RTC_INTERNAL_SET_ALT_EVENT, ptr @_TRACE_VIA1_RTC_CMD_SECONDS_READ_EVENT, ptr @_TRACE_VIA1_RTC_CMD_SECONDS_WRITE_EVENT, ptr @_TRACE_VIA1_RTC_CMD_TEST_WRITE_EVENT, ptr @_TRACE_VIA1_RTC_CMD_WPROTECT_WRITE_EVENT, ptr @_TRACE_VIA1_RTC_CMD_PRAM_READ_EVENT, ptr @_TRACE_VIA1_RTC_CMD_PRAM_WRITE_EVENT, ptr @_TRACE_VIA1_RTC_CMD_PRAM_SECT_READ_EVENT, ptr @_TRACE_VIA1_RTC_CMD_PRAM_SECT_WRITE_EVENT, ptr @_TRACE_VIA1_ADB_SEND_EVENT, ptr @_TRACE_VIA1_ADB_RECEIVE_EVENT, ptr @_TRACE_VIA1_ADB_POLL_EVENT, ptr @_TRACE_VIA1_ADB_NETBSD_ENUM_HACK_EVENT, ptr @_TRACE_VIA1_AUXMODE_EVENT, ptr @_TRACE_VIA1_TIMER_HACK_STATE_EVENT, ptr @_TRACE_GRLIB_AHB_PNP_READ_EVENT, ptr @_TRACE_GRLIB_APB_PNP_READ_EVENT, ptr @_TRACE_LED_SET_INTENSITY_EVENT, ptr @_TRACE_LED_CHANGE_INTENSITY_EVENT, ptr @_TRACE_PCA955X_GPIO_STATUS_EVENT, ptr @_TRACE_PCA955X_GPIO_CHANGE_EVENT, ptr @_TRACE_BCM2835_CPRMAN_READ_EVENT, ptr @_TRACE_BCM2835_CPRMAN_WRITE_EVENT, ptr @_TRACE_BCM2835_CPRMAN_WRITE_INVALID_MAGIC_EVENT, ptr @_TRACE_VIRT_CTRL_READ_EVENT, ptr @_TRACE_VIRT_CTRL_WRITE_EVENT, ptr @_TRACE_VIRT_CTRL_RESET_EVENT, ptr @_TRACE_VIRT_CTRL_REALIZE_EVENT, ptr @_TRACE_VIRT_CTRL_INSTANCE_INIT_EVENT, ptr @_TRACE_LASI_CHIP_MEM_VALID_EVENT, ptr @_TRACE_LASI_CHIP_READ_EVENT, ptr @_TRACE_LASI_CHIP_WRITE_EVENT, ptr @_TRACE_DJMEMC_READ_EVENT, ptr @_TRACE_DJMEMC_WRITE_EVENT, ptr @_TRACE_IOSB_READ_EVENT, ptr @_TRACE_IOSB_WRITE_EVENT, ptr null], align 16
@llvm.global_ctors = appending global [1 x { i32, ptr, ptr }] [{ i32, ptr, ptr } { i32 65535, ptr @do_qemu_init_trace_hw_misc_register_events, ptr null }]

; Function Attrs: nounwind sspstrong uwtable
define internal void @do_qemu_init_trace_hw_misc_register_events() #0 {
entry:
  call void @register_module_init(ptr noundef @trace_hw_misc_register_events, i32 noundef 4)
  ret void
}

declare void @register_module_init(ptr noundef, i32 noundef) #1

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_hw_misc_register_events() #0 {
entry:
  call void @trace_event_register_group(ptr noundef @hw_misc_trace_events)
  ret void
}

declare void @trace_event_register_group(ptr noundef) #1

attributes #0 = { nounwind sspstrong uwtable "frame-pointer"="all" "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx16,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" }
attributes #1 = { "frame-pointer"="all" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx16,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" }

!llvm.module.flags = !{!0, !1, !2, !3, !4}

!0 = !{i32 1, !"wchar_size", i32 4}
!1 = !{i32 8, !"PIC Level", i32 2}
!2 = !{i32 7, !"PIE Level", i32 2}
!3 = !{i32 7, !"uwtable", i32 2}
!4 = !{i32 7, !"frame-pointer", i32 2}
