// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "11/16/2018 20:54:35"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim (Verilog) only
// 

`timescale 1 ps/ 1 ps

module MIPS (
	CLOCK_27,
	CLOCK_50,
	EXT_CLOCK,
	KEY,
	SW,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	HEX6,
	HEX7,
	LEDG,
	LEDR,
	DRAM_DQ,
	DRAM_ADDR,
	DRAM_LDQM,
	DRAM_UDQM,
	DRAM_WE_N,
	DRAM_CAS_N,
	DRAM_RAS_N,
	DRAM_CS_N,
	DRAM_BA_0,
	DRAM_BA_1,
	DRAM_CLOCK_50,
	DRAM_CKE,
	FL_DQ,
	FL_ADDR,
	FL_WE_N,
	FL_RST_N,
	FL_OE_N,
	FL_CE_N,
	SRAM_DQ,
	SRAM_ADDR,
	SRAM_UB_N,
	SRAM_LB_N,
	SRAM_WE_N,
	SRAM_CE_N,
	SRAM_OE_N,
	OTG_DATA,
	OTG_ADDR,
	OTG_CS_N,
	OTG_RD_N,
	OTG_WR_N,
	OTG_RST_N,
	OTG_FSPEED,
	OTG_LSPEED,
	OTG_INT0,
	OTG_INT1,
	OTG_DREQ0,
	OTG_DREQ1,
	OTG_DACK0_N,
	OTG_DACK1_N,
	LCD_ON,
	LCD_BLON,
	LCD_RW,
	LCD_EN,
	LCD_RS,
	LCD_DATA,
	TDI,
	TCK,
	TCS,
	TDO,
	I2C_SDAT,
	I2C_SCLOCK_50,
	PS2_DAT,
	PS2_CLOCK_50,
	VGA_CLOCK_50,
	VGA_HS,
	VGA_VS,
	VGA_BLANK,
	VGA_SYNC,
	VGA_R,
	VGA_G,
	VGA_B,
	ENET_DATA,
	ENET_CMD,
	ENET_CS_N,
	ENET_WR_N,
	ENET_RD_N,
	ENET_RST_N,
	ENET_INT,
	ENET_CLOCK_50,
	AUD_ADCLRCK,
	AUD_ADCDAT,
	AUD_DACLRCK,
	AUD_DACDAT,
	AUD_BCLOCK_50,
	AUD_XCK,
	TD_DATA,
	TD_HS,
	TD_VS,
	TD_RESET,
	TD_CLOCK_5027,
	GPIO_0,
	GPIO_1);
input 	CLOCK_27;
input 	CLOCK_50;
input 	EXT_CLOCK;
input 	[3:0] KEY;
input 	[17:0] SW;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;
output 	[6:0] HEX6;
output 	[6:0] HEX7;
output 	[8:0] LEDG;
output 	[17:0] LEDR;
inout 	[15:0] DRAM_DQ;
output 	[11:0] DRAM_ADDR;
output 	DRAM_LDQM;
output 	DRAM_UDQM;
output 	DRAM_WE_N;
output 	DRAM_CAS_N;
output 	DRAM_RAS_N;
output 	DRAM_CS_N;
output 	DRAM_BA_0;
output 	DRAM_BA_1;
output 	DRAM_CLOCK_50;
output 	DRAM_CKE;
inout 	[7:0] FL_DQ;
output 	[21:0] FL_ADDR;
output 	FL_WE_N;
output 	FL_RST_N;
output 	FL_OE_N;
output 	FL_CE_N;
inout 	[15:0] SRAM_DQ;
output 	[17:0] SRAM_ADDR;
output 	SRAM_UB_N;
output 	SRAM_LB_N;
output 	SRAM_WE_N;
output 	SRAM_CE_N;
output 	SRAM_OE_N;
inout 	[15:0] OTG_DATA;
output 	[1:0] OTG_ADDR;
output 	OTG_CS_N;
output 	OTG_RD_N;
output 	OTG_WR_N;
output 	OTG_RST_N;
output 	OTG_FSPEED;
output 	OTG_LSPEED;
input 	OTG_INT0;
input 	OTG_INT1;
input 	OTG_DREQ0;
input 	OTG_DREQ1;
output 	OTG_DACK0_N;
output 	OTG_DACK1_N;
output 	LCD_ON;
output 	LCD_BLON;
output 	LCD_RW;
output 	LCD_EN;
output 	LCD_RS;
inout 	[7:0] LCD_DATA;
input 	TDI;
input 	TCK;
input 	TCS;
output 	TDO;
inout 	I2C_SDAT;
output 	I2C_SCLOCK_50;
input 	PS2_DAT;
input 	PS2_CLOCK_50;
output 	VGA_CLOCK_50;
output 	VGA_HS;
output 	VGA_VS;
output 	VGA_BLANK;
output 	VGA_SYNC;
output 	[9:0] VGA_R;
output 	[9:0] VGA_G;
output 	[9:0] VGA_B;
inout 	[15:0] ENET_DATA;
output 	ENET_CMD;
output 	ENET_CS_N;
output 	ENET_WR_N;
output 	ENET_RD_N;
output 	ENET_RST_N;
input 	ENET_INT;
output 	ENET_CLOCK_50;
inout 	AUD_ADCLRCK;
input 	AUD_ADCDAT;
inout 	AUD_DACLRCK;
output 	AUD_DACDAT;
inout 	AUD_BCLOCK_50;
output 	AUD_XCK;
input 	[7:0] TD_DATA;
input 	TD_HS;
input 	TD_VS;
output 	TD_RESET;
input 	TD_CLOCK_5027;
inout 	[35:0] GPIO_0;
inout 	[35:0] GPIO_1;

// Design Ports Information
// DRAM_DQ[0]	=>  Location: PIN_L24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_DQ[1]	=>  Location: PIN_AA16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_DQ[2]	=>  Location: PIN_N20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_DQ[3]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_DQ[4]	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_DQ[5]	=>  Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_DQ[6]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_DQ[7]	=>  Location: PIN_V26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_DQ[8]	=>  Location: PIN_C22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_DQ[9]	=>  Location: PIN_AC18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_DQ[10]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_DQ[11]	=>  Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_DQ[12]	=>  Location: PIN_AE18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_DQ[13]	=>  Location: PIN_T19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_DQ[14]	=>  Location: PIN_W25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_DQ[15]	=>  Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_DQ[0]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_DQ[1]	=>  Location: PIN_U24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_DQ[2]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_DQ[3]	=>  Location: PIN_C6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_DQ[4]	=>  Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_DQ[5]	=>  Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_DQ[6]	=>  Location: PIN_J26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_DQ[7]	=>  Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DQ[0]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DQ[1]	=>  Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DQ[2]	=>  Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DQ[3]	=>  Location: PIN_T17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DQ[4]	=>  Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DQ[5]	=>  Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DQ[6]	=>  Location: PIN_J16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DQ[7]	=>  Location: PIN_T25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DQ[8]	=>  Location: PIN_U26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DQ[9]	=>  Location: PIN_H23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DQ[10]	=>  Location: PIN_AD16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DQ[11]	=>  Location: PIN_T23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DQ[12]	=>  Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DQ[13]	=>  Location: PIN_R17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DQ[14]	=>  Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DQ[15]	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OTG_DATA[0]	=>  Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OTG_DATA[1]	=>  Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OTG_DATA[2]	=>  Location: PIN_T18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OTG_DATA[3]	=>  Location: PIN_R20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OTG_DATA[4]	=>  Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OTG_DATA[5]	=>  Location: PIN_AD23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OTG_DATA[6]	=>  Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OTG_DATA[7]	=>  Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OTG_DATA[8]	=>  Location: PIN_G4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OTG_DATA[9]	=>  Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OTG_DATA[10]	=>  Location: PIN_W23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OTG_DATA[11]	=>  Location: PIN_AC20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OTG_DATA[12]	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OTG_DATA[13]	=>  Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OTG_DATA[14]	=>  Location: PIN_L21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OTG_DATA[15]	=>  Location: PIN_T21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LCD_DATA[0]	=>  Location: PIN_AC10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LCD_DATA[1]	=>  Location: PIN_D20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LCD_DATA[2]	=>  Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LCD_DATA[3]	=>  Location: PIN_W17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LCD_DATA[4]	=>  Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LCD_DATA[5]	=>  Location: PIN_AE8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LCD_DATA[6]	=>  Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LCD_DATA[7]	=>  Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// I2C_SDAT	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ENET_DATA[0]	=>  Location: PIN_W12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ENET_DATA[1]	=>  Location: PIN_AF13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ENET_DATA[2]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ENET_DATA[3]	=>  Location: PIN_AD8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ENET_DATA[4]	=>  Location: PIN_L25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ENET_DATA[5]	=>  Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ENET_DATA[6]	=>  Location: PIN_AF20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ENET_DATA[7]	=>  Location: PIN_AE20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ENET_DATA[8]	=>  Location: PIN_AB4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ENET_DATA[9]	=>  Location: PIN_AF7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ENET_DATA[10]	=>  Location: PIN_AD19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ENET_DATA[11]	=>  Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ENET_DATA[12]	=>  Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ENET_DATA[13]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ENET_DATA[14]	=>  Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ENET_DATA[15]	=>  Location: PIN_AE16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// AUD_ADCLRCK	=>  Location: PIN_AD24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// AUD_DACLRCK	=>  Location: PIN_H25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// AUD_BCLOCK_50	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[0]	=>  Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[1]	=>  Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[2]	=>  Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[3]	=>  Location: PIN_F23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[4]	=>  Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[5]	=>  Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[6]	=>  Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[7]	=>  Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[8]	=>  Location: PIN_AD3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[9]	=>  Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[10]	=>  Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[11]	=>  Location: PIN_U23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[12]	=>  Location: PIN_A23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[13]	=>  Location: PIN_H24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[14]	=>  Location: PIN_F25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[15]	=>  Location: PIN_J5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[16]	=>  Location: PIN_M20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[17]	=>  Location: PIN_R24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[18]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[19]	=>  Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[20]	=>  Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[21]	=>  Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[22]	=>  Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[23]	=>  Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[24]	=>  Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[25]	=>  Location: PIN_AD4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[26]	=>  Location: PIN_AB3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[27]	=>  Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[28]	=>  Location: PIN_AA7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[29]	=>  Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[30]	=>  Location: PIN_AE5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[31]	=>  Location: PIN_AD7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[32]	=>  Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[33]	=>  Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[34]	=>  Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[35]	=>  Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[0]	=>  Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[1]	=>  Location: PIN_B21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[2]	=>  Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[3]	=>  Location: PIN_M19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[4]	=>  Location: PIN_D23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[5]	=>  Location: PIN_AC8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[6]	=>  Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[7]	=>  Location: PIN_AE9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[8]	=>  Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[9]	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[10]	=>  Location: PIN_J17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[11]	=>  Location: PIN_P18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[12]	=>  Location: PIN_K21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[13]	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[14]	=>  Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[15]	=>  Location: PIN_G23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[16]	=>  Location: PIN_C25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[17]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[18]	=>  Location: PIN_K6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[19]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[20]	=>  Location: PIN_AE22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[21]	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[22]	=>  Location: PIN_AB8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[23]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[24]	=>  Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[25]	=>  Location: PIN_K24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[26]	=>  Location: PIN_Y11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[27]	=>  Location: PIN_AF17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[28]	=>  Location: PIN_AE6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[29]	=>  Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[30]	=>  Location: PIN_V5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[31]	=>  Location: PIN_E26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[32]	=>  Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[33]	=>  Location: PIN_W10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[34]	=>  Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[35]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// CLOCK_27	=>  Location: PIN_N26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// EXT_CLOCK	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_AC11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_M24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[0]	=>  Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[1]	=>  Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[2]	=>  Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_M23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[4]	=>  Location: PIN_M22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[5]	=>  Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[6]	=>  Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[7]	=>  Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[8]	=>  Location: PIN_T24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AC3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[10]	=>  Location: PIN_V11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[11]	=>  Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[12]	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[13]	=>  Location: PIN_W15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[14]	=>  Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[15]	=>  Location: PIN_U25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[16]	=>  Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[17]	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_K26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[1]	=>  Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[2]	=>  Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[3]	=>  Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[4]	=>  Location: PIN_AB2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[5]	=>  Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[6]	=>  Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[0]	=>  Location: PIN_W3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[1]	=>  Location: PIN_AF19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[2]	=>  Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[3]	=>  Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[4]	=>  Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[5]	=>  Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[6]	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[0]	=>  Location: PIN_T10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[1]	=>  Location: PIN_AA2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[2]	=>  Location: PIN_W1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[3]	=>  Location: PIN_K19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[4]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[5]	=>  Location: PIN_C5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[6]	=>  Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[0]	=>  Location: PIN_Y4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[1]	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[2]	=>  Location: PIN_V17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[3]	=>  Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[4]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[5]	=>  Location: PIN_J8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[6]	=>  Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[0]	=>  Location: PIN_V25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[1]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[2]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[3]	=>  Location: PIN_AB1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[4]	=>  Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[5]	=>  Location: PIN_E25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[6]	=>  Location: PIN_AE7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[0]	=>  Location: PIN_AF21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[1]	=>  Location: PIN_A22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[2]	=>  Location: PIN_C24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[3]	=>  Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[4]	=>  Location: PIN_R25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[5]	=>  Location: PIN_AF18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[6]	=>  Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[0]	=>  Location: PIN_P17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[1]	=>  Location: PIN_Y5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[2]	=>  Location: PIN_K25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[3]	=>  Location: PIN_AD2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[4]	=>  Location: PIN_J22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[5]	=>  Location: PIN_AC17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[6]	=>  Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[0]	=>  Location: PIN_AE2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[1]	=>  Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[2]	=>  Location: PIN_AE3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[3]	=>  Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[4]	=>  Location: PIN_P24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[5]	=>  Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[6]	=>  Location: PIN_AB24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[0]	=>  Location: PIN_V24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[1]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[2]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[3]	=>  Location: PIN_AA6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[4]	=>  Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[5]	=>  Location: PIN_W6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[6]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[7]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[8]	=>  Location: PIN_K23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[0]	=>  Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[1]	=>  Location: PIN_C21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[2]	=>  Location: PIN_J7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[3]	=>  Location: PIN_E5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[4]	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[5]	=>  Location: PIN_B23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[6]	=>  Location: PIN_K9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[7]	=>  Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[8]	=>  Location: PIN_M25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[9]	=>  Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[10]	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[11]	=>  Location: PIN_B22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[12]	=>  Location: PIN_AD25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[13]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[14]	=>  Location: PIN_B2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[15]	=>  Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[16]	=>  Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[17]	=>  Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_ADDR[0]	=>  Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_ADDR[1]	=>  Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_ADDR[2]	=>  Location: PIN_AA12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_ADDR[3]	=>  Location: PIN_G1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_ADDR[4]	=>  Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_ADDR[5]	=>  Location: PIN_AA4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_ADDR[6]	=>  Location: PIN_AD5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_ADDR[7]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_ADDR[8]	=>  Location: PIN_AE21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_ADDR[9]	=>  Location: PIN_V10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_ADDR[10]	=>  Location: PIN_AA1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_ADDR[11]	=>  Location: PIN_V7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_LDQM	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_UDQM	=>  Location: PIN_W4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_WE_N	=>  Location: PIN_AC5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_CAS_N	=>  Location: PIN_AF6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_RAS_N	=>  Location: PIN_F24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_CS_N	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_BA_0	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_BA_1	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_CLOCK_50	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_CKE	=>  Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_ADDR[0]	=>  Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_ADDR[1]	=>  Location: PIN_N18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_ADDR[2]	=>  Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_ADDR[3]	=>  Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_ADDR[4]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_ADDR[5]	=>  Location: PIN_C4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_ADDR[6]	=>  Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_ADDR[7]	=>  Location: PIN_V4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_ADDR[8]	=>  Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_ADDR[9]	=>  Location: PIN_G2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_ADDR[10]	=>  Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_ADDR[11]	=>  Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_ADDR[12]	=>  Location: PIN_AF5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_ADDR[13]	=>  Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_ADDR[14]	=>  Location: PIN_J25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_ADDR[15]	=>  Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_ADDR[16]	=>  Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_ADDR[17]	=>  Location: PIN_D21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_ADDR[18]	=>  Location: PIN_J3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_ADDR[19]	=>  Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_ADDR[20]	=>  Location: PIN_K16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_ADDR[21]	=>  Location: PIN_F6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_WE_N	=>  Location: PIN_V6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_RST_N	=>  Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_OE_N	=>  Location: PIN_E18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_CE_N	=>  Location: PIN_U6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDR[0]	=>  Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDR[1]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDR[2]	=>  Location: PIN_L20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDR[3]	=>  Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDR[4]	=>  Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDR[5]	=>  Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDR[6]	=>  Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDR[7]	=>  Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDR[8]	=>  Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDR[9]	=>  Location: PIN_AC23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDR[10]	=>  Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDR[11]	=>  Location: PIN_F7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDR[12]	=>  Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDR[13]	=>  Location: PIN_U20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDR[14]	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDR[15]	=>  Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDR[16]	=>  Location: PIN_V23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDR[17]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_UB_N	=>  Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_LB_N	=>  Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_WE_N	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_CE_N	=>  Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_OE_N	=>  Location: PIN_AE25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OTG_ADDR[0]	=>  Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OTG_ADDR[1]	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OTG_CS_N	=>  Location: PIN_K5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OTG_RD_N	=>  Location: PIN_L10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OTG_WR_N	=>  Location: PIN_U5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OTG_RST_N	=>  Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OTG_FSPEED	=>  Location: PIN_AC19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OTG_LSPEED	=>  Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OTG_INT0	=>  Location: PIN_U10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// OTG_INT1	=>  Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// OTG_DREQ0	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// OTG_DREQ1	=>  Location: PIN_F26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// OTG_DACK0_N	=>  Location: PIN_J6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OTG_DACK1_N	=>  Location: PIN_AC15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LCD_ON	=>  Location: PIN_K8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LCD_BLON	=>  Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LCD_RW	=>  Location: PIN_K7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LCD_EN	=>  Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LCD_RS	=>  Location: PIN_H26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// TDI	=>  Location: PIN_J24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// TCK	=>  Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// TCS	=>  Location: PIN_M21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// TDO	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// I2C_SCLOCK_50	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PS2_DAT	=>  Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PS2_CLOCK_50	=>  Location: PIN_C3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// VGA_CLOCK_50	=>  Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_HS	=>  Location: PIN_AF4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_VS	=>  Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_BLANK	=>  Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_SYNC	=>  Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_R[0]	=>  Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_R[1]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_R[2]	=>  Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_R[3]	=>  Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_R[4]	=>  Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_R[5]	=>  Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_R[6]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_R[7]	=>  Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_R[8]	=>  Location: PIN_U12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_R[9]	=>  Location: PIN_K17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_G[0]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_G[1]	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_G[2]	=>  Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_G[3]	=>  Location: PIN_AA5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_G[4]	=>  Location: PIN_T20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_G[5]	=>  Location: PIN_Y15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_G[6]	=>  Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_G[7]	=>  Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_G[8]	=>  Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_G[9]	=>  Location: PIN_N24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_B[0]	=>  Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_B[1]	=>  Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_B[2]	=>  Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_B[3]	=>  Location: PIN_AC16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_B[4]	=>  Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_B[5]	=>  Location: PIN_C23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_B[6]	=>  Location: PIN_J9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_B[7]	=>  Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_B[8]	=>  Location: PIN_A4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_B[9]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ENET_CMD	=>  Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ENET_CS_N	=>  Location: PIN_AA3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ENET_WR_N	=>  Location: PIN_G9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ENET_RD_N	=>  Location: PIN_R19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ENET_RST_N	=>  Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ENET_INT	=>  Location: PIN_G25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ENET_CLOCK_50	=>  Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// AUD_ADCDAT	=>  Location: PIN_K22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// AUD_DACDAT	=>  Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// AUD_XCK	=>  Location: PIN_Y1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// TD_DATA[0]	=>  Location: PIN_G24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// TD_DATA[1]	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// TD_DATA[2]	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// TD_DATA[3]	=>  Location: PIN_Y12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// TD_DATA[4]	=>  Location: PIN_K18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// TD_DATA[5]	=>  Location: PIN_L19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// TD_DATA[6]	=>  Location: PIN_J20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// TD_DATA[7]	=>  Location: PIN_AC6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// TD_HS	=>  Location: PIN_W11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// TD_VS	=>  Location: PIN_J23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// TD_RESET	=>  Location: PIN_AC9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// TD_CLOCK_5027	=>  Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("MIPS_v.sdo");
// synopsys translate_on



// Location: PIN_L24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_DQ[0]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[0]));
// synopsys translate_off
defparam \DRAM_DQ[0]~I .input_async_reset = "none";
defparam \DRAM_DQ[0]~I .input_power_up = "low";
defparam \DRAM_DQ[0]~I .input_register_mode = "none";
defparam \DRAM_DQ[0]~I .input_sync_reset = "none";
defparam \DRAM_DQ[0]~I .oe_async_reset = "none";
defparam \DRAM_DQ[0]~I .oe_power_up = "low";
defparam \DRAM_DQ[0]~I .oe_register_mode = "none";
defparam \DRAM_DQ[0]~I .oe_sync_reset = "none";
defparam \DRAM_DQ[0]~I .open_drain_output = "true";
defparam \DRAM_DQ[0]~I .operation_mode = "bidir";
defparam \DRAM_DQ[0]~I .output_async_reset = "none";
defparam \DRAM_DQ[0]~I .output_power_up = "low";
defparam \DRAM_DQ[0]~I .output_register_mode = "none";
defparam \DRAM_DQ[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_DQ[1]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[1]));
// synopsys translate_off
defparam \DRAM_DQ[1]~I .input_async_reset = "none";
defparam \DRAM_DQ[1]~I .input_power_up = "low";
defparam \DRAM_DQ[1]~I .input_register_mode = "none";
defparam \DRAM_DQ[1]~I .input_sync_reset = "none";
defparam \DRAM_DQ[1]~I .oe_async_reset = "none";
defparam \DRAM_DQ[1]~I .oe_power_up = "low";
defparam \DRAM_DQ[1]~I .oe_register_mode = "none";
defparam \DRAM_DQ[1]~I .oe_sync_reset = "none";
defparam \DRAM_DQ[1]~I .open_drain_output = "true";
defparam \DRAM_DQ[1]~I .operation_mode = "bidir";
defparam \DRAM_DQ[1]~I .output_async_reset = "none";
defparam \DRAM_DQ[1]~I .output_power_up = "low";
defparam \DRAM_DQ[1]~I .output_register_mode = "none";
defparam \DRAM_DQ[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_DQ[2]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[2]));
// synopsys translate_off
defparam \DRAM_DQ[2]~I .input_async_reset = "none";
defparam \DRAM_DQ[2]~I .input_power_up = "low";
defparam \DRAM_DQ[2]~I .input_register_mode = "none";
defparam \DRAM_DQ[2]~I .input_sync_reset = "none";
defparam \DRAM_DQ[2]~I .oe_async_reset = "none";
defparam \DRAM_DQ[2]~I .oe_power_up = "low";
defparam \DRAM_DQ[2]~I .oe_register_mode = "none";
defparam \DRAM_DQ[2]~I .oe_sync_reset = "none";
defparam \DRAM_DQ[2]~I .open_drain_output = "true";
defparam \DRAM_DQ[2]~I .operation_mode = "bidir";
defparam \DRAM_DQ[2]~I .output_async_reset = "none";
defparam \DRAM_DQ[2]~I .output_power_up = "low";
defparam \DRAM_DQ[2]~I .output_register_mode = "none";
defparam \DRAM_DQ[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_DQ[3]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[3]));
// synopsys translate_off
defparam \DRAM_DQ[3]~I .input_async_reset = "none";
defparam \DRAM_DQ[3]~I .input_power_up = "low";
defparam \DRAM_DQ[3]~I .input_register_mode = "none";
defparam \DRAM_DQ[3]~I .input_sync_reset = "none";
defparam \DRAM_DQ[3]~I .oe_async_reset = "none";
defparam \DRAM_DQ[3]~I .oe_power_up = "low";
defparam \DRAM_DQ[3]~I .oe_register_mode = "none";
defparam \DRAM_DQ[3]~I .oe_sync_reset = "none";
defparam \DRAM_DQ[3]~I .open_drain_output = "true";
defparam \DRAM_DQ[3]~I .operation_mode = "bidir";
defparam \DRAM_DQ[3]~I .output_async_reset = "none";
defparam \DRAM_DQ[3]~I .output_power_up = "low";
defparam \DRAM_DQ[3]~I .output_register_mode = "none";
defparam \DRAM_DQ[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_DQ[4]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[4]));
// synopsys translate_off
defparam \DRAM_DQ[4]~I .input_async_reset = "none";
defparam \DRAM_DQ[4]~I .input_power_up = "low";
defparam \DRAM_DQ[4]~I .input_register_mode = "none";
defparam \DRAM_DQ[4]~I .input_sync_reset = "none";
defparam \DRAM_DQ[4]~I .oe_async_reset = "none";
defparam \DRAM_DQ[4]~I .oe_power_up = "low";
defparam \DRAM_DQ[4]~I .oe_register_mode = "none";
defparam \DRAM_DQ[4]~I .oe_sync_reset = "none";
defparam \DRAM_DQ[4]~I .open_drain_output = "true";
defparam \DRAM_DQ[4]~I .operation_mode = "bidir";
defparam \DRAM_DQ[4]~I .output_async_reset = "none";
defparam \DRAM_DQ[4]~I .output_power_up = "low";
defparam \DRAM_DQ[4]~I .output_register_mode = "none";
defparam \DRAM_DQ[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_DQ[5]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[5]));
// synopsys translate_off
defparam \DRAM_DQ[5]~I .input_async_reset = "none";
defparam \DRAM_DQ[5]~I .input_power_up = "low";
defparam \DRAM_DQ[5]~I .input_register_mode = "none";
defparam \DRAM_DQ[5]~I .input_sync_reset = "none";
defparam \DRAM_DQ[5]~I .oe_async_reset = "none";
defparam \DRAM_DQ[5]~I .oe_power_up = "low";
defparam \DRAM_DQ[5]~I .oe_register_mode = "none";
defparam \DRAM_DQ[5]~I .oe_sync_reset = "none";
defparam \DRAM_DQ[5]~I .open_drain_output = "true";
defparam \DRAM_DQ[5]~I .operation_mode = "bidir";
defparam \DRAM_DQ[5]~I .output_async_reset = "none";
defparam \DRAM_DQ[5]~I .output_power_up = "low";
defparam \DRAM_DQ[5]~I .output_register_mode = "none";
defparam \DRAM_DQ[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_DQ[6]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[6]));
// synopsys translate_off
defparam \DRAM_DQ[6]~I .input_async_reset = "none";
defparam \DRAM_DQ[6]~I .input_power_up = "low";
defparam \DRAM_DQ[6]~I .input_register_mode = "none";
defparam \DRAM_DQ[6]~I .input_sync_reset = "none";
defparam \DRAM_DQ[6]~I .oe_async_reset = "none";
defparam \DRAM_DQ[6]~I .oe_power_up = "low";
defparam \DRAM_DQ[6]~I .oe_register_mode = "none";
defparam \DRAM_DQ[6]~I .oe_sync_reset = "none";
defparam \DRAM_DQ[6]~I .open_drain_output = "true";
defparam \DRAM_DQ[6]~I .operation_mode = "bidir";
defparam \DRAM_DQ[6]~I .output_async_reset = "none";
defparam \DRAM_DQ[6]~I .output_power_up = "low";
defparam \DRAM_DQ[6]~I .output_register_mode = "none";
defparam \DRAM_DQ[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_DQ[7]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[7]));
// synopsys translate_off
defparam \DRAM_DQ[7]~I .input_async_reset = "none";
defparam \DRAM_DQ[7]~I .input_power_up = "low";
defparam \DRAM_DQ[7]~I .input_register_mode = "none";
defparam \DRAM_DQ[7]~I .input_sync_reset = "none";
defparam \DRAM_DQ[7]~I .oe_async_reset = "none";
defparam \DRAM_DQ[7]~I .oe_power_up = "low";
defparam \DRAM_DQ[7]~I .oe_register_mode = "none";
defparam \DRAM_DQ[7]~I .oe_sync_reset = "none";
defparam \DRAM_DQ[7]~I .open_drain_output = "true";
defparam \DRAM_DQ[7]~I .operation_mode = "bidir";
defparam \DRAM_DQ[7]~I .output_async_reset = "none";
defparam \DRAM_DQ[7]~I .output_power_up = "low";
defparam \DRAM_DQ[7]~I .output_register_mode = "none";
defparam \DRAM_DQ[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_DQ[8]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[8]));
// synopsys translate_off
defparam \DRAM_DQ[8]~I .input_async_reset = "none";
defparam \DRAM_DQ[8]~I .input_power_up = "low";
defparam \DRAM_DQ[8]~I .input_register_mode = "none";
defparam \DRAM_DQ[8]~I .input_sync_reset = "none";
defparam \DRAM_DQ[8]~I .oe_async_reset = "none";
defparam \DRAM_DQ[8]~I .oe_power_up = "low";
defparam \DRAM_DQ[8]~I .oe_register_mode = "none";
defparam \DRAM_DQ[8]~I .oe_sync_reset = "none";
defparam \DRAM_DQ[8]~I .open_drain_output = "true";
defparam \DRAM_DQ[8]~I .operation_mode = "bidir";
defparam \DRAM_DQ[8]~I .output_async_reset = "none";
defparam \DRAM_DQ[8]~I .output_power_up = "low";
defparam \DRAM_DQ[8]~I .output_register_mode = "none";
defparam \DRAM_DQ[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_DQ[9]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[9]));
// synopsys translate_off
defparam \DRAM_DQ[9]~I .input_async_reset = "none";
defparam \DRAM_DQ[9]~I .input_power_up = "low";
defparam \DRAM_DQ[9]~I .input_register_mode = "none";
defparam \DRAM_DQ[9]~I .input_sync_reset = "none";
defparam \DRAM_DQ[9]~I .oe_async_reset = "none";
defparam \DRAM_DQ[9]~I .oe_power_up = "low";
defparam \DRAM_DQ[9]~I .oe_register_mode = "none";
defparam \DRAM_DQ[9]~I .oe_sync_reset = "none";
defparam \DRAM_DQ[9]~I .open_drain_output = "true";
defparam \DRAM_DQ[9]~I .operation_mode = "bidir";
defparam \DRAM_DQ[9]~I .output_async_reset = "none";
defparam \DRAM_DQ[9]~I .output_power_up = "low";
defparam \DRAM_DQ[9]~I .output_register_mode = "none";
defparam \DRAM_DQ[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_DQ[10]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[10]));
// synopsys translate_off
defparam \DRAM_DQ[10]~I .input_async_reset = "none";
defparam \DRAM_DQ[10]~I .input_power_up = "low";
defparam \DRAM_DQ[10]~I .input_register_mode = "none";
defparam \DRAM_DQ[10]~I .input_sync_reset = "none";
defparam \DRAM_DQ[10]~I .oe_async_reset = "none";
defparam \DRAM_DQ[10]~I .oe_power_up = "low";
defparam \DRAM_DQ[10]~I .oe_register_mode = "none";
defparam \DRAM_DQ[10]~I .oe_sync_reset = "none";
defparam \DRAM_DQ[10]~I .open_drain_output = "true";
defparam \DRAM_DQ[10]~I .operation_mode = "bidir";
defparam \DRAM_DQ[10]~I .output_async_reset = "none";
defparam \DRAM_DQ[10]~I .output_power_up = "low";
defparam \DRAM_DQ[10]~I .output_register_mode = "none";
defparam \DRAM_DQ[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_DQ[11]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[11]));
// synopsys translate_off
defparam \DRAM_DQ[11]~I .input_async_reset = "none";
defparam \DRAM_DQ[11]~I .input_power_up = "low";
defparam \DRAM_DQ[11]~I .input_register_mode = "none";
defparam \DRAM_DQ[11]~I .input_sync_reset = "none";
defparam \DRAM_DQ[11]~I .oe_async_reset = "none";
defparam \DRAM_DQ[11]~I .oe_power_up = "low";
defparam \DRAM_DQ[11]~I .oe_register_mode = "none";
defparam \DRAM_DQ[11]~I .oe_sync_reset = "none";
defparam \DRAM_DQ[11]~I .open_drain_output = "true";
defparam \DRAM_DQ[11]~I .operation_mode = "bidir";
defparam \DRAM_DQ[11]~I .output_async_reset = "none";
defparam \DRAM_DQ[11]~I .output_power_up = "low";
defparam \DRAM_DQ[11]~I .output_register_mode = "none";
defparam \DRAM_DQ[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_DQ[12]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[12]));
// synopsys translate_off
defparam \DRAM_DQ[12]~I .input_async_reset = "none";
defparam \DRAM_DQ[12]~I .input_power_up = "low";
defparam \DRAM_DQ[12]~I .input_register_mode = "none";
defparam \DRAM_DQ[12]~I .input_sync_reset = "none";
defparam \DRAM_DQ[12]~I .oe_async_reset = "none";
defparam \DRAM_DQ[12]~I .oe_power_up = "low";
defparam \DRAM_DQ[12]~I .oe_register_mode = "none";
defparam \DRAM_DQ[12]~I .oe_sync_reset = "none";
defparam \DRAM_DQ[12]~I .open_drain_output = "true";
defparam \DRAM_DQ[12]~I .operation_mode = "bidir";
defparam \DRAM_DQ[12]~I .output_async_reset = "none";
defparam \DRAM_DQ[12]~I .output_power_up = "low";
defparam \DRAM_DQ[12]~I .output_register_mode = "none";
defparam \DRAM_DQ[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_DQ[13]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[13]));
// synopsys translate_off
defparam \DRAM_DQ[13]~I .input_async_reset = "none";
defparam \DRAM_DQ[13]~I .input_power_up = "low";
defparam \DRAM_DQ[13]~I .input_register_mode = "none";
defparam \DRAM_DQ[13]~I .input_sync_reset = "none";
defparam \DRAM_DQ[13]~I .oe_async_reset = "none";
defparam \DRAM_DQ[13]~I .oe_power_up = "low";
defparam \DRAM_DQ[13]~I .oe_register_mode = "none";
defparam \DRAM_DQ[13]~I .oe_sync_reset = "none";
defparam \DRAM_DQ[13]~I .open_drain_output = "true";
defparam \DRAM_DQ[13]~I .operation_mode = "bidir";
defparam \DRAM_DQ[13]~I .output_async_reset = "none";
defparam \DRAM_DQ[13]~I .output_power_up = "low";
defparam \DRAM_DQ[13]~I .output_register_mode = "none";
defparam \DRAM_DQ[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_DQ[14]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[14]));
// synopsys translate_off
defparam \DRAM_DQ[14]~I .input_async_reset = "none";
defparam \DRAM_DQ[14]~I .input_power_up = "low";
defparam \DRAM_DQ[14]~I .input_register_mode = "none";
defparam \DRAM_DQ[14]~I .input_sync_reset = "none";
defparam \DRAM_DQ[14]~I .oe_async_reset = "none";
defparam \DRAM_DQ[14]~I .oe_power_up = "low";
defparam \DRAM_DQ[14]~I .oe_register_mode = "none";
defparam \DRAM_DQ[14]~I .oe_sync_reset = "none";
defparam \DRAM_DQ[14]~I .open_drain_output = "true";
defparam \DRAM_DQ[14]~I .operation_mode = "bidir";
defparam \DRAM_DQ[14]~I .output_async_reset = "none";
defparam \DRAM_DQ[14]~I .output_power_up = "low";
defparam \DRAM_DQ[14]~I .output_register_mode = "none";
defparam \DRAM_DQ[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_DQ[15]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[15]));
// synopsys translate_off
defparam \DRAM_DQ[15]~I .input_async_reset = "none";
defparam \DRAM_DQ[15]~I .input_power_up = "low";
defparam \DRAM_DQ[15]~I .input_register_mode = "none";
defparam \DRAM_DQ[15]~I .input_sync_reset = "none";
defparam \DRAM_DQ[15]~I .oe_async_reset = "none";
defparam \DRAM_DQ[15]~I .oe_power_up = "low";
defparam \DRAM_DQ[15]~I .oe_register_mode = "none";
defparam \DRAM_DQ[15]~I .oe_sync_reset = "none";
defparam \DRAM_DQ[15]~I .open_drain_output = "true";
defparam \DRAM_DQ[15]~I .operation_mode = "bidir";
defparam \DRAM_DQ[15]~I .output_async_reset = "none";
defparam \DRAM_DQ[15]~I .output_power_up = "low";
defparam \DRAM_DQ[15]~I .output_register_mode = "none";
defparam \DRAM_DQ[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FL_DQ[0]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_DQ[0]));
// synopsys translate_off
defparam \FL_DQ[0]~I .input_async_reset = "none";
defparam \FL_DQ[0]~I .input_power_up = "low";
defparam \FL_DQ[0]~I .input_register_mode = "none";
defparam \FL_DQ[0]~I .input_sync_reset = "none";
defparam \FL_DQ[0]~I .oe_async_reset = "none";
defparam \FL_DQ[0]~I .oe_power_up = "low";
defparam \FL_DQ[0]~I .oe_register_mode = "none";
defparam \FL_DQ[0]~I .oe_sync_reset = "none";
defparam \FL_DQ[0]~I .open_drain_output = "true";
defparam \FL_DQ[0]~I .operation_mode = "bidir";
defparam \FL_DQ[0]~I .output_async_reset = "none";
defparam \FL_DQ[0]~I .output_power_up = "low";
defparam \FL_DQ[0]~I .output_register_mode = "none";
defparam \FL_DQ[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FL_DQ[1]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_DQ[1]));
// synopsys translate_off
defparam \FL_DQ[1]~I .input_async_reset = "none";
defparam \FL_DQ[1]~I .input_power_up = "low";
defparam \FL_DQ[1]~I .input_register_mode = "none";
defparam \FL_DQ[1]~I .input_sync_reset = "none";
defparam \FL_DQ[1]~I .oe_async_reset = "none";
defparam \FL_DQ[1]~I .oe_power_up = "low";
defparam \FL_DQ[1]~I .oe_register_mode = "none";
defparam \FL_DQ[1]~I .oe_sync_reset = "none";
defparam \FL_DQ[1]~I .open_drain_output = "true";
defparam \FL_DQ[1]~I .operation_mode = "bidir";
defparam \FL_DQ[1]~I .output_async_reset = "none";
defparam \FL_DQ[1]~I .output_power_up = "low";
defparam \FL_DQ[1]~I .output_register_mode = "none";
defparam \FL_DQ[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FL_DQ[2]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_DQ[2]));
// synopsys translate_off
defparam \FL_DQ[2]~I .input_async_reset = "none";
defparam \FL_DQ[2]~I .input_power_up = "low";
defparam \FL_DQ[2]~I .input_register_mode = "none";
defparam \FL_DQ[2]~I .input_sync_reset = "none";
defparam \FL_DQ[2]~I .oe_async_reset = "none";
defparam \FL_DQ[2]~I .oe_power_up = "low";
defparam \FL_DQ[2]~I .oe_register_mode = "none";
defparam \FL_DQ[2]~I .oe_sync_reset = "none";
defparam \FL_DQ[2]~I .open_drain_output = "true";
defparam \FL_DQ[2]~I .operation_mode = "bidir";
defparam \FL_DQ[2]~I .output_async_reset = "none";
defparam \FL_DQ[2]~I .output_power_up = "low";
defparam \FL_DQ[2]~I .output_register_mode = "none";
defparam \FL_DQ[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FL_DQ[3]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_DQ[3]));
// synopsys translate_off
defparam \FL_DQ[3]~I .input_async_reset = "none";
defparam \FL_DQ[3]~I .input_power_up = "low";
defparam \FL_DQ[3]~I .input_register_mode = "none";
defparam \FL_DQ[3]~I .input_sync_reset = "none";
defparam \FL_DQ[3]~I .oe_async_reset = "none";
defparam \FL_DQ[3]~I .oe_power_up = "low";
defparam \FL_DQ[3]~I .oe_register_mode = "none";
defparam \FL_DQ[3]~I .oe_sync_reset = "none";
defparam \FL_DQ[3]~I .open_drain_output = "true";
defparam \FL_DQ[3]~I .operation_mode = "bidir";
defparam \FL_DQ[3]~I .output_async_reset = "none";
defparam \FL_DQ[3]~I .output_power_up = "low";
defparam \FL_DQ[3]~I .output_register_mode = "none";
defparam \FL_DQ[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FL_DQ[4]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_DQ[4]));
// synopsys translate_off
defparam \FL_DQ[4]~I .input_async_reset = "none";
defparam \FL_DQ[4]~I .input_power_up = "low";
defparam \FL_DQ[4]~I .input_register_mode = "none";
defparam \FL_DQ[4]~I .input_sync_reset = "none";
defparam \FL_DQ[4]~I .oe_async_reset = "none";
defparam \FL_DQ[4]~I .oe_power_up = "low";
defparam \FL_DQ[4]~I .oe_register_mode = "none";
defparam \FL_DQ[4]~I .oe_sync_reset = "none";
defparam \FL_DQ[4]~I .open_drain_output = "true";
defparam \FL_DQ[4]~I .operation_mode = "bidir";
defparam \FL_DQ[4]~I .output_async_reset = "none";
defparam \FL_DQ[4]~I .output_power_up = "low";
defparam \FL_DQ[4]~I .output_register_mode = "none";
defparam \FL_DQ[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FL_DQ[5]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_DQ[5]));
// synopsys translate_off
defparam \FL_DQ[5]~I .input_async_reset = "none";
defparam \FL_DQ[5]~I .input_power_up = "low";
defparam \FL_DQ[5]~I .input_register_mode = "none";
defparam \FL_DQ[5]~I .input_sync_reset = "none";
defparam \FL_DQ[5]~I .oe_async_reset = "none";
defparam \FL_DQ[5]~I .oe_power_up = "low";
defparam \FL_DQ[5]~I .oe_register_mode = "none";
defparam \FL_DQ[5]~I .oe_sync_reset = "none";
defparam \FL_DQ[5]~I .open_drain_output = "true";
defparam \FL_DQ[5]~I .operation_mode = "bidir";
defparam \FL_DQ[5]~I .output_async_reset = "none";
defparam \FL_DQ[5]~I .output_power_up = "low";
defparam \FL_DQ[5]~I .output_register_mode = "none";
defparam \FL_DQ[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FL_DQ[6]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_DQ[6]));
// synopsys translate_off
defparam \FL_DQ[6]~I .input_async_reset = "none";
defparam \FL_DQ[6]~I .input_power_up = "low";
defparam \FL_DQ[6]~I .input_register_mode = "none";
defparam \FL_DQ[6]~I .input_sync_reset = "none";
defparam \FL_DQ[6]~I .oe_async_reset = "none";
defparam \FL_DQ[6]~I .oe_power_up = "low";
defparam \FL_DQ[6]~I .oe_register_mode = "none";
defparam \FL_DQ[6]~I .oe_sync_reset = "none";
defparam \FL_DQ[6]~I .open_drain_output = "true";
defparam \FL_DQ[6]~I .operation_mode = "bidir";
defparam \FL_DQ[6]~I .output_async_reset = "none";
defparam \FL_DQ[6]~I .output_power_up = "low";
defparam \FL_DQ[6]~I .output_register_mode = "none";
defparam \FL_DQ[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FL_DQ[7]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_DQ[7]));
// synopsys translate_off
defparam \FL_DQ[7]~I .input_async_reset = "none";
defparam \FL_DQ[7]~I .input_power_up = "low";
defparam \FL_DQ[7]~I .input_register_mode = "none";
defparam \FL_DQ[7]~I .input_sync_reset = "none";
defparam \FL_DQ[7]~I .oe_async_reset = "none";
defparam \FL_DQ[7]~I .oe_power_up = "low";
defparam \FL_DQ[7]~I .oe_register_mode = "none";
defparam \FL_DQ[7]~I .oe_sync_reset = "none";
defparam \FL_DQ[7]~I .open_drain_output = "true";
defparam \FL_DQ[7]~I .operation_mode = "bidir";
defparam \FL_DQ[7]~I .output_async_reset = "none";
defparam \FL_DQ[7]~I .output_power_up = "low";
defparam \FL_DQ[7]~I .output_register_mode = "none";
defparam \FL_DQ[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DQ[0]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DQ[0]));
// synopsys translate_off
defparam \SRAM_DQ[0]~I .input_async_reset = "none";
defparam \SRAM_DQ[0]~I .input_power_up = "low";
defparam \SRAM_DQ[0]~I .input_register_mode = "none";
defparam \SRAM_DQ[0]~I .input_sync_reset = "none";
defparam \SRAM_DQ[0]~I .oe_async_reset = "none";
defparam \SRAM_DQ[0]~I .oe_power_up = "low";
defparam \SRAM_DQ[0]~I .oe_register_mode = "none";
defparam \SRAM_DQ[0]~I .oe_sync_reset = "none";
defparam \SRAM_DQ[0]~I .open_drain_output = "true";
defparam \SRAM_DQ[0]~I .operation_mode = "bidir";
defparam \SRAM_DQ[0]~I .output_async_reset = "none";
defparam \SRAM_DQ[0]~I .output_power_up = "low";
defparam \SRAM_DQ[0]~I .output_register_mode = "none";
defparam \SRAM_DQ[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DQ[1]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DQ[1]));
// synopsys translate_off
defparam \SRAM_DQ[1]~I .input_async_reset = "none";
defparam \SRAM_DQ[1]~I .input_power_up = "low";
defparam \SRAM_DQ[1]~I .input_register_mode = "none";
defparam \SRAM_DQ[1]~I .input_sync_reset = "none";
defparam \SRAM_DQ[1]~I .oe_async_reset = "none";
defparam \SRAM_DQ[1]~I .oe_power_up = "low";
defparam \SRAM_DQ[1]~I .oe_register_mode = "none";
defparam \SRAM_DQ[1]~I .oe_sync_reset = "none";
defparam \SRAM_DQ[1]~I .open_drain_output = "true";
defparam \SRAM_DQ[1]~I .operation_mode = "bidir";
defparam \SRAM_DQ[1]~I .output_async_reset = "none";
defparam \SRAM_DQ[1]~I .output_power_up = "low";
defparam \SRAM_DQ[1]~I .output_register_mode = "none";
defparam \SRAM_DQ[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DQ[2]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DQ[2]));
// synopsys translate_off
defparam \SRAM_DQ[2]~I .input_async_reset = "none";
defparam \SRAM_DQ[2]~I .input_power_up = "low";
defparam \SRAM_DQ[2]~I .input_register_mode = "none";
defparam \SRAM_DQ[2]~I .input_sync_reset = "none";
defparam \SRAM_DQ[2]~I .oe_async_reset = "none";
defparam \SRAM_DQ[2]~I .oe_power_up = "low";
defparam \SRAM_DQ[2]~I .oe_register_mode = "none";
defparam \SRAM_DQ[2]~I .oe_sync_reset = "none";
defparam \SRAM_DQ[2]~I .open_drain_output = "true";
defparam \SRAM_DQ[2]~I .operation_mode = "bidir";
defparam \SRAM_DQ[2]~I .output_async_reset = "none";
defparam \SRAM_DQ[2]~I .output_power_up = "low";
defparam \SRAM_DQ[2]~I .output_register_mode = "none";
defparam \SRAM_DQ[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DQ[3]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DQ[3]));
// synopsys translate_off
defparam \SRAM_DQ[3]~I .input_async_reset = "none";
defparam \SRAM_DQ[3]~I .input_power_up = "low";
defparam \SRAM_DQ[3]~I .input_register_mode = "none";
defparam \SRAM_DQ[3]~I .input_sync_reset = "none";
defparam \SRAM_DQ[3]~I .oe_async_reset = "none";
defparam \SRAM_DQ[3]~I .oe_power_up = "low";
defparam \SRAM_DQ[3]~I .oe_register_mode = "none";
defparam \SRAM_DQ[3]~I .oe_sync_reset = "none";
defparam \SRAM_DQ[3]~I .open_drain_output = "true";
defparam \SRAM_DQ[3]~I .operation_mode = "bidir";
defparam \SRAM_DQ[3]~I .output_async_reset = "none";
defparam \SRAM_DQ[3]~I .output_power_up = "low";
defparam \SRAM_DQ[3]~I .output_register_mode = "none";
defparam \SRAM_DQ[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DQ[4]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DQ[4]));
// synopsys translate_off
defparam \SRAM_DQ[4]~I .input_async_reset = "none";
defparam \SRAM_DQ[4]~I .input_power_up = "low";
defparam \SRAM_DQ[4]~I .input_register_mode = "none";
defparam \SRAM_DQ[4]~I .input_sync_reset = "none";
defparam \SRAM_DQ[4]~I .oe_async_reset = "none";
defparam \SRAM_DQ[4]~I .oe_power_up = "low";
defparam \SRAM_DQ[4]~I .oe_register_mode = "none";
defparam \SRAM_DQ[4]~I .oe_sync_reset = "none";
defparam \SRAM_DQ[4]~I .open_drain_output = "true";
defparam \SRAM_DQ[4]~I .operation_mode = "bidir";
defparam \SRAM_DQ[4]~I .output_async_reset = "none";
defparam \SRAM_DQ[4]~I .output_power_up = "low";
defparam \SRAM_DQ[4]~I .output_register_mode = "none";
defparam \SRAM_DQ[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DQ[5]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DQ[5]));
// synopsys translate_off
defparam \SRAM_DQ[5]~I .input_async_reset = "none";
defparam \SRAM_DQ[5]~I .input_power_up = "low";
defparam \SRAM_DQ[5]~I .input_register_mode = "none";
defparam \SRAM_DQ[5]~I .input_sync_reset = "none";
defparam \SRAM_DQ[5]~I .oe_async_reset = "none";
defparam \SRAM_DQ[5]~I .oe_power_up = "low";
defparam \SRAM_DQ[5]~I .oe_register_mode = "none";
defparam \SRAM_DQ[5]~I .oe_sync_reset = "none";
defparam \SRAM_DQ[5]~I .open_drain_output = "true";
defparam \SRAM_DQ[5]~I .operation_mode = "bidir";
defparam \SRAM_DQ[5]~I .output_async_reset = "none";
defparam \SRAM_DQ[5]~I .output_power_up = "low";
defparam \SRAM_DQ[5]~I .output_register_mode = "none";
defparam \SRAM_DQ[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DQ[6]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DQ[6]));
// synopsys translate_off
defparam \SRAM_DQ[6]~I .input_async_reset = "none";
defparam \SRAM_DQ[6]~I .input_power_up = "low";
defparam \SRAM_DQ[6]~I .input_register_mode = "none";
defparam \SRAM_DQ[6]~I .input_sync_reset = "none";
defparam \SRAM_DQ[6]~I .oe_async_reset = "none";
defparam \SRAM_DQ[6]~I .oe_power_up = "low";
defparam \SRAM_DQ[6]~I .oe_register_mode = "none";
defparam \SRAM_DQ[6]~I .oe_sync_reset = "none";
defparam \SRAM_DQ[6]~I .open_drain_output = "true";
defparam \SRAM_DQ[6]~I .operation_mode = "bidir";
defparam \SRAM_DQ[6]~I .output_async_reset = "none";
defparam \SRAM_DQ[6]~I .output_power_up = "low";
defparam \SRAM_DQ[6]~I .output_register_mode = "none";
defparam \SRAM_DQ[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DQ[7]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DQ[7]));
// synopsys translate_off
defparam \SRAM_DQ[7]~I .input_async_reset = "none";
defparam \SRAM_DQ[7]~I .input_power_up = "low";
defparam \SRAM_DQ[7]~I .input_register_mode = "none";
defparam \SRAM_DQ[7]~I .input_sync_reset = "none";
defparam \SRAM_DQ[7]~I .oe_async_reset = "none";
defparam \SRAM_DQ[7]~I .oe_power_up = "low";
defparam \SRAM_DQ[7]~I .oe_register_mode = "none";
defparam \SRAM_DQ[7]~I .oe_sync_reset = "none";
defparam \SRAM_DQ[7]~I .open_drain_output = "true";
defparam \SRAM_DQ[7]~I .operation_mode = "bidir";
defparam \SRAM_DQ[7]~I .output_async_reset = "none";
defparam \SRAM_DQ[7]~I .output_power_up = "low";
defparam \SRAM_DQ[7]~I .output_register_mode = "none";
defparam \SRAM_DQ[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DQ[8]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DQ[8]));
// synopsys translate_off
defparam \SRAM_DQ[8]~I .input_async_reset = "none";
defparam \SRAM_DQ[8]~I .input_power_up = "low";
defparam \SRAM_DQ[8]~I .input_register_mode = "none";
defparam \SRAM_DQ[8]~I .input_sync_reset = "none";
defparam \SRAM_DQ[8]~I .oe_async_reset = "none";
defparam \SRAM_DQ[8]~I .oe_power_up = "low";
defparam \SRAM_DQ[8]~I .oe_register_mode = "none";
defparam \SRAM_DQ[8]~I .oe_sync_reset = "none";
defparam \SRAM_DQ[8]~I .open_drain_output = "true";
defparam \SRAM_DQ[8]~I .operation_mode = "bidir";
defparam \SRAM_DQ[8]~I .output_async_reset = "none";
defparam \SRAM_DQ[8]~I .output_power_up = "low";
defparam \SRAM_DQ[8]~I .output_register_mode = "none";
defparam \SRAM_DQ[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DQ[9]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DQ[9]));
// synopsys translate_off
defparam \SRAM_DQ[9]~I .input_async_reset = "none";
defparam \SRAM_DQ[9]~I .input_power_up = "low";
defparam \SRAM_DQ[9]~I .input_register_mode = "none";
defparam \SRAM_DQ[9]~I .input_sync_reset = "none";
defparam \SRAM_DQ[9]~I .oe_async_reset = "none";
defparam \SRAM_DQ[9]~I .oe_power_up = "low";
defparam \SRAM_DQ[9]~I .oe_register_mode = "none";
defparam \SRAM_DQ[9]~I .oe_sync_reset = "none";
defparam \SRAM_DQ[9]~I .open_drain_output = "true";
defparam \SRAM_DQ[9]~I .operation_mode = "bidir";
defparam \SRAM_DQ[9]~I .output_async_reset = "none";
defparam \SRAM_DQ[9]~I .output_power_up = "low";
defparam \SRAM_DQ[9]~I .output_register_mode = "none";
defparam \SRAM_DQ[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DQ[10]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DQ[10]));
// synopsys translate_off
defparam \SRAM_DQ[10]~I .input_async_reset = "none";
defparam \SRAM_DQ[10]~I .input_power_up = "low";
defparam \SRAM_DQ[10]~I .input_register_mode = "none";
defparam \SRAM_DQ[10]~I .input_sync_reset = "none";
defparam \SRAM_DQ[10]~I .oe_async_reset = "none";
defparam \SRAM_DQ[10]~I .oe_power_up = "low";
defparam \SRAM_DQ[10]~I .oe_register_mode = "none";
defparam \SRAM_DQ[10]~I .oe_sync_reset = "none";
defparam \SRAM_DQ[10]~I .open_drain_output = "true";
defparam \SRAM_DQ[10]~I .operation_mode = "bidir";
defparam \SRAM_DQ[10]~I .output_async_reset = "none";
defparam \SRAM_DQ[10]~I .output_power_up = "low";
defparam \SRAM_DQ[10]~I .output_register_mode = "none";
defparam \SRAM_DQ[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DQ[11]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DQ[11]));
// synopsys translate_off
defparam \SRAM_DQ[11]~I .input_async_reset = "none";
defparam \SRAM_DQ[11]~I .input_power_up = "low";
defparam \SRAM_DQ[11]~I .input_register_mode = "none";
defparam \SRAM_DQ[11]~I .input_sync_reset = "none";
defparam \SRAM_DQ[11]~I .oe_async_reset = "none";
defparam \SRAM_DQ[11]~I .oe_power_up = "low";
defparam \SRAM_DQ[11]~I .oe_register_mode = "none";
defparam \SRAM_DQ[11]~I .oe_sync_reset = "none";
defparam \SRAM_DQ[11]~I .open_drain_output = "true";
defparam \SRAM_DQ[11]~I .operation_mode = "bidir";
defparam \SRAM_DQ[11]~I .output_async_reset = "none";
defparam \SRAM_DQ[11]~I .output_power_up = "low";
defparam \SRAM_DQ[11]~I .output_register_mode = "none";
defparam \SRAM_DQ[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DQ[12]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DQ[12]));
// synopsys translate_off
defparam \SRAM_DQ[12]~I .input_async_reset = "none";
defparam \SRAM_DQ[12]~I .input_power_up = "low";
defparam \SRAM_DQ[12]~I .input_register_mode = "none";
defparam \SRAM_DQ[12]~I .input_sync_reset = "none";
defparam \SRAM_DQ[12]~I .oe_async_reset = "none";
defparam \SRAM_DQ[12]~I .oe_power_up = "low";
defparam \SRAM_DQ[12]~I .oe_register_mode = "none";
defparam \SRAM_DQ[12]~I .oe_sync_reset = "none";
defparam \SRAM_DQ[12]~I .open_drain_output = "true";
defparam \SRAM_DQ[12]~I .operation_mode = "bidir";
defparam \SRAM_DQ[12]~I .output_async_reset = "none";
defparam \SRAM_DQ[12]~I .output_power_up = "low";
defparam \SRAM_DQ[12]~I .output_register_mode = "none";
defparam \SRAM_DQ[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DQ[13]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DQ[13]));
// synopsys translate_off
defparam \SRAM_DQ[13]~I .input_async_reset = "none";
defparam \SRAM_DQ[13]~I .input_power_up = "low";
defparam \SRAM_DQ[13]~I .input_register_mode = "none";
defparam \SRAM_DQ[13]~I .input_sync_reset = "none";
defparam \SRAM_DQ[13]~I .oe_async_reset = "none";
defparam \SRAM_DQ[13]~I .oe_power_up = "low";
defparam \SRAM_DQ[13]~I .oe_register_mode = "none";
defparam \SRAM_DQ[13]~I .oe_sync_reset = "none";
defparam \SRAM_DQ[13]~I .open_drain_output = "true";
defparam \SRAM_DQ[13]~I .operation_mode = "bidir";
defparam \SRAM_DQ[13]~I .output_async_reset = "none";
defparam \SRAM_DQ[13]~I .output_power_up = "low";
defparam \SRAM_DQ[13]~I .output_register_mode = "none";
defparam \SRAM_DQ[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DQ[14]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DQ[14]));
// synopsys translate_off
defparam \SRAM_DQ[14]~I .input_async_reset = "none";
defparam \SRAM_DQ[14]~I .input_power_up = "low";
defparam \SRAM_DQ[14]~I .input_register_mode = "none";
defparam \SRAM_DQ[14]~I .input_sync_reset = "none";
defparam \SRAM_DQ[14]~I .oe_async_reset = "none";
defparam \SRAM_DQ[14]~I .oe_power_up = "low";
defparam \SRAM_DQ[14]~I .oe_register_mode = "none";
defparam \SRAM_DQ[14]~I .oe_sync_reset = "none";
defparam \SRAM_DQ[14]~I .open_drain_output = "true";
defparam \SRAM_DQ[14]~I .operation_mode = "bidir";
defparam \SRAM_DQ[14]~I .output_async_reset = "none";
defparam \SRAM_DQ[14]~I .output_power_up = "low";
defparam \SRAM_DQ[14]~I .output_register_mode = "none";
defparam \SRAM_DQ[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DQ[15]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DQ[15]));
// synopsys translate_off
defparam \SRAM_DQ[15]~I .input_async_reset = "none";
defparam \SRAM_DQ[15]~I .input_power_up = "low";
defparam \SRAM_DQ[15]~I .input_register_mode = "none";
defparam \SRAM_DQ[15]~I .input_sync_reset = "none";
defparam \SRAM_DQ[15]~I .oe_async_reset = "none";
defparam \SRAM_DQ[15]~I .oe_power_up = "low";
defparam \SRAM_DQ[15]~I .oe_register_mode = "none";
defparam \SRAM_DQ[15]~I .oe_sync_reset = "none";
defparam \SRAM_DQ[15]~I .open_drain_output = "true";
defparam \SRAM_DQ[15]~I .operation_mode = "bidir";
defparam \SRAM_DQ[15]~I .output_async_reset = "none";
defparam \SRAM_DQ[15]~I .output_power_up = "low";
defparam \SRAM_DQ[15]~I .output_register_mode = "none";
defparam \SRAM_DQ[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OTG_DATA[0]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OTG_DATA[0]));
// synopsys translate_off
defparam \OTG_DATA[0]~I .input_async_reset = "none";
defparam \OTG_DATA[0]~I .input_power_up = "low";
defparam \OTG_DATA[0]~I .input_register_mode = "none";
defparam \OTG_DATA[0]~I .input_sync_reset = "none";
defparam \OTG_DATA[0]~I .oe_async_reset = "none";
defparam \OTG_DATA[0]~I .oe_power_up = "low";
defparam \OTG_DATA[0]~I .oe_register_mode = "none";
defparam \OTG_DATA[0]~I .oe_sync_reset = "none";
defparam \OTG_DATA[0]~I .open_drain_output = "true";
defparam \OTG_DATA[0]~I .operation_mode = "bidir";
defparam \OTG_DATA[0]~I .output_async_reset = "none";
defparam \OTG_DATA[0]~I .output_power_up = "low";
defparam \OTG_DATA[0]~I .output_register_mode = "none";
defparam \OTG_DATA[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OTG_DATA[1]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OTG_DATA[1]));
// synopsys translate_off
defparam \OTG_DATA[1]~I .input_async_reset = "none";
defparam \OTG_DATA[1]~I .input_power_up = "low";
defparam \OTG_DATA[1]~I .input_register_mode = "none";
defparam \OTG_DATA[1]~I .input_sync_reset = "none";
defparam \OTG_DATA[1]~I .oe_async_reset = "none";
defparam \OTG_DATA[1]~I .oe_power_up = "low";
defparam \OTG_DATA[1]~I .oe_register_mode = "none";
defparam \OTG_DATA[1]~I .oe_sync_reset = "none";
defparam \OTG_DATA[1]~I .open_drain_output = "true";
defparam \OTG_DATA[1]~I .operation_mode = "bidir";
defparam \OTG_DATA[1]~I .output_async_reset = "none";
defparam \OTG_DATA[1]~I .output_power_up = "low";
defparam \OTG_DATA[1]~I .output_register_mode = "none";
defparam \OTG_DATA[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OTG_DATA[2]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OTG_DATA[2]));
// synopsys translate_off
defparam \OTG_DATA[2]~I .input_async_reset = "none";
defparam \OTG_DATA[2]~I .input_power_up = "low";
defparam \OTG_DATA[2]~I .input_register_mode = "none";
defparam \OTG_DATA[2]~I .input_sync_reset = "none";
defparam \OTG_DATA[2]~I .oe_async_reset = "none";
defparam \OTG_DATA[2]~I .oe_power_up = "low";
defparam \OTG_DATA[2]~I .oe_register_mode = "none";
defparam \OTG_DATA[2]~I .oe_sync_reset = "none";
defparam \OTG_DATA[2]~I .open_drain_output = "true";
defparam \OTG_DATA[2]~I .operation_mode = "bidir";
defparam \OTG_DATA[2]~I .output_async_reset = "none";
defparam \OTG_DATA[2]~I .output_power_up = "low";
defparam \OTG_DATA[2]~I .output_register_mode = "none";
defparam \OTG_DATA[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OTG_DATA[3]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OTG_DATA[3]));
// synopsys translate_off
defparam \OTG_DATA[3]~I .input_async_reset = "none";
defparam \OTG_DATA[3]~I .input_power_up = "low";
defparam \OTG_DATA[3]~I .input_register_mode = "none";
defparam \OTG_DATA[3]~I .input_sync_reset = "none";
defparam \OTG_DATA[3]~I .oe_async_reset = "none";
defparam \OTG_DATA[3]~I .oe_power_up = "low";
defparam \OTG_DATA[3]~I .oe_register_mode = "none";
defparam \OTG_DATA[3]~I .oe_sync_reset = "none";
defparam \OTG_DATA[3]~I .open_drain_output = "true";
defparam \OTG_DATA[3]~I .operation_mode = "bidir";
defparam \OTG_DATA[3]~I .output_async_reset = "none";
defparam \OTG_DATA[3]~I .output_power_up = "low";
defparam \OTG_DATA[3]~I .output_register_mode = "none";
defparam \OTG_DATA[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OTG_DATA[4]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OTG_DATA[4]));
// synopsys translate_off
defparam \OTG_DATA[4]~I .input_async_reset = "none";
defparam \OTG_DATA[4]~I .input_power_up = "low";
defparam \OTG_DATA[4]~I .input_register_mode = "none";
defparam \OTG_DATA[4]~I .input_sync_reset = "none";
defparam \OTG_DATA[4]~I .oe_async_reset = "none";
defparam \OTG_DATA[4]~I .oe_power_up = "low";
defparam \OTG_DATA[4]~I .oe_register_mode = "none";
defparam \OTG_DATA[4]~I .oe_sync_reset = "none";
defparam \OTG_DATA[4]~I .open_drain_output = "true";
defparam \OTG_DATA[4]~I .operation_mode = "bidir";
defparam \OTG_DATA[4]~I .output_async_reset = "none";
defparam \OTG_DATA[4]~I .output_power_up = "low";
defparam \OTG_DATA[4]~I .output_register_mode = "none";
defparam \OTG_DATA[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OTG_DATA[5]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OTG_DATA[5]));
// synopsys translate_off
defparam \OTG_DATA[5]~I .input_async_reset = "none";
defparam \OTG_DATA[5]~I .input_power_up = "low";
defparam \OTG_DATA[5]~I .input_register_mode = "none";
defparam \OTG_DATA[5]~I .input_sync_reset = "none";
defparam \OTG_DATA[5]~I .oe_async_reset = "none";
defparam \OTG_DATA[5]~I .oe_power_up = "low";
defparam \OTG_DATA[5]~I .oe_register_mode = "none";
defparam \OTG_DATA[5]~I .oe_sync_reset = "none";
defparam \OTG_DATA[5]~I .open_drain_output = "true";
defparam \OTG_DATA[5]~I .operation_mode = "bidir";
defparam \OTG_DATA[5]~I .output_async_reset = "none";
defparam \OTG_DATA[5]~I .output_power_up = "low";
defparam \OTG_DATA[5]~I .output_register_mode = "none";
defparam \OTG_DATA[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OTG_DATA[6]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OTG_DATA[6]));
// synopsys translate_off
defparam \OTG_DATA[6]~I .input_async_reset = "none";
defparam \OTG_DATA[6]~I .input_power_up = "low";
defparam \OTG_DATA[6]~I .input_register_mode = "none";
defparam \OTG_DATA[6]~I .input_sync_reset = "none";
defparam \OTG_DATA[6]~I .oe_async_reset = "none";
defparam \OTG_DATA[6]~I .oe_power_up = "low";
defparam \OTG_DATA[6]~I .oe_register_mode = "none";
defparam \OTG_DATA[6]~I .oe_sync_reset = "none";
defparam \OTG_DATA[6]~I .open_drain_output = "true";
defparam \OTG_DATA[6]~I .operation_mode = "bidir";
defparam \OTG_DATA[6]~I .output_async_reset = "none";
defparam \OTG_DATA[6]~I .output_power_up = "low";
defparam \OTG_DATA[6]~I .output_register_mode = "none";
defparam \OTG_DATA[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OTG_DATA[7]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OTG_DATA[7]));
// synopsys translate_off
defparam \OTG_DATA[7]~I .input_async_reset = "none";
defparam \OTG_DATA[7]~I .input_power_up = "low";
defparam \OTG_DATA[7]~I .input_register_mode = "none";
defparam \OTG_DATA[7]~I .input_sync_reset = "none";
defparam \OTG_DATA[7]~I .oe_async_reset = "none";
defparam \OTG_DATA[7]~I .oe_power_up = "low";
defparam \OTG_DATA[7]~I .oe_register_mode = "none";
defparam \OTG_DATA[7]~I .oe_sync_reset = "none";
defparam \OTG_DATA[7]~I .open_drain_output = "true";
defparam \OTG_DATA[7]~I .operation_mode = "bidir";
defparam \OTG_DATA[7]~I .output_async_reset = "none";
defparam \OTG_DATA[7]~I .output_power_up = "low";
defparam \OTG_DATA[7]~I .output_register_mode = "none";
defparam \OTG_DATA[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OTG_DATA[8]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OTG_DATA[8]));
// synopsys translate_off
defparam \OTG_DATA[8]~I .input_async_reset = "none";
defparam \OTG_DATA[8]~I .input_power_up = "low";
defparam \OTG_DATA[8]~I .input_register_mode = "none";
defparam \OTG_DATA[8]~I .input_sync_reset = "none";
defparam \OTG_DATA[8]~I .oe_async_reset = "none";
defparam \OTG_DATA[8]~I .oe_power_up = "low";
defparam \OTG_DATA[8]~I .oe_register_mode = "none";
defparam \OTG_DATA[8]~I .oe_sync_reset = "none";
defparam \OTG_DATA[8]~I .open_drain_output = "true";
defparam \OTG_DATA[8]~I .operation_mode = "bidir";
defparam \OTG_DATA[8]~I .output_async_reset = "none";
defparam \OTG_DATA[8]~I .output_power_up = "low";
defparam \OTG_DATA[8]~I .output_register_mode = "none";
defparam \OTG_DATA[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OTG_DATA[9]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OTG_DATA[9]));
// synopsys translate_off
defparam \OTG_DATA[9]~I .input_async_reset = "none";
defparam \OTG_DATA[9]~I .input_power_up = "low";
defparam \OTG_DATA[9]~I .input_register_mode = "none";
defparam \OTG_DATA[9]~I .input_sync_reset = "none";
defparam \OTG_DATA[9]~I .oe_async_reset = "none";
defparam \OTG_DATA[9]~I .oe_power_up = "low";
defparam \OTG_DATA[9]~I .oe_register_mode = "none";
defparam \OTG_DATA[9]~I .oe_sync_reset = "none";
defparam \OTG_DATA[9]~I .open_drain_output = "true";
defparam \OTG_DATA[9]~I .operation_mode = "bidir";
defparam \OTG_DATA[9]~I .output_async_reset = "none";
defparam \OTG_DATA[9]~I .output_power_up = "low";
defparam \OTG_DATA[9]~I .output_register_mode = "none";
defparam \OTG_DATA[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OTG_DATA[10]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OTG_DATA[10]));
// synopsys translate_off
defparam \OTG_DATA[10]~I .input_async_reset = "none";
defparam \OTG_DATA[10]~I .input_power_up = "low";
defparam \OTG_DATA[10]~I .input_register_mode = "none";
defparam \OTG_DATA[10]~I .input_sync_reset = "none";
defparam \OTG_DATA[10]~I .oe_async_reset = "none";
defparam \OTG_DATA[10]~I .oe_power_up = "low";
defparam \OTG_DATA[10]~I .oe_register_mode = "none";
defparam \OTG_DATA[10]~I .oe_sync_reset = "none";
defparam \OTG_DATA[10]~I .open_drain_output = "true";
defparam \OTG_DATA[10]~I .operation_mode = "bidir";
defparam \OTG_DATA[10]~I .output_async_reset = "none";
defparam \OTG_DATA[10]~I .output_power_up = "low";
defparam \OTG_DATA[10]~I .output_register_mode = "none";
defparam \OTG_DATA[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OTG_DATA[11]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OTG_DATA[11]));
// synopsys translate_off
defparam \OTG_DATA[11]~I .input_async_reset = "none";
defparam \OTG_DATA[11]~I .input_power_up = "low";
defparam \OTG_DATA[11]~I .input_register_mode = "none";
defparam \OTG_DATA[11]~I .input_sync_reset = "none";
defparam \OTG_DATA[11]~I .oe_async_reset = "none";
defparam \OTG_DATA[11]~I .oe_power_up = "low";
defparam \OTG_DATA[11]~I .oe_register_mode = "none";
defparam \OTG_DATA[11]~I .oe_sync_reset = "none";
defparam \OTG_DATA[11]~I .open_drain_output = "true";
defparam \OTG_DATA[11]~I .operation_mode = "bidir";
defparam \OTG_DATA[11]~I .output_async_reset = "none";
defparam \OTG_DATA[11]~I .output_power_up = "low";
defparam \OTG_DATA[11]~I .output_register_mode = "none";
defparam \OTG_DATA[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OTG_DATA[12]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OTG_DATA[12]));
// synopsys translate_off
defparam \OTG_DATA[12]~I .input_async_reset = "none";
defparam \OTG_DATA[12]~I .input_power_up = "low";
defparam \OTG_DATA[12]~I .input_register_mode = "none";
defparam \OTG_DATA[12]~I .input_sync_reset = "none";
defparam \OTG_DATA[12]~I .oe_async_reset = "none";
defparam \OTG_DATA[12]~I .oe_power_up = "low";
defparam \OTG_DATA[12]~I .oe_register_mode = "none";
defparam \OTG_DATA[12]~I .oe_sync_reset = "none";
defparam \OTG_DATA[12]~I .open_drain_output = "true";
defparam \OTG_DATA[12]~I .operation_mode = "bidir";
defparam \OTG_DATA[12]~I .output_async_reset = "none";
defparam \OTG_DATA[12]~I .output_power_up = "low";
defparam \OTG_DATA[12]~I .output_register_mode = "none";
defparam \OTG_DATA[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OTG_DATA[13]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OTG_DATA[13]));
// synopsys translate_off
defparam \OTG_DATA[13]~I .input_async_reset = "none";
defparam \OTG_DATA[13]~I .input_power_up = "low";
defparam \OTG_DATA[13]~I .input_register_mode = "none";
defparam \OTG_DATA[13]~I .input_sync_reset = "none";
defparam \OTG_DATA[13]~I .oe_async_reset = "none";
defparam \OTG_DATA[13]~I .oe_power_up = "low";
defparam \OTG_DATA[13]~I .oe_register_mode = "none";
defparam \OTG_DATA[13]~I .oe_sync_reset = "none";
defparam \OTG_DATA[13]~I .open_drain_output = "true";
defparam \OTG_DATA[13]~I .operation_mode = "bidir";
defparam \OTG_DATA[13]~I .output_async_reset = "none";
defparam \OTG_DATA[13]~I .output_power_up = "low";
defparam \OTG_DATA[13]~I .output_register_mode = "none";
defparam \OTG_DATA[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OTG_DATA[14]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OTG_DATA[14]));
// synopsys translate_off
defparam \OTG_DATA[14]~I .input_async_reset = "none";
defparam \OTG_DATA[14]~I .input_power_up = "low";
defparam \OTG_DATA[14]~I .input_register_mode = "none";
defparam \OTG_DATA[14]~I .input_sync_reset = "none";
defparam \OTG_DATA[14]~I .oe_async_reset = "none";
defparam \OTG_DATA[14]~I .oe_power_up = "low";
defparam \OTG_DATA[14]~I .oe_register_mode = "none";
defparam \OTG_DATA[14]~I .oe_sync_reset = "none";
defparam \OTG_DATA[14]~I .open_drain_output = "true";
defparam \OTG_DATA[14]~I .operation_mode = "bidir";
defparam \OTG_DATA[14]~I .output_async_reset = "none";
defparam \OTG_DATA[14]~I .output_power_up = "low";
defparam \OTG_DATA[14]~I .output_register_mode = "none";
defparam \OTG_DATA[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OTG_DATA[15]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OTG_DATA[15]));
// synopsys translate_off
defparam \OTG_DATA[15]~I .input_async_reset = "none";
defparam \OTG_DATA[15]~I .input_power_up = "low";
defparam \OTG_DATA[15]~I .input_register_mode = "none";
defparam \OTG_DATA[15]~I .input_sync_reset = "none";
defparam \OTG_DATA[15]~I .oe_async_reset = "none";
defparam \OTG_DATA[15]~I .oe_power_up = "low";
defparam \OTG_DATA[15]~I .oe_register_mode = "none";
defparam \OTG_DATA[15]~I .oe_sync_reset = "none";
defparam \OTG_DATA[15]~I .open_drain_output = "true";
defparam \OTG_DATA[15]~I .operation_mode = "bidir";
defparam \OTG_DATA[15]~I .output_async_reset = "none";
defparam \OTG_DATA[15]~I .output_power_up = "low";
defparam \OTG_DATA[15]~I .output_register_mode = "none";
defparam \OTG_DATA[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LCD_DATA[0]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LCD_DATA[0]));
// synopsys translate_off
defparam \LCD_DATA[0]~I .input_async_reset = "none";
defparam \LCD_DATA[0]~I .input_power_up = "low";
defparam \LCD_DATA[0]~I .input_register_mode = "none";
defparam \LCD_DATA[0]~I .input_sync_reset = "none";
defparam \LCD_DATA[0]~I .oe_async_reset = "none";
defparam \LCD_DATA[0]~I .oe_power_up = "low";
defparam \LCD_DATA[0]~I .oe_register_mode = "none";
defparam \LCD_DATA[0]~I .oe_sync_reset = "none";
defparam \LCD_DATA[0]~I .open_drain_output = "true";
defparam \LCD_DATA[0]~I .operation_mode = "bidir";
defparam \LCD_DATA[0]~I .output_async_reset = "none";
defparam \LCD_DATA[0]~I .output_power_up = "low";
defparam \LCD_DATA[0]~I .output_register_mode = "none";
defparam \LCD_DATA[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LCD_DATA[1]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LCD_DATA[1]));
// synopsys translate_off
defparam \LCD_DATA[1]~I .input_async_reset = "none";
defparam \LCD_DATA[1]~I .input_power_up = "low";
defparam \LCD_DATA[1]~I .input_register_mode = "none";
defparam \LCD_DATA[1]~I .input_sync_reset = "none";
defparam \LCD_DATA[1]~I .oe_async_reset = "none";
defparam \LCD_DATA[1]~I .oe_power_up = "low";
defparam \LCD_DATA[1]~I .oe_register_mode = "none";
defparam \LCD_DATA[1]~I .oe_sync_reset = "none";
defparam \LCD_DATA[1]~I .open_drain_output = "true";
defparam \LCD_DATA[1]~I .operation_mode = "bidir";
defparam \LCD_DATA[1]~I .output_async_reset = "none";
defparam \LCD_DATA[1]~I .output_power_up = "low";
defparam \LCD_DATA[1]~I .output_register_mode = "none";
defparam \LCD_DATA[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LCD_DATA[2]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LCD_DATA[2]));
// synopsys translate_off
defparam \LCD_DATA[2]~I .input_async_reset = "none";
defparam \LCD_DATA[2]~I .input_power_up = "low";
defparam \LCD_DATA[2]~I .input_register_mode = "none";
defparam \LCD_DATA[2]~I .input_sync_reset = "none";
defparam \LCD_DATA[2]~I .oe_async_reset = "none";
defparam \LCD_DATA[2]~I .oe_power_up = "low";
defparam \LCD_DATA[2]~I .oe_register_mode = "none";
defparam \LCD_DATA[2]~I .oe_sync_reset = "none";
defparam \LCD_DATA[2]~I .open_drain_output = "true";
defparam \LCD_DATA[2]~I .operation_mode = "bidir";
defparam \LCD_DATA[2]~I .output_async_reset = "none";
defparam \LCD_DATA[2]~I .output_power_up = "low";
defparam \LCD_DATA[2]~I .output_register_mode = "none";
defparam \LCD_DATA[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LCD_DATA[3]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LCD_DATA[3]));
// synopsys translate_off
defparam \LCD_DATA[3]~I .input_async_reset = "none";
defparam \LCD_DATA[3]~I .input_power_up = "low";
defparam \LCD_DATA[3]~I .input_register_mode = "none";
defparam \LCD_DATA[3]~I .input_sync_reset = "none";
defparam \LCD_DATA[3]~I .oe_async_reset = "none";
defparam \LCD_DATA[3]~I .oe_power_up = "low";
defparam \LCD_DATA[3]~I .oe_register_mode = "none";
defparam \LCD_DATA[3]~I .oe_sync_reset = "none";
defparam \LCD_DATA[3]~I .open_drain_output = "true";
defparam \LCD_DATA[3]~I .operation_mode = "bidir";
defparam \LCD_DATA[3]~I .output_async_reset = "none";
defparam \LCD_DATA[3]~I .output_power_up = "low";
defparam \LCD_DATA[3]~I .output_register_mode = "none";
defparam \LCD_DATA[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LCD_DATA[4]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LCD_DATA[4]));
// synopsys translate_off
defparam \LCD_DATA[4]~I .input_async_reset = "none";
defparam \LCD_DATA[4]~I .input_power_up = "low";
defparam \LCD_DATA[4]~I .input_register_mode = "none";
defparam \LCD_DATA[4]~I .input_sync_reset = "none";
defparam \LCD_DATA[4]~I .oe_async_reset = "none";
defparam \LCD_DATA[4]~I .oe_power_up = "low";
defparam \LCD_DATA[4]~I .oe_register_mode = "none";
defparam \LCD_DATA[4]~I .oe_sync_reset = "none";
defparam \LCD_DATA[4]~I .open_drain_output = "true";
defparam \LCD_DATA[4]~I .operation_mode = "bidir";
defparam \LCD_DATA[4]~I .output_async_reset = "none";
defparam \LCD_DATA[4]~I .output_power_up = "low";
defparam \LCD_DATA[4]~I .output_register_mode = "none";
defparam \LCD_DATA[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LCD_DATA[5]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LCD_DATA[5]));
// synopsys translate_off
defparam \LCD_DATA[5]~I .input_async_reset = "none";
defparam \LCD_DATA[5]~I .input_power_up = "low";
defparam \LCD_DATA[5]~I .input_register_mode = "none";
defparam \LCD_DATA[5]~I .input_sync_reset = "none";
defparam \LCD_DATA[5]~I .oe_async_reset = "none";
defparam \LCD_DATA[5]~I .oe_power_up = "low";
defparam \LCD_DATA[5]~I .oe_register_mode = "none";
defparam \LCD_DATA[5]~I .oe_sync_reset = "none";
defparam \LCD_DATA[5]~I .open_drain_output = "true";
defparam \LCD_DATA[5]~I .operation_mode = "bidir";
defparam \LCD_DATA[5]~I .output_async_reset = "none";
defparam \LCD_DATA[5]~I .output_power_up = "low";
defparam \LCD_DATA[5]~I .output_register_mode = "none";
defparam \LCD_DATA[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LCD_DATA[6]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LCD_DATA[6]));
// synopsys translate_off
defparam \LCD_DATA[6]~I .input_async_reset = "none";
defparam \LCD_DATA[6]~I .input_power_up = "low";
defparam \LCD_DATA[6]~I .input_register_mode = "none";
defparam \LCD_DATA[6]~I .input_sync_reset = "none";
defparam \LCD_DATA[6]~I .oe_async_reset = "none";
defparam \LCD_DATA[6]~I .oe_power_up = "low";
defparam \LCD_DATA[6]~I .oe_register_mode = "none";
defparam \LCD_DATA[6]~I .oe_sync_reset = "none";
defparam \LCD_DATA[6]~I .open_drain_output = "true";
defparam \LCD_DATA[6]~I .operation_mode = "bidir";
defparam \LCD_DATA[6]~I .output_async_reset = "none";
defparam \LCD_DATA[6]~I .output_power_up = "low";
defparam \LCD_DATA[6]~I .output_register_mode = "none";
defparam \LCD_DATA[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LCD_DATA[7]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LCD_DATA[7]));
// synopsys translate_off
defparam \LCD_DATA[7]~I .input_async_reset = "none";
defparam \LCD_DATA[7]~I .input_power_up = "low";
defparam \LCD_DATA[7]~I .input_register_mode = "none";
defparam \LCD_DATA[7]~I .input_sync_reset = "none";
defparam \LCD_DATA[7]~I .oe_async_reset = "none";
defparam \LCD_DATA[7]~I .oe_power_up = "low";
defparam \LCD_DATA[7]~I .oe_register_mode = "none";
defparam \LCD_DATA[7]~I .oe_sync_reset = "none";
defparam \LCD_DATA[7]~I .open_drain_output = "true";
defparam \LCD_DATA[7]~I .operation_mode = "bidir";
defparam \LCD_DATA[7]~I .output_async_reset = "none";
defparam \LCD_DATA[7]~I .output_power_up = "low";
defparam \LCD_DATA[7]~I .output_register_mode = "none";
defparam \LCD_DATA[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \I2C_SDAT~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(I2C_SDAT));
// synopsys translate_off
defparam \I2C_SDAT~I .input_async_reset = "none";
defparam \I2C_SDAT~I .input_power_up = "low";
defparam \I2C_SDAT~I .input_register_mode = "none";
defparam \I2C_SDAT~I .input_sync_reset = "none";
defparam \I2C_SDAT~I .oe_async_reset = "none";
defparam \I2C_SDAT~I .oe_power_up = "low";
defparam \I2C_SDAT~I .oe_register_mode = "none";
defparam \I2C_SDAT~I .oe_sync_reset = "none";
defparam \I2C_SDAT~I .open_drain_output = "true";
defparam \I2C_SDAT~I .operation_mode = "bidir";
defparam \I2C_SDAT~I .output_async_reset = "none";
defparam \I2C_SDAT~I .output_power_up = "low";
defparam \I2C_SDAT~I .output_register_mode = "none";
defparam \I2C_SDAT~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ENET_DATA[0]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ENET_DATA[0]));
// synopsys translate_off
defparam \ENET_DATA[0]~I .input_async_reset = "none";
defparam \ENET_DATA[0]~I .input_power_up = "low";
defparam \ENET_DATA[0]~I .input_register_mode = "none";
defparam \ENET_DATA[0]~I .input_sync_reset = "none";
defparam \ENET_DATA[0]~I .oe_async_reset = "none";
defparam \ENET_DATA[0]~I .oe_power_up = "low";
defparam \ENET_DATA[0]~I .oe_register_mode = "none";
defparam \ENET_DATA[0]~I .oe_sync_reset = "none";
defparam \ENET_DATA[0]~I .open_drain_output = "true";
defparam \ENET_DATA[0]~I .operation_mode = "bidir";
defparam \ENET_DATA[0]~I .output_async_reset = "none";
defparam \ENET_DATA[0]~I .output_power_up = "low";
defparam \ENET_DATA[0]~I .output_register_mode = "none";
defparam \ENET_DATA[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ENET_DATA[1]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ENET_DATA[1]));
// synopsys translate_off
defparam \ENET_DATA[1]~I .input_async_reset = "none";
defparam \ENET_DATA[1]~I .input_power_up = "low";
defparam \ENET_DATA[1]~I .input_register_mode = "none";
defparam \ENET_DATA[1]~I .input_sync_reset = "none";
defparam \ENET_DATA[1]~I .oe_async_reset = "none";
defparam \ENET_DATA[1]~I .oe_power_up = "low";
defparam \ENET_DATA[1]~I .oe_register_mode = "none";
defparam \ENET_DATA[1]~I .oe_sync_reset = "none";
defparam \ENET_DATA[1]~I .open_drain_output = "true";
defparam \ENET_DATA[1]~I .operation_mode = "bidir";
defparam \ENET_DATA[1]~I .output_async_reset = "none";
defparam \ENET_DATA[1]~I .output_power_up = "low";
defparam \ENET_DATA[1]~I .output_register_mode = "none";
defparam \ENET_DATA[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ENET_DATA[2]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ENET_DATA[2]));
// synopsys translate_off
defparam \ENET_DATA[2]~I .input_async_reset = "none";
defparam \ENET_DATA[2]~I .input_power_up = "low";
defparam \ENET_DATA[2]~I .input_register_mode = "none";
defparam \ENET_DATA[2]~I .input_sync_reset = "none";
defparam \ENET_DATA[2]~I .oe_async_reset = "none";
defparam \ENET_DATA[2]~I .oe_power_up = "low";
defparam \ENET_DATA[2]~I .oe_register_mode = "none";
defparam \ENET_DATA[2]~I .oe_sync_reset = "none";
defparam \ENET_DATA[2]~I .open_drain_output = "true";
defparam \ENET_DATA[2]~I .operation_mode = "bidir";
defparam \ENET_DATA[2]~I .output_async_reset = "none";
defparam \ENET_DATA[2]~I .output_power_up = "low";
defparam \ENET_DATA[2]~I .output_register_mode = "none";
defparam \ENET_DATA[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ENET_DATA[3]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ENET_DATA[3]));
// synopsys translate_off
defparam \ENET_DATA[3]~I .input_async_reset = "none";
defparam \ENET_DATA[3]~I .input_power_up = "low";
defparam \ENET_DATA[3]~I .input_register_mode = "none";
defparam \ENET_DATA[3]~I .input_sync_reset = "none";
defparam \ENET_DATA[3]~I .oe_async_reset = "none";
defparam \ENET_DATA[3]~I .oe_power_up = "low";
defparam \ENET_DATA[3]~I .oe_register_mode = "none";
defparam \ENET_DATA[3]~I .oe_sync_reset = "none";
defparam \ENET_DATA[3]~I .open_drain_output = "true";
defparam \ENET_DATA[3]~I .operation_mode = "bidir";
defparam \ENET_DATA[3]~I .output_async_reset = "none";
defparam \ENET_DATA[3]~I .output_power_up = "low";
defparam \ENET_DATA[3]~I .output_register_mode = "none";
defparam \ENET_DATA[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ENET_DATA[4]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ENET_DATA[4]));
// synopsys translate_off
defparam \ENET_DATA[4]~I .input_async_reset = "none";
defparam \ENET_DATA[4]~I .input_power_up = "low";
defparam \ENET_DATA[4]~I .input_register_mode = "none";
defparam \ENET_DATA[4]~I .input_sync_reset = "none";
defparam \ENET_DATA[4]~I .oe_async_reset = "none";
defparam \ENET_DATA[4]~I .oe_power_up = "low";
defparam \ENET_DATA[4]~I .oe_register_mode = "none";
defparam \ENET_DATA[4]~I .oe_sync_reset = "none";
defparam \ENET_DATA[4]~I .open_drain_output = "true";
defparam \ENET_DATA[4]~I .operation_mode = "bidir";
defparam \ENET_DATA[4]~I .output_async_reset = "none";
defparam \ENET_DATA[4]~I .output_power_up = "low";
defparam \ENET_DATA[4]~I .output_register_mode = "none";
defparam \ENET_DATA[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ENET_DATA[5]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ENET_DATA[5]));
// synopsys translate_off
defparam \ENET_DATA[5]~I .input_async_reset = "none";
defparam \ENET_DATA[5]~I .input_power_up = "low";
defparam \ENET_DATA[5]~I .input_register_mode = "none";
defparam \ENET_DATA[5]~I .input_sync_reset = "none";
defparam \ENET_DATA[5]~I .oe_async_reset = "none";
defparam \ENET_DATA[5]~I .oe_power_up = "low";
defparam \ENET_DATA[5]~I .oe_register_mode = "none";
defparam \ENET_DATA[5]~I .oe_sync_reset = "none";
defparam \ENET_DATA[5]~I .open_drain_output = "true";
defparam \ENET_DATA[5]~I .operation_mode = "bidir";
defparam \ENET_DATA[5]~I .output_async_reset = "none";
defparam \ENET_DATA[5]~I .output_power_up = "low";
defparam \ENET_DATA[5]~I .output_register_mode = "none";
defparam \ENET_DATA[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ENET_DATA[6]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ENET_DATA[6]));
// synopsys translate_off
defparam \ENET_DATA[6]~I .input_async_reset = "none";
defparam \ENET_DATA[6]~I .input_power_up = "low";
defparam \ENET_DATA[6]~I .input_register_mode = "none";
defparam \ENET_DATA[6]~I .input_sync_reset = "none";
defparam \ENET_DATA[6]~I .oe_async_reset = "none";
defparam \ENET_DATA[6]~I .oe_power_up = "low";
defparam \ENET_DATA[6]~I .oe_register_mode = "none";
defparam \ENET_DATA[6]~I .oe_sync_reset = "none";
defparam \ENET_DATA[6]~I .open_drain_output = "true";
defparam \ENET_DATA[6]~I .operation_mode = "bidir";
defparam \ENET_DATA[6]~I .output_async_reset = "none";
defparam \ENET_DATA[6]~I .output_power_up = "low";
defparam \ENET_DATA[6]~I .output_register_mode = "none";
defparam \ENET_DATA[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ENET_DATA[7]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ENET_DATA[7]));
// synopsys translate_off
defparam \ENET_DATA[7]~I .input_async_reset = "none";
defparam \ENET_DATA[7]~I .input_power_up = "low";
defparam \ENET_DATA[7]~I .input_register_mode = "none";
defparam \ENET_DATA[7]~I .input_sync_reset = "none";
defparam \ENET_DATA[7]~I .oe_async_reset = "none";
defparam \ENET_DATA[7]~I .oe_power_up = "low";
defparam \ENET_DATA[7]~I .oe_register_mode = "none";
defparam \ENET_DATA[7]~I .oe_sync_reset = "none";
defparam \ENET_DATA[7]~I .open_drain_output = "true";
defparam \ENET_DATA[7]~I .operation_mode = "bidir";
defparam \ENET_DATA[7]~I .output_async_reset = "none";
defparam \ENET_DATA[7]~I .output_power_up = "low";
defparam \ENET_DATA[7]~I .output_register_mode = "none";
defparam \ENET_DATA[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ENET_DATA[8]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ENET_DATA[8]));
// synopsys translate_off
defparam \ENET_DATA[8]~I .input_async_reset = "none";
defparam \ENET_DATA[8]~I .input_power_up = "low";
defparam \ENET_DATA[8]~I .input_register_mode = "none";
defparam \ENET_DATA[8]~I .input_sync_reset = "none";
defparam \ENET_DATA[8]~I .oe_async_reset = "none";
defparam \ENET_DATA[8]~I .oe_power_up = "low";
defparam \ENET_DATA[8]~I .oe_register_mode = "none";
defparam \ENET_DATA[8]~I .oe_sync_reset = "none";
defparam \ENET_DATA[8]~I .open_drain_output = "true";
defparam \ENET_DATA[8]~I .operation_mode = "bidir";
defparam \ENET_DATA[8]~I .output_async_reset = "none";
defparam \ENET_DATA[8]~I .output_power_up = "low";
defparam \ENET_DATA[8]~I .output_register_mode = "none";
defparam \ENET_DATA[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ENET_DATA[9]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ENET_DATA[9]));
// synopsys translate_off
defparam \ENET_DATA[9]~I .input_async_reset = "none";
defparam \ENET_DATA[9]~I .input_power_up = "low";
defparam \ENET_DATA[9]~I .input_register_mode = "none";
defparam \ENET_DATA[9]~I .input_sync_reset = "none";
defparam \ENET_DATA[9]~I .oe_async_reset = "none";
defparam \ENET_DATA[9]~I .oe_power_up = "low";
defparam \ENET_DATA[9]~I .oe_register_mode = "none";
defparam \ENET_DATA[9]~I .oe_sync_reset = "none";
defparam \ENET_DATA[9]~I .open_drain_output = "true";
defparam \ENET_DATA[9]~I .operation_mode = "bidir";
defparam \ENET_DATA[9]~I .output_async_reset = "none";
defparam \ENET_DATA[9]~I .output_power_up = "low";
defparam \ENET_DATA[9]~I .output_register_mode = "none";
defparam \ENET_DATA[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ENET_DATA[10]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ENET_DATA[10]));
// synopsys translate_off
defparam \ENET_DATA[10]~I .input_async_reset = "none";
defparam \ENET_DATA[10]~I .input_power_up = "low";
defparam \ENET_DATA[10]~I .input_register_mode = "none";
defparam \ENET_DATA[10]~I .input_sync_reset = "none";
defparam \ENET_DATA[10]~I .oe_async_reset = "none";
defparam \ENET_DATA[10]~I .oe_power_up = "low";
defparam \ENET_DATA[10]~I .oe_register_mode = "none";
defparam \ENET_DATA[10]~I .oe_sync_reset = "none";
defparam \ENET_DATA[10]~I .open_drain_output = "true";
defparam \ENET_DATA[10]~I .operation_mode = "bidir";
defparam \ENET_DATA[10]~I .output_async_reset = "none";
defparam \ENET_DATA[10]~I .output_power_up = "low";
defparam \ENET_DATA[10]~I .output_register_mode = "none";
defparam \ENET_DATA[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ENET_DATA[11]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ENET_DATA[11]));
// synopsys translate_off
defparam \ENET_DATA[11]~I .input_async_reset = "none";
defparam \ENET_DATA[11]~I .input_power_up = "low";
defparam \ENET_DATA[11]~I .input_register_mode = "none";
defparam \ENET_DATA[11]~I .input_sync_reset = "none";
defparam \ENET_DATA[11]~I .oe_async_reset = "none";
defparam \ENET_DATA[11]~I .oe_power_up = "low";
defparam \ENET_DATA[11]~I .oe_register_mode = "none";
defparam \ENET_DATA[11]~I .oe_sync_reset = "none";
defparam \ENET_DATA[11]~I .open_drain_output = "true";
defparam \ENET_DATA[11]~I .operation_mode = "bidir";
defparam \ENET_DATA[11]~I .output_async_reset = "none";
defparam \ENET_DATA[11]~I .output_power_up = "low";
defparam \ENET_DATA[11]~I .output_register_mode = "none";
defparam \ENET_DATA[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ENET_DATA[12]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ENET_DATA[12]));
// synopsys translate_off
defparam \ENET_DATA[12]~I .input_async_reset = "none";
defparam \ENET_DATA[12]~I .input_power_up = "low";
defparam \ENET_DATA[12]~I .input_register_mode = "none";
defparam \ENET_DATA[12]~I .input_sync_reset = "none";
defparam \ENET_DATA[12]~I .oe_async_reset = "none";
defparam \ENET_DATA[12]~I .oe_power_up = "low";
defparam \ENET_DATA[12]~I .oe_register_mode = "none";
defparam \ENET_DATA[12]~I .oe_sync_reset = "none";
defparam \ENET_DATA[12]~I .open_drain_output = "true";
defparam \ENET_DATA[12]~I .operation_mode = "bidir";
defparam \ENET_DATA[12]~I .output_async_reset = "none";
defparam \ENET_DATA[12]~I .output_power_up = "low";
defparam \ENET_DATA[12]~I .output_register_mode = "none";
defparam \ENET_DATA[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ENET_DATA[13]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ENET_DATA[13]));
// synopsys translate_off
defparam \ENET_DATA[13]~I .input_async_reset = "none";
defparam \ENET_DATA[13]~I .input_power_up = "low";
defparam \ENET_DATA[13]~I .input_register_mode = "none";
defparam \ENET_DATA[13]~I .input_sync_reset = "none";
defparam \ENET_DATA[13]~I .oe_async_reset = "none";
defparam \ENET_DATA[13]~I .oe_power_up = "low";
defparam \ENET_DATA[13]~I .oe_register_mode = "none";
defparam \ENET_DATA[13]~I .oe_sync_reset = "none";
defparam \ENET_DATA[13]~I .open_drain_output = "true";
defparam \ENET_DATA[13]~I .operation_mode = "bidir";
defparam \ENET_DATA[13]~I .output_async_reset = "none";
defparam \ENET_DATA[13]~I .output_power_up = "low";
defparam \ENET_DATA[13]~I .output_register_mode = "none";
defparam \ENET_DATA[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ENET_DATA[14]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ENET_DATA[14]));
// synopsys translate_off
defparam \ENET_DATA[14]~I .input_async_reset = "none";
defparam \ENET_DATA[14]~I .input_power_up = "low";
defparam \ENET_DATA[14]~I .input_register_mode = "none";
defparam \ENET_DATA[14]~I .input_sync_reset = "none";
defparam \ENET_DATA[14]~I .oe_async_reset = "none";
defparam \ENET_DATA[14]~I .oe_power_up = "low";
defparam \ENET_DATA[14]~I .oe_register_mode = "none";
defparam \ENET_DATA[14]~I .oe_sync_reset = "none";
defparam \ENET_DATA[14]~I .open_drain_output = "true";
defparam \ENET_DATA[14]~I .operation_mode = "bidir";
defparam \ENET_DATA[14]~I .output_async_reset = "none";
defparam \ENET_DATA[14]~I .output_power_up = "low";
defparam \ENET_DATA[14]~I .output_register_mode = "none";
defparam \ENET_DATA[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ENET_DATA[15]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ENET_DATA[15]));
// synopsys translate_off
defparam \ENET_DATA[15]~I .input_async_reset = "none";
defparam \ENET_DATA[15]~I .input_power_up = "low";
defparam \ENET_DATA[15]~I .input_register_mode = "none";
defparam \ENET_DATA[15]~I .input_sync_reset = "none";
defparam \ENET_DATA[15]~I .oe_async_reset = "none";
defparam \ENET_DATA[15]~I .oe_power_up = "low";
defparam \ENET_DATA[15]~I .oe_register_mode = "none";
defparam \ENET_DATA[15]~I .oe_sync_reset = "none";
defparam \ENET_DATA[15]~I .open_drain_output = "true";
defparam \ENET_DATA[15]~I .operation_mode = "bidir";
defparam \ENET_DATA[15]~I .output_async_reset = "none";
defparam \ENET_DATA[15]~I .output_power_up = "low";
defparam \ENET_DATA[15]~I .output_register_mode = "none";
defparam \ENET_DATA[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \AUD_ADCLRCK~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(AUD_ADCLRCK));
// synopsys translate_off
defparam \AUD_ADCLRCK~I .input_async_reset = "none";
defparam \AUD_ADCLRCK~I .input_power_up = "low";
defparam \AUD_ADCLRCK~I .input_register_mode = "none";
defparam \AUD_ADCLRCK~I .input_sync_reset = "none";
defparam \AUD_ADCLRCK~I .oe_async_reset = "none";
defparam \AUD_ADCLRCK~I .oe_power_up = "low";
defparam \AUD_ADCLRCK~I .oe_register_mode = "none";
defparam \AUD_ADCLRCK~I .oe_sync_reset = "none";
defparam \AUD_ADCLRCK~I .open_drain_output = "true";
defparam \AUD_ADCLRCK~I .operation_mode = "bidir";
defparam \AUD_ADCLRCK~I .output_async_reset = "none";
defparam \AUD_ADCLRCK~I .output_power_up = "low";
defparam \AUD_ADCLRCK~I .output_register_mode = "none";
defparam \AUD_ADCLRCK~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \AUD_DACLRCK~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(AUD_DACLRCK));
// synopsys translate_off
defparam \AUD_DACLRCK~I .input_async_reset = "none";
defparam \AUD_DACLRCK~I .input_power_up = "low";
defparam \AUD_DACLRCK~I .input_register_mode = "none";
defparam \AUD_DACLRCK~I .input_sync_reset = "none";
defparam \AUD_DACLRCK~I .oe_async_reset = "none";
defparam \AUD_DACLRCK~I .oe_power_up = "low";
defparam \AUD_DACLRCK~I .oe_register_mode = "none";
defparam \AUD_DACLRCK~I .oe_sync_reset = "none";
defparam \AUD_DACLRCK~I .open_drain_output = "true";
defparam \AUD_DACLRCK~I .operation_mode = "bidir";
defparam \AUD_DACLRCK~I .output_async_reset = "none";
defparam \AUD_DACLRCK~I .output_power_up = "low";
defparam \AUD_DACLRCK~I .output_register_mode = "none";
defparam \AUD_DACLRCK~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \AUD_BCLOCK_50~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(AUD_BCLOCK_50));
// synopsys translate_off
defparam \AUD_BCLOCK_50~I .input_async_reset = "none";
defparam \AUD_BCLOCK_50~I .input_power_up = "low";
defparam \AUD_BCLOCK_50~I .input_register_mode = "none";
defparam \AUD_BCLOCK_50~I .input_sync_reset = "none";
defparam \AUD_BCLOCK_50~I .oe_async_reset = "none";
defparam \AUD_BCLOCK_50~I .oe_power_up = "low";
defparam \AUD_BCLOCK_50~I .oe_register_mode = "none";
defparam \AUD_BCLOCK_50~I .oe_sync_reset = "none";
defparam \AUD_BCLOCK_50~I .open_drain_output = "true";
defparam \AUD_BCLOCK_50~I .operation_mode = "bidir";
defparam \AUD_BCLOCK_50~I .output_async_reset = "none";
defparam \AUD_BCLOCK_50~I .output_power_up = "low";
defparam \AUD_BCLOCK_50~I .output_register_mode = "none";
defparam \AUD_BCLOCK_50~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[0]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[0]));
// synopsys translate_off
defparam \GPIO_0[0]~I .input_async_reset = "none";
defparam \GPIO_0[0]~I .input_power_up = "low";
defparam \GPIO_0[0]~I .input_register_mode = "none";
defparam \GPIO_0[0]~I .input_sync_reset = "none";
defparam \GPIO_0[0]~I .oe_async_reset = "none";
defparam \GPIO_0[0]~I .oe_power_up = "low";
defparam \GPIO_0[0]~I .oe_register_mode = "none";
defparam \GPIO_0[0]~I .oe_sync_reset = "none";
defparam \GPIO_0[0]~I .open_drain_output = "true";
defparam \GPIO_0[0]~I .operation_mode = "bidir";
defparam \GPIO_0[0]~I .output_async_reset = "none";
defparam \GPIO_0[0]~I .output_power_up = "low";
defparam \GPIO_0[0]~I .output_register_mode = "none";
defparam \GPIO_0[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[1]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[1]));
// synopsys translate_off
defparam \GPIO_0[1]~I .input_async_reset = "none";
defparam \GPIO_0[1]~I .input_power_up = "low";
defparam \GPIO_0[1]~I .input_register_mode = "none";
defparam \GPIO_0[1]~I .input_sync_reset = "none";
defparam \GPIO_0[1]~I .oe_async_reset = "none";
defparam \GPIO_0[1]~I .oe_power_up = "low";
defparam \GPIO_0[1]~I .oe_register_mode = "none";
defparam \GPIO_0[1]~I .oe_sync_reset = "none";
defparam \GPIO_0[1]~I .open_drain_output = "true";
defparam \GPIO_0[1]~I .operation_mode = "bidir";
defparam \GPIO_0[1]~I .output_async_reset = "none";
defparam \GPIO_0[1]~I .output_power_up = "low";
defparam \GPIO_0[1]~I .output_register_mode = "none";
defparam \GPIO_0[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[2]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[2]));
// synopsys translate_off
defparam \GPIO_0[2]~I .input_async_reset = "none";
defparam \GPIO_0[2]~I .input_power_up = "low";
defparam \GPIO_0[2]~I .input_register_mode = "none";
defparam \GPIO_0[2]~I .input_sync_reset = "none";
defparam \GPIO_0[2]~I .oe_async_reset = "none";
defparam \GPIO_0[2]~I .oe_power_up = "low";
defparam \GPIO_0[2]~I .oe_register_mode = "none";
defparam \GPIO_0[2]~I .oe_sync_reset = "none";
defparam \GPIO_0[2]~I .open_drain_output = "true";
defparam \GPIO_0[2]~I .operation_mode = "bidir";
defparam \GPIO_0[2]~I .output_async_reset = "none";
defparam \GPIO_0[2]~I .output_power_up = "low";
defparam \GPIO_0[2]~I .output_register_mode = "none";
defparam \GPIO_0[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[3]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[3]));
// synopsys translate_off
defparam \GPIO_0[3]~I .input_async_reset = "none";
defparam \GPIO_0[3]~I .input_power_up = "low";
defparam \GPIO_0[3]~I .input_register_mode = "none";
defparam \GPIO_0[3]~I .input_sync_reset = "none";
defparam \GPIO_0[3]~I .oe_async_reset = "none";
defparam \GPIO_0[3]~I .oe_power_up = "low";
defparam \GPIO_0[3]~I .oe_register_mode = "none";
defparam \GPIO_0[3]~I .oe_sync_reset = "none";
defparam \GPIO_0[3]~I .open_drain_output = "true";
defparam \GPIO_0[3]~I .operation_mode = "bidir";
defparam \GPIO_0[3]~I .output_async_reset = "none";
defparam \GPIO_0[3]~I .output_power_up = "low";
defparam \GPIO_0[3]~I .output_register_mode = "none";
defparam \GPIO_0[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[4]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[4]));
// synopsys translate_off
defparam \GPIO_0[4]~I .input_async_reset = "none";
defparam \GPIO_0[4]~I .input_power_up = "low";
defparam \GPIO_0[4]~I .input_register_mode = "none";
defparam \GPIO_0[4]~I .input_sync_reset = "none";
defparam \GPIO_0[4]~I .oe_async_reset = "none";
defparam \GPIO_0[4]~I .oe_power_up = "low";
defparam \GPIO_0[4]~I .oe_register_mode = "none";
defparam \GPIO_0[4]~I .oe_sync_reset = "none";
defparam \GPIO_0[4]~I .open_drain_output = "true";
defparam \GPIO_0[4]~I .operation_mode = "bidir";
defparam \GPIO_0[4]~I .output_async_reset = "none";
defparam \GPIO_0[4]~I .output_power_up = "low";
defparam \GPIO_0[4]~I .output_register_mode = "none";
defparam \GPIO_0[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[5]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[5]));
// synopsys translate_off
defparam \GPIO_0[5]~I .input_async_reset = "none";
defparam \GPIO_0[5]~I .input_power_up = "low";
defparam \GPIO_0[5]~I .input_register_mode = "none";
defparam \GPIO_0[5]~I .input_sync_reset = "none";
defparam \GPIO_0[5]~I .oe_async_reset = "none";
defparam \GPIO_0[5]~I .oe_power_up = "low";
defparam \GPIO_0[5]~I .oe_register_mode = "none";
defparam \GPIO_0[5]~I .oe_sync_reset = "none";
defparam \GPIO_0[5]~I .open_drain_output = "true";
defparam \GPIO_0[5]~I .operation_mode = "bidir";
defparam \GPIO_0[5]~I .output_async_reset = "none";
defparam \GPIO_0[5]~I .output_power_up = "low";
defparam \GPIO_0[5]~I .output_register_mode = "none";
defparam \GPIO_0[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[6]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[6]));
// synopsys translate_off
defparam \GPIO_0[6]~I .input_async_reset = "none";
defparam \GPIO_0[6]~I .input_power_up = "low";
defparam \GPIO_0[6]~I .input_register_mode = "none";
defparam \GPIO_0[6]~I .input_sync_reset = "none";
defparam \GPIO_0[6]~I .oe_async_reset = "none";
defparam \GPIO_0[6]~I .oe_power_up = "low";
defparam \GPIO_0[6]~I .oe_register_mode = "none";
defparam \GPIO_0[6]~I .oe_sync_reset = "none";
defparam \GPIO_0[6]~I .open_drain_output = "true";
defparam \GPIO_0[6]~I .operation_mode = "bidir";
defparam \GPIO_0[6]~I .output_async_reset = "none";
defparam \GPIO_0[6]~I .output_power_up = "low";
defparam \GPIO_0[6]~I .output_register_mode = "none";
defparam \GPIO_0[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[7]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[7]));
// synopsys translate_off
defparam \GPIO_0[7]~I .input_async_reset = "none";
defparam \GPIO_0[7]~I .input_power_up = "low";
defparam \GPIO_0[7]~I .input_register_mode = "none";
defparam \GPIO_0[7]~I .input_sync_reset = "none";
defparam \GPIO_0[7]~I .oe_async_reset = "none";
defparam \GPIO_0[7]~I .oe_power_up = "low";
defparam \GPIO_0[7]~I .oe_register_mode = "none";
defparam \GPIO_0[7]~I .oe_sync_reset = "none";
defparam \GPIO_0[7]~I .open_drain_output = "true";
defparam \GPIO_0[7]~I .operation_mode = "bidir";
defparam \GPIO_0[7]~I .output_async_reset = "none";
defparam \GPIO_0[7]~I .output_power_up = "low";
defparam \GPIO_0[7]~I .output_register_mode = "none";
defparam \GPIO_0[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[8]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[8]));
// synopsys translate_off
defparam \GPIO_0[8]~I .input_async_reset = "none";
defparam \GPIO_0[8]~I .input_power_up = "low";
defparam \GPIO_0[8]~I .input_register_mode = "none";
defparam \GPIO_0[8]~I .input_sync_reset = "none";
defparam \GPIO_0[8]~I .oe_async_reset = "none";
defparam \GPIO_0[8]~I .oe_power_up = "low";
defparam \GPIO_0[8]~I .oe_register_mode = "none";
defparam \GPIO_0[8]~I .oe_sync_reset = "none";
defparam \GPIO_0[8]~I .open_drain_output = "true";
defparam \GPIO_0[8]~I .operation_mode = "bidir";
defparam \GPIO_0[8]~I .output_async_reset = "none";
defparam \GPIO_0[8]~I .output_power_up = "low";
defparam \GPIO_0[8]~I .output_register_mode = "none";
defparam \GPIO_0[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[9]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[9]));
// synopsys translate_off
defparam \GPIO_0[9]~I .input_async_reset = "none";
defparam \GPIO_0[9]~I .input_power_up = "low";
defparam \GPIO_0[9]~I .input_register_mode = "none";
defparam \GPIO_0[9]~I .input_sync_reset = "none";
defparam \GPIO_0[9]~I .oe_async_reset = "none";
defparam \GPIO_0[9]~I .oe_power_up = "low";
defparam \GPIO_0[9]~I .oe_register_mode = "none";
defparam \GPIO_0[9]~I .oe_sync_reset = "none";
defparam \GPIO_0[9]~I .open_drain_output = "true";
defparam \GPIO_0[9]~I .operation_mode = "bidir";
defparam \GPIO_0[9]~I .output_async_reset = "none";
defparam \GPIO_0[9]~I .output_power_up = "low";
defparam \GPIO_0[9]~I .output_register_mode = "none";
defparam \GPIO_0[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[10]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[10]));
// synopsys translate_off
defparam \GPIO_0[10]~I .input_async_reset = "none";
defparam \GPIO_0[10]~I .input_power_up = "low";
defparam \GPIO_0[10]~I .input_register_mode = "none";
defparam \GPIO_0[10]~I .input_sync_reset = "none";
defparam \GPIO_0[10]~I .oe_async_reset = "none";
defparam \GPIO_0[10]~I .oe_power_up = "low";
defparam \GPIO_0[10]~I .oe_register_mode = "none";
defparam \GPIO_0[10]~I .oe_sync_reset = "none";
defparam \GPIO_0[10]~I .open_drain_output = "true";
defparam \GPIO_0[10]~I .operation_mode = "bidir";
defparam \GPIO_0[10]~I .output_async_reset = "none";
defparam \GPIO_0[10]~I .output_power_up = "low";
defparam \GPIO_0[10]~I .output_register_mode = "none";
defparam \GPIO_0[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[11]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[11]));
// synopsys translate_off
defparam \GPIO_0[11]~I .input_async_reset = "none";
defparam \GPIO_0[11]~I .input_power_up = "low";
defparam \GPIO_0[11]~I .input_register_mode = "none";
defparam \GPIO_0[11]~I .input_sync_reset = "none";
defparam \GPIO_0[11]~I .oe_async_reset = "none";
defparam \GPIO_0[11]~I .oe_power_up = "low";
defparam \GPIO_0[11]~I .oe_register_mode = "none";
defparam \GPIO_0[11]~I .oe_sync_reset = "none";
defparam \GPIO_0[11]~I .open_drain_output = "true";
defparam \GPIO_0[11]~I .operation_mode = "bidir";
defparam \GPIO_0[11]~I .output_async_reset = "none";
defparam \GPIO_0[11]~I .output_power_up = "low";
defparam \GPIO_0[11]~I .output_register_mode = "none";
defparam \GPIO_0[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[12]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[12]));
// synopsys translate_off
defparam \GPIO_0[12]~I .input_async_reset = "none";
defparam \GPIO_0[12]~I .input_power_up = "low";
defparam \GPIO_0[12]~I .input_register_mode = "none";
defparam \GPIO_0[12]~I .input_sync_reset = "none";
defparam \GPIO_0[12]~I .oe_async_reset = "none";
defparam \GPIO_0[12]~I .oe_power_up = "low";
defparam \GPIO_0[12]~I .oe_register_mode = "none";
defparam \GPIO_0[12]~I .oe_sync_reset = "none";
defparam \GPIO_0[12]~I .open_drain_output = "true";
defparam \GPIO_0[12]~I .operation_mode = "bidir";
defparam \GPIO_0[12]~I .output_async_reset = "none";
defparam \GPIO_0[12]~I .output_power_up = "low";
defparam \GPIO_0[12]~I .output_register_mode = "none";
defparam \GPIO_0[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[13]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[13]));
// synopsys translate_off
defparam \GPIO_0[13]~I .input_async_reset = "none";
defparam \GPIO_0[13]~I .input_power_up = "low";
defparam \GPIO_0[13]~I .input_register_mode = "none";
defparam \GPIO_0[13]~I .input_sync_reset = "none";
defparam \GPIO_0[13]~I .oe_async_reset = "none";
defparam \GPIO_0[13]~I .oe_power_up = "low";
defparam \GPIO_0[13]~I .oe_register_mode = "none";
defparam \GPIO_0[13]~I .oe_sync_reset = "none";
defparam \GPIO_0[13]~I .open_drain_output = "true";
defparam \GPIO_0[13]~I .operation_mode = "bidir";
defparam \GPIO_0[13]~I .output_async_reset = "none";
defparam \GPIO_0[13]~I .output_power_up = "low";
defparam \GPIO_0[13]~I .output_register_mode = "none";
defparam \GPIO_0[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[14]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[14]));
// synopsys translate_off
defparam \GPIO_0[14]~I .input_async_reset = "none";
defparam \GPIO_0[14]~I .input_power_up = "low";
defparam \GPIO_0[14]~I .input_register_mode = "none";
defparam \GPIO_0[14]~I .input_sync_reset = "none";
defparam \GPIO_0[14]~I .oe_async_reset = "none";
defparam \GPIO_0[14]~I .oe_power_up = "low";
defparam \GPIO_0[14]~I .oe_register_mode = "none";
defparam \GPIO_0[14]~I .oe_sync_reset = "none";
defparam \GPIO_0[14]~I .open_drain_output = "true";
defparam \GPIO_0[14]~I .operation_mode = "bidir";
defparam \GPIO_0[14]~I .output_async_reset = "none";
defparam \GPIO_0[14]~I .output_power_up = "low";
defparam \GPIO_0[14]~I .output_register_mode = "none";
defparam \GPIO_0[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[15]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[15]));
// synopsys translate_off
defparam \GPIO_0[15]~I .input_async_reset = "none";
defparam \GPIO_0[15]~I .input_power_up = "low";
defparam \GPIO_0[15]~I .input_register_mode = "none";
defparam \GPIO_0[15]~I .input_sync_reset = "none";
defparam \GPIO_0[15]~I .oe_async_reset = "none";
defparam \GPIO_0[15]~I .oe_power_up = "low";
defparam \GPIO_0[15]~I .oe_register_mode = "none";
defparam \GPIO_0[15]~I .oe_sync_reset = "none";
defparam \GPIO_0[15]~I .open_drain_output = "true";
defparam \GPIO_0[15]~I .operation_mode = "bidir";
defparam \GPIO_0[15]~I .output_async_reset = "none";
defparam \GPIO_0[15]~I .output_power_up = "low";
defparam \GPIO_0[15]~I .output_register_mode = "none";
defparam \GPIO_0[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[16]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[16]));
// synopsys translate_off
defparam \GPIO_0[16]~I .input_async_reset = "none";
defparam \GPIO_0[16]~I .input_power_up = "low";
defparam \GPIO_0[16]~I .input_register_mode = "none";
defparam \GPIO_0[16]~I .input_sync_reset = "none";
defparam \GPIO_0[16]~I .oe_async_reset = "none";
defparam \GPIO_0[16]~I .oe_power_up = "low";
defparam \GPIO_0[16]~I .oe_register_mode = "none";
defparam \GPIO_0[16]~I .oe_sync_reset = "none";
defparam \GPIO_0[16]~I .open_drain_output = "true";
defparam \GPIO_0[16]~I .operation_mode = "bidir";
defparam \GPIO_0[16]~I .output_async_reset = "none";
defparam \GPIO_0[16]~I .output_power_up = "low";
defparam \GPIO_0[16]~I .output_register_mode = "none";
defparam \GPIO_0[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[17]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[17]));
// synopsys translate_off
defparam \GPIO_0[17]~I .input_async_reset = "none";
defparam \GPIO_0[17]~I .input_power_up = "low";
defparam \GPIO_0[17]~I .input_register_mode = "none";
defparam \GPIO_0[17]~I .input_sync_reset = "none";
defparam \GPIO_0[17]~I .oe_async_reset = "none";
defparam \GPIO_0[17]~I .oe_power_up = "low";
defparam \GPIO_0[17]~I .oe_register_mode = "none";
defparam \GPIO_0[17]~I .oe_sync_reset = "none";
defparam \GPIO_0[17]~I .open_drain_output = "true";
defparam \GPIO_0[17]~I .operation_mode = "bidir";
defparam \GPIO_0[17]~I .output_async_reset = "none";
defparam \GPIO_0[17]~I .output_power_up = "low";
defparam \GPIO_0[17]~I .output_register_mode = "none";
defparam \GPIO_0[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[18]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[18]));
// synopsys translate_off
defparam \GPIO_0[18]~I .input_async_reset = "none";
defparam \GPIO_0[18]~I .input_power_up = "low";
defparam \GPIO_0[18]~I .input_register_mode = "none";
defparam \GPIO_0[18]~I .input_sync_reset = "none";
defparam \GPIO_0[18]~I .oe_async_reset = "none";
defparam \GPIO_0[18]~I .oe_power_up = "low";
defparam \GPIO_0[18]~I .oe_register_mode = "none";
defparam \GPIO_0[18]~I .oe_sync_reset = "none";
defparam \GPIO_0[18]~I .open_drain_output = "true";
defparam \GPIO_0[18]~I .operation_mode = "bidir";
defparam \GPIO_0[18]~I .output_async_reset = "none";
defparam \GPIO_0[18]~I .output_power_up = "low";
defparam \GPIO_0[18]~I .output_register_mode = "none";
defparam \GPIO_0[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[19]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[19]));
// synopsys translate_off
defparam \GPIO_0[19]~I .input_async_reset = "none";
defparam \GPIO_0[19]~I .input_power_up = "low";
defparam \GPIO_0[19]~I .input_register_mode = "none";
defparam \GPIO_0[19]~I .input_sync_reset = "none";
defparam \GPIO_0[19]~I .oe_async_reset = "none";
defparam \GPIO_0[19]~I .oe_power_up = "low";
defparam \GPIO_0[19]~I .oe_register_mode = "none";
defparam \GPIO_0[19]~I .oe_sync_reset = "none";
defparam \GPIO_0[19]~I .open_drain_output = "true";
defparam \GPIO_0[19]~I .operation_mode = "bidir";
defparam \GPIO_0[19]~I .output_async_reset = "none";
defparam \GPIO_0[19]~I .output_power_up = "low";
defparam \GPIO_0[19]~I .output_register_mode = "none";
defparam \GPIO_0[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[20]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[20]));
// synopsys translate_off
defparam \GPIO_0[20]~I .input_async_reset = "none";
defparam \GPIO_0[20]~I .input_power_up = "low";
defparam \GPIO_0[20]~I .input_register_mode = "none";
defparam \GPIO_0[20]~I .input_sync_reset = "none";
defparam \GPIO_0[20]~I .oe_async_reset = "none";
defparam \GPIO_0[20]~I .oe_power_up = "low";
defparam \GPIO_0[20]~I .oe_register_mode = "none";
defparam \GPIO_0[20]~I .oe_sync_reset = "none";
defparam \GPIO_0[20]~I .open_drain_output = "true";
defparam \GPIO_0[20]~I .operation_mode = "bidir";
defparam \GPIO_0[20]~I .output_async_reset = "none";
defparam \GPIO_0[20]~I .output_power_up = "low";
defparam \GPIO_0[20]~I .output_register_mode = "none";
defparam \GPIO_0[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[21]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[21]));
// synopsys translate_off
defparam \GPIO_0[21]~I .input_async_reset = "none";
defparam \GPIO_0[21]~I .input_power_up = "low";
defparam \GPIO_0[21]~I .input_register_mode = "none";
defparam \GPIO_0[21]~I .input_sync_reset = "none";
defparam \GPIO_0[21]~I .oe_async_reset = "none";
defparam \GPIO_0[21]~I .oe_power_up = "low";
defparam \GPIO_0[21]~I .oe_register_mode = "none";
defparam \GPIO_0[21]~I .oe_sync_reset = "none";
defparam \GPIO_0[21]~I .open_drain_output = "true";
defparam \GPIO_0[21]~I .operation_mode = "bidir";
defparam \GPIO_0[21]~I .output_async_reset = "none";
defparam \GPIO_0[21]~I .output_power_up = "low";
defparam \GPIO_0[21]~I .output_register_mode = "none";
defparam \GPIO_0[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[22]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[22]));
// synopsys translate_off
defparam \GPIO_0[22]~I .input_async_reset = "none";
defparam \GPIO_0[22]~I .input_power_up = "low";
defparam \GPIO_0[22]~I .input_register_mode = "none";
defparam \GPIO_0[22]~I .input_sync_reset = "none";
defparam \GPIO_0[22]~I .oe_async_reset = "none";
defparam \GPIO_0[22]~I .oe_power_up = "low";
defparam \GPIO_0[22]~I .oe_register_mode = "none";
defparam \GPIO_0[22]~I .oe_sync_reset = "none";
defparam \GPIO_0[22]~I .open_drain_output = "true";
defparam \GPIO_0[22]~I .operation_mode = "bidir";
defparam \GPIO_0[22]~I .output_async_reset = "none";
defparam \GPIO_0[22]~I .output_power_up = "low";
defparam \GPIO_0[22]~I .output_register_mode = "none";
defparam \GPIO_0[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[23]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[23]));
// synopsys translate_off
defparam \GPIO_0[23]~I .input_async_reset = "none";
defparam \GPIO_0[23]~I .input_power_up = "low";
defparam \GPIO_0[23]~I .input_register_mode = "none";
defparam \GPIO_0[23]~I .input_sync_reset = "none";
defparam \GPIO_0[23]~I .oe_async_reset = "none";
defparam \GPIO_0[23]~I .oe_power_up = "low";
defparam \GPIO_0[23]~I .oe_register_mode = "none";
defparam \GPIO_0[23]~I .oe_sync_reset = "none";
defparam \GPIO_0[23]~I .open_drain_output = "true";
defparam \GPIO_0[23]~I .operation_mode = "bidir";
defparam \GPIO_0[23]~I .output_async_reset = "none";
defparam \GPIO_0[23]~I .output_power_up = "low";
defparam \GPIO_0[23]~I .output_register_mode = "none";
defparam \GPIO_0[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[24]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[24]));
// synopsys translate_off
defparam \GPIO_0[24]~I .input_async_reset = "none";
defparam \GPIO_0[24]~I .input_power_up = "low";
defparam \GPIO_0[24]~I .input_register_mode = "none";
defparam \GPIO_0[24]~I .input_sync_reset = "none";
defparam \GPIO_0[24]~I .oe_async_reset = "none";
defparam \GPIO_0[24]~I .oe_power_up = "low";
defparam \GPIO_0[24]~I .oe_register_mode = "none";
defparam \GPIO_0[24]~I .oe_sync_reset = "none";
defparam \GPIO_0[24]~I .open_drain_output = "true";
defparam \GPIO_0[24]~I .operation_mode = "bidir";
defparam \GPIO_0[24]~I .output_async_reset = "none";
defparam \GPIO_0[24]~I .output_power_up = "low";
defparam \GPIO_0[24]~I .output_register_mode = "none";
defparam \GPIO_0[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[25]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[25]));
// synopsys translate_off
defparam \GPIO_0[25]~I .input_async_reset = "none";
defparam \GPIO_0[25]~I .input_power_up = "low";
defparam \GPIO_0[25]~I .input_register_mode = "none";
defparam \GPIO_0[25]~I .input_sync_reset = "none";
defparam \GPIO_0[25]~I .oe_async_reset = "none";
defparam \GPIO_0[25]~I .oe_power_up = "low";
defparam \GPIO_0[25]~I .oe_register_mode = "none";
defparam \GPIO_0[25]~I .oe_sync_reset = "none";
defparam \GPIO_0[25]~I .open_drain_output = "true";
defparam \GPIO_0[25]~I .operation_mode = "bidir";
defparam \GPIO_0[25]~I .output_async_reset = "none";
defparam \GPIO_0[25]~I .output_power_up = "low";
defparam \GPIO_0[25]~I .output_register_mode = "none";
defparam \GPIO_0[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[26]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[26]));
// synopsys translate_off
defparam \GPIO_0[26]~I .input_async_reset = "none";
defparam \GPIO_0[26]~I .input_power_up = "low";
defparam \GPIO_0[26]~I .input_register_mode = "none";
defparam \GPIO_0[26]~I .input_sync_reset = "none";
defparam \GPIO_0[26]~I .oe_async_reset = "none";
defparam \GPIO_0[26]~I .oe_power_up = "low";
defparam \GPIO_0[26]~I .oe_register_mode = "none";
defparam \GPIO_0[26]~I .oe_sync_reset = "none";
defparam \GPIO_0[26]~I .open_drain_output = "true";
defparam \GPIO_0[26]~I .operation_mode = "bidir";
defparam \GPIO_0[26]~I .output_async_reset = "none";
defparam \GPIO_0[26]~I .output_power_up = "low";
defparam \GPIO_0[26]~I .output_register_mode = "none";
defparam \GPIO_0[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[27]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[27]));
// synopsys translate_off
defparam \GPIO_0[27]~I .input_async_reset = "none";
defparam \GPIO_0[27]~I .input_power_up = "low";
defparam \GPIO_0[27]~I .input_register_mode = "none";
defparam \GPIO_0[27]~I .input_sync_reset = "none";
defparam \GPIO_0[27]~I .oe_async_reset = "none";
defparam \GPIO_0[27]~I .oe_power_up = "low";
defparam \GPIO_0[27]~I .oe_register_mode = "none";
defparam \GPIO_0[27]~I .oe_sync_reset = "none";
defparam \GPIO_0[27]~I .open_drain_output = "true";
defparam \GPIO_0[27]~I .operation_mode = "bidir";
defparam \GPIO_0[27]~I .output_async_reset = "none";
defparam \GPIO_0[27]~I .output_power_up = "low";
defparam \GPIO_0[27]~I .output_register_mode = "none";
defparam \GPIO_0[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[28]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[28]));
// synopsys translate_off
defparam \GPIO_0[28]~I .input_async_reset = "none";
defparam \GPIO_0[28]~I .input_power_up = "low";
defparam \GPIO_0[28]~I .input_register_mode = "none";
defparam \GPIO_0[28]~I .input_sync_reset = "none";
defparam \GPIO_0[28]~I .oe_async_reset = "none";
defparam \GPIO_0[28]~I .oe_power_up = "low";
defparam \GPIO_0[28]~I .oe_register_mode = "none";
defparam \GPIO_0[28]~I .oe_sync_reset = "none";
defparam \GPIO_0[28]~I .open_drain_output = "true";
defparam \GPIO_0[28]~I .operation_mode = "bidir";
defparam \GPIO_0[28]~I .output_async_reset = "none";
defparam \GPIO_0[28]~I .output_power_up = "low";
defparam \GPIO_0[28]~I .output_register_mode = "none";
defparam \GPIO_0[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[29]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[29]));
// synopsys translate_off
defparam \GPIO_0[29]~I .input_async_reset = "none";
defparam \GPIO_0[29]~I .input_power_up = "low";
defparam \GPIO_0[29]~I .input_register_mode = "none";
defparam \GPIO_0[29]~I .input_sync_reset = "none";
defparam \GPIO_0[29]~I .oe_async_reset = "none";
defparam \GPIO_0[29]~I .oe_power_up = "low";
defparam \GPIO_0[29]~I .oe_register_mode = "none";
defparam \GPIO_0[29]~I .oe_sync_reset = "none";
defparam \GPIO_0[29]~I .open_drain_output = "true";
defparam \GPIO_0[29]~I .operation_mode = "bidir";
defparam \GPIO_0[29]~I .output_async_reset = "none";
defparam \GPIO_0[29]~I .output_power_up = "low";
defparam \GPIO_0[29]~I .output_register_mode = "none";
defparam \GPIO_0[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[30]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[30]));
// synopsys translate_off
defparam \GPIO_0[30]~I .input_async_reset = "none";
defparam \GPIO_0[30]~I .input_power_up = "low";
defparam \GPIO_0[30]~I .input_register_mode = "none";
defparam \GPIO_0[30]~I .input_sync_reset = "none";
defparam \GPIO_0[30]~I .oe_async_reset = "none";
defparam \GPIO_0[30]~I .oe_power_up = "low";
defparam \GPIO_0[30]~I .oe_register_mode = "none";
defparam \GPIO_0[30]~I .oe_sync_reset = "none";
defparam \GPIO_0[30]~I .open_drain_output = "true";
defparam \GPIO_0[30]~I .operation_mode = "bidir";
defparam \GPIO_0[30]~I .output_async_reset = "none";
defparam \GPIO_0[30]~I .output_power_up = "low";
defparam \GPIO_0[30]~I .output_register_mode = "none";
defparam \GPIO_0[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[31]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[31]));
// synopsys translate_off
defparam \GPIO_0[31]~I .input_async_reset = "none";
defparam \GPIO_0[31]~I .input_power_up = "low";
defparam \GPIO_0[31]~I .input_register_mode = "none";
defparam \GPIO_0[31]~I .input_sync_reset = "none";
defparam \GPIO_0[31]~I .oe_async_reset = "none";
defparam \GPIO_0[31]~I .oe_power_up = "low";
defparam \GPIO_0[31]~I .oe_register_mode = "none";
defparam \GPIO_0[31]~I .oe_sync_reset = "none";
defparam \GPIO_0[31]~I .open_drain_output = "true";
defparam \GPIO_0[31]~I .operation_mode = "bidir";
defparam \GPIO_0[31]~I .output_async_reset = "none";
defparam \GPIO_0[31]~I .output_power_up = "low";
defparam \GPIO_0[31]~I .output_register_mode = "none";
defparam \GPIO_0[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[32]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[32]));
// synopsys translate_off
defparam \GPIO_0[32]~I .input_async_reset = "none";
defparam \GPIO_0[32]~I .input_power_up = "low";
defparam \GPIO_0[32]~I .input_register_mode = "none";
defparam \GPIO_0[32]~I .input_sync_reset = "none";
defparam \GPIO_0[32]~I .oe_async_reset = "none";
defparam \GPIO_0[32]~I .oe_power_up = "low";
defparam \GPIO_0[32]~I .oe_register_mode = "none";
defparam \GPIO_0[32]~I .oe_sync_reset = "none";
defparam \GPIO_0[32]~I .open_drain_output = "true";
defparam \GPIO_0[32]~I .operation_mode = "bidir";
defparam \GPIO_0[32]~I .output_async_reset = "none";
defparam \GPIO_0[32]~I .output_power_up = "low";
defparam \GPIO_0[32]~I .output_register_mode = "none";
defparam \GPIO_0[32]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[33]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[33]));
// synopsys translate_off
defparam \GPIO_0[33]~I .input_async_reset = "none";
defparam \GPIO_0[33]~I .input_power_up = "low";
defparam \GPIO_0[33]~I .input_register_mode = "none";
defparam \GPIO_0[33]~I .input_sync_reset = "none";
defparam \GPIO_0[33]~I .oe_async_reset = "none";
defparam \GPIO_0[33]~I .oe_power_up = "low";
defparam \GPIO_0[33]~I .oe_register_mode = "none";
defparam \GPIO_0[33]~I .oe_sync_reset = "none";
defparam \GPIO_0[33]~I .open_drain_output = "true";
defparam \GPIO_0[33]~I .operation_mode = "bidir";
defparam \GPIO_0[33]~I .output_async_reset = "none";
defparam \GPIO_0[33]~I .output_power_up = "low";
defparam \GPIO_0[33]~I .output_register_mode = "none";
defparam \GPIO_0[33]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[34]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[34]));
// synopsys translate_off
defparam \GPIO_0[34]~I .input_async_reset = "none";
defparam \GPIO_0[34]~I .input_power_up = "low";
defparam \GPIO_0[34]~I .input_register_mode = "none";
defparam \GPIO_0[34]~I .input_sync_reset = "none";
defparam \GPIO_0[34]~I .oe_async_reset = "none";
defparam \GPIO_0[34]~I .oe_power_up = "low";
defparam \GPIO_0[34]~I .oe_register_mode = "none";
defparam \GPIO_0[34]~I .oe_sync_reset = "none";
defparam \GPIO_0[34]~I .open_drain_output = "true";
defparam \GPIO_0[34]~I .operation_mode = "bidir";
defparam \GPIO_0[34]~I .output_async_reset = "none";
defparam \GPIO_0[34]~I .output_power_up = "low";
defparam \GPIO_0[34]~I .output_register_mode = "none";
defparam \GPIO_0[34]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[35]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[35]));
// synopsys translate_off
defparam \GPIO_0[35]~I .input_async_reset = "none";
defparam \GPIO_0[35]~I .input_power_up = "low";
defparam \GPIO_0[35]~I .input_register_mode = "none";
defparam \GPIO_0[35]~I .input_sync_reset = "none";
defparam \GPIO_0[35]~I .oe_async_reset = "none";
defparam \GPIO_0[35]~I .oe_power_up = "low";
defparam \GPIO_0[35]~I .oe_register_mode = "none";
defparam \GPIO_0[35]~I .oe_sync_reset = "none";
defparam \GPIO_0[35]~I .open_drain_output = "true";
defparam \GPIO_0[35]~I .operation_mode = "bidir";
defparam \GPIO_0[35]~I .output_async_reset = "none";
defparam \GPIO_0[35]~I .output_power_up = "low";
defparam \GPIO_0[35]~I .output_register_mode = "none";
defparam \GPIO_0[35]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[0]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[0]));
// synopsys translate_off
defparam \GPIO_1[0]~I .input_async_reset = "none";
defparam \GPIO_1[0]~I .input_power_up = "low";
defparam \GPIO_1[0]~I .input_register_mode = "none";
defparam \GPIO_1[0]~I .input_sync_reset = "none";
defparam \GPIO_1[0]~I .oe_async_reset = "none";
defparam \GPIO_1[0]~I .oe_power_up = "low";
defparam \GPIO_1[0]~I .oe_register_mode = "none";
defparam \GPIO_1[0]~I .oe_sync_reset = "none";
defparam \GPIO_1[0]~I .open_drain_output = "true";
defparam \GPIO_1[0]~I .operation_mode = "bidir";
defparam \GPIO_1[0]~I .output_async_reset = "none";
defparam \GPIO_1[0]~I .output_power_up = "low";
defparam \GPIO_1[0]~I .output_register_mode = "none";
defparam \GPIO_1[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[1]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[1]));
// synopsys translate_off
defparam \GPIO_1[1]~I .input_async_reset = "none";
defparam \GPIO_1[1]~I .input_power_up = "low";
defparam \GPIO_1[1]~I .input_register_mode = "none";
defparam \GPIO_1[1]~I .input_sync_reset = "none";
defparam \GPIO_1[1]~I .oe_async_reset = "none";
defparam \GPIO_1[1]~I .oe_power_up = "low";
defparam \GPIO_1[1]~I .oe_register_mode = "none";
defparam \GPIO_1[1]~I .oe_sync_reset = "none";
defparam \GPIO_1[1]~I .open_drain_output = "true";
defparam \GPIO_1[1]~I .operation_mode = "bidir";
defparam \GPIO_1[1]~I .output_async_reset = "none";
defparam \GPIO_1[1]~I .output_power_up = "low";
defparam \GPIO_1[1]~I .output_register_mode = "none";
defparam \GPIO_1[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[2]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[2]));
// synopsys translate_off
defparam \GPIO_1[2]~I .input_async_reset = "none";
defparam \GPIO_1[2]~I .input_power_up = "low";
defparam \GPIO_1[2]~I .input_register_mode = "none";
defparam \GPIO_1[2]~I .input_sync_reset = "none";
defparam \GPIO_1[2]~I .oe_async_reset = "none";
defparam \GPIO_1[2]~I .oe_power_up = "low";
defparam \GPIO_1[2]~I .oe_register_mode = "none";
defparam \GPIO_1[2]~I .oe_sync_reset = "none";
defparam \GPIO_1[2]~I .open_drain_output = "true";
defparam \GPIO_1[2]~I .operation_mode = "bidir";
defparam \GPIO_1[2]~I .output_async_reset = "none";
defparam \GPIO_1[2]~I .output_power_up = "low";
defparam \GPIO_1[2]~I .output_register_mode = "none";
defparam \GPIO_1[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[3]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[3]));
// synopsys translate_off
defparam \GPIO_1[3]~I .input_async_reset = "none";
defparam \GPIO_1[3]~I .input_power_up = "low";
defparam \GPIO_1[3]~I .input_register_mode = "none";
defparam \GPIO_1[3]~I .input_sync_reset = "none";
defparam \GPIO_1[3]~I .oe_async_reset = "none";
defparam \GPIO_1[3]~I .oe_power_up = "low";
defparam \GPIO_1[3]~I .oe_register_mode = "none";
defparam \GPIO_1[3]~I .oe_sync_reset = "none";
defparam \GPIO_1[3]~I .open_drain_output = "true";
defparam \GPIO_1[3]~I .operation_mode = "bidir";
defparam \GPIO_1[3]~I .output_async_reset = "none";
defparam \GPIO_1[3]~I .output_power_up = "low";
defparam \GPIO_1[3]~I .output_register_mode = "none";
defparam \GPIO_1[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[4]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[4]));
// synopsys translate_off
defparam \GPIO_1[4]~I .input_async_reset = "none";
defparam \GPIO_1[4]~I .input_power_up = "low";
defparam \GPIO_1[4]~I .input_register_mode = "none";
defparam \GPIO_1[4]~I .input_sync_reset = "none";
defparam \GPIO_1[4]~I .oe_async_reset = "none";
defparam \GPIO_1[4]~I .oe_power_up = "low";
defparam \GPIO_1[4]~I .oe_register_mode = "none";
defparam \GPIO_1[4]~I .oe_sync_reset = "none";
defparam \GPIO_1[4]~I .open_drain_output = "true";
defparam \GPIO_1[4]~I .operation_mode = "bidir";
defparam \GPIO_1[4]~I .output_async_reset = "none";
defparam \GPIO_1[4]~I .output_power_up = "low";
defparam \GPIO_1[4]~I .output_register_mode = "none";
defparam \GPIO_1[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[5]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[5]));
// synopsys translate_off
defparam \GPIO_1[5]~I .input_async_reset = "none";
defparam \GPIO_1[5]~I .input_power_up = "low";
defparam \GPIO_1[5]~I .input_register_mode = "none";
defparam \GPIO_1[5]~I .input_sync_reset = "none";
defparam \GPIO_1[5]~I .oe_async_reset = "none";
defparam \GPIO_1[5]~I .oe_power_up = "low";
defparam \GPIO_1[5]~I .oe_register_mode = "none";
defparam \GPIO_1[5]~I .oe_sync_reset = "none";
defparam \GPIO_1[5]~I .open_drain_output = "true";
defparam \GPIO_1[5]~I .operation_mode = "bidir";
defparam \GPIO_1[5]~I .output_async_reset = "none";
defparam \GPIO_1[5]~I .output_power_up = "low";
defparam \GPIO_1[5]~I .output_register_mode = "none";
defparam \GPIO_1[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[6]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[6]));
// synopsys translate_off
defparam \GPIO_1[6]~I .input_async_reset = "none";
defparam \GPIO_1[6]~I .input_power_up = "low";
defparam \GPIO_1[6]~I .input_register_mode = "none";
defparam \GPIO_1[6]~I .input_sync_reset = "none";
defparam \GPIO_1[6]~I .oe_async_reset = "none";
defparam \GPIO_1[6]~I .oe_power_up = "low";
defparam \GPIO_1[6]~I .oe_register_mode = "none";
defparam \GPIO_1[6]~I .oe_sync_reset = "none";
defparam \GPIO_1[6]~I .open_drain_output = "true";
defparam \GPIO_1[6]~I .operation_mode = "bidir";
defparam \GPIO_1[6]~I .output_async_reset = "none";
defparam \GPIO_1[6]~I .output_power_up = "low";
defparam \GPIO_1[6]~I .output_register_mode = "none";
defparam \GPIO_1[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[7]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[7]));
// synopsys translate_off
defparam \GPIO_1[7]~I .input_async_reset = "none";
defparam \GPIO_1[7]~I .input_power_up = "low";
defparam \GPIO_1[7]~I .input_register_mode = "none";
defparam \GPIO_1[7]~I .input_sync_reset = "none";
defparam \GPIO_1[7]~I .oe_async_reset = "none";
defparam \GPIO_1[7]~I .oe_power_up = "low";
defparam \GPIO_1[7]~I .oe_register_mode = "none";
defparam \GPIO_1[7]~I .oe_sync_reset = "none";
defparam \GPIO_1[7]~I .open_drain_output = "true";
defparam \GPIO_1[7]~I .operation_mode = "bidir";
defparam \GPIO_1[7]~I .output_async_reset = "none";
defparam \GPIO_1[7]~I .output_power_up = "low";
defparam \GPIO_1[7]~I .output_register_mode = "none";
defparam \GPIO_1[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[8]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[8]));
// synopsys translate_off
defparam \GPIO_1[8]~I .input_async_reset = "none";
defparam \GPIO_1[8]~I .input_power_up = "low";
defparam \GPIO_1[8]~I .input_register_mode = "none";
defparam \GPIO_1[8]~I .input_sync_reset = "none";
defparam \GPIO_1[8]~I .oe_async_reset = "none";
defparam \GPIO_1[8]~I .oe_power_up = "low";
defparam \GPIO_1[8]~I .oe_register_mode = "none";
defparam \GPIO_1[8]~I .oe_sync_reset = "none";
defparam \GPIO_1[8]~I .open_drain_output = "true";
defparam \GPIO_1[8]~I .operation_mode = "bidir";
defparam \GPIO_1[8]~I .output_async_reset = "none";
defparam \GPIO_1[8]~I .output_power_up = "low";
defparam \GPIO_1[8]~I .output_register_mode = "none";
defparam \GPIO_1[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[9]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[9]));
// synopsys translate_off
defparam \GPIO_1[9]~I .input_async_reset = "none";
defparam \GPIO_1[9]~I .input_power_up = "low";
defparam \GPIO_1[9]~I .input_register_mode = "none";
defparam \GPIO_1[9]~I .input_sync_reset = "none";
defparam \GPIO_1[9]~I .oe_async_reset = "none";
defparam \GPIO_1[9]~I .oe_power_up = "low";
defparam \GPIO_1[9]~I .oe_register_mode = "none";
defparam \GPIO_1[9]~I .oe_sync_reset = "none";
defparam \GPIO_1[9]~I .open_drain_output = "true";
defparam \GPIO_1[9]~I .operation_mode = "bidir";
defparam \GPIO_1[9]~I .output_async_reset = "none";
defparam \GPIO_1[9]~I .output_power_up = "low";
defparam \GPIO_1[9]~I .output_register_mode = "none";
defparam \GPIO_1[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[10]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[10]));
// synopsys translate_off
defparam \GPIO_1[10]~I .input_async_reset = "none";
defparam \GPIO_1[10]~I .input_power_up = "low";
defparam \GPIO_1[10]~I .input_register_mode = "none";
defparam \GPIO_1[10]~I .input_sync_reset = "none";
defparam \GPIO_1[10]~I .oe_async_reset = "none";
defparam \GPIO_1[10]~I .oe_power_up = "low";
defparam \GPIO_1[10]~I .oe_register_mode = "none";
defparam \GPIO_1[10]~I .oe_sync_reset = "none";
defparam \GPIO_1[10]~I .open_drain_output = "true";
defparam \GPIO_1[10]~I .operation_mode = "bidir";
defparam \GPIO_1[10]~I .output_async_reset = "none";
defparam \GPIO_1[10]~I .output_power_up = "low";
defparam \GPIO_1[10]~I .output_register_mode = "none";
defparam \GPIO_1[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[11]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[11]));
// synopsys translate_off
defparam \GPIO_1[11]~I .input_async_reset = "none";
defparam \GPIO_1[11]~I .input_power_up = "low";
defparam \GPIO_1[11]~I .input_register_mode = "none";
defparam \GPIO_1[11]~I .input_sync_reset = "none";
defparam \GPIO_1[11]~I .oe_async_reset = "none";
defparam \GPIO_1[11]~I .oe_power_up = "low";
defparam \GPIO_1[11]~I .oe_register_mode = "none";
defparam \GPIO_1[11]~I .oe_sync_reset = "none";
defparam \GPIO_1[11]~I .open_drain_output = "true";
defparam \GPIO_1[11]~I .operation_mode = "bidir";
defparam \GPIO_1[11]~I .output_async_reset = "none";
defparam \GPIO_1[11]~I .output_power_up = "low";
defparam \GPIO_1[11]~I .output_register_mode = "none";
defparam \GPIO_1[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[12]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[12]));
// synopsys translate_off
defparam \GPIO_1[12]~I .input_async_reset = "none";
defparam \GPIO_1[12]~I .input_power_up = "low";
defparam \GPIO_1[12]~I .input_register_mode = "none";
defparam \GPIO_1[12]~I .input_sync_reset = "none";
defparam \GPIO_1[12]~I .oe_async_reset = "none";
defparam \GPIO_1[12]~I .oe_power_up = "low";
defparam \GPIO_1[12]~I .oe_register_mode = "none";
defparam \GPIO_1[12]~I .oe_sync_reset = "none";
defparam \GPIO_1[12]~I .open_drain_output = "true";
defparam \GPIO_1[12]~I .operation_mode = "bidir";
defparam \GPIO_1[12]~I .output_async_reset = "none";
defparam \GPIO_1[12]~I .output_power_up = "low";
defparam \GPIO_1[12]~I .output_register_mode = "none";
defparam \GPIO_1[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[13]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[13]));
// synopsys translate_off
defparam \GPIO_1[13]~I .input_async_reset = "none";
defparam \GPIO_1[13]~I .input_power_up = "low";
defparam \GPIO_1[13]~I .input_register_mode = "none";
defparam \GPIO_1[13]~I .input_sync_reset = "none";
defparam \GPIO_1[13]~I .oe_async_reset = "none";
defparam \GPIO_1[13]~I .oe_power_up = "low";
defparam \GPIO_1[13]~I .oe_register_mode = "none";
defparam \GPIO_1[13]~I .oe_sync_reset = "none";
defparam \GPIO_1[13]~I .open_drain_output = "true";
defparam \GPIO_1[13]~I .operation_mode = "bidir";
defparam \GPIO_1[13]~I .output_async_reset = "none";
defparam \GPIO_1[13]~I .output_power_up = "low";
defparam \GPIO_1[13]~I .output_register_mode = "none";
defparam \GPIO_1[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[14]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[14]));
// synopsys translate_off
defparam \GPIO_1[14]~I .input_async_reset = "none";
defparam \GPIO_1[14]~I .input_power_up = "low";
defparam \GPIO_1[14]~I .input_register_mode = "none";
defparam \GPIO_1[14]~I .input_sync_reset = "none";
defparam \GPIO_1[14]~I .oe_async_reset = "none";
defparam \GPIO_1[14]~I .oe_power_up = "low";
defparam \GPIO_1[14]~I .oe_register_mode = "none";
defparam \GPIO_1[14]~I .oe_sync_reset = "none";
defparam \GPIO_1[14]~I .open_drain_output = "true";
defparam \GPIO_1[14]~I .operation_mode = "bidir";
defparam \GPIO_1[14]~I .output_async_reset = "none";
defparam \GPIO_1[14]~I .output_power_up = "low";
defparam \GPIO_1[14]~I .output_register_mode = "none";
defparam \GPIO_1[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[15]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[15]));
// synopsys translate_off
defparam \GPIO_1[15]~I .input_async_reset = "none";
defparam \GPIO_1[15]~I .input_power_up = "low";
defparam \GPIO_1[15]~I .input_register_mode = "none";
defparam \GPIO_1[15]~I .input_sync_reset = "none";
defparam \GPIO_1[15]~I .oe_async_reset = "none";
defparam \GPIO_1[15]~I .oe_power_up = "low";
defparam \GPIO_1[15]~I .oe_register_mode = "none";
defparam \GPIO_1[15]~I .oe_sync_reset = "none";
defparam \GPIO_1[15]~I .open_drain_output = "true";
defparam \GPIO_1[15]~I .operation_mode = "bidir";
defparam \GPIO_1[15]~I .output_async_reset = "none";
defparam \GPIO_1[15]~I .output_power_up = "low";
defparam \GPIO_1[15]~I .output_register_mode = "none";
defparam \GPIO_1[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[16]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[16]));
// synopsys translate_off
defparam \GPIO_1[16]~I .input_async_reset = "none";
defparam \GPIO_1[16]~I .input_power_up = "low";
defparam \GPIO_1[16]~I .input_register_mode = "none";
defparam \GPIO_1[16]~I .input_sync_reset = "none";
defparam \GPIO_1[16]~I .oe_async_reset = "none";
defparam \GPIO_1[16]~I .oe_power_up = "low";
defparam \GPIO_1[16]~I .oe_register_mode = "none";
defparam \GPIO_1[16]~I .oe_sync_reset = "none";
defparam \GPIO_1[16]~I .open_drain_output = "true";
defparam \GPIO_1[16]~I .operation_mode = "bidir";
defparam \GPIO_1[16]~I .output_async_reset = "none";
defparam \GPIO_1[16]~I .output_power_up = "low";
defparam \GPIO_1[16]~I .output_register_mode = "none";
defparam \GPIO_1[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[17]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[17]));
// synopsys translate_off
defparam \GPIO_1[17]~I .input_async_reset = "none";
defparam \GPIO_1[17]~I .input_power_up = "low";
defparam \GPIO_1[17]~I .input_register_mode = "none";
defparam \GPIO_1[17]~I .input_sync_reset = "none";
defparam \GPIO_1[17]~I .oe_async_reset = "none";
defparam \GPIO_1[17]~I .oe_power_up = "low";
defparam \GPIO_1[17]~I .oe_register_mode = "none";
defparam \GPIO_1[17]~I .oe_sync_reset = "none";
defparam \GPIO_1[17]~I .open_drain_output = "true";
defparam \GPIO_1[17]~I .operation_mode = "bidir";
defparam \GPIO_1[17]~I .output_async_reset = "none";
defparam \GPIO_1[17]~I .output_power_up = "low";
defparam \GPIO_1[17]~I .output_register_mode = "none";
defparam \GPIO_1[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[18]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[18]));
// synopsys translate_off
defparam \GPIO_1[18]~I .input_async_reset = "none";
defparam \GPIO_1[18]~I .input_power_up = "low";
defparam \GPIO_1[18]~I .input_register_mode = "none";
defparam \GPIO_1[18]~I .input_sync_reset = "none";
defparam \GPIO_1[18]~I .oe_async_reset = "none";
defparam \GPIO_1[18]~I .oe_power_up = "low";
defparam \GPIO_1[18]~I .oe_register_mode = "none";
defparam \GPIO_1[18]~I .oe_sync_reset = "none";
defparam \GPIO_1[18]~I .open_drain_output = "true";
defparam \GPIO_1[18]~I .operation_mode = "bidir";
defparam \GPIO_1[18]~I .output_async_reset = "none";
defparam \GPIO_1[18]~I .output_power_up = "low";
defparam \GPIO_1[18]~I .output_register_mode = "none";
defparam \GPIO_1[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[19]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[19]));
// synopsys translate_off
defparam \GPIO_1[19]~I .input_async_reset = "none";
defparam \GPIO_1[19]~I .input_power_up = "low";
defparam \GPIO_1[19]~I .input_register_mode = "none";
defparam \GPIO_1[19]~I .input_sync_reset = "none";
defparam \GPIO_1[19]~I .oe_async_reset = "none";
defparam \GPIO_1[19]~I .oe_power_up = "low";
defparam \GPIO_1[19]~I .oe_register_mode = "none";
defparam \GPIO_1[19]~I .oe_sync_reset = "none";
defparam \GPIO_1[19]~I .open_drain_output = "true";
defparam \GPIO_1[19]~I .operation_mode = "bidir";
defparam \GPIO_1[19]~I .output_async_reset = "none";
defparam \GPIO_1[19]~I .output_power_up = "low";
defparam \GPIO_1[19]~I .output_register_mode = "none";
defparam \GPIO_1[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[20]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[20]));
// synopsys translate_off
defparam \GPIO_1[20]~I .input_async_reset = "none";
defparam \GPIO_1[20]~I .input_power_up = "low";
defparam \GPIO_1[20]~I .input_register_mode = "none";
defparam \GPIO_1[20]~I .input_sync_reset = "none";
defparam \GPIO_1[20]~I .oe_async_reset = "none";
defparam \GPIO_1[20]~I .oe_power_up = "low";
defparam \GPIO_1[20]~I .oe_register_mode = "none";
defparam \GPIO_1[20]~I .oe_sync_reset = "none";
defparam \GPIO_1[20]~I .open_drain_output = "true";
defparam \GPIO_1[20]~I .operation_mode = "bidir";
defparam \GPIO_1[20]~I .output_async_reset = "none";
defparam \GPIO_1[20]~I .output_power_up = "low";
defparam \GPIO_1[20]~I .output_register_mode = "none";
defparam \GPIO_1[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[21]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[21]));
// synopsys translate_off
defparam \GPIO_1[21]~I .input_async_reset = "none";
defparam \GPIO_1[21]~I .input_power_up = "low";
defparam \GPIO_1[21]~I .input_register_mode = "none";
defparam \GPIO_1[21]~I .input_sync_reset = "none";
defparam \GPIO_1[21]~I .oe_async_reset = "none";
defparam \GPIO_1[21]~I .oe_power_up = "low";
defparam \GPIO_1[21]~I .oe_register_mode = "none";
defparam \GPIO_1[21]~I .oe_sync_reset = "none";
defparam \GPIO_1[21]~I .open_drain_output = "true";
defparam \GPIO_1[21]~I .operation_mode = "bidir";
defparam \GPIO_1[21]~I .output_async_reset = "none";
defparam \GPIO_1[21]~I .output_power_up = "low";
defparam \GPIO_1[21]~I .output_register_mode = "none";
defparam \GPIO_1[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[22]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[22]));
// synopsys translate_off
defparam \GPIO_1[22]~I .input_async_reset = "none";
defparam \GPIO_1[22]~I .input_power_up = "low";
defparam \GPIO_1[22]~I .input_register_mode = "none";
defparam \GPIO_1[22]~I .input_sync_reset = "none";
defparam \GPIO_1[22]~I .oe_async_reset = "none";
defparam \GPIO_1[22]~I .oe_power_up = "low";
defparam \GPIO_1[22]~I .oe_register_mode = "none";
defparam \GPIO_1[22]~I .oe_sync_reset = "none";
defparam \GPIO_1[22]~I .open_drain_output = "true";
defparam \GPIO_1[22]~I .operation_mode = "bidir";
defparam \GPIO_1[22]~I .output_async_reset = "none";
defparam \GPIO_1[22]~I .output_power_up = "low";
defparam \GPIO_1[22]~I .output_register_mode = "none";
defparam \GPIO_1[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[23]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[23]));
// synopsys translate_off
defparam \GPIO_1[23]~I .input_async_reset = "none";
defparam \GPIO_1[23]~I .input_power_up = "low";
defparam \GPIO_1[23]~I .input_register_mode = "none";
defparam \GPIO_1[23]~I .input_sync_reset = "none";
defparam \GPIO_1[23]~I .oe_async_reset = "none";
defparam \GPIO_1[23]~I .oe_power_up = "low";
defparam \GPIO_1[23]~I .oe_register_mode = "none";
defparam \GPIO_1[23]~I .oe_sync_reset = "none";
defparam \GPIO_1[23]~I .open_drain_output = "true";
defparam \GPIO_1[23]~I .operation_mode = "bidir";
defparam \GPIO_1[23]~I .output_async_reset = "none";
defparam \GPIO_1[23]~I .output_power_up = "low";
defparam \GPIO_1[23]~I .output_register_mode = "none";
defparam \GPIO_1[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[24]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[24]));
// synopsys translate_off
defparam \GPIO_1[24]~I .input_async_reset = "none";
defparam \GPIO_1[24]~I .input_power_up = "low";
defparam \GPIO_1[24]~I .input_register_mode = "none";
defparam \GPIO_1[24]~I .input_sync_reset = "none";
defparam \GPIO_1[24]~I .oe_async_reset = "none";
defparam \GPIO_1[24]~I .oe_power_up = "low";
defparam \GPIO_1[24]~I .oe_register_mode = "none";
defparam \GPIO_1[24]~I .oe_sync_reset = "none";
defparam \GPIO_1[24]~I .open_drain_output = "true";
defparam \GPIO_1[24]~I .operation_mode = "bidir";
defparam \GPIO_1[24]~I .output_async_reset = "none";
defparam \GPIO_1[24]~I .output_power_up = "low";
defparam \GPIO_1[24]~I .output_register_mode = "none";
defparam \GPIO_1[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[25]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[25]));
// synopsys translate_off
defparam \GPIO_1[25]~I .input_async_reset = "none";
defparam \GPIO_1[25]~I .input_power_up = "low";
defparam \GPIO_1[25]~I .input_register_mode = "none";
defparam \GPIO_1[25]~I .input_sync_reset = "none";
defparam \GPIO_1[25]~I .oe_async_reset = "none";
defparam \GPIO_1[25]~I .oe_power_up = "low";
defparam \GPIO_1[25]~I .oe_register_mode = "none";
defparam \GPIO_1[25]~I .oe_sync_reset = "none";
defparam \GPIO_1[25]~I .open_drain_output = "true";
defparam \GPIO_1[25]~I .operation_mode = "bidir";
defparam \GPIO_1[25]~I .output_async_reset = "none";
defparam \GPIO_1[25]~I .output_power_up = "low";
defparam \GPIO_1[25]~I .output_register_mode = "none";
defparam \GPIO_1[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[26]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[26]));
// synopsys translate_off
defparam \GPIO_1[26]~I .input_async_reset = "none";
defparam \GPIO_1[26]~I .input_power_up = "low";
defparam \GPIO_1[26]~I .input_register_mode = "none";
defparam \GPIO_1[26]~I .input_sync_reset = "none";
defparam \GPIO_1[26]~I .oe_async_reset = "none";
defparam \GPIO_1[26]~I .oe_power_up = "low";
defparam \GPIO_1[26]~I .oe_register_mode = "none";
defparam \GPIO_1[26]~I .oe_sync_reset = "none";
defparam \GPIO_1[26]~I .open_drain_output = "true";
defparam \GPIO_1[26]~I .operation_mode = "bidir";
defparam \GPIO_1[26]~I .output_async_reset = "none";
defparam \GPIO_1[26]~I .output_power_up = "low";
defparam \GPIO_1[26]~I .output_register_mode = "none";
defparam \GPIO_1[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[27]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[27]));
// synopsys translate_off
defparam \GPIO_1[27]~I .input_async_reset = "none";
defparam \GPIO_1[27]~I .input_power_up = "low";
defparam \GPIO_1[27]~I .input_register_mode = "none";
defparam \GPIO_1[27]~I .input_sync_reset = "none";
defparam \GPIO_1[27]~I .oe_async_reset = "none";
defparam \GPIO_1[27]~I .oe_power_up = "low";
defparam \GPIO_1[27]~I .oe_register_mode = "none";
defparam \GPIO_1[27]~I .oe_sync_reset = "none";
defparam \GPIO_1[27]~I .open_drain_output = "true";
defparam \GPIO_1[27]~I .operation_mode = "bidir";
defparam \GPIO_1[27]~I .output_async_reset = "none";
defparam \GPIO_1[27]~I .output_power_up = "low";
defparam \GPIO_1[27]~I .output_register_mode = "none";
defparam \GPIO_1[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[28]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[28]));
// synopsys translate_off
defparam \GPIO_1[28]~I .input_async_reset = "none";
defparam \GPIO_1[28]~I .input_power_up = "low";
defparam \GPIO_1[28]~I .input_register_mode = "none";
defparam \GPIO_1[28]~I .input_sync_reset = "none";
defparam \GPIO_1[28]~I .oe_async_reset = "none";
defparam \GPIO_1[28]~I .oe_power_up = "low";
defparam \GPIO_1[28]~I .oe_register_mode = "none";
defparam \GPIO_1[28]~I .oe_sync_reset = "none";
defparam \GPIO_1[28]~I .open_drain_output = "true";
defparam \GPIO_1[28]~I .operation_mode = "bidir";
defparam \GPIO_1[28]~I .output_async_reset = "none";
defparam \GPIO_1[28]~I .output_power_up = "low";
defparam \GPIO_1[28]~I .output_register_mode = "none";
defparam \GPIO_1[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[29]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[29]));
// synopsys translate_off
defparam \GPIO_1[29]~I .input_async_reset = "none";
defparam \GPIO_1[29]~I .input_power_up = "low";
defparam \GPIO_1[29]~I .input_register_mode = "none";
defparam \GPIO_1[29]~I .input_sync_reset = "none";
defparam \GPIO_1[29]~I .oe_async_reset = "none";
defparam \GPIO_1[29]~I .oe_power_up = "low";
defparam \GPIO_1[29]~I .oe_register_mode = "none";
defparam \GPIO_1[29]~I .oe_sync_reset = "none";
defparam \GPIO_1[29]~I .open_drain_output = "true";
defparam \GPIO_1[29]~I .operation_mode = "bidir";
defparam \GPIO_1[29]~I .output_async_reset = "none";
defparam \GPIO_1[29]~I .output_power_up = "low";
defparam \GPIO_1[29]~I .output_register_mode = "none";
defparam \GPIO_1[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[30]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[30]));
// synopsys translate_off
defparam \GPIO_1[30]~I .input_async_reset = "none";
defparam \GPIO_1[30]~I .input_power_up = "low";
defparam \GPIO_1[30]~I .input_register_mode = "none";
defparam \GPIO_1[30]~I .input_sync_reset = "none";
defparam \GPIO_1[30]~I .oe_async_reset = "none";
defparam \GPIO_1[30]~I .oe_power_up = "low";
defparam \GPIO_1[30]~I .oe_register_mode = "none";
defparam \GPIO_1[30]~I .oe_sync_reset = "none";
defparam \GPIO_1[30]~I .open_drain_output = "true";
defparam \GPIO_1[30]~I .operation_mode = "bidir";
defparam \GPIO_1[30]~I .output_async_reset = "none";
defparam \GPIO_1[30]~I .output_power_up = "low";
defparam \GPIO_1[30]~I .output_register_mode = "none";
defparam \GPIO_1[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[31]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[31]));
// synopsys translate_off
defparam \GPIO_1[31]~I .input_async_reset = "none";
defparam \GPIO_1[31]~I .input_power_up = "low";
defparam \GPIO_1[31]~I .input_register_mode = "none";
defparam \GPIO_1[31]~I .input_sync_reset = "none";
defparam \GPIO_1[31]~I .oe_async_reset = "none";
defparam \GPIO_1[31]~I .oe_power_up = "low";
defparam \GPIO_1[31]~I .oe_register_mode = "none";
defparam \GPIO_1[31]~I .oe_sync_reset = "none";
defparam \GPIO_1[31]~I .open_drain_output = "true";
defparam \GPIO_1[31]~I .operation_mode = "bidir";
defparam \GPIO_1[31]~I .output_async_reset = "none";
defparam \GPIO_1[31]~I .output_power_up = "low";
defparam \GPIO_1[31]~I .output_register_mode = "none";
defparam \GPIO_1[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[32]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[32]));
// synopsys translate_off
defparam \GPIO_1[32]~I .input_async_reset = "none";
defparam \GPIO_1[32]~I .input_power_up = "low";
defparam \GPIO_1[32]~I .input_register_mode = "none";
defparam \GPIO_1[32]~I .input_sync_reset = "none";
defparam \GPIO_1[32]~I .oe_async_reset = "none";
defparam \GPIO_1[32]~I .oe_power_up = "low";
defparam \GPIO_1[32]~I .oe_register_mode = "none";
defparam \GPIO_1[32]~I .oe_sync_reset = "none";
defparam \GPIO_1[32]~I .open_drain_output = "true";
defparam \GPIO_1[32]~I .operation_mode = "bidir";
defparam \GPIO_1[32]~I .output_async_reset = "none";
defparam \GPIO_1[32]~I .output_power_up = "low";
defparam \GPIO_1[32]~I .output_register_mode = "none";
defparam \GPIO_1[32]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[33]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[33]));
// synopsys translate_off
defparam \GPIO_1[33]~I .input_async_reset = "none";
defparam \GPIO_1[33]~I .input_power_up = "low";
defparam \GPIO_1[33]~I .input_register_mode = "none";
defparam \GPIO_1[33]~I .input_sync_reset = "none";
defparam \GPIO_1[33]~I .oe_async_reset = "none";
defparam \GPIO_1[33]~I .oe_power_up = "low";
defparam \GPIO_1[33]~I .oe_register_mode = "none";
defparam \GPIO_1[33]~I .oe_sync_reset = "none";
defparam \GPIO_1[33]~I .open_drain_output = "true";
defparam \GPIO_1[33]~I .operation_mode = "bidir";
defparam \GPIO_1[33]~I .output_async_reset = "none";
defparam \GPIO_1[33]~I .output_power_up = "low";
defparam \GPIO_1[33]~I .output_register_mode = "none";
defparam \GPIO_1[33]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[34]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[34]));
// synopsys translate_off
defparam \GPIO_1[34]~I .input_async_reset = "none";
defparam \GPIO_1[34]~I .input_power_up = "low";
defparam \GPIO_1[34]~I .input_register_mode = "none";
defparam \GPIO_1[34]~I .input_sync_reset = "none";
defparam \GPIO_1[34]~I .oe_async_reset = "none";
defparam \GPIO_1[34]~I .oe_power_up = "low";
defparam \GPIO_1[34]~I .oe_register_mode = "none";
defparam \GPIO_1[34]~I .oe_sync_reset = "none";
defparam \GPIO_1[34]~I .open_drain_output = "true";
defparam \GPIO_1[34]~I .operation_mode = "bidir";
defparam \GPIO_1[34]~I .output_async_reset = "none";
defparam \GPIO_1[34]~I .output_power_up = "low";
defparam \GPIO_1[34]~I .output_register_mode = "none";
defparam \GPIO_1[34]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[35]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[35]));
// synopsys translate_off
defparam \GPIO_1[35]~I .input_async_reset = "none";
defparam \GPIO_1[35]~I .input_power_up = "low";
defparam \GPIO_1[35]~I .input_register_mode = "none";
defparam \GPIO_1[35]~I .input_sync_reset = "none";
defparam \GPIO_1[35]~I .oe_async_reset = "none";
defparam \GPIO_1[35]~I .oe_power_up = "low";
defparam \GPIO_1[35]~I .oe_register_mode = "none";
defparam \GPIO_1[35]~I .oe_sync_reset = "none";
defparam \GPIO_1[35]~I .open_drain_output = "true";
defparam \GPIO_1[35]~I .operation_mode = "bidir";
defparam \GPIO_1[35]~I .output_async_reset = "none";
defparam \GPIO_1[35]~I .output_power_up = "low";
defparam \GPIO_1[35]~I .output_register_mode = "none";
defparam \GPIO_1[35]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \CLOCK_27~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CLOCK_27));
// synopsys translate_off
defparam \CLOCK_27~I .input_async_reset = "none";
defparam \CLOCK_27~I .input_power_up = "low";
defparam \CLOCK_27~I .input_register_mode = "none";
defparam \CLOCK_27~I .input_sync_reset = "none";
defparam \CLOCK_27~I .oe_async_reset = "none";
defparam \CLOCK_27~I .oe_power_up = "low";
defparam \CLOCK_27~I .oe_register_mode = "none";
defparam \CLOCK_27~I .oe_sync_reset = "none";
defparam \CLOCK_27~I .operation_mode = "input";
defparam \CLOCK_27~I .output_async_reset = "none";
defparam \CLOCK_27~I .output_power_up = "low";
defparam \CLOCK_27~I .output_register_mode = "none";
defparam \CLOCK_27~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \CLOCK_50~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CLOCK_50));
// synopsys translate_off
defparam \CLOCK_50~I .input_async_reset = "none";
defparam \CLOCK_50~I .input_power_up = "low";
defparam \CLOCK_50~I .input_register_mode = "none";
defparam \CLOCK_50~I .input_sync_reset = "none";
defparam \CLOCK_50~I .oe_async_reset = "none";
defparam \CLOCK_50~I .oe_power_up = "low";
defparam \CLOCK_50~I .oe_register_mode = "none";
defparam \CLOCK_50~I .oe_sync_reset = "none";
defparam \CLOCK_50~I .operation_mode = "input";
defparam \CLOCK_50~I .output_async_reset = "none";
defparam \CLOCK_50~I .output_power_up = "low";
defparam \CLOCK_50~I .output_register_mode = "none";
defparam \CLOCK_50~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \EXT_CLOCK~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(EXT_CLOCK));
// synopsys translate_off
defparam \EXT_CLOCK~I .input_async_reset = "none";
defparam \EXT_CLOCK~I .input_power_up = "low";
defparam \EXT_CLOCK~I .input_register_mode = "none";
defparam \EXT_CLOCK~I .input_sync_reset = "none";
defparam \EXT_CLOCK~I .oe_async_reset = "none";
defparam \EXT_CLOCK~I .oe_power_up = "low";
defparam \EXT_CLOCK~I .oe_register_mode = "none";
defparam \EXT_CLOCK~I .oe_sync_reset = "none";
defparam \EXT_CLOCK~I .operation_mode = "input";
defparam \EXT_CLOCK~I .output_async_reset = "none";
defparam \EXT_CLOCK~I .output_power_up = "low";
defparam \EXT_CLOCK~I .output_register_mode = "none";
defparam \EXT_CLOCK~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[0]));
// synopsys translate_off
defparam \KEY[0]~I .input_async_reset = "none";
defparam \KEY[0]~I .input_power_up = "low";
defparam \KEY[0]~I .input_register_mode = "none";
defparam \KEY[0]~I .input_sync_reset = "none";
defparam \KEY[0]~I .oe_async_reset = "none";
defparam \KEY[0]~I .oe_power_up = "low";
defparam \KEY[0]~I .oe_register_mode = "none";
defparam \KEY[0]~I .oe_sync_reset = "none";
defparam \KEY[0]~I .operation_mode = "input";
defparam \KEY[0]~I .output_async_reset = "none";
defparam \KEY[0]~I .output_power_up = "low";
defparam \KEY[0]~I .output_register_mode = "none";
defparam \KEY[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[1]));
// synopsys translate_off
defparam \KEY[1]~I .input_async_reset = "none";
defparam \KEY[1]~I .input_power_up = "low";
defparam \KEY[1]~I .input_register_mode = "none";
defparam \KEY[1]~I .input_sync_reset = "none";
defparam \KEY[1]~I .oe_async_reset = "none";
defparam \KEY[1]~I .oe_power_up = "low";
defparam \KEY[1]~I .oe_register_mode = "none";
defparam \KEY[1]~I .oe_sync_reset = "none";
defparam \KEY[1]~I .operation_mode = "input";
defparam \KEY[1]~I .output_async_reset = "none";
defparam \KEY[1]~I .output_power_up = "low";
defparam \KEY[1]~I .output_register_mode = "none";
defparam \KEY[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[2]));
// synopsys translate_off
defparam \KEY[2]~I .input_async_reset = "none";
defparam \KEY[2]~I .input_power_up = "low";
defparam \KEY[2]~I .input_register_mode = "none";
defparam \KEY[2]~I .input_sync_reset = "none";
defparam \KEY[2]~I .oe_async_reset = "none";
defparam \KEY[2]~I .oe_power_up = "low";
defparam \KEY[2]~I .oe_register_mode = "none";
defparam \KEY[2]~I .oe_sync_reset = "none";
defparam \KEY[2]~I .operation_mode = "input";
defparam \KEY[2]~I .output_async_reset = "none";
defparam \KEY[2]~I .output_power_up = "low";
defparam \KEY[2]~I .output_register_mode = "none";
defparam \KEY[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[3]));
// synopsys translate_off
defparam \KEY[3]~I .input_async_reset = "none";
defparam \KEY[3]~I .input_power_up = "low";
defparam \KEY[3]~I .input_register_mode = "none";
defparam \KEY[3]~I .input_sync_reset = "none";
defparam \KEY[3]~I .oe_async_reset = "none";
defparam \KEY[3]~I .oe_power_up = "low";
defparam \KEY[3]~I .oe_register_mode = "none";
defparam \KEY[3]~I .oe_sync_reset = "none";
defparam \KEY[3]~I .operation_mode = "input";
defparam \KEY[3]~I .output_async_reset = "none";
defparam \KEY[3]~I .output_power_up = "low";
defparam \KEY[3]~I .output_register_mode = "none";
defparam \KEY[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[0]));
// synopsys translate_off
defparam \SW[0]~I .input_async_reset = "none";
defparam \SW[0]~I .input_power_up = "low";
defparam \SW[0]~I .input_register_mode = "none";
defparam \SW[0]~I .input_sync_reset = "none";
defparam \SW[0]~I .oe_async_reset = "none";
defparam \SW[0]~I .oe_power_up = "low";
defparam \SW[0]~I .oe_register_mode = "none";
defparam \SW[0]~I .oe_sync_reset = "none";
defparam \SW[0]~I .operation_mode = "input";
defparam \SW[0]~I .output_async_reset = "none";
defparam \SW[0]~I .output_power_up = "low";
defparam \SW[0]~I .output_register_mode = "none";
defparam \SW[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[1]));
// synopsys translate_off
defparam \SW[1]~I .input_async_reset = "none";
defparam \SW[1]~I .input_power_up = "low";
defparam \SW[1]~I .input_register_mode = "none";
defparam \SW[1]~I .input_sync_reset = "none";
defparam \SW[1]~I .oe_async_reset = "none";
defparam \SW[1]~I .oe_power_up = "low";
defparam \SW[1]~I .oe_register_mode = "none";
defparam \SW[1]~I .oe_sync_reset = "none";
defparam \SW[1]~I .operation_mode = "input";
defparam \SW[1]~I .output_async_reset = "none";
defparam \SW[1]~I .output_power_up = "low";
defparam \SW[1]~I .output_register_mode = "none";
defparam \SW[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[2]));
// synopsys translate_off
defparam \SW[2]~I .input_async_reset = "none";
defparam \SW[2]~I .input_power_up = "low";
defparam \SW[2]~I .input_register_mode = "none";
defparam \SW[2]~I .input_sync_reset = "none";
defparam \SW[2]~I .oe_async_reset = "none";
defparam \SW[2]~I .oe_power_up = "low";
defparam \SW[2]~I .oe_register_mode = "none";
defparam \SW[2]~I .oe_sync_reset = "none";
defparam \SW[2]~I .operation_mode = "input";
defparam \SW[2]~I .output_async_reset = "none";
defparam \SW[2]~I .output_power_up = "low";
defparam \SW[2]~I .output_register_mode = "none";
defparam \SW[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[3]));
// synopsys translate_off
defparam \SW[3]~I .input_async_reset = "none";
defparam \SW[3]~I .input_power_up = "low";
defparam \SW[3]~I .input_register_mode = "none";
defparam \SW[3]~I .input_sync_reset = "none";
defparam \SW[3]~I .oe_async_reset = "none";
defparam \SW[3]~I .oe_power_up = "low";
defparam \SW[3]~I .oe_register_mode = "none";
defparam \SW[3]~I .oe_sync_reset = "none";
defparam \SW[3]~I .operation_mode = "input";
defparam \SW[3]~I .output_async_reset = "none";
defparam \SW[3]~I .output_power_up = "low";
defparam \SW[3]~I .output_register_mode = "none";
defparam \SW[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[4]));
// synopsys translate_off
defparam \SW[4]~I .input_async_reset = "none";
defparam \SW[4]~I .input_power_up = "low";
defparam \SW[4]~I .input_register_mode = "none";
defparam \SW[4]~I .input_sync_reset = "none";
defparam \SW[4]~I .oe_async_reset = "none";
defparam \SW[4]~I .oe_power_up = "low";
defparam \SW[4]~I .oe_register_mode = "none";
defparam \SW[4]~I .oe_sync_reset = "none";
defparam \SW[4]~I .operation_mode = "input";
defparam \SW[4]~I .output_async_reset = "none";
defparam \SW[4]~I .output_power_up = "low";
defparam \SW[4]~I .output_register_mode = "none";
defparam \SW[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[5]));
// synopsys translate_off
defparam \SW[5]~I .input_async_reset = "none";
defparam \SW[5]~I .input_power_up = "low";
defparam \SW[5]~I .input_register_mode = "none";
defparam \SW[5]~I .input_sync_reset = "none";
defparam \SW[5]~I .oe_async_reset = "none";
defparam \SW[5]~I .oe_power_up = "low";
defparam \SW[5]~I .oe_register_mode = "none";
defparam \SW[5]~I .oe_sync_reset = "none";
defparam \SW[5]~I .operation_mode = "input";
defparam \SW[5]~I .output_async_reset = "none";
defparam \SW[5]~I .output_power_up = "low";
defparam \SW[5]~I .output_register_mode = "none";
defparam \SW[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[6]));
// synopsys translate_off
defparam \SW[6]~I .input_async_reset = "none";
defparam \SW[6]~I .input_power_up = "low";
defparam \SW[6]~I .input_register_mode = "none";
defparam \SW[6]~I .input_sync_reset = "none";
defparam \SW[6]~I .oe_async_reset = "none";
defparam \SW[6]~I .oe_power_up = "low";
defparam \SW[6]~I .oe_register_mode = "none";
defparam \SW[6]~I .oe_sync_reset = "none";
defparam \SW[6]~I .operation_mode = "input";
defparam \SW[6]~I .output_async_reset = "none";
defparam \SW[6]~I .output_power_up = "low";
defparam \SW[6]~I .output_register_mode = "none";
defparam \SW[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[7]));
// synopsys translate_off
defparam \SW[7]~I .input_async_reset = "none";
defparam \SW[7]~I .input_power_up = "low";
defparam \SW[7]~I .input_register_mode = "none";
defparam \SW[7]~I .input_sync_reset = "none";
defparam \SW[7]~I .oe_async_reset = "none";
defparam \SW[7]~I .oe_power_up = "low";
defparam \SW[7]~I .oe_register_mode = "none";
defparam \SW[7]~I .oe_sync_reset = "none";
defparam \SW[7]~I .operation_mode = "input";
defparam \SW[7]~I .output_async_reset = "none";
defparam \SW[7]~I .output_power_up = "low";
defparam \SW[7]~I .output_register_mode = "none";
defparam \SW[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[8]));
// synopsys translate_off
defparam \SW[8]~I .input_async_reset = "none";
defparam \SW[8]~I .input_power_up = "low";
defparam \SW[8]~I .input_register_mode = "none";
defparam \SW[8]~I .input_sync_reset = "none";
defparam \SW[8]~I .oe_async_reset = "none";
defparam \SW[8]~I .oe_power_up = "low";
defparam \SW[8]~I .oe_register_mode = "none";
defparam \SW[8]~I .oe_sync_reset = "none";
defparam \SW[8]~I .operation_mode = "input";
defparam \SW[8]~I .output_async_reset = "none";
defparam \SW[8]~I .output_power_up = "low";
defparam \SW[8]~I .output_register_mode = "none";
defparam \SW[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[9]));
// synopsys translate_off
defparam \SW[9]~I .input_async_reset = "none";
defparam \SW[9]~I .input_power_up = "low";
defparam \SW[9]~I .input_register_mode = "none";
defparam \SW[9]~I .input_sync_reset = "none";
defparam \SW[9]~I .oe_async_reset = "none";
defparam \SW[9]~I .oe_power_up = "low";
defparam \SW[9]~I .oe_register_mode = "none";
defparam \SW[9]~I .oe_sync_reset = "none";
defparam \SW[9]~I .operation_mode = "input";
defparam \SW[9]~I .output_async_reset = "none";
defparam \SW[9]~I .output_power_up = "low";
defparam \SW[9]~I .output_register_mode = "none";
defparam \SW[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[10]));
// synopsys translate_off
defparam \SW[10]~I .input_async_reset = "none";
defparam \SW[10]~I .input_power_up = "low";
defparam \SW[10]~I .input_register_mode = "none";
defparam \SW[10]~I .input_sync_reset = "none";
defparam \SW[10]~I .oe_async_reset = "none";
defparam \SW[10]~I .oe_power_up = "low";
defparam \SW[10]~I .oe_register_mode = "none";
defparam \SW[10]~I .oe_sync_reset = "none";
defparam \SW[10]~I .operation_mode = "input";
defparam \SW[10]~I .output_async_reset = "none";
defparam \SW[10]~I .output_power_up = "low";
defparam \SW[10]~I .output_register_mode = "none";
defparam \SW[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[11]));
// synopsys translate_off
defparam \SW[11]~I .input_async_reset = "none";
defparam \SW[11]~I .input_power_up = "low";
defparam \SW[11]~I .input_register_mode = "none";
defparam \SW[11]~I .input_sync_reset = "none";
defparam \SW[11]~I .oe_async_reset = "none";
defparam \SW[11]~I .oe_power_up = "low";
defparam \SW[11]~I .oe_register_mode = "none";
defparam \SW[11]~I .oe_sync_reset = "none";
defparam \SW[11]~I .operation_mode = "input";
defparam \SW[11]~I .output_async_reset = "none";
defparam \SW[11]~I .output_power_up = "low";
defparam \SW[11]~I .output_register_mode = "none";
defparam \SW[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[12]));
// synopsys translate_off
defparam \SW[12]~I .input_async_reset = "none";
defparam \SW[12]~I .input_power_up = "low";
defparam \SW[12]~I .input_register_mode = "none";
defparam \SW[12]~I .input_sync_reset = "none";
defparam \SW[12]~I .oe_async_reset = "none";
defparam \SW[12]~I .oe_power_up = "low";
defparam \SW[12]~I .oe_register_mode = "none";
defparam \SW[12]~I .oe_sync_reset = "none";
defparam \SW[12]~I .operation_mode = "input";
defparam \SW[12]~I .output_async_reset = "none";
defparam \SW[12]~I .output_power_up = "low";
defparam \SW[12]~I .output_register_mode = "none";
defparam \SW[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[13]));
// synopsys translate_off
defparam \SW[13]~I .input_async_reset = "none";
defparam \SW[13]~I .input_power_up = "low";
defparam \SW[13]~I .input_register_mode = "none";
defparam \SW[13]~I .input_sync_reset = "none";
defparam \SW[13]~I .oe_async_reset = "none";
defparam \SW[13]~I .oe_power_up = "low";
defparam \SW[13]~I .oe_register_mode = "none";
defparam \SW[13]~I .oe_sync_reset = "none";
defparam \SW[13]~I .operation_mode = "input";
defparam \SW[13]~I .output_async_reset = "none";
defparam \SW[13]~I .output_power_up = "low";
defparam \SW[13]~I .output_register_mode = "none";
defparam \SW[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[14]));
// synopsys translate_off
defparam \SW[14]~I .input_async_reset = "none";
defparam \SW[14]~I .input_power_up = "low";
defparam \SW[14]~I .input_register_mode = "none";
defparam \SW[14]~I .input_sync_reset = "none";
defparam \SW[14]~I .oe_async_reset = "none";
defparam \SW[14]~I .oe_power_up = "low";
defparam \SW[14]~I .oe_register_mode = "none";
defparam \SW[14]~I .oe_sync_reset = "none";
defparam \SW[14]~I .operation_mode = "input";
defparam \SW[14]~I .output_async_reset = "none";
defparam \SW[14]~I .output_power_up = "low";
defparam \SW[14]~I .output_register_mode = "none";
defparam \SW[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[15]));
// synopsys translate_off
defparam \SW[15]~I .input_async_reset = "none";
defparam \SW[15]~I .input_power_up = "low";
defparam \SW[15]~I .input_register_mode = "none";
defparam \SW[15]~I .input_sync_reset = "none";
defparam \SW[15]~I .oe_async_reset = "none";
defparam \SW[15]~I .oe_power_up = "low";
defparam \SW[15]~I .oe_register_mode = "none";
defparam \SW[15]~I .oe_sync_reset = "none";
defparam \SW[15]~I .operation_mode = "input";
defparam \SW[15]~I .output_async_reset = "none";
defparam \SW[15]~I .output_power_up = "low";
defparam \SW[15]~I .output_register_mode = "none";
defparam \SW[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[16]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[16]));
// synopsys translate_off
defparam \SW[16]~I .input_async_reset = "none";
defparam \SW[16]~I .input_power_up = "low";
defparam \SW[16]~I .input_register_mode = "none";
defparam \SW[16]~I .input_sync_reset = "none";
defparam \SW[16]~I .oe_async_reset = "none";
defparam \SW[16]~I .oe_power_up = "low";
defparam \SW[16]~I .oe_register_mode = "none";
defparam \SW[16]~I .oe_sync_reset = "none";
defparam \SW[16]~I .operation_mode = "input";
defparam \SW[16]~I .output_async_reset = "none";
defparam \SW[16]~I .output_power_up = "low";
defparam \SW[16]~I .output_register_mode = "none";
defparam \SW[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[17]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[17]));
// synopsys translate_off
defparam \SW[17]~I .input_async_reset = "none";
defparam \SW[17]~I .input_power_up = "low";
defparam \SW[17]~I .input_register_mode = "none";
defparam \SW[17]~I .input_sync_reset = "none";
defparam \SW[17]~I .oe_async_reset = "none";
defparam \SW[17]~I .oe_power_up = "low";
defparam \SW[17]~I .oe_register_mode = "none";
defparam \SW[17]~I .oe_sync_reset = "none";
defparam \SW[17]~I .operation_mode = "input";
defparam \SW[17]~I .output_async_reset = "none";
defparam \SW[17]~I .output_power_up = "low";
defparam \SW[17]~I .output_register_mode = "none";
defparam \SW[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[0]));
// synopsys translate_off
defparam \HEX0[0]~I .input_async_reset = "none";
defparam \HEX0[0]~I .input_power_up = "low";
defparam \HEX0[0]~I .input_register_mode = "none";
defparam \HEX0[0]~I .input_sync_reset = "none";
defparam \HEX0[0]~I .oe_async_reset = "none";
defparam \HEX0[0]~I .oe_power_up = "low";
defparam \HEX0[0]~I .oe_register_mode = "none";
defparam \HEX0[0]~I .oe_sync_reset = "none";
defparam \HEX0[0]~I .operation_mode = "output";
defparam \HEX0[0]~I .output_async_reset = "none";
defparam \HEX0[0]~I .output_power_up = "low";
defparam \HEX0[0]~I .output_register_mode = "none";
defparam \HEX0[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[1]));
// synopsys translate_off
defparam \HEX0[1]~I .input_async_reset = "none";
defparam \HEX0[1]~I .input_power_up = "low";
defparam \HEX0[1]~I .input_register_mode = "none";
defparam \HEX0[1]~I .input_sync_reset = "none";
defparam \HEX0[1]~I .oe_async_reset = "none";
defparam \HEX0[1]~I .oe_power_up = "low";
defparam \HEX0[1]~I .oe_register_mode = "none";
defparam \HEX0[1]~I .oe_sync_reset = "none";
defparam \HEX0[1]~I .operation_mode = "output";
defparam \HEX0[1]~I .output_async_reset = "none";
defparam \HEX0[1]~I .output_power_up = "low";
defparam \HEX0[1]~I .output_register_mode = "none";
defparam \HEX0[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[2]));
// synopsys translate_off
defparam \HEX0[2]~I .input_async_reset = "none";
defparam \HEX0[2]~I .input_power_up = "low";
defparam \HEX0[2]~I .input_register_mode = "none";
defparam \HEX0[2]~I .input_sync_reset = "none";
defparam \HEX0[2]~I .oe_async_reset = "none";
defparam \HEX0[2]~I .oe_power_up = "low";
defparam \HEX0[2]~I .oe_register_mode = "none";
defparam \HEX0[2]~I .oe_sync_reset = "none";
defparam \HEX0[2]~I .operation_mode = "output";
defparam \HEX0[2]~I .output_async_reset = "none";
defparam \HEX0[2]~I .output_power_up = "low";
defparam \HEX0[2]~I .output_register_mode = "none";
defparam \HEX0[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[3]));
// synopsys translate_off
defparam \HEX0[3]~I .input_async_reset = "none";
defparam \HEX0[3]~I .input_power_up = "low";
defparam \HEX0[3]~I .input_register_mode = "none";
defparam \HEX0[3]~I .input_sync_reset = "none";
defparam \HEX0[3]~I .oe_async_reset = "none";
defparam \HEX0[3]~I .oe_power_up = "low";
defparam \HEX0[3]~I .oe_register_mode = "none";
defparam \HEX0[3]~I .oe_sync_reset = "none";
defparam \HEX0[3]~I .operation_mode = "output";
defparam \HEX0[3]~I .output_async_reset = "none";
defparam \HEX0[3]~I .output_power_up = "low";
defparam \HEX0[3]~I .output_register_mode = "none";
defparam \HEX0[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[4]));
// synopsys translate_off
defparam \HEX0[4]~I .input_async_reset = "none";
defparam \HEX0[4]~I .input_power_up = "low";
defparam \HEX0[4]~I .input_register_mode = "none";
defparam \HEX0[4]~I .input_sync_reset = "none";
defparam \HEX0[4]~I .oe_async_reset = "none";
defparam \HEX0[4]~I .oe_power_up = "low";
defparam \HEX0[4]~I .oe_register_mode = "none";
defparam \HEX0[4]~I .oe_sync_reset = "none";
defparam \HEX0[4]~I .operation_mode = "output";
defparam \HEX0[4]~I .output_async_reset = "none";
defparam \HEX0[4]~I .output_power_up = "low";
defparam \HEX0[4]~I .output_register_mode = "none";
defparam \HEX0[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[5]));
// synopsys translate_off
defparam \HEX0[5]~I .input_async_reset = "none";
defparam \HEX0[5]~I .input_power_up = "low";
defparam \HEX0[5]~I .input_register_mode = "none";
defparam \HEX0[5]~I .input_sync_reset = "none";
defparam \HEX0[5]~I .oe_async_reset = "none";
defparam \HEX0[5]~I .oe_power_up = "low";
defparam \HEX0[5]~I .oe_register_mode = "none";
defparam \HEX0[5]~I .oe_sync_reset = "none";
defparam \HEX0[5]~I .operation_mode = "output";
defparam \HEX0[5]~I .output_async_reset = "none";
defparam \HEX0[5]~I .output_power_up = "low";
defparam \HEX0[5]~I .output_register_mode = "none";
defparam \HEX0[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[6]));
// synopsys translate_off
defparam \HEX0[6]~I .input_async_reset = "none";
defparam \HEX0[6]~I .input_power_up = "low";
defparam \HEX0[6]~I .input_register_mode = "none";
defparam \HEX0[6]~I .input_sync_reset = "none";
defparam \HEX0[6]~I .oe_async_reset = "none";
defparam \HEX0[6]~I .oe_power_up = "low";
defparam \HEX0[6]~I .oe_register_mode = "none";
defparam \HEX0[6]~I .oe_sync_reset = "none";
defparam \HEX0[6]~I .operation_mode = "output";
defparam \HEX0[6]~I .output_async_reset = "none";
defparam \HEX0[6]~I .output_power_up = "low";
defparam \HEX0[6]~I .output_register_mode = "none";
defparam \HEX0[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[0]));
// synopsys translate_off
defparam \HEX1[0]~I .input_async_reset = "none";
defparam \HEX1[0]~I .input_power_up = "low";
defparam \HEX1[0]~I .input_register_mode = "none";
defparam \HEX1[0]~I .input_sync_reset = "none";
defparam \HEX1[0]~I .oe_async_reset = "none";
defparam \HEX1[0]~I .oe_power_up = "low";
defparam \HEX1[0]~I .oe_register_mode = "none";
defparam \HEX1[0]~I .oe_sync_reset = "none";
defparam \HEX1[0]~I .operation_mode = "output";
defparam \HEX1[0]~I .output_async_reset = "none";
defparam \HEX1[0]~I .output_power_up = "low";
defparam \HEX1[0]~I .output_register_mode = "none";
defparam \HEX1[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[1]));
// synopsys translate_off
defparam \HEX1[1]~I .input_async_reset = "none";
defparam \HEX1[1]~I .input_power_up = "low";
defparam \HEX1[1]~I .input_register_mode = "none";
defparam \HEX1[1]~I .input_sync_reset = "none";
defparam \HEX1[1]~I .oe_async_reset = "none";
defparam \HEX1[1]~I .oe_power_up = "low";
defparam \HEX1[1]~I .oe_register_mode = "none";
defparam \HEX1[1]~I .oe_sync_reset = "none";
defparam \HEX1[1]~I .operation_mode = "output";
defparam \HEX1[1]~I .output_async_reset = "none";
defparam \HEX1[1]~I .output_power_up = "low";
defparam \HEX1[1]~I .output_register_mode = "none";
defparam \HEX1[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[2]));
// synopsys translate_off
defparam \HEX1[2]~I .input_async_reset = "none";
defparam \HEX1[2]~I .input_power_up = "low";
defparam \HEX1[2]~I .input_register_mode = "none";
defparam \HEX1[2]~I .input_sync_reset = "none";
defparam \HEX1[2]~I .oe_async_reset = "none";
defparam \HEX1[2]~I .oe_power_up = "low";
defparam \HEX1[2]~I .oe_register_mode = "none";
defparam \HEX1[2]~I .oe_sync_reset = "none";
defparam \HEX1[2]~I .operation_mode = "output";
defparam \HEX1[2]~I .output_async_reset = "none";
defparam \HEX1[2]~I .output_power_up = "low";
defparam \HEX1[2]~I .output_register_mode = "none";
defparam \HEX1[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[3]));
// synopsys translate_off
defparam \HEX1[3]~I .input_async_reset = "none";
defparam \HEX1[3]~I .input_power_up = "low";
defparam \HEX1[3]~I .input_register_mode = "none";
defparam \HEX1[3]~I .input_sync_reset = "none";
defparam \HEX1[3]~I .oe_async_reset = "none";
defparam \HEX1[3]~I .oe_power_up = "low";
defparam \HEX1[3]~I .oe_register_mode = "none";
defparam \HEX1[3]~I .oe_sync_reset = "none";
defparam \HEX1[3]~I .operation_mode = "output";
defparam \HEX1[3]~I .output_async_reset = "none";
defparam \HEX1[3]~I .output_power_up = "low";
defparam \HEX1[3]~I .output_register_mode = "none";
defparam \HEX1[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[4]));
// synopsys translate_off
defparam \HEX1[4]~I .input_async_reset = "none";
defparam \HEX1[4]~I .input_power_up = "low";
defparam \HEX1[4]~I .input_register_mode = "none";
defparam \HEX1[4]~I .input_sync_reset = "none";
defparam \HEX1[4]~I .oe_async_reset = "none";
defparam \HEX1[4]~I .oe_power_up = "low";
defparam \HEX1[4]~I .oe_register_mode = "none";
defparam \HEX1[4]~I .oe_sync_reset = "none";
defparam \HEX1[4]~I .operation_mode = "output";
defparam \HEX1[4]~I .output_async_reset = "none";
defparam \HEX1[4]~I .output_power_up = "low";
defparam \HEX1[4]~I .output_register_mode = "none";
defparam \HEX1[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[5]));
// synopsys translate_off
defparam \HEX1[5]~I .input_async_reset = "none";
defparam \HEX1[5]~I .input_power_up = "low";
defparam \HEX1[5]~I .input_register_mode = "none";
defparam \HEX1[5]~I .input_sync_reset = "none";
defparam \HEX1[5]~I .oe_async_reset = "none";
defparam \HEX1[5]~I .oe_power_up = "low";
defparam \HEX1[5]~I .oe_register_mode = "none";
defparam \HEX1[5]~I .oe_sync_reset = "none";
defparam \HEX1[5]~I .operation_mode = "output";
defparam \HEX1[5]~I .output_async_reset = "none";
defparam \HEX1[5]~I .output_power_up = "low";
defparam \HEX1[5]~I .output_register_mode = "none";
defparam \HEX1[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[6]));
// synopsys translate_off
defparam \HEX1[6]~I .input_async_reset = "none";
defparam \HEX1[6]~I .input_power_up = "low";
defparam \HEX1[6]~I .input_register_mode = "none";
defparam \HEX1[6]~I .input_sync_reset = "none";
defparam \HEX1[6]~I .oe_async_reset = "none";
defparam \HEX1[6]~I .oe_power_up = "low";
defparam \HEX1[6]~I .oe_register_mode = "none";
defparam \HEX1[6]~I .oe_sync_reset = "none";
defparam \HEX1[6]~I .operation_mode = "output";
defparam \HEX1[6]~I .output_async_reset = "none";
defparam \HEX1[6]~I .output_power_up = "low";
defparam \HEX1[6]~I .output_register_mode = "none";
defparam \HEX1[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[0]));
// synopsys translate_off
defparam \HEX2[0]~I .input_async_reset = "none";
defparam \HEX2[0]~I .input_power_up = "low";
defparam \HEX2[0]~I .input_register_mode = "none";
defparam \HEX2[0]~I .input_sync_reset = "none";
defparam \HEX2[0]~I .oe_async_reset = "none";
defparam \HEX2[0]~I .oe_power_up = "low";
defparam \HEX2[0]~I .oe_register_mode = "none";
defparam \HEX2[0]~I .oe_sync_reset = "none";
defparam \HEX2[0]~I .operation_mode = "output";
defparam \HEX2[0]~I .output_async_reset = "none";
defparam \HEX2[0]~I .output_power_up = "low";
defparam \HEX2[0]~I .output_register_mode = "none";
defparam \HEX2[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[1]));
// synopsys translate_off
defparam \HEX2[1]~I .input_async_reset = "none";
defparam \HEX2[1]~I .input_power_up = "low";
defparam \HEX2[1]~I .input_register_mode = "none";
defparam \HEX2[1]~I .input_sync_reset = "none";
defparam \HEX2[1]~I .oe_async_reset = "none";
defparam \HEX2[1]~I .oe_power_up = "low";
defparam \HEX2[1]~I .oe_register_mode = "none";
defparam \HEX2[1]~I .oe_sync_reset = "none";
defparam \HEX2[1]~I .operation_mode = "output";
defparam \HEX2[1]~I .output_async_reset = "none";
defparam \HEX2[1]~I .output_power_up = "low";
defparam \HEX2[1]~I .output_register_mode = "none";
defparam \HEX2[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[2]));
// synopsys translate_off
defparam \HEX2[2]~I .input_async_reset = "none";
defparam \HEX2[2]~I .input_power_up = "low";
defparam \HEX2[2]~I .input_register_mode = "none";
defparam \HEX2[2]~I .input_sync_reset = "none";
defparam \HEX2[2]~I .oe_async_reset = "none";
defparam \HEX2[2]~I .oe_power_up = "low";
defparam \HEX2[2]~I .oe_register_mode = "none";
defparam \HEX2[2]~I .oe_sync_reset = "none";
defparam \HEX2[2]~I .operation_mode = "output";
defparam \HEX2[2]~I .output_async_reset = "none";
defparam \HEX2[2]~I .output_power_up = "low";
defparam \HEX2[2]~I .output_register_mode = "none";
defparam \HEX2[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[3]));
// synopsys translate_off
defparam \HEX2[3]~I .input_async_reset = "none";
defparam \HEX2[3]~I .input_power_up = "low";
defparam \HEX2[3]~I .input_register_mode = "none";
defparam \HEX2[3]~I .input_sync_reset = "none";
defparam \HEX2[3]~I .oe_async_reset = "none";
defparam \HEX2[3]~I .oe_power_up = "low";
defparam \HEX2[3]~I .oe_register_mode = "none";
defparam \HEX2[3]~I .oe_sync_reset = "none";
defparam \HEX2[3]~I .operation_mode = "output";
defparam \HEX2[3]~I .output_async_reset = "none";
defparam \HEX2[3]~I .output_power_up = "low";
defparam \HEX2[3]~I .output_register_mode = "none";
defparam \HEX2[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[4]));
// synopsys translate_off
defparam \HEX2[4]~I .input_async_reset = "none";
defparam \HEX2[4]~I .input_power_up = "low";
defparam \HEX2[4]~I .input_register_mode = "none";
defparam \HEX2[4]~I .input_sync_reset = "none";
defparam \HEX2[4]~I .oe_async_reset = "none";
defparam \HEX2[4]~I .oe_power_up = "low";
defparam \HEX2[4]~I .oe_register_mode = "none";
defparam \HEX2[4]~I .oe_sync_reset = "none";
defparam \HEX2[4]~I .operation_mode = "output";
defparam \HEX2[4]~I .output_async_reset = "none";
defparam \HEX2[4]~I .output_power_up = "low";
defparam \HEX2[4]~I .output_register_mode = "none";
defparam \HEX2[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[5]));
// synopsys translate_off
defparam \HEX2[5]~I .input_async_reset = "none";
defparam \HEX2[5]~I .input_power_up = "low";
defparam \HEX2[5]~I .input_register_mode = "none";
defparam \HEX2[5]~I .input_sync_reset = "none";
defparam \HEX2[5]~I .oe_async_reset = "none";
defparam \HEX2[5]~I .oe_power_up = "low";
defparam \HEX2[5]~I .oe_register_mode = "none";
defparam \HEX2[5]~I .oe_sync_reset = "none";
defparam \HEX2[5]~I .operation_mode = "output";
defparam \HEX2[5]~I .output_async_reset = "none";
defparam \HEX2[5]~I .output_power_up = "low";
defparam \HEX2[5]~I .output_register_mode = "none";
defparam \HEX2[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[6]));
// synopsys translate_off
defparam \HEX2[6]~I .input_async_reset = "none";
defparam \HEX2[6]~I .input_power_up = "low";
defparam \HEX2[6]~I .input_register_mode = "none";
defparam \HEX2[6]~I .input_sync_reset = "none";
defparam \HEX2[6]~I .oe_async_reset = "none";
defparam \HEX2[6]~I .oe_power_up = "low";
defparam \HEX2[6]~I .oe_register_mode = "none";
defparam \HEX2[6]~I .oe_sync_reset = "none";
defparam \HEX2[6]~I .operation_mode = "output";
defparam \HEX2[6]~I .output_async_reset = "none";
defparam \HEX2[6]~I .output_power_up = "low";
defparam \HEX2[6]~I .output_register_mode = "none";
defparam \HEX2[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[0]));
// synopsys translate_off
defparam \HEX3[0]~I .input_async_reset = "none";
defparam \HEX3[0]~I .input_power_up = "low";
defparam \HEX3[0]~I .input_register_mode = "none";
defparam \HEX3[0]~I .input_sync_reset = "none";
defparam \HEX3[0]~I .oe_async_reset = "none";
defparam \HEX3[0]~I .oe_power_up = "low";
defparam \HEX3[0]~I .oe_register_mode = "none";
defparam \HEX3[0]~I .oe_sync_reset = "none";
defparam \HEX3[0]~I .operation_mode = "output";
defparam \HEX3[0]~I .output_async_reset = "none";
defparam \HEX3[0]~I .output_power_up = "low";
defparam \HEX3[0]~I .output_register_mode = "none";
defparam \HEX3[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[1]));
// synopsys translate_off
defparam \HEX3[1]~I .input_async_reset = "none";
defparam \HEX3[1]~I .input_power_up = "low";
defparam \HEX3[1]~I .input_register_mode = "none";
defparam \HEX3[1]~I .input_sync_reset = "none";
defparam \HEX3[1]~I .oe_async_reset = "none";
defparam \HEX3[1]~I .oe_power_up = "low";
defparam \HEX3[1]~I .oe_register_mode = "none";
defparam \HEX3[1]~I .oe_sync_reset = "none";
defparam \HEX3[1]~I .operation_mode = "output";
defparam \HEX3[1]~I .output_async_reset = "none";
defparam \HEX3[1]~I .output_power_up = "low";
defparam \HEX3[1]~I .output_register_mode = "none";
defparam \HEX3[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[2]));
// synopsys translate_off
defparam \HEX3[2]~I .input_async_reset = "none";
defparam \HEX3[2]~I .input_power_up = "low";
defparam \HEX3[2]~I .input_register_mode = "none";
defparam \HEX3[2]~I .input_sync_reset = "none";
defparam \HEX3[2]~I .oe_async_reset = "none";
defparam \HEX3[2]~I .oe_power_up = "low";
defparam \HEX3[2]~I .oe_register_mode = "none";
defparam \HEX3[2]~I .oe_sync_reset = "none";
defparam \HEX3[2]~I .operation_mode = "output";
defparam \HEX3[2]~I .output_async_reset = "none";
defparam \HEX3[2]~I .output_power_up = "low";
defparam \HEX3[2]~I .output_register_mode = "none";
defparam \HEX3[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[3]));
// synopsys translate_off
defparam \HEX3[3]~I .input_async_reset = "none";
defparam \HEX3[3]~I .input_power_up = "low";
defparam \HEX3[3]~I .input_register_mode = "none";
defparam \HEX3[3]~I .input_sync_reset = "none";
defparam \HEX3[3]~I .oe_async_reset = "none";
defparam \HEX3[3]~I .oe_power_up = "low";
defparam \HEX3[3]~I .oe_register_mode = "none";
defparam \HEX3[3]~I .oe_sync_reset = "none";
defparam \HEX3[3]~I .operation_mode = "output";
defparam \HEX3[3]~I .output_async_reset = "none";
defparam \HEX3[3]~I .output_power_up = "low";
defparam \HEX3[3]~I .output_register_mode = "none";
defparam \HEX3[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[4]));
// synopsys translate_off
defparam \HEX3[4]~I .input_async_reset = "none";
defparam \HEX3[4]~I .input_power_up = "low";
defparam \HEX3[4]~I .input_register_mode = "none";
defparam \HEX3[4]~I .input_sync_reset = "none";
defparam \HEX3[4]~I .oe_async_reset = "none";
defparam \HEX3[4]~I .oe_power_up = "low";
defparam \HEX3[4]~I .oe_register_mode = "none";
defparam \HEX3[4]~I .oe_sync_reset = "none";
defparam \HEX3[4]~I .operation_mode = "output";
defparam \HEX3[4]~I .output_async_reset = "none";
defparam \HEX3[4]~I .output_power_up = "low";
defparam \HEX3[4]~I .output_register_mode = "none";
defparam \HEX3[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[5]));
// synopsys translate_off
defparam \HEX3[5]~I .input_async_reset = "none";
defparam \HEX3[5]~I .input_power_up = "low";
defparam \HEX3[5]~I .input_register_mode = "none";
defparam \HEX3[5]~I .input_sync_reset = "none";
defparam \HEX3[5]~I .oe_async_reset = "none";
defparam \HEX3[5]~I .oe_power_up = "low";
defparam \HEX3[5]~I .oe_register_mode = "none";
defparam \HEX3[5]~I .oe_sync_reset = "none";
defparam \HEX3[5]~I .operation_mode = "output";
defparam \HEX3[5]~I .output_async_reset = "none";
defparam \HEX3[5]~I .output_power_up = "low";
defparam \HEX3[5]~I .output_register_mode = "none";
defparam \HEX3[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[6]));
// synopsys translate_off
defparam \HEX3[6]~I .input_async_reset = "none";
defparam \HEX3[6]~I .input_power_up = "low";
defparam \HEX3[6]~I .input_register_mode = "none";
defparam \HEX3[6]~I .input_sync_reset = "none";
defparam \HEX3[6]~I .oe_async_reset = "none";
defparam \HEX3[6]~I .oe_power_up = "low";
defparam \HEX3[6]~I .oe_register_mode = "none";
defparam \HEX3[6]~I .oe_sync_reset = "none";
defparam \HEX3[6]~I .operation_mode = "output";
defparam \HEX3[6]~I .output_async_reset = "none";
defparam \HEX3[6]~I .output_power_up = "low";
defparam \HEX3[6]~I .output_register_mode = "none";
defparam \HEX3[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[0]));
// synopsys translate_off
defparam \HEX4[0]~I .input_async_reset = "none";
defparam \HEX4[0]~I .input_power_up = "low";
defparam \HEX4[0]~I .input_register_mode = "none";
defparam \HEX4[0]~I .input_sync_reset = "none";
defparam \HEX4[0]~I .oe_async_reset = "none";
defparam \HEX4[0]~I .oe_power_up = "low";
defparam \HEX4[0]~I .oe_register_mode = "none";
defparam \HEX4[0]~I .oe_sync_reset = "none";
defparam \HEX4[0]~I .operation_mode = "output";
defparam \HEX4[0]~I .output_async_reset = "none";
defparam \HEX4[0]~I .output_power_up = "low";
defparam \HEX4[0]~I .output_register_mode = "none";
defparam \HEX4[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[1]));
// synopsys translate_off
defparam \HEX4[1]~I .input_async_reset = "none";
defparam \HEX4[1]~I .input_power_up = "low";
defparam \HEX4[1]~I .input_register_mode = "none";
defparam \HEX4[1]~I .input_sync_reset = "none";
defparam \HEX4[1]~I .oe_async_reset = "none";
defparam \HEX4[1]~I .oe_power_up = "low";
defparam \HEX4[1]~I .oe_register_mode = "none";
defparam \HEX4[1]~I .oe_sync_reset = "none";
defparam \HEX4[1]~I .operation_mode = "output";
defparam \HEX4[1]~I .output_async_reset = "none";
defparam \HEX4[1]~I .output_power_up = "low";
defparam \HEX4[1]~I .output_register_mode = "none";
defparam \HEX4[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[2]));
// synopsys translate_off
defparam \HEX4[2]~I .input_async_reset = "none";
defparam \HEX4[2]~I .input_power_up = "low";
defparam \HEX4[2]~I .input_register_mode = "none";
defparam \HEX4[2]~I .input_sync_reset = "none";
defparam \HEX4[2]~I .oe_async_reset = "none";
defparam \HEX4[2]~I .oe_power_up = "low";
defparam \HEX4[2]~I .oe_register_mode = "none";
defparam \HEX4[2]~I .oe_sync_reset = "none";
defparam \HEX4[2]~I .operation_mode = "output";
defparam \HEX4[2]~I .output_async_reset = "none";
defparam \HEX4[2]~I .output_power_up = "low";
defparam \HEX4[2]~I .output_register_mode = "none";
defparam \HEX4[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[3]));
// synopsys translate_off
defparam \HEX4[3]~I .input_async_reset = "none";
defparam \HEX4[3]~I .input_power_up = "low";
defparam \HEX4[3]~I .input_register_mode = "none";
defparam \HEX4[3]~I .input_sync_reset = "none";
defparam \HEX4[3]~I .oe_async_reset = "none";
defparam \HEX4[3]~I .oe_power_up = "low";
defparam \HEX4[3]~I .oe_register_mode = "none";
defparam \HEX4[3]~I .oe_sync_reset = "none";
defparam \HEX4[3]~I .operation_mode = "output";
defparam \HEX4[3]~I .output_async_reset = "none";
defparam \HEX4[3]~I .output_power_up = "low";
defparam \HEX4[3]~I .output_register_mode = "none";
defparam \HEX4[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[4]));
// synopsys translate_off
defparam \HEX4[4]~I .input_async_reset = "none";
defparam \HEX4[4]~I .input_power_up = "low";
defparam \HEX4[4]~I .input_register_mode = "none";
defparam \HEX4[4]~I .input_sync_reset = "none";
defparam \HEX4[4]~I .oe_async_reset = "none";
defparam \HEX4[4]~I .oe_power_up = "low";
defparam \HEX4[4]~I .oe_register_mode = "none";
defparam \HEX4[4]~I .oe_sync_reset = "none";
defparam \HEX4[4]~I .operation_mode = "output";
defparam \HEX4[4]~I .output_async_reset = "none";
defparam \HEX4[4]~I .output_power_up = "low";
defparam \HEX4[4]~I .output_register_mode = "none";
defparam \HEX4[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[5]));
// synopsys translate_off
defparam \HEX4[5]~I .input_async_reset = "none";
defparam \HEX4[5]~I .input_power_up = "low";
defparam \HEX4[5]~I .input_register_mode = "none";
defparam \HEX4[5]~I .input_sync_reset = "none";
defparam \HEX4[5]~I .oe_async_reset = "none";
defparam \HEX4[5]~I .oe_power_up = "low";
defparam \HEX4[5]~I .oe_register_mode = "none";
defparam \HEX4[5]~I .oe_sync_reset = "none";
defparam \HEX4[5]~I .operation_mode = "output";
defparam \HEX4[5]~I .output_async_reset = "none";
defparam \HEX4[5]~I .output_power_up = "low";
defparam \HEX4[5]~I .output_register_mode = "none";
defparam \HEX4[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[6]));
// synopsys translate_off
defparam \HEX4[6]~I .input_async_reset = "none";
defparam \HEX4[6]~I .input_power_up = "low";
defparam \HEX4[6]~I .input_register_mode = "none";
defparam \HEX4[6]~I .input_sync_reset = "none";
defparam \HEX4[6]~I .oe_async_reset = "none";
defparam \HEX4[6]~I .oe_power_up = "low";
defparam \HEX4[6]~I .oe_register_mode = "none";
defparam \HEX4[6]~I .oe_sync_reset = "none";
defparam \HEX4[6]~I .operation_mode = "output";
defparam \HEX4[6]~I .output_async_reset = "none";
defparam \HEX4[6]~I .output_power_up = "low";
defparam \HEX4[6]~I .output_register_mode = "none";
defparam \HEX4[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[0]));
// synopsys translate_off
defparam \HEX5[0]~I .input_async_reset = "none";
defparam \HEX5[0]~I .input_power_up = "low";
defparam \HEX5[0]~I .input_register_mode = "none";
defparam \HEX5[0]~I .input_sync_reset = "none";
defparam \HEX5[0]~I .oe_async_reset = "none";
defparam \HEX5[0]~I .oe_power_up = "low";
defparam \HEX5[0]~I .oe_register_mode = "none";
defparam \HEX5[0]~I .oe_sync_reset = "none";
defparam \HEX5[0]~I .operation_mode = "output";
defparam \HEX5[0]~I .output_async_reset = "none";
defparam \HEX5[0]~I .output_power_up = "low";
defparam \HEX5[0]~I .output_register_mode = "none";
defparam \HEX5[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[1]));
// synopsys translate_off
defparam \HEX5[1]~I .input_async_reset = "none";
defparam \HEX5[1]~I .input_power_up = "low";
defparam \HEX5[1]~I .input_register_mode = "none";
defparam \HEX5[1]~I .input_sync_reset = "none";
defparam \HEX5[1]~I .oe_async_reset = "none";
defparam \HEX5[1]~I .oe_power_up = "low";
defparam \HEX5[1]~I .oe_register_mode = "none";
defparam \HEX5[1]~I .oe_sync_reset = "none";
defparam \HEX5[1]~I .operation_mode = "output";
defparam \HEX5[1]~I .output_async_reset = "none";
defparam \HEX5[1]~I .output_power_up = "low";
defparam \HEX5[1]~I .output_register_mode = "none";
defparam \HEX5[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[2]));
// synopsys translate_off
defparam \HEX5[2]~I .input_async_reset = "none";
defparam \HEX5[2]~I .input_power_up = "low";
defparam \HEX5[2]~I .input_register_mode = "none";
defparam \HEX5[2]~I .input_sync_reset = "none";
defparam \HEX5[2]~I .oe_async_reset = "none";
defparam \HEX5[2]~I .oe_power_up = "low";
defparam \HEX5[2]~I .oe_register_mode = "none";
defparam \HEX5[2]~I .oe_sync_reset = "none";
defparam \HEX5[2]~I .operation_mode = "output";
defparam \HEX5[2]~I .output_async_reset = "none";
defparam \HEX5[2]~I .output_power_up = "low";
defparam \HEX5[2]~I .output_register_mode = "none";
defparam \HEX5[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[3]));
// synopsys translate_off
defparam \HEX5[3]~I .input_async_reset = "none";
defparam \HEX5[3]~I .input_power_up = "low";
defparam \HEX5[3]~I .input_register_mode = "none";
defparam \HEX5[3]~I .input_sync_reset = "none";
defparam \HEX5[3]~I .oe_async_reset = "none";
defparam \HEX5[3]~I .oe_power_up = "low";
defparam \HEX5[3]~I .oe_register_mode = "none";
defparam \HEX5[3]~I .oe_sync_reset = "none";
defparam \HEX5[3]~I .operation_mode = "output";
defparam \HEX5[3]~I .output_async_reset = "none";
defparam \HEX5[3]~I .output_power_up = "low";
defparam \HEX5[3]~I .output_register_mode = "none";
defparam \HEX5[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[4]));
// synopsys translate_off
defparam \HEX5[4]~I .input_async_reset = "none";
defparam \HEX5[4]~I .input_power_up = "low";
defparam \HEX5[4]~I .input_register_mode = "none";
defparam \HEX5[4]~I .input_sync_reset = "none";
defparam \HEX5[4]~I .oe_async_reset = "none";
defparam \HEX5[4]~I .oe_power_up = "low";
defparam \HEX5[4]~I .oe_register_mode = "none";
defparam \HEX5[4]~I .oe_sync_reset = "none";
defparam \HEX5[4]~I .operation_mode = "output";
defparam \HEX5[4]~I .output_async_reset = "none";
defparam \HEX5[4]~I .output_power_up = "low";
defparam \HEX5[4]~I .output_register_mode = "none";
defparam \HEX5[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[5]));
// synopsys translate_off
defparam \HEX5[5]~I .input_async_reset = "none";
defparam \HEX5[5]~I .input_power_up = "low";
defparam \HEX5[5]~I .input_register_mode = "none";
defparam \HEX5[5]~I .input_sync_reset = "none";
defparam \HEX5[5]~I .oe_async_reset = "none";
defparam \HEX5[5]~I .oe_power_up = "low";
defparam \HEX5[5]~I .oe_register_mode = "none";
defparam \HEX5[5]~I .oe_sync_reset = "none";
defparam \HEX5[5]~I .operation_mode = "output";
defparam \HEX5[5]~I .output_async_reset = "none";
defparam \HEX5[5]~I .output_power_up = "low";
defparam \HEX5[5]~I .output_register_mode = "none";
defparam \HEX5[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[6]));
// synopsys translate_off
defparam \HEX5[6]~I .input_async_reset = "none";
defparam \HEX5[6]~I .input_power_up = "low";
defparam \HEX5[6]~I .input_register_mode = "none";
defparam \HEX5[6]~I .input_sync_reset = "none";
defparam \HEX5[6]~I .oe_async_reset = "none";
defparam \HEX5[6]~I .oe_power_up = "low";
defparam \HEX5[6]~I .oe_register_mode = "none";
defparam \HEX5[6]~I .oe_sync_reset = "none";
defparam \HEX5[6]~I .operation_mode = "output";
defparam \HEX5[6]~I .output_async_reset = "none";
defparam \HEX5[6]~I .output_power_up = "low";
defparam \HEX5[6]~I .output_register_mode = "none";
defparam \HEX5[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[0]));
// synopsys translate_off
defparam \HEX6[0]~I .input_async_reset = "none";
defparam \HEX6[0]~I .input_power_up = "low";
defparam \HEX6[0]~I .input_register_mode = "none";
defparam \HEX6[0]~I .input_sync_reset = "none";
defparam \HEX6[0]~I .oe_async_reset = "none";
defparam \HEX6[0]~I .oe_power_up = "low";
defparam \HEX6[0]~I .oe_register_mode = "none";
defparam \HEX6[0]~I .oe_sync_reset = "none";
defparam \HEX6[0]~I .operation_mode = "output";
defparam \HEX6[0]~I .output_async_reset = "none";
defparam \HEX6[0]~I .output_power_up = "low";
defparam \HEX6[0]~I .output_register_mode = "none";
defparam \HEX6[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[1]));
// synopsys translate_off
defparam \HEX6[1]~I .input_async_reset = "none";
defparam \HEX6[1]~I .input_power_up = "low";
defparam \HEX6[1]~I .input_register_mode = "none";
defparam \HEX6[1]~I .input_sync_reset = "none";
defparam \HEX6[1]~I .oe_async_reset = "none";
defparam \HEX6[1]~I .oe_power_up = "low";
defparam \HEX6[1]~I .oe_register_mode = "none";
defparam \HEX6[1]~I .oe_sync_reset = "none";
defparam \HEX6[1]~I .operation_mode = "output";
defparam \HEX6[1]~I .output_async_reset = "none";
defparam \HEX6[1]~I .output_power_up = "low";
defparam \HEX6[1]~I .output_register_mode = "none";
defparam \HEX6[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[2]));
// synopsys translate_off
defparam \HEX6[2]~I .input_async_reset = "none";
defparam \HEX6[2]~I .input_power_up = "low";
defparam \HEX6[2]~I .input_register_mode = "none";
defparam \HEX6[2]~I .input_sync_reset = "none";
defparam \HEX6[2]~I .oe_async_reset = "none";
defparam \HEX6[2]~I .oe_power_up = "low";
defparam \HEX6[2]~I .oe_register_mode = "none";
defparam \HEX6[2]~I .oe_sync_reset = "none";
defparam \HEX6[2]~I .operation_mode = "output";
defparam \HEX6[2]~I .output_async_reset = "none";
defparam \HEX6[2]~I .output_power_up = "low";
defparam \HEX6[2]~I .output_register_mode = "none";
defparam \HEX6[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[3]));
// synopsys translate_off
defparam \HEX6[3]~I .input_async_reset = "none";
defparam \HEX6[3]~I .input_power_up = "low";
defparam \HEX6[3]~I .input_register_mode = "none";
defparam \HEX6[3]~I .input_sync_reset = "none";
defparam \HEX6[3]~I .oe_async_reset = "none";
defparam \HEX6[3]~I .oe_power_up = "low";
defparam \HEX6[3]~I .oe_register_mode = "none";
defparam \HEX6[3]~I .oe_sync_reset = "none";
defparam \HEX6[3]~I .operation_mode = "output";
defparam \HEX6[3]~I .output_async_reset = "none";
defparam \HEX6[3]~I .output_power_up = "low";
defparam \HEX6[3]~I .output_register_mode = "none";
defparam \HEX6[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[4]));
// synopsys translate_off
defparam \HEX6[4]~I .input_async_reset = "none";
defparam \HEX6[4]~I .input_power_up = "low";
defparam \HEX6[4]~I .input_register_mode = "none";
defparam \HEX6[4]~I .input_sync_reset = "none";
defparam \HEX6[4]~I .oe_async_reset = "none";
defparam \HEX6[4]~I .oe_power_up = "low";
defparam \HEX6[4]~I .oe_register_mode = "none";
defparam \HEX6[4]~I .oe_sync_reset = "none";
defparam \HEX6[4]~I .operation_mode = "output";
defparam \HEX6[4]~I .output_async_reset = "none";
defparam \HEX6[4]~I .output_power_up = "low";
defparam \HEX6[4]~I .output_register_mode = "none";
defparam \HEX6[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[5]));
// synopsys translate_off
defparam \HEX6[5]~I .input_async_reset = "none";
defparam \HEX6[5]~I .input_power_up = "low";
defparam \HEX6[5]~I .input_register_mode = "none";
defparam \HEX6[5]~I .input_sync_reset = "none";
defparam \HEX6[5]~I .oe_async_reset = "none";
defparam \HEX6[5]~I .oe_power_up = "low";
defparam \HEX6[5]~I .oe_register_mode = "none";
defparam \HEX6[5]~I .oe_sync_reset = "none";
defparam \HEX6[5]~I .operation_mode = "output";
defparam \HEX6[5]~I .output_async_reset = "none";
defparam \HEX6[5]~I .output_power_up = "low";
defparam \HEX6[5]~I .output_register_mode = "none";
defparam \HEX6[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[6]));
// synopsys translate_off
defparam \HEX6[6]~I .input_async_reset = "none";
defparam \HEX6[6]~I .input_power_up = "low";
defparam \HEX6[6]~I .input_register_mode = "none";
defparam \HEX6[6]~I .input_sync_reset = "none";
defparam \HEX6[6]~I .oe_async_reset = "none";
defparam \HEX6[6]~I .oe_power_up = "low";
defparam \HEX6[6]~I .oe_register_mode = "none";
defparam \HEX6[6]~I .oe_sync_reset = "none";
defparam \HEX6[6]~I .operation_mode = "output";
defparam \HEX6[6]~I .output_async_reset = "none";
defparam \HEX6[6]~I .output_power_up = "low";
defparam \HEX6[6]~I .output_register_mode = "none";
defparam \HEX6[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[0]));
// synopsys translate_off
defparam \HEX7[0]~I .input_async_reset = "none";
defparam \HEX7[0]~I .input_power_up = "low";
defparam \HEX7[0]~I .input_register_mode = "none";
defparam \HEX7[0]~I .input_sync_reset = "none";
defparam \HEX7[0]~I .oe_async_reset = "none";
defparam \HEX7[0]~I .oe_power_up = "low";
defparam \HEX7[0]~I .oe_register_mode = "none";
defparam \HEX7[0]~I .oe_sync_reset = "none";
defparam \HEX7[0]~I .operation_mode = "output";
defparam \HEX7[0]~I .output_async_reset = "none";
defparam \HEX7[0]~I .output_power_up = "low";
defparam \HEX7[0]~I .output_register_mode = "none";
defparam \HEX7[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[1]));
// synopsys translate_off
defparam \HEX7[1]~I .input_async_reset = "none";
defparam \HEX7[1]~I .input_power_up = "low";
defparam \HEX7[1]~I .input_register_mode = "none";
defparam \HEX7[1]~I .input_sync_reset = "none";
defparam \HEX7[1]~I .oe_async_reset = "none";
defparam \HEX7[1]~I .oe_power_up = "low";
defparam \HEX7[1]~I .oe_register_mode = "none";
defparam \HEX7[1]~I .oe_sync_reset = "none";
defparam \HEX7[1]~I .operation_mode = "output";
defparam \HEX7[1]~I .output_async_reset = "none";
defparam \HEX7[1]~I .output_power_up = "low";
defparam \HEX7[1]~I .output_register_mode = "none";
defparam \HEX7[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[2]));
// synopsys translate_off
defparam \HEX7[2]~I .input_async_reset = "none";
defparam \HEX7[2]~I .input_power_up = "low";
defparam \HEX7[2]~I .input_register_mode = "none";
defparam \HEX7[2]~I .input_sync_reset = "none";
defparam \HEX7[2]~I .oe_async_reset = "none";
defparam \HEX7[2]~I .oe_power_up = "low";
defparam \HEX7[2]~I .oe_register_mode = "none";
defparam \HEX7[2]~I .oe_sync_reset = "none";
defparam \HEX7[2]~I .operation_mode = "output";
defparam \HEX7[2]~I .output_async_reset = "none";
defparam \HEX7[2]~I .output_power_up = "low";
defparam \HEX7[2]~I .output_register_mode = "none";
defparam \HEX7[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[3]));
// synopsys translate_off
defparam \HEX7[3]~I .input_async_reset = "none";
defparam \HEX7[3]~I .input_power_up = "low";
defparam \HEX7[3]~I .input_register_mode = "none";
defparam \HEX7[3]~I .input_sync_reset = "none";
defparam \HEX7[3]~I .oe_async_reset = "none";
defparam \HEX7[3]~I .oe_power_up = "low";
defparam \HEX7[3]~I .oe_register_mode = "none";
defparam \HEX7[3]~I .oe_sync_reset = "none";
defparam \HEX7[3]~I .operation_mode = "output";
defparam \HEX7[3]~I .output_async_reset = "none";
defparam \HEX7[3]~I .output_power_up = "low";
defparam \HEX7[3]~I .output_register_mode = "none";
defparam \HEX7[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[4]));
// synopsys translate_off
defparam \HEX7[4]~I .input_async_reset = "none";
defparam \HEX7[4]~I .input_power_up = "low";
defparam \HEX7[4]~I .input_register_mode = "none";
defparam \HEX7[4]~I .input_sync_reset = "none";
defparam \HEX7[4]~I .oe_async_reset = "none";
defparam \HEX7[4]~I .oe_power_up = "low";
defparam \HEX7[4]~I .oe_register_mode = "none";
defparam \HEX7[4]~I .oe_sync_reset = "none";
defparam \HEX7[4]~I .operation_mode = "output";
defparam \HEX7[4]~I .output_async_reset = "none";
defparam \HEX7[4]~I .output_power_up = "low";
defparam \HEX7[4]~I .output_register_mode = "none";
defparam \HEX7[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[5]));
// synopsys translate_off
defparam \HEX7[5]~I .input_async_reset = "none";
defparam \HEX7[5]~I .input_power_up = "low";
defparam \HEX7[5]~I .input_register_mode = "none";
defparam \HEX7[5]~I .input_sync_reset = "none";
defparam \HEX7[5]~I .oe_async_reset = "none";
defparam \HEX7[5]~I .oe_power_up = "low";
defparam \HEX7[5]~I .oe_register_mode = "none";
defparam \HEX7[5]~I .oe_sync_reset = "none";
defparam \HEX7[5]~I .operation_mode = "output";
defparam \HEX7[5]~I .output_async_reset = "none";
defparam \HEX7[5]~I .output_power_up = "low";
defparam \HEX7[5]~I .output_register_mode = "none";
defparam \HEX7[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[6]));
// synopsys translate_off
defparam \HEX7[6]~I .input_async_reset = "none";
defparam \HEX7[6]~I .input_power_up = "low";
defparam \HEX7[6]~I .input_register_mode = "none";
defparam \HEX7[6]~I .input_sync_reset = "none";
defparam \HEX7[6]~I .oe_async_reset = "none";
defparam \HEX7[6]~I .oe_power_up = "low";
defparam \HEX7[6]~I .oe_register_mode = "none";
defparam \HEX7[6]~I .oe_sync_reset = "none";
defparam \HEX7[6]~I .operation_mode = "output";
defparam \HEX7[6]~I .output_async_reset = "none";
defparam \HEX7[6]~I .output_power_up = "low";
defparam \HEX7[6]~I .output_register_mode = "none";
defparam \HEX7[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[0]));
// synopsys translate_off
defparam \LEDG[0]~I .input_async_reset = "none";
defparam \LEDG[0]~I .input_power_up = "low";
defparam \LEDG[0]~I .input_register_mode = "none";
defparam \LEDG[0]~I .input_sync_reset = "none";
defparam \LEDG[0]~I .oe_async_reset = "none";
defparam \LEDG[0]~I .oe_power_up = "low";
defparam \LEDG[0]~I .oe_register_mode = "none";
defparam \LEDG[0]~I .oe_sync_reset = "none";
defparam \LEDG[0]~I .operation_mode = "output";
defparam \LEDG[0]~I .output_async_reset = "none";
defparam \LEDG[0]~I .output_power_up = "low";
defparam \LEDG[0]~I .output_register_mode = "none";
defparam \LEDG[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[1]));
// synopsys translate_off
defparam \LEDG[1]~I .input_async_reset = "none";
defparam \LEDG[1]~I .input_power_up = "low";
defparam \LEDG[1]~I .input_register_mode = "none";
defparam \LEDG[1]~I .input_sync_reset = "none";
defparam \LEDG[1]~I .oe_async_reset = "none";
defparam \LEDG[1]~I .oe_power_up = "low";
defparam \LEDG[1]~I .oe_register_mode = "none";
defparam \LEDG[1]~I .oe_sync_reset = "none";
defparam \LEDG[1]~I .operation_mode = "output";
defparam \LEDG[1]~I .output_async_reset = "none";
defparam \LEDG[1]~I .output_power_up = "low";
defparam \LEDG[1]~I .output_register_mode = "none";
defparam \LEDG[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[2]));
// synopsys translate_off
defparam \LEDG[2]~I .input_async_reset = "none";
defparam \LEDG[2]~I .input_power_up = "low";
defparam \LEDG[2]~I .input_register_mode = "none";
defparam \LEDG[2]~I .input_sync_reset = "none";
defparam \LEDG[2]~I .oe_async_reset = "none";
defparam \LEDG[2]~I .oe_power_up = "low";
defparam \LEDG[2]~I .oe_register_mode = "none";
defparam \LEDG[2]~I .oe_sync_reset = "none";
defparam \LEDG[2]~I .operation_mode = "output";
defparam \LEDG[2]~I .output_async_reset = "none";
defparam \LEDG[2]~I .output_power_up = "low";
defparam \LEDG[2]~I .output_register_mode = "none";
defparam \LEDG[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[3]));
// synopsys translate_off
defparam \LEDG[3]~I .input_async_reset = "none";
defparam \LEDG[3]~I .input_power_up = "low";
defparam \LEDG[3]~I .input_register_mode = "none";
defparam \LEDG[3]~I .input_sync_reset = "none";
defparam \LEDG[3]~I .oe_async_reset = "none";
defparam \LEDG[3]~I .oe_power_up = "low";
defparam \LEDG[3]~I .oe_register_mode = "none";
defparam \LEDG[3]~I .oe_sync_reset = "none";
defparam \LEDG[3]~I .operation_mode = "output";
defparam \LEDG[3]~I .output_async_reset = "none";
defparam \LEDG[3]~I .output_power_up = "low";
defparam \LEDG[3]~I .output_register_mode = "none";
defparam \LEDG[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[4]));
// synopsys translate_off
defparam \LEDG[4]~I .input_async_reset = "none";
defparam \LEDG[4]~I .input_power_up = "low";
defparam \LEDG[4]~I .input_register_mode = "none";
defparam \LEDG[4]~I .input_sync_reset = "none";
defparam \LEDG[4]~I .oe_async_reset = "none";
defparam \LEDG[4]~I .oe_power_up = "low";
defparam \LEDG[4]~I .oe_register_mode = "none";
defparam \LEDG[4]~I .oe_sync_reset = "none";
defparam \LEDG[4]~I .operation_mode = "output";
defparam \LEDG[4]~I .output_async_reset = "none";
defparam \LEDG[4]~I .output_power_up = "low";
defparam \LEDG[4]~I .output_register_mode = "none";
defparam \LEDG[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[5]));
// synopsys translate_off
defparam \LEDG[5]~I .input_async_reset = "none";
defparam \LEDG[5]~I .input_power_up = "low";
defparam \LEDG[5]~I .input_register_mode = "none";
defparam \LEDG[5]~I .input_sync_reset = "none";
defparam \LEDG[5]~I .oe_async_reset = "none";
defparam \LEDG[5]~I .oe_power_up = "low";
defparam \LEDG[5]~I .oe_register_mode = "none";
defparam \LEDG[5]~I .oe_sync_reset = "none";
defparam \LEDG[5]~I .operation_mode = "output";
defparam \LEDG[5]~I .output_async_reset = "none";
defparam \LEDG[5]~I .output_power_up = "low";
defparam \LEDG[5]~I .output_register_mode = "none";
defparam \LEDG[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[6]));
// synopsys translate_off
defparam \LEDG[6]~I .input_async_reset = "none";
defparam \LEDG[6]~I .input_power_up = "low";
defparam \LEDG[6]~I .input_register_mode = "none";
defparam \LEDG[6]~I .input_sync_reset = "none";
defparam \LEDG[6]~I .oe_async_reset = "none";
defparam \LEDG[6]~I .oe_power_up = "low";
defparam \LEDG[6]~I .oe_register_mode = "none";
defparam \LEDG[6]~I .oe_sync_reset = "none";
defparam \LEDG[6]~I .operation_mode = "output";
defparam \LEDG[6]~I .output_async_reset = "none";
defparam \LEDG[6]~I .output_power_up = "low";
defparam \LEDG[6]~I .output_register_mode = "none";
defparam \LEDG[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[7]));
// synopsys translate_off
defparam \LEDG[7]~I .input_async_reset = "none";
defparam \LEDG[7]~I .input_power_up = "low";
defparam \LEDG[7]~I .input_register_mode = "none";
defparam \LEDG[7]~I .input_sync_reset = "none";
defparam \LEDG[7]~I .oe_async_reset = "none";
defparam \LEDG[7]~I .oe_power_up = "low";
defparam \LEDG[7]~I .oe_register_mode = "none";
defparam \LEDG[7]~I .oe_sync_reset = "none";
defparam \LEDG[7]~I .operation_mode = "output";
defparam \LEDG[7]~I .output_async_reset = "none";
defparam \LEDG[7]~I .output_power_up = "low";
defparam \LEDG[7]~I .output_register_mode = "none";
defparam \LEDG[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[8]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[8]));
// synopsys translate_off
defparam \LEDG[8]~I .input_async_reset = "none";
defparam \LEDG[8]~I .input_power_up = "low";
defparam \LEDG[8]~I .input_register_mode = "none";
defparam \LEDG[8]~I .input_sync_reset = "none";
defparam \LEDG[8]~I .oe_async_reset = "none";
defparam \LEDG[8]~I .oe_power_up = "low";
defparam \LEDG[8]~I .oe_register_mode = "none";
defparam \LEDG[8]~I .oe_sync_reset = "none";
defparam \LEDG[8]~I .operation_mode = "output";
defparam \LEDG[8]~I .output_async_reset = "none";
defparam \LEDG[8]~I .output_power_up = "low";
defparam \LEDG[8]~I .output_register_mode = "none";
defparam \LEDG[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[0]));
// synopsys translate_off
defparam \LEDR[0]~I .input_async_reset = "none";
defparam \LEDR[0]~I .input_power_up = "low";
defparam \LEDR[0]~I .input_register_mode = "none";
defparam \LEDR[0]~I .input_sync_reset = "none";
defparam \LEDR[0]~I .oe_async_reset = "none";
defparam \LEDR[0]~I .oe_power_up = "low";
defparam \LEDR[0]~I .oe_register_mode = "none";
defparam \LEDR[0]~I .oe_sync_reset = "none";
defparam \LEDR[0]~I .operation_mode = "output";
defparam \LEDR[0]~I .output_async_reset = "none";
defparam \LEDR[0]~I .output_power_up = "low";
defparam \LEDR[0]~I .output_register_mode = "none";
defparam \LEDR[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[1]));
// synopsys translate_off
defparam \LEDR[1]~I .input_async_reset = "none";
defparam \LEDR[1]~I .input_power_up = "low";
defparam \LEDR[1]~I .input_register_mode = "none";
defparam \LEDR[1]~I .input_sync_reset = "none";
defparam \LEDR[1]~I .oe_async_reset = "none";
defparam \LEDR[1]~I .oe_power_up = "low";
defparam \LEDR[1]~I .oe_register_mode = "none";
defparam \LEDR[1]~I .oe_sync_reset = "none";
defparam \LEDR[1]~I .operation_mode = "output";
defparam \LEDR[1]~I .output_async_reset = "none";
defparam \LEDR[1]~I .output_power_up = "low";
defparam \LEDR[1]~I .output_register_mode = "none";
defparam \LEDR[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[2]));
// synopsys translate_off
defparam \LEDR[2]~I .input_async_reset = "none";
defparam \LEDR[2]~I .input_power_up = "low";
defparam \LEDR[2]~I .input_register_mode = "none";
defparam \LEDR[2]~I .input_sync_reset = "none";
defparam \LEDR[2]~I .oe_async_reset = "none";
defparam \LEDR[2]~I .oe_power_up = "low";
defparam \LEDR[2]~I .oe_register_mode = "none";
defparam \LEDR[2]~I .oe_sync_reset = "none";
defparam \LEDR[2]~I .operation_mode = "output";
defparam \LEDR[2]~I .output_async_reset = "none";
defparam \LEDR[2]~I .output_power_up = "low";
defparam \LEDR[2]~I .output_register_mode = "none";
defparam \LEDR[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[3]));
// synopsys translate_off
defparam \LEDR[3]~I .input_async_reset = "none";
defparam \LEDR[3]~I .input_power_up = "low";
defparam \LEDR[3]~I .input_register_mode = "none";
defparam \LEDR[3]~I .input_sync_reset = "none";
defparam \LEDR[3]~I .oe_async_reset = "none";
defparam \LEDR[3]~I .oe_power_up = "low";
defparam \LEDR[3]~I .oe_register_mode = "none";
defparam \LEDR[3]~I .oe_sync_reset = "none";
defparam \LEDR[3]~I .operation_mode = "output";
defparam \LEDR[3]~I .output_async_reset = "none";
defparam \LEDR[3]~I .output_power_up = "low";
defparam \LEDR[3]~I .output_register_mode = "none";
defparam \LEDR[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[4]));
// synopsys translate_off
defparam \LEDR[4]~I .input_async_reset = "none";
defparam \LEDR[4]~I .input_power_up = "low";
defparam \LEDR[4]~I .input_register_mode = "none";
defparam \LEDR[4]~I .input_sync_reset = "none";
defparam \LEDR[4]~I .oe_async_reset = "none";
defparam \LEDR[4]~I .oe_power_up = "low";
defparam \LEDR[4]~I .oe_register_mode = "none";
defparam \LEDR[4]~I .oe_sync_reset = "none";
defparam \LEDR[4]~I .operation_mode = "output";
defparam \LEDR[4]~I .output_async_reset = "none";
defparam \LEDR[4]~I .output_power_up = "low";
defparam \LEDR[4]~I .output_register_mode = "none";
defparam \LEDR[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[5]));
// synopsys translate_off
defparam \LEDR[5]~I .input_async_reset = "none";
defparam \LEDR[5]~I .input_power_up = "low";
defparam \LEDR[5]~I .input_register_mode = "none";
defparam \LEDR[5]~I .input_sync_reset = "none";
defparam \LEDR[5]~I .oe_async_reset = "none";
defparam \LEDR[5]~I .oe_power_up = "low";
defparam \LEDR[5]~I .oe_register_mode = "none";
defparam \LEDR[5]~I .oe_sync_reset = "none";
defparam \LEDR[5]~I .operation_mode = "output";
defparam \LEDR[5]~I .output_async_reset = "none";
defparam \LEDR[5]~I .output_power_up = "low";
defparam \LEDR[5]~I .output_register_mode = "none";
defparam \LEDR[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[6]));
// synopsys translate_off
defparam \LEDR[6]~I .input_async_reset = "none";
defparam \LEDR[6]~I .input_power_up = "low";
defparam \LEDR[6]~I .input_register_mode = "none";
defparam \LEDR[6]~I .input_sync_reset = "none";
defparam \LEDR[6]~I .oe_async_reset = "none";
defparam \LEDR[6]~I .oe_power_up = "low";
defparam \LEDR[6]~I .oe_register_mode = "none";
defparam \LEDR[6]~I .oe_sync_reset = "none";
defparam \LEDR[6]~I .operation_mode = "output";
defparam \LEDR[6]~I .output_async_reset = "none";
defparam \LEDR[6]~I .output_power_up = "low";
defparam \LEDR[6]~I .output_register_mode = "none";
defparam \LEDR[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[7]));
// synopsys translate_off
defparam \LEDR[7]~I .input_async_reset = "none";
defparam \LEDR[7]~I .input_power_up = "low";
defparam \LEDR[7]~I .input_register_mode = "none";
defparam \LEDR[7]~I .input_sync_reset = "none";
defparam \LEDR[7]~I .oe_async_reset = "none";
defparam \LEDR[7]~I .oe_power_up = "low";
defparam \LEDR[7]~I .oe_register_mode = "none";
defparam \LEDR[7]~I .oe_sync_reset = "none";
defparam \LEDR[7]~I .operation_mode = "output";
defparam \LEDR[7]~I .output_async_reset = "none";
defparam \LEDR[7]~I .output_power_up = "low";
defparam \LEDR[7]~I .output_register_mode = "none";
defparam \LEDR[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[8]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[8]));
// synopsys translate_off
defparam \LEDR[8]~I .input_async_reset = "none";
defparam \LEDR[8]~I .input_power_up = "low";
defparam \LEDR[8]~I .input_register_mode = "none";
defparam \LEDR[8]~I .input_sync_reset = "none";
defparam \LEDR[8]~I .oe_async_reset = "none";
defparam \LEDR[8]~I .oe_power_up = "low";
defparam \LEDR[8]~I .oe_register_mode = "none";
defparam \LEDR[8]~I .oe_sync_reset = "none";
defparam \LEDR[8]~I .operation_mode = "output";
defparam \LEDR[8]~I .output_async_reset = "none";
defparam \LEDR[8]~I .output_power_up = "low";
defparam \LEDR[8]~I .output_register_mode = "none";
defparam \LEDR[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[9]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[9]));
// synopsys translate_off
defparam \LEDR[9]~I .input_async_reset = "none";
defparam \LEDR[9]~I .input_power_up = "low";
defparam \LEDR[9]~I .input_register_mode = "none";
defparam \LEDR[9]~I .input_sync_reset = "none";
defparam \LEDR[9]~I .oe_async_reset = "none";
defparam \LEDR[9]~I .oe_power_up = "low";
defparam \LEDR[9]~I .oe_register_mode = "none";
defparam \LEDR[9]~I .oe_sync_reset = "none";
defparam \LEDR[9]~I .operation_mode = "output";
defparam \LEDR[9]~I .output_async_reset = "none";
defparam \LEDR[9]~I .output_power_up = "low";
defparam \LEDR[9]~I .output_register_mode = "none";
defparam \LEDR[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[10]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[10]));
// synopsys translate_off
defparam \LEDR[10]~I .input_async_reset = "none";
defparam \LEDR[10]~I .input_power_up = "low";
defparam \LEDR[10]~I .input_register_mode = "none";
defparam \LEDR[10]~I .input_sync_reset = "none";
defparam \LEDR[10]~I .oe_async_reset = "none";
defparam \LEDR[10]~I .oe_power_up = "low";
defparam \LEDR[10]~I .oe_register_mode = "none";
defparam \LEDR[10]~I .oe_sync_reset = "none";
defparam \LEDR[10]~I .operation_mode = "output";
defparam \LEDR[10]~I .output_async_reset = "none";
defparam \LEDR[10]~I .output_power_up = "low";
defparam \LEDR[10]~I .output_register_mode = "none";
defparam \LEDR[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[11]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[11]));
// synopsys translate_off
defparam \LEDR[11]~I .input_async_reset = "none";
defparam \LEDR[11]~I .input_power_up = "low";
defparam \LEDR[11]~I .input_register_mode = "none";
defparam \LEDR[11]~I .input_sync_reset = "none";
defparam \LEDR[11]~I .oe_async_reset = "none";
defparam \LEDR[11]~I .oe_power_up = "low";
defparam \LEDR[11]~I .oe_register_mode = "none";
defparam \LEDR[11]~I .oe_sync_reset = "none";
defparam \LEDR[11]~I .operation_mode = "output";
defparam \LEDR[11]~I .output_async_reset = "none";
defparam \LEDR[11]~I .output_power_up = "low";
defparam \LEDR[11]~I .output_register_mode = "none";
defparam \LEDR[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[12]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[12]));
// synopsys translate_off
defparam \LEDR[12]~I .input_async_reset = "none";
defparam \LEDR[12]~I .input_power_up = "low";
defparam \LEDR[12]~I .input_register_mode = "none";
defparam \LEDR[12]~I .input_sync_reset = "none";
defparam \LEDR[12]~I .oe_async_reset = "none";
defparam \LEDR[12]~I .oe_power_up = "low";
defparam \LEDR[12]~I .oe_register_mode = "none";
defparam \LEDR[12]~I .oe_sync_reset = "none";
defparam \LEDR[12]~I .operation_mode = "output";
defparam \LEDR[12]~I .output_async_reset = "none";
defparam \LEDR[12]~I .output_power_up = "low";
defparam \LEDR[12]~I .output_register_mode = "none";
defparam \LEDR[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[13]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[13]));
// synopsys translate_off
defparam \LEDR[13]~I .input_async_reset = "none";
defparam \LEDR[13]~I .input_power_up = "low";
defparam \LEDR[13]~I .input_register_mode = "none";
defparam \LEDR[13]~I .input_sync_reset = "none";
defparam \LEDR[13]~I .oe_async_reset = "none";
defparam \LEDR[13]~I .oe_power_up = "low";
defparam \LEDR[13]~I .oe_register_mode = "none";
defparam \LEDR[13]~I .oe_sync_reset = "none";
defparam \LEDR[13]~I .operation_mode = "output";
defparam \LEDR[13]~I .output_async_reset = "none";
defparam \LEDR[13]~I .output_power_up = "low";
defparam \LEDR[13]~I .output_register_mode = "none";
defparam \LEDR[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[14]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[14]));
// synopsys translate_off
defparam \LEDR[14]~I .input_async_reset = "none";
defparam \LEDR[14]~I .input_power_up = "low";
defparam \LEDR[14]~I .input_register_mode = "none";
defparam \LEDR[14]~I .input_sync_reset = "none";
defparam \LEDR[14]~I .oe_async_reset = "none";
defparam \LEDR[14]~I .oe_power_up = "low";
defparam \LEDR[14]~I .oe_register_mode = "none";
defparam \LEDR[14]~I .oe_sync_reset = "none";
defparam \LEDR[14]~I .operation_mode = "output";
defparam \LEDR[14]~I .output_async_reset = "none";
defparam \LEDR[14]~I .output_power_up = "low";
defparam \LEDR[14]~I .output_register_mode = "none";
defparam \LEDR[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[15]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[15]));
// synopsys translate_off
defparam \LEDR[15]~I .input_async_reset = "none";
defparam \LEDR[15]~I .input_power_up = "low";
defparam \LEDR[15]~I .input_register_mode = "none";
defparam \LEDR[15]~I .input_sync_reset = "none";
defparam \LEDR[15]~I .oe_async_reset = "none";
defparam \LEDR[15]~I .oe_power_up = "low";
defparam \LEDR[15]~I .oe_register_mode = "none";
defparam \LEDR[15]~I .oe_sync_reset = "none";
defparam \LEDR[15]~I .operation_mode = "output";
defparam \LEDR[15]~I .output_async_reset = "none";
defparam \LEDR[15]~I .output_power_up = "low";
defparam \LEDR[15]~I .output_register_mode = "none";
defparam \LEDR[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[16]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[16]));
// synopsys translate_off
defparam \LEDR[16]~I .input_async_reset = "none";
defparam \LEDR[16]~I .input_power_up = "low";
defparam \LEDR[16]~I .input_register_mode = "none";
defparam \LEDR[16]~I .input_sync_reset = "none";
defparam \LEDR[16]~I .oe_async_reset = "none";
defparam \LEDR[16]~I .oe_power_up = "low";
defparam \LEDR[16]~I .oe_register_mode = "none";
defparam \LEDR[16]~I .oe_sync_reset = "none";
defparam \LEDR[16]~I .operation_mode = "output";
defparam \LEDR[16]~I .output_async_reset = "none";
defparam \LEDR[16]~I .output_power_up = "low";
defparam \LEDR[16]~I .output_register_mode = "none";
defparam \LEDR[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[17]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[17]));
// synopsys translate_off
defparam \LEDR[17]~I .input_async_reset = "none";
defparam \LEDR[17]~I .input_power_up = "low";
defparam \LEDR[17]~I .input_register_mode = "none";
defparam \LEDR[17]~I .input_sync_reset = "none";
defparam \LEDR[17]~I .oe_async_reset = "none";
defparam \LEDR[17]~I .oe_power_up = "low";
defparam \LEDR[17]~I .oe_register_mode = "none";
defparam \LEDR[17]~I .oe_sync_reset = "none";
defparam \LEDR[17]~I .operation_mode = "output";
defparam \LEDR[17]~I .output_async_reset = "none";
defparam \LEDR[17]~I .output_power_up = "low";
defparam \LEDR[17]~I .output_register_mode = "none";
defparam \LEDR[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_ADDR[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_ADDR[0]));
// synopsys translate_off
defparam \DRAM_ADDR[0]~I .input_async_reset = "none";
defparam \DRAM_ADDR[0]~I .input_power_up = "low";
defparam \DRAM_ADDR[0]~I .input_register_mode = "none";
defparam \DRAM_ADDR[0]~I .input_sync_reset = "none";
defparam \DRAM_ADDR[0]~I .oe_async_reset = "none";
defparam \DRAM_ADDR[0]~I .oe_power_up = "low";
defparam \DRAM_ADDR[0]~I .oe_register_mode = "none";
defparam \DRAM_ADDR[0]~I .oe_sync_reset = "none";
defparam \DRAM_ADDR[0]~I .operation_mode = "output";
defparam \DRAM_ADDR[0]~I .output_async_reset = "none";
defparam \DRAM_ADDR[0]~I .output_power_up = "low";
defparam \DRAM_ADDR[0]~I .output_register_mode = "none";
defparam \DRAM_ADDR[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_ADDR[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_ADDR[1]));
// synopsys translate_off
defparam \DRAM_ADDR[1]~I .input_async_reset = "none";
defparam \DRAM_ADDR[1]~I .input_power_up = "low";
defparam \DRAM_ADDR[1]~I .input_register_mode = "none";
defparam \DRAM_ADDR[1]~I .input_sync_reset = "none";
defparam \DRAM_ADDR[1]~I .oe_async_reset = "none";
defparam \DRAM_ADDR[1]~I .oe_power_up = "low";
defparam \DRAM_ADDR[1]~I .oe_register_mode = "none";
defparam \DRAM_ADDR[1]~I .oe_sync_reset = "none";
defparam \DRAM_ADDR[1]~I .operation_mode = "output";
defparam \DRAM_ADDR[1]~I .output_async_reset = "none";
defparam \DRAM_ADDR[1]~I .output_power_up = "low";
defparam \DRAM_ADDR[1]~I .output_register_mode = "none";
defparam \DRAM_ADDR[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_ADDR[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_ADDR[2]));
// synopsys translate_off
defparam \DRAM_ADDR[2]~I .input_async_reset = "none";
defparam \DRAM_ADDR[2]~I .input_power_up = "low";
defparam \DRAM_ADDR[2]~I .input_register_mode = "none";
defparam \DRAM_ADDR[2]~I .input_sync_reset = "none";
defparam \DRAM_ADDR[2]~I .oe_async_reset = "none";
defparam \DRAM_ADDR[2]~I .oe_power_up = "low";
defparam \DRAM_ADDR[2]~I .oe_register_mode = "none";
defparam \DRAM_ADDR[2]~I .oe_sync_reset = "none";
defparam \DRAM_ADDR[2]~I .operation_mode = "output";
defparam \DRAM_ADDR[2]~I .output_async_reset = "none";
defparam \DRAM_ADDR[2]~I .output_power_up = "low";
defparam \DRAM_ADDR[2]~I .output_register_mode = "none";
defparam \DRAM_ADDR[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_ADDR[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_ADDR[3]));
// synopsys translate_off
defparam \DRAM_ADDR[3]~I .input_async_reset = "none";
defparam \DRAM_ADDR[3]~I .input_power_up = "low";
defparam \DRAM_ADDR[3]~I .input_register_mode = "none";
defparam \DRAM_ADDR[3]~I .input_sync_reset = "none";
defparam \DRAM_ADDR[3]~I .oe_async_reset = "none";
defparam \DRAM_ADDR[3]~I .oe_power_up = "low";
defparam \DRAM_ADDR[3]~I .oe_register_mode = "none";
defparam \DRAM_ADDR[3]~I .oe_sync_reset = "none";
defparam \DRAM_ADDR[3]~I .operation_mode = "output";
defparam \DRAM_ADDR[3]~I .output_async_reset = "none";
defparam \DRAM_ADDR[3]~I .output_power_up = "low";
defparam \DRAM_ADDR[3]~I .output_register_mode = "none";
defparam \DRAM_ADDR[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_ADDR[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_ADDR[4]));
// synopsys translate_off
defparam \DRAM_ADDR[4]~I .input_async_reset = "none";
defparam \DRAM_ADDR[4]~I .input_power_up = "low";
defparam \DRAM_ADDR[4]~I .input_register_mode = "none";
defparam \DRAM_ADDR[4]~I .input_sync_reset = "none";
defparam \DRAM_ADDR[4]~I .oe_async_reset = "none";
defparam \DRAM_ADDR[4]~I .oe_power_up = "low";
defparam \DRAM_ADDR[4]~I .oe_register_mode = "none";
defparam \DRAM_ADDR[4]~I .oe_sync_reset = "none";
defparam \DRAM_ADDR[4]~I .operation_mode = "output";
defparam \DRAM_ADDR[4]~I .output_async_reset = "none";
defparam \DRAM_ADDR[4]~I .output_power_up = "low";
defparam \DRAM_ADDR[4]~I .output_register_mode = "none";
defparam \DRAM_ADDR[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_ADDR[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_ADDR[5]));
// synopsys translate_off
defparam \DRAM_ADDR[5]~I .input_async_reset = "none";
defparam \DRAM_ADDR[5]~I .input_power_up = "low";
defparam \DRAM_ADDR[5]~I .input_register_mode = "none";
defparam \DRAM_ADDR[5]~I .input_sync_reset = "none";
defparam \DRAM_ADDR[5]~I .oe_async_reset = "none";
defparam \DRAM_ADDR[5]~I .oe_power_up = "low";
defparam \DRAM_ADDR[5]~I .oe_register_mode = "none";
defparam \DRAM_ADDR[5]~I .oe_sync_reset = "none";
defparam \DRAM_ADDR[5]~I .operation_mode = "output";
defparam \DRAM_ADDR[5]~I .output_async_reset = "none";
defparam \DRAM_ADDR[5]~I .output_power_up = "low";
defparam \DRAM_ADDR[5]~I .output_register_mode = "none";
defparam \DRAM_ADDR[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_ADDR[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_ADDR[6]));
// synopsys translate_off
defparam \DRAM_ADDR[6]~I .input_async_reset = "none";
defparam \DRAM_ADDR[6]~I .input_power_up = "low";
defparam \DRAM_ADDR[6]~I .input_register_mode = "none";
defparam \DRAM_ADDR[6]~I .input_sync_reset = "none";
defparam \DRAM_ADDR[6]~I .oe_async_reset = "none";
defparam \DRAM_ADDR[6]~I .oe_power_up = "low";
defparam \DRAM_ADDR[6]~I .oe_register_mode = "none";
defparam \DRAM_ADDR[6]~I .oe_sync_reset = "none";
defparam \DRAM_ADDR[6]~I .operation_mode = "output";
defparam \DRAM_ADDR[6]~I .output_async_reset = "none";
defparam \DRAM_ADDR[6]~I .output_power_up = "low";
defparam \DRAM_ADDR[6]~I .output_register_mode = "none";
defparam \DRAM_ADDR[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_ADDR[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_ADDR[7]));
// synopsys translate_off
defparam \DRAM_ADDR[7]~I .input_async_reset = "none";
defparam \DRAM_ADDR[7]~I .input_power_up = "low";
defparam \DRAM_ADDR[7]~I .input_register_mode = "none";
defparam \DRAM_ADDR[7]~I .input_sync_reset = "none";
defparam \DRAM_ADDR[7]~I .oe_async_reset = "none";
defparam \DRAM_ADDR[7]~I .oe_power_up = "low";
defparam \DRAM_ADDR[7]~I .oe_register_mode = "none";
defparam \DRAM_ADDR[7]~I .oe_sync_reset = "none";
defparam \DRAM_ADDR[7]~I .operation_mode = "output";
defparam \DRAM_ADDR[7]~I .output_async_reset = "none";
defparam \DRAM_ADDR[7]~I .output_power_up = "low";
defparam \DRAM_ADDR[7]~I .output_register_mode = "none";
defparam \DRAM_ADDR[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_ADDR[8]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_ADDR[8]));
// synopsys translate_off
defparam \DRAM_ADDR[8]~I .input_async_reset = "none";
defparam \DRAM_ADDR[8]~I .input_power_up = "low";
defparam \DRAM_ADDR[8]~I .input_register_mode = "none";
defparam \DRAM_ADDR[8]~I .input_sync_reset = "none";
defparam \DRAM_ADDR[8]~I .oe_async_reset = "none";
defparam \DRAM_ADDR[8]~I .oe_power_up = "low";
defparam \DRAM_ADDR[8]~I .oe_register_mode = "none";
defparam \DRAM_ADDR[8]~I .oe_sync_reset = "none";
defparam \DRAM_ADDR[8]~I .operation_mode = "output";
defparam \DRAM_ADDR[8]~I .output_async_reset = "none";
defparam \DRAM_ADDR[8]~I .output_power_up = "low";
defparam \DRAM_ADDR[8]~I .output_register_mode = "none";
defparam \DRAM_ADDR[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_ADDR[9]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_ADDR[9]));
// synopsys translate_off
defparam \DRAM_ADDR[9]~I .input_async_reset = "none";
defparam \DRAM_ADDR[9]~I .input_power_up = "low";
defparam \DRAM_ADDR[9]~I .input_register_mode = "none";
defparam \DRAM_ADDR[9]~I .input_sync_reset = "none";
defparam \DRAM_ADDR[9]~I .oe_async_reset = "none";
defparam \DRAM_ADDR[9]~I .oe_power_up = "low";
defparam \DRAM_ADDR[9]~I .oe_register_mode = "none";
defparam \DRAM_ADDR[9]~I .oe_sync_reset = "none";
defparam \DRAM_ADDR[9]~I .operation_mode = "output";
defparam \DRAM_ADDR[9]~I .output_async_reset = "none";
defparam \DRAM_ADDR[9]~I .output_power_up = "low";
defparam \DRAM_ADDR[9]~I .output_register_mode = "none";
defparam \DRAM_ADDR[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_ADDR[10]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_ADDR[10]));
// synopsys translate_off
defparam \DRAM_ADDR[10]~I .input_async_reset = "none";
defparam \DRAM_ADDR[10]~I .input_power_up = "low";
defparam \DRAM_ADDR[10]~I .input_register_mode = "none";
defparam \DRAM_ADDR[10]~I .input_sync_reset = "none";
defparam \DRAM_ADDR[10]~I .oe_async_reset = "none";
defparam \DRAM_ADDR[10]~I .oe_power_up = "low";
defparam \DRAM_ADDR[10]~I .oe_register_mode = "none";
defparam \DRAM_ADDR[10]~I .oe_sync_reset = "none";
defparam \DRAM_ADDR[10]~I .operation_mode = "output";
defparam \DRAM_ADDR[10]~I .output_async_reset = "none";
defparam \DRAM_ADDR[10]~I .output_power_up = "low";
defparam \DRAM_ADDR[10]~I .output_register_mode = "none";
defparam \DRAM_ADDR[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_ADDR[11]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_ADDR[11]));
// synopsys translate_off
defparam \DRAM_ADDR[11]~I .input_async_reset = "none";
defparam \DRAM_ADDR[11]~I .input_power_up = "low";
defparam \DRAM_ADDR[11]~I .input_register_mode = "none";
defparam \DRAM_ADDR[11]~I .input_sync_reset = "none";
defparam \DRAM_ADDR[11]~I .oe_async_reset = "none";
defparam \DRAM_ADDR[11]~I .oe_power_up = "low";
defparam \DRAM_ADDR[11]~I .oe_register_mode = "none";
defparam \DRAM_ADDR[11]~I .oe_sync_reset = "none";
defparam \DRAM_ADDR[11]~I .operation_mode = "output";
defparam \DRAM_ADDR[11]~I .output_async_reset = "none";
defparam \DRAM_ADDR[11]~I .output_power_up = "low";
defparam \DRAM_ADDR[11]~I .output_register_mode = "none";
defparam \DRAM_ADDR[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_LDQM~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_LDQM));
// synopsys translate_off
defparam \DRAM_LDQM~I .input_async_reset = "none";
defparam \DRAM_LDQM~I .input_power_up = "low";
defparam \DRAM_LDQM~I .input_register_mode = "none";
defparam \DRAM_LDQM~I .input_sync_reset = "none";
defparam \DRAM_LDQM~I .oe_async_reset = "none";
defparam \DRAM_LDQM~I .oe_power_up = "low";
defparam \DRAM_LDQM~I .oe_register_mode = "none";
defparam \DRAM_LDQM~I .oe_sync_reset = "none";
defparam \DRAM_LDQM~I .operation_mode = "output";
defparam \DRAM_LDQM~I .output_async_reset = "none";
defparam \DRAM_LDQM~I .output_power_up = "low";
defparam \DRAM_LDQM~I .output_register_mode = "none";
defparam \DRAM_LDQM~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_UDQM~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_UDQM));
// synopsys translate_off
defparam \DRAM_UDQM~I .input_async_reset = "none";
defparam \DRAM_UDQM~I .input_power_up = "low";
defparam \DRAM_UDQM~I .input_register_mode = "none";
defparam \DRAM_UDQM~I .input_sync_reset = "none";
defparam \DRAM_UDQM~I .oe_async_reset = "none";
defparam \DRAM_UDQM~I .oe_power_up = "low";
defparam \DRAM_UDQM~I .oe_register_mode = "none";
defparam \DRAM_UDQM~I .oe_sync_reset = "none";
defparam \DRAM_UDQM~I .operation_mode = "output";
defparam \DRAM_UDQM~I .output_async_reset = "none";
defparam \DRAM_UDQM~I .output_power_up = "low";
defparam \DRAM_UDQM~I .output_register_mode = "none";
defparam \DRAM_UDQM~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_WE_N~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_WE_N));
// synopsys translate_off
defparam \DRAM_WE_N~I .input_async_reset = "none";
defparam \DRAM_WE_N~I .input_power_up = "low";
defparam \DRAM_WE_N~I .input_register_mode = "none";
defparam \DRAM_WE_N~I .input_sync_reset = "none";
defparam \DRAM_WE_N~I .oe_async_reset = "none";
defparam \DRAM_WE_N~I .oe_power_up = "low";
defparam \DRAM_WE_N~I .oe_register_mode = "none";
defparam \DRAM_WE_N~I .oe_sync_reset = "none";
defparam \DRAM_WE_N~I .operation_mode = "output";
defparam \DRAM_WE_N~I .output_async_reset = "none";
defparam \DRAM_WE_N~I .output_power_up = "low";
defparam \DRAM_WE_N~I .output_register_mode = "none";
defparam \DRAM_WE_N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_CAS_N~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_CAS_N));
// synopsys translate_off
defparam \DRAM_CAS_N~I .input_async_reset = "none";
defparam \DRAM_CAS_N~I .input_power_up = "low";
defparam \DRAM_CAS_N~I .input_register_mode = "none";
defparam \DRAM_CAS_N~I .input_sync_reset = "none";
defparam \DRAM_CAS_N~I .oe_async_reset = "none";
defparam \DRAM_CAS_N~I .oe_power_up = "low";
defparam \DRAM_CAS_N~I .oe_register_mode = "none";
defparam \DRAM_CAS_N~I .oe_sync_reset = "none";
defparam \DRAM_CAS_N~I .operation_mode = "output";
defparam \DRAM_CAS_N~I .output_async_reset = "none";
defparam \DRAM_CAS_N~I .output_power_up = "low";
defparam \DRAM_CAS_N~I .output_register_mode = "none";
defparam \DRAM_CAS_N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_RAS_N~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_RAS_N));
// synopsys translate_off
defparam \DRAM_RAS_N~I .input_async_reset = "none";
defparam \DRAM_RAS_N~I .input_power_up = "low";
defparam \DRAM_RAS_N~I .input_register_mode = "none";
defparam \DRAM_RAS_N~I .input_sync_reset = "none";
defparam \DRAM_RAS_N~I .oe_async_reset = "none";
defparam \DRAM_RAS_N~I .oe_power_up = "low";
defparam \DRAM_RAS_N~I .oe_register_mode = "none";
defparam \DRAM_RAS_N~I .oe_sync_reset = "none";
defparam \DRAM_RAS_N~I .operation_mode = "output";
defparam \DRAM_RAS_N~I .output_async_reset = "none";
defparam \DRAM_RAS_N~I .output_power_up = "low";
defparam \DRAM_RAS_N~I .output_register_mode = "none";
defparam \DRAM_RAS_N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_CS_N~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_CS_N));
// synopsys translate_off
defparam \DRAM_CS_N~I .input_async_reset = "none";
defparam \DRAM_CS_N~I .input_power_up = "low";
defparam \DRAM_CS_N~I .input_register_mode = "none";
defparam \DRAM_CS_N~I .input_sync_reset = "none";
defparam \DRAM_CS_N~I .oe_async_reset = "none";
defparam \DRAM_CS_N~I .oe_power_up = "low";
defparam \DRAM_CS_N~I .oe_register_mode = "none";
defparam \DRAM_CS_N~I .oe_sync_reset = "none";
defparam \DRAM_CS_N~I .operation_mode = "output";
defparam \DRAM_CS_N~I .output_async_reset = "none";
defparam \DRAM_CS_N~I .output_power_up = "low";
defparam \DRAM_CS_N~I .output_register_mode = "none";
defparam \DRAM_CS_N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_BA_0~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_BA_0));
// synopsys translate_off
defparam \DRAM_BA_0~I .input_async_reset = "none";
defparam \DRAM_BA_0~I .input_power_up = "low";
defparam \DRAM_BA_0~I .input_register_mode = "none";
defparam \DRAM_BA_0~I .input_sync_reset = "none";
defparam \DRAM_BA_0~I .oe_async_reset = "none";
defparam \DRAM_BA_0~I .oe_power_up = "low";
defparam \DRAM_BA_0~I .oe_register_mode = "none";
defparam \DRAM_BA_0~I .oe_sync_reset = "none";
defparam \DRAM_BA_0~I .operation_mode = "output";
defparam \DRAM_BA_0~I .output_async_reset = "none";
defparam \DRAM_BA_0~I .output_power_up = "low";
defparam \DRAM_BA_0~I .output_register_mode = "none";
defparam \DRAM_BA_0~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_BA_1~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_BA_1));
// synopsys translate_off
defparam \DRAM_BA_1~I .input_async_reset = "none";
defparam \DRAM_BA_1~I .input_power_up = "low";
defparam \DRAM_BA_1~I .input_register_mode = "none";
defparam \DRAM_BA_1~I .input_sync_reset = "none";
defparam \DRAM_BA_1~I .oe_async_reset = "none";
defparam \DRAM_BA_1~I .oe_power_up = "low";
defparam \DRAM_BA_1~I .oe_register_mode = "none";
defparam \DRAM_BA_1~I .oe_sync_reset = "none";
defparam \DRAM_BA_1~I .operation_mode = "output";
defparam \DRAM_BA_1~I .output_async_reset = "none";
defparam \DRAM_BA_1~I .output_power_up = "low";
defparam \DRAM_BA_1~I .output_register_mode = "none";
defparam \DRAM_BA_1~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_CLOCK_50~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_CLOCK_50));
// synopsys translate_off
defparam \DRAM_CLOCK_50~I .input_async_reset = "none";
defparam \DRAM_CLOCK_50~I .input_power_up = "low";
defparam \DRAM_CLOCK_50~I .input_register_mode = "none";
defparam \DRAM_CLOCK_50~I .input_sync_reset = "none";
defparam \DRAM_CLOCK_50~I .oe_async_reset = "none";
defparam \DRAM_CLOCK_50~I .oe_power_up = "low";
defparam \DRAM_CLOCK_50~I .oe_register_mode = "none";
defparam \DRAM_CLOCK_50~I .oe_sync_reset = "none";
defparam \DRAM_CLOCK_50~I .operation_mode = "output";
defparam \DRAM_CLOCK_50~I .output_async_reset = "none";
defparam \DRAM_CLOCK_50~I .output_power_up = "low";
defparam \DRAM_CLOCK_50~I .output_register_mode = "none";
defparam \DRAM_CLOCK_50~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_CKE~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_CKE));
// synopsys translate_off
defparam \DRAM_CKE~I .input_async_reset = "none";
defparam \DRAM_CKE~I .input_power_up = "low";
defparam \DRAM_CKE~I .input_register_mode = "none";
defparam \DRAM_CKE~I .input_sync_reset = "none";
defparam \DRAM_CKE~I .oe_async_reset = "none";
defparam \DRAM_CKE~I .oe_power_up = "low";
defparam \DRAM_CKE~I .oe_register_mode = "none";
defparam \DRAM_CKE~I .oe_sync_reset = "none";
defparam \DRAM_CKE~I .operation_mode = "output";
defparam \DRAM_CKE~I .output_async_reset = "none";
defparam \DRAM_CKE~I .output_power_up = "low";
defparam \DRAM_CKE~I .output_register_mode = "none";
defparam \DRAM_CKE~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FL_ADDR[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_ADDR[0]));
// synopsys translate_off
defparam \FL_ADDR[0]~I .input_async_reset = "none";
defparam \FL_ADDR[0]~I .input_power_up = "low";
defparam \FL_ADDR[0]~I .input_register_mode = "none";
defparam \FL_ADDR[0]~I .input_sync_reset = "none";
defparam \FL_ADDR[0]~I .oe_async_reset = "none";
defparam \FL_ADDR[0]~I .oe_power_up = "low";
defparam \FL_ADDR[0]~I .oe_register_mode = "none";
defparam \FL_ADDR[0]~I .oe_sync_reset = "none";
defparam \FL_ADDR[0]~I .operation_mode = "output";
defparam \FL_ADDR[0]~I .output_async_reset = "none";
defparam \FL_ADDR[0]~I .output_power_up = "low";
defparam \FL_ADDR[0]~I .output_register_mode = "none";
defparam \FL_ADDR[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FL_ADDR[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_ADDR[1]));
// synopsys translate_off
defparam \FL_ADDR[1]~I .input_async_reset = "none";
defparam \FL_ADDR[1]~I .input_power_up = "low";
defparam \FL_ADDR[1]~I .input_register_mode = "none";
defparam \FL_ADDR[1]~I .input_sync_reset = "none";
defparam \FL_ADDR[1]~I .oe_async_reset = "none";
defparam \FL_ADDR[1]~I .oe_power_up = "low";
defparam \FL_ADDR[1]~I .oe_register_mode = "none";
defparam \FL_ADDR[1]~I .oe_sync_reset = "none";
defparam \FL_ADDR[1]~I .operation_mode = "output";
defparam \FL_ADDR[1]~I .output_async_reset = "none";
defparam \FL_ADDR[1]~I .output_power_up = "low";
defparam \FL_ADDR[1]~I .output_register_mode = "none";
defparam \FL_ADDR[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FL_ADDR[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_ADDR[2]));
// synopsys translate_off
defparam \FL_ADDR[2]~I .input_async_reset = "none";
defparam \FL_ADDR[2]~I .input_power_up = "low";
defparam \FL_ADDR[2]~I .input_register_mode = "none";
defparam \FL_ADDR[2]~I .input_sync_reset = "none";
defparam \FL_ADDR[2]~I .oe_async_reset = "none";
defparam \FL_ADDR[2]~I .oe_power_up = "low";
defparam \FL_ADDR[2]~I .oe_register_mode = "none";
defparam \FL_ADDR[2]~I .oe_sync_reset = "none";
defparam \FL_ADDR[2]~I .operation_mode = "output";
defparam \FL_ADDR[2]~I .output_async_reset = "none";
defparam \FL_ADDR[2]~I .output_power_up = "low";
defparam \FL_ADDR[2]~I .output_register_mode = "none";
defparam \FL_ADDR[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FL_ADDR[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_ADDR[3]));
// synopsys translate_off
defparam \FL_ADDR[3]~I .input_async_reset = "none";
defparam \FL_ADDR[3]~I .input_power_up = "low";
defparam \FL_ADDR[3]~I .input_register_mode = "none";
defparam \FL_ADDR[3]~I .input_sync_reset = "none";
defparam \FL_ADDR[3]~I .oe_async_reset = "none";
defparam \FL_ADDR[3]~I .oe_power_up = "low";
defparam \FL_ADDR[3]~I .oe_register_mode = "none";
defparam \FL_ADDR[3]~I .oe_sync_reset = "none";
defparam \FL_ADDR[3]~I .operation_mode = "output";
defparam \FL_ADDR[3]~I .output_async_reset = "none";
defparam \FL_ADDR[3]~I .output_power_up = "low";
defparam \FL_ADDR[3]~I .output_register_mode = "none";
defparam \FL_ADDR[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FL_ADDR[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_ADDR[4]));
// synopsys translate_off
defparam \FL_ADDR[4]~I .input_async_reset = "none";
defparam \FL_ADDR[4]~I .input_power_up = "low";
defparam \FL_ADDR[4]~I .input_register_mode = "none";
defparam \FL_ADDR[4]~I .input_sync_reset = "none";
defparam \FL_ADDR[4]~I .oe_async_reset = "none";
defparam \FL_ADDR[4]~I .oe_power_up = "low";
defparam \FL_ADDR[4]~I .oe_register_mode = "none";
defparam \FL_ADDR[4]~I .oe_sync_reset = "none";
defparam \FL_ADDR[4]~I .operation_mode = "output";
defparam \FL_ADDR[4]~I .output_async_reset = "none";
defparam \FL_ADDR[4]~I .output_power_up = "low";
defparam \FL_ADDR[4]~I .output_register_mode = "none";
defparam \FL_ADDR[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FL_ADDR[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_ADDR[5]));
// synopsys translate_off
defparam \FL_ADDR[5]~I .input_async_reset = "none";
defparam \FL_ADDR[5]~I .input_power_up = "low";
defparam \FL_ADDR[5]~I .input_register_mode = "none";
defparam \FL_ADDR[5]~I .input_sync_reset = "none";
defparam \FL_ADDR[5]~I .oe_async_reset = "none";
defparam \FL_ADDR[5]~I .oe_power_up = "low";
defparam \FL_ADDR[5]~I .oe_register_mode = "none";
defparam \FL_ADDR[5]~I .oe_sync_reset = "none";
defparam \FL_ADDR[5]~I .operation_mode = "output";
defparam \FL_ADDR[5]~I .output_async_reset = "none";
defparam \FL_ADDR[5]~I .output_power_up = "low";
defparam \FL_ADDR[5]~I .output_register_mode = "none";
defparam \FL_ADDR[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FL_ADDR[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_ADDR[6]));
// synopsys translate_off
defparam \FL_ADDR[6]~I .input_async_reset = "none";
defparam \FL_ADDR[6]~I .input_power_up = "low";
defparam \FL_ADDR[6]~I .input_register_mode = "none";
defparam \FL_ADDR[6]~I .input_sync_reset = "none";
defparam \FL_ADDR[6]~I .oe_async_reset = "none";
defparam \FL_ADDR[6]~I .oe_power_up = "low";
defparam \FL_ADDR[6]~I .oe_register_mode = "none";
defparam \FL_ADDR[6]~I .oe_sync_reset = "none";
defparam \FL_ADDR[6]~I .operation_mode = "output";
defparam \FL_ADDR[6]~I .output_async_reset = "none";
defparam \FL_ADDR[6]~I .output_power_up = "low";
defparam \FL_ADDR[6]~I .output_register_mode = "none";
defparam \FL_ADDR[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FL_ADDR[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_ADDR[7]));
// synopsys translate_off
defparam \FL_ADDR[7]~I .input_async_reset = "none";
defparam \FL_ADDR[7]~I .input_power_up = "low";
defparam \FL_ADDR[7]~I .input_register_mode = "none";
defparam \FL_ADDR[7]~I .input_sync_reset = "none";
defparam \FL_ADDR[7]~I .oe_async_reset = "none";
defparam \FL_ADDR[7]~I .oe_power_up = "low";
defparam \FL_ADDR[7]~I .oe_register_mode = "none";
defparam \FL_ADDR[7]~I .oe_sync_reset = "none";
defparam \FL_ADDR[7]~I .operation_mode = "output";
defparam \FL_ADDR[7]~I .output_async_reset = "none";
defparam \FL_ADDR[7]~I .output_power_up = "low";
defparam \FL_ADDR[7]~I .output_register_mode = "none";
defparam \FL_ADDR[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FL_ADDR[8]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_ADDR[8]));
// synopsys translate_off
defparam \FL_ADDR[8]~I .input_async_reset = "none";
defparam \FL_ADDR[8]~I .input_power_up = "low";
defparam \FL_ADDR[8]~I .input_register_mode = "none";
defparam \FL_ADDR[8]~I .input_sync_reset = "none";
defparam \FL_ADDR[8]~I .oe_async_reset = "none";
defparam \FL_ADDR[8]~I .oe_power_up = "low";
defparam \FL_ADDR[8]~I .oe_register_mode = "none";
defparam \FL_ADDR[8]~I .oe_sync_reset = "none";
defparam \FL_ADDR[8]~I .operation_mode = "output";
defparam \FL_ADDR[8]~I .output_async_reset = "none";
defparam \FL_ADDR[8]~I .output_power_up = "low";
defparam \FL_ADDR[8]~I .output_register_mode = "none";
defparam \FL_ADDR[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FL_ADDR[9]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_ADDR[9]));
// synopsys translate_off
defparam \FL_ADDR[9]~I .input_async_reset = "none";
defparam \FL_ADDR[9]~I .input_power_up = "low";
defparam \FL_ADDR[9]~I .input_register_mode = "none";
defparam \FL_ADDR[9]~I .input_sync_reset = "none";
defparam \FL_ADDR[9]~I .oe_async_reset = "none";
defparam \FL_ADDR[9]~I .oe_power_up = "low";
defparam \FL_ADDR[9]~I .oe_register_mode = "none";
defparam \FL_ADDR[9]~I .oe_sync_reset = "none";
defparam \FL_ADDR[9]~I .operation_mode = "output";
defparam \FL_ADDR[9]~I .output_async_reset = "none";
defparam \FL_ADDR[9]~I .output_power_up = "low";
defparam \FL_ADDR[9]~I .output_register_mode = "none";
defparam \FL_ADDR[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FL_ADDR[10]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_ADDR[10]));
// synopsys translate_off
defparam \FL_ADDR[10]~I .input_async_reset = "none";
defparam \FL_ADDR[10]~I .input_power_up = "low";
defparam \FL_ADDR[10]~I .input_register_mode = "none";
defparam \FL_ADDR[10]~I .input_sync_reset = "none";
defparam \FL_ADDR[10]~I .oe_async_reset = "none";
defparam \FL_ADDR[10]~I .oe_power_up = "low";
defparam \FL_ADDR[10]~I .oe_register_mode = "none";
defparam \FL_ADDR[10]~I .oe_sync_reset = "none";
defparam \FL_ADDR[10]~I .operation_mode = "output";
defparam \FL_ADDR[10]~I .output_async_reset = "none";
defparam \FL_ADDR[10]~I .output_power_up = "low";
defparam \FL_ADDR[10]~I .output_register_mode = "none";
defparam \FL_ADDR[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FL_ADDR[11]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_ADDR[11]));
// synopsys translate_off
defparam \FL_ADDR[11]~I .input_async_reset = "none";
defparam \FL_ADDR[11]~I .input_power_up = "low";
defparam \FL_ADDR[11]~I .input_register_mode = "none";
defparam \FL_ADDR[11]~I .input_sync_reset = "none";
defparam \FL_ADDR[11]~I .oe_async_reset = "none";
defparam \FL_ADDR[11]~I .oe_power_up = "low";
defparam \FL_ADDR[11]~I .oe_register_mode = "none";
defparam \FL_ADDR[11]~I .oe_sync_reset = "none";
defparam \FL_ADDR[11]~I .operation_mode = "output";
defparam \FL_ADDR[11]~I .output_async_reset = "none";
defparam \FL_ADDR[11]~I .output_power_up = "low";
defparam \FL_ADDR[11]~I .output_register_mode = "none";
defparam \FL_ADDR[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FL_ADDR[12]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_ADDR[12]));
// synopsys translate_off
defparam \FL_ADDR[12]~I .input_async_reset = "none";
defparam \FL_ADDR[12]~I .input_power_up = "low";
defparam \FL_ADDR[12]~I .input_register_mode = "none";
defparam \FL_ADDR[12]~I .input_sync_reset = "none";
defparam \FL_ADDR[12]~I .oe_async_reset = "none";
defparam \FL_ADDR[12]~I .oe_power_up = "low";
defparam \FL_ADDR[12]~I .oe_register_mode = "none";
defparam \FL_ADDR[12]~I .oe_sync_reset = "none";
defparam \FL_ADDR[12]~I .operation_mode = "output";
defparam \FL_ADDR[12]~I .output_async_reset = "none";
defparam \FL_ADDR[12]~I .output_power_up = "low";
defparam \FL_ADDR[12]~I .output_register_mode = "none";
defparam \FL_ADDR[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FL_ADDR[13]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_ADDR[13]));
// synopsys translate_off
defparam \FL_ADDR[13]~I .input_async_reset = "none";
defparam \FL_ADDR[13]~I .input_power_up = "low";
defparam \FL_ADDR[13]~I .input_register_mode = "none";
defparam \FL_ADDR[13]~I .input_sync_reset = "none";
defparam \FL_ADDR[13]~I .oe_async_reset = "none";
defparam \FL_ADDR[13]~I .oe_power_up = "low";
defparam \FL_ADDR[13]~I .oe_register_mode = "none";
defparam \FL_ADDR[13]~I .oe_sync_reset = "none";
defparam \FL_ADDR[13]~I .operation_mode = "output";
defparam \FL_ADDR[13]~I .output_async_reset = "none";
defparam \FL_ADDR[13]~I .output_power_up = "low";
defparam \FL_ADDR[13]~I .output_register_mode = "none";
defparam \FL_ADDR[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FL_ADDR[14]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_ADDR[14]));
// synopsys translate_off
defparam \FL_ADDR[14]~I .input_async_reset = "none";
defparam \FL_ADDR[14]~I .input_power_up = "low";
defparam \FL_ADDR[14]~I .input_register_mode = "none";
defparam \FL_ADDR[14]~I .input_sync_reset = "none";
defparam \FL_ADDR[14]~I .oe_async_reset = "none";
defparam \FL_ADDR[14]~I .oe_power_up = "low";
defparam \FL_ADDR[14]~I .oe_register_mode = "none";
defparam \FL_ADDR[14]~I .oe_sync_reset = "none";
defparam \FL_ADDR[14]~I .operation_mode = "output";
defparam \FL_ADDR[14]~I .output_async_reset = "none";
defparam \FL_ADDR[14]~I .output_power_up = "low";
defparam \FL_ADDR[14]~I .output_register_mode = "none";
defparam \FL_ADDR[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FL_ADDR[15]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_ADDR[15]));
// synopsys translate_off
defparam \FL_ADDR[15]~I .input_async_reset = "none";
defparam \FL_ADDR[15]~I .input_power_up = "low";
defparam \FL_ADDR[15]~I .input_register_mode = "none";
defparam \FL_ADDR[15]~I .input_sync_reset = "none";
defparam \FL_ADDR[15]~I .oe_async_reset = "none";
defparam \FL_ADDR[15]~I .oe_power_up = "low";
defparam \FL_ADDR[15]~I .oe_register_mode = "none";
defparam \FL_ADDR[15]~I .oe_sync_reset = "none";
defparam \FL_ADDR[15]~I .operation_mode = "output";
defparam \FL_ADDR[15]~I .output_async_reset = "none";
defparam \FL_ADDR[15]~I .output_power_up = "low";
defparam \FL_ADDR[15]~I .output_register_mode = "none";
defparam \FL_ADDR[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FL_ADDR[16]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_ADDR[16]));
// synopsys translate_off
defparam \FL_ADDR[16]~I .input_async_reset = "none";
defparam \FL_ADDR[16]~I .input_power_up = "low";
defparam \FL_ADDR[16]~I .input_register_mode = "none";
defparam \FL_ADDR[16]~I .input_sync_reset = "none";
defparam \FL_ADDR[16]~I .oe_async_reset = "none";
defparam \FL_ADDR[16]~I .oe_power_up = "low";
defparam \FL_ADDR[16]~I .oe_register_mode = "none";
defparam \FL_ADDR[16]~I .oe_sync_reset = "none";
defparam \FL_ADDR[16]~I .operation_mode = "output";
defparam \FL_ADDR[16]~I .output_async_reset = "none";
defparam \FL_ADDR[16]~I .output_power_up = "low";
defparam \FL_ADDR[16]~I .output_register_mode = "none";
defparam \FL_ADDR[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FL_ADDR[17]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_ADDR[17]));
// synopsys translate_off
defparam \FL_ADDR[17]~I .input_async_reset = "none";
defparam \FL_ADDR[17]~I .input_power_up = "low";
defparam \FL_ADDR[17]~I .input_register_mode = "none";
defparam \FL_ADDR[17]~I .input_sync_reset = "none";
defparam \FL_ADDR[17]~I .oe_async_reset = "none";
defparam \FL_ADDR[17]~I .oe_power_up = "low";
defparam \FL_ADDR[17]~I .oe_register_mode = "none";
defparam \FL_ADDR[17]~I .oe_sync_reset = "none";
defparam \FL_ADDR[17]~I .operation_mode = "output";
defparam \FL_ADDR[17]~I .output_async_reset = "none";
defparam \FL_ADDR[17]~I .output_power_up = "low";
defparam \FL_ADDR[17]~I .output_register_mode = "none";
defparam \FL_ADDR[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FL_ADDR[18]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_ADDR[18]));
// synopsys translate_off
defparam \FL_ADDR[18]~I .input_async_reset = "none";
defparam \FL_ADDR[18]~I .input_power_up = "low";
defparam \FL_ADDR[18]~I .input_register_mode = "none";
defparam \FL_ADDR[18]~I .input_sync_reset = "none";
defparam \FL_ADDR[18]~I .oe_async_reset = "none";
defparam \FL_ADDR[18]~I .oe_power_up = "low";
defparam \FL_ADDR[18]~I .oe_register_mode = "none";
defparam \FL_ADDR[18]~I .oe_sync_reset = "none";
defparam \FL_ADDR[18]~I .operation_mode = "output";
defparam \FL_ADDR[18]~I .output_async_reset = "none";
defparam \FL_ADDR[18]~I .output_power_up = "low";
defparam \FL_ADDR[18]~I .output_register_mode = "none";
defparam \FL_ADDR[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FL_ADDR[19]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_ADDR[19]));
// synopsys translate_off
defparam \FL_ADDR[19]~I .input_async_reset = "none";
defparam \FL_ADDR[19]~I .input_power_up = "low";
defparam \FL_ADDR[19]~I .input_register_mode = "none";
defparam \FL_ADDR[19]~I .input_sync_reset = "none";
defparam \FL_ADDR[19]~I .oe_async_reset = "none";
defparam \FL_ADDR[19]~I .oe_power_up = "low";
defparam \FL_ADDR[19]~I .oe_register_mode = "none";
defparam \FL_ADDR[19]~I .oe_sync_reset = "none";
defparam \FL_ADDR[19]~I .operation_mode = "output";
defparam \FL_ADDR[19]~I .output_async_reset = "none";
defparam \FL_ADDR[19]~I .output_power_up = "low";
defparam \FL_ADDR[19]~I .output_register_mode = "none";
defparam \FL_ADDR[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FL_ADDR[20]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_ADDR[20]));
// synopsys translate_off
defparam \FL_ADDR[20]~I .input_async_reset = "none";
defparam \FL_ADDR[20]~I .input_power_up = "low";
defparam \FL_ADDR[20]~I .input_register_mode = "none";
defparam \FL_ADDR[20]~I .input_sync_reset = "none";
defparam \FL_ADDR[20]~I .oe_async_reset = "none";
defparam \FL_ADDR[20]~I .oe_power_up = "low";
defparam \FL_ADDR[20]~I .oe_register_mode = "none";
defparam \FL_ADDR[20]~I .oe_sync_reset = "none";
defparam \FL_ADDR[20]~I .operation_mode = "output";
defparam \FL_ADDR[20]~I .output_async_reset = "none";
defparam \FL_ADDR[20]~I .output_power_up = "low";
defparam \FL_ADDR[20]~I .output_register_mode = "none";
defparam \FL_ADDR[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FL_ADDR[21]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_ADDR[21]));
// synopsys translate_off
defparam \FL_ADDR[21]~I .input_async_reset = "none";
defparam \FL_ADDR[21]~I .input_power_up = "low";
defparam \FL_ADDR[21]~I .input_register_mode = "none";
defparam \FL_ADDR[21]~I .input_sync_reset = "none";
defparam \FL_ADDR[21]~I .oe_async_reset = "none";
defparam \FL_ADDR[21]~I .oe_power_up = "low";
defparam \FL_ADDR[21]~I .oe_register_mode = "none";
defparam \FL_ADDR[21]~I .oe_sync_reset = "none";
defparam \FL_ADDR[21]~I .operation_mode = "output";
defparam \FL_ADDR[21]~I .output_async_reset = "none";
defparam \FL_ADDR[21]~I .output_power_up = "low";
defparam \FL_ADDR[21]~I .output_register_mode = "none";
defparam \FL_ADDR[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FL_WE_N~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_WE_N));
// synopsys translate_off
defparam \FL_WE_N~I .input_async_reset = "none";
defparam \FL_WE_N~I .input_power_up = "low";
defparam \FL_WE_N~I .input_register_mode = "none";
defparam \FL_WE_N~I .input_sync_reset = "none";
defparam \FL_WE_N~I .oe_async_reset = "none";
defparam \FL_WE_N~I .oe_power_up = "low";
defparam \FL_WE_N~I .oe_register_mode = "none";
defparam \FL_WE_N~I .oe_sync_reset = "none";
defparam \FL_WE_N~I .operation_mode = "output";
defparam \FL_WE_N~I .output_async_reset = "none";
defparam \FL_WE_N~I .output_power_up = "low";
defparam \FL_WE_N~I .output_register_mode = "none";
defparam \FL_WE_N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FL_RST_N~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_RST_N));
// synopsys translate_off
defparam \FL_RST_N~I .input_async_reset = "none";
defparam \FL_RST_N~I .input_power_up = "low";
defparam \FL_RST_N~I .input_register_mode = "none";
defparam \FL_RST_N~I .input_sync_reset = "none";
defparam \FL_RST_N~I .oe_async_reset = "none";
defparam \FL_RST_N~I .oe_power_up = "low";
defparam \FL_RST_N~I .oe_register_mode = "none";
defparam \FL_RST_N~I .oe_sync_reset = "none";
defparam \FL_RST_N~I .operation_mode = "output";
defparam \FL_RST_N~I .output_async_reset = "none";
defparam \FL_RST_N~I .output_power_up = "low";
defparam \FL_RST_N~I .output_register_mode = "none";
defparam \FL_RST_N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FL_OE_N~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_OE_N));
// synopsys translate_off
defparam \FL_OE_N~I .input_async_reset = "none";
defparam \FL_OE_N~I .input_power_up = "low";
defparam \FL_OE_N~I .input_register_mode = "none";
defparam \FL_OE_N~I .input_sync_reset = "none";
defparam \FL_OE_N~I .oe_async_reset = "none";
defparam \FL_OE_N~I .oe_power_up = "low";
defparam \FL_OE_N~I .oe_register_mode = "none";
defparam \FL_OE_N~I .oe_sync_reset = "none";
defparam \FL_OE_N~I .operation_mode = "output";
defparam \FL_OE_N~I .output_async_reset = "none";
defparam \FL_OE_N~I .output_power_up = "low";
defparam \FL_OE_N~I .output_register_mode = "none";
defparam \FL_OE_N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FL_CE_N~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_CE_N));
// synopsys translate_off
defparam \FL_CE_N~I .input_async_reset = "none";
defparam \FL_CE_N~I .input_power_up = "low";
defparam \FL_CE_N~I .input_register_mode = "none";
defparam \FL_CE_N~I .input_sync_reset = "none";
defparam \FL_CE_N~I .oe_async_reset = "none";
defparam \FL_CE_N~I .oe_power_up = "low";
defparam \FL_CE_N~I .oe_register_mode = "none";
defparam \FL_CE_N~I .oe_sync_reset = "none";
defparam \FL_CE_N~I .operation_mode = "output";
defparam \FL_CE_N~I .output_async_reset = "none";
defparam \FL_CE_N~I .output_power_up = "low";
defparam \FL_CE_N~I .output_register_mode = "none";
defparam \FL_CE_N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_ADDR[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDR[0]));
// synopsys translate_off
defparam \SRAM_ADDR[0]~I .input_async_reset = "none";
defparam \SRAM_ADDR[0]~I .input_power_up = "low";
defparam \SRAM_ADDR[0]~I .input_register_mode = "none";
defparam \SRAM_ADDR[0]~I .input_sync_reset = "none";
defparam \SRAM_ADDR[0]~I .oe_async_reset = "none";
defparam \SRAM_ADDR[0]~I .oe_power_up = "low";
defparam \SRAM_ADDR[0]~I .oe_register_mode = "none";
defparam \SRAM_ADDR[0]~I .oe_sync_reset = "none";
defparam \SRAM_ADDR[0]~I .operation_mode = "output";
defparam \SRAM_ADDR[0]~I .output_async_reset = "none";
defparam \SRAM_ADDR[0]~I .output_power_up = "low";
defparam \SRAM_ADDR[0]~I .output_register_mode = "none";
defparam \SRAM_ADDR[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_ADDR[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDR[1]));
// synopsys translate_off
defparam \SRAM_ADDR[1]~I .input_async_reset = "none";
defparam \SRAM_ADDR[1]~I .input_power_up = "low";
defparam \SRAM_ADDR[1]~I .input_register_mode = "none";
defparam \SRAM_ADDR[1]~I .input_sync_reset = "none";
defparam \SRAM_ADDR[1]~I .oe_async_reset = "none";
defparam \SRAM_ADDR[1]~I .oe_power_up = "low";
defparam \SRAM_ADDR[1]~I .oe_register_mode = "none";
defparam \SRAM_ADDR[1]~I .oe_sync_reset = "none";
defparam \SRAM_ADDR[1]~I .operation_mode = "output";
defparam \SRAM_ADDR[1]~I .output_async_reset = "none";
defparam \SRAM_ADDR[1]~I .output_power_up = "low";
defparam \SRAM_ADDR[1]~I .output_register_mode = "none";
defparam \SRAM_ADDR[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_ADDR[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDR[2]));
// synopsys translate_off
defparam \SRAM_ADDR[2]~I .input_async_reset = "none";
defparam \SRAM_ADDR[2]~I .input_power_up = "low";
defparam \SRAM_ADDR[2]~I .input_register_mode = "none";
defparam \SRAM_ADDR[2]~I .input_sync_reset = "none";
defparam \SRAM_ADDR[2]~I .oe_async_reset = "none";
defparam \SRAM_ADDR[2]~I .oe_power_up = "low";
defparam \SRAM_ADDR[2]~I .oe_register_mode = "none";
defparam \SRAM_ADDR[2]~I .oe_sync_reset = "none";
defparam \SRAM_ADDR[2]~I .operation_mode = "output";
defparam \SRAM_ADDR[2]~I .output_async_reset = "none";
defparam \SRAM_ADDR[2]~I .output_power_up = "low";
defparam \SRAM_ADDR[2]~I .output_register_mode = "none";
defparam \SRAM_ADDR[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_ADDR[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDR[3]));
// synopsys translate_off
defparam \SRAM_ADDR[3]~I .input_async_reset = "none";
defparam \SRAM_ADDR[3]~I .input_power_up = "low";
defparam \SRAM_ADDR[3]~I .input_register_mode = "none";
defparam \SRAM_ADDR[3]~I .input_sync_reset = "none";
defparam \SRAM_ADDR[3]~I .oe_async_reset = "none";
defparam \SRAM_ADDR[3]~I .oe_power_up = "low";
defparam \SRAM_ADDR[3]~I .oe_register_mode = "none";
defparam \SRAM_ADDR[3]~I .oe_sync_reset = "none";
defparam \SRAM_ADDR[3]~I .operation_mode = "output";
defparam \SRAM_ADDR[3]~I .output_async_reset = "none";
defparam \SRAM_ADDR[3]~I .output_power_up = "low";
defparam \SRAM_ADDR[3]~I .output_register_mode = "none";
defparam \SRAM_ADDR[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_ADDR[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDR[4]));
// synopsys translate_off
defparam \SRAM_ADDR[4]~I .input_async_reset = "none";
defparam \SRAM_ADDR[4]~I .input_power_up = "low";
defparam \SRAM_ADDR[4]~I .input_register_mode = "none";
defparam \SRAM_ADDR[4]~I .input_sync_reset = "none";
defparam \SRAM_ADDR[4]~I .oe_async_reset = "none";
defparam \SRAM_ADDR[4]~I .oe_power_up = "low";
defparam \SRAM_ADDR[4]~I .oe_register_mode = "none";
defparam \SRAM_ADDR[4]~I .oe_sync_reset = "none";
defparam \SRAM_ADDR[4]~I .operation_mode = "output";
defparam \SRAM_ADDR[4]~I .output_async_reset = "none";
defparam \SRAM_ADDR[4]~I .output_power_up = "low";
defparam \SRAM_ADDR[4]~I .output_register_mode = "none";
defparam \SRAM_ADDR[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_ADDR[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDR[5]));
// synopsys translate_off
defparam \SRAM_ADDR[5]~I .input_async_reset = "none";
defparam \SRAM_ADDR[5]~I .input_power_up = "low";
defparam \SRAM_ADDR[5]~I .input_register_mode = "none";
defparam \SRAM_ADDR[5]~I .input_sync_reset = "none";
defparam \SRAM_ADDR[5]~I .oe_async_reset = "none";
defparam \SRAM_ADDR[5]~I .oe_power_up = "low";
defparam \SRAM_ADDR[5]~I .oe_register_mode = "none";
defparam \SRAM_ADDR[5]~I .oe_sync_reset = "none";
defparam \SRAM_ADDR[5]~I .operation_mode = "output";
defparam \SRAM_ADDR[5]~I .output_async_reset = "none";
defparam \SRAM_ADDR[5]~I .output_power_up = "low";
defparam \SRAM_ADDR[5]~I .output_register_mode = "none";
defparam \SRAM_ADDR[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_ADDR[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDR[6]));
// synopsys translate_off
defparam \SRAM_ADDR[6]~I .input_async_reset = "none";
defparam \SRAM_ADDR[6]~I .input_power_up = "low";
defparam \SRAM_ADDR[6]~I .input_register_mode = "none";
defparam \SRAM_ADDR[6]~I .input_sync_reset = "none";
defparam \SRAM_ADDR[6]~I .oe_async_reset = "none";
defparam \SRAM_ADDR[6]~I .oe_power_up = "low";
defparam \SRAM_ADDR[6]~I .oe_register_mode = "none";
defparam \SRAM_ADDR[6]~I .oe_sync_reset = "none";
defparam \SRAM_ADDR[6]~I .operation_mode = "output";
defparam \SRAM_ADDR[6]~I .output_async_reset = "none";
defparam \SRAM_ADDR[6]~I .output_power_up = "low";
defparam \SRAM_ADDR[6]~I .output_register_mode = "none";
defparam \SRAM_ADDR[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_ADDR[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDR[7]));
// synopsys translate_off
defparam \SRAM_ADDR[7]~I .input_async_reset = "none";
defparam \SRAM_ADDR[7]~I .input_power_up = "low";
defparam \SRAM_ADDR[7]~I .input_register_mode = "none";
defparam \SRAM_ADDR[7]~I .input_sync_reset = "none";
defparam \SRAM_ADDR[7]~I .oe_async_reset = "none";
defparam \SRAM_ADDR[7]~I .oe_power_up = "low";
defparam \SRAM_ADDR[7]~I .oe_register_mode = "none";
defparam \SRAM_ADDR[7]~I .oe_sync_reset = "none";
defparam \SRAM_ADDR[7]~I .operation_mode = "output";
defparam \SRAM_ADDR[7]~I .output_async_reset = "none";
defparam \SRAM_ADDR[7]~I .output_power_up = "low";
defparam \SRAM_ADDR[7]~I .output_register_mode = "none";
defparam \SRAM_ADDR[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_ADDR[8]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDR[8]));
// synopsys translate_off
defparam \SRAM_ADDR[8]~I .input_async_reset = "none";
defparam \SRAM_ADDR[8]~I .input_power_up = "low";
defparam \SRAM_ADDR[8]~I .input_register_mode = "none";
defparam \SRAM_ADDR[8]~I .input_sync_reset = "none";
defparam \SRAM_ADDR[8]~I .oe_async_reset = "none";
defparam \SRAM_ADDR[8]~I .oe_power_up = "low";
defparam \SRAM_ADDR[8]~I .oe_register_mode = "none";
defparam \SRAM_ADDR[8]~I .oe_sync_reset = "none";
defparam \SRAM_ADDR[8]~I .operation_mode = "output";
defparam \SRAM_ADDR[8]~I .output_async_reset = "none";
defparam \SRAM_ADDR[8]~I .output_power_up = "low";
defparam \SRAM_ADDR[8]~I .output_register_mode = "none";
defparam \SRAM_ADDR[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_ADDR[9]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDR[9]));
// synopsys translate_off
defparam \SRAM_ADDR[9]~I .input_async_reset = "none";
defparam \SRAM_ADDR[9]~I .input_power_up = "low";
defparam \SRAM_ADDR[9]~I .input_register_mode = "none";
defparam \SRAM_ADDR[9]~I .input_sync_reset = "none";
defparam \SRAM_ADDR[9]~I .oe_async_reset = "none";
defparam \SRAM_ADDR[9]~I .oe_power_up = "low";
defparam \SRAM_ADDR[9]~I .oe_register_mode = "none";
defparam \SRAM_ADDR[9]~I .oe_sync_reset = "none";
defparam \SRAM_ADDR[9]~I .operation_mode = "output";
defparam \SRAM_ADDR[9]~I .output_async_reset = "none";
defparam \SRAM_ADDR[9]~I .output_power_up = "low";
defparam \SRAM_ADDR[9]~I .output_register_mode = "none";
defparam \SRAM_ADDR[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_ADDR[10]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDR[10]));
// synopsys translate_off
defparam \SRAM_ADDR[10]~I .input_async_reset = "none";
defparam \SRAM_ADDR[10]~I .input_power_up = "low";
defparam \SRAM_ADDR[10]~I .input_register_mode = "none";
defparam \SRAM_ADDR[10]~I .input_sync_reset = "none";
defparam \SRAM_ADDR[10]~I .oe_async_reset = "none";
defparam \SRAM_ADDR[10]~I .oe_power_up = "low";
defparam \SRAM_ADDR[10]~I .oe_register_mode = "none";
defparam \SRAM_ADDR[10]~I .oe_sync_reset = "none";
defparam \SRAM_ADDR[10]~I .operation_mode = "output";
defparam \SRAM_ADDR[10]~I .output_async_reset = "none";
defparam \SRAM_ADDR[10]~I .output_power_up = "low";
defparam \SRAM_ADDR[10]~I .output_register_mode = "none";
defparam \SRAM_ADDR[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_ADDR[11]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDR[11]));
// synopsys translate_off
defparam \SRAM_ADDR[11]~I .input_async_reset = "none";
defparam \SRAM_ADDR[11]~I .input_power_up = "low";
defparam \SRAM_ADDR[11]~I .input_register_mode = "none";
defparam \SRAM_ADDR[11]~I .input_sync_reset = "none";
defparam \SRAM_ADDR[11]~I .oe_async_reset = "none";
defparam \SRAM_ADDR[11]~I .oe_power_up = "low";
defparam \SRAM_ADDR[11]~I .oe_register_mode = "none";
defparam \SRAM_ADDR[11]~I .oe_sync_reset = "none";
defparam \SRAM_ADDR[11]~I .operation_mode = "output";
defparam \SRAM_ADDR[11]~I .output_async_reset = "none";
defparam \SRAM_ADDR[11]~I .output_power_up = "low";
defparam \SRAM_ADDR[11]~I .output_register_mode = "none";
defparam \SRAM_ADDR[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_ADDR[12]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDR[12]));
// synopsys translate_off
defparam \SRAM_ADDR[12]~I .input_async_reset = "none";
defparam \SRAM_ADDR[12]~I .input_power_up = "low";
defparam \SRAM_ADDR[12]~I .input_register_mode = "none";
defparam \SRAM_ADDR[12]~I .input_sync_reset = "none";
defparam \SRAM_ADDR[12]~I .oe_async_reset = "none";
defparam \SRAM_ADDR[12]~I .oe_power_up = "low";
defparam \SRAM_ADDR[12]~I .oe_register_mode = "none";
defparam \SRAM_ADDR[12]~I .oe_sync_reset = "none";
defparam \SRAM_ADDR[12]~I .operation_mode = "output";
defparam \SRAM_ADDR[12]~I .output_async_reset = "none";
defparam \SRAM_ADDR[12]~I .output_power_up = "low";
defparam \SRAM_ADDR[12]~I .output_register_mode = "none";
defparam \SRAM_ADDR[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_ADDR[13]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDR[13]));
// synopsys translate_off
defparam \SRAM_ADDR[13]~I .input_async_reset = "none";
defparam \SRAM_ADDR[13]~I .input_power_up = "low";
defparam \SRAM_ADDR[13]~I .input_register_mode = "none";
defparam \SRAM_ADDR[13]~I .input_sync_reset = "none";
defparam \SRAM_ADDR[13]~I .oe_async_reset = "none";
defparam \SRAM_ADDR[13]~I .oe_power_up = "low";
defparam \SRAM_ADDR[13]~I .oe_register_mode = "none";
defparam \SRAM_ADDR[13]~I .oe_sync_reset = "none";
defparam \SRAM_ADDR[13]~I .operation_mode = "output";
defparam \SRAM_ADDR[13]~I .output_async_reset = "none";
defparam \SRAM_ADDR[13]~I .output_power_up = "low";
defparam \SRAM_ADDR[13]~I .output_register_mode = "none";
defparam \SRAM_ADDR[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_ADDR[14]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDR[14]));
// synopsys translate_off
defparam \SRAM_ADDR[14]~I .input_async_reset = "none";
defparam \SRAM_ADDR[14]~I .input_power_up = "low";
defparam \SRAM_ADDR[14]~I .input_register_mode = "none";
defparam \SRAM_ADDR[14]~I .input_sync_reset = "none";
defparam \SRAM_ADDR[14]~I .oe_async_reset = "none";
defparam \SRAM_ADDR[14]~I .oe_power_up = "low";
defparam \SRAM_ADDR[14]~I .oe_register_mode = "none";
defparam \SRAM_ADDR[14]~I .oe_sync_reset = "none";
defparam \SRAM_ADDR[14]~I .operation_mode = "output";
defparam \SRAM_ADDR[14]~I .output_async_reset = "none";
defparam \SRAM_ADDR[14]~I .output_power_up = "low";
defparam \SRAM_ADDR[14]~I .output_register_mode = "none";
defparam \SRAM_ADDR[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_ADDR[15]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDR[15]));
// synopsys translate_off
defparam \SRAM_ADDR[15]~I .input_async_reset = "none";
defparam \SRAM_ADDR[15]~I .input_power_up = "low";
defparam \SRAM_ADDR[15]~I .input_register_mode = "none";
defparam \SRAM_ADDR[15]~I .input_sync_reset = "none";
defparam \SRAM_ADDR[15]~I .oe_async_reset = "none";
defparam \SRAM_ADDR[15]~I .oe_power_up = "low";
defparam \SRAM_ADDR[15]~I .oe_register_mode = "none";
defparam \SRAM_ADDR[15]~I .oe_sync_reset = "none";
defparam \SRAM_ADDR[15]~I .operation_mode = "output";
defparam \SRAM_ADDR[15]~I .output_async_reset = "none";
defparam \SRAM_ADDR[15]~I .output_power_up = "low";
defparam \SRAM_ADDR[15]~I .output_register_mode = "none";
defparam \SRAM_ADDR[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_ADDR[16]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDR[16]));
// synopsys translate_off
defparam \SRAM_ADDR[16]~I .input_async_reset = "none";
defparam \SRAM_ADDR[16]~I .input_power_up = "low";
defparam \SRAM_ADDR[16]~I .input_register_mode = "none";
defparam \SRAM_ADDR[16]~I .input_sync_reset = "none";
defparam \SRAM_ADDR[16]~I .oe_async_reset = "none";
defparam \SRAM_ADDR[16]~I .oe_power_up = "low";
defparam \SRAM_ADDR[16]~I .oe_register_mode = "none";
defparam \SRAM_ADDR[16]~I .oe_sync_reset = "none";
defparam \SRAM_ADDR[16]~I .operation_mode = "output";
defparam \SRAM_ADDR[16]~I .output_async_reset = "none";
defparam \SRAM_ADDR[16]~I .output_power_up = "low";
defparam \SRAM_ADDR[16]~I .output_register_mode = "none";
defparam \SRAM_ADDR[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_ADDR[17]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDR[17]));
// synopsys translate_off
defparam \SRAM_ADDR[17]~I .input_async_reset = "none";
defparam \SRAM_ADDR[17]~I .input_power_up = "low";
defparam \SRAM_ADDR[17]~I .input_register_mode = "none";
defparam \SRAM_ADDR[17]~I .input_sync_reset = "none";
defparam \SRAM_ADDR[17]~I .oe_async_reset = "none";
defparam \SRAM_ADDR[17]~I .oe_power_up = "low";
defparam \SRAM_ADDR[17]~I .oe_register_mode = "none";
defparam \SRAM_ADDR[17]~I .oe_sync_reset = "none";
defparam \SRAM_ADDR[17]~I .operation_mode = "output";
defparam \SRAM_ADDR[17]~I .output_async_reset = "none";
defparam \SRAM_ADDR[17]~I .output_power_up = "low";
defparam \SRAM_ADDR[17]~I .output_register_mode = "none";
defparam \SRAM_ADDR[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_UB_N~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_UB_N));
// synopsys translate_off
defparam \SRAM_UB_N~I .input_async_reset = "none";
defparam \SRAM_UB_N~I .input_power_up = "low";
defparam \SRAM_UB_N~I .input_register_mode = "none";
defparam \SRAM_UB_N~I .input_sync_reset = "none";
defparam \SRAM_UB_N~I .oe_async_reset = "none";
defparam \SRAM_UB_N~I .oe_power_up = "low";
defparam \SRAM_UB_N~I .oe_register_mode = "none";
defparam \SRAM_UB_N~I .oe_sync_reset = "none";
defparam \SRAM_UB_N~I .operation_mode = "output";
defparam \SRAM_UB_N~I .output_async_reset = "none";
defparam \SRAM_UB_N~I .output_power_up = "low";
defparam \SRAM_UB_N~I .output_register_mode = "none";
defparam \SRAM_UB_N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_LB_N~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_LB_N));
// synopsys translate_off
defparam \SRAM_LB_N~I .input_async_reset = "none";
defparam \SRAM_LB_N~I .input_power_up = "low";
defparam \SRAM_LB_N~I .input_register_mode = "none";
defparam \SRAM_LB_N~I .input_sync_reset = "none";
defparam \SRAM_LB_N~I .oe_async_reset = "none";
defparam \SRAM_LB_N~I .oe_power_up = "low";
defparam \SRAM_LB_N~I .oe_register_mode = "none";
defparam \SRAM_LB_N~I .oe_sync_reset = "none";
defparam \SRAM_LB_N~I .operation_mode = "output";
defparam \SRAM_LB_N~I .output_async_reset = "none";
defparam \SRAM_LB_N~I .output_power_up = "low";
defparam \SRAM_LB_N~I .output_register_mode = "none";
defparam \SRAM_LB_N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_WE_N~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_WE_N));
// synopsys translate_off
defparam \SRAM_WE_N~I .input_async_reset = "none";
defparam \SRAM_WE_N~I .input_power_up = "low";
defparam \SRAM_WE_N~I .input_register_mode = "none";
defparam \SRAM_WE_N~I .input_sync_reset = "none";
defparam \SRAM_WE_N~I .oe_async_reset = "none";
defparam \SRAM_WE_N~I .oe_power_up = "low";
defparam \SRAM_WE_N~I .oe_register_mode = "none";
defparam \SRAM_WE_N~I .oe_sync_reset = "none";
defparam \SRAM_WE_N~I .operation_mode = "output";
defparam \SRAM_WE_N~I .output_async_reset = "none";
defparam \SRAM_WE_N~I .output_power_up = "low";
defparam \SRAM_WE_N~I .output_register_mode = "none";
defparam \SRAM_WE_N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_CE_N~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_CE_N));
// synopsys translate_off
defparam \SRAM_CE_N~I .input_async_reset = "none";
defparam \SRAM_CE_N~I .input_power_up = "low";
defparam \SRAM_CE_N~I .input_register_mode = "none";
defparam \SRAM_CE_N~I .input_sync_reset = "none";
defparam \SRAM_CE_N~I .oe_async_reset = "none";
defparam \SRAM_CE_N~I .oe_power_up = "low";
defparam \SRAM_CE_N~I .oe_register_mode = "none";
defparam \SRAM_CE_N~I .oe_sync_reset = "none";
defparam \SRAM_CE_N~I .operation_mode = "output";
defparam \SRAM_CE_N~I .output_async_reset = "none";
defparam \SRAM_CE_N~I .output_power_up = "low";
defparam \SRAM_CE_N~I .output_register_mode = "none";
defparam \SRAM_CE_N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_OE_N~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_OE_N));
// synopsys translate_off
defparam \SRAM_OE_N~I .input_async_reset = "none";
defparam \SRAM_OE_N~I .input_power_up = "low";
defparam \SRAM_OE_N~I .input_register_mode = "none";
defparam \SRAM_OE_N~I .input_sync_reset = "none";
defparam \SRAM_OE_N~I .oe_async_reset = "none";
defparam \SRAM_OE_N~I .oe_power_up = "low";
defparam \SRAM_OE_N~I .oe_register_mode = "none";
defparam \SRAM_OE_N~I .oe_sync_reset = "none";
defparam \SRAM_OE_N~I .operation_mode = "output";
defparam \SRAM_OE_N~I .output_async_reset = "none";
defparam \SRAM_OE_N~I .output_power_up = "low";
defparam \SRAM_OE_N~I .output_register_mode = "none";
defparam \SRAM_OE_N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OTG_ADDR[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OTG_ADDR[0]));
// synopsys translate_off
defparam \OTG_ADDR[0]~I .input_async_reset = "none";
defparam \OTG_ADDR[0]~I .input_power_up = "low";
defparam \OTG_ADDR[0]~I .input_register_mode = "none";
defparam \OTG_ADDR[0]~I .input_sync_reset = "none";
defparam \OTG_ADDR[0]~I .oe_async_reset = "none";
defparam \OTG_ADDR[0]~I .oe_power_up = "low";
defparam \OTG_ADDR[0]~I .oe_register_mode = "none";
defparam \OTG_ADDR[0]~I .oe_sync_reset = "none";
defparam \OTG_ADDR[0]~I .operation_mode = "output";
defparam \OTG_ADDR[0]~I .output_async_reset = "none";
defparam \OTG_ADDR[0]~I .output_power_up = "low";
defparam \OTG_ADDR[0]~I .output_register_mode = "none";
defparam \OTG_ADDR[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OTG_ADDR[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OTG_ADDR[1]));
// synopsys translate_off
defparam \OTG_ADDR[1]~I .input_async_reset = "none";
defparam \OTG_ADDR[1]~I .input_power_up = "low";
defparam \OTG_ADDR[1]~I .input_register_mode = "none";
defparam \OTG_ADDR[1]~I .input_sync_reset = "none";
defparam \OTG_ADDR[1]~I .oe_async_reset = "none";
defparam \OTG_ADDR[1]~I .oe_power_up = "low";
defparam \OTG_ADDR[1]~I .oe_register_mode = "none";
defparam \OTG_ADDR[1]~I .oe_sync_reset = "none";
defparam \OTG_ADDR[1]~I .operation_mode = "output";
defparam \OTG_ADDR[1]~I .output_async_reset = "none";
defparam \OTG_ADDR[1]~I .output_power_up = "low";
defparam \OTG_ADDR[1]~I .output_register_mode = "none";
defparam \OTG_ADDR[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OTG_CS_N~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OTG_CS_N));
// synopsys translate_off
defparam \OTG_CS_N~I .input_async_reset = "none";
defparam \OTG_CS_N~I .input_power_up = "low";
defparam \OTG_CS_N~I .input_register_mode = "none";
defparam \OTG_CS_N~I .input_sync_reset = "none";
defparam \OTG_CS_N~I .oe_async_reset = "none";
defparam \OTG_CS_N~I .oe_power_up = "low";
defparam \OTG_CS_N~I .oe_register_mode = "none";
defparam \OTG_CS_N~I .oe_sync_reset = "none";
defparam \OTG_CS_N~I .operation_mode = "output";
defparam \OTG_CS_N~I .output_async_reset = "none";
defparam \OTG_CS_N~I .output_power_up = "low";
defparam \OTG_CS_N~I .output_register_mode = "none";
defparam \OTG_CS_N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OTG_RD_N~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OTG_RD_N));
// synopsys translate_off
defparam \OTG_RD_N~I .input_async_reset = "none";
defparam \OTG_RD_N~I .input_power_up = "low";
defparam \OTG_RD_N~I .input_register_mode = "none";
defparam \OTG_RD_N~I .input_sync_reset = "none";
defparam \OTG_RD_N~I .oe_async_reset = "none";
defparam \OTG_RD_N~I .oe_power_up = "low";
defparam \OTG_RD_N~I .oe_register_mode = "none";
defparam \OTG_RD_N~I .oe_sync_reset = "none";
defparam \OTG_RD_N~I .operation_mode = "output";
defparam \OTG_RD_N~I .output_async_reset = "none";
defparam \OTG_RD_N~I .output_power_up = "low";
defparam \OTG_RD_N~I .output_register_mode = "none";
defparam \OTG_RD_N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OTG_WR_N~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OTG_WR_N));
// synopsys translate_off
defparam \OTG_WR_N~I .input_async_reset = "none";
defparam \OTG_WR_N~I .input_power_up = "low";
defparam \OTG_WR_N~I .input_register_mode = "none";
defparam \OTG_WR_N~I .input_sync_reset = "none";
defparam \OTG_WR_N~I .oe_async_reset = "none";
defparam \OTG_WR_N~I .oe_power_up = "low";
defparam \OTG_WR_N~I .oe_register_mode = "none";
defparam \OTG_WR_N~I .oe_sync_reset = "none";
defparam \OTG_WR_N~I .operation_mode = "output";
defparam \OTG_WR_N~I .output_async_reset = "none";
defparam \OTG_WR_N~I .output_power_up = "low";
defparam \OTG_WR_N~I .output_register_mode = "none";
defparam \OTG_WR_N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OTG_RST_N~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OTG_RST_N));
// synopsys translate_off
defparam \OTG_RST_N~I .input_async_reset = "none";
defparam \OTG_RST_N~I .input_power_up = "low";
defparam \OTG_RST_N~I .input_register_mode = "none";
defparam \OTG_RST_N~I .input_sync_reset = "none";
defparam \OTG_RST_N~I .oe_async_reset = "none";
defparam \OTG_RST_N~I .oe_power_up = "low";
defparam \OTG_RST_N~I .oe_register_mode = "none";
defparam \OTG_RST_N~I .oe_sync_reset = "none";
defparam \OTG_RST_N~I .operation_mode = "output";
defparam \OTG_RST_N~I .output_async_reset = "none";
defparam \OTG_RST_N~I .output_power_up = "low";
defparam \OTG_RST_N~I .output_register_mode = "none";
defparam \OTG_RST_N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OTG_FSPEED~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OTG_FSPEED));
// synopsys translate_off
defparam \OTG_FSPEED~I .input_async_reset = "none";
defparam \OTG_FSPEED~I .input_power_up = "low";
defparam \OTG_FSPEED~I .input_register_mode = "none";
defparam \OTG_FSPEED~I .input_sync_reset = "none";
defparam \OTG_FSPEED~I .oe_async_reset = "none";
defparam \OTG_FSPEED~I .oe_power_up = "low";
defparam \OTG_FSPEED~I .oe_register_mode = "none";
defparam \OTG_FSPEED~I .oe_sync_reset = "none";
defparam \OTG_FSPEED~I .operation_mode = "output";
defparam \OTG_FSPEED~I .output_async_reset = "none";
defparam \OTG_FSPEED~I .output_power_up = "low";
defparam \OTG_FSPEED~I .output_register_mode = "none";
defparam \OTG_FSPEED~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OTG_LSPEED~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OTG_LSPEED));
// synopsys translate_off
defparam \OTG_LSPEED~I .input_async_reset = "none";
defparam \OTG_LSPEED~I .input_power_up = "low";
defparam \OTG_LSPEED~I .input_register_mode = "none";
defparam \OTG_LSPEED~I .input_sync_reset = "none";
defparam \OTG_LSPEED~I .oe_async_reset = "none";
defparam \OTG_LSPEED~I .oe_power_up = "low";
defparam \OTG_LSPEED~I .oe_register_mode = "none";
defparam \OTG_LSPEED~I .oe_sync_reset = "none";
defparam \OTG_LSPEED~I .operation_mode = "output";
defparam \OTG_LSPEED~I .output_async_reset = "none";
defparam \OTG_LSPEED~I .output_power_up = "low";
defparam \OTG_LSPEED~I .output_register_mode = "none";
defparam \OTG_LSPEED~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \OTG_INT0~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OTG_INT0));
// synopsys translate_off
defparam \OTG_INT0~I .input_async_reset = "none";
defparam \OTG_INT0~I .input_power_up = "low";
defparam \OTG_INT0~I .input_register_mode = "none";
defparam \OTG_INT0~I .input_sync_reset = "none";
defparam \OTG_INT0~I .oe_async_reset = "none";
defparam \OTG_INT0~I .oe_power_up = "low";
defparam \OTG_INT0~I .oe_register_mode = "none";
defparam \OTG_INT0~I .oe_sync_reset = "none";
defparam \OTG_INT0~I .operation_mode = "input";
defparam \OTG_INT0~I .output_async_reset = "none";
defparam \OTG_INT0~I .output_power_up = "low";
defparam \OTG_INT0~I .output_register_mode = "none";
defparam \OTG_INT0~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \OTG_INT1~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OTG_INT1));
// synopsys translate_off
defparam \OTG_INT1~I .input_async_reset = "none";
defparam \OTG_INT1~I .input_power_up = "low";
defparam \OTG_INT1~I .input_register_mode = "none";
defparam \OTG_INT1~I .input_sync_reset = "none";
defparam \OTG_INT1~I .oe_async_reset = "none";
defparam \OTG_INT1~I .oe_power_up = "low";
defparam \OTG_INT1~I .oe_register_mode = "none";
defparam \OTG_INT1~I .oe_sync_reset = "none";
defparam \OTG_INT1~I .operation_mode = "input";
defparam \OTG_INT1~I .output_async_reset = "none";
defparam \OTG_INT1~I .output_power_up = "low";
defparam \OTG_INT1~I .output_register_mode = "none";
defparam \OTG_INT1~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \OTG_DREQ0~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OTG_DREQ0));
// synopsys translate_off
defparam \OTG_DREQ0~I .input_async_reset = "none";
defparam \OTG_DREQ0~I .input_power_up = "low";
defparam \OTG_DREQ0~I .input_register_mode = "none";
defparam \OTG_DREQ0~I .input_sync_reset = "none";
defparam \OTG_DREQ0~I .oe_async_reset = "none";
defparam \OTG_DREQ0~I .oe_power_up = "low";
defparam \OTG_DREQ0~I .oe_register_mode = "none";
defparam \OTG_DREQ0~I .oe_sync_reset = "none";
defparam \OTG_DREQ0~I .operation_mode = "input";
defparam \OTG_DREQ0~I .output_async_reset = "none";
defparam \OTG_DREQ0~I .output_power_up = "low";
defparam \OTG_DREQ0~I .output_register_mode = "none";
defparam \OTG_DREQ0~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \OTG_DREQ1~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OTG_DREQ1));
// synopsys translate_off
defparam \OTG_DREQ1~I .input_async_reset = "none";
defparam \OTG_DREQ1~I .input_power_up = "low";
defparam \OTG_DREQ1~I .input_register_mode = "none";
defparam \OTG_DREQ1~I .input_sync_reset = "none";
defparam \OTG_DREQ1~I .oe_async_reset = "none";
defparam \OTG_DREQ1~I .oe_power_up = "low";
defparam \OTG_DREQ1~I .oe_register_mode = "none";
defparam \OTG_DREQ1~I .oe_sync_reset = "none";
defparam \OTG_DREQ1~I .operation_mode = "input";
defparam \OTG_DREQ1~I .output_async_reset = "none";
defparam \OTG_DREQ1~I .output_power_up = "low";
defparam \OTG_DREQ1~I .output_register_mode = "none";
defparam \OTG_DREQ1~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OTG_DACK0_N~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OTG_DACK0_N));
// synopsys translate_off
defparam \OTG_DACK0_N~I .input_async_reset = "none";
defparam \OTG_DACK0_N~I .input_power_up = "low";
defparam \OTG_DACK0_N~I .input_register_mode = "none";
defparam \OTG_DACK0_N~I .input_sync_reset = "none";
defparam \OTG_DACK0_N~I .oe_async_reset = "none";
defparam \OTG_DACK0_N~I .oe_power_up = "low";
defparam \OTG_DACK0_N~I .oe_register_mode = "none";
defparam \OTG_DACK0_N~I .oe_sync_reset = "none";
defparam \OTG_DACK0_N~I .operation_mode = "output";
defparam \OTG_DACK0_N~I .output_async_reset = "none";
defparam \OTG_DACK0_N~I .output_power_up = "low";
defparam \OTG_DACK0_N~I .output_register_mode = "none";
defparam \OTG_DACK0_N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OTG_DACK1_N~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OTG_DACK1_N));
// synopsys translate_off
defparam \OTG_DACK1_N~I .input_async_reset = "none";
defparam \OTG_DACK1_N~I .input_power_up = "low";
defparam \OTG_DACK1_N~I .input_register_mode = "none";
defparam \OTG_DACK1_N~I .input_sync_reset = "none";
defparam \OTG_DACK1_N~I .oe_async_reset = "none";
defparam \OTG_DACK1_N~I .oe_power_up = "low";
defparam \OTG_DACK1_N~I .oe_register_mode = "none";
defparam \OTG_DACK1_N~I .oe_sync_reset = "none";
defparam \OTG_DACK1_N~I .operation_mode = "output";
defparam \OTG_DACK1_N~I .output_async_reset = "none";
defparam \OTG_DACK1_N~I .output_power_up = "low";
defparam \OTG_DACK1_N~I .output_register_mode = "none";
defparam \OTG_DACK1_N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LCD_ON~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LCD_ON));
// synopsys translate_off
defparam \LCD_ON~I .input_async_reset = "none";
defparam \LCD_ON~I .input_power_up = "low";
defparam \LCD_ON~I .input_register_mode = "none";
defparam \LCD_ON~I .input_sync_reset = "none";
defparam \LCD_ON~I .oe_async_reset = "none";
defparam \LCD_ON~I .oe_power_up = "low";
defparam \LCD_ON~I .oe_register_mode = "none";
defparam \LCD_ON~I .oe_sync_reset = "none";
defparam \LCD_ON~I .operation_mode = "output";
defparam \LCD_ON~I .output_async_reset = "none";
defparam \LCD_ON~I .output_power_up = "low";
defparam \LCD_ON~I .output_register_mode = "none";
defparam \LCD_ON~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LCD_BLON~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LCD_BLON));
// synopsys translate_off
defparam \LCD_BLON~I .input_async_reset = "none";
defparam \LCD_BLON~I .input_power_up = "low";
defparam \LCD_BLON~I .input_register_mode = "none";
defparam \LCD_BLON~I .input_sync_reset = "none";
defparam \LCD_BLON~I .oe_async_reset = "none";
defparam \LCD_BLON~I .oe_power_up = "low";
defparam \LCD_BLON~I .oe_register_mode = "none";
defparam \LCD_BLON~I .oe_sync_reset = "none";
defparam \LCD_BLON~I .operation_mode = "output";
defparam \LCD_BLON~I .output_async_reset = "none";
defparam \LCD_BLON~I .output_power_up = "low";
defparam \LCD_BLON~I .output_register_mode = "none";
defparam \LCD_BLON~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LCD_RW~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LCD_RW));
// synopsys translate_off
defparam \LCD_RW~I .input_async_reset = "none";
defparam \LCD_RW~I .input_power_up = "low";
defparam \LCD_RW~I .input_register_mode = "none";
defparam \LCD_RW~I .input_sync_reset = "none";
defparam \LCD_RW~I .oe_async_reset = "none";
defparam \LCD_RW~I .oe_power_up = "low";
defparam \LCD_RW~I .oe_register_mode = "none";
defparam \LCD_RW~I .oe_sync_reset = "none";
defparam \LCD_RW~I .operation_mode = "output";
defparam \LCD_RW~I .output_async_reset = "none";
defparam \LCD_RW~I .output_power_up = "low";
defparam \LCD_RW~I .output_register_mode = "none";
defparam \LCD_RW~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LCD_EN~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LCD_EN));
// synopsys translate_off
defparam \LCD_EN~I .input_async_reset = "none";
defparam \LCD_EN~I .input_power_up = "low";
defparam \LCD_EN~I .input_register_mode = "none";
defparam \LCD_EN~I .input_sync_reset = "none";
defparam \LCD_EN~I .oe_async_reset = "none";
defparam \LCD_EN~I .oe_power_up = "low";
defparam \LCD_EN~I .oe_register_mode = "none";
defparam \LCD_EN~I .oe_sync_reset = "none";
defparam \LCD_EN~I .operation_mode = "output";
defparam \LCD_EN~I .output_async_reset = "none";
defparam \LCD_EN~I .output_power_up = "low";
defparam \LCD_EN~I .output_register_mode = "none";
defparam \LCD_EN~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LCD_RS~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LCD_RS));
// synopsys translate_off
defparam \LCD_RS~I .input_async_reset = "none";
defparam \LCD_RS~I .input_power_up = "low";
defparam \LCD_RS~I .input_register_mode = "none";
defparam \LCD_RS~I .input_sync_reset = "none";
defparam \LCD_RS~I .oe_async_reset = "none";
defparam \LCD_RS~I .oe_power_up = "low";
defparam \LCD_RS~I .oe_register_mode = "none";
defparam \LCD_RS~I .oe_sync_reset = "none";
defparam \LCD_RS~I .operation_mode = "output";
defparam \LCD_RS~I .output_async_reset = "none";
defparam \LCD_RS~I .output_power_up = "low";
defparam \LCD_RS~I .output_register_mode = "none";
defparam \LCD_RS~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \TDI~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(TDI));
// synopsys translate_off
defparam \TDI~I .input_async_reset = "none";
defparam \TDI~I .input_power_up = "low";
defparam \TDI~I .input_register_mode = "none";
defparam \TDI~I .input_sync_reset = "none";
defparam \TDI~I .oe_async_reset = "none";
defparam \TDI~I .oe_power_up = "low";
defparam \TDI~I .oe_register_mode = "none";
defparam \TDI~I .oe_sync_reset = "none";
defparam \TDI~I .operation_mode = "input";
defparam \TDI~I .output_async_reset = "none";
defparam \TDI~I .output_power_up = "low";
defparam \TDI~I .output_register_mode = "none";
defparam \TDI~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \TCK~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(TCK));
// synopsys translate_off
defparam \TCK~I .input_async_reset = "none";
defparam \TCK~I .input_power_up = "low";
defparam \TCK~I .input_register_mode = "none";
defparam \TCK~I .input_sync_reset = "none";
defparam \TCK~I .oe_async_reset = "none";
defparam \TCK~I .oe_power_up = "low";
defparam \TCK~I .oe_register_mode = "none";
defparam \TCK~I .oe_sync_reset = "none";
defparam \TCK~I .operation_mode = "input";
defparam \TCK~I .output_async_reset = "none";
defparam \TCK~I .output_power_up = "low";
defparam \TCK~I .output_register_mode = "none";
defparam \TCK~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \TCS~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(TCS));
// synopsys translate_off
defparam \TCS~I .input_async_reset = "none";
defparam \TCS~I .input_power_up = "low";
defparam \TCS~I .input_register_mode = "none";
defparam \TCS~I .input_sync_reset = "none";
defparam \TCS~I .oe_async_reset = "none";
defparam \TCS~I .oe_power_up = "low";
defparam \TCS~I .oe_register_mode = "none";
defparam \TCS~I .oe_sync_reset = "none";
defparam \TCS~I .operation_mode = "input";
defparam \TCS~I .output_async_reset = "none";
defparam \TCS~I .output_power_up = "low";
defparam \TCS~I .output_register_mode = "none";
defparam \TCS~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \TDO~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(TDO));
// synopsys translate_off
defparam \TDO~I .input_async_reset = "none";
defparam \TDO~I .input_power_up = "low";
defparam \TDO~I .input_register_mode = "none";
defparam \TDO~I .input_sync_reset = "none";
defparam \TDO~I .oe_async_reset = "none";
defparam \TDO~I .oe_power_up = "low";
defparam \TDO~I .oe_register_mode = "none";
defparam \TDO~I .oe_sync_reset = "none";
defparam \TDO~I .operation_mode = "output";
defparam \TDO~I .output_async_reset = "none";
defparam \TDO~I .output_power_up = "low";
defparam \TDO~I .output_register_mode = "none";
defparam \TDO~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \I2C_SCLOCK_50~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(I2C_SCLOCK_50));
// synopsys translate_off
defparam \I2C_SCLOCK_50~I .input_async_reset = "none";
defparam \I2C_SCLOCK_50~I .input_power_up = "low";
defparam \I2C_SCLOCK_50~I .input_register_mode = "none";
defparam \I2C_SCLOCK_50~I .input_sync_reset = "none";
defparam \I2C_SCLOCK_50~I .oe_async_reset = "none";
defparam \I2C_SCLOCK_50~I .oe_power_up = "low";
defparam \I2C_SCLOCK_50~I .oe_register_mode = "none";
defparam \I2C_SCLOCK_50~I .oe_sync_reset = "none";
defparam \I2C_SCLOCK_50~I .operation_mode = "output";
defparam \I2C_SCLOCK_50~I .output_async_reset = "none";
defparam \I2C_SCLOCK_50~I .output_power_up = "low";
defparam \I2C_SCLOCK_50~I .output_register_mode = "none";
defparam \I2C_SCLOCK_50~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PS2_DAT~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PS2_DAT));
// synopsys translate_off
defparam \PS2_DAT~I .input_async_reset = "none";
defparam \PS2_DAT~I .input_power_up = "low";
defparam \PS2_DAT~I .input_register_mode = "none";
defparam \PS2_DAT~I .input_sync_reset = "none";
defparam \PS2_DAT~I .oe_async_reset = "none";
defparam \PS2_DAT~I .oe_power_up = "low";
defparam \PS2_DAT~I .oe_register_mode = "none";
defparam \PS2_DAT~I .oe_sync_reset = "none";
defparam \PS2_DAT~I .operation_mode = "input";
defparam \PS2_DAT~I .output_async_reset = "none";
defparam \PS2_DAT~I .output_power_up = "low";
defparam \PS2_DAT~I .output_register_mode = "none";
defparam \PS2_DAT~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PS2_CLOCK_50~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PS2_CLOCK_50));
// synopsys translate_off
defparam \PS2_CLOCK_50~I .input_async_reset = "none";
defparam \PS2_CLOCK_50~I .input_power_up = "low";
defparam \PS2_CLOCK_50~I .input_register_mode = "none";
defparam \PS2_CLOCK_50~I .input_sync_reset = "none";
defparam \PS2_CLOCK_50~I .oe_async_reset = "none";
defparam \PS2_CLOCK_50~I .oe_power_up = "low";
defparam \PS2_CLOCK_50~I .oe_register_mode = "none";
defparam \PS2_CLOCK_50~I .oe_sync_reset = "none";
defparam \PS2_CLOCK_50~I .operation_mode = "input";
defparam \PS2_CLOCK_50~I .output_async_reset = "none";
defparam \PS2_CLOCK_50~I .output_power_up = "low";
defparam \PS2_CLOCK_50~I .output_register_mode = "none";
defparam \PS2_CLOCK_50~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_CLOCK_50~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_CLOCK_50));
// synopsys translate_off
defparam \VGA_CLOCK_50~I .input_async_reset = "none";
defparam \VGA_CLOCK_50~I .input_power_up = "low";
defparam \VGA_CLOCK_50~I .input_register_mode = "none";
defparam \VGA_CLOCK_50~I .input_sync_reset = "none";
defparam \VGA_CLOCK_50~I .oe_async_reset = "none";
defparam \VGA_CLOCK_50~I .oe_power_up = "low";
defparam \VGA_CLOCK_50~I .oe_register_mode = "none";
defparam \VGA_CLOCK_50~I .oe_sync_reset = "none";
defparam \VGA_CLOCK_50~I .operation_mode = "output";
defparam \VGA_CLOCK_50~I .output_async_reset = "none";
defparam \VGA_CLOCK_50~I .output_power_up = "low";
defparam \VGA_CLOCK_50~I .output_register_mode = "none";
defparam \VGA_CLOCK_50~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_HS~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_HS));
// synopsys translate_off
defparam \VGA_HS~I .input_async_reset = "none";
defparam \VGA_HS~I .input_power_up = "low";
defparam \VGA_HS~I .input_register_mode = "none";
defparam \VGA_HS~I .input_sync_reset = "none";
defparam \VGA_HS~I .oe_async_reset = "none";
defparam \VGA_HS~I .oe_power_up = "low";
defparam \VGA_HS~I .oe_register_mode = "none";
defparam \VGA_HS~I .oe_sync_reset = "none";
defparam \VGA_HS~I .operation_mode = "output";
defparam \VGA_HS~I .output_async_reset = "none";
defparam \VGA_HS~I .output_power_up = "low";
defparam \VGA_HS~I .output_register_mode = "none";
defparam \VGA_HS~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_VS~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_VS));
// synopsys translate_off
defparam \VGA_VS~I .input_async_reset = "none";
defparam \VGA_VS~I .input_power_up = "low";
defparam \VGA_VS~I .input_register_mode = "none";
defparam \VGA_VS~I .input_sync_reset = "none";
defparam \VGA_VS~I .oe_async_reset = "none";
defparam \VGA_VS~I .oe_power_up = "low";
defparam \VGA_VS~I .oe_register_mode = "none";
defparam \VGA_VS~I .oe_sync_reset = "none";
defparam \VGA_VS~I .operation_mode = "output";
defparam \VGA_VS~I .output_async_reset = "none";
defparam \VGA_VS~I .output_power_up = "low";
defparam \VGA_VS~I .output_register_mode = "none";
defparam \VGA_VS~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_BLANK~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_BLANK));
// synopsys translate_off
defparam \VGA_BLANK~I .input_async_reset = "none";
defparam \VGA_BLANK~I .input_power_up = "low";
defparam \VGA_BLANK~I .input_register_mode = "none";
defparam \VGA_BLANK~I .input_sync_reset = "none";
defparam \VGA_BLANK~I .oe_async_reset = "none";
defparam \VGA_BLANK~I .oe_power_up = "low";
defparam \VGA_BLANK~I .oe_register_mode = "none";
defparam \VGA_BLANK~I .oe_sync_reset = "none";
defparam \VGA_BLANK~I .operation_mode = "output";
defparam \VGA_BLANK~I .output_async_reset = "none";
defparam \VGA_BLANK~I .output_power_up = "low";
defparam \VGA_BLANK~I .output_register_mode = "none";
defparam \VGA_BLANK~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_SYNC~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_SYNC));
// synopsys translate_off
defparam \VGA_SYNC~I .input_async_reset = "none";
defparam \VGA_SYNC~I .input_power_up = "low";
defparam \VGA_SYNC~I .input_register_mode = "none";
defparam \VGA_SYNC~I .input_sync_reset = "none";
defparam \VGA_SYNC~I .oe_async_reset = "none";
defparam \VGA_SYNC~I .oe_power_up = "low";
defparam \VGA_SYNC~I .oe_register_mode = "none";
defparam \VGA_SYNC~I .oe_sync_reset = "none";
defparam \VGA_SYNC~I .operation_mode = "output";
defparam \VGA_SYNC~I .output_async_reset = "none";
defparam \VGA_SYNC~I .output_power_up = "low";
defparam \VGA_SYNC~I .output_register_mode = "none";
defparam \VGA_SYNC~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_R[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_R[0]));
// synopsys translate_off
defparam \VGA_R[0]~I .input_async_reset = "none";
defparam \VGA_R[0]~I .input_power_up = "low";
defparam \VGA_R[0]~I .input_register_mode = "none";
defparam \VGA_R[0]~I .input_sync_reset = "none";
defparam \VGA_R[0]~I .oe_async_reset = "none";
defparam \VGA_R[0]~I .oe_power_up = "low";
defparam \VGA_R[0]~I .oe_register_mode = "none";
defparam \VGA_R[0]~I .oe_sync_reset = "none";
defparam \VGA_R[0]~I .operation_mode = "output";
defparam \VGA_R[0]~I .output_async_reset = "none";
defparam \VGA_R[0]~I .output_power_up = "low";
defparam \VGA_R[0]~I .output_register_mode = "none";
defparam \VGA_R[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_R[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_R[1]));
// synopsys translate_off
defparam \VGA_R[1]~I .input_async_reset = "none";
defparam \VGA_R[1]~I .input_power_up = "low";
defparam \VGA_R[1]~I .input_register_mode = "none";
defparam \VGA_R[1]~I .input_sync_reset = "none";
defparam \VGA_R[1]~I .oe_async_reset = "none";
defparam \VGA_R[1]~I .oe_power_up = "low";
defparam \VGA_R[1]~I .oe_register_mode = "none";
defparam \VGA_R[1]~I .oe_sync_reset = "none";
defparam \VGA_R[1]~I .operation_mode = "output";
defparam \VGA_R[1]~I .output_async_reset = "none";
defparam \VGA_R[1]~I .output_power_up = "low";
defparam \VGA_R[1]~I .output_register_mode = "none";
defparam \VGA_R[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_R[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_R[2]));
// synopsys translate_off
defparam \VGA_R[2]~I .input_async_reset = "none";
defparam \VGA_R[2]~I .input_power_up = "low";
defparam \VGA_R[2]~I .input_register_mode = "none";
defparam \VGA_R[2]~I .input_sync_reset = "none";
defparam \VGA_R[2]~I .oe_async_reset = "none";
defparam \VGA_R[2]~I .oe_power_up = "low";
defparam \VGA_R[2]~I .oe_register_mode = "none";
defparam \VGA_R[2]~I .oe_sync_reset = "none";
defparam \VGA_R[2]~I .operation_mode = "output";
defparam \VGA_R[2]~I .output_async_reset = "none";
defparam \VGA_R[2]~I .output_power_up = "low";
defparam \VGA_R[2]~I .output_register_mode = "none";
defparam \VGA_R[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_R[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_R[3]));
// synopsys translate_off
defparam \VGA_R[3]~I .input_async_reset = "none";
defparam \VGA_R[3]~I .input_power_up = "low";
defparam \VGA_R[3]~I .input_register_mode = "none";
defparam \VGA_R[3]~I .input_sync_reset = "none";
defparam \VGA_R[3]~I .oe_async_reset = "none";
defparam \VGA_R[3]~I .oe_power_up = "low";
defparam \VGA_R[3]~I .oe_register_mode = "none";
defparam \VGA_R[3]~I .oe_sync_reset = "none";
defparam \VGA_R[3]~I .operation_mode = "output";
defparam \VGA_R[3]~I .output_async_reset = "none";
defparam \VGA_R[3]~I .output_power_up = "low";
defparam \VGA_R[3]~I .output_register_mode = "none";
defparam \VGA_R[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_R[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_R[4]));
// synopsys translate_off
defparam \VGA_R[4]~I .input_async_reset = "none";
defparam \VGA_R[4]~I .input_power_up = "low";
defparam \VGA_R[4]~I .input_register_mode = "none";
defparam \VGA_R[4]~I .input_sync_reset = "none";
defparam \VGA_R[4]~I .oe_async_reset = "none";
defparam \VGA_R[4]~I .oe_power_up = "low";
defparam \VGA_R[4]~I .oe_register_mode = "none";
defparam \VGA_R[4]~I .oe_sync_reset = "none";
defparam \VGA_R[4]~I .operation_mode = "output";
defparam \VGA_R[4]~I .output_async_reset = "none";
defparam \VGA_R[4]~I .output_power_up = "low";
defparam \VGA_R[4]~I .output_register_mode = "none";
defparam \VGA_R[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_R[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_R[5]));
// synopsys translate_off
defparam \VGA_R[5]~I .input_async_reset = "none";
defparam \VGA_R[5]~I .input_power_up = "low";
defparam \VGA_R[5]~I .input_register_mode = "none";
defparam \VGA_R[5]~I .input_sync_reset = "none";
defparam \VGA_R[5]~I .oe_async_reset = "none";
defparam \VGA_R[5]~I .oe_power_up = "low";
defparam \VGA_R[5]~I .oe_register_mode = "none";
defparam \VGA_R[5]~I .oe_sync_reset = "none";
defparam \VGA_R[5]~I .operation_mode = "output";
defparam \VGA_R[5]~I .output_async_reset = "none";
defparam \VGA_R[5]~I .output_power_up = "low";
defparam \VGA_R[5]~I .output_register_mode = "none";
defparam \VGA_R[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_R[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_R[6]));
// synopsys translate_off
defparam \VGA_R[6]~I .input_async_reset = "none";
defparam \VGA_R[6]~I .input_power_up = "low";
defparam \VGA_R[6]~I .input_register_mode = "none";
defparam \VGA_R[6]~I .input_sync_reset = "none";
defparam \VGA_R[6]~I .oe_async_reset = "none";
defparam \VGA_R[6]~I .oe_power_up = "low";
defparam \VGA_R[6]~I .oe_register_mode = "none";
defparam \VGA_R[6]~I .oe_sync_reset = "none";
defparam \VGA_R[6]~I .operation_mode = "output";
defparam \VGA_R[6]~I .output_async_reset = "none";
defparam \VGA_R[6]~I .output_power_up = "low";
defparam \VGA_R[6]~I .output_register_mode = "none";
defparam \VGA_R[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_R[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_R[7]));
// synopsys translate_off
defparam \VGA_R[7]~I .input_async_reset = "none";
defparam \VGA_R[7]~I .input_power_up = "low";
defparam \VGA_R[7]~I .input_register_mode = "none";
defparam \VGA_R[7]~I .input_sync_reset = "none";
defparam \VGA_R[7]~I .oe_async_reset = "none";
defparam \VGA_R[7]~I .oe_power_up = "low";
defparam \VGA_R[7]~I .oe_register_mode = "none";
defparam \VGA_R[7]~I .oe_sync_reset = "none";
defparam \VGA_R[7]~I .operation_mode = "output";
defparam \VGA_R[7]~I .output_async_reset = "none";
defparam \VGA_R[7]~I .output_power_up = "low";
defparam \VGA_R[7]~I .output_register_mode = "none";
defparam \VGA_R[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_R[8]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_R[8]));
// synopsys translate_off
defparam \VGA_R[8]~I .input_async_reset = "none";
defparam \VGA_R[8]~I .input_power_up = "low";
defparam \VGA_R[8]~I .input_register_mode = "none";
defparam \VGA_R[8]~I .input_sync_reset = "none";
defparam \VGA_R[8]~I .oe_async_reset = "none";
defparam \VGA_R[8]~I .oe_power_up = "low";
defparam \VGA_R[8]~I .oe_register_mode = "none";
defparam \VGA_R[8]~I .oe_sync_reset = "none";
defparam \VGA_R[8]~I .operation_mode = "output";
defparam \VGA_R[8]~I .output_async_reset = "none";
defparam \VGA_R[8]~I .output_power_up = "low";
defparam \VGA_R[8]~I .output_register_mode = "none";
defparam \VGA_R[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_R[9]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_R[9]));
// synopsys translate_off
defparam \VGA_R[9]~I .input_async_reset = "none";
defparam \VGA_R[9]~I .input_power_up = "low";
defparam \VGA_R[9]~I .input_register_mode = "none";
defparam \VGA_R[9]~I .input_sync_reset = "none";
defparam \VGA_R[9]~I .oe_async_reset = "none";
defparam \VGA_R[9]~I .oe_power_up = "low";
defparam \VGA_R[9]~I .oe_register_mode = "none";
defparam \VGA_R[9]~I .oe_sync_reset = "none";
defparam \VGA_R[9]~I .operation_mode = "output";
defparam \VGA_R[9]~I .output_async_reset = "none";
defparam \VGA_R[9]~I .output_power_up = "low";
defparam \VGA_R[9]~I .output_register_mode = "none";
defparam \VGA_R[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_G[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_G[0]));
// synopsys translate_off
defparam \VGA_G[0]~I .input_async_reset = "none";
defparam \VGA_G[0]~I .input_power_up = "low";
defparam \VGA_G[0]~I .input_register_mode = "none";
defparam \VGA_G[0]~I .input_sync_reset = "none";
defparam \VGA_G[0]~I .oe_async_reset = "none";
defparam \VGA_G[0]~I .oe_power_up = "low";
defparam \VGA_G[0]~I .oe_register_mode = "none";
defparam \VGA_G[0]~I .oe_sync_reset = "none";
defparam \VGA_G[0]~I .operation_mode = "output";
defparam \VGA_G[0]~I .output_async_reset = "none";
defparam \VGA_G[0]~I .output_power_up = "low";
defparam \VGA_G[0]~I .output_register_mode = "none";
defparam \VGA_G[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_G[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_G[1]));
// synopsys translate_off
defparam \VGA_G[1]~I .input_async_reset = "none";
defparam \VGA_G[1]~I .input_power_up = "low";
defparam \VGA_G[1]~I .input_register_mode = "none";
defparam \VGA_G[1]~I .input_sync_reset = "none";
defparam \VGA_G[1]~I .oe_async_reset = "none";
defparam \VGA_G[1]~I .oe_power_up = "low";
defparam \VGA_G[1]~I .oe_register_mode = "none";
defparam \VGA_G[1]~I .oe_sync_reset = "none";
defparam \VGA_G[1]~I .operation_mode = "output";
defparam \VGA_G[1]~I .output_async_reset = "none";
defparam \VGA_G[1]~I .output_power_up = "low";
defparam \VGA_G[1]~I .output_register_mode = "none";
defparam \VGA_G[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_G[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_G[2]));
// synopsys translate_off
defparam \VGA_G[2]~I .input_async_reset = "none";
defparam \VGA_G[2]~I .input_power_up = "low";
defparam \VGA_G[2]~I .input_register_mode = "none";
defparam \VGA_G[2]~I .input_sync_reset = "none";
defparam \VGA_G[2]~I .oe_async_reset = "none";
defparam \VGA_G[2]~I .oe_power_up = "low";
defparam \VGA_G[2]~I .oe_register_mode = "none";
defparam \VGA_G[2]~I .oe_sync_reset = "none";
defparam \VGA_G[2]~I .operation_mode = "output";
defparam \VGA_G[2]~I .output_async_reset = "none";
defparam \VGA_G[2]~I .output_power_up = "low";
defparam \VGA_G[2]~I .output_register_mode = "none";
defparam \VGA_G[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_G[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_G[3]));
// synopsys translate_off
defparam \VGA_G[3]~I .input_async_reset = "none";
defparam \VGA_G[3]~I .input_power_up = "low";
defparam \VGA_G[3]~I .input_register_mode = "none";
defparam \VGA_G[3]~I .input_sync_reset = "none";
defparam \VGA_G[3]~I .oe_async_reset = "none";
defparam \VGA_G[3]~I .oe_power_up = "low";
defparam \VGA_G[3]~I .oe_register_mode = "none";
defparam \VGA_G[3]~I .oe_sync_reset = "none";
defparam \VGA_G[3]~I .operation_mode = "output";
defparam \VGA_G[3]~I .output_async_reset = "none";
defparam \VGA_G[3]~I .output_power_up = "low";
defparam \VGA_G[3]~I .output_register_mode = "none";
defparam \VGA_G[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_G[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_G[4]));
// synopsys translate_off
defparam \VGA_G[4]~I .input_async_reset = "none";
defparam \VGA_G[4]~I .input_power_up = "low";
defparam \VGA_G[4]~I .input_register_mode = "none";
defparam \VGA_G[4]~I .input_sync_reset = "none";
defparam \VGA_G[4]~I .oe_async_reset = "none";
defparam \VGA_G[4]~I .oe_power_up = "low";
defparam \VGA_G[4]~I .oe_register_mode = "none";
defparam \VGA_G[4]~I .oe_sync_reset = "none";
defparam \VGA_G[4]~I .operation_mode = "output";
defparam \VGA_G[4]~I .output_async_reset = "none";
defparam \VGA_G[4]~I .output_power_up = "low";
defparam \VGA_G[4]~I .output_register_mode = "none";
defparam \VGA_G[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_G[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_G[5]));
// synopsys translate_off
defparam \VGA_G[5]~I .input_async_reset = "none";
defparam \VGA_G[5]~I .input_power_up = "low";
defparam \VGA_G[5]~I .input_register_mode = "none";
defparam \VGA_G[5]~I .input_sync_reset = "none";
defparam \VGA_G[5]~I .oe_async_reset = "none";
defparam \VGA_G[5]~I .oe_power_up = "low";
defparam \VGA_G[5]~I .oe_register_mode = "none";
defparam \VGA_G[5]~I .oe_sync_reset = "none";
defparam \VGA_G[5]~I .operation_mode = "output";
defparam \VGA_G[5]~I .output_async_reset = "none";
defparam \VGA_G[5]~I .output_power_up = "low";
defparam \VGA_G[5]~I .output_register_mode = "none";
defparam \VGA_G[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_G[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_G[6]));
// synopsys translate_off
defparam \VGA_G[6]~I .input_async_reset = "none";
defparam \VGA_G[6]~I .input_power_up = "low";
defparam \VGA_G[6]~I .input_register_mode = "none";
defparam \VGA_G[6]~I .input_sync_reset = "none";
defparam \VGA_G[6]~I .oe_async_reset = "none";
defparam \VGA_G[6]~I .oe_power_up = "low";
defparam \VGA_G[6]~I .oe_register_mode = "none";
defparam \VGA_G[6]~I .oe_sync_reset = "none";
defparam \VGA_G[6]~I .operation_mode = "output";
defparam \VGA_G[6]~I .output_async_reset = "none";
defparam \VGA_G[6]~I .output_power_up = "low";
defparam \VGA_G[6]~I .output_register_mode = "none";
defparam \VGA_G[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_G[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_G[7]));
// synopsys translate_off
defparam \VGA_G[7]~I .input_async_reset = "none";
defparam \VGA_G[7]~I .input_power_up = "low";
defparam \VGA_G[7]~I .input_register_mode = "none";
defparam \VGA_G[7]~I .input_sync_reset = "none";
defparam \VGA_G[7]~I .oe_async_reset = "none";
defparam \VGA_G[7]~I .oe_power_up = "low";
defparam \VGA_G[7]~I .oe_register_mode = "none";
defparam \VGA_G[7]~I .oe_sync_reset = "none";
defparam \VGA_G[7]~I .operation_mode = "output";
defparam \VGA_G[7]~I .output_async_reset = "none";
defparam \VGA_G[7]~I .output_power_up = "low";
defparam \VGA_G[7]~I .output_register_mode = "none";
defparam \VGA_G[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_G[8]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_G[8]));
// synopsys translate_off
defparam \VGA_G[8]~I .input_async_reset = "none";
defparam \VGA_G[8]~I .input_power_up = "low";
defparam \VGA_G[8]~I .input_register_mode = "none";
defparam \VGA_G[8]~I .input_sync_reset = "none";
defparam \VGA_G[8]~I .oe_async_reset = "none";
defparam \VGA_G[8]~I .oe_power_up = "low";
defparam \VGA_G[8]~I .oe_register_mode = "none";
defparam \VGA_G[8]~I .oe_sync_reset = "none";
defparam \VGA_G[8]~I .operation_mode = "output";
defparam \VGA_G[8]~I .output_async_reset = "none";
defparam \VGA_G[8]~I .output_power_up = "low";
defparam \VGA_G[8]~I .output_register_mode = "none";
defparam \VGA_G[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_G[9]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_G[9]));
// synopsys translate_off
defparam \VGA_G[9]~I .input_async_reset = "none";
defparam \VGA_G[9]~I .input_power_up = "low";
defparam \VGA_G[9]~I .input_register_mode = "none";
defparam \VGA_G[9]~I .input_sync_reset = "none";
defparam \VGA_G[9]~I .oe_async_reset = "none";
defparam \VGA_G[9]~I .oe_power_up = "low";
defparam \VGA_G[9]~I .oe_register_mode = "none";
defparam \VGA_G[9]~I .oe_sync_reset = "none";
defparam \VGA_G[9]~I .operation_mode = "output";
defparam \VGA_G[9]~I .output_async_reset = "none";
defparam \VGA_G[9]~I .output_power_up = "low";
defparam \VGA_G[9]~I .output_register_mode = "none";
defparam \VGA_G[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_B[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_B[0]));
// synopsys translate_off
defparam \VGA_B[0]~I .input_async_reset = "none";
defparam \VGA_B[0]~I .input_power_up = "low";
defparam \VGA_B[0]~I .input_register_mode = "none";
defparam \VGA_B[0]~I .input_sync_reset = "none";
defparam \VGA_B[0]~I .oe_async_reset = "none";
defparam \VGA_B[0]~I .oe_power_up = "low";
defparam \VGA_B[0]~I .oe_register_mode = "none";
defparam \VGA_B[0]~I .oe_sync_reset = "none";
defparam \VGA_B[0]~I .operation_mode = "output";
defparam \VGA_B[0]~I .output_async_reset = "none";
defparam \VGA_B[0]~I .output_power_up = "low";
defparam \VGA_B[0]~I .output_register_mode = "none";
defparam \VGA_B[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_B[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_B[1]));
// synopsys translate_off
defparam \VGA_B[1]~I .input_async_reset = "none";
defparam \VGA_B[1]~I .input_power_up = "low";
defparam \VGA_B[1]~I .input_register_mode = "none";
defparam \VGA_B[1]~I .input_sync_reset = "none";
defparam \VGA_B[1]~I .oe_async_reset = "none";
defparam \VGA_B[1]~I .oe_power_up = "low";
defparam \VGA_B[1]~I .oe_register_mode = "none";
defparam \VGA_B[1]~I .oe_sync_reset = "none";
defparam \VGA_B[1]~I .operation_mode = "output";
defparam \VGA_B[1]~I .output_async_reset = "none";
defparam \VGA_B[1]~I .output_power_up = "low";
defparam \VGA_B[1]~I .output_register_mode = "none";
defparam \VGA_B[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_B[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_B[2]));
// synopsys translate_off
defparam \VGA_B[2]~I .input_async_reset = "none";
defparam \VGA_B[2]~I .input_power_up = "low";
defparam \VGA_B[2]~I .input_register_mode = "none";
defparam \VGA_B[2]~I .input_sync_reset = "none";
defparam \VGA_B[2]~I .oe_async_reset = "none";
defparam \VGA_B[2]~I .oe_power_up = "low";
defparam \VGA_B[2]~I .oe_register_mode = "none";
defparam \VGA_B[2]~I .oe_sync_reset = "none";
defparam \VGA_B[2]~I .operation_mode = "output";
defparam \VGA_B[2]~I .output_async_reset = "none";
defparam \VGA_B[2]~I .output_power_up = "low";
defparam \VGA_B[2]~I .output_register_mode = "none";
defparam \VGA_B[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_B[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_B[3]));
// synopsys translate_off
defparam \VGA_B[3]~I .input_async_reset = "none";
defparam \VGA_B[3]~I .input_power_up = "low";
defparam \VGA_B[3]~I .input_register_mode = "none";
defparam \VGA_B[3]~I .input_sync_reset = "none";
defparam \VGA_B[3]~I .oe_async_reset = "none";
defparam \VGA_B[3]~I .oe_power_up = "low";
defparam \VGA_B[3]~I .oe_register_mode = "none";
defparam \VGA_B[3]~I .oe_sync_reset = "none";
defparam \VGA_B[3]~I .operation_mode = "output";
defparam \VGA_B[3]~I .output_async_reset = "none";
defparam \VGA_B[3]~I .output_power_up = "low";
defparam \VGA_B[3]~I .output_register_mode = "none";
defparam \VGA_B[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_B[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_B[4]));
// synopsys translate_off
defparam \VGA_B[4]~I .input_async_reset = "none";
defparam \VGA_B[4]~I .input_power_up = "low";
defparam \VGA_B[4]~I .input_register_mode = "none";
defparam \VGA_B[4]~I .input_sync_reset = "none";
defparam \VGA_B[4]~I .oe_async_reset = "none";
defparam \VGA_B[4]~I .oe_power_up = "low";
defparam \VGA_B[4]~I .oe_register_mode = "none";
defparam \VGA_B[4]~I .oe_sync_reset = "none";
defparam \VGA_B[4]~I .operation_mode = "output";
defparam \VGA_B[4]~I .output_async_reset = "none";
defparam \VGA_B[4]~I .output_power_up = "low";
defparam \VGA_B[4]~I .output_register_mode = "none";
defparam \VGA_B[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_B[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_B[5]));
// synopsys translate_off
defparam \VGA_B[5]~I .input_async_reset = "none";
defparam \VGA_B[5]~I .input_power_up = "low";
defparam \VGA_B[5]~I .input_register_mode = "none";
defparam \VGA_B[5]~I .input_sync_reset = "none";
defparam \VGA_B[5]~I .oe_async_reset = "none";
defparam \VGA_B[5]~I .oe_power_up = "low";
defparam \VGA_B[5]~I .oe_register_mode = "none";
defparam \VGA_B[5]~I .oe_sync_reset = "none";
defparam \VGA_B[5]~I .operation_mode = "output";
defparam \VGA_B[5]~I .output_async_reset = "none";
defparam \VGA_B[5]~I .output_power_up = "low";
defparam \VGA_B[5]~I .output_register_mode = "none";
defparam \VGA_B[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_B[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_B[6]));
// synopsys translate_off
defparam \VGA_B[6]~I .input_async_reset = "none";
defparam \VGA_B[6]~I .input_power_up = "low";
defparam \VGA_B[6]~I .input_register_mode = "none";
defparam \VGA_B[6]~I .input_sync_reset = "none";
defparam \VGA_B[6]~I .oe_async_reset = "none";
defparam \VGA_B[6]~I .oe_power_up = "low";
defparam \VGA_B[6]~I .oe_register_mode = "none";
defparam \VGA_B[6]~I .oe_sync_reset = "none";
defparam \VGA_B[6]~I .operation_mode = "output";
defparam \VGA_B[6]~I .output_async_reset = "none";
defparam \VGA_B[6]~I .output_power_up = "low";
defparam \VGA_B[6]~I .output_register_mode = "none";
defparam \VGA_B[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_B[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_B[7]));
// synopsys translate_off
defparam \VGA_B[7]~I .input_async_reset = "none";
defparam \VGA_B[7]~I .input_power_up = "low";
defparam \VGA_B[7]~I .input_register_mode = "none";
defparam \VGA_B[7]~I .input_sync_reset = "none";
defparam \VGA_B[7]~I .oe_async_reset = "none";
defparam \VGA_B[7]~I .oe_power_up = "low";
defparam \VGA_B[7]~I .oe_register_mode = "none";
defparam \VGA_B[7]~I .oe_sync_reset = "none";
defparam \VGA_B[7]~I .operation_mode = "output";
defparam \VGA_B[7]~I .output_async_reset = "none";
defparam \VGA_B[7]~I .output_power_up = "low";
defparam \VGA_B[7]~I .output_register_mode = "none";
defparam \VGA_B[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_B[8]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_B[8]));
// synopsys translate_off
defparam \VGA_B[8]~I .input_async_reset = "none";
defparam \VGA_B[8]~I .input_power_up = "low";
defparam \VGA_B[8]~I .input_register_mode = "none";
defparam \VGA_B[8]~I .input_sync_reset = "none";
defparam \VGA_B[8]~I .oe_async_reset = "none";
defparam \VGA_B[8]~I .oe_power_up = "low";
defparam \VGA_B[8]~I .oe_register_mode = "none";
defparam \VGA_B[8]~I .oe_sync_reset = "none";
defparam \VGA_B[8]~I .operation_mode = "output";
defparam \VGA_B[8]~I .output_async_reset = "none";
defparam \VGA_B[8]~I .output_power_up = "low";
defparam \VGA_B[8]~I .output_register_mode = "none";
defparam \VGA_B[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_B[9]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_B[9]));
// synopsys translate_off
defparam \VGA_B[9]~I .input_async_reset = "none";
defparam \VGA_B[9]~I .input_power_up = "low";
defparam \VGA_B[9]~I .input_register_mode = "none";
defparam \VGA_B[9]~I .input_sync_reset = "none";
defparam \VGA_B[9]~I .oe_async_reset = "none";
defparam \VGA_B[9]~I .oe_power_up = "low";
defparam \VGA_B[9]~I .oe_register_mode = "none";
defparam \VGA_B[9]~I .oe_sync_reset = "none";
defparam \VGA_B[9]~I .operation_mode = "output";
defparam \VGA_B[9]~I .output_async_reset = "none";
defparam \VGA_B[9]~I .output_power_up = "low";
defparam \VGA_B[9]~I .output_register_mode = "none";
defparam \VGA_B[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ENET_CMD~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ENET_CMD));
// synopsys translate_off
defparam \ENET_CMD~I .input_async_reset = "none";
defparam \ENET_CMD~I .input_power_up = "low";
defparam \ENET_CMD~I .input_register_mode = "none";
defparam \ENET_CMD~I .input_sync_reset = "none";
defparam \ENET_CMD~I .oe_async_reset = "none";
defparam \ENET_CMD~I .oe_power_up = "low";
defparam \ENET_CMD~I .oe_register_mode = "none";
defparam \ENET_CMD~I .oe_sync_reset = "none";
defparam \ENET_CMD~I .operation_mode = "output";
defparam \ENET_CMD~I .output_async_reset = "none";
defparam \ENET_CMD~I .output_power_up = "low";
defparam \ENET_CMD~I .output_register_mode = "none";
defparam \ENET_CMD~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ENET_CS_N~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ENET_CS_N));
// synopsys translate_off
defparam \ENET_CS_N~I .input_async_reset = "none";
defparam \ENET_CS_N~I .input_power_up = "low";
defparam \ENET_CS_N~I .input_register_mode = "none";
defparam \ENET_CS_N~I .input_sync_reset = "none";
defparam \ENET_CS_N~I .oe_async_reset = "none";
defparam \ENET_CS_N~I .oe_power_up = "low";
defparam \ENET_CS_N~I .oe_register_mode = "none";
defparam \ENET_CS_N~I .oe_sync_reset = "none";
defparam \ENET_CS_N~I .operation_mode = "output";
defparam \ENET_CS_N~I .output_async_reset = "none";
defparam \ENET_CS_N~I .output_power_up = "low";
defparam \ENET_CS_N~I .output_register_mode = "none";
defparam \ENET_CS_N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ENET_WR_N~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ENET_WR_N));
// synopsys translate_off
defparam \ENET_WR_N~I .input_async_reset = "none";
defparam \ENET_WR_N~I .input_power_up = "low";
defparam \ENET_WR_N~I .input_register_mode = "none";
defparam \ENET_WR_N~I .input_sync_reset = "none";
defparam \ENET_WR_N~I .oe_async_reset = "none";
defparam \ENET_WR_N~I .oe_power_up = "low";
defparam \ENET_WR_N~I .oe_register_mode = "none";
defparam \ENET_WR_N~I .oe_sync_reset = "none";
defparam \ENET_WR_N~I .operation_mode = "output";
defparam \ENET_WR_N~I .output_async_reset = "none";
defparam \ENET_WR_N~I .output_power_up = "low";
defparam \ENET_WR_N~I .output_register_mode = "none";
defparam \ENET_WR_N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ENET_RD_N~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ENET_RD_N));
// synopsys translate_off
defparam \ENET_RD_N~I .input_async_reset = "none";
defparam \ENET_RD_N~I .input_power_up = "low";
defparam \ENET_RD_N~I .input_register_mode = "none";
defparam \ENET_RD_N~I .input_sync_reset = "none";
defparam \ENET_RD_N~I .oe_async_reset = "none";
defparam \ENET_RD_N~I .oe_power_up = "low";
defparam \ENET_RD_N~I .oe_register_mode = "none";
defparam \ENET_RD_N~I .oe_sync_reset = "none";
defparam \ENET_RD_N~I .operation_mode = "output";
defparam \ENET_RD_N~I .output_async_reset = "none";
defparam \ENET_RD_N~I .output_power_up = "low";
defparam \ENET_RD_N~I .output_register_mode = "none";
defparam \ENET_RD_N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ENET_RST_N~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ENET_RST_N));
// synopsys translate_off
defparam \ENET_RST_N~I .input_async_reset = "none";
defparam \ENET_RST_N~I .input_power_up = "low";
defparam \ENET_RST_N~I .input_register_mode = "none";
defparam \ENET_RST_N~I .input_sync_reset = "none";
defparam \ENET_RST_N~I .oe_async_reset = "none";
defparam \ENET_RST_N~I .oe_power_up = "low";
defparam \ENET_RST_N~I .oe_register_mode = "none";
defparam \ENET_RST_N~I .oe_sync_reset = "none";
defparam \ENET_RST_N~I .operation_mode = "output";
defparam \ENET_RST_N~I .output_async_reset = "none";
defparam \ENET_RST_N~I .output_power_up = "low";
defparam \ENET_RST_N~I .output_register_mode = "none";
defparam \ENET_RST_N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \ENET_INT~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ENET_INT));
// synopsys translate_off
defparam \ENET_INT~I .input_async_reset = "none";
defparam \ENET_INT~I .input_power_up = "low";
defparam \ENET_INT~I .input_register_mode = "none";
defparam \ENET_INT~I .input_sync_reset = "none";
defparam \ENET_INT~I .oe_async_reset = "none";
defparam \ENET_INT~I .oe_power_up = "low";
defparam \ENET_INT~I .oe_register_mode = "none";
defparam \ENET_INT~I .oe_sync_reset = "none";
defparam \ENET_INT~I .operation_mode = "input";
defparam \ENET_INT~I .output_async_reset = "none";
defparam \ENET_INT~I .output_power_up = "low";
defparam \ENET_INT~I .output_register_mode = "none";
defparam \ENET_INT~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ENET_CLOCK_50~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ENET_CLOCK_50));
// synopsys translate_off
defparam \ENET_CLOCK_50~I .input_async_reset = "none";
defparam \ENET_CLOCK_50~I .input_power_up = "low";
defparam \ENET_CLOCK_50~I .input_register_mode = "none";
defparam \ENET_CLOCK_50~I .input_sync_reset = "none";
defparam \ENET_CLOCK_50~I .oe_async_reset = "none";
defparam \ENET_CLOCK_50~I .oe_power_up = "low";
defparam \ENET_CLOCK_50~I .oe_register_mode = "none";
defparam \ENET_CLOCK_50~I .oe_sync_reset = "none";
defparam \ENET_CLOCK_50~I .operation_mode = "output";
defparam \ENET_CLOCK_50~I .output_async_reset = "none";
defparam \ENET_CLOCK_50~I .output_power_up = "low";
defparam \ENET_CLOCK_50~I .output_register_mode = "none";
defparam \ENET_CLOCK_50~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \AUD_ADCDAT~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(AUD_ADCDAT));
// synopsys translate_off
defparam \AUD_ADCDAT~I .input_async_reset = "none";
defparam \AUD_ADCDAT~I .input_power_up = "low";
defparam \AUD_ADCDAT~I .input_register_mode = "none";
defparam \AUD_ADCDAT~I .input_sync_reset = "none";
defparam \AUD_ADCDAT~I .oe_async_reset = "none";
defparam \AUD_ADCDAT~I .oe_power_up = "low";
defparam \AUD_ADCDAT~I .oe_register_mode = "none";
defparam \AUD_ADCDAT~I .oe_sync_reset = "none";
defparam \AUD_ADCDAT~I .operation_mode = "input";
defparam \AUD_ADCDAT~I .output_async_reset = "none";
defparam \AUD_ADCDAT~I .output_power_up = "low";
defparam \AUD_ADCDAT~I .output_register_mode = "none";
defparam \AUD_ADCDAT~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \AUD_DACDAT~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(AUD_DACDAT));
// synopsys translate_off
defparam \AUD_DACDAT~I .input_async_reset = "none";
defparam \AUD_DACDAT~I .input_power_up = "low";
defparam \AUD_DACDAT~I .input_register_mode = "none";
defparam \AUD_DACDAT~I .input_sync_reset = "none";
defparam \AUD_DACDAT~I .oe_async_reset = "none";
defparam \AUD_DACDAT~I .oe_power_up = "low";
defparam \AUD_DACDAT~I .oe_register_mode = "none";
defparam \AUD_DACDAT~I .oe_sync_reset = "none";
defparam \AUD_DACDAT~I .operation_mode = "output";
defparam \AUD_DACDAT~I .output_async_reset = "none";
defparam \AUD_DACDAT~I .output_power_up = "low";
defparam \AUD_DACDAT~I .output_register_mode = "none";
defparam \AUD_DACDAT~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \AUD_XCK~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(AUD_XCK));
// synopsys translate_off
defparam \AUD_XCK~I .input_async_reset = "none";
defparam \AUD_XCK~I .input_power_up = "low";
defparam \AUD_XCK~I .input_register_mode = "none";
defparam \AUD_XCK~I .input_sync_reset = "none";
defparam \AUD_XCK~I .oe_async_reset = "none";
defparam \AUD_XCK~I .oe_power_up = "low";
defparam \AUD_XCK~I .oe_register_mode = "none";
defparam \AUD_XCK~I .oe_sync_reset = "none";
defparam \AUD_XCK~I .operation_mode = "output";
defparam \AUD_XCK~I .output_async_reset = "none";
defparam \AUD_XCK~I .output_power_up = "low";
defparam \AUD_XCK~I .output_register_mode = "none";
defparam \AUD_XCK~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \TD_DATA[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(TD_DATA[0]));
// synopsys translate_off
defparam \TD_DATA[0]~I .input_async_reset = "none";
defparam \TD_DATA[0]~I .input_power_up = "low";
defparam \TD_DATA[0]~I .input_register_mode = "none";
defparam \TD_DATA[0]~I .input_sync_reset = "none";
defparam \TD_DATA[0]~I .oe_async_reset = "none";
defparam \TD_DATA[0]~I .oe_power_up = "low";
defparam \TD_DATA[0]~I .oe_register_mode = "none";
defparam \TD_DATA[0]~I .oe_sync_reset = "none";
defparam \TD_DATA[0]~I .operation_mode = "input";
defparam \TD_DATA[0]~I .output_async_reset = "none";
defparam \TD_DATA[0]~I .output_power_up = "low";
defparam \TD_DATA[0]~I .output_register_mode = "none";
defparam \TD_DATA[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \TD_DATA[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(TD_DATA[1]));
// synopsys translate_off
defparam \TD_DATA[1]~I .input_async_reset = "none";
defparam \TD_DATA[1]~I .input_power_up = "low";
defparam \TD_DATA[1]~I .input_register_mode = "none";
defparam \TD_DATA[1]~I .input_sync_reset = "none";
defparam \TD_DATA[1]~I .oe_async_reset = "none";
defparam \TD_DATA[1]~I .oe_power_up = "low";
defparam \TD_DATA[1]~I .oe_register_mode = "none";
defparam \TD_DATA[1]~I .oe_sync_reset = "none";
defparam \TD_DATA[1]~I .operation_mode = "input";
defparam \TD_DATA[1]~I .output_async_reset = "none";
defparam \TD_DATA[1]~I .output_power_up = "low";
defparam \TD_DATA[1]~I .output_register_mode = "none";
defparam \TD_DATA[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \TD_DATA[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(TD_DATA[2]));
// synopsys translate_off
defparam \TD_DATA[2]~I .input_async_reset = "none";
defparam \TD_DATA[2]~I .input_power_up = "low";
defparam \TD_DATA[2]~I .input_register_mode = "none";
defparam \TD_DATA[2]~I .input_sync_reset = "none";
defparam \TD_DATA[2]~I .oe_async_reset = "none";
defparam \TD_DATA[2]~I .oe_power_up = "low";
defparam \TD_DATA[2]~I .oe_register_mode = "none";
defparam \TD_DATA[2]~I .oe_sync_reset = "none";
defparam \TD_DATA[2]~I .operation_mode = "input";
defparam \TD_DATA[2]~I .output_async_reset = "none";
defparam \TD_DATA[2]~I .output_power_up = "low";
defparam \TD_DATA[2]~I .output_register_mode = "none";
defparam \TD_DATA[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \TD_DATA[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(TD_DATA[3]));
// synopsys translate_off
defparam \TD_DATA[3]~I .input_async_reset = "none";
defparam \TD_DATA[3]~I .input_power_up = "low";
defparam \TD_DATA[3]~I .input_register_mode = "none";
defparam \TD_DATA[3]~I .input_sync_reset = "none";
defparam \TD_DATA[3]~I .oe_async_reset = "none";
defparam \TD_DATA[3]~I .oe_power_up = "low";
defparam \TD_DATA[3]~I .oe_register_mode = "none";
defparam \TD_DATA[3]~I .oe_sync_reset = "none";
defparam \TD_DATA[3]~I .operation_mode = "input";
defparam \TD_DATA[3]~I .output_async_reset = "none";
defparam \TD_DATA[3]~I .output_power_up = "low";
defparam \TD_DATA[3]~I .output_register_mode = "none";
defparam \TD_DATA[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \TD_DATA[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(TD_DATA[4]));
// synopsys translate_off
defparam \TD_DATA[4]~I .input_async_reset = "none";
defparam \TD_DATA[4]~I .input_power_up = "low";
defparam \TD_DATA[4]~I .input_register_mode = "none";
defparam \TD_DATA[4]~I .input_sync_reset = "none";
defparam \TD_DATA[4]~I .oe_async_reset = "none";
defparam \TD_DATA[4]~I .oe_power_up = "low";
defparam \TD_DATA[4]~I .oe_register_mode = "none";
defparam \TD_DATA[4]~I .oe_sync_reset = "none";
defparam \TD_DATA[4]~I .operation_mode = "input";
defparam \TD_DATA[4]~I .output_async_reset = "none";
defparam \TD_DATA[4]~I .output_power_up = "low";
defparam \TD_DATA[4]~I .output_register_mode = "none";
defparam \TD_DATA[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \TD_DATA[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(TD_DATA[5]));
// synopsys translate_off
defparam \TD_DATA[5]~I .input_async_reset = "none";
defparam \TD_DATA[5]~I .input_power_up = "low";
defparam \TD_DATA[5]~I .input_register_mode = "none";
defparam \TD_DATA[5]~I .input_sync_reset = "none";
defparam \TD_DATA[5]~I .oe_async_reset = "none";
defparam \TD_DATA[5]~I .oe_power_up = "low";
defparam \TD_DATA[5]~I .oe_register_mode = "none";
defparam \TD_DATA[5]~I .oe_sync_reset = "none";
defparam \TD_DATA[5]~I .operation_mode = "input";
defparam \TD_DATA[5]~I .output_async_reset = "none";
defparam \TD_DATA[5]~I .output_power_up = "low";
defparam \TD_DATA[5]~I .output_register_mode = "none";
defparam \TD_DATA[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \TD_DATA[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(TD_DATA[6]));
// synopsys translate_off
defparam \TD_DATA[6]~I .input_async_reset = "none";
defparam \TD_DATA[6]~I .input_power_up = "low";
defparam \TD_DATA[6]~I .input_register_mode = "none";
defparam \TD_DATA[6]~I .input_sync_reset = "none";
defparam \TD_DATA[6]~I .oe_async_reset = "none";
defparam \TD_DATA[6]~I .oe_power_up = "low";
defparam \TD_DATA[6]~I .oe_register_mode = "none";
defparam \TD_DATA[6]~I .oe_sync_reset = "none";
defparam \TD_DATA[6]~I .operation_mode = "input";
defparam \TD_DATA[6]~I .output_async_reset = "none";
defparam \TD_DATA[6]~I .output_power_up = "low";
defparam \TD_DATA[6]~I .output_register_mode = "none";
defparam \TD_DATA[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \TD_DATA[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(TD_DATA[7]));
// synopsys translate_off
defparam \TD_DATA[7]~I .input_async_reset = "none";
defparam \TD_DATA[7]~I .input_power_up = "low";
defparam \TD_DATA[7]~I .input_register_mode = "none";
defparam \TD_DATA[7]~I .input_sync_reset = "none";
defparam \TD_DATA[7]~I .oe_async_reset = "none";
defparam \TD_DATA[7]~I .oe_power_up = "low";
defparam \TD_DATA[7]~I .oe_register_mode = "none";
defparam \TD_DATA[7]~I .oe_sync_reset = "none";
defparam \TD_DATA[7]~I .operation_mode = "input";
defparam \TD_DATA[7]~I .output_async_reset = "none";
defparam \TD_DATA[7]~I .output_power_up = "low";
defparam \TD_DATA[7]~I .output_register_mode = "none";
defparam \TD_DATA[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \TD_HS~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(TD_HS));
// synopsys translate_off
defparam \TD_HS~I .input_async_reset = "none";
defparam \TD_HS~I .input_power_up = "low";
defparam \TD_HS~I .input_register_mode = "none";
defparam \TD_HS~I .input_sync_reset = "none";
defparam \TD_HS~I .oe_async_reset = "none";
defparam \TD_HS~I .oe_power_up = "low";
defparam \TD_HS~I .oe_register_mode = "none";
defparam \TD_HS~I .oe_sync_reset = "none";
defparam \TD_HS~I .operation_mode = "input";
defparam \TD_HS~I .output_async_reset = "none";
defparam \TD_HS~I .output_power_up = "low";
defparam \TD_HS~I .output_register_mode = "none";
defparam \TD_HS~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \TD_VS~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(TD_VS));
// synopsys translate_off
defparam \TD_VS~I .input_async_reset = "none";
defparam \TD_VS~I .input_power_up = "low";
defparam \TD_VS~I .input_register_mode = "none";
defparam \TD_VS~I .input_sync_reset = "none";
defparam \TD_VS~I .oe_async_reset = "none";
defparam \TD_VS~I .oe_power_up = "low";
defparam \TD_VS~I .oe_register_mode = "none";
defparam \TD_VS~I .oe_sync_reset = "none";
defparam \TD_VS~I .operation_mode = "input";
defparam \TD_VS~I .output_async_reset = "none";
defparam \TD_VS~I .output_power_up = "low";
defparam \TD_VS~I .output_register_mode = "none";
defparam \TD_VS~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \TD_RESET~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(TD_RESET));
// synopsys translate_off
defparam \TD_RESET~I .input_async_reset = "none";
defparam \TD_RESET~I .input_power_up = "low";
defparam \TD_RESET~I .input_register_mode = "none";
defparam \TD_RESET~I .input_sync_reset = "none";
defparam \TD_RESET~I .oe_async_reset = "none";
defparam \TD_RESET~I .oe_power_up = "low";
defparam \TD_RESET~I .oe_register_mode = "none";
defparam \TD_RESET~I .oe_sync_reset = "none";
defparam \TD_RESET~I .operation_mode = "output";
defparam \TD_RESET~I .output_async_reset = "none";
defparam \TD_RESET~I .output_power_up = "low";
defparam \TD_RESET~I .output_register_mode = "none";
defparam \TD_RESET~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \TD_CLOCK_5027~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(TD_CLOCK_5027));
// synopsys translate_off
defparam \TD_CLOCK_5027~I .input_async_reset = "none";
defparam \TD_CLOCK_5027~I .input_power_up = "low";
defparam \TD_CLOCK_5027~I .input_register_mode = "none";
defparam \TD_CLOCK_5027~I .input_sync_reset = "none";
defparam \TD_CLOCK_5027~I .oe_async_reset = "none";
defparam \TD_CLOCK_5027~I .oe_power_up = "low";
defparam \TD_CLOCK_5027~I .oe_register_mode = "none";
defparam \TD_CLOCK_5027~I .oe_sync_reset = "none";
defparam \TD_CLOCK_5027~I .operation_mode = "input";
defparam \TD_CLOCK_5027~I .output_async_reset = "none";
defparam \TD_CLOCK_5027~I .output_power_up = "low";
defparam \TD_CLOCK_5027~I .output_register_mode = "none";
defparam \TD_CLOCK_5027~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
