{"vcs1":{"timestamp_begin":1734777058.534495530, "rt":3.30, "ut":2.14, "st":0.52}}
{"vcselab":{"timestamp_begin":1734777061.916159970, "rt":1.13, "ut":0.50, "st":0.08}}
{"link":{"timestamp_begin":1734777063.129211160, "rt":0.52, "ut":0.40, "st":0.35}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1734777057.743816894}
{"VCS_COMP_START_TIME": 1734777057.743816894}
{"VCS_COMP_END_TIME": 1734777122.489739709}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a -v /RAID2/COURSE/iclab/iclabTA01/UMC018_CBDK/CIC/Verilog/fsa0m_a_generic_core_30.lib.src +define+PERF +define+GATE +neg_tchk +nowarnNTCDSN"}
{"vcs1": {"peak_mem": 366808}}
{"stitch_vcselab": {"peak_mem": 242504}}
