JLEI@DISCA.UPV.ES | Jie.Lei.contact@gmail.com 
 
 [üéì Google Scholar](https://scholar.google.com/citations?user=g0nZZiMAAAAJ&hl=en&oi=ao){:target="_blank"} 
| [üìΩ Youtube](https://www.youtube.com/channel/UCbG3LTzpZPVncPePOpqxW9w){:target="_blank"}    |   [üêß Twitter](https://twitter.com/That_JieLei){:target="_blank"}

---

[‚á¶ Back Home](https://jiegh.github.io/about/)


Hi there üëã, my name is Jie Lei the Early Stage Researcher of the [APROPOS](https://www.apropos-itn.eu/){:target="_blank"} project, based in the [Universitat Polit√®cnica de Val√®ncia](https://www.upv.es/){:target="_blank"}, Spain. I am working on compute acceleration on AMD Xilinx Versal, utilizing SIMD processors, FPGA, along with custom memory hierarchy to accelerate the matrix multiplication. 



Paper: 
[Mapping Parallel Matrix Multiplication in GotoBLAS2 to the AMD Versal ACAP for Deep Learning](https://arc.net/l/quote/mbhopaxf)
<br /> *Lei, J., Quintana-Ort ÃÅƒ±, E.S., 2024. Mapping Parallel Matrix Multipli- cation in GotoBLAS2 to the AMD Versal ACAP for Deep Learning. In: Proceedings of the PECS 2024 - Workshop on Performance and Energy Efficiency in Concurrent and Distributed Systems, Pisa, Italy, to appear.*

[Poster](ACACES24.pdf){:target="_blank"}

Poster breakdown:
...
