{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1555347109051 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1555347109067 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 15 10:51:48 2019 " "Processing started: Mon Apr 15 10:51:48 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1555347109067 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555347109067 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off d_latch_test -c d_latch_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off d_latch_test -c d_latch_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555347109067 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1555347109442 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1555347109442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_latch_behavior.v 1 1 " "Found 1 design units, including 1 entities, in source file d_latch_behavior.v" { { "Info" "ISGN_ENTITY_NAME" "1 D_latch_behavior " "Found entity 1: D_latch_behavior" {  } { { "D_latch_behavior.v" "" { Text "C:/Users/barber.timothy20/Documents/Github/Quartus/Lab13/D_latch_behavior.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555347122111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555347122111 ""}
{ "Warning" "WSGN_SEARCH_FILE" "d_latch_test.v 1 1 " "Using design file d_latch_test.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 d_latch_test " "Found entity 1: d_latch_test" {  } { { "d_latch_test.v" "" { Text "C:/Users/barber.timothy20/Documents/Github/Quartus/Lab13/d_latch_test.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555347122139 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1555347122139 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "d_latch_test.v(18) " "Verilog HDL Instantiation warning at d_latch_test.v(18): instance has no name" {  } { { "d_latch_test.v" "" { Text "C:/Users/barber.timothy20/Documents/Github/Quartus/Lab13/d_latch_test.v" 18 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1555347122139 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "d_latch_test " "Elaborating entity \"d_latch_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1555347122139 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9..2\] d_latch_test.v(9) " "Output port \"LEDR\[9..2\]\" at d_latch_test.v(9) has no driver" {  } { { "d_latch_test.v" "" { Text "C:/Users/barber.timothy20/Documents/Github/Quartus/Lab13/d_latch_test.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1555347122139 "|d_latch_test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_latch_behavior D_latch_behavior:comb_3 " "Elaborating entity \"D_latch_behavior\" for hierarchy \"D_latch_behavior:comb_3\"" {  } { { "d_latch_test.v" "comb_3" { Text "C:/Users/barber.timothy20/Documents/Github/Quartus/Lab13/d_latch_test.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555347122155 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Q D_latch_behavior.v(2) " "Verilog HDL Always Construct warning at D_latch_behavior.v(2): inferring latch(es) for variable \"Q\", which holds its previous value in one or more paths through the always construct" {  } { { "D_latch_behavior.v" "" { Text "C:/Users/barber.timothy20/Documents/Github/Quartus/Lab13/D_latch_behavior.v" 2 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1555347122155 "|d_latch_test|D_latch_behavior:comb_3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Qbar D_latch_behavior.v(2) " "Verilog HDL Always Construct warning at D_latch_behavior.v(2): inferring latch(es) for variable \"Qbar\", which holds its previous value in one or more paths through the always construct" {  } { { "D_latch_behavior.v" "" { Text "C:/Users/barber.timothy20/Documents/Github/Quartus/Lab13/D_latch_behavior.v" 2 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1555347122155 "|d_latch_test|D_latch_behavior:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Qbar D_latch_behavior.v(2) " "Inferred latch for \"Qbar\" at D_latch_behavior.v(2)" {  } { { "D_latch_behavior.v" "" { Text "C:/Users/barber.timothy20/Documents/Github/Quartus/Lab13/D_latch_behavior.v" 2 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555347122155 "|d_latch_test|D_latch_behavior:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q D_latch_behavior.v(2) " "Inferred latch for \"Q\" at D_latch_behavior.v(2)" {  } { { "D_latch_behavior.v" "" { Text "C:/Users/barber.timothy20/Documents/Github/Quartus/Lab13/D_latch_behavior.v" 2 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555347122155 "|d_latch_test|D_latch_behavior:comb_3"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "d_latch_test.v" "" { Text "C:/Users/barber.timothy20/Documents/Github/Quartus/Lab13/d_latch_test.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555347122649 "|d_latch_test|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "d_latch_test.v" "" { Text "C:/Users/barber.timothy20/Documents/Github/Quartus/Lab13/d_latch_test.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555347122649 "|d_latch_test|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "d_latch_test.v" "" { Text "C:/Users/barber.timothy20/Documents/Github/Quartus/Lab13/d_latch_test.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555347122649 "|d_latch_test|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "d_latch_test.v" "" { Text "C:/Users/barber.timothy20/Documents/Github/Quartus/Lab13/d_latch_test.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555347122649 "|d_latch_test|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "d_latch_test.v" "" { Text "C:/Users/barber.timothy20/Documents/Github/Quartus/Lab13/d_latch_test.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555347122649 "|d_latch_test|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "d_latch_test.v" "" { Text "C:/Users/barber.timothy20/Documents/Github/Quartus/Lab13/d_latch_test.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555347122649 "|d_latch_test|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "d_latch_test.v" "" { Text "C:/Users/barber.timothy20/Documents/Github/Quartus/Lab13/d_latch_test.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555347122649 "|d_latch_test|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "d_latch_test.v" "" { Text "C:/Users/barber.timothy20/Documents/Github/Quartus/Lab13/d_latch_test.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555347122649 "|d_latch_test|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1555347122649 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1555347122717 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1555347123338 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555347123338 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "d_latch_test.v" "" { Text "C:/Users/barber.timothy20/Documents/Github/Quartus/Lab13/d_latch_test.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1555347123490 "|d_latch_test|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "d_latch_test.v" "" { Text "C:/Users/barber.timothy20/Documents/Github/Quartus/Lab13/d_latch_test.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1555347123490 "|d_latch_test|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "d_latch_test.v" "" { Text "C:/Users/barber.timothy20/Documents/Github/Quartus/Lab13/d_latch_test.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1555347123490 "|d_latch_test|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "d_latch_test.v" "" { Text "C:/Users/barber.timothy20/Documents/Github/Quartus/Lab13/d_latch_test.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1555347123490 "|d_latch_test|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "d_latch_test.v" "" { Text "C:/Users/barber.timothy20/Documents/Github/Quartus/Lab13/d_latch_test.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1555347123490 "|d_latch_test|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "d_latch_test.v" "" { Text "C:/Users/barber.timothy20/Documents/Github/Quartus/Lab13/d_latch_test.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1555347123490 "|d_latch_test|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "d_latch_test.v" "" { Text "C:/Users/barber.timothy20/Documents/Github/Quartus/Lab13/d_latch_test.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1555347123490 "|d_latch_test|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "d_latch_test.v" "" { Text "C:/Users/barber.timothy20/Documents/Github/Quartus/Lab13/d_latch_test.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1555347123490 "|d_latch_test|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1555347123490 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "22 " "Implemented 22 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1555347123490 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1555347123490 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2 " "Implemented 2 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1555347123490 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1555347123490 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "691 " "Peak virtual memory: 691 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1555347123542 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 15 10:52:03 2019 " "Processing ended: Mon Apr 15 10:52:03 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1555347123542 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1555347123542 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1555347123542 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1555347123542 ""}
