[
    {
        "": {
            "header": [
                "Total Design",
                "WNS (ns)",
                "TNS (ns)"
            ],
            "data": [
                [
                    "Setup",
                    "-4.7476",
                    "-892.55"
                ],
                [
                    "Hold",
                    "Met",
                    "Met"
                ]
            ]
        }
    },
    {
        "": {
            "header": [
                "Intra-clock",
                "Constraint (ns)",
                "Path Delay (ns)",
                "WNS (ns)",
                "FMAX (MHz)"
            ],
            "data": [
                [
                    "wciS0_Clk",
                    "Met",
                    "4.7476",
                    "-4.7476",
                    "210.633"
                ]
            ]
        }
    }
]