library ieee;
use ieee.std_logic_1164.all;

entity z_flag is 
port(
		clk:in std_logic;
		reset:in std_logic;
		allow:in std_logic;
		q_out:out std_logic;
		load:in std_logic
		);
end entity;

architecture status_reg of z_flag is

signal register_value:std_logic register;
		
	begin
	
		q_out<=register_value;
		arch_blk:block ((clk='1')and not (clk' Stable))
		
		begin
		
		 register_value <= guarded '0' when not (reset='1')
		 
		 else 
		 
		 load when (reset = '1' and allow='1') else register_value;
		 end block;
		
		 end architecture;
