sim_seconds                                  5.147909                       # Number of seconds simulated
sim_ticks                                5147909397000                       # Number of ticks simulated
final_tick                               31799633949500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1078521                       # Simulator instruction rate (inst/s)
host_op_rate                                  1097255                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1214579396                       # Simulator tick rate (ticks/s)
host_mem_usage                                2640536                       # Number of bytes of host memory used
host_seconds                                  4238.43                       # Real time elapsed on the host
sim_insts                                  4571233565                       # Number of instructions simulated
sim_ops                                    4650638987                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.vram.atomic_fadd_count              0                       # atomic fadd count
system.realview.vram.atomic_min_count               0                       # atomic min count
system.realview.vram.atomic_inc_count               0                       # atomic inc count
system.mem_ctrls11.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls11.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls11.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls11.atomic_min_count                 0                       # atomic min count
system.mem_ctrls11.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls11.bytes_read::system.cpu0.dtb.walker        23808                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu0.inst        32512                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu0.data    327586048                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu1.dtb.walker        27904                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu1.inst        29440                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu1.data    329221376                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu2.dtb.walker        20480                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu2.inst        26880                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu2.data    326597632                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu3.dtb.walker        24576                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu3.inst        19968                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu3.data    332942592                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu4.dtb.walker        20224                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu4.inst        31488                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu4.data    309601024                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu5.dtb.walker        26880                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu5.inst        26368                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu5.data    326918400                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu7.inst         7680                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu7.data         1536                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::total       1953186816                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu0.inst        32512                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu1.inst        29440                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu2.inst        26880                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu3.inst        19968                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu4.inst        31488                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu5.inst        26368                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu7.inst         7680                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::total       174336                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_written::writebacks       836608                       # Number of bytes written to this memory
system.mem_ctrls11.bytes_written::total        836608                       # Number of bytes written to this memory
system.mem_ctrls11.num_reads::system.cpu0.dtb.walker           93                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu0.inst          127                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu0.data      1279633                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu1.dtb.walker          109                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu1.inst          115                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu1.data      1286021                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu2.dtb.walker           80                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu2.inst          105                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu2.data      1275772                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu3.dtb.walker           96                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu3.inst           78                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu3.data      1300557                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu4.dtb.walker           79                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu4.inst          123                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu4.data      1209379                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu5.dtb.walker          105                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu5.inst          103                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu5.data      1277025                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu7.inst           30                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu7.data            6                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::total           7629636                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_writes::writebacks         3268                       # Number of write requests responded to by this memory
system.mem_ctrls11.num_writes::total             3268                       # Number of write requests responded to by this memory
system.mem_ctrls11.bw_read::system.cpu0.dtb.walker         4625                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu0.inst         6316                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu0.data     63634773                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu1.dtb.walker         5420                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu1.inst         5719                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu1.data     63952442                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu2.dtb.walker         3978                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu2.inst         5222                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu2.data     63442770                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu3.dtb.walker         4774                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu3.inst         3879                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu3.data     64675301                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu4.dtb.walker         3929                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu4.inst         6117                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu4.data     60141118                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu5.dtb.walker         5222                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu5.inst         5122                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu5.data     63505080                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu7.inst         1492                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu7.data          298                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::total           379413596                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu0.inst         6316                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu1.inst         5719                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu2.inst         5222                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu3.inst         3879                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu4.inst         6117                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu5.inst         5122                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu7.inst         1492                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::total          33865                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_write::writebacks        162514                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_write::total             162514                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_total::writebacks        162514                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu0.dtb.walker         4625                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu0.inst         6316                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu0.data     63634773                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu1.dtb.walker         5420                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu1.inst         5719                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu1.data     63952442                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu2.dtb.walker         3978                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu2.inst         5222                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu2.data     63442770                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu3.dtb.walker         4774                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu3.inst         3879                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu3.data     64675301                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu4.dtb.walker         3929                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu4.inst         6117                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu4.data     60141118                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu5.dtb.walker         5222                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu5.inst         5122                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu5.data     63505080                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu7.inst         1492                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu7.data          298                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::total          379576110                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.readReqs                   7629636                       # Number of read requests accepted
system.mem_ctrls11.writeReqs                     3268                       # Number of write requests accepted
system.mem_ctrls11.readBursts                61037088                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls11.writeBursts                  26144                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls11.bytesReadDRAM           1952779104                       # Total number of bytes read from DRAM
system.mem_ctrls11.bytesReadWrQ                407712                       # Total number of bytes read from write queue
system.mem_ctrls11.bytesWritten                653216                       # Total number of bytes written to DRAM
system.mem_ctrls11.bytesReadSys            1953186816                       # Total read bytes from the system interface side
system.mem_ctrls11.bytesWrittenSys             836608                       # Total written bytes from the system interface side
system.mem_ctrls11.servicedByWrQ                12741                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls11.mergedWrBursts                5738                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls11.neitherReadNorWriteReqs           17                       # Number of requests that are neither read nor write
system.mem_ctrls11.perBankRdBursts::0         7451751                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::1         7655840                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::2         7692896                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::3         7700912                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::4         7894848                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::5         7493160                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::6         7731864                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::7         7403076                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::0           18685                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::1             128                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::2             104                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::3             616                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::4             144                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::5             119                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::6              64                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::7             553                       # Per bank write bursts
system.mem_ctrls11.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls11.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls11.totGap                5147930096000                       # Total gap between requests
system.mem_ctrls11.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::5            61037088                       # Read request sizes (log2)
system.mem_ctrls11.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::5              26144                       # Write request sizes (log2)
system.mem_ctrls11.rdQLenPdf::0               7062662                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::1               7100699                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::2               7148929                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::3               7171793                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::4               7189767                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::5               7211605                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::6               7252898                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::7               7306066                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::8                546878                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::9                510947                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::10               465707                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::11               444294                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::12               427299                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::13               406505                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::14               366898                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::15               315934                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::16                18513                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::17                16066                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::18                13125                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::19                11707                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::20                10751                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::21                 9724                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::22                 8064                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::23                 5890                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::24                  361                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::25                  300                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::26                  225                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::27                  189                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::28                  165                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::29                  145                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::30                  116                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::31                   87                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::32                    6                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::33                    5                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::34                    5                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::35                    5                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::36                    5                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::37                    4                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::38                    4                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::39                    4                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::15                  693                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::16                  696                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::17                  698                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::18                  702                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::19                  710                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::20                  720                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::21                  727                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::22                  794                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::23                  864                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::24                  903                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::25                  904                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::26                  904                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::27                  904                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::28                  904                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::29                  904                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::30                  904                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::31                  906                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::32                  906                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::33                  903                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::34                  900                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::35                  894                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::36                  887                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::37                  884                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::38                  841                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::39                  354                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.bytesPerActivate::samples      7713522                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::mean   253.247780                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::gmean   251.164835                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::stdev    21.137278                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::32-63        26268      0.34%      0.34% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::64-95        30350      0.39%      0.73% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::96-127        25441      0.33%      1.06% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::128-159         1943      0.03%      1.09% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::160-191        25438      0.33%      1.42% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::192-223        30316      0.39%      1.81% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::224-255        25517      0.33%      2.14% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::256-287      7548249     97.86%    100.00% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::total      7713522                       # Bytes accessed per row activation
system.mem_ctrls11.rdPerTurnAround::samples          904                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::mean 67375.940265                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::gmean 17376.489111                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::stdev 59336.266729                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::0-8191          379     41.92%     41.92% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::8192-16383            6      0.66%     42.59% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::16384-24575            4      0.44%     43.03% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::24576-32767            2      0.22%     43.25% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::32768-40959            4      0.44%     43.69% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::40960-49151            3      0.33%     44.03% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::49152-57343            3      0.33%     44.36% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::57344-65535            2      0.22%     44.58% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::65536-73727            5      0.55%     45.13% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::73728-81919            5      0.55%     45.69% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::81920-90111           20      2.21%     47.90% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::90112-98303           30      3.32%     51.22% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::98304-106495           50      5.53%     56.75% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::106496-114687           83      9.18%     65.93% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::114688-122879           90      9.96%     75.88% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::122880-131071          109     12.06%     87.94% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::131072-139263           68      7.52%     95.46% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::139264-147455           38      4.20%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::147456-155647            1      0.11%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::172032-180223            1      0.11%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::352256-360447            1      0.11%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::total          904                       # Reads before turning the bus around for writes
system.mem_ctrls11.wrPerTurnAround::samples          904                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::mean    22.580752                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::gmean    22.300898                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::stdev     3.323480                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::16            124     13.72%     13.72% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::17             40      4.42%     18.14% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::18             28      3.10%     21.24% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::19              5      0.55%     21.79% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::20             15      1.66%     23.45% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::21              6      0.66%     24.12% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::22              2      0.22%     24.34% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::23             36      3.98%     28.32% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::24            363     40.15%     68.47% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::25            283     31.31%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::32              1      0.11%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::33              1      0.11%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::total          904                       # Writes before turning the bus around for reads
system.mem_ctrls11.totQLat               1858204080926                       # Total ticks spent queuing
system.mem_ctrls11.totMemAccLat          2892566762576                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls11.totBusLat             195277910400                       # Total ticks spent in databus transfers
system.mem_ctrls11.avgQLat                   30450.21                       # Average queueing delay per DRAM burst
system.mem_ctrls11.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls11.avgMemAccLat              47400.21                       # Average memory access latency per DRAM burst
system.mem_ctrls11.avgRdBW                     379.33                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls11.avgWrBW                       0.13                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls11.avgRdBWSys                  379.41                       # Average system read bandwidth in MiByte/s
system.mem_ctrls11.avgWrBWSys                    0.16                       # Average system write bandwidth in MiByte/s
system.mem_ctrls11.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls11.busUtil                       3.79                       # Data bus utilization in percentage
system.mem_ctrls11.busUtilRead                   3.79                       # Data bus utilization in percentage for reads
system.mem_ctrls11.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls11.avgRdQLen                     8.47                       # Average read queue length when enqueuing
system.mem_ctrls11.avgWrQLen                    31.39                       # Average write queue length when enqueuing
system.mem_ctrls11.readRowHits               53314334                       # Number of row buffer hits during reads
system.mem_ctrls11.writeRowHits                 16904                       # Number of row buffer hits during writes
system.mem_ctrls11.readRowHitRate               87.37                       # Row buffer hit rate for reads
system.mem_ctrls11.writeRowHitRate              82.84                       # Row buffer hit rate for writes
system.mem_ctrls11.avgGap                   674439.26                       # Average gap between requests
system.mem_ctrls11.pageHitRate                  87.36                       # Row buffer hit rate, read and write combined
system.mem_ctrls11.memoryStateTime::IDLE 4137403165893                       # Time in different power states
system.mem_ctrls11.memoryStateTime::REF  452334119400                       # Time in different power states
system.mem_ctrls11.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls11.memoryStateTime::ACT  558172531514                       # Time in different power states
system.mem_ctrls11.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls11.actEnergy::0          3719037369.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::1          3798354470.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::2            3792752208                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::3          3732812899.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.preEnergy::0            2508874416                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::1            2562381984                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::2            2558602680                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::3            2518167432                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.readEnergy::0          24302511168                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::1          24829983360                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::2         24793997030.399998                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::3         24404507212.799999                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.writeEnergy::0        16401346.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::1        7746140.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::2        6977249.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::3        7854382.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::0      496460246592                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::1      496460246592                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::2      496460246592                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::3      496460246592                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.actBackEnergy::0      170085233283.839966                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::1      170611688056.320007                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::2      170573982255.360016                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::3      170162764355.519989                       # Energy for active background per rank (pJ)
system.mem_ctrls11.preBackEnergy::0      1579874008464                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::1      1579412206032                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::2      1579445281296                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::3      1579805998752                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.totalEnergy::0        2276966312640                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::1        2277682606634.879883                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::2        2277631839311.040039                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::3        2277092351625.600098                       # Total energy per rank (pJ)
system.mem_ctrls11.averagePower::0          79.012333                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::1          79.037188                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::2          79.035427                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::3          79.016706                       # Core power per rank (mW)
system.mem_ctrls12.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls12.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls12.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls12.atomic_min_count                 0                       # atomic min count
system.mem_ctrls12.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls12.bytes_read::system.cpu0.dtb.walker        31744                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu0.inst       111872                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu0.data    327341056                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu1.dtb.walker        23552                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu1.inst        94720                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu1.data    328999936                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu2.dtb.walker        14848                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu2.inst        39168                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu2.data    326299648                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu3.dtb.walker        29952                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu3.inst        89344                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu3.data    332708096                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu4.dtb.walker        25600                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu4.inst       105728                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu4.data    309408000                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu5.dtb.walker         6656                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu5.inst        79360                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu5.data    326584576                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu7.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu7.inst         5888                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu7.data         1024                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::total       1952001024                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu0.inst       111872                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu1.inst        94720                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu2.inst        39168                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu3.inst        89344                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu4.inst       105728                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu5.inst        79360                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu7.inst         5888                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::total       526080                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_written::writebacks       231680                       # Number of bytes written to this memory
system.mem_ctrls12.bytes_written::total        231680                       # Number of bytes written to this memory
system.mem_ctrls12.num_reads::system.cpu0.dtb.walker          124                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu0.inst          437                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu0.data      1278676                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu1.dtb.walker           92                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu1.inst          370                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu1.data      1285156                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu2.dtb.walker           58                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu2.inst          153                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu2.data      1274608                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu3.dtb.walker          117                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu3.inst          349                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu3.data      1299641                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu4.dtb.walker          100                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu4.inst          413                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu4.data      1208625                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu5.dtb.walker           26                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu5.inst          310                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu5.data      1275721                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu7.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu7.inst           23                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu7.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::total           7625004                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_writes::writebacks          905                       # Number of write requests responded to by this memory
system.mem_ctrls12.num_writes::total              905                       # Number of write requests responded to by this memory
system.mem_ctrls12.bw_read::system.cpu0.dtb.walker         6166                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu0.inst        21732                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu0.data     63587183                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu1.dtb.walker         4575                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu1.inst        18400                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu1.data     63909426                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu2.dtb.walker         2884                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu2.inst         7609                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu2.data     63384886                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu3.dtb.walker         5818                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu3.inst        17355                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu3.data     64629750                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu4.dtb.walker         4973                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu4.inst        20538                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu4.data     60103622                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu5.dtb.walker         1293                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu5.inst        15416                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu5.data     63440234                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu7.dtb.walker           50                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu7.inst         1144                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu7.data          199                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::total           379183252                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu0.inst        21732                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu1.inst        18400                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu2.inst         7609                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu3.inst        17355                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu4.inst        20538                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu5.inst        15416                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu7.inst         1144                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::total         102193                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_write::writebacks         45005                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_write::total              45005                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_total::writebacks         45005                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu0.dtb.walker         6166                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu0.inst        21732                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu0.data     63587183                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu1.dtb.walker         4575                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu1.inst        18400                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu1.data     63909426                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu2.dtb.walker         2884                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu2.inst         7609                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu2.data     63384886                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu3.dtb.walker         5818                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu3.inst        17355                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu3.data     64629750                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu4.dtb.walker         4973                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu4.inst        20538                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu4.data     60103622                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu5.dtb.walker         1293                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu5.inst        15416                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu5.data     63440234                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu7.dtb.walker           50                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu7.inst         1144                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu7.data          199                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::total          379228256                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.readReqs                   7625004                       # Number of read requests accepted
system.mem_ctrls12.writeReqs                      905                       # Number of write requests accepted
system.mem_ctrls12.readBursts                61000032                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls12.writeBursts                   7240                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls12.bytesReadDRAM           1951423680                       # Total number of bytes read from DRAM
system.mem_ctrls12.bytesReadWrQ                577344                       # Total number of bytes read from write queue
system.mem_ctrls12.bytesWritten                105984                       # Total number of bytes written to DRAM
system.mem_ctrls12.bytesReadSys            1952001024                       # Total read bytes from the system interface side
system.mem_ctrls12.bytesWrittenSys             231680                       # Total written bytes from the system interface side
system.mem_ctrls12.servicedByWrQ                18042                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls12.mergedWrBursts                3928                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls12.neitherReadNorWriteReqs           37                       # Number of requests that are neither read nor write
system.mem_ctrls12.perBankRdBursts::0         7484560                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::1         7647521                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::2         7780016                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::3         7518561                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::4         7759397                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::5         7510746                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::6         7670008                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::7         7611181                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::0             248                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::1             256                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::2              56                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::3             619                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::4             120                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::5            1189                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::6              88                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::7             736                       # Per bank write bursts
system.mem_ctrls12.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls12.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls12.totGap                5147907273000                       # Total gap between requests
system.mem_ctrls12.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::5            61000032                       # Read request sizes (log2)
system.mem_ctrls12.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::5               7240                       # Write request sizes (log2)
system.mem_ctrls12.rdQLenPdf::0               7058465                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::1               7096636                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::2               7145704                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::3               7168424                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::4               7186446                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::5               7207486                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::6               7248280                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::7               7302155                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::8                546101                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::9                510110                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::10               464028                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::11               442681                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::12               425594                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::13               405548                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::14               366429                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::15               314707                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::16                18258                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::17                15683                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::18                12779                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::19                11449                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::20                10525                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::21                 9546                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::22                 7891                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::23                 5761                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::24                  322                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::25                  259                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::26                  178                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::27                  135                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::28                  125                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::29                  106                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::30                   89                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::31                   64                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::32                    8                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::33                    7                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::34                    4                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::35                    2                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::36                    2                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::37                    2                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::38                    1                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::15                  128                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::16                  128                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::17                  130                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::18                  131                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::19                  131                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::20                  132                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::21                  132                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::22                  135                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::23                  139                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::24                  141                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::25                  141                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::26                  141                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::27                  141                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::28                  141                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::29                  141                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::30                  141                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::31                  141                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::32                  141                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::33                  139                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::34                  138                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::35                  138                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::36                  138                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::37                  138                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::38                  136                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::39                   30                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.bytesPerActivate::samples      7705809                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::mean   253.254352                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::gmean   251.194727                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::stdev    21.075168                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::32-63        25296      0.33%      0.33% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::64-95        30796      0.40%      0.73% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::96-127        25634      0.33%      1.06% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::128-159         1965      0.03%      1.09% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::160-191        25635      0.33%      1.42% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::192-223        30796      0.40%      1.82% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::224-255        24795      0.32%      2.14% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::256-287      7540892     97.86%    100.00% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::total      7705809                       # Bytes accessed per row activation
system.mem_ctrls12.rdPerTurnAround::samples          141                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::mean 432026.765957                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::gmean 87159.814113                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::stdev 463827.670204                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::0-32767           36     25.53%     25.53% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::32768-65535            4      2.84%     28.37% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::65536-98303            3      2.13%     30.50% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::98304-131071            7      4.96%     35.46% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::131072-163839            5      3.55%     39.01% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::163840-196607            6      4.26%     43.26% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::196608-229375            5      3.55%     46.81% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::229376-262143            7      4.96%     51.77% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::262144-294911            5      3.55%     55.32% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::294912-327679            3      2.13%     57.45% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::327680-360447            3      2.13%     59.57% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::360448-393215            2      1.42%     60.99% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::393216-425983            3      2.13%     63.12% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::425984-458751            2      1.42%     64.54% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::458752-491519            2      1.42%     65.96% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::491520-524287            3      2.13%     68.09% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::524288-557055            2      1.42%     69.50% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::557056-589823            2      1.42%     70.92% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::589824-622591            3      2.13%     73.05% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::720896-753663            3      2.13%     75.18% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::786432-819199            1      0.71%     75.89% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::819200-851967            3      2.13%     78.01% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::851968-884735            4      2.84%     80.85% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::884736-917503            1      0.71%     81.56% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::917504-950271            3      2.13%     83.69% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::950272-983039            1      0.71%     84.40% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1.04858e+06-1.08134e+06            1      0.71%     85.11% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1.11411e+06-1.14688e+06            2      1.42%     86.52% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1.14688e+06-1.17965e+06            3      2.13%     88.65% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1.17965e+06-1.21242e+06            4      2.84%     91.49% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1.21242e+06-1.24518e+06            4      2.84%     94.33% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1.24518e+06-1.27795e+06            1      0.71%     95.04% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1.27795e+06-1.31072e+06            1      0.71%     95.74% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1.34349e+06-1.37626e+06            1      0.71%     96.45% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1.44179e+06-1.47456e+06            1      0.71%     97.16% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1.47456e+06-1.50733e+06            1      0.71%     97.87% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1.6384e+06-1.67117e+06            1      0.71%     98.58% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1.67117e+06-1.70394e+06            1      0.71%     99.29% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1.80224e+06-1.83501e+06            1      0.71%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::total          141                       # Reads before turning the bus around for writes
system.mem_ctrls12.wrPerTurnAround::samples          141                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::mean    23.489362                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::gmean    23.365537                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::stdev     2.199406                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::16              7      4.96%      4.96% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::17              2      1.42%      6.38% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::18              2      1.42%      7.80% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::19              2      1.42%      9.22% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::21              1      0.71%      9.93% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::22              2      1.42%     11.35% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::23              1      0.71%     12.06% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::24             96     68.09%     80.14% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::25             28     19.86%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::total          141                       # Writes before turning the bus around for reads
system.mem_ctrls12.totQLat               1856847082239                       # Total ticks spent queuing
system.mem_ctrls12.totMemAccLat          2890491812739                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls12.totBusLat             195142368000                       # Total ticks spent in databus transfers
system.mem_ctrls12.avgQLat                   30449.11                       # Average queueing delay per DRAM burst
system.mem_ctrls12.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls12.avgMemAccLat              47399.11                       # Average memory access latency per DRAM burst
system.mem_ctrls12.avgRdBW                     379.07                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls12.avgWrBW                       0.02                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls12.avgRdBWSys                  379.18                       # Average system read bandwidth in MiByte/s
system.mem_ctrls12.avgWrBWSys                    0.05                       # Average system write bandwidth in MiByte/s
system.mem_ctrls12.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls12.busUtil                       3.79                       # Data bus utilization in percentage
system.mem_ctrls12.busUtilRead                   3.79                       # Data bus utilization in percentage for reads
system.mem_ctrls12.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls12.avgRdQLen                     8.47                       # Average read queue length when enqueuing
system.mem_ctrls12.avgWrQLen                    28.50                       # Average write queue length when enqueuing
system.mem_ctrls12.readRowHits               53276741                       # Number of row buffer hits during reads
system.mem_ctrls12.writeRowHits                  2752                       # Number of row buffer hits during writes
system.mem_ctrls12.readRowHitRate               87.36                       # Row buffer hit rate for reads
system.mem_ctrls12.writeRowHitRate              83.09                       # Row buffer hit rate for writes
system.mem_ctrls12.avgGap                   675054.90                       # Average gap between requests
system.mem_ctrls12.pageHitRate                  87.36                       # Row buffer hit rate, read and write combined
system.mem_ctrls12.memoryStateTime::IDLE 4138144148119                       # Time in different power states
system.mem_ctrls12.memoryStateTime::REF  452334119400                       # Time in different power states
system.mem_ctrls12.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls12.memoryStateTime::ACT  557430797181                       # Time in different power states
system.mem_ctrls12.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls12.actEnergy::0          3739479004.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::1          3774994675.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::2            3772697040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::3            3768947280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.preEnergy::0            2522664408                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::1            2546623392                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::2            2545073400                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::3            2542543800                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.readEnergy::0         24449713267.200005                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::1         24672762316.799999                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::2          24654197568                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::3         24633959500.799999                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.writeEnergy::0        7269626.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::1        7884656.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::2        8207308.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::3        8529546.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::0      496460246592                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::1      496460246592                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::2      496460246592                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::3      496460246592                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.actBackEnergy::0      170202996360                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::1      170449371956.160004                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::2      170436969996.480011                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::3      170413478536.320007                       # Energy for active background per rank (pJ)
system.mem_ctrls12.preBackEnergy::0      1579770707520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::1      1579554588576                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::2      1579565467488.000244                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::3      1579586074032                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.totalEnergy::0        2277153076778.879883                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::1        2277466472164.799805                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::2        2277442859393.280273                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::3        2277413779287.359863                       # Total energy per rank (pJ)
system.mem_ctrls12.averagePower::0          79.018813                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::1          79.029688                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::2          79.028869                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::3          79.027860                       # Core power per rank (mW)
system.mem_ctrls09.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls09.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls09.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls09.atomic_min_count                 0                       # atomic min count
system.mem_ctrls09.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls09.bytes_read::system.cpu0.dtb.walker        20224                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu0.inst       149248                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu0.data    331041024                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu1.dtb.walker        15872                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu1.inst       174336                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu1.data    332404224                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu2.dtb.walker        20992                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu2.inst       436480                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu2.data    329773312                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu3.dtb.walker        16896                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu3.inst       184320                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu3.data    336493312                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu4.dtb.walker        20992                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu4.itb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu4.inst       178944                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu4.data    313044224                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu5.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu5.itb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu5.inst       157440                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu5.data    330405632                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu7.inst        12288                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu7.data         5376                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::total       1974555904                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu0.inst       149248                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu1.inst       174336                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu2.inst       436480                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu3.inst       184320                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu4.inst       178944                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu5.inst       157440                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu7.inst        12288                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::total      1293056                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_written::writebacks      1852672                       # Number of bytes written to this memory
system.mem_ctrls09.bytes_written::total       1852672                       # Number of bytes written to this memory
system.mem_ctrls09.num_reads::system.cpu0.dtb.walker           79                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu0.inst          583                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu0.data      1293129                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu1.dtb.walker           62                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu1.inst          681                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu1.data      1298454                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu2.dtb.walker           82                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu2.inst         1705                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu2.data      1288177                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu3.dtb.walker           66                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu3.inst          720                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu3.data      1314427                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu4.dtb.walker           82                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu4.itb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu4.inst          699                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu4.data      1222829                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu5.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu5.itb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu5.inst          615                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu5.data      1290647                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu7.inst           48                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu7.data           21                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::total           7713109                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_writes::writebacks         7237                       # Number of write requests responded to by this memory
system.mem_ctrls09.num_writes::total             7237                       # Number of write requests responded to by this memory
system.mem_ctrls09.bw_read::system.cpu0.dtb.walker         3929                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu0.inst        28992                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu0.data     64305915                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu1.dtb.walker         3083                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu1.inst        33865                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu1.data     64570722                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu2.dtb.walker         4078                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu2.inst        84788                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu2.data     64059657                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu3.dtb.walker         3282                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu3.inst        35805                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu3.data     65365042                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu4.dtb.walker         4078                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu4.itb.walker           50                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu4.inst        34761                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu4.data     60809972                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu5.dtb.walker           50                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu5.itb.walker           50                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu5.inst        30583                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu5.data     64182488                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu7.inst         2387                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu7.data         1044                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::total           383564619                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu0.inst        28992                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu1.inst        33865                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu2.inst        84788                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu3.inst        35805                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu4.inst        34761                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu5.inst        30583                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu7.inst         2387                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::total         251181                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_write::writebacks        359888                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_write::total             359888                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_total::writebacks        359888                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu0.dtb.walker         3929                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu0.inst        28992                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu0.data     64305915                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu1.dtb.walker         3083                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu1.inst        33865                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu1.data     64570722                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu2.dtb.walker         4078                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu2.inst        84788                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu2.data     64059657                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu3.dtb.walker         3282                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu3.inst        35805                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu3.data     65365042                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu4.dtb.walker         4078                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu4.itb.walker           50                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu4.inst        34761                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu4.data     60809972                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu5.dtb.walker           50                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu5.itb.walker           50                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu5.inst        30583                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu5.data     64182488                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu7.inst         2387                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu7.data         1044                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::total          383924507                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.readReqs                   7713109                       # Number of read requests accepted
system.mem_ctrls09.writeReqs                     7237                       # Number of write requests accepted
system.mem_ctrls09.readBursts                61704872                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls09.writeBursts                  57896                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls09.bytesReadDRAM           1974138016                       # Total number of bytes read from DRAM
system.mem_ctrls09.bytesReadWrQ                417888                       # Total number of bytes read from write queue
system.mem_ctrls09.bytesWritten               1784576                       # Total number of bytes written to DRAM
system.mem_ctrls09.bytesReadSys            1974555904                       # Total read bytes from the system interface side
system.mem_ctrls09.bytesWrittenSys            1852672                       # Total written bytes from the system interface side
system.mem_ctrls09.servicedByWrQ                13059                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls09.mergedWrBursts                2119                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls09.neitherReadNorWriteReqs          185                       # Number of requests that are neither read nor write
system.mem_ctrls09.perBankRdBursts::0         7636160                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::1         7867354                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::2         7664715                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::3         7600972                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::4         7887392                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::5         7805082                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::6         7587611                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::7         7642527                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::0             120                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::1             120                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::2            4169                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::3              96                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::4             183                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::5            4123                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::6           23548                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::7           23409                       # Per bank write bursts
system.mem_ctrls09.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls09.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls09.totGap                5147929573000                       # Total gap between requests
system.mem_ctrls09.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::5            61704872                       # Read request sizes (log2)
system.mem_ctrls09.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::5              57896                       # Write request sizes (log2)
system.mem_ctrls09.rdQLenPdf::0               7129622                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::1               7168729                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::2               7217850                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::3               7241536                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::4               7260251                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::5               7282236                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::6               7324817                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::7               7378975                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::8                560476                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::9                523937                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::10               477979                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::11               455831                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::12               438063                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::13               417089                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::14               376302                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::15               324452                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::16                20421                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::17                17717                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::18                14623                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::19                13140                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::20                12213                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::21                11224                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::22                 9473                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::23                 7192                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::24                 1139                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::25                  910                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::26                  836                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::27                  782                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::28                  758                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::29                  734                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::30                  696                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::31                  659                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::32                  250                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::33                  138                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::34                  129                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::35                  126                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::36                  126                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::37                  126                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::38                  126                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::39                  122                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::40                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::41                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::42                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::43                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::44                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::45                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::46                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::47                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::15                 2083                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::16                 2091                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::17                 2120                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::18                 2125                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::19                 2130                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::20                 2155                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::21                 2177                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::22                 2286                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::23                 2427                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::24                 2433                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::25                 2432                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::26                 2433                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::27                 2433                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::28                 2433                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::29                 2434                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::30                 2434                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::31                 2434                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::32                 2432                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::33                 2405                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::34                 2399                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::35                 2394                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::36                 2370                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::37                 2347                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::38                 2240                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::39                  130                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.bytesPerActivate::samples      7804721                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::mean   253.170176                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::gmean   251.014818                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::stdev    21.455904                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::32-63        28032      0.36%      0.36% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::64-95        31290      0.40%      0.76% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::96-127        26052      0.33%      1.09% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::128-159         1968      0.03%      1.12% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::160-191        26049      0.33%      1.45% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::192-223        31296      0.40%      1.85% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::224-255        27352      0.35%      2.20% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::256-287      7632682     97.80%    100.00% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::total      7804721                       # Bytes accessed per row activation
system.mem_ctrls09.rdPerTurnAround::samples         2430                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::mean 25365.684774                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::gmean  1955.760013                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::stdev 47917.929153                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::0-4095         1899     78.15%     78.15% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::4096-8191            4      0.16%     78.31% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::8192-12287            2      0.08%     78.40% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::16384-20479            3      0.12%     78.52% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::24576-28671            2      0.08%     78.60% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::28672-32767            1      0.04%     78.64% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::32768-36863            1      0.04%     78.68% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::36864-40959            3      0.12%     78.81% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::40960-45055            2      0.08%     78.89% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::45056-49151            3      0.12%     79.01% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::49152-53247            1      0.04%     79.05% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::53248-57343            1      0.04%     79.09% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::57344-61439            2      0.08%     79.18% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::61440-65535            1      0.04%     79.22% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::65536-69631            3      0.12%     79.34% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::69632-73727            6      0.25%     79.59% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::73728-77823            2      0.08%     79.67% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::77824-81919            4      0.16%     79.84% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::81920-86015            9      0.37%     80.21% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::86016-90111           11      0.45%     80.66% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::90112-94207           16      0.66%     81.32% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::94208-98303           15      0.62%     81.93% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::98304-102399           22      0.91%     82.84% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::102400-106495           31      1.28%     84.12% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::106496-110591           33      1.36%     85.47% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::110592-114687           42      1.73%     87.20% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::114688-118783           48      1.98%     89.18% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::118784-122879           49      2.02%     91.19% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::122880-126975           61      2.51%     93.70% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::126976-131071           45      1.85%     95.56% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::131072-135167           41      1.69%     97.24% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::135168-139263           26      1.07%     98.31% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::139264-143359           25      1.03%     99.34% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::143360-147455           13      0.53%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::147456-151551            3      0.12%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::total         2430                       # Reads before turning the bus around for writes
system.mem_ctrls09.wrPerTurnAround::samples         2430                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::mean    22.949794                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::gmean    22.784556                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::stdev     2.534559                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::16            159      6.54%      6.54% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::17             94      3.87%     10.41% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::18             50      2.06%     12.47% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::19             29      1.19%     13.66% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::20             10      0.41%     14.07% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::21             30      1.23%     15.31% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::22             41      1.69%     17.00% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::23            103      4.24%     21.23% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::24           1795     73.87%     95.10% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::25            116      4.77%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::30              1      0.04%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::32              2      0.08%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::total         2430                       # Writes before turning the bus around for reads
system.mem_ctrls09.totQLat               1885247246822                       # Total ticks spent queuing
system.mem_ctrls09.totMemAccLat          2930923477172                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls09.totBusLat             197413801600                       # Total ticks spent in databus transfers
system.mem_ctrls09.avgQLat                   30559.12                       # Average queueing delay per DRAM burst
system.mem_ctrls09.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls09.avgMemAccLat              47509.12                       # Average memory access latency per DRAM burst
system.mem_ctrls09.avgRdBW                     383.48                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls09.avgWrBW                       0.35                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls09.avgRdBWSys                  383.56                       # Average system read bandwidth in MiByte/s
system.mem_ctrls09.avgWrBWSys                    0.36                       # Average system write bandwidth in MiByte/s
system.mem_ctrls09.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls09.busUtil                       3.84                       # Data bus utilization in percentage
system.mem_ctrls09.busUtilRead                   3.83                       # Data bus utilization in percentage for reads
system.mem_ctrls09.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls09.avgRdQLen                     8.48                       # Average read queue length when enqueuing
system.mem_ctrls09.avgWrQLen                    31.02                       # Average write queue length when enqueuing
system.mem_ctrls09.readRowHits               53896587                       # Number of row buffer hits during reads
system.mem_ctrls09.writeRowHits                 46273                       # Number of row buffer hits during writes
system.mem_ctrls09.readRowHitRate               87.36                       # Row buffer hit rate for reads
system.mem_ctrls09.writeRowHitRate              82.96                       # Row buffer hit rate for writes
system.mem_ctrls09.avgGap                   666800.37                       # Average gap between requests
system.mem_ctrls09.pageHitRate                  87.36                       # Row buffer hit rate, read and write combined
system.mem_ctrls09.memoryStateTime::IDLE 4130862243656                       # Time in different power states
system.mem_ctrls09.memoryStateTime::REF  452334119400                       # Time in different power states
system.mem_ctrls09.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls09.memoryStateTime::ACT  564713453751                       # Time in different power states
system.mem_ctrls09.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls09.actEnergy::0          3796256419.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::1          3771622310.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::2          3869411212.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::3          3760047043.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.preEnergy::0            2560966632                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::1            2544348384                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::2            2610317088                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::3            2536539672                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.readEnergy::0         24818468812.799999                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::1         24649609420.799999                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::2         25303071206.399998                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::3         24472167283.200005                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.writeEnergy::0        6944071.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::1        15700055.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::2        8753495.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::3        64257546.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::0      496460246592                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::1      496460246592                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::2      496460246592                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::3      496460246592                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.actBackEnergy::0      170596997432.639984                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::1      170432956010.880035                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::2      171112609546.560028                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::3      170479050935.039978                       # Energy for active background per rank (pJ)
system.mem_ctrls09.preBackEnergy::0      1579425092544                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::1      1579568988528.000244                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::2      1578972801216                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::3      1579528554384                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.totalEnergy::0        2277664972504.319824                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::1        2277443471301.120117                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::2        2278337210356.799805                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::3        2277300863455.680176                       # Total energy per rank (pJ)
system.mem_ctrls09.averagePower::0          79.036577                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::1          79.028890                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::2          79.059904                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::3          79.023942                       # Core power per rank (mW)
system.mem_ctrls06.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls06.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls06.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls06.atomic_min_count                 0                       # atomic min count
system.mem_ctrls06.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls06.bytes_read::system.cpu0.inst       156672                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu0.data    326756096                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu1.inst       137216                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu1.data    328697856                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu2.inst       385536                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu2.data    325769216                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu3.inst       154112                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu3.data    332449024                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu4.inst       172800                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu4.data    308762368                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu5.inst       133376                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu5.data    326372096                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu7.inst         8448                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu7.data         3328                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::total       1949958144                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu0.inst       156672                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu1.inst       137216                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu2.inst       385536                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu3.inst       154112                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu4.inst       172800                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu5.inst       133376                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu7.inst         8448                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::total      1148160                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_written::writebacks      1808384                       # Number of bytes written to this memory
system.mem_ctrls06.bytes_written::total       1808384                       # Number of bytes written to this memory
system.mem_ctrls06.num_reads::system.cpu0.inst          612                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu0.data      1276391                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu1.inst          536                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu1.data      1283976                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu2.inst         1506                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu2.data      1272536                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu3.inst          602                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu3.data      1298629                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu4.inst          675                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu4.data      1206103                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu5.inst          521                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu5.data      1274891                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu7.inst           33                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu7.data           13                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::total           7617024                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_writes::writebacks         7064                       # Number of write requests responded to by this memory
system.mem_ctrls06.num_writes::total             7064                       # Number of write requests responded to by this memory
system.mem_ctrls06.bw_read::system.cpu0.inst        30434                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu0.data     63473552                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu1.inst        26655                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu1.data     63850746                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu2.inst        74892                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu2.data     63281847                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu3.inst        29937                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu3.data     64579424                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu4.inst        33567                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu4.data     59978206                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu5.inst        25909                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu5.data     63398959                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu7.inst         1641                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu7.data          646                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::total           378786415                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu0.inst        30434                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu1.inst        26655                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu2.inst        74892                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu3.inst        29937                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu4.inst        33567                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu5.inst        25909                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu7.inst         1641                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::total         223034                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_write::writebacks        351285                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_write::total             351285                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_total::writebacks        351285                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu0.inst        30434                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu0.data     63473552                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu1.inst        26655                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu1.data     63850746                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu2.inst        74892                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu2.data     63281847                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu3.inst        29937                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu3.data     64579424                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu4.inst        33567                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu4.data     59978206                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu5.inst        25909                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu5.data     63398959                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu7.inst         1641                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu7.data          646                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::total          379137700                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.readReqs                   7617024                       # Number of read requests accepted
system.mem_ctrls06.writeReqs                     7064                       # Number of write requests accepted
system.mem_ctrls06.readBursts                60936192                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls06.writeBursts                  56512                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls06.bytesReadDRAM           1949549248                       # Total number of bytes read from DRAM
system.mem_ctrls06.bytesReadWrQ                408896                       # Total number of bytes read from write queue
system.mem_ctrls06.bytesWritten               1749216                       # Total number of bytes written to DRAM
system.mem_ctrls06.bytesReadSys            1949958144                       # Total read bytes from the system interface side
system.mem_ctrls06.bytesWrittenSys            1808384                       # Total written bytes from the system interface side
system.mem_ctrls06.servicedByWrQ                12778                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls06.mergedWrBursts                1857                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls06.neitherReadNorWriteReqs           24                       # Number of requests that are neither read nor write
system.mem_ctrls06.perBankRdBursts::0         7663581                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::1         7673652                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::2         7756791                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::3         7661621                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::4         7701586                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::5         7754388                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::6         7323485                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::7         7388310                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::0           24384                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::1             416                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::2            1152                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::3              96                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::4             600                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::5              56                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::6           23856                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::7            4103                       # Per bank write bursts
system.mem_ctrls06.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls06.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls06.totGap                5147932313000                       # Total gap between requests
system.mem_ctrls06.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::5            60936192                       # Read request sizes (log2)
system.mem_ctrls06.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::5              56512                       # Write request sizes (log2)
system.mem_ctrls06.rdQLenPdf::0               7049628                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::1               7087301                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::2               7135224                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::3               7158064                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::4               7176264                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::5               7197567                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::6               7239130                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::7               7293537                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::8                546941                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::9                511437                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::10               466619                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::11               445181                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::12               427979                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::13               407738                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::14               367879                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::15               315806                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::16                18867                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::17                16355                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::18                13309                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::19                11934                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::20                10954                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::21                 9920                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::22                 8234                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::23                 5941                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::24                  359                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::25                  290                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::26                  226                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::27                  187                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::28                  167                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::29                  141                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::30                  124                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::31                   90                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::32                    8                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::33                    7                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::34                    3                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::35                    2                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::36                    1                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::15                 2044                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::16                 2060                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::17                 2069                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::18                 2077                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::19                 2082                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::20                 2111                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::21                 2135                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::22                 2243                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::23                 2369                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::24                 2380                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::25                 2380                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::26                 2380                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::27                 2380                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::28                 2381                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::29                 2380                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::30                 2381                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::31                 2378                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::32                 2377                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::33                 2369                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::34                 2359                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::35                 2354                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::36                 2327                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::37                 2303                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::38                 2198                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::39                  138                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.bytesPerActivate::samples      7706897                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::mean   253.188600                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::gmean   251.050895                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::stdev    21.379747                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::32-63        27304      0.35%      0.35% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::64-95        30819      0.40%      0.75% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::96-127        25664      0.33%      1.09% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::128-159         1864      0.02%      1.11% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::160-191        25664      0.33%      1.44% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::192-223        30812      0.40%      1.84% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::224-255        26666      0.35%      2.19% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::256-287      7538103     97.81%    100.00% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::288-319            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::total      7706897                       # Bytes accessed per row activation
system.mem_ctrls06.rdPerTurnAround::samples         2376                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::mean 25641.403620                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::gmean  2266.867172                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::stdev 47184.510651                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::0-4095         1832     77.10%     77.10% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::4096-8191            3      0.13%     77.23% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::8192-12287            3      0.13%     77.36% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::12288-16383            2      0.08%     77.44% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::16384-20479            4      0.17%     77.61% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::20480-24575            1      0.04%     77.65% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::24576-28671            3      0.13%     77.78% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::28672-32767            3      0.13%     77.90% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::32768-36863            2      0.08%     77.99% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::36864-40959            1      0.04%     78.03% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::40960-45055            4      0.17%     78.20% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::45056-49151            4      0.17%     78.37% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::49152-53247            5      0.21%     78.58% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::53248-57343            2      0.08%     78.66% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::57344-61439            3      0.13%     78.79% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::61440-65535            2      0.08%     78.87% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::69632-73727            6      0.25%     79.12% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::73728-77823            6      0.25%     79.38% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::77824-81919            5      0.21%     79.59% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::81920-86015           14      0.59%     80.18% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::86016-90111           14      0.59%     80.77% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::90112-94207           16      0.67%     81.44% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::94208-98303           16      0.67%     82.11% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::98304-102399           30      1.26%     83.38% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::102400-106495           34      1.43%     84.81% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::106496-110591           33      1.39%     86.20% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::110592-114687           51      2.15%     88.34% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::114688-118783           46      1.94%     90.28% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::118784-122879           57      2.40%     92.68% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::122880-126975           55      2.31%     94.99% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::126976-131071           34      1.43%     96.42% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::131072-135167           38      1.60%     98.02% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::135168-139263           24      1.01%     99.03% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::139264-143359           15      0.63%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::143360-147455            8      0.34%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::total         2376                       # Reads before turning the bus around for writes
system.mem_ctrls06.wrPerTurnAround::samples         2376                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::mean    23.006313                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::gmean    22.846106                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::stdev     2.493858                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::16            152      6.40%      6.40% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::17             90      3.79%     10.19% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::18             34      1.43%     11.62% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::19             35      1.47%     13.09% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::20             10      0.42%     13.51% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::21             25      1.05%     14.56% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::22             27      1.14%     15.70% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::23            109      4.59%     20.29% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::24           1772     74.58%     94.87% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::25            117      4.92%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::26              2      0.08%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::29              1      0.04%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::32              2      0.08%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::total         2376                       # Writes before turning the bus around for reads
system.mem_ctrls06.totQLat               1856460339998                       # Total ticks spent queuing
system.mem_ctrls06.totMemAccLat          2889112207298                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls06.totBusLat             194954924800                       # Total ticks spent in databus transfers
system.mem_ctrls06.avgQLat                   30472.03                       # Average queueing delay per DRAM burst
system.mem_ctrls06.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls06.avgMemAccLat              47422.03                       # Average memory access latency per DRAM burst
system.mem_ctrls06.avgRdBW                     378.71                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls06.avgWrBW                       0.34                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls06.avgRdBWSys                  378.79                       # Average system read bandwidth in MiByte/s
system.mem_ctrls06.avgWrBWSys                    0.35                       # Average system write bandwidth in MiByte/s
system.mem_ctrls06.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls06.busUtil                       3.79                       # Data bus utilization in percentage
system.mem_ctrls06.busUtilRead                   3.79                       # Data bus utilization in percentage for reads
system.mem_ctrls06.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls06.avgRdQLen                     8.47                       # Average read queue length when enqueuing
system.mem_ctrls06.avgWrQLen                    31.31                       # Average write queue length when enqueuing
system.mem_ctrls06.readRowHits               53225798                       # Number of row buffer hits during reads
system.mem_ctrls06.writeRowHits                 45382                       # Number of row buffer hits during writes
system.mem_ctrls06.readRowHitRate               87.37                       # Row buffer hit rate for reads
system.mem_ctrls06.writeRowHitRate              83.03                       # Row buffer hit rate for writes
system.mem_ctrls06.avgGap                   675219.42                       # Average gap between requests
system.mem_ctrls06.pageHitRate                  87.36                       # Row buffer hit rate, read and write combined
system.mem_ctrls06.memoryStateTime::IDLE 4137670851939                       # Time in different power states
system.mem_ctrls06.memoryStateTime::REF  452334119400                       # Time in different power states
system.mem_ctrls06.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls06.memoryStateTime::ACT  557904845468                       # Time in different power states
system.mem_ctrls06.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls06.actEnergy::0          3798837705.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::1          3797922643.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::2          3792204259.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::3          3648403987.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.preEnergy::0            2562707976                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::1            2562090672                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::2            2558233032                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::3            2461224912                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.readEnergy::0         24791079705.599998                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::1         24824650406.399998                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::2         24790541068.799999                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::3          23793302208                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.writeEnergy::0        31886576.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::1        7992069.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::2        7494819.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::3        40450544.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::0      496460246592                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::1      496460246592                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::2      496460246592                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::3      496460246592                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.actBackEnergy::0      170692039342.080017                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::1      170610387416.639984                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::2      170571509732.160004                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::3      169635445444.799988                       # Energy for active background per rank (pJ)
system.mem_ctrls06.preBackEnergy::0      1579341722448.000244                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::1      1579413346944                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::2      1579447450176                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::3      1580268559200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.totalEnergy::0        2277678520345.920410                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::1        2277676636743.359863                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::2        2277627679680                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::3        2276307632888.640137                       # Total energy per rank (pJ)
system.mem_ctrls06.averagePower::0          79.037047                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::1          79.036981                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::2          79.035282                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::3          78.989476                       # Core power per rank (mW)
system.mem_ctrls02.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls02.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls02.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls02.atomic_min_count                 0                       # atomic min count
system.mem_ctrls02.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls02.bytes_read::system.cpu0.inst        68608                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu0.data    326087168                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu1.inst        64768                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu1.data    327289088                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu2.inst       809472                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu2.data    324794880                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu3.inst        35584                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu3.data    331424256                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu4.inst        50688                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu4.data    307952128                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu5.inst        36096                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu5.data    325212672                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu7.inst        11264                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu7.data         2048                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::total       1943838720                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu0.inst        68608                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu1.inst        64768                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu2.inst       809472                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu3.inst        35584                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu4.inst        50688                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu5.inst        36096                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu7.inst        11264                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::total      1076480                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_written::writebacks       924928                       # Number of bytes written to this memory
system.mem_ctrls02.bytes_written::total        924928                       # Number of bytes written to this memory
system.mem_ctrls02.num_reads::system.cpu0.inst          268                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu0.data      1273778                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu1.inst          253                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu1.data      1278473                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu2.inst         3162                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu2.data      1268730                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu3.inst          139                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu3.data      1294626                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu4.inst          198                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu4.data      1202938                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu5.inst          141                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu5.data      1270362                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu7.inst           44                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu7.data            8                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::total           7593120                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_writes::writebacks         3613                       # Number of write requests responded to by this memory
system.mem_ctrls02.num_writes::total             3613                       # Number of write requests responded to by this memory
system.mem_ctrls02.bw_read::system.cpu0.inst        13327                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu0.data     63343611                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu1.inst        12581                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu1.data     63577088                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu2.inst       157243                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu2.data     63092579                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu3.inst         6912                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu3.data     64380359                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu4.inst         9846                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu4.data     59820814                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu5.inst         7012                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu5.data     63173737                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu7.inst         2188                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu7.data          398                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::total           377597695                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu0.inst        13327                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu1.inst        12581                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu2.inst       157243                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu3.inst         6912                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu4.inst         9846                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu5.inst         7012                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu7.inst         2188                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::total         209110                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_write::writebacks        179671                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_write::total             179671                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_total::writebacks        179671                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu0.inst        13327                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu0.data     63343611                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu1.inst        12581                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu1.data     63577088                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu2.inst       157243                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu2.data     63092579                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu3.inst         6912                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu3.data     64380359                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu4.inst         9846                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu4.data     59820814                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu5.inst         7012                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu5.data     63173737                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu7.inst         2188                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu7.data          398                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::total          377777365                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.readReqs                   7593120                       # Number of read requests accepted
system.mem_ctrls02.writeReqs                     3613                       # Number of write requests accepted
system.mem_ctrls02.readBursts                60744960                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls02.writeBursts                  28904                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls02.bytesReadDRAM           1943421376                       # Total number of bytes read from DRAM
system.mem_ctrls02.bytesReadWrQ                417344                       # Total number of bytes read from write queue
system.mem_ctrls02.bytesWritten                763584                       # Total number of bytes written to DRAM
system.mem_ctrls02.bytesReadSys            1943838720                       # Total read bytes from the system interface side
system.mem_ctrls02.bytesWrittenSys             924928                       # Total written bytes from the system interface side
system.mem_ctrls02.servicedByWrQ                13042                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls02.mergedWrBursts                5050                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls02.neitherReadNorWriteReqs            2                       # Number of requests that are neither read nor write
system.mem_ctrls02.perBankRdBursts::0         7790987                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::1         7639104                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::2         7569086                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::3         7438088                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::4         7728698                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::5         7570720                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::6         7555563                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::7         7439672                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::0             928                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::1             120                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::2            1146                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::3             456                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::4            1112                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::5              64                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::6           19964                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::7              72                       # Per bank write bursts
system.mem_ctrls02.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls02.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls02.totGap                5147915464000                       # Total gap between requests
system.mem_ctrls02.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::5            60744960                       # Read request sizes (log2)
system.mem_ctrls02.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::5              28904                       # Write request sizes (log2)
system.mem_ctrls02.rdQLenPdf::0               7031765                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::1               7069564                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::2               7117117                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::3               7140072                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::4               7158001                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::5               7179187                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::6               7220464                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::7               7273173                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::8                541304                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::9                505763                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::10               461128                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::11               439612                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::12               422578                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::13               402393                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::14               362775                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::15               312296                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::16                18371                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::17                15823                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::18                12983                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::19                11592                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::20                10711                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::21                 9731                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::22                 8110                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::23                 5892                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::24                  368                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::25                  303                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::26                  204                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::27                  162                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::28                  145                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::29                  127                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::30                  105                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::31                   78                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::32                    8                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::33                    4                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::34                    3                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::35                    2                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::36                    1                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::37                    1                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::38                    1                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::39                    1                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::15                  838                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::16                  844                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::17                  854                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::18                  858                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::19                  862                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::20                  865                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::21                  870                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::22                  940                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::23                 1007                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::24                 1049                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::25                 1049                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::26                 1049                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::27                 1049                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::28                 1049                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::29                 1049                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::30                 1049                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::31                 1050                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::32                 1050                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::33                 1040                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::34                 1037                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::35                 1033                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::36                 1031                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::37                 1028                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::38                  976                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::39                  328                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.bytesPerActivate::samples      7677328                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::mean   253.237189                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::gmean   251.148045                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::stdev    21.173876                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::32-63        26172      0.34%      0.34% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::64-95        30336      0.40%      0.74% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::96-127        25550      0.33%      1.07% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::128-159         1791      0.02%      1.09% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::160-191        25548      0.33%      1.42% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::192-223        30314      0.39%      1.82% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::224-255        25438      0.33%      2.15% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::256-287      7512179     97.85%    100.00% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::total      7677328                       # Bytes accessed per row activation
system.mem_ctrls02.rdPerTurnAround::samples         1050                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::mean 57792.127619                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::gmean 11531.798459                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::stdev 58841.709201                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::0-8191          516     49.14%     49.14% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::8192-16383            7      0.67%     49.81% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::16384-24575            6      0.57%     50.38% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::24576-32767            4      0.38%     50.76% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::32768-40959            4      0.38%     51.14% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::40960-49151            4      0.38%     51.52% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::49152-57343            3      0.29%     51.81% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::57344-65535            6      0.57%     52.38% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::65536-73727            4      0.38%     52.76% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::73728-81919           10      0.95%     53.71% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::81920-90111           20      1.90%     55.62% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::90112-98303           36      3.43%     59.05% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::98304-106495           54      5.14%     64.19% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::106496-114687           73      6.95%     71.14% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::114688-122879           98      9.33%     80.48% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::122880-131071          108     10.29%     90.76% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::131072-139263           62      5.90%     96.67% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::139264-147455           31      2.95%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::147456-155647            2      0.19%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::172032-180223            1      0.10%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::352256-360447            1      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::total         1050                       # Reads before turning the bus around for writes
system.mem_ctrls02.wrPerTurnAround::samples         1050                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::mean    22.725714                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::gmean    22.480137                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::stdev     3.094478                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::16            124     11.81%     11.81% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::17             48      4.57%     16.38% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::18             22      2.10%     18.48% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::19              6      0.57%     19.05% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::20              7      0.67%     19.71% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::21              7      0.67%     20.38% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::22              8      0.76%     21.14% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::23             48      4.57%     25.71% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::24            515     49.05%     74.76% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::25            265     25.24%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::total         1050                       # Writes before turning the bus around for reads
system.mem_ctrls02.totQLat               1850058421873                       # Total ticks spent queuing
system.mem_ctrls02.totMemAccLat          2879464431973                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls02.totBusLat             194342137600                       # Total ticks spent in databus transfers
system.mem_ctrls02.avgQLat                   30462.70                       # Average queueing delay per DRAM burst
system.mem_ctrls02.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls02.avgMemAccLat              47412.70                       # Average memory access latency per DRAM burst
system.mem_ctrls02.avgRdBW                     377.52                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls02.avgWrBW                       0.15                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls02.avgRdBWSys                  377.60                       # Average system read bandwidth in MiByte/s
system.mem_ctrls02.avgWrBWSys                    0.18                       # Average system write bandwidth in MiByte/s
system.mem_ctrls02.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls02.busUtil                       3.78                       # Data bus utilization in percentage
system.mem_ctrls02.busUtilRead                   3.78                       # Data bus utilization in percentage for reads
system.mem_ctrls02.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls02.avgRdQLen                     8.47                       # Average read queue length when enqueuing
system.mem_ctrls02.avgWrQLen                    31.19                       # Average write queue length when enqueuing
system.mem_ctrls02.readRowHits               53058676                       # Number of row buffer hits during reads
system.mem_ctrls02.writeRowHits                 19776                       # Number of row buffer hits during writes
system.mem_ctrls02.readRowHitRate               87.37                       # Row buffer hit rate for reads
system.mem_ctrls02.writeRowHitRate              82.90                       # Row buffer hit rate for writes
system.mem_ctrls02.avgGap                   677648.60                       # Average gap between requests
system.mem_ctrls02.pageHitRate                  87.36                       # Row buffer hit rate, read and write combined
system.mem_ctrls02.memoryStateTime::IDLE 4139861241601                       # Time in different power states
system.mem_ctrls02.memoryStateTime::REF  452334119400                       # Time in different power states
system.mem_ctrls02.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls02.memoryStateTime::ACT  555714455806                       # Time in different power states
system.mem_ctrls02.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls02.actEnergy::0            3793477968                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::1          3687715987.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::2          3780058060.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::3          3709287388.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.preEnergy::0            2559092280                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::1            2487744912                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::2            2550039168                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::3            2502297048                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.readEnergy::0         24802283251.200005                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::1         24110455449.599998                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::2         24711160780.799999                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::3         24222945676.799999                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.writeEnergy::0        7491502.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::1        8233436.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::2        8351216.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::3        18094648.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::0      496460246592                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::1      496460246592                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::2      496460246592                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::3      496460246592                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.actBackEnergy::0      170576286788.160004                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::1      169845506879.039978                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::2      170485890552                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::3      170025212885.760010                       # Energy for active background per rank (pJ)
system.mem_ctrls02.preBackEnergy::0      1579443259776                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::1      1580084294784                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::2      1579522554720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::3      1579926657936                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.totalEnergy::0        2277642138157.439941                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::1        2276684198040                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::2        2277518301090.240234                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::3        2276864742175.680176                       # Total energy per rank (pJ)
system.mem_ctrls02.averagePower::0          79.035784                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::1          79.002543                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::2          79.031487                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::3          79.008808                       # Core power per rank (mW)
system.mem_ctrls15.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls15.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls15.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls15.atomic_min_count                 0                       # atomic min count
system.mem_ctrls15.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls15.bytes_read::system.cpu0.dtb.walker        46080                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu0.inst        43008                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu0.data    323963904                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu1.dtb.walker        51712                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu1.inst        41472                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu1.data    325346816                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu2.dtb.walker        37888                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu2.inst        33792                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu2.data    322578176                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu3.dtb.walker        46080                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu3.inst        22528                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu3.data    329186816                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu4.dtb.walker        36096                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu4.inst        36352                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu4.data    306367488                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu5.dtb.walker        48640                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu5.inst        24064                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu5.data    323555840                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu7.inst         6656                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu7.data          512                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::total       1931473920                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu0.inst        43008                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu1.inst        41472                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu2.inst        33792                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu3.inst        22528                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu4.inst        36352                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu5.inst        24064                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu7.inst         6656                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::total       207872                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_written::writebacks       836352                       # Number of bytes written to this memory
system.mem_ctrls15.bytes_written::total        836352                       # Number of bytes written to this memory
system.mem_ctrls15.num_reads::system.cpu0.dtb.walker          180                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu0.inst          168                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu0.data      1265484                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu1.dtb.walker          202                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu1.inst          162                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu1.data      1270886                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu2.dtb.walker          148                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu2.inst          132                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu2.data      1260071                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu3.dtb.walker          180                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu3.inst           88                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu3.data      1285886                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu4.dtb.walker          141                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu4.inst          142                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu4.data      1196748                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu5.dtb.walker          190                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu5.inst           94                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu5.data      1263890                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu7.inst           26                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu7.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::total           7544820                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_writes::writebacks         3267                       # Number of write requests responded to by this memory
system.mem_ctrls15.num_writes::total             3267                       # Number of write requests responded to by this memory
system.mem_ctrls15.bw_read::system.cpu0.dtb.walker         8951                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu0.inst         8354                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu0.data     62931159                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu1.dtb.walker        10045                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu1.inst         8056                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu1.data     63199795                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu2.dtb.walker         7360                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu2.inst         6564                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu2.data     62661976                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu3.dtb.walker         8951                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu3.inst         4376                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu3.data     63945728                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu4.dtb.walker         7012                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu4.inst         7062                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu4.data     59512991                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu5.dtb.walker         9448                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu5.inst         4675                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu5.data     62851891                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu7.inst         1293                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu7.data           99                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::total           375195787                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu0.inst         8354                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu1.inst         8056                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu2.inst         6564                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu3.inst         4376                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu4.inst         7062                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu5.inst         4675                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu7.inst         1293                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::total          40380                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_write::writebacks        162464                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_write::total             162464                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_total::writebacks        162464                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu0.dtb.walker         8951                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu0.inst         8354                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu0.data     62931159                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu1.dtb.walker        10045                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu1.inst         8056                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu1.data     63199795                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu2.dtb.walker         7360                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu2.inst         6564                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu2.data     62661976                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu3.dtb.walker         8951                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu3.inst         4376                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu3.data     63945728                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu4.dtb.walker         7012                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu4.inst         7062                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu4.data     59512991                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu5.dtb.walker         9448                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu5.inst         4675                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu5.data     62851891                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu7.inst         1293                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu7.data           99                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::total          375358252                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.readReqs                   7544820                       # Number of read requests accepted
system.mem_ctrls15.writeReqs                     3267                       # Number of write requests accepted
system.mem_ctrls15.readBursts                60358560                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls15.writeBursts                  26136                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls15.bytesReadDRAM           1931061952                       # Total number of bytes read from DRAM
system.mem_ctrls15.bytesReadWrQ                411968                       # Total number of bytes read from write queue
system.mem_ctrls15.bytesWritten                625216                       # Total number of bytes written to DRAM
system.mem_ctrls15.bytesReadSys            1931473920                       # Total read bytes from the system interface side
system.mem_ctrls15.bytesWrittenSys             836352                       # Total written bytes from the system interface side
system.mem_ctrls15.servicedByWrQ                12874                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls15.mergedWrBursts                6589                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls15.neitherReadNorWriteReqs            6                       # Number of requests that are neither read nor write
system.mem_ctrls15.perBankRdBursts::0         7567752                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::1         7647173                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::2         7609588                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::3         7481362                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::4         7890424                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::5         7285191                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::6         7634840                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::7         7229356                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::0             112                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::1            4024                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::2              96                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::3            7219                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::4              64                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::5            7688                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::6              96                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::7             239                       # Per bank write bursts
system.mem_ctrls15.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls15.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls15.totGap                5147917282000                       # Total gap between requests
system.mem_ctrls15.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::5            60358560                       # Read request sizes (log2)
system.mem_ctrls15.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::5              26136                       # Write request sizes (log2)
system.mem_ctrls15.rdQLenPdf::0               6988024                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::1               7025232                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::2               7072592                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::3               7094874                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::4               7112959                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::5               7133896                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::6               7174482                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::7               7227186                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::8                536526                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::9                501736                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::10               457274                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::11               436467                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::12               419350                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::13               399372                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::14               360368                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::15               309818                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::16                18207                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::17                15716                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::18                12882                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::19                11453                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::20                10510                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::21                 9565                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::22                 8007                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::23                 5884                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::24                  650                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::25                  456                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::26                  385                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::27                  343                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::28                  314                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::29                  294                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::30                  268                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::31                  239                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::32                  151                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::33                   26                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::34                   26                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::35                   25                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::36                   25                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::37                   24                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::38                   24                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::39                   23                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::40                   12                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::41                    3                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::42                    3                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::43                    3                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::44                    3                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::45                    3                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::46                    3                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::47                    3                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::15                  728                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::16                  732                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::17                  734                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::18                  742                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::19                  752                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::20                  757                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::21                  763                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::22                  784                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::23                  816                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::24                  834                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::25                  834                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::26                  834                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::27                  834                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::28                  834                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::29                  834                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::30                  834                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::31                  834                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::32                  833                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::33                  831                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::34                  825                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::35                  816                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::36                  809                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::37                  804                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::38                  786                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::39                  363                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.bytesPerActivate::samples      7627407                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::mean   253.256076                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::gmean   251.181881                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::stdev    21.100795                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::32-63        25763      0.34%      0.34% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::64-95        30024      0.39%      0.73% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::96-127        25139      0.33%      1.06% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::128-159         1836      0.02%      1.09% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::160-191        25149      0.33%      1.41% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::192-223        30018      0.39%      1.81% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::224-255        25025      0.33%      2.14% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::256-287      7464453     97.86%    100.00% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::total      7627407                       # Bytes accessed per row activation
system.mem_ctrls15.rdPerTurnAround::samples          833                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::mean 72073.350540                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::gmean 22541.880459                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::stdev 56678.131109                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::0-4095          291     34.93%     34.93% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::4096-8191           14      1.68%     36.61% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::12288-16383            2      0.24%     36.85% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::16384-20479            4      0.48%     37.33% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::20480-24575            2      0.24%     37.58% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::24576-28671            1      0.12%     37.70% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::28672-32767            4      0.48%     38.18% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::32768-36863            1      0.12%     38.30% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::36864-40959            4      0.48%     38.78% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::45056-49151            1      0.12%     38.90% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::49152-53247            2      0.24%     39.14% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::53248-57343            1      0.12%     39.26% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::57344-61439            2      0.24%     39.50% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::61440-65535            5      0.60%     40.10% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::65536-69631            1      0.12%     40.22% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::69632-73727            1      0.12%     40.34% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::73728-77823            5      0.60%     40.94% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::77824-81919            5      0.60%     41.54% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::81920-86015            8      0.96%     42.50% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::86016-90111           11      1.32%     43.82% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::90112-94207           17      2.04%     45.86% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::94208-98303           16      1.92%     47.78% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::98304-102399           26      3.12%     50.90% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::102400-106495           26      3.12%     54.02% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::106496-110591           43      5.16%     59.18% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::110592-114687           41      4.92%     64.11% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::114688-118783           51      6.12%     70.23% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::118784-122879           52      6.24%     76.47% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::122880-126975           63      7.56%     84.03% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::126976-131071           40      4.80%     88.84% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::131072-135167           34      4.08%     92.92% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::135168-139263           24      2.88%     95.80% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::139264-143359           19      2.28%     98.08% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::143360-147455           15      1.80%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::147456-151551            1      0.12%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::total          833                       # Reads before turning the bus around for writes
system.mem_ctrls15.wrPerTurnAround::samples          833                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::mean    23.454982                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::gmean    23.301355                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::stdev     2.461375                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::16             46      5.52%      5.52% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::17             18      2.16%      7.68% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::18             11      1.32%      9.00% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::19             13      1.56%     10.56% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::20             12      1.44%     12.00% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::21             20      2.40%     14.41% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::22              9      1.08%     15.49% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::23             18      2.16%     17.65% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::24            371     44.54%     62.18% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::25            315     37.82%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::total          833                       # Writes before turning the bus around for reads
system.mem_ctrls15.totQLat               1837142432549                       # Total ticks spent queuing
system.mem_ctrls15.totMemAccLat          2860001810249                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls15.totBusLat             193106195200                       # Total ticks spent in databus transfers
system.mem_ctrls15.avgQLat                   30443.64                       # Average queueing delay per DRAM burst
system.mem_ctrls15.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls15.avgMemAccLat              47393.64                       # Average memory access latency per DRAM burst
system.mem_ctrls15.avgRdBW                     375.12                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls15.avgWrBW                       0.12                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls15.avgRdBWSys                  375.20                       # Average system read bandwidth in MiByte/s
system.mem_ctrls15.avgWrBWSys                    0.16                       # Average system write bandwidth in MiByte/s
system.mem_ctrls15.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls15.busUtil                       3.75                       # Data bus utilization in percentage
system.mem_ctrls15.busUtilRead                   3.75                       # Data bus utilization in percentage for reads
system.mem_ctrls15.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls15.avgRdQLen                     8.50                       # Average read queue length when enqueuing
system.mem_ctrls15.avgWrQLen                    30.79                       # Average write queue length when enqueuing
system.mem_ctrls15.readRowHits               52721513                       # Number of row buffer hits during reads
system.mem_ctrls15.writeRowHits                 16304                       # Number of row buffer hits during writes
system.mem_ctrls15.readRowHitRate               87.37                       # Row buffer hit rate for reads
system.mem_ctrls15.writeRowHitRate              83.41                       # Row buffer hit rate for writes
system.mem_ctrls15.avgGap                   682016.16                       # Average gap between requests
system.mem_ctrls15.pageHitRate                  87.36                       # Row buffer hit rate, read and write combined
system.mem_ctrls15.memoryStateTime::IDLE 4143573678428                       # Time in different power states
system.mem_ctrls15.memoryStateTime::REF  452334119400                       # Time in different power states
system.mem_ctrls15.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls15.memoryStateTime::ACT  552002018979                       # Time in different power states
system.mem_ctrls15.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls15.actEnergy::0          3745917705.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::1          3716165779.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::2            3735523008                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::3          3666350822.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.preEnergy::0            2527007976                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::1            2506937232                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::2            2519995680                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::3            2473331904                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.readEnergy::0          24487996416                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::1         24285414067.200005                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::2         24405596966.399998                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::3         23976409766.399998                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.writeEnergy::0        8892011.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::1        11330979.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::2        11761873.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::3        6812605.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::0      496460246592                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::1      496460246592                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::2      496460246592                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::3      496460246592                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.actBackEnergy::0      170248736096.639984                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::1      170048106365.760010                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::2      170188492659.839966                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::3      169699763496.960022                       # Energy for active background per rank (pJ)
system.mem_ctrls15.preBackEnergy::0      1579730584944                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::1      1579906575936                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::2      1579783430064                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::3      1580212139856                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.totalEnergy::0        2277209381741.759766                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::1        2276934776952                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::2        2277105046844.159668                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::3        2276495055043.200195                       # Total energy per rank (pJ)
system.mem_ctrls15.averagePower::0          79.020767                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::1          79.011238                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::2          79.017147                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::3          78.995980                       # Core power per rank (mW)
system.mem_ctrls08.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls08.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls08.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls08.atomic_min_count                 0                       # atomic min count
system.mem_ctrls08.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls08.bytes_read::system.cpu0.dtb.walker       180992                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu0.inst        87552                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu0.data    328345344                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu1.dtb.walker       174336                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu1.inst       151040                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu1.data    329727744                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu2.dtb.walker       161280                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu2.inst        57344                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu2.data    326652416                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu3.dtb.walker       184832                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu3.inst       113920                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu3.data    334038528                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu4.dtb.walker       172032                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu4.itb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu4.inst       121600                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu4.data    310209024                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu5.dtb.walker       157184                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu5.itb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu5.inst        99584                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu5.data    327745024                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu7.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu7.inst        12544                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu7.data          256                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::total       1958393600                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu0.inst        87552                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu1.inst       151040                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu2.inst        57344                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu3.inst       113920                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu4.inst       121600                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu5.inst        99584                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu7.inst        12544                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::total       643584                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_written::writebacks      1078528                       # Number of bytes written to this memory
system.mem_ctrls08.bytes_written::total       1078528                       # Number of bytes written to this memory
system.mem_ctrls08.num_reads::system.cpu0.dtb.walker          707                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu0.inst          342                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu0.data      1282599                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu1.dtb.walker          681                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu1.inst          590                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu1.data      1287999                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu2.dtb.walker          630                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu2.inst          224                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu2.data      1275986                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu3.dtb.walker          722                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu3.inst          445                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu3.data      1304838                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu4.dtb.walker          672                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu4.itb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu4.inst          475                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu4.data      1211754                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu5.dtb.walker          614                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu5.itb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu5.inst          389                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu5.data      1280254                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu7.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu7.inst           49                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu7.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::total           7649975                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_writes::writebacks         4213                       # Number of write requests responded to by this memory
system.mem_ctrls08.num_writes::total             4213                       # Number of write requests responded to by this memory
system.mem_ctrls08.bw_read::system.cpu0.dtb.walker        35158                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu0.inst        17007                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu0.data     63782269                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu1.dtb.walker        33865                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu1.inst        29340                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu1.data     64050806                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu2.dtb.walker        31329                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu2.inst        11139                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu2.data     63453412                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu3.dtb.walker        35904                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu3.inst        22129                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu3.data     64888191                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu4.dtb.walker        33418                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu4.itb.walker           50                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu4.inst        23621                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu4.data     60259224                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu5.dtb.walker        30534                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu5.itb.walker           50                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu5.inst        19345                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu5.data     63665655                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu7.dtb.walker           99                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu7.inst         2437                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu7.data           50                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::total           380425033                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu0.inst        17007                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu1.inst        29340                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu2.inst        11139                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu3.inst        22129                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu4.inst        23621                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu5.inst        19345                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu7.inst         2437                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::total         125019                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_write::writebacks        209508                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_write::total             209508                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_total::writebacks        209508                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu0.dtb.walker        35158                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu0.inst        17007                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu0.data     63782269                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu1.dtb.walker        33865                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu1.inst        29340                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu1.data     64050806                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu2.dtb.walker        31329                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu2.inst        11139                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu2.data     63453412                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu3.dtb.walker        35904                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu3.inst        22129                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu3.data     64888191                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu4.dtb.walker        33418                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu4.itb.walker           50                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu4.inst        23621                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu4.data     60259224                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu5.dtb.walker        30534                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu5.itb.walker           50                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu5.inst        19345                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu5.data     63665655                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu7.dtb.walker           99                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu7.inst         2437                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu7.data           50                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::total          380634541                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.readReqs                   7649975                       # Number of read requests accepted
system.mem_ctrls08.writeReqs                     4213                       # Number of write requests accepted
system.mem_ctrls08.readBursts                61199800                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls08.writeBursts                  33704                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls08.bytesReadDRAM           1957974688                       # Total number of bytes read from DRAM
system.mem_ctrls08.bytesReadWrQ                418912                       # Total number of bytes read from write queue
system.mem_ctrls08.bytesWritten                926336                       # Total number of bytes written to DRAM
system.mem_ctrls08.bytesReadSys            1958393600                       # Total read bytes from the system interface side
system.mem_ctrls08.bytesWrittenSys            1078528                       # Total written bytes from the system interface side
system.mem_ctrls08.servicedByWrQ                13091                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls08.mergedWrBursts                4764                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls08.neitherReadNorWriteReqs           14                       # Number of requests that are neither read nor write
system.mem_ctrls08.perBankRdBursts::0         7579737                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::1         7589672                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::2         7617112                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::3         7700507                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::4         7815192                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::5         7621068                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::6         7821053                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::7         7442368                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::0             264                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::1             144                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::2             192                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::3            4048                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::4             184                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::5            4072                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::6           19980                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::7              64                       # Per bank write bursts
system.mem_ctrls08.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls08.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls08.totGap                5147908516000                       # Total gap between requests
system.mem_ctrls08.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::5            61199800                       # Read request sizes (log2)
system.mem_ctrls08.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::5              33704                       # Write request sizes (log2)
system.mem_ctrls08.rdQLenPdf::0               7078223                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::1               7116793                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::2               7164963                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::3               7188181                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::4               7206597                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::5               7228286                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::6               7270845                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::7               7324267                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::8                550790                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::9                514691                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::10               469488                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::11               447709                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::12               430258                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::13               409552                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::14               368645                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::15               317443                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::16                18806                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::17                16297                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::18                13394                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::19                12010                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::20                11069                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::21                10100                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::22                 8476                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::23                 6294                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::24                  765                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::25                  519                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::26                  429                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::27                  371                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::28                  349                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::29                  332                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::30                  301                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::31                  261                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::32                  180                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::33                    6                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::34                    6                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::35                    4                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::36                    3                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::37                    2                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::38                    2                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::39                    2                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::15                 1046                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::16                 1048                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::17                 1052                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::18                 1056                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::19                 1065                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::20                 1071                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::21                 1075                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::22                 1155                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::23                 1239                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::24                 1265                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::25                 1265                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::26                 1265                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::27                 1265                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::28                 1265                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::29                 1265                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::30                 1265                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::31                 1265                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::32                 1265                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::33                 1263                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::34                 1258                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::35                 1250                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::36                 1245                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::37                 1242                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::38                 1173                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::39                  317                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.bytesPerActivate::samples      7736811                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::mean   253.192307                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::gmean   251.063727                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::stdev    21.354640                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::32-63        27075      0.35%      0.35% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::64-95        31028      0.40%      0.75% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::96-127        25832      0.33%      1.08% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::128-159         2042      0.03%      1.11% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::160-191        25842      0.33%      1.45% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::192-223        30999      0.40%      1.85% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::224-255        26286      0.34%      2.19% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::256-287      7567707     97.81%    100.00% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::total      7736811                       # Bytes accessed per row activation
system.mem_ctrls08.rdPerTurnAround::samples         1265                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::mean 48274.014229                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::gmean  7674.765767                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::stdev 57494.405609                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::0-4095          733     57.94%     57.94% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::4096-8191            3      0.24%     58.18% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::8192-12287            1      0.08%     58.26% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::12288-16383            3      0.24%     58.50% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::16384-20479            3      0.24%     58.74% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::20480-24575            3      0.24%     58.97% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::24576-28671            2      0.16%     59.13% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::28672-32767            2      0.16%     59.29% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::40960-45055            2      0.16%     59.45% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::45056-49151            3      0.24%     59.68% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::49152-53247            1      0.08%     59.76% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::53248-57343            2      0.16%     59.92% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::57344-61439            2      0.16%     60.08% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::61440-65535            4      0.32%     60.40% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::65536-69631            2      0.16%     60.55% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::69632-73727            1      0.08%     60.63% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::73728-77823            3      0.24%     60.87% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::77824-81919            6      0.47%     61.34% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::81920-86015            7      0.55%     61.90% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::86016-90111           14      1.11%     63.00% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::90112-94207           10      0.79%     63.79% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::94208-98303           15      1.19%     64.98% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::98304-102399           30      2.37%     67.35% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::102400-106495           28      2.21%     69.57% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::106496-110591           31      2.45%     72.02% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::110592-114687           45      3.56%     75.57% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::114688-118783           48      3.79%     79.37% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::118784-122879           47      3.72%     83.08% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::122880-126975           66      5.22%     88.30% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::126976-131071           44      3.48%     91.78% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::131072-135167           39      3.08%     94.86% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::135168-139263           25      1.98%     96.84% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::139264-143359           24      1.90%     98.74% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::143360-147455           14      1.11%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::147456-151551            2      0.16%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::total         1265                       # Reads before turning the bus around for writes
system.mem_ctrls08.wrPerTurnAround::samples         1265                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::mean    22.883794                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::gmean    22.669965                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::stdev     2.890666                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::16            119      9.41%      9.41% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::17             54      4.27%     13.68% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::18             23      1.82%     15.49% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::19             11      0.87%     16.36% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::20             15      1.19%     17.55% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::21             11      0.87%     18.42% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::22              6      0.47%     18.89% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::23             61      4.82%     23.72% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::24            696     55.02%     78.74% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::25            268     21.19%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::33              1      0.08%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::total         1265                       # Writes before turning the bus around for reads
system.mem_ctrls08.totQLat               1866293217437                       # Total ticks spent queuing
system.mem_ctrls08.totMemAccLat          2903407934987                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls08.totBusLat             195797468800                       # Total ticks spent in databus transfers
system.mem_ctrls08.avgQLat                   30501.61                       # Average queueing delay per DRAM burst
system.mem_ctrls08.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls08.avgMemAccLat              47451.61                       # Average memory access latency per DRAM burst
system.mem_ctrls08.avgRdBW                     380.34                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls08.avgWrBW                       0.18                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls08.avgRdBWSys                  380.43                       # Average system read bandwidth in MiByte/s
system.mem_ctrls08.avgWrBWSys                    0.21                       # Average system write bandwidth in MiByte/s
system.mem_ctrls08.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls08.busUtil                       3.81                       # Data bus utilization in percentage
system.mem_ctrls08.busUtilRead                   3.80                       # Data bus utilization in percentage for reads
system.mem_ctrls08.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls08.avgRdQLen                     8.48                       # Average read queue length when enqueuing
system.mem_ctrls08.avgWrQLen                    31.51                       # Average write queue length when enqueuing
system.mem_ctrls08.readRowHits               53454846                       # Number of row buffer hits during reads
system.mem_ctrls08.writeRowHits                 24000                       # Number of row buffer hits during writes
system.mem_ctrls08.readRowHitRate               87.36                       # Row buffer hit rate for reads
system.mem_ctrls08.writeRowHitRate              82.93                       # Row buffer hit rate for writes
system.mem_ctrls08.avgGap                   672561.02                       # Average gap between requests
system.mem_ctrls08.pageHitRate                  87.36                       # Row buffer hit rate, read and write combined
system.mem_ctrls08.memoryStateTime::IDLE 4135769011190                       # Time in different power states
system.mem_ctrls08.memoryStateTime::REF  452334119400                       # Time in different power states
system.mem_ctrls08.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls08.memoryStateTime::ACT  559806068110                       # Time in different power states
system.mem_ctrls08.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls08.actEnergy::0          3734445254.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::1          3773991916.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::2          3793738636.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::3            3768421104                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.preEnergy::0            2519268624                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::1            2545946928                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::2            2559268128                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::3            2542188840                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.readEnergy::0         24405951897.599998                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::1          24662479296                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::2          24797607744                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::3         24602854348.799999                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.writeEnergy::0        7040701.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::1        10975564.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::2        8596316.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::3        25036231.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::0      496460246592                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::1      496460246592                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::2      496460246592                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::3      496460246592                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.actBackEnergy::0      170163044686.080017                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::1      170443874949.119995                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::2      170580936784.320007                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::3      170460297734.399994                       # Energy for active background per rank (pJ)
system.mem_ctrls08.preBackEnergy::0      1579805752848.000244                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::1      1579559410512                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::2      1579439180832                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::3      1579545004560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.totalEnergy::0        2277095750603.520508                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::1        2277456925758.720215                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::2        2277639575033.280273                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::3        2277404049410.879883                       # Total energy per rank (pJ)
system.mem_ctrls08.averagePower::0          79.016824                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::1          79.029357                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::2          79.035695                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::3          79.027522                       # Core power per rank (mW)
system.mem_ctrls13.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls13.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls13.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls13.atomic_min_count                 0                       # atomic min count
system.mem_ctrls13.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls13.bytes_read::system.cpu0.inst       100864                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu0.data    331472384                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu1.inst       123136                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu1.data    332966144                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu2.inst       211200                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu2.data    330157056                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu3.inst        89344                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu3.data    336824576                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu4.inst        98304                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu4.data    313450240                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu5.inst       103680                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu5.data    331041792                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu7.inst         5632                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu7.data          768                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::total       1976645120                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu0.inst       100864                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu1.inst       123136                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu2.inst       211200                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu3.inst        89344                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu4.inst        98304                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu5.inst       103680                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu7.inst         5632                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::total       732160                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_written::writebacks      1761280                       # Number of bytes written to this memory
system.mem_ctrls13.bytes_written::total       1761280                       # Number of bytes written to this memory
system.mem_ctrls13.num_reads::system.cpu0.inst          394                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu0.data      1294814                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu1.inst          481                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu1.data      1300649                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu2.inst          825                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu2.data      1289676                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu3.inst          349                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu3.data      1315721                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu4.inst          384                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu4.data      1224415                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu5.inst          405                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu5.data      1293132                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu7.inst           22                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu7.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::total           7721270                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_writes::writebacks         6880                       # Number of write requests responded to by this memory
system.mem_ctrls13.num_writes::total             6880                       # Number of write requests responded to by this memory
system.mem_ctrls13.bw_read::system.cpu0.inst        19593                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu0.data     64389708                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu1.inst        23920                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu1.data     64679876                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu2.inst        41026                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu2.data     64134201                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu3.inst        17355                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu3.data     65429391                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu4.inst        19096                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu4.data     60888842                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu5.inst        20140                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu5.data     64306064                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu7.inst         1094                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu7.data          149                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::total           383970456                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu0.inst        19593                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu1.inst        23920                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu2.inst        41026                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu3.inst        17355                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu4.inst        19096                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu5.inst        20140                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu7.inst         1094                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::total         142225                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_write::writebacks        342135                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_write::total             342135                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_total::writebacks        342135                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu0.inst        19593                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu0.data     64389708                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu1.inst        23920                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu1.data     64679876                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu2.inst        41026                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu2.data     64134201                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu3.inst        17355                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu3.data     65429391                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu4.inst        19096                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu4.data     60888842                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu5.inst        20140                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu5.data     64306064                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu7.inst         1094                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu7.data          149                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::total          384312591                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.readReqs                   7721270                       # Number of read requests accepted
system.mem_ctrls13.writeReqs                     6880                       # Number of write requests accepted
system.mem_ctrls13.readBursts                61770160                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls13.writeBursts                  55040                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls13.bytesReadDRAM           1976246304                       # Total number of bytes read from DRAM
system.mem_ctrls13.bytesReadWrQ                398816                       # Total number of bytes read from write queue
system.mem_ctrls13.bytesWritten               1682080                       # Total number of bytes written to DRAM
system.mem_ctrls13.bytesReadSys            1976645120                       # Total read bytes from the system interface side
system.mem_ctrls13.bytesWrittenSys            1761280                       # Total written bytes from the system interface side
system.mem_ctrls13.servicedByWrQ                12463                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls13.mergedWrBursts                2483                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls13.neitherReadNorWriteReqs            4                       # Number of requests that are neither read nor write
system.mem_ctrls13.perBankRdBursts::0         7842257                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::1         7637602                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::2         7825352                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::3         7486025                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::4         7811202                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::5         7475453                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::6         7971041                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::7         7708765                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::0             200                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::1            4257                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::2             112                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::3            8650                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::4             120                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::5           16031                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::6              48                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::7           23147                       # Per bank write bursts
system.mem_ctrls13.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls13.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls13.totGap                5147902635000                       # Total gap between requests
system.mem_ctrls13.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::5            61770160                       # Read request sizes (log2)
system.mem_ctrls13.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::5              55040                       # Write request sizes (log2)
system.mem_ctrls13.rdQLenPdf::0               7136931                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::1               7176199                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::2               7226060                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::3               7249444                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::4               7268004                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::5               7289764                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::6               7332161                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::7               7386247                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::8                561114                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::9                524361                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::10               477507                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::11               455648                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::12               438048                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::13               417449                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::14               376825                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::15               325156                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::16                20220                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::17                17692                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::18                14766                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::19                13280                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::20                12340                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::21                11198                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::22                 9443                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::23                 7053                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::24                 1277                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::25                 1075                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::26                  979                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::27                  939                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::28                  916                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::29                  898                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::30                  880                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::31                  851                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::32                  571                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::33                  331                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::34                  326                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::35                  323                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::36                  319                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::37                  314                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::38                  311                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::39                  309                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::40                   42                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::41                   18                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::42                   18                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::43                   18                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::44                   18                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::45                   18                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::46                   18                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::47                   18                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::15                 1969                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::16                 1977                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::17                 1981                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::18                 1998                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::19                 2015                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::20                 2026                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::21                 2046                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::22                 2155                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::23                 2280                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::24                 2286                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::25                 2286                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::26                 2286                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::27                 2286                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::28                 2286                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::29                 2286                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::30                 2286                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::31                 2285                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::32                 2285                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::33                 2281                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::34                 2267                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::35                 2251                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::36                 2238                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::37                 2220                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::38                 2121                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::39                  160                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.bytesPerActivate::samples      7813386                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::mean   253.146124                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::gmean   250.975604                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::stdev    21.541178                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::32-63        28105      0.36%      0.36% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::64-95        31859      0.41%      0.77% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::96-127        26291      0.34%      1.10% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::128-159         1875      0.02%      1.13% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::160-191        26291      0.34%      1.46% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::192-223        31842      0.41%      1.87% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::224-255        27425      0.35%      2.22% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::256-287      7639698     97.78%    100.00% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::total      7813386                       # Bytes accessed per row activation
system.mem_ctrls13.rdPerTurnAround::samples         2285                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::mean 27027.564989                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::gmean  2433.120903                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::stdev 48891.872541                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::0-4095         1748     76.50%     76.50% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::4096-8191            4      0.18%     76.67% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::8192-12287            2      0.09%     76.76% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::12288-16383            3      0.13%     76.89% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::16384-20479            1      0.04%     76.94% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::20480-24575            5      0.22%     77.16% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::24576-28671            5      0.22%     77.37% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::28672-32767            2      0.09%     77.46% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::32768-36863            2      0.09%     77.55% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::36864-40959            1      0.04%     77.59% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::40960-45055            1      0.04%     77.64% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::45056-49151            3      0.13%     77.77% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::49152-53247            2      0.09%     77.86% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::53248-57343            2      0.09%     77.94% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::57344-61439            2      0.09%     78.03% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::65536-69631            1      0.04%     78.07% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::69632-73727            3      0.13%     78.21% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::73728-77823            5      0.22%     78.42% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::77824-81919            5      0.22%     78.64% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::81920-86015            7      0.31%     78.95% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::86016-90111           14      0.61%     79.56% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::90112-94207            9      0.39%     79.96% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::94208-98303           20      0.88%     80.83% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::98304-102399           26      1.14%     81.97% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::102400-106495           23      1.01%     82.98% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::106496-110591           39      1.71%     84.68% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::110592-114687           45      1.97%     86.65% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::114688-118783           46      2.01%     88.67% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::118784-122879           49      2.14%     90.81% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::122880-126975           63      2.76%     93.57% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::126976-131071           45      1.97%     95.54% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::131072-135167           36      1.58%     97.11% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::135168-139263           21      0.92%     98.03% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::139264-143359           26      1.14%     99.17% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::143360-147455           16      0.70%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::147456-151551            3      0.13%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::total         2285                       # Reads before turning the bus around for writes
system.mem_ctrls13.wrPerTurnAround::samples         2285                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::mean    23.004376                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::gmean    22.843947                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::stdev     2.494649                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::16            144      6.30%      6.30% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::17             94      4.11%     10.42% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::18             26      1.14%     11.55% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::19             25      1.09%     12.65% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::20             29      1.27%     13.92% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::21             29      1.27%     15.19% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::22             18      0.79%     15.97% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::23             94      4.11%     20.09% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::24           1684     73.70%     93.79% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::25            141      6.17%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::32              1      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::total         2285                       # Writes before turning the bus around for reads
system.mem_ctrls13.totQLat               1886572786414                       # Total ticks spent queuing
system.mem_ctrls13.totMemAccLat          2933365750564                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls13.totBusLat             197624630400                       # Total ticks spent in databus transfers
system.mem_ctrls13.avgQLat                   30547.98                       # Average queueing delay per DRAM burst
system.mem_ctrls13.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls13.avgMemAccLat              47497.98                       # Average memory access latency per DRAM burst
system.mem_ctrls13.avgRdBW                     383.89                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls13.avgWrBW                       0.33                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls13.avgRdBWSys                  383.97                       # Average system read bandwidth in MiByte/s
system.mem_ctrls13.avgWrBWSys                    0.34                       # Average system write bandwidth in MiByte/s
system.mem_ctrls13.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls13.busUtil                       3.84                       # Data bus utilization in percentage
system.mem_ctrls13.busUtilRead                   3.84                       # Data bus utilization in percentage for reads
system.mem_ctrls13.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls13.avgRdQLen                     8.50                       # Average read queue length when enqueuing
system.mem_ctrls13.avgWrQLen                    31.13                       # Average write queue length when enqueuing
system.mem_ctrls13.readRowHits               53953234                       # Number of row buffer hits during reads
system.mem_ctrls13.writeRowHits                 43642                       # Number of row buffer hits during writes
system.mem_ctrls13.readRowHitRate               87.36                       # Row buffer hit rate for reads
system.mem_ctrls13.writeRowHitRate              83.04                       # Row buffer hit rate for writes
system.mem_ctrls13.avgGap                   666123.54                       # Average gap between requests
system.mem_ctrls13.pageHitRate                  87.36                       # Row buffer hit rate, read and write combined
system.mem_ctrls13.memoryStateTime::IDLE 4130377323045                       # Time in different power states
system.mem_ctrls13.memoryStateTime::REF  452334119400                       # Time in different power states
system.mem_ctrls13.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls13.memoryStateTime::ACT  565198374362                       # Time in different power states
system.mem_ctrls13.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls13.actEnergy::0          3798314553.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::1          3796433020.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::2          3775519641.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::3            3865688064                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.preEnergy::0            2562355056                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::1            2561085768                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::2            2546977536                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::3            2607805440                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.readEnergy::0         24825519014.399998                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::1          24804940992                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::2         24653761766.399998                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::3         25213469299.200005                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.writeEnergy::0        8985738.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::1        16348677.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::2        26598481.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::3        36294220.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::0      496460246592                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::1      496460246592                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::2      496460246592                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::3      496460246592                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.actBackEnergy::0      170611253798.399994                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::1      170616401035.199982                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::2      170503228091.519989                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::3      171172673173.439972                       # Energy for active background per rank (pJ)
system.mem_ctrls13.preBackEnergy::0      1579412586960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::1      1579408071840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::2      1579507346352                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::3      1578920113824                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.totalEnergy::0        2277679261712.639648                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::1        2277663527925.120117                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::2        2277473678461.439941                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::3        2278276290613.439941                       # Total energy per rank (pJ)
system.mem_ctrls13.averagePower::0          79.037072                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::1          79.036526                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::2          79.029938                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::3          79.057790                       # Core power per rank (mW)
system.mem_ctrls01.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls01.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls01.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls01.atomic_min_count                 0                       # atomic min count
system.mem_ctrls01.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls01.bytes_read::system.cpu0.inst       249344                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu0.data    329872384                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu1.inst       107008                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu1.data    331225344                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu2.inst       556032                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu2.data    328432128                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu3.inst        94976                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu3.data    334995968                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu4.inst        89600                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu4.data    311588352                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu5.inst        80384                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu5.data    329219840                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu7.inst         9728                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu7.data         3072                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::total       1966524160                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu0.inst       249344                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu1.inst       107008                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu2.inst       556032                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu3.inst        94976                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu4.inst        89600                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu5.inst        80384                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu7.inst         9728                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::total      1187072                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_written::writebacks       529152                       # Number of bytes written to this memory
system.mem_ctrls01.bytes_written::total        529152                       # Number of bytes written to this memory
system.mem_ctrls01.num_reads::system.cpu0.inst          974                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu0.data      1288564                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu1.inst          418                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu1.data      1293849                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu2.inst         2172                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu2.data      1282938                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu3.inst          371                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu3.data      1308578                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu4.inst          350                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu4.data      1217142                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu5.inst          314                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu5.data      1286015                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu7.inst           38                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu7.data           12                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::total           7681735                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_writes::writebacks         2067                       # Number of write requests responded to by this memory
system.mem_ctrls01.num_writes::total             2067                       # Number of write requests responded to by this memory
system.mem_ctrls01.bw_read::system.cpu0.inst        48436                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu0.data     64078902                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu1.inst        20787                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu1.data     64341720                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu2.inst       108011                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu2.data     63799128                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu3.inst        18449                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu3.data     65074177                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu4.inst        17405                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu4.data     60527163                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu5.inst        15615                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu5.data     63952143                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu7.inst         1890                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu7.data          597                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::total           382004423                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu0.inst        48436                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu1.inst        20787                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu2.inst       108011                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu3.inst        18449                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu4.inst        17405                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu5.inst        15615                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu7.inst         1890                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::total         230593                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_write::writebacks        102790                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_write::total             102790                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_total::writebacks        102790                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu0.inst        48436                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu0.data     64078902                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu1.inst        20787                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu1.data     64341720                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu2.inst       108011                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu2.data     63799128                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu3.inst        18449                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu3.data     65074177                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu4.inst        17405                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu4.data     60527163                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu5.inst        15615                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu5.data     63952143                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu7.inst         1890                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu7.data          597                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::total          382107213                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.readReqs                   7681735                       # Number of read requests accepted
system.mem_ctrls01.writeReqs                     2067                       # Number of write requests accepted
system.mem_ctrls01.readBursts                61453880                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls01.writeBursts                  16536                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls01.bytesReadDRAM           1965672320                       # Total number of bytes read from DRAM
system.mem_ctrls01.bytesReadWrQ                851840                       # Total number of bytes read from write queue
system.mem_ctrls01.bytesWritten                197408                       # Total number of bytes written to DRAM
system.mem_ctrls01.bytesReadSys            1966524160                       # Total read bytes from the system interface side
system.mem_ctrls01.bytesWrittenSys             529152                       # Total written bytes from the system interface side
system.mem_ctrls01.servicedByWrQ                26620                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls01.mergedWrBursts               10366                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls01.neitherReadNorWriteReqs            5                       # Number of requests that are neither read nor write
system.mem_ctrls01.perBankRdBursts::0         7858704                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::1         7806673                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::2         7466345                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::3         7610005                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::4         7715209                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::5         7688994                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::6         7540914                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::7         7740416                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::0             527                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::1              96                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::2            1012                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::3             120                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::4            1163                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::5            1248                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::6            1907                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::7              96                       # Per bank write bursts
system.mem_ctrls01.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls01.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls01.totGap                5147925420000                       # Total gap between requests
system.mem_ctrls01.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::5            61453880                       # Read request sizes (log2)
system.mem_ctrls01.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::5              16536                       # Write request sizes (log2)
system.mem_ctrls01.rdQLenPdf::0               7104285                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::1               7142592                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::2               7191327                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::3               7214340                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::4               7232949                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::5               7254537                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::6               7296866                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::7               7351308                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::8                555324                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::9                518936                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::10               473335                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::11               451793                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::12               434119                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::13               413513                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::14               372980                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::15               320820                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::16                19025                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::17                16492                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::18                13443                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::19                12014                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::20                11078                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::21                10119                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::22                 8357                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::23                 6104                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::24                  377                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::25                  306                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::26                  224                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::27                  179                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::28                  165                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::29                  136                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::30                  106                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::31                   75                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::32                    8                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::33                    8                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::34                    6                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::35                    5                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::36                    4                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::37                    3                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::38                    1                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::39                    1                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::15                  243                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::16                  243                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::17                  243                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::18                  245                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::19                  247                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::20                  248                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::21                  249                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::22                  250                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::23                  258                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::24                  259                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::25                  259                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::26                  259                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::27                  259                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::28                  259                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::29                  259                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::30                  259                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::31                  259                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::32                  259                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::33                  259                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::34                  257                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::35                  256                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::36                  254                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::37                  252                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::38                  251                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::39                   84                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.bytesPerActivate::samples      7762076                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::mean   253.265973                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::gmean   251.210442                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::stdev    21.042303                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::32-63        25538      0.33%      0.33% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::64-95        30868      0.40%      0.73% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::96-127        25637      0.33%      1.06% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::128-159         1904      0.02%      1.08% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::160-191        25642      0.33%      1.41% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::192-223        30867      0.40%      1.81% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::224-255        24744      0.32%      2.13% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::256-287      7596876     97.87%    100.00% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::total      7762076                       # Bytes accessed per row activation
system.mem_ctrls01.rdPerTurnAround::samples          259                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::mean 236974.660232                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::gmean 23661.019525                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::stdev 576916.028086                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::0-131071          189     72.97%     72.97% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::131072-262143           20      7.72%     80.69% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::262144-393215           15      5.79%     86.49% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::393216-524287            5      1.93%     88.42% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::524288-655359            3      1.16%     89.58% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::655360-786431            3      1.16%     90.73% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::786432-917503            7      2.70%     93.44% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::917504-1.04858e+06            3      1.16%     94.59% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1.04858e+06-1.17965e+06            1      0.39%     94.98% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1.17965e+06-1.31072e+06            2      0.77%     95.75% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1.31072e+06-1.44179e+06            2      0.77%     96.53% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1.44179e+06-1.57286e+06            1      0.39%     96.91% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1.57286e+06-1.70394e+06            1      0.39%     97.30% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1.70394e+06-1.83501e+06            2      0.77%     98.07% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1.96608e+06-2.09715e+06            1      0.39%     98.46% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2.09715e+06-2.22822e+06            1      0.39%     98.84% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2.3593e+06-2.49037e+06            1      0.39%     99.23% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::4.71859e+06-4.84966e+06            1      0.39%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::5.24288e+06-5.37395e+06            1      0.39%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::total          259                       # Reads before turning the bus around for writes
system.mem_ctrls01.wrPerTurnAround::samples          259                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::mean    23.818533                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::gmean    23.734000                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::stdev     1.826242                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::16              8      3.09%      3.09% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::17              2      0.77%      3.86% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::18              1      0.39%      4.25% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::19              2      0.77%      5.02% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::20              2      0.77%      5.79% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::21              6      2.32%      8.11% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::22              2      0.77%      8.88% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::23              1      0.39%      9.27% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::24            157     60.62%     69.88% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::25             78     30.12%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::total          259                       # Writes before turning the bus around for reads
system.mem_ctrls01.totQLat               1870030707206                       # Total ticks spent queuing
system.mem_ctrls01.totMemAccLat          2911222764206                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls01.totBusLat             196567232000                       # Total ticks spent in databus transfers
system.mem_ctrls01.avgQLat                   30443.01                       # Average queueing delay per DRAM burst
system.mem_ctrls01.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls01.avgMemAccLat              47393.01                       # Average memory access latency per DRAM burst
system.mem_ctrls01.avgRdBW                     381.84                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls01.avgWrBW                       0.04                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls01.avgRdBWSys                  382.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls01.avgWrBWSys                    0.10                       # Average system write bandwidth in MiByte/s
system.mem_ctrls01.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls01.busUtil                       3.82                       # Data bus utilization in percentage
system.mem_ctrls01.busUtilRead                   3.82                       # Data bus utilization in percentage for reads
system.mem_ctrls01.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls01.avgRdQLen                     8.47                       # Average read queue length when enqueuing
system.mem_ctrls01.avgWrQLen                    30.92                       # Average write queue length when enqueuing
system.mem_ctrls01.readRowHits               53666213                       # Number of row buffer hits during reads
system.mem_ctrls01.writeRowHits                  5140                       # Number of row buffer hits during writes
system.mem_ctrls01.readRowHitRate               87.37                       # Row buffer hit rate for reads
system.mem_ctrls01.writeRowHitRate              83.31                       # Row buffer hit rate for writes
system.mem_ctrls01.avgGap                   669971.12                       # Average gap between requests
system.mem_ctrls01.pageHitRate                  87.37                       # Row buffer hit rate, read and write combined
system.mem_ctrls01.memoryStateTime::IDLE 4134268457514                       # Time in different power states
system.mem_ctrls01.memoryStateTime::REF  452334119400                       # Time in different power states
system.mem_ctrls01.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls01.memoryStateTime::ACT  561307239893                       # Time in different power states
system.mem_ctrls01.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls01.actEnergy::0            3846618720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::1          3706910524.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::2          3818399961.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::3            3768263856                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.preEnergy::0            2594941200                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::1            2500693608                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::2            2575904736                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::3            2542082760                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.readEnergy::0         25146725260.799999                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::1         24230036812.799999                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::2         24959514278.399998                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::3         24635360755.200005                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.writeEnergy::0        7020380.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::1        7907051.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::2        8762204.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::3        9242449.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::0      496460246592                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::1      496460246592                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::2      496460246592                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::3      496460246592                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.actBackEnergy::0      170944087213.439972                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::1      169977639153.600006                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::2      170758077736.320007                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::3      170416202552.639984                       # Energy for active background per rank (pJ)
system.mem_ctrls01.preBackEnergy::0      1579120627824                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::1      1579968389280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::2      1579283794032                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::3      1579583684544                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.totalEnergy::0        2278120267190.399902                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::1        2276851823022.720215                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::2        2277864699540.479980                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::3        2277415083509.759766                       # Total energy per rank (pJ)
system.mem_ctrls01.averagePower::0          79.052376                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::1          79.008360                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::2          79.043507                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::3          79.027905                       # Core power per rank (mW)
system.mem_ctrls10.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls10.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls10.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls10.atomic_min_count                 0                       # atomic min count
system.mem_ctrls10.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls10.bytes_read::system.cpu0.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu0.inst        72960                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu0.data    327253760                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu1.dtb.walker         2048                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu1.inst       121344                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu1.data    328464384                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu2.dtb.walker         1536                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu2.inst       410368                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu2.data    325986816                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu3.dtb.walker         1536                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu3.inst        52224                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu3.data    332707328                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu4.dtb.walker         1792                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu4.itb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu4.inst        73216                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu4.data    309512448                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu5.dtb.walker         2304                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu5.itb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu5.inst        67328                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu5.data    326503680                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu7.inst         4864                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu7.data         5888                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::total       1951247104                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu0.inst        72960                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu1.inst       121344                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu2.inst       410368                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu3.inst        52224                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu4.inst        73216                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu5.inst        67328                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu7.inst         4864                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::total       802304                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_written::writebacks      1848576                       # Number of bytes written to this memory
system.mem_ctrls10.bytes_written::total       1848576                       # Number of bytes written to this memory
system.mem_ctrls10.num_reads::system.cpu0.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu0.inst          285                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu0.data      1278335                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu1.dtb.walker            8                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu1.inst          474                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu1.data      1283064                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu2.dtb.walker            6                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu2.inst         1603                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu2.data      1273386                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu3.dtb.walker            6                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu3.inst          204                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu3.data      1299638                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu4.dtb.walker            7                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu4.itb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu4.inst          286                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu4.data      1209033                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu5.dtb.walker            9                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu5.itb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu5.inst          263                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu5.data      1275405                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu7.inst           19                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu7.data           23                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::total           7622059                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_writes::writebacks         7221                       # Number of write requests responded to by this memory
system.mem_ctrls10.num_writes::total             7221                       # Number of write requests responded to by this memory
system.mem_ctrls10.bw_read::system.cpu0.dtb.walker          149                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu0.inst        14173                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu0.data     63570225                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu1.dtb.walker          398                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu1.inst        23572                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu1.data     63805393                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu2.dtb.walker          298                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu2.inst        79715                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu2.data     63324117                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu3.dtb.walker          298                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu3.inst        10145                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu3.data     64629601                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu4.dtb.walker          348                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu4.itb.walker           50                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu4.inst        14222                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu4.data     60123911                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu5.dtb.walker          448                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu5.itb.walker           50                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu5.inst        13079                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu5.data     63424520                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu7.inst          945                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu7.data         1144                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::total           379036800                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu0.inst        14173                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu1.inst        23572                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu2.inst        79715                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu3.inst        10145                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu4.inst        14222                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu5.inst        13079                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu7.inst          945                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::total         155850                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_write::writebacks        359093                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_write::total             359093                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_total::writebacks        359093                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu0.dtb.walker          149                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu0.inst        14173                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu0.data     63570225                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu1.dtb.walker          398                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu1.inst        23572                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu1.data     63805393                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu2.dtb.walker          298                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu2.inst        79715                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu2.data     63324117                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu3.dtb.walker          298                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu3.inst        10145                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu3.data     64629601                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu4.dtb.walker          348                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu4.itb.walker           50                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu4.inst        14222                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu4.data     60123911                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu5.dtb.walker          448                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu5.itb.walker           50                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu5.inst        13079                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu5.data     63424520                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu7.inst          945                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu7.data         1144                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::total          379395892                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.readReqs                   7622059                       # Number of read requests accepted
system.mem_ctrls10.writeReqs                     7221                       # Number of write requests accepted
system.mem_ctrls10.readBursts                60976472                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls10.writeBursts                  57768                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls10.bytesReadDRAM           1950837440                       # Total number of bytes read from DRAM
system.mem_ctrls10.bytesReadWrQ                409664                       # Total number of bytes read from write queue
system.mem_ctrls10.bytesWritten               1772672                       # Total number of bytes written to DRAM
system.mem_ctrls10.bytesReadSys            1951247104                       # Total read bytes from the system interface side
system.mem_ctrls10.bytesWrittenSys            1848576                       # Total written bytes from the system interface side
system.mem_ctrls10.servicedByWrQ                12802                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls10.mergedWrBursts                2372                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls10.neitherReadNorWriteReqs          146                       # Number of requests that are neither read nor write
system.mem_ctrls10.perBankRdBursts::0         7750014                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::1         7476064                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::2         7618693                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::3         7452735                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::4         7531930                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::5         7920851                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::6         7478956                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::7         7734427                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::0           23510                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::1              24                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::2            4098                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::3            4095                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::4             152                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::5             112                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::6             128                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::7           23277                       # Per bank write bursts
system.mem_ctrls10.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls10.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls10.totGap                5147909594000                       # Total gap between requests
system.mem_ctrls10.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::5            60976472                       # Read request sizes (log2)
system.mem_ctrls10.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::5              57768                       # Write request sizes (log2)
system.mem_ctrls10.rdQLenPdf::0               7054182                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::1               7092153                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::2               7139549                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::3               7162239                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::4               7180371                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::5               7201653                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::6               7243676                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::7               7297131                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::8                546393                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::9                510728                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::10               466273                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::11               445048                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::12               427896                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::13               407605                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::14               367325                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::15               316079                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::16                18948                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::17                16521                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::18                13654                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::19                12243                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::20                11303                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::21                10315                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::22                 8612                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::23                 6431                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::24                  916                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::25                  778                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::26                  683                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::27                  638                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::28                  609                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::29                  599                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::30                  560                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::31                  526                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::32                  357                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::33                  210                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::34                  207                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::35                  202                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::36                  194                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::37                  190                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::38                  189                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::39                  187                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::40                   81                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::41                   39                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::42                   35                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::43                   30                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::44                   28                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::45                   28                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::46                   28                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::47                   28                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::15                 2064                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::16                 2071                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::17                 2080                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::18                 2096                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::19                 2102                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::20                 2128                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::21                 2160                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::22                 2280                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::23                 2409                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::24                 2421                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::25                 2418                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::26                 2418                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::27                 2418                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::28                 2417                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::29                 2418                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::30                 2418                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::31                 2415                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::32                 2415                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::33                 2408                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::34                 2391                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::35                 2385                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::36                 2359                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::37                 2329                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::38                 2215                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::39                  160                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::40                    1                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.bytesPerActivate::samples      7711681                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::mean   253.201619                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::gmean   251.069122                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::stdev    21.340385                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::32-63        27366      0.35%      0.35% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::64-95        30733      0.40%      0.75% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::96-127        25286      0.33%      1.08% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::128-159         2008      0.03%      1.11% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::160-191        25277      0.33%      1.44% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::192-223        30716      0.40%      1.83% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::224-255        26697      0.35%      2.18% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::256-287      7543598     97.82%    100.00% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::total      7711681                       # Bytes accessed per row activation
system.mem_ctrls10.rdPerTurnAround::samples         2415                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::mean 25211.557350                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::gmean  2040.523926                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::stdev 47187.093924                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::0-4095         1873     77.56%     77.56% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::4096-8191            6      0.25%     77.81% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::8192-12287            4      0.17%     77.97% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::12288-16383            3      0.12%     78.10% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::16384-20479            3      0.12%     78.22% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::20480-24575            1      0.04%     78.26% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::24576-28671            1      0.04%     78.30% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::28672-32767            2      0.08%     78.39% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::32768-36863            3      0.12%     78.51% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::36864-40959            3      0.12%     78.63% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::40960-45055            4      0.17%     78.80% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::45056-49151            1      0.04%     78.84% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::49152-53247            2      0.08%     78.92% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::57344-61439            4      0.17%     79.09% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::65536-69631            3      0.12%     79.21% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::69632-73727            8      0.33%     79.54% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::73728-77823            3      0.12%     79.67% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::77824-81919            6      0.25%     79.92% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::81920-86015            8      0.33%     80.25% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::86016-90111           16      0.66%     80.91% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::90112-94207           15      0.62%     81.53% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::94208-98303           19      0.79%     82.32% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::98304-102399           27      1.12%     83.44% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::102400-106495           30      1.24%     84.68% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::106496-110591           34      1.41%     86.09% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::110592-114687           47      1.95%     88.03% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::114688-118783           53      2.19%     90.23% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::118784-122879           47      1.95%     92.17% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::122880-126975           64      2.65%     94.82% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::126976-131071           40      1.66%     96.48% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::131072-135167           34      1.41%     97.89% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::135168-139263           25      1.04%     98.92% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::139264-143359           16      0.66%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::143360-147455           10      0.41%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::total         2415                       # Reads before turning the bus around for writes
system.mem_ctrls10.wrPerTurnAround::samples         2415                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::mean    22.938302                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::gmean    22.767485                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::stdev     2.585554                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::16            158      6.54%      6.54% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::17            105      4.35%     10.89% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::18             37      1.53%     12.42% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::19             41      1.70%     14.12% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::20             11      0.46%     14.58% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::21             37      1.53%     16.11% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::22             30      1.24%     17.35% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::23            103      4.27%     21.61% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::24           1757     72.75%     94.37% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::25            129      5.34%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::28              1      0.04%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::31              1      0.04%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::32              5      0.21%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::total         2415                       # Writes before turning the bus around for reads
system.mem_ctrls10.totQLat               1860775939535                       # Total ticks spent queuing
system.mem_ctrls10.totMemAccLat          2894110146035                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls10.totBusLat             195083744000                       # Total ticks spent in databus transfers
system.mem_ctrls10.avgQLat                   30522.70                       # Average queueing delay per DRAM burst
system.mem_ctrls10.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls10.avgMemAccLat              47472.70                       # Average memory access latency per DRAM burst
system.mem_ctrls10.avgRdBW                     378.96                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls10.avgWrBW                       0.34                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls10.avgRdBWSys                  379.04                       # Average system read bandwidth in MiByte/s
system.mem_ctrls10.avgWrBWSys                    0.36                       # Average system write bandwidth in MiByte/s
system.mem_ctrls10.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls10.busUtil                       3.79                       # Data bus utilization in percentage
system.mem_ctrls10.busUtilRead                   3.79                       # Data bus utilization in percentage for reads
system.mem_ctrls10.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls10.avgRdQLen                     8.47                       # Average read queue length when enqueuing
system.mem_ctrls10.avgWrQLen                    31.20                       # Average write queue length when enqueuing
system.mem_ctrls10.readRowHits               53261428                       # Number of row buffer hits during reads
system.mem_ctrls10.writeRowHits                 45957                       # Number of row buffer hits during writes
system.mem_ctrls10.readRowHitRate               87.37                       # Row buffer hit rate for reads
system.mem_ctrls10.writeRowHitRate              82.96                       # Row buffer hit rate for writes
system.mem_ctrls10.avgGap                   674756.94                       # Average gap between requests
system.mem_ctrls10.pageHitRate                  87.36                       # Row buffer hit rate, read and write combined
system.mem_ctrls10.memoryStateTime::IDLE 4137309246881                       # Time in different power states
system.mem_ctrls10.memoryStateTime::REF  452334119400                       # Time in different power states
system.mem_ctrls10.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls10.memoryStateTime::ACT  558266292919                       # Time in different power states
system.mem_ctrls10.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls10.actEnergy::0            3740113440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::1            3722277888                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::2          3836590531.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::3          3733009459.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.preEnergy::0            2523092400                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::1            2511060480                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::2            2588176152                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::3            2518300032                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.readEnergy::0         24407114534.399998                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::1         24316811251.200005                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::2         25080553305.599998                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::3         24360133324.799999                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.writeEnergy::0        31030179.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::1        19870479.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::2             6884352                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::3        31168696.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::0      496460246592                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::1      496460246592                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::2      496460246592                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::3      496460246592                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.actBackEnergy::0      170272734428.160004                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::1      170097092530.560028                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::2      170878194100.799988                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::3      170238977331.839966                       # Energy for active background per rank (pJ)
system.mem_ctrls10.preBackEnergy::0      1579709533776                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::1      1579863605616                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::2      1579178428800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::3      1579739145264                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.totalEnergy::0        2277143865350.399902                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::1        2276990964837.120117                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::2        2278029073833.600098                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::3        2277080980700.159668                       # Total energy per rank (pJ)
system.mem_ctrls10.averagePower::0          79.018494                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::1          79.013188                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::2          79.049211                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::3          79.016312                       # Core power per rank (mW)
system.mem_ctrls07.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls07.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls07.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls07.atomic_min_count                 0                       # atomic min count
system.mem_ctrls07.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls07.bytes_read::system.cpu0.inst       189696                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu0.data    332120576                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu1.inst       157440                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu1.data    333158144                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu2.inst       464640                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu2.data    330349056                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu3.inst       259072                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu3.data    337365760                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu4.inst       247552                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu4.data    313855232                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu5.inst       185344                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu5.data    331088384                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu7.inst         8192                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu7.data         6400                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::total       1979455488                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu0.inst       189696                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu1.inst       157440                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu2.inst       464640                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu3.inst       259072                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu4.inst       247552                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu5.inst       185344                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu7.inst         8192                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::total      1511936                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_written::writebacks      1946880                       # Number of bytes written to this memory
system.mem_ctrls07.bytes_written::total       1946880                       # Number of bytes written to this memory
system.mem_ctrls07.num_reads::system.cpu0.inst          741                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu0.data      1297346                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu1.inst          615                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu1.data      1301399                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu2.inst         1815                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu2.data      1290426                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu3.inst         1012                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu3.data      1317835                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu4.inst          967                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu4.data      1225997                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu5.inst          724                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu5.data      1293314                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu7.inst           32                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu7.data           25                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::total           7732248                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_writes::writebacks         7605                       # Number of write requests responded to by this memory
system.mem_ctrls07.num_writes::total             7605                       # Number of write requests responded to by this memory
system.mem_ctrls07.bw_read::system.cpu0.inst        36849                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu0.data     64515622                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu1.inst        30583                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu1.data     64717173                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu2.inst        90258                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu2.data     64171498                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu3.inst        50326                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu3.data     65534518                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu4.inst        48088                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu4.data     60967513                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu5.inst        36004                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu5.data     64315115                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu7.inst         1591                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu7.data         1243                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::total           384516380                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu0.inst        36849                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu1.inst        30583                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu2.inst        90258                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu3.inst        50326                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu4.inst        48088                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu5.inst        36004                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu7.inst         1591                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::total         293699                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_write::writebacks        378188                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_write::total             378188                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_total::writebacks        378188                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu0.inst        36849                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu0.data     64515622                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu1.inst        30583                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu1.data     64717173                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu2.inst        90258                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu2.data     64171498                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu3.inst        50326                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu3.data     65534518                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu4.inst        48088                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu4.data     60967513                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu5.inst        36004                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu5.data     64315115                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu7.inst         1591                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu7.data         1243                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::total          384894569                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.readReqs                   7732248                       # Number of read requests accepted
system.mem_ctrls07.writeReqs                     7605                       # Number of write requests accepted
system.mem_ctrls07.readBursts                61857984                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls07.writeBursts                  60840                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls07.bytesReadDRAM           1979037440                       # Total number of bytes read from DRAM
system.mem_ctrls07.bytesReadWrQ                418048                       # Total number of bytes read from write queue
system.mem_ctrls07.bytesWritten               1883616                       # Total number of bytes written to DRAM
system.mem_ctrls07.bytesReadSys            1979455488                       # Total read bytes from the system interface side
system.mem_ctrls07.bytesWrittenSys            1946880                       # Total written bytes from the system interface side
system.mem_ctrls07.servicedByWrQ                13064                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls07.mergedWrBursts                1977                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls07.neitherReadNorWriteReqs          490                       # Number of requests that are neither read nor write
system.mem_ctrls07.perBankRdBursts::0         7861955                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::1         7718992                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::2         7671425                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::3         7757042                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::4         7645392                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::5         7596740                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::6         7750677                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::7         7842697                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::0           24195                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::1             240                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::2            1192                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::3            4128                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::4             720                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::5              72                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::6           24218                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::7            4098                       # Per bank write bursts
system.mem_ctrls07.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls07.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls07.totGap                5147931221000                       # Total gap between requests
system.mem_ctrls07.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::5            61857984                       # Read request sizes (log2)
system.mem_ctrls07.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::5              60840                       # Write request sizes (log2)
system.mem_ctrls07.rdQLenPdf::0               7146345                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::1               7185882                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::2               7235814                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::3               7259378                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::4               7278142                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::5               7300107                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::6               7342088                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::7               7397068                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::8                562900                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::9                525883                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::10               479016                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::11               457000                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::12               439221                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::13               418398                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::14               378268                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::15               325651                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::16                20416                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::17                17780                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::18                14777                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::19                13272                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::20                12308                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::21                11193                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::22                 9370                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::23                 7056                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::24                 1186                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::25                  938                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::26                  858                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::27                  812                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::28                  782                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::29                  754                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::30                  719                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::31                  676                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::32                  190                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::33                  103                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::34                  101                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::35                   97                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::36                   96                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::37                   96                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::38                   95                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::39                   84                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::15                 2225                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::16                 2231                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::17                 2247                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::18                 2266                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::19                 2273                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::20                 2296                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::21                 2322                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::22                 2416                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::23                 2550                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::24                 2558                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::25                 2558                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::26                 2557                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::27                 2557                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::28                 2557                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::29                 2557                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::30                 2558                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::31                 2555                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::32                 2553                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::33                 2537                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::34                 2519                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::35                 2512                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::36                 2490                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::37                 2465                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::38                 2370                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::39                  134                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.bytesPerActivate::samples      7824802                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::mean   253.159256                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::gmean   250.996148                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::stdev    21.493796                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::32-63        28343      0.36%      0.36% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::64-95        31018      0.40%      0.76% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::96-127        26467      0.34%      1.10% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::128-159         2181      0.03%      1.12% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::160-191        26457      0.34%      1.46% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::192-223        31017      0.40%      1.86% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::224-255        27660      0.35%      2.21% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::256-287      7651659     97.79%    100.00% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::total      7824802                       # Bytes accessed per row activation
system.mem_ctrls07.rdPerTurnAround::samples         2551                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::mean 24243.170521                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::gmean  1912.733892                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::stdev 46833.295821                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::0-4095         2004     78.56%     78.56% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::4096-8191            6      0.24%     78.79% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::8192-12287            3      0.12%     78.91% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::12288-16383            3      0.12%     79.03% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::16384-20479            4      0.16%     79.18% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::20480-24575            1      0.04%     79.22% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::24576-28671            2      0.08%     79.30% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::28672-32767            3      0.12%     79.42% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::32768-36863            4      0.16%     79.58% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::36864-40959            3      0.12%     79.69% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::40960-45055            2      0.08%     79.77% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::45056-49151            3      0.12%     79.89% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::49152-53247            4      0.16%     80.05% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::53248-57343            3      0.12%     80.16% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::57344-61439            2      0.08%     80.24% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::61440-65535            1      0.04%     80.28% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::65536-69631            3      0.12%     80.40% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::69632-73727            7      0.27%     80.67% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::73728-77823            4      0.16%     80.83% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::77824-81919            7      0.27%     81.11% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::81920-86015            7      0.27%     81.38% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::86016-90111           12      0.47%     81.85% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::90112-94207           14      0.55%     82.40% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::94208-98303           16      0.63%     83.03% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::98304-102399           22      0.86%     83.89% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::102400-106495           24      0.94%     84.83% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::106496-110591           32      1.25%     86.08% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::110592-114687           47      1.84%     87.93% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::114688-118783           51      2.00%     89.93% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::118784-122879           53      2.08%     92.00% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::122880-126975           55      2.16%     94.16% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::126976-131071           45      1.76%     95.92% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::131072-135167           39      1.53%     97.45% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::135168-139263           28      1.10%     98.55% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::139264-143359           19      0.74%     99.29% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::143360-147455           14      0.55%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::147456-151551            4      0.16%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::total         2551                       # Reads before turning the bus around for writes
system.mem_ctrls07.wrPerTurnAround::samples         2551                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::mean    23.074481                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::gmean    22.918409                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::stdev     2.474802                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::16            160      6.27%      6.27% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::17             76      2.98%      9.25% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::18             38      1.49%     10.74% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::19             41      1.61%     12.35% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::20             10      0.39%     12.74% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::21             37      1.45%     14.19% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::22             36      1.41%     15.60% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::23             83      3.25%     18.86% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::24           1945     76.24%     95.10% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::25            116      4.55%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::32              7      0.27%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::33              2      0.08%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::total         2551                       # Writes before turning the bus around for reads
system.mem_ctrls07.totQLat               1889892096529                       # Total ticks spent queuing
system.mem_ctrls07.totMemAccLat          2938163490529                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls07.totBusLat             197903744000                       # Total ticks spent in databus transfers
system.mem_ctrls07.avgQLat                   30558.57                       # Average queueing delay per DRAM burst
system.mem_ctrls07.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls07.avgMemAccLat              47508.57                       # Average memory access latency per DRAM burst
system.mem_ctrls07.avgRdBW                     384.44                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls07.avgWrBW                       0.37                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls07.avgRdBWSys                  384.52                       # Average system read bandwidth in MiByte/s
system.mem_ctrls07.avgWrBWSys                    0.38                       # Average system write bandwidth in MiByte/s
system.mem_ctrls07.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls07.busUtil                       3.85                       # Data bus utilization in percentage
system.mem_ctrls07.busUtilRead                   3.84                       # Data bus utilization in percentage for reads
system.mem_ctrls07.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls07.avgRdQLen                     8.48                       # Average read queue length when enqueuing
system.mem_ctrls07.avgWrQLen                    31.45                       # Average write queue length when enqueuing
system.mem_ctrls07.readRowHits               54030150                       # Number of row buffer hits during reads
system.mem_ctrls07.writeRowHits                 48831                       # Number of row buffer hits during writes
system.mem_ctrls07.readRowHitRate               87.36                       # Row buffer hit rate for reads
system.mem_ctrls07.writeRowHitRate              82.96                       # Row buffer hit rate for writes
system.mem_ctrls07.avgGap                   665120.03                       # Average gap between requests
system.mem_ctrls07.pageHitRate                  87.36                       # Row buffer hit rate, read and write combined
system.mem_ctrls07.memoryStateTime::IDLE 4129415624875                       # Time in different power states
system.mem_ctrls07.memoryStateTime::REF  452334119400                       # Time in different power states
system.mem_ctrls07.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls07.memoryStateTime::ACT  566160072532                       # Time in different power states
system.mem_ctrls07.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls07.actEnergy::0          3829214995.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::1          3810438374.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::2          3769771622.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::3          3878659814.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.preEnergy::0            2583200592                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::1            2570533824                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::2            2543099904                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::3          2616556224.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.readEnergy::0         24993165849.599998                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::1         24897798182.399998                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::2         24644022873.599998                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::3         25301592076.799999                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.writeEnergy::0        33342243.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::1        16538618.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::2             7547904                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::3        41692631.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::0      496460246592                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::1      496460246592                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::2      496460246592                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::3      496460246592                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.actBackEnergy::0      170901620061.119995                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::1      170722614142.080017                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::2      170418723995.519989                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::3      171256755214.080017                       # Energy for active background per rank (pJ)
system.mem_ctrls07.preBackEnergy::0      1579157879712                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::1      1579314902448.000244                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::2      1579581472752                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::3      1578846357648.000244                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.totalEnergy::0        2277958670045.760254                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::1        2277793072181.760254                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::2        2277424885643.520020                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::3        2278401860200.320312                       # Total energy per rank (pJ)
system.mem_ctrls07.averagePower::0          79.046768                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::1          79.041022                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::2          79.028245                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::3          79.062147                       # Core power per rank (mW)
system.pim_sys.voltage_domain.voltage               1                       # Voltage in Volts
system.pim_sys.clk_domain.clock                   500                       # Clock period in ticks
system.pim_sys.pim_memory.atomic_fadd_count            0                       # atomic fadd count
system.pim_sys.pim_memory.atomic_min_count            0                       # atomic min count
system.pim_sys.pim_memory.atomic_inc_count            0                       # atomic inc count
system.pim_sys.pim_memory.bytes_written::system.cpu7.data            1                       # Number of bytes written to this memory
system.pim_sys.pim_memory.bytes_written::total            1                       # Number of bytes written to this memory
system.pim_sys.pim_memory.num_writes::system.cpu7.data            1                       # Number of write requests responded to by this memory
system.pim_sys.pim_memory.num_writes::total            1                       # Number of write requests responded to by this memory
system.pim_sys.pim_memory.bw_write::system.cpu7.data            0                       # Write bandwidth from this memory (bytes/s)
system.pim_sys.pim_memory.bw_write::total            0                       # Write bandwidth from this memory (bytes/s)
system.pim_sys.pim_memory.bw_total::system.cpu7.data            0                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys.pim_memory.bw_total::total            0                       # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.atomic_fadd_count             0                       # atomic fadd count
system.realview.nvmem.atomic_min_count              0                       # atomic min count
system.realview.nvmem.atomic_inc_count              0                       # atomic inc count
system.mem_ctrls00.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls00.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls00.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls00.atomic_min_count                 0                       # atomic min count
system.mem_ctrls00.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls00.bytes_read::system.cpu0.dtb.walker        19712                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu0.inst       140288                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu0.data    330970624                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu1.dtb.walker        28160                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu1.inst       167936                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu1.data    332640000                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu2.dtb.walker        11776                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu2.inst        85504                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu2.data    330267648                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu3.dtb.walker        26880                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu3.inst       190976                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu3.data    336782848                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu4.dtb.walker        23552                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu4.itb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu4.inst       266752                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu4.data    313342720                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu5.dtb.walker        33024                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu5.itb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu5.inst       147968                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu5.data    330620672                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu7.inst         6400                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu7.data         2048                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::total       1975776512                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu0.inst       140288                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu1.inst       167936                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu2.inst        85504                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu3.inst       190976                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu4.inst       266752                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu5.inst       147968                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu7.inst         6400                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::total      1005824                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_written::writebacks      2675200                       # Number of bytes written to this memory
system.mem_ctrls00.bytes_written::total       2675200                       # Number of bytes written to this memory
system.mem_ctrls00.num_reads::system.cpu0.dtb.walker           77                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu0.inst          548                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu0.data      1292854                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu1.dtb.walker          110                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu1.inst          656                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu1.data      1299375                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu2.dtb.walker           46                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu2.inst          334                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu2.data      1290108                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu3.dtb.walker          105                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu3.inst          746                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu3.data      1315558                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu4.dtb.walker           92                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu4.itb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu4.inst         1042                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu4.data      1223995                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu5.dtb.walker          129                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu5.itb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu5.inst          578                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu5.data      1291487                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu7.inst           25                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu7.data            8                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::total           7717877                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_writes::writebacks        10450                       # Number of write requests responded to by this memory
system.mem_ctrls00.num_writes::total            10450                       # Number of write requests responded to by this memory
system.mem_ctrls00.bw_read::system.cpu0.dtb.walker         3829                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu0.inst        27251                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu0.data     64292240                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu1.dtb.walker         5470                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu1.inst        32622                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu1.data     64616522                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu2.dtb.walker         2288                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu2.inst        16609                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu2.data     64155684                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu3.dtb.walker         5222                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu3.inst        37098                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu3.data     65421285                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu4.dtb.walker         4575                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu4.itb.walker           99                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu4.inst        51818                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu4.data     60867955                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu5.dtb.walker         6415                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu5.itb.walker           99                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu5.inst        28743                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu5.data     64224260                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu7.inst         1243                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu7.data          398                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::total           383801726                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu0.inst        27251                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu1.inst        32622                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu2.inst        16609                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu3.inst        37098                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu4.inst        51818                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu5.inst        28743                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu7.inst         1243                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::total         195385                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_write::writebacks        519667                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_write::total             519667                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_total::writebacks        519667                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu0.dtb.walker         3829                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu0.inst        27251                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu0.data     64292240                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu1.dtb.walker         5470                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu1.inst        32622                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu1.data     64616522                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu2.dtb.walker         2288                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu2.inst        16609                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu2.data     64155684                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu3.dtb.walker         5222                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu3.inst        37098                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu3.data     65421285                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu4.dtb.walker         4575                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu4.itb.walker           99                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu4.inst        51818                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu4.data     60867955                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu5.dtb.walker         6415                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu5.itb.walker           99                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu5.inst        28743                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu5.data     64224260                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu7.inst         1243                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu7.data          398                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::total          384321393                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.readReqs                   7717877                       # Number of read requests accepted
system.mem_ctrls00.writeReqs                    10450                       # Number of write requests accepted
system.mem_ctrls00.readBursts                61743016                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls00.writeBursts                  83600                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls00.bytesReadDRAM           1975352896                       # Total number of bytes read from DRAM
system.mem_ctrls00.bytesReadWrQ                423616                       # Total number of bytes read from write queue
system.mem_ctrls00.bytesWritten               2624384                       # Total number of bytes written to DRAM
system.mem_ctrls00.bytesReadSys            1975776512                       # Total read bytes from the system interface side
system.mem_ctrls00.bytesWrittenSys            2675200                       # Total written bytes from the system interface side
system.mem_ctrls00.servicedByWrQ                13238                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls00.mergedWrBursts                1596                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls00.neitherReadNorWriteReqs            7                       # Number of requests that are neither read nor write
system.mem_ctrls00.perBankRdBursts::0         8081991                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::1         7626152                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::2         7694579                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::3         7668302                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::4         7561957                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::5         7611783                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::6         7617216                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::7         7867798                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::0            8230                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::1             128                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::2           16127                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::3           23957                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::4           17045                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::5            4125                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::6           12248                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::7             152                       # Per bank write bursts
system.mem_ctrls00.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls00.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls00.totGap                5147917022000                       # Total gap between requests
system.mem_ctrls00.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::5            61743016                       # Read request sizes (log2)
system.mem_ctrls00.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::5              83600                       # Write request sizes (log2)
system.mem_ctrls00.rdQLenPdf::0               7131464                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::1               7171023                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::2               7220219                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::3               7250514                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::4               7269794                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::5               7291770                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::6               7325539                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::7               7378514                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::8                562279                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::9                525239                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::10               479091                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::11               450580                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::12               432393                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::13               411525                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::14               379169                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::15               328486                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::16                20866                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::17                18247                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::18                15288                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::19                13560                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::20                12507                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::21                11445                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::22                10081                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::23                 7828                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::24                 1516                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::25                 1300                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::26                 1207                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::27                 1154                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::28                 1121                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::29                 1082                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::30                 1035                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::31                 1001                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::32                  420                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::33                  327                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::34                  319                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::35                  314                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::36                  306                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::37                  295                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::38                  291                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::39                  281                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::40                   75                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::41                   53                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::42                   51                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::43                   47                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::44                   44                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::45                   43                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::46                   39                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::47                   36                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::15                 3149                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::16                 3166                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::17                 3213                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::18                 3232                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::19                 3249                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::20                 3268                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::21                 3291                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::22                 3359                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::23                 3538                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::24                 3540                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::25                 3538                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::26                 3538                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::27                 3536                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::28                 3535                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::29                 3536                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::30                 3534                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::31                 3534                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::32                 3534                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::33                 3488                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::34                 3469                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::35                 3454                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::36                 3436                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::37                 3413                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::38                 3347                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::39                  107                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.bytesPerActivate::samples      7810047                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::mean   253.260612                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::gmean   251.141354                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::stdev    21.169095                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::32-63        29174      0.37%      0.37% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::64-95        27783      0.36%      0.73% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::96-127        25700      0.33%      1.06% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::128-159         1995      0.03%      1.08% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::160-191        25709      0.33%      1.41% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::192-223        27774      0.36%      1.77% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::224-255        28515      0.37%      2.13% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::256-287      7643397     97.87%    100.00% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::total      7810047                       # Bytes accessed per row activation
system.mem_ctrls00.rdPerTurnAround::samples         3533                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::mean 17472.430512                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::gmean  1148.141124                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::stdev 41172.577604                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::0-4095         3000     84.91%     84.91% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::4096-8191            5      0.14%     85.06% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::8192-12287            2      0.06%     85.11% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::12288-16383            2      0.06%     85.17% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::16384-20479            3      0.08%     85.25% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::20480-24575            2      0.06%     85.31% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::24576-28671            5      0.14%     85.45% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::28672-32767            2      0.06%     85.51% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::32768-36863            1      0.03%     85.54% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::36864-40959            1      0.03%     85.56% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::45056-49151            1      0.03%     85.59% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::49152-53247            1      0.03%     85.62% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::53248-57343            1      0.03%     85.65% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::57344-61439            1      0.03%     85.68% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::61440-65535            2      0.06%     85.73% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::65536-69631            1      0.03%     85.76% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::69632-73727            2      0.06%     85.82% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::73728-77823            6      0.17%     85.99% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::77824-81919            2      0.06%     86.05% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::81920-86015           10      0.28%     86.33% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::86016-90111           14      0.40%     86.73% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::90112-94207           14      0.40%     87.12% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::94208-98303           12      0.34%     87.46% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::98304-102399           27      0.76%     88.23% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::102400-106495           30      0.85%     89.07% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::106496-110591           33      0.93%     90.01% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::110592-114687           52      1.47%     91.48% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::114688-118783           51      1.44%     92.92% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::118784-122879           48      1.36%     94.28% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::122880-126975           62      1.75%     96.04% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::126976-131071           46      1.30%     97.34% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::131072-135167           34      0.96%     98.30% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::135168-139263           24      0.68%     98.98% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::139264-143359           25      0.71%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::143360-147455           11      0.31%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::total         3533                       # Reads before turning the bus around for writes
system.mem_ctrls00.wrPerTurnAround::samples         3533                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::mean    23.213133                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::gmean    23.080873                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::stdev     2.271027                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::16            194      5.49%      5.49% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::17             63      1.78%      7.27% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::18             65      1.84%      9.11% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::19             36      1.02%     10.13% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::20             21      0.59%     10.73% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::21             34      0.96%     11.69% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::22             65      1.84%     13.53% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::23             72      2.04%     15.57% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::24           2878     81.46%     97.03% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::25             95      2.69%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::28              1      0.03%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::32              9      0.25%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::total         3533                       # Writes before turning the bus around for reads
system.mem_ctrls00.totQLat               1885269920772                       # Total ticks spent queuing
system.mem_ctrls00.totMemAccLat          2931589657872                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls00.totBusLat             197535289600                       # Total ticks spent in databus transfers
system.mem_ctrls00.avgQLat                   30540.69                       # Average queueing delay per DRAM burst
system.mem_ctrls00.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls00.avgMemAccLat              47490.69                       # Average memory access latency per DRAM burst
system.mem_ctrls00.avgRdBW                     383.72                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls00.avgWrBW                       0.51                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls00.avgRdBWSys                  383.80                       # Average system read bandwidth in MiByte/s
system.mem_ctrls00.avgWrBWSys                    0.52                       # Average system write bandwidth in MiByte/s
system.mem_ctrls00.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls00.busUtil                       3.84                       # Data bus utilization in percentage
system.mem_ctrls00.busUtilRead                   3.84                       # Data bus utilization in percentage for reads
system.mem_ctrls00.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls00.avgRdQLen                     8.49                       # Average read queue length when enqueuing
system.mem_ctrls00.avgWrQLen                    31.17                       # Average write queue length when enqueuing
system.mem_ctrls00.readRowHits               53933565                       # Number of row buffer hits during reads
system.mem_ctrls00.writeRowHits                 68178                       # Number of row buffer hits during writes
system.mem_ctrls00.readRowHitRate               87.37                       # Row buffer hit rate for reads
system.mem_ctrls00.writeRowHitRate              83.14                       # Row buffer hit rate for writes
system.mem_ctrls00.avgGap                   666110.15                       # Average gap between requests
system.mem_ctrls00.pageHitRate                  87.36                       # Row buffer hit rate, read and write combined
system.mem_ctrls00.memoryStateTime::IDLE 4130408447588                       # Time in different power states
system.mem_ctrls00.memoryStateTime::REF  452334119400                       # Time in different power states
system.mem_ctrls00.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls00.memoryStateTime::ACT  565167249819                       # Time in different power states
system.mem_ctrls00.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls00.actEnergy::0          3859785820.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::1          3780555206.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::2            3739871520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::3            3814697376                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.preEnergy::0            2603823768                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::1            2550374544                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::2            2522929200                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::3            2573406960                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.readEnergy::0         25249272921.600002                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::1         24663486681.599998                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::2         24424397836.799999                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::3         24932974310.399998                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.writeEnergy::0        11209881.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::1        52306974.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::2            31238784                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::3        23997772.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::0      496460246592                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::1      496460246592                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::2      496460246592                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::3      496460246592                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.actBackEnergy::0      171058686433.920013                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::1      170584183486.080017                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::2      170291817590.399994                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::3      170793278565.119995                       # Energy for active background per rank (pJ)
system.mem_ctrls00.preBackEnergy::0      1579020102192                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::1      1579436332848.000244                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::2      1579692794160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::3      1579252916112                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.totalEnergy::0        2278263127609.919922                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::1        2277527486332.800293                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::2        2277163295683.199707                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::3        2277851517688.320312                       # Total energy per rank (pJ)
system.mem_ctrls00.averagePower::0          79.057333                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::1          79.031806                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::2          79.019168                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::3          79.043050                       # Core power per rank (mW)
system.mem_ctrls05.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls05.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls05.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls05.atomic_min_count                 0                       # atomic min count
system.mem_ctrls05.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls05.bytes_read::system.cpu0.inst        84480                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu0.data    329562624                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu1.inst       111360                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu1.data    331012864                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu2.inst       119552                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu2.data    328443904                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu3.inst       156160                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu3.data    335030016                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu4.inst       186880                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu4.data    311785728                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu5.inst       153344                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu5.data    328602368                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu7.inst         9472                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu7.data         2048                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::total       1965260800                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu0.inst        84480                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu1.inst       111360                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu2.inst       119552                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu3.inst       156160                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu4.inst       186880                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu5.inst       153344                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu7.inst         9472                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::total       821248                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_written::writebacks       535296                       # Number of bytes written to this memory
system.mem_ctrls05.bytes_written::total        535296                       # Number of bytes written to this memory
system.mem_ctrls05.num_reads::system.cpu0.inst          330                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu0.data      1287354                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu1.inst          435                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu1.data      1293019                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu2.inst          467                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu2.data      1282984                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu3.inst          610                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu3.data      1308711                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu4.inst          730                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu4.data      1217913                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu5.inst          599                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu5.data      1283603                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu7.inst           37                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu7.data            8                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::total           7676800                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_writes::writebacks         2091                       # Number of write requests responded to by this memory
system.mem_ctrls05.num_writes::total             2091                       # Number of write requests responded to by this memory
system.mem_ctrls05.bw_read::system.cpu0.inst        16411                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu0.data     64018730                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu1.inst        21632                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu1.data     64300445                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu2.inst        23223                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu2.data     63801415                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu3.inst        30335                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu3.data     65080791                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu4.inst        36302                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu4.data     60565504                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu5.inst        29788                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu5.data     63832197                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu7.inst         1840                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu7.data          398                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::total           381759011                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu0.inst        16411                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu1.inst        21632                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu2.inst        23223                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu3.inst        30335                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu4.inst        36302                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu5.inst        29788                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu7.inst         1840                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::total         159530                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_write::writebacks        103983                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_write::total             103983                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_total::writebacks        103983                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu0.inst        16411                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu0.data     64018730                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu1.inst        21632                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu1.data     64300445                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu2.inst        23223                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu2.data     63801415                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu3.inst        30335                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu3.data     65080791                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu4.inst        36302                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu4.data     60565504                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu5.inst        29788                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu5.data     63832197                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu7.inst         1840                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu7.data          398                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::total          381862994                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.readReqs                   7676800                       # Number of read requests accepted
system.mem_ctrls05.writeReqs                     2091                       # Number of write requests accepted
system.mem_ctrls05.readBursts                61414400                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls05.writeBursts                  16728                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls05.bytesReadDRAM           1964572992                       # Total number of bytes read from DRAM
system.mem_ctrls05.bytesReadWrQ                687808                       # Total number of bytes read from write queue
system.mem_ctrls05.bytesWritten                250976                       # Total number of bytes written to DRAM
system.mem_ctrls05.bytesReadSys            1965260800                       # Total read bytes from the system interface side
system.mem_ctrls05.bytesWrittenSys             535296                       # Total written bytes from the system interface side
system.mem_ctrls05.servicedByWrQ                21494                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls05.mergedWrBursts                8877                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls05.neitherReadNorWriteReqs           15                       # Number of requests that are neither read nor write
system.mem_ctrls05.perBankRdBursts::0         7943409                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::1         7620100                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::2         7693581                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::3         7461465                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::4         7791071                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::5         7694626                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::6         7733347                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::7         7455307                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::0             730                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::1             676                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::2             973                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::3             335                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::4             614                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::5            1371                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::6            1756                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::7            1388                       # Per bank write bursts
system.mem_ctrls05.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls05.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls05.totGap                5147912702000                       # Total gap between requests
system.mem_ctrls05.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::5            61414400                       # Read request sizes (log2)
system.mem_ctrls05.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::5              16728                       # Write request sizes (log2)
system.mem_ctrls05.rdQLenPdf::0               7099461                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::1               7137865                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::2               7186966                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::3               7210399                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::4               7228999                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::5               7250553                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::6               7293194                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::7               7347886                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::8                555692                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::9                519732                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::10               473696                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::11               451796                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::12               434135                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::13               413631                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::14               372710                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::15               320257                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::16                18797                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::17                16175                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::18                13186                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::19                11685                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::20                10763                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::21                 9739                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::22                 8043                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::23                 5827                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::24                  402                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::25                  326                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::26                  235                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::27                  192                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::28                  179                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::29                  150                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::30                  117                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::31                   89                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::32                    5                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::33                    4                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::34                    4                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::35                    4                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::36                    3                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::37                    3                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::38                    3                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::39                    3                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::15                  301                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::16                  303                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::17                  306                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::18                  311                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::19                  312                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::20                  312                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::21                  318                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::22                  321                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::23                  330                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::24                  334                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::25                  334                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::26                  334                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::27                  334                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::28                  334                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::29                  334                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::30                  334                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::31                  333                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::32                  333                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::33                  329                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::34                  323                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::35                  320                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::36                  319                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::37                  315                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::38                  313                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::39                  114                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.bytesPerActivate::samples      7757809                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::mean   253.270475                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::gmean   251.224822                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::stdev    21.008762                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::32-63        25259      0.33%      0.33% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::64-95        30748      0.40%      0.72% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::96-127        25772      0.33%      1.05% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::128-159         1976      0.03%      1.08% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::160-191        25759      0.33%      1.41% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::192-223        30747      0.40%      1.81% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::224-255        24887      0.32%      2.13% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::256-287      7592661     97.87%    100.00% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::total      7757809                       # Bytes accessed per row activation
system.mem_ctrls05.rdPerTurnAround::samples          333                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::mean 183934.945946                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::gmean 28045.386228                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::stdev 316235.569156                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::0-32767          125     37.54%     37.54% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::32768-65535           15      4.50%     42.04% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::65536-98303           23      6.91%     48.95% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::98304-131071           72     21.62%     70.57% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::131072-163839           26      7.81%     78.38% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::163840-196607            5      1.50%     79.88% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::196608-229375            4      1.20%     81.08% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::229376-262143            5      1.50%     82.58% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::262144-294911            2      0.60%     83.18% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::294912-327679            3      0.90%     84.08% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::327680-360447            3      0.90%     84.98% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::360448-393215            4      1.20%     86.19% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::393216-425983            3      0.90%     87.09% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::425984-458751            1      0.30%     87.39% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::458752-491519            4      1.20%     88.59% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::491520-524287            3      0.90%     89.49% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::524288-557055            4      1.20%     90.69% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::589824-622591            2      0.60%     91.29% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::622592-655359            2      0.60%     91.89% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::655360-688127            1      0.30%     92.19% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::688128-720895            3      0.90%     93.09% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::720896-753663            1      0.30%     93.39% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::753664-786431            2      0.60%     93.99% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::786432-819199            1      0.30%     94.29% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::819200-851967            1      0.30%     94.59% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::884736-917503            3      0.90%     95.50% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::917504-950271            1      0.30%     95.80% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1.01581e+06-1.04858e+06            2      0.60%     96.40% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1.04858e+06-1.08134e+06            1      0.30%     96.70% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1.11411e+06-1.14688e+06            2      0.60%     97.30% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1.14688e+06-1.17965e+06            1      0.30%     97.60% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1.31072e+06-1.34349e+06            1      0.30%     97.90% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1.34349e+06-1.37626e+06            1      0.30%     98.20% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1.44179e+06-1.47456e+06            1      0.30%     98.50% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1.47456e+06-1.50733e+06            1      0.30%     98.80% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1.6384e+06-1.67117e+06            1      0.30%     99.10% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1.7367e+06-1.76947e+06            2      0.60%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1.83501e+06-1.86778e+06            1      0.30%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::total          333                       # Reads before turning the bus around for writes
system.mem_ctrls05.wrPerTurnAround::samples          333                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::mean    23.552553                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::gmean    23.429973                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::stdev     2.206460                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::16             13      3.90%      3.90% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::17              3      0.90%      4.80% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::18              9      2.70%      7.51% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::19              6      1.80%      9.31% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::20              4      1.20%     10.51% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::21              3      0.90%     11.41% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::22              8      2.40%     13.81% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::23              3      0.90%     14.71% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::24            180     54.05%     68.77% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::25            104     31.23%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::total          333                       # Writes before turning the bus around for reads
system.mem_ctrls05.totQLat               1869079786363                       # Total ticks spent queuing
system.mem_ctrls05.totMemAccLat          2909689543063                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls05.totBusLat             196457299200                       # Total ticks spent in databus transfers
system.mem_ctrls05.avgQLat                   30444.56                       # Average queueing delay per DRAM burst
system.mem_ctrls05.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls05.avgMemAccLat              47394.56                       # Average memory access latency per DRAM burst
system.mem_ctrls05.avgRdBW                     381.63                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls05.avgWrBW                       0.05                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls05.avgRdBWSys                  381.76                       # Average system read bandwidth in MiByte/s
system.mem_ctrls05.avgWrBWSys                    0.10                       # Average system write bandwidth in MiByte/s
system.mem_ctrls05.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls05.busUtil                       3.82                       # Data bus utilization in percentage
system.mem_ctrls05.busUtilRead                   3.82                       # Data bus utilization in percentage for reads
system.mem_ctrls05.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls05.avgRdQLen                     8.47                       # Average read queue length when enqueuing
system.mem_ctrls05.avgWrQLen                    31.09                       # Average write queue length when enqueuing
system.mem_ctrls05.readRowHits               53636393                       # Number of row buffer hits during reads
system.mem_ctrls05.writeRowHits                  6547                       # Number of row buffer hits during writes
system.mem_ctrls05.readRowHitRate               87.37                       # Row buffer hit rate for reads
system.mem_ctrls05.writeRowHitRate              83.39                       # Row buffer hit rate for writes
system.mem_ctrls05.avgGap                   670397.94                       # Average gap between requests
system.mem_ctrls05.pageHitRate                  87.37                       # Row buffer hit rate, read and write combined
system.mem_ctrls05.memoryStateTime::IDLE 4134576205460                       # Time in different power states
system.mem_ctrls05.memoryStateTime::REF  452334119400                       # Time in different power states
system.mem_ctrls05.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls05.memoryStateTime::ACT  560999491947                       # Time in different power states
system.mem_ctrls05.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls05.actEnergy::0          3818934604.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::1            3716039376                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::2          3805240723.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::3          3722923814.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.preEnergy::0            2576265408                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::1            2506851960                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::2            2567027472                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::3            2511496224                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.readEnergy::0          24960990912                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::1         24291809817.599998                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::2         24872778278.399998                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::3         24330925132.799999                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.writeEnergy::0        7809177.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::1        8104872.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::2        8173716.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::3        9477596.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::0      496460246592                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::1      496460246592                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::2      496460246592                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::3      496460246592                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.actBackEnergy::0      170753693569.920013                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::1      170042136249.600006                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::2      170661929935.680023                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::3      170096315834.880035                       # Energy for active background per rank (pJ)
system.mem_ctrls05.preBackEnergy::0      1579287639792                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::1      1579911812880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::2      1579368134208.000244                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::3      1579864286928.000244                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.totalEnergy::0        2277865580056.319824                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::1        2276937001748.160156                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::2        2277743530925.760254                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::3        2276995672122.240234                       # Total energy per rank (pJ)
system.mem_ctrls05.averagePower::0          79.043538                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::1          79.011315                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::2          79.039303                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::3          79.013351                       # Core power per rank (mW)
system.mem_ctrls14.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls14.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls14.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls14.atomic_min_count                 0                       # atomic min count
system.mem_ctrls14.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls14.bytes_read::system.cpu0.inst        84224                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu0.data    323984896                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu1.inst        83968                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu1.data    325950208                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu2.inst       314368                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu2.data    323248128                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu3.inst        54016                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu3.data    329397760                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu4.inst        62720                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu4.data    306989568                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu5.inst        44800                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu5.data    323563008                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu7.inst         5888                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu7.data          512                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::total       1933784064                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu0.inst        84224                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu1.inst        83968                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu2.inst       314368                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu3.inst        54016                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu4.inst        62720                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu5.inst        44800                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu7.inst         5888                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::total       649984                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_written::writebacks      1618176                       # Number of bytes written to this memory
system.mem_ctrls14.bytes_written::total       1618176                       # Number of bytes written to this memory
system.mem_ctrls14.num_reads::system.cpu0.inst          329                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu0.data      1265566                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu1.inst          328                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu1.data      1273243                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu2.inst         1228                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu2.data      1262688                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu3.inst          211                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu3.data      1286710                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu4.inst          245                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu4.data      1199178                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu5.inst          175                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu5.data      1263918                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu7.inst           23                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu7.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::total           7553844                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_writes::writebacks         6321                       # Number of write requests responded to by this memory
system.mem_ctrls14.num_writes::total             6321                       # Number of write requests responded to by this memory
system.mem_ctrls14.bw_read::system.cpu0.inst        16361                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu0.data     62935237                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu1.inst        16311                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu1.data     63317006                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu2.inst        61067                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu2.data     62792117                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu3.inst        10493                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu3.data     63986705                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu4.inst        12184                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu4.data     59633833                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu5.inst         8703                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu5.data     62853283                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu7.inst         1144                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu7.data           99                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::total           375644541                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu0.inst        16361                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu1.inst        16311                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu2.inst        61067                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu3.inst        10493                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu4.inst        12184                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu5.inst         8703                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu7.inst         1144                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::total         126262                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_write::writebacks        314337                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_write::total             314337                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_total::writebacks        314337                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu0.inst        16361                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu0.data     62935237                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu1.inst        16311                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu1.data     63317006                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu2.inst        61067                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu2.data     62792117                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu3.inst        10493                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu3.data     63986705                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu4.inst        12184                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu4.data     59633833                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu5.inst         8703                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu5.data     62853283                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu7.inst         1144                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu7.data           99                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::total          375958878                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.readReqs                   7553844                       # Number of read requests accepted
system.mem_ctrls14.writeReqs                     6321                       # Number of write requests accepted
system.mem_ctrls14.readBursts                60430752                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls14.writeBursts                  50568                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls14.bytesReadDRAM           1933361568                       # Total number of bytes read from DRAM
system.mem_ctrls14.bytesReadWrQ                422496                       # Total number of bytes read from write queue
system.mem_ctrls14.bytesWritten               1534528                       # Total number of bytes written to DRAM
system.mem_ctrls14.bytesReadSys            1933784064                       # Total read bytes from the system interface side
system.mem_ctrls14.bytesWrittenSys            1618176                       # Total written bytes from the system interface side
system.mem_ctrls14.servicedByWrQ                13203                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls14.mergedWrBursts                2615                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls14.neitherReadNorWriteReqs            2                       # Number of requests that are neither read nor write
system.mem_ctrls14.perBankRdBursts::0         7493144                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::1         7247872                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::2         7485154                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::3         7391543                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::4         7635605                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::5         7707064                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::6         7719458                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::7         7737709                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::0              56                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::1            4260                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::2           22317                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::3            8593                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::4             184                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::5           12120                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::6             112                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::7             312                       # Per bank write bursts
system.mem_ctrls14.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls14.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls14.totGap                5147925492000                       # Total gap between requests
system.mem_ctrls14.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::5            60430752                       # Read request sizes (log2)
system.mem_ctrls14.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::5              50568                       # Write request sizes (log2)
system.mem_ctrls14.rdQLenPdf::0               6994440                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::1               7031729                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::2               7078700                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::3               7100946                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::4               7118819                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::5               7139838                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::6               7181504                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::7               7234146                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::8                537285                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::9                502314                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::10               458188                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::11               437338                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::12               420436                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::13               400431                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::14               360437                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::15               309926                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::16                18831                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::17                16547                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::18                13787                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::19                12460                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::20                11516                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::21                10525                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::22                 8893                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::23                 6796                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::24                 1340                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::25                 1130                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::26                 1045                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::27                  986                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::28                  960                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::29                  939                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::30                  904                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::31                  880                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::32                  596                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::33                  362                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::34                  349                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::35                  339                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::36                  332                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::37                  329                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::38                  326                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::39                  316                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::40                  119                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::41                   80                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::42                   75                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::43                   71                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::44                   66                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::45                   62                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::46                   59                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::47                   52                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::15                 1801                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::16                 1806                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::17                 1826                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::18                 1833                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::19                 1840                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::20                 1860                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::21                 1874                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::22                 1963                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::23                 2078                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::24                 2086                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::25                 2086                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::26                 2086                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::27                 2086                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::28                 2086                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::29                 2086                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::30                 2086                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::31                 2085                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::32                 2086                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::33                 2065                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::34                 2058                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::35                 2049                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::36                 2025                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::37                 2011                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::38                 1925                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::39                  166                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.bytesPerActivate::samples      7641906                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::mean   253.195485                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::gmean   251.071333                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::stdev    21.338639                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::32-63        26583      0.35%      0.35% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::64-95        30797      0.40%      0.75% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::96-127        25409      0.33%      1.08% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::128-159         2038      0.03%      1.11% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::160-191        25405      0.33%      1.44% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::192-223        30791      0.40%      1.85% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::224-255        25888      0.34%      2.18% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::256-287      7474995     97.82%    100.00% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::total      7641906                       # Bytes accessed per row activation
system.mem_ctrls14.rdPerTurnAround::samples         2086                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::mean 28948.873442                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::gmean  2754.510903                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::stdev 49376.012864                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::0-4095         1558     74.69%     74.69% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::12288-16383            1      0.05%     74.74% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::16384-20479            2      0.10%     74.83% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::24576-28671            2      0.10%     74.93% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::28672-32767            1      0.05%     74.98% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::32768-36863            4      0.19%     75.17% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::36864-40959            2      0.10%     75.26% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::40960-45055            3      0.14%     75.41% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::45056-49151            3      0.14%     75.55% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::49152-53247            2      0.10%     75.65% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::57344-61439            1      0.05%     75.70% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::61440-65535            1      0.05%     75.74% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::65536-69631            4      0.19%     75.93% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::69632-73727            5      0.24%     76.17% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::73728-77823            4      0.19%     76.37% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::77824-81919            9      0.43%     76.80% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::81920-86015            9      0.43%     77.23% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::86016-90111           16      0.77%     78.00% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::90112-94207           15      0.72%     78.72% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::94208-98303           20      0.96%     79.67% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::98304-102399           29      1.39%     81.06% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::102400-106495           27      1.29%     82.36% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::106496-110591           43      2.06%     84.42% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::110592-114687           46      2.21%     86.63% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::114688-118783           48      2.30%     88.93% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::118784-122879           60      2.88%     91.80% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::122880-126975           58      2.78%     94.58% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::126976-131071           34      1.63%     96.21% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::131072-135167           30      1.44%     97.65% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::135168-139263           21      1.01%     98.66% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::139264-143359           20      0.96%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::143360-147455            8      0.38%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::total         2086                       # Reads before turning the bus around for writes
system.mem_ctrls14.wrPerTurnAround::samples         2086                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::mean    22.988495                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::gmean    22.825876                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::stdev     2.510193                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::16            135      6.47%      6.47% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::17             80      3.84%     10.31% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::18             37      1.77%     12.08% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::19             24      1.15%     13.23% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::20             11      0.53%     13.76% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::21             29      1.39%     15.15% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::22             31      1.49%     16.63% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::23             77      3.69%     20.33% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::24           1520     72.87%     93.19% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::25            142      6.81%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::total         2086                       # Writes before turning the bus around for reads
system.mem_ctrls14.totQLat               1843537204876                       # Total ticks spent queuing
system.mem_ctrls14.totMemAccLat          2867614660426                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls14.totBusLat             193336156800                       # Total ticks spent in databus transfers
system.mem_ctrls14.avgQLat                   30513.27                       # Average queueing delay per DRAM burst
system.mem_ctrls14.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls14.avgMemAccLat              47463.27                       # Average memory access latency per DRAM burst
system.mem_ctrls14.avgRdBW                     375.56                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls14.avgWrBW                       0.30                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls14.avgRdBWSys                  375.64                       # Average system read bandwidth in MiByte/s
system.mem_ctrls14.avgWrBWSys                    0.31                       # Average system write bandwidth in MiByte/s
system.mem_ctrls14.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls14.busUtil                       3.76                       # Data bus utilization in percentage
system.mem_ctrls14.busUtilRead                   3.76                       # Data bus utilization in percentage for reads
system.mem_ctrls14.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls14.avgRdQLen                     8.48                       # Average read queue length when enqueuing
system.mem_ctrls14.avgWrQLen                    30.91                       # Average write queue length when enqueuing
system.mem_ctrls14.readRowHits               52783834                       # Number of row buffer hits during reads
system.mem_ctrls14.writeRowHits                 39763                       # Number of row buffer hits during writes
system.mem_ctrls14.readRowHitRate               87.37                       # Row buffer hit rate for reads
system.mem_ctrls14.writeRowHitRate              82.92                       # Row buffer hit rate for writes
system.mem_ctrls14.avgGap                   680927.66                       # Average gap between requests
system.mem_ctrls14.pageHitRate                  87.36                       # Row buffer hit rate, read and write combined
system.mem_ctrls14.memoryStateTime::IDLE 4142290655241                       # Time in different power states
system.mem_ctrls14.memoryStateTime::REF  452334119400                       # Time in different power states
system.mem_ctrls14.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls14.memoryStateTime::ACT  553285042166                       # Time in different power states
system.mem_ctrls14.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls14.actEnergy::0          3596296838.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::1          3642991027.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::2          3797391628.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::3          3810703881.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.preEnergy::0            2426073264                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::1            2457573312                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::2            2561732448                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::3            2570712936                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.readEnergy::0          23514139584                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::1         23762016844.799999                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::2         24809993894.399998                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::3         24913769587.200005                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.writeEnergy::0        8903208.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::1        34449131.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::2        18394490.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::3        7154334.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::0      496460246592                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::1      496460246592                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::2      496460246592                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::3      496460246592                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.actBackEnergy::0      169209933641.280029                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::1      169600383112.320007                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::2      170626184971.199982                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::3      170699792345.280029                       # Energy for active background per rank (pJ)
system.mem_ctrls14.preBackEnergy::0      1580641815168.000244                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::1      1580299315632                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::2      1579399489440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::3      1579334921568.000244                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.totalEnergy::0        2275857408296.640137                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::1        2276256975651.839844                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::2        2277673433465.279785                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::3        2277797301244.800293                       # Total energy per rank (pJ)
system.mem_ctrls14.averagePower::0          78.973853                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::1          78.987718                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::2          79.036870                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::3          79.041168                       # Core power per rank (mW)
system.mem_ctrls03.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls03.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls03.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls03.atomic_min_count                 0                       # atomic min count
system.mem_ctrls03.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls03.bytes_read::system.cpu0.inst       131584                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu0.data    326988544                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu1.inst       115712                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu1.data    328941824                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu2.inst        68864                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu2.data    325718784                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu3.inst       132608                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu3.data    332034048                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu4.inst       204032                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu4.data    309097216                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu5.inst        97280                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu5.data    326464512                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu7.inst         8192                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu7.data         2560                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::total       1950005760                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu0.inst       131584                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu1.inst       115712                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu2.inst        68864                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu3.inst       132608                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu4.inst       204032                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu5.inst        97280                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu7.inst         8192                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::total       758272                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_written::writebacks       901376                       # Number of bytes written to this memory
system.mem_ctrls03.bytes_written::total        901376                       # Number of bytes written to this memory
system.mem_ctrls03.num_reads::system.cpu0.inst          514                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu0.data      1277299                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu1.inst          452                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu1.data      1284929                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu2.inst          269                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu2.data      1272339                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu3.inst          518                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu3.data      1297008                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu4.inst          797                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu4.data      1207411                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu5.inst          380                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu5.data      1275252                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu7.inst           32                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu7.data           10                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::total           7617210                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_writes::writebacks         3521                       # Number of write requests responded to by this memory
system.mem_ctrls03.num_writes::total             3521                       # Number of write requests responded to by this memory
system.mem_ctrls03.bw_read::system.cpu0.inst        25561                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu0.data     63518706                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu1.inst        22477                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu1.data     63898138                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu2.inst        13377                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu2.data     63272051                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu3.inst        25760                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu3.data     64498813                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu4.inst        39634                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu4.data     60043251                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu5.inst        18897                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu5.data     63416911                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu7.inst         1591                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu7.data          497                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::total           378795664                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu0.inst        25561                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu1.inst        22477                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu2.inst        13377                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu3.inst        25760                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu4.inst        39634                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu5.inst        18897                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu7.inst         1591                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::total         147297                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_write::writebacks        175096                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_write::total             175096                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_total::writebacks        175096                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu0.inst        25561                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu0.data     63518706                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu1.inst        22477                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu1.data     63898138                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu2.inst        13377                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu2.data     63272051                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu3.inst        25760                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu3.data     64498813                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu4.inst        39634                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu4.data     60043251                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu5.inst        18897                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu5.data     63416911                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu7.inst         1591                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu7.data          497                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::total          378970760                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.readReqs                   7617210                       # Number of read requests accepted
system.mem_ctrls03.writeReqs                     3521                       # Number of write requests accepted
system.mem_ctrls03.readBursts                60937680                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls03.writeBursts                  28168                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls03.bytesReadDRAM           1949593440                       # Total number of bytes read from DRAM
system.mem_ctrls03.bytesReadWrQ                412320                       # Total number of bytes read from write queue
system.mem_ctrls03.bytesWritten                727584                       # Total number of bytes written to DRAM
system.mem_ctrls03.bytesReadSys            1950005760                       # Total read bytes from the system interface side
system.mem_ctrls03.bytesWrittenSys             901376                       # Total written bytes from the system interface side
system.mem_ctrls03.servicedByWrQ                12885                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls03.mergedWrBursts                5446                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls03.neitherReadNorWriteReqs            5                       # Number of requests that are neither read nor write
system.mem_ctrls03.perBankRdBursts::0         7817883                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::1         7586608                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::2         7513425                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::3         7553512                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::4         7413927                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::5         7587208                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::6         7676824                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::7         7775408                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::0             848                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::1             136                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::2            1136                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::3              56                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::4             720                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::5              96                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::6           19617                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::7             128                       # Per bank write bursts
system.mem_ctrls03.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls03.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls03.totGap                5147909671000                       # Total gap between requests
system.mem_ctrls03.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::5            60937680                       # Read request sizes (log2)
system.mem_ctrls03.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::5              28168                       # Write request sizes (log2)
system.mem_ctrls03.rdQLenPdf::0               7050738                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::1               7089164                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::2               7137757                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::3               7160569                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::4               7178802                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::5               7200350                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::6               7241523                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::7               7294940                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::8                546165                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::9                510102                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::10               464491                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::11               443149                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::12               425860                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::13               405323                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::14               365917                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::15               314687                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::16                18669                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::17                16045                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::18                13106                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::19                11664                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::20                10730                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::21                 9734                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::22                 7987                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::23                 5834                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::24                  378                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::25                  272                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::26                  196                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::27                  157                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::28                  143                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::29                  127                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::30                  108                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::31                   80                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::32                    8                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::33                    7                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::34                    6                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::35                    3                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::36                    2                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::37                    1                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::38                    1                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::15                  792                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::16                  795                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::17                  801                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::18                  805                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::19                  809                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::20                  816                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::21                  821                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::22                  909                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::23                  965                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::24                 1002                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::25                 1002                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::26                 1002                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::27                 1002                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::28                 1002                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::29                 1002                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::30                 1002                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::31                 1004                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::32                 1004                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::33                 1000                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::34                  997                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::35                  996                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::36                  990                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::37                  986                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::38                  919                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::39                  299                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.bytesPerActivate::samples      7700847                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::mean   253.260586                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::gmean   251.187620                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::stdev    21.088975                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::32-63        25995      0.34%      0.34% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::64-95        30445      0.40%      0.73% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::96-127        25172      0.33%      1.06% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::128-159         1780      0.02%      1.08% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::160-191        25177      0.33%      1.41% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::192-223        30415      0.39%      1.80% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::224-255        25268      0.33%      2.13% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::256-287      7536595     97.87%    100.00% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::total      7700847                       # Bytes accessed per row activation
system.mem_ctrls03.rdPerTurnAround::samples         1003                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::mean 60692.971087                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::gmean 13124.457080                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::stdev 59510.885057                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::0-8191          475     47.36%     47.36% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::8192-16383            4      0.40%     47.76% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::16384-24575            7      0.70%     48.45% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::24576-32767            3      0.30%     48.75% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::32768-40959            4      0.40%     49.15% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::40960-49151            3      0.30%     49.45% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::49152-57343            2      0.20%     49.65% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::57344-65535            3      0.30%     49.95% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::65536-73727            3      0.30%     50.25% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::73728-81919           10      1.00%     51.25% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::81920-90111           18      1.79%     53.04% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::90112-98303           35      3.49%     56.53% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::98304-106495           51      5.08%     61.62% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::106496-114687           82      8.18%     69.79% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::114688-122879           97      9.67%     79.46% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::122880-131071          108     10.77%     90.23% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::131072-139263           58      5.78%     96.01% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::139264-147455           35      3.49%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::147456-155647            3      0.30%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::262144-270335            1      0.10%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::352256-360447            1      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::total         1003                       # Reads before turning the bus around for writes
system.mem_ctrls03.wrPerTurnAround::samples         1003                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::mean    22.668993                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::gmean    22.426748                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::stdev     3.083357                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::16            108     10.77%     10.77% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::17             49      4.89%     15.65% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::18             34      3.39%     19.04% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::19             10      1.00%     20.04% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::20              3      0.30%     20.34% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::21             10      1.00%     21.34% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::22              8      0.80%     22.13% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::23             53      5.28%     27.42% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::24            498     49.65%     77.07% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::25            229     22.83%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::32              1      0.10%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::total         1003                       # Writes before turning the bus around for reads
system.mem_ctrls03.totQLat               1856077234958                       # Total ticks spent queuing
system.mem_ctrls03.totMemAccLat          2888752510208                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls03.totBusLat             194959344000                       # Total ticks spent in databus transfers
system.mem_ctrls03.avgQLat                   30465.06                       # Average queueing delay per DRAM burst
system.mem_ctrls03.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls03.avgMemAccLat              47415.06                       # Average memory access latency per DRAM burst
system.mem_ctrls03.avgRdBW                     378.72                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls03.avgWrBW                       0.14                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls03.avgRdBWSys                  378.80                       # Average system read bandwidth in MiByte/s
system.mem_ctrls03.avgWrBWSys                    0.18                       # Average system write bandwidth in MiByte/s
system.mem_ctrls03.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls03.busUtil                       3.79                       # Data bus utilization in percentage
system.mem_ctrls03.busUtilRead                   3.79                       # Data bus utilization in percentage for reads
system.mem_ctrls03.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls03.avgRdQLen                     8.47                       # Average read queue length when enqueuing
system.mem_ctrls03.avgWrQLen                    30.60                       # Average write queue length when enqueuing
system.mem_ctrls03.readRowHits               53227869                       # Number of row buffer hits during reads
system.mem_ctrls03.writeRowHits                 18816                       # Number of row buffer hits during writes
system.mem_ctrls03.readRowHitRate               87.37                       # Row buffer hit rate for reads
system.mem_ctrls03.writeRowHitRate              82.81                       # Row buffer hit rate for writes
system.mem_ctrls03.avgGap                   675513.89                       # Average gap between requests
system.mem_ctrls03.pageHitRate                  87.36                       # Row buffer hit rate, read and write combined
system.mem_ctrls03.memoryStateTime::IDLE 4138244985197                       # Time in different power states
system.mem_ctrls03.memoryStateTime::REF  452334119400                       # Time in different power states
system.mem_ctrls03.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls03.memoryStateTime::ACT  557330566403                       # Time in different power states
system.mem_ctrls03.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls03.actEnergy::0            3792933648                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::1            3704847552                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::2            3694638528                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::3          3801328876.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.preEnergy::0            2558725080                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::1            2499301920                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::2            2492414880                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::3            2564388528                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.readEnergy::0          24797175936                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::1         24224118297.599998                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::2          24151615488                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::3         24822714508.799999                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.writeEnergy::0        7727063.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::1        7946035.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::2        7866408.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::3        17455150.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::0      496460246592                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::1      496460246592                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::2      496460246592                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::3      496460246592                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.actBackEnergy::0      170573553743.039978                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::1      169965686007.360016                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::2      169894171399.680023                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::3      170659142170.560028                       # Energy for active background per rank (pJ)
system.mem_ctrls03.preBackEnergy::0      1579445657184                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::1      1579978874496                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::2      1580041606608.000244                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::3      1579370579616                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.totalEnergy::0        2277636019246.080078                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::1        2276841020900.160156                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::2        2276742559904.640137                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::3        2277695855442.240234                       # Total energy per rank (pJ)
system.mem_ctrls03.averagePower::0          79.035572                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::1          79.007985                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::2          79.004568                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::3          79.037648                       # Core power per rank (mW)
system.mem_ctrls04.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls04.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls04.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls04.atomic_min_count                 0                       # atomic min count
system.mem_ctrls04.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls04.bytes_read::system.cpu0.inst        58112                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu0.data    326397184                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu1.inst        50944                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu1.data    327411968                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu2.inst        57600                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu2.data    324687360                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu3.inst        31744                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu3.data    331343872                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu4.inst        41216                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu4.data    308326400                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu5.inst        35072                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu5.data    325353472                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu7.inst         5888                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu7.data         2304                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::total       1943803136                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu0.inst        58112                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu1.inst        50944                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu2.inst        57600                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu3.inst        31744                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu4.inst        41216                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu5.inst        35072                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu7.inst         5888                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::total       280576                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_written::writebacks       641280                       # Number of bytes written to this memory
system.mem_ctrls04.bytes_written::total        641280                       # Number of bytes written to this memory
system.mem_ctrls04.num_reads::system.cpu0.inst          227                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu0.data      1274989                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu1.inst          199                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu1.data      1278953                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu2.inst          225                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu2.data      1268310                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu3.inst          124                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu3.data      1294312                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu4.inst          161                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu4.data      1204400                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu5.inst          137                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu5.data      1270912                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu7.inst           23                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu7.data            9                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::total           7592981                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_writes::writebacks         2505                       # Number of write requests responded to by this memory
system.mem_ctrls04.num_writes::total             2505                       # Number of write requests responded to by this memory
system.mem_ctrls04.bw_read::system.cpu0.inst        11288                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu0.data     63403832                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu1.inst         9896                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu1.data     63600958                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu2.inst        11189                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu2.data     63071693                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu3.inst         6166                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu3.data     64364744                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu4.inst         8006                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu4.data     59893517                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu5.inst         6813                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu5.data     63201087                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu7.inst         1144                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu7.data          448                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::total           377590782                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu0.inst        11288                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu1.inst         9896                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu2.inst        11189                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu3.inst         6166                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu4.inst         8006                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu5.inst         6813                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu7.inst         1144                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::total          54503                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_write::writebacks        124571                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_write::total             124571                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_total::writebacks        124571                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu0.inst        11288                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu0.data     63403832                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu1.inst         9896                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu1.data     63600958                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu2.inst        11189                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu2.data     63071693                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu3.inst         6166                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu3.data     64364744                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu4.inst         8006                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu4.data     59893517                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu5.inst         6813                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu5.data     63201087                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu7.inst         1144                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu7.data          448                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::total          377715353                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.readReqs                   7592981                       # Number of read requests accepted
system.mem_ctrls04.writeReqs                     2505                       # Number of write requests accepted
system.mem_ctrls04.readBursts                60743848                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls04.writeBursts                  20040                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls04.bytesReadDRAM           1943286112                       # Total number of bytes read from DRAM
system.mem_ctrls04.bytesReadWrQ                517024                       # Total number of bytes read from write queue
system.mem_ctrls04.bytesWritten                290720                       # Total number of bytes written to DRAM
system.mem_ctrls04.bytesReadSys            1943803136                       # Total read bytes from the system interface side
system.mem_ctrls04.bytesWrittenSys             641280                       # Total written bytes from the system interface side
system.mem_ctrls04.servicedByWrQ                16157                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls04.mergedWrBursts               10955                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls04.neitherReadNorWriteReqs           53                       # Number of requests that are neither read nor write
system.mem_ctrls04.perBankRdBursts::0         7844271                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::1         7498605                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::2         7621435                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::3         7395350                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::4         7380910                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::5         7623722                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::6         7621764                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::7         7741634                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::0             954                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::1             128                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::2            1097                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::3            1516                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::4             698                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::5            1429                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::6            1852                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::7            1411                       # Per bank write bursts
system.mem_ctrls04.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls04.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls04.totGap                5147910552000                       # Total gap between requests
system.mem_ctrls04.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::5            60743848                       # Read request sizes (log2)
system.mem_ctrls04.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::5              20040                       # Write request sizes (log2)
system.mem_ctrls04.rdQLenPdf::0               7029600                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::1               7067518                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::2               7115428                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::3               7138365                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::4               7156416                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::5               7177464                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::6               7219128                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::7               7271853                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::8                543314                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::9                507584                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::10               462555                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::11               441067                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::12               423910                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::13               403860                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::14               363833                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::15               313283                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::16                17877                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::17                15545                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::18                12720                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::19                11309                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::20                10432                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::21                 9447                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::22                 7839                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::23                 5696                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::24                  376                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::25                  306                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::26                  235                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::27                  193                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::28                  168                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::29                  149                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::30                  116                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::31                   83                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::32                    3                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::33                    3                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::34                    3                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::35                    3                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::36                    3                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::37                    3                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::38                    2                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::39                    2                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::15                  350                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::16                  350                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::17                  352                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::18                  355                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::19                  356                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::20                  357                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::21                  359                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::22                  364                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::23                  379                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::24                  385                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::25                  385                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::26                  385                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::27                  385                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::28                  385                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::29                  385                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::30                  385                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::31                  385                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::32                  385                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::33                  382                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::34                  379                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::35                  379                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::36                  377                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::37                  375                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::38                  368                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::39                  138                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.bytesPerActivate::samples      7674720                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::mean   253.244005                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::gmean   251.171335                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::stdev    21.122177                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::32-63        25664      0.33%      0.33% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::64-95        30272      0.39%      0.73% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::96-127        25786      0.34%      1.06% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::128-159         1892      0.02%      1.09% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::160-191        25792      0.34%      1.43% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::192-223        30258      0.39%      1.82% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::224-255        25314      0.33%      2.15% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::256-287      7509742     97.85%    100.00% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::total      7674720                       # Bytes accessed per row activation
system.mem_ctrls04.rdPerTurnAround::samples          385                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::mean 157578.519481                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::gmean 20107.865372                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::stdev 353533.345488                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::0-65535          181     47.01%     47.01% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::65536-131071          121     31.43%     78.44% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::131072-196607           29      7.53%     85.97% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::196608-262143           12      3.12%     89.09% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::262144-327679            7      1.82%     90.91% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::327680-393215            3      0.78%     91.69% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::393216-458751            1      0.26%     91.95% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::458752-524287            3      0.78%     92.73% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::524288-589823            2      0.52%     93.25% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::589824-655359            1      0.26%     93.51% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::655360-720895            1      0.26%     93.77% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::720896-786431            1      0.26%     94.03% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::786432-851967            3      0.78%     94.81% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::851968-917503            3      0.78%     95.58% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::917504-983039            3      0.78%     96.36% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::983040-1.04858e+06            3      0.78%     97.14% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1.04858e+06-1.11411e+06            1      0.26%     97.40% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1.17965e+06-1.24518e+06            1      0.26%     97.66% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1.24518e+06-1.31072e+06            1      0.26%     97.92% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1.31072e+06-1.37626e+06            2      0.52%     98.44% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1.70394e+06-1.76947e+06            1      0.26%     98.70% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1.96608e+06-2.03162e+06            1      0.26%     98.96% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::2.03162e+06-2.09715e+06            2      0.52%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::2.75251e+06-2.81805e+06            1      0.26%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::3.01466e+06-3.08019e+06            1      0.26%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::total          385                       # Reads before turning the bus around for writes
system.mem_ctrls04.wrPerTurnAround::samples          385                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::mean    23.597403                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::gmean    23.464199                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::stdev     2.280235                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::16             20      5.19%      5.19% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::17              7      1.82%      7.01% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::18              4      1.04%      8.05% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::19              3      0.78%      8.83% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::20              2      0.52%      9.35% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::21              4      1.04%     10.39% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::22              4      1.04%     11.43% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::23              6      1.56%     12.99% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::24            208     54.03%     67.01% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::25            127     32.99%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::total          385                       # Writes before turning the bus around for reads
system.mem_ctrls04.totQLat               1850514282665                       # Total ticks spent queuing
system.mem_ctrls04.totMemAccLat          2879848645115                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls04.totBusLat             194328611200                       # Total ticks spent in databus transfers
system.mem_ctrls04.avgQLat                   30472.33                       # Average queueing delay per DRAM burst
system.mem_ctrls04.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls04.avgMemAccLat              47422.33                       # Average memory access latency per DRAM burst
system.mem_ctrls04.avgRdBW                     377.49                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls04.avgWrBW                       0.06                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls04.avgRdBWSys                  377.59                       # Average system read bandwidth in MiByte/s
system.mem_ctrls04.avgWrBWSys                    0.12                       # Average system write bandwidth in MiByte/s
system.mem_ctrls04.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls04.busUtil                       3.78                       # Data bus utilization in percentage
system.mem_ctrls04.busUtilRead                   3.77                       # Data bus utilization in percentage for reads
system.mem_ctrls04.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls04.avgRdQLen                     8.47                       # Average read queue length when enqueuing
system.mem_ctrls04.avgWrQLen                    32.12                       # Average write queue length when enqueuing
system.mem_ctrls04.readRowHits               53054464                       # Number of row buffer hits during reads
system.mem_ctrls04.writeRowHits                  7592                       # Number of row buffer hits during writes
system.mem_ctrls04.readRowHitRate               87.36                       # Row buffer hit rate for reads
system.mem_ctrls04.writeRowHitRate              83.57                       # Row buffer hit rate for writes
system.mem_ctrls04.avgGap                   677759.20                       # Average gap between requests
system.mem_ctrls04.pageHitRate                  87.36                       # Row buffer hit rate, read and write combined
system.mem_ctrls04.memoryStateTime::IDLE 4140351525288                       # Time in different power states
system.mem_ctrls04.memoryStateTime::REF  452334119400                       # Time in different power states
system.mem_ctrls04.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls04.memoryStateTime::ACT  555224172119                       # Time in different power states
system.mem_ctrls04.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls04.actEnergy::0          3770306870.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::1          3696132988.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::2          3670075180.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::3          3779934681.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.preEnergy::0            2543460984                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::1            2493423048                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::2            2475844368                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::3            2549955936                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.readEnergy::0         24640354252.799999                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::1         24150793804.799999                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::2          23993112000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::3         24702490675.200005                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.writeEnergy::0        7602232.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::1        9184389.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::2        8159201.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::3        9520727.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::0      496460246592                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::1      496460246592                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::2      496460246592                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::3      496460246592                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.actBackEnergy::0      170412249306.239960                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::1      169902553956.480011                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::2      169726210767.360016                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::3      170491373386.560028                       # Energy for active background per rank (pJ)
system.mem_ctrls04.preBackEnergy::0      1579587152304                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::1      1580034253488.000244                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::2      1580188940496                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::3      1579517745216                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.totalEnergy::0        2277421372541.759766                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::1        2276746588267.200195                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::2        2276522588605.439941                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::3        2277511267214.399902                       # Total energy per rank (pJ)
system.mem_ctrls04.averagePower::0          79.028123                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::1          79.004708                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::2          78.996935                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::3          79.031243                       # Core power per rank (mW)
system.membus.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.membus.clk_domain.clock                    500                       # Clock period in ticks
system.membus.trans_dist::ReadReq           122280158                       # Transaction distribution
system.membus.trans_dist::ReadResp          122280158                       # Transaction distribution
system.membus.trans_dist::WriteReq               3086                       # Transaction distribution
system.membus.trans_dist::WriteResp              3086                       # Transaction distribution
system.membus.trans_dist::Writeback             78228                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             4284                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            356                       # Transaction distribution
system.membus.trans_dist::UpgradeResp            1012                       # Transaction distribution
system.membus.trans_dist::ReadExReq             17323                       # Transaction distribution
system.membus.trans_dist::ReadExResp            17236                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio        23534                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.Hmon-slave    244661393                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total    244684927                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              244684927                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio        47068                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.Hmon-slave  31325936641                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total  31325983709                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total             31325983709                       # Cumulative packet size per connected master and slave (bytes)
system.membus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadReq  61140079000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadResp 2017488036000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteReq      3086000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteResp      1543000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::Writeback   1290762000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeReq      2142499                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SCUpgradeReq       178000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeResp       506000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadExReq      8668985                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadExResp    284394000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.membus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadReq       985439                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadResp     46435960                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteReq         1878                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteResp           23                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::Writeback         1481                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeReq            5                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeResp           49                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadExReq         7959                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadExResp         3917                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadReq    206652869                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadResp 378050718853                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteResp       196000                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::Writeback       278947                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeResp       426000                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadExReq         7495                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadExResp     36523500                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.failedReq                        996766                       # # of times recvTimingReq fails due to busy xbar
system.membus.failedResp                     46439949                       # # of times recvTimingResp fails due to busy xbar
system.membus.reqForwardingFail                     0                       # # of times xbar fails to forward req pkt to next component
system.membus.respForwardingFail                    0                       # # of times xbar fails to forward resp pkt to next component
system.membus.pimReqSuccess                         1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.membus.pimReqFail                            0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.membus.pimReqDelayedTime                     0                       # cumulative time PIM req pkts are delayed on this xbar
system.membus.pimRespSuccess                        1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.membus.pimRespFail                           0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.membus.pimRespDelayedTime                    0                       # cumulative time PIM resp pkts are delayed on this xbar
system.membus.totalReqDelayedTime           206939311                       # cumulative time all req pkts are delayed on this xbar
system.membus.totalRespDelayedTime       378087864353                       # cumulative time all resp pkts are delayed on this xbar
system.membus.snoops                             3715                       # Total snoops (count)
system.membus.snoop_fanout::samples         122371667                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1               122371667    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total           122371667                       # Request fanout histogram
system.membus.reqLayer0.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer0.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer0.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer0.failed                    0                       # # of times layer fails timing
system.membus.reqLayer1.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer1.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer1.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer1.failed                    0                       # # of times layer fails timing
system.membus.reqLayer2.occupancy             7426000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.succeeded               11767                       # # of times layer succeeds timing
system.membus.reqLayer2.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer2.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer2.failed                    0                       # # of times layer fails timing
system.membus.reqLayer3.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer3.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer3.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer3.failed                    0                       # # of times layer fails timing
system.membus.reqLayer4.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer4.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer4.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer4.failed                    0                       # # of times layer fails timing
system.membus.reqLayer5.occupancy         62435625000                       # Layer occupancy (ticks)
system.membus.reqLayer5.utilization               1.2                       # Layer utilization (%)
system.membus.reqLayer5.succeeded           122367953                       # # of times layer succeeds timing
system.membus.reqLayer5.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer5.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer5.failed                    0                       # # of times layer fails timing
system.membus.reqLayer6.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer6.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer6.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer6.failed                    0                       # # of times layer fails timing
system.membus.respLayer0.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer0.failed                     0                       # # of times layer fails timing
system.membus.respLayer1.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer1.failed                     0                       # # of times layer fails timing
system.membus.respLayer2.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer2.failed                     0                       # # of times layer fails timing
system.membus.respLayer3.occupancy       2017774479000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization             39.2                       # Layer utilization (%)
system.membus.respLayer3.succeeded          122301492                       # # of times layer succeeds timing
system.membus.respLayer3.failed                     0                       # # of times layer fails timing
system.smcxbar.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.smcxbar.clk_domain.clock                  1000                       # Clock period in ticks
system.smcxbar.trans_dist::ReadReq          122271476                       # Transaction distribution
system.smcxbar.trans_dist::ReadResp         122271476                       # Transaction distribution
system.smcxbar.trans_dist::WriteReq                 1                       # Transaction distribution
system.smcxbar.trans_dist::WriteResp                1                       # Transaction distribution
system.smcxbar.trans_dist::Writeback            78228                       # Transaction distribution
system.smcxbar.trans_dist::UpgradeReq             975                       # Transaction distribution
system.smcxbar.trans_dist::SCUpgradeReq            37                       # Transaction distribution
system.smcxbar.trans_dist::UpgradeResp           1012                       # Transaction distribution
system.smcxbar.trans_dist::ReadExReq            17236                       # Transaction distribution
system.smcxbar.trans_dist::ReadExResp           17236                       # Transaction distribution
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls00.port      3862173                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls01.port      3840605                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls02.port      3795427                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls03.port      3808292                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls04.port      3800285                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls05.port      3840105                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls06.port      3813979                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls07.port      3870470                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls08.port      3830317                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls09.port      3862104                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls10.port      3809140                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls11.port      3813384                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls12.port      3813318                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls13.port      3859335                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls14.port      3775916                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls15.port      3769630                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::total     61164480                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls00.port      3861080                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls01.port      3845196                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls02.port      3796882                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls03.port      3807632                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls04.port      3797170                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls05.port      3839848                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls06.port      3809192                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls07.port      3863103                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls08.port      3826299                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls09.port      3856085                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls10.port      3812057                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls11.port      3818003                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls12.port      3809702                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls13.port      3865165                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls14.port      3781468                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls15.port      3775480                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.pim_sys.s2p.slave            1                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::total     61164363                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls00.port      3864157                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls01.port      3839715                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls02.port      3801732                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls03.port      3807174                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls04.port      3797247                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls05.port      3835713                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls06.port      3810428                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls07.port      3868653                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls08.port      3825012                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls09.port      3855759                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls10.port      3814762                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls11.port      3814585                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls12.port      3813620                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls13.port      3865324                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls14.port      3777327                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls15.port      3773215                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.pim_sys.s2p.slave            1                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::total     61164424                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls00.port      3858808                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls01.port      3840031                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls02.port      3795816                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls03.port      3814853                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls04.port      3793871                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls05.port      3840055                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls06.port      3807561                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls07.port      3870855                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls08.port      3822563                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls09.port      3859877                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls10.port      3815672                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls11.port      3816602                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls12.port      3814347                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls13.port      3859604                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls14.port      3779302                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls15.port      3774594                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::total     61164411                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count::total             244657678                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls00.port    494697472                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls01.port    491657472                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls02.port    485928448                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls03.port    487571712                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls04.port    486517248                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls05.port    491600896                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls06.port    488410624                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls07.port    495625216                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls08.port    490411520                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls09.port    494575872                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls10.port    487792384                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls11.port    488211712                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls12.port    488133888                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls13.port    494213632                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls14.port    483517440                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls15.port    482619136                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::total   7831484672                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls00.port    494551552                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls01.port    492250112                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls02.port    486117376                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls03.port    487488256                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls04.port    486110464                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls05.port    491564288                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls06.port    487802368                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls07.port    494692864                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls08.port    489898240                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls09.port    493805312                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls10.port    488166912                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls11.port    488809728                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls12.port    487668736                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls13.port    494959872                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls14.port    484232192                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls15.port    483369472                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::total   7831487744                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls00.port    494949376                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls01.port    491551488                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls02.port    486734336                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls03.port    487429120                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls04.port    486124544                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls05.port    491035904                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls06.port    487958272                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls07.port    495405312                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls08.port    489743360                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls09.port    493752064                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls10.port    488502784                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls11.port    488377600                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls12.port    488165888                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls13.port    494981888                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls14.port    483696128                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls15.port    483073792                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.pim_sys.s2p.slave            1                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::total   7831481857                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls00.port    494253312                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls01.port    491594240                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls02.port    485983488                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls03.port    488418048                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls04.port    485692160                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls05.port    491595008                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls06.port    487595264                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls07.port    495678976                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls08.port    489419008                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls09.port    494275328                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls10.port    488633600                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls11.port    488624384                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls12.port    488264192                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls13.port    494251008                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls14.port    483956480                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls15.port    483247872                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::total   7831482368                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size::total            31325936641                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadReq 171098905600                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadResp 1204008496127                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteReq         2200                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteResp         1500                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::Writeback    735311200                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeReq      1364200                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SCUpgradeReq        51400                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeResp      1417588                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadExReq     20293600                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadExResp    165854127                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadReq       202902                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadResp       315523                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::Writeback           80                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeReq            2                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SCUpgradeReq            1                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadExReq         9592                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadExResp          261                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadReq    117416800                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadResp   1773803857                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::Writeback        32000                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeReq          800                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SCUpgradeReq          400                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadExReq     11355800                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadExResp      1287767                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.failedReq                       212577                       # # of times recvTimingReq fails due to busy xbar
system.smcxbar.failedResp                      315784                       # # of times recvTimingResp fails due to busy xbar
system.smcxbar.reqForwardingFail                    0                       # # of times xbar fails to forward req pkt to next component
system.smcxbar.respForwardingFail                   0                       # # of times xbar fails to forward resp pkt to next component
system.smcxbar.pimReqSuccess                        1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.smcxbar.pimReqFail                           0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.smcxbar.pimReqDelayedTime                    0                       # cumulative time PIM req pkts are delayed on this xbar
system.smcxbar.pimRespSuccess                       1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.smcxbar.pimRespFail                          0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.smcxbar.pimRespDelayedTime                   0                       # cumulative time PIM resp pkts are delayed on this xbar
system.smcxbar.totalReqDelayedTime          128805800                       # cumulative time all req pkts are delayed on this xbar
system.smcxbar.totalRespDelayedTime        1775091624                       # cumulative time all resp pkts are delayed on this xbar
system.smcxbar.reqLayer0.occupancy        10898050000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.smcxbar.reqLayer0.succeeded            7728334                       # # of times layer succeeds timing
system.smcxbar.reqLayer0.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer1.occupancy        10769000200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer1.utilization              0.2                       # Layer utilization (%)
system.smcxbar.reqLayer1.succeeded            7683807                       # # of times layer succeeds timing
system.smcxbar.reqLayer1.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer2.occupancy        10659445400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer2.utilization              0.2                       # Layer utilization (%)
system.smcxbar.reqLayer2.succeeded            7596735                       # # of times layer succeeds timing
system.smcxbar.reqLayer2.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer3.occupancy        10692272000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer3.utilization              0.2                       # Layer utilization (%)
system.smcxbar.reqLayer3.succeeded            7620736                       # # of times layer succeeds timing
system.smcxbar.reqLayer3.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer4.occupancy        10649078600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer4.utilization              0.2                       # Layer utilization (%)
system.smcxbar.reqLayer4.succeeded            7595539                       # # of times layer succeeds timing
system.smcxbar.reqLayer4.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer5.occupancy        10762467200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer5.utilization              0.2                       # Layer utilization (%)
system.smcxbar.reqLayer5.succeeded            7678906                       # # of times layer succeeds timing
system.smcxbar.reqLayer5.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer6.occupancy        10725658000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer6.utilization              0.2                       # Layer utilization (%)
system.smcxbar.reqLayer6.succeeded            7624112                       # # of times layer succeeds timing
system.smcxbar.reqLayer6.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer7.occupancy        10891560200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer7.utilization              0.2                       # Layer utilization (%)
system.smcxbar.reqLayer7.succeeded            7740343                       # # of times layer succeeds timing
system.smcxbar.reqLayer7.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer8.occupancy        10743926400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer8.utilization              0.2                       # Layer utilization (%)
system.smcxbar.reqLayer8.succeeded            7654202                       # # of times layer succeeds timing
system.smcxbar.reqLayer8.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer9.occupancy        10860607800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer9.utilization              0.2                       # Layer utilization (%)
system.smcxbar.reqLayer9.succeeded            7720531                       # # of times layer succeeds timing
system.smcxbar.reqLayer9.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer10.occupancy       10733224400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer10.utilization             0.2                       # Layer utilization (%)
system.smcxbar.reqLayer10.succeeded           7629426                       # # of times layer succeeds timing
system.smcxbar.reqLayer10.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer11.occupancy       10707129000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer11.utilization             0.2                       # Layer utilization (%)
system.smcxbar.reqLayer11.succeeded           7632921                       # # of times layer succeeds timing
system.smcxbar.reqLayer11.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer12.occupancy       10678977600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer12.utilization             0.2                       # Layer utilization (%)
system.smcxbar.reqLayer12.succeeded           7625946                       # # of times layer succeeds timing
system.smcxbar.reqLayer12.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer13.occupancy       10867756000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer13.utilization             0.2                       # Layer utilization (%)
system.smcxbar.reqLayer13.succeeded           7728154                       # # of times layer succeeds timing
system.smcxbar.reqLayer13.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer14.occupancy       10628532200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer14.utilization             0.2                       # Layer utilization (%)
system.smcxbar.reqLayer14.succeeded           7560167                       # # of times layer succeeds timing
system.smcxbar.reqLayer14.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer15.occupancy       10588241000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer15.utilization             0.2                       # Layer utilization (%)
system.smcxbar.reqLayer15.succeeded           7548093                       # # of times layer succeeds timing
system.smcxbar.reqLayer15.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer16.occupancy              2200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer16.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer16.succeeded                 1                       # # of times layer succeeds timing
system.smcxbar.reqLayer16.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer0.occupancy      301044454477                       # Layer occupancy (ticks)
system.smcxbar.respLayer0.utilization             5.8                       # Layer utilization (%)
system.smcxbar.respLayer0.succeeded          30572492                       # # of times layer succeeds timing
system.smcxbar.respLayer0.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer1.occupancy      301043078452                       # Layer occupancy (ticks)
system.smcxbar.respLayer1.utilization             5.8                       # Layer utilization (%)
system.smcxbar.respLayer1.succeeded          30572375                       # # of times layer succeeds timing
system.smcxbar.respLayer1.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer2.occupancy      301044009965                       # Layer occupancy (ticks)
system.smcxbar.respLayer2.utilization             5.8                       # Layer utilization (%)
system.smcxbar.respLayer2.succeeded          30572435                       # # of times layer succeeds timing
system.smcxbar.respLayer2.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer3.occupancy      301044226448                       # Layer occupancy (ticks)
system.smcxbar.respLayer3.utilization             5.8                       # Layer utilization (%)
system.smcxbar.respLayer3.succeeded          30572423                       # # of times layer succeeds timing
system.smcxbar.respLayer3.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer4.succeeded                 0                       # # of times layer succeeds timing
system.smcxbar.respLayer4.failed                    0                       # # of times layer fails timing
system.realview.ethernet.descDMAReads               0                       # Number of descriptors the device read w/ DMA
system.realview.ethernet.descDMAWrites              0                       # Number of descriptors the device wrote w/ DMA
system.realview.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.realview.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.realview.ethernet.postedSwi                  0                       # number of software interrupts posted to CPU
system.realview.ethernet.coalescedSwi             0                       # average number of Swi's coalesced into each post
system.realview.ethernet.totalSwi                   0                       # total number of Swi written to ISR
system.realview.ethernet.postedRxIdle               0                       # number of rxIdle interrupts posted to CPU
system.realview.ethernet.coalescedRxIdle          0                       # average number of RxIdle's coalesced into each post
system.realview.ethernet.totalRxIdle                0                       # total number of RxIdle written to ISR
system.realview.ethernet.postedRxOk                 0                       # number of RxOk interrupts posted to CPU
system.realview.ethernet.coalescedRxOk            0                       # average number of RxOk's coalesced into each post
system.realview.ethernet.totalRxOk                  0                       # total number of RxOk written to ISR
system.realview.ethernet.postedRxDesc               0                       # number of RxDesc interrupts posted to CPU
system.realview.ethernet.coalescedRxDesc          0                       # average number of RxDesc's coalesced into each post
system.realview.ethernet.totalRxDesc                0                       # total number of RxDesc written to ISR
system.realview.ethernet.postedTxOk                 0                       # number of TxOk interrupts posted to CPU
system.realview.ethernet.coalescedTxOk            0                       # average number of TxOk's coalesced into each post
system.realview.ethernet.totalTxOk                  0                       # total number of TxOk written to ISR
system.realview.ethernet.postedTxIdle               0                       # number of TxIdle interrupts posted to CPU
system.realview.ethernet.coalescedTxIdle          0                       # average number of TxIdle's coalesced into each post
system.realview.ethernet.totalTxIdle                0                       # total number of TxIdle written to ISR
system.realview.ethernet.postedTxDesc               0                       # number of TxDesc interrupts posted to CPU
system.realview.ethernet.coalescedTxDesc          0                       # average number of TxDesc's coalesced into each post
system.realview.ethernet.totalTxDesc                0                       # total number of TxDesc written to ISR
system.realview.ethernet.postedRxOrn                0                       # number of RxOrn posted to CPU
system.realview.ethernet.coalescedRxOrn           0                       # average number of RxOrn's coalesced into each post
system.realview.ethernet.totalRxOrn                 0                       # total number of RxOrn written to ISR
system.realview.ethernet.coalescedTotal           0                       # average number of interrupts coalesced into each post
system.realview.ethernet.postedInterrupts            0                       # number of posts to CPU
system.realview.ethernet.droppedPackets             0                       # number of packets dropped
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cf1.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf1.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf1.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf1.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf1.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf1.dma_write_txs                            0                       # Number of DMA write transactions.
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                       8                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::system.realview.ide            8                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::system.realview.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023            8                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4            8                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.iocache.waiting_on_retry                     0                       # Number of times sendTimingReq failed
system.iocache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.smccontroller.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.smccontroller.clk_domain.clock             100                       # Clock period in ticks
system.smccontroller.trans_dist::ReadReq    122271476                       # Transaction distribution
system.smccontroller.trans_dist::ReadResp    122271476                       # Transaction distribution
system.smccontroller.trans_dist::WriteReq            1                       # Transaction distribution
system.smccontroller.trans_dist::WriteResp            1                       # Transaction distribution
system.smccontroller.trans_dist::Writeback        78228                       # Transaction distribution
system.smccontroller.trans_dist::UpgradeReq          975                       # Transaction distribution
system.smccontroller.trans_dist::SCUpgradeReq           37                       # Transaction distribution
system.smccontroller.trans_dist::UpgradeResp         1012                       # Transaction distribution
system.smccontroller.trans_dist::ReadExReq        17236                       # Transaction distribution
system.smccontroller.trans_dist::ReadExResp        17236                       # Transaction distribution
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon0-slave     61164480                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon1-slave     61164363                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon2-slave     61164424                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon3-slave     61164411                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::total    244657678                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon0-slave   7831484672                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon1-slave   7831487744                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon2-slave   7831481857                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon3-slave   7831482368                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::total  31325936641                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadReq  97817180800                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadResp 489085904000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteReq          900                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteResp          800                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::Writeback    312912000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeReq       780000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SCUpgradeReq        29600                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeResp       809600                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadExReq     13788800                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadExResp     68944000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadResp     11087515                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeResp            7                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadExResp         1359                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadResp  41684501400                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeResp        15200                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadExResp      3903600                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.failedReq                      0                       # # of times recvTimingReq fails due to busy xbar
system.smccontroller.failedResp              11088881                       # # of times recvTimingResp fails due to busy xbar
system.smccontroller.reqForwardingFail              0                       # # of times xbar fails to forward req pkt to next component
system.smccontroller.respForwardingFail             0                       # # of times xbar fails to forward resp pkt to next component
system.smccontroller.pimReqSuccess                  1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.smccontroller.pimReqFail                     0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.smccontroller.pimReqDelayedTime              0                       # cumulative time PIM req pkts are delayed on this xbar
system.smccontroller.pimRespSuccess                 1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.smccontroller.pimRespFail                    0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.smccontroller.pimRespDelayedTime             0                       # cumulative time PIM resp pkts are delayed on this xbar
system.smccontroller.totalReqDelayedTime            0                       # cumulative time all req pkts are delayed on this xbar
system.smccontroller.totalRespDelayedTime  41688420200                       # cumulative time all resp pkts are delayed on this xbar
system.smccontroller.reqLayer0.occupancy  24535977600                       # Layer occupancy (ticks)
system.smccontroller.reqLayer0.utilization          0.5                       # Layer utilization (%)
system.smccontroller.reqLayer0.succeeded     30591988                       # # of times layer succeeds timing
system.smccontroller.reqLayer0.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer1.occupancy  24536355200                       # Layer occupancy (ticks)
system.smccontroller.reqLayer1.utilization          0.5                       # Layer utilization (%)
system.smccontroller.reqLayer1.succeeded     30591988                       # # of times layer succeeds timing
system.smccontroller.reqLayer1.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer2.occupancy  24536160900                       # Layer occupancy (ticks)
system.smccontroller.reqLayer2.utilization          0.5                       # Layer utilization (%)
system.smccontroller.reqLayer2.succeeded     30591989                       # # of times layer succeeds timing
system.smccontroller.reqLayer2.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer3.occupancy  24536198400                       # Layer occupancy (ticks)
system.smccontroller.reqLayer3.utilization          0.5                       # Layer utilization (%)
system.smccontroller.reqLayer3.succeeded     30591988                       # # of times layer succeeds timing
system.smccontroller.reqLayer3.failed               0                       # # of times layer fails timing
system.smccontroller.respLayer0.occupancy 489155658400                       # Layer occupancy (ticks)
system.smccontroller.respLayer0.utilization          9.5                       # Layer utilization (%)
system.smccontroller.respLayer0.succeeded    122289725                       # # of times layer succeeds timing
system.smccontroller.respLayer0.failed              0                       # # of times layer fails timing
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadReq          516406350                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp         516406350                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              3086                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             3086                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            80964                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            6061                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          1204                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           7265                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            7                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            7                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            34475                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           34475                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        53168                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     62217445                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dtb.walker.dma::system.l2.cpu_side    108320723                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        52386                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     62654136                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dtb.walker.dma::system.l2.cpu_side    109084419                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        77836                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side     63972604                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb.walker.dma::system.l2.cpu_side    111353701                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        50564                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side     63204509                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dtb.walker.dma::system.l2.cpu_side    110041927                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side        51184                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side     61408078                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.itb.walker.dma::system.l2.cpu_side           14                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dtb.walker.dma::system.l2.cpu_side    106915205                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side        52126                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side     63265341                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.itb.walker.dma::system.l2.cpu_side           50                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dtb.walker.dma::system.l2.cpu_side    110150760                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side           18                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side         1700                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side          933                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dtb.walker.dma::system.l2.cpu_side           16                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total            1032928843                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      6805504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   7963844564                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dtb.walker.dma::system.l2.cpu_side    216641288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      6705408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   8019729072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dtb.walker.dma::system.l2.cpu_side    218168716                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      9963008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side   8188812356                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb.walker.dma::system.l2.cpu_side    222707240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      6472192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side   8089995076                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dtb.walker.dma::system.l2.cpu_side    220083724                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side      6551552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side   7859959480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.itb.walker.dma::system.l2.cpu_side           28                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dtb.walker.dma::system.l2.cpu_side    213830248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side      6672128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side   8097682384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.itb.walker.dma::system.l2.cpu_side          100                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dtb.walker.dma::system.l2.cpu_side    220301188                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dcache.mem_side::system.l2.cpu_side          512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side       217600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side        89417                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dtb.walker.dma::system.l2.cpu_side           32                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            49575232817                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadReq 260163904198                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadResp 6470182377610                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteReq      3086000                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteResp      1543998                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::Writeback   2631334990                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeReq      3033493                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SCUpgradeReq       602499                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeResp      1833453                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SCUpgradeFailReq         3500                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadExReq     18926104                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadExResp    568416980                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadReq     11669086                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadResp      4035013                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteReq         2514                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::Writeback        19292                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeReq         1282                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SCUpgradeReq           89                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeResp         1010                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SCUpgradeFailReq            3                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadExReq         9821                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadExResp           19                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadReq   9343237357                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadResp  41732401142                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteReq    224658525                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::Writeback    568278972                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeReq       966999                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SCUpgradeReq      1109000                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeResp     17117000                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SCUpgradeFailReq         1500                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadExReq     11571937                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadExResp       213000                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.failedReq                     11703864                       # # of times recvTimingReq fails due to busy xbar
system.tol2bus.failedResp                     4036042                       # # of times recvTimingResp fails due to busy xbar
system.tol2bus.reqForwardingFail                    0                       # # of times xbar fails to forward req pkt to next component
system.tol2bus.respForwardingFail                   0                       # # of times xbar fails to forward resp pkt to next component
system.tol2bus.pimReqSuccess                        1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.tol2bus.pimReqFail                           0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.tol2bus.pimReqDelayedTime                    0                       # cumulative time PIM req pkts are delayed on this xbar
system.tol2bus.pimRespSuccess                       1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.tol2bus.pimRespFail                          0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.tol2bus.pimRespDelayedTime                   0                       # cumulative time PIM resp pkts are delayed on this xbar
system.tol2bus.totalReqDelayedTime        10149824290                       # cumulative time all req pkts are delayed on this xbar
system.tol2bus.totalRespDelayedTime       41749731142                       # cumulative time all resp pkts are delayed on this xbar
system.tol2bus.snoops                           54487                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples        516520379                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                  47                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::33                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::34                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::35                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::36                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::37                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::38                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::39                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::40                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::41                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::42                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::43                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::44                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::45                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::46                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::47             516520379    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::48                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value             47                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             47                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          516520379                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       262821070284                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.1                       # Layer utilization (%)
system.tol2bus.reqLayer0.succeeded          516532147                       # # of times layer succeeds timing
system.tol2bus.reqLayer0.failed                     0                       # # of times layer fails timing
system.tol2bus.snoopLayer0.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.snoopLayer0.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer0.occupancy         870642585                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.succeeded             26584                       # # of times layer succeeds timing
system.tol2bus.respLayer0.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer1.occupancy      1013139566977                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            19.7                       # Layer utilization (%)
system.tol2bus.respLayer1.succeeded          31106110                       # # of times layer succeeds timing
system.tol2bus.respLayer1.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer2.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer2.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer3.occupancy       54713624182                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer3.succeeded          54160401                       # # of times layer succeeds timing
system.tol2bus.respLayer3.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer4.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer4.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer5.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer5.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer6.occupancy         857847025                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer6.succeeded             26193                       # # of times layer succeeds timing
system.tol2bus.respLayer6.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer7.occupancy      1020338608526                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization            19.8                       # Layer utilization (%)
system.tol2bus.respLayer7.succeeded          31324523                       # # of times layer succeeds timing
system.tol2bus.respLayer7.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer8.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer8.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer9.occupancy       55097896643                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer9.succeeded          54542240                       # # of times layer succeeds timing
system.tol2bus.respLayer9.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer10.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer10.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer11.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer11.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer12.occupancy       1267537042                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer12.succeeded            38918                       # # of times layer succeeds timing
system.tol2bus.respLayer12.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer13.occupancy     1041909247117                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization           20.2                       # Layer utilization (%)
system.tol2bus.respLayer13.succeeded         31981824                       # # of times layer succeeds timing
system.tol2bus.respLayer13.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer14.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer14.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer15.occupancy      56240411196                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            1.1                       # Layer utilization (%)
system.tol2bus.respLayer15.succeeded         55676891                       # # of times layer succeeds timing
system.tol2bus.respLayer15.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer16.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer16.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer17.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer17.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer18.occupancy        828123389                       # Layer occupancy (ticks)
system.tol2bus.respLayer18.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer18.succeeded            25282                       # # of times layer succeeds timing
system.tol2bus.respLayer18.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer19.occupancy     1029277644963                       # Layer occupancy (ticks)
system.tol2bus.respLayer19.utilization           20.0                       # Layer utilization (%)
system.tol2bus.respLayer19.succeeded         31600811                       # # of times layer succeeds timing
system.tol2bus.respLayer19.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer20.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer20.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer21.occupancy      55577300569                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            1.1                       # Layer utilization (%)
system.tol2bus.respLayer21.succeeded         55020996                       # # of times layer succeeds timing
system.tol2bus.respLayer21.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer22.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer22.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer23.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer23.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer24.occupancy        837751080                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer24.succeeded            25592                       # # of times layer succeeds timing
system.tol2bus.respLayer24.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer25.occupancy     1000388739578                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization           19.4                       # Layer utilization (%)
system.tol2bus.respLayer25.succeeded         30702681                       # # of times layer succeeds timing
system.tol2bus.respLayer25.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer26.occupancy             7000                       # Layer occupancy (ticks)
system.tol2bus.respLayer26.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer26.succeeded                7                       # # of times layer succeeds timing
system.tol2bus.respLayer26.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer27.occupancy      54017555864                       # Layer occupancy (ticks)
system.tol2bus.respLayer27.utilization            1.0                       # Layer utilization (%)
system.tol2bus.respLayer27.succeeded         53457643                       # # of times layer succeeds timing
system.tol2bus.respLayer27.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer28.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer28.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer29.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer29.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer30.occupancy        853852551                       # Layer occupancy (ticks)
system.tol2bus.respLayer30.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer30.succeeded            26063                       # # of times layer succeeds timing
system.tol2bus.respLayer30.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer31.occupancy     1030497404397                       # Layer occupancy (ticks)
system.tol2bus.respLayer31.utilization           20.0                       # Layer utilization (%)
system.tol2bus.respLayer31.succeeded         31631546                       # # of times layer succeeds timing
system.tol2bus.respLayer31.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer32.occupancy            25000                       # Layer occupancy (ticks)
system.tol2bus.respLayer32.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer32.succeeded               25                       # # of times layer succeeds timing
system.tol2bus.respLayer32.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer33.occupancy      55637835887                       # Layer occupancy (ticks)
system.tol2bus.respLayer33.utilization            1.1                       # Layer utilization (%)
system.tol2bus.respLayer33.succeeded         55075463                       # # of times layer succeeds timing
system.tol2bus.respLayer33.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer34.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer34.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer35.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer35.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer36.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer36.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer37.occupancy           488000                       # Layer occupancy (ticks)
system.tol2bus.respLayer37.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer37.succeeded               16                       # # of times layer succeeds timing
system.tol2bus.respLayer37.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer38.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer38.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer39.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer39.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer40.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer40.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer41.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer41.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer42.occupancy         27628988                       # Layer occupancy (ticks)
system.tol2bus.respLayer42.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer42.succeeded              850                       # # of times layer succeeds timing
system.tol2bus.respLayer42.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer43.occupancy         12936499                       # Layer occupancy (ticks)
system.tol2bus.respLayer43.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer43.succeeded              516                       # # of times layer succeeds timing
system.tol2bus.respLayer43.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer44.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer44.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer45.occupancy             8000                       # Layer occupancy (ticks)
system.tol2bus.respLayer45.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer45.succeeded                8                       # # of times layer succeeds timing
system.tol2bus.respLayer45.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer46.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer46.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer47.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer47.failed                   0                       # # of times layer fails timing
system.pim_sys.itlb.tlb_access                      0                       # Number of TLB accesses
system.pim_sys.itlb.tlb_dyn_access                  0                       # Number of TLB accesses
system.pim_sys.itlb.tlb_miss                        0                       # Number of TLB misses
system.pim_sys.itlb.tlb_hit_rate                  0                       # TLB hit rate
system.pim_sys.itlb.tlb_dyn_hit_rate              0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys.stlb.tlb_access                      0                       # Number of TLB accesses
system.pim_sys.stlb.tlb_dyn_access                  0                       # Number of TLB accesses
system.pim_sys.stlb.tlb_miss                        0                       # Number of TLB misses
system.pim_sys.stlb.tlb_hit_rate                  0                       # TLB hit rate
system.pim_sys.stlb.tlb_dyn_hit_rate              0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys.dtlb.tlb_access                      0                       # Number of TLB accesses
system.pim_sys.dtlb.tlb_dyn_access                  0                       # Number of TLB accesses
system.pim_sys.dtlb.tlb_miss                        0                       # Number of TLB misses
system.pim_sys.dtlb.tlb_hit_rate                  0                       # TLB hit rate
system.pim_sys.dtlb.tlb_dyn_hit_rate              0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys.cpu.dtb.inst_hits                    0                       # ITB inst hits
system.pim_sys.cpu.dtb.inst_misses                  0                       # ITB inst misses
system.pim_sys.cpu.dtb.read_hits                    0                       # DTB read hits
system.pim_sys.cpu.dtb.read_misses                  0                       # DTB read misses
system.pim_sys.cpu.dtb.write_hits                   0                       # DTB write hits
system.pim_sys.cpu.dtb.write_misses                 0                       # DTB write misses
system.pim_sys.cpu.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.dtb.read_accesses                0                       # DTB read accesses
system.pim_sys.cpu.dtb.write_accesses               0                       # DTB write accesses
system.pim_sys.cpu.dtb.inst_accesses                0                       # ITB inst accesses
system.pim_sys.cpu.dtb.hits                         0                       # DTB hits
system.pim_sys.cpu.dtb.misses                       0                       # DTB misses
system.pim_sys.cpu.dtb.accesses                     0                       # DTB accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys.cpu.itb.inst_hits                    0                       # ITB inst hits
system.pim_sys.cpu.itb.inst_misses                  0                       # ITB inst misses
system.pim_sys.cpu.itb.read_hits                    0                       # DTB read hits
system.pim_sys.cpu.itb.read_misses                  0                       # DTB read misses
system.pim_sys.cpu.itb.write_hits                   0                       # DTB write hits
system.pim_sys.cpu.itb.write_misses                 0                       # DTB write misses
system.pim_sys.cpu.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.itb.read_accesses                0                       # DTB read accesses
system.pim_sys.cpu.itb.write_accesses               0                       # DTB write accesses
system.pim_sys.cpu.itb.inst_accesses                0                       # ITB inst accesses
system.pim_sys.cpu.itb.hits                         0                       # DTB hits
system.pim_sys.cpu.itb.misses                       0                       # DTB misses
system.pim_sys.cpu.itb.accesses                     0                       # DTB accesses
system.pim_sys.cpu.numCycles                        0                       # number of cpu cycles simulated
system.pim_sys.cpu.numWorkItemsStarted              0                       # number of work items this cpu started
system.pim_sys.cpu.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.pim_sys.cpu.committedInsts                   0                       # Number of instructions committed
system.pim_sys.cpu.committedOps                     0                       # Number of ops (including micro ops) committed
system.pim_sys.cpu.num_int_alu_accesses             0                       # Number of integer alu accesses
system.pim_sys.cpu.num_fp_alu_accesses              0                       # Number of float alu accesses
system.pim_sys.cpu.num_func_calls                   0                       # number of times a function call or return occured
system.pim_sys.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.pim_sys.cpu.num_int_insts                    0                       # number of integer instructions
system.pim_sys.cpu.num_fp_insts                     0                       # number of float instructions
system.pim_sys.cpu.num_int_register_reads            0                       # number of times the integer registers were read
system.pim_sys.cpu.num_int_register_writes            0                       # number of times the integer registers were written
system.pim_sys.cpu.num_fp_register_reads            0                       # number of times the floating registers were read
system.pim_sys.cpu.num_fp_register_writes            0                       # number of times the floating registers were written
system.pim_sys.cpu.num_mem_refs                     0                       # number of memory refs
system.pim_sys.cpu.num_load_insts                   0                       # Number of load instructions
system.pim_sys.cpu.num_store_insts                  0                       # Number of store instructions
system.pim_sys.cpu.num_idle_cycles                  0                       # Number of idle cycles
system.pim_sys.cpu.num_busy_cycles                  0                       # Number of busy cycles
system.pim_sys.cpu.not_idle_fraction                0                       # Percentage of non-idle cycles
system.pim_sys.cpu.idle_fraction                    1                       # Percentage of idle cycles
system.pim_sys.cpu.op_class::No_OpClass             0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IntAlu                 0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IntMult                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IntDiv                 0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatAdd               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatCmp               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatCvt               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatMult              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatDiv               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatSqrt              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdAdd                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdAddAcc             0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdAlu                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdCmp                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdCvt                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdMisc               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdMult               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdMultAcc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdShift              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdSqrt               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatMult            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::MemRead                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::MemWrite               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IprAccess              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::InstPrefetch            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::total                  0                       # Class of executed instruction
system.pim_sys.cpu.kern.inst.arm                    0                       # number of arm instructions executed
system.pim_sys.cpu.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.pim_sys.Smon.readBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBandwidthHist::samples       514790                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::mean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::gmean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::stdev            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::0       514790    100.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::1            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::2            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::3            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::4            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::5            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::6            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::7            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::8            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::9            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::10            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::11            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::12            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::13            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::14            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::15            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::16            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::17            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::18            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::19            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::total       514790                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.averageReadBandwidth            0                       # Average read bandwidth (bytes/s)
system.pim_sys.Smon.totalReadBytes                  0                       # Number of bytes read
system.pim_sys.Smon.writeBandwidthHist::samples       514790                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::mean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::gmean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::stdev            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::0       514790    100.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::1            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::2            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::3            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::4            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::5            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::6            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::7            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::8            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::9            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::10            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::11            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::12            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::13            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::14            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::15            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::16            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::17            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::18            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::19            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::total       514790                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.averageWriteBandwidth            0                       # Average write bandwidth (bytes/s)
system.pim_sys.Smon.totalWrittenBytes               0                       # Number of bytes written
system.pim_sys.Smon.readLatencyHist::samples            0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::mean          0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::gmean          0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::stdev          0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::0              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::1              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::2              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::3              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::4              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::5              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::6              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::7              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::8              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::9              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::10             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::11             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::12             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::13             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::14             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::15             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::16             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::17             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::18             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::19             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::total            0                       # Read request-response latency
system.pim_sys.Smon.writeLatencyHist::samples            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::mean          0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::gmean          0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::stdev          0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::0             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::1             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::2             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::3             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::4             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::5             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::6             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::7             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::8             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::9             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::10            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::11            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::12            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::13            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::14            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::15            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::16            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::17            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::18            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::19            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::total            0                       # Write request-response latency
system.pim_sys.Smon.ittReadRead::samples            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::mean             0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::stdev            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::underflows            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::1-5000             0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::5001-10000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::10001-15000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::15001-20000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::20001-25000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::25001-30000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::30001-35000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::35001-40000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::40001-45000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::45001-50000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::50001-55000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::55001-60000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::60001-65000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::65001-70000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::70001-75000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::75001-80000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::80001-85000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::85001-90000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::90001-95000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::95001-100000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::overflows            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::min_value            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::max_value            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::total              0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittWriteWrite::samples            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::mean           0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::stdev          0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::underflows            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::1-5000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::5001-10000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::10001-15000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::15001-20000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::20001-25000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::25001-30000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::30001-35000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::35001-40000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::40001-45000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::45001-50000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::50001-55000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::55001-60000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::60001-65000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::65001-70000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::70001-75000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::75001-80000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::80001-85000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::85001-90000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::90001-95000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::95001-100000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::overflows            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::min_value            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::max_value            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::total            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittReqReq::samples              0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::mean               0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::stdev              0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::underflows            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::1-5000               0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::5001-10000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::10001-15000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::15001-20000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::20001-25000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::25001-30000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::30001-35000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::35001-40000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::40001-45000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::45001-50000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::50001-55000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::55001-60000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::60001-65000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::65001-70000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::70001-75000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::75001-80000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::80001-85000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::85001-90000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::90001-95000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::95001-100000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::overflows            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::min_value            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::max_value            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::total                0                       # Request-to-request inter transaction time
system.pim_sys.Smon.outstandingReadsHist::samples       514790                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::mean            0                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::stdev            0                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::0       514790    100.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::1            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::2            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::3            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::4            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::5            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::6            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::7            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::8            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::9            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::10            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::11            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::12            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::13            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::14            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::15            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::16            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::17            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::18            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::19            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::total       514790                       # Outstanding read transactions
system.pim_sys.Smon.outstandingWritesHist::samples       514790                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::0       514790    100.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::1            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::2            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::3            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::4            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::5            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::6            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::7            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::8            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::9            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::10            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::11            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::12            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::13            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::14            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::15            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::16            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::17            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::18            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::19            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::total       514790                       # Outstanding write transactions
system.pim_sys.Smon.readTransHist::samples       514790                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::mean             0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::0           514790    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::1                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::2                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::3                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::4                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::5                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::6                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::7                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::8                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::9                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::10               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::11               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::12               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::13               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::14               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::15               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::16               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::17               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::18               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::19               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::total       514790                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::samples       514790                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::mean            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::0          514790    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::1               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::2               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::3               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::4               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::5               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::6               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::7               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::8               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::9               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::10              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::11              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::12              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::13              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::14              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::15              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::16              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::17              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::18              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::19              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::total       514790                       # Histogram of read transactions per sample period
system.pim_sys.cpu_voltage_domain.voltage            1                       # Voltage in Volts
system.pim_sys.pimbus.trans_dist::WriteReq            1                       # Transaction distribution
system.pim_sys.pimbus.trans_dist::WriteResp            1                       # Transaction distribution
system.pim_sys.pimbus.pkt_count_system.pim_sys.s2p.master::system.pim_sys.pim_memory.port            2                       # Packet count per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_count_system.pim_sys.s2p.master::total            2                       # Packet count per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_count::total              2                       # Packet count per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_size_system.pim_sys.s2p.master::system.pim_sys.pim_memory.port            1                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_size_system.pim_sys.s2p.master::total            1                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_size::total               1                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys.pimbus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteReq         1000                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteResp          700                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::Writeback            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::UpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::UpgradeResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadExReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadExResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.failedReq                     0                       # # of times recvTimingReq fails due to busy xbar
system.pim_sys.pimbus.failedResp                    0                       # # of times recvTimingResp fails due to busy xbar
system.pim_sys.pimbus.reqForwardingFail             0                       # # of times xbar fails to forward req pkt to next component
system.pim_sys.pimbus.respForwardingFail            0                       # # of times xbar fails to forward resp pkt to next component
system.pim_sys.pimbus.pimReqSuccess                 1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.pim_sys.pimbus.pimReqFail                    0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.pim_sys.pimbus.pimReqDelayedTime             0                       # cumulative time PIM req pkts are delayed on this xbar
system.pim_sys.pimbus.pimRespSuccess                1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.pim_sys.pimbus.pimRespFail                   0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.pim_sys.pimbus.pimRespDelayedTime            0                       # cumulative time PIM resp pkts are delayed on this xbar
system.pim_sys.pimbus.totalReqDelayedTime            0                       # cumulative time all req pkts are delayed on this xbar
system.pim_sys.pimbus.totalRespDelayedTime            0                       # cumulative time all resp pkts are delayed on this xbar
system.pim_sys.pimbus.reqLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.reqLayer0.failed              0                       # # of times layer fails timing
system.pim_sys.pimbus.reqLayer1.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.reqLayer1.failed              0                       # # of times layer fails timing
system.pim_sys.pimbus.reqLayer2.occupancy         1000                       # Layer occupancy (ticks)
system.pim_sys.pimbus.reqLayer2.utilization          0.0                       # Layer utilization (%)
system.pim_sys.pimbus.reqLayer2.succeeded            1                       # # of times layer succeeds timing
system.pim_sys.pimbus.reqLayer2.failed              0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer0.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer1.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer1.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer2.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer2.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer3.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer3.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer4.occupancy          700                       # Layer occupancy (ticks)
system.pim_sys.pimbus.respLayer4.utilization          0.0                       # Layer utilization (%)
system.pim_sys.pimbus.respLayer4.succeeded            1                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer4.failed             0                       # # of times layer fails timing
system.seriallink0.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink0.clk_domain.clock               100                       # Clock period in ticks
system.seriallink1.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink1.clk_domain.clock               100                       # Clock period in ticks
system.seriallink2.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink2.clk_domain.clock               100                       # Clock period in ticks
system.seriallink3.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink3.clk_domain.clock               100                       # Clock period in ticks
system.l2.tags.replacements                 122289276                       # number of replacements
system.l2.tags.tagsinuse                  8191.862863                       # Cycle average of tags in use
system.l2.tags.total_refs                    37691803                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 122289276                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.308218                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       33.459200                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.dtb.walker     0.072757                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.inst     0.467038                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.data  1353.472454                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.dtb.walker     0.071275                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.inst     0.499085                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.data  1366.740834                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.dtb.walker     0.064296                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.inst     0.988093                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.data  1406.086727                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.dtb.walker     0.075089                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.inst     0.504568                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.data  1393.397040                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu4.dtb.walker     0.064285                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu4.itb.walker     0.000343                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu4.inst     0.490010                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu4.data  1270.909504                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu5.dtb.walker     0.061078                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu5.itb.walker     0.000812                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu5.inst     0.502524                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu5.data  1362.649565                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.dtb.walker     0.004688                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.inst     0.139613                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.data     1.141984                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.004084                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.dtb.walker     0.000009                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.inst     0.000057                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.data     0.165219                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.dtb.walker     0.000009                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.inst     0.000061                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.data     0.166838                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.dtb.walker     0.000008                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.inst     0.000121                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.data     0.171641                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.dtb.walker     0.000009                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.inst     0.000062                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.data     0.170092                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu4.dtb.walker     0.000008                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu4.itb.walker     0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu4.inst     0.000060                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu4.data     0.155140                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu5.dtb.walker     0.000007                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu5.itb.walker     0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu5.inst     0.000061                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu5.data     0.166339                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.dtb.walker     0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.inst     0.000017                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.data     0.000139                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999983                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1023            11                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          8164                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::1           11                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           74                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          507                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4561                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2990                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           32                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1023     0.001343                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.996582                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                4254036651                       # Number of tag accesses
system.l2.tags.data_accesses               4254036651                       # Number of data accesses
system.l2.ReadReq_hits::system.cpu0.dtb.walker     54156798                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu0.inst         6466                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu0.data      6206031                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.dtb.walker     54538577                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.inst         6341                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.data      6154555                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.dtb.walker     55673225                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.inst        17980                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.data      6446241                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.dtb.walker     55017338                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.inst         5897                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.data      6285873                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.dtb.walker     53454064                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.itb.walker            2                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.inst         6035                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.data      6217926                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.dtb.walker     55071706                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.itb.walker           20                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.inst         6764                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.data      6233160                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu6.data            2                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.dtb.walker            5                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.inst          346                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.data           98                       # number of ReadReq hits
system.l2.ReadReq_hits::total               365505450                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            80964                       # number of Writeback hits
system.l2.Writeback_hits::total                 80964                       # number of Writeback hits
system.l2.UpgradeReq_hits::system.cpu0.data          440                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu1.data          186                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu2.data          537                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu3.data          118                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu4.data          395                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu5.data           93                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu7.data            6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 1775                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu0.data           55                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu1.data           51                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu2.data          569                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu3.data           43                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu4.data           72                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu5.data           56                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu7.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                848                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::system.cpu0.data           64                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu1.data           52                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu2.data           33                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu3.data           12                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu4.data           37                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu5.data           39                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu7.data            6                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   243                       # number of ReadExReq hits
system.l2.demand_hits::system.cpu0.dtb.walker     54156798                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu0.inst          6466                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu0.data       6206095                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.dtb.walker     54538577                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.inst          6341                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.data       6154607                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.dtb.walker     55673225                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.inst         17980                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.data       6446274                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.dtb.walker     55017338                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.inst          5897                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.data       6285885                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.dtb.walker     53454064                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.itb.walker            2                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.inst          6035                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.data       6217963                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.dtb.walker     55071706                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.itb.walker           20                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.inst          6764                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.data       6233199                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu6.data             2                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.dtb.walker            5                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.inst           346                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.data           104                       # number of demand (read+write) hits
system.l2.demand_hits::total                365505693                       # number of demand (read+write) hits
system.l2.overall_hits::system.cpu0.dtb.walker     54156798                       # number of overall hits
system.l2.overall_hits::system.cpu0.inst         6466                       # number of overall hits
system.l2.overall_hits::system.cpu0.data      6206095                       # number of overall hits
system.l2.overall_hits::system.cpu1.dtb.walker     54538577                       # number of overall hits
system.l2.overall_hits::system.cpu1.inst         6341                       # number of overall hits
system.l2.overall_hits::system.cpu1.data      6154607                       # number of overall hits
system.l2.overall_hits::system.cpu2.dtb.walker     55673225                       # number of overall hits
system.l2.overall_hits::system.cpu2.inst        17980                       # number of overall hits
system.l2.overall_hits::system.cpu2.data      6446274                       # number of overall hits
system.l2.overall_hits::system.cpu3.dtb.walker     55017338                       # number of overall hits
system.l2.overall_hits::system.cpu3.inst         5897                       # number of overall hits
system.l2.overall_hits::system.cpu3.data      6285885                       # number of overall hits
system.l2.overall_hits::system.cpu4.dtb.walker     53454064                       # number of overall hits
system.l2.overall_hits::system.cpu4.itb.walker            2                       # number of overall hits
system.l2.overall_hits::system.cpu4.inst         6035                       # number of overall hits
system.l2.overall_hits::system.cpu4.data      6217963                       # number of overall hits
system.l2.overall_hits::system.cpu5.dtb.walker     55071706                       # number of overall hits
system.l2.overall_hits::system.cpu5.itb.walker           20                       # number of overall hits
system.l2.overall_hits::system.cpu5.inst         6764                       # number of overall hits
system.l2.overall_hits::system.cpu5.data      6233199                       # number of overall hits
system.l2.overall_hits::system.cpu6.data            2                       # number of overall hits
system.l2.overall_hits::system.cpu7.dtb.walker            5                       # number of overall hits
system.l2.overall_hits::system.cpu7.inst          346                       # number of overall hits
system.l2.overall_hits::system.cpu7.data          104                       # number of overall hits
system.l2.overall_hits::total               365505693                       # number of overall hits
system.l2.ReadReq_misses::system.cpu0.dtb.walker         3524                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu0.inst        20118                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu0.data     24886372                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.dtb.walker         3602                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.inst        19852                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.data     25156404                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.dtb.walker         3585                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.inst        20938                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.data     25521200                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu3.dtb.walker         3593                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu3.inst        19385                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu3.data     25300473                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu4.dtb.walker         3498                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu4.itb.walker            5                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu4.inst        19557                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu4.data     24469974                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu5.dtb.walker         3591                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu5.itb.walker            5                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu5.inst        19299                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu5.data     25382743                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.dtb.walker            3                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.inst          504                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.data          134                       # number of ReadReq misses
system.l2.ReadReq_misses::total             150858359                       # number of ReadReq misses
system.l2.UpgradeReq_misses::system.cpu0.data          188                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu1.data          367                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu2.data          155                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu3.data           82                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu4.data           85                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu5.data           65                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu7.data           35                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                977                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu0.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu1.data            9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu2.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu3.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu4.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu5.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu7.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               37                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::system.cpu0.data         2749                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu1.data         2830                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu2.data         3293                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu3.data         2796                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu4.data         2705                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu5.data         2845                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu7.data           21                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               17239                       # number of ReadExReq misses
system.l2.demand_misses::system.cpu0.dtb.walker         3524                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu0.inst        20118                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu0.data     24889121                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.dtb.walker         3602                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.inst        19852                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.data     25159234                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.dtb.walker         3585                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.inst        20938                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.data     25524493                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu3.dtb.walker         3593                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu3.inst        19385                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu3.data     25303269                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu4.dtb.walker         3498                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu4.itb.walker            5                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu4.inst        19557                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu4.data     24472679                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu5.dtb.walker         3591                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu5.itb.walker            5                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu5.inst        19299                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu5.data     25385588                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.dtb.walker            3                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.inst          504                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.data          155                       # number of demand (read+write) misses
system.l2.demand_misses::total              150875598                       # number of demand (read+write) misses
system.l2.overall_misses::system.cpu0.dtb.walker         3524                       # number of overall misses
system.l2.overall_misses::system.cpu0.inst        20118                       # number of overall misses
system.l2.overall_misses::system.cpu0.data     24889121                       # number of overall misses
system.l2.overall_misses::system.cpu1.dtb.walker         3602                       # number of overall misses
system.l2.overall_misses::system.cpu1.inst        19852                       # number of overall misses
system.l2.overall_misses::system.cpu1.data     25159234                       # number of overall misses
system.l2.overall_misses::system.cpu2.dtb.walker         3585                       # number of overall misses
system.l2.overall_misses::system.cpu2.inst        20938                       # number of overall misses
system.l2.overall_misses::system.cpu2.data     25524493                       # number of overall misses
system.l2.overall_misses::system.cpu3.dtb.walker         3593                       # number of overall misses
system.l2.overall_misses::system.cpu3.inst        19385                       # number of overall misses
system.l2.overall_misses::system.cpu3.data     25303269                       # number of overall misses
system.l2.overall_misses::system.cpu4.dtb.walker         3498                       # number of overall misses
system.l2.overall_misses::system.cpu4.itb.walker            5                       # number of overall misses
system.l2.overall_misses::system.cpu4.inst        19557                       # number of overall misses
system.l2.overall_misses::system.cpu4.data     24472679                       # number of overall misses
system.l2.overall_misses::system.cpu5.dtb.walker         3591                       # number of overall misses
system.l2.overall_misses::system.cpu5.itb.walker            5                       # number of overall misses
system.l2.overall_misses::system.cpu5.inst        19299                       # number of overall misses
system.l2.overall_misses::system.cpu5.data     25385588                       # number of overall misses
system.l2.overall_misses::system.cpu7.dtb.walker            3                       # number of overall misses
system.l2.overall_misses::system.cpu7.inst          504                       # number of overall misses
system.l2.overall_misses::system.cpu7.data          155                       # number of overall misses
system.l2.overall_misses::total             150875598                       # number of overall misses
system.l2.ReadReq_miss_latency::system.cpu0.dtb.walker    446176491                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu0.inst   2456280500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu0.data 3340633743479                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.dtb.walker    452085992                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.inst   2420007500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.data 3376773988966                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.dtb.walker    445235984                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.inst   2533985000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.data 3422949910476                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu3.dtb.walker    449989488                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu3.inst   2366162000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu3.data 3395083690990                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu4.dtb.walker    438961990                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu4.itb.walker       629000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu4.inst   2419936500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu4.data 3284355893496                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu5.dtb.walker    449686484                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu5.itb.walker       685000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu5.inst   2340186500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu5.data 3404944273485                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.dtb.walker       373000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.inst     67111500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.data     17491999                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total    20242046485820                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu0.data      1117000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu1.data        65500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu2.data        65500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu3.data        58500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu4.data       818000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu5.data       142000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      2266500                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu0.data        65500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu1.data       131000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu2.data        65500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu3.data       262000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu4.data        65500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu5.data       131000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       720500                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu0.data    513694499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu1.data    552030499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu2.data    446483995                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu3.data    557664989                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu4.data    474786999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu5.data    545032985                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu7.data      2517000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3092210966                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::system.cpu0.dtb.walker    446176491                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu0.inst   2456280500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu0.data 3341147437978                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.dtb.walker    452085992                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.inst   2420007500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.data 3377326019465                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.dtb.walker    445235984                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.inst   2533985000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.data 3423396394471                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu3.dtb.walker    449989488                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu3.inst   2366162000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu3.data 3395641355979                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu4.dtb.walker    438961990                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu4.itb.walker       629000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu4.inst   2419936500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu4.data 3284830680495                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu5.dtb.walker    449686484                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu5.itb.walker       685000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu5.inst   2340186500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu5.data 3405489306470                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.dtb.walker       373000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.inst     67111500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.data     20008999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     20245138696786                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::system.cpu0.dtb.walker    446176491                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu0.inst   2456280500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu0.data 3341147437978                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.dtb.walker    452085992                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.inst   2420007500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.data 3377326019465                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.dtb.walker    445235984                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.inst   2533985000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.data 3423396394471                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu3.dtb.walker    449989488                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu3.inst   2366162000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu3.data 3395641355979                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu4.dtb.walker    438961990                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu4.itb.walker       629000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu4.inst   2419936500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu4.data 3284830680495                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu5.dtb.walker    449686484                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu5.itb.walker       685000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu5.inst   2340186500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu5.data 3405489306470                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.dtb.walker       373000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.inst     67111500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.data     20008999                       # number of overall miss cycles
system.l2.overall_miss_latency::total    20245138696786                       # number of overall miss cycles
system.l2.ReadReq_accesses::system.cpu0.dtb.walker     54160322                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu0.inst        26584                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu0.data     31092403                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.dtb.walker     54542179                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.inst        26193                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.data     31310959                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.dtb.walker     55676810                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.inst        38918                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.data     31967441                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.dtb.walker     55020931                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.inst        25282                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.data     31586346                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.dtb.walker     53457562                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.itb.walker            7                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.inst        25592                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.data     30687900                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.dtb.walker     55075297                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.itb.walker           25                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.inst        26063                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.data     31615903                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu6.data            2                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.dtb.walker            8                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.inst          850                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.data          232                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total           516363809                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        80964                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             80964                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu0.data          628                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu1.data          553                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu2.data          692                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu3.data          200                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu4.data          480                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu5.data          158                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu7.data           41                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             2752                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu0.data           60                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu1.data           60                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu2.data          570                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu3.data           48                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu4.data           78                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu5.data           61                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu7.data            8                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            885                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu0.data         2813                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu1.data         2882                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu2.data         3326                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu3.data         2808                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu4.data         2742                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu5.data         2884                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu7.data           27                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             17482                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::system.cpu0.dtb.walker     54160322                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu0.inst        26584                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu0.data     31095216                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.dtb.walker     54542179                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.inst        26193                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.data     31313841                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.dtb.walker     55676810                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.inst        38918                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.data     31970767                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.dtb.walker     55020931                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.inst        25282                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.data     31589154                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.dtb.walker     53457562                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.itb.walker            7                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.inst        25592                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.data     30690642                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.dtb.walker     55075297                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.itb.walker           25                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.inst        26063                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.data     31618787                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu6.data            2                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.dtb.walker            8                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.inst          850                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.data          259                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            516381291                       # number of demand (read+write) accesses
system.l2.overall_accesses::system.cpu0.dtb.walker     54160322                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu0.inst        26584                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu0.data     31095216                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.dtb.walker     54542179                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.inst        26193                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.data     31313841                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.dtb.walker     55676810                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.inst        38918                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.data     31970767                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.dtb.walker     55020931                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.inst        25282                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.data     31589154                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.dtb.walker     53457562                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.itb.walker            7                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.inst        25592                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.data     30690642                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.dtb.walker     55075297                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.itb.walker           25                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.inst        26063                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.data     31618787                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu6.data            2                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.dtb.walker            8                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.inst          850                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.data          259                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           516381291                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::system.cpu0.dtb.walker     0.000065                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu0.inst     0.756771                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu0.data     0.800400                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.dtb.walker     0.000066                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.inst     0.757912                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.data     0.803438                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.dtb.walker     0.000064                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.inst     0.538003                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.data     0.798350                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu3.dtb.walker     0.000065                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu3.inst     0.766751                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu3.data     0.800994                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu4.dtb.walker     0.000065                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu4.itb.walker     0.714286                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu4.inst     0.764184                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu4.data     0.797382                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu5.dtb.walker     0.000065                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu5.itb.walker     0.200000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu5.inst     0.740475                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu5.data     0.802847                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.dtb.walker     0.375000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.inst     0.592941                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.data     0.577586                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.292155                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu0.data     0.299363                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu1.data     0.663653                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu2.data     0.223988                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu3.data     0.410000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu4.data     0.177083                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu5.data     0.411392                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu7.data     0.853659                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.355015                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu0.data     0.083333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu1.data     0.150000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu2.data     0.001754                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu3.data     0.104167                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu4.data     0.076923                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu5.data     0.081967                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu7.data     0.750000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.041808                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::system.cpu0.data     0.977248                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu1.data     0.981957                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu2.data     0.990078                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu3.data     0.995726                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu4.data     0.986506                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu5.data     0.986477                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu7.data     0.777778                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.986100                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::system.cpu0.dtb.walker     0.000065                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu0.inst     0.756771                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu0.data     0.800416                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.dtb.walker     0.000066                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.inst     0.757912                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.data     0.803454                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.dtb.walker     0.000064                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.inst     0.538003                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.data     0.798370                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu3.dtb.walker     0.000065                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu3.inst     0.766751                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu3.data     0.801011                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu4.dtb.walker     0.000065                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu4.itb.walker     0.714286                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu4.inst     0.764184                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu4.data     0.797399                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu5.dtb.walker     0.000065                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu5.itb.walker     0.200000                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu5.inst     0.740475                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu5.data     0.802864                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.dtb.walker     0.375000                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.inst     0.592941                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.data     0.598456                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.292179                       # miss rate for demand accesses
system.l2.overall_miss_rate::system.cpu0.dtb.walker     0.000065                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu0.inst     0.756771                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu0.data     0.800416                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.dtb.walker     0.000066                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.inst     0.757912                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.data     0.803454                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.dtb.walker     0.000064                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.inst     0.538003                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.data     0.798370                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu3.dtb.walker     0.000065                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu3.inst     0.766751                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu3.data     0.801011                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu4.dtb.walker     0.000065                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu4.itb.walker     0.714286                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu4.inst     0.764184                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu4.data     0.797399                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu5.dtb.walker     0.000065                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu5.itb.walker     0.200000                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu5.inst     0.740475                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu5.data     0.802864                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.dtb.walker     0.375000                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.inst     0.592941                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.data     0.598456                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.292179                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::system.cpu0.dtb.walker 126610.809024                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu0.inst 122093.672333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu0.data 134235.466041                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.dtb.walker 125509.714603                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.inst 121902.453153                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.data 134231.187771                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.dtb.walker 124194.137796                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.inst 121023.259146                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.data 134121.824619                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu3.dtb.walker 125240.603395                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu3.inst 122061.490843                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu3.data 134190.522485                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu4.dtb.walker 125489.419668                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu4.itb.walker       125800                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu4.inst 123737.613131                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu4.data 134219.835848                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu5.dtb.walker 125225.977165                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu5.itb.walker       137000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu5.inst 121259.469403                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu5.data 134144.062897                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.dtb.walker 124333.333333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.inst 133157.738095                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.data 130537.305970                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 134179.150695                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu0.data  5941.489362                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu1.data   178.474114                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu2.data   422.580645                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu3.data   713.414634                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu4.data  9623.529412                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu5.data  2184.615385                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2319.856704                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu0.data        13100                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu1.data 14555.555556                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu2.data        65500                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu3.data        52400                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu4.data 10916.666667                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu5.data        26200                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 19472.972973                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu0.data 186865.950891                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu1.data 195063.780565                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu2.data 135585.786517                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu3.data 199450.997496                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu4.data 175521.995933                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu5.data 191575.741652                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu7.data 119857.142857                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 179372.989501                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::system.cpu0.dtb.walker 126610.809024                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu0.inst 122093.672333                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu0.data 134241.279070                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.dtb.walker 125509.714603                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.inst 121902.453153                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.data 134238.030437                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.dtb.walker 124194.137796                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.inst 121023.259146                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.data 134122.013490                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu3.dtb.walker 125240.603395                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu3.inst 122061.490843                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu3.data 134197.733739                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu4.dtb.walker 125489.419668                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu4.itb.walker       125800                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu4.inst 123737.613131                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu4.data 134224.401035                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu5.dtb.walker 125225.977165                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu5.itb.walker       137000                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu5.inst 121259.469403                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu5.data 134150.499349                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.dtb.walker 124333.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.inst 133157.738095                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.data 129090.316129                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 134184.314529                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.dtb.walker 126610.809024                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.inst 122093.672333                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.data 134241.279070                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.dtb.walker 125509.714603                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.inst 121902.453153                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.data 134238.030437                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.dtb.walker 124194.137796                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.inst 121023.259146                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.data 134122.013490                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu3.dtb.walker 125240.603395                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu3.inst 122061.490843                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu3.data 134197.733739                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu4.dtb.walker 125489.419668                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu4.itb.walker       125800                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu4.inst 123737.613131                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu4.data 134224.401035                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu5.dtb.walker 125225.977165                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu5.itb.walker       137000                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu5.inst 121259.469403                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu5.data 134150.499349                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.dtb.walker 124333.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.inst 133157.738095                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.data 129090.316129                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 134184.314529                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            0                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                78228                       # number of writebacks
system.l2.writebacks::total                     78228                       # number of writebacks
system.l2.ReadReq_mshr_hits::system.cpu0.dtb.walker         2261                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu0.inst        13239                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu0.data      4382310                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu1.dtb.walker         2338                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu1.inst        13087                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu1.data      4559789                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu2.dtb.walker         2535                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu2.inst         5013                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu2.data      5095758                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu3.dtb.walker         2301                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu3.inst        12819                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu3.data      4460594                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu4.dtb.walker         2325                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu4.inst        11870                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu4.data      5084813                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu5.dtb.walker         2517                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu5.inst        13551                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu5.data      4919760                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total           28586880                       # number of ReadReq MSHR hits
system.l2.UpgradeReq_mshr_hits::system.cpu0.data            3                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::system.cpu3.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::system.cpu4.data            4                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               8                       # number of UpgradeReq MSHR hits
system.l2.demand_mshr_hits::system.cpu0.dtb.walker         2261                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu0.inst        13239                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu0.data      4382310                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu1.dtb.walker         2338                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu1.inst        13087                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu1.data      4559789                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu2.dtb.walker         2535                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu2.inst         5013                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu2.data      5095758                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu3.dtb.walker         2301                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu3.inst        12819                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu3.data      4460594                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu4.dtb.walker         2325                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu4.inst        11870                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu4.data      5084813                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu5.dtb.walker         2517                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu5.inst        13551                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu5.data      4919760                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total            28586880                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::system.cpu0.dtb.walker         2261                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu0.inst        13239                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu0.data      4382310                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu1.dtb.walker         2338                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu1.inst        13087                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu1.data      4559789                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu2.dtb.walker         2535                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu2.inst         5013                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu2.data      5095758                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu3.dtb.walker         2301                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu3.inst        12819                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu3.data      4460594                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu4.dtb.walker         2325                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu4.inst        11870                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu4.data      5084813                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu5.dtb.walker         2517                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu5.inst        13551                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu5.data      4919760                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total           28586880                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::system.cpu0.dtb.walker         1263                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu0.inst         6879                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu0.data     20504062                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.dtb.walker         1264                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.inst         6765                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.data     20596615                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.dtb.walker         1050                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.inst        15925                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.data     20425442                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu3.dtb.walker         1292                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu3.inst         6566                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu3.data     20839879                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu4.dtb.walker         1173                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu4.itb.walker            5                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu4.inst         7687                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu4.data     19385161                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu5.dtb.walker         1074                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu5.itb.walker            5                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu5.inst         5748                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu5.data     20462983                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.dtb.walker            3                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.inst          504                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.data          134                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total        122271479                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu0.data          185                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu1.data          367                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu2.data          155                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu3.data           81                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu4.data           81                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu5.data           65                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu7.data           35                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           969                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu0.data            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu1.data            9                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu2.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu3.data            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu4.data            6                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu5.data            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu7.data            6                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           37                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu0.data         2749                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu1.data         2830                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu2.data         3293                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu3.data         2796                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu4.data         2705                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu5.data         2845                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu7.data           21                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          17239                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::system.cpu0.dtb.walker         1263                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu0.inst         6879                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu0.data     20506811                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.dtb.walker         1264                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.inst         6765                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.data     20599445                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.dtb.walker         1050                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.inst        15925                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.data     20428735                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu3.dtb.walker         1292                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu3.inst         6566                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu3.data     20842675                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu4.dtb.walker         1173                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu4.itb.walker            5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu4.inst         7687                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu4.data     19387866                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu5.dtb.walker         1074                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu5.itb.walker            5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu5.inst         5748                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu5.data     20465828                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.dtb.walker            3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.inst          504                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.data          155                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total         122288718                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::system.cpu0.dtb.walker         1263                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu0.inst         6879                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu0.data     20506811                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.dtb.walker         1264                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.inst         6765                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.data     20599445                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.dtb.walker         1050                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.inst        15925                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.data     20428735                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu3.dtb.walker         1292                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu3.inst         6566                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu3.data     20842675                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu4.dtb.walker         1173                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu4.itb.walker            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu4.inst         7687                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu4.data     19387866                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu5.dtb.walker         1074                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu5.itb.walker            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu5.inst         5748                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu5.data     20465828                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.dtb.walker            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.inst          504                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.data          155                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total        122288718                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::system.cpu0.dtb.walker    156511491                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu0.inst    847686000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu0.data 2540389576988                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.dtb.walker    153737992                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.inst    825770000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.data 2551472181486                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.dtb.walker    128951984                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.inst   1928418000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.data 2529100293479                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu3.dtb.walker    157553988                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu3.inst    795844500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu3.data 2580879354991                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu4.dtb.walker    143097490                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu4.itb.walker       574000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu4.inst    940729500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu4.data 2402965921996                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu5.dtb.walker    130527984                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu5.itb.walker       630000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu5.inst    697882500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu5.data 2534567825987                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.dtb.walker       340000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.inst     61567500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.data     16017999                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total 15146360995855                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu0.data     10092999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu1.data     20060498                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu2.data      8456497                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu3.data      4508000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu4.data      4426500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu5.data      3554000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu7.data      1960500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     53058994                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu0.data       286000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu1.data       493000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu2.data        54500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu3.data       286500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu4.data       326999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu5.data       271500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu7.data       325500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      2043999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu0.data    483455499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu1.data    520900499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu2.data    410260995                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu3.data    526908989                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu4.data    445031999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu5.data    513737985                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu7.data      2286000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2902581966                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.dtb.walker    156511491                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.inst    847686000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.data 2540873032487                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.dtb.walker    153737992                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.inst    825770000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.data 2551993081985                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.dtb.walker    128951984                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.inst   1928418000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.data 2529510554474                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu3.dtb.walker    157553988                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu3.inst    795844500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu3.data 2581406263980                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu4.dtb.walker    143097490                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu4.itb.walker       574000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu4.inst    940729500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu4.data 2403410953995                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu5.dtb.walker    130527984                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu5.itb.walker       630000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu5.inst    697882500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu5.data 2535081563972                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.dtb.walker       340000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.inst     61567500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.data     18303999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 15149263577821                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.dtb.walker    156511491                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.inst    847686000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.data 2540873032487                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.dtb.walker    153737992                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.inst    825770000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.data 2551993081985                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.dtb.walker    128951984                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.inst   1928418000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.data 2529510554474                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu3.dtb.walker    157553988                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu3.inst    795844500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu3.data 2581406263980                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu4.dtb.walker    143097490                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu4.itb.walker       574000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu4.inst    940729500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu4.data 2403410953995                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu5.dtb.walker    130527984                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu5.itb.walker       630000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu5.inst    697882500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu5.data 2535081563972                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.dtb.walker       340000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.inst     61567500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.data     18303999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 15149263577821                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu0.data     29811994                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu1.data     31149500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu2.data     32503499                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu3.data     29890500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu4.data     29541500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu5.data     32165500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu7.data       247500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    185309993                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu0.data     10233000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu1.data     10381500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu2.data     10441000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu3.data     10300000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu4.data     10060500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu5.data     10360000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu7.data       150500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total     61926500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu0.data     40044994                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu1.data     41531000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu2.data     42944499                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu3.data     40190500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu4.data     39602000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu5.data     42525500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu7.data       398000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    247236493                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::system.cpu0.dtb.walker     0.000023                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu0.inst     0.258765                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu0.data     0.659456                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.dtb.walker     0.000023                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.inst     0.258275                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.data     0.657809                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.dtb.walker     0.000019                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.inst     0.409194                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.data     0.638945                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu3.dtb.walker     0.000023                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu3.inst     0.259710                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu3.data     0.659775                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu4.dtb.walker     0.000022                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu4.itb.walker     0.714286                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu4.inst     0.300367                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu4.data     0.631687                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu5.dtb.walker     0.000020                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu5.itb.walker     0.200000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu5.inst     0.220543                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu5.data     0.647237                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.dtb.walker     0.375000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.inst     0.592941                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.data     0.577586                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.236793                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu0.data     0.294586                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu1.data     0.663653                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu2.data     0.223988                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu3.data     0.405000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu4.data     0.168750                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu5.data     0.411392                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu7.data     0.853659                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.352108                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu0.data     0.083333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu1.data     0.150000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu2.data     0.001754                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu3.data     0.104167                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu4.data     0.076923                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu5.data     0.081967                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu7.data     0.750000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.041808                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu0.data     0.977248                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu1.data     0.981957                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu2.data     0.990078                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu3.data     0.995726                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu4.data     0.986506                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu5.data     0.986477                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu7.data     0.777778                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.986100                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::system.cpu0.dtb.walker     0.000023                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu0.inst     0.258765                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu0.data     0.659484                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.dtb.walker     0.000023                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.inst     0.258275                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.data     0.657838                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.dtb.walker     0.000019                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.inst     0.409194                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.data     0.638982                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu3.dtb.walker     0.000023                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu3.inst     0.259710                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu3.data     0.659805                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu4.dtb.walker     0.000022                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu4.itb.walker     0.714286                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu4.inst     0.300367                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu4.data     0.631719                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu5.dtb.walker     0.000020                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu5.itb.walker     0.200000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu5.inst     0.220543                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu5.data     0.647268                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.dtb.walker     0.375000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.inst     0.592941                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.data     0.598456                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.236819                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::system.cpu0.dtb.walker     0.000023                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu0.inst     0.258765                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu0.data     0.659484                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.dtb.walker     0.000023                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.inst     0.258275                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.data     0.657838                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.dtb.walker     0.000019                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.inst     0.409194                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.data     0.638982                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu3.dtb.walker     0.000023                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu3.inst     0.259710                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu3.data     0.659805                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu4.dtb.walker     0.000022                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu4.itb.walker     0.714286                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu4.inst     0.300367                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu4.data     0.631719                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu5.dtb.walker     0.000020                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu5.itb.walker     0.200000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu5.inst     0.220543                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu5.data     0.647268                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.dtb.walker     0.375000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.inst     0.592941                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.data     0.598456                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.236819                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.dtb.walker 123920.420428                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.inst 123228.085478                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.data 123896.893064                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.dtb.walker 121628.158228                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.inst 122065.040650                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.data 123878.228606                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.dtb.walker 122811.413333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.inst 121093.751962                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.data 123821.080272                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu3.dtb.walker 121945.811146                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu3.inst 121206.899178                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu3.data 123843.298466                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu4.dtb.walker 121992.745098                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu4.itb.walker       114800                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu4.inst 122379.276701                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu4.data 123959.038669                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu5.dtb.walker 121534.435754                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu5.itb.walker       126000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu5.inst 121413.100209                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu5.data 123861.111842                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.dtb.walker 113333.333333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.inst 122157.738095                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.data 119537.305970                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 123874.848981                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu0.data 54556.751351                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu1.data 54660.757493                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu2.data 54558.045161                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu3.data 55654.320988                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu4.data 54648.148148                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu5.data 54676.923077                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu7.data 56014.285714                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 54756.443756                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu0.data        57200                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu1.data 54777.777778                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu2.data        54500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu3.data        57300                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu4.data 54499.833333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu5.data        54300                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu7.data        54250                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 55243.216216                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu0.data 175865.950891                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu1.data 184063.780565                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu2.data 124585.786517                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu3.data 188450.997496                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu4.data 164521.995933                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu5.data 180575.741652                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu7.data 108857.142857                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 168372.989501                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.dtb.walker 123920.420428                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.inst 123228.085478                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.data 123903.859673                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.dtb.walker 121628.158228                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.inst 122065.040650                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.data 123886.497038                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.dtb.walker 122811.413333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.inst 121093.751962                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.data 123821.203539                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu3.dtb.walker 121945.811146                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu3.inst 121206.899178                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu3.data 123851.965450                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu4.dtb.walker 121992.745098                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu4.itb.walker       114800                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu4.inst 122379.276701                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu4.data 123964.698023                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu5.dtb.walker 121534.435754                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu5.itb.walker       126000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu5.inst 121413.100209                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu5.data 123868.995868                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.dtb.walker 113333.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.inst 122157.738095                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.data 118090.316129                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 123881.121869                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.dtb.walker 123920.420428                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.inst 123228.085478                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.data 123903.859673                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.dtb.walker 121628.158228                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.inst 122065.040650                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.data 123886.497038                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.dtb.walker 122811.413333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.inst 121093.751962                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.data 123821.203539                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu3.dtb.walker 121945.811146                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu3.inst 121206.899178                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu3.data 123851.965450                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu4.dtb.walker 121992.745098                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu4.itb.walker       114800                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu4.inst 122379.276701                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu4.data 123964.698023                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu5.dtb.walker 121534.435754                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu5.itb.walker       126000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu5.inst 121413.100209                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu5.data 123868.995868                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.dtb.walker 113333.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.inst 122157.738095                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.data 118090.316129                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 123881.121869                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.waiting_on_retry                     996766                       # Number of times sendTimingReq failed
system.l2.unaccounted_oskernel_rwmiss             521                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.Lmon0.readBurstLengthHist::samples     30572241                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::gmean    255.999999                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::256-271     30572241    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::total      30572241                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::samples        19496                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::mean           256                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::gmean   256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::0-15             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::16-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::32-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::48-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::64-79            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::80-95            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::256-271        19496    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::total        19496                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBandwidthHist::samples        514790                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::mean     1520326408.826900                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::stdev    308238666.511878                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::0-1.34218e+08           41      0.01%      0.01% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.34218e+08-2.68435e+08           18      0.00%      0.01% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.68435e+08-4.02653e+08         4982      0.97%      0.98% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::4.02653e+08-5.36871e+08           43      0.01%      0.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::5.36871e+08-6.71089e+08         5512      1.07%      2.06% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::6.71089e+08-8.05306e+08         1540      0.30%      2.36% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::8.05306e+08-9.39524e+08         3631      0.71%      3.06% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::9.39524e+08-1.07374e+09        33050      6.42%      9.48% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.07374e+09-1.20796e+09         6969      1.35%     10.84% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.20796e+09-1.34218e+09       111484     21.66%     32.49% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.34218e+09-1.4764e+09         7537      1.46%     33.96% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.4764e+09-1.61061e+09       115367     22.41%     56.37% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.61061e+09-1.74483e+09        99790     19.38%     75.75% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.74483e+09-1.87905e+09        50773      9.86%     85.61% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.87905e+09-2.01327e+09        74039     14.38%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.01327e+09-2.14748e+09           14      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.14748e+09-2.2817e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.2817e+09-2.41592e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.41592e+09-2.55014e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.55014e+09-2.68435e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::total          514790                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.averageReadBandwidth        1520324677.928670      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon0.totalReadBytes                7826493696                       # Number of bytes read
system.Lmon0.writeBandwidthHist::samples       514790                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::mean    969516.890382                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::stdev   6891851.911314                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::0-1.67772e+07       501975     97.51%     97.51% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.67772e+07-3.35544e+07         8113      1.58%     99.09% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.35544e+07-5.03316e+07            0      0.00%     99.09% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::5.03316e+07-6.71089e+07         3208      0.62%     99.71% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::6.71089e+07-8.38861e+07         1118      0.22%     99.93% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::8.38861e+07-1.00663e+08            0      0.00%     99.93% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.00663e+08-1.17441e+08          288      0.06%     99.98% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.17441e+08-1.34218e+08           68      0.01%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.34218e+08-1.50995e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.50995e+08-1.67772e+08           19      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.67772e+08-1.84549e+08            1      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.84549e+08-2.01327e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.01327e+08-2.18104e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.18104e+08-2.34881e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.34881e+08-2.51658e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.51658e+08-2.68435e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.68435e+08-2.85213e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.85213e+08-3.0199e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.0199e+08-3.18767e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.18767e+08-3.35544e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::total         514790                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.averageWriteBandwidth       969515.120625      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon0.totalWrittenBytes                4990976                       # Number of bytes written
system.Lmon0.readLatencyHist::samples        30572241                       # Read request-response latency
system.Lmon0.readLatencyHist::mean       101642.883425                       # Read request-response latency
system.Lmon0.readLatencyHist::gmean      100032.689818                       # Read request-response latency
system.Lmon0.readLatencyHist::stdev      22305.968670                       # Read request-response latency
system.Lmon0.readLatencyHist::0-32767               0      0.00%      0.00% # Read request-response latency
system.Lmon0.readLatencyHist::32768-65535         5594      0.02%      0.02% # Read request-response latency
system.Lmon0.readLatencyHist::65536-98303     26109184     85.40%     85.42% # Read request-response latency
system.Lmon0.readLatencyHist::98304-131071      2159742      7.06%     92.48% # Read request-response latency
system.Lmon0.readLatencyHist::131072-163839      1225163      4.01%     96.49% # Read request-response latency
system.Lmon0.readLatencyHist::163840-196607       649744      2.13%     98.62% # Read request-response latency
system.Lmon0.readLatencyHist::196608-229375       280604      0.92%     99.53% # Read request-response latency
system.Lmon0.readLatencyHist::229376-262143       117040      0.38%     99.92% # Read request-response latency
system.Lmon0.readLatencyHist::262144-294911        17616      0.06%     99.98% # Read request-response latency
system.Lmon0.readLatencyHist::294912-327679         5777      0.02%     99.99% # Read request-response latency
system.Lmon0.readLatencyHist::327680-360447          736      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::360448-393215          410      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::393216-425983          156      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::425984-458751          242      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::458752-491519           58      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::491520-524287           80      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::524288-557055           71      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::557056-589823           11      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::589824-622591           13      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::622592-655359            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::total          30572241                       # Read request-response latency
system.Lmon0.writeLatencyHist::samples              0                       # Write request-response latency
system.Lmon0.writeLatencyHist::mean               0                       # Write request-response latency
system.Lmon0.writeLatencyHist::gmean              0                       # Write request-response latency
system.Lmon0.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon0.writeLatencyHist::0                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::1                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::2                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::3                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::4                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::5                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::6                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::7                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::8                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::9                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::10                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::11                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::12                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::13                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::14                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::15                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::16                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::17                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::18                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::19                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::total                0                       # Write request-response latency
system.Lmon0.ittReadRead::samples            30572241                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::mean           168385.074388                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::stdev          63268.867323                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::1-5000                 1554      0.01%      0.01% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::5001-10000               76      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::10001-15000             157      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::15001-20000            2632      0.01%      0.01% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::20001-25000            2518      0.01%      0.02% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::25001-30000            4091      0.01%      0.04% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::30001-35000           26294      0.09%      0.12% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::35001-40000           22514      0.07%      0.20% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::40001-45000           23207      0.08%      0.27% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::45001-50000          103587      0.34%      0.61% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::50001-55000          115248      0.38%      0.99% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::55001-60000           78082      0.26%      1.24% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::60001-65000          122350      0.40%      1.64% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::65001-70000          332906      1.09%      2.73% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::70001-75000          171396      0.56%      3.29% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::75001-80000          194011      0.63%      3.93% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::80001-85000          397857      1.30%      5.23% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::85001-90000          464757      1.52%      6.75% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::90001-95000          281589      0.92%      7.67% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::95001-100000         515694      1.69%      9.36% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::overflows          27711721     90.64%    100.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::min_value              2000                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::max_value          94885000                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::total              30572241                       # Read-to-read inter transaction time
system.Lmon0.ittWriteWrite::samples             19496                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::mean         264131804.677883                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::stdev        1428889528.802138                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::45001-50000             2      0.01%      0.01% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::50001-55000             1      0.01%      0.02% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::55001-60000             0      0.00%      0.02% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::60001-65000             2      0.01%      0.03% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::65001-70000             2      0.01%      0.04% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::70001-75000             4      0.02%      0.06% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::75001-80000             4      0.02%      0.08% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::80001-85000             6      0.03%      0.11% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::85001-90000             7      0.04%      0.14% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::90001-95000             4      0.02%      0.16% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::95001-100000            5      0.03%      0.19% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::overflows           19459     99.81%    100.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::min_value           50000                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::max_value      9868892000                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::total               19496                       # Write-to-write inter transaction time
system.Lmon0.ittReqReq::samples              30591737                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::mean             168277.763208                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::stdev            63105.582304                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::1-5000                   1554      0.01%      0.01% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::5001-10000                 76      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::10001-15000               157      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::15001-20000              2635      0.01%      0.01% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::20001-25000              2544      0.01%      0.02% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::25001-30000              4100      0.01%      0.04% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::30001-35000             26310      0.09%      0.12% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::35001-40000             22650      0.07%      0.20% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::40001-45000             23271      0.08%      0.27% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::45001-50000            103668      0.34%      0.61% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::50001-55000            115675      0.38%      0.99% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::55001-60000             78282      0.26%      1.25% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::60001-65000            122538      0.40%      1.65% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::65001-70000            333059      1.09%      2.73% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::70001-75000            173165      0.57%      3.30% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::75001-80000            194412      0.64%      3.94% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::80001-85000            398144      1.30%      5.24% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::85001-90000            466415      1.52%      6.76% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::90001-95000            282258      0.92%      7.68% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::95001-100000           516622      1.69%      9.37% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::overflows            27724202     90.63%    100.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::min_value                2000                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::max_value            94885000                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::total                30591737                       # Request-to-request inter transaction time
system.Lmon0.outstandingReadsHist::samples       514790                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::mean      0.604650                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::stdev     0.524991                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::0           212934     41.36%     41.36% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::1           292444     56.81%     98.17% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::2             9412      1.83%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::total       514790                       # Outstanding read transactions
system.Lmon0.outstandingWritesHist::samples       514790                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::0          514790    100.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::total       514790                       # Outstanding write transactions
system.Lmon0.readTransHist::samples            514790                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::mean            59.387748                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::stdev           12.040174                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::0-3                    39      0.01%      0.01% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::4-7                     2      0.00%      0.01% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::8-11                   50      0.01%      0.02% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::12-15                4950      0.96%      0.98% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::16-19                  26      0.01%      0.98% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::20-23                 188      0.04%      1.02% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::24-27                6394      1.24%      2.26% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::28-31                 489      0.09%      2.36% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::32-35                1617      0.31%      2.67% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::36-39               31980      6.21%      8.88% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::40-43                3790      0.74%      9.62% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::44-47                6203      1.20%     10.83% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::48-51               95779     18.61%     29.43% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::52-55               20081      3.90%     33.33% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::56-59               17135      3.33%     36.66% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::60-63              159519     30.99%     67.65% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::64-67               40695      7.91%     75.55% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::68-71               15418      3.00%     78.55% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::72-75               92862     18.04%     96.59% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::76-79               17573      3.41%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::total              514790                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::samples           514790                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::mean            0.037872                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::stdev           0.269213                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::0                 501975     97.51%     97.51% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::1                   8113      1.58%     99.09% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::2                   3208      0.62%     99.71% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::3                   1118      0.22%     99.93% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::4                    288      0.06%     99.98% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::5                     68      0.01%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::6                     19      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::7                      1      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::8                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::9                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::10                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::11                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::12                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::13                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::14                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::15                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::16                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::total             514790                       # Histogram of read transactions per sample period
system.Lmon1.readBurstLengthHist::samples     30572135                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::gmean    255.999999                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::256-271     30572135    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::total      30572135                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::samples        19614                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::mean           256                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::gmean   256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::0-15             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::16-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::32-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::48-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::64-79            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::80-95            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::256-271        19614    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::total        19614                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBandwidthHist::samples        514790                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::mean     1520321137.551234                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::stdev    308227940.756018                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::0-1.34218e+08           41      0.01%      0.01% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.34218e+08-2.68435e+08           19      0.00%      0.01% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.68435e+08-4.02653e+08         4977      0.97%      0.98% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::4.02653e+08-5.36871e+08           50      0.01%      0.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::5.36871e+08-6.71089e+08         5491      1.07%      2.05% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::6.71089e+08-8.05306e+08         1565      0.30%      2.36% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::8.05306e+08-9.39524e+08         3621      0.70%      3.06% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::9.39524e+08-1.07374e+09        33049      6.42%      9.48% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.07374e+09-1.20796e+09         6923      1.34%     10.83% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.20796e+09-1.34218e+09       111451     21.65%     32.48% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.34218e+09-1.4764e+09         7558      1.47%     33.94% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.4764e+09-1.61061e+09       115211     22.38%     56.33% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.61061e+09-1.74483e+09       100046     19.43%     75.76% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.74483e+09-1.87905e+09        50845      9.88%     85.64% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.87905e+09-2.01327e+09        73916     14.36%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.01327e+09-2.14748e+09           27      0.01%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.14748e+09-2.2817e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.2817e+09-2.41592e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.41592e+09-2.55014e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.55014e+09-2.68435e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::total          514790                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.averageReadBandwidth        1520319406.662627      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon1.totalReadBytes                7826466560                       # Number of bytes read
system.Lmon1.writeBandwidthHist::samples       514790                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::mean    975384.914237                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::stdev   6941091.954793                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::0-1.67772e+07       501913     97.50%     97.50% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.67772e+07-3.35544e+07         8210      1.59%     99.09% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.35544e+07-5.03316e+07            0      0.00%     99.09% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::5.03316e+07-6.71089e+07         3129      0.61%     99.70% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::6.71089e+07-8.38861e+07         1130      0.22%     99.92% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::8.38861e+07-1.00663e+08            0      0.00%     99.92% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.00663e+08-1.17441e+08          306      0.06%     99.98% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.17441e+08-1.34218e+08           83      0.02%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.34218e+08-1.50995e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.50995e+08-1.67772e+08           17      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.67772e+08-1.84549e+08            1      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.84549e+08-2.01327e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.01327e+08-2.18104e+08            1      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.18104e+08-2.34881e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.34881e+08-2.51658e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.51658e+08-2.68435e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.68435e+08-2.85213e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.85213e+08-3.0199e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.0199e+08-3.18767e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.18767e+08-3.35544e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::total         514790                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.averageWriteBandwidth       975383.133768      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon1.totalWrittenBytes                5021184                       # Number of bytes written
system.Lmon1.readLatencyHist::samples        30572135                       # Read request-response latency
system.Lmon1.readLatencyHist::mean       101642.328706                       # Read request-response latency
system.Lmon1.readLatencyHist::gmean      100032.726851                       # Read request-response latency
system.Lmon1.readLatencyHist::stdev      22294.936137                       # Read request-response latency
system.Lmon1.readLatencyHist::0-32767               0      0.00%      0.00% # Read request-response latency
system.Lmon1.readLatencyHist::32768-65535         5735      0.02%      0.02% # Read request-response latency
system.Lmon1.readLatencyHist::65536-98303     26108382     85.40%     85.42% # Read request-response latency
system.Lmon1.readLatencyHist::98304-131071      2158727      7.06%     92.48% # Read request-response latency
system.Lmon1.readLatencyHist::131072-163839      1226959      4.01%     96.49% # Read request-response latency
system.Lmon1.readLatencyHist::163840-196607       649959      2.13%     98.62% # Read request-response latency
system.Lmon1.readLatencyHist::196608-229375       280194      0.92%     99.53% # Read request-response latency
system.Lmon1.readLatencyHist::229376-262143       117318      0.38%     99.92% # Read request-response latency
system.Lmon1.readLatencyHist::262144-294911        17516      0.06%     99.98% # Read request-response latency
system.Lmon1.readLatencyHist::294912-327679         5647      0.02%     99.99% # Read request-response latency
system.Lmon1.readLatencyHist::327680-360447          731      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::360448-393215          404      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::393216-425983          131      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::425984-458751          224      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::458752-491519           57      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::491520-524287           72      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::524288-557055           58      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::557056-589823           16      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::589824-622591            5      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::622592-655359            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::total          30572135                       # Read request-response latency
system.Lmon1.writeLatencyHist::samples              1                       # Write request-response latency
system.Lmon1.writeLatencyHist::mean             11300                       # Write request-response latency
system.Lmon1.writeLatencyHist::gmean     11300.000000                       # Write request-response latency
system.Lmon1.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon1.writeLatencyHist::0-1023               0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::1024-2047            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::2048-3071            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::3072-4095            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::4096-5119            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::5120-6143            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::6144-7167            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::7168-8191            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::8192-9215            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::9216-10239            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::10240-11263            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::11264-12287            1    100.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::12288-13311            0      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::13312-14335            0      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::14336-15359            0      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::15360-16383            0      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::16384-17407            0      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::17408-18431            0      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::18432-19455            0      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::19456-20479            0      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::total                1                       # Write request-response latency
system.Lmon1.ittReadRead::samples            30572135                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::mean           168385.683499                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::stdev          63430.671332                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::1-5000                 1598      0.01%      0.01% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::5001-10000               66      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::10001-15000             213      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::15001-20000            2648      0.01%      0.01% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::20001-25000            2554      0.01%      0.02% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::25001-30000            4109      0.01%      0.04% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::30001-35000           26295      0.09%      0.12% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::35001-40000           22386      0.07%      0.20% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::40001-45000           22874      0.07%      0.27% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::45001-50000          102994      0.34%      0.61% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::50001-55000          115305      0.38%      0.98% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::55001-60000           77979      0.26%      1.24% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::60001-65000          121700      0.40%      1.64% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::65001-70000          332125      1.09%      2.72% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::70001-75000          171877      0.56%      3.29% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::75001-80000          193711      0.63%      3.92% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::80001-85000          400303      1.31%      5.23% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::85001-90000          463931      1.52%      6.75% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::90001-95000          282739      0.92%      7.67% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::95001-100000         516260      1.69%      9.36% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::overflows          27710468     90.64%    100.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::min_value              2000                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::max_value          98128000                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::total              30572135                       # Read-to-read inter transaction time
system.Lmon1.ittWriteWrite::samples             19614                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::mean         262259140.409911                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::stdev        1409115865.207118                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::15001-20000             1      0.01%      0.01% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::20001-25000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::25001-30000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::30001-35000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::35001-40000             1      0.01%      0.01% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::40001-45000             2      0.01%      0.02% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::45001-50000             0      0.00%      0.02% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::50001-55000             2      0.01%      0.03% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::55001-60000             2      0.01%      0.04% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::60001-65000             1      0.01%      0.05% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::65001-70000             4      0.02%      0.07% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::70001-75000             4      0.02%      0.09% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::75001-80000             7      0.04%      0.12% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::80001-85000            10      0.05%      0.17% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::85001-90000            10      0.05%      0.22% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::90001-95000             8      0.04%      0.27% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::95001-100000            5      0.03%      0.29% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::overflows           19557     99.71%    100.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::min_value           18000                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::max_value      9860614000                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::total               19614                       # Write-to-write inter transaction time
system.Lmon1.ittReqReq::samples              30591749                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::mean             168277.701383                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::stdev            63268.279134                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::1-5000                   1598      0.01%      0.01% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::5001-10000                 66      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::10001-15000               213      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::15001-20000              2650      0.01%      0.01% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::20001-25000              2579      0.01%      0.02% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::25001-30000              4121      0.01%      0.04% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::30001-35000             26320      0.09%      0.12% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::35001-40000             22533      0.07%      0.20% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::40001-45000             22933      0.07%      0.27% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::45001-50000            103084      0.34%      0.61% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::50001-55000            115740      0.38%      0.99% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::55001-60000             78165      0.26%      1.24% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::60001-65000            121868      0.40%      1.64% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::65001-70000            332274      1.09%      2.73% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::70001-75000            173716      0.57%      3.29% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::75001-80000            194129      0.63%      3.93% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::80001-85000            400632      1.31%      5.24% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::85001-90000            465606      1.52%      6.76% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::90001-95000            283410      0.93%      7.69% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::95001-100000           517264      1.69%      9.38% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::overflows            27722848     90.62%    100.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::min_value                2000                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::max_value            98128000                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::total                30591749                       # Request-to-request inter transaction time
system.Lmon1.outstandingReadsHist::samples       514790                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::mean      0.604553                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::stdev     0.524651                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::0           212887     41.35%     41.35% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::1           292588     56.84%     98.19% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::2             9315      1.81%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::total       514790                       # Outstanding read transactions
system.Lmon1.outstandingWritesHist::samples       514790                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::0          514790    100.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::total       514790                       # Outstanding write transactions
system.Lmon1.readTransHist::samples            514790                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::mean            59.387544                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::stdev           12.039848                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::0-3                    39      0.01%      0.01% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::4-7                     2      0.00%      0.01% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::8-11                   60      0.01%      0.02% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::12-15                4938      0.96%      0.98% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::16-19                  29      0.01%      0.98% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::20-23                 179      0.03%      1.02% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::24-27                6398      1.24%      2.26% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::28-31                 500      0.10%      2.36% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::32-35                1617      0.31%      2.67% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::36-39               31930      6.20%      8.88% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::40-43                3834      0.74%      9.62% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::44-47                6226      1.21%     10.83% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::48-51               95669     18.58%     29.41% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::52-55               20162      3.92%     33.33% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::56-59               17200      3.34%     36.67% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::60-63              159454     30.97%     67.65% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::64-67               40704      7.91%     75.55% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::68-71               15478      3.01%     78.56% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::72-75               92732     18.01%     96.57% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::76-79               17639      3.43%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::total              514790                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::samples           514790                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::mean            0.038101                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::stdev           0.271136                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::0                 501913     97.50%     97.50% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::1                   8210      1.59%     99.09% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::2                   3129      0.61%     99.70% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::3                   1130      0.22%     99.92% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::4                    306      0.06%     99.98% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::5                     83      0.02%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::6                     17      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::7                      1      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::8                      1      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::9                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::10                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::11                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::12                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::13                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::14                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::15                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::16                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::total             514790                       # Histogram of read transactions per sample period
system.Lmon2.readBurstLengthHist::samples     30572173                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::gmean    255.999999                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::256-271     30572173    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::total      30572173                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::samples        19554                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::mean    255.986959                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::gmean   255.927413                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::stdev     1.823570                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::0-15             1      0.01%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::16-31            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::32-47            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::48-63            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::64-79            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::80-95            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::96-111            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::112-127            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::128-143            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::144-159            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::160-175            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::176-191            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::192-207            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::208-223            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::224-239            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::240-255            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::256-271        19553     99.99%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::total        19554                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBandwidthHist::samples        514790                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::mean     1520323027.253832                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::stdev    308229168.567338                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::0-1.34218e+08           41      0.01%      0.01% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.34218e+08-2.68435e+08           23      0.00%      0.01% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.68435e+08-4.02653e+08         4975      0.97%      0.98% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::4.02653e+08-5.36871e+08           47      0.01%      0.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::5.36871e+08-6.71089e+08         5490      1.07%      2.05% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::6.71089e+08-8.05306e+08         1570      0.30%      2.36% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::8.05306e+08-9.39524e+08         3607      0.70%      3.06% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::9.39524e+08-1.07374e+09        33080      6.43%      9.49% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.07374e+09-1.20796e+09         6969      1.35%     10.84% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.20796e+09-1.34218e+09       111431     21.65%     32.49% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.34218e+09-1.4764e+09         7503      1.46%     33.94% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.4764e+09-1.61061e+09       115381     22.41%     56.36% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.61061e+09-1.74483e+09        99874     19.40%     75.76% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.74483e+09-1.87905e+09        50721      9.85%     85.61% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.87905e+09-2.01327e+09        74058     14.39%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.01327e+09-2.14748e+09           20      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.14748e+09-2.2817e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.2817e+09-2.41592e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.41592e+09-2.55014e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.55014e+09-2.68435e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::total          514790                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.averageReadBandwidth        1520321296.361774      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon2.totalReadBytes                7826476288                       # Number of bytes read
system.Lmon2.writeBandwidthHist::samples       514790                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::mean    972351.444278                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::stdev   6944542.972016                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::0-1.67772e+07       501975     97.51%     97.51% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.67772e+07-3.35544e+07         8166      1.59%     99.10% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.35544e+07-5.03316e+07            0      0.00%     99.10% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::5.03316e+07-6.71089e+07         3121      0.61%     99.70% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::6.71089e+07-8.38861e+07         1089      0.21%     99.91% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::8.38861e+07-1.00663e+08            0      0.00%     99.91% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.00663e+08-1.17441e+08          337      0.07%     99.98% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.17441e+08-1.34218e+08           88      0.02%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.34218e+08-1.50995e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.50995e+08-1.67772e+08            8      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.67772e+08-1.84549e+08            6      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.84549e+08-2.01327e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.01327e+08-2.18104e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.18104e+08-2.34881e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.34881e+08-2.51658e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.51658e+08-2.68435e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.68435e+08-2.85213e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.85213e+08-3.0199e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.0199e+08-3.18767e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.18767e+08-3.35544e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::total         514790                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.averageWriteBandwidth       972349.863600      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon2.totalWrittenBytes                5005569                       # Number of bytes written
system.Lmon2.readLatencyHist::samples        30572173                       # Read request-response latency
system.Lmon2.readLatencyHist::mean       101640.109449                       # Read request-response latency
system.Lmon2.readLatencyHist::gmean      100030.333763                       # Read request-response latency
system.Lmon2.readLatencyHist::stdev      22299.543473                       # Read request-response latency
system.Lmon2.readLatencyHist::0-32767               0      0.00%      0.00% # Read request-response latency
system.Lmon2.readLatencyHist::32768-65535         5910      0.02%      0.02% # Read request-response latency
system.Lmon2.readLatencyHist::65536-98303     26109524     85.40%     85.42% # Read request-response latency
system.Lmon2.readLatencyHist::98304-131071      2160197      7.07%     92.49% # Read request-response latency
system.Lmon2.readLatencyHist::131072-163839      1224315      4.00%     96.49% # Read request-response latency
system.Lmon2.readLatencyHist::163840-196607       649527      2.12%     98.62% # Read request-response latency
system.Lmon2.readLatencyHist::196608-229375       280541      0.92%     99.54% # Read request-response latency
system.Lmon2.readLatencyHist::229376-262143       117313      0.38%     99.92% # Read request-response latency
system.Lmon2.readLatencyHist::262144-294911        17446      0.06%     99.98% # Read request-response latency
system.Lmon2.readLatencyHist::294912-327679         5677      0.02%     99.99% # Read request-response latency
system.Lmon2.readLatencyHist::327680-360447          695      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::360448-393215          403      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::393216-425983          152      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::425984-458751          228      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::458752-491519           63      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::491520-524287           80      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::524288-557055           80      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::557056-589823           10      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::589824-622591            9      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::622592-655359            3      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::total          30572173                       # Read request-response latency
system.Lmon2.writeLatencyHist::samples              0                       # Write request-response latency
system.Lmon2.writeLatencyHist::mean               0                       # Write request-response latency
system.Lmon2.writeLatencyHist::gmean              0                       # Write request-response latency
system.Lmon2.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon2.writeLatencyHist::0                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::1                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::2                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::3                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::4                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::5                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::6                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::7                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::8                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::9                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::10                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::11                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::12                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::13                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::14                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::15                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::16                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::17                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::18                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::19                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::total                0                       # Write request-response latency
system.Lmon2.ittReadRead::samples            30572173                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::mean           168385.448558                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::stdev          63396.004156                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::1-5000                 1584      0.01%      0.01% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::5001-10000               56      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::10001-15000             212      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::15001-20000            2660      0.01%      0.01% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::20001-25000            2512      0.01%      0.02% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::25001-30000            4139      0.01%      0.04% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::30001-35000           26169      0.09%      0.12% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::35001-40000           22631      0.07%      0.20% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::40001-45000           23116      0.08%      0.27% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::45001-50000          103392      0.34%      0.61% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::50001-55000          115526      0.38%      0.99% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::55001-60000           78372      0.26%      1.24% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::60001-65000          122050      0.40%      1.64% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::65001-70000          333644      1.09%      2.73% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::70001-75000          171061      0.56%      3.29% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::75001-80000          192365      0.63%      3.92% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::80001-85000          399568      1.31%      5.23% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::85001-90000          463875      1.52%      6.75% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::90001-95000          282174      0.92%      7.67% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::95001-100000         515401      1.69%      9.36% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::overflows          27711666     90.64%    100.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::min_value              2000                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::max_value          97189000                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::total              30572173                       # Read-to-read inter transaction time
system.Lmon2.ittWriteWrite::samples             19554                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::mean         263550857.880741                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::stdev        1417208176.635713                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::30001-35000             2      0.01%      0.01% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::35001-40000             1      0.01%      0.02% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::40001-45000             1      0.01%      0.02% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::45001-50000             3      0.02%      0.04% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::50001-55000             1      0.01%      0.04% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::55001-60000             2      0.01%      0.05% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::60001-65000             3      0.02%      0.07% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::65001-70000             5      0.03%      0.09% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::70001-75000             4      0.02%      0.11% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::75001-80000             9      0.05%      0.16% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::80001-85000             4      0.02%      0.18% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::85001-90000             9      0.05%      0.23% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::90001-95000            11      0.06%      0.28% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::95001-100000            4      0.02%      0.30% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::overflows           19495     99.70%    100.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::min_value           32000                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::max_value      9927579000                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::total               19554                       # Write-to-write inter transaction time
system.Lmon2.ittReqReq::samples              30591727                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::mean             168277.844039                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::stdev            63233.959836                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::1-5000                   1584      0.01%      0.01% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::5001-10000                 56      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::10001-15000               212      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::15001-20000              2662      0.01%      0.01% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::20001-25000              2533      0.01%      0.02% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::25001-30000              4150      0.01%      0.04% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::30001-35000             26201      0.09%      0.12% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::35001-40000             22792      0.07%      0.20% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::40001-45000             23173      0.08%      0.27% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::45001-50000            103479      0.34%      0.61% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::50001-55000            115921      0.38%      0.99% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::55001-60000             78562      0.26%      1.25% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::60001-65000            122241      0.40%      1.65% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::65001-70000            333803      1.09%      2.74% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::70001-75000            172873      0.57%      3.30% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::75001-80000            192793      0.63%      3.93% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::80001-85000            399841      1.31%      5.24% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::85001-90000            465584      1.52%      6.76% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::90001-95000            282854      0.92%      7.69% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::95001-100000           516341      1.69%      9.37% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::overflows            27724072     90.63%    100.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::min_value                2000                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::max_value            97189000                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::total                30591727                       # Request-to-request inter transaction time
system.Lmon2.outstandingReadsHist::samples       514790                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::mean      0.605659                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::stdev     0.524355                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::0           212298     41.24%     41.24% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::1           293197     56.95%     98.19% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::2             9295      1.81%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::total       514790                       # Outstanding read transactions
system.Lmon2.outstandingWritesHist::samples       514790                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::0          514790    100.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::total       514790                       # Outstanding write transactions
system.Lmon2.readTransHist::samples            514790                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::mean            59.387618                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::stdev           12.039867                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::0-3                    40      0.01%      0.01% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::4-7                     1      0.00%      0.01% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::8-11                   57      0.01%      0.02% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::12-15                4941      0.96%      0.98% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::16-19                  31      0.01%      0.98% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::20-23                 180      0.03%      1.02% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::24-27                6395      1.24%      2.26% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::28-31                 500      0.10%      2.36% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::32-35                1603      0.31%      2.67% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::36-39               32012      6.22%      8.89% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::40-43                3780      0.73%      9.62% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::44-47                6166      1.20%     10.82% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::48-51               95701     18.59%     29.41% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::52-55               20177      3.92%     33.33% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::56-59               17182      3.34%     36.67% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::60-63              159599     31.00%     67.67% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::64-67               40581      7.88%     75.55% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::68-71               15388      2.99%     78.54% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::72-75               92916     18.05%     96.59% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::76-79               17540      3.41%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::total              514790                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::samples           514790                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::mean            0.037982                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::stdev           0.271271                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::0                 501975     97.51%     97.51% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::1                   8166      1.59%     99.10% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::2                   3121      0.61%     99.70% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::3                   1089      0.21%     99.91% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::4                    337      0.07%     99.98% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::5                     88      0.02%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::6                      8      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::7                      6      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::8                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::9                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::10                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::11                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::12                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::13                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::14                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::15                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::16                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::total             514790                       # Histogram of read transactions per sample period
system.Lmon3.readBurstLengthHist::samples     30572163                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::gmean    255.999999                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::256-271     30572163    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::total      30572163                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::samples        19565                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::mean           256                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::gmean   256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::0-15             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::16-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::32-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::48-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::64-79            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::80-95            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::256-271        19565    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::total        19565                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBandwidthHist::samples        514790                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::mean     1520322579.692690                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::stdev    308223852.835025                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::0-1.34218e+08           41      0.01%      0.01% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.34218e+08-2.68435e+08           19      0.00%      0.01% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.68435e+08-4.02653e+08         4979      0.97%      0.98% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::4.02653e+08-5.36871e+08           46      0.01%      0.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::5.36871e+08-6.71089e+08         5515      1.07%      2.06% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::6.71089e+08-8.05306e+08         1545      0.30%      2.36% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::8.05306e+08-9.39524e+08         3607      0.70%      3.06% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::9.39524e+08-1.07374e+09        33077      6.43%      9.49% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.07374e+09-1.20796e+09         6977      1.36%     10.84% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.20796e+09-1.34218e+09       111442     21.65%     32.49% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.34218e+09-1.4764e+09         7532      1.46%     33.95% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.4764e+09-1.61061e+09       115278     22.39%     56.34% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.61061e+09-1.74483e+09        99921     19.41%     75.75% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.74483e+09-1.87905e+09        50709      9.85%     85.61% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.87905e+09-2.01327e+09        74091     14.39%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.01327e+09-2.14748e+09           11      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.14748e+09-2.2817e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.2817e+09-2.41592e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.41592e+09-2.55014e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.55014e+09-2.68435e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::total          514790                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.averageReadBandwidth        1520320799.072525      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon3.totalReadBytes                7826473728                       # Number of bytes read
system.Lmon3.writeBandwidthHist::samples       514790                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::mean    972948.192467                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::stdev   6966605.918990                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::0-1.67772e+07       501983     97.51%     97.51% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.67772e+07-3.35544e+07         8165      1.59%     99.10% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.35544e+07-5.03316e+07            0      0.00%     99.10% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::5.03316e+07-6.71089e+07         3117      0.61%     99.70% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::6.71089e+07-8.38861e+07         1078      0.21%     99.91% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::8.38861e+07-1.00663e+08            0      0.00%     99.91% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.00663e+08-1.17441e+08          336      0.07%     99.98% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.17441e+08-1.34218e+08           86      0.02%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.34218e+08-1.50995e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.50995e+08-1.67772e+08           18      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.67772e+08-1.84549e+08            6      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.84549e+08-2.01327e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.01327e+08-2.18104e+08            1      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.18104e+08-2.34881e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.34881e+08-2.51658e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.51658e+08-2.68435e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.68435e+08-2.85213e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.85213e+08-3.0199e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.0199e+08-3.18767e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.18767e+08-3.35544e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::total         514790                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.averageWriteBandwidth       972946.416446      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon3.totalWrittenBytes                5008640                       # Number of bytes written
system.Lmon3.readLatencyHist::samples        30572163                       # Read request-response latency
system.Lmon3.readLatencyHist::mean       101636.406717                       # Read request-response latency
system.Lmon3.readLatencyHist::gmean      100027.916103                       # Read request-response latency
system.Lmon3.readLatencyHist::stdev      22289.898352                       # Read request-response latency
system.Lmon3.readLatencyHist::0-32767               0      0.00%      0.00% # Read request-response latency
system.Lmon3.readLatencyHist::32768-65535         5763      0.02%      0.02% # Read request-response latency
system.Lmon3.readLatencyHist::65536-98303     26110669     85.41%     85.43% # Read request-response latency
system.Lmon3.readLatencyHist::98304-131071      2159511      7.06%     92.49% # Read request-response latency
system.Lmon3.readLatencyHist::131072-163839      1225140      4.01%     96.50% # Read request-response latency
system.Lmon3.readLatencyHist::163840-196607       649269      2.12%     98.62% # Read request-response latency
system.Lmon3.readLatencyHist::196608-229375       280019      0.92%     99.54% # Read request-response latency
system.Lmon3.readLatencyHist::229376-262143       116924      0.38%     99.92% # Read request-response latency
system.Lmon3.readLatencyHist::262144-294911        17390      0.06%     99.98% # Read request-response latency
system.Lmon3.readLatencyHist::294912-327679         5736      0.02%     99.99% # Read request-response latency
system.Lmon3.readLatencyHist::327680-360447          731      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::360448-393215          395      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::393216-425983          148      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::425984-458751          246      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::458752-491519           55      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::491520-524287           93      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::524288-557055           57      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::557056-589823           10      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::589824-622591            6      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::622592-655359            1      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::total          30572163                       # Read request-response latency
system.Lmon3.writeLatencyHist::samples              0                       # Write request-response latency
system.Lmon3.writeLatencyHist::mean               0                       # Write request-response latency
system.Lmon3.writeLatencyHist::gmean              0                       # Write request-response latency
system.Lmon3.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon3.writeLatencyHist::0                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::1                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::2                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::3                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::4                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::5                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::6                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::7                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::8                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::9                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::10                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::11                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::12                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::13                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::14                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::15                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::16                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::17                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::18                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::19                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::total                0                       # Write request-response latency
system.Lmon3.ittReadRead::samples            30572163                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::mean           168385.502099                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::stdev          63296.040225                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::1-5000                 1616      0.01%      0.01% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::5001-10000               61      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::10001-15000             178      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::15001-20000            2640      0.01%      0.01% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::20001-25000            2565      0.01%      0.02% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::25001-30000            4012      0.01%      0.04% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::30001-35000           26059      0.09%      0.12% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::35001-40000           22594      0.07%      0.20% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::40001-45000           23349      0.08%      0.27% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::45001-50000          103467      0.34%      0.61% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::50001-55000          115648      0.38%      0.99% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::55001-60000           78248      0.26%      1.24% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::60001-65000          122111      0.40%      1.64% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::65001-70000          332446      1.09%      2.73% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::70001-75000          171343      0.56%      3.29% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::75001-80000          193664      0.63%      3.93% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::80001-85000          398540      1.30%      5.23% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::85001-90000          463548      1.52%      6.74% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::90001-95000          281813      0.92%      7.67% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::95001-100000         514932      1.68%      9.35% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::overflows          27713329     90.65%    100.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::min_value              2000                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::max_value          95624000                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::total              30572163                       # Read-to-read inter transaction time
system.Lmon3.ittWriteWrite::samples             19565                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::mean         263176125.581395                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::stdev        1419804139.698183                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::30001-35000             1      0.01%      0.01% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::35001-40000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::40001-45000             1      0.01%      0.01% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::45001-50000             2      0.01%      0.02% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::50001-55000             3      0.02%      0.04% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::55001-60000             3      0.02%      0.05% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::60001-65000             2      0.01%      0.06% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::65001-70000             3      0.02%      0.08% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::70001-75000             4      0.02%      0.10% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::75001-80000             4      0.02%      0.12% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::80001-85000             8      0.04%      0.16% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::85001-90000             8      0.04%      0.20% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::90001-95000             6      0.03%      0.23% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::95001-100000            9      0.05%      0.28% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::overflows           19511     99.72%    100.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::min_value           33000                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::max_value      9776898000                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::total               19565                       # Write-to-write inter transaction time
system.Lmon3.ittReqReq::samples              30591728                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::mean             168277.810819                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::stdev            63145.732487                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::1-5000                   1616      0.01%      0.01% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::5001-10000                 61      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::10001-15000               178      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::15001-20000              2645      0.01%      0.01% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::20001-25000              2593      0.01%      0.02% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::25001-30000              4023      0.01%      0.04% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::30001-35000             26077      0.09%      0.12% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::35001-40000             22728      0.07%      0.20% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::40001-45000             23419      0.08%      0.27% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::45001-50000            103558      0.34%      0.61% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::50001-55000            116097      0.38%      0.99% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::55001-60000             78420      0.26%      1.25% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::60001-65000            122283      0.40%      1.65% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::65001-70000            332576      1.09%      2.73% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::70001-75000            173177      0.57%      3.30% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::75001-80000            194077      0.63%      3.93% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::80001-85000            398840      1.30%      5.24% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::85001-90000            465221      1.52%      6.76% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::90001-95000            282480      0.92%      7.68% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::95001-100000           515901      1.69%      9.37% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::overflows            27725758     90.63%    100.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::min_value                2000                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::max_value            95624000                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::total                30591728                       # Request-to-request inter transaction time
system.Lmon3.outstandingReadsHist::samples       514790                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::mean      0.605344                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::stdev     0.524708                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::0           212538     41.29%     41.29% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::1           292879     56.89%     98.18% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::2             9373      1.82%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::total       514790                       # Outstanding read transactions
system.Lmon3.outstandingWritesHist::samples       514790                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::0          514790    100.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::total       514790                       # Outstanding write transactions
system.Lmon3.readTransHist::samples            514790                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::mean            59.387599                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::stdev           12.039734                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::0-3                    39      0.01%      0.01% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::4-7                     2      0.00%      0.01% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::8-11                   58      0.01%      0.02% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::12-15                4940      0.96%      0.98% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::16-19                  32      0.01%      0.99% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::20-23                 172      0.03%      1.02% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::24-27                6409      1.24%      2.26% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::28-31                 488      0.09%      2.36% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::32-35                1624      0.32%      2.67% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::36-39               31953      6.21%      8.88% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::40-43                3818      0.74%      9.62% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::44-47                6190      1.20%     10.82% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::48-51               95668     18.58%     29.41% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::52-55               20194      3.92%     33.33% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::56-59               17151      3.33%     36.66% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::60-63              159457     30.98%     67.64% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::64-67               40765      7.92%     75.56% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::68-71               15408      2.99%     78.55% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::72-75               92857     18.04%     96.59% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::76-79               17565      3.41%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::total              514790                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::samples           514790                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::mean            0.038006                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::stdev           0.272133                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::0                 501983     97.51%     97.51% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::1                   8165      1.59%     99.10% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::2                   3117      0.61%     99.70% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::3                   1078      0.21%     99.91% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::4                    336      0.07%     99.98% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::5                     86      0.02%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::6                     18      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::7                      6      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::8                      1      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::9                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::10                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::11                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::12                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::13                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::14                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::15                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::16                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::total             514790                       # Histogram of read transactions per sample period
system.Hmon.readBurstLengthHist::samples    122288799                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::mean             256                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::gmean     256.000002                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::stdev              0                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::0-15               0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::16-31              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::32-47              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::48-63              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::64-79              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::80-95              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::96-111             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::256-271    122288799    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::total      122288799                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::samples        78229                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::mean     255.996740                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::gmean    255.981854                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::stdev      0.911709                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::0-15              1      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::256-271        78228    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::total         78229                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBandwidthHist::samples         514790                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::mean      6081293153.324656                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::gmean                0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::stdev     1232074142.625681                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::0-5.36871e+08           41      0.01%      0.01% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::5.36871e+08-1.07374e+09           16      0.00%      0.01% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.07374e+09-1.61061e+09         4983      0.97%      0.98% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.61061e+09-2.14748e+09           54      0.01%      0.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.14748e+09-2.68435e+09         4463      0.87%      1.86% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.68435e+09-3.22123e+09         2569      0.50%      2.36% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::3.22123e+09-3.7581e+09         3826      0.74%      3.10% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::3.7581e+09-4.29497e+09        32990      6.41%      9.51% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::4.29497e+09-4.83184e+09         4722      0.92%     10.42% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::4.83184e+09-5.36871e+09       113529     22.05%     32.48% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::5.36871e+09-5.90558e+09         7772      1.51%     33.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::5.90558e+09-6.44245e+09       138476     26.90%     60.89% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::6.44245e+09-6.97932e+09        76057     14.77%     75.66% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::6.97932e+09-7.51619e+09        47466      9.22%     84.88% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::7.51619e+09-8.05306e+09        77822     15.12%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::8.05306e+09-8.58993e+09            4      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::8.58993e+09-9.12681e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::9.12681e+09-9.66368e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::9.66368e+09-1.02005e+10            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.02005e+10-1.07374e+10            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::total           514790                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.averageReadBandwidth         6081286180.025596      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Hmon.totalReadBytes                31305910272                       # Number of bytes read
system.Hmon.writeBandwidthHist::samples        514790                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::mean     3890201.441364                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::gmean               0                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::stdev    21885812.003140                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::0-3.35544e+07       498204     96.78%     96.78% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::3.35544e+07-6.71089e+07         4165      0.81%     97.59% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::6.71089e+07-1.00663e+08         3372      0.66%     98.24% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.00663e+08-1.34218e+08         4852      0.94%     99.18% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.34218e+08-1.67772e+08         1630      0.32%     99.50% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.67772e+08-2.01327e+08         1060      0.21%     99.71% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.01327e+08-2.34881e+08         1097      0.21%     99.92% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.34881e+08-2.68435e+08          198      0.04%     99.96% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.68435e+08-3.0199e+08          119      0.02%     99.98% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::3.0199e+08-3.35544e+08           78      0.02%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::3.35544e+08-3.69099e+08           11      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::3.69099e+08-4.02653e+08            2      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::4.02653e+08-4.36208e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::4.36208e+08-4.69762e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::4.69762e+08-5.03316e+08            1      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::5.03316e+08-5.36871e+08            1      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::5.36871e+08-5.70425e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::5.70425e+08-6.0398e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::6.0398e+08-6.37534e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::6.37534e+08-6.71089e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::total          514790                       # Histogram of write bandwidth (bytes/s)
system.Hmon.averageWriteBandwidth        3890194.534440      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Hmon.totalWrittenBytes                20026369                       # Number of bytes written
system.Hmon.readLatencyHist::samples        122288712                       # Read request-response latency
system.Hmon.readLatencyHist::mean        113879.309785                       # Read request-response latency
system.Hmon.readLatencyHist::gmean       111990.610675                       # Read request-response latency
system.Hmon.readLatencyHist::stdev       24881.131144                       # Read request-response latency
system.Hmon.readLatencyHist::0-32767                0      0.00%      0.00% # Read request-response latency
system.Hmon.readLatencyHist::32768-65535        22089      0.02%      0.02% # Read request-response latency
system.Hmon.readLatencyHist::65536-98303         4618      0.00%      0.02% # Read request-response latency
system.Hmon.readLatencyHist::98304-131071    108850438     89.01%     89.03% # Read request-response latency
system.Hmon.readLatencyHist::131072-163839      6764913      5.53%     94.56% # Read request-response latency
system.Hmon.readLatencyHist::163840-196607      3933533      3.22%     97.78% # Read request-response latency
system.Hmon.readLatencyHist::196608-229375      1151671      0.94%     98.72% # Read request-response latency
system.Hmon.readLatencyHist::229376-262143      1198867      0.98%     99.70% # Read request-response latency
system.Hmon.readLatencyHist::262144-294911       291525      0.24%     99.94% # Read request-response latency
system.Hmon.readLatencyHist::294912-327679        58530      0.05%     99.99% # Read request-response latency
system.Hmon.readLatencyHist::327680-360447         7853      0.01%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::360448-393215         1966      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::393216-425983          747      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::425984-458751          628      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::458752-491519          617      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::491520-524287          306      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::524288-557055          312      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::557056-589823           31      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::589824-622591           57      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::622592-655359           11      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::total          122288712                       # Read request-response latency
system.Hmon.writeLatencyHist::samples               1                       # Write request-response latency
system.Hmon.writeLatencyHist::mean              20500                       # Write request-response latency
system.Hmon.writeLatencyHist::gmean      20500.000000                       # Write request-response latency
system.Hmon.writeLatencyHist::stdev               0                       # Write request-response latency
system.Hmon.writeLatencyHist::0-2047                0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::2048-4095             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::4096-6143             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::6144-8191             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::8192-10239            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::10240-12287            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::12288-14335            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::14336-16383            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::16384-18431            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::18432-20479            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::20480-22527            1    100.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::22528-24575            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::24576-26623            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::26624-28671            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::28672-30719            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::30720-32767            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::32768-34815            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::34816-36863            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::36864-38911            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::38912-40959            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::total                 1                       # Write request-response latency
system.Hmon.ittReadRead::samples            122288799                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::mean            42096.327473                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::stdev           37249.196270                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::underflows                 1      0.00%      0.00% # Read-to-read inter transaction time
system.Hmon.ittReadRead::1-5000               9235377      7.55%      7.55% # Read-to-read inter transaction time
system.Hmon.ittReadRead::5001-10000           5014729      4.10%     11.65% # Read-to-read inter transaction time
system.Hmon.ittReadRead::10001-15000          8419994      6.89%     18.54% # Read-to-read inter transaction time
system.Hmon.ittReadRead::15001-20000         24508686     20.04%     38.58% # Read-to-read inter transaction time
system.Hmon.ittReadRead::20001-25000          5708802      4.67%     43.25% # Read-to-read inter transaction time
system.Hmon.ittReadRead::25001-30000          6043941      4.94%     48.19% # Read-to-read inter transaction time
system.Hmon.ittReadRead::30001-35000         10031889      8.20%     56.39% # Read-to-read inter transaction time
system.Hmon.ittReadRead::35001-40000          5669696      4.64%     61.03% # Read-to-read inter transaction time
system.Hmon.ittReadRead::40001-45000          3719770      3.04%     64.07% # Read-to-read inter transaction time
system.Hmon.ittReadRead::45001-50000          6684433      5.47%     69.54% # Read-to-read inter transaction time
system.Hmon.ittReadRead::50001-55000          4964091      4.06%     73.60% # Read-to-read inter transaction time
system.Hmon.ittReadRead::55001-60000          2735418      2.24%     75.83% # Read-to-read inter transaction time
system.Hmon.ittReadRead::60001-65000          3007670      2.46%     78.29% # Read-to-read inter transaction time
system.Hmon.ittReadRead::65001-70000          3944412      3.23%     81.52% # Read-to-read inter transaction time
system.Hmon.ittReadRead::70001-75000          2079517      1.70%     83.22% # Read-to-read inter transaction time
system.Hmon.ittReadRead::75001-80000          1929362      1.58%     84.80% # Read-to-read inter transaction time
system.Hmon.ittReadRead::80001-85000          2273171      1.86%     86.66% # Read-to-read inter transaction time
system.Hmon.ittReadRead::85001-90000          2782002      2.27%     88.93% # Read-to-read inter transaction time
system.Hmon.ittReadRead::90001-95000          1338115      1.09%     90.03% # Read-to-read inter transaction time
system.Hmon.ittReadRead::95001-100000         1919073      1.57%     91.59% # Read-to-read inter transaction time
system.Hmon.ittReadRead::overflows           10278650      8.41%    100.00% # Read-to-read inter transaction time
system.Hmon.ittReadRead::min_value                  0                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::max_value           93785500                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::total              122288799                       # Read-to-read inter transaction time
system.Hmon.ittWriteWrite::samples              78229                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::mean          65805639.813880                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::stdev         658398178.928239                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::underflows               0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::1-5000                   0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::5001-10000               0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::10001-15000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::15001-20000            556      0.71%      0.71% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::20001-25000             60      0.08%      0.79% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::25001-30000             52      0.07%      0.85% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::30001-35000            280      0.36%      1.21% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::35001-40000             94      0.12%      1.33% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::40001-45000             92      0.12%      1.45% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::45001-50000            189      0.24%      1.69% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::50001-55000            129      0.16%      1.86% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::55001-60000             84      0.11%      1.96% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::60001-65000            103      0.13%      2.10% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::65001-70000            153      0.20%      2.29% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::70001-75000             83      0.11%      2.40% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::75001-80000            112      0.14%      2.54% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::80001-85000            117      0.15%      2.69% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::85001-90000            121      0.15%      2.84% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::90001-95000             80      0.10%      2.95% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::95001-100000           108      0.14%      3.08% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::overflows            75816     96.92%    100.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::min_value            16500                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::max_value       9712150500                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::total                78229                       # Write-to-write inter transaction time
system.Hmon.ittReqReq::samples              122367028                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::mean              42069.415930                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::stdev             37223.965647                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::underflows                   1      0.00%      0.00% # Request-to-request inter transaction time
system.Hmon.ittReqReq::1-5000                 9240984      7.55%      7.55% # Request-to-request inter transaction time
system.Hmon.ittReqReq::5001-10000             5021231      4.10%     11.66% # Request-to-request inter transaction time
system.Hmon.ittReqReq::10001-15000            8427043      6.89%     18.54% # Request-to-request inter transaction time
system.Hmon.ittReqReq::15001-20000           24538373     20.05%     38.60% # Request-to-request inter transaction time
system.Hmon.ittReqReq::20001-25000            5722537      4.68%     43.27% # Request-to-request inter transaction time
system.Hmon.ittReqReq::25001-30000            6049370      4.94%     48.22% # Request-to-request inter transaction time
system.Hmon.ittReqReq::30001-35000           10034667      8.20%     56.42% # Request-to-request inter transaction time
system.Hmon.ittReqReq::35001-40000            5679227      4.64%     61.06% # Request-to-request inter transaction time
system.Hmon.ittReqReq::40001-45000            3722515      3.04%     64.10% # Request-to-request inter transaction time
system.Hmon.ittReqReq::45001-50000            6685715      5.46%     69.56% # Request-to-request inter transaction time
system.Hmon.ittReqReq::50001-55000            4969843      4.06%     73.62% # Request-to-request inter transaction time
system.Hmon.ittReqReq::55001-60000            2737173      2.24%     75.86% # Request-to-request inter transaction time
system.Hmon.ittReqReq::60001-65000            3008044      2.46%     78.32% # Request-to-request inter transaction time
system.Hmon.ittReqReq::65001-70000            3943446      3.22%     81.54% # Request-to-request inter transaction time
system.Hmon.ittReqReq::70001-75000            2087932      1.71%     83.25% # Request-to-request inter transaction time
system.Hmon.ittReqReq::75001-80000            1928527      1.58%     84.82% # Request-to-request inter transaction time
system.Hmon.ittReqReq::80001-85000            2271967      1.86%     86.68% # Request-to-request inter transaction time
system.Hmon.ittReqReq::85001-90000            2780483      2.27%     88.95% # Request-to-request inter transaction time
system.Hmon.ittReqReq::90001-95000            1337147      1.09%     90.05% # Request-to-request inter transaction time
system.Hmon.ittReqReq::95001-100000           1917766      1.57%     91.61% # Request-to-request inter transaction time
system.Hmon.ittReqReq::overflows             10263037      8.39%    100.00% # Request-to-request inter transaction time
system.Hmon.ittReqReq::min_value                    0                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::max_value             93785500                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::total                122367028                       # Request-to-request inter transaction time
system.Hmon.outstandingReadsHist::samples       514790                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::mean       2.708889                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::gmean             0                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::stdev      1.250875                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::0             15814      3.07%      3.07% # Outstanding read transactions
system.Hmon.outstandingReadsHist::1             71105     13.81%     16.88% # Outstanding read transactions
system.Hmon.outstandingReadsHist::2            140478     27.29%     44.17% # Outstanding read transactions
system.Hmon.outstandingReadsHist::3            152350     29.59%     73.77% # Outstanding read transactions
system.Hmon.outstandingReadsHist::4             95400     18.53%     92.30% # Outstanding read transactions
system.Hmon.outstandingReadsHist::5             34060      6.62%     98.92% # Outstanding read transactions
system.Hmon.outstandingReadsHist::6              5583      1.08%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::7                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::8                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::9                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::10                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::11                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::12                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::13                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::14                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::15                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::16                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::17                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::18                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::19                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::total        514790                       # Outstanding read transactions
system.Hmon.outstandingWritesHist::samples       514790                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::mean             0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::0           514790    100.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::1                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::2                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::3                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::4                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::5                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::6                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::7                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::8                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::9                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::10               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::11               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::12               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::13               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::14               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::15               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::16               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::17               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::18               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::19               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::total       514790                       # Outstanding write transactions
system.Hmon.readTransHist::samples             514790                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::mean            237.550679                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::gmean                    0                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::stdev            48.128642                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::0-15                    40      0.01%      0.01% # Histogram of read transactions per sample period
system.Hmon.readTransHist::16-31                    1      0.00%      0.01% # Histogram of read transactions per sample period
system.Hmon.readTransHist::32-47                   63      0.01%      0.02% # Histogram of read transactions per sample period
system.Hmon.readTransHist::48-63                 4938      0.96%      0.98% # Histogram of read transactions per sample period
system.Hmon.readTransHist::64-79                   31      0.01%      0.99% # Histogram of read transactions per sample period
system.Hmon.readTransHist::80-95                  231      0.04%      1.03% # Histogram of read transactions per sample period
system.Hmon.readTransHist::96-111                6415      1.25%      2.28% # Histogram of read transactions per sample period
system.Hmon.readTransHist::112-127                473      0.09%      2.37% # Histogram of read transactions per sample period
system.Hmon.readTransHist::128-143               2113      0.41%      2.78% # Histogram of read transactions per sample period
system.Hmon.readTransHist::144-159              33420      6.49%      9.27% # Histogram of read transactions per sample period
system.Hmon.readTransHist::160-175               1949      0.38%      9.65% # Histogram of read transactions per sample period
system.Hmon.readTransHist::176-191               8367      1.63%     11.27% # Histogram of read transactions per sample period
system.Hmon.readTransHist::192-207             103405     20.09%     31.36% # Histogram of read transactions per sample period
system.Hmon.readTransHist::208-223              10475      2.03%     33.40% # Histogram of read transactions per sample period
system.Hmon.readTransHist::224-239              22257      4.32%     37.72% # Histogram of read transactions per sample period
system.Hmon.readTransHist::240-255             171909     33.39%     71.11% # Histogram of read transactions per sample period
system.Hmon.readTransHist::256-271              23158      4.50%     75.61% # Histogram of read transactions per sample period
system.Hmon.readTransHist::272-287              19369      3.76%     79.37% # Histogram of read transactions per sample period
system.Hmon.readTransHist::288-303              96401     18.73%     98.10% # Histogram of read transactions per sample period
system.Hmon.readTransHist::304-319               9775      1.90%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::total               514790                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::samples            514790                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::mean             0.151961                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::stdev            0.854915                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::0-1                498204     96.78%     96.78% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::2-3                  7537      1.46%     98.24% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::4-5                  4852      0.94%     99.18% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::6-7                  2690      0.52%     99.71% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::8-9                  1097      0.21%     99.92% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::10-11                 317      0.06%     99.98% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::12-13                  78      0.02%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::14-15                  13      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::16-17                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::18-19                   1      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::20-21                   1      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::22-23                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::24-25                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::26-27                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::28-29                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::30-31                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::32-33                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::34-35                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::36-37                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::38-39                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::total              514790                       # Histogram of read transactions per sample period
system.iobus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::Writeback            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadExReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadExResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.iobus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.failedReq                              0                       # # of times recvTimingReq fails due to busy xbar
system.iobus.failedResp                             0                       # # of times recvTimingResp fails due to busy xbar
system.iobus.reqForwardingFail                      0                       # # of times xbar fails to forward req pkt to next component
system.iobus.respForwardingFail                     0                       # # of times xbar fails to forward resp pkt to next component
system.iobus.pimReqSuccess                          0                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.iobus.pimReqFail                             0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.iobus.pimReqDelayedTime                      0                       # cumulative time PIM req pkts are delayed on this xbar
system.iobus.pimRespSuccess                         0                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.iobus.pimRespFail                            0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.iobus.pimRespDelayedTime                     0                       # cumulative time PIM resp pkts are delayed on this xbar
system.iobus.totalReqDelayedTime                    0                       # cumulative time all req pkts are delayed on this xbar
system.iobus.totalRespDelayedTime                   0                       # cumulative time all resp pkts are delayed on this xbar
system.iobus.reqLayer0.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer0.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer1.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer1.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer2.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer2.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer3.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer3.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer4.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer4.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer5.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer5.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer6.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer6.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer7.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer7.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer8.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer8.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer9.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer9.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer10.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer10.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer11.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer11.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer12.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer12.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer13.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer13.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer14.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer14.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer15.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer15.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer16.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer16.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer17.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer17.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer18.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer18.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer19.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer19.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer20.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer20.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer21.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer21.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer22.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer22.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer23.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer23.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer24.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer24.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer25.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer25.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer26.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer26.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer27.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer27.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer28.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer28.failed                      0                       # # of times layer fails timing
system.iobus.respLayer0.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer0.failed                      0                       # # of times layer fails timing
system.iobus.respLayer1.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer1.failed                      0                       # # of times layer fails timing
system.iobus.respLayer2.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer2.failed                      0                       # # of times layer fails timing
system.iobus.respLayer3.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer3.failed                      0                       # # of times layer fails timing
system.iobus.respLayer4.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer4.failed                      0                       # # of times layer fails timing
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                   142222079                       # DTB read hits
system.cpu0.dtb.read_misses                  27081712                       # DTB read misses
system.cpu0.dtb.write_hits                   31161071                       # DTB write hits
system.cpu0.dtb.write_misses                     1014                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       2                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     3                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses               169303791                       # DTB read accesses
system.cpu0.dtb.write_accesses               31162085                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                        173383150                       # DTB hits
system.cpu0.dtb.misses                       27082726                       # DTB misses
system.cpu0.dtb.accesses                    200465876                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.inst_hits                   229715851                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses               229715851                       # ITB inst accesses
system.cpu0.itb.hits                        229715851                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                    229715851                       # DTB accesses
system.cpu0.numCycles                     10263867340                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                  229701540                       # Number of instructions committed
system.cpu0.committedOps                    230050157                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses            202159066                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu0.num_func_calls                      98748                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts     27900691                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                   202159066                       # number of integer instructions
system.cpu0.num_fp_insts                           64                       # number of float instructions
system.cpu0.num_int_register_reads          434803844                       # number of times the integer registers were read
system.cpu0.num_int_register_writes         143133808                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_cc_register_reads          1116928517                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes           83882467                       # number of times the CC registers were written
system.cpu0.num_mem_refs                    173409404                       # number of memory refs
system.cpu0.num_load_insts                  142238381                       # Number of load instructions
system.cpu0.num_store_insts                  31171023                       # Number of store instructions
system.cpu0.num_idle_cycles              261875774.132822                       # Number of idle cycles
system.cpu0.num_busy_cycles              10001991565.867178                       # Number of busy cycles
system.cpu0.not_idle_fraction                0.974486                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.025514                       # Percentage of idle cycles
system.cpu0.Branches                         28007184                       # Number of branches fetched
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                 56660873     24.63%     24.63% # Class of executed instruction
system.cpu0.op_class::IntMult                   13033      0.01%     24.63% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     24.63% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     24.63% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     24.63% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     24.63% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     24.63% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     24.63% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     24.63% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     24.63% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     24.63% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     24.63% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     24.63% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     24.63% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     24.63% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     24.63% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     24.63% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     24.63% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     24.63% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     24.63% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     24.63% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     24.63% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     24.63% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     24.63% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     24.63% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                48      0.00%     24.63% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     24.63% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     24.63% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     24.63% # Class of executed instruction
system.cpu0.op_class::MemRead               142238381     61.82%     86.45% # Class of executed instruction
system.cpu0.op_class::MemWrite               31171023     13.55%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                 230083358                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                      18                       # number of quiesce instructions executed
system.cpu0.icache.tags.replacements            26584                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          229816033                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            26584                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          8644.900429                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::system.cpu0.inst          128                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::system.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          128                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        459458286                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       459458286                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::system.cpu0.inst    229689267                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      229689267                       # number of ReadReq hits
system.cpu0.icache.demand_hits::system.cpu0.inst    229689267                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       229689267                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::system.cpu0.inst    229689267                       # number of overall hits
system.cpu0.icache.overall_hits::total      229689267                       # number of overall hits
system.cpu0.icache.ReadReq_misses::system.cpu0.inst        26584                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        26584                       # number of ReadReq misses
system.cpu0.icache.demand_misses::system.cpu0.inst        26584                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         26584                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::system.cpu0.inst        26584                       # number of overall misses
system.cpu0.icache.overall_misses::total        26584                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::system.cpu0.inst   2635337085                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   2635337085                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::system.cpu0.inst   2635337085                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   2635337085                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::system.cpu0.inst   2635337085                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   2635337085                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::system.cpu0.inst    229715851                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    229715851                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::system.cpu0.inst    229715851                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    229715851                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::system.cpu0.inst    229715851                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    229715851                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::system.cpu0.inst     0.000116                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000116                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::system.cpu0.inst     0.000116                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000116                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::system.cpu0.inst     0.000116                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000116                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::system.cpu0.inst 99132.451286                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 99132.451286                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::system.cpu0.inst 99132.451286                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 99132.451286                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::system.cpu0.inst 99132.451286                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 99132.451286                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::system.cpu0.inst        26584                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        26584                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::system.cpu0.inst        26584                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        26584                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::system.cpu0.inst        26584                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        26584                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::system.cpu0.inst   2568843915                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   2568843915                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::system.cpu0.inst   2568843915                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   2568843915                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::system.cpu0.inst   2568843915                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   2568843915                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::system.cpu0.inst     0.000116                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000116                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::system.cpu0.inst     0.000116                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000116                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::system.cpu0.inst     0.000116                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000116                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::system.cpu0.inst 96631.203543                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 96631.203543                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::system.cpu0.inst 96631.203543                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 96631.203543                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::system.cpu0.inst 96631.203543                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 96631.203543                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.waiting_on_retry              5802                       # Number of times sendTimingReq failed
system.cpu0.icache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu0.dcache.tags.replacements         31097608                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          255.243072                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          322655477                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         31097608                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            10.375572                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::system.cpu0.data   255.243072                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::system.cpu0.data     0.997043                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.997043                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          202                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          202                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.789062                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        377865381                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       377865381                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::system.cpu0.data    111117810                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      111117810                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::system.cpu0.data     31150571                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      31150571                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::system.cpu0.data         2277                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total         2277                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::system.cpu0.data         2660                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2660                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::system.cpu0.data         3137                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3137                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::system.cpu0.data    142268381                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       142268381                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::system.cpu0.data    142270658                       # number of overall hits
system.cpu0.dcache.overall_hits::total      142270658                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::system.cpu0.data     31096739                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     31096739                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::system.cpu0.data         6745                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         6745                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::system.cpu0.data          581                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total          581                       # number of SoftPFReq misses
system.cpu0.dcache.LoadLockedReq_misses::system.cpu0.data          614                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          614                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::system.cpu0.data          102                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          102                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::system.cpu0.data     31103484                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      31103484                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::system.cpu0.data     31104065                       # number of overall misses
system.cpu0.dcache.overall_misses::total     31104065                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::system.cpu0.data 3510442531280                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 3510442531280                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::system.cpu0.data    665639753                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    665639753                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::system.cpu0.data     77397913                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     77397913                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::system.cpu0.data      1882997                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1882997                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::system.cpu0.data 3511108171033                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 3511108171033                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::system.cpu0.data 3511108171033                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 3511108171033                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::system.cpu0.data    142214549                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    142214549                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::system.cpu0.data     31157316                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     31157316                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::system.cpu0.data         2858                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total         2858                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::system.cpu0.data         3274                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3274                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::system.cpu0.data         3239                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3239                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::system.cpu0.data    173371865                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    173371865                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::system.cpu0.data    173374723                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    173374723                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::system.cpu0.data     0.218661                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.218661                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::system.cpu0.data     0.000216                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000216                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::system.cpu0.data     0.203289                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.203289                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::system.cpu0.data     0.187538                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.187538                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::system.cpu0.data     0.031491                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.031491                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::system.cpu0.data     0.179403                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.179403                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::system.cpu0.data     0.179404                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.179404                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::system.cpu0.data 112887.802521                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 112887.802521                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::system.cpu0.data 98686.397776                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 98686.397776                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::system.cpu0.data 126055.232899                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 126055.232899                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::system.cpu0.data 18460.754902                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 18460.754902                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::system.cpu0.data 112884.722851                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 112884.722851                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::system.cpu0.data 112882.614251                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 112882.614251                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        13522                       # number of writebacks
system.cpu0.dcache.writebacks::total            13522                       # number of writebacks
system.cpu0.dcache.LoadLockedReq_mshr_hits::system.cpu0.data          579                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          579                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::system.cpu0.data     31096739                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     31096739                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::system.cpu0.data         6745                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         6745                       # number of WriteReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::system.cpu0.data          581                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total          581                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::system.cpu0.data           35                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           35                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::system.cpu0.data          101                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          101                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::system.cpu0.data     31103484                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     31103484                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::system.cpu0.data     31104065                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     31104065                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::system.cpu0.data 3443663767972                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 3443663767972                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::system.cpu0.data    652067927                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    652067927                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::system.cpu0.data     75722087                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total     75722087                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::system.cpu0.data      1556000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1556000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::system.cpu0.data      1679003                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      1679003                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::system.cpu0.data 3444315835899                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 3444315835899                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::system.cpu0.data 3444391557986                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 3444391557986                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::system.cpu0.data     47563311                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total     47563311                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::system.cpu0.data     78221500                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total     78221500                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::system.cpu0.data    125784811                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total    125784811                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::system.cpu0.data     0.218661                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.218661                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::system.cpu0.data     0.000216                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000216                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::system.cpu0.data     0.203289                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.203289                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::system.cpu0.data     0.010690                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.010690                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::system.cpu0.data     0.031182                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.031182                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::system.cpu0.data     0.179403                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.179403                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::system.cpu0.data     0.179404                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.179404                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::system.cpu0.data 110740.350233                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 110740.350233                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::system.cpu0.data 96674.266420                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 96674.266420                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu0.data 130330.614458                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 130330.614458                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu0.data 44457.142857                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 44457.142857                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu0.data 16623.792079                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 16623.792079                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::system.cpu0.data 110737.299908                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 110737.299908                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::system.cpu0.data 110737.665896                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 110737.665896                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.waiting_on_retry            610714                       # Number of times sendTimingReq failed
system.cpu0.dcache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                   142486003                       # DTB read hits
system.cpu1.dtb.read_misses                  27272648                       # DTB read misses
system.cpu1.dtb.write_hits                   30645180                       # DTB write hits
system.cpu1.dtb.write_misses                     1023                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     8                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses               169758651                       # DTB read accesses
system.cpu1.dtb.write_accesses               30646203                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                        173131183                       # DTB hits
system.cpu1.dtb.misses                       27273671                       # DTB misses
system.cpu1.dtb.accesses                    200404854                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.inst_hits                   229852147                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses               229852147                       # ITB inst accesses
system.cpu1.itb.hits                        229852147                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                    229852147                       # DTB accesses
system.cpu1.numCycles                     10263867512                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                  229839309                       # Number of instructions committed
system.cpu1.committedOps                    230191179                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses            202102131                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu1.num_func_calls                      99277                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts     28095065                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                   202102131                       # number of integer instructions
system.cpu1.num_fp_insts                           64                       # number of float instructions
system.cpu1.num_int_register_reads          434171670                       # number of times the integer registers were read
system.cpu1.num_int_register_writes         143399929                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_cc_register_reads          1118139522                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes           84461162                       # number of times the CC registers were written
system.cpu1.num_mem_refs                    173156005                       # number of memory refs
system.cpu1.num_load_insts                  142501908                       # Number of load instructions
system.cpu1.num_store_insts                  30654097                       # Number of store instructions
system.cpu1.num_idle_cycles              168850856.544623                       # Number of idle cycles
system.cpu1.num_busy_cycles              10095016655.455378                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.983549                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.016451                       # Percentage of idle cycles
system.cpu1.Branches                         28204267                       # Number of branches fetched
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                 57053797     24.78%     24.78% # Class of executed instruction
system.cpu1.op_class::IntMult                   13160      0.01%     24.79% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     24.79% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     24.79% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     24.79% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     24.79% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     24.79% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     24.79% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     24.79% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     24.79% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     24.79% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     24.79% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     24.79% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     24.79% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     24.79% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     24.79% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     24.79% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     24.79% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     24.79% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     24.79% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     24.79% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     24.79% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     24.79% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     24.79% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     24.79% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                44      0.00%     24.79% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     24.79% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     24.79% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     24.79% # Class of executed instruction
system.cpu1.op_class::MemRead               142501908     61.90%     86.69% # Class of executed instruction
system.cpu1.op_class::MemWrite               30654097     13.31%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                 230223006                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      26                       # number of quiesce instructions executed
system.cpu1.icache.tags.replacements            26193                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          229937381                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            26193                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          8778.581339                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::system.cpu1.inst          128                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::system.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          128                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        459730487                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       459730487                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::system.cpu1.inst    229825954                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      229825954                       # number of ReadReq hits
system.cpu1.icache.demand_hits::system.cpu1.inst    229825954                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       229825954                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::system.cpu1.inst    229825954                       # number of overall hits
system.cpu1.icache.overall_hits::total      229825954                       # number of overall hits
system.cpu1.icache.ReadReq_misses::system.cpu1.inst        26193                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        26193                       # number of ReadReq misses
system.cpu1.icache.demand_misses::system.cpu1.inst        26193                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         26193                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::system.cpu1.inst        26193                       # number of overall misses
system.cpu1.icache.overall_misses::total        26193                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::system.cpu1.inst   2594352025                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   2594352025                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::system.cpu1.inst   2594352025                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   2594352025                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::system.cpu1.inst   2594352025                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   2594352025                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::system.cpu1.inst    229852147                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    229852147                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::system.cpu1.inst    229852147                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    229852147                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::system.cpu1.inst    229852147                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    229852147                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::system.cpu1.inst     0.000114                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000114                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::system.cpu1.inst     0.000114                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000114                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::system.cpu1.inst     0.000114                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000114                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::system.cpu1.inst 99047.532738                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 99047.532738                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::system.cpu1.inst 99047.532738                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 99047.532738                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::system.cpu1.inst 99047.532738                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 99047.532738                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_misses::system.cpu1.inst        26193                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        26193                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::system.cpu1.inst        26193                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        26193                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::system.cpu1.inst        26193                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        26193                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::system.cpu1.inst   2528816975                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   2528816975                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::system.cpu1.inst   2528816975                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   2528816975                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::system.cpu1.inst   2528816975                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   2528816975                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::system.cpu1.inst     0.000114                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000114                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::system.cpu1.inst     0.000114                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000114                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::system.cpu1.inst     0.000114                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000114                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::system.cpu1.inst 96545.526477                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 96545.526477                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::system.cpu1.inst 96545.526477                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 96545.526477                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::system.cpu1.inst 96545.526477                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 96545.526477                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.waiting_on_retry              6000                       # Number of times sendTimingReq failed
system.cpu1.icache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu1.dcache.tags.replacements         31316216                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          255.678904                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          321575931                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         31316216                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.268671                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::system.cpu1.data   255.678904                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::system.cpu1.data     0.998746                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.998746                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          210                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          210                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.820312                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        377580121                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       377580121                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::system.cpu1.data    111162958                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      111162958                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::system.cpu1.data     30635163                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      30635163                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::system.cpu1.data         2289                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total         2289                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::system.cpu1.data         2600                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2600                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::system.cpu1.data         3062                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         3062                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::system.cpu1.data    141798121                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       141798121                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::system.cpu1.data    141800410                       # number of overall hits
system.cpu1.dcache.overall_hits::total      141800410                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::system.cpu1.data     31315514                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     31315514                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::system.cpu1.data         6310                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         6310                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::system.cpu1.data          580                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total          580                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::system.cpu1.data          615                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          615                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::system.cpu1.data          122                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          122                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::system.cpu1.data     31321824                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      31321824                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::system.cpu1.data     31322404                       # number of overall misses
system.cpu1.dcache.overall_misses::total     31322404                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::system.cpu1.data 3546905962536                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 3546905962536                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::system.cpu1.data    698020645                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    698020645                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::system.cpu1.data     80581430                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     80581430                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::system.cpu1.data      2446999                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      2446999                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::system.cpu1.data        93000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        93000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::system.cpu1.data 3547603983181                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 3547603983181                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::system.cpu1.data 3547603983181                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 3547603983181                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::system.cpu1.data    142478472                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    142478472                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::system.cpu1.data     30641473                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     30641473                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::system.cpu1.data         2869                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total         2869                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::system.cpu1.data         3215                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         3215                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::system.cpu1.data         3184                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         3184                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::system.cpu1.data    173119945                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    173119945                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::system.cpu1.data    173122814                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    173122814                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::system.cpu1.data     0.219791                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.219791                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::system.cpu1.data     0.000206                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000206                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::system.cpu1.data     0.202161                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.202161                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::system.cpu1.data     0.191291                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.191291                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::system.cpu1.data     0.038317                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.038317                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::system.cpu1.data     0.180926                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.180926                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::system.cpu1.data     0.180926                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.180926                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::system.cpu1.data 113263.539680                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 113263.539680                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::system.cpu1.data 110621.338352                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 110621.338352                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::system.cpu1.data 131026.715447                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 131026.715447                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::system.cpu1.data 20057.368852                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 20057.368852                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::system.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::system.cpu1.data 113263.007390                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 113263.007390                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::system.cpu1.data 113260.910088                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 113260.910088                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        13195                       # number of writebacks
system.cpu1.dcache.writebacks::total            13195                       # number of writebacks
system.cpu1.dcache.LoadLockedReq_mshr_hits::system.cpu1.data          577                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          577                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::system.cpu1.data     31315514                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     31315514                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::system.cpu1.data         6310                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         6310                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::system.cpu1.data          580                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total          580                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::system.cpu1.data           38                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           38                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::system.cpu1.data          117                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          117                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::system.cpu1.data     31321824                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     31321824                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::system.cpu1.data     31322404                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     31322404                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::system.cpu1.data 3479512303198                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 3479512303198                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::system.cpu1.data    685331783                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    685331783                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::system.cpu1.data     78329568                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total     78329568                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::system.cpu1.data      2146002                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2146002                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::system.cpu1.data      2218001                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      2218001                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu1.data        87000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        87000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::system.cpu1.data 3480197634981                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 3480197634981                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::system.cpu1.data 3480275964549                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 3480275964549                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::system.cpu1.data     49573769                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total     49573769                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::system.cpu1.data     78281500                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total     78281500                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::system.cpu1.data    127855269                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total    127855269                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::system.cpu1.data     0.219791                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.219791                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::system.cpu1.data     0.000206                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000206                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::system.cpu1.data     0.202161                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.202161                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::system.cpu1.data     0.011820                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.011820                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::system.cpu1.data     0.036746                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.036746                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::system.cpu1.data     0.180926                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.180926                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::system.cpu1.data     0.180926                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.180926                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::system.cpu1.data 111111.454316                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 111111.454316                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::system.cpu1.data 108610.425198                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 108610.425198                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu1.data 135050.979310                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 135050.979310                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu1.data 56473.736842                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 56473.736842                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu1.data 18957.273504                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 18957.273504                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::system.cpu1.data 111110.950466                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 111110.950466                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::system.cpu1.data 111111.393766                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 111111.393766                       # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.waiting_on_retry            603758                       # Number of times sendTimingReq failed
system.cpu1.dcache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                   146345262                       # DTB read hits
system.cpu2.dtb.read_misses                  27840008                       # DTB read misses
system.cpu2.dtb.write_hits                   32171712                       # DTB write hits
system.cpu2.dtb.write_misses                     1041                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                    12                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses               174185270                       # DTB read accesses
system.cpu2.dtb.write_accesses               32172753                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                        178516974                       # DTB hits
system.cpu2.dtb.misses                       27841049                       # DTB misses
system.cpu2.dtb.accesses                    206358023                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.inst_hits                   236543678                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses               236543678                       # ITB inst accesses
system.cpu2.itb.hits                        236543678                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                    236543678                       # DTB accesses
system.cpu2.numCycles                     10295817668                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                  236528848                       # Number of instructions committed
system.cpu2.committedOps                    236946623                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses            208250880                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu2.num_func_calls                     112101                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts     28699697                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                   208250880                       # number of integer instructions
system.cpu2.num_fp_insts                           64                       # number of float instructions
system.cpu2.num_int_register_reads          447896216                       # number of times the integer registers were read
system.cpu2.num_int_register_writes         147437503                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_cc_register_reads          1150004350                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes           86323033                       # number of times the CC registers were written
system.cpu2.num_mem_refs                    178545981                       # number of memory refs
system.cpu2.num_load_insts                  146364731                       # Number of load instructions
system.cpu2.num_store_insts                  32181250                       # Number of store instructions
system.cpu2.num_idle_cycles               1127.007876                       # Number of idle cycles
system.cpu2.num_busy_cycles              10295816540.992125                       # Number of busy cycles
system.cpu2.not_idle_fraction                1.000000                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                    0.000000                       # Percentage of idle cycles
system.cpu2.Branches                         28824160                       # Number of branches fetched
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                 58424886     24.65%     24.65% # Class of executed instruction
system.cpu2.op_class::IntMult                   13211      0.01%     24.66% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     24.66% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     24.66% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     24.66% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     24.66% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     24.66% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     24.66% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     24.66% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     24.66% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     24.66% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     24.66% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     24.66% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     24.66% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     24.66% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     24.66% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     24.66% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     24.66% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     24.66% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     24.66% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     24.66% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     24.66% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     24.66% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     24.66% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     24.66% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                44      0.00%     24.66% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     24.66% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     24.66% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     24.66% # Class of executed instruction
system.cpu2.op_class::MemRead               146364731     61.76%     86.42% # Class of executed instruction
system.cpu2.op_class::MemWrite               32181250     13.58%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                 236984122                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       4                       # number of quiesce instructions executed
system.cpu2.icache.tags.replacements            38918                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs          236570911                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            38918                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          6078.701655                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::system.cpu2.inst          128                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::system.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           89                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        473126274                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       473126274                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::system.cpu2.inst    236504760                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total      236504760                       # number of ReadReq hits
system.cpu2.icache.demand_hits::system.cpu2.inst    236504760                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total       236504760                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::system.cpu2.inst    236504760                       # number of overall hits
system.cpu2.icache.overall_hits::total      236504760                       # number of overall hits
system.cpu2.icache.ReadReq_misses::system.cpu2.inst        38918                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        38918                       # number of ReadReq misses
system.cpu2.icache.demand_misses::system.cpu2.inst        38918                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         38918                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::system.cpu2.inst        38918                       # number of overall misses
system.cpu2.icache.overall_misses::total        38918                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::system.cpu2.inst   2875629042                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   2875629042                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::system.cpu2.inst   2875629042                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   2875629042                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::system.cpu2.inst   2875629042                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   2875629042                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::system.cpu2.inst    236543678                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total    236543678                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::system.cpu2.inst    236543678                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total    236543678                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::system.cpu2.inst    236543678                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total    236543678                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::system.cpu2.inst     0.000165                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000165                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::system.cpu2.inst     0.000165                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000165                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::system.cpu2.inst     0.000165                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000165                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::system.cpu2.inst 73889.435274                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 73889.435274                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::system.cpu2.inst 73889.435274                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 73889.435274                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::system.cpu2.inst 73889.435274                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 73889.435274                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_misses::system.cpu2.inst        38918                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        38918                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::system.cpu2.inst        38918                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        38918                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::system.cpu2.inst        38918                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        38918                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::system.cpu2.inst   2792388958                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   2792388958                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::system.cpu2.inst   2792388958                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   2792388958                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::system.cpu2.inst   2792388958                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   2792388958                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::system.cpu2.inst     0.000165                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000165                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::system.cpu2.inst     0.000165                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000165                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::system.cpu2.inst     0.000165                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000165                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::system.cpu2.inst 71750.577059                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 71750.577059                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::system.cpu2.inst 71750.577059                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 71750.577059                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::system.cpu2.inst 71750.577059                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 71750.577059                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.waiting_on_retry              2620                       # Number of times sendTimingReq failed
system.cpu2.icache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu2.dcache.tags.replacements         31973689                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          255.995538                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           25944124                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs         31973689                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             0.811421                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::system.cpu2.data   255.995538                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::system.cpu2.data     0.999983                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999983                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          245                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          132                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           85                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.957031                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        389007062                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       389007062                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::system.cpu2.data    114362157                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total      114362157                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::system.cpu2.data     32159371                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      32159371                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::system.cpu2.data         5803                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total         5803                       # number of SoftPFReq hits
system.cpu2.dcache.LoadLockedReq_hits::system.cpu2.data         3118                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         3118                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::system.cpu2.data         3600                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         3600                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::system.cpu2.data    146521528                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total       146521528                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::system.cpu2.data    146527331                       # number of overall hits
system.cpu2.dcache.overall_hits::total      146527331                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::system.cpu2.data     31970458                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     31970458                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::system.cpu2.data         7592                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         7592                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::system.cpu2.data         1101                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total         1101                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::system.cpu2.data         1140                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         1140                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::system.cpu2.data          633                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          633                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::system.cpu2.data     31978050                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      31978050                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::system.cpu2.data     31979151                       # number of overall misses
system.cpu2.dcache.overall_misses::total     31979151                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::system.cpu2.data 3598779816120                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 3598779816120                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::system.cpu2.data    579082624                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    579082624                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::system.cpu2.data    115728991                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total    115728991                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::system.cpu2.data      8820995                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      8820995                       # number of StoreCondReq miss cycles
system.cpu2.dcache.demand_miss_latency::system.cpu2.data 3599358898744                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 3599358898744                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::system.cpu2.data 3599358898744                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 3599358898744                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::system.cpu2.data    146332615                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total    146332615                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::system.cpu2.data     32166963                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     32166963                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::system.cpu2.data         6904                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total         6904                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::system.cpu2.data         4258                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         4258                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::system.cpu2.data         4233                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         4233                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::system.cpu2.data    178499578                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    178499578                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::system.cpu2.data    178506482                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    178506482                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::system.cpu2.data     0.218478                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.218478                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::system.cpu2.data     0.000236                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000236                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::system.cpu2.data     0.159473                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.159473                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::system.cpu2.data     0.267731                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.267731                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::system.cpu2.data     0.149539                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.149539                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::system.cpu2.data     0.179149                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.179149                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::system.cpu2.data     0.179148                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.179148                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::system.cpu2.data 112565.788583                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 112565.788583                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::system.cpu2.data 76275.371970                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 76275.371970                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::system.cpu2.data 101516.658772                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 101516.658772                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::system.cpu2.data 13935.221169                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 13935.221169                       # average StoreCondReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::system.cpu2.data 112557.172771                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 112557.172771                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::system.cpu2.data 112553.297576                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 112553.297576                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        16750                       # number of writebacks
system.cpu2.dcache.writebacks::total            16750                       # number of writebacks
system.cpu2.dcache.LoadLockedReq_mshr_hits::system.cpu2.data         1101                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total         1101                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::system.cpu2.data     31970458                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total     31970458                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::system.cpu2.data         7592                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total         7592                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::system.cpu2.data         1101                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total         1101                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::system.cpu2.data           39                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           39                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::system.cpu2.data          633                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          633                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::system.cpu2.data     31978050                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total     31978050                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::system.cpu2.data     31979151                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total     31979151                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::system.cpu2.data 3529539315514                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 3529539315514                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::system.cpu2.data    563735958                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total    563735958                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::system.cpu2.data    112368507                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total    112368507                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::system.cpu2.data      3301502                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      3301502                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::system.cpu2.data      7553005                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      7553005                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::system.cpu2.data 3530103051472                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 3530103051472                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::system.cpu2.data 3530215419979                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 3530215419979                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::system.cpu2.data     51307721                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total     51307721                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::system.cpu2.data     16951002                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total     16951002                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::system.cpu2.data     68258723                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total     68258723                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::system.cpu2.data     0.218478                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.218478                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::system.cpu2.data     0.000236                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000236                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::system.cpu2.data     0.159473                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.159473                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::system.cpu2.data     0.009159                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.009159                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::system.cpu2.data     0.149539                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.149539                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::system.cpu2.data     0.179149                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.179149                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::system.cpu2.data     0.179148                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.179148                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::system.cpu2.data 110400.023532                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 110400.023532                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::system.cpu2.data 74253.945996                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 74253.945996                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu2.data 102060.405995                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 102060.405995                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu2.data 84653.897436                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 84653.897436                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu2.data 11932.077409                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 11932.077409                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::system.cpu2.data 110391.441988                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 110391.441988                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::system.cpu2.data 110391.155162                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 110391.155162                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.waiting_on_retry            610090                       # Number of times sendTimingReq failed
system.cpu2.dcache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                   143995375                       # DTB read hits
system.cpu3.dtb.read_misses                  27512037                       # DTB read misses
system.cpu3.dtb.write_hits                   31175177                       # DTB write hits
system.cpu3.dtb.write_misses                     1027                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     6                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses               171507412                       # DTB read accesses
system.cpu3.dtb.write_accesses               31176204                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                        175170552                       # DTB hits
system.cpu3.dtb.misses                       27513064                       # DTB misses
system.cpu3.dtb.accesses                    202683616                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.inst_hits                   232362440                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses               232362440                       # ITB inst accesses
system.cpu3.itb.hits                        232362440                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                    232362440                       # DTB accesses
system.cpu3.numCycles                     10283837287                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                  232349933                       # Number of instructions committed
system.cpu3.committedOps                    232695397                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses            204363574                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu3.num_func_calls                      96989                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts     28336644                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                   204363574                       # number of integer instructions
system.cpu3.num_fp_insts                           64                       # number of float instructions
system.cpu3.num_int_register_reads          439240221                       # number of times the integer registers were read
system.cpu3.num_int_register_writes         144891972                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_cc_register_reads          1130174414                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes           85182928                       # number of times the CC registers were written
system.cpu3.num_mem_refs                    175193726                       # number of memory refs
system.cpu3.num_load_insts                  144010950                       # Number of load instructions
system.cpu3.num_store_insts                  31182776                       # Number of store instructions
system.cpu3.num_idle_cycles              101838067.471142                       # Number of idle cycles
system.cpu3.num_busy_cycles              10181999219.528858                       # Number of busy cycles
system.cpu3.not_idle_fraction                0.990097                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                    0.009903                       # Percentage of idle cycles
system.cpu3.Branches                         28443498                       # Number of branches fetched
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                 57518618     24.72%     24.72% # Class of executed instruction
system.cpu3.op_class::IntMult                   13083      0.01%     24.72% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     24.72% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     24.72% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     24.72% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     24.72% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     24.72% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     24.72% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     24.72% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     24.72% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     24.72% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     24.72% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     24.72% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     24.72% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     24.72% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     24.72% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     24.72% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     24.72% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     24.72% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     24.72% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     24.72% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     24.72% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     24.72% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     24.72% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     24.72% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                24      0.00%     24.72% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     24.72% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     24.72% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     24.72% # Class of executed instruction
system.cpu3.op_class::MemRead               144010950     61.88%     86.60% # Class of executed instruction
system.cpu3.op_class::MemWrite               31182776     13.40%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                 232725451                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                      18                       # number of quiesce instructions executed
system.cpu3.icache.tags.replacements            25282                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs          232402169                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            25282                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          9192.396527                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::system.cpu3.inst          128                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::system.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           31                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           97                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        464750162                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       464750162                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::system.cpu3.inst    232337158                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total      232337158                       # number of ReadReq hits
system.cpu3.icache.demand_hits::system.cpu3.inst    232337158                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total       232337158                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::system.cpu3.inst    232337158                       # number of overall hits
system.cpu3.icache.overall_hits::total      232337158                       # number of overall hits
system.cpu3.icache.ReadReq_misses::system.cpu3.inst        25282                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        25282                       # number of ReadReq misses
system.cpu3.icache.demand_misses::system.cpu3.inst        25282                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         25282                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::system.cpu3.inst        25282                       # number of overall misses
system.cpu3.icache.overall_misses::total        25282                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::system.cpu3.inst   2533653389                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   2533653389                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::system.cpu3.inst   2533653389                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   2533653389                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::system.cpu3.inst   2533653389                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   2533653389                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::system.cpu3.inst    232362440                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total    232362440                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::system.cpu3.inst    232362440                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total    232362440                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::system.cpu3.inst    232362440                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total    232362440                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::system.cpu3.inst     0.000109                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000109                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::system.cpu3.inst     0.000109                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000109                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::system.cpu3.inst     0.000109                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000109                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::system.cpu3.inst 100215.702437                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 100215.702437                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::system.cpu3.inst 100215.702437                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 100215.702437                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::system.cpu3.inst 100215.702437                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 100215.702437                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_misses::system.cpu3.inst        25282                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        25282                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::system.cpu3.inst        25282                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        25282                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::system.cpu3.inst        25282                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        25282                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::system.cpu3.inst   2470172611                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   2470172611                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::system.cpu3.inst   2470172611                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   2470172611                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::system.cpu3.inst   2470172611                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   2470172611                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::system.cpu3.inst     0.000109                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000109                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::system.cpu3.inst     0.000109                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000109                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::system.cpu3.inst     0.000109                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000109                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::system.cpu3.inst 97704.794360                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 97704.794360                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::system.cpu3.inst 97704.794360                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 97704.794360                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::system.cpu3.inst 97704.794360                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 97704.794360                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.waiting_on_retry              6323                       # Number of times sendTimingReq failed
system.cpu3.icache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu3.dcache.tags.replacements         31591920                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          255.748629                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           25497839                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs         31591920                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             0.807100                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::system.cpu3.data   255.748629                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::system.cpu3.data     0.999018                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.999018                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          217                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          208                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.847656                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        381935477                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       381935477                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::system.cpu3.data    112396442                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total      112396442                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::system.cpu3.data     31165116                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      31165116                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::system.cpu3.data         2182                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total         2182                       # number of SoftPFReq hits
system.cpu3.dcache.LoadLockedReq_hits::system.cpu3.data         2498                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         2498                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::system.cpu3.data         2948                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         2948                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::system.cpu3.data    143561558                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total       143561558                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::system.cpu3.data    143563740                       # number of overall hits
system.cpu3.dcache.overall_hits::total      143563740                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::system.cpu3.data     31591691                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total     31591691                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::system.cpu3.data         6492                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         6492                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::system.cpu3.data          570                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total          570                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::system.cpu3.data          570                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          570                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::system.cpu3.data          102                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          102                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::system.cpu3.data     31598183                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total      31598183                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::system.cpu3.data     31598753                       # number of overall misses
system.cpu3.dcache.overall_misses::total     31598753                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::system.cpu3.data 3567400150056                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 3567400150056                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::system.cpu3.data    690889044                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    690889044                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::system.cpu3.data     77479933                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     77479933                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::system.cpu3.data      1677999                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1677999                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::system.cpu3.data        30500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total        30500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::system.cpu3.data 3568091039100                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 3568091039100                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::system.cpu3.data 3568091039100                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 3568091039100                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::system.cpu3.data    143988133                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total    143988133                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::system.cpu3.data     31171608                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     31171608                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::system.cpu3.data         2752                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total         2752                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::system.cpu3.data         3068                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         3068                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::system.cpu3.data         3050                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         3050                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::system.cpu3.data    175159741                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    175159741                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::system.cpu3.data    175162493                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    175162493                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::system.cpu3.data     0.219405                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.219405                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::system.cpu3.data     0.000208                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000208                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::system.cpu3.data     0.207122                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.207122                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::system.cpu3.data     0.185789                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.185789                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::system.cpu3.data     0.033443                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.033443                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::system.cpu3.data     0.180396                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.180396                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::system.cpu3.data     0.180397                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.180397                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::system.cpu3.data 112922.101892                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 112922.101892                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::system.cpu3.data 106421.602588                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 106421.602588                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::system.cpu3.data 135929.707018                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 135929.707018                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::system.cpu3.data 16450.970588                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 16450.970588                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::system.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::system.cpu3.data 112920.766333                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 112920.766333                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::system.cpu3.data 112918.729391                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 112918.729391                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        12359                       # number of writebacks
system.cpu3.dcache.writebacks::total            12359                       # number of writebacks
system.cpu3.dcache.LoadLockedReq_mshr_hits::system.cpu3.data          550                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          550                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::system.cpu3.data     31591691                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total     31591691                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::system.cpu3.data         6492                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total         6492                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::system.cpu3.data          570                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total          570                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::system.cpu3.data           20                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           20                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::system.cpu3.data          100                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          100                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::system.cpu3.data     31598183                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total     31598183                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::system.cpu3.data     31598753                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total     31598753                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::system.cpu3.data 3499552172834                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 3499552172834                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::system.cpu3.data    677829200                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total    677829200                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::system.cpu3.data     75668066                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total     75668066                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::system.cpu3.data      1783001                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      1783001                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::system.cpu3.data      1479001                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      1479001                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu3.data        28500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total        28500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::system.cpu3.data 3500230002034                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 3500230002034                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::system.cpu3.data 3500305670100                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 3500305670100                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::system.cpu3.data     47840757                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total     47840757                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::system.cpu3.data     78477500                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total     78477500                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::system.cpu3.data    126318257                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total    126318257                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::system.cpu3.data     0.219405                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.219405                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::system.cpu3.data     0.000208                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000208                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::system.cpu3.data     0.207122                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.207122                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::system.cpu3.data     0.006519                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.006519                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::system.cpu3.data     0.032787                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.032787                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::system.cpu3.data     0.180396                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.180396                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::system.cpu3.data     0.180397                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.180397                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::system.cpu3.data 110774.449295                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 110774.449295                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::system.cpu3.data 104409.919901                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 104409.919901                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu3.data 132750.992982                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 132750.992982                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu3.data 89150.050000                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 89150.050000                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu3.data 14790.010000                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 14790.010000                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::system.cpu3.data 110773.141672                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 110773.141672                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::system.cpu3.data 110773.538123                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 110773.538123                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.waiting_on_retry            626361                       # Number of times sendTimingReq failed
system.cpu3.dcache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                   140519375                       # DTB read hits
system.cpu4.dtb.read_misses                  26730307                       # DTB read misses
system.cpu4.dtb.write_hits                   30904816                       # DTB write hits
system.cpu4.dtb.write_misses                      998                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     7                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses               167249682                       # DTB read accesses
system.cpu4.dtb.write_accesses               30905814                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                        171424191                       # DTB hits
system.cpu4.dtb.misses                       26731305                       # DTB misses
system.cpu4.dtb.accesses                    198155496                       # DTB accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.itb.inst_hits                   227055568                       # ITB inst hits
system.cpu4.itb.inst_misses                         4                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses               227055572                       # ITB inst accesses
system.cpu4.itb.hits                        227055568                       # DTB hits
system.cpu4.itb.misses                              4                       # DTB misses
system.cpu4.itb.accesses                    227055572                       # DTB accesses
system.cpu4.numCycles                     10263868467                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                  227042202                       # Number of instructions committed
system.cpu4.committedOps                    227387608                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses            199850288                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu4.num_func_calls                      98188                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts     27544934                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                   199850288                       # number of integer instructions
system.cpu4.num_fp_insts                           64                       # number of float instructions
system.cpu4.num_int_register_reads          429918320                       # number of times the integer registers were read
system.cpu4.num_int_register_writes         141437498                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_cc_register_reads          1103830526                       # number of times the CC registers were read
system.cpu4.num_cc_register_writes           82805539                       # number of times the CC registers were written
system.cpu4.num_mem_refs                    171449927                       # number of memory refs
system.cpu4.num_load_insts                  140534977                       # Number of load instructions
system.cpu4.num_store_insts                  30914950                       # Number of store instructions
system.cpu4.num_idle_cycles              413630385.754862                       # Number of idle cycles
system.cpu4.num_busy_cycles              9850238081.245138                       # Number of busy cycles
system.cpu4.not_idle_fraction                0.959700                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                    0.040300                       # Percentage of idle cycles
system.cpu4.Branches                         27652618                       # Number of branches fetched
system.cpu4.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu4.op_class::IntAlu                 55957382     24.61%     24.61% # Class of executed instruction
system.cpu4.op_class::IntMult                   12820      0.01%     24.61% # Class of executed instruction
system.cpu4.op_class::IntDiv                        0      0.00%     24.61% # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0      0.00%     24.61% # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0      0.00%     24.61% # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0      0.00%     24.61% # Class of executed instruction
system.cpu4.op_class::FloatMult                     0      0.00%     24.61% # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0      0.00%     24.61% # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0      0.00%     24.61% # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0      0.00%     24.61% # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0      0.00%     24.61% # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0      0.00%     24.61% # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0      0.00%     24.61% # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0      0.00%     24.61% # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0      0.00%     24.61% # Class of executed instruction
system.cpu4.op_class::SimdMult                      0      0.00%     24.61% # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0      0.00%     24.61% # Class of executed instruction
system.cpu4.op_class::SimdShift                     0      0.00%     24.61% # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0      0.00%     24.61% # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0      0.00%     24.61% # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0      0.00%     24.61% # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0      0.00%     24.61% # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0      0.00%     24.61% # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0      0.00%     24.61% # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0      0.00%     24.61% # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                44      0.00%     24.61% # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0      0.00%     24.61% # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0      0.00%     24.61% # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0      0.00%     24.61% # Class of executed instruction
system.cpu4.op_class::MemRead               140534977     61.80%     86.41% # Class of executed instruction
system.cpu4.op_class::MemWrite               30914950     13.59%    100.00% # Class of executed instruction
system.cpu4.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::total                 227420173                       # Class of executed instruction
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                      18                       # number of quiesce instructions executed
system.cpu4.icache.tags.replacements            25592                       # number of replacements
system.cpu4.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs          227029062                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs            25592                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs          8871.094952                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::system.cpu4.inst          128                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::system.cpu4.inst            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4          128                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses        454136728                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses       454136728                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::system.cpu4.inst    227029976                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total      227029976                       # number of ReadReq hits
system.cpu4.icache.demand_hits::system.cpu4.inst    227029976                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total       227029976                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::system.cpu4.inst    227029976                       # number of overall hits
system.cpu4.icache.overall_hits::total      227029976                       # number of overall hits
system.cpu4.icache.ReadReq_misses::system.cpu4.inst        25592                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total        25592                       # number of ReadReq misses
system.cpu4.icache.demand_misses::system.cpu4.inst        25592                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total         25592                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::system.cpu4.inst        25592                       # number of overall misses
system.cpu4.icache.overall_misses::total        25592                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::system.cpu4.inst   2590215080                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total   2590215080                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::system.cpu4.inst   2590215080                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total   2590215080                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::system.cpu4.inst   2590215080                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total   2590215080                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::system.cpu4.inst    227055568                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total    227055568                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::system.cpu4.inst    227055568                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total    227055568                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::system.cpu4.inst    227055568                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total    227055568                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::system.cpu4.inst     0.000113                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000113                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::system.cpu4.inst     0.000113                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000113                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::system.cpu4.inst     0.000113                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000113                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::system.cpu4.inst 101211.905283                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 101211.905283                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::system.cpu4.inst 101211.905283                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 101211.905283                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::system.cpu4.inst 101211.905283                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 101211.905283                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_misses::system.cpu4.inst        25592                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total        25592                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::system.cpu4.inst        25592                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total        25592                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::system.cpu4.inst        25592                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total        25592                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::system.cpu4.inst   2527008920                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total   2527008920                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::system.cpu4.inst   2527008920                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total   2527008920                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::system.cpu4.inst   2527008920                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total   2527008920                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::system.cpu4.inst     0.000113                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000113                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::system.cpu4.inst     0.000113                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000113                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::system.cpu4.inst     0.000113                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000113                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::system.cpu4.inst 98742.142857                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 98742.142857                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::system.cpu4.inst 98742.142857                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 98742.142857                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::system.cpu4.inst 98742.142857                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 98742.142857                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.waiting_on_retry              5848                       # Number of times sendTimingReq failed
system.cpu4.icache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu4.dcache.tags.replacements         30693854                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          254.679053                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs           24820943                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs         30693854                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs             0.808662                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::system.cpu4.data   254.679053                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::system.cpu4.data     0.994840                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.994840                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          195                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::4          195                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.761719                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses        373544417                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses       373544417                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::system.cpu4.data    109818323                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total      109818323                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::system.cpu4.data     30894670                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total      30894670                       # number of WriteReq hits
system.cpu4.dcache.SoftPFReq_hits::system.cpu4.data         2244                       # number of SoftPFReq hits
system.cpu4.dcache.SoftPFReq_hits::total         2244                       # number of SoftPFReq hits
system.cpu4.dcache.LoadLockedReq_hits::system.cpu4.data         2646                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         2646                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::system.cpu4.data         3074                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         3074                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::system.cpu4.data    140712993                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total       140712993                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::system.cpu4.data    140715237                       # number of overall hits
system.cpu4.dcache.overall_hits::total      140715237                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::system.cpu4.data     30693623                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total     30693623                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::system.cpu4.data         6441                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total         6441                       # number of WriteReq misses
system.cpu4.dcache.SoftPFReq_misses::system.cpu4.data          561                       # number of SoftPFReq misses
system.cpu4.dcache.SoftPFReq_misses::total          561                       # number of SoftPFReq misses
system.cpu4.dcache.LoadLockedReq_misses::system.cpu4.data          579                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total          579                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::system.cpu4.data          123                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total          123                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::system.cpu4.data     30700064                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total      30700064                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::system.cpu4.data     30700625                       # number of overall misses
system.cpu4.dcache.overall_misses::total     30700625                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::system.cpu4.data 3453728755304                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total 3453728755304                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::system.cpu4.data    610307062                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total    610307062                       # number of WriteReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::system.cpu4.data     77923437                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::total     77923437                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::system.cpu4.data      2037499                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::total      2037499                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::system.cpu4.data        31000                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::total        31000                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.demand_miss_latency::system.cpu4.data 3454339062366                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total 3454339062366                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::system.cpu4.data 3454339062366                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total 3454339062366                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::system.cpu4.data    140511946                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total    140511946                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::system.cpu4.data     30901111                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total     30901111                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::system.cpu4.data         2805                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::total         2805                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::system.cpu4.data         3225                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         3225                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::system.cpu4.data         3197                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         3197                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::system.cpu4.data    171413057                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total    171413057                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::system.cpu4.data    171415862                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total    171415862                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::system.cpu4.data     0.218441                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.218441                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::system.cpu4.data     0.000208                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000208                       # miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::system.cpu4.data     0.200000                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::total     0.200000                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::system.cpu4.data     0.179535                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.179535                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::system.cpu4.data     0.038474                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.038474                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::system.cpu4.data     0.179100                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.179100                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::system.cpu4.data     0.179100                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.179100                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::system.cpu4.data 112522.681187                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 112522.681187                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::system.cpu4.data 94753.464058                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 94753.464058                       # average WriteReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::system.cpu4.data 134582.792746                       # average LoadLockedReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::total 134582.792746                       # average LoadLockedReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::system.cpu4.data 16565.032520                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::total 16565.032520                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::system.cpu4.data          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::system.cpu4.data 112518.953132                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 112518.953132                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::system.cpu4.data 112516.897046                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 112516.897046                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks        12295                       # number of writebacks
system.cpu4.dcache.writebacks::total            12295                       # number of writebacks
system.cpu4.dcache.LoadLockedReq_mshr_hits::system.cpu4.data          544                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_hits::total          544                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::system.cpu4.data     30693623                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total     30693623                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::system.cpu4.data         6441                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total         6441                       # number of WriteReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::system.cpu4.data          561                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::total          561                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::system.cpu4.data           35                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::total           35                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::system.cpu4.data          119                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::total          119                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::system.cpu4.data     30700064                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total     30700064                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::system.cpu4.data     30700625                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total     30700625                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::system.cpu4.data 3387058590828                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total 3387058590828                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::system.cpu4.data    597341252                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total    597341252                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::system.cpu4.data     75708061                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::total     75708061                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::system.cpu4.data      2130502                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::total      2130502                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::system.cpu4.data      1800501                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::total      1800501                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu4.data        29000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::total        29000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::system.cpu4.data 3387655932080                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total 3387655932080                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::system.cpu4.data 3387731640141                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total 3387731640141                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_uncacheable_latency::system.cpu4.data     47263747                       # number of ReadReq MSHR uncacheable cycles
system.cpu4.dcache.ReadReq_mshr_uncacheable_latency::total     47263747                       # number of ReadReq MSHR uncacheable cycles
system.cpu4.dcache.WriteReq_mshr_uncacheable_latency::system.cpu4.data     77426000                       # number of WriteReq MSHR uncacheable cycles
system.cpu4.dcache.WriteReq_mshr_uncacheable_latency::total     77426000                       # number of WriteReq MSHR uncacheable cycles
system.cpu4.dcache.overall_mshr_uncacheable_latency::system.cpu4.data    124689747                       # number of overall MSHR uncacheable cycles
system.cpu4.dcache.overall_mshr_uncacheable_latency::total    124689747                       # number of overall MSHR uncacheable cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::system.cpu4.data     0.218441                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.218441                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::system.cpu4.data     0.000208                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000208                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::system.cpu4.data     0.200000                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::total     0.200000                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::system.cpu4.data     0.010853                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::total     0.010853                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::system.cpu4.data     0.037222                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::total     0.037222                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::system.cpu4.data     0.179100                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.179100                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::system.cpu4.data     0.179100                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.179100                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::system.cpu4.data 110350.563400                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 110350.563400                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::system.cpu4.data 92740.452104                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 92740.452104                       # average WriteReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu4.data 134951.980392                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::total 134951.980392                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu4.data 60871.485714                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::total 60871.485714                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu4.data 15130.260504                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::total 15130.260504                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu4.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::system.cpu4.data 110346.868726                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 110346.868726                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::system.cpu4.data 110347.318341                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 110347.318341                       # average overall mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu4.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu4.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu4.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu4.dcache.overall_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average overall mshr uncacheable latency
system.cpu4.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.waiting_on_retry            610062                       # Number of times sendTimingReq failed
system.cpu4.dcache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu5.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                   144934920                       # DTB read hits
system.cpu5.dtb.read_misses                  27539267                       # DTB read misses
system.cpu5.dtb.write_hits                   32004254                       # DTB write hits
system.cpu5.dtb.write_misses                     1041                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     1                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses               172474187                       # DTB read accesses
system.cpu5.dtb.write_accesses               32005295                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                        176939174                       # DTB hits
system.cpu5.dtb.misses                       27540308                       # DTB misses
system.cpu5.dtb.accesses                    204479482                       # DTB accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.itb.inst_hits                   234206154                       # ITB inst hits
system.cpu5.itb.inst_misses                        13                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses               234206167                       # ITB inst accesses
system.cpu5.itb.hits                        234206154                       # DTB hits
system.cpu5.itb.misses                             13                       # DTB misses
system.cpu5.itb.accesses                    234206167                       # DTB accesses
system.cpu5.numCycles                     10283889899                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                  234192731                       # Number of instructions committed
system.cpu5.committedOps                    234548301                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses            206185919                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                   145                       # Number of float alu accesses
system.cpu5.num_func_calls                      99546                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts     28367626                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                   206185919                       # number of integer instructions
system.cpu5.num_fp_insts                          145                       # number of float instructions
system.cpu5.num_int_register_reads          443695350                       # number of times the integer registers were read
system.cpu5.num_int_register_writes         145853982                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                  81                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                 64                       # number of times the floating registers were written
system.cpu5.num_cc_register_reads          1138556241                       # number of times the CC registers were read
system.cpu5.num_cc_register_writes           85280374                       # number of times the CC registers were written
system.cpu5.num_mem_refs                    176963579                       # number of memory refs
system.cpu5.num_load_insts                  144950836                       # Number of load instructions
system.cpu5.num_store_insts                  32012743                       # Number of store instructions
system.cpu5.num_idle_cycles              78333271.889073                       # Number of idle cycles
system.cpu5.num_busy_cycles              10205556627.110928                       # Number of busy cycles
system.cpu5.not_idle_fraction                0.992383                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                    0.007617                       # Percentage of idle cycles
system.cpu5.Branches                         28477587                       # Number of branches fetched
system.cpu5.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu5.op_class::IntAlu                 57602904     24.56%     24.56% # Class of executed instruction
system.cpu5.op_class::IntMult                   13179      0.01%     24.56% # Class of executed instruction
system.cpu5.op_class::IntDiv                        0      0.00%     24.56% # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0      0.00%     24.56% # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0      0.00%     24.56% # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0      0.00%     24.56% # Class of executed instruction
system.cpu5.op_class::FloatMult                     0      0.00%     24.56% # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0      0.00%     24.56% # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0      0.00%     24.56% # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0      0.00%     24.56% # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0      0.00%     24.56% # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0      0.00%     24.56% # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0      0.00%     24.56% # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0      0.00%     24.56% # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0      0.00%     24.56% # Class of executed instruction
system.cpu5.op_class::SimdMult                      0      0.00%     24.56% # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0      0.00%     24.56% # Class of executed instruction
system.cpu5.op_class::SimdShift                     0      0.00%     24.56% # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0      0.00%     24.56% # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0      0.00%     24.56% # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0      0.00%     24.56% # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0      0.00%     24.56% # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0      0.00%     24.56% # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0      0.00%     24.56% # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0      0.00%     24.56% # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                53      0.00%     24.56% # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0      0.00%     24.56% # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0      0.00%     24.56% # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0      0.00%     24.56% # Class of executed instruction
system.cpu5.op_class::MemRead               144950836     61.79%     86.35% # Class of executed instruction
system.cpu5.op_class::MemWrite               32012743     13.65%    100.00% # Class of executed instruction
system.cpu5.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::total                 234579715                       # Class of executed instruction
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                      24                       # number of quiesce instructions executed
system.cpu5.icache.tags.replacements            26063                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs          234159783                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs            26063                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs          8984.375667                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::system.cpu5.inst          128                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::system.cpu5.inst            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::3           85                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4           43                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses        468438371                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses       468438371                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::system.cpu5.inst    234180091                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total      234180091                       # number of ReadReq hits
system.cpu5.icache.demand_hits::system.cpu5.inst    234180091                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total       234180091                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::system.cpu5.inst    234180091                       # number of overall hits
system.cpu5.icache.overall_hits::total      234180091                       # number of overall hits
system.cpu5.icache.ReadReq_misses::system.cpu5.inst        26063                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total        26063                       # number of ReadReq misses
system.cpu5.icache.demand_misses::system.cpu5.inst        26063                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total         26063                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::system.cpu5.inst        26063                       # number of overall misses
system.cpu5.icache.overall_misses::total        26063                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::system.cpu5.inst   2519665551                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total   2519665551                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::system.cpu5.inst   2519665551                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total   2519665551                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::system.cpu5.inst   2519665551                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total   2519665551                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::system.cpu5.inst    234206154                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total    234206154                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::system.cpu5.inst    234206154                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total    234206154                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::system.cpu5.inst    234206154                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total    234206154                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::system.cpu5.inst     0.000111                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000111                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::system.cpu5.inst     0.000111                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000111                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::system.cpu5.inst     0.000111                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000111                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::system.cpu5.inst 96675.960212                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 96675.960212                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::system.cpu5.inst 96675.960212                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 96675.960212                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::system.cpu5.inst 96675.960212                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 96675.960212                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_misses::system.cpu5.inst        26063                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total        26063                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::system.cpu5.inst        26063                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total        26063                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::system.cpu5.inst        26063                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total        26063                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::system.cpu5.inst   2453929449                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total   2453929449                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::system.cpu5.inst   2453929449                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total   2453929449                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::system.cpu5.inst   2453929449                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total   2453929449                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::system.cpu5.inst     0.000111                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000111                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::system.cpu5.inst     0.000111                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000111                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::system.cpu5.inst     0.000111                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000111                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::system.cpu5.inst 94153.760081                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 94153.760081                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::system.cpu5.inst 94153.760081                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 94153.760081                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::system.cpu5.inst 94153.760081                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 94153.760081                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.waiting_on_retry              6337                       # Number of times sendTimingReq failed
system.cpu5.icache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu5.dcache.tags.replacements         31622066                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          255.966797                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs           25637274                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs         31622066                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs             0.810740                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::system.cpu5.data   255.966797                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::system.cpu5.data     0.999870                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.999870                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          224                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3           21                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::4          203                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses        385503021                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses       385503021                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::system.cpu5.data    113305326                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total      113305326                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::system.cpu5.data     31993638                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total      31993638                       # number of WriteReq hits
system.cpu5.dcache.SoftPFReq_hits::system.cpu5.data         2263                       # number of SoftPFReq hits
system.cpu5.dcache.SoftPFReq_hits::total         2263                       # number of SoftPFReq hits
system.cpu5.dcache.LoadLockedReq_hits::system.cpu5.data         2664                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total         2664                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::system.cpu5.data         3132                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         3132                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::system.cpu5.data    145298964                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total       145298964                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::system.cpu5.data    145301227                       # number of overall hits
system.cpu5.dcache.overall_hits::total      145301227                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::system.cpu5.data     31621926                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total     31621926                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::system.cpu5.data         6847                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total         6847                       # number of WriteReq misses
system.cpu5.dcache.SoftPFReq_misses::system.cpu5.data          597                       # number of SoftPFReq misses
system.cpu5.dcache.SoftPFReq_misses::total          597                       # number of SoftPFReq misses
system.cpu5.dcache.LoadLockedReq_misses::system.cpu5.data          625                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total          625                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::system.cpu5.data          113                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total          113                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::system.cpu5.data     31628773                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total      31628773                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::system.cpu5.data     31629370                       # number of overall misses
system.cpu5.dcache.overall_misses::total     31629370                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::system.cpu5.data 3577153995277                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total 3577153995277                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::system.cpu5.data    684839159                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total    684839159                       # number of WriteReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::system.cpu5.data     83100932                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::total     83100932                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::system.cpu5.data      2150999                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::total      2150999                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::system.cpu5.data        36000                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::total        36000                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.demand_miss_latency::system.cpu5.data 3577838834436                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total 3577838834436                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::system.cpu5.data 3577838834436                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total 3577838834436                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::system.cpu5.data    144927252                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total    144927252                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::system.cpu5.data     32000485                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total     32000485                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::system.cpu5.data         2860                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::total         2860                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::system.cpu5.data         3289                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total         3289                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::system.cpu5.data         3245                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total         3245                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::system.cpu5.data    176927737                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total    176927737                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::system.cpu5.data    176930597                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total    176930597                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::system.cpu5.data     0.218192                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.218192                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::system.cpu5.data     0.000214                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000214                       # miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::system.cpu5.data     0.208741                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::total     0.208741                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::system.cpu5.data     0.190027                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.190027                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::system.cpu5.data     0.034823                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.034823                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::system.cpu5.data     0.178767                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.178767                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::system.cpu5.data     0.178767                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.178767                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::system.cpu5.data 113122.584478                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 113122.584478                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::system.cpu5.data 100020.324084                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 100020.324084                       # average WriteReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::system.cpu5.data 132961.491200                       # average LoadLockedReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::total 132961.491200                       # average LoadLockedReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::system.cpu5.data 19035.389381                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::total 19035.389381                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::system.cpu5.data          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::system.cpu5.data 113119.748099                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 113119.748099                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::system.cpu5.data 113117.612979                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 113117.612979                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks        12753                       # number of writebacks
system.cpu5.dcache.writebacks::total            12753                       # number of writebacks
system.cpu5.dcache.LoadLockedReq_mshr_hits::system.cpu5.data          597                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.LoadLockedReq_mshr_hits::total          597                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::system.cpu5.data     31621926                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total     31621926                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::system.cpu5.data         6847                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total         6847                       # number of WriteReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::system.cpu5.data          597                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::total          597                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::system.cpu5.data           28                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::total           28                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::system.cpu5.data          112                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::total          112                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::system.cpu5.data     31628773                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total     31628773                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::system.cpu5.data     31629370                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total     31629370                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::system.cpu5.data 3508789108197                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total 3508789108197                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::system.cpu5.data    671077307                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total    671077307                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::system.cpu5.data     81645567                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::total     81645567                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::system.cpu5.data      1364501                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::total      1364501                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::system.cpu5.data      1930001                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::total      1930001                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu5.data        32000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::total        32000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::system.cpu5.data 3509460185504                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total 3509460185504                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::system.cpu5.data 3509541831071                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total 3509541831071                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_uncacheable_latency::system.cpu5.data     51334193                       # number of ReadReq MSHR uncacheable cycles
system.cpu5.dcache.ReadReq_mshr_uncacheable_latency::total     51334193                       # number of ReadReq MSHR uncacheable cycles
system.cpu5.dcache.WriteReq_mshr_uncacheable_latency::system.cpu5.data     78540500                       # number of WriteReq MSHR uncacheable cycles
system.cpu5.dcache.WriteReq_mshr_uncacheable_latency::total     78540500                       # number of WriteReq MSHR uncacheable cycles
system.cpu5.dcache.overall_mshr_uncacheable_latency::system.cpu5.data    129874693                       # number of overall MSHR uncacheable cycles
system.cpu5.dcache.overall_mshr_uncacheable_latency::total    129874693                       # number of overall MSHR uncacheable cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::system.cpu5.data     0.218192                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.218192                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::system.cpu5.data     0.000214                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000214                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::system.cpu5.data     0.208741                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::total     0.208741                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::system.cpu5.data     0.008513                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::total     0.008513                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::system.cpu5.data     0.034515                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::total     0.034515                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::system.cpu5.data     0.178767                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.178767                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::system.cpu5.data     0.178767                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.178767                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::system.cpu5.data 110960.638773                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 110960.638773                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::system.cpu5.data 98010.414342                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 98010.414342                       # average WriteReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu5.data 136759.743719                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::total 136759.743719                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu5.data 48732.178571                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::total 48732.178571                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu5.data 17232.151786                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::total 17232.151786                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu5.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::system.cpu5.data 110957.835307                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 110957.835307                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::system.cpu5.data 110958.322315                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 110958.322315                       # average overall mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu5.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu5.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu5.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu5.dcache.overall_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average overall mshr uncacheable latency
system.cpu5.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.waiting_on_retry            608775                       # Number of times sendTimingReq failed
system.cpu5.dcache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu6.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                         325                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                        315                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                     325                       # DTB read accesses
system.cpu6.dtb.write_accesses                    315                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                              640                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                          640                       # DTB accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.itb.inst_hits                        1435                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                    1435                       # ITB inst accesses
system.cpu6.itb.hits                             1435                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                         1435                       # DTB accesses
system.cpu6.numCycles                     10439880704                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                       1405                       # Number of instructions committed
system.cpu6.committedOps                         1855                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                 1710                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                        160                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts          125                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                        1710                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads               2870                       # number of times the integer registers were read
system.cpu6.num_int_register_writes              1240                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_cc_register_reads                6715                       # number of times the CC registers were read
system.cpu6.num_cc_register_writes                435                       # number of times the CC registers were written
system.cpu6.num_mem_refs                          670                       # number of memory refs
system.cpu6.num_load_insts                        340                       # Number of load instructions
system.cpu6.num_store_insts                       330                       # Number of store instructions
system.cpu6.num_idle_cycles              10439876160.300625                       # Number of idle cycles
system.cpu6.num_busy_cycles               4543.699376                       # Number of busy cycles
system.cpu6.not_idle_fraction                0.000000                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                    1.000000                       # Percentage of idle cycles
system.cpu6.Branches                              290                       # Number of branches fetched
system.cpu6.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu6.op_class::IntAlu                     1225     64.64%     64.64% # Class of executed instruction
system.cpu6.op_class::IntMult                       0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::IntDiv                        0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::FloatMult                     0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdMult                      0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdShift                     0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::MemRead                     340     17.94%     82.59% # Class of executed instruction
system.cpu6.op_class::MemWrite                    330     17.41%    100.00% # Class of executed instruction
system.cpu6.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::total                      1895                       # Class of executed instruction
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                       5                       # number of quiesce instructions executed
system.cpu6.icache.tags.replacements                0                       # number of replacements
system.cpu6.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs                  0                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::system.cpu6.inst          128                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::system.cpu6.inst            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4          128                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses             2870                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses            2870                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::system.cpu6.inst         1435                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total           1435                       # number of ReadReq hits
system.cpu6.icache.demand_hits::system.cpu6.inst         1435                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total            1435                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::system.cpu6.inst         1435                       # number of overall hits
system.cpu6.icache.overall_hits::total           1435                       # number of overall hits
system.cpu6.icache.ReadReq_accesses::system.cpu6.inst         1435                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total         1435                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::system.cpu6.inst         1435                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total         1435                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::system.cpu6.inst         1435                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total         1435                       # number of overall (read+write) accesses
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.waiting_on_retry                 0                       # Number of times sendTimingReq failed
system.cpu6.icache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu6.dcache.tags.replacements                0                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          181.020535                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs                  0                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::system.cpu6.data   181.020535                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::system.cpu6.data     0.707111                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.707111                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          182                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::4          182                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.710938                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses             1295                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses            1295                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::system.cpu6.data          294                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total            294                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::system.cpu6.data          300                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total           300                       # number of WriteReq hits
system.cpu6.dcache.SoftPFReq_hits::system.cpu6.data           10                       # number of SoftPFReq hits
system.cpu6.dcache.SoftPFReq_hits::total           10                       # number of SoftPFReq hits
system.cpu6.dcache.LoadLockedReq_hits::system.cpu6.data           10                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total           10                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::system.cpu6.data           10                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total           10                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::system.cpu6.data          594                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total             594                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::system.cpu6.data          604                       # number of overall hits
system.cpu6.dcache.overall_hits::total            604                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::system.cpu6.data           11                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::system.cpu6.data            5                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total            5                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::system.cpu6.data           16                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::system.cpu6.data           16                       # number of overall misses
system.cpu6.dcache.overall_misses::total           16                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::system.cpu6.data        72500                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total        72500                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::system.cpu6.data        39000                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total        39000                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::system.cpu6.data       111500                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total       111500                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::system.cpu6.data       111500                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total       111500                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::system.cpu6.data          305                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total          305                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::system.cpu6.data          305                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total          305                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::system.cpu6.data           10                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::total           10                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::system.cpu6.data           10                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total           10                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::system.cpu6.data           10                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total           10                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::system.cpu6.data          610                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total          610                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::system.cpu6.data          620                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total          620                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::system.cpu6.data     0.036066                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.036066                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::system.cpu6.data     0.016393                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.016393                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::system.cpu6.data     0.026230                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.026230                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::system.cpu6.data     0.025806                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.025806                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::system.cpu6.data  6590.909091                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total  6590.909091                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::system.cpu6.data         7800                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total         7800                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::system.cpu6.data  6968.750000                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total  6968.750000                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::system.cpu6.data  6968.750000                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total  6968.750000                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.ReadReq_mshr_misses::system.cpu6.data           11                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::system.cpu6.data            5                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total            5                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::system.cpu6.data           16                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::system.cpu6.data           16                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::system.cpu6.data        50500                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total        50500                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::system.cpu6.data        29000                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total        29000                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::system.cpu6.data        79500                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total        79500                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::system.cpu6.data        79500                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total        79500                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::system.cpu6.data     0.036066                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.036066                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::system.cpu6.data     0.016393                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.016393                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::system.cpu6.data     0.026230                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.026230                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::system.cpu6.data     0.025806                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.025806                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::system.cpu6.data  4590.909091                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total  4590.909091                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::system.cpu6.data         5800                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total         5800                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::system.cpu6.data  4968.750000                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total  4968.750000                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::system.cpu6.data  4968.750000                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total  4968.750000                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.waiting_on_retry                 4                       # Number of times sendTimingReq failed
system.cpu6.dcache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu7.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                        9976                       # DTB read hits
system.cpu7.dtb.read_misses                         5                       # DTB read misses
system.cpu7.dtb.write_hits                       7946                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       2                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                    9981                       # DTB read accesses
system.cpu7.dtb.write_accesses                   7946                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                            17922                       # DTB hits
system.cpu7.dtb.misses                              5                       # DTB misses
system.cpu7.dtb.accesses                        17927                       # DTB accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.itb.inst_hits                       45651                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                   45651                       # ITB inst accesses
system.cpu7.itb.hits                            45651                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                        45651                       # DTB accesses
system.cpu7.numCycles                     10295819047                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                      44893                       # Number of instructions committed
system.cpu7.committedOps                        53631                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                48643                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu7.num_func_calls                       2813                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts         5584                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                       48643                       # number of integer instructions
system.cpu7.num_fp_insts                           64                       # number of float instructions
system.cpu7.num_int_register_reads              85061                       # number of times the integer registers were read
system.cpu7.num_int_register_writes             33916                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_cc_register_reads              195462                       # number of times the CC registers were read
system.cpu7.num_cc_register_writes              20215                       # number of times the CC registers were written
system.cpu7.num_mem_refs                        19132                       # number of memory refs
system.cpu7.num_load_insts                      10292                       # Number of load instructions
system.cpu7.num_store_insts                      8840                       # Number of store instructions
system.cpu7.num_idle_cycles              10295437262.580618                       # Number of idle cycles
system.cpu7.num_busy_cycles              381784.419382                       # Number of busy cycles
system.cpu7.not_idle_fraction                0.000037                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                    0.999963                       # Percentage of idle cycles
system.cpu7.Branches                             8561                       # Number of branches fetched
system.cpu7.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu7.op_class::IntAlu                    35723     64.94%     64.94% # Class of executed instruction
system.cpu7.op_class::IntMult                     138      0.25%     65.19% # Class of executed instruction
system.cpu7.op_class::IntDiv                        0      0.00%     65.19% # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0      0.00%     65.19% # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0      0.00%     65.19% # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0      0.00%     65.19% # Class of executed instruction
system.cpu7.op_class::FloatMult                     0      0.00%     65.19% # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0      0.00%     65.19% # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0      0.00%     65.19% # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0      0.00%     65.19% # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0      0.00%     65.19% # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0      0.00%     65.19% # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0      0.00%     65.19% # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0      0.00%     65.19% # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0      0.00%     65.19% # Class of executed instruction
system.cpu7.op_class::SimdMult                      0      0.00%     65.19% # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0      0.00%     65.19% # Class of executed instruction
system.cpu7.op_class::SimdShift                     0      0.00%     65.19% # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0      0.00%     65.19% # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0      0.00%     65.19% # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0      0.00%     65.19% # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0      0.00%     65.19% # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0      0.00%     65.19% # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0      0.00%     65.19% # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0      0.00%     65.19% # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                14      0.03%     65.22% # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0      0.00%     65.22% # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0      0.00%     65.22% # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0      0.00%     65.22% # Class of executed instruction
system.cpu7.op_class::MemRead                   10292     18.71%     83.93% # Class of executed instruction
system.cpu7.op_class::MemWrite                   8840     16.07%    100.00% # Class of executed instruction
system.cpu7.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::total                     55007                       # Class of executed instruction
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                      11                       # number of quiesce instructions executed
system.cpu7.icache.tags.replacements              850                       # number of replacements
system.cpu7.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs             114586                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs              850                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs           134.807059                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::system.cpu7.inst          128                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::system.cpu7.inst            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::1           72                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4           21                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses            92152                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses           92152                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::system.cpu7.inst        44801                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total          44801                       # number of ReadReq hits
system.cpu7.icache.demand_hits::system.cpu7.inst        44801                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total           44801                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::system.cpu7.inst        44801                       # number of overall hits
system.cpu7.icache.overall_hits::total          44801                       # number of overall hits
system.cpu7.icache.ReadReq_misses::system.cpu7.inst          850                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total          850                       # number of ReadReq misses
system.cpu7.icache.demand_misses::system.cpu7.inst          850                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total           850                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::system.cpu7.inst          850                       # number of overall misses
system.cpu7.icache.overall_misses::total          850                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::system.cpu7.inst     75285488                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     75285488                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::system.cpu7.inst     75285488                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     75285488                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::system.cpu7.inst     75285488                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     75285488                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::system.cpu7.inst        45651                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total        45651                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::system.cpu7.inst        45651                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total        45651                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::system.cpu7.inst        45651                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total        45651                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::system.cpu7.inst     0.018620                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.018620                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::system.cpu7.inst     0.018620                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.018620                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::system.cpu7.inst     0.018620                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.018620                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::system.cpu7.inst 88571.162353                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 88571.162353                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::system.cpu7.inst 88571.162353                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 88571.162353                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::system.cpu7.inst 88571.162353                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 88571.162353                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_misses::system.cpu7.inst          850                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total          850                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::system.cpu7.inst          850                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total          850                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::system.cpu7.inst          850                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total          850                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::system.cpu7.inst     73577512                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     73577512                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::system.cpu7.inst     73577512                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     73577512                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::system.cpu7.inst     73577512                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     73577512                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::system.cpu7.inst     0.018620                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.018620                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::system.cpu7.inst     0.018620                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.018620                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::system.cpu7.inst     0.018620                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.018620                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::system.cpu7.inst 86561.778824                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 86561.778824                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::system.cpu7.inst 86561.778824                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 86561.778824                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::system.cpu7.inst 86561.778824                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 86561.778824                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.waiting_on_retry                78                       # Number of times sendTimingReq failed
system.cpu7.icache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu7.dcache.tags.replacements              246                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          216.651909                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs               8041                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs              246                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs            32.686992                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::system.cpu7.data   216.651909                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::system.cpu7.data     0.846297                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.846297                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          228                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::1           57                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::4          156                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.890625                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses            36202                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses           36202                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::system.cpu7.data         9241                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total           9241                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::system.cpu7.data         7622                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total          7622                       # number of WriteReq hits
system.cpu7.dcache.SoftPFReq_hits::system.cpu7.data          147                       # number of SoftPFReq hits
system.cpu7.dcache.SoftPFReq_hits::total          147                       # number of SoftPFReq hits
system.cpu7.dcache.LoadLockedReq_hits::system.cpu7.data          198                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total          198                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::system.cpu7.data          184                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total          184                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::system.cpu7.data        16863                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total           16863                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::system.cpu7.data        17010                       # number of overall hits
system.cpu7.dcache.overall_hits::total          17010                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::system.cpu7.data          346                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total          346                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::system.cpu7.data          104                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total          104                       # number of WriteReq misses
system.cpu7.dcache.SoftPFReq_misses::system.cpu7.data           14                       # number of SoftPFReq misses
system.cpu7.dcache.SoftPFReq_misses::total           14                       # number of SoftPFReq misses
system.cpu7.dcache.LoadLockedReq_misses::system.cpu7.data           18                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total           18                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::system.cpu7.data           29                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total           29                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::system.cpu7.data          450                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total           450                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::system.cpu7.data          464                       # number of overall misses
system.cpu7.dcache.overall_misses::total          464                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::system.cpu7.data     20298499                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total     20298499                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::system.cpu7.data      5516500                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      5516500                       # number of WriteReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::system.cpu7.data       750500                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::total       750500                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::system.cpu7.data       774500                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::total       774500                       # number of StoreCondReq miss cycles
system.cpu7.dcache.demand_miss_latency::system.cpu7.data     25814999                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total     25814999                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::system.cpu7.data     25814999                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total     25814999                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::system.cpu7.data         9587                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total         9587                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::system.cpu7.data         7726                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total         7726                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::system.cpu7.data          161                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::total          161                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::system.cpu7.data          216                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total          216                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::system.cpu7.data          213                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total          213                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::system.cpu7.data        17313                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total        17313                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::system.cpu7.data        17474                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total        17474                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::system.cpu7.data     0.036091                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.036091                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::system.cpu7.data     0.013461                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.013461                       # miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::system.cpu7.data     0.086957                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::total     0.086957                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::system.cpu7.data     0.083333                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.083333                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::system.cpu7.data     0.136150                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.136150                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::system.cpu7.data     0.025992                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.025992                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::system.cpu7.data     0.026554                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.026554                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::system.cpu7.data 58666.182081                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 58666.182081                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::system.cpu7.data 53043.269231                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 53043.269231                       # average WriteReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::system.cpu7.data 41694.444444                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::total 41694.444444                       # average LoadLockedReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::system.cpu7.data 26706.896552                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::total 26706.896552                       # average StoreCondReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::system.cpu7.data 57366.664444                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 57366.664444                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::system.cpu7.data 55635.773707                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 55635.773707                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks           90                       # number of writebacks
system.cpu7.dcache.writebacks::total               90                       # number of writebacks
system.cpu7.dcache.LoadLockedReq_mshr_hits::system.cpu7.data           14                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.LoadLockedReq_mshr_hits::total           14                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::system.cpu7.data          346                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total          346                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::system.cpu7.data          104                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total          104                       # number of WriteReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::system.cpu7.data           14                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::total           14                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::system.cpu7.data            4                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::system.cpu7.data           29                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::total           29                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::system.cpu7.data          450                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total          450                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::system.cpu7.data          464                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total          464                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::system.cpu7.data     19605501                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total     19605501                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::system.cpu7.data      5308500                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      5308500                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::system.cpu7.data       726500                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::total       726500                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::system.cpu7.data        17000                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::total        17000                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::system.cpu7.data       716500                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::total       716500                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::system.cpu7.data     24914001                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total     24914001                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::system.cpu7.data     25640501                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total     25640501                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::system.cpu7.data       447000                       # number of ReadReq MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::total       447000                       # number of ReadReq MSHR uncacheable cycles
system.cpu7.dcache.WriteReq_mshr_uncacheable_latency::system.cpu7.data       231500                       # number of WriteReq MSHR uncacheable cycles
system.cpu7.dcache.WriteReq_mshr_uncacheable_latency::total       231500                       # number of WriteReq MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::system.cpu7.data       678500                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::total       678500                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::system.cpu7.data     0.036091                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.036091                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::system.cpu7.data     0.013461                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.013461                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::system.cpu7.data     0.086957                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::total     0.086957                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::system.cpu7.data     0.018519                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::total     0.018519                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::system.cpu7.data     0.136150                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::total     0.136150                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::system.cpu7.data     0.025992                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.025992                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::system.cpu7.data     0.026554                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.026554                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::system.cpu7.data 56663.297688                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 56663.297688                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::system.cpu7.data 51043.269231                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 51043.269231                       # average WriteReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu7.data 51892.857143                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::total 51892.857143                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu7.data         4250                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::total         4250                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu7.data 24706.896552                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::total 24706.896552                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::system.cpu7.data 55364.446667                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 55364.446667                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::system.cpu7.data 55259.700431                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 55259.700431                       # average overall mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu7.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu7.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average overall mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.waiting_on_retry                52                       # Number of times sendTimingReq failed
system.cpu7.dcache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.mem_ctrls.total_actEnergy                       -166155251270.400055
system.mem_ctrls.total_actEnergy                       240950728771.199982
system.pim_vault_ctrls.total_actEnergy                       0.000000
system.pim_vault_ctrls.total_actEnergy                       0.000000
system.mem_ctrls.total_preEnergy                       -112088859984.000000
system.mem_ctrls.total_preEnergy                       162546126552.000000
system.pim_vault_ctrls.total_preEnergy                       0.000000
system.pim_vault_ctrls.total_preEnergy                       0.000000
system.mem_ctrls.total_readEnergy                       -1086081505766.400024
system.mem_ctrls.total_readEnergy                       1574335127539.200195
system.pim_vault_ctrls.total_readEnergy                       0.000000
system.pim_vault_ctrls.total_readEnergy                       0.000000
system.mem_ctrls.total_writeEnergy                       -765147617.280000
system.mem_ctrls.total_writeEnergy                       992881981.440000
system.pim_vault_ctrls.total_writeEnergy                       0.000000
system.pim_vault_ctrls.total_writeEnergy                       0.000000
system.mem_ctrls.total_refreshEnergy                       -26097569818091.503906
system.mem_ctrls.total_refreshEnergy                       31773455781888.000000
system.pim_vault_ctrls.total_refreshEnergy                       0.000000
system.pim_vault_ctrls.total_refreshEnergy                       0.000000
system.mem_ctrls.total_actBackEnergy                       -8736086403480.962891
system.mem_ctrls.total_actBackEnergy                       10905663181570.558594
system.pim_vault_ctrls.total_actBackEnergy                       0.000000
system.pim_vault_ctrls.total_actBackEnergy                       0.000000
system.mem_ctrls.total_preBackEnergy                       -83229373833504.000000
system.mem_ctrls.total_preBackEnergy                       101094210005376.000000
system.pim_vault_ctrls.total_preBackEnergy                       0.000000
system.pim_vault_ctrls.total_preBackEnergy                       0.000000
total_sim_seconds                       5.14791
system.cpu.totalNumCycles                       82390847924.000000
system.pim.totalNumCycles                       0.000000
system.cpu.totalIdleCycles                       21759842905.681641
system.pim.totalIdleCycles                       0.000000
system.cpu.int_instructions                       1222962211.000000
system.pim.int_instructions                       0.000000
system.cpu.fp_instructions                       529.000000
system.pim.fp_instructions                       0.000000
system.cpu.branch_instructions                       169618165.000000
system.pim.branch_instructions                       0.000000
system.cpu.load_instructions                       860612415.000000
system.pim.load_instructions                       0.000000
system.cpu.store_instructions                       188126009.000000
system.pim.store_instructions                       0.000000
system.cpu.committed_instructions                       1389700861.000000
system.pim.committed_instructions                       0.000000
system.cpu.int_regfile_reads                       2629813552.000000
system.pim.int_regfile_reads                       0.000000
system.cpu.int_regfile_writes                       866189848.000000
system.pim.int_regfile_writes                       0.000000
system.cpu.float_regfile_reads                       465.000000
system.pim.float_regfile_reads                       0.000000
system.cpu.float_regfile_writes                       64.000000
system.pim.float_regfile_writes                       0.000000
system.cpu.function_calls                       607822.000000
system.pim.function_calls                       0.000000
system.cpu.ialu_accesses                       1222962211.000000
system.pim.ialu_accesses                       0.000000
system.cpu.fpu_accesses                       529.000000
system.pim.fpu_accesses                       0.000000
system.cpu.itlb.total_accesses                       1389782941.000000
system.pim.itlb.total_accesses                       0.000000
system.cpu.itlb.total_misses                       17.000000
system.pim.itlb.total_misses                       0.000000
system.cpu.icache.read_accesses                       1389782924.000000
system.pim.icache.read_accesses                       0.000000
system.cpu.icache.read_misses                       169482.000000
system.pim.icache.read_misses                       0.000000
system.cpu.dcache.read_accesses                       860462859.000000
system.pim.dcache.read_accesses                       0.000000
system.cpu.dcache.write_accesses                       188046987.000000
system.pim.dcache.write_accesses                       0.000000
system.cpu.dtlb.total_accesses                       1212565914.000000
system.pim.dtlb.total_accesses                       0.000000
system.cpu.dtlb.total_misses                       163982128.000000
system.pim.dtlb.total_misses                       0.000000
system.cpu.dcache.read_misses                       188290308.000000
system.pim.dcache.read_misses                       0.000000
system.cpu.dcache.write_misses                       40536.000000
system.pim.dcache.write_misses                       0.000000
total_interconnect_accesses                       883647773
system.mem_ctrls.total_reads                       122288712.000000
system.pim_vault_ctrls.total_reads                       0.000000
system.mem_ctrls.total_writes                       78228.000000
system.pim_vault_ctrls.total_writes                       0.000000
system.mem_ctrls.activations                       123669769.000000
system.pim_vault_ctrls.activations                       0.000000
system.mem_ctrls.total_readRowHits                       854495645.000000
system.pim_vault_ctrls.total_readRowHits                       0.000000
system.mem_ctrls.total_writeRowHits                       455857.000000
system.pim_vault_ctrls.total_writeRowHits                       0.000000
system.smcxbar.reads_from_pim                       122271476.000000
                       0.000000
system.smcxbar.writes_to_pim                       1.000000
                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys0                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys1                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys2                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys3                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys4                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys5                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys6                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys7                       0.000000
