{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1698779835053 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698779835054 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 31 16:17:14 2023 " "Processing started: Tue Oct 31 16:17:14 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698779835054 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698779835054 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPSExpo -c MIPSExpo " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPSExpo -c MIPSExpo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698779835054 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1698779835272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer_3_state_mask.vhd 2 1 " "Found 2 design units, including 1 entities, in source file buffer_3_state_mask.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buffer_3_state_mask-comportamento " "Found design unit 1: buffer_3_state_mask-comportamento" {  } { { "buffer_3_state_mask.vhd" "" { Text "/home/soc/Documents/Tutorial_SOC/buffer_3_state_mask.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698779842891 ""} { "Info" "ISGN_ENTITY_NAME" "1 buffer_3_state_mask " "Found entity 1: buffer_3_state_mask" {  } { { "buffer_3_state_mask.vhd" "" { Text "/home/soc/Documents/Tutorial_SOC/buffer_3_state_mask.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698779842891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698779842891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipFlop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flipFlop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipFlop-comportamento " "Found design unit 1: flipFlop-comportamento" {  } { { "flipFlop.vhd" "" { Text "/home/soc/Documents/Tutorial_SOC/flipFlop.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698779842891 ""} { "Info" "ISGN_ENTITY_NAME" "1 flipFlop " "Found entity 1: flipFlop" {  } { { "flipFlop.vhd" "" { Text "/home/soc/Documents/Tutorial_SOC/flipFlop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698779842891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698779842891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorGenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisorGenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisorGenerico-divInteiro " "Found design unit 1: divisorGenerico-divInteiro" {  } { { "divisorGenerico.vhd" "" { Text "/home/soc/Documents/Tutorial_SOC/divisorGenerico.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698779842892 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisorGenerico " "Found entity 1: divisorGenerico" {  } { { "divisorGenerico.vhd" "" { Text "/home/soc/Documents/Tutorial_SOC/divisorGenerico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698779842892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698779842892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "(MaquinaEstado)VGA_Tile_32x32_restored/muxGenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file (MaquinaEstado)VGA_Tile_32x32_restored/muxGenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico-Behavioral " "Found design unit 1: muxGenerico-Behavioral" {  } { { "(MaquinaEstado)VGA_Tile_32x32_restored/muxGenerico.vhd" "" { Text "/home/soc/Documents/Tutorial_SOC/(MaquinaEstado)VGA_Tile_32x32_restored/muxGenerico.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698779842892 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico " "Found entity 1: muxGenerico" {  } { { "(MaquinaEstado)VGA_Tile_32x32_restored/muxGenerico.vhd" "" { Text "/home/soc/Documents/Tutorial_SOC/(MaquinaEstado)VGA_Tile_32x32_restored/muxGenerico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698779842892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698779842892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "(MaquinaEstado)VGA_Tile_32x32_restored/memoriaSCAN_ASCII.vhd 2 1 " "Found 2 design units, including 1 entities, in source file (MaquinaEstado)VGA_Tile_32x32_restored/memoriaSCAN_ASCII.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaSCAN_ASCII-assincrona " "Found design unit 1: memoriaSCAN_ASCII-assincrona" {  } { { "(MaquinaEstado)VGA_Tile_32x32_restored/memoriaSCAN_ASCII.vhd" "" { Text "/home/soc/Documents/Tutorial_SOC/(MaquinaEstado)VGA_Tile_32x32_restored/memoriaSCAN_ASCII.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698779842893 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaSCAN_ASCII " "Found entity 1: memoriaSCAN_ASCII" {  } { { "(MaquinaEstado)VGA_Tile_32x32_restored/memoriaSCAN_ASCII.vhd" "" { Text "/home/soc/Documents/Tutorial_SOC/(MaquinaEstado)VGA_Tile_32x32_restored/memoriaSCAN_ASCII.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698779842893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698779842893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "(MaquinaEstado)VGA_Tile_32x32_restored/memoriaROMVGA.vhd 2 1 " "Found 2 design units, including 1 entities, in source file (MaquinaEstado)VGA_Tile_32x32_restored/memoriaROMVGA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaROMVGA-assincrona " "Found design unit 1: memoriaROMVGA-assincrona" {  } { { "(MaquinaEstado)VGA_Tile_32x32_restored/memoriaROMVGA.vhd" "" { Text "/home/soc/Documents/Tutorial_SOC/(MaquinaEstado)VGA_Tile_32x32_restored/memoriaROMVGA.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698779842893 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaROMVGA " "Found entity 1: memoriaROMVGA" {  } { { "(MaquinaEstado)VGA_Tile_32x32_restored/memoriaROMVGA.vhd" "" { Text "/home/soc/Documents/Tutorial_SOC/(MaquinaEstado)VGA_Tile_32x32_restored/memoriaROMVGA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698779842893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698779842893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "(MaquinaEstado)VGA_Tile_32x32_restored/simple_dual_port_ram_dual_clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file (MaquinaEstado)VGA_Tile_32x32_restored/simple_dual_port_ram_dual_clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 simple_dual_port_ram_dual_clock-rtl " "Found design unit 1: simple_dual_port_ram_dual_clock-rtl" {  } { { "(MaquinaEstado)VGA_Tile_32x32_restored/simple_dual_port_ram_dual_clock.vhd" "" { Text "/home/soc/Documents/Tutorial_SOC/(MaquinaEstado)VGA_Tile_32x32_restored/simple_dual_port_ram_dual_clock.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698779842893 ""} { "Info" "ISGN_ENTITY_NAME" "1 simple_dual_port_ram_dual_clock " "Found entity 1: simple_dual_port_ram_dual_clock" {  } { { "(MaquinaEstado)VGA_Tile_32x32_restored/simple_dual_port_ram_dual_clock.vhd" "" { Text "/home/soc/Documents/Tutorial_SOC/(MaquinaEstado)VGA_Tile_32x32_restored/simple_dual_port_ram_dual_clock.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698779842893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698779842893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "(MaquinaEstado)VGA_Tile_32x32_restored/ROMCaracteres.vhd 4 1 " "Found 4 design units, including 1 entities, in source file (MaquinaEstado)VGA_Tile_32x32_restored/ROMCaracteres.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROMcaracteres-size8x8 " "Found design unit 1: ROMcaracteres-size8x8" {  } { { "(MaquinaEstado)VGA_Tile_32x32_restored/ROMCaracteres.vhd" "" { Text "/home/soc/Documents/Tutorial_SOC/(MaquinaEstado)VGA_Tile_32x32_restored/ROMCaracteres.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698779842894 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ROMcaracteres-size16x16 " "Found design unit 2: ROMcaracteres-size16x16" {  } { { "(MaquinaEstado)VGA_Tile_32x32_restored/ROMCaracteres.vhd" "" { Text "/home/soc/Documents/Tutorial_SOC/(MaquinaEstado)VGA_Tile_32x32_restored/ROMCaracteres.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698779842894 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 ROMcaracteres-size32x32 " "Found design unit 3: ROMcaracteres-size32x32" {  } { { "(MaquinaEstado)VGA_Tile_32x32_restored/ROMCaracteres.vhd" "" { Text "/home/soc/Documents/Tutorial_SOC/(MaquinaEstado)VGA_Tile_32x32_restored/ROMCaracteres.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698779842894 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROMcaracteres " "Found entity 1: ROMcaracteres" {  } { { "(MaquinaEstado)VGA_Tile_32x32_restored/ROMCaracteres.vhd" "" { Text "/home/soc/Documents/Tutorial_SOC/(MaquinaEstado)VGA_Tile_32x32_restored/ROMCaracteres.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698779842894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698779842894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "(MaquinaEstado)VGA_Tile_32x32_restored/memoriaRAMVGA.vhd 2 1 " "Found 2 design units, including 1 entities, in source file (MaquinaEstado)VGA_Tile_32x32_restored/memoriaRAMVGA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaRAMVGA-rtl " "Found design unit 1: memoriaRAMVGA-rtl" {  } { { "(MaquinaEstado)VGA_Tile_32x32_restored/memoriaRAMVGA.vhd" "" { Text "/home/soc/Documents/Tutorial_SOC/(MaquinaEstado)VGA_Tile_32x32_restored/memoriaRAMVGA.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698779842894 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaRAMVGA " "Found entity 1: memoriaRAMVGA" {  } { { "(MaquinaEstado)VGA_Tile_32x32_restored/memoriaRAMVGA.vhd" "" { Text "/home/soc/Documents/Tutorial_SOC/(MaquinaEstado)VGA_Tile_32x32_restored/memoriaRAMVGA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698779842894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698779842894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "(MaquinaEstado)VGA_Tile_32x32_restored/interfaceVGA.vhd 2 1 " "Found 2 design units, including 1 entities, in source file (MaquinaEstado)VGA_Tile_32x32_restored/interfaceVGA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 interfaceVGA-behavior " "Found design unit 1: interfaceVGA-behavior" {  } { { "(MaquinaEstado)VGA_Tile_32x32_restored/interfaceVGA.vhd" "" { Text "/home/soc/Documents/Tutorial_SOC/(MaquinaEstado)VGA_Tile_32x32_restored/interfaceVGA.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698779842895 ""} { "Info" "ISGN_ENTITY_NAME" "1 interfaceVGA " "Found entity 1: interfaceVGA" {  } { { "(MaquinaEstado)VGA_Tile_32x32_restored/interfaceVGA.vhd" "" { Text "/home/soc/Documents/Tutorial_SOC/(MaquinaEstado)VGA_Tile_32x32_restored/interfaceVGA.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698779842895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698779842895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "(MaquinaEstado)VGA_Tile_32x32_restored/geradorCaracteres.vhd 2 1 " "Found 2 design units, including 1 entities, in source file (MaquinaEstado)VGA_Tile_32x32_restored/geradorCaracteres.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 geradorCaracteres-behavior " "Found design unit 1: geradorCaracteres-behavior" {  } { { "(MaquinaEstado)VGA_Tile_32x32_restored/geradorCaracteres.vhd" "" { Text "/home/soc/Documents/Tutorial_SOC/(MaquinaEstado)VGA_Tile_32x32_restored/geradorCaracteres.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698779842895 ""} { "Info" "ISGN_ENTITY_NAME" "1 geradorCaracteres " "Found entity 1: geradorCaracteres" {  } { { "(MaquinaEstado)VGA_Tile_32x32_restored/geradorCaracteres.vhd" "" { Text "/home/soc/Documents/Tutorial_SOC/(MaquinaEstado)VGA_Tile_32x32_restored/geradorCaracteres.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698779842895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698779842895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "(MaquinaEstado)VGA_Tile_32x32_restored/dual_port_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file (MaquinaEstado)VGA_Tile_32x32_restored/dual_port_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dual_port_ram-rtl " "Found design unit 1: dual_port_ram-rtl" {  } { { "(MaquinaEstado)VGA_Tile_32x32_restored/dual_port_ram.vhd" "" { Text "/home/soc/Documents/Tutorial_SOC/(MaquinaEstado)VGA_Tile_32x32_restored/dual_port_ram.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698779842896 ""} { "Info" "ISGN_ENTITY_NAME" "1 dual_port_ram " "Found entity 1: dual_port_ram" {  } { { "(MaquinaEstado)VGA_Tile_32x32_restored/dual_port_ram.vhd" "" { Text "/home/soc/Documents/Tutorial_SOC/(MaquinaEstado)VGA_Tile_32x32_restored/dual_port_ram.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698779842896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698779842896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "(MaquinaEstado)VGA_Tile_32x32_restored/driverVGA.vhd 2 1 " "Found 2 design units, including 1 entities, in source file (MaquinaEstado)VGA_Tile_32x32_restored/driverVGA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 driverVGA-arc " "Found design unit 1: driverVGA-arc" {  } { { "(MaquinaEstado)VGA_Tile_32x32_restored/driverVGA.vhd" "" { Text "/home/soc/Documents/Tutorial_SOC/(MaquinaEstado)VGA_Tile_32x32_restored/driverVGA.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698779842896 ""} { "Info" "ISGN_ENTITY_NAME" "1 driverVGA " "Found entity 1: driverVGA" {  } { { "(MaquinaEstado)VGA_Tile_32x32_restored/driverVGA.vhd" "" { Text "/home/soc/Documents/Tutorial_SOC/(MaquinaEstado)VGA_Tile_32x32_restored/driverVGA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698779842896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698779842896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "(MaquinaEstado)VGA_Tile_32x32_restored/controladorVGA.vhd 2 1 " "Found 2 design units, including 1 entities, in source file (MaquinaEstado)VGA_Tile_32x32_restored/controladorVGA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controladorVGA-behavior " "Found design unit 1: controladorVGA-behavior" {  } { { "(MaquinaEstado)VGA_Tile_32x32_restored/controladorVGA.vhd" "" { Text "/home/soc/Documents/Tutorial_SOC/(MaquinaEstado)VGA_Tile_32x32_restored/controladorVGA.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698779842897 ""} { "Info" "ISGN_ENTITY_NAME" "1 controladorVGA " "Found entity 1: controladorVGA" {  } { { "(MaquinaEstado)VGA_Tile_32x32_restored/controladorVGA.vhd" "" { Text "/home/soc/Documents/Tutorial_SOC/(MaquinaEstado)VGA_Tile_32x32_restored/controladorVGA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698779842897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698779842897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "(MaquinaEstado)VGA_Tile_32x32_restored/calcMemAddr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file (MaquinaEstado)VGA_Tile_32x32_restored/calcMemAddr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 calcMemAddr-arc " "Found design unit 1: calcMemAddr-arc" {  } { { "(MaquinaEstado)VGA_Tile_32x32_restored/calcMemAddr.vhd" "" { Text "/home/soc/Documents/Tutorial_SOC/(MaquinaEstado)VGA_Tile_32x32_restored/calcMemAddr.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698779842897 ""} { "Info" "ISGN_ENTITY_NAME" "1 calcMemAddr " "Found entity 1: calcMemAddr" {  } { { "(MaquinaEstado)VGA_Tile_32x32_restored/calcMemAddr.vhd" "" { Text "/home/soc/Documents/Tutorial_SOC/(MaquinaEstado)VGA_Tile_32x32_restored/calcMemAddr.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698779842897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698779842897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "WRITE_BACK.vhd 2 1 " "Found 2 design units, including 1 entities, in source file WRITE_BACK.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 WRITE_BACK-arquitetura " "Found design unit 1: WRITE_BACK-arquitetura" {  } { { "WRITE_BACK.vhd" "" { Text "/home/soc/Documents/Tutorial_SOC/WRITE_BACK.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698779842897 ""} { "Info" "ISGN_ENTITY_NAME" "1 WRITE_BACK " "Found entity 1: WRITE_BACK" {  } { { "WRITE_BACK.vhd" "" { Text "/home/soc/Documents/Tutorial_SOC/WRITE_BACK.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698779842897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698779842897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UnidadeDeControle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file UnidadeDeControle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UnidadeDeControle-comportamento " "Found design unit 1: UnidadeDeControle-comportamento" {  } { { "UnidadeDeControle.vhd" "" { Text "/home/soc/Documents/Tutorial_SOC/UnidadeDeControle.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698779842898 ""} { "Info" "ISGN_ENTITY_NAME" "1 UnidadeDeControle " "Found entity 1: UnidadeDeControle" {  } { { "UnidadeDeControle.vhd" "" { Text "/home/soc/Documents/Tutorial_SOC/UnidadeDeControle.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698779842898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698779842898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULASomaSub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ULASomaSub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULASomaSub-comportamento " "Found design unit 1: ULASomaSub-comportamento" {  } { { "ULASomaSub.vhd" "" { Text "/home/soc/Documents/Tutorial_SOC/ULASomaSub.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698779842898 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULASomaSub " "Found entity 1: ULASomaSub" {  } { { "ULASomaSub.vhd" "" { Text "/home/soc/Documents/Tutorial_SOC/ULASomaSub.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698779842898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698779842898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULAMIPS.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ULAMIPS.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULAMIPS-arquitetura " "Found design unit 1: ULAMIPS-arquitetura" {  } { { "ULAMIPS.vhd" "" { Text "/home/soc/Documents/Tutorial_SOC/ULAMIPS.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698779842899 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULAMIPS " "Found entity 1: ULAMIPS" {  } { { "ULAMIPS.vhd" "" { Text "/home/soc/Documents/Tutorial_SOC/ULAMIPS.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698779842899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698779842899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULAbit31.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ULAbit31.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULAbit31-arquitetura " "Found design unit 1: ULAbit31-arquitetura" {  } { { "ULAbit31.vhd" "" { Text "/home/soc/Documents/Tutorial_SOC/ULAbit31.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698779842899 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULAbit31 " "Found entity 1: ULAbit31" {  } { { "ULAbit31.vhd" "" { Text "/home/soc/Documents/Tutorial_SOC/ULAbit31.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698779842899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698779842899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULAbit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ULAbit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULAbit-arquitetura " "Found design unit 1: ULAbit-arquitetura" {  } { { "ULAbit.vhd" "" { Text "/home/soc/Documents/Tutorial_SOC/ULAbit.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698779842899 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULAbit " "Found entity 1: ULAbit" {  } { { "ULAbit.vhd" "" { Text "/home/soc/Documents/Tutorial_SOC/ULAbit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698779842899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698779842899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadorGenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somadorGenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somadorGenerico-comportamento " "Found design unit 1: somadorGenerico-comportamento" {  } { { "somadorGenerico.vhd" "" { Text "/home/soc/Documents/Tutorial_SOC/somadorGenerico.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698779842900 ""} { "Info" "ISGN_ENTITY_NAME" "1 somadorGenerico " "Found entity 1: somadorGenerico" {  } { { "somadorGenerico.vhd" "" { Text "/home/soc/Documents/Tutorial_SOC/somadorGenerico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698779842900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698779842900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador1Bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somador1Bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador1Bit-comportamento " "Found design unit 1: somador1Bit-comportamento" {  } { { "somador1Bit.vhd" "" { Text "/home/soc/Documents/Tutorial_SOC/somador1Bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698779842900 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador1Bit " "Found entity 1: somador1Bit" {  } { { "somador1Bit.vhd" "" { Text "/home/soc/Documents/Tutorial_SOC/somador1Bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698779842900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698779842900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somaConstante.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somaConstante.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somaConstante-comportamento " "Found design unit 1: somaConstante-comportamento" {  } { { "somaConstante.vhd" "" { Text "/home/soc/Documents/Tutorial_SOC/somaConstante.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698779842900 ""} { "Info" "ISGN_ENTITY_NAME" "1 somaConstante " "Found entity 1: somaConstante" {  } { { "somaConstante.vhd" "" { Text "/home/soc/Documents/Tutorial_SOC/somaConstante.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698779842900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698779842900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ROMMIPS.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ROMMIPS.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROMMIPS-assincrona " "Found design unit 1: ROMMIPS-assincrona" {  } { { "ROMMIPS.vhd" "" { Text "/home/soc/Documents/Tutorial_SOC/ROMMIPS.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698779842901 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROMMIPS " "Found entity 1: ROMMIPS" {  } { { "ROMMIPS.vhd" "" { Text "/home/soc/Documents/Tutorial_SOC/ROMMIPS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698779842901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698779842901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorGenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorGenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "registradorGenerico.vhd" "" { Text "/home/soc/Documents/Tutorial_SOC/registradorGenerico.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698779842901 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "registradorGenerico.vhd" "" { Text "/home/soc/Documents/Tutorial_SOC/registradorGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698779842901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698779842901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RAMMIPS.vhd 2 1 " "Found 2 design units, including 1 entities, in source file RAMMIPS.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAMMIPS-assincrona " "Found design unit 1: RAMMIPS-assincrona" {  } { { "RAMMIPS.vhd" "" { Text "/home/soc/Documents/Tutorial_SOC/RAMMIPS.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698779842902 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAMMIPS " "Found entity 1: RAMMIPS" {  } { { "RAMMIPS.vhd" "" { Text "/home/soc/Documents/Tutorial_SOC/RAMMIPS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698779842902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698779842902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxGenerico4x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxGenerico4x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico4x1-comportamento " "Found design unit 1: muxGenerico4x1-comportamento" {  } { { "muxGenerico4x1.vhd" "" { Text "/home/soc/Documents/Tutorial_SOC/muxGenerico4x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698779842902 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico4x1 " "Found entity 1: muxGenerico4x1" {  } { { "muxGenerico4x1.vhd" "" { Text "/home/soc/Documents/Tutorial_SOC/muxGenerico4x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698779842902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698779842902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxGenerico2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxGenerico2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1-comportamento " "Found design unit 1: muxGenerico2x1-comportamento" {  } { { "muxGenerico2x1.vhd" "" { Text "/home/soc/Documents/Tutorial_SOC/muxGenerico2x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698779842902 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1 " "Found entity 1: muxGenerico2x1" {  } { { "muxGenerico2x1.vhd" "" { Text "/home/soc/Documents/Tutorial_SOC/muxGenerico2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698779842902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698779842902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4x1-comportamento " "Found design unit 1: mux4x1-comportamento" {  } { { "mux4x1.vhd" "" { Text "/home/soc/Documents/Tutorial_SOC/mux4x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698779842903 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4x1 " "Found entity 1: mux4x1" {  } { { "mux4x1.vhd" "" { Text "/home/soc/Documents/Tutorial_SOC/mux4x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698779842903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698779842903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x1-comportamento " "Found design unit 1: mux2x1-comportamento" {  } { { "mux2x1.vhd" "" { Text "/home/soc/Documents/Tutorial_SOC/mux2x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698779842903 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2x1 " "Found entity 1: mux2x1" {  } { { "mux2x1.vhd" "" { Text "/home/soc/Documents/Tutorial_SOC/mux2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698779842903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698779842903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MIPSentregaFinal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file MIPSentregaFinal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPSentregaFinal-arquitetura " "Found design unit 1: MIPSentregaFinal-arquitetura" {  } { { "MIPSentregaFinal.vhd" "" { Text "/home/soc/Documents/Tutorial_SOC/MIPSentregaFinal.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698779842904 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPSentregaFinal " "Found entity 1: MIPSentregaFinal" {  } { { "MIPSentregaFinal.vhd" "" { Text "/home/soc/Documents/Tutorial_SOC/MIPSentregaFinal.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698779842904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698779842904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MEM_ACCESS.vhd 2 1 " "Found 2 design units, including 1 entities, in source file MEM_ACCESS.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MEM_ACCESS-arquitetura " "Found design unit 1: MEM_ACCESS-arquitetura" {  } { { "MEM_ACCESS.vhd" "" { Text "/home/soc/Documents/Tutorial_SOC/MEM_ACCESS.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698779842904 ""} { "Info" "ISGN_ENTITY_NAME" "1 MEM_ACCESS " "Found entity 1: MEM_ACCESS" {  } { { "MEM_ACCESS.vhd" "" { Text "/home/soc/Documents/Tutorial_SOC/MEM_ACCESS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698779842904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698779842904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FETCH.vhd 2 1 " "Found 2 design units, including 1 entities, in source file FETCH.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FETCH-arquitetura " "Found design unit 1: FETCH-arquitetura" {  } { { "FETCH.vhd" "" { Text "/home/soc/Documents/Tutorial_SOC/FETCH.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698779842905 ""} { "Info" "ISGN_ENTITY_NAME" "1 FETCH " "Found entity 1: FETCH" {  } { { "FETCH.vhd" "" { Text "/home/soc/Documents/Tutorial_SOC/FETCH.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698779842905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698779842905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "EXECUTE.vhd 2 1 " "Found 2 design units, including 1 entities, in source file EXECUTE.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EXECUTE-arquitetura " "Found design unit 1: EXECUTE-arquitetura" {  } { { "EXECUTE.vhd" "" { Text "/home/soc/Documents/Tutorial_SOC/EXECUTE.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698779842905 ""} { "Info" "ISGN_ENTITY_NAME" "1 EXECUTE " "Found entity 1: EXECUTE" {  } { { "EXECUTE.vhd" "" { Text "/home/soc/Documents/Tutorial_SOC/EXECUTE.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698779842905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698779842905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "estendeSinalGenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file estendeSinalGenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 estendeSinalGenerico-comportamento " "Found design unit 1: estendeSinalGenerico-comportamento" {  } { { "estendeSinalGenerico.vhd" "" { Text "/home/soc/Documents/Tutorial_SOC/estendeSinalGenerico.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698779842905 ""} { "Info" "ISGN_ENTITY_NAME" "1 estendeSinalGenerico " "Found entity 1: estendeSinalGenerico" {  } { { "estendeSinalGenerico.vhd" "" { Text "/home/soc/Documents/Tutorial_SOC/estendeSinalGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698779842905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698779842905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DecoderOpcode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file DecoderOpcode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DecoderOpcode-comportamento " "Found design unit 1: DecoderOpcode-comportamento" {  } { { "DecoderOpcode.vhd" "" { Text "/home/soc/Documents/Tutorial_SOC/DecoderOpcode.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698779842906 ""} { "Info" "ISGN_ENTITY_NAME" "1 DecoderOpcode " "Found entity 1: DecoderOpcode" {  } { { "DecoderOpcode.vhd" "" { Text "/home/soc/Documents/Tutorial_SOC/DecoderOpcode.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698779842906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698779842906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DecoderFunct.vhd 2 1 " "Found 2 design units, including 1 entities, in source file DecoderFunct.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DecoderFunct-comportamento " "Found design unit 1: DecoderFunct-comportamento" {  } { { "DecoderFunct.vhd" "" { Text "/home/soc/Documents/Tutorial_SOC/DecoderFunct.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698779842906 ""} { "Info" "ISGN_ENTITY_NAME" "1 DecoderFunct " "Found entity 1: DecoderFunct" {  } { { "DecoderFunct.vhd" "" { Text "/home/soc/Documents/Tutorial_SOC/DecoderFunct.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698779842906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698779842906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DECODE.vhd 2 1 " "Found 2 design units, including 1 entities, in source file DECODE.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DECODE-arquitetura " "Found design unit 1: DECODE-arquitetura" {  } { { "DECODE.vhd" "" { Text "/home/soc/Documents/Tutorial_SOC/DECODE.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698779842907 ""} { "Info" "ISGN_ENTITY_NAME" "1 DECODE " "Found entity 1: DECODE" {  } { { "DECODE.vhd" "" { Text "/home/soc/Documents/Tutorial_SOC/DECODE.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698779842907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698779842907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversorHex7Seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conversorHex7Seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversorHex7Seg-comportamento " "Found design unit 1: conversorHex7Seg-comportamento" {  } { { "conversorHex7Seg.vhd" "" { Text "/home/soc/Documents/Tutorial_SOC/conversorHex7Seg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698779842907 ""} { "Info" "ISGN_ENTITY_NAME" "1 conversorHex7Seg " "Found entity 1: conversorHex7Seg" {  } { { "conversorHex7Seg.vhd" "" { Text "/home/soc/Documents/Tutorial_SOC/conversorHex7Seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698779842907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698779842907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ComponenteDeControle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ComponenteDeControle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ComponenteDeControle-arquitetura " "Found design unit 1: ComponenteDeControle-arquitetura" {  } { { "ComponenteDeControle.vhd" "" { Text "/home/soc/Documents/Tutorial_SOC/ComponenteDeControle.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698779842907 ""} { "Info" "ISGN_ENTITY_NAME" "1 ComponenteDeControle " "Found entity 1: ComponenteDeControle" {  } { { "ComponenteDeControle.vhd" "" { Text "/home/soc/Documents/Tutorial_SOC/ComponenteDeControle.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698779842907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698779842907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoReg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoReg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoReg-comportamento " "Found design unit 1: bancoReg-comportamento" {  } { { "bancoReg.vhd" "" { Text "/home/soc/Documents/Tutorial_SOC/bancoReg.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698779842908 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoReg " "Found entity 1: bancoReg" {  } { { "bancoReg.vhd" "" { Text "/home/soc/Documents/Tutorial_SOC/bancoReg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698779842908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698779842908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MIPSExpo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file MIPSExpo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPSExpo-arquitetura " "Found design unit 1: MIPSExpo-arquitetura" {  } { { "MIPSExpo.vhd" "" { Text "/home/soc/Documents/Tutorial_SOC/MIPSExpo.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698779842909 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPSExpo " "Found entity 1: MIPSExpo" {  } { { "MIPSExpo.vhd" "" { Text "/home/soc/Documents/Tutorial_SOC/MIPSExpo.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698779842909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698779842909 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPSExpo " "Elaborating entity \"MIPSExpo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1698779842957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FETCH FETCH:FETCH " "Elaborating entity \"FETCH\" for hierarchy \"FETCH:FETCH\"" {  } { { "MIPSExpo.vhd" "FETCH" { Text "/home/soc/Documents/Tutorial_SOC/MIPSExpo.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698779843018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico FETCH:FETCH\|registradorGenerico:PC " "Elaborating entity \"registradorGenerico\" for hierarchy \"FETCH:FETCH\|registradorGenerico:PC\"" {  } { { "FETCH.vhd" "PC" { Text "/home/soc/Documents/Tutorial_SOC/FETCH.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698779843026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somaConstante FETCH:FETCH\|somaConstante:incrementaPC " "Elaborating entity \"somaConstante\" for hierarchy \"FETCH:FETCH\|somaConstante:incrementaPC\"" {  } { { "FETCH.vhd" "incrementaPC" { Text "/home/soc/Documents/Tutorial_SOC/FETCH.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698779843030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROMMIPS FETCH:FETCH\|ROMMIPS:ROM " "Elaborating entity \"ROMMIPS\" for hierarchy \"FETCH:FETCH\|ROMMIPS:ROM\"" {  } { { "FETCH.vhd" "ROM" { Text "/home/soc/Documents/Tutorial_SOC/FETCH.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698779843032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 FETCH:FETCH\|muxGenerico2x1:MUX_PC_BEQ " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"FETCH:FETCH\|muxGenerico2x1:MUX_PC_BEQ\"" {  } { { "FETCH.vhd" "MUX_PC_BEQ" { Text "/home/soc/Documents/Tutorial_SOC/FETCH.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698779843048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico registradorGenerico:REG_IF_ID " "Elaborating entity \"registradorGenerico\" for hierarchy \"registradorGenerico:REG_IF_ID\"" {  } { { "MIPSExpo.vhd" "REG_IF_ID" { Text "/home/soc/Documents/Tutorial_SOC/MIPSExpo.vhd" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698779843051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DECODE DECODE:DECODE " "Elaborating entity \"DECODE\" for hierarchy \"DECODE:DECODE\"" {  } { { "MIPSExpo.vhd" "DECODE" { Text "/home/soc/Documents/Tutorial_SOC/MIPSExpo.vhd" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698779843055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoReg DECODE:DECODE\|bancoReg:REG_BLOCK " "Elaborating entity \"bancoReg\" for hierarchy \"DECODE:DECODE\|bancoReg:REG_BLOCK\"" {  } { { "DECODE.vhd" "REG_BLOCK" { Text "/home/soc/Documents/Tutorial_SOC/DECODE.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698779843063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ComponenteDeControle DECODE:DECODE\|ComponenteDeControle:DECODER " "Elaborating entity \"ComponenteDeControle\" for hierarchy \"DECODE:DECODE\|ComponenteDeControle:DECODER\"" {  } { { "DECODE.vhd" "DECODER" { Text "/home/soc/Documents/Tutorial_SOC/DECODE.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698779843079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UnidadeDeControle DECODE:DECODE\|ComponenteDeControle:DECODER\|UnidadeDeControle:UnidadeDeControle " "Elaborating entity \"UnidadeDeControle\" for hierarchy \"DECODE:DECODE\|ComponenteDeControle:DECODER\|UnidadeDeControle:UnidadeDeControle\"" {  } { { "ComponenteDeControle.vhd" "UnidadeDeControle" { Text "/home/soc/Documents/Tutorial_SOC/ComponenteDeControle.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698779843081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DecoderOpcode DECODE:DECODE\|ComponenteDeControle:DECODER\|DecoderOpcode:DecOpcode_ULA " "Elaborating entity \"DecoderOpcode\" for hierarchy \"DECODE:DECODE\|ComponenteDeControle:DECODER\|DecoderOpcode:DecOpcode_ULA\"" {  } { { "ComponenteDeControle.vhd" "DecOpcode_ULA" { Text "/home/soc/Documents/Tutorial_SOC/ComponenteDeControle.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698779843084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DecoderFunct DECODE:DECODE\|ComponenteDeControle:DECODER\|DecoderFunct:DecFunct_ULA " "Elaborating entity \"DecoderFunct\" for hierarchy \"DECODE:DECODE\|ComponenteDeControle:DECODER\|DecoderFunct:DecFunct_ULA\"" {  } { { "ComponenteDeControle.vhd" "DecFunct_ULA" { Text "/home/soc/Documents/Tutorial_SOC/ComponenteDeControle.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698779843086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 DECODE:DECODE\|ComponenteDeControle:DECODER\|muxGenerico2x1:MUX_ULA_OP " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"DECODE:DECODE\|ComponenteDeControle:DECODER\|muxGenerico2x1:MUX_ULA_OP\"" {  } { { "ComponenteDeControle.vhd" "MUX_ULA_OP" { Text "/home/soc/Documents/Tutorial_SOC/ComponenteDeControle.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698779843087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "estendeSinalGenerico DECODE:DECODE\|estendeSinalGenerico:Estende_imediato " "Elaborating entity \"estendeSinalGenerico\" for hierarchy \"DECODE:DECODE\|estendeSinalGenerico:Estende_imediato\"" {  } { { "DECODE.vhd" "Estende_imediato" { Text "/home/soc/Documents/Tutorial_SOC/DECODE.vhd" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698779843089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 DECODE:DECODE\|muxGenerico2x1:MUX_PAL_STALL " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"DECODE:DECODE\|muxGenerico2x1:MUX_PAL_STALL\"" {  } { { "DECODE.vhd" "MUX_PAL_STALL" { Text "/home/soc/Documents/Tutorial_SOC/DECODE.vhd" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698779843090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico registradorGenerico:REG_ID_EX " "Elaborating entity \"registradorGenerico\" for hierarchy \"registradorGenerico:REG_ID_EX\"" {  } { { "MIPSExpo.vhd" "REG_ID_EX" { Text "/home/soc/Documents/Tutorial_SOC/MIPSExpo.vhd" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698779843092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXECUTE EXECUTE:EXECUTE " "Elaborating entity \"EXECUTE\" for hierarchy \"EXECUTE:EXECUTE\"" {  } { { "MIPSExpo.vhd" "EXECUTE" { Text "/home/soc/Documents/Tutorial_SOC/MIPSExpo.vhd" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698779843103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico4x1 EXECUTE:EXECUTE\|muxGenerico4x1:MUX_FOR_A " "Elaborating entity \"muxGenerico4x1\" for hierarchy \"EXECUTE:EXECUTE\|muxGenerico4x1:MUX_FOR_A\"" {  } { { "EXECUTE.vhd" "MUX_FOR_A" { Text "/home/soc/Documents/Tutorial_SOC/EXECUTE.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698779843113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULAMIPS EXECUTE:EXECUTE\|ULAMIPS:ULA " "Elaborating entity \"ULAMIPS\" for hierarchy \"EXECUTE:EXECUTE\|ULAMIPS:ULA\"" {  } { { "EXECUTE.vhd" "ULA" { Text "/home/soc/Documents/Tutorial_SOC/EXECUTE.vhd" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698779843117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULAbit EXECUTE:EXECUTE\|ULAMIPS:ULA\|ULAbit:ULAbit0 " "Elaborating entity \"ULAbit\" for hierarchy \"EXECUTE:EXECUTE\|ULAMIPS:ULA\|ULAbit:ULAbit0\"" {  } { { "ULAMIPS.vhd" "ULAbit0" { Text "/home/soc/Documents/Tutorial_SOC/ULAMIPS.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698779843124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1 EXECUTE:EXECUTE\|ULAMIPS:ULA\|ULAbit:ULAbit0\|mux2x1:MUXB " "Elaborating entity \"mux2x1\" for hierarchy \"EXECUTE:EXECUTE\|ULAMIPS:ULA\|ULAbit:ULAbit0\|mux2x1:MUXB\"" {  } { { "ULAbit.vhd" "MUXB" { Text "/home/soc/Documents/Tutorial_SOC/ULAbit.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698779843125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador1Bit EXECUTE:EXECUTE\|ULAMIPS:ULA\|ULAbit:ULAbit0\|somador1Bit:SOM " "Elaborating entity \"somador1Bit\" for hierarchy \"EXECUTE:EXECUTE\|ULAMIPS:ULA\|ULAbit:ULAbit0\|somador1Bit:SOM\"" {  } { { "ULAbit.vhd" "SOM" { Text "/home/soc/Documents/Tutorial_SOC/ULAbit.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698779843126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4x1 EXECUTE:EXECUTE\|ULAMIPS:ULA\|ULAbit:ULAbit0\|mux4x1:MUXOUT " "Elaborating entity \"mux4x1\" for hierarchy \"EXECUTE:EXECUTE\|ULAMIPS:ULA\|ULAbit:ULAbit0\|mux4x1:MUXOUT\"" {  } { { "ULAbit.vhd" "MUXOUT" { Text "/home/soc/Documents/Tutorial_SOC/ULAbit.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698779843127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULAbit31 EXECUTE:EXECUTE\|ULAMIPS:ULA\|ULAbit31:ULAbit31 " "Elaborating entity \"ULAbit31\" for hierarchy \"EXECUTE:EXECUTE\|ULAMIPS:ULA\|ULAbit31:ULAbit31\"" {  } { { "ULAMIPS.vhd" "ULAbit31" { Text "/home/soc/Documents/Tutorial_SOC/ULAMIPS.vhd" 400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698779843162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somadorGenerico EXECUTE:EXECUTE\|somadorGenerico:puloPCBEQ " "Elaborating entity \"somadorGenerico\" for hierarchy \"EXECUTE:EXECUTE\|somadorGenerico:puloPCBEQ\"" {  } { { "EXECUTE.vhd" "puloPCBEQ" { Text "/home/soc/Documents/Tutorial_SOC/EXECUTE.vhd" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698779843165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico4x1 EXECUTE:EXECUTE\|muxGenerico4x1:MUX_RD_ADDR " "Elaborating entity \"muxGenerico4x1\" for hierarchy \"EXECUTE:EXECUTE\|muxGenerico4x1:MUX_RD_ADDR\"" {  } { { "EXECUTE.vhd" "MUX_RD_ADDR" { Text "/home/soc/Documents/Tutorial_SOC/EXECUTE.vhd" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698779843169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico registradorGenerico:REG_EX_MEM " "Elaborating entity \"registradorGenerico\" for hierarchy \"registradorGenerico:REG_EX_MEM\"" {  } { { "MIPSExpo.vhd" "REG_EX_MEM" { Text "/home/soc/Documents/Tutorial_SOC/MIPSExpo.vhd" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698779843171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_ACCESS MEM_ACCESS:MEM " "Elaborating entity \"MEM_ACCESS\" for hierarchy \"MEM_ACCESS:MEM\"" {  } { { "MIPSExpo.vhd" "MEM" { Text "/home/soc/Documents/Tutorial_SOC/MIPSExpo.vhd" 350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698779843183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAMMIPS MEM_ACCESS:MEM\|RAMMIPS:RAM " "Elaborating entity \"RAMMIPS\" for hierarchy \"MEM_ACCESS:MEM\|RAMMIPS:RAM\"" {  } { { "MEM_ACCESS.vhd" "RAM" { Text "/home/soc/Documents/Tutorial_SOC/MEM_ACCESS.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698779843194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisorGenerico MEM_ACCESS:MEM\|divisorGenerico:BaseDeTempoUmSegundo " "Elaborating entity \"divisorGenerico\" for hierarchy \"MEM_ACCESS:MEM\|divisorGenerico:BaseDeTempoUmSegundo\"" {  } { { "MEM_ACCESS.vhd" "BaseDeTempoUmSegundo" { Text "/home/soc/Documents/Tutorial_SOC/MEM_ACCESS.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698779843199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipFlop MEM_ACCESS:MEM\|flipFlop:FFBASETEMPO " "Elaborating entity \"flipFlop\" for hierarchy \"MEM_ACCESS:MEM\|flipFlop:FFBASETEMPO\"" {  } { { "MEM_ACCESS.vhd" "FFBASETEMPO" { Text "/home/soc/Documents/Tutorial_SOC/MEM_ACCESS.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698779843202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffer_3_state_mask MEM_ACCESS:MEM\|buffer_3_state_mask:B3S_BASETEMPO " "Elaborating entity \"buffer_3_state_mask\" for hierarchy \"MEM_ACCESS:MEM\|buffer_3_state_mask:B3S_BASETEMPO\"" {  } { { "MEM_ACCESS.vhd" "B3S_BASETEMPO" { Text "/home/soc/Documents/Tutorial_SOC/MEM_ACCESS.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698779843203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico MEM_ACCESS:MEM\|registradorGenerico:REG_LIN_VGA " "Elaborating entity \"registradorGenerico\" for hierarchy \"MEM_ACCESS:MEM\|registradorGenerico:REG_LIN_VGA\"" {  } { { "MEM_ACCESS.vhd" "REG_LIN_VGA" { Text "/home/soc/Documents/Tutorial_SOC/MEM_ACCESS.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698779843204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "driverVGA MEM_ACCESS:MEM\|driverVGA:driverVGA " "Elaborating entity \"driverVGA\" for hierarchy \"MEM_ACCESS:MEM\|driverVGA:driverVGA\"" {  } { { "MEM_ACCESS.vhd" "driverVGA" { Text "/home/soc/Documents/Tutorial_SOC/MEM_ACCESS.vhd" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698779843206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interfaceVGA MEM_ACCESS:MEM\|driverVGA:driverVGA\|interfaceVGA:interface " "Elaborating entity \"interfaceVGA\" for hierarchy \"MEM_ACCESS:MEM\|driverVGA:driverVGA\|interfaceVGA:interface\"" {  } { { "(MaquinaEstado)VGA_Tile_32x32_restored/driverVGA.vhd" "interface" { Text "/home/soc/Documents/Tutorial_SOC/(MaquinaEstado)VGA_Tile_32x32_restored/driverVGA.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698779843209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controladorVGA MEM_ACCESS:MEM\|driverVGA:driverVGA\|interfaceVGA:interface\|controladorVGA:ctrl " "Elaborating entity \"controladorVGA\" for hierarchy \"MEM_ACCESS:MEM\|driverVGA:driverVGA\|interfaceVGA:interface\|controladorVGA:ctrl\"" {  } { { "(MaquinaEstado)VGA_Tile_32x32_restored/interfaceVGA.vhd" "ctrl" { Text "/home/soc/Documents/Tutorial_SOC/(MaquinaEstado)VGA_Tile_32x32_restored/interfaceVGA.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698779843211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "geradorCaracteres MEM_ACCESS:MEM\|driverVGA:driverVGA\|interfaceVGA:interface\|geradorCaracteres:charGen " "Elaborating entity \"geradorCaracteres\" for hierarchy \"MEM_ACCESS:MEM\|driverVGA:driverVGA\|interfaceVGA:interface\|geradorCaracteres:charGen\"" {  } { { "(MaquinaEstado)VGA_Tile_32x32_restored/interfaceVGA.vhd" "charGen" { Text "/home/soc/Documents/Tutorial_SOC/(MaquinaEstado)VGA_Tile_32x32_restored/interfaceVGA.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698779843218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_dual_port_ram_dual_clock MEM_ACCESS:MEM\|driverVGA:driverVGA\|interfaceVGA:interface\|geradorCaracteres:charGen\|simple_dual_port_ram_dual_clock:caracRAM " "Elaborating entity \"simple_dual_port_ram_dual_clock\" for hierarchy \"MEM_ACCESS:MEM\|driverVGA:driverVGA\|interfaceVGA:interface\|geradorCaracteres:charGen\|simple_dual_port_ram_dual_clock:caracRAM\"" {  } { { "(MaquinaEstado)VGA_Tile_32x32_restored/geradorCaracteres.vhd" "caracRAM" { Text "/home/soc/Documents/Tutorial_SOC/(MaquinaEstado)VGA_Tile_32x32_restored/geradorCaracteres.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698779843222 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "tmp simple_dual_port_ram_dual_clock.vhd(37) " "VHDL Variable Declaration warning at simple_dual_port_ram_dual_clock.vhd(37): used initial value expression for variable \"tmp\" because variable was never assigned a value" {  } { { "(MaquinaEstado)VGA_Tile_32x32_restored/simple_dual_port_ram_dual_clock.vhd" "" { Text "/home/soc/Documents/Tutorial_SOC/(MaquinaEstado)VGA_Tile_32x32_restored/simple_dual_port_ram_dual_clock.vhd" 37 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1698779843222 "|MIPSExpo|MEM_ACCESS:MEM|driverVGA:driverVGA|interfaceVGA:interface|geradorCaracteres:charGen|simple_dual_port_ram_dual_clock:caracRAM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaROMVGA MEM_ACCESS:MEM\|driverVGA:driverVGA\|interfaceVGA:interface\|geradorCaracteres:charGen\|memoriaROMVGA:colorRAM " "Elaborating entity \"memoriaROMVGA\" for hierarchy \"MEM_ACCESS:MEM\|driverVGA:driverVGA\|interfaceVGA:interface\|geradorCaracteres:charGen\|memoriaROMVGA:colorRAM\"" {  } { { "(MaquinaEstado)VGA_Tile_32x32_restored/geradorCaracteres.vhd" "colorRAM" { Text "/home/soc/Documents/Tutorial_SOC/(MaquinaEstado)VGA_Tile_32x32_restored/geradorCaracteres.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698779843226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ROMcaracteres MEM_ACCESS:MEM\|driverVGA:driverVGA\|interfaceVGA:interface\|geradorCaracteres:charGen\|ROMcaracteres:\\tipoROM:caracROM A:size32x32 " "Elaborating entity \"ROMcaracteres\" using architecture \"A:size32x32\" for hierarchy \"MEM_ACCESS:MEM\|driverVGA:driverVGA\|interfaceVGA:interface\|geradorCaracteres:charGen\|ROMcaracteres:\\tipoROM:caracROM\"" {  } { { "(MaquinaEstado)VGA_Tile_32x32_restored/geradorCaracteres.vhd" "\\tipoROM:caracROM" { Text "/home/soc/Documents/Tutorial_SOC/(MaquinaEstado)VGA_Tile_32x32_restored/geradorCaracteres.vhd" 104 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698779843227 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "charRom ROMCaracteres.vhd(46) " "VHDL Signal Declaration warning at ROMCaracteres.vhd(46): used implicit default value for signal \"charRom\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "(MaquinaEstado)VGA_Tile_32x32_restored/ROMCaracteres.vhd" "" { Text "/home/soc/Documents/Tutorial_SOC/(MaquinaEstado)VGA_Tile_32x32_restored/ROMCaracteres.vhd" 46 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1698779843230 "|MIPSExpo|MEM_ACCESS:MEM|driverVGA:driverVGA|interfaceVGA:interface|geradorCaracteres:charGen|ROMcaracteres:\tipoROM:caracROM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico MEM_ACCESS:MEM\|driverVGA:driverVGA\|interfaceVGA:interface\|geradorCaracteres:charGen\|muxGenerico:muxPixel " "Elaborating entity \"muxGenerico\" for hierarchy \"MEM_ACCESS:MEM\|driverVGA:driverVGA\|interfaceVGA:interface\|geradorCaracteres:charGen\|muxGenerico:muxPixel\"" {  } { { "(MaquinaEstado)VGA_Tile_32x32_restored/geradorCaracteres.vhd" "muxPixel" { Text "/home/soc/Documents/Tutorial_SOC/(MaquinaEstado)VGA_Tile_32x32_restored/geradorCaracteres.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698779843235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "calcMemAddr MEM_ACCESS:MEM\|driverVGA:driverVGA\|calcMemAddr:CalcMemAddr " "Elaborating entity \"calcMemAddr\" for hierarchy \"MEM_ACCESS:MEM\|driverVGA:driverVGA\|calcMemAddr:CalcMemAddr\"" {  } { { "(MaquinaEstado)VGA_Tile_32x32_restored/driverVGA.vhd" "CalcMemAddr" { Text "/home/soc/Documents/Tutorial_SOC/(MaquinaEstado)VGA_Tile_32x32_restored/driverVGA.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698779843237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somadorGenerico MEM_ACCESS:MEM\|driverVGA:driverVGA\|calcMemAddr:CalcMemAddr\|somadorGenerico:CalcPosVIDEO_A " "Elaborating entity \"somadorGenerico\" for hierarchy \"MEM_ACCESS:MEM\|driverVGA:driverVGA\|calcMemAddr:CalcMemAddr\|somadorGenerico:CalcPosVIDEO_A\"" {  } { { "(MaquinaEstado)VGA_Tile_32x32_restored/calcMemAddr.vhd" "CalcPosVIDEO_A" { Text "/home/soc/Documents/Tutorial_SOC/(MaquinaEstado)VGA_Tile_32x32_restored/calcMemAddr.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698779843239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico registradorGenerico:REG_MEM_WB " "Elaborating entity \"registradorGenerico\" for hierarchy \"registradorGenerico:REG_MEM_WB\"" {  } { { "MIPSExpo.vhd" "REG_MEM_WB" { Text "/home/soc/Documents/Tutorial_SOC/MIPSExpo.vhd" 389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698779843241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WRITE_BACK WRITE_BACK:WB " "Elaborating entity \"WRITE_BACK\" for hierarchy \"WRITE_BACK:WB\"" {  } { { "MIPSExpo.vhd" "WB" { Text "/home/soc/Documents/Tutorial_SOC/MIPSExpo.vhd" 417 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698779843250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conversorHex7Seg conversorHex7Seg:H0 " "Elaborating entity \"conversorHex7Seg\" for hierarchy \"conversorHex7Seg:H0\"" {  } { { "MIPSExpo.vhd" "H0" { Text "/home/soc/Documents/Tutorial_SOC/MIPSExpo.vhd" 458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698779843254 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "MEM_ACCESS:MEM\|driverVGA:driverVGA\|interfaceVGA:interface\|geradorCaracteres:charGen\|simple_dual_port_ram_dual_clock:caracRAM\|ram_rtl_0 " "Inferred dual-clock RAM node \"MEM_ACCESS:MEM\|driverVGA:driverVGA\|interfaceVGA:interface\|geradorCaracteres:charGen\|simple_dual_port_ram_dual_clock:caracRAM\|ram_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1698779843709 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "MEM_ACCESS:MEM\|RAMMIPS:RAM\|memRAM_rtl_0 " "Inferred RAM node \"MEM_ACCESS:MEM\|RAMMIPS:RAM\|memRAM_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1698779843710 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "DECODE:DECODE\|bancoReg:REG_BLOCK\|registrador_rtl_0 " "Inferred dual-clock RAM node \"DECODE:DECODE\|bancoReg:REG_BLOCK\|registrador_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1698779843711 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "DECODE:DECODE\|bancoReg:REG_BLOCK\|registrador_rtl_1 " "Inferred dual-clock RAM node \"DECODE:DECODE\|bancoReg:REG_BLOCK\|registrador_rtl_1\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1698779843711 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "MEM_ACCESS:MEM\|driverVGA:driverVGA\|interfaceVGA:interface\|geradorCaracteres:charGen\|memoriaROMVGA:colorRAM\|memROM " "RAM logic \"MEM_ACCESS:MEM\|driverVGA:driverVGA\|interfaceVGA:interface\|geradorCaracteres:charGen\|memoriaROMVGA:colorRAM\|memROM\" is uninferred due to inappropriate RAM size" {  } { { "(MaquinaEstado)VGA_Tile_32x32_restored/memoriaROMVGA.vhd" "memROM" { Text "/home/soc/Documents/Tutorial_SOC/(MaquinaEstado)VGA_Tile_32x32_restored/memoriaROMVGA.vhd" 31 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1698779843711 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "FETCH:FETCH\|ROMMIPS:ROM\|memROM " "RAM logic \"FETCH:FETCH\|ROMMIPS:ROM\|memROM\" is uninferred due to asynchronous read logic" {  } { { "ROMMIPS.vhd" "memROM" { Text "/home/soc/Documents/Tutorial_SOC/ROMMIPS.vhd" 215 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1698779843711 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1698779843711 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"MEM_ACCESS:MEM\|RAM_OUT\[0\]\" " "Converted tri-state node \"MEM_ACCESS:MEM\|RAM_OUT\[0\]\" into a selector" {  } { { "registradorGenerico.vhd" "" { Text "/home/soc/Documents/Tutorial_SOC/registradorGenerico.vhd" 30 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1698779843782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM_ACCESS:MEM\|RAMMIPS:RAM\|Dado_out\[12\] " "Converted tri-state buffer \"MEM_ACCESS:MEM\|RAMMIPS:RAM\|Dado_out\[12\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/soc/Documents/Tutorial_SOC/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1698779843782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM_ACCESS:MEM\|RAMMIPS:RAM\|Dado_out\[11\] " "Converted tri-state buffer \"MEM_ACCESS:MEM\|RAMMIPS:RAM\|Dado_out\[11\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/soc/Documents/Tutorial_SOC/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1698779843782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM_ACCESS:MEM\|RAMMIPS:RAM\|Dado_out\[10\] " "Converted tri-state buffer \"MEM_ACCESS:MEM\|RAMMIPS:RAM\|Dado_out\[10\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/soc/Documents/Tutorial_SOC/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1698779843782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM_ACCESS:MEM\|RAMMIPS:RAM\|Dado_out\[9\] " "Converted tri-state buffer \"MEM_ACCESS:MEM\|RAMMIPS:RAM\|Dado_out\[9\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/soc/Documents/Tutorial_SOC/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1698779843782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM_ACCESS:MEM\|RAMMIPS:RAM\|Dado_out\[8\] " "Converted tri-state buffer \"MEM_ACCESS:MEM\|RAMMIPS:RAM\|Dado_out\[8\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/soc/Documents/Tutorial_SOC/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1698779843782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM_ACCESS:MEM\|RAMMIPS:RAM\|Dado_out\[7\] " "Converted tri-state buffer \"MEM_ACCESS:MEM\|RAMMIPS:RAM\|Dado_out\[7\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/soc/Documents/Tutorial_SOC/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1698779843782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM_ACCESS:MEM\|RAMMIPS:RAM\|Dado_out\[6\] " "Converted tri-state buffer \"MEM_ACCESS:MEM\|RAMMIPS:RAM\|Dado_out\[6\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/soc/Documents/Tutorial_SOC/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1698779843782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM_ACCESS:MEM\|RAMMIPS:RAM\|Dado_out\[5\] " "Converted tri-state buffer \"MEM_ACCESS:MEM\|RAMMIPS:RAM\|Dado_out\[5\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/soc/Documents/Tutorial_SOC/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1698779843782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM_ACCESS:MEM\|RAMMIPS:RAM\|Dado_out\[4\] " "Converted tri-state buffer \"MEM_ACCESS:MEM\|RAMMIPS:RAM\|Dado_out\[4\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/soc/Documents/Tutorial_SOC/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1698779843782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM_ACCESS:MEM\|RAMMIPS:RAM\|Dado_out\[3\] " "Converted tri-state buffer \"MEM_ACCESS:MEM\|RAMMIPS:RAM\|Dado_out\[3\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/soc/Documents/Tutorial_SOC/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1698779843782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM_ACCESS:MEM\|RAMMIPS:RAM\|Dado_out\[2\] " "Converted tri-state buffer \"MEM_ACCESS:MEM\|RAMMIPS:RAM\|Dado_out\[2\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/soc/Documents/Tutorial_SOC/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1698779843782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM_ACCESS:MEM\|RAMMIPS:RAM\|Dado_out\[1\] " "Converted tri-state buffer \"MEM_ACCESS:MEM\|RAMMIPS:RAM\|Dado_out\[1\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/soc/Documents/Tutorial_SOC/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1698779843782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM_ACCESS:MEM\|RAMMIPS:RAM\|Dado_out\[13\] " "Converted tri-state buffer \"MEM_ACCESS:MEM\|RAMMIPS:RAM\|Dado_out\[13\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/soc/Documents/Tutorial_SOC/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1698779843782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM_ACCESS:MEM\|RAMMIPS:RAM\|Dado_out\[14\] " "Converted tri-state buffer \"MEM_ACCESS:MEM\|RAMMIPS:RAM\|Dado_out\[14\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/soc/Documents/Tutorial_SOC/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1698779843782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM_ACCESS:MEM\|RAMMIPS:RAM\|Dado_out\[15\] " "Converted tri-state buffer \"MEM_ACCESS:MEM\|RAMMIPS:RAM\|Dado_out\[15\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/soc/Documents/Tutorial_SOC/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1698779843782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM_ACCESS:MEM\|RAMMIPS:RAM\|Dado_out\[16\] " "Converted tri-state buffer \"MEM_ACCESS:MEM\|RAMMIPS:RAM\|Dado_out\[16\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/soc/Documents/Tutorial_SOC/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1698779843782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM_ACCESS:MEM\|RAMMIPS:RAM\|Dado_out\[17\] " "Converted tri-state buffer \"MEM_ACCESS:MEM\|RAMMIPS:RAM\|Dado_out\[17\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/soc/Documents/Tutorial_SOC/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1698779843782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM_ACCESS:MEM\|RAMMIPS:RAM\|Dado_out\[18\] " "Converted tri-state buffer \"MEM_ACCESS:MEM\|RAMMIPS:RAM\|Dado_out\[18\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/soc/Documents/Tutorial_SOC/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1698779843782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM_ACCESS:MEM\|RAMMIPS:RAM\|Dado_out\[19\] " "Converted tri-state buffer \"MEM_ACCESS:MEM\|RAMMIPS:RAM\|Dado_out\[19\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/soc/Documents/Tutorial_SOC/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1698779843782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM_ACCESS:MEM\|RAMMIPS:RAM\|Dado_out\[20\] " "Converted tri-state buffer \"MEM_ACCESS:MEM\|RAMMIPS:RAM\|Dado_out\[20\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/soc/Documents/Tutorial_SOC/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1698779843782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM_ACCESS:MEM\|RAMMIPS:RAM\|Dado_out\[21\] " "Converted tri-state buffer \"MEM_ACCESS:MEM\|RAMMIPS:RAM\|Dado_out\[21\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/soc/Documents/Tutorial_SOC/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1698779843782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM_ACCESS:MEM\|RAMMIPS:RAM\|Dado_out\[22\] " "Converted tri-state buffer \"MEM_ACCESS:MEM\|RAMMIPS:RAM\|Dado_out\[22\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/soc/Documents/Tutorial_SOC/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1698779843782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM_ACCESS:MEM\|RAMMIPS:RAM\|Dado_out\[23\] " "Converted tri-state buffer \"MEM_ACCESS:MEM\|RAMMIPS:RAM\|Dado_out\[23\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/soc/Documents/Tutorial_SOC/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1698779843782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM_ACCESS:MEM\|RAMMIPS:RAM\|Dado_out\[24\] " "Converted tri-state buffer \"MEM_ACCESS:MEM\|RAMMIPS:RAM\|Dado_out\[24\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/soc/Documents/Tutorial_SOC/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1698779843782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM_ACCESS:MEM\|RAMMIPS:RAM\|Dado_out\[25\] " "Converted tri-state buffer \"MEM_ACCESS:MEM\|RAMMIPS:RAM\|Dado_out\[25\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/soc/Documents/Tutorial_SOC/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1698779843782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM_ACCESS:MEM\|RAMMIPS:RAM\|Dado_out\[26\] " "Converted tri-state buffer \"MEM_ACCESS:MEM\|RAMMIPS:RAM\|Dado_out\[26\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/soc/Documents/Tutorial_SOC/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1698779843782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM_ACCESS:MEM\|RAMMIPS:RAM\|Dado_out\[27\] " "Converted tri-state buffer \"MEM_ACCESS:MEM\|RAMMIPS:RAM\|Dado_out\[27\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/soc/Documents/Tutorial_SOC/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1698779843782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM_ACCESS:MEM\|RAMMIPS:RAM\|Dado_out\[28\] " "Converted tri-state buffer \"MEM_ACCESS:MEM\|RAMMIPS:RAM\|Dado_out\[28\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/soc/Documents/Tutorial_SOC/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1698779843782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM_ACCESS:MEM\|RAMMIPS:RAM\|Dado_out\[29\] " "Converted tri-state buffer \"MEM_ACCESS:MEM\|RAMMIPS:RAM\|Dado_out\[29\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/soc/Documents/Tutorial_SOC/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1698779843782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM_ACCESS:MEM\|RAMMIPS:RAM\|Dado_out\[30\] " "Converted tri-state buffer \"MEM_ACCESS:MEM\|RAMMIPS:RAM\|Dado_out\[30\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/soc/Documents/Tutorial_SOC/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1698779843782 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM_ACCESS:MEM\|RAMMIPS:RAM\|Dado_out\[31\] " "Converted tri-state buffer \"MEM_ACCESS:MEM\|RAMMIPS:RAM\|Dado_out\[31\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/soc/Documents/Tutorial_SOC/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1698779843782 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1698779843782 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MEM_ACCESS:MEM\|driverVGA:driverVGA\|interfaceVGA:interface\|geradorCaracteres:charGen\|simple_dual_port_ram_dual_clock:caracRAM\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MEM_ACCESS:MEM\|driverVGA:driverVGA\|interfaceVGA:interface\|geradorCaracteres:charGen\|simple_dual_port_ram_dual_clock:caracRAM\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698779844431 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698779844431 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698779844431 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698779844431 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698779844431 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698779844431 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698779844431 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698779844431 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698779844431 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698779844431 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698779844431 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698779844431 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698779844431 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698779844431 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/MIPSExpo.ram0_simple_dual_port_ram_dual_clock_e4fadce2.hdl.mif " "Parameter INIT_FILE set to db/MIPSExpo.ram0_simple_dual_port_ram_dual_clock_e4fadce2.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698779844431 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1698779844431 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MEM_ACCESS:MEM\|RAMMIPS:RAM\|memRAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MEM_ACCESS:MEM\|RAMMIPS:RAM\|memRAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698779844431 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698779844431 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698779844431 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698779844431 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698779844431 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698779844431 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698779844431 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698779844431 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698779844431 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698779844431 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698779844431 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698779844431 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698779844431 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698779844431 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1698779844431 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "DECODE:DECODE\|bancoReg:REG_BLOCK\|registrador_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"DECODE:DECODE\|bancoReg:REG_BLOCK\|registrador_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698779844431 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698779844431 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698779844431 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698779844431 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698779844431 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698779844431 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698779844431 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698779844431 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698779844431 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698779844431 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698779844431 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698779844431 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698779844431 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698779844431 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/MIPSExpo.ram0_bancoReg_a8bc2223.hdl.mif " "Parameter INIT_FILE set to db/MIPSExpo.ram0_bancoReg_a8bc2223.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698779844431 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1698779844431 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "DECODE:DECODE\|bancoReg:REG_BLOCK\|registrador_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"DECODE:DECODE\|bancoReg:REG_BLOCK\|registrador_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698779844431 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698779844431 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698779844431 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698779844431 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698779844431 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698779844431 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698779844431 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698779844431 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698779844431 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698779844431 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698779844431 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698779844431 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698779844431 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698779844431 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/MIPSExpo.ram0_bancoReg_a8bc2223.hdl.mif " "Parameter INIT_FILE set to db/MIPSExpo.ram0_bancoReg_a8bc2223.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698779844431 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1698779844431 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1698779844431 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MEM_ACCESS:MEM\|driverVGA:driverVGA\|interfaceVGA:interface\|geradorCaracteres:charGen\|simple_dual_port_ram_dual_clock:caracRAM\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"MEM_ACCESS:MEM\|driverVGA:driverVGA\|interfaceVGA:interface\|geradorCaracteres:charGen\|simple_dual_port_ram_dual_clock:caracRAM\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698779844528 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MEM_ACCESS:MEM\|driverVGA:driverVGA\|interfaceVGA:interface\|geradorCaracteres:charGen\|simple_dual_port_ram_dual_clock:caracRAM\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"MEM_ACCESS:MEM\|driverVGA:driverVGA\|interfaceVGA:interface\|geradorCaracteres:charGen\|simple_dual_port_ram_dual_clock:caracRAM\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698779844528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698779844528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698779844528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698779844528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698779844528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 9 " "Parameter \"WIDTHAD_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698779844528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 512 " "Parameter \"NUMWORDS_B\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698779844528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698779844528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698779844528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698779844528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698779844528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698779844528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698779844528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698779844528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/MIPSExpo.ram0_simple_dual_port_ram_dual_clock_e4fadce2.hdl.mif " "Parameter \"INIT_FILE\" = \"db/MIPSExpo.ram0_simple_dual_port_ram_dual_clock_e4fadce2.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698779844528 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1698779844528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2iq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2iq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2iq1 " "Found entity 1: altsyncram_2iq1" {  } { { "db/altsyncram_2iq1.tdf" "" { Text "/home/soc/Documents/Tutorial_SOC/db/altsyncram_2iq1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698779844566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698779844566 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MEM_ACCESS:MEM\|RAMMIPS:RAM\|altsyncram:memRAM_rtl_0 " "Elaborated megafunction instantiation \"MEM_ACCESS:MEM\|RAMMIPS:RAM\|altsyncram:memRAM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698779844611 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MEM_ACCESS:MEM\|RAMMIPS:RAM\|altsyncram:memRAM_rtl_0 " "Instantiated megafunction \"MEM_ACCESS:MEM\|RAMMIPS:RAM\|altsyncram:memRAM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698779844611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698779844611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698779844611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698779844611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698779844611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698779844611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698779844611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698779844611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698779844611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698779844611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698779844611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698779844611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698779844611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698779844611 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1698779844611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_iji1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_iji1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_iji1 " "Found entity 1: altsyncram_iji1" {  } { { "db/altsyncram_iji1.tdf" "" { Text "/home/soc/Documents/Tutorial_SOC/db/altsyncram_iji1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698779844649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698779844649 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DECODE:DECODE\|bancoReg:REG_BLOCK\|altsyncram:registrador_rtl_0 " "Elaborated megafunction instantiation \"DECODE:DECODE\|bancoReg:REG_BLOCK\|altsyncram:registrador_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698779844687 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DECODE:DECODE\|bancoReg:REG_BLOCK\|altsyncram:registrador_rtl_0 " "Instantiated megafunction \"DECODE:DECODE\|bancoReg:REG_BLOCK\|altsyncram:registrador_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698779844687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698779844687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698779844687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698779844687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698779844687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698779844687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698779844687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698779844687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698779844687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698779844687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698779844687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698779844687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698779844687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698779844687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/MIPSExpo.ram0_bancoReg_a8bc2223.hdl.mif " "Parameter \"INIT_FILE\" = \"db/MIPSExpo.ram0_bancoReg_a8bc2223.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698779844687 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1698779844687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tfp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tfp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tfp1 " "Found entity 1: altsyncram_tfp1" {  } { { "db/altsyncram_tfp1.tdf" "" { Text "/home/soc/Documents/Tutorial_SOC/db/altsyncram_tfp1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698779844728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698779844728 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1698779845831 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1698779848925 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1698779849127 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698779849127 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "13 " "Design contains 13 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "MIPSExpo.vhd" "" { Text "/home/soc/Documents/Tutorial_SOC/MIPSExpo.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698779849271 "|MIPSExpo|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "MIPSExpo.vhd" "" { Text "/home/soc/Documents/Tutorial_SOC/MIPSExpo.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698779849271 "|MIPSExpo|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "MIPSExpo.vhd" "" { Text "/home/soc/Documents/Tutorial_SOC/MIPSExpo.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698779849271 "|MIPSExpo|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "MIPSExpo.vhd" "" { Text "/home/soc/Documents/Tutorial_SOC/MIPSExpo.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698779849271 "|MIPSExpo|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_RESET_N " "No output dependent on input pin \"FPGA_RESET_N\"" {  } { { "MIPSExpo.vhd" "" { Text "/home/soc/Documents/Tutorial_SOC/MIPSExpo.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698779849271 "|MIPSExpo|FPGA_RESET_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "MIPSExpo.vhd" "" { Text "/home/soc/Documents/Tutorial_SOC/MIPSExpo.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698779849271 "|MIPSExpo|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "MIPSExpo.vhd" "" { Text "/home/soc/Documents/Tutorial_SOC/MIPSExpo.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698779849271 "|MIPSExpo|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "MIPSExpo.vhd" "" { Text "/home/soc/Documents/Tutorial_SOC/MIPSExpo.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698779849271 "|MIPSExpo|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "MIPSExpo.vhd" "" { Text "/home/soc/Documents/Tutorial_SOC/MIPSExpo.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698779849271 "|MIPSExpo|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "MIPSExpo.vhd" "" { Text "/home/soc/Documents/Tutorial_SOC/MIPSExpo.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698779849271 "|MIPSExpo|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "MIPSExpo.vhd" "" { Text "/home/soc/Documents/Tutorial_SOC/MIPSExpo.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698779849271 "|MIPSExpo|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "MIPSExpo.vhd" "" { Text "/home/soc/Documents/Tutorial_SOC/MIPSExpo.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698779849271 "|MIPSExpo|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "MIPSExpo.vhd" "" { Text "/home/soc/Documents/Tutorial_SOC/MIPSExpo.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698779849271 "|MIPSExpo|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1698779849271 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1734 " "Implemented 1734 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1698779849275 ""} { "Info" "ICUT_CUT_TM_OPINS" "66 " "Implemented 66 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1698779849275 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1548 " "Implemented 1548 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1698779849275 ""} { "Info" "ICUT_CUT_TM_RAMS" "104 " "Implemented 104 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1698779849275 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1698779849275 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 53 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 53 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1114 " "Peak virtual memory: 1114 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698779849291 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 31 16:17:29 2023 " "Processing ended: Tue Oct 31 16:17:29 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698779849291 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698779849291 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698779849291 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1698779849291 ""}
