// Seed: 231308584
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout tri0 id_2;
  input wire id_1;
  assign id_2 = 1;
  assign module_1.id_1 = 0;
  bit id_4, id_5;
  always_comb id_5 = id_5;
endmodule
module module_1 #(
    parameter id_5 = 32'd5
) (
    input wor id_0,
    input tri0 id_1,
    output logic id_2,
    input uwire id_3,
    input tri1 id_4,
    input supply0 _id_5
);
  always begin : LABEL_0
    id_2 <= -1;
  end
  wire [id_5 : 1] id_7;
  id_8 :
  assert property (@(posedge 1 or negedge id_1 == 1) 1)
  else #1 @(id_3 or posedge id_1) $signed(36);
  ;
  parameter id_9 = 1;
  module_0 modCall_1 (
      id_9,
      id_7,
      id_7
  );
endmodule
