<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › scsi › isci › registers.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>registers.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * This file is provided under a dual BSD/GPLv2 license.  When using or</span>
<span class="cm"> * redistributing this file, you may do so under either license.</span>
<span class="cm"> *</span>
<span class="cm"> * GPL LICENSE SUMMARY</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright(c) 2008 - 2011 Intel Corporation. All rights reserved.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of version 2 of the GNU General Public License as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope that it will be useful, but</span>
<span class="cm"> * WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU</span>
<span class="cm"> * General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License</span>
<span class="cm"> * along with this program; if not, write to the Free Software</span>
<span class="cm"> * Foundation, Inc., 51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA.</span>
<span class="cm"> * The full GNU General Public License is included in this distribution</span>
<span class="cm"> * in the file called LICENSE.GPL.</span>
<span class="cm"> *</span>
<span class="cm"> * BSD LICENSE</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright(c) 2008 - 2011 Intel Corporation. All rights reserved.</span>
<span class="cm"> * All rights reserved.</span>
<span class="cm"> *</span>
<span class="cm"> * Redistribution and use in source and binary forms, with or without</span>
<span class="cm"> * modification, are permitted provided that the following conditions</span>
<span class="cm"> * are met:</span>
<span class="cm"> *</span>
<span class="cm"> *   * Redistributions of source code must retain the above copyright</span>
<span class="cm"> *     notice, this list of conditions and the following disclaimer.</span>
<span class="cm"> *   * Redistributions in binary form must reproduce the above copyright</span>
<span class="cm"> *     notice, this list of conditions and the following disclaimer in</span>
<span class="cm"> *     the documentation and/or other materials provided with the</span>
<span class="cm"> *     distribution.</span>
<span class="cm"> *   * Neither the name of Intel Corporation nor the names of its</span>
<span class="cm"> *     contributors may be used to endorse or promote products derived</span>
<span class="cm"> *     from this software without specific prior written permission.</span>
<span class="cm"> *</span>
<span class="cm"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span>
<span class="cm"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span>
<span class="cm"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span>
<span class="cm"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span>
<span class="cm"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span>
<span class="cm"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span>
<span class="cm"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span>
<span class="cm"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span>
<span class="cm"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span>
<span class="cm"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span>
<span class="cm"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span>
<span class="cm"> */</span>

<span class="cp">#ifndef _SCU_REGISTERS_H_</span>
<span class="cp">#define _SCU_REGISTERS_H_</span>

<span class="cm">/**</span>
<span class="cm"> * This file contains the constants and structures for the SCU memory mapped</span>
<span class="cm"> *    registers.</span>
<span class="cm"> *</span>
<span class="cm"> *</span>
<span class="cm"> */</span>

<span class="cp">#define SCU_VIIT_ENTRY_ID_MASK         (0xC0000000)</span>
<span class="cp">#define SCU_VIIT_ENTRY_ID_SHIFT        (30)</span>

<span class="cp">#define SCU_VIIT_ENTRY_FUNCTION_MASK   (0x0FF00000)</span>
<span class="cp">#define SCU_VIIT_ENTRY_FUNCTION_SHIFT  (20)</span>

<span class="cp">#define SCU_VIIT_ENTRY_IPPTMODE_MASK   (0x0001F800)</span>
<span class="cp">#define SCU_VIIT_ENTRY_IPPTMODE_SHIFT  (12)</span>

<span class="cp">#define SCU_VIIT_ENTRY_LPVIE_MASK      (0x00000F00)</span>
<span class="cp">#define SCU_VIIT_ENTRY_LPVIE_SHIFT     (8)</span>

<span class="cp">#define SCU_VIIT_ENTRY_STATUS_MASK     (0x000000FF)</span>
<span class="cp">#define SCU_VIIT_ENTRY_STATUS_SHIFT    (0)</span>

<span class="cp">#define SCU_VIIT_ENTRY_ID_INVALID   (0 &lt;&lt; SCU_VIIT_ENTRY_ID_SHIFT)</span>
<span class="cp">#define SCU_VIIT_ENTRY_ID_VIIT      (1 &lt;&lt; SCU_VIIT_ENTRY_ID_SHIFT)</span>
<span class="cp">#define SCU_VIIT_ENTRY_ID_IIT       (2 &lt;&lt; SCU_VIIT_ENTRY_ID_SHIFT)</span>
<span class="cp">#define SCU_VIIT_ENTRY_ID_VIRT_EXP  (3 &lt;&lt; SCU_VIIT_ENTRY_ID_SHIFT)</span>

<span class="cp">#define SCU_VIIT_IPPT_SSP_INITIATOR (0x01 &lt;&lt; SCU_VIIT_ENTRY_IPPTMODE_SHIFT)</span>
<span class="cp">#define SCU_VIIT_IPPT_SMP_INITIATOR (0x02 &lt;&lt; SCU_VIIT_ENTRY_IPPTMODE_SHIFT)</span>
<span class="cp">#define SCU_VIIT_IPPT_STP_INITIATOR (0x04 &lt;&lt; SCU_VIIT_ENTRY_IPPTMODE_SHIFT)</span>
<span class="cp">#define SCU_VIIT_IPPT_INITIATOR	    \</span>
<span class="cp">	(\</span>
<span class="cp">		SCU_VIIT_IPPT_SSP_INITIATOR  \</span>
<span class="cp">		| SCU_VIIT_IPPT_SMP_INITIATOR  \</span>
<span class="cp">		| SCU_VIIT_IPPT_STP_INITIATOR  \</span>
<span class="cp">	)</span>

<span class="cp">#define SCU_VIIT_STATUS_RNC_VALID      (0x01 &lt;&lt; SCU_VIIT_ENTRY_STATUS_SHIFT)</span>
<span class="cp">#define SCU_VIIT_STATUS_ADDRESS_VALID  (0x02 &lt;&lt; SCU_VIIT_ENTRY_STATUS_SHIFT)</span>
<span class="cp">#define SCU_VIIT_STATUS_RNI_VALID      (0x04 &lt;&lt; SCU_VIIT_ENTRY_STATUS_SHIFT)</span>
<span class="cp">#define SCU_VIIT_STATUS_ALL_VALID      \</span>
<span class="cp">	(\</span>
<span class="cp">		SCU_VIIT_STATUS_RNC_VALID	\</span>
<span class="cp">		| SCU_VIIT_STATUS_ADDRESS_VALID	  \</span>
<span class="cp">		| SCU_VIIT_STATUS_RNI_VALID	  \</span>
<span class="cp">	)</span>

<span class="cp">#define SCU_VIIT_IPPT_SMP_TARGET    (0x10 &lt;&lt; SCU_VIIT_ENTRY_IPPTMODE_SHIFT)</span>

<span class="cm">/**</span>
<span class="cm"> * struct scu_viit_entry - This is the SCU Virtual Initiator Table Entry</span>
<span class="cm"> *</span>
<span class="cm"> *</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">scu_viit_entry</span> <span class="p">{</span>
	<span class="cm">/**</span>
<span class="cm">	 * This must be encoded as to the type of initiator that is being constructed</span>
<span class="cm">	 * for this port.</span>
<span class="cm">	 */</span>
	<span class="n">u32</span> <span class="n">status</span><span class="p">;</span>

	<span class="cm">/**</span>
<span class="cm">	 * Virtual initiator high SAS Address</span>
<span class="cm">	 */</span>
	<span class="n">u32</span> <span class="n">initiator_sas_address_hi</span><span class="p">;</span>

	<span class="cm">/**</span>
<span class="cm">	 * Virtual initiator low SAS Address</span>
<span class="cm">	 */</span>
	<span class="n">u32</span> <span class="n">initiator_sas_address_lo</span><span class="p">;</span>

	<span class="cm">/**</span>
<span class="cm">	 * This must be 0</span>
<span class="cm">	 */</span>
	<span class="n">u32</span> <span class="n">reserved</span><span class="p">;</span>

<span class="p">};</span>


<span class="cm">/* IIT Status Defines */</span>
<span class="cp">#define SCU_IIT_ENTRY_ID_MASK                (0xC0000000)</span>
<span class="cp">#define SCU_IIT_ENTRY_ID_SHIFT               (30)</span>

<span class="cp">#define SCU_IIT_ENTRY_STATUS_UPDATE_MASK     (0x20000000)</span>
<span class="cp">#define SCU_IIT_ENTRY_STATUS_UPDATE_SHIFT    (29)</span>

<span class="cp">#define SCU_IIT_ENTRY_LPI_MASK               (0x00000F00)</span>
<span class="cp">#define SCU_IIT_ENTRY_LPI_SHIFT              (8)</span>

<span class="cp">#define SCU_IIT_ENTRY_STATUS_MASK            (0x000000FF)</span>
<span class="cp">#define SCU_IIT_ENTRY_STATUS_SHIFT           (0)</span>

<span class="cm">/* IIT Remote Initiator Defines */</span>
<span class="cp">#define SCU_IIT_ENTRY_REMOTE_TAG_MASK  (0x0000FFFF)</span>
<span class="cp">#define SCU_IIT_ENTRY_REMOTE_TAG_SHIFT (0)</span>

<span class="cp">#define SCU_IIT_ENTRY_REMOTE_RNC_MASK  (0x0FFF0000)</span>
<span class="cp">#define SCU_IIT_ENTRY_REMOTE_RNC_SHIFT (16)</span>

<span class="cp">#define SCU_IIT_ENTRY_ID_INVALID   (0 &lt;&lt; SCU_IIT_ENTRY_ID_SHIFT)</span>
<span class="cp">#define SCU_IIT_ENTRY_ID_VIIT      (1 &lt;&lt; SCU_IIT_ENTRY_ID_SHIFT)</span>
<span class="cp">#define SCU_IIT_ENTRY_ID_IIT       (2 &lt;&lt; SCU_IIT_ENTRY_ID_SHIFT)</span>
<span class="cp">#define SCU_IIT_ENTRY_ID_VIRT_EXP  (3 &lt;&lt; SCU_IIT_ENTRY_ID_SHIFT)</span>

<span class="cm">/**</span>
<span class="cm"> * struct scu_iit_entry - This will be implemented later when we support</span>
<span class="cm"> *    virtual functions</span>
<span class="cm"> *</span>
<span class="cm"> *</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">scu_iit_entry</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">status</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">remote_initiator_sas_address_hi</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">remote_initiator_sas_address_lo</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">remote_initiator</span><span class="p">;</span>

<span class="p">};</span>

<span class="cm">/* Generate a value for an SCU register */</span>
<span class="cp">#define SCU_GEN_VALUE(name, value) \</span>
<span class="cp">	(((value) &lt;&lt; name ## _SHIFT) &amp; (name ## _MASK))</span>

<span class="cm">/*</span>
<span class="cm"> * Generate a bit value for an SCU register</span>
<span class="cm"> * Make sure that the register MASK is just a single bit */</span>
<span class="cp">#define SCU_GEN_BIT(name) \</span>
<span class="cp">	SCU_GEN_VALUE(name, ((u32)1))</span>

<span class="cp">#define SCU_SET_BIT(name, reg_value) \</span>
<span class="cp">	((reg_value) | SCU_GEN_BIT(name))</span>

<span class="cp">#define SCU_CLEAR_BIT(name, reg_value) \</span>
<span class="cp">	((reg_value)$ ~(SCU_GEN_BIT(name)))</span>

<span class="cm">/*</span>
<span class="cm"> * *****************************************************************************</span>
<span class="cm"> * Unions for bitfield definitions of SCU Registers</span>
<span class="cm"> * SMU Post Context Port</span>
<span class="cm"> * ***************************************************************************** */</span>
<span class="cp">#define SMU_POST_CONTEXT_PORT_CONTEXT_INDEX_SHIFT         (0)</span>
<span class="cp">#define SMU_POST_CONTEXT_PORT_CONTEXT_INDEX_MASK          (0x00000FFF)</span>
<span class="cp">#define SMU_POST_CONTEXT_PORT_LOGICAL_PORT_INDEX_SHIFT    (12)</span>
<span class="cp">#define SMU_POST_CONTEXT_PORT_LOGICAL_PORT_INDEX_MASK     (0x0000F000)</span>
<span class="cp">#define SMU_POST_CONTEXT_PORT_PROTOCOL_ENGINE_SHIFT       (16)</span>
<span class="cp">#define SMU_POST_CONTEXT_PORT_PROTOCOL_ENGINE_MASK        (0x00030000)</span>
<span class="cp">#define SMU_POST_CONTEXT_PORT_COMMAND_CONTEXT_SHIFT       (18)</span>
<span class="cp">#define SMU_POST_CONTEXT_PORT_COMMAND_CONTEXT_MASK        (0x00FC0000)</span>
<span class="cp">#define SMU_POST_CONTEXT_PORT_RESERVED_MASK               (0xFF000000)</span>

<span class="cp">#define SMU_PCP_GEN_VAL(name, value) \</span>
<span class="cp">	SCU_GEN_VALUE(SMU_POST_CONTEXT_PORT_ ## name, value)</span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define SMU_INTERRUPT_STATUS_COMPLETION_SHIFT       (31)</span>
<span class="cp">#define SMU_INTERRUPT_STATUS_COMPLETION_MASK        (0x80000000)</span>
<span class="cp">#define SMU_INTERRUPT_STATUS_QUEUE_SUSPEND_SHIFT    (1)</span>
<span class="cp">#define SMU_INTERRUPT_STATUS_QUEUE_SUSPEND_MASK     (0x00000002)</span>
<span class="cp">#define SMU_INTERRUPT_STATUS_QUEUE_ERROR_SHIFT      (0)</span>
<span class="cp">#define SMU_INTERRUPT_STATUS_QUEUE_ERROR_MASK       (0x00000001)</span>
<span class="cp">#define SMU_INTERRUPT_STATUS_RESERVED_MASK          (0x7FFFFFFC)</span>

<span class="cp">#define SMU_ISR_GEN_BIT(name) \</span>
<span class="cp">	SCU_GEN_BIT(SMU_INTERRUPT_STATUS_ ## name)</span>

<span class="cp">#define SMU_ISR_QUEUE_ERROR   SMU_ISR_GEN_BIT(QUEUE_ERROR)</span>
<span class="cp">#define SMU_ISR_QUEUE_SUSPEND SMU_ISR_GEN_BIT(QUEUE_SUSPEND)</span>
<span class="cp">#define SMU_ISR_COMPLETION    SMU_ISR_GEN_BIT(COMPLETION)</span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define SMU_INTERRUPT_MASK_COMPLETION_SHIFT         (31)</span>
<span class="cp">#define SMU_INTERRUPT_MASK_COMPLETION_MASK          (0x80000000)</span>
<span class="cp">#define SMU_INTERRUPT_MASK_QUEUE_SUSPEND_SHIFT      (1)</span>
<span class="cp">#define SMU_INTERRUPT_MASK_QUEUE_SUSPEND_MASK       (0x00000002)</span>
<span class="cp">#define SMU_INTERRUPT_MASK_QUEUE_ERROR_SHIFT        (0)</span>
<span class="cp">#define SMU_INTERRUPT_MASK_QUEUE_ERROR_MASK         (0x00000001)</span>
<span class="cp">#define SMU_INTERRUPT_MASK_RESERVED_MASK            (0x7FFFFFFC)</span>

<span class="cp">#define SMU_IMR_GEN_BIT(name) \</span>
<span class="cp">	SCU_GEN_BIT(SMU_INTERRUPT_MASK_ ## name)</span>

<span class="cp">#define SMU_IMR_QUEUE_ERROR   SMU_IMR_GEN_BIT(QUEUE_ERROR)</span>
<span class="cp">#define SMU_IMR_QUEUE_SUSPEND SMU_IMR_GEN_BIT(QUEUE_SUSPEND)</span>
<span class="cp">#define SMU_IMR_COMPLETION    SMU_IMR_GEN_BIT(COMPLETION)</span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define SMU_INTERRUPT_COALESCING_CONTROL_TIMER_SHIFT    (0)</span>
<span class="cp">#define SMU_INTERRUPT_COALESCING_CONTROL_TIMER_MASK     (0x0000001F)</span>
<span class="cp">#define SMU_INTERRUPT_COALESCING_CONTROL_NUMBER_SHIFT   (8)</span>
<span class="cp">#define SMU_INTERRUPT_COALESCING_CONTROL_NUMBER_MASK    (0x0000FF00)</span>
<span class="cp">#define SMU_INTERRUPT_COALESCING_CONTROL_RESERVED_MASK  (0xFFFF00E0)</span>

<span class="cp">#define SMU_ICC_GEN_VAL(name, value) \</span>
<span class="cp">	SCU_GEN_VALUE(SMU_INTERRUPT_COALESCING_CONTROL_ ## name, value)</span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define SMU_TASK_CONTEXT_RANGE_START_SHIFT      (0)</span>
<span class="cp">#define SMU_TASK_CONTEXT_RANGE_START_MASK       (0x00000FFF)</span>
<span class="cp">#define SMU_TASK_CONTEXT_RANGE_ENDING_SHIFT     (16)</span>
<span class="cp">#define SMU_TASK_CONTEXT_RANGE_ENDING_MASK      (0x0FFF0000)</span>
<span class="cp">#define SMU_TASK_CONTEXT_RANGE_ENABLE_SHIFT     (31)</span>
<span class="cp">#define SMU_TASK_CONTEXT_RANGE_ENABLE_MASK      (0x80000000)</span>
<span class="cp">#define SMU_TASK_CONTEXT_RANGE_RESERVED_MASK    (0x7000F000)</span>

<span class="cp">#define SMU_TCR_GEN_VAL(name, value) \</span>
<span class="cp">	SCU_GEN_VALUE(SMU_TASK_CONTEXT_RANGE_ ## name, value)</span>

<span class="cp">#define SMU_TCR_GEN_BIT(name, value) \</span>
<span class="cp">	SCU_GEN_BIT(SMU_TASK_CONTEXT_RANGE_ ## name)</span>

<span class="cm">/* ***************************************************************************** */</span>

<span class="cp">#define SMU_COMPLETION_QUEUE_PUT_POINTER_SHIFT          (0)</span>
<span class="cp">#define SMU_COMPLETION_QUEUE_PUT_POINTER_MASK           (0x00003FFF)</span>
<span class="cp">#define SMU_COMPLETION_QUEUE_PUT_CYCLE_BIT_SHIFT        (15)</span>
<span class="cp">#define SMU_COMPLETION_QUEUE_PUT_CYCLE_BIT_MASK         (0x00008000)</span>
<span class="cp">#define SMU_COMPLETION_QUEUE_PUT_EVENT_POINTER_SHIFT    (16)</span>
<span class="cp">#define SMU_COMPLETION_QUEUE_PUT_EVENT_POINTER_MASK     (0x03FF0000)</span>
<span class="cp">#define SMU_COMPLETION_QUEUE_PUT_EVENT_CYCLE_BIT_SHIFT  (26)</span>
<span class="cp">#define SMU_COMPLETION_QUEUE_PUT_EVENT_CYCLE_BIT_MASK   (0x04000000)</span>
<span class="cp">#define SMU_COMPLETION_QUEUE_PUT_RESERVED_MASK          (0xF8004000)</span>

<span class="cp">#define SMU_CQPR_GEN_VAL(name, value) \</span>
<span class="cp">	SCU_GEN_VALUE(SMU_COMPLETION_QUEUE_PUT_ ## name, value)</span>

<span class="cp">#define SMU_CQPR_GEN_BIT(name) \</span>
<span class="cp">	SCU_GEN_BIT(SMU_COMPLETION_QUEUE_PUT_ ## name)</span>

<span class="cm">/* ***************************************************************************** */</span>

<span class="cp">#define SMU_COMPLETION_QUEUE_GET_POINTER_SHIFT          (0)</span>
<span class="cp">#define SMU_COMPLETION_QUEUE_GET_POINTER_MASK           (0x00003FFF)</span>
<span class="cp">#define SMU_COMPLETION_QUEUE_GET_CYCLE_BIT_SHIFT        (15)</span>
<span class="cp">#define SMU_COMPLETION_QUEUE_GET_CYCLE_BIT_MASK         (0x00008000)</span>
<span class="cp">#define SMU_COMPLETION_QUEUE_GET_EVENT_POINTER_SHIFT    (16)</span>
<span class="cp">#define SMU_COMPLETION_QUEUE_GET_EVENT_POINTER_MASK     (0x03FF0000)</span>
<span class="cp">#define SMU_COMPLETION_QUEUE_GET_EVENT_CYCLE_BIT_SHIFT  (26)</span>
<span class="cp">#define SMU_COMPLETION_QUEUE_GET_EVENT_CYCLE_BIT_MASK   (0x04000000)</span>
<span class="cp">#define SMU_COMPLETION_QUEUE_GET_ENABLE_SHIFT           (30)</span>
<span class="cp">#define SMU_COMPLETION_QUEUE_GET_ENABLE_MASK            (0x40000000)</span>
<span class="cp">#define SMU_COMPLETION_QUEUE_GET_EVENT_ENABLE_SHIFT     (31)</span>
<span class="cp">#define SMU_COMPLETION_QUEUE_GET_EVENT_ENABLE_MASK      (0x80000000)</span>
<span class="cp">#define SMU_COMPLETION_QUEUE_GET_RESERVED_MASK          (0x38004000)</span>

<span class="cp">#define SMU_CQGR_GEN_VAL(name, value) \</span>
<span class="cp">	SCU_GEN_VALUE(SMU_COMPLETION_QUEUE_GET_ ## name, value)</span>

<span class="cp">#define SMU_CQGR_GEN_BIT(name) \</span>
<span class="cp">	SCU_GEN_BIT(SMU_COMPLETION_QUEUE_GET_ ## name)</span>

<span class="cp">#define SMU_CQGR_CYCLE_BIT \</span>
<span class="cp">	SMU_CQGR_GEN_BIT(CYCLE_BIT)</span>

<span class="cp">#define SMU_CQGR_EVENT_CYCLE_BIT \</span>
<span class="cp">	SMU_CQGR_GEN_BIT(EVENT_CYCLE_BIT)</span>

<span class="cp">#define SMU_CQGR_GET_POINTER_SET(value)	\</span>
<span class="cp">	SMU_CQGR_GEN_VAL(POINTER, value)</span>


<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define SMU_COMPLETION_QUEUE_CONTROL_QUEUE_LIMIT_SHIFT  (0)</span>
<span class="cp">#define SMU_COMPLETION_QUEUE_CONTROL_QUEUE_LIMIT_MASK   (0x00003FFF)</span>
<span class="cp">#define SMU_COMPLETION_QUEUE_CONTROL_EVENT_LIMIT_SHIFT  (16)</span>
<span class="cp">#define SMU_COMPLETION_QUEUE_CONTROL_EVENT_LIMIT_MASK   (0x03FF0000)</span>
<span class="cp">#define SMU_COMPLETION_QUEUE_CONTROL_RESERVED_MASK      (0xFC00C000)</span>

<span class="cp">#define SMU_CQC_GEN_VAL(name, value) \</span>
<span class="cp">	SCU_GEN_VALUE(SMU_COMPLETION_QUEUE_CONTROL_ ## name, value)</span>

<span class="cp">#define SMU_CQC_QUEUE_LIMIT_SET(value) \</span>
<span class="cp">	SMU_CQC_GEN_VAL(QUEUE_LIMIT, value)</span>

<span class="cp">#define SMU_CQC_EVENT_LIMIT_SET(value) \</span>
<span class="cp">	SMU_CQC_GEN_VAL(EVENT_LIMIT, value)</span>


<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define SMU_DEVICE_CONTEXT_CAPACITY_MAX_TC_SHIFT    (0)</span>
<span class="cp">#define SMU_DEVICE_CONTEXT_CAPACITY_MAX_TC_MASK     (0x00000FFF)</span>
<span class="cp">#define SMU_DEVICE_CONTEXT_CAPACITY_MAX_LP_SHIFT    (12)</span>
<span class="cp">#define SMU_DEVICE_CONTEXT_CAPACITY_MAX_LP_MASK     (0x00007000)</span>
<span class="cp">#define SMU_DEVICE_CONTEXT_CAPACITY_MAX_RNC_SHIFT   (15)</span>
<span class="cp">#define SMU_DEVICE_CONTEXT_CAPACITY_MAX_RNC_MASK    (0x07FF8000)</span>
<span class="cp">#define SMU_DEVICE_CONTEXT_CAPACITY_MAX_PEG_SHIFT   (27)</span>
<span class="cp">#define SMU_DEVICE_CONTEXT_CAPACITY_MAX_PEG_MASK    (0x08000000)</span>
<span class="cp">#define SMU_DEVICE_CONTEXT_CAPACITY_RESERVED_MASK   (0xF0000000)</span>

<span class="cp">#define SMU_DCC_GEN_VAL(name, value) \</span>
<span class="cp">	SCU_GEN_VALUE(SMU_DEVICE_CONTEXT_CAPACITY_ ## name, value)</span>

<span class="cp">#define SMU_DCC_GET_MAX_PEG(value) \</span>
<span class="cp">	(\</span>
<span class="cp">		((value) &amp; SMU_DEVICE_CONTEXT_CAPACITY_MAX_PEG_MASK) \</span>
<span class="cp">		&gt;&gt; SMU_DEVICE_CONTEXT_CAPACITY_MAX_LP_SHIFT \</span>
<span class="cp">	)</span>

<span class="cp">#define SMU_DCC_GET_MAX_LP(value) \</span>
<span class="cp">	(\</span>
<span class="cp">		((value) &amp; SMU_DEVICE_CONTEXT_CAPACITY_MAX_LP_MASK) \</span>
<span class="cp">		&gt;&gt; SMU_DEVICE_CONTEXT_CAPACITY_MAX_LP_SHIFT \</span>
<span class="cp">	)</span>

<span class="cp">#define SMU_DCC_GET_MAX_TC(value) \</span>
<span class="cp">	(\</span>
<span class="cp">		((value) &amp; SMU_DEVICE_CONTEXT_CAPACITY_MAX_TC_MASK) \</span>
<span class="cp">		&gt;&gt; SMU_DEVICE_CONTEXT_CAPACITY_MAX_TC_SHIFT \</span>
<span class="cp">	)</span>

<span class="cp">#define SMU_DCC_GET_MAX_RNC(value) \</span>
<span class="cp">	(\</span>
<span class="cp">		((value) &amp; SMU_DEVICE_CONTEXT_CAPACITY_MAX_RNC_MASK) \</span>
<span class="cp">		&gt;&gt; SMU_DEVICE_CONTEXT_CAPACITY_MAX_RNC_SHIFT \</span>
<span class="cp">	)</span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define SMU_CLOCK_GATING_CONTROL_IDLE_ENABLE_SHIFT    (0)</span>
<span class="cp">#define SMU_CLOCK_GATING_CONTROL_IDLE_ENABLE_MASK     (0x00000001)</span>
<span class="cp">#define SMU_CLOCK_GATING_CONTROL_XCLK_ENABLE_SHIFT    (1)</span>
<span class="cp">#define SMU_CLOCK_GATING_CONTROL_XCLK_ENABLE_MASK     (0x00000002)</span>
<span class="cp">#define SMU_CLOCK_GATING_CONTROL_TXCLK_ENABLE_SHIFT   (2)</span>
<span class="cp">#define SMU_CLOCK_GATING_CONTROL_TXCLK_ENABLE_MASK    (0x00000004)</span>
<span class="cp">#define SMU_CLOCK_GATING_CONTROL_REGCLK_ENABLE_SHIFT  (3)</span>
<span class="cp">#define SMU_CLOCK_GATING_CONTROL_REGCLK_ENABLE_MASK   (0x00000008)</span>
<span class="cp">#define SMU_CLOCK_GATING_CONTROL_IDLE_TIMEOUT_SHIFT   (16)</span>
<span class="cp">#define SMU_CLOCK_GATING_CONTROL_IDLE_TIMEOUT_MASK    (0x000F0000)</span>
<span class="cp">#define SMU_CLOCK_GATING_CONTROL_FORCE_IDLE_SHIFT     (31)</span>
<span class="cp">#define SMU_CLOCK_GATING_CONTROL_FORCE_IDLE_MASK      (0x80000000)</span>
<span class="cp">#define SMU_CLOCK_GATING_CONTROL_RESERVED_MASK        (0x7FF0FFF0)</span>

<span class="cp">#define SMU_CGUCR_GEN_VAL(name, value) \</span>
<span class="cp">	SCU_GEN_VALUE(SMU_CLOCK_GATING_CONTROL_##name, value)</span>

<span class="cp">#define SMU_CGUCR_GEN_BIT(name) \</span>
<span class="cp">	SCU_GEN_BIT(SMU_CLOCK_GATING_CONTROL_##name)</span>

<span class="cm">/* -------------------------------------------------------------------------- */</span>

<span class="cp">#define SMU_CONTROL_STATUS_TASK_CONTEXT_RANGE_ENABLE_SHIFT      (0)</span>
<span class="cp">#define SMU_CONTROL_STATUS_TASK_CONTEXT_RANGE_ENABLE_MASK       (0x00000001)</span>
<span class="cp">#define SMU_CONTROL_STATUS_COMPLETION_BYTE_SWAP_ENABLE_SHIFT    (1)</span>
<span class="cp">#define SMU_CONTROL_STATUS_COMPLETION_BYTE_SWAP_ENABLE_MASK     (0x00000002)</span>
<span class="cp">#define SMU_CONTROL_STATUS_CONTEXT_RAM_INIT_COMPLETED_SHIFT     (16)</span>
<span class="cp">#define SMU_CONTROL_STATUS_CONTEXT_RAM_INIT_COMPLETED_MASK      (0x00010000)</span>
<span class="cp">#define SMU_CONTROL_STATUS_SCHEDULER_RAM_INIT_COMPLETED_SHIFT   (17)</span>
<span class="cp">#define SMU_CONTROL_STATUS_SCHEDULER_RAM_INIT_COMPLETED_MASK    (0x00020000)</span>
<span class="cp">#define SMU_CONTROL_STATUS_RESERVED_MASK                        (0xFFFCFFFC)</span>

<span class="cp">#define SMU_SMUCSR_GEN_BIT(name) \</span>
<span class="cp">	SCU_GEN_BIT(SMU_CONTROL_STATUS_ ## name)</span>

<span class="cp">#define SMU_SMUCSR_SCHEDULER_RAM_INIT_COMPLETED	\</span>
<span class="cp">	(SMU_SMUCSR_GEN_BIT(SCHEDULER_RAM_INIT_COMPLETED))</span>

<span class="cp">#define SMU_SMUCSR_CONTEXT_RAM_INIT_COMPLETED	\</span>
<span class="cp">	(SMU_SMUCSR_GEN_BIT(CONTEXT_RAM_INIT_COMPLETED))</span>

<span class="cp">#define SCU_RAM_INIT_COMPLETED \</span>
<span class="cp">	(\</span>
<span class="cp">		SMU_SMUCSR_CONTEXT_RAM_INIT_COMPLETED \</span>
<span class="cp">		| SMU_SMUCSR_SCHEDULER_RAM_INIT_COMPLETED \</span>
<span class="cp">	)</span>

<span class="cm">/* -------------------------------------------------------------------------- */</span>

<span class="cp">#define SMU_SOFTRESET_CONTROL_RESET_PEG0_PE0_SHIFT  (0)</span>
<span class="cp">#define SMU_SOFTRESET_CONTROL_RESET_PEG0_PE0_MASK   (0x00000001)</span>
<span class="cp">#define SMU_SOFTRESET_CONTROL_RESET_PEG0_PE1_SHIFT  (1)</span>
<span class="cp">#define SMU_SOFTRESET_CONTROL_RESET_PEG0_PE1_MASK   (0x00000002)</span>
<span class="cp">#define SMU_SOFTRESET_CONTROL_RESET_PEG0_PE2_SHIFT  (2)</span>
<span class="cp">#define SMU_SOFTRESET_CONTROL_RESET_PEG0_PE2_MASK   (0x00000004)</span>
<span class="cp">#define SMU_SOFTRESET_CONTROL_RESET_PEG0_PE3_SHIFT  (3)</span>
<span class="cp">#define SMU_SOFTRESET_CONTROL_RESET_PEG0_PE3_MASK   (0x00000008)</span>
<span class="cp">#define SMU_SOFTRESET_CONTROL_RESET_PEG1_PE0_SHIFT  (8)</span>
<span class="cp">#define SMU_SOFTRESET_CONTROL_RESET_PEG1_PE0_MASK   (0x00000100)</span>
<span class="cp">#define SMU_SOFTRESET_CONTROL_RESET_PEG1_PE1_SHIFT  (9)</span>
<span class="cp">#define SMU_SOFTRESET_CONTROL_RESET_PEG1_PE1_MASK   (0x00000200)</span>
<span class="cp">#define SMU_SOFTRESET_CONTROL_RESET_PEG1_PE2_SHIFT  (10)</span>
<span class="cp">#define SMU_SOFTRESET_CONTROL_RESET_PEG1_PE2_MASK   (0x00000400)</span>
<span class="cp">#define SMU_SOFTRESET_CONTROL_RESET_PEG1_PE3_SHIFT  (11)</span>
<span class="cp">#define SMU_SOFTRESET_CONTROL_RESET_PEG1_PE3_MASK   (0x00000800)</span>

<span class="cp">#define SMU_RESET_PROTOCOL_ENGINE(peg, pe) \</span>
<span class="cp">	((1 &lt;&lt; (pe)) &lt;&lt; ((peg) * 8))</span>

<span class="cp">#define SMU_RESET_PEG_PROTOCOL_ENGINES(peg) \</span>
<span class="cp">	(\</span>
<span class="cp">		SMU_RESET_PROTOCOL_ENGINE(peg, 0) \</span>
<span class="cp">		| SMU_RESET_PROTOCOL_ENGINE(peg, 1) \</span>
<span class="cp">		| SMU_RESET_PROTOCOL_ENGINE(peg, 2) \</span>
<span class="cp">		| SMU_RESET_PROTOCOL_ENGINE(peg, 3) \</span>
<span class="cp">	)</span>

<span class="cp">#define SMU_RESET_ALL_PROTOCOL_ENGINES() \</span>
<span class="cp">	(\</span>
<span class="cp">		SMU_RESET_PEG_PROTOCOL_ENGINES(0) \</span>
<span class="cp">		| SMU_RESET_PEG_PROTOCOL_ENGINES(1) \</span>
<span class="cp">	)</span>

<span class="cp">#define SMU_SOFTRESET_CONTROL_RESET_WIDE_PORT_PEG0_LP0_SHIFT  (16)</span>
<span class="cp">#define SMU_SOFTRESET_CONTROL_RESET_WIDE_PORT_PEG0_LP0_MASK   (0x00010000)</span>
<span class="cp">#define SMU_SOFTRESET_CONTROL_RESET_WIDE_PORT_PEG0_LP2_SHIFT  (17)</span>
<span class="cp">#define SMU_SOFTRESET_CONTROL_RESET_WIDE_PORT_PEG0_LP2_MASK   (0x00020000)</span>
<span class="cp">#define SMU_SOFTRESET_CONTROL_RESET_WIDE_PORT_PEG1_LP0_SHIFT  (18)</span>
<span class="cp">#define SMU_SOFTRESET_CONTROL_RESET_WIDE_PORT_PEG1_LP0_MASK   (0x00040000)</span>
<span class="cp">#define SMU_SOFTRESET_CONTROL_RESET_WIDE_PORT_PEG1_LP2_SHIFT  (19)</span>
<span class="cp">#define SMU_SOFTRESET_CONTROL_RESET_WIDE_PORT_PEG1_LP2_MASK   (0x00080000)</span>

<span class="cp">#define SMU_RESET_WIDE_PORT_QUEUE(peg, wide_port) \</span>
<span class="cp">	((1 &lt;&lt; ((wide_port) / 2)) &lt;&lt; ((peg) * 2) &lt;&lt; 16)</span>

<span class="cp">#define SMU_SOFTRESET_CONTROL_RESET_PEG0_SHIFT      (20)</span>
<span class="cp">#define SMU_SOFTRESET_CONTROL_RESET_PEG0_MASK       (0x00100000)</span>
<span class="cp">#define SMU_SOFTRESET_CONTROL_RESET_PEG1_SHIFT      (21)</span>
<span class="cp">#define SMU_SOFTRESET_CONTROL_RESET_PEG1_MASK       (0x00200000)</span>
<span class="cp">#define SMU_SOFTRESET_CONTROL_RESET_SCU_SHIFT       (22)</span>
<span class="cp">#define SMU_SOFTRESET_CONTROL_RESET_SCU_MASK        (0x00400000)</span>

<span class="cm">/*</span>
<span class="cm"> * It seems to make sense that if you are going to reset the protocol</span>
<span class="cm"> * engine group that you would also reset all of the protocol engines */</span>
<span class="cp">#define SMU_RESET_PROTOCOL_ENGINE_GROUP(peg) \</span>
<span class="cp">	(\</span>
<span class="cp">		(1 &lt;&lt; ((peg) + 20)) \</span>
<span class="cp">		| SMU_RESET_WIDE_PORT_QUEUE(peg, 0) \</span>
<span class="cp">		| SMU_RESET_WIDE_PORT_QUEUE(peg, 1) \</span>
<span class="cp">		| SMU_RESET_PEG_PROTOCOL_ENGINES(peg) \</span>
<span class="cp">	)</span>

<span class="cp">#define SMU_RESET_ALL_PROTOCOL_ENGINE_GROUPS() \</span>
<span class="cp">	(\</span>
<span class="cp">		SMU_RESET_PROTOCOL_ENGINE_GROUP(0) \</span>
<span class="cp">		| SMU_RESET_PROTOCOL_ENGINE_GROUP(1) \</span>
<span class="cp">	)</span>

<span class="cp">#define SMU_RESET_SCU()  (0xFFFFFFFF)</span>



<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define SMU_TASK_CONTEXT_ASSIGNMENT_STARTING_SHIFT              (0)</span>
<span class="cp">#define SMU_TASK_CONTEXT_ASSIGNMENT_STARTING_MASK               (0x00000FFF)</span>
<span class="cp">#define SMU_TASK_CONTEXT_ASSIGNMENT_ENDING_SHIFT                (16)</span>
<span class="cp">#define SMU_TASK_CONTEXT_ASSIGNMENT_ENDING_MASK                 (0x0FFF0000)</span>
<span class="cp">#define SMU_TASK_CONTEXT_ASSIGNMENT_RANGE_CHECK_ENABLE_SHIFT    (31)</span>
<span class="cp">#define SMU_TASK_CONTEXT_ASSIGNMENT_RANGE_CHECK_ENABLE_MASK     (0x80000000)</span>
<span class="cp">#define SMU_TASK_CONTEXT_ASSIGNMENT_RESERVED_MASK               (0x7000F000)</span>

<span class="cp">#define SMU_TCA_GEN_VAL(name, value) \</span>
<span class="cp">	SCU_GEN_VALUE(SMU_TASK_CONTEXT_ASSIGNMENT_ ## name, value)</span>

<span class="cp">#define SMU_TCA_GEN_BIT(name) \</span>
<span class="cp">	SCU_GEN_BIT(SMU_TASK_CONTEXT_ASSIGNMENT_ ## name)</span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define SCU_SDMA_UNSOLICITED_FRAME_QUEUE_CONTROL_QUEUE_SIZE_SHIFT   (0)</span>
<span class="cp">#define SCU_SDMA_UNSOLICITED_FRAME_QUEUE_CONTROL_QUEUE_SIZE_MASK    (0x00000FFF)</span>
<span class="cp">#define SCU_SDMA_UNSOLICITED_FRAME_QUEUE_CONTROL_RESERVED_MASK      (0xFFFFF000)</span>

<span class="cp">#define SCU_UFQC_GEN_VAL(name, value) \</span>
<span class="cp">	SCU_GEN_VALUE(SCU_SDMA_UNSOLICITED_FRAME_QUEUE_CONTROL_ ## name, value)</span>

<span class="cp">#define SCU_UFQC_QUEUE_SIZE_SET(value) \</span>
<span class="cp">	SCU_UFQC_GEN_VAL(QUEUE_SIZE, value)</span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define SCU_SDMA_UNSOLICITED_FRAME_QUEUE_PUT_POINTER_SHIFT      (0)</span>
<span class="cp">#define SCU_SDMA_UNSOLICITED_FRAME_QUEUE_PUT_POINTER_MASK       (0x00000FFF)</span>
<span class="cp">#define SCU_SDMA_UNSOLICITED_FRAME_QUEUE_PUT_CYCLE_BIT_SHIFT    (12)</span>
<span class="cp">#define SCU_SDMA_UNSOLICITED_FRAME_QUEUE_PUT_CYCLE_BIT_MASK     (0x00001000)</span>
<span class="cp">#define SCU_SDMA_UNSOLICITED_FRAME_QUEUE_PUT_RESERVED_MASK      (0xFFFFE000)</span>

<span class="cp">#define SCU_UFQPP_GEN_VAL(name, value) \</span>
<span class="cp">	SCU_GEN_VALUE(SCU_SDMA_UNSOLICITED_FRAME_QUEUE_PUT_ ## name, value)</span>

<span class="cp">#define SCU_UFQPP_GEN_BIT(name)	\</span>
<span class="cp">	SCU_GEN_BIT(SCU_SDMA_UNSOLICITED_FRAME_QUEUE_PUT_ ## name)</span>

<span class="cm">/*</span>
<span class="cm"> * *****************************************************************************</span>
<span class="cm"> * * SDMA Registers</span>
<span class="cm"> * ***************************************************************************** */</span>
<span class="cp">#define SCU_SDMA_UNSOLICITED_FRAME_QUEUE_GET_POINTER_SHIFT      (0)</span>
<span class="cp">#define SCU_SDMA_UNSOLICITED_FRAME_QUEUE_GET_POINTER_MASK       (0x00000FFF)</span>
<span class="cp">#define SCU_SDMA_UNSOLICITED_FRAME_QUEUE_GET_CYCLE_BIT_SHIFT    (12)</span>
<span class="cp">#define SCU_SDMA_UNSOLICITED_FRAME_QUEUE_GET_CYCLE_BIT_MASK     (12)</span>
<span class="cp">#define SCU_SDMA_UNSOLICITED_FRAME_QUEUE_GET_ENABLE_BIT_SHIFT   (31)</span>
<span class="cp">#define SCU_SDMA_UNSOLICITED_FRAME_QUEUE_GET_ENABLE_BIT_MASK    (0x80000000)</span>
<span class="cp">#define SCU_SDMA_UNSOLICITED_FRAME_QUEUE_GET_RESERVED_MASK      (0x7FFFE000)</span>

<span class="cp">#define SCU_UFQGP_GEN_VAL(name, value) \</span>
<span class="cp">	SCU_GEN_VALUE(SCU_SDMA_UNSOLICITED_FRAME_QUEUE_GET_ ## name, value)</span>

<span class="cp">#define SCU_UFQGP_GEN_BIT(name)	\</span>
<span class="cp">	SCU_GEN_BIT(SCU_SDMA_UNSOLICITED_FRAME_QUEUE_GET_ ## name)</span>

<span class="cp">#define SCU_UFQGP_CYCLE_BIT(value) \</span>
<span class="cp">	SCU_UFQGP_GEN_BIT(CYCLE_BIT, value)</span>

<span class="cp">#define SCU_UFQGP_GET_POINTER(value) \</span>
<span class="cp">	SCU_UFQGP_GEN_VALUE(POINTER, value)</span>

<span class="cp">#define SCU_UFQGP_ENABLE(value)	\</span>
<span class="cp">	(SCU_UFQGP_GEN_BIT(ENABLE) | value)</span>

<span class="cp">#define SCU_UFQGP_DISABLE(value) \</span>
<span class="cp">	(~SCU_UFQGP_GEN_BIT(ENABLE) &amp; value)</span>

<span class="cp">#define SCU_UFQGP_VALUE(bit, value) \</span>
<span class="cp">	(SCU_UFQGP_CYCLE_BIT(bit) | SCU_UFQGP_GET_POINTER(value))</span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define SCU_PDMA_CONFIGURATION_ADDRESS_MODIFIER_SHIFT                               (0)</span>
<span class="cp">#define SCU_PDMA_CONFIGURATION_ADDRESS_MODIFIER_MASK                                (0x0000FFFF)</span>
<span class="cp">#define SCU_PDMA_CONFIGURATION_PCI_RELAXED_ORDERING_ENABLE_SHIFT                    (16)</span>
<span class="cp">#define SCU_PDMA_CONFIGURATION_PCI_RELAXED_ORDERING_ENABLE_MASK                     (0x00010000)</span>
<span class="cp">#define SCU_PDMA_CONFIGURATION_PCI_NO_SNOOP_ENABLE_SHIFT                            (17)</span>
<span class="cp">#define SCU_PDMA_CONFIGURATION_PCI_NO_SNOOP_ENABLE_MASK                             (0x00020000)</span>
<span class="cp">#define SCU_PDMA_CONFIGURATION_BIG_ENDIAN_CONTROL_BYTE_SWAP_SHIFT                   (18)</span>
<span class="cp">#define SCU_PDMA_CONFIGURATION_BIG_ENDIAN_CONTROL_BYTE_SWAP_MASK                    (0x00040000)</span>
<span class="cp">#define SCU_PDMA_CONFIGURATION_BIG_ENDIAN_CONTROL_XPI_SGL_FETCH_SHIFT               (19)</span>
<span class="cp">#define SCU_PDMA_CONFIGURATION_BIG_ENDIAN_CONTROL_XPI_SGL_FETCH_MASK                (0x00080000)</span>
<span class="cp">#define SCU_PDMA_CONFIGURATION_BIG_ENDIAN_CONTROL_XPI_RX_HEADER_RAM_WRITE_SHIFT     (20)</span>
<span class="cp">#define SCU_PDMA_CONFIGURATION_BIG_ENDIAN_CONTROL_XPI_RX_HEADER_RAM_WRITE_MASK      (0x00100000)</span>
<span class="cp">#define SCU_PDMA_CONFIGURATION_BIG_ENDIAN_CONTROL_XPI_UF_ADDRESS_FETCH_SHIFT        (21)</span>
<span class="cp">#define SCU_PDMA_CONFIGURATION_BIG_ENDIAN_CONTROL_XPI_UF_ADDRESS_FETCH_MASK         (0x00200000)</span>
<span class="cp">#define SCU_PDMA_CONFIGURATION_ADDRESS_MODIFIER_SELECT_SHIFT                        (22)</span>
<span class="cp">#define SCU_PDMA_CONFIGURATION_ADDRESS_MODIFIER_SELECT_MASK                         (0x00400000)</span>
<span class="cp">#define SCU_PDMA_CONFIGURATION_RESERVED_MASK                                        (0xFF800000)</span>

<span class="cp">#define SCU_PDMACR_GEN_VALUE(name, value) \</span>
<span class="cp">	SCU_GEN_VALUE(SCU_PDMA_CONFIGURATION_ ## name, value)</span>

<span class="cp">#define SCU_PDMACR_GEN_BIT(name) \</span>
<span class="cp">	SCU_GEN_BIT(SCU_PDMA_CONFIGURATION_ ## name)</span>

<span class="cp">#define SCU_PDMACR_BE_GEN_BIT(name) \</span>
<span class="cp">	SCU_PCMACR_GEN_BIT(BIG_ENDIAN_CONTROL_ ## name)</span>

<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define SCU_CDMA_CONFIGURATION_PCI_RELAXED_ORDERING_ENABLE_SHIFT                    (8)</span>
<span class="cp">#define SCU_CDMA_CONFIGURATION_PCI_RELAXED_ORDERING_ENABLE_MASK                     (0x00000100)</span>

<span class="cp">#define SCU_CDMACR_GEN_BIT(name) \</span>
<span class="cp">	SCU_GEN_BIT(SCU_CDMA_CONFIGURATION_ ## name)</span>

<span class="cm">/*</span>
<span class="cm"> * *****************************************************************************</span>
<span class="cm"> * * SCU Link Layer Registers</span>
<span class="cm"> * ***************************************************************************** */</span>
<span class="cp">#define SCU_LINK_LAYER_SPEED_NEGOTIATION_TIMER_VALUES_TIMEOUT_SHIFT             (0)</span>
<span class="cp">#define SCU_LINK_LAYER_SPEED_NEGOTIATION_TIMER_VALUES_TIMEOUT_MASK              (0x000000FF)</span>
<span class="cp">#define SCU_LINK_LAYER_SPEED_NEGOTIATION_TIMER_VALUES_LOCK_TIME_SHIFT           (8)</span>
<span class="cp">#define SCU_LINK_LAYER_SPEED_NEGOTIATION_TIMER_VALUES_LOCK_TIME_MASK            (0x0000FF00)</span>
<span class="cp">#define SCU_LINK_LAYER_SPEED_NEGOTIATION_TIMER_VALUES_RATE_CHANGE_DELAY_SHIFT   (16)</span>
<span class="cp">#define SCU_LINK_LAYER_SPEED_NEGOTIATION_TIMER_VALUES_RATE_CHANGE_DELAY_MASK    (0x00FF0000)</span>
<span class="cp">#define SCU_LINK_LAYER_SPEED_NEGOTIATION_TIMER_VALUES_DWORD_SYNC_TIMEOUT_SHIFT  (24)</span>
<span class="cp">#define SCU_LINK_LAYER_SPEED_NEGOTIATION_TIMER_VALUES_DWORD_SYNC_TIMEOUT_MASK   (0xFF000000)</span>
<span class="cp">#define SCU_LINK_LAYER_SPEED_NECGOIATION_TIMER_VALUES_REQUIRED_MASK             (0x00000000)</span>
<span class="cp">#define SCU_LINK_LAYER_SPEED_NECGOIATION_TIMER_VALUES_DEFAULT_MASK              (0x7D00676F)</span>
<span class="cp">#define SCU_LINK_LAYER_SPEED_NECGOIATION_TIMER_VALUES_RESERVED_MASK             (0x00FF0000)</span>

<span class="cp">#define SCU_SAS_SPDTOV_GEN_VALUE(name, value) \</span>
<span class="cp">	SCU_GEN_VALUE(SCU_LINK_LAYER_SPEED_NEGOTIATION_TIMER_VALUES_ ## name, value)</span>


<span class="cp">#define SCU_LINK_STATUS_DWORD_SYNC_AQUIRED_SHIFT            (2)</span>
<span class="cp">#define SCU_LINK_STATUS_DWORD_SYNC_AQUIRED_MASK             (0x00000004)</span>
<span class="cp">#define SCU_LINK_STATUS_TRANSMIT_PORT_SELECTION_DONE_SHIFT  (4)</span>
<span class="cp">#define SCU_LINK_STATUS_TRANSMIT_PORT_SELECTION_DONE_MASK   (0x00000010)</span>
<span class="cp">#define SCU_LINK_STATUS_RECEIVER_CREDIT_EXHAUSTED_SHIFT     (5)</span>
<span class="cp">#define SCU_LINK_STATUS_RECEIVER_CREDIT_EXHAUSTED_MASK      (0x00000020)</span>
<span class="cp">#define SCU_LINK_STATUS_RESERVED_MASK                       (0xFFFFFFCD)</span>

<span class="cp">#define SCU_SAS_LLSTA_GEN_BIT(name) \</span>
<span class="cp">	SCU_GEN_BIT(SCU_LINK_STATUS_ ## name)</span>


<span class="cm">/* TODO: Where is the SATA_PSELTOV register? */</span>

<span class="cm">/*</span>
<span class="cm"> * *****************************************************************************</span>
<span class="cm"> * * SCU SAS Maximum Arbitration Wait Time Timeout Register</span>
<span class="cm"> * ***************************************************************************** */</span>
<span class="cp">#define SCU_SAS_MAX_ARBITRATION_WAIT_TIME_TIMEOUT_VALUE_SHIFT       (0)</span>
<span class="cp">#define SCU_SAS_MAX_ARBITRATION_WAIT_TIME_TIMEOUT_VALUE_MASK        (0x00007FFF)</span>
<span class="cp">#define SCU_SAS_MAX_ARBITRATION_WAIT_TIME_TIMEOUT_SCALE_SHIFT       (15)</span>
<span class="cp">#define SCU_SAS_MAX_ARBITRATION_WAIT_TIME_TIMEOUT_SCALE_MASK        (0x00008000)</span>

<span class="cp">#define SCU_SAS_MAWTTOV_GEN_VALUE(name, value) \</span>
<span class="cp">	SCU_GEN_VALUE(SCU_SAS_MAX_ARBITRATION_WAIT_TIME_TIMEOUT_ ## name, value)</span>

<span class="cp">#define SCU_SAS_MAWTTOV_GEN_BIT(name) \</span>
<span class="cp">	SCU_GEN_BIT(SCU_SAS_MAX_ARBITRATION_WAIT_TIME_TIMEOUT_ ## name)</span>


<span class="cm">/*</span>
<span class="cm"> * TODO: Where is the SAS_LNKTOV regsiter?</span>
<span class="cm"> * TODO: Where is the SAS_PHYTOV register? */</span>

<span class="cp">#define SCU_SAS_TRANSMIT_IDENTIFICATION_SMP_TARGET_SHIFT            (1)</span>
<span class="cp">#define SCU_SAS_TRANSMIT_IDENTIFICATION_SMP_TARGET_MASK             (0x00000002)</span>
<span class="cp">#define SCU_SAS_TRANSMIT_IDENTIFICATION_STP_TARGET_SHIFT            (2)</span>
<span class="cp">#define SCU_SAS_TRANSMIT_IDENTIFICATION_STP_TARGET_MASK             (0x00000004)</span>
<span class="cp">#define SCU_SAS_TRANSMIT_IDENTIFICATION_SSP_TARGET_SHIFT            (3)</span>
<span class="cp">#define SCU_SAS_TRANSMIT_IDENTIFICATION_SSP_TARGET_MASK             (0x00000008)</span>
<span class="cp">#define SCU_SAS_TRANSMIT_IDENTIFICATION_DA_SATA_HOST_SHIFT          (8)</span>
<span class="cp">#define SCU_SAS_TRANSMIT_IDENTIFICATION_DA_SATA_HOST_MASK           (0x00000100)</span>
<span class="cp">#define SCU_SAS_TRANSMIT_IDENTIFICATION_SMP_INITIATOR_SHIFT         (9)</span>
<span class="cp">#define SCU_SAS_TRANSMIT_IDENTIFICATION_SMP_INITIATOR_MASK          (0x00000200)</span>
<span class="cp">#define SCU_SAS_TRANSMIT_IDENTIFICATION_STP_INITIATOR_SHIFT         (10)</span>
<span class="cp">#define SCU_SAS_TRANSMIT_IDENTIFICATION_STP_INITIATOR_MASK          (0x00000400)</span>
<span class="cp">#define SCU_SAS_TRANSMIT_IDENTIFICATION_SSP_INITIATOR_SHIFT         (11)</span>
<span class="cp">#define SCU_SAS_TRANSMIT_IDENTIFICATION_SSP_INITIATOR_MASK          (0x00000800)</span>
<span class="cp">#define SCU_SAS_TRANSMIT_IDENTIFICATION_REASON_CODE_SHIFT           (16)</span>
<span class="cp">#define SCU_SAS_TRANSMIT_IDENTIFICATION_REASON_CODE_MASK            (0x000F0000)</span>
<span class="cp">#define SCU_SAS_TRANSMIT_IDENTIFICATION_ADDRESS_FRAME_TYPE_SHIFT    (24)</span>
<span class="cp">#define SCU_SAS_TRANSMIT_IDENTIFICATION_ADDRESS_FRAME_TYPE_MASK     (0x0F000000)</span>
<span class="cp">#define SCU_SAS_TRANSMIT_IDENTIFICATION_DEVICE_TYPE_SHIFT           (28)</span>
<span class="cp">#define SCU_SAS_TRANSMIT_IDENTIFICATION_DEVICE_TYPE_MASK            (0x70000000)</span>
<span class="cp">#define SCU_SAS_TRANSMIT_IDENTIFICATION_RESERVED_MASK               (0x80F0F1F1)</span>

<span class="cp">#define SCU_SAS_TIID_GEN_VAL(name, value) \</span>
<span class="cp">	SCU_GEN_VALUE(SCU_SAS_TRANSMIT_IDENTIFICATION_ ## name, value)</span>

<span class="cp">#define SCU_SAS_TIID_GEN_BIT(name) \</span>
<span class="cp">	SCU_GEN_BIT(SCU_SAS_TRANSMIT_IDENTIFICATION_ ## name)</span>

<span class="cm">/* SAS Identify Frame PHY Identifier Register */</span>
<span class="cp">#define SCU_LINK_LAYER_IDENTIFY_FRAME_PHY_IDENTIFIER_BREAK_REPLY_CAPABLE_SHIFT      (16)</span>
<span class="cp">#define SCU_LINK_LAYER_IDENTIFY_FRAME_PHY_IDENTIFIER_BREAK_REPLY_CAPABLE_MASK       (0x00010000)</span>
<span class="cp">#define SCU_LINK_LAYER_IDENTIFY_FRAME_PHY_IDENTIFIER_REQUESTED_INSIDE_ZPSDS_SHIFT   (17)</span>
<span class="cp">#define SCU_LINK_LAYER_IDENTIFY_FRAME_PHY_IDENTIFIER_REQUESTED_INSIDE_ZPSDS_MASK    (0x00020000)</span>
<span class="cp">#define SCU_LINK_LAYER_IDENTIFY_FRAME_PHY_IDENTIFIER_INSIDE_ZPSDS_PERSISTENT_SHIFT  (18)</span>
<span class="cp">#define SCU_LINK_LAYER_IDENTIFY_FRAME_PHY_IDENTIFIER_INSIDE_ZPSDS_PERSISTENT_MASK   (0x00040000)</span>
<span class="cp">#define SCU_LINK_LAYER_IDENTIFY_FRAME_PHY_IDENTIFIER_ID_SHIFT                       (24)</span>
<span class="cp">#define SCU_LINK_LAYER_IDENTIFY_FRAME_PHY_IDENTIFIER_ID_MASK                        (0xFF000000)</span>
<span class="cp">#define SCU_LINK_LAYER_IDENTIFY_FRAME_PHY_IDENTIFIER_RESERVED_MASK                  (0x00F800FF)</span>

<span class="cp">#define SCU_SAS_TIPID_GEN_VALUE(name, value) \</span>
<span class="cp">	SCU_GEN_VALUE(SCU_LINK_LAYER_IDENTIFY_FRAME_PHY_IDENTIFIER_ ## name, value)</span>

<span class="cp">#define SCU_SAS_TIPID_GEN_BIT(name) \</span>
<span class="cp">	SCU_GEN_BIT(SCU_LINK_LAYER_IDENTIFY_FRAME_PHY_IDENTIFIER_ ## name)</span>


<span class="cp">#define SCU_SAS_PHY_CONFIGURATION_TX_PARITY_CHECK_SHIFT                     (4)</span>
<span class="cp">#define SCU_SAS_PHY_CONFIGURATION_TX_PARITY_CHECK_MASK                      (0x00000010)</span>
<span class="cp">#define SCU_SAS_PHY_CONFIGURATION_TX_BAD_CRC_SHIFT                          (6)</span>
<span class="cp">#define SCU_SAS_PHY_CONFIGURATION_TX_BAD_CRC_MASK                           (0x00000040)</span>
<span class="cp">#define SCU_SAS_PHY_CONFIGURATION_DISABLE_SCRAMBLER_SHIFT                   (7)</span>
<span class="cp">#define SCU_SAS_PHY_CONFIGURATION_DISABLE_SCRAMBLER_MASK                    (0x00000080)</span>
<span class="cp">#define SCU_SAS_PHY_CONFIGURATION_DISABLE_DESCRAMBLER_SHIFT                 (8)</span>
<span class="cp">#define SCU_SAS_PHY_CONFIGURATION_DISABLE_DESCRAMBLER_MASK                  (0x00000100)</span>
<span class="cp">#define SCU_SAS_PHY_CONFIGURATION_DISABLE_CREDIT_INSERTION_SHIFT            (9)</span>
<span class="cp">#define SCU_SAS_PHY_CONFIGURATION_DISABLE_CREDIT_INSERTION_MASK             (0x00000200)</span>
<span class="cp">#define SCU_SAS_PHY_CONFIGURATION_SUSPEND_PROTOCOL_ENGINE_SHIFT             (11)</span>
<span class="cp">#define SCU_SAS_PHY_CONFIGURATION_SUSPEND_PROTOCOL_ENGINE_MASK              (0x00000800)</span>
<span class="cp">#define SCU_SAS_PHY_CONFIGURATION_SATA_SPINUP_HOLD_SHIFT                    (12)</span>
<span class="cp">#define SCU_SAS_PHY_CONFIGURATION_SATA_SPINUP_HOLD_MASK                     (0x00001000)</span>
<span class="cp">#define SCU_SAS_PHY_CONFIGURATION_TRANSMIT_PORT_SELECTION_SIGNAL_SHIFT      (13)</span>
<span class="cp">#define SCU_SAS_PHY_CONFIGURATION_TRANSMIT_PORT_SELECTION_SIGNAL_MASK       (0x00002000)</span>
<span class="cp">#define SCU_SAS_PHY_CONFIGURATION_HARD_RESET_SHIFT                          (14)</span>
<span class="cp">#define SCU_SAS_PHY_CONFIGURATION_HARD_RESET_MASK                           (0x00004000)</span>
<span class="cp">#define SCU_SAS_PHY_CONFIGURATION_OOB_ENABLE_SHIFT                          (15)</span>
<span class="cp">#define SCU_SAS_PHY_CONFIGURATION_OOB_ENABLE_MASK                           (0x00008000)</span>
<span class="cp">#define SCU_SAS_PHY_CONFIGURATION_ENABLE_FRAME_TX_INSERT_ALIGN_SHIFT        (23)</span>
<span class="cp">#define SCU_SAS_PHY_CONFIGURATION_ENABLE_FRAME_TX_INSERT_ALIGN_MASK         (0x00800000)</span>
<span class="cp">#define SCU_SAS_PHY_CONFIGURATION_FORWARD_IDENTIFY_FRAME_SHIFT              (27)</span>
<span class="cp">#define SCU_SAS_PHY_CONFIGURATION_FORWARD_IDENTIFY_FRAME_MASK               (0x08000000)</span>
<span class="cp">#define SCU_SAS_PHY_CONFIGURATION_DISABLE_BYTE_TRANSPOSE_STP_FRAME_SHIFT    (28)</span>
<span class="cp">#define SCU_SAS_PHY_CONFIGURATION_DISABLE_BYTE_TRANSPOSE_STP_FRAME_MASK     (0x10000000)</span>
<span class="cp">#define SCU_SAS_PHY_CONFIGURATION_OOB_RESET_SHIFT                           (29)</span>
<span class="cp">#define SCU_SAS_PHY_CONFIGURATION_OOB_RESET_MASK                            (0x20000000)</span>
<span class="cp">#define SCU_SAS_PHY_CONFIGURATION_THREE_IAF_ENABLE_SHIFT                    (30)</span>
<span class="cp">#define SCU_SAS_PHY_CONFIGURATION_THREE_IAF_ENABLE_MASK                     (0x40000000)</span>
<span class="cp">#define SCU_SAS_PHY_CONFIGURATION_OOB_ALIGN0_ENABLE_SHIFT                   (31)</span>
<span class="cp">#define SCU_SAS_PHY_CONFIGURATION_OOB_ALIGN0_ENABLE_MASK                    (0x80000000)</span>
<span class="cp">#define SCU_SAS_PHY_CONFIGURATION_REQUIRED_MASK                             (0x0100000F)</span>
<span class="cp">#define SCU_SAS_PHY_CONFIGURATION_DEFAULT_MASK                              (0x4180100F)</span>
<span class="cp">#define SCU_SAS_PHY_CONFIGURATION_RESERVED_MASK                             (0x00000000)</span>

<span class="cp">#define SCU_SAS_PCFG_GEN_BIT(name) \</span>
<span class="cp">	SCU_GEN_BIT(SCU_SAS_PHY_CONFIGURATION_ ## name)</span>

<span class="cp">#define SCU_LINK_LAYER_ALIGN_INSERTION_FREQUENCY_GENERAL_SHIFT      (0)</span>
<span class="cp">#define SCU_LINK_LAYER_ALIGN_INSERTION_FREQUENCY_GENERAL_MASK       (0x000007FF)</span>
<span class="cp">#define SCU_LINK_LAYER_ALIGN_INSERTION_FREQUENCY_CONNECTED_SHIFT    (16)</span>
<span class="cp">#define SCU_LINK_LAYER_ALIGN_INSERTION_FREQUENCY_CONNECTED_MASK     (0x00ff0000)</span>

<span class="cp">#define SCU_ALIGN_INSERTION_FREQUENCY_GEN_VAL(name, value) \</span>
<span class="cp">	SCU_GEN_VALUE(SCU_LINK_LAYER_ALIGN_INSERTION_FREQUENCY_##name, value)</span>

<span class="cp">#define SCU_LINK_LAYER_ENABLE_SPINUP_CONTROL_COUNT_SHIFT    (0)</span>
<span class="cp">#define SCU_LINK_LAYER_ENABLE_SPINUP_CONTROL_COUNT_MASK     (0x0003FFFF)</span>
<span class="cp">#define SCU_LINK_LAYER_ENABLE_SPINUP_CONTROL_ENABLE_SHIFT   (31)</span>
<span class="cp">#define SCU_LINK_LAYER_ENABLE_SPINUP_CONTROL_ENABLE_MASK    (0x80000000)</span>
<span class="cp">#define SCU_LINK_LAYER_ENABLE_SPINUP_CONTROL_RESERVED_MASK  (0x7FFC0000)</span>

<span class="cp">#define SCU_ENSPINUP_GEN_VAL(name, value) \</span>
<span class="cp">	SCU_GEN_VALUE(SCU_LINK_LAYER_ENABLE_SPINUP_CONTROL_ ## name, value)</span>

<span class="cp">#define SCU_ENSPINUP_GEN_BIT(name) \</span>
<span class="cp">	SCU_GEN_BIT(SCU_LINK_LAYER_ENABLE_SPINUP_CONTROL_ ## name)</span>


<span class="cp">#define SCU_LINK_LAYER_PHY_CAPABILITIES_TXSSCTYPE_SHIFT     (1)</span>
<span class="cp">#define SCU_LINK_LAYER_PHY_CAPABILITIES_TXSSCTYPE_MASK      (0x00000002)</span>
<span class="cp">#define SCU_LINK_LAYER_PHY_CAPABILITIES_RLLRATE_SHIFT       (4)</span>
<span class="cp">#define SCU_LINK_LAYER_PHY_CAPABILITIES_RLLRATE_MASK        (0x000000F0)</span>
<span class="cp">#define SCU_LINK_LAYER_PHY_CAPABILITIES_SWO15GBPS_SHIFT     (8)</span>
<span class="cp">#define SCU_LINK_LAYER_PHY_CAPABILITIES_SWO15GBPS_MASK      (0x00000100)</span>
<span class="cp">#define SCU_LINK_LAYER_PHY_CAPABILITIES_SW15GBPS_SHIFT      (9)</span>
<span class="cp">#define SCU_LINK_LAYER_PHY_CAPABILITIES_SW15GBPS_MASK       (0x00000201)</span>
<span class="cp">#define SCU_LINK_LAYER_PHY_CAPABILITIES_SWO30GBPS_SHIFT     (10)</span>
<span class="cp">#define SCU_LINK_LAYER_PHY_CAPABILITIES_SWO30GBPS_MASK      (0x00000401)</span>
<span class="cp">#define SCU_LINK_LAYER_PHY_CAPABILITIES_SW30GBPS_SHIFT      (11)</span>
<span class="cp">#define SCU_LINK_LAYER_PHY_CAPABILITIES_SW30GBPS_MASK       (0x00000801)</span>
<span class="cp">#define SCU_LINK_LAYER_PHY_CAPABILITIES_SWO60GBPS_SHIFT     (12)</span>
<span class="cp">#define SCU_LINK_LAYER_PHY_CAPABILITIES_SWO60GBPS_MASK      (0x00001001)</span>
<span class="cp">#define SCU_LINK_LAYER_PHY_CAPABILITIES_SW60GBPS_SHIFT      (13)</span>
<span class="cp">#define SCU_LINK_LAYER_PHY_CAPABILITIES_SW60GBPS_MASK       (0x00002001)</span>
<span class="cp">#define SCU_LINK_LAYER_PHY_CAPABILITIES_EVEN_PARITY_SHIFT   (31)</span>
<span class="cp">#define SCU_LINK_LAYER_PHY_CAPABILITIES_EVEN_PARITY_MASK    (0x80000000)</span>
<span class="cp">#define SCU_LINK_LAYER_PHY_CAPABILITIES_DEFAULT_MASK        (0x00003F01)</span>
<span class="cp">#define SCU_LINK_LAYER_PHY_CAPABILITIES_REQUIRED_MASK       (0x00000001)</span>
<span class="cp">#define SCU_LINK_LAYER_PHY_CAPABILITIES_RESERVED_MASK       (0x7FFFC00D)</span>

<span class="cp">#define SCU_SAS_PHYCAP_GEN_VAL(name, value) \</span>
<span class="cp">	SCU_GEN_VALUE(SCU_LINK_LAYER_PHY_CAPABILITIES_ ## name, value)</span>

<span class="cp">#define SCU_SAS_PHYCAP_GEN_BIT(name) \</span>
<span class="cp">	SCU_GEN_BIT(SCU_LINK_LAYER_PHY_CAPABILITIES_ ## name)</span>


<span class="cp">#define SCU_LINK_LAYER_PHY_SOURCE_ZONE_GROUP_CONTROL_VIRTUAL_EXPANDER_PHY_ZONE_GROUP_SHIFT  (0)</span>
<span class="cp">#define SCU_LINK_LAYER_PHY_SOURCE_ZONE_GROUP_CONTROL_VIRTUAL_EXPANDER_PHY_ZONE_GROUP_MASK   (0x000000FF)</span>
<span class="cp">#define SCU_LINK_LAYER_PHY_SOURCE_ZONE_GROUP_CONTROL_INSIDE_SOURCE_ZONE_GROUP_SHIFT         (31)</span>
<span class="cp">#define SCU_LINK_LAYER_PHY_SOURCE_ZONE_GROUP_CONTROL_INSIDE_SOURCE_ZONE_GROUP_MASK          (0x80000000)</span>
<span class="cp">#define SCU_LINK_LAYER_PHY_SOURCE_ZONE_GROUP_CONTROL_RESERVED_MASK                          (0x7FFFFF00)</span>

<span class="cp">#define SCU_PSZGCR_GEN_VAL(name, value)	\</span>
<span class="cp">	SCU_GEN_VALUE(SCU_LINK_LAYER_PHY_SOURCE_ZONE_GROUP_CONTROL_ ## name, value)</span>

<span class="cp">#define SCU_PSZGCR_GEN_BIT(name) \</span>
<span class="cp">	SCU_GEN_BIT(SCU_LINK_LAYER_PHY_SOURCE_ZONE_GROUP_CONTROL_ ## name)</span>

<span class="cp">#define SCU_PROTOCOL_ENGINE_GROUP_VIRTUAL_ZONING_EXPANDER_CONTROL_ZONE0_LOCKED_SHIFT        (1)</span>
<span class="cp">#define SCU_PROTOCOL_ENGINE_GROUP_VIRTUAL_ZONING_EXPANDER_CONTROL_ZONE0_LOCKED_MASK         (0x00000002)</span>
<span class="cp">#define SCU_PROTOCOL_ENGINE_GROUP_VIRTUAL_ZONING_EXPANDER_CONTROL_ZONE0_UPDATING_SHIFT      (2)</span>
<span class="cp">#define SCU_PROTOCOL_ENGINE_GROUP_VIRTUAL_ZONING_EXPANDER_CONTROL_ZONE0_UPDATING_MASK       (0x00000004)</span>
<span class="cp">#define SCU_PROTOCOL_ENGINE_GROUP_VIRTUAL_ZONING_EXPANDER_CONTROL_ZONE1_LOCKED_SHIFT        (4)</span>
<span class="cp">#define SCU_PROTOCOL_ENGINE_GROUP_VIRTUAL_ZONING_EXPANDER_CONTROL_ZONE1_LOCKED_MASK         (0x00000010)</span>
<span class="cp">#define SCU_PROTOCOL_ENGINE_GROUP_VIRTUAL_ZONING_EXPANDER_CONTROL_ZONE1_UPDATING_SHIFT      (5)</span>
<span class="cp">#define SCU_PROTOCOL_ENGINE_GROUP_VIRTUAL_ZONING_EXPANDER_CONTROL_ZONE1_UPDATING_MASK       (0x00000020)</span>
<span class="cp">#define SCU_PROTOCOL_ENGINE_GROUP_VIRTUAL_ZONING_EXPANDER_CONTROL_ZPT_ASSOCIATION_PE0_SHIFT (16)</span>
<span class="cp">#define SCU_PROTOCOL_ENGINE_GROUP_VIRTUAL_ZONING_EXPANDER_CONTROL_ZPT_ASSOCIATION_PE0_MASK  (0x00030000)</span>
<span class="cp">#define SCU_PROTOCOL_ENGINE_GROUP_VIRTUAL_ZONING_EXPANDER_CONTROL_AIP_ENABLE_PE0_SHIFT      (19)</span>
<span class="cp">#define SCU_PROTOCOL_ENGINE_GROUP_VIRTUAL_ZONING_EXPANDER_CONTROL_AIP_ENABLE_PE0_MASK       (0x00080000)</span>
<span class="cp">#define SCU_PROTOCOL_ENGINE_GROUP_VIRTUAL_ZONING_EXPANDER_CONTROL_ZPT_ASSOCIATION_PE1_SHIFT (20)</span>
<span class="cp">#define SCU_PROTOCOL_ENGINE_GROUP_VIRTUAL_ZONING_EXPANDER_CONTROL_ZPT_ASSOCIATION_PE1_MASK  (0x00300000)</span>
<span class="cp">#define SCU_PROTOCOL_ENGINE_GROUP_VIRTUAL_ZONING_EXPANDER_CONTROL_AIP_ENABLE_PE1_SHIFT      (23)</span>
<span class="cp">#define SCU_PROTOCOL_ENGINE_GROUP_VIRTUAL_ZONING_EXPANDER_CONTROL_AIP_ENABLE_PE1_MASK       (0x00800000)</span>
<span class="cp">#define SCU_PROTOCOL_ENGINE_GROUP_VIRTUAL_ZONING_EXPANDER_CONTROL_ZPT_ASSOCIATION_PE2_SHIFT (24)</span>
<span class="cp">#define SCU_PROTOCOL_ENGINE_GROUP_VIRTUAL_ZONING_EXPANDER_CONTROL_ZPT_ASSOCIATION_PE2_MASK  (0x03000000)</span>
<span class="cp">#define SCU_PROTOCOL_ENGINE_GROUP_VIRTUAL_ZONING_EXPANDER_CONTROL_AIP_ENABLE_PE2_SHIFT      (27)</span>
<span class="cp">#define SCU_PROTOCOL_ENGINE_GROUP_VIRTUAL_ZONING_EXPANDER_CONTROL_AIP_ENABLE_PE2_MASK       (0x08000000)</span>
<span class="cp">#define SCU_PROTOCOL_ENGINE_GROUP_VIRTUAL_ZONING_EXPANDER_CONTROL_ZPT_ASSOCIATION_PE3_SHIFT (28)</span>
<span class="cp">#define SCU_PROTOCOL_ENGINE_GROUP_VIRTUAL_ZONING_EXPANDER_CONTROL_ZPT_ASSOCIATION_PE3_MASK  (0x30000000)</span>
<span class="cp">#define SCU_PROTOCOL_ENGINE_GROUP_VIRTUAL_ZONING_EXPANDER_CONTROL_AIP_ENABLE_PE3_SHIFT      (31)</span>
<span class="cp">#define SCU_PROTOCOL_ENGINE_GROUP_VIRTUAL_ZONING_EXPANDER_CONTROL_AIP_ENABLE_PE3_MASK       (0x80000000)</span>
<span class="cp">#define SCU_PROTOCOL_ENGINE_GROUP_VIRTUAL_ZONING_EXPANDER_CONTROL_RESERVED_MASK             (0x4444FFC9)</span>

<span class="cp">#define SCU_PEG_SCUVZECR_GEN_VAL(name, val) \</span>
<span class="cp">	SCU_GEN_VALUE(SCU_PROTOCOL_ENGINE_GROUP_VIRTUAL_ZONING_EXPANDER_CONTROL_ ## name, val)</span>

<span class="cp">#define SCU_PEG_SCUVZECR_GEN_BIT(name) \</span>
<span class="cp">	SCU_GEN_BIT(SCU_PROTOCOL_ENGINE_GROUP_VIRTUAL_ZONING_EXPANDER_CONTROL_ ## name)</span>


<span class="cm">/*</span>
<span class="cm"> * *****************************************************************************</span>
<span class="cm"> * * Port Task Scheduler registers shift and mask values</span>
<span class="cm"> * ***************************************************************************** */</span>
<span class="cp">#define SCU_PTSG_CONTROL_IT_NEXUS_TIMEOUT_SHIFT     (0)</span>
<span class="cp">#define SCU_PTSG_CONTROL_IT_NEXUS_TIMEOUT_MASK      (0x0000FFFF)</span>
<span class="cp">#define SCU_PTSG_CONTROL_TASK_TIMEOUT_SHIFT         (16)</span>
<span class="cp">#define SCU_PTSG_CONTROL_TASK_TIMEOUT_MASK          (0x00FF0000)</span>
<span class="cp">#define SCU_PTSG_CONTROL_PTSG_ENABLE_SHIFT          (24)</span>
<span class="cp">#define SCU_PTSG_CONTROL_PTSG_ENABLE_MASK           (0x01000000)</span>
<span class="cp">#define SCU_PTSG_CONTROL_ETM_ENABLE_SHIFT           (25)</span>
<span class="cp">#define SCU_PTSG_CONTROL_ETM_ENABLE_MASK            (0x02000000)</span>
<span class="cp">#define SCU_PTSG_CONTROL_DEFAULT_MASK               (0x00020002)</span>
<span class="cp">#define SCU_PTSG_CONTROL_REQUIRED_MASK              (0x00000000)</span>
<span class="cp">#define SCU_PTSG_CONTROL_RESERVED_MASK              (0xFC000000)</span>

<span class="cp">#define SCU_PTSGCR_GEN_VAL(name, val) \</span>
<span class="cp">	SCU_GEN_VALUE(SCU_PTSG_CONTROL_ ## name, val)</span>

<span class="cp">#define SCU_PTSGCR_GEN_BIT(name) \</span>
<span class="cp">	SCU_GEN_BIT(SCU_PTSG_CONTROL_ ## name)</span>


<span class="cm">/* ***************************************************************************** */</span>
<span class="cp">#define SCU_PTSG_REAL_TIME_CLOCK_SHIFT          (0)</span>
<span class="cp">#define SCU_PTSG_REAL_TIME_CLOCK_MASK           (0x0000FFFF)</span>
<span class="cp">#define SCU_PTSG_REAL_TIME_CLOCK_RESERVED_MASK  (0xFFFF0000)</span>

<span class="cp">#define SCU_RTCR_GEN_VAL(name, val) \</span>
<span class="cp">	SCU_GEN_VALUE(SCU_PTSG_ ## name, val)</span>


<span class="cp">#define SCU_PTSG_REAL_TIME_CLOCK_CONTROL_PRESCALER_VALUE_SHIFT  (0)</span>
<span class="cp">#define SCU_PTSG_REAL_TIME_CLOCK_CONTROL_PRESCALER_VALUE_MASK   (0x00FFFFFF)</span>
<span class="cp">#define SCU_PTSG_REAL_TIME_CLOCK_CONTROL_RESERVED_MASK          (0xFF000000)</span>

<span class="cp">#define SCU_RTCCR_GEN_VAL(name, val) \</span>
<span class="cp">	SCU_GEN_VALUE(SCU_PTSG_REAL_TIME_CLOCK_CONTROL_ ## name, val)</span>


<span class="cp">#define SCU_PTSG_PORT_TASK_SCHEDULER_CONTROL_SUSPEND_SHIFT  (0)</span>
<span class="cp">#define SCU_PTSG_PORT_TASK_SCHEDULER_CONTROL_SUSPEND_MASK   (0x00000001)</span>
<span class="cp">#define SCU_PTSG_PORT_TASK_SCHEDULER_CONTROL_ENABLE_SHIFT   (1)</span>
<span class="cp">#define SCU_PTSG_PORT_TASK_SCHEDULER_CONTROL_ENABLE_MASK    (0x00000002)</span>
<span class="cp">#define SCU_PTSG_PORT_TASK_SCHEDULER_CONTROL_RESERVED_MASK  (0xFFFFFFFC)</span>

<span class="cp">#define SCU_PTSxCR_GEN_BIT(name) \</span>
<span class="cp">	SCU_GEN_BIT(SCU_PTSG_PORT_TASK_SCHEDULER_CONTROL_ ## name)</span>


<span class="cp">#define SCU_PTSG_PORT_TASK_SCHEDULER_STATUS_NEXT_RN_VALID_SHIFT             (0)</span>
<span class="cp">#define SCU_PTSG_PORT_TASK_SCHEDULER_STATUS_NEXT_RN_VALID_MASK              (0x00000001)</span>
<span class="cp">#define SCU_PTSG_PORT_TASK_SCHEDULER_STATUS_ACTIVE_RNSC_LIST_VALID_SHIFT    (1)</span>
<span class="cp">#define SCU_PTSG_PORT_TASK_SCHEDULER_STATUS_ACTIVE_RNSC_LIST_VALID_MASK     (0x00000002)</span>
<span class="cp">#define SCU_PTSG_PORT_TASK_SCHEDULER_STATUS_PTS_SUSPENDED_SHIFT             (2)</span>
<span class="cp">#define SCU_PTSG_PORT_TASK_SCHEDULER_STATUS_PTS_SUSPENDED_MASK              (0x00000004)</span>
<span class="cp">#define SCU_PTSG_PORT_TASK_SCHEDULER_STATUS_RESERVED_MASK                   (0xFFFFFFF8)</span>

<span class="cp">#define SCU_PTSxSR_GEN_BIT(name) \</span>
<span class="cp">	SCU_GEN_BIT(SCU_PTSG_PORT_TASK_SCHEDULER_STATUS_ ## name)</span>

<span class="cm">/*</span>
<span class="cm"> * *****************************************************************************</span>
<span class="cm"> * * SMU Registers</span>
<span class="cm"> * ***************************************************************************** */</span>

<span class="cm">/*</span>
<span class="cm"> * ----------------------------------------------------------------------------</span>
<span class="cm"> * SMU Registers</span>
<span class="cm"> * These registers are based off of BAR0</span>
<span class="cm"> *</span>
<span class="cm"> * To calculate the offset for other functions use</span>
<span class="cm"> *       BAR0 + FN# * SystemPageSize * 2</span>
<span class="cm"> *</span>
<span class="cm"> * The TCA is only accessable from FN#0 (Physical Function) and each</span>
<span class="cm"> * is programmed by (BAR0 + SCU_SMU_TCA_OFFSET + (FN# * 0x04)) or</span>
<span class="cm"> *    TCA0 for FN#0 is at BAR0 + 0x0400</span>
<span class="cm"> *    TCA1 for FN#1 is at BAR0 + 0x0404</span>
<span class="cm"> *    etc.</span>
<span class="cm"> * ----------------------------------------------------------------------------</span>
<span class="cm"> * Accessable to all FN#s */</span>
<span class="cp">#define SCU_SMU_PCP_OFFSET          0x0000</span>
<span class="cp">#define SCU_SMU_AMR_OFFSET          0x0004</span>
<span class="cp">#define SCU_SMU_ISR_OFFSET          0x0010</span>
<span class="cp">#define SCU_SMU_IMR_OFFSET          0x0014</span>
<span class="cp">#define SCU_SMU_ICC_OFFSET          0x0018</span>
<span class="cp">#define SCU_SMU_HTTLBAR_OFFSET      0x0020</span>
<span class="cp">#define SCU_SMU_HTTUBAR_OFFSET      0x0024</span>
<span class="cp">#define SCU_SMU_TCR_OFFSET          0x0028</span>
<span class="cp">#define SCU_SMU_CQLBAR_OFFSET       0x0030</span>
<span class="cp">#define SCU_SMU_CQUBAR_OFFSET       0x0034</span>
<span class="cp">#define SCU_SMU_CQPR_OFFSET         0x0040</span>
<span class="cp">#define SCU_SMU_CQGR_OFFSET         0x0044</span>
<span class="cp">#define SCU_SMU_CQC_OFFSET          0x0048</span>
<span class="cm">/* Accessable to FN#0 only */</span>
<span class="cp">#define SCU_SMU_RNCLBAR_OFFSET      0x0080</span>
<span class="cp">#define SCU_SMU_RNCUBAR_OFFSET      0x0084</span>
<span class="cp">#define SCU_SMU_DCC_OFFSET          0x0090</span>
<span class="cp">#define SCU_SMU_DFC_OFFSET          0x0094</span>
<span class="cp">#define SCU_SMU_SMUCSR_OFFSET       0x0098</span>
<span class="cp">#define SCU_SMU_SCUSRCR_OFFSET      0x009C</span>
<span class="cp">#define SCU_SMU_SMAW_OFFSET         0x00A0</span>
<span class="cp">#define SCU_SMU_SMDW_OFFSET         0x00A4</span>
<span class="cm">/* Accessable to FN#0 only */</span>
<span class="cp">#define SCU_SMU_TCA_OFFSET          0x0400</span>
<span class="cm">/* Accessable to all FN#s */</span>
<span class="cp">#define SCU_SMU_MT_MLAR0_OFFSET     0x2000</span>
<span class="cp">#define SCU_SMU_MT_MUAR0_OFFSET     0x2004</span>
<span class="cp">#define SCU_SMU_MT_MDR0_OFFSET      0x2008</span>
<span class="cp">#define SCU_SMU_MT_VCR0_OFFSET      0x200C</span>
<span class="cp">#define SCU_SMU_MT_MLAR1_OFFSET     0x2010</span>
<span class="cp">#define SCU_SMU_MT_MUAR1_OFFSET     0x2014</span>
<span class="cp">#define SCU_SMU_MT_MDR1_OFFSET      0x2018</span>
<span class="cp">#define SCU_SMU_MT_VCR1_OFFSET      0x201C</span>
<span class="cp">#define SCU_SMU_MPBA_OFFSET         0x3000</span>

<span class="cm">/**</span>
<span class="cm"> * struct smu_registers - These are the SMU registers</span>
<span class="cm"> *</span>
<span class="cm"> *</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">smu_registers</span> <span class="p">{</span>
<span class="cm">/* 0x0000 PCP */</span>
	<span class="n">u32</span> <span class="n">post_context_port</span><span class="p">;</span>
<span class="cm">/* 0x0004 AMR */</span>
	<span class="n">u32</span> <span class="n">address_modifier</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reserved_08</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reserved_0C</span><span class="p">;</span>
<span class="cm">/* 0x0010 ISR */</span>
	<span class="n">u32</span> <span class="n">interrupt_status</span><span class="p">;</span>
<span class="cm">/* 0x0014 IMR */</span>
	<span class="n">u32</span> <span class="n">interrupt_mask</span><span class="p">;</span>
<span class="cm">/* 0x0018 ICC */</span>
	<span class="n">u32</span> <span class="n">interrupt_coalesce_control</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reserved_1C</span><span class="p">;</span>
<span class="cm">/* 0x0020 HTTLBAR */</span>
	<span class="n">u32</span> <span class="n">host_task_table_lower</span><span class="p">;</span>
<span class="cm">/* 0x0024 HTTUBAR */</span>
	<span class="n">u32</span> <span class="n">host_task_table_upper</span><span class="p">;</span>
<span class="cm">/* 0x0028 TCR */</span>
	<span class="n">u32</span> <span class="n">task_context_range</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reserved_2C</span><span class="p">;</span>
<span class="cm">/* 0x0030 CQLBAR */</span>
	<span class="n">u32</span> <span class="n">completion_queue_lower</span><span class="p">;</span>
<span class="cm">/* 0x0034 CQUBAR */</span>
	<span class="n">u32</span> <span class="n">completion_queue_upper</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reserved_38</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reserved_3C</span><span class="p">;</span>
<span class="cm">/* 0x0040 CQPR */</span>
	<span class="n">u32</span> <span class="n">completion_queue_put</span><span class="p">;</span>
<span class="cm">/* 0x0044 CQGR */</span>
	<span class="n">u32</span> <span class="n">completion_queue_get</span><span class="p">;</span>
<span class="cm">/* 0x0048 CQC */</span>
	<span class="n">u32</span> <span class="n">completion_queue_control</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reserved_4C</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reserved_5x</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
	<span class="n">u32</span> <span class="n">reserved_6x</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
	<span class="n">u32</span> <span class="n">reserved_7x</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
<span class="cm">/*</span>
<span class="cm"> * Accessable to FN#0 only</span>
<span class="cm"> * 0x0080 RNCLBAR */</span>
	<span class="n">u32</span> <span class="n">remote_node_context_lower</span><span class="p">;</span>
<span class="cm">/* 0x0084 RNCUBAR */</span>
	<span class="n">u32</span> <span class="n">remote_node_context_upper</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reserved_88</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reserved_8C</span><span class="p">;</span>
<span class="cm">/* 0x0090 DCC */</span>
	<span class="n">u32</span> <span class="n">device_context_capacity</span><span class="p">;</span>
<span class="cm">/* 0x0094 DFC */</span>
	<span class="n">u32</span> <span class="n">device_function_capacity</span><span class="p">;</span>
<span class="cm">/* 0x0098 SMUCSR */</span>
	<span class="n">u32</span> <span class="n">control_status</span><span class="p">;</span>
<span class="cm">/* 0x009C SCUSRCR */</span>
	<span class="n">u32</span> <span class="n">soft_reset_control</span><span class="p">;</span>
<span class="cm">/* 0x00A0 SMAW */</span>
	<span class="n">u32</span> <span class="n">mmr_address_window</span><span class="p">;</span>
<span class="cm">/* 0x00A4 SMDW */</span>
	<span class="n">u32</span> <span class="n">mmr_data_window</span><span class="p">;</span>
<span class="cm">/* 0x00A8 CGUCR */</span>
	<span class="n">u32</span> <span class="n">clock_gating_control</span><span class="p">;</span>
<span class="cm">/* 0x00AC CGUPC */</span>
	<span class="n">u32</span> <span class="n">clock_gating_performance</span><span class="p">;</span>
<span class="cm">/* A whole bunch of reserved space */</span>
	<span class="n">u32</span> <span class="n">reserved_Bx</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
	<span class="n">u32</span> <span class="n">reserved_Cx</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
	<span class="n">u32</span> <span class="n">reserved_Dx</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
	<span class="n">u32</span> <span class="n">reserved_Ex</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
	<span class="n">u32</span> <span class="n">reserved_Fx</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
	<span class="n">u32</span> <span class="n">reserved_1xx</span><span class="p">[</span><span class="mi">64</span><span class="p">];</span>
	<span class="n">u32</span> <span class="n">reserved_2xx</span><span class="p">[</span><span class="mi">64</span><span class="p">];</span>
	<span class="n">u32</span> <span class="n">reserved_3xx</span><span class="p">[</span><span class="mi">64</span><span class="p">];</span>
<span class="cm">/*</span>
<span class="cm"> * Accessable to FN#0 only</span>
<span class="cm"> * 0x0400 TCA */</span>
	<span class="n">u32</span> <span class="n">task_context_assignment</span><span class="p">[</span><span class="mi">256</span><span class="p">];</span>
<span class="cm">/* MSI-X registers not included */</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * *****************************************************************************</span>
<span class="cm"> * SDMA Registers</span>
<span class="cm"> * ***************************************************************************** */</span>
<span class="cp">#define SCU_SDMA_BASE               0x6000</span>
<span class="cp">#define SCU_SDMA_PUFATLHAR_OFFSET   0x0000</span>
<span class="cp">#define SCU_SDMA_PUFATUHAR_OFFSET   0x0004</span>
<span class="cp">#define SCU_SDMA_UFLHBAR_OFFSET     0x0008</span>
<span class="cp">#define SCU_SDMA_UFUHBAR_OFFSET     0x000C</span>
<span class="cp">#define SCU_SDMA_UFQC_OFFSET        0x0010</span>
<span class="cp">#define SCU_SDMA_UFQPP_OFFSET       0x0014</span>
<span class="cp">#define SCU_SDMA_UFQGP_OFFSET       0x0018</span>
<span class="cp">#define SCU_SDMA_PDMACR_OFFSET      0x001C</span>
<span class="cp">#define SCU_SDMA_CDMACR_OFFSET      0x0080</span>

<span class="cm">/**</span>
<span class="cm"> * struct scu_sdma_registers - These are the SCU SDMA Registers</span>
<span class="cm"> *</span>
<span class="cm"> *</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">scu_sdma_registers</span> <span class="p">{</span>
<span class="cm">/* 0x0000 PUFATLHAR */</span>
	<span class="n">u32</span> <span class="n">uf_address_table_lower</span><span class="p">;</span>
<span class="cm">/* 0x0004 PUFATUHAR */</span>
	<span class="n">u32</span> <span class="n">uf_address_table_upper</span><span class="p">;</span>
<span class="cm">/* 0x0008 UFLHBAR */</span>
	<span class="n">u32</span> <span class="n">uf_header_base_address_lower</span><span class="p">;</span>
<span class="cm">/* 0x000C UFUHBAR */</span>
	<span class="n">u32</span> <span class="n">uf_header_base_address_upper</span><span class="p">;</span>
<span class="cm">/* 0x0010 UFQC */</span>
	<span class="n">u32</span> <span class="n">unsolicited_frame_queue_control</span><span class="p">;</span>
<span class="cm">/* 0x0014 UFQPP */</span>
	<span class="n">u32</span> <span class="n">unsolicited_frame_put_pointer</span><span class="p">;</span>
<span class="cm">/* 0x0018 UFQGP */</span>
	<span class="n">u32</span> <span class="n">unsolicited_frame_get_pointer</span><span class="p">;</span>
<span class="cm">/* 0x001C PDMACR */</span>
	<span class="n">u32</span> <span class="n">pdma_configuration</span><span class="p">;</span>
<span class="cm">/* Reserved until offset 0x80 */</span>
	<span class="n">u32</span> <span class="n">reserved_0020_007C</span><span class="p">[</span><span class="mh">0x18</span><span class="p">];</span>
<span class="cm">/* 0x0080 CDMACR */</span>
	<span class="n">u32</span> <span class="n">cdma_configuration</span><span class="p">;</span>
<span class="cm">/* Remainder SDMA register space */</span>
	<span class="n">u32</span> <span class="n">reserved_0084_0400</span><span class="p">[</span><span class="mh">0xDF</span><span class="p">];</span>

<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * *****************************************************************************</span>
<span class="cm"> * * SCU Link Registers</span>
<span class="cm"> * ***************************************************************************** */</span>
<span class="cp">#define SCU_PEG0_OFFSET    0x0000</span>
<span class="cp">#define SCU_PEG1_OFFSET    0x8000</span>

<span class="cp">#define SCU_TL0_OFFSET     0x0000</span>
<span class="cp">#define SCU_TL1_OFFSET     0x0400</span>
<span class="cp">#define SCU_TL2_OFFSET     0x0800</span>
<span class="cp">#define SCU_TL3_OFFSET     0x0C00</span>

<span class="cp">#define SCU_LL_OFFSET      0x0080</span>
<span class="cp">#define SCU_LL0_OFFSET     (SCU_TL0_OFFSET + SCU_LL_OFFSET)</span>
<span class="cp">#define SCU_LL1_OFFSET     (SCU_TL1_OFFSET + SCU_LL_OFFSET)</span>
<span class="cp">#define SCU_LL2_OFFSET     (SCU_TL2_OFFSET + SCU_LL_OFFSET)</span>
<span class="cp">#define SCU_LL3_OFFSET     (SCU_TL3_OFFSET + SCU_LL_OFFSET)</span>

<span class="cm">/* Transport Layer Offsets (PEG + TL) */</span>
<span class="cp">#define SCU_TLCR_OFFSET         0x0000</span>
<span class="cp">#define SCU_TLADTR_OFFSET       0x0004</span>
<span class="cp">#define SCU_TLTTMR_OFFSET       0x0008</span>
<span class="cp">#define SCU_TLEECR0_OFFSET      0x000C</span>
<span class="cp">#define SCU_STPTLDARNI_OFFSET   0x0010</span>


<span class="cp">#define SCU_TLCR_HASH_SAS_CHECKING_ENABLE_SHIFT    (0)</span>
<span class="cp">#define SCU_TLCR_HASH_SAS_CHECKING_ENABLE_MASK     (0x00000001)</span>
<span class="cp">#define SCU_TLCR_CLEAR_TCI_NCQ_MAPPING_TABLE_SHIFT (1)</span>
<span class="cp">#define SCU_TLCR_CLEAR_TCI_NCQ_MAPPING_TABLE_MASK  (0x00000002)</span>
<span class="cp">#define SCU_TLCR_STP_WRITE_DATA_PREFETCH_SHIFT     (3)</span>
<span class="cp">#define SCU_TLCR_STP_WRITE_DATA_PREFETCH_MASK      (0x00000008)</span>
<span class="cp">#define SCU_TLCR_CMD_NAK_STATUS_CODE_SHIFT         (4)</span>
<span class="cp">#define SCU_TLCR_CMD_NAK_STATUS_CODE_MASK          (0x00000010)</span>
<span class="cp">#define SCU_TLCR_RESERVED_MASK                     (0xFFFFFFEB)</span>

<span class="cp">#define SCU_TLCR_GEN_BIT(name) \</span>
<span class="cp">	SCU_GEN_BIT(SCU_TLCR_ ## name)</span>

<span class="cm">/**</span>
<span class="cm"> * struct scu_transport_layer_registers - These are the SCU Transport Layer</span>
<span class="cm"> *    registers</span>
<span class="cm"> *</span>
<span class="cm"> *</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">scu_transport_layer_registers</span> <span class="p">{</span>
	<span class="cm">/* 0x0000 TLCR */</span>
	<span class="n">u32</span> <span class="n">control</span><span class="p">;</span>
	<span class="cm">/* 0x0004 TLADTR */</span>
	<span class="n">u32</span> <span class="n">arbitration_delay_timer</span><span class="p">;</span>
	<span class="cm">/* 0x0008 TLTTMR */</span>
	<span class="n">u32</span> <span class="n">timer_test_mode</span><span class="p">;</span>
	<span class="cm">/* 0x000C reserved */</span>
	<span class="n">u32</span> <span class="n">reserved_0C</span><span class="p">;</span>
	<span class="cm">/* 0x0010 STPTLDARNI */</span>
	<span class="n">u32</span> <span class="n">stp_rni</span><span class="p">;</span>
	<span class="cm">/* 0x0014 TLFEWPORCTRL */</span>
	<span class="n">u32</span> <span class="n">tlfe_wpo_read_control</span><span class="p">;</span>
	<span class="cm">/* 0x0018 TLFEWPORDATA */</span>
	<span class="n">u32</span> <span class="n">tlfe_wpo_read_data</span><span class="p">;</span>
	<span class="cm">/* 0x001C RXTLSSCSR1 */</span>
	<span class="n">u32</span> <span class="n">rxtl_single_step_control_status_1</span><span class="p">;</span>
	<span class="cm">/* 0x0020 RXTLSSCSR2 */</span>
	<span class="n">u32</span> <span class="n">rxtl_single_step_control_status_2</span><span class="p">;</span>
	<span class="cm">/* 0x0024 AWTRDDCR */</span>
	<span class="n">u32</span> <span class="n">tlfe_awt_retry_delay_debug_control</span><span class="p">;</span>
	<span class="cm">/* Remainder of TL memory space */</span>
	<span class="n">u32</span> <span class="n">reserved_0028_007F</span><span class="p">[</span><span class="mh">0x16</span><span class="p">];</span>

<span class="p">};</span>

<span class="cm">/* Protocol Engine Group Registers */</span>
<span class="cp">#define SCU_SCUVZECRx_OFFSET        0x1080</span>

<span class="cm">/* Link Layer Offsets (PEG + TL + LL) */</span>
<span class="cp">#define SCU_SAS_SPDTOV_OFFSET       0x0000</span>
<span class="cp">#define SCU_SAS_LLSTA_OFFSET        0x0004</span>
<span class="cp">#define SCU_SATA_PSELTOV_OFFSET     0x0008</span>
<span class="cp">#define SCU_SAS_TIMETOV_OFFSET      0x0010</span>
<span class="cp">#define SCU_SAS_LOSTOT_OFFSET       0x0014</span>
<span class="cp">#define SCU_SAS_LNKTOV_OFFSET       0x0018</span>
<span class="cp">#define SCU_SAS_PHYTOV_OFFSET       0x001C</span>
<span class="cp">#define SCU_SAS_AFERCNT_OFFSET      0x0020</span>
<span class="cp">#define SCU_SAS_WERCNT_OFFSET       0x0024</span>
<span class="cp">#define SCU_SAS_TIID_OFFSET         0x0028</span>
<span class="cp">#define SCU_SAS_TIDNH_OFFSET        0x002C</span>
<span class="cp">#define SCU_SAS_TIDNL_OFFSET        0x0030</span>
<span class="cp">#define SCU_SAS_TISSAH_OFFSET       0x0034</span>
<span class="cp">#define SCU_SAS_TISSAL_OFFSET       0x0038</span>
<span class="cp">#define SCU_SAS_TIPID_OFFSET        0x003C</span>
<span class="cp">#define SCU_SAS_TIRES2_OFFSET       0x0040</span>
<span class="cp">#define SCU_SAS_ADRSTA_OFFSET       0x0044</span>
<span class="cp">#define SCU_SAS_MAWTTOV_OFFSET      0x0048</span>
<span class="cp">#define SCU_SAS_FRPLDFIL_OFFSET     0x0054</span>
<span class="cp">#define SCU_SAS_RFCNT_OFFSET        0x0060</span>
<span class="cp">#define SCU_SAS_TFCNT_OFFSET        0x0064</span>
<span class="cp">#define SCU_SAS_RFDCNT_OFFSET       0x0068</span>
<span class="cp">#define SCU_SAS_TFDCNT_OFFSET       0x006C</span>
<span class="cp">#define SCU_SAS_LERCNT_OFFSET       0x0070</span>
<span class="cp">#define SCU_SAS_RDISERRCNT_OFFSET   0x0074</span>
<span class="cp">#define SCU_SAS_CRERCNT_OFFSET      0x0078</span>
<span class="cp">#define SCU_STPCTL_OFFSET           0x007C</span>
<span class="cp">#define SCU_SAS_PCFG_OFFSET         0x0080</span>
<span class="cp">#define SCU_SAS_CLKSM_OFFSET        0x0084</span>
<span class="cp">#define SCU_SAS_TXCOMWAKE_OFFSET    0x0088</span>
<span class="cp">#define SCU_SAS_TXCOMINIT_OFFSET    0x008C</span>
<span class="cp">#define SCU_SAS_TXCOMSAS_OFFSET     0x0090</span>
<span class="cp">#define SCU_SAS_COMINIT_OFFSET      0x0094</span>
<span class="cp">#define SCU_SAS_COMWAKE_OFFSET      0x0098</span>
<span class="cp">#define SCU_SAS_COMSAS_OFFSET       0x009C</span>
<span class="cp">#define SCU_SAS_SFERCNT_OFFSET      0x00A0</span>
<span class="cp">#define SCU_SAS_CDFERCNT_OFFSET     0x00A4</span>
<span class="cp">#define SCU_SAS_DNFERCNT_OFFSET     0x00A8</span>
<span class="cp">#define SCU_SAS_PRSTERCNT_OFFSET    0x00AC</span>
<span class="cp">#define SCU_SAS_CNTCTL_OFFSET       0x00B0</span>
<span class="cp">#define SCU_SAS_SSPTOV_OFFSET       0x00B4</span>
<span class="cp">#define SCU_FTCTL_OFFSET            0x00B8</span>
<span class="cp">#define SCU_FRCTL_OFFSET            0x00BC</span>
<span class="cp">#define SCU_FTWMRK_OFFSET           0x00C0</span>
<span class="cp">#define SCU_ENSPINUP_OFFSET         0x00C4</span>
<span class="cp">#define SCU_SAS_TRNTOV_OFFSET       0x00C8</span>
<span class="cp">#define SCU_SAS_PHYCAP_OFFSET       0x00CC</span>
<span class="cp">#define SCU_SAS_PHYCTL_OFFSET       0x00D0</span>
<span class="cp">#define SCU_SAS_LLCTL_OFFSET        0x00D8</span>
<span class="cp">#define SCU_AFE_XCVRCR_OFFSET       0x00DC</span>
<span class="cp">#define SCU_AFE_LUTCR_OFFSET        0x00E0</span>

<span class="cp">#define SCU_SAS_PHY_TIMER_TIMEOUT_VALUES_ALIGN_DETECTION_SHIFT          (0UL)</span>
<span class="cp">#define SCU_SAS_PHY_TIMER_TIMEOUT_VALUES_ALIGN_DETECTION_MASK           (0x000000FFUL)</span>
<span class="cp">#define SCU_SAS_PHY_TIMER_TIMEOUT_VALUES_HOT_PLUG_SHIFT                 (8UL)</span>
<span class="cp">#define SCU_SAS_PHY_TIMER_TIMEOUT_VALUES_HOT_PLUG_MASK                  (0x0000FF00UL)</span>
<span class="cp">#define SCU_SAS_PHY_TIMER_TIMEOUT_VALUES_COMSAS_DETECTION_SHIFT         (16UL)</span>
<span class="cp">#define SCU_SAS_PHY_TIMER_TIMEOUT_VALUES_COMSAS_DETECTION_MASK          (0x00FF0000UL)</span>
<span class="cp">#define SCU_SAS_PHY_TIMER_TIMEOUT_VALUES_RATE_CHANGE_SHIFT              (24UL)</span>
<span class="cp">#define SCU_SAS_PHY_TIMER_TIMEOUT_VALUES_RATE_CHANGE_MASK               (0xFF000000UL)</span>

<span class="cp">#define SCU_SAS_PHYTOV_GEN_VAL(name, value) \</span>
<span class="cp">	SCU_GEN_VALUE(SCU_SAS_PHY_TIMER_TIMEOUT_VALUES_##name, value)</span>

<span class="cp">#define SCU_SAS_LINK_LAYER_CONTROL_MAX_LINK_RATE_SHIFT                  (0)</span>
<span class="cp">#define SCU_SAS_LINK_LAYER_CONTROL_MAX_LINK_RATE_MASK                   (0x00000003)</span>
<span class="cp">#define SCU_SAS_LINK_LAYER_CONTROL_MAX_LINK_RATE_GEN1                   (0)</span>
<span class="cp">#define SCU_SAS_LINK_LAYER_CONTROL_MAX_LINK_RATE_GEN2                   (1)</span>
<span class="cp">#define SCU_SAS_LINK_LAYER_CONTROL_MAX_LINK_RATE_GEN3                   (2)</span>
<span class="cp">#define SCU_SAS_LINK_LAYER_CONTROL_BROADCAST_PRIMITIVE_SHIFT            (2)</span>
<span class="cp">#define SCU_SAS_LINK_LAYER_CONTROL_BROADCAST_PRIMITIVE_MASK             (0x000003FC)</span>
<span class="cp">#define SCU_SAS_LINK_LAYER_CONTROL_CLOSE_NO_ACTIVE_TASK_DISABLE_SHIFT   (16)</span>
<span class="cp">#define SCU_SAS_LINK_LAYER_CONTROL_CLOSE_NO_ACTIVE_TASK_DISABLE_MASK    (0x00010000)</span>
<span class="cp">#define SCU_SAS_LINK_LAYER_CONTROL_CLOSE_NO_OUTBOUND_TASK_DISABLE_SHIFT (17)</span>
<span class="cp">#define SCU_SAS_LINK_LAYER_CONTROL_CLOSE_NO_OUTBOUND_TASK_DISABLE_MASK  (0x00020000)</span>
<span class="cp">#define SCU_SAS_LINK_LAYER_CONTROL_NO_OUTBOUND_TASK_TIMEOUT_SHIFT       (24)</span>
<span class="cp">#define SCU_SAS_LINK_LAYER_CONTROL_NO_OUTBOUND_TASK_TIMEOUT_MASK        (0xFF000000)</span>
<span class="cp">#define SCU_SAS_LINK_LAYER_CONTROL_RESERVED                             (0x00FCFC00)</span>

<span class="cp">#define SCU_SAS_LLCTL_GEN_VAL(name, value) \</span>
<span class="cp">	SCU_GEN_VALUE(SCU_SAS_LINK_LAYER_CONTROL_ ## name, value)</span>

<span class="cp">#define SCU_SAS_LLCTL_GEN_BIT(name) \</span>
<span class="cp">	SCU_GEN_BIT(SCU_SAS_LINK_LAYER_CONTROL_ ## name)</span>

<span class="cp">#define SCU_SAS_LINK_LAYER_TXCOMSAS_NEGTIME_DEFAULT                     (0xF0)</span>
<span class="cp">#define SCU_SAS_LINK_LAYER_TXCOMSAS_NEGTIME_EXTENDED                    (0x1FF)</span>
<span class="cp">#define SCU_SAS_LINK_LAYER_TXCOMSAS_NEGTIME_SHIFT                       (0)</span>
<span class="cp">#define SCU_SAS_LINK_LAYER_TXCOMSAS_NEGTIME_MASK                        (0x3FF)</span>

<span class="cp">#define SCU_SAS_LLTXCOMSAS_GEN_VAL(name, value) \</span>
<span class="cp">	SCU_GEN_VALUE(SCU_SAS_LINK_LAYER_TXCOMSAS_ ## name, value)</span>


<span class="cm">/* #define SCU_FRXHECR_DCNT_OFFSET      0x00B0 */</span>
<span class="cp">#define SCU_PSZGCR_OFFSET           0x00E4</span>
<span class="cp">#define SCU_SAS_RECPHYCAP_OFFSET    0x00E8</span>
<span class="cm">/* #define SCU_TX_LUTSEL_OFFSET         0x00B8 */</span>

<span class="cp">#define SCU_SAS_PTxC_OFFSET         0x00D4 </span><span class="cm">/* Same offset as SAS_TCTSTM */</span><span class="cp"></span>

<span class="cm">/**</span>
<span class="cm"> * struct scu_link_layer_registers - SCU Link Layer Registers</span>
<span class="cm"> *</span>
<span class="cm"> *</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">scu_link_layer_registers</span> <span class="p">{</span>
<span class="cm">/* 0x0000 SAS_SPDTOV */</span>
	<span class="n">u32</span> <span class="n">speed_negotiation_timers</span><span class="p">;</span>
<span class="cm">/* 0x0004 SAS_LLSTA */</span>
	<span class="n">u32</span> <span class="n">link_layer_status</span><span class="p">;</span>
<span class="cm">/* 0x0008 SATA_PSELTOV */</span>
	<span class="n">u32</span> <span class="n">port_selector_timeout</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reserved0C</span><span class="p">;</span>
<span class="cm">/* 0x0010 SAS_TIMETOV */</span>
	<span class="n">u32</span> <span class="n">timeout_unit_value</span><span class="p">;</span>
<span class="cm">/* 0x0014 SAS_RCDTOV */</span>
	<span class="n">u32</span> <span class="n">rcd_timeout</span><span class="p">;</span>
<span class="cm">/* 0x0018 SAS_LNKTOV */</span>
	<span class="n">u32</span> <span class="n">link_timer_timeouts</span><span class="p">;</span>
<span class="cm">/* 0x001C SAS_PHYTOV */</span>
	<span class="n">u32</span> <span class="n">sas_phy_timeouts</span><span class="p">;</span>
<span class="cm">/* 0x0020 SAS_AFERCNT */</span>
	<span class="n">u32</span> <span class="n">received_address_frame_error_counter</span><span class="p">;</span>
<span class="cm">/* 0x0024 SAS_WERCNT */</span>
	<span class="n">u32</span> <span class="n">invalid_dword_counter</span><span class="p">;</span>
<span class="cm">/* 0x0028 SAS_TIID */</span>
	<span class="n">u32</span> <span class="n">transmit_identification</span><span class="p">;</span>
<span class="cm">/* 0x002C SAS_TIDNH */</span>
	<span class="n">u32</span> <span class="n">sas_device_name_high</span><span class="p">;</span>
<span class="cm">/* 0x0030 SAS_TIDNL */</span>
	<span class="n">u32</span> <span class="n">sas_device_name_low</span><span class="p">;</span>
<span class="cm">/* 0x0034 SAS_TISSAH */</span>
	<span class="n">u32</span> <span class="n">source_sas_address_high</span><span class="p">;</span>
<span class="cm">/* 0x0038 SAS_TISSAL */</span>
	<span class="n">u32</span> <span class="n">source_sas_address_low</span><span class="p">;</span>
<span class="cm">/* 0x003C SAS_TIPID */</span>
	<span class="n">u32</span> <span class="n">identify_frame_phy_id</span><span class="p">;</span>
<span class="cm">/* 0x0040 SAS_TIRES2 */</span>
	<span class="n">u32</span> <span class="n">identify_frame_reserved</span><span class="p">;</span>
<span class="cm">/* 0x0044 SAS_ADRSTA */</span>
	<span class="n">u32</span> <span class="n">received_address_frame</span><span class="p">;</span>
<span class="cm">/* 0x0048 SAS_MAWTTOV */</span>
	<span class="n">u32</span> <span class="n">maximum_arbitration_wait_timer_timeout</span><span class="p">;</span>
<span class="cm">/* 0x004C SAS_PTxC */</span>
	<span class="n">u32</span> <span class="n">transmit_primitive</span><span class="p">;</span>
<span class="cm">/* 0x0050 SAS_RORES */</span>
	<span class="n">u32</span> <span class="n">error_counter_event_notification_control</span><span class="p">;</span>
<span class="cm">/* 0x0054 SAS_FRPLDFIL */</span>
	<span class="n">u32</span> <span class="n">frxq_payload_fill_threshold</span><span class="p">;</span>
<span class="cm">/* 0x0058 SAS_LLHANG_TOT */</span>
	<span class="n">u32</span> <span class="n">link_layer_hang_detection_timeout</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reserved_5C</span><span class="p">;</span>
<span class="cm">/* 0x0060 SAS_RFCNT */</span>
	<span class="n">u32</span> <span class="n">received_frame_count</span><span class="p">;</span>
<span class="cm">/* 0x0064 SAS_TFCNT */</span>
	<span class="n">u32</span> <span class="n">transmit_frame_count</span><span class="p">;</span>
<span class="cm">/* 0x0068 SAS_RFDCNT */</span>
	<span class="n">u32</span> <span class="n">received_dword_count</span><span class="p">;</span>
<span class="cm">/* 0x006C SAS_TFDCNT */</span>
	<span class="n">u32</span> <span class="n">transmit_dword_count</span><span class="p">;</span>
<span class="cm">/* 0x0070 SAS_LERCNT */</span>
	<span class="n">u32</span> <span class="n">loss_of_sync_error_count</span><span class="p">;</span>
<span class="cm">/* 0x0074 SAS_RDISERRCNT */</span>
	<span class="n">u32</span> <span class="n">running_disparity_error_count</span><span class="p">;</span>
<span class="cm">/* 0x0078 SAS_CRERCNT */</span>
	<span class="n">u32</span> <span class="n">received_frame_crc_error_count</span><span class="p">;</span>
<span class="cm">/* 0x007C STPCTL */</span>
	<span class="n">u32</span> <span class="n">stp_control</span><span class="p">;</span>
<span class="cm">/* 0x0080 SAS_PCFG */</span>
	<span class="n">u32</span> <span class="n">phy_configuration</span><span class="p">;</span>
<span class="cm">/* 0x0084 SAS_CLKSM */</span>
	<span class="n">u32</span> <span class="n">clock_skew_management</span><span class="p">;</span>
<span class="cm">/* 0x0088 SAS_TXCOMWAKE */</span>
	<span class="n">u32</span> <span class="n">transmit_comwake_signal</span><span class="p">;</span>
<span class="cm">/* 0x008C SAS_TXCOMINIT */</span>
	<span class="n">u32</span> <span class="n">transmit_cominit_signal</span><span class="p">;</span>
<span class="cm">/* 0x0090 SAS_TXCOMSAS */</span>
	<span class="n">u32</span> <span class="n">transmit_comsas_signal</span><span class="p">;</span>
<span class="cm">/* 0x0094 SAS_COMINIT */</span>
	<span class="n">u32</span> <span class="n">cominit_control</span><span class="p">;</span>
<span class="cm">/* 0x0098 SAS_COMWAKE */</span>
	<span class="n">u32</span> <span class="n">comwake_control</span><span class="p">;</span>
<span class="cm">/* 0x009C SAS_COMSAS */</span>
	<span class="n">u32</span> <span class="n">comsas_control</span><span class="p">;</span>
<span class="cm">/* 0x00A0 SAS_SFERCNT */</span>
	<span class="n">u32</span> <span class="n">received_short_frame_count</span><span class="p">;</span>
<span class="cm">/* 0x00A4 SAS_CDFERCNT */</span>
	<span class="n">u32</span> <span class="n">received_frame_without_credit_count</span><span class="p">;</span>
<span class="cm">/* 0x00A8 SAS_DNFERCNT */</span>
	<span class="n">u32</span> <span class="n">received_frame_after_done_count</span><span class="p">;</span>
<span class="cm">/* 0x00AC SAS_PRSTERCNT */</span>
	<span class="n">u32</span> <span class="n">phy_reset_problem_count</span><span class="p">;</span>
<span class="cm">/* 0x00B0 SAS_CNTCTL */</span>
	<span class="n">u32</span> <span class="n">counter_control</span><span class="p">;</span>
<span class="cm">/* 0x00B4 SAS_SSPTOV */</span>
	<span class="n">u32</span> <span class="n">ssp_timer_timeout_values</span><span class="p">;</span>
<span class="cm">/* 0x00B8 FTCTL */</span>
	<span class="n">u32</span> <span class="n">ftx_control</span><span class="p">;</span>
<span class="cm">/* 0x00BC FRCTL */</span>
	<span class="n">u32</span> <span class="n">frx_control</span><span class="p">;</span>
<span class="cm">/* 0x00C0 FTWMRK */</span>
	<span class="n">u32</span> <span class="n">ftx_watermark</span><span class="p">;</span>
<span class="cm">/* 0x00C4 ENSPINUP */</span>
	<span class="n">u32</span> <span class="n">notify_enable_spinup_control</span><span class="p">;</span>
<span class="cm">/* 0x00C8 SAS_TRNTOV */</span>
	<span class="n">u32</span> <span class="n">sas_training_sequence_timer_values</span><span class="p">;</span>
<span class="cm">/* 0x00CC SAS_PHYCAP */</span>
	<span class="n">u32</span> <span class="n">phy_capabilities</span><span class="p">;</span>
<span class="cm">/* 0x00D0 SAS_PHYCTL */</span>
	<span class="n">u32</span> <span class="n">phy_control</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reserved_d4</span><span class="p">;</span>
<span class="cm">/* 0x00D8 LLCTL */</span>
	<span class="n">u32</span> <span class="n">link_layer_control</span><span class="p">;</span>
<span class="cm">/* 0x00DC AFE_XCVRCR */</span>
	<span class="n">u32</span> <span class="n">afe_xcvr_control</span><span class="p">;</span>
<span class="cm">/* 0x00E0 AFE_LUTCR */</span>
	<span class="n">u32</span> <span class="n">afe_lookup_table_control</span><span class="p">;</span>
<span class="cm">/* 0x00E4 PSZGCR */</span>
	<span class="n">u32</span> <span class="n">phy_source_zone_group_control</span><span class="p">;</span>
<span class="cm">/* 0x00E8 SAS_RECPHYCAP */</span>
	<span class="n">u32</span> <span class="n">receive_phycap</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reserved_ec</span><span class="p">;</span>
<span class="cm">/* 0x00F0 SNAFERXRSTCTL */</span>
	<span class="n">u32</span> <span class="n">speed_negotiation_afe_rx_reset_control</span><span class="p">;</span>
<span class="cm">/* 0x00F4 SAS_SSIPMCTL */</span>
	<span class="n">u32</span> <span class="n">power_management_control</span><span class="p">;</span>
<span class="cm">/* 0x00F8 SAS_PSPREQ_PRIM */</span>
	<span class="n">u32</span> <span class="n">sas_pm_partial_request_primitive</span><span class="p">;</span>
<span class="cm">/* 0x00FC SAS_PSSREQ_PRIM */</span>
	<span class="n">u32</span> <span class="n">sas_pm_slumber_request_primitive</span><span class="p">;</span>
<span class="cm">/* 0x0100 SAS_PPSACK_PRIM */</span>
	<span class="n">u32</span> <span class="n">sas_pm_ack_primitive_register</span><span class="p">;</span>
<span class="cm">/* 0x0104 SAS_PSNAK_PRIM */</span>
	<span class="n">u32</span> <span class="n">sas_pm_nak_primitive_register</span><span class="p">;</span>
<span class="cm">/* 0x0108 SAS_SSIPMTOV */</span>
	<span class="n">u32</span> <span class="n">sas_primitive_timeout</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reserved_10c</span><span class="p">;</span>
<span class="cm">/* 0x0110 - 0x011C PLAPRDCTRLxREG */</span>
	<span class="n">u32</span> <span class="n">pla_product_control</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
<span class="cm">/* 0x0120 PLAPRDSUMREG */</span>
	<span class="n">u32</span> <span class="n">pla_product_sum</span><span class="p">;</span>
<span class="cm">/* 0x0124 PLACONTROLREG */</span>
	<span class="n">u32</span> <span class="n">pla_control</span><span class="p">;</span>
<span class="cm">/* Remainder of memory space 896 bytes */</span>
	<span class="n">u32</span> <span class="n">reserved_0128_037f</span><span class="p">[</span><span class="mh">0x96</span><span class="p">];</span>

<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * 0x00D4 // Same offset as SAS_TCTSTM SAS_PTxC</span>
<span class="cm"> *   u32   primitive_transmit_control; */</span>

<span class="cm">/*</span>
<span class="cm"> * ----------------------------------------------------------------------------</span>
<span class="cm"> * SGPIO</span>
<span class="cm"> * ---------------------------------------------------------------------------- */</span>
<span class="cp">#define SCU_SGPIO_OFFSET         0x1400</span>

<span class="cm">/* #define SCU_SGPIO_OFFSET         0x6000   // later moves to 0x1400 see HSD 652625 */</span>
<span class="cp">#define SCU_SGPIO_SGICR_OFFSET   0x0000</span>
<span class="cp">#define SCU_SGPIO_SGPBR_OFFSET   0x0004</span>
<span class="cp">#define SCU_SGPIO_SGSDLR_OFFSET  0x0008</span>
<span class="cp">#define SCU_SGPIO_SGSDUR_OFFSET  0x000C</span>
<span class="cp">#define SCU_SGPIO_SGSIDLR_OFFSET 0x0010</span>
<span class="cp">#define SCU_SGPIO_SGSIDUR_OFFSET 0x0014</span>
<span class="cp">#define SCU_SGPIO_SGVSCR_OFFSET  0x0018</span>
<span class="cm">/* Address from 0x0820 to 0x083C */</span>
<span class="cp">#define SCU_SGPIO_SGODSR_OFFSET  0x0020</span>

<span class="cm">/**</span>
<span class="cm"> * struct scu_sgpio_registers - SCU SGPIO Registers</span>
<span class="cm"> *</span>
<span class="cm"> *</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">scu_sgpio_registers</span> <span class="p">{</span>
<span class="cm">/* 0x0000 SGPIO_SGICR */</span>
	<span class="n">u32</span> <span class="n">interface_control</span><span class="p">;</span>
<span class="cm">/* 0x0004 SGPIO_SGPBR */</span>
	<span class="n">u32</span> <span class="n">blink_rate</span><span class="p">;</span>
<span class="cm">/* 0x0008 SGPIO_SGSDLR */</span>
	<span class="n">u32</span> <span class="n">start_drive_lower</span><span class="p">;</span>
<span class="cm">/* 0x000C SGPIO_SGSDUR */</span>
	<span class="n">u32</span> <span class="n">start_drive_upper</span><span class="p">;</span>
<span class="cm">/* 0x0010 SGPIO_SGSIDLR */</span>
	<span class="n">u32</span> <span class="n">serial_input_lower</span><span class="p">;</span>
<span class="cm">/* 0x0014 SGPIO_SGSIDUR */</span>
	<span class="n">u32</span> <span class="n">serial_input_upper</span><span class="p">;</span>
<span class="cm">/* 0x0018 SGPIO_SGVSCR */</span>
	<span class="n">u32</span> <span class="n">vendor_specific_code</span><span class="p">;</span>
<span class="cm">/* 0x001C Reserved */</span>
	<span class="n">u32</span> <span class="n">reserved_001c</span><span class="p">;</span>
<span class="cm">/* 0x0020 SGPIO_SGODSR */</span>
	<span class="n">u32</span> <span class="n">output_data_select</span><span class="p">[</span><span class="mi">8</span><span class="p">];</span>
<span class="cm">/* Remainder of memory space 256 bytes */</span>
	<span class="n">u32</span> <span class="n">reserved_1444_14ff</span><span class="p">[</span><span class="mh">0x30</span><span class="p">];</span>

<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * *****************************************************************************</span>
<span class="cm"> * * Defines for VIIT entry offsets</span>
<span class="cm"> * * Access additional entries by SCU_VIIT_BASE + index * 0x10</span>
<span class="cm"> * ***************************************************************************** */</span>
<span class="cp">#define     SCU_VIIT_BASE     0x1c00</span>

<span class="k">struct</span> <span class="n">scu_viit_registers</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">registers</span><span class="p">[</span><span class="mi">256</span><span class="p">];</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * *****************************************************************************</span>
<span class="cm"> * * SCU PORT TASK SCHEDULER REGISTERS</span>
<span class="cm"> * ***************************************************************************** */</span>

<span class="cp">#define SCU_PTSG_BASE               0x1000</span>

<span class="cp">#define SCU_PTSG_PTSGCR_OFFSET      0x0000</span>
<span class="cp">#define SCU_PTSG_RTCR_OFFSET        0x0004</span>
<span class="cp">#define SCU_PTSG_RTCCR_OFFSET       0x0008</span>
<span class="cp">#define SCU_PTSG_PTS0CR_OFFSET      0x0010</span>
<span class="cp">#define SCU_PTSG_PTS0SR_OFFSET      0x0014</span>
<span class="cp">#define SCU_PTSG_PTS1CR_OFFSET      0x0018</span>
<span class="cp">#define SCU_PTSG_PTS1SR_OFFSET      0x001C</span>
<span class="cp">#define SCU_PTSG_PTS2CR_OFFSET      0x0020</span>
<span class="cp">#define SCU_PTSG_PTS2SR_OFFSET      0x0024</span>
<span class="cp">#define SCU_PTSG_PTS3CR_OFFSET      0x0028</span>
<span class="cp">#define SCU_PTSG_PTS3SR_OFFSET      0x002C</span>
<span class="cp">#define SCU_PTSG_PCSPE0CR_OFFSET    0x0030</span>
<span class="cp">#define SCU_PTSG_PCSPE1CR_OFFSET    0x0034</span>
<span class="cp">#define SCU_PTSG_PCSPE2CR_OFFSET    0x0038</span>
<span class="cp">#define SCU_PTSG_PCSPE3CR_OFFSET    0x003C</span>
<span class="cp">#define SCU_PTSG_ETMTSCCR_OFFSET    0x0040</span>
<span class="cp">#define SCU_PTSG_ETMRNSCCR_OFFSET   0x0044</span>

<span class="cm">/**</span>
<span class="cm"> * struct scu_port_task_scheduler_registers - These are the control/stats pairs</span>
<span class="cm"> *    for each Port Task Scheduler.</span>
<span class="cm"> *</span>
<span class="cm"> *</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">scu_port_task_scheduler_registers</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">control</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">status</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/**</span>
<span class="cm"> * struct scu_port_task_scheduler_group_registers - These are the PORT Task</span>
<span class="cm"> *    Scheduler registers</span>
<span class="cm"> *</span>
<span class="cm"> *</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">scu_port_task_scheduler_group_registers</span> <span class="p">{</span>
<span class="cm">/* 0x0000 PTSGCR */</span>
	<span class="n">u32</span> <span class="n">control</span><span class="p">;</span>
<span class="cm">/* 0x0004 RTCR */</span>
	<span class="n">u32</span> <span class="n">real_time_clock</span><span class="p">;</span>
<span class="cm">/* 0x0008 RTCCR */</span>
	<span class="n">u32</span> <span class="n">real_time_clock_control</span><span class="p">;</span>
<span class="cm">/* 0x000C */</span>
	<span class="n">u32</span> <span class="n">reserved_0C</span><span class="p">;</span>
<span class="cm">/*</span>
<span class="cm"> * 0x0010 PTS0CR</span>
<span class="cm"> * 0x0014 PTS0SR</span>
<span class="cm"> * 0x0018 PTS1CR</span>
<span class="cm"> * 0x001C PTS1SR</span>
<span class="cm"> * 0x0020 PTS2CR</span>
<span class="cm"> * 0x0024 PTS2SR</span>
<span class="cm"> * 0x0028 PTS3CR</span>
<span class="cm"> * 0x002C PTS3SR */</span>
	<span class="k">struct</span> <span class="n">scu_port_task_scheduler_registers</span> <span class="n">port</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
<span class="cm">/*</span>
<span class="cm"> * 0x0030 PCSPE0CR</span>
<span class="cm"> * 0x0034 PCSPE1CR</span>
<span class="cm"> * 0x0038 PCSPE2CR</span>
<span class="cm"> * 0x003C PCSPE3CR */</span>
	<span class="n">u32</span> <span class="n">protocol_engine</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
<span class="cm">/* 0x0040 ETMTSCCR */</span>
	<span class="n">u32</span> <span class="n">tc_scanning_interval_control</span><span class="p">;</span>
<span class="cm">/* 0x0044 ETMRNSCCR */</span>
	<span class="n">u32</span> <span class="n">rnc_scanning_interval_control</span><span class="p">;</span>
<span class="cm">/* Remainder of memory space 128 bytes */</span>
	<span class="n">u32</span> <span class="n">reserved_1048_107f</span><span class="p">[</span><span class="mh">0x0E</span><span class="p">];</span>

<span class="p">};</span>

<span class="cp">#define SCU_PTSG_SCUVZECR_OFFSET        0x003C</span>

<span class="cm">/*</span>
<span class="cm"> * *****************************************************************************</span>
<span class="cm"> * * AFE REGISTERS</span>
<span class="cm"> * ***************************************************************************** */</span>
<span class="cp">#define SCU_AFE_MMR_BASE                  0xE000</span>

<span class="cm">/*</span>
<span class="cm"> * AFE 0 is at offset 0x0800</span>
<span class="cm"> * AFE 1 is at offset 0x0900</span>
<span class="cm"> * AFE 2 is at offset 0x0a00</span>
<span class="cm"> * AFE 3 is at offset 0x0b00 */</span>
<span class="k">struct</span> <span class="n">scu_afe_transceiver</span> <span class="p">{</span>
	<span class="cm">/* 0x0000 AFE_XCVR_CTRL0 */</span>
	<span class="n">u32</span> <span class="n">afe_xcvr_control0</span><span class="p">;</span>
	<span class="cm">/* 0x0004 AFE_XCVR_CTRL1 */</span>
	<span class="n">u32</span> <span class="n">afe_xcvr_control1</span><span class="p">;</span>
	<span class="cm">/* 0x0008 */</span>
	<span class="n">u32</span> <span class="n">reserved_0008</span><span class="p">;</span>
	<span class="cm">/* 0x000c afe_dfx_rx_control0 */</span>
	<span class="n">u32</span> <span class="n">afe_dfx_rx_control0</span><span class="p">;</span>
	<span class="cm">/* 0x0010 AFE_DFX_RX_CTRL1 */</span>
	<span class="n">u32</span> <span class="n">afe_dfx_rx_control1</span><span class="p">;</span>
	<span class="cm">/* 0x0014 */</span>
	<span class="n">u32</span> <span class="n">reserved_0014</span><span class="p">;</span>
	<span class="cm">/* 0x0018 AFE_DFX_RX_STS0 */</span>
	<span class="n">u32</span> <span class="n">afe_dfx_rx_status0</span><span class="p">;</span>
	<span class="cm">/* 0x001c AFE_DFX_RX_STS1 */</span>
	<span class="n">u32</span> <span class="n">afe_dfx_rx_status1</span><span class="p">;</span>
	<span class="cm">/* 0x0020 */</span>
	<span class="n">u32</span> <span class="n">reserved_0020</span><span class="p">;</span>
	<span class="cm">/* 0x0024 AFE_TX_CTRL */</span>
	<span class="n">u32</span> <span class="n">afe_tx_control</span><span class="p">;</span>
	<span class="cm">/* 0x0028 AFE_TX_AMP_CTRL0 */</span>
	<span class="n">u32</span> <span class="n">afe_tx_amp_control0</span><span class="p">;</span>
	<span class="cm">/* 0x002c AFE_TX_AMP_CTRL1 */</span>
	<span class="n">u32</span> <span class="n">afe_tx_amp_control1</span><span class="p">;</span>
	<span class="cm">/* 0x0030 AFE_TX_AMP_CTRL2 */</span>
	<span class="n">u32</span> <span class="n">afe_tx_amp_control2</span><span class="p">;</span>
	<span class="cm">/* 0x0034 AFE_TX_AMP_CTRL3 */</span>
	<span class="n">u32</span> <span class="n">afe_tx_amp_control3</span><span class="p">;</span>
	<span class="cm">/* 0x0038 afe_tx_ssc_control */</span>
	<span class="n">u32</span> <span class="n">afe_tx_ssc_control</span><span class="p">;</span>
	<span class="cm">/* 0x003c */</span>
	<span class="n">u32</span> <span class="n">reserved_003c</span><span class="p">;</span>
	<span class="cm">/* 0x0040 AFE_RX_SSC_CTRL0 */</span>
	<span class="n">u32</span> <span class="n">afe_rx_ssc_control0</span><span class="p">;</span>
	<span class="cm">/* 0x0044 AFE_RX_SSC_CTRL1 */</span>
	<span class="n">u32</span> <span class="n">afe_rx_ssc_control1</span><span class="p">;</span>
	<span class="cm">/* 0x0048 AFE_RX_SSC_CTRL2 */</span>
	<span class="n">u32</span> <span class="n">afe_rx_ssc_control2</span><span class="p">;</span>
	<span class="cm">/* 0x004c AFE_RX_EQ_STS0 */</span>
	<span class="n">u32</span> <span class="n">afe_rx_eq_status0</span><span class="p">;</span>
	<span class="cm">/* 0x0050 AFE_RX_EQ_STS1 */</span>
	<span class="n">u32</span> <span class="n">afe_rx_eq_status1</span><span class="p">;</span>
	<span class="cm">/* 0x0054 AFE_RX_CDR_STS */</span>
	<span class="n">u32</span> <span class="n">afe_rx_cdr_status</span><span class="p">;</span>
	<span class="cm">/* 0x0058 */</span>
	<span class="n">u32</span> <span class="n">reserved_0058</span><span class="p">;</span>
	<span class="cm">/* 0x005c AFE_CHAN_CTRL */</span>
	<span class="n">u32</span> <span class="n">afe_channel_control</span><span class="p">;</span>
	<span class="cm">/* 0x0060-0x006c */</span>
	<span class="n">u32</span> <span class="n">reserved_0060_006c</span><span class="p">[</span><span class="mh">0x04</span><span class="p">];</span>
	<span class="cm">/* 0x0070 AFE_XCVR_EC_STS0 */</span>
	<span class="n">u32</span> <span class="n">afe_xcvr_error_capture_status0</span><span class="p">;</span>
	<span class="cm">/* 0x0074 AFE_XCVR_EC_STS1 */</span>
	<span class="n">u32</span> <span class="n">afe_xcvr_error_capture_status1</span><span class="p">;</span>
	<span class="cm">/* 0x0078 AFE_XCVR_EC_STS2 */</span>
	<span class="n">u32</span> <span class="n">afe_xcvr_error_capture_status2</span><span class="p">;</span>
	<span class="cm">/* 0x007c afe_xcvr_ec_status3 */</span>
	<span class="n">u32</span> <span class="n">afe_xcvr_error_capture_status3</span><span class="p">;</span>
	<span class="cm">/* 0x0080 AFE_XCVR_EC_STS4 */</span>
	<span class="n">u32</span> <span class="n">afe_xcvr_error_capture_status4</span><span class="p">;</span>
	<span class="cm">/* 0x0084 AFE_XCVR_EC_STS5 */</span>
	<span class="n">u32</span> <span class="n">afe_xcvr_error_capture_status5</span><span class="p">;</span>
	<span class="cm">/* 0x0088-0x00fc */</span>
	<span class="n">u32</span> <span class="n">reserved_008c_00fc</span><span class="p">[</span><span class="mh">0x1e</span><span class="p">];</span>
<span class="p">};</span>

<span class="cm">/**</span>
<span class="cm"> * struct scu_afe_registers - AFE Regsiters</span>
<span class="cm"> *</span>
<span class="cm"> *</span>
<span class="cm"> */</span>
<span class="cm">/* Uaoa AFE registers */</span>
<span class="k">struct</span> <span class="n">scu_afe_registers</span> <span class="p">{</span>
	<span class="cm">/* 0Xe000 AFE_BIAS_CTRL */</span>
	<span class="n">u32</span> <span class="n">afe_bias_control</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reserved_0004</span><span class="p">;</span>
	<span class="cm">/* 0x0008 AFE_PLL_CTRL0 */</span>
	<span class="n">u32</span> <span class="n">afe_pll_control0</span><span class="p">;</span>
	<span class="cm">/* 0x000c AFE_PLL_CTRL1 */</span>
	<span class="n">u32</span> <span class="n">afe_pll_control1</span><span class="p">;</span>
	<span class="cm">/* 0x0010 AFE_PLL_CTRL2 */</span>
	<span class="n">u32</span> <span class="n">afe_pll_control2</span><span class="p">;</span>
	<span class="cm">/* 0x0014 AFE_CB_STS */</span>
	<span class="n">u32</span> <span class="n">afe_common_block_status</span><span class="p">;</span>
	<span class="cm">/* 0x0018-0x007c */</span>
	<span class="n">u32</span> <span class="n">reserved_18_7c</span><span class="p">[</span><span class="mh">0x1a</span><span class="p">];</span>
	<span class="cm">/* 0x0080 AFE_PMSN_MCTRL0 */</span>
	<span class="n">u32</span> <span class="n">afe_pmsn_master_control0</span><span class="p">;</span>
	<span class="cm">/* 0x0084 AFE_PMSN_MCTRL1 */</span>
	<span class="n">u32</span> <span class="n">afe_pmsn_master_control1</span><span class="p">;</span>
	<span class="cm">/* 0x0088 AFE_PMSN_MCTRL2 */</span>
	<span class="n">u32</span> <span class="n">afe_pmsn_master_control2</span><span class="p">;</span>
	<span class="cm">/* 0x008C-0x00fc */</span>
	<span class="n">u32</span> <span class="n">reserved_008c_00fc</span><span class="p">[</span><span class="mh">0x1D</span><span class="p">];</span>
	<span class="cm">/* 0x0100 AFE_DFX_MST_CTRL0 */</span>
	<span class="n">u32</span> <span class="n">afe_dfx_master_control0</span><span class="p">;</span>
	<span class="cm">/* 0x0104 AFE_DFX_MST_CTRL1 */</span>
	<span class="n">u32</span> <span class="n">afe_dfx_master_control1</span><span class="p">;</span>
	<span class="cm">/* 0x0108 AFE_DFX_DCL_CTRL */</span>
	<span class="n">u32</span> <span class="n">afe_dfx_dcl_control</span><span class="p">;</span>
	<span class="cm">/* 0x010c AFE_DFX_DMON_CTRL */</span>
	<span class="n">u32</span> <span class="n">afe_dfx_digital_monitor_control</span><span class="p">;</span>
	<span class="cm">/* 0x0110 AFE_DFX_AMONP_CTRL */</span>
	<span class="n">u32</span> <span class="n">afe_dfx_analog_p_monitor_control</span><span class="p">;</span>
	<span class="cm">/* 0x0114 AFE_DFX_AMONN_CTRL */</span>
	<span class="n">u32</span> <span class="n">afe_dfx_analog_n_monitor_control</span><span class="p">;</span>
	<span class="cm">/* 0x0118 AFE_DFX_NTL_STS */</span>
	<span class="n">u32</span> <span class="n">afe_dfx_ntl_status</span><span class="p">;</span>
	<span class="cm">/* 0x011c AFE_DFX_FIFO_STS0 */</span>
	<span class="n">u32</span> <span class="n">afe_dfx_fifo_status0</span><span class="p">;</span>
	<span class="cm">/* 0x0120 AFE_DFX_FIFO_STS1 */</span>
	<span class="n">u32</span> <span class="n">afe_dfx_fifo_status1</span><span class="p">;</span>
	<span class="cm">/* 0x0124 AFE_DFX_MPAT_CTRL */</span>
	<span class="n">u32</span> <span class="n">afe_dfx_master_pattern_control</span><span class="p">;</span>
	<span class="cm">/* 0x0128 AFE_DFX_P0_CTRL */</span>
	<span class="n">u32</span> <span class="n">afe_dfx_p0_control</span><span class="p">;</span>
	<span class="cm">/* 0x012c-0x01a8 AFE_DFX_P0_DRx */</span>
	<span class="n">u32</span> <span class="n">afe_dfx_p0_data</span><span class="p">[</span><span class="mi">32</span><span class="p">];</span>
	<span class="cm">/* 0x01ac */</span>
	<span class="n">u32</span> <span class="n">reserved_01ac</span><span class="p">;</span>
	<span class="cm">/* 0x01b0-0x020c AFE_DFX_P0_IRx */</span>
	<span class="n">u32</span> <span class="n">afe_dfx_p0_instruction</span><span class="p">[</span><span class="mi">24</span><span class="p">];</span>
	<span class="cm">/* 0x0210 */</span>
	<span class="n">u32</span> <span class="n">reserved_0210</span><span class="p">;</span>
	<span class="cm">/* 0x0214 AFE_DFX_P1_CTRL */</span>
	<span class="n">u32</span> <span class="n">afe_dfx_p1_control</span><span class="p">;</span>
	<span class="cm">/* 0x0218-0x245 AFE_DFX_P1_DRx */</span>
	<span class="n">u32</span> <span class="n">afe_dfx_p1_data</span><span class="p">[</span><span class="mi">16</span><span class="p">];</span>
	<span class="cm">/* 0x0258-0x029c */</span>
	<span class="n">u32</span> <span class="n">reserved_0258_029c</span><span class="p">[</span><span class="mh">0x12</span><span class="p">];</span>
	<span class="cm">/* 0x02a0-0x02bc AFE_DFX_P1_IRx */</span>
	<span class="n">u32</span> <span class="n">afe_dfx_p1_instruction</span><span class="p">[</span><span class="mi">8</span><span class="p">];</span>
	<span class="cm">/* 0x02c0-0x2fc */</span>
	<span class="n">u32</span> <span class="n">reserved_02c0_02fc</span><span class="p">[</span><span class="mh">0x10</span><span class="p">];</span>
	<span class="cm">/* 0x0300 AFE_DFX_TX_PMSN_CTRL */</span>
	<span class="n">u32</span> <span class="n">afe_dfx_tx_pmsn_control</span><span class="p">;</span>
	<span class="cm">/* 0x0304 AFE_DFX_RX_PMSN_CTRL */</span>
	<span class="n">u32</span> <span class="n">afe_dfx_rx_pmsn_control</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reserved_0308</span><span class="p">;</span>
	<span class="cm">/* 0x030c AFE_DFX_NOA_CTRL0 */</span>
	<span class="n">u32</span> <span class="n">afe_dfx_noa_control0</span><span class="p">;</span>
	<span class="cm">/* 0x0310 AFE_DFX_NOA_CTRL1 */</span>
	<span class="n">u32</span> <span class="n">afe_dfx_noa_control1</span><span class="p">;</span>
	<span class="cm">/* 0x0314 AFE_DFX_NOA_CTRL2 */</span>
	<span class="n">u32</span> <span class="n">afe_dfx_noa_control2</span><span class="p">;</span>
	<span class="cm">/* 0x0318 AFE_DFX_NOA_CTRL3 */</span>
	<span class="n">u32</span> <span class="n">afe_dfx_noa_control3</span><span class="p">;</span>
	<span class="cm">/* 0x031c AFE_DFX_NOA_CTRL4 */</span>
	<span class="n">u32</span> <span class="n">afe_dfx_noa_control4</span><span class="p">;</span>
	<span class="cm">/* 0x0320 AFE_DFX_NOA_CTRL5 */</span>
	<span class="n">u32</span> <span class="n">afe_dfx_noa_control5</span><span class="p">;</span>
	<span class="cm">/* 0x0324 AFE_DFX_NOA_CTRL6 */</span>
	<span class="n">u32</span> <span class="n">afe_dfx_noa_control6</span><span class="p">;</span>
	<span class="cm">/* 0x0328 AFE_DFX_NOA_CTRL7 */</span>
	<span class="n">u32</span> <span class="n">afe_dfx_noa_control7</span><span class="p">;</span>
	<span class="cm">/* 0x032c-0x07fc */</span>
	<span class="n">u32</span> <span class="n">reserved_032c_07fc</span><span class="p">[</span><span class="mh">0x135</span><span class="p">];</span>

	<span class="cm">/* 0x0800-0x0bfc */</span>
	<span class="k">struct</span> <span class="n">scu_afe_transceiver</span> <span class="n">scu_afe_xcvr</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>

	<span class="cm">/* 0x0c00-0x0ffc */</span>
	<span class="n">u32</span> <span class="n">reserved_0c00_0ffc</span><span class="p">[</span><span class="mh">0x0100</span><span class="p">];</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">scu_protocol_engine_group_registers</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">table</span><span class="p">[</span><span class="mh">0xE0</span><span class="p">];</span>
<span class="p">};</span>


<span class="k">struct</span> <span class="n">scu_viit_iit</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">table</span><span class="p">[</span><span class="mi">256</span><span class="p">];</span>
<span class="p">};</span>

<span class="cm">/**</span>
<span class="cm"> * Placeholder for the ZONE Partition Table information ZONING will not be</span>
<span class="cm"> *    included in the 1.1 release.</span>
<span class="cm"> *</span>
<span class="cm"> *</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">scu_zone_partition_table</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">table</span><span class="p">[</span><span class="mi">2048</span><span class="p">];</span>
<span class="p">};</span>

<span class="cm">/**</span>
<span class="cm"> * Placeholder for the CRAM register since I am not sure if we need to</span>
<span class="cm"> *    read/write to these registers as yet.</span>
<span class="cm"> *</span>
<span class="cm"> *</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">scu_completion_ram</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">ram</span><span class="p">[</span><span class="mi">128</span><span class="p">];</span>
<span class="p">};</span>

<span class="cm">/**</span>
<span class="cm"> * Placeholder for the FBRAM registers since I am not sure if we need to</span>
<span class="cm"> *    read/write to these registers as yet.</span>
<span class="cm"> *</span>
<span class="cm"> *</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">scu_frame_buffer_ram</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">ram</span><span class="p">[</span><span class="mi">128</span><span class="p">];</span>
<span class="p">};</span>

<span class="cp">#define scu_scratch_ram_SIZE_IN_DWORDS  256</span>

<span class="cm">/**</span>
<span class="cm"> * Placeholder for the scratch RAM registers.</span>
<span class="cm"> *</span>
<span class="cm"> *</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">scu_scratch_ram</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">ram</span><span class="p">[</span><span class="n">scu_scratch_ram_SIZE_IN_DWORDS</span><span class="p">];</span>
<span class="p">};</span>

<span class="cm">/**</span>
<span class="cm"> * Placeholder since I am not yet sure what these registers are here for.</span>
<span class="cm"> *</span>
<span class="cm"> *</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">noa_protocol_engine_partition</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">reserved</span><span class="p">[</span><span class="mi">64</span><span class="p">];</span>
<span class="p">};</span>

<span class="cm">/**</span>
<span class="cm"> * Placeholder since I am not yet sure what these registers are here for.</span>
<span class="cm"> *</span>
<span class="cm"> *</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">noa_hub_partition</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">reserved</span><span class="p">[</span><span class="mi">64</span><span class="p">];</span>
<span class="p">};</span>

<span class="cm">/**</span>
<span class="cm"> * Placeholder since I am not yet sure what these registers are here for.</span>
<span class="cm"> *</span>
<span class="cm"> *</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">noa_host_interface_partition</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">reserved</span><span class="p">[</span><span class="mi">64</span><span class="p">];</span>
<span class="p">};</span>

<span class="cm">/**</span>
<span class="cm"> * struct transport_link_layer_pair - The SCU Hardware pairs up the TL</span>
<span class="cm"> *    registers with the LL registers so we must place them adjcent to make the</span>
<span class="cm"> *    array of registers in the PEG.</span>
<span class="cm"> *</span>
<span class="cm"> *</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">transport_link_layer_pair</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">scu_transport_layer_registers</span> <span class="n">tl</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">scu_link_layer_registers</span> <span class="n">ll</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/**</span>
<span class="cm"> * struct scu_peg_registers - SCU Protocol Engine Memory mapped register space.</span>
<span class="cm"> *     These registers are unique to each protocol engine group.  There can be</span>
<span class="cm"> *    at most two PEG for a single SCU part.</span>
<span class="cm"> *</span>
<span class="cm"> *</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">scu_peg_registers</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">transport_link_layer_pair</span> <span class="n">pe</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
	<span class="k">struct</span> <span class="n">scu_port_task_scheduler_group_registers</span> <span class="n">ptsg</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">scu_protocol_engine_group_registers</span> <span class="n">peg</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">scu_sgpio_registers</span> <span class="n">sgpio</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reserved_01500_1BFF</span><span class="p">[</span><span class="mh">0x1C0</span><span class="p">];</span>
	<span class="k">struct</span> <span class="n">scu_viit_entry</span> <span class="n">viit</span><span class="p">[</span><span class="mi">64</span><span class="p">];</span>
	<span class="k">struct</span> <span class="n">scu_zone_partition_table</span> <span class="n">zpt0</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">scu_zone_partition_table</span> <span class="n">zpt1</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/**</span>
<span class="cm"> * struct scu_registers - SCU regsiters including both PEG registers if we turn</span>
<span class="cm"> *    on that compile option. All of these registers are in the memory mapped</span>
<span class="cm"> *    space returned from BAR1.</span>
<span class="cm"> *</span>
<span class="cm"> *</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">scu_registers</span> <span class="p">{</span>
	<span class="cm">/* 0x0000 - PEG 0 */</span>
	<span class="k">struct</span> <span class="n">scu_peg_registers</span> <span class="n">peg0</span><span class="p">;</span>

	<span class="cm">/* 0x6000 - SDMA and Miscellaneous */</span>
	<span class="k">struct</span> <span class="n">scu_sdma_registers</span> <span class="n">sdma</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">scu_completion_ram</span> <span class="n">cram</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">scu_frame_buffer_ram</span> <span class="n">fbram</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reserved_6800_69FF</span><span class="p">[</span><span class="mh">0x80</span><span class="p">];</span>
	<span class="k">struct</span> <span class="n">noa_protocol_engine_partition</span> <span class="n">noa_pe</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">noa_hub_partition</span> <span class="n">noa_hub</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">noa_host_interface_partition</span> <span class="n">noa_if</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reserved_6d00_7fff</span><span class="p">[</span><span class="mh">0x4c0</span><span class="p">];</span>

	<span class="cm">/* 0x8000 - PEG 1 */</span>
	<span class="k">struct</span> <span class="n">scu_peg_registers</span> <span class="n">peg1</span><span class="p">;</span>

	<span class="cm">/* 0xE000 - AFE Registers */</span>
	<span class="k">struct</span> <span class="n">scu_afe_registers</span> <span class="n">afe</span><span class="p">;</span>

	<span class="cm">/* 0xF000 - reserved */</span>
	<span class="n">u32</span> <span class="n">reserved_f000_211fff</span><span class="p">[</span><span class="mh">0x80c00</span><span class="p">];</span>

	<span class="cm">/* 0x212000 - scratch RAM */</span>
	<span class="k">struct</span> <span class="n">scu_scratch_ram</span> <span class="n">scratch_ram</span><span class="p">;</span>
<span class="p">};</span>

<span class="cp">#endif   </span><span class="cm">/* _SCU_REGISTERS_HEADER_ */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
