Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon May 16 21:11:00 2022
| Host         : DESKTOP-HC8675R running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file vc709_top_timing_summary_routed.rpt -pb vc709_top_timing_summary_routed.pb -rpx vc709_top_timing_summary_routed.rpx -warn_on_violation
| Design       : vc709_top
| Device       : 7vx690t-ffg1761
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.708       -4.011                      6                 2051        0.090        0.000                      0                 2051       -0.876       -1.751                       2                   933  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk                     {0.000 3.125}        6.250           160.000         
  clk_out1_clk_wiz_0_1  {0.000 3.125}        6.250           160.000         
  clk_out2_clk_wiz_0_1  {0.000 0.781}        1.563           640.000         
  clkfbout_clk_wiz_0_1  {0.000 3.125}        6.250           160.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                       1.625        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       -0.708       -4.011                      6                 2051        0.090        0.000                      0                 2051        2.725        0.000                       0                   921  
  clk_out2_clk_wiz_0_1                                                                                                                                                   -0.876       -1.751                       2                     8  
  clkfbout_clk_wiz_0_1                                                                                                                                                    4.842        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.625ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.125 }
Period(ns):         6.250
Sources:            { clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         6.250       5.179      MMCME2_ADV_X0Y4  u_pll/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       6.250       93.750     MMCME2_ADV_X0Y4  u_pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.500         3.125       1.625      MMCME2_ADV_X0Y4  u_pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.500         3.125       1.625      MMCME2_ADV_X0Y4  u_pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.500         3.125       1.625      MMCME2_ADV_X0Y4  u_pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.500         3.125       1.625      MMCME2_ADV_X0Y4  u_pll/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            6  Failing Endpoints,  Worst Slack       -0.708ns,  Total Violation       -4.011ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.090ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.708ns  (required time - arrival time)
  Source:                 u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg1_reg_reg[0][3]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0_1 rise@6.250ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.879ns  (logic 0.954ns (13.867%)  route 5.925ns (86.133%))
  Logic Levels:           17  (LUT4=3 LUT5=3 LUT6=11)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.635ns = ( 4.615 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.206ns
    Clock Pessimism Removal (CPR):    -0.623ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.937     0.937 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.018    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    -5.110 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -3.685    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.592 r  u_pll/inst/clkout1_buf/O
                         net (fo=919, routed)         1.386    -2.206    u_lane_original/gearbox32to66_cmp/u_block_sync/clk_out1
    SLICE_X41Y288        FDRE                                         r  u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg1_reg_reg[0][3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y288        FDRE (Prop_fdre_C_Q)         0.223    -1.983 r  u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg1_reg_reg[0][3]_replica/Q
                         net (fo=2, routed)           0.354    -1.629    u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg1_reg_reg_n_0_[0][3]_repN
    SLICE_X41Y287        LUT4 (Prop_lut4_I0_O)        0.043    -1.586 f  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[3]_i_8/O
                         net (fo=1, routed)           0.333    -1.252    u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[3]_i_8_n_0
    SLICE_X42Y287        LUT6 (Prop_lut6_I3_O)        0.043    -1.209 r  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[3]_i_5/O
                         net (fo=26, routed)          0.351    -0.858    u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[3]_i_5_n_0
    SLICE_X42Y286        LUT4 (Prop_lut4_I2_O)        0.043    -0.815 r  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[4]_i_50/O
                         net (fo=2, routed)           0.250    -0.565    u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[4]_i_50_n_0
    SLICE_X42Y286        LUT6 (Prop_lut6_I0_O)        0.043    -0.522 r  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[4]_i_35/O
                         net (fo=1, routed)           0.325    -0.197    u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[4]_i_35_n_0
    SLICE_X40Y286        LUT6 (Prop_lut6_I2_O)        0.043    -0.154 r  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[4]_i_17/O
                         net (fo=26, routed)          0.307     0.153    u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[4]_i_17_n_0
    SLICE_X40Y286        LUT6 (Prop_lut6_I2_O)        0.043     0.196 f  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[4]_i_21/O
                         net (fo=1, routed)           0.443     0.639    u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[4]_i_21_n_0
    SLICE_X37Y285        LUT6 (Prop_lut6_I3_O)        0.043     0.682 r  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[4]_i_5/O
                         net (fo=27, routed)          0.256     0.939    u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[4]_i_5_n_0
    SLICE_X40Y285        LUT5 (Prop_lut5_I1_O)        0.043     0.982 f  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_31/O
                         net (fo=6, routed)           0.341     1.322    u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_31_n_0
    SLICE_X41Y284        LUT4 (Prop_lut4_I1_O)        0.043     1.365 f  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[4]_i_11/O
                         net (fo=3, routed)           0.453     1.818    u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[4]_i_11_n_0
    SLICE_X38Y284        LUT6 (Prop_lut6_I4_O)        0.043     1.861 r  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[4]_i_3/O
                         net (fo=25, routed)          0.578     2.439    u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[4]_i_3_n_0
    SLICE_X35Y286        LUT5 (Prop_lut5_I4_O)        0.043     2.482 r  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_17_comp/O
                         net (fo=1, routed)           0.328     2.810    u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_17_n_0_repN
    SLICE_X37Y284        LUT6 (Prop_lut6_I4_O)        0.043     2.853 f  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_34_comp/O
                         net (fo=2, routed)           0.328     3.181    u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_34_n_0
    SLICE_X38Y283        LUT6 (Prop_lut6_I1_O)        0.043     3.224 f  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_14/O
                         net (fo=1, routed)           0.355     3.579    u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_14_n_0
    SLICE_X39Y283        LUT6 (Prop_lut6_I4_O)        0.043     3.622 r  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_3/O
                         net (fo=11, routed)          0.272     3.893    u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_3_n_0
    SLICE_X39Y282        LUT6 (Prop_lut6_I1_O)        0.043     3.936 f  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_24/O
                         net (fo=1, routed)           0.440     4.376    u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_24_n_0
    SLICE_X37Y283        LUT6 (Prop_lut6_I1_O)        0.043     4.419 r  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_6/O
                         net (fo=6, routed)           0.211     4.631    u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_6_n_0
    SLICE_X37Y284        LUT5 (Prop_lut5_I3_O)        0.043     4.674 r  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[0]_i_1/O
                         net (fo=1, routed)           0.000     4.674    u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[0]_i_1_n_0
    SLICE_X37Y284        FDRE                                         r  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.250     6.250 r  
    AK34                                              0.000     6.250 r  clk_p (IN)
                         net (fo=0)                   0.000     6.250    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.835     7.085 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.071    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.094     1.977 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315     3.292    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.375 r  u_pll/inst/clkout1_buf/O
                         net (fo=919, routed)         1.240     4.615    u_lane_original/gearbox32to66_cmp/u_block_sync/clk_out1
    SLICE_X37Y284        FDRE                                         r  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset_reg[0]/C
                         clock pessimism             -0.623     3.991    
                         clock uncertainty           -0.060     3.931    
    SLICE_X37Y284        FDRE (Setup_fdre_C_D)        0.034     3.965    u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset_reg[0]
  -------------------------------------------------------------------
                         required time                          3.965    
                         arrival time                          -4.674    
  -------------------------------------------------------------------
                         slack                                 -0.708    

Slack (VIOLATED) :        -0.704ns  (required time - arrival time)
  Source:                 u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg1_reg_reg[0][3]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0_1 rise@6.250ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.873ns  (logic 0.954ns (13.879%)  route 5.919ns (86.121%))
  Logic Levels:           17  (LUT4=3 LUT5=3 LUT6=11)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.637ns = ( 4.613 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.206ns
    Clock Pessimism Removal (CPR):    -0.623ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.937     0.937 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.018    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    -5.110 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -3.685    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.592 r  u_pll/inst/clkout1_buf/O
                         net (fo=919, routed)         1.386    -2.206    u_lane_original/gearbox32to66_cmp/u_block_sync/clk_out1
    SLICE_X41Y288        FDRE                                         r  u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg1_reg_reg[0][3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y288        FDRE (Prop_fdre_C_Q)         0.223    -1.983 r  u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg1_reg_reg[0][3]_replica/Q
                         net (fo=2, routed)           0.354    -1.629    u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg1_reg_reg_n_0_[0][3]_repN
    SLICE_X41Y287        LUT4 (Prop_lut4_I0_O)        0.043    -1.586 f  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[3]_i_8/O
                         net (fo=1, routed)           0.333    -1.252    u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[3]_i_8_n_0
    SLICE_X42Y287        LUT6 (Prop_lut6_I3_O)        0.043    -1.209 r  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[3]_i_5/O
                         net (fo=26, routed)          0.351    -0.858    u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[3]_i_5_n_0
    SLICE_X42Y286        LUT4 (Prop_lut4_I2_O)        0.043    -0.815 r  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[4]_i_50/O
                         net (fo=2, routed)           0.250    -0.565    u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[4]_i_50_n_0
    SLICE_X42Y286        LUT6 (Prop_lut6_I0_O)        0.043    -0.522 r  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[4]_i_35/O
                         net (fo=1, routed)           0.325    -0.197    u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[4]_i_35_n_0
    SLICE_X40Y286        LUT6 (Prop_lut6_I2_O)        0.043    -0.154 r  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[4]_i_17/O
                         net (fo=26, routed)          0.307     0.153    u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[4]_i_17_n_0
    SLICE_X40Y286        LUT6 (Prop_lut6_I2_O)        0.043     0.196 f  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[4]_i_21/O
                         net (fo=1, routed)           0.443     0.639    u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[4]_i_21_n_0
    SLICE_X37Y285        LUT6 (Prop_lut6_I3_O)        0.043     0.682 r  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[4]_i_5/O
                         net (fo=27, routed)          0.256     0.939    u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[4]_i_5_n_0
    SLICE_X40Y285        LUT5 (Prop_lut5_I1_O)        0.043     0.982 f  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_31/O
                         net (fo=6, routed)           0.341     1.322    u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_31_n_0
    SLICE_X41Y284        LUT4 (Prop_lut4_I1_O)        0.043     1.365 f  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[4]_i_11/O
                         net (fo=3, routed)           0.453     1.818    u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[4]_i_11_n_0
    SLICE_X38Y284        LUT6 (Prop_lut6_I4_O)        0.043     1.861 r  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[4]_i_3/O
                         net (fo=25, routed)          0.578     2.439    u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[4]_i_3_n_0
    SLICE_X35Y286        LUT5 (Prop_lut5_I4_O)        0.043     2.482 r  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_17_comp/O
                         net (fo=1, routed)           0.328     2.810    u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_17_n_0_repN
    SLICE_X37Y284        LUT6 (Prop_lut6_I4_O)        0.043     2.853 f  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_34_comp/O
                         net (fo=2, routed)           0.328     3.181    u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_34_n_0
    SLICE_X38Y283        LUT6 (Prop_lut6_I1_O)        0.043     3.224 f  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_14/O
                         net (fo=1, routed)           0.355     3.579    u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_14_n_0
    SLICE_X39Y283        LUT6 (Prop_lut6_I4_O)        0.043     3.622 r  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_3/O
                         net (fo=11, routed)          0.272     3.893    u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_3_n_0
    SLICE_X39Y282        LUT6 (Prop_lut6_I1_O)        0.043     3.936 f  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_24/O
                         net (fo=1, routed)           0.440     4.376    u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_24_n_0
    SLICE_X37Y283        LUT6 (Prop_lut6_I1_O)        0.043     4.419 r  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_6/O
                         net (fo=6, routed)           0.205     4.625    u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_6_n_0
    SLICE_X37Y282        LUT5 (Prop_lut5_I4_O)        0.043     4.668 r  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_1/O
                         net (fo=1, routed)           0.000     4.668    u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_1_n_0
    SLICE_X37Y282        FDRE                                         r  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.250     6.250 r  
    AK34                                              0.000     6.250 r  clk_p (IN)
                         net (fo=0)                   0.000     6.250    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.835     7.085 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.071    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.094     1.977 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315     3.292    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.375 r  u_pll/inst/clkout1_buf/O
                         net (fo=919, routed)         1.238     4.613    u_lane_original/gearbox32to66_cmp/u_block_sync/clk_out1
    SLICE_X37Y282        FDRE                                         r  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset_reg[5]/C
                         clock pessimism             -0.623     3.989    
                         clock uncertainty           -0.060     3.929    
    SLICE_X37Y282        FDRE (Setup_fdre_C_D)        0.034     3.963    u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset_reg[5]
  -------------------------------------------------------------------
                         required time                          3.963    
                         arrival time                          -4.668    
  -------------------------------------------------------------------
                         slack                                 -0.704    

Slack (VIOLATED) :        -0.684ns  (required time - arrival time)
  Source:                 u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg1_reg_reg[0][3]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0_1 rise@6.250ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.887ns  (logic 0.954ns (13.851%)  route 5.933ns (86.149%))
  Logic Levels:           17  (LUT4=3 LUT5=2 LUT6=12)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.635ns = ( 4.615 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.206ns
    Clock Pessimism Removal (CPR):    -0.623ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.937     0.937 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.018    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    -5.110 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -3.685    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.592 r  u_pll/inst/clkout1_buf/O
                         net (fo=919, routed)         1.386    -2.206    u_lane_original/gearbox32to66_cmp/u_block_sync/clk_out1
    SLICE_X41Y288        FDRE                                         r  u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg1_reg_reg[0][3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y288        FDRE (Prop_fdre_C_Q)         0.223    -1.983 r  u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg1_reg_reg[0][3]_replica/Q
                         net (fo=2, routed)           0.354    -1.629    u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg1_reg_reg_n_0_[0][3]_repN
    SLICE_X41Y287        LUT4 (Prop_lut4_I0_O)        0.043    -1.586 f  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[3]_i_8/O
                         net (fo=1, routed)           0.333    -1.252    u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[3]_i_8_n_0
    SLICE_X42Y287        LUT6 (Prop_lut6_I3_O)        0.043    -1.209 r  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[3]_i_5/O
                         net (fo=26, routed)          0.351    -0.858    u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[3]_i_5_n_0
    SLICE_X42Y286        LUT4 (Prop_lut4_I2_O)        0.043    -0.815 r  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[4]_i_50/O
                         net (fo=2, routed)           0.250    -0.565    u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[4]_i_50_n_0
    SLICE_X42Y286        LUT6 (Prop_lut6_I0_O)        0.043    -0.522 r  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[4]_i_35/O
                         net (fo=1, routed)           0.325    -0.197    u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[4]_i_35_n_0
    SLICE_X40Y286        LUT6 (Prop_lut6_I2_O)        0.043    -0.154 r  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[4]_i_17/O
                         net (fo=26, routed)          0.307     0.153    u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[4]_i_17_n_0
    SLICE_X40Y286        LUT6 (Prop_lut6_I2_O)        0.043     0.196 f  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[4]_i_21/O
                         net (fo=1, routed)           0.443     0.639    u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[4]_i_21_n_0
    SLICE_X37Y285        LUT6 (Prop_lut6_I3_O)        0.043     0.682 r  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[4]_i_5/O
                         net (fo=27, routed)          0.256     0.939    u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[4]_i_5_n_0
    SLICE_X40Y285        LUT5 (Prop_lut5_I1_O)        0.043     0.982 f  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_31/O
                         net (fo=6, routed)           0.341     1.322    u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_31_n_0
    SLICE_X41Y284        LUT4 (Prop_lut4_I1_O)        0.043     1.365 f  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[4]_i_11/O
                         net (fo=3, routed)           0.453     1.818    u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[4]_i_11_n_0
    SLICE_X38Y284        LUT6 (Prop_lut6_I4_O)        0.043     1.861 r  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[4]_i_3/O
                         net (fo=25, routed)          0.578     2.439    u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[4]_i_3_n_0
    SLICE_X35Y286        LUT5 (Prop_lut5_I4_O)        0.043     2.482 r  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_17_comp/O
                         net (fo=1, routed)           0.328     2.810    u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_17_n_0_repN
    SLICE_X37Y284        LUT6 (Prop_lut6_I4_O)        0.043     2.853 f  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_34_comp/O
                         net (fo=2, routed)           0.328     3.181    u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_34_n_0
    SLICE_X38Y283        LUT6 (Prop_lut6_I1_O)        0.043     3.224 f  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_14/O
                         net (fo=1, routed)           0.355     3.579    u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_14_n_0
    SLICE_X39Y283        LUT6 (Prop_lut6_I4_O)        0.043     3.622 r  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_3/O
                         net (fo=11, routed)          0.272     3.893    u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_3_n_0
    SLICE_X39Y282        LUT6 (Prop_lut6_I1_O)        0.043     3.936 f  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_24/O
                         net (fo=1, routed)           0.440     4.376    u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_24_n_0
    SLICE_X37Y283        LUT6 (Prop_lut6_I1_O)        0.043     4.419 r  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_6/O
                         net (fo=6, routed)           0.219     4.639    u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_6_n_0
    SLICE_X36Y284        LUT6 (Prop_lut6_I4_O)        0.043     4.682 r  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[2]_i_1/O
                         net (fo=1, routed)           0.000     4.682    u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[2]_i_1_n_0
    SLICE_X36Y284        FDRE                                         r  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.250     6.250 r  
    AK34                                              0.000     6.250 r  clk_p (IN)
                         net (fo=0)                   0.000     6.250    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.835     7.085 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.071    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.094     1.977 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315     3.292    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.375 r  u_pll/inst/clkout1_buf/O
                         net (fo=919, routed)         1.240     4.615    u_lane_original/gearbox32to66_cmp/u_block_sync/clk_out1
    SLICE_X36Y284        FDRE                                         r  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset_reg[2]/C
                         clock pessimism             -0.623     3.991    
                         clock uncertainty           -0.060     3.931    
    SLICE_X36Y284        FDRE (Setup_fdre_C_D)        0.066     3.997    u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset_reg[2]
  -------------------------------------------------------------------
                         required time                          3.997    
                         arrival time                          -4.682    
  -------------------------------------------------------------------
                         slack                                 -0.684    

Slack (VIOLATED) :        -0.679ns  (required time - arrival time)
  Source:                 u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg1_reg_reg[0][3]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0_1 rise@6.250ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.880ns  (logic 0.954ns (13.865%)  route 5.926ns (86.135%))
  Logic Levels:           17  (LUT4=3 LUT5=3 LUT6=11)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.637ns = ( 4.613 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.206ns
    Clock Pessimism Removal (CPR):    -0.623ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.937     0.937 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.018    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    -5.110 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -3.685    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.592 r  u_pll/inst/clkout1_buf/O
                         net (fo=919, routed)         1.386    -2.206    u_lane_original/gearbox32to66_cmp/u_block_sync/clk_out1
    SLICE_X41Y288        FDRE                                         r  u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg1_reg_reg[0][3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y288        FDRE (Prop_fdre_C_Q)         0.223    -1.983 r  u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg1_reg_reg[0][3]_replica/Q
                         net (fo=2, routed)           0.354    -1.629    u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg1_reg_reg_n_0_[0][3]_repN
    SLICE_X41Y287        LUT4 (Prop_lut4_I0_O)        0.043    -1.586 f  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[3]_i_8/O
                         net (fo=1, routed)           0.333    -1.252    u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[3]_i_8_n_0
    SLICE_X42Y287        LUT6 (Prop_lut6_I3_O)        0.043    -1.209 r  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[3]_i_5/O
                         net (fo=26, routed)          0.351    -0.858    u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[3]_i_5_n_0
    SLICE_X42Y286        LUT4 (Prop_lut4_I2_O)        0.043    -0.815 r  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[4]_i_50/O
                         net (fo=2, routed)           0.250    -0.565    u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[4]_i_50_n_0
    SLICE_X42Y286        LUT6 (Prop_lut6_I0_O)        0.043    -0.522 r  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[4]_i_35/O
                         net (fo=1, routed)           0.325    -0.197    u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[4]_i_35_n_0
    SLICE_X40Y286        LUT6 (Prop_lut6_I2_O)        0.043    -0.154 r  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[4]_i_17/O
                         net (fo=26, routed)          0.307     0.153    u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[4]_i_17_n_0
    SLICE_X40Y286        LUT6 (Prop_lut6_I2_O)        0.043     0.196 f  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[4]_i_21/O
                         net (fo=1, routed)           0.443     0.639    u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[4]_i_21_n_0
    SLICE_X37Y285        LUT6 (Prop_lut6_I3_O)        0.043     0.682 r  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[4]_i_5/O
                         net (fo=27, routed)          0.256     0.939    u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[4]_i_5_n_0
    SLICE_X40Y285        LUT5 (Prop_lut5_I1_O)        0.043     0.982 f  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_31/O
                         net (fo=6, routed)           0.341     1.322    u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_31_n_0
    SLICE_X41Y284        LUT4 (Prop_lut4_I1_O)        0.043     1.365 f  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[4]_i_11/O
                         net (fo=3, routed)           0.453     1.818    u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[4]_i_11_n_0
    SLICE_X38Y284        LUT6 (Prop_lut6_I4_O)        0.043     1.861 r  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[4]_i_3/O
                         net (fo=25, routed)          0.578     2.439    u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[4]_i_3_n_0
    SLICE_X35Y286        LUT5 (Prop_lut5_I4_O)        0.043     2.482 r  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_17_comp/O
                         net (fo=1, routed)           0.328     2.810    u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_17_n_0_repN
    SLICE_X37Y284        LUT6 (Prop_lut6_I4_O)        0.043     2.853 f  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_34_comp/O
                         net (fo=2, routed)           0.328     3.181    u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_34_n_0
    SLICE_X38Y283        LUT6 (Prop_lut6_I1_O)        0.043     3.224 f  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_14/O
                         net (fo=1, routed)           0.355     3.579    u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_14_n_0
    SLICE_X39Y283        LUT6 (Prop_lut6_I4_O)        0.043     3.622 r  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_3/O
                         net (fo=11, routed)          0.272     3.893    u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_3_n_0
    SLICE_X39Y282        LUT6 (Prop_lut6_I1_O)        0.043     3.936 f  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_24/O
                         net (fo=1, routed)           0.440     4.376    u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_24_n_0
    SLICE_X37Y283        LUT6 (Prop_lut6_I1_O)        0.043     4.419 r  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_6/O
                         net (fo=6, routed)           0.212     4.632    u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_6_n_0
    SLICE_X36Y282        LUT5 (Prop_lut5_I4_O)        0.043     4.675 r  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[4]_i_1/O
                         net (fo=1, routed)           0.000     4.675    u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[4]_i_1_n_0
    SLICE_X36Y282        FDRE                                         r  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.250     6.250 r  
    AK34                                              0.000     6.250 r  clk_p (IN)
                         net (fo=0)                   0.000     6.250    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.835     7.085 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.071    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.094     1.977 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315     3.292    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.375 r  u_pll/inst/clkout1_buf/O
                         net (fo=919, routed)         1.238     4.613    u_lane_original/gearbox32to66_cmp/u_block_sync/clk_out1
    SLICE_X36Y282        FDRE                                         r  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset_reg[4]/C
                         clock pessimism             -0.623     3.989    
                         clock uncertainty           -0.060     3.929    
    SLICE_X36Y282        FDRE (Setup_fdre_C_D)        0.066     3.995    u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset_reg[4]
  -------------------------------------------------------------------
                         required time                          3.995    
                         arrival time                          -4.675    
  -------------------------------------------------------------------
                         slack                                 -0.679    

Slack (VIOLATED) :        -0.619ns  (required time - arrival time)
  Source:                 u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg1_reg_reg[0][3]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0_1 rise@6.250ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.789ns  (logic 0.954ns (14.051%)  route 5.835ns (85.949%))
  Logic Levels:           17  (LUT4=3 LUT5=2 LUT6=12)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.636ns = ( 4.614 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.206ns
    Clock Pessimism Removal (CPR):    -0.623ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.937     0.937 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.018    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    -5.110 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -3.685    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.592 r  u_pll/inst/clkout1_buf/O
                         net (fo=919, routed)         1.386    -2.206    u_lane_original/gearbox32to66_cmp/u_block_sync/clk_out1
    SLICE_X41Y288        FDRE                                         r  u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg1_reg_reg[0][3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y288        FDRE (Prop_fdre_C_Q)         0.223    -1.983 r  u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg1_reg_reg[0][3]_replica/Q
                         net (fo=2, routed)           0.354    -1.629    u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg1_reg_reg_n_0_[0][3]_repN
    SLICE_X41Y287        LUT4 (Prop_lut4_I0_O)        0.043    -1.586 f  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[3]_i_8/O
                         net (fo=1, routed)           0.333    -1.252    u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[3]_i_8_n_0
    SLICE_X42Y287        LUT6 (Prop_lut6_I3_O)        0.043    -1.209 r  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[3]_i_5/O
                         net (fo=26, routed)          0.351    -0.858    u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[3]_i_5_n_0
    SLICE_X42Y286        LUT4 (Prop_lut4_I2_O)        0.043    -0.815 r  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[4]_i_50/O
                         net (fo=2, routed)           0.250    -0.565    u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[4]_i_50_n_0
    SLICE_X42Y286        LUT6 (Prop_lut6_I0_O)        0.043    -0.522 r  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[4]_i_35/O
                         net (fo=1, routed)           0.325    -0.197    u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[4]_i_35_n_0
    SLICE_X40Y286        LUT6 (Prop_lut6_I2_O)        0.043    -0.154 r  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[4]_i_17/O
                         net (fo=26, routed)          0.307     0.153    u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[4]_i_17_n_0
    SLICE_X40Y286        LUT6 (Prop_lut6_I2_O)        0.043     0.196 f  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[4]_i_21/O
                         net (fo=1, routed)           0.443     0.639    u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[4]_i_21_n_0
    SLICE_X37Y285        LUT6 (Prop_lut6_I3_O)        0.043     0.682 r  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[4]_i_5/O
                         net (fo=27, routed)          0.256     0.939    u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[4]_i_5_n_0
    SLICE_X40Y285        LUT5 (Prop_lut5_I1_O)        0.043     0.982 f  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_31/O
                         net (fo=6, routed)           0.341     1.322    u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_31_n_0
    SLICE_X41Y284        LUT4 (Prop_lut4_I1_O)        0.043     1.365 f  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[4]_i_11/O
                         net (fo=3, routed)           0.453     1.818    u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[4]_i_11_n_0
    SLICE_X38Y284        LUT6 (Prop_lut6_I4_O)        0.043     1.861 r  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[4]_i_3/O
                         net (fo=25, routed)          0.578     2.439    u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[4]_i_3_n_0
    SLICE_X35Y286        LUT5 (Prop_lut5_I4_O)        0.043     2.482 r  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_17_comp/O
                         net (fo=1, routed)           0.328     2.810    u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_17_n_0_repN
    SLICE_X37Y284        LUT6 (Prop_lut6_I4_O)        0.043     2.853 f  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_34_comp/O
                         net (fo=2, routed)           0.328     3.181    u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_34_n_0
    SLICE_X38Y283        LUT6 (Prop_lut6_I1_O)        0.043     3.224 f  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_14/O
                         net (fo=1, routed)           0.355     3.579    u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_14_n_0
    SLICE_X39Y283        LUT6 (Prop_lut6_I4_O)        0.043     3.622 r  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_3/O
                         net (fo=11, routed)          0.272     3.893    u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_3_n_0
    SLICE_X39Y282        LUT6 (Prop_lut6_I1_O)        0.043     3.936 f  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_24/O
                         net (fo=1, routed)           0.440     4.376    u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_24_n_0
    SLICE_X37Y283        LUT6 (Prop_lut6_I1_O)        0.043     4.419 r  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_6/O
                         net (fo=6, routed)           0.121     4.540    u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_6_n_0
    SLICE_X37Y283        LUT6 (Prop_lut6_I2_O)        0.043     4.583 r  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[3]_i_1_comp/O
                         net (fo=1, routed)           0.000     4.583    u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[3]_i_1_n_0
    SLICE_X37Y283        FDRE                                         r  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.250     6.250 r  
    AK34                                              0.000     6.250 r  clk_p (IN)
                         net (fo=0)                   0.000     6.250    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.835     7.085 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.071    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.094     1.977 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315     3.292    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.375 r  u_pll/inst/clkout1_buf/O
                         net (fo=919, routed)         1.239     4.614    u_lane_original/gearbox32to66_cmp/u_block_sync/clk_out1
    SLICE_X37Y283        FDRE                                         r  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset_reg[3]/C
                         clock pessimism             -0.623     3.990    
                         clock uncertainty           -0.060     3.930    
    SLICE_X37Y283        FDRE (Setup_fdre_C_D)        0.034     3.964    u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset_reg[3]
  -------------------------------------------------------------------
                         required time                          3.964    
                         arrival time                          -4.583    
  -------------------------------------------------------------------
                         slack                                 -0.619    

Slack (VIOLATED) :        -0.616ns  (required time - arrival time)
  Source:                 u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg1_reg_reg[0][3]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0_1 rise@6.250ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.786ns  (logic 0.954ns (14.058%)  route 5.832ns (85.942%))
  Logic Levels:           17  (LUT4=3 LUT5=2 LUT6=12)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.636ns = ( 4.614 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.206ns
    Clock Pessimism Removal (CPR):    -0.623ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.937     0.937 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.018    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    -5.110 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -3.685    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.592 r  u_pll/inst/clkout1_buf/O
                         net (fo=919, routed)         1.386    -2.206    u_lane_original/gearbox32to66_cmp/u_block_sync/clk_out1
    SLICE_X41Y288        FDRE                                         r  u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg1_reg_reg[0][3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y288        FDRE (Prop_fdre_C_Q)         0.223    -1.983 r  u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg1_reg_reg[0][3]_replica/Q
                         net (fo=2, routed)           0.354    -1.629    u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg1_reg_reg_n_0_[0][3]_repN
    SLICE_X41Y287        LUT4 (Prop_lut4_I0_O)        0.043    -1.586 f  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[3]_i_8/O
                         net (fo=1, routed)           0.333    -1.252    u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[3]_i_8_n_0
    SLICE_X42Y287        LUT6 (Prop_lut6_I3_O)        0.043    -1.209 r  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[3]_i_5/O
                         net (fo=26, routed)          0.351    -0.858    u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[3]_i_5_n_0
    SLICE_X42Y286        LUT4 (Prop_lut4_I2_O)        0.043    -0.815 r  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[4]_i_50/O
                         net (fo=2, routed)           0.250    -0.565    u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[4]_i_50_n_0
    SLICE_X42Y286        LUT6 (Prop_lut6_I0_O)        0.043    -0.522 r  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[4]_i_35/O
                         net (fo=1, routed)           0.325    -0.197    u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[4]_i_35_n_0
    SLICE_X40Y286        LUT6 (Prop_lut6_I2_O)        0.043    -0.154 r  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[4]_i_17/O
                         net (fo=26, routed)          0.307     0.153    u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[4]_i_17_n_0
    SLICE_X40Y286        LUT6 (Prop_lut6_I2_O)        0.043     0.196 f  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[4]_i_21/O
                         net (fo=1, routed)           0.443     0.639    u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[4]_i_21_n_0
    SLICE_X37Y285        LUT6 (Prop_lut6_I3_O)        0.043     0.682 r  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[4]_i_5/O
                         net (fo=27, routed)          0.256     0.939    u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[4]_i_5_n_0
    SLICE_X40Y285        LUT5 (Prop_lut5_I1_O)        0.043     0.982 f  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_31/O
                         net (fo=6, routed)           0.341     1.322    u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_31_n_0
    SLICE_X41Y284        LUT4 (Prop_lut4_I1_O)        0.043     1.365 f  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[4]_i_11/O
                         net (fo=3, routed)           0.453     1.818    u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[4]_i_11_n_0
    SLICE_X38Y284        LUT6 (Prop_lut6_I4_O)        0.043     1.861 r  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[4]_i_3/O
                         net (fo=25, routed)          0.578     2.439    u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[4]_i_3_n_0
    SLICE_X35Y286        LUT5 (Prop_lut5_I4_O)        0.043     2.482 r  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_17_comp/O
                         net (fo=1, routed)           0.328     2.810    u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_17_n_0_repN
    SLICE_X37Y284        LUT6 (Prop_lut6_I4_O)        0.043     2.853 f  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_34_comp/O
                         net (fo=2, routed)           0.328     3.181    u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_34_n_0
    SLICE_X38Y283        LUT6 (Prop_lut6_I1_O)        0.043     3.224 f  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_14/O
                         net (fo=1, routed)           0.355     3.579    u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_14_n_0
    SLICE_X39Y283        LUT6 (Prop_lut6_I4_O)        0.043     3.622 r  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_3/O
                         net (fo=11, routed)          0.272     3.893    u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_3_n_0
    SLICE_X39Y282        LUT6 (Prop_lut6_I1_O)        0.043     3.936 f  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_24/O
                         net (fo=1, routed)           0.440     4.376    u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_24_n_0
    SLICE_X37Y283        LUT6 (Prop_lut6_I1_O)        0.043     4.419 r  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_6/O
                         net (fo=6, routed)           0.118     4.537    u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_6_n_0
    SLICE_X37Y283        LUT6 (Prop_lut6_I4_O)        0.043     4.580 r  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[1]_i_1/O
                         net (fo=1, routed)           0.000     4.580    u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[1]_i_1_n_0
    SLICE_X37Y283        FDRE                                         r  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.250     6.250 r  
    AK34                                              0.000     6.250 r  clk_p (IN)
                         net (fo=0)                   0.000     6.250    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.835     7.085 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.071    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.094     1.977 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315     3.292    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.375 r  u_pll/inst/clkout1_buf/O
                         net (fo=919, routed)         1.239     4.614    u_lane_original/gearbox32to66_cmp/u_block_sync/clk_out1
    SLICE_X37Y283        FDRE                                         r  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset_reg[1]/C
                         clock pessimism             -0.623     3.990    
                         clock uncertainty           -0.060     3.930    
    SLICE_X37Y283        FDRE (Setup_fdre_C_D)        0.034     3.964    u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset_reg[1]
  -------------------------------------------------------------------
                         required time                          3.964    
                         arrival time                          -4.580    
  -------------------------------------------------------------------
                         slack                                 -0.616    

Slack (MET) :             0.259ns  (required time - arrival time)
  Source:                 u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop0[0].iserdes_m/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/mdataouta_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0_1 rise@6.250ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.616ns  (logic 0.468ns (8.333%)  route 5.148ns (91.667%))
  Logic Levels:           0  
  Clock Path Skew:        -0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.685ns = ( 4.565 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.089ns
    Clock Pessimism Removal (CPR):    -0.716ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.937     0.937 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.018    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    -5.110 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -3.685    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.592 r  u_pll/inst/clkout1_buf/O
                         net (fo=919, routed)         1.503    -2.089    u_lane_original/xapp1017_serdes_1280.serdes_cmp/clk_out1
    ILOGIC_X0Y164        ISERDESE2                                    r  u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop0[0].iserdes_m/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y164        ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.468    -1.621 r  u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop0[0].iserdes_m/Q4
                         net (fo=1, routed)           5.148     3.527    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/D[4]
    SLICE_X50Y265        FDRE                                         r  u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/mdataouta_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.250     6.250 r  
    AK34                                              0.000     6.250 r  clk_p (IN)
                         net (fo=0)                   0.000     6.250    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.835     7.085 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.071    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.094     1.977 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315     3.292    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.375 r  u_pll/inst/clkout1_buf/O
                         net (fo=919, routed)         1.190     4.565    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/clk_out1
    SLICE_X50Y265        FDRE                                         r  u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/mdataouta_reg[4]/C
                         clock pessimism             -0.716     3.848    
                         clock uncertainty           -0.060     3.788    
    SLICE_X50Y265        FDRE (Setup_fdre_C_D)       -0.002     3.786    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/mdataouta_reg[4]
  -------------------------------------------------------------------
                         required time                          3.786    
                         arrival time                          -3.527    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.305ns  (required time - arrival time)
  Source:                 u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop0[0].iserdes_m/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/mdataouta_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0_1 rise@6.250ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.562ns  (logic 0.468ns (8.414%)  route 5.094ns (91.586%))
  Logic Levels:           0  
  Clock Path Skew:        -0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.685ns = ( 4.565 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.089ns
    Clock Pessimism Removal (CPR):    -0.716ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.937     0.937 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.018    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    -5.110 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -3.685    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.592 r  u_pll/inst/clkout1_buf/O
                         net (fo=919, routed)         1.503    -2.089    u_lane_original/xapp1017_serdes_1280.serdes_cmp/clk_out1
    ILOGIC_X0Y164        ISERDESE2                                    r  u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop0[0].iserdes_m/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y164        ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.468    -1.621 r  u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop0[0].iserdes_m/Q3
                         net (fo=1, routed)           5.094     3.473    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/D[5]
    SLICE_X50Y265        FDRE                                         r  u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/mdataouta_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.250     6.250 r  
    AK34                                              0.000     6.250 r  clk_p (IN)
                         net (fo=0)                   0.000     6.250    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.835     7.085 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.071    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.094     1.977 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315     3.292    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.375 r  u_pll/inst/clkout1_buf/O
                         net (fo=919, routed)         1.190     4.565    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/clk_out1
    SLICE_X50Y265        FDRE                                         r  u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/mdataouta_reg[5]/C
                         clock pessimism             -0.716     3.848    
                         clock uncertainty           -0.060     3.788    
    SLICE_X50Y265        FDRE (Setup_fdre_C_D)       -0.010     3.778    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/mdataouta_reg[5]
  -------------------------------------------------------------------
                         required time                          3.778    
                         arrival time                          -3.473    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.380ns  (required time - arrival time)
  Source:                 u_lane_original/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg_reg[41][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg1_reg_reg[5][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0_1 rise@6.250ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.822ns  (logic 0.932ns (16.009%)  route 4.890ns (83.991%))
  Logic Levels:           15  (LUT3=1 LUT4=3 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.634ns = ( 4.616 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.210ns
    Clock Pessimism Removal (CPR):    -0.596ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.937     0.937 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.018    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    -5.110 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -3.685    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.592 r  u_pll/inst/clkout1_buf/O
                         net (fo=919, routed)         1.382    -2.210    u_lane_original/gearbox32to66_cmp/u_block_sync/clk_out1
    SLICE_X33Y282        FDRE                                         r  u_lane_original/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg_reg[41][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y282        FDRE (Prop_fdre_C_Q)         0.204    -2.006 r  u_lane_original/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg_reg[41][2]/Q
                         net (fo=7, routed)           0.646    -1.360    u_lane_original/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg_reg[41]_81[2]
    SLICE_X32Y282        LUT6 (Prop_lut6_I0_O)        0.126    -1.234 r  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_83/O
                         net (fo=1, routed)           0.161    -1.073    u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_83_n_0
    SLICE_X32Y282        LUT6 (Prop_lut6_I4_O)        0.043    -1.030 r  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_65/O
                         net (fo=1, routed)           0.105    -0.925    u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_65_n_0
    SLICE_X32Y282        LUT5 (Prop_lut5_I2_O)        0.043    -0.882 r  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_38/O
                         net (fo=7, routed)           0.304    -0.577    u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_38_n_0
    SLICE_X35Y283        LUT3 (Prop_lut3_I1_O)        0.043    -0.534 f  u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg1_reg[5][0]_i_4/O
                         net (fo=3, routed)           0.296    -0.238    u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg1_reg[5][0]_i_4_n_0
    SLICE_X32Y284        LUT4 (Prop_lut4_I3_O)        0.043    -0.195 f  u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg1_reg[5][4]_i_35/O
                         net (fo=1, routed)           0.264     0.069    u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg1_reg[5][4]_i_35_n_0
    SLICE_X34Y284        LUT6 (Prop_lut6_I2_O)        0.043     0.112 f  u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg1_reg[5][4]_i_29/O
                         net (fo=1, routed)           0.438     0.550    u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg1_reg[5][4]_i_29_n_0
    SLICE_X43Y282        LUT6 (Prop_lut6_I5_O)        0.043     0.593 r  u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg1_reg[5][4]_i_19/O
                         net (fo=8, routed)           0.375     0.967    u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg1_reg[5][4]_i_19_n_0
    SLICE_X37Y286        LUT6 (Prop_lut6_I0_O)        0.043     1.010 f  u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg1_reg[5][1]_i_3/O
                         net (fo=3, routed)           0.291     1.302    u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg1_reg[5][1]_i_3_n_0
    SLICE_X36Y286        LUT4 (Prop_lut4_I0_O)        0.043     1.345 f  u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg1_reg[5][4]_i_33/O
                         net (fo=1, routed)           0.331     1.676    u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg1_reg[5][4]_i_33_n_0
    SLICE_X34Y286        LUT6 (Prop_lut6_I2_O)        0.043     1.719 f  u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg1_reg[5][4]_i_24/O
                         net (fo=1, routed)           0.105     1.825    u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg1_reg[5][4]_i_24_n_0
    SLICE_X34Y286        LUT5 (Prop_lut5_I4_O)        0.043     1.868 r  u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg1_reg[5][4]_i_13/O
                         net (fo=8, routed)           0.359     2.227    u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg1_reg[5][4]_i_13_n_0
    SLICE_X34Y285        LUT6 (Prop_lut6_I5_O)        0.043     2.270 f  u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg1_reg[5][4]_i_3/O
                         net (fo=6, routed)           0.387     2.657    u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg1_reg[5][4]_i_3_n_0
    SLICE_X33Y282        LUT4 (Prop_lut4_I3_O)        0.043     2.700 f  u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg1_reg[5][4]_i_9/O
                         net (fo=1, routed)           0.455     3.156    u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg1_reg[5][4]_i_9_n_0
    SLICE_X34Y283        LUT6 (Prop_lut6_I5_O)        0.043     3.199 r  u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg1_reg[5][4]_i_2/O
                         net (fo=9, routed)           0.370     3.569    u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg1_reg[5][4]_i_2_n_0
    SLICE_X33Y284        LUT6 (Prop_lut6_I0_O)        0.043     3.612 r  u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg1_reg[5][2]_i_1/O
                         net (fo=1, routed)           0.000     3.612    u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg1_reg[5][2]_i_1_n_0
    SLICE_X33Y284        FDRE                                         r  u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg1_reg_reg[5][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.250     6.250 r  
    AK34                                              0.000     6.250 r  clk_p (IN)
                         net (fo=0)                   0.000     6.250    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.835     7.085 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.071    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.094     1.977 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315     3.292    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.375 r  u_pll/inst/clkout1_buf/O
                         net (fo=919, routed)         1.241     4.616    u_lane_original/gearbox32to66_cmp/u_block_sync/clk_out1
    SLICE_X33Y284        FDRE                                         r  u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg1_reg_reg[5][2]/C
                         clock pessimism             -0.596     4.019    
                         clock uncertainty           -0.060     3.959    
    SLICE_X33Y284        FDRE (Setup_fdre_C_D)        0.033     3.992    u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg1_reg_reg[5][2]
  -------------------------------------------------------------------
                         required time                          3.992    
                         arrival time                          -3.612    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.382ns  (required time - arrival time)
  Source:                 u_lane_original/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg_reg[41][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg1_reg_reg[5][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0_1 rise@6.250ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.821ns  (logic 0.932ns (16.011%)  route 4.889ns (83.989%))
  Logic Levels:           15  (LUT3=1 LUT4=3 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.634ns = ( 4.616 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.210ns
    Clock Pessimism Removal (CPR):    -0.596ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.937     0.937 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.018    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    -5.110 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -3.685    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.592 r  u_pll/inst/clkout1_buf/O
                         net (fo=919, routed)         1.382    -2.210    u_lane_original/gearbox32to66_cmp/u_block_sync/clk_out1
    SLICE_X33Y282        FDRE                                         r  u_lane_original/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg_reg[41][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y282        FDRE (Prop_fdre_C_Q)         0.204    -2.006 r  u_lane_original/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg_reg[41][2]/Q
                         net (fo=7, routed)           0.646    -1.360    u_lane_original/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg_reg[41]_81[2]
    SLICE_X32Y282        LUT6 (Prop_lut6_I0_O)        0.126    -1.234 r  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_83/O
                         net (fo=1, routed)           0.161    -1.073    u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_83_n_0
    SLICE_X32Y282        LUT6 (Prop_lut6_I4_O)        0.043    -1.030 r  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_65/O
                         net (fo=1, routed)           0.105    -0.925    u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_65_n_0
    SLICE_X32Y282        LUT5 (Prop_lut5_I2_O)        0.043    -0.882 r  u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_38/O
                         net (fo=7, routed)           0.304    -0.577    u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset[5]_i_38_n_0
    SLICE_X35Y283        LUT3 (Prop_lut3_I1_O)        0.043    -0.534 f  u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg1_reg[5][0]_i_4/O
                         net (fo=3, routed)           0.296    -0.238    u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg1_reg[5][0]_i_4_n_0
    SLICE_X32Y284        LUT4 (Prop_lut4_I3_O)        0.043    -0.195 f  u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg1_reg[5][4]_i_35/O
                         net (fo=1, routed)           0.264     0.069    u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg1_reg[5][4]_i_35_n_0
    SLICE_X34Y284        LUT6 (Prop_lut6_I2_O)        0.043     0.112 f  u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg1_reg[5][4]_i_29/O
                         net (fo=1, routed)           0.438     0.550    u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg1_reg[5][4]_i_29_n_0
    SLICE_X43Y282        LUT6 (Prop_lut6_I5_O)        0.043     0.593 r  u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg1_reg[5][4]_i_19/O
                         net (fo=8, routed)           0.375     0.967    u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg1_reg[5][4]_i_19_n_0
    SLICE_X37Y286        LUT6 (Prop_lut6_I0_O)        0.043     1.010 f  u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg1_reg[5][1]_i_3/O
                         net (fo=3, routed)           0.291     1.302    u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg1_reg[5][1]_i_3_n_0
    SLICE_X36Y286        LUT4 (Prop_lut4_I0_O)        0.043     1.345 f  u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg1_reg[5][4]_i_33/O
                         net (fo=1, routed)           0.331     1.676    u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg1_reg[5][4]_i_33_n_0
    SLICE_X34Y286        LUT6 (Prop_lut6_I2_O)        0.043     1.719 f  u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg1_reg[5][4]_i_24/O
                         net (fo=1, routed)           0.105     1.825    u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg1_reg[5][4]_i_24_n_0
    SLICE_X34Y286        LUT5 (Prop_lut5_I4_O)        0.043     1.868 r  u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg1_reg[5][4]_i_13/O
                         net (fo=8, routed)           0.359     2.227    u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg1_reg[5][4]_i_13_n_0
    SLICE_X34Y285        LUT6 (Prop_lut6_I5_O)        0.043     2.270 f  u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg1_reg[5][4]_i_3/O
                         net (fo=6, routed)           0.387     2.657    u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg1_reg[5][4]_i_3_n_0
    SLICE_X33Y282        LUT4 (Prop_lut4_I3_O)        0.043     2.700 f  u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg1_reg[5][4]_i_9/O
                         net (fo=1, routed)           0.455     3.156    u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg1_reg[5][4]_i_9_n_0
    SLICE_X34Y283        LUT6 (Prop_lut6_I5_O)        0.043     3.199 r  u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg1_reg[5][4]_i_2/O
                         net (fo=9, routed)           0.369     3.568    u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg1_reg[5][4]_i_2_n_0
    SLICE_X33Y284        LUT6 (Prop_lut6_I0_O)        0.043     3.611 r  u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg1_reg[5][0]_i_1/O
                         net (fo=1, routed)           0.000     3.611    u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg1_reg[5][0]_i_1_n_0
    SLICE_X33Y284        FDRE                                         r  u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg1_reg_reg[5][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.250     6.250 r  
    AK34                                              0.000     6.250 r  clk_p (IN)
                         net (fo=0)                   0.000     6.250    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.835     7.085 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.071    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.094     1.977 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315     3.292    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.375 r  u_pll/inst/clkout1_buf/O
                         net (fo=919, routed)         1.241     4.616    u_lane_original/gearbox32to66_cmp/u_block_sync/clk_out1
    SLICE_X33Y284        FDRE                                         r  u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg1_reg_reg[5][0]/C
                         clock pessimism             -0.596     4.019    
                         clock uncertainty           -0.060     3.959    
    SLICE_X33Y284        FDRE (Setup_fdre_C_D)        0.034     3.993    u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt_stg1_reg_reg[5][0]
  -------------------------------------------------------------------
                         required time                          3.993    
                         arrival time                          -3.611    
  -------------------------------------------------------------------
                         slack                                  0.382    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 u_lane_original/gearbox32to66_cmp/data66_t_reg[64]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/gearbox32to66_cmp/data66_buf_reg[64]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.128ns (30.374%)  route 0.293ns (69.626%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.422ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.923    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.607    -1.684 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.134    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.108 r  u_pll/inst/clkout1_buf/O
                         net (fo=919, routed)         0.636    -0.472    u_lane_original/gearbox32to66_cmp/clk_out1
    SLICE_X47Y297        FDCE                                         r  u_lane_original/gearbox32to66_cmp/data66_t_reg[64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y297        FDCE (Prop_fdce_C_Q)         0.100    -0.372 r  u_lane_original/gearbox32to66_cmp/data66_t_reg[64]/Q
                         net (fo=1, routed)           0.293    -0.079    u_lane_original/gearbox32to66_cmp/data66_t[64]
    SLICE_X48Y303        LUT3 (Prop_lut3_I0_O)        0.028    -0.051 r  u_lane_original/gearbox32to66_cmp/data66_buf[64]_i_1/O
                         net (fo=1, routed)           0.000    -0.051    u_lane_original/gearbox32to66_cmp/data66_buf[64]_i_1_n_0
    SLICE_X48Y303        FDCE                                         r  u_lane_original/gearbox32to66_cmp/data66_buf_reg[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.501     0.501 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.054    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -1.981 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.367    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.337 r  u_pll/inst/clkout1_buf/O
                         net (fo=919, routed)         0.915    -0.422    u_lane_original/gearbox32to66_cmp/clk_out1
    SLICE_X48Y303        FDCE                                         r  u_lane_original/gearbox32to66_cmp/data66_buf_reg[64]/C
                         clock pessimism              0.220    -0.201    
    SLICE_X48Y303        FDCE (Hold_fdce_C_D)         0.060    -0.141    u_lane_original/gearbox32to66_cmp/data66_buf_reg[64]
  -------------------------------------------------------------------
                         required time                          0.141    
                         arrival time                          -0.051    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 u_lane_original/gearbox32to66_cmp/buffer194_reg[62]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/gearbox32to66_cmp/buffer194_reg[94]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.118ns (46.249%)  route 0.137ns (53.751%))
  Logic Levels:           0  
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.521ns
    Source Clock Delay      (SCD):    -0.419ns
    Clock Pessimism Removal (CPR):    -0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.923    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.607    -1.684 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.134    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.108 r  u_pll/inst/clkout1_buf/O
                         net (fo=919, routed)         0.689    -0.419    u_lane_original/gearbox32to66_cmp/clk_out1
    SLICE_X50Y300        FDCE                                         r  u_lane_original/gearbox32to66_cmp/buffer194_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y300        FDCE (Prop_fdce_C_Q)         0.118    -0.301 r  u_lane_original/gearbox32to66_cmp/buffer194_reg[62]/Q
                         net (fo=1, routed)           0.137    -0.164    u_lane_original/gearbox32to66_cmp/buffer194[62]
    SLICE_X49Y298        FDCE                                         r  u_lane_original/gearbox32to66_cmp/buffer194_reg[94]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.501     0.501 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.054    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -1.981 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.367    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.337 r  u_pll/inst/clkout1_buf/O
                         net (fo=919, routed)         0.816    -0.521    u_lane_original/gearbox32to66_cmp/clk_out1
    SLICE_X49Y298        FDCE                                         r  u_lane_original/gearbox32to66_cmp/buffer194_reg[94]/C
                         clock pessimism              0.220    -0.300    
    SLICE_X49Y298        FDCE (Hold_fdce_C_D)         0.040    -0.260    u_lane_original/gearbox32to66_cmp/buffer194_reg[94]
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u_lane_original/gearbox32to66_cmp/buffer194_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/gearbox32to66_cmp/buffer194_reg[45]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.392ns
    Source Clock Delay      (SCD):    -0.391ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.923    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.607    -1.684 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.134    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.108 r  u_pll/inst/clkout1_buf/O
                         net (fo=919, routed)         0.717    -0.391    u_lane_original/gearbox32to66_cmp/clk_out1
    SLICE_X45Y306        FDCE                                         r  u_lane_original/gearbox32to66_cmp/buffer194_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y306        FDCE (Prop_fdce_C_Q)         0.100    -0.291 r  u_lane_original/gearbox32to66_cmp/buffer194_reg[13]/Q
                         net (fo=1, routed)           0.055    -0.237    u_lane_original/gearbox32to66_cmp/buffer194[13]
    SLICE_X45Y306        FDCE                                         r  u_lane_original/gearbox32to66_cmp/buffer194_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.501     0.501 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.054    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -1.981 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.367    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.337 r  u_pll/inst/clkout1_buf/O
                         net (fo=919, routed)         0.945    -0.392    u_lane_original/gearbox32to66_cmp/clk_out1
    SLICE_X45Y306        FDCE                                         r  u_lane_original/gearbox32to66_cmp/buffer194_reg[45]/C
                         clock pessimism              0.000    -0.392    
    SLICE_X45Y306        FDCE (Hold_fdce_C_D)         0.047    -0.345    u_lane_original/gearbox32to66_cmp/buffer194_reg[45]
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u_lane_original/gearbox32to66_cmp/buffer194_reg[32]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/gearbox32to66_cmp/buffer194_reg[64]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.421ns
    Source Clock Delay      (SCD):    -0.419ns
    Clock Pessimism Removal (CPR):    -0.001ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.923    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.607    -1.684 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.134    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.108 r  u_pll/inst/clkout1_buf/O
                         net (fo=919, routed)         0.689    -0.419    u_lane_original/gearbox32to66_cmp/clk_out1
    SLICE_X49Y301        FDCE                                         r  u_lane_original/gearbox32to66_cmp/buffer194_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y301        FDCE (Prop_fdce_C_Q)         0.100    -0.319 r  u_lane_original/gearbox32to66_cmp/buffer194_reg[32]/Q
                         net (fo=1, routed)           0.055    -0.265    u_lane_original/gearbox32to66_cmp/buffer194[32]
    SLICE_X49Y301        FDCE                                         r  u_lane_original/gearbox32to66_cmp/buffer194_reg[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.501     0.501 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.054    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -1.981 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.367    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.337 r  u_pll/inst/clkout1_buf/O
                         net (fo=919, routed)         0.916    -0.421    u_lane_original/gearbox32to66_cmp/clk_out1
    SLICE_X49Y301        FDCE                                         r  u_lane_original/gearbox32to66_cmp/buffer194_reg[64]/C
                         clock pessimism              0.001    -0.419    
    SLICE_X49Y301        FDCE (Hold_fdce_C_D)         0.047    -0.372    u_lane_original/gearbox32to66_cmp/buffer194_reg[64]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u_lane_original/gearbox32to66_cmp/buffer194_reg[48]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/gearbox32to66_cmp/buffer194_reg[80]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.521ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.020ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.923    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.607    -1.684 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.134    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.108 r  u_pll/inst/clkout1_buf/O
                         net (fo=919, routed)         0.608    -0.500    u_lane_original/gearbox32to66_cmp/clk_out1
    SLICE_X49Y299        FDCE                                         r  u_lane_original/gearbox32to66_cmp/buffer194_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y299        FDCE (Prop_fdce_C_Q)         0.100    -0.400 r  u_lane_original/gearbox32to66_cmp/buffer194_reg[48]/Q
                         net (fo=1, routed)           0.055    -0.346    u_lane_original/gearbox32to66_cmp/buffer194[48]
    SLICE_X49Y299        FDCE                                         r  u_lane_original/gearbox32to66_cmp/buffer194_reg[80]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.501     0.501 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.054    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -1.981 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.367    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.337 r  u_pll/inst/clkout1_buf/O
                         net (fo=919, routed)         0.816    -0.521    u_lane_original/gearbox32to66_cmp/clk_out1
    SLICE_X49Y299        FDCE                                         r  u_lane_original/gearbox32to66_cmp/buffer194_reg[80]/C
                         clock pessimism              0.020    -0.500    
    SLICE_X49Y299        FDCE (Hold_fdce_C_D)         0.047    -0.453    u_lane_original/gearbox32to66_cmp/buffer194_reg[80]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 u_lane_original/gearbox32to66_cmp/data66_t_reg[65]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/gearbox32to66_cmp/data66_buf_reg[65]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.133ns (29.239%)  route 0.322ns (70.761%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.422ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.923    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.607    -1.684 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.134    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.108 r  u_pll/inst/clkout1_buf/O
                         net (fo=919, routed)         0.636    -0.472    u_lane_original/gearbox32to66_cmp/clk_out1
    SLICE_X47Y297        FDCE                                         r  u_lane_original/gearbox32to66_cmp/data66_t_reg[65]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y297        FDCE (Prop_fdce_C_Q)         0.100    -0.372 r  u_lane_original/gearbox32to66_cmp/data66_t_reg[65]/Q
                         net (fo=1, routed)           0.322    -0.051    u_lane_original/gearbox32to66_cmp/data66_t[65]
    SLICE_X48Y303        LUT3 (Prop_lut3_I0_O)        0.033    -0.018 r  u_lane_original/gearbox32to66_cmp/data66_buf[65]_i_1/O
                         net (fo=1, routed)           0.000    -0.018    u_lane_original/gearbox32to66_cmp/data66_buf[65]_i_1_n_0
    SLICE_X48Y303        FDCE                                         r  u_lane_original/gearbox32to66_cmp/data66_buf_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.501     0.501 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.054    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -1.981 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.367    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.337 r  u_pll/inst/clkout1_buf/O
                         net (fo=919, routed)         0.915    -0.422    u_lane_original/gearbox32to66_cmp/clk_out1
    SLICE_X48Y303        FDCE                                         r  u_lane_original/gearbox32to66_cmp/data66_buf_reg[65]/C
                         clock pessimism              0.220    -0.201    
    SLICE_X48Y303        FDCE (Hold_fdce_C_D)         0.075    -0.126    u_lane_original/gearbox32to66_cmp/data66_buf_reg[65]
  -------------------------------------------------------------------
                         required time                          0.126    
                         arrival time                          -0.018    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 u_lane_original/gearbox32to66_cmp/buffer194_reg[38]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/gearbox32to66_cmp/buffer194_reg[70]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.100ns (64.050%)  route 0.056ns (35.950%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.421ns
    Source Clock Delay      (SCD):    -0.419ns
    Clock Pessimism Removal (CPR):    -0.001ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.923    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.607    -1.684 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.134    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.108 r  u_pll/inst/clkout1_buf/O
                         net (fo=919, routed)         0.689    -0.419    u_lane_original/gearbox32to66_cmp/clk_out1
    SLICE_X48Y301        FDCE                                         r  u_lane_original/gearbox32to66_cmp/buffer194_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y301        FDCE (Prop_fdce_C_Q)         0.100    -0.319 r  u_lane_original/gearbox32to66_cmp/buffer194_reg[38]/Q
                         net (fo=1, routed)           0.056    -0.263    u_lane_original/gearbox32to66_cmp/buffer194[38]
    SLICE_X48Y301        FDCE                                         r  u_lane_original/gearbox32to66_cmp/buffer194_reg[70]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.501     0.501 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.054    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -1.981 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.367    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.337 r  u_pll/inst/clkout1_buf/O
                         net (fo=919, routed)         0.916    -0.421    u_lane_original/gearbox32to66_cmp/clk_out1
    SLICE_X48Y301        FDCE                                         r  u_lane_original/gearbox32to66_cmp/buffer194_reg[70]/C
                         clock pessimism              0.001    -0.419    
    SLICE_X48Y301        FDCE (Hold_fdce_C_D)         0.044    -0.375    u_lane_original/gearbox32to66_cmp/buffer194_reg[70]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 u_lane_original/xapp1017_serdes_1280.serdes_data32_shift_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/xapp1017_serdes_1280.serdes_data32_shift_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.100ns (61.146%)  route 0.064ns (38.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.423ns
    Source Clock Delay      (SCD):    -0.421ns
    Clock Pessimism Removal (CPR):    -0.001ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.923    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.607    -1.684 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.134    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.108 r  u_pll/inst/clkout1_buf/O
                         net (fo=919, routed)         0.687    -0.421    u_lane_original/clk_out1
    SLICE_X48Y307        FDCE                                         r  u_lane_original/xapp1017_serdes_1280.serdes_data32_shift_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y307        FDCE (Prop_fdce_C_Q)         0.100    -0.321 r  u_lane_original/xapp1017_serdes_1280.serdes_data32_shift_reg[10]/Q
                         net (fo=2, routed)           0.064    -0.258    u_lane_original/xapp1017_serdes_1280.serdes_data32_shift_reg_n_0_[10]
    SLICE_X48Y307        FDCE                                         r  u_lane_original/xapp1017_serdes_1280.serdes_data32_shift_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.501     0.501 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.054    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -1.981 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.367    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.337 r  u_pll/inst/clkout1_buf/O
                         net (fo=919, routed)         0.914    -0.423    u_lane_original/clk_out1
    SLICE_X48Y307        FDCE                                         r  u_lane_original/xapp1017_serdes_1280.serdes_data32_shift_reg[18]/C
                         clock pessimism              0.001    -0.421    
    SLICE_X48Y307        FDCE (Hold_fdce_C_D)         0.044    -0.377    u_lane_original/xapp1017_serdes_1280.serdes_data32_shift_reg[18]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 u_lane_original/gearbox32to66_cmp/buffer194_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/gearbox32to66_cmp/buffer194_reg[42]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.100ns (35.734%)  route 0.180ns (64.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.521ns
    Source Clock Delay      (SCD):    -0.419ns
    Clock Pessimism Removal (CPR):    -0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.923    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.607    -1.684 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.134    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.108 r  u_pll/inst/clkout1_buf/O
                         net (fo=919, routed)         0.689    -0.419    u_lane_original/gearbox32to66_cmp/clk_out1
    SLICE_X48Y302        FDCE                                         r  u_lane_original/gearbox32to66_cmp/buffer194_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y302        FDCE (Prop_fdce_C_Q)         0.100    -0.319 r  u_lane_original/gearbox32to66_cmp/buffer194_reg[10]/Q
                         net (fo=1, routed)           0.180    -0.140    u_lane_original/gearbox32to66_cmp/buffer194[10]
    SLICE_X49Y299        FDCE                                         r  u_lane_original/gearbox32to66_cmp/buffer194_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.501     0.501 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.054    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -1.981 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.367    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.337 r  u_pll/inst/clkout1_buf/O
                         net (fo=919, routed)         0.816    -0.521    u_lane_original/gearbox32to66_cmp/clk_out1
    SLICE_X49Y299        FDCE                                         r  u_lane_original/gearbox32to66_cmp/buffer194_reg[42]/C
                         clock pessimism              0.220    -0.300    
    SLICE_X49Y299        FDCE (Hold_fdce_C_D)         0.032    -0.268    u_lane_original/gearbox32to66_cmp/buffer194_reg[42]
  -------------------------------------------------------------------
                         required time                          0.268    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/mdataoutc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/data_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.130ns (60.271%)  route 0.086ns (39.729%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.424ns
    Source Clock Delay      (SCD):    -0.422ns
    Clock Pessimism Removal (CPR):    -0.012ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.923    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.607    -1.684 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.134    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.108 r  u_pll/inst/clkout1_buf/O
                         net (fo=919, routed)         0.686    -0.422    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/clk_out1
    SLICE_X49Y311        FDRE                                         r  u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/mdataoutc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y311        FDRE (Prop_fdre_C_Q)         0.100    -0.322 r  u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/mdataoutc_reg[5]/Q
                         net (fo=1, routed)           0.086    -0.237    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/mdataoutc[5]
    SLICE_X48Y311        LUT3 (Prop_lut3_I2_O)        0.030    -0.207 r  u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/data_out[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.207    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/data_out[5]_i_1_n_0
    SLICE_X48Y311        FDRE                                         r  u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/data_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.501     0.501 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.054    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -1.981 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.367    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.337 r  u_pll/inst/clkout1_buf/O
                         net (fo=919, routed)         0.913    -0.424    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/clk_out1
    SLICE_X48Y311        FDRE                                         r  u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/data_out_reg[5]/C
                         clock pessimism              0.012    -0.411    
    SLICE_X48Y311        FDRE (Hold_fdre_C_D)         0.075    -0.336    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/data_out_reg[5]
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.130    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 3.125 }
Period(ns):         6.250
Sources:            { u_pll/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYE2/C          n/a            2.000         6.250       4.250      IDELAY_X0Y164    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop0[0].idelay_m/C
Min Period        n/a     IDELAYE2/C          n/a            2.000         6.250       4.250      IDELAY_X0Y499    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop0[0].idelay_s/C
Min Period        n/a     BUFG/I              n/a            1.409         6.250       4.842      BUFGCTRL_X0Y0    u_pll/inst/clkout1_buf/I
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.249         6.250       5.001      ILOGIC_X0Y164    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop0[0].iserdes_m/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.249         6.250       5.001      ILOGIC_X0Y499    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop0[0].iserdes_s/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         6.250       5.179      MMCME2_ADV_X0Y4  u_pll/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            0.750         6.250       5.500      SLICE_X49Y301    u_lane_original/gearbox32to66_cmp/buffer194_reg[0]/C
Min Period        n/a     FDCE/C              n/a            0.750         6.250       5.500      SLICE_X48Y302    u_lane_original/gearbox32to66_cmp/buffer194_reg[44]/C
Min Period        n/a     FDCE/C              n/a            0.750         6.250       5.500      SLICE_X45Y306    u_lane_original/gearbox32to66_cmp/buffer194_reg[45]/C
Min Period        n/a     FDCE/C              n/a            0.750         6.250       5.500      SLICE_X48Y302    u_lane_original/gearbox32to66_cmp/buffer194_reg[46]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.250       207.110    MMCME2_ADV_X0Y4  u_pll/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.400         3.125       2.725      SLICE_X45Y306    u_lane_original/gearbox32to66_cmp/buffer194_reg[45]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         3.125       2.725      SLICE_X49Y283    u_lane_original/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg_reg[24][2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         3.125       2.725      SLICE_X50Y283    u_lane_original/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg_reg[24][4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         3.125       2.725      SLICE_X45Y278    u_lane_original/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg_reg[8][2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         3.125       2.725      SLICE_X46Y279    u_lane_original/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg_reg[8][4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         3.125       2.725      SLICE_X47Y279    u_lane_original/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg_reg[9][4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         3.125       2.725      SLICE_X44Y305    u_lane_original/gearbox32to66_cmp/buffer194_reg[51]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         3.125       2.725      SLICE_X44Y305    u_lane_original/gearbox32to66_cmp/buffer194_reg[53]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         3.125       2.725      SLICE_X45Y305    u_lane_original/gearbox32to66_cmp/buffer194_reg[55]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         3.125       2.725      SLICE_X45Y306    u_lane_original/gearbox32to66_cmp/buffer194_reg[67]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         3.125       2.775      SLICE_X49Y301    u_lane_original/gearbox32to66_cmp/buffer194_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         3.125       2.775      SLICE_X49Y301    u_lane_original/gearbox32to66_cmp/buffer194_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         3.125       2.775      SLICE_X49Y295    u_lane_original/gearbox32to66_cmp/buffer194_reg[100]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         3.125       2.775      SLICE_X46Y302    u_lane_original/gearbox32to66_cmp/buffer194_reg[101]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         3.125       2.775      SLICE_X46Y302    u_lane_original/gearbox32to66_cmp/buffer194_reg[101]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         3.125       2.775      SLICE_X48Y296    u_lane_original/gearbox32to66_cmp/buffer194_reg[102]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         3.125       2.775      SLICE_X44Y304    u_lane_original/gearbox32to66_cmp/buffer194_reg[103]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         3.125       2.775      SLICE_X48Y296    u_lane_original/gearbox32to66_cmp/buffer194_reg[104]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         3.125       2.775      SLICE_X44Y302    u_lane_original/gearbox32to66_cmp/buffer194_reg[105]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         3.125       2.775      SLICE_X44Y302    u_lane_original/gearbox32to66_cmp/buffer194_reg[105]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            2  Failing Endpoints,  Worst Slack       -0.876ns,  Total Violation       -1.751ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0_1
Waveform(ns):       { 0.000 0.781 }
Period(ns):         1.563
Sources:            { u_pll/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            2.438         1.563       -0.876     IDELAYCTRL_X0Y3  IDELAYCTRL_inst/REFCLK
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            2.438         1.563       -0.876     IDELAYCTRL_X0Y9  IDELAYCTRL_inst_REPLICATED_0/REFCLK
Min Period  n/a     BUFG/I              n/a            1.409         1.563       0.154      BUFGCTRL_X0Y1    u_pll/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.071         1.563       0.492      MMCME2_ADV_X0Y4  u_pll/inst/mmcm_adv_inst/CLKOUT1
Min Period  n/a     ISERDESE2/CLK       n/a            1.070         1.563       0.493      ILOGIC_X0Y164    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop0[0].iserdes_m/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.070         1.563       0.493      ILOGIC_X0Y164    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop0[0].iserdes_m/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.070         1.563       0.493      ILOGIC_X0Y499    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop0[0].iserdes_s/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.070         1.563       0.493      ILOGIC_X0Y499    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop0[0].iserdes_s/CLKB
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         1.563       3.702      IDELAYCTRL_X0Y3  IDELAYCTRL_inst/REFCLK
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         1.563       3.702      IDELAYCTRL_X0Y9  IDELAYCTRL_inst_REPLICATED_0/REFCLK
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       1.563       211.798    MMCME2_ADV_X0Y4  u_pll/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.842ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 3.125 }
Period(ns):         6.250
Sources:            { u_pll/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         6.250       4.842      BUFGCTRL_X0Y2    u_pll/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         6.250       5.179      MMCME2_ADV_X0Y4  u_pll/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         6.250       5.179      MMCME2_ADV_X0Y4  u_pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       6.250       93.750     MMCME2_ADV_X0Y4  u_pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       6.250       207.110    MMCME2_ADV_X0Y4  u_pll/inst/mmcm_adv_inst/CLKFBOUT



