// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module Filter2d_accel_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        imgInput_data_dout,
        imgInput_data_num_data_valid,
        imgInput_data_fifo_cap,
        imgInput_data_empty_n,
        imgInput_data_read,
        imgOutput_data_din,
        imgOutput_data_num_data_valid,
        imgOutput_data_fifo_cap,
        imgOutput_data_full_n,
        imgOutput_data_write,
        p_filter_kernel_0_0_val1,
        p_filter_kernel_0_1_val2,
        p_filter_kernel_0_2_val3,
        p_filter_kernel_1_0_val4,
        p_filter_kernel_1_1_val5,
        p_filter_kernel_1_2_val6,
        p_filter_kernel_2_0_val7,
        p_filter_kernel_2_1_val8,
        p_filter_kernel_2_2_val9,
        shift,
        rows,
        cols
);

parameter    ap_ST_fsm_state1 = 4'd1;
parameter    ap_ST_fsm_state2 = 4'd2;
parameter    ap_ST_fsm_state3 = 4'd4;
parameter    ap_ST_fsm_state4 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [23:0] imgInput_data_dout;
input  [1:0] imgInput_data_num_data_valid;
input  [1:0] imgInput_data_fifo_cap;
input   imgInput_data_empty_n;
output   imgInput_data_read;
output  [23:0] imgOutput_data_din;
input  [1:0] imgOutput_data_num_data_valid;
input  [1:0] imgOutput_data_fifo_cap;
input   imgOutput_data_full_n;
output   imgOutput_data_write;
input  [15:0] p_filter_kernel_0_0_val1;
input  [15:0] p_filter_kernel_0_1_val2;
input  [15:0] p_filter_kernel_0_2_val3;
input  [15:0] p_filter_kernel_1_0_val4;
input  [15:0] p_filter_kernel_1_1_val5;
input  [15:0] p_filter_kernel_1_2_val6;
input  [15:0] p_filter_kernel_2_0_val7;
input  [15:0] p_filter_kernel_2_1_val8;
input  [15:0] p_filter_kernel_2_2_val9;
input  [7:0] shift;
input  [15:0] rows;
input  [15:0] cols;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg imgInput_data_read;
reg imgOutput_data_write;

(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [16:0] zext_ln695_fu_235_p1;
reg   [16:0] zext_ln695_reg_605;
wire   [16:0] heightloop_fu_239_p2;
reg   [16:0] heightloop_reg_613;
wire   [16:0] widthloop_fu_249_p2;
reg   [16:0] widthloop_reg_618;
wire   [16:0] sub103_fu_259_p2;
reg   [16:0] sub103_reg_623;
wire   [1:0] add_ln707_fu_265_p2;
reg   [1:0] add_ln707_reg_629;
reg   [23:0] src_kernel_win_load_reg_637;
wire    ap_CS_fsm_state2;
wire   [0:0] icmp_ln707_fu_283_p2;
reg   [23:0] src_kernel_win_3_load_reg_642;
reg   [23:0] src_kernel_win_5_load_reg_647;
wire   [1:0] empty_34_fu_303_p1;
reg   [1:0] empty_34_reg_652;
wire   [0:0] cmp245_fu_319_p2;
reg   [0:0] cmp245_reg_659;
reg   [0:0] tmp_reg_664;
wire   [1:0] ref_fu_348_p3;
reg   [1:0] ref_reg_669;
wire   [0:0] cmp1_i18_fu_355_p2;
reg   [0:0] cmp1_i18_reg_676;
wire   [0:0] cmp_i17_1_fu_366_p2;
reg   [0:0] cmp_i17_1_reg_682;
wire   [0:0] slt41_fu_372_p2;
reg   [0:0] slt41_reg_687;
wire   [0:0] cmp220_1_fu_377_p2;
reg   [0:0] cmp220_1_reg_692;
wire   [0:0] empty_35_fu_388_p2;
reg   [0:0] empty_35_reg_697;
reg   [0:0] tmp_5_reg_703;
wire   [0:0] brmerge31_fu_428_p2;
reg   [0:0] brmerge31_reg_708;
wire   [0:0] rev_fu_439_p2;
reg   [0:0] rev_reg_713;
wire    ap_CS_fsm_state3;
wire   [1:0] locy_fu_457_p2;
reg   [1:0] locy_reg_718;
wire   [1:0] locy_1_fu_486_p2;
reg   [1:0] locy_1_reg_723;
wire   [1:0] locy_2_fu_504_p2;
reg   [1:0] locy_2_reg_728;
wire    grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start;
wire    grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_done;
wire    grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_idle;
wire    grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_ready;
wire    grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_imgInput_data_read;
wire   [23:0] grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_imgOutput_data_din;
wire    grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_imgOutput_data_write;
wire   [23:0] grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_11_out;
wire    grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_11_out_ap_vld;
wire   [23:0] grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_10_out_o;
wire    grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_10_out_o_ap_vld;
wire   [23:0] grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_9_out;
wire    grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_9_out_ap_vld;
wire   [23:0] grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_8_out_o;
wire    grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_8_out_o_ap_vld;
wire   [23:0] grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_7_out_o;
wire    grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_7_out_o_ap_vld;
wire   [23:0] grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_6_out;
wire    grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_6_out_ap_vld;
reg    grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg;
wire    ap_CS_fsm_state4;
reg   [23:0] src_kernel_win_5_fu_120;
reg   [23:0] src_kernel_win_4_fu_116;
reg   [23:0] src_kernel_win_3_fu_112;
reg   [23:0] src_kernel_win_2_fu_108;
reg   [23:0] src_kernel_win_1_fu_104;
reg   [23:0] src_kernel_win_fu_100;
reg   [15:0] i_fu_96;
wire   [15:0] i_4_fu_288_p2;
wire   [16:0] zext_ln696_fu_245_p1;
wire   [1:0] empty_fu_255_p1;
wire   [16:0] zext_ln707_fu_279_p1;
wire  signed [15:0] ImagLocy_fu_307_p2;
wire  signed [16:0] ImagLocy_cast_fu_325_p1;
wire   [0:0] slt_fu_337_p2;
wire   [0:0] rev40_fu_342_p2;
wire   [16:0] y_2_fu_382_p2;
wire   [16:0] y_1_fu_360_p2;
wire   [14:0] tmp_6_fu_401_p4;
wire   [0:0] notrhs_fu_417_p2;
wire   [0:0] icmp_fu_411_p2;
wire   [0:0] cmp98_fu_313_p2;
wire   [0:0] brmerge_not_fu_422_p2;
wire   [0:0] or_cond26_fu_445_p2;
wire   [1:0] t_fu_450_p3;
wire   [0:0] rev42_fu_468_p2;
wire   [0:0] or_cond27_fu_473_p2;
wire   [1:0] y_1_cast_fu_463_p2;
wire   [1:0] t_1_fu_478_p3;
wire   [1:0] y_2_cast_fu_492_p2;
wire   [1:0] t_2_fu_497_p3;
reg   [3:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 4'd1;
#0 grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg = 1'b0;
end

Filter2d_accel_xFFilter2Dkernel_Pipeline_COL_LOOP grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start),
    .ap_done(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_done),
    .ap_idle(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_idle),
    .ap_ready(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_ready),
    .imgInput_data_dout(imgInput_data_dout),
    .imgInput_data_num_data_valid(2'd0),
    .imgInput_data_fifo_cap(2'd0),
    .imgInput_data_empty_n(imgInput_data_empty_n),
    .imgInput_data_read(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_imgInput_data_read),
    .imgOutput_data_din(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_imgOutput_data_din),
    .imgOutput_data_num_data_valid(2'd0),
    .imgOutput_data_fifo_cap(2'd0),
    .imgOutput_data_full_n(imgOutput_data_full_n),
    .imgOutput_data_write(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_imgOutput_data_write),
    .src_kernel_win_5(src_kernel_win_5_load_reg_647),
    .src_kernel_win_3(src_kernel_win_3_load_reg_642),
    .src_kernel_win(src_kernel_win_load_reg_637),
    .widthloop(widthloop_reg_618),
    .cmp245(cmp245_reg_659),
    .zext_ln696(cols),
    .brmerge31(brmerge31_reg_708),
    .cmp200(rev_reg_713),
    .locy(locy_reg_718),
    .cmp1_i18(cmp1_i18_reg_676),
    .cmp220_1(cmp220_1_reg_692),
    .cmp226_1(tmp_5_reg_703),
    .locy_1(locy_1_reg_723),
    .empty(empty_35_reg_697),
    .locy_2(locy_2_reg_728),
    .p_filter_kernel_0_0_val1(p_filter_kernel_0_0_val1),
    .p_filter_kernel_0_1_val2(p_filter_kernel_0_1_val2),
    .p_filter_kernel_0_2_val3(p_filter_kernel_0_2_val3),
    .p_filter_kernel_1_0_val4(p_filter_kernel_1_0_val4),
    .p_filter_kernel_1_1_val5(p_filter_kernel_1_1_val5),
    .p_filter_kernel_1_2_val6(p_filter_kernel_1_2_val6),
    .p_filter_kernel_2_0_val7(p_filter_kernel_2_0_val7),
    .p_filter_kernel_2_1_val8(p_filter_kernel_2_1_val8),
    .p_filter_kernel_2_2_val9(p_filter_kernel_2_2_val9),
    .shift(shift),
    .src_kernel_win_11_out(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_11_out),
    .src_kernel_win_11_out_ap_vld(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_11_out_ap_vld),
    .src_kernel_win_10_out_i(src_kernel_win_4_fu_116),
    .src_kernel_win_10_out_o(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_10_out_o),
    .src_kernel_win_10_out_o_ap_vld(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_10_out_o_ap_vld),
    .src_kernel_win_9_out(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_9_out),
    .src_kernel_win_9_out_ap_vld(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_9_out_ap_vld),
    .src_kernel_win_8_out_i(src_kernel_win_2_fu_108),
    .src_kernel_win_8_out_o(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_8_out_o),
    .src_kernel_win_8_out_o_ap_vld(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_8_out_o_ap_vld),
    .src_kernel_win_7_out_i(src_kernel_win_1_fu_104),
    .src_kernel_win_7_out_o(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_7_out_o),
    .src_kernel_win_7_out_o_ap_vld(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_7_out_o_ap_vld),
    .src_kernel_win_6_out(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_6_out),
    .src_kernel_win_6_out_ap_vld(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_6_out_ap_vld)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg <= 1'b1;
        end else if ((grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_ready == 1'b1)) begin
            grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        i_fu_96 <= 16'd0;
    end else if (((icmp_ln707_fu_283_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        i_fu_96 <= i_4_fu_288_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        add_ln707_reg_629 <= add_ln707_fu_265_p2;
        heightloop_reg_613 <= heightloop_fu_239_p2;
        sub103_reg_623 <= sub103_fu_259_p2;
        widthloop_reg_618 <= widthloop_fu_249_p2;
        zext_ln695_reg_605[15 : 0] <= zext_ln695_fu_235_p1[15 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln707_fu_283_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        brmerge31_reg_708 <= brmerge31_fu_428_p2;
        cmp1_i18_reg_676 <= cmp1_i18_fu_355_p2;
        cmp220_1_reg_692 <= cmp220_1_fu_377_p2;
        cmp245_reg_659 <= cmp245_fu_319_p2;
        cmp_i17_1_reg_682 <= cmp_i17_1_fu_366_p2;
        empty_34_reg_652 <= empty_34_fu_303_p1;
        empty_35_reg_697 <= empty_35_fu_388_p2;
        ref_reg_669 <= ref_fu_348_p3;
        slt41_reg_687 <= slt41_fu_372_p2;
        src_kernel_win_3_load_reg_642 <= src_kernel_win_3_fu_112;
        src_kernel_win_5_load_reg_647 <= src_kernel_win_5_fu_120;
        src_kernel_win_load_reg_637 <= src_kernel_win_fu_100;
        tmp_5_reg_703 <= y_1_fu_360_p2[32'd16];
        tmp_reg_664 <= ImagLocy_fu_307_p2[32'd15];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        locy_1_reg_723 <= locy_1_fu_486_p2;
        locy_2_reg_728 <= locy_2_fu_504_p2;
        locy_reg_718 <= locy_fu_457_p2;
        rev_reg_713 <= rev_fu_439_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_7_out_o_ap_vld == 1'b1))) begin
        src_kernel_win_1_fu_104 <= grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_7_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_8_out_o_ap_vld == 1'b1))) begin
        src_kernel_win_2_fu_108 <= grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_8_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_9_out_ap_vld == 1'b1))) begin
        src_kernel_win_3_fu_112 <= grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_9_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_10_out_o_ap_vld == 1'b1))) begin
        src_kernel_win_4_fu_116 <= grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_10_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_11_out_ap_vld == 1'b1))) begin
        src_kernel_win_5_fu_120 <= grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_11_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_6_out_ap_vld == 1'b1))) begin
        src_kernel_win_fu_100 <= grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_6_out;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_done == 1'b0)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln707_fu_283_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln707_fu_283_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        imgInput_data_read = grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_imgInput_data_read;
    end else begin
        imgInput_data_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        imgOutput_data_write = grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_imgOutput_data_write;
    end else begin
        imgOutput_data_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln707_fu_283_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & (grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ImagLocy_cast_fu_325_p1 = ImagLocy_fu_307_p2;

assign ImagLocy_fu_307_p2 = ($signed(i_fu_96) + $signed(16'd65532));

assign add_ln707_fu_265_p2 = ($signed(empty_fu_255_p1) + $signed(2'd3));

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign brmerge31_fu_428_p2 = (cmp98_fu_313_p2 | brmerge_not_fu_422_p2);

assign brmerge_not_fu_422_p2 = (notrhs_fu_417_p2 & icmp_fu_411_p2);

assign cmp1_i18_fu_355_p2 = (($signed(ImagLocy_cast_fu_325_p1) < $signed(zext_ln695_reg_605)) ? 1'b1 : 1'b0);

assign cmp220_1_fu_377_p2 = (($signed(ImagLocy_cast_fu_325_p1) > $signed(zext_ln695_reg_605)) ? 1'b1 : 1'b0);

assign cmp245_fu_319_p2 = ((i_fu_96 > 16'd4) ? 1'b1 : 1'b0);

assign cmp98_fu_313_p2 = (($signed(ImagLocy_fu_307_p2) < $signed(16'd65535)) ? 1'b1 : 1'b0);

assign cmp_i17_1_fu_366_p2 = (($signed(ImagLocy_fu_307_p2) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign empty_34_fu_303_p1 = i_fu_96[1:0];

assign empty_35_fu_388_p2 = ((y_2_fu_382_p2 < zext_ln695_reg_605) ? 1'b1 : 1'b0);

assign empty_fu_255_p1 = rows[1:0];

assign grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start = grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg;

assign heightloop_fu_239_p2 = (zext_ln695_fu_235_p1 + 17'd5);

assign i_4_fu_288_p2 = (i_fu_96 + 16'd1);

assign icmp_fu_411_p2 = (($signed(tmp_6_fu_401_p4) > $signed(15'd0)) ? 1'b1 : 1'b0);

assign icmp_ln707_fu_283_p2 = ((heightloop_reg_613 > zext_ln707_fu_279_p1) ? 1'b1 : 1'b0);

assign imgOutput_data_din = grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_imgOutput_data_din;

assign locy_1_fu_486_p2 = (ref_reg_669 - t_1_fu_478_p3);

assign locy_2_fu_504_p2 = (ref_reg_669 - t_2_fu_497_p3);

assign locy_fu_457_p2 = (ref_reg_669 - t_fu_450_p3);

assign notrhs_fu_417_p2 = (($signed(sub103_reg_623) > $signed(ImagLocy_cast_fu_325_p1)) ? 1'b1 : 1'b0);

assign or_cond26_fu_445_p2 = (rev_fu_439_p2 & cmp1_i18_reg_676);

assign or_cond27_fu_473_p2 = (rev42_fu_468_p2 & cmp_i17_1_reg_682);

assign ref_fu_348_p3 = ((rev40_fu_342_p2[0:0] == 1'b1) ? add_ln707_reg_629 : 2'd2);

assign rev40_fu_342_p2 = (slt_fu_337_p2 ^ 1'd1);

assign rev42_fu_468_p2 = (slt41_reg_687 ^ 1'd1);

assign rev_fu_439_p2 = (tmp_reg_664 ^ 1'd1);

assign slt41_fu_372_p2 = (($signed(zext_ln695_reg_605) < $signed(ImagLocy_cast_fu_325_p1)) ? 1'b1 : 1'b0);

assign slt_fu_337_p2 = (($signed(ImagLocy_cast_fu_325_p1) < $signed(sub103_reg_623)) ? 1'b1 : 1'b0);

assign sub103_fu_259_p2 = ($signed(zext_ln695_fu_235_p1) + $signed(17'd131071));

assign t_1_fu_478_p3 = ((or_cond27_fu_473_p2[0:0] == 1'b1) ? y_1_cast_fu_463_p2 : 2'd3);

assign t_2_fu_497_p3 = ((empty_35_reg_697[0:0] == 1'b1) ? y_2_cast_fu_492_p2 : 2'd3);

assign t_fu_450_p3 = ((or_cond26_fu_445_p2[0:0] == 1'b1) ? empty_34_reg_652 : 2'd3);

assign tmp_6_fu_401_p4 = {{ImagLocy_fu_307_p2[15:1]}};

assign widthloop_fu_249_p2 = (zext_ln696_fu_245_p1 + 17'd2);

assign y_1_cast_fu_463_p2 = ($signed(empty_34_reg_652) + $signed(2'd3));

assign y_1_fu_360_p2 = ($signed(ImagLocy_cast_fu_325_p1) + $signed(17'd131071));

assign y_2_cast_fu_492_p2 = (empty_34_reg_652 ^ 2'd2);

assign y_2_fu_382_p2 = ($signed(ImagLocy_cast_fu_325_p1) + $signed(17'd131070));

assign zext_ln695_fu_235_p1 = rows;

assign zext_ln696_fu_245_p1 = cols;

assign zext_ln707_fu_279_p1 = i_fu_96;

always @ (posedge ap_clk) begin
    zext_ln695_reg_605[16] <= 1'b0;
end

endmodule //Filter2d_accel_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s
