{
  "Top": "pfb_multichannel_decimator",
  "RtlTop": "pfb_multichannel_decimator",
  "RtlPrefix": "",
  "RtlSubPrefix": "pfb_multichannel_decimator_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z045",
    "Package": "-ffg900",
    "Speed": "-2",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "din_data_i0": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<ap_fixed<16, 1, AP_TRN, AP_WRAP, 0>, 0>&",
      "srcSize": "16",
      "hwRefs": [{
          "type": "interface",
          "interface": "din_data_i0",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "din_data_q0": {
      "index": "1",
      "direction": "in",
      "srcType": "stream<ap_fixed<16, 1, AP_TRN, AP_WRAP, 0>, 0>&",
      "srcSize": "16",
      "hwRefs": [{
          "type": "interface",
          "interface": "din_data_q0",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "din_data_i1": {
      "index": "2",
      "direction": "in",
      "srcType": "stream<ap_fixed<16, 1, AP_TRN, AP_WRAP, 0>, 0>&",
      "srcSize": "16",
      "hwRefs": [{
          "type": "interface",
          "interface": "din_data_i1",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "din_data_q1": {
      "index": "3",
      "direction": "in",
      "srcType": "stream<ap_fixed<16, 1, AP_TRN, AP_WRAP, 0>, 0>&",
      "srcSize": "16",
      "hwRefs": [{
          "type": "interface",
          "interface": "din_data_q1",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "din_data_i2": {
      "index": "4",
      "direction": "in",
      "srcType": "stream<ap_fixed<16, 1, AP_TRN, AP_WRAP, 0>, 0>&",
      "srcSize": "16",
      "hwRefs": [{
          "type": "interface",
          "interface": "din_data_i2",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "din_data_q2": {
      "index": "5",
      "direction": "in",
      "srcType": "stream<ap_fixed<16, 1, AP_TRN, AP_WRAP, 0>, 0>&",
      "srcSize": "16",
      "hwRefs": [{
          "type": "interface",
          "interface": "din_data_q2",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "din_data_i3": {
      "index": "6",
      "direction": "in",
      "srcType": "stream<ap_fixed<16, 1, AP_TRN, AP_WRAP, 0>, 0>&",
      "srcSize": "16",
      "hwRefs": [{
          "type": "interface",
          "interface": "din_data_i3",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "din_data_q3": {
      "index": "7",
      "direction": "in",
      "srcType": "stream<ap_fixed<16, 1, AP_TRN, AP_WRAP, 0>, 0>&",
      "srcSize": "16",
      "hwRefs": [{
          "type": "interface",
          "interface": "din_data_q3",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "dout_data_0": {
      "index": "8",
      "direction": "out",
      "srcType": "stream<ap_fixed<32, 1, AP_TRN, AP_WRAP, 0>, 0>&",
      "srcSize": "32",
      "hwRefs": [{
          "type": "interface",
          "interface": "dout_data_0",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "dout_data_1": {
      "index": "9",
      "direction": "out",
      "srcType": "stream<ap_fixed<32, 1, AP_TRN, AP_WRAP, 0>, 0>&",
      "srcSize": "32",
      "hwRefs": [{
          "type": "interface",
          "interface": "dout_data_1",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "dout_data_2": {
      "index": "10",
      "direction": "out",
      "srcType": "stream<ap_fixed<32, 1, AP_TRN, AP_WRAP, 0>, 0>&",
      "srcSize": "32",
      "hwRefs": [{
          "type": "interface",
          "interface": "dout_data_2",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "dout_data_3": {
      "index": "11",
      "direction": "out",
      "srcType": "stream<ap_fixed<32, 1, AP_TRN, AP_WRAP, 0>, 0>&",
      "srcSize": "32",
      "hwRefs": [{
          "type": "interface",
          "interface": "dout_data_3",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "coeff": {
      "index": "12",
      "direction": "in",
      "srcType": "ap_fixed<16, 1, AP_TRN, AP_WRAP, 0> const *",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control_r",
          "name": "coeff_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control_r",
          "name": "coeff_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_csim -ldflags=-B\/usr\/lib\/x86_64-linux-gnu\/",
      "config_export -flow=none",
      "config_export -format=ip_catalog"
    ],
    "DirectiveTcl": ["set_directive_top pfb_multichannel_decimator -name pfb_multichannel_decimator"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "pfb_multichannel_decimator"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "1035 ~ 5205",
    "Latency": "1106"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "pfb_multichannel_decimator",
    "Version": "1.0",
    "DisplayName": "Pfb_multichannel_decimator",
    "Revision": "2114427492",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_pfb_multichannel_decimator_1_0.zip"
  },
  "Files": {
    "CSource": ["\/home\/brett\/Documents\/FX_Correlator\/pfb\/hls_pfb\/pfb.cpp"],
    "Vhdl": [
      "impl\/vhdl\/pfb_multichannel_decimator_compute_pfb.vhd",
      "impl\/vhdl\/pfb_multichannel_decimator_compute_pfb_compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_Hfu.vhd",
      "impl\/vhdl\/pfb_multichannel_decimator_compute_pfb_Pipeline_compute_loop.vhd",
      "impl\/vhdl\/pfb_multichannel_decimator_compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3bkb.vhd",
      "impl\/vhdl\/pfb_multichannel_decimator_compute_pfb_Pipeline_load_coeffs.vhd",
      "impl\/vhdl\/pfb_multichannel_decimator_control_r_s_axi.vhd",
      "impl\/vhdl\/pfb_multichannel_decimator_control_s_axi.vhd",
      "impl\/vhdl\/pfb_multichannel_decimator_fifo_w128_d16_A.vhd",
      "impl\/vhdl\/pfb_multichannel_decimator_gmem_m_axi.vhd",
      "impl\/vhdl\/pfb_multichannel_decimator_mac_muladd_16s_16s_31s_31_4_1.vhd",
      "impl\/vhdl\/pfb_multichannel_decimator_mul_11ns_13ns_23_1_1.vhd",
      "impl\/vhdl\/pfb_multichannel_decimator_mul_12ns_14ns_25_1_1.vhd",
      "impl\/vhdl\/pfb_multichannel_decimator_mul_16s_16s_31_1_1.vhd",
      "impl\/vhdl\/pfb_multichannel_decimator_read_inputs.vhd",
      "impl\/vhdl\/pfb_multichannel_decimator_regslice_both.vhd",
      "impl\/vhdl\/pfb_multichannel_decimator_sparsemux_9_2_16_1_1.vhd",
      "impl\/vhdl\/pfb_multichannel_decimator_sparsemux_11_3_16_1_1.vhd",
      "impl\/vhdl\/pfb_multichannel_decimator_start_for_write_outputs_U0.vhd",
      "impl\/vhdl\/pfb_multichannel_decimator_write_outputs.vhd",
      "impl\/vhdl\/pfb_multichannel_decimator.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/pfb_multichannel_decimator_compute_pfb.v",
      "impl\/verilog\/pfb_multichannel_decimator_compute_pfb_compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_Hfu.dat",
      "impl\/verilog\/pfb_multichannel_decimator_compute_pfb_compute_pfb_stream_stream_ap_fixed_16_1_5_3_0_const_local_coeffs_Hfu.v",
      "impl\/verilog\/pfb_multichannel_decimator_compute_pfb_Pipeline_compute_loop.v",
      "impl\/verilog\/pfb_multichannel_decimator_compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3bkb.dat",
      "impl\/verilog\/pfb_multichannel_decimator_compute_pfb_Pipeline_compute_loop_compute_pfb_stream_stream_ap_fixed_16_1_5_3bkb.v",
      "impl\/verilog\/pfb_multichannel_decimator_compute_pfb_Pipeline_load_coeffs.v",
      "impl\/verilog\/pfb_multichannel_decimator_control_r_s_axi.v",
      "impl\/verilog\/pfb_multichannel_decimator_control_s_axi.v",
      "impl\/verilog\/pfb_multichannel_decimator_fifo_w128_d16_A.v",
      "impl\/verilog\/pfb_multichannel_decimator_gmem_m_axi.v",
      "impl\/verilog\/pfb_multichannel_decimator_hls_deadlock_detection_unit.v",
      "impl\/verilog\/pfb_multichannel_decimator_hls_deadlock_detector.vh",
      "impl\/verilog\/pfb_multichannel_decimator_hls_deadlock_idx0_monitor.v",
      "impl\/verilog\/pfb_multichannel_decimator_hls_deadlock_idx1_monitor.v",
      "impl\/verilog\/pfb_multichannel_decimator_hls_deadlock_idx2_monitor.v",
      "impl\/verilog\/pfb_multichannel_decimator_hls_deadlock_kernel_monitor_top.vh",
      "impl\/verilog\/pfb_multichannel_decimator_hls_deadlock_report_unit.vh",
      "impl\/verilog\/pfb_multichannel_decimator_mac_muladd_16s_16s_31s_31_4_1.v",
      "impl\/verilog\/pfb_multichannel_decimator_mul_11ns_13ns_23_1_1.v",
      "impl\/verilog\/pfb_multichannel_decimator_mul_12ns_14ns_25_1_1.v",
      "impl\/verilog\/pfb_multichannel_decimator_mul_16s_16s_31_1_1.v",
      "impl\/verilog\/pfb_multichannel_decimator_read_inputs.v",
      "impl\/verilog\/pfb_multichannel_decimator_regslice_both.v",
      "impl\/verilog\/pfb_multichannel_decimator_sparsemux_9_2_16_1_1.v",
      "impl\/verilog\/pfb_multichannel_decimator_sparsemux_11_3_16_1_1.v",
      "impl\/verilog\/pfb_multichannel_decimator_start_for_write_outputs_U0.v",
      "impl\/verilog\/pfb_multichannel_decimator_write_outputs.v",
      "impl\/verilog\/pfb_multichannel_decimator.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/pfb_multichannel_decimator_v1_0\/data\/pfb_multichannel_decimator.mdd",
      "impl\/misc\/drivers\/pfb_multichannel_decimator_v1_0\/data\/pfb_multichannel_decimator.tcl",
      "impl\/misc\/drivers\/pfb_multichannel_decimator_v1_0\/data\/pfb_multichannel_decimator.yaml",
      "impl\/misc\/drivers\/pfb_multichannel_decimator_v1_0\/src\/CMakeLists.txt",
      "impl\/misc\/drivers\/pfb_multichannel_decimator_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/pfb_multichannel_decimator_v1_0\/src\/xpfb_multichannel_decimator.c",
      "impl\/misc\/drivers\/pfb_multichannel_decimator_v1_0\/src\/xpfb_multichannel_decimator.h",
      "impl\/misc\/drivers\/pfb_multichannel_decimator_v1_0\/src\/xpfb_multichannel_decimator_hw.h",
      "impl\/misc\/drivers\/pfb_multichannel_decimator_v1_0\/src\/xpfb_multichannel_decimator_linux.c",
      "impl\/misc\/drivers\/pfb_multichannel_decimator_v1_0\/src\/xpfb_multichannel_decimator_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/pfb_multichannel_decimator.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "4",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ]
    },
    "s_axi_control_r": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "5",
      "portPrefix": "s_axi_control_r_",
      "paramPrefix": "C_S_AXI_CONTROL_R_",
      "offsetMasterName": "m_axi_gmem",
      "ports": [
        "s_axi_control_r_ARADDR",
        "s_axi_control_r_ARREADY",
        "s_axi_control_r_ARVALID",
        "s_axi_control_r_AWADDR",
        "s_axi_control_r_AWREADY",
        "s_axi_control_r_AWVALID",
        "s_axi_control_r_BREADY",
        "s_axi_control_r_BRESP",
        "s_axi_control_r_BVALID",
        "s_axi_control_r_RDATA",
        "s_axi_control_r_RREADY",
        "s_axi_control_r_RRESP",
        "s_axi_control_r_RVALID",
        "s_axi_control_r_WDATA",
        "s_axi_control_r_WREADY",
        "s_axi_control_r_WSTRB",
        "s_axi_control_r_WVALID"
      ],
      "registers": [
        {
          "offset": "0x10",
          "name": "coeff_1",
          "access": "W",
          "description": "Data signal of coeff",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "coeff",
              "access": "W",
              "description": "Bit 31 to 0 of coeff"
            }]
        },
        {
          "offset": "0x14",
          "name": "coeff_2",
          "access": "W",
          "description": "Data signal of coeff",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "coeff",
              "access": "W",
              "description": "Bit 63 to 32 of coeff"
            }]
        }
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "coeff"
        }]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:s_axi_control_r:m_axi_gmem:din_data_i0:din_data_q0:din_data_i1:din_data_q1:din_data_i2:din_data_q2:din_data_i3:din_data_q3:dout_data_0:dout_data_1:dout_data_2:dout_data_3",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "m_axi_gmem": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem_",
      "paramPrefix": "C_M_AXI_GMEM_",
      "offsetSlaveName": "s_axi_control_r",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem_ARADDR",
        "m_axi_gmem_ARBURST",
        "m_axi_gmem_ARCACHE",
        "m_axi_gmem_ARID",
        "m_axi_gmem_ARLEN",
        "m_axi_gmem_ARLOCK",
        "m_axi_gmem_ARPROT",
        "m_axi_gmem_ARQOS",
        "m_axi_gmem_ARREADY",
        "m_axi_gmem_ARREGION",
        "m_axi_gmem_ARSIZE",
        "m_axi_gmem_ARUSER",
        "m_axi_gmem_ARVALID",
        "m_axi_gmem_AWADDR",
        "m_axi_gmem_AWBURST",
        "m_axi_gmem_AWCACHE",
        "m_axi_gmem_AWID",
        "m_axi_gmem_AWLEN",
        "m_axi_gmem_AWLOCK",
        "m_axi_gmem_AWPROT",
        "m_axi_gmem_AWQOS",
        "m_axi_gmem_AWREADY",
        "m_axi_gmem_AWREGION",
        "m_axi_gmem_AWSIZE",
        "m_axi_gmem_AWUSER",
        "m_axi_gmem_AWVALID",
        "m_axi_gmem_BID",
        "m_axi_gmem_BREADY",
        "m_axi_gmem_BRESP",
        "m_axi_gmem_BUSER",
        "m_axi_gmem_BVALID",
        "m_axi_gmem_RDATA",
        "m_axi_gmem_RID",
        "m_axi_gmem_RLAST",
        "m_axi_gmem_RREADY",
        "m_axi_gmem_RRESP",
        "m_axi_gmem_RUSER",
        "m_axi_gmem_RVALID",
        "m_axi_gmem_WDATA",
        "m_axi_gmem_WID",
        "m_axi_gmem_WLAST",
        "m_axi_gmem_WREADY",
        "m_axi_gmem_WSTRB",
        "m_axi_gmem_WUSER",
        "m_axi_gmem_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "64",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "coeff"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "16",
          "final_bitwidth": "16",
          "argName": "coeff"
        }
      ]
    },
    "din_data_i0": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "16",
      "portPrefix": "din_data_i0_",
      "ports": [
        "din_data_i0_TDATA",
        "din_data_i0_TREADY",
        "din_data_i0_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "din_data_i0"
        }]
    },
    "din_data_q0": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "16",
      "portPrefix": "din_data_q0_",
      "ports": [
        "din_data_q0_TDATA",
        "din_data_q0_TREADY",
        "din_data_q0_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "din_data_q0"
        }]
    },
    "din_data_i1": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "16",
      "portPrefix": "din_data_i1_",
      "ports": [
        "din_data_i1_TDATA",
        "din_data_i1_TREADY",
        "din_data_i1_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "din_data_i1"
        }]
    },
    "din_data_q1": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "16",
      "portPrefix": "din_data_q1_",
      "ports": [
        "din_data_q1_TDATA",
        "din_data_q1_TREADY",
        "din_data_q1_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "din_data_q1"
        }]
    },
    "din_data_i2": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "16",
      "portPrefix": "din_data_i2_",
      "ports": [
        "din_data_i2_TDATA",
        "din_data_i2_TREADY",
        "din_data_i2_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "din_data_i2"
        }]
    },
    "din_data_q2": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "16",
      "portPrefix": "din_data_q2_",
      "ports": [
        "din_data_q2_TDATA",
        "din_data_q2_TREADY",
        "din_data_q2_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "din_data_q2"
        }]
    },
    "din_data_i3": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "16",
      "portPrefix": "din_data_i3_",
      "ports": [
        "din_data_i3_TDATA",
        "din_data_i3_TREADY",
        "din_data_i3_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "din_data_i3"
        }]
    },
    "din_data_q3": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "16",
      "portPrefix": "din_data_q3_",
      "ports": [
        "din_data_q3_TDATA",
        "din_data_q3_TREADY",
        "din_data_q3_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "din_data_q3"
        }]
    },
    "dout_data_0": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "32",
      "portPrefix": "dout_data_0_",
      "ports": [
        "dout_data_0_TDATA",
        "dout_data_0_TREADY",
        "dout_data_0_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "dout_data_0"
        }]
    },
    "dout_data_1": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "32",
      "portPrefix": "dout_data_1_",
      "ports": [
        "dout_data_1_TDATA",
        "dout_data_1_TREADY",
        "dout_data_1_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "dout_data_1"
        }]
    },
    "dout_data_2": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "32",
      "portPrefix": "dout_data_2_",
      "ports": [
        "dout_data_2_TDATA",
        "dout_data_2_TREADY",
        "dout_data_2_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "dout_data_2"
        }]
    },
    "dout_data_3": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "32",
      "portPrefix": "dout_data_3_",
      "ports": [
        "dout_data_3_TDATA",
        "dout_data_3_TREADY",
        "dout_data_3_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "dout_data_3"
        }]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_r_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_r_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_r_AWADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_control_r_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_r_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_r_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_r_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_r_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_r_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_r_ARADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_control_r_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_r_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_r_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_r_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_r_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_r_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_r_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "din_data_i0_TDATA": {
      "dir": "in",
      "width": "16"
    },
    "din_data_i0_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "din_data_i0_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "din_data_q0_TDATA": {
      "dir": "in",
      "width": "16"
    },
    "din_data_q0_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "din_data_q0_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "din_data_i1_TDATA": {
      "dir": "in",
      "width": "16"
    },
    "din_data_i1_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "din_data_i1_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "din_data_q1_TDATA": {
      "dir": "in",
      "width": "16"
    },
    "din_data_q1_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "din_data_q1_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "din_data_i2_TDATA": {
      "dir": "in",
      "width": "16"
    },
    "din_data_i2_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "din_data_i2_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "din_data_q2_TDATA": {
      "dir": "in",
      "width": "16"
    },
    "din_data_q2_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "din_data_q2_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "din_data_i3_TDATA": {
      "dir": "in",
      "width": "16"
    },
    "din_data_i3_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "din_data_i3_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "din_data_q3_TDATA": {
      "dir": "in",
      "width": "16"
    },
    "din_data_q3_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "din_data_q3_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "dout_data_0_TDATA": {
      "dir": "out",
      "width": "32"
    },
    "dout_data_0_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "dout_data_0_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "dout_data_1_TDATA": {
      "dir": "out",
      "width": "32"
    },
    "dout_data_1_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "dout_data_1_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "dout_data_2_TDATA": {
      "dir": "out",
      "width": "32"
    },
    "dout_data_2_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "dout_data_2_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "dout_data_3_TDATA": {
      "dir": "out",
      "width": "32"
    },
    "dout_data_3_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "dout_data_3_TREADY": {
      "dir": "in",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "pfb_multichannel_decimator",
      "Instances": [
        {
          "ModuleName": "read_inputs",
          "InstanceName": "read_inputs_U0"
        },
        {
          "ModuleName": "compute_pfb",
          "InstanceName": "compute_pfb_U0",
          "Instances": [
            {
              "ModuleName": "compute_pfb_Pipeline_load_coeffs",
              "InstanceName": "grp_compute_pfb_Pipeline_load_coeffs_fu_151"
            },
            {
              "ModuleName": "compute_pfb_Pipeline_compute_loop",
              "InstanceName": "grp_compute_pfb_Pipeline_compute_loop_fu_168"
            }
          ]
        },
        {
          "ModuleName": "write_outputs",
          "InstanceName": "write_outputs_U0"
        }
      ]
    },
    "Info": {
      "read_inputs": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "compute_pfb_Pipeline_load_coeffs": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "compute_pfb_Pipeline_compute_loop": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "compute_pfb": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "write_outputs": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "pfb_multichannel_decimator": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "read_inputs": {
        "Latency": {
          "LatencyBest": "1026",
          "LatencyAvg": "1026",
          "LatencyWorst": "1026",
          "PipelineII": "1026",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.333"
        },
        "Loops": [{
            "Name": "read_loop",
            "TripCount": "1024",
            "Latency": "1024",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "145",
          "AVAIL_FF": "437200",
          "UTIL_FF": "~0",
          "LUT": "159",
          "AVAIL_LUT": "218600",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1090",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "900",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "compute_pfb_Pipeline_load_coeffs": {
        "Latency": {
          "LatencyBest": "4099",
          "LatencyAvg": "4099",
          "LatencyWorst": "4099",
          "PipelineII": "4099",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "load_coeffs",
            "TripCount": "4096",
            "Latency": "4097",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "80",
          "AVAIL_FF": "437200",
          "UTIL_FF": "~0",
          "LUT": "168",
          "AVAIL_LUT": "218600",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1090",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "900",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "compute_pfb_Pipeline_compute_loop": {
        "Latency": {
          "LatencyBest": "1031",
          "LatencyAvg": "1031",
          "LatencyWorst": "1031",
          "PipelineII": "1031",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.400"
        },
        "Loops": [{
            "Name": "compute_loop",
            "TripCount": "1024",
            "Latency": "1029",
            "PipelineII": "1",
            "PipelineDepth": "7"
          }],
        "Area": {
          "BRAM_18K": "32",
          "AVAIL_BRAM": "1090",
          "UTIL_BRAM": "2",
          "DSP": "35",
          "AVAIL_DSP": "900",
          "UTIL_DSP": "3",
          "FF": "1219",
          "AVAIL_FF": "437200",
          "UTIL_FF": "~0",
          "LUT": "1266",
          "AVAIL_LUT": "218600",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "compute_pfb": {
        "Latency": {
          "LatencyBest": "1034",
          "LatencyAvg": "3119",
          "LatencyWorst": "5204",
          "PipelineIIMin": "1034",
          "PipelineIIMax": "5204",
          "PipelineII": "1034 ~ 5204",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Area": {
          "BRAM_18K": "37",
          "AVAIL_BRAM": "1090",
          "UTIL_BRAM": "3",
          "DSP": "35",
          "AVAIL_DSP": "900",
          "UTIL_DSP": "3",
          "FF": "1447",
          "AVAIL_FF": "437200",
          "UTIL_FF": "~0",
          "LUT": "2185",
          "AVAIL_LUT": "218600",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "write_outputs": {
        "Latency": {
          "LatencyBest": "1027",
          "LatencyAvg": "1027",
          "LatencyWorst": "1027",
          "PipelineII": "1027",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "4.333"
        },
        "Loops": [{
            "Name": "write_loop",
            "TripCount": "1024",
            "Latency": "1025",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "18",
          "AVAIL_FF": "437200",
          "UTIL_FF": "~0",
          "LUT": "132",
          "AVAIL_LUT": "218600",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1090",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "900",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "pfb_multichannel_decimator": {
        "Latency": {
          "LatencyBest": "1106",
          "LatencyAvg": "3119",
          "LatencyWorst": "5204",
          "PipelineIIMin": "1035",
          "PipelineIIMax": "5205",
          "PipelineII": "1035 ~ 5205",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Area": {
          "BRAM_18K": "55",
          "AVAIL_BRAM": "1090",
          "UTIL_BRAM": "5",
          "DSP": "35",
          "AVAIL_DSP": "900",
          "UTIL_DSP": "3",
          "FF": "2919",
          "AVAIL_FF": "437200",
          "UTIL_FF": "~0",
          "LUT": "3695",
          "AVAIL_LUT": "218600",
          "UTIL_LUT": "1",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2026-01-08 20:12:44 PST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2023.2"
  }
}
