/out/
/*.vhd
/*.v
/*.log
/simWorkspace/
/tmp/

/.vscode/
/.metals/
/.coursier/
/.bloop/
/.bsp/

/.idea/
*.iml

/generated_verilog/
.DS_Store
