# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# vsim -voptargs="+acc" UART_TX_TB 
# Start time: 10:55:37 on Nov 11,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.UART_TX_TB(fast)
# Loading work.UART_TX_TOP(fast)
# Loading work.UART_TX_FSM(fast)
# Loading work.mux_4_to_1(fast)
# Loading work.serializer(fast)
add wave -position insertpoint  \
sim:/UART_TX_TB/PERIOD \
sim:/UART_TX_TB/p_data_tb \
sim:/UART_TX_TB/data_valid_tb \
sim:/UART_TX_TB/clk \
sim:/UART_TX_TB/rst \
sim:/UART_TX_TB/tx_out_expec \
sim:/UART_TX_TB/tx_out_dut \
sim:/UART_TX_TB/busy_dut \
sim:/UART_TX_TB/tx_out_reg \
sim:/UART_TX_TB/x \
sim:/UART_TX_TB/i \
sim:/UART_TX_TB/j
add wave -position insertpoint  \
sim:/UART_TX_TB/dut/FSM/clk_counter
run -all
# ERROR IN tx_out,1
# ** Note: $stop    : UART_TX_TB.v(217)
#    Time: 484 ns  Iteration: 1  Instance: /UART_TX_TB
# Break in Module UART_TX_TB at UART_TX_TB.v line 217
# Causality operation skipped due to absence of debug database file
# End time: 11:07:41 on Nov 11,2025, Elapsed time: 0:12:04
# Errors: 0, Warnings: 1
