[ 1557.322628] xhci_hcd 0000:00:14.0: // Ding dong!
[ 1557.322640] usb 1-6.3: USB disconnect, device number 13
[ 1557.322734] xhci_hcd 0000:00:14.0: Cancel URB 000000000f708173, dev 6.3, ep 0x81, starting at offset 0x11694b000
[ 1557.322744] xhci_hcd 0000:00:14.0: // Ding dong!
[ 1557.322765] xhci_hcd 0000:00:14.0: Stopped on Transfer TRB for slot 18 ep 2
[ 1557.322771] xhci_hcd 0000:00:14.0: Removing canceled TD starting at 0x11694b000 (dma) in stream 0 URB 000000000f708173
[ 1557.322778] xhci_hcd 0000:00:14.0: Set TR Deq ptr 0x11694b010, cycle 1

[ 1557.322782] xhci_hcd 0000:00:14.0: // Ding dong!
[ 1557.322816] xhci_hcd 0000:00:14.0: xhci_giveback_invalidated_tds: Keep cancelled URB 000000000f708173 TD as cancel_status is 2
[ 1557.322823] xhci_hcd 0000:00:14.0: Successful Set TR Deq Ptr cmd, deq = @11694b010
[ 1557.322827] xhci_hcd 0000:00:14.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 000000000f708173 TD
[ 1557.322831] xhci_hcd 0000:00:14.0: Giveback URB 000000000f708173, len = 0, expected = 1, status = -115
[ 1557.322999] xhci_hcd 0000:00:14.0: xhci_drop_endpoint called for udev 0000000008500928
[ 1557.323016] xhci_hcd 0000:00:14.0: drop ep 0x81, slot id 18, new drop flags = 0x8, new add flags = 0x0
[ 1557.323022] xhci_hcd 0000:00:14.0: xhci_check_bandwidth called for udev 0000000008500928
[ 1557.323028] xhci_hcd 0000:00:14.0: // Ding dong!
[ 1557.323661] xhci_hcd 0000:00:14.0: Successful Endpoint Configure command
[ 1557.324347] xhci_hcd 0000:00:14.0: // Ding dong!
[ 1557.324391] usb 1-6.4: USB disconnect, device number 15
[ 1557.324767] xhci_hcd 0000:00:14.0: Cancel URB 000000009cebb9e8, dev 6.4, ep 0x81, starting at offset 0x116963000
[ 1557.324779] xhci_hcd 0000:00:14.0: // Ding dong!
[ 1557.324798] xhci_hcd 0000:00:14.0: Stopped on Transfer TRB for slot 20 ep 2
[ 1557.324803] xhci_hcd 0000:00:14.0: Removing canceled TD starting at 0x116963000 (dma) in stream 0 URB 000000009cebb9e8
[ 1557.324811] xhci_hcd 0000:00:14.0: Set TR Deq ptr 0x116963010, cycle 1

[ 1557.324815] xhci_hcd 0000:00:14.0: // Ding dong!
[ 1557.324849] xhci_hcd 0000:00:14.0: xhci_giveback_invalidated_tds: Keep cancelled URB 000000009cebb9e8 TD as cancel_status is 2
[ 1557.324856] xhci_hcd 0000:00:14.0: Successful Set TR Deq Ptr cmd, deq = @116963010
[ 1557.324860] xhci_hcd 0000:00:14.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 000000009cebb9e8 TD
[ 1557.324864] xhci_hcd 0000:00:14.0: Giveback URB 000000009cebb9e8, len = 0, expected = 1, status = -115
[ 1557.325438] xhci_hcd 0000:00:14.0: xhci_drop_endpoint called for udev 000000002eb86356
[ 1557.325442] xhci_hcd 0000:00:14.0: drop ep 0x81, slot id 20, new drop flags = 0x8, new add flags = 0x0
[ 1557.325443] xhci_hcd 0000:00:14.0: xhci_check_bandwidth called for udev 000000002eb86356
[ 1557.325445] xhci_hcd 0000:00:14.0: // Ding dong!
[ 1557.326384] xhci_hcd 0000:00:14.0: Successful Endpoint Configure command
[ 1557.326707] xhci_hcd 0000:00:14.0: // Ding dong!
[ 1557.326804] xhci_hcd 0000:00:14.0: Cancel URB 0000000019111468, dev 6, ep 0x81, starting at offset 0x116421000
[ 1557.326806] xhci_hcd 0000:00:14.0: // Ding dong!
[ 1557.326812] xhci_hcd 0000:00:14.0: Stopped on Transfer TRB for slot 10 ep 2
[ 1557.326866] xhci_hcd 0000:00:14.0: Removing canceled TD starting at 0x116421000 (dma) in stream 0 URB 0000000019111468
[ 1557.326868] xhci_hcd 0000:00:14.0: Set TR Deq ptr 0x116421010, cycle 1

[ 1557.326869] xhci_hcd 0000:00:14.0: // Ding dong!
[ 1557.326870] xhci_hcd 0000:00:14.0: xhci_giveback_invalidated_tds: Keep cancelled URB 0000000019111468 TD as cancel_status is 2
[ 1557.326898] xhci_hcd 0000:00:14.0: Successful Set TR Deq Ptr cmd, deq = @116421010
[ 1557.326899] xhci_hcd 0000:00:14.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 0000000019111468 TD
[ 1557.326900] xhci_hcd 0000:00:14.0: Giveback URB 0000000019111468, len = 0, expected = 1, status = -115
[ 1557.327013] xhci_hcd 0000:00:14.0: xhci_drop_endpoint called for udev 0000000052af74b2
[ 1557.327020] xhci_hcd 0000:00:14.0: drop ep 0x81, slot id 10, new drop flags = 0x8, new add flags = 0x0
[ 1557.327022] xhci_hcd 0000:00:14.0: xhci_check_bandwidth called for udev 0000000052af74b2
[ 1557.327025] xhci_hcd 0000:00:14.0: // Ding dong!
[ 1557.327550] xhci_hcd 0000:00:14.0: Successful Endpoint Configure command
[ 1557.328077] xhci_hcd 0000:00:14.0: // Ding dong!
[ 1557.328123] xhci_hcd 0000:00:14.0: Get port status 1-6 read: 0x2a0, return 0x100
[ 1557.332051] xhci_hcd 0000:00:14.0: xhci_hub_status_data: stopping usb1 port polling
[ 1557.364130] xhci_hcd 0000:00:14.0: Get port status 1-6 read: 0x2a0, return 0x100
[ 1557.400117] xhci_hcd 0000:00:14.0: Get port status 1-6 read: 0x2a0, return 0x100
[ 1557.436119] xhci_hcd 0000:00:14.0: Get port status 1-6 read: 0x2a0, return 0x100
[ 1557.472118] xhci_hcd 0000:00:14.0: Get port status 1-6 read: 0x2a0, return 0x100
[ 1557.822460] xhci_hcd 0000:04:00.0: Stalled endpoint for slot 55 ep 2
[ 1557.822464] xhci_hcd 0000:04:00.0: Hard-reset ep 2, slot 55
[ 1557.822466] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1557.822602] xhci_hcd 0000:04:00.0: Ignoring reset ep completion code of 1
[ 1557.822603] xhci_hcd 0000:04:00.0: Removing canceled TD starting at 0x3f94d810 (dma) in stream 0 URB 000000002ba25d82
[ 1557.822606] xhci_hcd 0000:04:00.0: Set TR Deq ptr 0x3f94d820, cycle 1

[ 1557.822606] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1557.822608] xhci_hcd 0000:04:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 000000002ba25d82 TD as cancel_status is 2
[ 1557.822777] xhci_hcd 0000:04:00.0: Successful Set TR Deq Ptr cmd, deq = @3f94d820
[ 1557.822779] xhci_hcd 0000:04:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 000000002ba25d82 TD
[ 1557.822781] xhci_hcd 0000:04:00.0: Giveback URB 000000002ba25d82, len = 0, expected = 512, status = -32
[ 1558.306461] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 390 bytes untransferred
[ 1559.310710] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 488 bytes untransferred
[ 1559.311006] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 390 bytes untransferred
[ 1559.904295] xhci_hcd 0000:04:00.0: Stalled endpoint for slot 51 ep 2
[ 1559.904308] xhci_hcd 0000:04:00.0: Hard-reset ep 2, slot 51
[ 1559.904317] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1559.904474] xhci_hcd 0000:04:00.0: Ignoring reset ep completion code of 1
[ 1559.904484] xhci_hcd 0000:04:00.0: Removing canceled TD starting at 0x3f9d2eb0 (dma) in stream 0 URB 000000007a73d6d4
[ 1559.904496] xhci_hcd 0000:04:00.0: Set TR Deq ptr 0x3f9d2ec0, cycle 1

[ 1559.904501] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1559.904505] xhci_hcd 0000:04:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 000000007a73d6d4 TD as cancel_status is 2
[ 1559.904696] xhci_hcd 0000:04:00.0: Successful Set TR Deq Ptr cmd, deq = @3f9d2ec0
[ 1559.904708] xhci_hcd 0000:04:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 000000007a73d6d4 TD
[ 1559.904714] xhci_hcd 0000:04:00.0: Giveback URB 000000007a73d6d4, len = 0, expected = 512, status = -32
[ 1560.312926] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 488 bytes untransferred
[ 1560.313224] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 390 bytes untransferred
[ 1564.020041] xhci_hcd 0000:04:00.0: Stalled endpoint for slot 48 ep 2
[ 1564.020053] xhci_hcd 0000:04:00.0: Hard-reset ep 2, slot 48
[ 1564.020060] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1564.020221] xhci_hcd 0000:04:00.0: Ignoring reset ep completion code of 1
[ 1564.020230] xhci_hcd 0000:04:00.0: Removing canceled TD starting at 0x3fa11dd0 (dma) in stream 0 URB 000000007bb533a0
[ 1564.020241] xhci_hcd 0000:04:00.0: Set TR Deq ptr 0x3fa11de0, cycle 1

[ 1564.020246] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1564.020250] xhci_hcd 0000:04:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 000000007bb533a0 TD as cancel_status is 2
[ 1564.020437] xhci_hcd 0000:04:00.0: Successful Set TR Deq Ptr cmd, deq = @3fa11de0
[ 1564.020448] xhci_hcd 0000:04:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 000000007bb533a0 TD
[ 1564.020454] xhci_hcd 0000:04:00.0: Giveback URB 000000007bb533a0, len = 0, expected = 512, status = -32
[ 1564.314583] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 488 bytes untransferred
[ 1564.314806] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 390 bytes untransferred
[ 1565.086327] xhci_hcd 0000:03:00.0: Stalled endpoint for slot 68 ep 2
[ 1565.086340] xhci_hcd 0000:03:00.0: Hard-reset ep 2, slot 68
[ 1565.086349] xhci_hcd 0000:03:00.0: // Ding dong!
[ 1565.086518] xhci_hcd 0000:03:00.0: Ignoring reset ep completion code of 1
[ 1565.086528] xhci_hcd 0000:03:00.0: Removing canceled TD starting at 0x3f89ae80 (dma) in stream 0 URB 000000000546cf30
[ 1565.086539] xhci_hcd 0000:03:00.0: Set TR Deq ptr 0x3f89ae90, cycle 0

[ 1565.086543] xhci_hcd 0000:03:00.0: // Ding dong!
[ 1565.086547] xhci_hcd 0000:03:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 000000000546cf30 TD as cancel_status is 2
[ 1565.086739] xhci_hcd 0000:03:00.0: Successful Set TR Deq Ptr cmd, deq = @3f89ae90
[ 1565.086751] xhci_hcd 0000:03:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 000000000546cf30 TD
[ 1565.086757] xhci_hcd 0000:03:00.0: Giveback URB 000000000546cf30, len = 0, expected = 512, status = -32
[ 1565.144119] xhci_hcd 0000:04:00.0: Stalled endpoint for slot 51 ep 2
[ 1565.144132] xhci_hcd 0000:04:00.0: Hard-reset ep 2, slot 51
[ 1565.144140] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1565.144311] xhci_hcd 0000:04:00.0: Ignoring reset ep completion code of 1
[ 1565.144321] xhci_hcd 0000:04:00.0: Removing canceled TD starting at 0x3f9d2ee0 (dma) in stream 0 URB 000000008597e4a6
[ 1565.144332] xhci_hcd 0000:04:00.0: Set TR Deq ptr 0x3f9d2ef0, cycle 1

[ 1565.144337] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1565.144341] xhci_hcd 0000:04:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 000000008597e4a6 TD as cancel_status is 2
[ 1565.144528] xhci_hcd 0000:04:00.0: Successful Set TR Deq Ptr cmd, deq = @3f9d2ef0
[ 1565.144540] xhci_hcd 0000:04:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 000000008597e4a6 TD
[ 1565.144546] xhci_hcd 0000:04:00.0: Giveback URB 000000008597e4a6, len = 0, expected = 512, status = -32
[ 1565.322292] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 488 bytes untransferred
[ 1565.323294] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 390 bytes untransferred
[ 1565.323595] xhci_hcd 0000:03:00.0: ep 0x81 - asked for 512 bytes, 390 bytes untransferred
[ 1565.396274] xhci_hcd 0000:03:00.0: Stalled endpoint for slot 63 ep 2
[ 1565.396287] xhci_hcd 0000:03:00.0: Hard-reset ep 2, slot 63
[ 1565.396295] xhci_hcd 0000:03:00.0: // Ding dong!
[ 1565.396466] xhci_hcd 0000:03:00.0: Ignoring reset ep completion code of 1
[ 1565.396477] xhci_hcd 0000:03:00.0: Removing canceled TD starting at 0x3f9eb400 (dma) in stream 0 URB 00000000ba495b39
[ 1565.396487] xhci_hcd 0000:03:00.0: Set TR Deq ptr 0x3f9eb410, cycle 1

[ 1565.396492] xhci_hcd 0000:03:00.0: // Ding dong!
[ 1565.396496] xhci_hcd 0000:03:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 00000000ba495b39 TD as cancel_status is 2
[ 1565.396689] xhci_hcd 0000:03:00.0: Successful Set TR Deq Ptr cmd, deq = @3f9eb410
[ 1565.396702] xhci_hcd 0000:03:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 00000000ba495b39 TD
[ 1565.396708] xhci_hcd 0000:03:00.0: Giveback URB 00000000ba495b39, len = 0, expected = 512, status = -32
[ 1566.325126] xhci_hcd 0000:03:00.0: ep 0x81 - asked for 512 bytes, 390 bytes untransferred
[ 1566.325199] xhci_hcd 0000:03:00.0: ep 0x81 - asked for 512 bytes, 488 bytes untransferred
[ 1566.325523] xhci_hcd 0000:03:00.0: ep 0x81 - asked for 512 bytes, 390 bytes untransferred
[ 1566.686261] xhci_hcd 0000:04:00.0: Stalled endpoint for slot 48 ep 2
[ 1566.686273] xhci_hcd 0000:04:00.0: Hard-reset ep 2, slot 48
[ 1566.686281] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1566.686402] xhci_hcd 0000:04:00.0: Ignoring reset ep completion code of 1
[ 1566.686408] xhci_hcd 0000:04:00.0: Removing canceled TD starting at 0x3fa11e00 (dma) in stream 0 URB 000000007a73d6d4
[ 1566.686417] xhci_hcd 0000:04:00.0: Set TR Deq ptr 0x3fa11e10, cycle 1

[ 1566.686421] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1566.686425] xhci_hcd 0000:04:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 000000007a73d6d4 TD as cancel_status is 2
[ 1566.686615] xhci_hcd 0000:04:00.0: Successful Set TR Deq Ptr cmd, deq = @3fa11e10
[ 1566.686627] xhci_hcd 0000:04:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 000000007a73d6d4 TD
[ 1566.686633] xhci_hcd 0000:04:00.0: Giveback URB 000000007a73d6d4, len = 0, expected = 512, status = -32
[ 1567.326944] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 488 bytes untransferred
[ 1567.327223] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 390 bytes untransferred
[ 1567.328999] xhci_hcd 0000:03:00.0: ep 0x81 - asked for 512 bytes, 488 bytes untransferred
[ 1567.333659] xhci_hcd 0000:03:00.0: ep 0x81 - asked for 512 bytes, 390 bytes untransferred
[ 1570.339152] xhci_hcd 0000:03:00.0: Stalled endpoint for slot 68 ep 2
[ 1570.339166] xhci_hcd 0000:03:00.0: Hard-reset ep 2, slot 68
[ 1570.339175] xhci_hcd 0000:03:00.0: // Ding dong!
[ 1570.339331] xhci_hcd 0000:03:00.0: Ignoring reset ep completion code of 1
[ 1570.339342] xhci_hcd 0000:03:00.0: Removing canceled TD starting at 0x3f89aec0 (dma) in stream 0 URB 000000008eebfe5b
[ 1570.339353] xhci_hcd 0000:03:00.0: Set TR Deq ptr 0x3f89aed0, cycle 0

[ 1570.339357] xhci_hcd 0000:03:00.0: // Ding dong!
[ 1570.339362] xhci_hcd 0000:03:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 000000008eebfe5b TD as cancel_status is 2
[ 1570.339544] xhci_hcd 0000:03:00.0: Successful Set TR Deq Ptr cmd, deq = @3f89aed0
[ 1570.339557] xhci_hcd 0000:03:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 000000008eebfe5b TD
[ 1570.339563] xhci_hcd 0000:03:00.0: Giveback URB 000000008eebfe5b, len = 0, expected = 512, status = -32
[ 1571.334345] xhci_hcd 0000:03:00.0: ep 0x81 - asked for 512 bytes, 390 bytes untransferred
[ 1571.468917] xhci_hcd 0000:04:00.0: Stalled endpoint for slot 53 ep 2
[ 1571.468930] xhci_hcd 0000:04:00.0: Hard-reset ep 2, slot 53
[ 1571.468938] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1571.469067] xhci_hcd 0000:04:00.0: Ignoring reset ep completion code of 1
[ 1571.469073] xhci_hcd 0000:04:00.0: Removing canceled TD starting at 0x3f9bb470 (dma) in stream 0 URB 0000000094d00bd2
[ 1571.469082] xhci_hcd 0000:04:00.0: Set TR Deq ptr 0x3f9bb480, cycle 1

[ 1571.469086] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1571.469090] xhci_hcd 0000:04:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 0000000094d00bd2 TD as cancel_status is 2
[ 1571.469271] xhci_hcd 0000:04:00.0: Successful Set TR Deq Ptr cmd, deq = @3f9bb480
[ 1571.469283] xhci_hcd 0000:04:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 0000000094d00bd2 TD
[ 1571.469290] xhci_hcd 0000:04:00.0: Giveback URB 0000000094d00bd2, len = 0, expected = 512, status = -32
[ 1572.337286] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 390 bytes untransferred
[ 1572.337675] xhci_hcd 0000:03:00.0: ep 0x81 - asked for 512 bytes, 488 bytes untransferred
[ 1572.337987] xhci_hcd 0000:03:00.0: ep 0x81 - asked for 512 bytes, 390 bytes untransferred
[ 1573.340114] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 488 bytes untransferred
[ 1573.340442] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 390 bytes untransferred
[ 1573.811764] xhci_hcd 0000:04:00.0: Stalled endpoint for slot 50 ep 2
[ 1573.811778] xhci_hcd 0000:04:00.0: Hard-reset ep 2, slot 50
[ 1573.811786] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1573.811906] xhci_hcd 0000:04:00.0: Ignoring reset ep completion code of 1
[ 1573.811912] xhci_hcd 0000:04:00.0: Removing canceled TD starting at 0x3f9e6630 (dma) in stream 0 URB 000000001a44d2d0
[ 1573.811921] xhci_hcd 0000:04:00.0: Set TR Deq ptr 0x3f9e6640, cycle 1

[ 1573.811925] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1573.811930] xhci_hcd 0000:04:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 000000001a44d2d0 TD as cancel_status is 2
[ 1573.812119] xhci_hcd 0000:04:00.0: Successful Set TR Deq Ptr cmd, deq = @3f9e6640
[ 1573.812131] xhci_hcd 0000:04:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 000000001a44d2d0 TD
[ 1573.812137] xhci_hcd 0000:04:00.0: Giveback URB 000000001a44d2d0, len = 0, expected = 512, status = -32
[ 1574.476353] xhci_hcd 0000:04:00.0: Stalled endpoint for slot 52 ep 2
[ 1574.476367] xhci_hcd 0000:04:00.0: Hard-reset ep 2, slot 52
[ 1574.476375] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1574.476493] xhci_hcd 0000:04:00.0: Ignoring reset ep completion code of 1
[ 1574.476498] xhci_hcd 0000:04:00.0: Removing canceled TD starting at 0x3f8eb5a0 (dma) in stream 0 URB 00000000ac0fafa4
[ 1574.476507] xhci_hcd 0000:04:00.0: Set TR Deq ptr 0x3f8eb5b0, cycle 1

[ 1574.476512] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1574.476516] xhci_hcd 0000:04:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 00000000ac0fafa4 TD as cancel_status is 2
[ 1574.476706] xhci_hcd 0000:04:00.0: Successful Set TR Deq Ptr cmd, deq = @3f8eb5b0
[ 1574.476719] xhci_hcd 0000:04:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 00000000ac0fafa4 TD
[ 1574.476725] xhci_hcd 0000:04:00.0: Giveback URB 00000000ac0fafa4, len = 0, expected = 512, status = -32
[ 1575.343444] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 488 bytes untransferred
[ 1575.343871] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 390 bytes untransferred
[ 1580.714561] xhci_hcd 0000:03:00.0: Stalled endpoint for slot 69 ep 2
[ 1580.714575] xhci_hcd 0000:03:00.0: Hard-reset ep 2, slot 69
[ 1580.714584] xhci_hcd 0000:03:00.0: // Ding dong!
[ 1580.714739] xhci_hcd 0000:03:00.0: Ignoring reset ep completion code of 1
[ 1580.714750] xhci_hcd 0000:03:00.0: Removing canceled TD starting at 0x3f8903b0 (dma) in stream 0 URB 000000007b4746e7
[ 1580.714761] xhci_hcd 0000:03:00.0: Set TR Deq ptr 0x3f8903c0, cycle 1

[ 1580.714765] xhci_hcd 0000:03:00.0: // Ding dong!
[ 1580.714770] xhci_hcd 0000:03:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 000000007b4746e7 TD as cancel_status is 2
[ 1580.714951] xhci_hcd 0000:03:00.0: Successful Set TR Deq Ptr cmd, deq = @3f8903c0
[ 1580.714963] xhci_hcd 0000:03:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 000000007b4746e7 TD
[ 1580.714969] xhci_hcd 0000:03:00.0: Giveback URB 000000007b4746e7, len = 0, expected = 512, status = -32
[ 1581.355229] xhci_hcd 0000:03:00.0: ep 0x81 - asked for 512 bytes, 488 bytes untransferred
[ 1581.355547] xhci_hcd 0000:03:00.0: ep 0x81 - asked for 512 bytes, 390 bytes untransferred
[ 1581.610289] xhci_hcd 0000:04:00.0: Stalled endpoint for slot 48 ep 2
[ 1581.610302] xhci_hcd 0000:04:00.0: Hard-reset ep 2, slot 48
[ 1581.610311] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1581.610431] xhci_hcd 0000:04:00.0: Ignoring reset ep completion code of 1
[ 1581.610437] xhci_hcd 0000:04:00.0: Removing canceled TD starting at 0x3fa11e30 (dma) in stream 0 URB 000000006ba5c86a
[ 1581.610446] xhci_hcd 0000:04:00.0: Set TR Deq ptr 0x3fa11e40, cycle 1

[ 1581.610451] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1581.610455] xhci_hcd 0000:04:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 000000006ba5c86a TD as cancel_status is 2
[ 1581.610640] xhci_hcd 0000:04:00.0: Successful Set TR Deq Ptr cmd, deq = @3fa11e40
[ 1581.610652] xhci_hcd 0000:04:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 000000006ba5c86a TD
[ 1581.610659] xhci_hcd 0000:04:00.0: Giveback URB 000000006ba5c86a, len = 0, expected = 512, status = -32
[ 1582.210900] xhci_hcd 0000:03:00.0: Stalled endpoint for slot 67 ep 2
[ 1582.210913] xhci_hcd 0000:03:00.0: Hard-reset ep 2, slot 67
[ 1582.210922] xhci_hcd 0000:03:00.0: // Ding dong!
[ 1582.211094] xhci_hcd 0000:03:00.0: Ignoring reset ep completion code of 1
[ 1582.211105] xhci_hcd 0000:03:00.0: Removing canceled TD starting at 0x3f8d7270 (dma) in stream 0 URB 00000000608e139f
[ 1582.211116] xhci_hcd 0000:03:00.0: Set TR Deq ptr 0x3f8d7280, cycle 1

[ 1582.211120] xhci_hcd 0000:03:00.0: // Ding dong!
[ 1582.211124] xhci_hcd 0000:03:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 00000000608e139f TD as cancel_status is 2
[ 1582.211308] xhci_hcd 0000:03:00.0: Successful Set TR Deq Ptr cmd, deq = @3f8d7280
[ 1582.211321] xhci_hcd 0000:03:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 00000000608e139f TD
[ 1582.211327] xhci_hcd 0000:03:00.0: Giveback URB 00000000608e139f, len = 0, expected = 512, status = -32
[ 1582.353908] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 488 bytes untransferred
[ 1582.354121] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 390 bytes untransferred
[ 1582.357891] xhci_hcd 0000:03:00.0: ep 0x81 - asked for 512 bytes, 390 bytes untransferred
[ 1583.359511] xhci_hcd 0000:03:00.0: ep 0x81 - asked for 512 bytes, 488 bytes untransferred
[ 1583.359751] xhci_hcd 0000:03:00.0: ep 0x81 - asked for 512 bytes, 390 bytes untransferred
[ 1584.572808] xhci_hcd 0000:04:00.0: Stalled endpoint for slot 51 ep 2
[ 1584.572824] xhci_hcd 0000:04:00.0: Hard-reset ep 2, slot 51
[ 1584.572833] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1584.572957] xhci_hcd 0000:04:00.0: Ignoring reset ep completion code of 1
[ 1584.572962] xhci_hcd 0000:04:00.0: Removing canceled TD starting at 0x3f9d2f10 (dma) in stream 0 URB 000000008597e4a6
[ 1584.572972] xhci_hcd 0000:04:00.0: Set TR Deq ptr 0x3f9d2f20, cycle 1

[ 1584.572976] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1584.572981] xhci_hcd 0000:04:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 000000008597e4a6 TD as cancel_status is 2
[ 1584.573169] xhci_hcd 0000:04:00.0: Successful Set TR Deq Ptr cmd, deq = @3f9d2f20
[ 1584.573181] xhci_hcd 0000:04:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 000000008597e4a6 TD
[ 1584.573187] xhci_hcd 0000:04:00.0: Giveback URB 000000008597e4a6, len = 0, expected = 512, status = -32
[ 1585.363497] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 488 bytes untransferred
[ 1585.363778] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 390 bytes untransferred
[ 1586.275195] xhci_hcd 0000:04:00.0: Stalled endpoint for slot 52 ep 2
[ 1586.275208] xhci_hcd 0000:04:00.0: Hard-reset ep 2, slot 52
[ 1586.275216] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1586.275336] xhci_hcd 0000:04:00.0: Ignoring reset ep completion code of 1
[ 1586.275341] xhci_hcd 0000:04:00.0: Removing canceled TD starting at 0x3f8eb5d0 (dma) in stream 0 URB 000000005f73b8af
[ 1586.275350] xhci_hcd 0000:04:00.0: Set TR Deq ptr 0x3f8eb5e0, cycle 1

[ 1586.275355] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1586.275359] xhci_hcd 0000:04:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 000000005f73b8af TD as cancel_status is 2
[ 1586.275549] xhci_hcd 0000:04:00.0: Successful Set TR Deq Ptr cmd, deq = @3f8eb5e0
[ 1586.275561] xhci_hcd 0000:04:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 000000005f73b8af TD
[ 1586.275567] xhci_hcd 0000:04:00.0: Giveback URB 000000005f73b8af, len = 0, expected = 512, status = -32
[ 1586.362366] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 488 bytes untransferred
[ 1586.362670] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 390 bytes untransferred
[ 1587.237477] xhci_hcd 0000:04:00.0: Stalled endpoint for slot 51 ep 2
[ 1587.237490] xhci_hcd 0000:04:00.0: Hard-reset ep 2, slot 51
[ 1587.237499] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1587.237621] xhci_hcd 0000:04:00.0: Ignoring reset ep completion code of 1
[ 1587.237627] xhci_hcd 0000:04:00.0: Removing canceled TD starting at 0x3f9d2f40 (dma) in stream 0 URB 0000000094d00bd2
[ 1587.237636] xhci_hcd 0000:04:00.0: Set TR Deq ptr 0x3f9d2f50, cycle 1

[ 1587.237640] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1587.237644] xhci_hcd 0000:04:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 0000000094d00bd2 TD as cancel_status is 2
[ 1587.237839] xhci_hcd 0000:04:00.0: Successful Set TR Deq Ptr cmd, deq = @3f9d2f50
[ 1587.237851] xhci_hcd 0000:04:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 0000000094d00bd2 TD
[ 1587.237857] xhci_hcd 0000:04:00.0: Giveback URB 0000000094d00bd2, len = 0, expected = 512, status = -32
[ 1587.363989] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 488 bytes untransferred
[ 1587.364201] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 390 bytes untransferred
[ 1588.152009] xhci_hcd 0000:04:00.0: Stalled endpoint for slot 51 ep 2
[ 1588.152022] xhci_hcd 0000:04:00.0: Hard-reset ep 2, slot 51
[ 1588.152030] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1588.152202] xhci_hcd 0000:04:00.0: Ignoring reset ep completion code of 1
[ 1588.152213] xhci_hcd 0000:04:00.0: Removing canceled TD starting at 0x3f9d2f70 (dma) in stream 0 URB 0000000094d00bd2
[ 1588.152224] xhci_hcd 0000:04:00.0: Set TR Deq ptr 0x3f9d2f80, cycle 1

[ 1588.152228] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1588.152233] xhci_hcd 0000:04:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 0000000094d00bd2 TD as cancel_status is 2
[ 1588.152413] xhci_hcd 0000:04:00.0: Successful Set TR Deq Ptr cmd, deq = @3f9d2f80
[ 1588.152425] xhci_hcd 0000:04:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 0000000094d00bd2 TD
[ 1588.152431] xhci_hcd 0000:04:00.0: Giveback URB 0000000094d00bd2, len = 0, expected = 512, status = -32
[ 1588.369012] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 488 bytes untransferred
[ 1588.369316] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 390 bytes untransferred
[ 1589.838627] xhci_hcd 0000:04:00.0: Stalled endpoint for slot 51 ep 2
[ 1589.838640] xhci_hcd 0000:04:00.0: Hard-reset ep 2, slot 51
[ 1589.838648] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1589.838768] xhci_hcd 0000:04:00.0: Ignoring reset ep completion code of 1
[ 1589.838774] xhci_hcd 0000:04:00.0: Removing canceled TD starting at 0x3f9d2fa0 (dma) in stream 0 URB 0000000094d00bd2
[ 1589.838783] xhci_hcd 0000:04:00.0: Set TR Deq ptr 0x3f9d2fb0, cycle 1

[ 1589.838788] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1589.838792] xhci_hcd 0000:04:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 0000000094d00bd2 TD as cancel_status is 2
[ 1589.838981] xhci_hcd 0000:04:00.0: Successful Set TR Deq Ptr cmd, deq = @3f9d2fb0
[ 1589.838993] xhci_hcd 0000:04:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 0000000094d00bd2 TD
[ 1589.838999] xhci_hcd 0000:04:00.0: Giveback URB 0000000094d00bd2, len = 0, expected = 512, status = -32
[ 1590.371111] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 488 bytes untransferred
[ 1590.371605] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 390 bytes untransferred
[ 1591.997101] xhci_hcd 0000:04:00.0: Stalled endpoint for slot 48 ep 2
[ 1591.997114] xhci_hcd 0000:04:00.0: Hard-reset ep 2, slot 48
[ 1591.997122] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1591.997242] xhci_hcd 0000:04:00.0: Ignoring reset ep completion code of 1
[ 1591.997248] xhci_hcd 0000:04:00.0: Removing canceled TD starting at 0x3fa11e60 (dma) in stream 0 URB 00000000608e139f
[ 1591.997257] xhci_hcd 0000:04:00.0: Set TR Deq ptr 0x3fa11e70, cycle 1

[ 1591.997262] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1591.997266] xhci_hcd 0000:04:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 00000000608e139f TD as cancel_status is 2
[ 1591.997456] xhci_hcd 0000:04:00.0: Successful Set TR Deq Ptr cmd, deq = @3fa11e70
[ 1591.997468] xhci_hcd 0000:04:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 00000000608e139f TD
[ 1591.997474] xhci_hcd 0000:04:00.0: Giveback URB 00000000608e139f, len = 0, expected = 512, status = -32
[ 1592.377219] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 488 bytes untransferred
[ 1592.377521] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 390 bytes untransferred
[ 1592.563156] xhci_hcd 0000:04:00.0: Stalled endpoint for slot 56 ep 2
[ 1592.563169] xhci_hcd 0000:04:00.0: Hard-reset ep 2, slot 56
[ 1592.563177] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1592.563298] xhci_hcd 0000:04:00.0: Ignoring reset ep completion code of 1
[ 1592.563303] xhci_hcd 0000:04:00.0: Removing canceled TD starting at 0x3f88a7d0 (dma) in stream 0 URB 0000000002b9a20b
[ 1592.563312] xhci_hcd 0000:04:00.0: Set TR Deq ptr 0x3f88a7e0, cycle 1

[ 1592.563317] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1592.563321] xhci_hcd 0000:04:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 0000000002b9a20b TD as cancel_status is 2
[ 1592.563506] xhci_hcd 0000:04:00.0: Successful Set TR Deq Ptr cmd, deq = @3f88a7e0
[ 1592.563519] xhci_hcd 0000:04:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 0000000002b9a20b TD
[ 1592.563525] xhci_hcd 0000:04:00.0: Giveback URB 0000000002b9a20b, len = 0, expected = 512, status = -32
[ 1593.379466] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 390 bytes untransferred
[ 1594.374134] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 488 bytes untransferred
[ 1594.374396] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 390 bytes untransferred
[ 1600.404241] xhci_hcd 0000:03:00.0: Stalled endpoint for slot 63 ep 2
[ 1600.404255] xhci_hcd 0000:03:00.0: Hard-reset ep 2, slot 63
[ 1600.404264] xhci_hcd 0000:03:00.0: // Ding dong!
[ 1600.404418] xhci_hcd 0000:03:00.0: Ignoring reset ep completion code of 1
[ 1600.404429] xhci_hcd 0000:03:00.0: Removing canceled TD starting at 0x3f9eb440 (dma) in stream 0 URB 00000000cafda72a
[ 1600.404440] xhci_hcd 0000:03:00.0: Set TR Deq ptr 0x3f9eb450, cycle 1

[ 1600.404444] xhci_hcd 0000:03:00.0: // Ding dong!
[ 1600.404449] xhci_hcd 0000:03:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 00000000cafda72a TD as cancel_status is 2
[ 1600.404630] xhci_hcd 0000:03:00.0: Successful Set TR Deq Ptr cmd, deq = @3f9eb450
[ 1600.404642] xhci_hcd 0000:03:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 00000000cafda72a TD
[ 1600.404649] xhci_hcd 0000:03:00.0: Giveback URB 00000000cafda72a, len = 0, expected = 512, status = -32
[ 1601.294144] xhci_hcd 0000:03:00.0: Stalled endpoint for slot 65 ep 2
[ 1601.294158] xhci_hcd 0000:03:00.0: Hard-reset ep 2, slot 65
[ 1601.294167] xhci_hcd 0000:03:00.0: // Ding dong!
[ 1601.294285] xhci_hcd 0000:03:00.0: Ignoring reset ep completion code of 1
[ 1601.294291] xhci_hcd 0000:03:00.0: Removing canceled TD starting at 0x3f8f02f0 (dma) in stream 0 URB 000000000cf34b21
[ 1601.294300] xhci_hcd 0000:03:00.0: Set TR Deq ptr 0x3f8f0300, cycle 1

[ 1601.294304] xhci_hcd 0000:03:00.0: // Ding dong!
[ 1601.294309] xhci_hcd 0000:03:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 000000000cf34b21 TD as cancel_status is 2
[ 1601.294498] xhci_hcd 0000:03:00.0: Successful Set TR Deq Ptr cmd, deq = @3f8f0300
[ 1601.294510] xhci_hcd 0000:03:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 000000000cf34b21 TD
[ 1601.294516] xhci_hcd 0000:03:00.0: Giveback URB 000000000cf34b21, len = 0, expected = 512, status = -32
[ 1601.395204] xhci_hcd 0000:03:00.0: ep 0x81 - asked for 512 bytes, 390 bytes untransferred
[ 1601.395420] xhci_hcd 0000:03:00.0: ep 0x81 - asked for 512 bytes, 488 bytes untransferred
[ 1601.395730] xhci_hcd 0000:03:00.0: ep 0x81 - asked for 512 bytes, 390 bytes untransferred
[ 1602.397968] xhci_hcd 0000:03:00.0: ep 0x81 - asked for 512 bytes, 488 bytes untransferred
[ 1602.398874] xhci_hcd 0000:03:00.0: ep 0x81 - asked for 512 bytes, 390 bytes untransferred
[ 1607.439692] xhci_hcd 0000:04:00.0: Stalled endpoint for slot 51 ep 2
[ 1607.439706] xhci_hcd 0000:04:00.0: Hard-reset ep 2, slot 51
[ 1607.439714] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1607.439878] xhci_hcd 0000:04:00.0: Ignoring reset ep completion code of 1
[ 1607.439887] xhci_hcd 0000:04:00.0: Removing canceled TD starting at 0x3f9d2fd0 (dma) in stream 0 URB 0000000094d00bd2
[ 1607.439898] xhci_hcd 0000:04:00.0: Set TR Deq ptr 0x3f9d2fe0, cycle 1

[ 1607.439903] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1607.439907] xhci_hcd 0000:04:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 0000000094d00bd2 TD as cancel_status is 2
[ 1607.440095] xhci_hcd 0000:04:00.0: Successful Set TR Deq Ptr cmd, deq = @3f9d2fe0
[ 1607.440106] xhci_hcd 0000:04:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 0000000094d00bd2 TD
[ 1607.440113] xhci_hcd 0000:04:00.0: Giveback URB 0000000094d00bd2, len = 0, expected = 512, status = -32
[ 1607.490771] xhci_hcd 0000:04:00.0: Stalled endpoint for slot 53 ep 2
[ 1607.490784] xhci_hcd 0000:04:00.0: Hard-reset ep 2, slot 53
[ 1607.490792] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1607.490951] xhci_hcd 0000:04:00.0: Ignoring reset ep completion code of 1
[ 1607.490962] xhci_hcd 0000:04:00.0: Removing canceled TD starting at 0x3f9bb4b0 (dma) in stream 0 URB 000000001cc002f5
[ 1607.490972] xhci_hcd 0000:04:00.0: Set TR Deq ptr 0x3f9bb4c0, cycle 1

[ 1607.490977] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1607.490981] xhci_hcd 0000:04:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 000000001cc002f5 TD as cancel_status is 2
[ 1607.491174] xhci_hcd 0000:04:00.0: Successful Set TR Deq Ptr cmd, deq = @3f9bb4c0
[ 1607.491186] xhci_hcd 0000:04:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 000000001cc002f5 TD
[ 1607.491192] xhci_hcd 0000:04:00.0: Giveback URB 000000001cc002f5, len = 0, expected = 512, status = -32
[ 1608.319761] xhci_hcd 0000:04:00.0: Stalled endpoint for slot 48 ep 2
[ 1608.319775] xhci_hcd 0000:04:00.0: Hard-reset ep 2, slot 48
[ 1608.319783] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1608.319937] xhci_hcd 0000:04:00.0: Ignoring reset ep completion code of 1
[ 1608.319948] xhci_hcd 0000:04:00.0: Removing canceled TD starting at 0x3fa11e90 (dma) in stream 0 URB 000000002ebcfc5f
[ 1608.319959] xhci_hcd 0000:04:00.0: Set TR Deq ptr 0x3fa11ea0, cycle 1

[ 1608.319964] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1608.319968] xhci_hcd 0000:04:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 000000002ebcfc5f TD as cancel_status is 2
[ 1608.320150] xhci_hcd 0000:04:00.0: Successful Set TR Deq Ptr cmd, deq = @3fa11ea0
[ 1608.320162] xhci_hcd 0000:04:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 000000002ebcfc5f TD
[ 1608.320169] xhci_hcd 0000:04:00.0: Giveback URB 000000002ebcfc5f, len = 0, expected = 512, status = -32
[ 1608.403968] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 488 bytes untransferred
[ 1608.404301] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 390 bytes untransferred
[ 1608.405325] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 390 bytes untransferred
[ 1608.406983] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 488 bytes untransferred
[ 1608.407575] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 390 bytes untransferred
[ 1608.514370] xhci_hcd 0000:04:00.0: Stalled endpoint for slot 51 ep 2
[ 1608.514383] xhci_hcd 0000:04:00.0: Hard-reset ep 2, slot 51
[ 1608.514392] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1608.514566] xhci_hcd 0000:04:00.0: Ignoring reset ep completion code of 1
[ 1608.514576] xhci_hcd 0000:04:00.0: Removing canceled TD starting at 0x3f9d1010 (dma) in stream 0 URB 00000000c84ce726
[ 1608.514588] xhci_hcd 0000:04:00.0: Set TR Deq ptr 0x3f9d1020, cycle 1

[ 1608.514592] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1608.514596] xhci_hcd 0000:04:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 00000000c84ce726 TD as cancel_status is 2
[ 1608.514786] xhci_hcd 0000:04:00.0: Successful Set TR Deq Ptr cmd, deq = @3f9d1020
[ 1608.514799] xhci_hcd 0000:04:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 00000000c84ce726 TD
[ 1608.514805] xhci_hcd 0000:04:00.0: Giveback URB 00000000c84ce726, len = 0, expected = 512, status = -32
[ 1609.405278] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 488 bytes untransferred
[ 1609.405529] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 390 bytes untransferred
[ 1609.406359] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 488 bytes untransferred
[ 1609.406649] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 390 bytes untransferred
[ 1614.911919] xhci_hcd 0000:04:00.0: Stalled endpoint for slot 55 ep 2
[ 1614.911933] xhci_hcd 0000:04:00.0: Hard-reset ep 2, slot 55
[ 1614.911942] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1614.912099] xhci_hcd 0000:04:00.0: Ignoring reset ep completion code of 1
[ 1614.912110] xhci_hcd 0000:04:00.0: Removing canceled TD starting at 0x3f94d850 (dma) in stream 0 URB 00000000ab16e18c
[ 1614.912121] xhci_hcd 0000:04:00.0: Set TR Deq ptr 0x3f94d860, cycle 1

[ 1614.912125] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1614.912130] xhci_hcd 0000:04:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 00000000ab16e18c TD as cancel_status is 2
[ 1614.912322] xhci_hcd 0000:04:00.0: Successful Set TR Deq Ptr cmd, deq = @3f94d860
[ 1614.912334] xhci_hcd 0000:04:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 00000000ab16e18c TD
[ 1614.912340] xhci_hcd 0000:04:00.0: Giveback URB 00000000ab16e18c, len = 0, expected = 512, status = -32
[ 1615.419323] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 390 bytes untransferred
[ 1616.426593] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 488 bytes untransferred
[ 1616.427015] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 390 bytes untransferred
[ 1616.760023] xhci_hcd 0000:03:00.0: Stalled endpoint for slot 67 ep 2
[ 1616.760037] xhci_hcd 0000:03:00.0: Hard-reset ep 2, slot 67
[ 1616.760046] xhci_hcd 0000:03:00.0: // Ding dong!
[ 1616.760200] xhci_hcd 0000:03:00.0: Ignoring reset ep completion code of 1
[ 1616.760211] xhci_hcd 0000:03:00.0: Removing canceled TD starting at 0x3f8d72b0 (dma) in stream 0 URB 000000006ba5c86a
[ 1616.760222] xhci_hcd 0000:03:00.0: Set TR Deq ptr 0x3f8d72c0, cycle 1

[ 1616.760227] xhci_hcd 0000:03:00.0: // Ding dong!
[ 1616.760231] xhci_hcd 0000:03:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 000000006ba5c86a TD as cancel_status is 2
[ 1616.760425] xhci_hcd 0000:03:00.0: Successful Set TR Deq Ptr cmd, deq = @3f8d72c0
[ 1616.760438] xhci_hcd 0000:03:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 000000006ba5c86a TD
[ 1616.760444] xhci_hcd 0000:03:00.0: Giveback URB 000000006ba5c86a, len = 0, expected = 512, status = -32
[ 1617.429592] xhci_hcd 0000:03:00.0: ep 0x81 - asked for 512 bytes, 390 bytes untransferred
[ 1617.534560] xhci_hcd 0000:04:00.0: Stalled endpoint for slot 48 ep 2
[ 1617.534574] xhci_hcd 0000:04:00.0: Hard-reset ep 2, slot 48
[ 1617.534583] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1617.534712] xhci_hcd 0000:04:00.0: Ignoring reset ep completion code of 1
[ 1617.534719] xhci_hcd 0000:04:00.0: Removing canceled TD starting at 0x3fa11ec0 (dma) in stream 0 URB 0000000068727911
[ 1617.534729] xhci_hcd 0000:04:00.0: Set TR Deq ptr 0x3fa11ed0, cycle 1

[ 1617.534733] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1617.534737] xhci_hcd 0000:04:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 0000000068727911 TD as cancel_status is 2
[ 1617.534918] xhci_hcd 0000:04:00.0: Successful Set TR Deq Ptr cmd, deq = @3fa11ed0
[ 1617.534930] xhci_hcd 0000:04:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 0000000068727911 TD
[ 1617.534937] xhci_hcd 0000:04:00.0: Giveback URB 0000000068727911, len = 0, expected = 512, status = -32
[ 1618.427887] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 488 bytes untransferred
[ 1618.428141] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 390 bytes untransferred
[ 1618.431573] xhci_hcd 0000:03:00.0: ep 0x81 - asked for 512 bytes, 488 bytes untransferred
[ 1618.431940] xhci_hcd 0000:03:00.0: ep 0x81 - asked for 512 bytes, 390 bytes untransferred
[ 1620.297516] xhci_hcd 0000:04:00.0: Stalled endpoint for slot 51 ep 2
[ 1620.297531] xhci_hcd 0000:04:00.0: Hard-reset ep 2, slot 51
[ 1620.297540] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1620.297662] xhci_hcd 0000:04:00.0: Ignoring reset ep completion code of 1
[ 1620.297668] xhci_hcd 0000:04:00.0: Removing canceled TD starting at 0x3f9d1040 (dma) in stream 0 URB 00000000071c0fd9
[ 1620.297678] xhci_hcd 0000:04:00.0: Set TR Deq ptr 0x3f9d1050, cycle 1

[ 1620.297682] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1620.297687] xhci_hcd 0000:04:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 00000000071c0fd9 TD as cancel_status is 2
[ 1620.297876] xhci_hcd 0000:04:00.0: Successful Set TR Deq Ptr cmd, deq = @3f9d1050
[ 1620.297888] xhci_hcd 0000:04:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 00000000071c0fd9 TD
[ 1620.297895] xhci_hcd 0000:04:00.0: Giveback URB 00000000071c0fd9, len = 0, expected = 512, status = -32
[ 1620.433389] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 488 bytes untransferred
[ 1620.433678] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 390 bytes untransferred
[ 1622.129957] xhci_hcd 0000:04:00.0: Stalled endpoint for slot 56 ep 2
[ 1622.129972] xhci_hcd 0000:04:00.0: Hard-reset ep 2, slot 56
[ 1622.129981] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1622.130096] xhci_hcd 0000:04:00.0: Ignoring reset ep completion code of 1
[ 1622.130102] xhci_hcd 0000:04:00.0: Removing canceled TD starting at 0x3f88a810 (dma) in stream 0 URB 000000003445fc81
[ 1622.130112] xhci_hcd 0000:04:00.0: Set TR Deq ptr 0x3f88a820, cycle 1

[ 1622.130116] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1622.130120] xhci_hcd 0000:04:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 000000003445fc81 TD as cancel_status is 2
[ 1622.130310] xhci_hcd 0000:04:00.0: Successful Set TR Deq Ptr cmd, deq = @3f88a820
[ 1622.130320] xhci_hcd 0000:04:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 000000003445fc81 TD
[ 1622.130327] xhci_hcd 0000:04:00.0: Giveback URB 000000003445fc81, len = 0, expected = 512, status = -32
[ 1622.444278] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 390 bytes untransferred
[ 1623.439642] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 488 bytes untransferred
[ 1623.439902] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 390 bytes untransferred
[ 1627.211892] xhci_hcd 0000:04:00.0: Stalled endpoint for slot 51 ep 2
[ 1627.211907] xhci_hcd 0000:04:00.0: Hard-reset ep 2, slot 51
[ 1627.211916] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1627.212041] xhci_hcd 0000:04:00.0: Ignoring reset ep completion code of 1
[ 1627.212047] xhci_hcd 0000:04:00.0: Removing canceled TD starting at 0x3f9d1070 (dma) in stream 0 URB 000000002499c9b8
[ 1627.212057] xhci_hcd 0000:04:00.0: Set TR Deq ptr 0x3f9d1080, cycle 1

[ 1627.212061] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1627.212065] xhci_hcd 0000:04:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 000000002499c9b8 TD as cancel_status is 2
[ 1627.212247] xhci_hcd 0000:04:00.0: Successful Set TR Deq Ptr cmd, deq = @3f9d1080
[ 1627.212259] xhci_hcd 0000:04:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 000000002499c9b8 TD
[ 1627.212266] xhci_hcd 0000:04:00.0: Giveback URB 000000002499c9b8, len = 0, expected = 512, status = -32
[ 1627.447686] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 488 bytes untransferred
[ 1627.448047] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 390 bytes untransferred
[ 1629.609388] xhci_hcd 0000:04:00.0: Stalled endpoint for slot 52 ep 2
[ 1629.609403] xhci_hcd 0000:04:00.0: Hard-reset ep 2, slot 52
[ 1629.609411] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1629.609565] xhci_hcd 0000:04:00.0: Ignoring reset ep completion code of 1
[ 1629.609576] xhci_hcd 0000:04:00.0: Removing canceled TD starting at 0x3f8eb600 (dma) in stream 0 URB 000000007a73d6d4
[ 1629.609587] xhci_hcd 0000:04:00.0: Set TR Deq ptr 0x3f8eb610, cycle 1

[ 1629.609591] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1629.609596] xhci_hcd 0000:04:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 000000007a73d6d4 TD as cancel_status is 2
[ 1629.609780] xhci_hcd 0000:04:00.0: Successful Set TR Deq Ptr cmd, deq = @3f8eb610
[ 1629.609792] xhci_hcd 0000:04:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 000000007a73d6d4 TD
[ 1629.609799] xhci_hcd 0000:04:00.0: Giveback URB 000000007a73d6d4, len = 0, expected = 512, status = -32
[ 1630.456515] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 488 bytes untransferred
[ 1630.456829] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 390 bytes untransferred
[ 1638.029027] xhci_hcd 0000:04:00.0: Stalled endpoint for slot 49 ep 2
[ 1638.029042] xhci_hcd 0000:04:00.0: Hard-reset ep 2, slot 49
[ 1638.029051] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1638.029205] xhci_hcd 0000:04:00.0: Ignoring reset ep completion code of 1
[ 1638.029215] xhci_hcd 0000:04:00.0: Removing canceled TD starting at 0x3f9fa890 (dma) in stream 0 URB 00000000ffc25e32
[ 1638.029227] xhci_hcd 0000:04:00.0: Set TR Deq ptr 0x3f9fa8a0, cycle 1

[ 1638.029231] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1638.029236] xhci_hcd 0000:04:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 00000000ffc25e32 TD as cancel_status is 2
[ 1638.029425] xhci_hcd 0000:04:00.0: Successful Set TR Deq Ptr cmd, deq = @3f9fa8a0
[ 1638.029438] xhci_hcd 0000:04:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 00000000ffc25e32 TD
[ 1638.029444] xhci_hcd 0000:04:00.0: Giveback URB 00000000ffc25e32, len = 0, expected = 512, status = -32
[ 1638.472111] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 488 bytes untransferred
[ 1638.472895] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 390 bytes untransferred
[ 1641.204406] xhci_hcd 0000:04:00.0: Stalled endpoint for slot 51 ep 2
[ 1641.204421] xhci_hcd 0000:04:00.0: Hard-reset ep 2, slot 51
[ 1641.204430] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1641.204588] xhci_hcd 0000:04:00.0: Ignoring reset ep completion code of 1
[ 1641.204600] xhci_hcd 0000:04:00.0: Removing canceled TD starting at 0x3f9d10a0 (dma) in stream 0 URB 00000000bd0f07c9
[ 1641.204614] xhci_hcd 0000:04:00.0: Set TR Deq ptr 0x3f9d10b0, cycle 1

[ 1641.204619] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1641.204625] xhci_hcd 0000:04:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 00000000bd0f07c9 TD as cancel_status is 2
[ 1641.204816] xhci_hcd 0000:04:00.0: Successful Set TR Deq Ptr cmd, deq = @3f9d10b0
[ 1641.204830] xhci_hcd 0000:04:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 00000000bd0f07c9 TD
[ 1641.204839] xhci_hcd 0000:04:00.0: Giveback URB 00000000bd0f07c9, len = 0, expected = 512, status = -32
[ 1641.479086] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 488 bytes untransferred
[ 1641.479896] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 390 bytes untransferred
[ 1644.527245] xhci_hcd 0000:04:00.0: Stalled endpoint for slot 48 ep 2
[ 1644.527259] xhci_hcd 0000:04:00.0: Hard-reset ep 2, slot 48
[ 1644.527268] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1644.527384] xhci_hcd 0000:04:00.0: Ignoring reset ep completion code of 1
[ 1644.527391] xhci_hcd 0000:04:00.0: Removing canceled TD starting at 0x3fa11ef0 (dma) in stream 0 URB 00000000d1d586d2
[ 1644.527403] xhci_hcd 0000:04:00.0: Set TR Deq ptr 0x3fa11f00, cycle 1

[ 1644.527409] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1644.527414] xhci_hcd 0000:04:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 00000000d1d586d2 TD as cancel_status is 2
[ 1644.527572] xhci_hcd 0000:04:00.0: Successful Set TR Deq Ptr cmd, deq = @3fa11f00
[ 1644.527579] xhci_hcd 0000:04:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 00000000d1d586d2 TD
[ 1644.527583] xhci_hcd 0000:04:00.0: Giveback URB 00000000d1d586d2, len = 0, expected = 512, status = -32
[ 1645.488068] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 488 bytes untransferred
[ 1645.492724] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 390 bytes untransferred
[ 1651.183065] xhci_hcd 0000:03:00.0: Stalled endpoint for slot 68 ep 2
[ 1651.183080] xhci_hcd 0000:03:00.0: Hard-reset ep 2, slot 68
[ 1651.183089] xhci_hcd 0000:03:00.0: // Ding dong!
[ 1651.183204] xhci_hcd 0000:03:00.0: Ignoring reset ep completion code of 1
[ 1651.183209] xhci_hcd 0000:03:00.0: Removing canceled TD starting at 0x3f89af00 (dma) in stream 0 URB 00000000480075d4
[ 1651.183221] xhci_hcd 0000:03:00.0: Set TR Deq ptr 0x3f89af10, cycle 0

[ 1651.183228] xhci_hcd 0000:03:00.0: // Ding dong!
[ 1651.183234] xhci_hcd 0000:03:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 00000000480075d4 TD as cancel_status is 2
[ 1651.183380] xhci_hcd 0000:03:00.0: Successful Set TR Deq Ptr cmd, deq = @3f89af10
[ 1651.183388] xhci_hcd 0000:03:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 00000000480075d4 TD
[ 1651.183395] xhci_hcd 0000:03:00.0: Giveback URB 00000000480075d4, len = 0, expected = 512, status = -32
[ 1651.494701] xhci_hcd 0000:03:00.0: ep 0x81 - asked for 512 bytes, 390 bytes untransferred
[ 1651.536377] xhci_hcd 0000:04:00.0: Stalled endpoint for slot 53 ep 2
[ 1651.536391] xhci_hcd 0000:04:00.0: Hard-reset ep 2, slot 53
[ 1651.536399] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1651.536514] xhci_hcd 0000:04:00.0: Ignoring reset ep completion code of 1
[ 1651.536519] xhci_hcd 0000:04:00.0: Removing canceled TD starting at 0x3f9bb4f0 (dma) in stream 0 URB 00000000f2791170
[ 1651.536531] xhci_hcd 0000:04:00.0: Set TR Deq ptr 0x3f9bb500, cycle 1

[ 1651.536538] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1651.536544] xhci_hcd 0000:04:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 00000000f2791170 TD as cancel_status is 2
[ 1651.536690] xhci_hcd 0000:04:00.0: Successful Set TR Deq Ptr cmd, deq = @3f9bb500
[ 1651.536699] xhci_hcd 0000:04:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 00000000f2791170 TD
[ 1651.536706] xhci_hcd 0000:04:00.0: Giveback URB 00000000f2791170, len = 0, expected = 512, status = -32
[ 1651.848124] xhci_hcd 0000:04:00.0: Stalled endpoint for slot 52 ep 2
[ 1651.848128] xhci_hcd 0000:04:00.0: Hard-reset ep 2, slot 52
[ 1651.848130] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1651.848238] xhci_hcd 0000:04:00.0: Ignoring reset ep completion code of 1
[ 1651.848239] xhci_hcd 0000:04:00.0: Removing canceled TD starting at 0x3f8eb630 (dma) in stream 0 URB 000000003cf47625
[ 1651.848241] xhci_hcd 0000:04:00.0: Set TR Deq ptr 0x3f8eb640, cycle 1

[ 1651.848242] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1651.848244] xhci_hcd 0000:04:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 000000003cf47625 TD as cancel_status is 2
[ 1651.848380] xhci_hcd 0000:04:00.0: Successful Set TR Deq Ptr cmd, deq = @3f8eb640
[ 1651.848380] xhci_hcd 0000:04:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 000000003cf47625 TD
[ 1651.848381] xhci_hcd 0000:04:00.0: Giveback URB 000000003cf47625, len = 0, expected = 512, status = -32
[ 1652.501435] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 390 bytes untransferred
[ 1652.502345] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 488 bytes untransferred
[ 1652.502595] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 390 bytes untransferred
[ 1652.502791] xhci_hcd 0000:03:00.0: ep 0x81 - asked for 512 bytes, 488 bytes untransferred
[ 1652.503112] xhci_hcd 0000:03:00.0: ep 0x81 - asked for 512 bytes, 390 bytes untransferred
[ 1653.500202] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 488 bytes untransferred
[ 1653.500406] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 390 bytes untransferred
[ 1653.626922] xhci_hcd 0000:04:00.0: Stalled endpoint for slot 49 ep 2
[ 1653.626937] xhci_hcd 0000:04:00.0: Hard-reset ep 2, slot 49
[ 1653.626945] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1653.627101] xhci_hcd 0000:04:00.0: Ignoring reset ep completion code of 1
[ 1653.627114] xhci_hcd 0000:04:00.0: Removing canceled TD starting at 0x3f9fa8c0 (dma) in stream 0 URB 0000000039fd8dd0
[ 1653.627127] xhci_hcd 0000:04:00.0: Set TR Deq ptr 0x3f9fa8d0, cycle 1

[ 1653.627133] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1653.627138] xhci_hcd 0000:04:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 0000000039fd8dd0 TD as cancel_status is 2
[ 1653.627287] xhci_hcd 0000:04:00.0: Successful Set TR Deq Ptr cmd, deq = @3f9fa8d0
[ 1653.627296] xhci_hcd 0000:04:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 0000000039fd8dd0 TD
[ 1653.627303] xhci_hcd 0000:04:00.0: Giveback URB 0000000039fd8dd0, len = 0, expected = 512, status = -32
[ 1654.501520] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 488 bytes untransferred
[ 1654.501743] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 390 bytes untransferred
[ 1657.995425] xhci_hcd 0000:04:00.0: Stalled endpoint for slot 56 ep 2
[ 1657.995440] xhci_hcd 0000:04:00.0: Hard-reset ep 2, slot 56
[ 1657.995449] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1657.995563] xhci_hcd 0000:04:00.0: Ignoring reset ep completion code of 1
[ 1657.995569] xhci_hcd 0000:04:00.0: Removing canceled TD starting at 0x3f88a850 (dma) in stream 0 URB 00000000260aafe2
[ 1657.995582] xhci_hcd 0000:04:00.0: Set TR Deq ptr 0x3f88a860, cycle 1

[ 1657.995588] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1657.995593] xhci_hcd 0000:04:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 00000000260aafe2 TD as cancel_status is 2
[ 1657.995734] xhci_hcd 0000:04:00.0: Successful Set TR Deq Ptr cmd, deq = @3f88a860
[ 1657.995742] xhci_hcd 0000:04:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 00000000260aafe2 TD
[ 1657.995749] xhci_hcd 0000:04:00.0: Giveback URB 00000000260aafe2, len = 0, expected = 512, status = -32
[ 1658.027836] xhci_hcd 0000:04:00.0: Stalled endpoint for slot 48 ep 2
[ 1658.027850] xhci_hcd 0000:04:00.0: Hard-reset ep 2, slot 48
[ 1658.027859] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1658.027972] xhci_hcd 0000:04:00.0: Ignoring reset ep completion code of 1
[ 1658.027979] xhci_hcd 0000:04:00.0: Removing canceled TD starting at 0x3fa11f20 (dma) in stream 0 URB 00000000f3a95515
[ 1658.027992] xhci_hcd 0000:04:00.0: Set TR Deq ptr 0x3fa11f30, cycle 1

[ 1658.027998] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1658.028003] xhci_hcd 0000:04:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 00000000f3a95515 TD as cancel_status is 2
[ 1658.028144] xhci_hcd 0000:04:00.0: Successful Set TR Deq Ptr cmd, deq = @3fa11f30
[ 1658.028149] xhci_hcd 0000:04:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 00000000f3a95515 TD
[ 1658.028154] xhci_hcd 0000:04:00.0: Giveback URB 00000000f3a95515, len = 0, expected = 512, status = -32
[ 1658.513384] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 488 bytes untransferred
[ 1658.513623] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 390 bytes untransferred
[ 1658.515445] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 390 bytes untransferred
[ 1659.517284] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 488 bytes untransferred
[ 1659.517499] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 390 bytes untransferred
[ 1660.452127] xhci_hcd 0000:04:00.0: Stalled endpoint for slot 51 ep 2
[ 1660.452142] xhci_hcd 0000:04:00.0: Hard-reset ep 2, slot 51
[ 1660.452150] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1660.452265] xhci_hcd 0000:04:00.0: Ignoring reset ep completion code of 1
[ 1660.452271] xhci_hcd 0000:04:00.0: Removing canceled TD starting at 0x3f9d10d0 (dma) in stream 0 URB 000000002b4e9b5c
[ 1660.452283] xhci_hcd 0000:04:00.0: Set TR Deq ptr 0x3f9d10e0, cycle 1

[ 1660.452290] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1660.452295] xhci_hcd 0000:04:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 000000002b4e9b5c TD as cancel_status is 2
[ 1660.452436] xhci_hcd 0000:04:00.0: Successful Set TR Deq Ptr cmd, deq = @3f9d10e0
[ 1660.452444] xhci_hcd 0000:04:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 000000002b4e9b5c TD
[ 1660.452452] xhci_hcd 0000:04:00.0: Giveback URB 000000002b4e9b5c, len = 0, expected = 512, status = -32
[ 1660.519394] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 488 bytes untransferred
[ 1660.519726] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 390 bytes untransferred
[ 1661.374455] xhci_hcd 0000:04:00.0: Stalled endpoint for slot 49 ep 2
[ 1661.374469] xhci_hcd 0000:04:00.0: Hard-reset ep 2, slot 49
[ 1661.374478] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1661.374592] xhci_hcd 0000:04:00.0: Ignoring reset ep completion code of 1
[ 1661.374599] xhci_hcd 0000:04:00.0: Removing canceled TD starting at 0x3f9fa8f0 (dma) in stream 0 URB 000000008e25c329
[ 1661.374611] xhci_hcd 0000:04:00.0: Set TR Deq ptr 0x3f9fa900, cycle 1

[ 1661.374617] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1661.374622] xhci_hcd 0000:04:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 000000008e25c329 TD as cancel_status is 2
[ 1661.374762] xhci_hcd 0000:04:00.0: Successful Set TR Deq Ptr cmd, deq = @3f9fa900
[ 1661.374768] xhci_hcd 0000:04:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 000000008e25c329 TD
[ 1661.374772] xhci_hcd 0000:04:00.0: Giveback URB 000000008e25c329, len = 0, expected = 512, status = -32
[ 1661.521174] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 488 bytes untransferred
[ 1661.521409] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 390 bytes untransferred
[ 1661.583060] xhci_hcd 0000:04:00.0: Stalled endpoint for slot 48 ep 2
[ 1661.583073] xhci_hcd 0000:04:00.0: Hard-reset ep 2, slot 48
[ 1661.583081] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1661.583195] xhci_hcd 0000:04:00.0: Ignoring reset ep completion code of 1
[ 1661.583202] xhci_hcd 0000:04:00.0: Removing canceled TD starting at 0x3fa11f50 (dma) in stream 0 URB 0000000056226134
[ 1661.583213] xhci_hcd 0000:04:00.0: Set TR Deq ptr 0x3fa11f60, cycle 1

[ 1661.583219] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1661.583224] xhci_hcd 0000:04:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 0000000056226134 TD as cancel_status is 2
[ 1661.583364] xhci_hcd 0000:04:00.0: Successful Set TR Deq Ptr cmd, deq = @3fa11f60
[ 1661.583369] xhci_hcd 0000:04:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 0000000056226134 TD
[ 1661.583374] xhci_hcd 0000:04:00.0: Giveback URB 0000000056226134, len = 0, expected = 512, status = -32
[ 1662.523745] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 488 bytes untransferred
[ 1662.524009] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 390 bytes untransferred
[ 1663.430919] xhci_hcd 0000:04:00.0: Stalled endpoint for slot 55 ep 2
[ 1663.430932] xhci_hcd 0000:04:00.0: Hard-reset ep 2, slot 55
[ 1663.430941] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1663.431056] xhci_hcd 0000:04:00.0: Ignoring reset ep completion code of 1
[ 1663.431064] xhci_hcd 0000:04:00.0: Removing canceled TD starting at 0x3f94d890 (dma) in stream 0 URB 000000000221663c
[ 1663.431076] xhci_hcd 0000:04:00.0: Set TR Deq ptr 0x3f94d8a0, cycle 1

[ 1663.431081] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1663.431087] xhci_hcd 0000:04:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 000000000221663c TD as cancel_status is 2
[ 1663.431227] xhci_hcd 0000:04:00.0: Successful Set TR Deq Ptr cmd, deq = @3f94d8a0
[ 1663.431236] xhci_hcd 0000:04:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 000000000221663c TD
[ 1663.431244] xhci_hcd 0000:04:00.0: Giveback URB 000000000221663c, len = 0, expected = 512, status = -32
[ 1663.526922] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 390 bytes untransferred
[ 1664.527260] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 488 bytes untransferred
[ 1664.527586] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 390 bytes untransferred
[ 1666.461288] xhci_hcd 0000:04:00.0: Stalled endpoint for slot 55 ep 2
[ 1666.461302] xhci_hcd 0000:04:00.0: Hard-reset ep 2, slot 55
[ 1666.461309] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1666.461424] xhci_hcd 0000:04:00.0: Ignoring reset ep completion code of 1
[ 1666.461428] xhci_hcd 0000:04:00.0: Removing canceled TD starting at 0x3f94d8d0 (dma) in stream 0 URB 00000000260aafe2
[ 1666.461437] xhci_hcd 0000:04:00.0: Set TR Deq ptr 0x3f94d8e0, cycle 1

[ 1666.461441] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1666.461445] xhci_hcd 0000:04:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 00000000260aafe2 TD as cancel_status is 2
[ 1666.461585] xhci_hcd 0000:04:00.0: Successful Set TR Deq Ptr cmd, deq = @3f94d8e0
[ 1666.461589] xhci_hcd 0000:04:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 00000000260aafe2 TD
[ 1666.461594] xhci_hcd 0000:04:00.0: Giveback URB 00000000260aafe2, len = 0, expected = 512, status = -32
[ 1666.530350] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 390 bytes untransferred
[ 1667.534872] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 488 bytes untransferred
[ 1667.535256] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 390 bytes untransferred
[ 1667.981142] xhci_hcd 0000:04:00.0: Stalled endpoint for slot 52 ep 2
[ 1667.981157] xhci_hcd 0000:04:00.0: Hard-reset ep 2, slot 52
[ 1667.981166] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1667.981280] xhci_hcd 0000:04:00.0: Ignoring reset ep completion code of 1
[ 1667.981286] xhci_hcd 0000:04:00.0: Removing canceled TD starting at 0x3f8eb660 (dma) in stream 0 URB 00000000c84ce726
[ 1667.981298] xhci_hcd 0000:04:00.0: Set TR Deq ptr 0x3f8eb670, cycle 1

[ 1667.981305] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1667.981310] xhci_hcd 0000:04:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 00000000c84ce726 TD as cancel_status is 2
[ 1667.981450] xhci_hcd 0000:04:00.0: Successful Set TR Deq Ptr cmd, deq = @3f8eb670
[ 1667.981458] xhci_hcd 0000:04:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 00000000c84ce726 TD
[ 1667.981465] xhci_hcd 0000:04:00.0: Giveback URB 00000000c84ce726, len = 0, expected = 512, status = -32
[ 1668.529671] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 488 bytes untransferred
[ 1668.529808] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 390 bytes untransferred
[ 1670.103848] xhci_hcd 0000:04:00.0: Stalled endpoint for slot 50 ep 2
[ 1670.103862] xhci_hcd 0000:04:00.0: Hard-reset ep 2, slot 50
[ 1670.103871] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1670.103985] xhci_hcd 0000:04:00.0: Ignoring reset ep completion code of 1
[ 1670.103991] xhci_hcd 0000:04:00.0: Removing canceled TD starting at 0x3f9e6640 (dma) in stream 0 URB 000000001a44d2d0
[ 1670.104004] xhci_hcd 0000:04:00.0: Set TR Deq ptr 0x3f9e6650, cycle 1

[ 1670.104011] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1670.104017] xhci_hcd 0000:04:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 000000001a44d2d0 TD as cancel_status is 2
[ 1670.104158] xhci_hcd 0000:04:00.0: Successful Set TR Deq Ptr cmd, deq = @3f9e6650
[ 1670.104166] xhci_hcd 0000:04:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 000000001a44d2d0 TD
[ 1670.104173] xhci_hcd 0000:04:00.0: Giveback URB 000000001a44d2d0, len = 0, expected = 512, status = -32
[ 1673.113005] xhci_hcd 0000:03:00.0: Stalled endpoint for slot 69 ep 2
[ 1673.113019] xhci_hcd 0000:03:00.0: Hard-reset ep 2, slot 69
[ 1673.113028] xhci_hcd 0000:03:00.0: // Ding dong!
[ 1673.113147] xhci_hcd 0000:03:00.0: Ignoring reset ep completion code of 1
[ 1673.113153] xhci_hcd 0000:03:00.0: Removing canceled TD starting at 0x3f8903e0 (dma) in stream 0 URB 0000000050b7f8ef
[ 1673.113163] xhci_hcd 0000:03:00.0: Set TR Deq ptr 0x3f8903f0, cycle 1

[ 1673.113167] xhci_hcd 0000:03:00.0: // Ding dong!
[ 1673.113171] xhci_hcd 0000:03:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 0000000050b7f8ef TD as cancel_status is 2
[ 1673.113352] xhci_hcd 0000:03:00.0: Successful Set TR Deq Ptr cmd, deq = @3f8903f0
[ 1673.113364] xhci_hcd 0000:03:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 0000000050b7f8ef TD
[ 1673.113370] xhci_hcd 0000:03:00.0: Giveback URB 0000000050b7f8ef, len = 0, expected = 512, status = -32
[ 1673.548063] xhci_hcd 0000:03:00.0: ep 0x81 - asked for 512 bytes, 488 bytes untransferred
[ 1673.548547] xhci_hcd 0000:03:00.0: ep 0x81 - asked for 512 bytes, 390 bytes untransferred
[ 1674.587755] xhci_hcd 0000:04:00.0: Stalled endpoint for slot 52 ep 2
[ 1674.587770] xhci_hcd 0000:04:00.0: Hard-reset ep 2, slot 52
[ 1674.587779] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1674.587894] xhci_hcd 0000:04:00.0: Ignoring reset ep completion code of 1
[ 1674.587900] xhci_hcd 0000:04:00.0: Removing canceled TD starting at 0x3f8eb690 (dma) in stream 0 URB 00000000bcf23b73
[ 1674.587911] xhci_hcd 0000:04:00.0: Set TR Deq ptr 0x3f8eb6a0, cycle 1

[ 1674.587918] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1674.587923] xhci_hcd 0000:04:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 00000000bcf23b73 TD as cancel_status is 2
[ 1674.588063] xhci_hcd 0000:04:00.0: Successful Set TR Deq Ptr cmd, deq = @3f8eb6a0
[ 1674.588070] xhci_hcd 0000:04:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 00000000bcf23b73 TD
[ 1674.588077] xhci_hcd 0000:04:00.0: Giveback URB 00000000bcf23b73, len = 0, expected = 512, status = -32
[ 1675.551506] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 488 bytes untransferred
[ 1675.551773] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 390 bytes untransferred
[ 1676.315286] xhci_hcd 0000:04:00.0: Stalled endpoint for slot 53 ep 2
[ 1676.315300] xhci_hcd 0000:04:00.0: Hard-reset ep 2, slot 53
[ 1676.315308] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1676.315423] xhci_hcd 0000:04:00.0: Ignoring reset ep completion code of 1
[ 1676.315431] xhci_hcd 0000:04:00.0: Removing canceled TD starting at 0x3f9bb530 (dma) in stream 0 URB 00000000bd0f07c9
[ 1676.315444] xhci_hcd 0000:04:00.0: Set TR Deq ptr 0x3f9bb540, cycle 1

[ 1676.315451] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1676.315456] xhci_hcd 0000:04:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 00000000bd0f07c9 TD as cancel_status is 2
[ 1676.315596] xhci_hcd 0000:04:00.0: Successful Set TR Deq Ptr cmd, deq = @3f9bb540
[ 1676.315601] xhci_hcd 0000:04:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 00000000bd0f07c9 TD
[ 1676.315605] xhci_hcd 0000:04:00.0: Giveback URB 00000000bd0f07c9, len = 0, expected = 512, status = -32
[ 1676.559495] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 390 bytes untransferred
[ 1677.094879] xhci_hcd 0000:04:00.0: Stalled endpoint for slot 50 ep 2
[ 1677.094892] xhci_hcd 0000:04:00.0: Hard-reset ep 2, slot 50
[ 1677.094901] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1677.095014] xhci_hcd 0000:04:00.0: Ignoring reset ep completion code of 1
[ 1677.095019] xhci_hcd 0000:04:00.0: Removing canceled TD starting at 0x3f9e6650 (dma) in stream 0 URB 000000005be4dc09
[ 1677.095030] xhci_hcd 0000:04:00.0: Set TR Deq ptr 0x3f9e6660, cycle 1

[ 1677.095037] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1677.095043] xhci_hcd 0000:04:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 000000005be4dc09 TD as cancel_status is 2
[ 1677.095183] xhci_hcd 0000:04:00.0: Successful Set TR Deq Ptr cmd, deq = @3f9e6660
[ 1677.095191] xhci_hcd 0000:04:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 000000005be4dc09 TD
[ 1677.095198] xhci_hcd 0000:04:00.0: Giveback URB 000000005be4dc09, len = 0, expected = 512, status = -32
[ 1677.530917] xhci_hcd 0000:04:00.0: Stalled endpoint for slot 51 ep 2
[ 1677.530930] xhci_hcd 0000:04:00.0: Hard-reset ep 2, slot 51
[ 1677.530938] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1677.531052] xhci_hcd 0000:04:00.0: Ignoring reset ep completion code of 1
[ 1677.531057] xhci_hcd 0000:04:00.0: Removing canceled TD starting at 0x3f9d1100 (dma) in stream 0 URB 0000000039fd8dd0
[ 1677.531067] xhci_hcd 0000:04:00.0: Set TR Deq ptr 0x3f9d1110, cycle 1

[ 1677.531073] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1677.531079] xhci_hcd 0000:04:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 0000000039fd8dd0 TD as cancel_status is 2
[ 1677.531218] xhci_hcd 0000:04:00.0: Successful Set TR Deq Ptr cmd, deq = @3f9d1110
[ 1677.531226] xhci_hcd 0000:04:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 0000000039fd8dd0 TD
[ 1677.531233] xhci_hcd 0000:04:00.0: Giveback URB 0000000039fd8dd0, len = 0, expected = 512, status = -32
[ 1677.556043] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 488 bytes untransferred
[ 1677.556492] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 488 bytes untransferred
[ 1677.556801] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 390 bytes untransferred
[ 1677.556981] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 390 bytes untransferred
[ 1684.963537] xhci_hcd 0000:04:00.0: Stalled endpoint for slot 54 ep 2
[ 1684.963551] xhci_hcd 0000:04:00.0: Hard-reset ep 2, slot 54
[ 1684.963560] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1684.963674] xhci_hcd 0000:04:00.0: Ignoring reset ep completion code of 1
[ 1684.963681] xhci_hcd 0000:04:00.0: Removing canceled TD starting at 0x3f8d4830 (dma) in stream 0 URB 000000009758fd83
[ 1684.963693] xhci_hcd 0000:04:00.0: Set TR Deq ptr 0x3f8d4840, cycle 1

[ 1684.963699] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1684.963705] xhci_hcd 0000:04:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 000000009758fd83 TD as cancel_status is 2
[ 1684.963846] xhci_hcd 0000:04:00.0: Successful Set TR Deq Ptr cmd, deq = @3f8d4840
[ 1684.963854] xhci_hcd 0000:04:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 000000009758fd83 TD
[ 1684.963861] xhci_hcd 0000:04:00.0: Giveback URB 000000009758fd83, len = 0, expected = 512, status = -32
[ 1685.570363] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 488 bytes untransferred
[ 1685.571223] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 390 bytes untransferred
[ 1693.956213] xhci_hcd 0000:04:00.0: Stalled endpoint for slot 54 ep 2
[ 1693.956226] xhci_hcd 0000:04:00.0: Hard-reset ep 2, slot 54
[ 1693.956234] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1693.956348] xhci_hcd 0000:04:00.0: Ignoring reset ep completion code of 1
[ 1693.956352] xhci_hcd 0000:04:00.0: Removing canceled TD starting at 0x3f8d4860 (dma) in stream 0 URB 00000000392b9898
[ 1693.956363] xhci_hcd 0000:04:00.0: Set TR Deq ptr 0x3f8d4870, cycle 1

[ 1693.956367] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1693.956371] xhci_hcd 0000:04:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 00000000392b9898 TD as cancel_status is 2
[ 1693.956511] xhci_hcd 0000:04:00.0: Successful Set TR Deq Ptr cmd, deq = @3f8d4870
[ 1693.956516] xhci_hcd 0000:04:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 00000000392b9898 TD
[ 1693.956520] xhci_hcd 0000:04:00.0: Giveback URB 00000000392b9898, len = 0, expected = 512, status = -32
[ 1694.583335] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 488 bytes untransferred
[ 1694.583979] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 390 bytes untransferred
[ 1694.777037] xhci_hcd 0000:04:00.0: Stalled endpoint for slot 54 ep 2
[ 1694.777050] xhci_hcd 0000:04:00.0: Hard-reset ep 2, slot 54
[ 1694.777058] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1694.777213] xhci_hcd 0000:04:00.0: Ignoring reset ep completion code of 1
[ 1694.777227] xhci_hcd 0000:04:00.0: Removing canceled TD starting at 0x3f8d4890 (dma) in stream 0 URB 00000000e78776b3
[ 1694.777241] xhci_hcd 0000:04:00.0: Set TR Deq ptr 0x3f8d48a0, cycle 1

[ 1694.777247] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1694.777253] xhci_hcd 0000:04:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 00000000e78776b3 TD as cancel_status is 2
[ 1694.777422] xhci_hcd 0000:04:00.0: Successful Set TR Deq Ptr cmd, deq = @3f8d48a0
[ 1694.777437] xhci_hcd 0000:04:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 00000000e78776b3 TD
[ 1694.777445] xhci_hcd 0000:04:00.0: Giveback URB 00000000e78776b3, len = 0, expected = 512, status = -32
[ 1695.585678] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 488 bytes untransferred
[ 1695.585853] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 390 bytes untransferred
[ 1699.985149] xhci_hcd 0000:04:00.0: Stalled endpoint for slot 51 ep 2
[ 1699.985164] xhci_hcd 0000:04:00.0: Hard-reset ep 2, slot 51
[ 1699.985172] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1699.985337] xhci_hcd 0000:04:00.0: Ignoring reset ep completion code of 1
[ 1699.985350] xhci_hcd 0000:04:00.0: Removing canceled TD starting at 0x3f9d1130 (dma) in stream 0 URB 000000001949e57c
[ 1699.985363] xhci_hcd 0000:04:00.0: Set TR Deq ptr 0x3f9d1140, cycle 1

[ 1699.985369] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1699.985375] xhci_hcd 0000:04:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 000000001949e57c TD as cancel_status is 2
[ 1699.985548] xhci_hcd 0000:04:00.0: Successful Set TR Deq Ptr cmd, deq = @3f9d1140
[ 1699.985563] xhci_hcd 0000:04:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 000000001949e57c TD
[ 1699.985572] xhci_hcd 0000:04:00.0: Giveback URB 000000001949e57c, len = 0, expected = 512, status = -32
[ 1700.603033] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 488 bytes untransferred
[ 1700.607545] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 390 bytes untransferred
[ 1700.800111] xhci_hcd 0000:04:00.0: Stalled endpoint for slot 49 ep 2
[ 1700.800125] xhci_hcd 0000:04:00.0: Hard-reset ep 2, slot 49
[ 1700.800134] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1700.800299] xhci_hcd 0000:04:00.0: Ignoring reset ep completion code of 1
[ 1700.800309] xhci_hcd 0000:04:00.0: Removing canceled TD starting at 0x3f9fa920 (dma) in stream 0 URB 00000000f3a95515
[ 1700.800320] xhci_hcd 0000:04:00.0: Set TR Deq ptr 0x3f9fa930, cycle 1

[ 1700.800324] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1700.800328] xhci_hcd 0000:04:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 00000000f3a95515 TD as cancel_status is 2
[ 1700.800516] xhci_hcd 0000:04:00.0: Successful Set TR Deq Ptr cmd, deq = @3f9fa930
[ 1700.800527] xhci_hcd 0000:04:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 00000000f3a95515 TD
[ 1700.800533] xhci_hcd 0000:04:00.0: Giveback URB 00000000f3a95515, len = 0, expected = 512, status = -32
[ 1701.601990] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 488 bytes untransferred
[ 1701.602410] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 390 bytes untransferred
[ 1703.813829] xhci_hcd 0000:04:00.0: Stalled endpoint for slot 55 ep 2
[ 1703.813843] xhci_hcd 0000:04:00.0: Hard-reset ep 2, slot 55
[ 1703.813852] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1703.813966] xhci_hcd 0000:04:00.0: Ignoring reset ep completion code of 1
[ 1703.813972] xhci_hcd 0000:04:00.0: Removing canceled TD starting at 0x3f94d910 (dma) in stream 0 URB 00000000e3f9913b
[ 1703.813984] xhci_hcd 0000:04:00.0: Set TR Deq ptr 0x3f94d920, cycle 1

[ 1703.813991] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1703.813996] xhci_hcd 0000:04:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 00000000e3f9913b TD as cancel_status is 2
[ 1703.814137] xhci_hcd 0000:04:00.0: Successful Set TR Deq Ptr cmd, deq = @3f94d920
[ 1703.814145] xhci_hcd 0000:04:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 00000000e3f9913b TD
[ 1703.814151] xhci_hcd 0000:04:00.0: Giveback URB 00000000e3f9913b, len = 0, expected = 512, status = -32
[ 1704.612383] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 390 bytes untransferred
[ 1705.613138] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 488 bytes untransferred
[ 1705.614818] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 390 bytes untransferred
[ 1706.849368] xhci_hcd 0000:04:00.0: Stalled endpoint for slot 54 ep 2
[ 1706.849382] xhci_hcd 0000:04:00.0: Hard-reset ep 2, slot 54
[ 1706.849391] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1706.849548] xhci_hcd 0000:04:00.0: Ignoring reset ep completion code of 1
[ 1706.849561] xhci_hcd 0000:04:00.0: Removing canceled TD starting at 0x3f8d48c0 (dma) in stream 0 URB 00000000e78776b3
[ 1706.849574] xhci_hcd 0000:04:00.0: Set TR Deq ptr 0x3f8d48d0, cycle 1

[ 1706.849580] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1706.849586] xhci_hcd 0000:04:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 00000000e78776b3 TD as cancel_status is 2
[ 1706.849779] xhci_hcd 0000:04:00.0: Successful Set TR Deq Ptr cmd, deq = @3f8d48d0
[ 1706.849793] xhci_hcd 0000:04:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 00000000e78776b3 TD
[ 1706.849802] xhci_hcd 0000:04:00.0: Giveback URB 00000000e78776b3, len = 0, expected = 512, status = -32
[ 1706.909231] xhci_hcd 0000:04:00.0: Stalled endpoint for slot 51 ep 2
[ 1706.909245] xhci_hcd 0000:04:00.0: Hard-reset ep 2, slot 51
[ 1706.909253] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1706.909406] xhci_hcd 0000:04:00.0: Ignoring reset ep completion code of 1
[ 1706.909419] xhci_hcd 0000:04:00.0: Removing canceled TD starting at 0x3f9d1160 (dma) in stream 0 URB 00000000392b9898
[ 1706.909433] xhci_hcd 0000:04:00.0: Set TR Deq ptr 0x3f9d1170, cycle 1

[ 1706.909439] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1706.909445] xhci_hcd 0000:04:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 00000000392b9898 TD as cancel_status is 2
[ 1706.909626] xhci_hcd 0000:04:00.0: Successful Set TR Deq Ptr cmd, deq = @3f9d1170
[ 1706.909641] xhci_hcd 0000:04:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 00000000392b9898 TD
[ 1706.909649] xhci_hcd 0000:04:00.0: Giveback URB 00000000392b9898, len = 0, expected = 512, status = -32
[ 1707.173078] xhci_hcd 0000:04:00.0: Stalled endpoint for slot 48 ep 2
[ 1707.173091] xhci_hcd 0000:04:00.0: Hard-reset ep 2, slot 48
[ 1707.173100] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1707.173257] xhci_hcd 0000:04:00.0: Ignoring reset ep completion code of 1
[ 1707.173270] xhci_hcd 0000:04:00.0: Removing canceled TD starting at 0x3fa11f80 (dma) in stream 0 URB 000000002c2a2c68
[ 1707.173283] xhci_hcd 0000:04:00.0: Set TR Deq ptr 0x3fa11f90, cycle 1

[ 1707.173290] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1707.173296] xhci_hcd 0000:04:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 000000002c2a2c68 TD as cancel_status is 2
[ 1707.173469] xhci_hcd 0000:04:00.0: Successful Set TR Deq Ptr cmd, deq = @3fa11f90
[ 1707.173483] xhci_hcd 0000:04:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 000000002c2a2c68 TD
[ 1707.173492] xhci_hcd 0000:04:00.0: Giveback URB 000000002c2a2c68, len = 0, expected = 512, status = -32
[ 1707.610822] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 488 bytes untransferred
[ 1707.611018] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 390 bytes untransferred
[ 1707.612286] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 488 bytes untransferred
[ 1707.612514] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 390 bytes untransferred
[ 1707.613516] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 488 bytes untransferred
[ 1707.614700] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 390 bytes untransferred
[ 1709.750374] xhci_hcd 0000:04:00.0: Stalled endpoint for slot 55 ep 2
[ 1709.750388] xhci_hcd 0000:04:00.0: Hard-reset ep 2, slot 55
[ 1709.750396] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1709.750512] xhci_hcd 0000:04:00.0: Ignoring reset ep completion code of 1
[ 1709.750518] xhci_hcd 0000:04:00.0: Removing canceled TD starting at 0x3f94d950 (dma) in stream 0 URB 00000000f178c909
[ 1709.750531] xhci_hcd 0000:04:00.0: Set TR Deq ptr 0x3f94d960, cycle 1

[ 1709.750537] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1709.750543] xhci_hcd 0000:04:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 00000000f178c909 TD as cancel_status is 2
[ 1709.750683] xhci_hcd 0000:04:00.0: Successful Set TR Deq Ptr cmd, deq = @3f94d960
[ 1709.750689] xhci_hcd 0000:04:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 00000000f178c909 TD
[ 1709.750693] xhci_hcd 0000:04:00.0: Giveback URB 00000000f178c909, len = 0, expected = 512, status = -32
[ 1710.624838] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 390 bytes untransferred
[ 1711.342181] xhci_hcd 0000:04:00.0: Stalled endpoint for slot 50 ep 2
[ 1711.342195] xhci_hcd 0000:04:00.0: Hard-reset ep 2, slot 50
[ 1711.342204] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1711.342335] xhci_hcd 0000:04:00.0: Ignoring reset ep completion code of 1
[ 1711.342342] xhci_hcd 0000:04:00.0: Removing canceled TD starting at 0x3f9e6660 (dma) in stream 0 URB 00000000f74e4239
[ 1711.342354] xhci_hcd 0000:04:00.0: Set TR Deq ptr 0x3f9e6670, cycle 1

[ 1711.342361] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1711.342366] xhci_hcd 0000:04:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 00000000f74e4239 TD as cancel_status is 2
[ 1711.342511] xhci_hcd 0000:04:00.0: Successful Set TR Deq Ptr cmd, deq = @3f9e6670
[ 1711.342520] xhci_hcd 0000:04:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 00000000f74e4239 TD
[ 1711.342527] xhci_hcd 0000:04:00.0: Giveback URB 00000000f74e4239, len = 0, expected = 512, status = -32
[ 1711.412466] xhci_hcd 0000:04:00.0: Stalled endpoint for slot 52 ep 2
[ 1711.412481] xhci_hcd 0000:04:00.0: Hard-reset ep 2, slot 52
[ 1711.412490] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1711.412646] xhci_hcd 0000:04:00.0: Ignoring reset ep completion code of 1
[ 1711.412656] xhci_hcd 0000:04:00.0: Removing canceled TD starting at 0x3f8eb6c0 (dma) in stream 0 URB 00000000f3b87e3b
[ 1711.412667] xhci_hcd 0000:04:00.0: Set TR Deq ptr 0x3f8eb6d0, cycle 1

[ 1711.412672] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1711.412676] xhci_hcd 0000:04:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 00000000f3b87e3b TD as cancel_status is 2
[ 1711.412860] xhci_hcd 0000:04:00.0: Successful Set TR Deq Ptr cmd, deq = @3f8eb6d0
[ 1711.412871] xhci_hcd 0000:04:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 00000000f3b87e3b TD
[ 1711.412878] xhci_hcd 0000:04:00.0: Giveback URB 00000000f3b87e3b, len = 0, expected = 512, status = -32
[ 1711.623602] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 488 bytes untransferred
[ 1711.624426] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 390 bytes untransferred
[ 1711.627472] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 488 bytes untransferred
[ 1711.627798] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 390 bytes untransferred
[ 1712.322900] xhci_hcd 0000:04:00.0: Stalled endpoint for slot 53 ep 2
[ 1712.322915] xhci_hcd 0000:04:00.0: Hard-reset ep 2, slot 53
[ 1712.322923] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1712.323042] xhci_hcd 0000:04:00.0: Ignoring reset ep completion code of 1
[ 1712.323050] xhci_hcd 0000:04:00.0: Removing canceled TD starting at 0x3f9bb570 (dma) in stream 0 URB 00000000bd0f07c9
[ 1712.323063] xhci_hcd 0000:04:00.0: Set TR Deq ptr 0x3f9bb580, cycle 1

[ 1712.323070] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1712.323076] xhci_hcd 0000:04:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 00000000bd0f07c9 TD as cancel_status is 2
[ 1712.323220] xhci_hcd 0000:04:00.0: Successful Set TR Deq Ptr cmd, deq = @3f9bb580
[ 1712.323227] xhci_hcd 0000:04:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 00000000bd0f07c9 TD
[ 1712.323231] xhci_hcd 0000:04:00.0: Giveback URB 00000000bd0f07c9, len = 0, expected = 512, status = -32
[ 1712.629576] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 390 bytes untransferred
[ 1713.625886] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 488 bytes untransferred
[ 1713.626160] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 390 bytes untransferred
[ 1714.328954] xhci_hcd 0000:04:00.0: Stalled endpoint for slot 53 ep 2
[ 1714.328968] xhci_hcd 0000:04:00.0: Hard-reset ep 2, slot 53
[ 1714.328977] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1714.329099] xhci_hcd 0000:04:00.0: Ignoring reset ep completion code of 1
[ 1714.329105] xhci_hcd 0000:04:00.0: Removing canceled TD starting at 0x3f9bb5b0 (dma) in stream 0 URB 0000000085f5ccec
[ 1714.329114] xhci_hcd 0000:04:00.0: Set TR Deq ptr 0x3f9bb5c0, cycle 1

[ 1714.329119] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1714.329122] xhci_hcd 0000:04:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 0000000085f5ccec TD as cancel_status is 2
[ 1714.329306] xhci_hcd 0000:04:00.0: Successful Set TR Deq Ptr cmd, deq = @3f9bb5c0
[ 1714.329317] xhci_hcd 0000:04:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 0000000085f5ccec TD
[ 1714.329324] xhci_hcd 0000:04:00.0: Giveback URB 0000000085f5ccec, len = 0, expected = 512, status = -32
[ 1714.633727] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 390 bytes untransferred
[ 1715.634198] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 488 bytes untransferred
[ 1715.635442] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 390 bytes untransferred
[ 1721.728715] xhci_hcd 0000:04:00.0: Stalled endpoint for slot 50 ep 2
[ 1721.728730] xhci_hcd 0000:04:00.0: Hard-reset ep 2, slot 50
[ 1721.728738] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1721.728866] xhci_hcd 0000:04:00.0: Ignoring reset ep completion code of 1
[ 1721.728871] xhci_hcd 0000:04:00.0: Removing canceled TD starting at 0x3f9e6670 (dma) in stream 0 URB 000000007bb533a0
[ 1721.728881] xhci_hcd 0000:04:00.0: Set TR Deq ptr 0x3f9e6680, cycle 1

[ 1721.728886] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1721.728890] xhci_hcd 0000:04:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 000000007bb533a0 TD as cancel_status is 2
[ 1721.729073] xhci_hcd 0000:04:00.0: Successful Set TR Deq Ptr cmd, deq = @3f9e6680
[ 1721.729085] xhci_hcd 0000:04:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 000000007bb533a0 TD
[ 1721.729091] xhci_hcd 0000:04:00.0: Giveback URB 000000007bb533a0, len = 0, expected = 512, status = -32
[ 1721.939288] xhci_hcd 0000:03:00.0: Stalled endpoint for slot 70 ep 2
[ 1721.939301] xhci_hcd 0000:03:00.0: Hard-reset ep 2, slot 70
[ 1721.939310] xhci_hcd 0000:03:00.0: // Ding dong!
[ 1721.939476] xhci_hcd 0000:03:00.0: Ignoring reset ep completion code of 1
[ 1721.939487] xhci_hcd 0000:03:00.0: Removing canceled TD starting at 0x3f8842c0 (dma) in stream 0 URB 000000008634f5b5
[ 1721.939497] xhci_hcd 0000:03:00.0: Set TR Deq ptr 0x3f8842d0, cycle 1

[ 1721.939502] xhci_hcd 0000:03:00.0: // Ding dong!
[ 1721.939506] xhci_hcd 0000:03:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 000000008634f5b5 TD as cancel_status is 2
[ 1721.939700] xhci_hcd 0000:03:00.0: Successful Set TR Deq Ptr cmd, deq = @3f8842d0
[ 1721.939712] xhci_hcd 0000:03:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 000000008634f5b5 TD
[ 1721.939718] xhci_hcd 0000:03:00.0: Giveback URB 000000008634f5b5, len = 0, expected = 512, status = -32
[ 1722.644620] xhci_hcd 0000:03:00.0: ep 0x81 - asked for 512 bytes, 488 bytes untransferred
[ 1722.644860] xhci_hcd 0000:03:00.0: ep 0x81 - asked for 512 bytes, 390 bytes untransferred
[ 1724.316823] xhci_hcd 0000:04:00.0: Stalled endpoint for slot 51 ep 2
[ 1724.316837] xhci_hcd 0000:04:00.0: Hard-reset ep 2, slot 51
[ 1724.316846] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1724.316960] xhci_hcd 0000:04:00.0: Ignoring reset ep completion code of 1
[ 1724.316964] xhci_hcd 0000:04:00.0: Removing canceled TD starting at 0x3f9d1190 (dma) in stream 0 URB 000000005be4dc09
[ 1724.316973] xhci_hcd 0000:04:00.0: Set TR Deq ptr 0x3f9d11a0, cycle 1

[ 1724.316977] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1724.316981] xhci_hcd 0000:04:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 000000005be4dc09 TD as cancel_status is 2
[ 1724.317121] xhci_hcd 0000:04:00.0: Successful Set TR Deq Ptr cmd, deq = @3f9d11a0
[ 1724.317126] xhci_hcd 0000:04:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 000000005be4dc09 TD
[ 1724.317130] xhci_hcd 0000:04:00.0: Giveback URB 000000005be4dc09, len = 0, expected = 512, status = -32
[ 1724.647792] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 488 bytes untransferred
[ 1724.648024] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 390 bytes untransferred
[ 1724.834167] xhci_hcd 0000:04:00.0: Stalled endpoint for slot 54 ep 2
[ 1724.834182] xhci_hcd 0000:04:00.0: Hard-reset ep 2, slot 54
[ 1724.834191] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1724.834306] xhci_hcd 0000:04:00.0: Ignoring reset ep completion code of 1
[ 1724.834313] xhci_hcd 0000:04:00.0: Removing canceled TD starting at 0x3f8d48f0 (dma) in stream 0 URB 00000000cdf9c1a2
[ 1724.834326] xhci_hcd 0000:04:00.0: Set TR Deq ptr 0x3f8d4900, cycle 1

[ 1724.834332] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1724.834337] xhci_hcd 0000:04:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 00000000cdf9c1a2 TD as cancel_status is 2
[ 1724.834478] xhci_hcd 0000:04:00.0: Successful Set TR Deq Ptr cmd, deq = @3f8d4900
[ 1724.834483] xhci_hcd 0000:04:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 00000000cdf9c1a2 TD
[ 1724.834487] xhci_hcd 0000:04:00.0: Giveback URB 00000000cdf9c1a2, len = 0, expected = 512, status = -32
[ 1725.047428] xhci_hcd 0000:03:00.0: Stalled endpoint for slot 62 ep 2
[ 1725.047443] xhci_hcd 0000:03:00.0: Hard-reset ep 2, slot 62
[ 1725.047451] xhci_hcd 0000:03:00.0: // Ding dong!
[ 1725.047570] xhci_hcd 0000:03:00.0: Ignoring reset ep completion code of 1
[ 1725.047577] xhci_hcd 0000:03:00.0: Removing canceled TD starting at 0x3fa05030 (dma) in stream 0 URB 00000000f28f388a
[ 1725.047587] xhci_hcd 0000:03:00.0: Set TR Deq ptr 0x3fa05040, cycle 1

[ 1725.047592] xhci_hcd 0000:03:00.0: // Ding dong!
[ 1725.047596] xhci_hcd 0000:03:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 00000000f28f388a TD as cancel_status is 2
[ 1725.047777] xhci_hcd 0000:03:00.0: Successful Set TR Deq Ptr cmd, deq = @3fa05040
[ 1725.047789] xhci_hcd 0000:03:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 00000000f28f388a TD
[ 1725.047795] xhci_hcd 0000:03:00.0: Giveback URB 00000000f28f388a, len = 0, expected = 512, status = -32
[ 1725.656063] xhci_hcd 0000:03:00.0: ep 0x81 - asked for 512 bytes, 390 bytes untransferred
[ 1725.656601] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 488 bytes untransferred
[ 1725.656839] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 390 bytes untransferred
[ 1726.654432] xhci_hcd 0000:03:00.0: ep 0x81 - asked for 512 bytes, 488 bytes untransferred
[ 1726.655586] xhci_hcd 0000:03:00.0: ep 0x81 - asked for 512 bytes, 390 bytes untransferred
[ 1728.134958] xhci_hcd 0000:04:00.0: Stalled endpoint for slot 56 ep 2
[ 1728.134974] xhci_hcd 0000:04:00.0: Hard-reset ep 2, slot 56
[ 1728.134981] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1728.135096] xhci_hcd 0000:04:00.0: Ignoring reset ep completion code of 1
[ 1728.135103] xhci_hcd 0000:04:00.0: Removing canceled TD starting at 0x3f88a890 (dma) in stream 0 URB 000000008eebfe5b
[ 1728.135113] xhci_hcd 0000:04:00.0: Set TR Deq ptr 0x3f88a8a0, cycle 1

[ 1728.135117] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1728.135121] xhci_hcd 0000:04:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 000000008eebfe5b TD as cancel_status is 2
[ 1728.135261] xhci_hcd 0000:04:00.0: Successful Set TR Deq Ptr cmd, deq = @3f88a8a0
[ 1728.135267] xhci_hcd 0000:04:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 000000008eebfe5b TD
[ 1728.135271] xhci_hcd 0000:04:00.0: Giveback URB 000000008eebfe5b, len = 0, expected = 512, status = -32
[ 1728.655863] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 390 bytes untransferred
[ 1728.679876] xhci_hcd 0000:03:00.0: Stalled endpoint for slot 66 ep 2
[ 1728.679890] xhci_hcd 0000:03:00.0: Hard-reset ep 2, slot 66
[ 1728.679898] xhci_hcd 0000:03:00.0: // Ding dong!
[ 1728.680019] xhci_hcd 0000:03:00.0: Ignoring reset ep completion code of 1
[ 1728.680026] xhci_hcd 0000:03:00.0: Removing canceled TD starting at 0x3f9bf3b0 (dma) in stream 0 URB 000000007e99c302
[ 1728.680036] xhci_hcd 0000:03:00.0: Set TR Deq ptr 0x3f9bf3c0, cycle 1

[ 1728.680040] xhci_hcd 0000:03:00.0: // Ding dong!
[ 1728.680044] xhci_hcd 0000:03:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 000000007e99c302 TD as cancel_status is 2
[ 1728.680231] xhci_hcd 0000:03:00.0: Successful Set TR Deq Ptr cmd, deq = @3f9bf3c0
[ 1728.680243] xhci_hcd 0000:03:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 000000007e99c302 TD
[ 1728.680249] xhci_hcd 0000:03:00.0: Giveback URB 000000007e99c302, len = 0, expected = 512, status = -32
[ 1729.658001] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 488 bytes untransferred
[ 1729.658099] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 390 bytes untransferred
[ 1729.665325] xhci_hcd 0000:03:00.0: ep 0x81 - asked for 512 bytes, 488 bytes untransferred
[ 1729.666885] xhci_hcd 0000:03:00.0: ep 0x81 - asked for 512 bytes, 390 bytes untransferred
[ 1730.002910] xhci_hcd 0000:04:00.0: Stalled endpoint for slot 48 ep 2
[ 1730.002925] xhci_hcd 0000:04:00.0: Hard-reset ep 2, slot 48
[ 1730.002933] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1730.003088] xhci_hcd 0000:04:00.0: Ignoring reset ep completion code of 1
[ 1730.003098] xhci_hcd 0000:04:00.0: Removing canceled TD starting at 0x3fa11fb0 (dma) in stream 0 URB 000000005f73b8af
[ 1730.003109] xhci_hcd 0000:04:00.0: Set TR Deq ptr 0x3fa11fc0, cycle 1

[ 1730.003113] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1730.003118] xhci_hcd 0000:04:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 000000005f73b8af TD as cancel_status is 2
[ 1730.003299] xhci_hcd 0000:04:00.0: Successful Set TR Deq Ptr cmd, deq = @3fa11fc0
[ 1730.003310] xhci_hcd 0000:04:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 000000005f73b8af TD
[ 1730.003317] xhci_hcd 0000:04:00.0: Giveback URB 000000005f73b8af, len = 0, expected = 512, status = -32
[ 1730.667023] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 488 bytes untransferred
[ 1730.668105] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 390 bytes untransferred
[ 1742.519289] xhci_hcd 0000:04:00.0: Stalled endpoint for slot 51 ep 2
[ 1742.519303] xhci_hcd 0000:04:00.0: Hard-reset ep 2, slot 51
[ 1742.519312] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1742.519465] xhci_hcd 0000:04:00.0: Ignoring reset ep completion code of 1
[ 1742.519476] xhci_hcd 0000:04:00.0: Removing canceled TD starting at 0x3f9d11c0 (dma) in stream 0 URB 000000005c082aee
[ 1742.519487] xhci_hcd 0000:04:00.0: Set TR Deq ptr 0x3f9d11d0, cycle 1

[ 1742.519492] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1742.519496] xhci_hcd 0000:04:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 000000005c082aee TD as cancel_status is 2
[ 1742.519690] xhci_hcd 0000:04:00.0: Successful Set TR Deq Ptr cmd, deq = @3f9d11d0
[ 1742.519702] xhci_hcd 0000:04:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 000000005c082aee TD
[ 1742.519708] xhci_hcd 0000:04:00.0: Giveback URB 000000005c082aee, len = 0, expected = 512, status = -32
[ 1742.692365] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 488 bytes untransferred
[ 1742.693110] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 390 bytes untransferred
[ 1743.588159] xhci_hcd 0000:04:00.0: Stalled endpoint for slot 50 ep 2
[ 1743.588172] xhci_hcd 0000:04:00.0: Hard-reset ep 2, slot 50
[ 1743.588180] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1743.588294] xhci_hcd 0000:04:00.0: Ignoring reset ep completion code of 1
[ 1743.588298] xhci_hcd 0000:04:00.0: Removing canceled TD starting at 0x3f9e6680 (dma) in stream 0 URB 00000000d129b110
[ 1743.588307] xhci_hcd 0000:04:00.0: Set TR Deq ptr 0x3f9e6690, cycle 1

[ 1743.588311] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1743.588315] xhci_hcd 0000:04:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 00000000d129b110 TD as cancel_status is 2
[ 1743.588455] xhci_hcd 0000:04:00.0: Successful Set TR Deq Ptr cmd, deq = @3f9e6690
[ 1743.588459] xhci_hcd 0000:04:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 00000000d129b110 TD
[ 1743.588463] xhci_hcd 0000:04:00.0: Giveback URB 00000000d129b110, len = 0, expected = 512, status = -32
[ 1744.619529] xhci_hcd 0000:04:00.0: Stalled endpoint for slot 49 ep 2
[ 1744.619544] xhci_hcd 0000:04:00.0: Hard-reset ep 2, slot 49
[ 1744.619552] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1744.619708] xhci_hcd 0000:04:00.0: Ignoring reset ep completion code of 1
[ 1744.619719] xhci_hcd 0000:04:00.0: Removing canceled TD starting at 0x3f9fa950 (dma) in stream 0 URB 000000001a97f55f
[ 1744.619730] xhci_hcd 0000:04:00.0: Set TR Deq ptr 0x3f9fa960, cycle 1

[ 1744.619735] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1744.619739] xhci_hcd 0000:04:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 000000001a97f55f TD as cancel_status is 2
[ 1744.619923] xhci_hcd 0000:04:00.0: Successful Set TR Deq Ptr cmd, deq = @3f9fa960
[ 1744.619935] xhci_hcd 0000:04:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 000000001a97f55f TD
[ 1744.619942] xhci_hcd 0000:04:00.0: Giveback URB 000000001a97f55f, len = 0, expected = 512, status = -32
[ 1744.695416] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 488 bytes untransferred
[ 1744.695977] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 390 bytes untransferred
[ 1748.967096] xhci_hcd 0000:04:00.0: Stalled endpoint for slot 54 ep 2
[ 1748.967111] xhci_hcd 0000:04:00.0: Hard-reset ep 2, slot 54
[ 1748.967120] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1748.967276] xhci_hcd 0000:04:00.0: Ignoring reset ep completion code of 1
[ 1748.967286] xhci_hcd 0000:04:00.0: Removing canceled TD starting at 0x3f8d4920 (dma) in stream 0 URB 000000007a2efa3c
[ 1748.967298] xhci_hcd 0000:04:00.0: Set TR Deq ptr 0x3f8d4930, cycle 1

[ 1748.967302] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1748.967307] xhci_hcd 0000:04:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 000000007a2efa3c TD as cancel_status is 2
[ 1748.967494] xhci_hcd 0000:04:00.0: Successful Set TR Deq Ptr cmd, deq = @3f8d4930
[ 1748.967506] xhci_hcd 0000:04:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 000000007a2efa3c TD
[ 1748.967512] xhci_hcd 0000:04:00.0: Giveback URB 000000007a2efa3c, len = 0, expected = 512, status = -32
[ 1749.705726] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 488 bytes untransferred
[ 1749.705959] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 390 bytes untransferred
[ 1750.380754] xhci_hcd 0000:04:00.0: Stalled endpoint for slot 48 ep 2
[ 1750.380768] xhci_hcd 0000:04:00.0: Hard-reset ep 2, slot 48
[ 1750.380776] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1750.380930] xhci_hcd 0000:04:00.0: Ignoring reset ep completion code of 1
[ 1750.380941] xhci_hcd 0000:04:00.0: Removing canceled TD starting at 0x3fa11fe0 (dma) in stream 0 URB 00000000f243c11c
[ 1750.380952] xhci_hcd 0000:04:00.0: Set TR Deq ptr 0x3fa11ff0, cycle 1

[ 1750.380956] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1750.380961] xhci_hcd 0000:04:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 00000000f243c11c TD as cancel_status is 2
[ 1750.381142] xhci_hcd 0000:04:00.0: Successful Set TR Deq Ptr cmd, deq = @3fa11ff0
[ 1750.381154] xhci_hcd 0000:04:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 00000000f243c11c TD
[ 1750.381160] xhci_hcd 0000:04:00.0: Giveback URB 00000000f243c11c, len = 0, expected = 512, status = -32
[ 1750.709635] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 488 bytes untransferred
[ 1750.709939] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 390 bytes untransferred
[ 1752.387209] xhci_hcd 0000:04:00.0: Stalled endpoint for slot 53 ep 2
[ 1752.387223] xhci_hcd 0000:04:00.0: Hard-reset ep 2, slot 53
[ 1752.387232] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1752.387397] xhci_hcd 0000:04:00.0: Ignoring reset ep completion code of 1
[ 1752.387408] xhci_hcd 0000:04:00.0: Removing canceled TD starting at 0x3f9bb5f0 (dma) in stream 0 URB 00000000ef6a7501
[ 1752.387420] xhci_hcd 0000:04:00.0: Set TR Deq ptr 0x3f9bb600, cycle 1

[ 1752.387424] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1752.387428] xhci_hcd 0000:04:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 00000000ef6a7501 TD as cancel_status is 2
[ 1752.387611] xhci_hcd 0000:04:00.0: Successful Set TR Deq Ptr cmd, deq = @3f9bb600
[ 1752.387623] xhci_hcd 0000:04:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 00000000ef6a7501 TD
[ 1752.387629] xhci_hcd 0000:04:00.0: Giveback URB 00000000ef6a7501, len = 0, expected = 512, status = -32
[ 1752.673338] xhci_hcd 0000:04:00.0: Stalled endpoint for slot 51 ep 2
[ 1752.673351] xhci_hcd 0000:04:00.0: Hard-reset ep 2, slot 51
[ 1752.673359] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1752.673516] xhci_hcd 0000:04:00.0: Ignoring reset ep completion code of 1
[ 1752.673527] xhci_hcd 0000:04:00.0: Removing canceled TD starting at 0x3f9d11f0 (dma) in stream 0 URB 000000006e4aba43
[ 1752.673538] xhci_hcd 0000:04:00.0: Set TR Deq ptr 0x3f9d1200, cycle 1

[ 1752.673542] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1752.673547] xhci_hcd 0000:04:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 000000006e4aba43 TD as cancel_status is 2
[ 1752.673736] xhci_hcd 0000:04:00.0: Successful Set TR Deq Ptr cmd, deq = @3f9d1200
[ 1752.673749] xhci_hcd 0000:04:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 000000006e4aba43 TD
[ 1752.673755] xhci_hcd 0000:04:00.0: Giveback URB 000000006e4aba43, len = 0, expected = 512, status = -32
[ 1752.712876] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 390 bytes untransferred
[ 1752.713800] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 488 bytes untransferred
[ 1752.714125] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 390 bytes untransferred
[ 1753.497493] xhci_hcd 0000:04:00.0: Stalled endpoint for slot 48 ep 2
[ 1753.497507] xhci_hcd 0000:04:00.0: Hard-reset ep 2, slot 48
[ 1753.497515] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1753.497630] xhci_hcd 0000:04:00.0: Ignoring reset ep completion code of 1
[ 1753.497634] xhci_hcd 0000:04:00.0: Removing canceled TD starting at 0x3fa10020 (dma) in stream 0 URB 00000000546aa930
[ 1753.497644] xhci_hcd 0000:04:00.0: Set TR Deq ptr 0x3fa10030, cycle 1

[ 1753.497648] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1753.497652] xhci_hcd 0000:04:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 00000000546aa930 TD as cancel_status is 2
[ 1753.497792] xhci_hcd 0000:04:00.0: Successful Set TR Deq Ptr cmd, deq = @3fa10030
[ 1753.497797] xhci_hcd 0000:04:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 00000000546aa930 TD
[ 1753.497801] xhci_hcd 0000:04:00.0: Giveback URB 00000000546aa930, len = 0, expected = 512, status = -32
[ 1753.715176] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 488 bytes untransferred
[ 1753.715539] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 390 bytes untransferred
[ 1753.715994] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 488 bytes untransferred
[ 1753.716315] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 390 bytes untransferred
[ 1756.410880] xhci_hcd 0000:04:00.0: Stalled endpoint for slot 56 ep 2
[ 1756.410894] xhci_hcd 0000:04:00.0: Hard-reset ep 2, slot 56
[ 1756.410903] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1756.411026] xhci_hcd 0000:04:00.0: Ignoring reset ep completion code of 1
[ 1756.411031] xhci_hcd 0000:04:00.0: Removing canceled TD starting at 0x3f88a8d0 (dma) in stream 0 URB 000000001e13cecd
[ 1756.411041] xhci_hcd 0000:04:00.0: Set TR Deq ptr 0x3f88a8e0, cycle 1

[ 1756.411045] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1756.411049] xhci_hcd 0000:04:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 000000001e13cecd TD as cancel_status is 2
[ 1756.411232] xhci_hcd 0000:04:00.0: Successful Set TR Deq Ptr cmd, deq = @3f88a8e0
[ 1756.411243] xhci_hcd 0000:04:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 000000001e13cecd TD
[ 1756.411249] xhci_hcd 0000:04:00.0: Giveback URB 000000001e13cecd, len = 0, expected = 512, status = -32
[ 1756.723170] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 390 bytes untransferred
[ 1757.724704] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 488 bytes untransferred
[ 1757.725073] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 390 bytes untransferred
[ 1759.333618] xhci_hcd 0000:04:00.0: Stalled endpoint for slot 57 ep 2
[ 1759.333633] xhci_hcd 0000:04:00.0: Hard-reset ep 2, slot 57
[ 1759.333642] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1759.333764] xhci_hcd 0000:04:00.0: Ignoring reset ep completion code of 1
[ 1759.333769] xhci_hcd 0000:04:00.0: Removing canceled TD starting at 0x3f880770 (dma) in stream 0 URB 0000000099cab8f1
[ 1759.333779] xhci_hcd 0000:04:00.0: Set TR Deq ptr 0x3f880780, cycle 1

[ 1759.333783] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1759.333788] xhci_hcd 0000:04:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 0000000099cab8f1 TD as cancel_status is 2
[ 1759.333928] xhci_hcd 0000:04:00.0: Successful Set TR Deq Ptr cmd, deq = @3f880780
[ 1759.333933] xhci_hcd 0000:04:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 0000000099cab8f1 TD
[ 1759.333937] xhci_hcd 0000:04:00.0: Giveback URB 0000000099cab8f1, len = 0, expected = 512, status = -32
[ 1759.337827] xhci_hcd 0000:04:00.0: Stalled endpoint for slot 48 ep 2
[ 1759.337840] xhci_hcd 0000:04:00.0: Hard-reset ep 2, slot 48
[ 1759.337848] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1759.337962] xhci_hcd 0000:04:00.0: Ignoring reset ep completion code of 1
[ 1759.337966] xhci_hcd 0000:04:00.0: Removing canceled TD starting at 0x3fa10050 (dma) in stream 0 URB 0000000020c24aea
[ 1759.337974] xhci_hcd 0000:04:00.0: Set TR Deq ptr 0x3fa10060, cycle 1

[ 1759.337978] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1759.337982] xhci_hcd 0000:04:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 0000000020c24aea TD as cancel_status is 2
[ 1759.338122] xhci_hcd 0000:04:00.0: Successful Set TR Deq Ptr cmd, deq = @3fa10060
[ 1759.338127] xhci_hcd 0000:04:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 0000000020c24aea TD
[ 1759.338131] xhci_hcd 0000:04:00.0: Giveback URB 0000000020c24aea, len = 0, expected = 512, status = -32
[ 1759.729254] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 488 bytes untransferred
[ 1759.729294] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 488 bytes untransferred
[ 1759.729547] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 390 bytes untransferred
[ 1759.730391] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 390 bytes untransferred
[ 1762.556242] xhci_hcd 0000:04:00.0: Stalled endpoint for slot 57 ep 2
[ 1762.556259] xhci_hcd 0000:04:00.0: Hard-reset ep 2, slot 57
[ 1762.556265] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1762.556417] xhci_hcd 0000:04:00.0: Ignoring reset ep completion code of 1
[ 1762.556423] xhci_hcd 0000:04:00.0: Removing canceled TD starting at 0x3f8807a0 (dma) in stream 0 URB 000000006ccba267
[ 1762.556431] xhci_hcd 0000:04:00.0: Set TR Deq ptr 0x3f8807b0, cycle 1

[ 1762.556434] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1762.556437] xhci_hcd 0000:04:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 000000006ccba267 TD as cancel_status is 2
[ 1762.556617] xhci_hcd 0000:04:00.0: Successful Set TR Deq Ptr cmd, deq = @3f8807b0
[ 1762.556624] xhci_hcd 0000:04:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 000000006ccba267 TD
[ 1762.556628] xhci_hcd 0000:04:00.0: Giveback URB 000000006ccba267, len = 0, expected = 512, status = -32
[ 1762.728488] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 488 bytes untransferred
[ 1762.728725] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 390 bytes untransferred
[ 1771.237071] xhci_hcd 0000:04:00.0: Stalled endpoint for slot 57 ep 2
[ 1771.237075] xhci_hcd 0000:04:00.0: Hard-reset ep 2, slot 57
[ 1771.237077] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1771.237224] xhci_hcd 0000:04:00.0: Ignoring reset ep completion code of 1
[ 1771.237226] xhci_hcd 0000:04:00.0: Removing canceled TD starting at 0x3f8807d0 (dma) in stream 0 URB 00000000ed9e6535
[ 1771.237228] xhci_hcd 0000:04:00.0: Set TR Deq ptr 0x3f8807e0, cycle 1

[ 1771.237229] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1771.237231] xhci_hcd 0000:04:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 00000000ed9e6535 TD as cancel_status is 2
[ 1771.237392] xhci_hcd 0000:04:00.0: Successful Set TR Deq Ptr cmd, deq = @3f8807e0
[ 1771.237394] xhci_hcd 0000:04:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 00000000ed9e6535 TD
[ 1771.237395] xhci_hcd 0000:04:00.0: Giveback URB 00000000ed9e6535, len = 0, expected = 512, status = -32
[ 1771.752971] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 488 bytes untransferred
[ 1771.753434] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 390 bytes untransferred
[ 1771.967304] xhci_hcd 0000:04:00.0: Stalled endpoint for slot 52 ep 2
[ 1771.967318] xhci_hcd 0000:04:00.0: Hard-reset ep 2, slot 52
[ 1771.967327] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1771.967452] xhci_hcd 0000:04:00.0: Ignoring reset ep completion code of 1
[ 1771.967458] xhci_hcd 0000:04:00.0: Removing canceled TD starting at 0x3f8eb6f0 (dma) in stream 0 URB 000000004e37973d
[ 1771.967468] xhci_hcd 0000:04:00.0: Set TR Deq ptr 0x3f8eb700, cycle 1

[ 1771.967472] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1771.967476] xhci_hcd 0000:04:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 000000004e37973d TD as cancel_status is 2
[ 1771.967666] xhci_hcd 0000:04:00.0: Successful Set TR Deq Ptr cmd, deq = @3f8eb700
[ 1771.967678] xhci_hcd 0000:04:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 000000004e37973d TD
[ 1771.967684] xhci_hcd 0000:04:00.0: Giveback URB 000000004e37973d, len = 0, expected = 512, status = -32
[ 1772.752655] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 488 bytes untransferred
[ 1772.752932] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 390 bytes untransferred
[ 1773.795958] xhci_hcd 0000:04:00.0: Stalled endpoint for slot 50 ep 2
[ 1773.795973] xhci_hcd 0000:04:00.0: Hard-reset ep 2, slot 50
[ 1773.795982] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1773.796109] xhci_hcd 0000:04:00.0: Ignoring reset ep completion code of 1
[ 1773.796115] xhci_hcd 0000:04:00.0: Removing canceled TD starting at 0x3f9e6690 (dma) in stream 0 URB 000000005c082aee
[ 1773.796124] xhci_hcd 0000:04:00.0: Set TR Deq ptr 0x3f9e66a0, cycle 1

[ 1773.796128] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1773.796133] xhci_hcd 0000:04:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 000000005c082aee TD as cancel_status is 2
[ 1773.796314] xhci_hcd 0000:04:00.0: Successful Set TR Deq Ptr cmd, deq = @3f9e66a0
[ 1773.796326] xhci_hcd 0000:04:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 000000005c082aee TD
[ 1773.796333] xhci_hcd 0000:04:00.0: Giveback URB 000000005c082aee, len = 0, expected = 512, status = -32
[ 1777.274872] xhci_hcd 0000:03:00.0: Stalled endpoint for slot 69 ep 2
[ 1777.274886] xhci_hcd 0000:03:00.0: Hard-reset ep 2, slot 69
[ 1777.274895] xhci_hcd 0000:03:00.0: // Ding dong!
[ 1777.275049] xhci_hcd 0000:03:00.0: Ignoring reset ep completion code of 1
[ 1777.275060] xhci_hcd 0000:03:00.0: Removing canceled TD starting at 0x3f890410 (dma) in stream 0 URB 00000000d2d79145
[ 1777.275071] xhci_hcd 0000:03:00.0: Set TR Deq ptr 0x3f890420, cycle 1

[ 1777.275076] xhci_hcd 0000:03:00.0: // Ding dong!
[ 1777.275080] xhci_hcd 0000:03:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 00000000d2d79145 TD as cancel_status is 2
[ 1777.275262] xhci_hcd 0000:03:00.0: Successful Set TR Deq Ptr cmd, deq = @3f890420
[ 1777.275274] xhci_hcd 0000:03:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 00000000d2d79145 TD
[ 1777.275281] xhci_hcd 0000:03:00.0: Giveback URB 00000000d2d79145, len = 0, expected = 512, status = -32
[ 1777.606115] xhci_hcd 0000:04:00.0: Stalled endpoint for slot 51 ep 2
[ 1777.606129] xhci_hcd 0000:04:00.0: Hard-reset ep 2, slot 51
[ 1777.606138] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1777.606260] xhci_hcd 0000:04:00.0: Ignoring reset ep completion code of 1
[ 1777.606266] xhci_hcd 0000:04:00.0: Removing canceled TD starting at 0x3f9d1220 (dma) in stream 0 URB 000000009fe6ddd1
[ 1777.606276] xhci_hcd 0000:04:00.0: Set TR Deq ptr 0x3f9d1230, cycle 1

[ 1777.606280] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1777.606285] xhci_hcd 0000:04:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 000000009fe6ddd1 TD as cancel_status is 2
[ 1777.606469] xhci_hcd 0000:04:00.0: Successful Set TR Deq Ptr cmd, deq = @3f9d1230
[ 1777.606481] xhci_hcd 0000:04:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 000000009fe6ddd1 TD
[ 1777.606488] xhci_hcd 0000:04:00.0: Giveback URB 000000009fe6ddd1, len = 0, expected = 512, status = -32
[ 1777.765639] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 488 bytes untransferred
[ 1777.766322] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 390 bytes untransferred
[ 1777.766786] xhci_hcd 0000:03:00.0: ep 0x81 - asked for 512 bytes, 488 bytes untransferred
[ 1777.767082] xhci_hcd 0000:03:00.0: ep 0x81 - asked for 512 bytes, 390 bytes untransferred
[ 1778.504229] xhci_hcd 0000:04:00.0: Stalled endpoint for slot 53 ep 2
[ 1778.504243] xhci_hcd 0000:04:00.0: Hard-reset ep 2, slot 53
[ 1778.504252] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1778.504366] xhci_hcd 0000:04:00.0: Ignoring reset ep completion code of 1
[ 1778.504371] xhci_hcd 0000:04:00.0: Removing canceled TD starting at 0x3f9bb630 (dma) in stream 0 URB 000000001573422a
[ 1778.504380] xhci_hcd 0000:04:00.0: Set TR Deq ptr 0x3f9bb640, cycle 1

[ 1778.504384] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1778.504388] xhci_hcd 0000:04:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 000000001573422a TD as cancel_status is 2
[ 1778.504573] xhci_hcd 0000:04:00.0: Successful Set TR Deq Ptr cmd, deq = @3f9bb640
[ 1778.504584] xhci_hcd 0000:04:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 000000001573422a TD
[ 1778.504591] xhci_hcd 0000:04:00.0: Giveback URB 000000001573422a, len = 0, expected = 512, status = -32
[ 1778.763162] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 390 bytes untransferred
[ 1779.771025] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 488 bytes untransferred
[ 1779.771464] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 390 bytes untransferred
[ 1780.623428] xhci_hcd 0000:04:00.0: Stalled endpoint for slot 54 ep 2
[ 1780.623442] xhci_hcd 0000:04:00.0: Hard-reset ep 2, slot 54
[ 1780.623451] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1780.623575] xhci_hcd 0000:04:00.0: Ignoring reset ep completion code of 1
[ 1780.623581] xhci_hcd 0000:04:00.0: Removing canceled TD starting at 0x3f8d4950 (dma) in stream 0 URB 00000000a7c244d6
[ 1780.623591] xhci_hcd 0000:04:00.0: Set TR Deq ptr 0x3f8d4960, cycle 1

[ 1780.623595] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1780.623599] xhci_hcd 0000:04:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 00000000a7c244d6 TD as cancel_status is 2
[ 1780.623794] xhci_hcd 0000:04:00.0: Successful Set TR Deq Ptr cmd, deq = @3f8d4960
[ 1780.623806] xhci_hcd 0000:04:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 00000000a7c244d6 TD
[ 1780.623812] xhci_hcd 0000:04:00.0: Giveback URB 00000000a7c244d6, len = 0, expected = 512, status = -32
[ 1780.773307] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 488 bytes untransferred
[ 1780.773510] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 390 bytes untransferred
[ 1781.868551] xhci_hcd 0000:04:00.0: Stalled endpoint for slot 54 ep 2
[ 1781.868565] xhci_hcd 0000:04:00.0: Hard-reset ep 2, slot 54
[ 1781.868573] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1781.868695] xhci_hcd 0000:04:00.0: Ignoring reset ep completion code of 1
[ 1781.868701] xhci_hcd 0000:04:00.0: Removing canceled TD starting at 0x3f8d4980 (dma) in stream 0 URB 000000002d1da013
[ 1781.868710] xhci_hcd 0000:04:00.0: Set TR Deq ptr 0x3f8d4990, cycle 1

[ 1781.868715] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1781.868719] xhci_hcd 0000:04:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 000000002d1da013 TD as cancel_status is 2
[ 1781.868900] xhci_hcd 0000:04:00.0: Successful Set TR Deq Ptr cmd, deq = @3f8d4990
[ 1781.868912] xhci_hcd 0000:04:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 000000002d1da013 TD
[ 1781.868918] xhci_hcd 0000:04:00.0: Giveback URB 000000002d1da013, len = 0, expected = 512, status = -32
[ 1782.776573] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 488 bytes untransferred
[ 1782.776877] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 390 bytes untransferred
[ 1782.877310] xhci_hcd 0000:04:00.0: Stalled endpoint for slot 53 ep 2
[ 1782.877324] xhci_hcd 0000:04:00.0: Hard-reset ep 2, slot 53
[ 1782.877333] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1782.877452] xhci_hcd 0000:04:00.0: Ignoring reset ep completion code of 1
[ 1782.877458] xhci_hcd 0000:04:00.0: Removing canceled TD starting at 0x3f9bb670 (dma) in stream 0 URB 00000000ec4dd14d
[ 1782.877467] xhci_hcd 0000:04:00.0: Set TR Deq ptr 0x3f9bb680, cycle 1

[ 1782.877471] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1782.877476] xhci_hcd 0000:04:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 00000000ec4dd14d TD as cancel_status is 2
[ 1782.877666] xhci_hcd 0000:04:00.0: Successful Set TR Deq Ptr cmd, deq = @3f9bb680
[ 1782.877678] xhci_hcd 0000:04:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 00000000ec4dd14d TD
[ 1782.877684] xhci_hcd 0000:04:00.0: Giveback URB 00000000ec4dd14d, len = 0, expected = 512, status = -32
[ 1783.778676] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 390 bytes untransferred
[ 1784.780935] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 488 bytes untransferred
[ 1784.781241] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 390 bytes untransferred
[ 1789.220011] xhci_hcd 0000:04:00.0: Stalled endpoint for slot 52 ep 2
[ 1789.220026] xhci_hcd 0000:04:00.0: Hard-reset ep 2, slot 52
[ 1789.220034] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1789.220162] xhci_hcd 0000:04:00.0: Ignoring reset ep completion code of 1
[ 1789.220167] xhci_hcd 0000:04:00.0: Removing canceled TD starting at 0x3f8eb720 (dma) in stream 0 URB 00000000211033d4
[ 1789.220177] xhci_hcd 0000:04:00.0: Set TR Deq ptr 0x3f8eb730, cycle 1

[ 1789.220181] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1789.220185] xhci_hcd 0000:04:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 00000000211033d4 TD as cancel_status is 2
[ 1789.220375] xhci_hcd 0000:04:00.0: Successful Set TR Deq Ptr cmd, deq = @3f8eb730
[ 1789.220387] xhci_hcd 0000:04:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 00000000211033d4 TD
[ 1789.220393] xhci_hcd 0000:04:00.0: Giveback URB 00000000211033d4, len = 0, expected = 512, status = -32
[ 1789.788185] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 488 bytes untransferred
[ 1789.788489] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 390 bytes untransferred
[ 1792.784011] xhci_hcd 0000:04:00.0: Stalled endpoint for slot 57 ep 2
[ 1792.784025] xhci_hcd 0000:04:00.0: Hard-reset ep 2, slot 57
[ 1792.784034] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1792.784158] xhci_hcd 0000:04:00.0: Ignoring reset ep completion code of 1
[ 1792.784163] xhci_hcd 0000:04:00.0: Removing canceled TD starting at 0x3f880800 (dma) in stream 0 URB 00000000c673b9c5
[ 1792.784173] xhci_hcd 0000:04:00.0: Set TR Deq ptr 0x3f880810, cycle 1

[ 1792.784177] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1792.784182] xhci_hcd 0000:04:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 00000000c673b9c5 TD as cancel_status is 2
[ 1792.784370] xhci_hcd 0000:04:00.0: Successful Set TR Deq Ptr cmd, deq = @3f880810
[ 1792.784383] xhci_hcd 0000:04:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 00000000c673b9c5 TD
[ 1792.784389] xhci_hcd 0000:04:00.0: Giveback URB 00000000c673b9c5, len = 0, expected = 512, status = -32
[ 1792.790509] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 488 bytes untransferred
[ 1792.790740] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 390 bytes untransferred
[ 1793.999745] xhci_hcd 0000:04:00.0: Stalled endpoint for slot 55 ep 2
[ 1793.999759] xhci_hcd 0000:04:00.0: Hard-reset ep 2, slot 55
[ 1793.999768] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1793.999891] xhci_hcd 0000:04:00.0: Ignoring reset ep completion code of 1
[ 1793.999897] xhci_hcd 0000:04:00.0: Removing canceled TD starting at 0x3f94d990 (dma) in stream 0 URB 000000004c5beb59
[ 1793.999906] xhci_hcd 0000:04:00.0: Set TR Deq ptr 0x3f94d9a0, cycle 1

[ 1793.999911] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1793.999915] xhci_hcd 0000:04:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 000000004c5beb59 TD as cancel_status is 2
[ 1794.000104] xhci_hcd 0000:04:00.0: Successful Set TR Deq Ptr cmd, deq = @3f94d9a0
[ 1794.000116] xhci_hcd 0000:04:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 000000004c5beb59 TD
[ 1794.000123] xhci_hcd 0000:04:00.0: Giveback URB 000000004c5beb59, len = 0, expected = 512, status = -32
[ 1794.234847] xhci_hcd 0000:04:00.0: Stalled endpoint for slot 49 ep 2
[ 1794.234861] xhci_hcd 0000:04:00.0: Hard-reset ep 2, slot 49
[ 1794.234869] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1794.234996] xhci_hcd 0000:04:00.0: Ignoring reset ep completion code of 1
[ 1794.235002] xhci_hcd 0000:04:00.0: Removing canceled TD starting at 0x3f9fa980 (dma) in stream 0 URB 000000004284872f
[ 1794.235011] xhci_hcd 0000:04:00.0: Set TR Deq ptr 0x3f9fa990, cycle 1

[ 1794.235015] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1794.235019] xhci_hcd 0000:04:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 000000004284872f TD as cancel_status is 2
[ 1794.235201] xhci_hcd 0000:04:00.0: Successful Set TR Deq Ptr cmd, deq = @3f9fa990
[ 1794.235212] xhci_hcd 0000:04:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 000000004284872f TD
[ 1794.235218] xhci_hcd 0000:04:00.0: Giveback URB 000000004284872f, len = 0, expected = 512, status = -32
[ 1794.329698] xhci_hcd 0000:04:00.0: Stalled endpoint for slot 51 ep 2
[ 1794.329711] xhci_hcd 0000:04:00.0: Hard-reset ep 2, slot 51
[ 1794.329719] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1794.329841] xhci_hcd 0000:04:00.0: Ignoring reset ep completion code of 1
[ 1794.329847] xhci_hcd 0000:04:00.0: Removing canceled TD starting at 0x3f9d1250 (dma) in stream 0 URB 00000000d45d3338
[ 1794.329856] xhci_hcd 0000:04:00.0: Set TR Deq ptr 0x3f9d1260, cycle 1

[ 1794.329861] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1794.329865] xhci_hcd 0000:04:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 00000000d45d3338 TD as cancel_status is 2
[ 1794.330048] xhci_hcd 0000:04:00.0: Successful Set TR Deq Ptr cmd, deq = @3f9d1260
[ 1794.330060] xhci_hcd 0000:04:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 00000000d45d3338 TD
[ 1794.330066] xhci_hcd 0000:04:00.0: Giveback URB 00000000d45d3338, len = 0, expected = 512, status = -32
[ 1794.795457] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 488 bytes untransferred
[ 1794.795473] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 488 bytes untransferred
[ 1794.795706] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 390 bytes untransferred
[ 1794.796556] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 390 bytes untransferred
[ 1794.798485] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 390 bytes untransferred
[ 1795.051580] xhci_hcd 0000:04:00.0: Stalled endpoint for slot 51 ep 2
[ 1795.051593] xhci_hcd 0000:04:00.0: Hard-reset ep 2, slot 51
[ 1795.051601] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1795.051771] xhci_hcd 0000:04:00.0: Ignoring reset ep completion code of 1
[ 1795.051782] xhci_hcd 0000:04:00.0: Removing canceled TD starting at 0x3f9d1280 (dma) in stream 0 URB 000000001d3e45ea
[ 1795.051792] xhci_hcd 0000:04:00.0: Set TR Deq ptr 0x3f9d1290, cycle 1

[ 1795.051797] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1795.051801] xhci_hcd 0000:04:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 000000001d3e45ea TD as cancel_status is 2
[ 1795.052002] xhci_hcd 0000:04:00.0: Successful Set TR Deq Ptr cmd, deq = @3f9d1290
[ 1795.052014] xhci_hcd 0000:04:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 000000001d3e45ea TD
[ 1795.052020] xhci_hcd 0000:04:00.0: Giveback URB 000000001d3e45ea, len = 0, expected = 512, status = -32
[ 1795.797332] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 488 bytes untransferred
[ 1795.797528] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 390 bytes untransferred
[ 1795.803174] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 488 bytes untransferred
[ 1795.804928] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 390 bytes untransferred
[ 1799.202557] xhci_hcd 0000:04:00.0: Stalled endpoint for slot 54 ep 2
[ 1799.202571] xhci_hcd 0000:04:00.0: Hard-reset ep 2, slot 54
[ 1799.202579] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1799.202703] xhci_hcd 0000:04:00.0: Ignoring reset ep completion code of 1
[ 1799.202708] xhci_hcd 0000:04:00.0: Removing canceled TD starting at 0x3f8d49b0 (dma) in stream 0 URB 000000000f2734a0
[ 1799.202718] xhci_hcd 0000:04:00.0: Set TR Deq ptr 0x3f8d49c0, cycle 1

[ 1799.202722] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1799.202727] xhci_hcd 0000:04:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 000000000f2734a0 TD as cancel_status is 2
[ 1799.202910] xhci_hcd 0000:04:00.0: Successful Set TR Deq Ptr cmd, deq = @3f8d49c0
[ 1799.202923] xhci_hcd 0000:04:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 000000000f2734a0 TD
[ 1799.202929] xhci_hcd 0000:04:00.0: Giveback URB 000000000f2734a0, len = 0, expected = 512, status = -32
[ 1799.809138] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 488 bytes untransferred
[ 1799.813793] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 390 bytes untransferred
[ 1802.218405] xhci_hcd 0000:04:00.0: Stalled endpoint for slot 48 ep 2
[ 1802.218420] xhci_hcd 0000:04:00.0: Hard-reset ep 2, slot 48
[ 1802.218429] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1802.218555] xhci_hcd 0000:04:00.0: Ignoring reset ep completion code of 1
[ 1802.218560] xhci_hcd 0000:04:00.0: Removing canceled TD starting at 0x3fa10080 (dma) in stream 0 URB 00000000efc88be0
[ 1802.218570] xhci_hcd 0000:04:00.0: Set TR Deq ptr 0x3fa10090, cycle 1

[ 1802.218575] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1802.218579] xhci_hcd 0000:04:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 00000000efc88be0 TD as cancel_status is 2
[ 1802.218769] xhci_hcd 0000:04:00.0: Successful Set TR Deq Ptr cmd, deq = @3fa10090
[ 1802.218782] xhci_hcd 0000:04:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 00000000efc88be0 TD
[ 1802.218788] xhci_hcd 0000:04:00.0: Giveback URB 00000000efc88be0, len = 0, expected = 512, status = -32
[ 1802.816354] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 488 bytes untransferred
[ 1802.816638] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 390 bytes untransferred
[ 1803.347649] xhci_hcd 0000:04:00.0: Stalled endpoint for slot 52 ep 2
[ 1803.347664] xhci_hcd 0000:04:00.0: Hard-reset ep 2, slot 52
[ 1803.347672] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1803.347797] xhci_hcd 0000:04:00.0: Ignoring reset ep completion code of 1
[ 1803.347802] xhci_hcd 0000:04:00.0: Removing canceled TD starting at 0x3f8eb750 (dma) in stream 0 URB 00000000211033d4
[ 1803.347811] xhci_hcd 0000:04:00.0: Set TR Deq ptr 0x3f8eb760, cycle 1

[ 1803.347816] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1803.347820] xhci_hcd 0000:04:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 00000000211033d4 TD as cancel_status is 2
[ 1803.348009] xhci_hcd 0000:04:00.0: Successful Set TR Deq Ptr cmd, deq = @3f8eb760
[ 1803.348021] xhci_hcd 0000:04:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 00000000211033d4 TD
[ 1803.348028] xhci_hcd 0000:04:00.0: Giveback URB 00000000211033d4, len = 0, expected = 512, status = -32
[ 1803.820123] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 488 bytes untransferred
[ 1803.824651] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 390 bytes untransferred
[ 1804.481581] xhci_hcd 0000:04:00.0: Stalled endpoint for slot 50 ep 2
[ 1804.481594] xhci_hcd 0000:04:00.0: Hard-reset ep 2, slot 50
[ 1804.481603] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1804.481720] xhci_hcd 0000:04:00.0: Ignoring reset ep completion code of 1
[ 1804.481726] xhci_hcd 0000:04:00.0: Removing canceled TD starting at 0x3f9e66a0 (dma) in stream 0 URB 000000005c082aee
[ 1804.481735] xhci_hcd 0000:04:00.0: Set TR Deq ptr 0x3f9e66b0, cycle 1

[ 1804.481740] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1804.481744] xhci_hcd 0000:04:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 000000005c082aee TD as cancel_status is 2
[ 1804.481934] xhci_hcd 0000:04:00.0: Successful Set TR Deq Ptr cmd, deq = @3f9e66b0
[ 1804.481946] xhci_hcd 0000:04:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 000000005c082aee TD
[ 1804.481952] xhci_hcd 0000:04:00.0: Giveback URB 000000005c082aee, len = 0, expected = 512, status = -32
[ 1804.735567] xhci_hcd 0000:04:00.0: Stalled endpoint for slot 55 ep 2
[ 1804.735581] xhci_hcd 0000:04:00.0: Hard-reset ep 2, slot 55
[ 1804.735589] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1804.735712] xhci_hcd 0000:04:00.0: Ignoring reset ep completion code of 1
[ 1804.735718] xhci_hcd 0000:04:00.0: Removing canceled TD starting at 0x3f94d9d0 (dma) in stream 0 URB 00000000e483f3cb
[ 1804.735727] xhci_hcd 0000:04:00.0: Set TR Deq ptr 0x3f94d9e0, cycle 1

[ 1804.735731] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1804.735735] xhci_hcd 0000:04:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 00000000e483f3cb TD as cancel_status is 2
[ 1804.735916] xhci_hcd 0000:04:00.0: Successful Set TR Deq Ptr cmd, deq = @3f94d9e0
[ 1804.735927] xhci_hcd 0000:04:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 00000000e483f3cb TD
[ 1804.735933] xhci_hcd 0000:04:00.0: Giveback URB 00000000e483f3cb, len = 0, expected = 512, status = -32
[ 1804.818771] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 390 bytes untransferred
[ 1805.822929] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 488 bytes untransferred
[ 1805.823255] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 390 bytes untransferred
[ 1808.458213] xhci_hcd 0000:04:00.0: Stalled endpoint for slot 51 ep 2
[ 1808.458217] xhci_hcd 0000:04:00.0: Hard-reset ep 2, slot 51
[ 1808.458219] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1808.458437] xhci_hcd 0000:04:00.0: Ignoring reset ep completion code of 1
[ 1808.458439] xhci_hcd 0000:04:00.0: Removing canceled TD starting at 0x3f9d12b0 (dma) in stream 0 URB 00000000fbbe931e
[ 1808.458441] xhci_hcd 0000:04:00.0: Set TR Deq ptr 0x3f9d12c0, cycle 1

[ 1808.458442] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1808.458444] xhci_hcd 0000:04:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 00000000fbbe931e TD as cancel_status is 2
[ 1808.458711] xhci_hcd 0000:04:00.0: Successful Set TR Deq Ptr cmd, deq = @3f9d12c0
[ 1808.458713] xhci_hcd 0000:04:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 00000000fbbe931e TD
[ 1808.458714] xhci_hcd 0000:04:00.0: Giveback URB 00000000fbbe931e, len = 0, expected = 512, status = -32
[ 1808.826566] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 488 bytes untransferred
[ 1808.826930] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 390 bytes untransferred
[ 1814.761346] xhci_hcd 0000:04:00.0: Stalled endpoint for slot 55 ep 2
[ 1814.761357] xhci_hcd 0000:04:00.0: Hard-reset ep 2, slot 55
[ 1814.761363] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1814.761475] xhci_hcd 0000:04:00.0: Ignoring reset ep completion code of 1
[ 1814.761478] xhci_hcd 0000:04:00.0: Removing canceled TD starting at 0x3f94da10 (dma) in stream 0 URB 00000000fae6951c
[ 1814.761484] xhci_hcd 0000:04:00.0: Set TR Deq ptr 0x3f94da20, cycle 1

[ 1814.761487] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1814.761490] xhci_hcd 0000:04:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 00000000fae6951c TD as cancel_status is 2
[ 1814.761629] xhci_hcd 0000:04:00.0: Successful Set TR Deq Ptr cmd, deq = @3f94da20
[ 1814.761632] xhci_hcd 0000:04:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 00000000fae6951c TD
[ 1814.761635] xhci_hcd 0000:04:00.0: Giveback URB 00000000fae6951c, len = 0, expected = 512, status = -32
[ 1814.833809] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 390 bytes untransferred
[ 1815.835922] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 488 bytes untransferred
[ 1815.840542] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 390 bytes untransferred
[ 1817.268841] Non-volatile memory driver v1.3
[ 1817.415376] st: Version 20160209, fixed bufsize 32768, s/g segs 256
[ 1817.733916] xhci_hcd 0000:04:00.0: Stalled endpoint for slot 51 ep 2
[ 1817.733930] xhci_hcd 0000:04:00.0: Hard-reset ep 2, slot 51
[ 1817.733939] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1817.734094] xhci_hcd 0000:04:00.0: Ignoring reset ep completion code of 1
[ 1817.734106] xhci_hcd 0000:04:00.0: Removing canceled TD starting at 0x3f9d12e0 (dma) in stream 0 URB 00000000cdb6a85b
[ 1817.734117] xhci_hcd 0000:04:00.0: Set TR Deq ptr 0x3f9d12f0, cycle 1

[ 1817.734121] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1817.734126] xhci_hcd 0000:04:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 00000000cdb6a85b TD as cancel_status is 2
[ 1817.734316] xhci_hcd 0000:04:00.0: Successful Set TR Deq Ptr cmd, deq = @3f9d12f0
[ 1817.734328] xhci_hcd 0000:04:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 00000000cdb6a85b TD
[ 1817.734335] xhci_hcd 0000:04:00.0: Giveback URB 00000000cdb6a85b, len = 0, expected = 512, status = -32
[ 1817.840277] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 488 bytes untransferred
[ 1817.841031] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 390 bytes untransferred
[ 1818.865709] pci 0000:01:00.0: invalid VPD tag 0xff (size 0) at offset 0; assume missing optional EEPROM
[ 1818.866360] pci 0000:05:00.0: invalid VPD tag 0xff (size 0) at offset 0; assume missing optional EEPROM
[ 1818.882809] r8169 0000:09:00.0: invalid VPD tag 0x00 (size 0) at offset 0; assume missing optional EEPROM
[ 1818.925430] xhci_hcd 0000:00:14.0: Waiting for status stage event
[ 1818.928645] xhci_hcd 0000:00:14.0: Waiting for status stage event
[ 1818.930862] xhci_hcd 0000:00:14.0: Waiting for status stage event
[ 1818.941880] xhci_hcd 0000:00:14.0: Stalled endpoint for slot 11 ep 0
[ 1818.941885] xhci_hcd 0000:00:14.0: Hard-reset ep 0, slot 11
[ 1818.941888] xhci_hcd 0000:00:14.0: // Ding dong!
[ 1818.941911] xhci_hcd 0000:00:14.0: Ignoring reset ep completion code of 1
[ 1818.941913] xhci_hcd 0000:00:14.0: Removing canceled TD starting at 0x1013a76d0 (dma) in stream 0 URB 00000000d0712ab1
[ 1818.941917] xhci_hcd 0000:00:14.0: Set TR Deq ptr 0x1013a7700, cycle 1

[ 1818.941918] xhci_hcd 0000:00:14.0: // Ding dong!
[ 1818.941920] xhci_hcd 0000:00:14.0: xhci_giveback_invalidated_tds: Keep cancelled URB 00000000d0712ab1 TD as cancel_status is 2
[ 1818.942047] xhci_hcd 0000:00:14.0: Successful Set TR Deq Ptr cmd, deq = @1013a7700
[ 1818.942052] xhci_hcd 0000:00:14.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 00000000d0712ab1 TD
[ 1818.942054] xhci_hcd 0000:00:14.0: Giveback URB 00000000d0712ab1, len = 0, expected = 4, status = -32
[ 1818.945732] xhci_hcd 0000:00:14.0: Waiting for status stage event
[ 1818.949542] xhci_hcd 0000:00:14.0: Waiting for status stage event
[ 1818.951131] xhci_hcd 0000:00:14.0: Waiting for status stage event
[ 1818.962192] xhci_hcd 0000:00:14.0: Stalled endpoint for slot 9 ep 0
[ 1818.962203] xhci_hcd 0000:00:14.0: Hard-reset ep 0, slot 9
[ 1818.962211] xhci_hcd 0000:00:14.0: // Ding dong!
[ 1818.962246] xhci_hcd 0000:00:14.0: Ignoring reset ep completion code of 1
[ 1818.962250] xhci_hcd 0000:00:14.0: Removing canceled TD starting at 0x1101a36d0 (dma) in stream 0 URB 00000000d790180c
[ 1818.962258] xhci_hcd 0000:00:14.0: Set TR Deq ptr 0x1101a3700, cycle 1

[ 1818.962263] xhci_hcd 0000:00:14.0: // Ding dong!
[ 1818.962296] xhci_hcd 0000:00:14.0: xhci_giveback_invalidated_tds: Keep cancelled URB 00000000d790180c TD as cancel_status is 2
[ 1818.962304] xhci_hcd 0000:00:14.0: Successful Set TR Deq Ptr cmd, deq = @1101a3700
[ 1818.962309] xhci_hcd 0000:00:14.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 00000000d790180c TD
[ 1818.962313] xhci_hcd 0000:00:14.0: Giveback URB 00000000d790180c, len = 0, expected = 4, status = -32
[ 1818.967459] xhci_hcd 0000:00:14.0: Waiting for status stage event
[ 1818.970857] xhci_hcd 0000:00:14.0: Waiting for status stage event
[ 1818.972345] xhci_hcd 0000:00:14.0: Waiting for status stage event
[ 1818.983108] xhci_hcd 0000:00:14.0: Stalled endpoint for slot 7 ep 0
[ 1818.983120] xhci_hcd 0000:00:14.0: Hard-reset ep 0, slot 7
[ 1818.983128] xhci_hcd 0000:00:14.0: // Ding dong!
[ 1818.983162] xhci_hcd 0000:00:14.0: Ignoring reset ep completion code of 1
[ 1818.983166] xhci_hcd 0000:00:14.0: Removing canceled TD starting at 0x103e916d0 (dma) in stream 0 URB 00000000d790180c
[ 1818.983175] xhci_hcd 0000:00:14.0: Set TR Deq ptr 0x103e91700, cycle 1

[ 1818.983179] xhci_hcd 0000:00:14.0: // Ding dong!
[ 1818.983213] xhci_hcd 0000:00:14.0: xhci_giveback_invalidated_tds: Keep cancelled URB 00000000d790180c TD as cancel_status is 2
[ 1818.983221] xhci_hcd 0000:00:14.0: Successful Set TR Deq Ptr cmd, deq = @103e91700
[ 1818.983225] xhci_hcd 0000:00:14.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 00000000d790180c TD
[ 1818.983229] xhci_hcd 0000:00:14.0: Giveback URB 00000000d790180c, len = 0, expected = 4, status = -32
[ 1818.988371] xhci_hcd 0000:00:14.0: Waiting for status stage event
[ 1818.991684] xhci_hcd 0000:00:14.0: Waiting for status stage event
[ 1818.993196] xhci_hcd 0000:00:14.0: Waiting for status stage event
[ 1819.003915] xhci_hcd 0000:00:14.0: Stalled endpoint for slot 5 ep 0
[ 1819.003926] xhci_hcd 0000:00:14.0: Hard-reset ep 0, slot 5
[ 1819.003934] xhci_hcd 0000:00:14.0: // Ding dong!
[ 1819.003970] xhci_hcd 0000:00:14.0: Ignoring reset ep completion code of 1
[ 1819.003974] xhci_hcd 0000:00:14.0: Removing canceled TD starting at 0x11073c6d0 (dma) in stream 0 URB 00000000d790180c
[ 1819.003982] xhci_hcd 0000:00:14.0: Set TR Deq ptr 0x11073c700, cycle 1

[ 1819.003986] xhci_hcd 0000:00:14.0: // Ding dong!
[ 1819.004020] xhci_hcd 0000:00:14.0: xhci_giveback_invalidated_tds: Keep cancelled URB 00000000d790180c TD as cancel_status is 2
[ 1819.004028] xhci_hcd 0000:00:14.0: Successful Set TR Deq Ptr cmd, deq = @11073c700
[ 1819.004032] xhci_hcd 0000:00:14.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 00000000d790180c TD
[ 1819.004036] xhci_hcd 0000:00:14.0: Giveback URB 00000000d790180c, len = 0, expected = 4, status = -32
[ 1819.007889] xhci_hcd 0000:00:14.0: Waiting for status stage event
[ 1819.011732] xhci_hcd 0000:00:14.0: Waiting for status stage event
[ 1819.013214] xhci_hcd 0000:00:14.0: Waiting for status stage event
[ 1819.023403] xhci_hcd 0000:00:14.0: Stalled endpoint for slot 3 ep 0
[ 1819.023415] xhci_hcd 0000:00:14.0: Hard-reset ep 0, slot 3
[ 1819.023423] xhci_hcd 0000:00:14.0: // Ding dong!
[ 1819.023476] xhci_hcd 0000:00:14.0: Ignoring reset ep completion code of 1
[ 1819.023480] xhci_hcd 0000:00:14.0: Removing canceled TD starting at 0x11017be00 (dma) in stream 0 URB 00000000d790180c
[ 1819.023489] xhci_hcd 0000:00:14.0: Set TR Deq ptr 0x11017be30, cycle 1

[ 1819.023494] xhci_hcd 0000:00:14.0: // Ding dong!
[ 1819.023527] xhci_hcd 0000:00:14.0: xhci_giveback_invalidated_tds: Keep cancelled URB 00000000d790180c TD as cancel_status is 2
[ 1819.023536] xhci_hcd 0000:00:14.0: Successful Set TR Deq Ptr cmd, deq = @11017be30
[ 1819.023541] xhci_hcd 0000:00:14.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 00000000d790180c TD
[ 1819.023545] xhci_hcd 0000:00:14.0: Giveback URB 00000000d790180c, len = 0, expected = 4, status = -32
[ 1819.025620] xhci_hcd 0000:00:14.0: Waiting for status stage event
[ 1819.027545] xhci_hcd 0000:00:14.0: Stalled endpoint for slot 1 ep 0
[ 1819.027558] xhci_hcd 0000:00:14.0: Hard-reset ep 0, slot 1
[ 1819.027566] xhci_hcd 0000:00:14.0: // Ding dong!
[ 1819.027621] xhci_hcd 0000:00:14.0: Ignoring reset ep completion code of 1
[ 1819.027625] xhci_hcd 0000:00:14.0: Removing canceled TD starting at 0x110ad06d0 (dma) in stream 0 URB 00000000d790180c
[ 1819.027634] xhci_hcd 0000:00:14.0: Set TR Deq ptr 0x110ad0700, cycle 1

[ 1819.027638] xhci_hcd 0000:00:14.0: // Ding dong!
[ 1819.027671] xhci_hcd 0000:00:14.0: xhci_giveback_invalidated_tds: Keep cancelled URB 00000000d790180c TD as cancel_status is 2
[ 1819.027679] xhci_hcd 0000:00:14.0: Successful Set TR Deq Ptr cmd, deq = @110ad0700
[ 1819.027683] xhci_hcd 0000:00:14.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 00000000d790180c TD
[ 1819.027688] xhci_hcd 0000:00:14.0: Giveback URB 00000000d790180c, len = 0, expected = 4, status = -32
[ 1819.028965] xhci_hcd 0000:00:14.0: Get port status 2-1 read: 0x2a0, return 0x2a0
[ 1819.029016] xhci_hcd 0000:00:14.0: Get port status 2-2 read: 0x1203, return 0x203
[ 1819.029066] xhci_hcd 0000:00:14.0: Get port status 2-3 read: 0x1243, return 0x243
[ 1819.029117] xhci_hcd 0000:00:14.0: Get port status 2-4 read: 0x2a0, return 0x2a0
[ 1819.029168] xhci_hcd 0000:00:14.0: Get port status 2-5 read: 0x2a0, return 0x2a0
[ 1819.029219] xhci_hcd 0000:00:14.0: Get port status 2-6 read: 0x2a0, return 0x2a0
[ 1819.029270] xhci_hcd 0000:00:14.0: Get port status 2-7 read: 0x2a0, return 0x2a0
[ 1819.029321] xhci_hcd 0000:00:14.0: Get port status 2-8 read: 0x2a0, return 0x2a0
[ 1819.029372] xhci_hcd 0000:00:14.0: Get port status 2-9 read: 0x2a0, return 0x2a0
[ 1819.031792] xhci_hcd 0000:00:14.0: Waiting for status stage event
[ 1819.037148] xhci_hcd 0000:00:14.0: Stalled endpoint for slot 19 ep 0
[ 1819.037161] xhci_hcd 0000:00:14.0: Hard-reset ep 0, slot 19
[ 1819.037169] xhci_hcd 0000:00:14.0: // Ding dong!
[ 1819.037224] xhci_hcd 0000:00:14.0: Ignoring reset ep completion code of 1
[ 1819.037228] xhci_hcd 0000:00:14.0: Removing canceled TD starting at 0x11692f510 (dma) in stream 0 URB 00000000d790180c
[ 1819.037236] xhci_hcd 0000:00:14.0: Set TR Deq ptr 0x11692f540, cycle 1

[ 1819.037241] xhci_hcd 0000:00:14.0: // Ding dong!
[ 1819.037274] xhci_hcd 0000:00:14.0: xhci_giveback_invalidated_tds: Keep cancelled URB 00000000d790180c TD as cancel_status is 2
[ 1819.037283] xhci_hcd 0000:00:14.0: Successful Set TR Deq Ptr cmd, deq = @11692f540
[ 1819.037288] xhci_hcd 0000:00:14.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 00000000d790180c TD
[ 1819.037292] xhci_hcd 0000:00:14.0: Giveback URB 00000000d790180c, len = 0, expected = 4, status = -32
[ 1819.040339] xhci_hcd 0000:00:14.0: Waiting for status stage event
[ 1819.045668] xhci_hcd 0000:00:14.0: Stalled endpoint for slot 17 ep 0
[ 1819.045680] xhci_hcd 0000:00:14.0: Hard-reset ep 0, slot 17
[ 1819.045689] xhci_hcd 0000:00:14.0: // Ding dong!
[ 1819.045741] xhci_hcd 0000:00:14.0: Ignoring reset ep completion code of 1
[ 1819.045746] xhci_hcd 0000:00:14.0: Removing canceled TD starting at 0x115b1a510 (dma) in stream 0 URB 00000000d790180c
[ 1819.045754] xhci_hcd 0000:00:14.0: Set TR Deq ptr 0x115b1a540, cycle 1

[ 1819.045759] xhci_hcd 0000:00:14.0: // Ding dong!
[ 1819.045792] xhci_hcd 0000:00:14.0: xhci_giveback_invalidated_tds: Keep cancelled URB 00000000d790180c TD as cancel_status is 2
[ 1819.045801] xhci_hcd 0000:00:14.0: Successful Set TR Deq Ptr cmd, deq = @115b1a540
[ 1819.045807] xhci_hcd 0000:00:14.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 00000000d790180c TD
[ 1819.045811] xhci_hcd 0000:00:14.0: Giveback URB 00000000d790180c, len = 0, expected = 4, status = -32
[ 1819.048797] xhci_hcd 0000:00:14.0: Waiting for status stage event
[ 1819.053465] xhci_hcd 0000:00:14.0: Stalled endpoint for slot 15 ep 0
[ 1819.053476] xhci_hcd 0000:00:14.0: Hard-reset ep 0, slot 15
[ 1819.053484] xhci_hcd 0000:00:14.0: // Ding dong!
[ 1819.053524] xhci_hcd 0000:00:14.0: Ignoring reset ep completion code of 1
[ 1819.053528] xhci_hcd 0000:00:14.0: Removing canceled TD starting at 0x1102d7510 (dma) in stream 0 URB 00000000d790180c
[ 1819.053536] xhci_hcd 0000:00:14.0: Set TR Deq ptr 0x1102d7540, cycle 1

[ 1819.053541] xhci_hcd 0000:00:14.0: // Ding dong!
[ 1819.053574] xhci_hcd 0000:00:14.0: xhci_giveback_invalidated_tds: Keep cancelled URB 00000000d790180c TD as cancel_status is 2
[ 1819.053582] xhci_hcd 0000:00:14.0: Successful Set TR Deq Ptr cmd, deq = @1102d7540
[ 1819.053586] xhci_hcd 0000:00:14.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 00000000d790180c TD
[ 1819.053590] xhci_hcd 0000:00:14.0: Giveback URB 00000000d790180c, len = 0, expected = 4, status = -32
[ 1819.056497] xhci_hcd 0000:00:14.0: Waiting for status stage event
[ 1819.061620] xhci_hcd 0000:00:14.0: Stalled endpoint for slot 12 ep 0
[ 1819.061627] xhci_hcd 0000:00:14.0: Hard-reset ep 0, slot 12
[ 1819.061634] xhci_hcd 0000:00:14.0: // Ding dong!
[ 1819.061693] xhci_hcd 0000:00:14.0: Ignoring reset ep completion code of 1
[ 1819.061698] xhci_hcd 0000:00:14.0: Removing canceled TD starting at 0x11038d510 (dma) in stream 0 URB 00000000d790180c
[ 1819.061707] xhci_hcd 0000:00:14.0: Set TR Deq ptr 0x11038d540, cycle 1

[ 1819.061711] xhci_hcd 0000:00:14.0: // Ding dong!
[ 1819.061742] xhci_hcd 0000:00:14.0: xhci_giveback_invalidated_tds: Keep cancelled URB 00000000d790180c TD as cancel_status is 2
[ 1819.061751] xhci_hcd 0000:00:14.0: Successful Set TR Deq Ptr cmd, deq = @11038d540
[ 1819.061756] xhci_hcd 0000:00:14.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 00000000d790180c TD
[ 1819.061761] xhci_hcd 0000:00:14.0: Giveback URB 00000000d790180c, len = 0, expected = 4, status = -32
[ 1819.064996] xhci_hcd 0000:00:14.0: Waiting for status stage event
[ 1819.069467] xhci_hcd 0000:00:14.0: Stalled endpoint for slot 8 ep 0
[ 1819.069474] xhci_hcd 0000:00:14.0: Hard-reset ep 0, slot 8
[ 1819.069481] xhci_hcd 0000:00:14.0: // Ding dong!
[ 1819.069527] xhci_hcd 0000:00:14.0: Ignoring reset ep completion code of 1
[ 1819.069531] xhci_hcd 0000:00:14.0: Removing canceled TD starting at 0x115abea50 (dma) in stream 0 URB 00000000d790180c
[ 1819.069540] xhci_hcd 0000:00:14.0: Set TR Deq ptr 0x115abea80, cycle 1

[ 1819.069544] xhci_hcd 0000:00:14.0: // Ding dong!
[ 1819.069577] xhci_hcd 0000:00:14.0: xhci_giveback_invalidated_tds: Keep cancelled URB 00000000d790180c TD as cancel_status is 2
[ 1819.069584] xhci_hcd 0000:00:14.0: Successful Set TR Deq Ptr cmd, deq = @115abea80
[ 1819.069589] xhci_hcd 0000:00:14.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 00000000d790180c TD
[ 1819.069593] xhci_hcd 0000:00:14.0: Giveback URB 00000000d790180c, len = 0, expected = 4, status = -32
[ 1819.072163] xhci_hcd 0000:00:14.0: Waiting for status stage event
[ 1819.075737] xhci_hcd 0000:00:14.0: Stalled endpoint for slot 6 ep 0
[ 1819.075748] xhci_hcd 0000:00:14.0: Hard-reset ep 0, slot 6
[ 1819.075757] xhci_hcd 0000:00:14.0: // Ding dong!
[ 1819.075792] xhci_hcd 0000:00:14.0: Ignoring reset ep completion code of 1
[ 1819.075795] xhci_hcd 0000:00:14.0: Removing canceled TD starting at 0x10f56c4f0 (dma) in stream 0 URB 00000000d790180c
[ 1819.075804] xhci_hcd 0000:00:14.0: Set TR Deq ptr 0x10f56c520, cycle 1

[ 1819.075808] xhci_hcd 0000:00:14.0: // Ding dong!
[ 1819.075842] xhci_hcd 0000:00:14.0: xhci_giveback_invalidated_tds: Keep cancelled URB 00000000d790180c TD as cancel_status is 2
[ 1819.075850] xhci_hcd 0000:00:14.0: Successful Set TR Deq Ptr cmd, deq = @10f56c520
[ 1819.075854] xhci_hcd 0000:00:14.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 00000000d790180c TD
[ 1819.075858] xhci_hcd 0000:00:14.0: Giveback URB 00000000d790180c, len = 0, expected = 4, status = -32
[ 1819.077729] xhci_hcd 0000:00:14.0: Stalled endpoint for slot 4 ep 0
[ 1819.077735] xhci_hcd 0000:00:14.0: Hard-reset ep 0, slot 4
[ 1819.077741] xhci_hcd 0000:00:14.0: // Ding dong!
[ 1819.077758] xhci_hcd 0000:00:14.0: Ignoring reset ep completion code of 1
[ 1819.077762] xhci_hcd 0000:00:14.0: Removing canceled TD starting at 0x10f4c8320 (dma) in stream 0 URB 00000000d790180c
[ 1819.077768] xhci_hcd 0000:00:14.0: Set TR Deq ptr 0x10f4c8350, cycle 1

[ 1819.077771] xhci_hcd 0000:00:14.0: // Ding dong!
[ 1819.077782] xhci_hcd 0000:00:14.0: xhci_giveback_invalidated_tds: Keep cancelled URB 00000000d790180c TD as cancel_status is 2
[ 1819.077788] xhci_hcd 0000:00:14.0: Successful Set TR Deq Ptr cmd, deq = @10f4c8350
[ 1819.077792] xhci_hcd 0000:00:14.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 00000000d790180c TD
[ 1819.077795] xhci_hcd 0000:00:14.0: Giveback URB 00000000d790180c, len = 0, expected = 4, status = -32
[ 1819.079126] xhci_hcd 0000:00:14.0: Stalled endpoint for slot 13 ep 0
[ 1819.079137] xhci_hcd 0000:00:14.0: Hard-reset ep 0, slot 13
[ 1819.079144] xhci_hcd 0000:00:14.0: // Ding dong!
[ 1819.079183] xhci_hcd 0000:00:14.0: Ignoring reset ep completion code of 1
[ 1819.079187] xhci_hcd 0000:00:14.0: Removing canceled TD starting at 0x115ac1220 (dma) in stream 0 URB 00000000d790180c
[ 1819.079196] xhci_hcd 0000:00:14.0: Set TR Deq ptr 0x115ac1250, cycle 1

[ 1819.079200] xhci_hcd 0000:00:14.0: // Ding dong!
[ 1819.079233] xhci_hcd 0000:00:14.0: xhci_giveback_invalidated_tds: Keep cancelled URB 00000000d790180c TD as cancel_status is 2
[ 1819.079241] xhci_hcd 0000:00:14.0: Successful Set TR Deq Ptr cmd, deq = @115ac1250
[ 1819.079245] xhci_hcd 0000:00:14.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 00000000d790180c TD
[ 1819.079249] xhci_hcd 0000:00:14.0: Giveback URB 00000000d790180c, len = 0, expected = 4, status = -32
[ 1819.080717] xhci_hcd 0000:00:14.0: Stalled endpoint for slot 2 ep 0
[ 1819.080722] xhci_hcd 0000:00:14.0: Hard-reset ep 0, slot 2
[ 1819.080726] xhci_hcd 0000:00:14.0: // Ding dong!
[ 1819.080755] xhci_hcd 0000:00:14.0: Ignoring reset ep completion code of 1
[ 1819.080759] xhci_hcd 0000:00:14.0: Removing canceled TD starting at 0x1106b6210 (dma) in stream 0 URB 00000000d790180c
[ 1819.080764] xhci_hcd 0000:00:14.0: Set TR Deq ptr 0x1106b6240, cycle 1

[ 1819.080767] xhci_hcd 0000:00:14.0: // Ding dong!
[ 1819.080779] xhci_hcd 0000:00:14.0: xhci_giveback_invalidated_tds: Keep cancelled URB 00000000d790180c TD as cancel_status is 2
[ 1819.080785] xhci_hcd 0000:00:14.0: Successful Set TR Deq Ptr cmd, deq = @1106b6240
[ 1819.080788] xhci_hcd 0000:00:14.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 00000000d790180c TD
[ 1819.080792] xhci_hcd 0000:00:14.0: Giveback URB 00000000d790180c, len = 0, expected = 10, status = -32
[ 1819.081190] xhci_hcd 0000:00:14.0: Stalled endpoint for slot 2 ep 0
[ 1819.081195] xhci_hcd 0000:00:14.0: Hard-reset ep 0, slot 2
[ 1819.081198] xhci_hcd 0000:00:14.0: // Ding dong!
[ 1819.081230] xhci_hcd 0000:00:14.0: Ignoring reset ep completion code of 1
[ 1819.081234] xhci_hcd 0000:00:14.0: Removing canceled TD starting at 0x1106b6240 (dma) in stream 0 URB 00000000d790180c
[ 1819.081238] xhci_hcd 0000:00:14.0: Set TR Deq ptr 0x1106b6270, cycle 1

[ 1819.081241] xhci_hcd 0000:00:14.0: // Ding dong!
[ 1819.081254] xhci_hcd 0000:00:14.0: xhci_giveback_invalidated_tds: Keep cancelled URB 00000000d790180c TD as cancel_status is 2
[ 1819.081259] xhci_hcd 0000:00:14.0: Successful Set TR Deq Ptr cmd, deq = @1106b6270
[ 1819.081262] xhci_hcd 0000:00:14.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 00000000d790180c TD
[ 1819.081265] xhci_hcd 0000:00:14.0: Giveback URB 00000000d790180c, len = 0, expected = 4, status = -32
[ 1819.082666] xhci_hcd 0000:00:14.0: Get port status 1-1 read: 0xa03, return 0x303
[ 1819.082716] xhci_hcd 0000:00:14.0: Get port status 1-2 read: 0x603, return 0x103
[ 1819.082766] xhci_hcd 0000:00:14.0: Get port status 1-3 read: 0xe03, return 0x503
[ 1819.082818] xhci_hcd 0000:00:14.0: Get port status 1-4 read: 0x2a0, return 0x100
[ 1819.082869] xhci_hcd 0000:00:14.0: Get port status 1-5 read: 0xe03, return 0x503
[ 1819.082920] xhci_hcd 0000:00:14.0: Get port status 1-6 read: 0x2a0, return 0x100
[ 1819.082970] xhci_hcd 0000:00:14.0: Get port status 1-7 read: 0x2a0, return 0x100
[ 1819.083021] xhci_hcd 0000:00:14.0: Get port status 1-8 read: 0x2a0, return 0x100
[ 1819.083072] xhci_hcd 0000:00:14.0: Get port status 1-9 read: 0x2a0, return 0x100
[ 1819.083123] xhci_hcd 0000:00:14.0: Get port status 1-10 read: 0x2a0, return 0x100
[ 1819.083174] xhci_hcd 0000:00:14.0: Get port status 1-11 read: 0x2a0, return 0x100
[ 1819.083225] xhci_hcd 0000:00:14.0: Get port status 1-12 read: 0x2a0, return 0x100
[ 1819.083277] xhci_hcd 0000:00:14.0: Get port status 1-13 read: 0x603, return 0x103
[ 1819.083327] xhci_hcd 0000:00:14.0: Get port status 1-14 read: 0x2a0, return 0x100
[ 1819.083378] xhci_hcd 0000:00:14.0: Get port status 1-15 read: 0x2a0, return 0x100
[ 1819.083429] xhci_hcd 0000:00:14.0: Get port status 1-16 read: 0x2a0, return 0x100
[ 1819.087795] xhci_hcd 0000:08:00.0: Waiting for status stage event
[ 1819.088756] xhci_hcd 0000:08:00.0: Waiting for status stage event
[ 1819.089589] xhci_hcd 0000:08:00.0: Stalled endpoint for slot 65 ep 0
[ 1819.089594] xhci_hcd 0000:08:00.0: Hard-reset ep 0, slot 65
[ 1819.089599] xhci_hcd 0000:08:00.0: // Ding dong!
[ 1819.089712] xhci_hcd 0000:08:00.0: Ignoring reset ep completion code of 1
[ 1819.089715] xhci_hcd 0000:08:00.0: Removing canceled TD starting at 0x3f9643e0 (dma) in stream 0 URB 00000000d790180c
[ 1819.089721] xhci_hcd 0000:08:00.0: Set TR Deq ptr 0x3f964410, cycle 1

[ 1819.089724] xhci_hcd 0000:08:00.0: // Ding dong!
[ 1819.089727] xhci_hcd 0000:08:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 00000000d790180c TD as cancel_status is 2
[ 1819.089866] xhci_hcd 0000:08:00.0: Successful Set TR Deq Ptr cmd, deq = @3f964410
[ 1819.089870] xhci_hcd 0000:08:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 00000000d790180c TD
[ 1819.089873] xhci_hcd 0000:08:00.0: Giveback URB 00000000d790180c, len = 0, expected = 4, status = -32
[ 1819.097215] xhci_hcd 0000:08:00.0: Waiting for status stage event
[ 1819.098587] xhci_hcd 0000:08:00.0: Waiting for status stage event
[ 1819.099675] xhci_hcd 0000:08:00.0: Stalled endpoint for slot 63 ep 0
[ 1819.099680] xhci_hcd 0000:08:00.0: Hard-reset ep 0, slot 63
[ 1819.099683] xhci_hcd 0000:08:00.0: // Ding dong!
[ 1819.099794] xhci_hcd 0000:08:00.0: Ignoring reset ep completion code of 1
[ 1819.099797] xhci_hcd 0000:08:00.0: Removing canceled TD starting at 0x3fa783e0 (dma) in stream 0 URB 00000000d790180c
[ 1819.099800] xhci_hcd 0000:08:00.0: Set TR Deq ptr 0x3fa78410, cycle 1

[ 1819.099802] xhci_hcd 0000:08:00.0: // Ding dong!
[ 1819.099805] xhci_hcd 0000:08:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 00000000d790180c TD as cancel_status is 2
[ 1819.099943] xhci_hcd 0000:08:00.0: Successful Set TR Deq Ptr cmd, deq = @3fa78410
[ 1819.099945] xhci_hcd 0000:08:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 00000000d790180c TD
[ 1819.099947] xhci_hcd 0000:08:00.0: Giveback URB 00000000d790180c, len = 0, expected = 4, status = -32
[ 1819.106145] xhci_hcd 0000:08:00.0: Waiting for status stage event
[ 1819.107121] xhci_hcd 0000:08:00.0: Waiting for status stage event
[ 1819.107917] xhci_hcd 0000:08:00.0: Stalled endpoint for slot 61 ep 0
[ 1819.107923] xhci_hcd 0000:08:00.0: Hard-reset ep 0, slot 61
[ 1819.107928] xhci_hcd 0000:08:00.0: // Ding dong!
[ 1819.108042] xhci_hcd 0000:08:00.0: Ignoring reset ep completion code of 1
[ 1819.108045] xhci_hcd 0000:08:00.0: Removing canceled TD starting at 0x3fb033e0 (dma) in stream 0 URB 00000000d790180c
[ 1819.108051] xhci_hcd 0000:08:00.0: Set TR Deq ptr 0x3fb03410, cycle 1

[ 1819.108054] xhci_hcd 0000:08:00.0: // Ding dong!
[ 1819.108058] xhci_hcd 0000:08:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 00000000d790180c TD as cancel_status is 2
[ 1819.108198] xhci_hcd 0000:08:00.0: Successful Set TR Deq Ptr cmd, deq = @3fb03410
[ 1819.108202] xhci_hcd 0000:08:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 00000000d790180c TD
[ 1819.108205] xhci_hcd 0000:08:00.0: Giveback URB 00000000d790180c, len = 0, expected = 4, status = -32
[ 1819.120261] xhci_hcd 0000:08:00.0: Waiting for status stage event
[ 1819.121396] xhci_hcd 0000:08:00.0: Waiting for status stage event
[ 1819.122769] xhci_hcd 0000:08:00.0: Stalled endpoint for slot 58 ep 0
[ 1819.122781] xhci_hcd 0000:08:00.0: Hard-reset ep 0, slot 58
[ 1819.122790] xhci_hcd 0000:08:00.0: // Ding dong!
[ 1819.122955] xhci_hcd 0000:08:00.0: Ignoring reset ep completion code of 1
[ 1819.122966] xhci_hcd 0000:08:00.0: Removing canceled TD starting at 0x3fa2a3e0 (dma) in stream 0 URB 00000000d790180c
[ 1819.122976] xhci_hcd 0000:08:00.0: Set TR Deq ptr 0x3fa2a410, cycle 1

[ 1819.122981] xhci_hcd 0000:08:00.0: // Ding dong!
[ 1819.122985] xhci_hcd 0000:08:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 00000000d790180c TD as cancel_status is 2
[ 1819.123168] xhci_hcd 0000:08:00.0: Successful Set TR Deq Ptr cmd, deq = @3fa2a410
[ 1819.123180] xhci_hcd 0000:08:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 00000000d790180c TD
[ 1819.123186] xhci_hcd 0000:08:00.0: Giveback URB 00000000d790180c, len = 0, expected = 4, status = -32
[ 1819.132832] xhci_hcd 0000:08:00.0: Waiting for status stage event
[ 1819.138452] xhci_hcd 0000:08:00.0: Stalled endpoint for slot 54 ep 0
[ 1819.138463] xhci_hcd 0000:08:00.0: Hard-reset ep 0, slot 54
[ 1819.138471] xhci_hcd 0000:08:00.0: // Ding dong!
[ 1819.138585] xhci_hcd 0000:08:00.0: Ignoring reset ep completion code of 1
[ 1819.138590] xhci_hcd 0000:08:00.0: Removing canceled TD starting at 0x3f470a50 (dma) in stream 0 URB 00000000d790180c
[ 1819.138599] xhci_hcd 0000:08:00.0: Set TR Deq ptr 0x3f470a80, cycle 1

[ 1819.138603] xhci_hcd 0000:08:00.0: // Ding dong!
[ 1819.138608] xhci_hcd 0000:08:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 00000000d790180c TD as cancel_status is 2
[ 1819.138749] xhci_hcd 0000:08:00.0: Successful Set TR Deq Ptr cmd, deq = @3f470a80
[ 1819.138754] xhci_hcd 0000:08:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 00000000d790180c TD
[ 1819.138758] xhci_hcd 0000:08:00.0: Giveback URB 00000000d790180c, len = 0, expected = 4, status = -32
[ 1819.146580] xhci_hcd 0000:08:00.0: Waiting for status stage event
[ 1819.147663] xhci_hcd 0000:08:00.0: Waiting for status stage event
[ 1819.148704] xhci_hcd 0000:08:00.0: Stalled endpoint for slot 64 ep 0
[ 1819.148711] xhci_hcd 0000:08:00.0: Hard-reset ep 0, slot 64
[ 1819.148718] xhci_hcd 0000:08:00.0: // Ding dong!
[ 1819.148831] xhci_hcd 0000:08:00.0: Ignoring reset ep completion code of 1
[ 1819.148835] xhci_hcd 0000:08:00.0: Removing canceled TD starting at 0x3fa3a3e0 (dma) in stream 0 URB 00000000d790180c
[ 1819.148844] xhci_hcd 0000:08:00.0: Set TR Deq ptr 0x3fa3a410, cycle 1

[ 1819.148848] xhci_hcd 0000:08:00.0: // Ding dong!
[ 1819.148852] xhci_hcd 0000:08:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 00000000d790180c TD as cancel_status is 2
[ 1819.148992] xhci_hcd 0000:08:00.0: Successful Set TR Deq Ptr cmd, deq = @3fa3a410
[ 1819.148997] xhci_hcd 0000:08:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 00000000d790180c TD
[ 1819.149001] xhci_hcd 0000:08:00.0: Giveback URB 00000000d790180c, len = 0, expected = 4, status = -32
[ 1819.153987] xhci_hcd 0000:08:00.0: Waiting for status stage event
[ 1819.155123] xhci_hcd 0000:08:00.0: Waiting for status stage event
[ 1819.160158] xhci_hcd 0000:08:00.0: Stalled endpoint for slot 62 ep 0
[ 1819.160169] xhci_hcd 0000:08:00.0: Hard-reset ep 0, slot 62
[ 1819.160177] xhci_hcd 0000:08:00.0: // Ding dong!
[ 1819.160293] xhci_hcd 0000:08:00.0: Ignoring reset ep completion code of 1
[ 1819.160297] xhci_hcd 0000:08:00.0: Removing canceled TD starting at 0x3fa623e0 (dma) in stream 0 URB 00000000d790180c
[ 1819.160306] xhci_hcd 0000:08:00.0: Set TR Deq ptr 0x3fa62410, cycle 1

[ 1819.160310] xhci_hcd 0000:08:00.0: // Ding dong!
[ 1819.160315] xhci_hcd 0000:08:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 00000000d790180c TD as cancel_status is 2
[ 1819.160456] xhci_hcd 0000:08:00.0: Successful Set TR Deq Ptr cmd, deq = @3fa62410
[ 1819.160462] xhci_hcd 0000:08:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 00000000d790180c TD
[ 1819.160466] xhci_hcd 0000:08:00.0: Giveback URB 00000000d790180c, len = 0, expected = 4, status = -32
[ 1819.168302] xhci_hcd 0000:08:00.0: Waiting for status stage event
[ 1819.169832] xhci_hcd 0000:08:00.0: Waiting for status stage event
[ 1819.171221] xhci_hcd 0000:08:00.0: Stalled endpoint for slot 59 ep 0
[ 1819.171234] xhci_hcd 0000:08:00.0: Hard-reset ep 0, slot 59
[ 1819.171242] xhci_hcd 0000:08:00.0: // Ding dong!
[ 1819.171405] xhci_hcd 0000:08:00.0: Ignoring reset ep completion code of 1
[ 1819.171416] xhci_hcd 0000:08:00.0: Removing canceled TD starting at 0x3fb8b3e0 (dma) in stream 0 URB 00000000d790180c
[ 1819.171427] xhci_hcd 0000:08:00.0: Set TR Deq ptr 0x3fb8b410, cycle 1

[ 1819.171431] xhci_hcd 0000:08:00.0: // Ding dong!
[ 1819.171435] xhci_hcd 0000:08:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 00000000d790180c TD as cancel_status is 2
[ 1819.171617] xhci_hcd 0000:08:00.0: Successful Set TR Deq Ptr cmd, deq = @3fb8b410
[ 1819.171629] xhci_hcd 0000:08:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 00000000d790180c TD
[ 1819.171636] xhci_hcd 0000:08:00.0: Giveback URB 00000000d790180c, len = 0, expected = 4, status = -32
[ 1819.185274] xhci_hcd 0000:08:00.0: Waiting for status stage event
[ 1819.186772] xhci_hcd 0000:08:00.0: Waiting for status stage event
[ 1819.187827] xhci_hcd 0000:08:00.0: Stalled endpoint for slot 56 ep 0
[ 1819.187838] xhci_hcd 0000:08:00.0: Hard-reset ep 0, slot 56
[ 1819.187846] xhci_hcd 0000:08:00.0: // Ding dong!
[ 1819.187959] xhci_hcd 0000:08:00.0: Ignoring reset ep completion code of 1
[ 1819.187963] xhci_hcd 0000:08:00.0: Removing canceled TD starting at 0x3fa353e0 (dma) in stream 0 URB 00000000d790180c
[ 1819.187971] xhci_hcd 0000:08:00.0: Set TR Deq ptr 0x3fa35410, cycle 1

[ 1819.187976] xhci_hcd 0000:08:00.0: // Ding dong!
[ 1819.187979] xhci_hcd 0000:08:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 00000000d790180c TD as cancel_status is 2
[ 1819.188119] xhci_hcd 0000:08:00.0: Successful Set TR Deq Ptr cmd, deq = @3fa35410
[ 1819.188124] xhci_hcd 0000:08:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 00000000d790180c TD
[ 1819.188127] xhci_hcd 0000:08:00.0: Giveback URB 00000000d790180c, len = 0, expected = 4, status = -32
[ 1819.190995] xhci_hcd 0000:08:00.0: Waiting for status stage event
[ 1819.195800] xhci_hcd 0000:08:00.0: Stalled endpoint for slot 52 ep 0
[ 1819.195811] xhci_hcd 0000:08:00.0: Hard-reset ep 0, slot 52
[ 1819.195819] xhci_hcd 0000:08:00.0: // Ding dong!
[ 1819.195933] xhci_hcd 0000:08:00.0: Ignoring reset ep completion code of 1
[ 1819.195936] xhci_hcd 0000:08:00.0: Removing canceled TD starting at 0x3fbffa50 (dma) in stream 0 URB 00000000d790180c
[ 1819.195945] xhci_hcd 0000:08:00.0: Set TR Deq ptr 0x3fbffa80, cycle 1

[ 1819.195949] xhci_hcd 0000:08:00.0: // Ding dong!
[ 1819.195953] xhci_hcd 0000:08:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 00000000d790180c TD as cancel_status is 2
[ 1819.196093] xhci_hcd 0000:08:00.0: Successful Set TR Deq Ptr cmd, deq = @3fbffa80
[ 1819.196097] xhci_hcd 0000:08:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 00000000d790180c TD
[ 1819.196101] xhci_hcd 0000:08:00.0: Giveback URB 00000000d790180c, len = 0, expected = 4, status = -32
[ 1819.204172] xhci_hcd 0000:08:00.0: Waiting for status stage event
[ 1819.205283] xhci_hcd 0000:08:00.0: Waiting for status stage event
[ 1819.206716] xhci_hcd 0000:08:00.0: Stalled endpoint for slot 60 ep 0
[ 1819.206729] xhci_hcd 0000:08:00.0: Hard-reset ep 0, slot 60
[ 1819.206737] xhci_hcd 0000:08:00.0: // Ding dong!
[ 1819.206910] xhci_hcd 0000:08:00.0: Ignoring reset ep completion code of 1
[ 1819.206920] xhci_hcd 0000:08:00.0: Removing canceled TD starting at 0x3fa223e0 (dma) in stream 0 URB 00000000d790180c
[ 1819.206931] xhci_hcd 0000:08:00.0: Set TR Deq ptr 0x3fa22410, cycle 1

[ 1819.206935] xhci_hcd 0000:08:00.0: // Ding dong!
[ 1819.206939] xhci_hcd 0000:08:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 00000000d790180c TD as cancel_status is 2
[ 1819.207129] xhci_hcd 0000:08:00.0: Successful Set TR Deq Ptr cmd, deq = @3fa22410
[ 1819.207141] xhci_hcd 0000:08:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 00000000d790180c TD
[ 1819.207147] xhci_hcd 0000:08:00.0: Giveback URB 00000000d790180c, len = 0, expected = 4, status = -32
[ 1819.215258] xhci_hcd 0000:08:00.0: Waiting for status stage event
[ 1819.216277] xhci_hcd 0000:08:00.0: Waiting for status stage event
[ 1819.217283] xhci_hcd 0000:08:00.0: Stalled endpoint for slot 57 ep 0
[ 1819.217291] xhci_hcd 0000:08:00.0: Hard-reset ep 0, slot 57
[ 1819.217298] xhci_hcd 0000:08:00.0: // Ding dong!
[ 1819.217414] xhci_hcd 0000:08:00.0: Ignoring reset ep completion code of 1
[ 1819.217419] xhci_hcd 0000:08:00.0: Removing canceled TD starting at 0x3fa2e3e0 (dma) in stream 0 URB 00000000d790180c
[ 1819.217428] xhci_hcd 0000:08:00.0: Set TR Deq ptr 0x3fa2e410, cycle 1

[ 1819.217432] xhci_hcd 0000:08:00.0: // Ding dong!
[ 1819.217436] xhci_hcd 0000:08:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 00000000d790180c TD as cancel_status is 2
[ 1819.217577] xhci_hcd 0000:08:00.0: Successful Set TR Deq Ptr cmd, deq = @3fa2e410
[ 1819.217582] xhci_hcd 0000:08:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 00000000d790180c TD
[ 1819.217587] xhci_hcd 0000:08:00.0: Giveback URB 00000000d790180c, len = 0, expected = 4, status = -32
[ 1819.220473] xhci_hcd 0000:08:00.0: Waiting for status stage event
[ 1819.225409] xhci_hcd 0000:08:00.0: Stalled endpoint for slot 50 ep 0
[ 1819.225421] xhci_hcd 0000:08:00.0: Hard-reset ep 0, slot 50
[ 1819.225429] xhci_hcd 0000:08:00.0: // Ding dong!
[ 1819.225545] xhci_hcd 0000:08:00.0: Ignoring reset ep completion code of 1
[ 1819.225550] xhci_hcd 0000:08:00.0: Removing canceled TD starting at 0x3f409c30 (dma) in stream 0 URB 00000000d790180c
[ 1819.225559] xhci_hcd 0000:08:00.0: Set TR Deq ptr 0x3f409c60, cycle 1

[ 1819.225563] xhci_hcd 0000:08:00.0: // Ding dong!
[ 1819.225567] xhci_hcd 0000:08:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 00000000d790180c TD as cancel_status is 2
[ 1819.225757] xhci_hcd 0000:08:00.0: Successful Set TR Deq Ptr cmd, deq = @3f409c60
[ 1819.225769] xhci_hcd 0000:08:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 00000000d790180c TD
[ 1819.225776] xhci_hcd 0000:08:00.0: Giveback URB 00000000d790180c, len = 0, expected = 4, status = -32
[ 1819.233530] xhci_hcd 0000:08:00.0: Waiting for status stage event
[ 1819.234545] xhci_hcd 0000:08:00.0: Waiting for status stage event
[ 1819.235438] xhci_hcd 0000:08:00.0: Stalled endpoint for slot 49 ep 0
[ 1819.235447] xhci_hcd 0000:08:00.0: Hard-reset ep 0, slot 49
[ 1819.235454] xhci_hcd 0000:08:00.0: // Ding dong!
[ 1819.235568] xhci_hcd 0000:08:00.0: Ignoring reset ep completion code of 1
[ 1819.235572] xhci_hcd 0000:08:00.0: Removing canceled TD starting at 0x3f9563e0 (dma) in stream 0 URB 00000000d790180c
[ 1819.235580] xhci_hcd 0000:08:00.0: Set TR Deq ptr 0x3f956410, cycle 1

[ 1819.235584] xhci_hcd 0000:08:00.0: // Ding dong!
[ 1819.235588] xhci_hcd 0000:08:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 00000000d790180c TD as cancel_status is 2
[ 1819.235727] xhci_hcd 0000:08:00.0: Successful Set TR Deq Ptr cmd, deq = @3f956410
[ 1819.235732] xhci_hcd 0000:08:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 00000000d790180c TD
[ 1819.235736] xhci_hcd 0000:08:00.0: Giveback URB 00000000d790180c, len = 0, expected = 4, status = -32
[ 1819.237843] xhci_hcd 0000:08:00.0: Waiting for status stage event
[ 1819.238692] xhci_hcd 0000:08:00.0: Waiting for status stage event
[ 1819.239507] xhci_hcd 0000:08:00.0: Stalled endpoint for slot 47 ep 0
[ 1819.239514] xhci_hcd 0000:08:00.0: Hard-reset ep 0, slot 47
[ 1819.239521] xhci_hcd 0000:08:00.0: // Ding dong!
[ 1819.239635] xhci_hcd 0000:08:00.0: Ignoring reset ep completion code of 1
[ 1819.239639] xhci_hcd 0000:08:00.0: Removing canceled TD starting at 0x3f9f03e0 (dma) in stream 0 URB 00000000d790180c
[ 1819.239648] xhci_hcd 0000:08:00.0: Set TR Deq ptr 0x3f9f0410, cycle 1

[ 1819.239652] xhci_hcd 0000:08:00.0: // Ding dong!
[ 1819.239656] xhci_hcd 0000:08:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 00000000d790180c TD as cancel_status is 2
[ 1819.239796] xhci_hcd 0000:08:00.0: Successful Set TR Deq Ptr cmd, deq = @3f9f0410
[ 1819.239800] xhci_hcd 0000:08:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 00000000d790180c TD
[ 1819.239804] xhci_hcd 0000:08:00.0: Giveback URB 00000000d790180c, len = 0, expected = 4, status = -32
[ 1819.242970] xhci_hcd 0000:08:00.0: Waiting for status stage event
[ 1819.248641] xhci_hcd 0000:08:00.0: Waiting for status stage event
[ 1819.249959] xhci_hcd 0000:08:00.0: Stalled endpoint for slot 45 ep 0
[ 1819.249971] xhci_hcd 0000:08:00.0: Hard-reset ep 0, slot 45
[ 1819.249979] xhci_hcd 0000:08:00.0: // Ding dong!
[ 1819.250134] xhci_hcd 0000:08:00.0: Ignoring reset ep completion code of 1
[ 1819.250143] xhci_hcd 0000:08:00.0: Removing canceled TD starting at 0x3fa693e0 (dma) in stream 0 URB 00000000d790180c
[ 1819.250153] xhci_hcd 0000:08:00.0: Set TR Deq ptr 0x3fa69410, cycle 1

[ 1819.250158] xhci_hcd 0000:08:00.0: // Ding dong!
[ 1819.250162] xhci_hcd 0000:08:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 00000000d790180c TD as cancel_status is 2
[ 1819.250343] xhci_hcd 0000:08:00.0: Successful Set TR Deq Ptr cmd, deq = @3fa69410
[ 1819.250354] xhci_hcd 0000:08:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 00000000d790180c TD
[ 1819.250360] xhci_hcd 0000:08:00.0: Giveback URB 00000000d790180c, len = 0, expected = 4, status = -32
[ 1819.263611] xhci_hcd 0000:08:00.0: Waiting for status stage event
[ 1819.264691] xhci_hcd 0000:08:00.0: Waiting for status stage event
[ 1819.265638] xhci_hcd 0000:08:00.0: Stalled endpoint for slot 42 ep 0
[ 1819.265646] xhci_hcd 0000:08:00.0: Hard-reset ep 0, slot 42
[ 1819.265656] xhci_hcd 0000:08:00.0: // Ding dong!
[ 1819.265823] xhci_hcd 0000:08:00.0: Ignoring reset ep completion code of 1
[ 1819.265834] xhci_hcd 0000:08:00.0: Removing canceled TD starting at 0x3fac53e0 (dma) in stream 0 URB 00000000d790180c
[ 1819.265845] xhci_hcd 0000:08:00.0: Set TR Deq ptr 0x3fac5410, cycle 1

[ 1819.265849] xhci_hcd 0000:08:00.0: // Ding dong!
[ 1819.265854] xhci_hcd 0000:08:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 00000000d790180c TD as cancel_status is 2
[ 1819.266036] xhci_hcd 0000:08:00.0: Successful Set TR Deq Ptr cmd, deq = @3fac5410
[ 1819.266048] xhci_hcd 0000:08:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 00000000d790180c TD
[ 1819.266054] xhci_hcd 0000:08:00.0: Giveback URB 00000000d790180c, len = 0, expected = 4, status = -32
[ 1819.269199] xhci_hcd 0000:08:00.0: Waiting for status stage event
[ 1819.274259] xhci_hcd 0000:08:00.0: Stalled endpoint for slot 38 ep 0
[ 1819.274271] xhci_hcd 0000:08:00.0: Hard-reset ep 0, slot 38
[ 1819.274280] xhci_hcd 0000:08:00.0: // Ding dong!
[ 1819.274450] xhci_hcd 0000:08:00.0: Ignoring reset ep completion code of 1
[ 1819.274460] xhci_hcd 0000:08:00.0: Removing canceled TD starting at 0x3f9b0a50 (dma) in stream 0 URB 00000000d790180c
[ 1819.274471] xhci_hcd 0000:08:00.0: Set TR Deq ptr 0x3f9b0a80, cycle 1

[ 1819.274475] xhci_hcd 0000:08:00.0: // Ding dong!
[ 1819.274479] xhci_hcd 0000:08:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 00000000d790180c TD as cancel_status is 2
[ 1819.274674] xhci_hcd 0000:08:00.0: Successful Set TR Deq Ptr cmd, deq = @3f9b0a80
[ 1819.274686] xhci_hcd 0000:08:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 00000000d790180c TD
[ 1819.274693] xhci_hcd 0000:08:00.0: Giveback URB 00000000d790180c, len = 0, expected = 4, status = -32
[ 1819.282586] xhci_hcd 0000:08:00.0: Waiting for status stage event
[ 1819.284088] xhci_hcd 0000:08:00.0: Waiting for status stage event
[ 1819.285066] xhci_hcd 0000:08:00.0: Stalled endpoint for slot 48 ep 0
[ 1819.285072] xhci_hcd 0000:08:00.0: Hard-reset ep 0, slot 48
[ 1819.285080] xhci_hcd 0000:08:00.0: // Ding dong!
[ 1819.285193] xhci_hcd 0000:08:00.0: Ignoring reset ep completion code of 1
[ 1819.285197] xhci_hcd 0000:08:00.0: Removing canceled TD starting at 0x3f8e63e0 (dma) in stream 0 URB 00000000d790180c
[ 1819.285205] xhci_hcd 0000:08:00.0: Set TR Deq ptr 0x3f8e6410, cycle 1

[ 1819.285209] xhci_hcd 0000:08:00.0: // Ding dong!
[ 1819.285213] xhci_hcd 0000:08:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 00000000d790180c TD as cancel_status is 2
[ 1819.285353] xhci_hcd 0000:08:00.0: Successful Set TR Deq Ptr cmd, deq = @3f8e6410
[ 1819.285358] xhci_hcd 0000:08:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 00000000d790180c TD
[ 1819.285362] xhci_hcd 0000:08:00.0: Giveback URB 00000000d790180c, len = 0, expected = 4, status = -32
[ 1819.290584] xhci_hcd 0000:08:00.0: Waiting for status stage event
[ 1819.296126] xhci_hcd 0000:08:00.0: Waiting for status stage event
[ 1819.301016] xhci_hcd 0000:08:00.0: Stalled endpoint for slot 46 ep 0
[ 1819.301028] xhci_hcd 0000:08:00.0: Hard-reset ep 0, slot 46
[ 1819.301036] xhci_hcd 0000:08:00.0: // Ding dong!
[ 1819.301150] xhci_hcd 0000:08:00.0: Ignoring reset ep completion code of 1
[ 1819.301154] xhci_hcd 0000:08:00.0: Removing canceled TD starting at 0x3fa5b3e0 (dma) in stream 0 URB 00000000d790180c
[ 1819.301163] xhci_hcd 0000:08:00.0: Set TR Deq ptr 0x3fa5b410, cycle 1

[ 1819.301167] xhci_hcd 0000:08:00.0: // Ding dong!
[ 1819.301171] xhci_hcd 0000:08:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 00000000d790180c TD as cancel_status is 2
[ 1819.301311] xhci_hcd 0000:08:00.0: Successful Set TR Deq Ptr cmd, deq = @3fa5b410
[ 1819.301315] xhci_hcd 0000:08:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 00000000d790180c TD
[ 1819.301320] xhci_hcd 0000:08:00.0: Giveback URB 00000000d790180c, len = 0, expected = 4, status = -32
[ 1819.309815] xhci_hcd 0000:08:00.0: Waiting for status stage event
[ 1819.311325] xhci_hcd 0000:08:00.0: Waiting for status stage event
[ 1819.312586] xhci_hcd 0000:08:00.0: Stalled endpoint for slot 43 ep 0
[ 1819.312594] xhci_hcd 0000:08:00.0: Hard-reset ep 0, slot 43
[ 1819.312602] xhci_hcd 0000:08:00.0: // Ding dong!
[ 1819.312716] xhci_hcd 0000:08:00.0: Ignoring reset ep completion code of 1
[ 1819.312719] xhci_hcd 0000:08:00.0: Removing canceled TD starting at 0x3f99e3e0 (dma) in stream 0 URB 00000000d790180c
[ 1819.312728] xhci_hcd 0000:08:00.0: Set TR Deq ptr 0x3f99e410, cycle 1

[ 1819.312732] xhci_hcd 0000:08:00.0: // Ding dong!
[ 1819.312736] xhci_hcd 0000:08:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 00000000d790180c TD as cancel_status is 2
[ 1819.312875] xhci_hcd 0000:08:00.0: Successful Set TR Deq Ptr cmd, deq = @3f99e410
[ 1819.312880] xhci_hcd 0000:08:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 00000000d790180c TD
[ 1819.312884] xhci_hcd 0000:08:00.0: Giveback URB 00000000d790180c, len = 0, expected = 4, status = -32
[ 1819.320812] xhci_hcd 0000:08:00.0: Waiting for status stage event
[ 1819.321906] xhci_hcd 0000:08:00.0: Waiting for status stage event
[ 1819.323323] xhci_hcd 0000:08:00.0: Stalled endpoint for slot 40 ep 0
[ 1819.323334] xhci_hcd 0000:08:00.0: Hard-reset ep 0, slot 40
[ 1819.323341] xhci_hcd 0000:08:00.0: // Ding dong!
[ 1819.323455] xhci_hcd 0000:08:00.0: Ignoring reset ep completion code of 1
[ 1819.323459] xhci_hcd 0000:08:00.0: Removing canceled TD starting at 0x3f9a93e0 (dma) in stream 0 URB 00000000d790180c
[ 1819.323467] xhci_hcd 0000:08:00.0: Set TR Deq ptr 0x3f9a9410, cycle 1

[ 1819.323471] xhci_hcd 0000:08:00.0: // Ding dong!
[ 1819.323475] xhci_hcd 0000:08:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 00000000d790180c TD as cancel_status is 2
[ 1819.323615] xhci_hcd 0000:08:00.0: Successful Set TR Deq Ptr cmd, deq = @3f9a9410
[ 1819.323620] xhci_hcd 0000:08:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 00000000d790180c TD
[ 1819.323624] xhci_hcd 0000:08:00.0: Giveback URB 00000000d790180c, len = 0, expected = 4, status = -32
[ 1819.326322] xhci_hcd 0000:08:00.0: Waiting for status stage event
[ 1819.331300] xhci_hcd 0000:08:00.0: Stalled endpoint for slot 36 ep 0
[ 1819.331308] xhci_hcd 0000:08:00.0: Hard-reset ep 0, slot 36
[ 1819.331315] xhci_hcd 0000:08:00.0: // Ding dong!
[ 1819.331428] xhci_hcd 0000:08:00.0: Ignoring reset ep completion code of 1
[ 1819.331432] xhci_hcd 0000:08:00.0: Removing canceled TD starting at 0x3f9b6a50 (dma) in stream 0 URB 00000000d790180c
[ 1819.331440] xhci_hcd 0000:08:00.0: Set TR Deq ptr 0x3f9b6a80, cycle 1

[ 1819.331444] xhci_hcd 0000:08:00.0: // Ding dong!
[ 1819.331448] xhci_hcd 0000:08:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 00000000d790180c TD as cancel_status is 2
[ 1819.331588] xhci_hcd 0000:08:00.0: Successful Set TR Deq Ptr cmd, deq = @3f9b6a80
[ 1819.331592] xhci_hcd 0000:08:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 00000000d790180c TD
[ 1819.331596] xhci_hcd 0000:08:00.0: Giveback URB 00000000d790180c, len = 0, expected = 4, status = -32
[ 1819.339712] xhci_hcd 0000:08:00.0: Waiting for status stage event
[ 1819.340643] xhci_hcd 0000:08:00.0: Waiting for status stage event
[ 1819.341610] xhci_hcd 0000:08:00.0: Stalled endpoint for slot 44 ep 0
[ 1819.341617] xhci_hcd 0000:08:00.0: Hard-reset ep 0, slot 44
[ 1819.341624] xhci_hcd 0000:08:00.0: // Ding dong!
[ 1819.341737] xhci_hcd 0000:08:00.0: Ignoring reset ep completion code of 1
[ 1819.341742] xhci_hcd 0000:08:00.0: Removing canceled TD starting at 0x3fabd3e0 (dma) in stream 0 URB 00000000d790180c
[ 1819.341751] xhci_hcd 0000:08:00.0: Set TR Deq ptr 0x3fabd410, cycle 1

[ 1819.341755] xhci_hcd 0000:08:00.0: // Ding dong!
[ 1819.341759] xhci_hcd 0000:08:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 00000000d790180c TD as cancel_status is 2
[ 1819.341898] xhci_hcd 0000:08:00.0: Successful Set TR Deq Ptr cmd, deq = @3fabd410
[ 1819.341903] xhci_hcd 0000:08:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 00000000d790180c TD
[ 1819.341907] xhci_hcd 0000:08:00.0: Giveback URB 00000000d790180c, len = 0, expected = 4, status = -32
[ 1819.350266] xhci_hcd 0000:08:00.0: Waiting for status stage event
[ 1819.351498] xhci_hcd 0000:08:00.0: Waiting for status stage event
[ 1819.352501] xhci_hcd 0000:08:00.0: Stalled endpoint for slot 41 ep 0
[ 1819.352508] xhci_hcd 0000:08:00.0: Hard-reset ep 0, slot 41
[ 1819.352515] xhci_hcd 0000:08:00.0: // Ding dong!
[ 1819.352629] xhci_hcd 0000:08:00.0: Ignoring reset ep completion code of 1
[ 1819.352632] xhci_hcd 0000:08:00.0: Removing canceled TD starting at 0x3fac93e0 (dma) in stream 0 URB 00000000d790180c
[ 1819.352640] xhci_hcd 0000:08:00.0: Set TR Deq ptr 0x3fac9410, cycle 1

[ 1819.352645] xhci_hcd 0000:08:00.0: // Ding dong!
[ 1819.352649] xhci_hcd 0000:08:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 00000000d790180c TD as cancel_status is 2
[ 1819.352788] xhci_hcd 0000:08:00.0: Successful Set TR Deq Ptr cmd, deq = @3fac9410
[ 1819.352793] xhci_hcd 0000:08:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 00000000d790180c TD
[ 1819.352797] xhci_hcd 0000:08:00.0: Giveback URB 00000000d790180c, len = 0, expected = 4, status = -32
[ 1819.355698] xhci_hcd 0000:08:00.0: Waiting for status stage event
[ 1819.360633] xhci_hcd 0000:08:00.0: Stalled endpoint for slot 34 ep 0
[ 1819.360644] xhci_hcd 0000:08:00.0: Hard-reset ep 0, slot 34
[ 1819.360651] xhci_hcd 0000:08:00.0: // Ding dong!
[ 1819.360765] xhci_hcd 0000:08:00.0: Ignoring reset ep completion code of 1
[ 1819.360769] xhci_hcd 0000:08:00.0: Removing canceled TD starting at 0x3fbbac30 (dma) in stream 0 URB 00000000d790180c
[ 1819.360777] xhci_hcd 0000:08:00.0: Set TR Deq ptr 0x3fbbac60, cycle 1

[ 1819.360781] xhci_hcd 0000:08:00.0: // Ding dong!
[ 1819.360785] xhci_hcd 0000:08:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 00000000d790180c TD as cancel_status is 2
[ 1819.360925] xhci_hcd 0000:08:00.0: Successful Set TR Deq Ptr cmd, deq = @3fbbac60
[ 1819.360929] xhci_hcd 0000:08:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 00000000d790180c TD
[ 1819.360934] xhci_hcd 0000:08:00.0: Giveback URB 00000000d790180c, len = 0, expected = 4, status = -32
[ 1819.362444] xhci_hcd 0000:08:00.0: Get port status 9-1 read: 0xe03, return 0x503
[ 1819.362478] xhci_hcd 0000:08:00.0: Get port status 9-2 read: 0xe03, return 0x503
[ 1819.365497] xhci_hcd 0000:08:00.0: Waiting for status stage event
[ 1819.369247] xhci_hcd 0000:08:00.0: Waiting for status stage event
[ 1819.371038] xhci_hcd 0000:08:00.0: Waiting for status stage event
[ 1819.384544] xhci_hcd 0000:08:00.0: Stalled endpoint for slot 55 ep 0
[ 1819.384556] xhci_hcd 0000:08:00.0: Hard-reset ep 0, slot 55
[ 1819.384565] xhci_hcd 0000:08:00.0: // Ding dong!
[ 1819.384682] xhci_hcd 0000:08:00.0: Ignoring reset ep completion code of 1
[ 1819.384686] xhci_hcd 0000:08:00.0: Removing canceled TD starting at 0x3fbf8630 (dma) in stream 0 URB 00000000d790180c
[ 1819.384694] xhci_hcd 0000:08:00.0: Set TR Deq ptr 0x3fbf8660, cycle 1

[ 1819.384698] xhci_hcd 0000:08:00.0: // Ding dong!
[ 1819.384702] xhci_hcd 0000:08:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 00000000d790180c TD as cancel_status is 2
[ 1819.384842] xhci_hcd 0000:08:00.0: Successful Set TR Deq Ptr cmd, deq = @3fbf8660
[ 1819.384847] xhci_hcd 0000:08:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 00000000d790180c TD
[ 1819.384851] xhci_hcd 0000:08:00.0: Giveback URB 00000000d790180c, len = 0, expected = 4, status = -32
[ 1819.390262] xhci_hcd 0000:08:00.0: Waiting for status stage event
[ 1819.394044] xhci_hcd 0000:08:00.0: Waiting for status stage event
[ 1819.395795] xhci_hcd 0000:08:00.0: Waiting for status stage event
[ 1819.408044] xhci_hcd 0000:08:00.0: Stalled endpoint for slot 53 ep 0
[ 1819.408056] xhci_hcd 0000:08:00.0: Hard-reset ep 0, slot 53
[ 1819.408065] xhci_hcd 0000:08:00.0: // Ding dong!
[ 1819.408233] xhci_hcd 0000:08:00.0: Ignoring reset ep completion code of 1
[ 1819.408243] xhci_hcd 0000:08:00.0: Removing canceled TD starting at 0x3fbfd630 (dma) in stream 0 URB 00000000d790180c
[ 1819.408254] xhci_hcd 0000:08:00.0: Set TR Deq ptr 0x3fbfd660, cycle 1

[ 1819.408258] xhci_hcd 0000:08:00.0: // Ding dong!
[ 1819.408263] xhci_hcd 0000:08:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 00000000d790180c TD as cancel_status is 2
[ 1819.408444] xhci_hcd 0000:08:00.0: Successful Set TR Deq Ptr cmd, deq = @3fbfd660
[ 1819.408457] xhci_hcd 0000:08:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 00000000d790180c TD
[ 1819.408463] xhci_hcd 0000:08:00.0: Giveback URB 00000000d790180c, len = 0, expected = 4, status = -32
[ 1819.414295] xhci_hcd 0000:08:00.0: Waiting for status stage event
[ 1819.418794] xhci_hcd 0000:08:00.0: Waiting for status stage event
[ 1819.420543] xhci_hcd 0000:08:00.0: Waiting for status stage event
[ 1819.432545] xhci_hcd 0000:08:00.0: Stalled endpoint for slot 51 ep 0
[ 1819.432557] xhci_hcd 0000:08:00.0: Hard-reset ep 0, slot 51
[ 1819.432566] xhci_hcd 0000:08:00.0: // Ding dong!
[ 1819.432683] xhci_hcd 0000:08:00.0: Ignoring reset ep completion code of 1
[ 1819.432687] xhci_hcd 0000:08:00.0: Removing canceled TD starting at 0x3f407960 (dma) in stream 0 URB 00000000d790180c
[ 1819.432695] xhci_hcd 0000:08:00.0: Set TR Deq ptr 0x3f407990, cycle 1

[ 1819.432699] xhci_hcd 0000:08:00.0: // Ding dong!
[ 1819.432703] xhci_hcd 0000:08:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 00000000d790180c TD as cancel_status is 2
[ 1819.432843] xhci_hcd 0000:08:00.0: Successful Set TR Deq Ptr cmd, deq = @3f407990
[ 1819.432847] xhci_hcd 0000:08:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 00000000d790180c TD
[ 1819.432851] xhci_hcd 0000:08:00.0: Giveback URB 00000000d790180c, len = 0, expected = 4, status = -32
[ 1819.438248] xhci_hcd 0000:08:00.0: Waiting for status stage event
[ 1819.442036] xhci_hcd 0000:08:00.0: Waiting for status stage event
[ 1819.443794] xhci_hcd 0000:08:00.0: Waiting for status stage event
[ 1819.457044] xhci_hcd 0000:08:00.0: Stalled endpoint for slot 39 ep 0
[ 1819.457057] xhci_hcd 0000:08:00.0: Hard-reset ep 0, slot 39
[ 1819.457065] xhci_hcd 0000:08:00.0: // Ding dong!
[ 1819.457236] xhci_hcd 0000:08:00.0: Ignoring reset ep completion code of 1
[ 1819.457247] xhci_hcd 0000:08:00.0: Removing canceled TD starting at 0x3fad0630 (dma) in stream 0 URB 00000000d790180c
[ 1819.457257] xhci_hcd 0000:08:00.0: Set TR Deq ptr 0x3fad0660, cycle 1

[ 1819.457262] xhci_hcd 0000:08:00.0: // Ding dong!
[ 1819.457266] xhci_hcd 0000:08:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 00000000d790180c TD as cancel_status is 2
[ 1819.457455] xhci_hcd 0000:08:00.0: Successful Set TR Deq Ptr cmd, deq = @3fad0660
[ 1819.457467] xhci_hcd 0000:08:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 00000000d790180c TD
[ 1819.457474] xhci_hcd 0000:08:00.0: Giveback URB 00000000d790180c, len = 0, expected = 4, status = -32
[ 1819.462294] xhci_hcd 0000:08:00.0: Waiting for status stage event
[ 1819.465789] xhci_hcd 0000:08:00.0: Waiting for status stage event
[ 1819.468545] xhci_hcd 0000:08:00.0: Waiting for status stage event
[ 1819.480295] xhci_hcd 0000:08:00.0: Stalled endpoint for slot 37 ep 0
[ 1819.480307] xhci_hcd 0000:08:00.0: Hard-reset ep 0, slot 37
[ 1819.480315] xhci_hcd 0000:08:00.0: // Ding dong!
[ 1819.480432] xhci_hcd 0000:08:00.0: Ignoring reset ep completion code of 1
[ 1819.480436] xhci_hcd 0000:08:00.0: Removing canceled TD starting at 0x3f9b2630 (dma) in stream 0 URB 00000000d790180c
[ 1819.480445] xhci_hcd 0000:08:00.0: Set TR Deq ptr 0x3f9b2660, cycle 1

[ 1819.480448] xhci_hcd 0000:08:00.0: // Ding dong!
[ 1819.480452] xhci_hcd 0000:08:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 00000000d790180c TD as cancel_status is 2
[ 1819.480592] xhci_hcd 0000:08:00.0: Successful Set TR Deq Ptr cmd, deq = @3f9b2660
[ 1819.480597] xhci_hcd 0000:08:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 00000000d790180c TD
[ 1819.480601] xhci_hcd 0000:08:00.0: Giveback URB 00000000d790180c, len = 0, expected = 4, status = -32
[ 1819.485250] xhci_hcd 0000:08:00.0: Waiting for status stage event
[ 1819.488796] xhci_hcd 0000:08:00.0: Waiting for status stage event
[ 1819.490543] xhci_hcd 0000:08:00.0: Waiting for status stage event
[ 1819.504046] xhci_hcd 0000:08:00.0: Stalled endpoint for slot 35 ep 0
[ 1819.504058] xhci_hcd 0000:08:00.0: Hard-reset ep 0, slot 35
[ 1819.504067] xhci_hcd 0000:08:00.0: // Ding dong!
[ 1819.504239] xhci_hcd 0000:08:00.0: Ignoring reset ep completion code of 1
[ 1819.504249] xhci_hcd 0000:08:00.0: Removing canceled TD starting at 0x3fbb8960 (dma) in stream 0 URB 00000000d790180c
[ 1819.504260] xhci_hcd 0000:08:00.0: Set TR Deq ptr 0x3fbb8990, cycle 1

[ 1819.504264] xhci_hcd 0000:08:00.0: // Ding dong!
[ 1819.504269] xhci_hcd 0000:08:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 00000000d790180c TD as cancel_status is 2
[ 1819.504456] xhci_hcd 0000:08:00.0: Successful Set TR Deq Ptr cmd, deq = @3fbb8990
[ 1819.504467] xhci_hcd 0000:08:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 00000000d790180c TD
[ 1819.504474] xhci_hcd 0000:08:00.0: Giveback URB 00000000d790180c, len = 0, expected = 4, status = -32
[ 1819.506914] xhci_hcd 0000:08:00.0: Get port status 10-1 read: 0x1203, return 0x203
[ 1819.506951] xhci_hcd 0000:08:00.0: Get port status 10-2 read: 0x1203, return 0x203
[ 1819.510428] xhci_hcd 0000:07:00.0: Waiting for status stage event
[ 1819.514171] xhci_hcd 0000:07:00.0: Waiting for status stage event
[ 1819.517179] xhci_hcd 0000:07:00.0: Waiting for status stage event
[ 1819.529673] xhci_hcd 0000:07:00.0: Stalled endpoint for slot 22 ep 0
[ 1819.529699] xhci_hcd 0000:07:00.0: Hard-reset ep 0, slot 22
[ 1819.529709] xhci_hcd 0000:07:00.0: // Ding dong!
[ 1819.529881] xhci_hcd 0000:07:00.0: Ignoring reset ep completion code of 1
[ 1819.529892] xhci_hcd 0000:07:00.0: Removing canceled TD starting at 0x3faa9630 (dma) in stream 0 URB 00000000d790180c
[ 1819.529902] xhci_hcd 0000:07:00.0: Set TR Deq ptr 0x3faa9660, cycle 1

[ 1819.529906] xhci_hcd 0000:07:00.0: // Ding dong!
[ 1819.529911] xhci_hcd 0000:07:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 00000000d790180c TD as cancel_status is 2
[ 1819.530090] xhci_hcd 0000:07:00.0: Successful Set TR Deq Ptr cmd, deq = @3faa9660
[ 1819.530101] xhci_hcd 0000:07:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 00000000d790180c TD
[ 1819.530107] xhci_hcd 0000:07:00.0: Giveback URB 00000000d790180c, len = 0, expected = 4, status = -32
[ 1819.534671] xhci_hcd 0000:07:00.0: Waiting for status stage event
[ 1819.539178] xhci_hcd 0000:07:00.0: Waiting for status stage event
[ 1819.540930] xhci_hcd 0000:07:00.0: Waiting for status stage event
[ 1819.552921] xhci_hcd 0000:07:00.0: Stalled endpoint for slot 20 ep 0
[ 1819.552933] xhci_hcd 0000:07:00.0: Hard-reset ep 0, slot 20
[ 1819.552941] xhci_hcd 0000:07:00.0: // Ding dong!
[ 1819.553058] xhci_hcd 0000:07:00.0: Ignoring reset ep completion code of 1
[ 1819.553062] xhci_hcd 0000:07:00.0: Removing canceled TD starting at 0x3fab3630 (dma) in stream 0 URB 00000000d790180c
[ 1819.553071] xhci_hcd 0000:07:00.0: Set TR Deq ptr 0x3fab3660, cycle 1

[ 1819.553074] xhci_hcd 0000:07:00.0: // Ding dong!
[ 1819.553078] xhci_hcd 0000:07:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 00000000d790180c TD as cancel_status is 2
[ 1819.553218] xhci_hcd 0000:07:00.0: Successful Set TR Deq Ptr cmd, deq = @3fab3660
[ 1819.553222] xhci_hcd 0000:07:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 00000000d790180c TD
[ 1819.553227] xhci_hcd 0000:07:00.0: Giveback URB 00000000d790180c, len = 0, expected = 4, status = -32
[ 1819.557928] xhci_hcd 0000:07:00.0: Waiting for status stage event
[ 1819.562429] xhci_hcd 0000:07:00.0: Waiting for status stage event
[ 1819.564178] xhci_hcd 0000:07:00.0: Waiting for status stage event
[ 1819.576430] xhci_hcd 0000:07:00.0: Stalled endpoint for slot 18 ep 0
[ 1819.576442] xhci_hcd 0000:07:00.0: Hard-reset ep 0, slot 18
[ 1819.576450] xhci_hcd 0000:07:00.0: // Ding dong!
[ 1819.576567] xhci_hcd 0000:07:00.0: Ignoring reset ep completion code of 1
[ 1819.576571] xhci_hcd 0000:07:00.0: Removing canceled TD starting at 0x3fb05960 (dma) in stream 0 URB 00000000d790180c
[ 1819.576579] xhci_hcd 0000:07:00.0: Set TR Deq ptr 0x3fb05990, cycle 1

[ 1819.576584] xhci_hcd 0000:07:00.0: // Ding dong!
[ 1819.576588] xhci_hcd 0000:07:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 00000000d790180c TD as cancel_status is 2
[ 1819.576727] xhci_hcd 0000:07:00.0: Successful Set TR Deq Ptr cmd, deq = @3fb05990
[ 1819.576731] xhci_hcd 0000:07:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 00000000d790180c TD
[ 1819.576735] xhci_hcd 0000:07:00.0: Giveback URB 00000000d790180c, len = 0, expected = 4, status = -32
[ 1819.579062] xhci_hcd 0000:07:00.0: Get port status 8-1 read: 0x1203, return 0x203
[ 1819.579099] xhci_hcd 0000:07:00.0: Get port status 8-2 read: 0x2a0, return 0x2a0
[ 1819.586841] xhci_hcd 0000:07:00.0: Waiting for status stage event
[ 1819.588081] xhci_hcd 0000:07:00.0: Waiting for status stage event
[ 1819.589012] xhci_hcd 0000:07:00.0: Stalled endpoint for slot 32 ep 0
[ 1819.589019] xhci_hcd 0000:07:00.0: Hard-reset ep 0, slot 32
[ 1819.589026] xhci_hcd 0000:07:00.0: // Ding dong!
[ 1819.589140] xhci_hcd 0000:07:00.0: Ignoring reset ep completion code of 1
[ 1819.589143] xhci_hcd 0000:07:00.0: Removing canceled TD starting at 0x3f9853e0 (dma) in stream 0 URB 00000000d790180c
[ 1819.589152] xhci_hcd 0000:07:00.0: Set TR Deq ptr 0x3f985410, cycle 1

[ 1819.589156] xhci_hcd 0000:07:00.0: // Ding dong!
[ 1819.589160] xhci_hcd 0000:07:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 00000000d790180c TD as cancel_status is 2
[ 1819.589299] xhci_hcd 0000:07:00.0: Successful Set TR Deq Ptr cmd, deq = @3f985410
[ 1819.589304] xhci_hcd 0000:07:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 00000000d790180c TD
[ 1819.589308] xhci_hcd 0000:07:00.0: Giveback URB 00000000d790180c, len = 0, expected = 4, status = -32
[ 1819.598559] xhci_hcd 0000:07:00.0: Waiting for status stage event
[ 1819.601116] xhci_hcd 0000:07:00.0: Waiting for status stage event
[ 1819.602881] xhci_hcd 0000:07:00.0: Stalled endpoint for slot 30 ep 0
[ 1819.602893] xhci_hcd 0000:07:00.0: Hard-reset ep 0, slot 30
[ 1819.602902] xhci_hcd 0000:07:00.0: // Ding dong!
[ 1819.603016] xhci_hcd 0000:07:00.0: Ignoring reset ep completion code of 1
[ 1819.603020] xhci_hcd 0000:07:00.0: Removing canceled TD starting at 0x3f9ce3e0 (dma) in stream 0 URB 00000000d790180c
[ 1819.603028] xhci_hcd 0000:07:00.0: Set TR Deq ptr 0x3f9ce410, cycle 1

[ 1819.603032] xhci_hcd 0000:07:00.0: // Ding dong!
[ 1819.603036] xhci_hcd 0000:07:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 00000000d790180c TD as cancel_status is 2
[ 1819.603176] xhci_hcd 0000:07:00.0: Successful Set TR Deq Ptr cmd, deq = @3f9ce410
[ 1819.603180] xhci_hcd 0000:07:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 00000000d790180c TD
[ 1819.603184] xhci_hcd 0000:07:00.0: Giveback URB 00000000d790180c, len = 0, expected = 4, status = -32
[ 1819.611220] xhci_hcd 0000:07:00.0: Waiting for status stage event
[ 1819.612157] xhci_hcd 0000:07:00.0: Waiting for status stage event
[ 1819.613017] xhci_hcd 0000:07:00.0: Stalled endpoint for slot 28 ep 0
[ 1819.613023] xhci_hcd 0000:07:00.0: Hard-reset ep 0, slot 28
[ 1819.613030] xhci_hcd 0000:07:00.0: // Ding dong!
[ 1819.613144] xhci_hcd 0000:07:00.0: Ignoring reset ep completion code of 1
[ 1819.613148] xhci_hcd 0000:07:00.0: Removing canceled TD starting at 0x3f96b3e0 (dma) in stream 0 URB 00000000d790180c
[ 1819.613156] xhci_hcd 0000:07:00.0: Set TR Deq ptr 0x3f96b410, cycle 1

[ 1819.613160] xhci_hcd 0000:07:00.0: // Ding dong!
[ 1819.613164] xhci_hcd 0000:07:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 00000000d790180c TD as cancel_status is 2
[ 1819.613304] xhci_hcd 0000:07:00.0: Successful Set TR Deq Ptr cmd, deq = @3f96b410
[ 1819.613309] xhci_hcd 0000:07:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 00000000d790180c TD
[ 1819.613313] xhci_hcd 0000:07:00.0: Giveback URB 00000000d790180c, len = 0, expected = 4, status = -32
[ 1819.620914] xhci_hcd 0000:07:00.0: Waiting for status stage event
[ 1819.622000] xhci_hcd 0000:07:00.0: Waiting for status stage event
[ 1819.623336] xhci_hcd 0000:07:00.0: Stalled endpoint for slot 25 ep 0
[ 1819.623347] xhci_hcd 0000:07:00.0: Hard-reset ep 0, slot 25
[ 1819.623355] xhci_hcd 0000:07:00.0: // Ding dong!
[ 1819.623468] xhci_hcd 0000:07:00.0: Ignoring reset ep completion code of 1
[ 1819.623472] xhci_hcd 0000:07:00.0: Removing canceled TD starting at 0x3fa883e0 (dma) in stream 0 URB 00000000d790180c
[ 1819.623480] xhci_hcd 0000:07:00.0: Set TR Deq ptr 0x3fa88410, cycle 1

[ 1819.623484] xhci_hcd 0000:07:00.0: // Ding dong!
[ 1819.623488] xhci_hcd 0000:07:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 00000000d790180c TD as cancel_status is 2
[ 1819.623628] xhci_hcd 0000:07:00.0: Successful Set TR Deq Ptr cmd, deq = @3fa88410
[ 1819.623633] xhci_hcd 0000:07:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 00000000d790180c TD
[ 1819.623636] xhci_hcd 0000:07:00.0: Giveback URB 00000000d790180c, len = 0, expected = 4, status = -32
[ 1819.626697] xhci_hcd 0000:07:00.0: Waiting for status stage event
[ 1819.631184] xhci_hcd 0000:07:00.0: Stalled endpoint for slot 21 ep 0
[ 1819.631195] xhci_hcd 0000:07:00.0: Hard-reset ep 0, slot 21
[ 1819.631204] xhci_hcd 0000:07:00.0: // Ding dong!
[ 1819.631318] xhci_hcd 0000:07:00.0: Ignoring reset ep completion code of 1
[ 1819.631322] xhci_hcd 0000:07:00.0: Removing canceled TD starting at 0x3fab1a50 (dma) in stream 0 URB 00000000d790180c
[ 1819.631330] xhci_hcd 0000:07:00.0: Set TR Deq ptr 0x3fab1a80, cycle 1

[ 1819.631334] xhci_hcd 0000:07:00.0: // Ding dong!
[ 1819.631339] xhci_hcd 0000:07:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 00000000d790180c TD as cancel_status is 2
[ 1819.631478] xhci_hcd 0000:07:00.0: Successful Set TR Deq Ptr cmd, deq = @3fab1a80
[ 1819.631483] xhci_hcd 0000:07:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 00000000d790180c TD
[ 1819.631487] xhci_hcd 0000:07:00.0: Giveback URB 00000000d790180c, len = 0, expected = 4, status = -32
[ 1819.639314] xhci_hcd 0000:07:00.0: Waiting for status stage event
[ 1819.640563] xhci_hcd 0000:07:00.0: Waiting for status stage event
[ 1819.641401] xhci_hcd 0000:07:00.0: Stalled endpoint for slot 26 ep 0
[ 1819.641407] xhci_hcd 0000:07:00.0: Hard-reset ep 0, slot 26
[ 1819.641414] xhci_hcd 0000:07:00.0: // Ding dong!
[ 1819.641528] xhci_hcd 0000:07:00.0: Ignoring reset ep completion code of 1
[ 1819.641532] xhci_hcd 0000:07:00.0: Removing canceled TD starting at 0x3fa7c3e0 (dma) in stream 0 URB 00000000d790180c
[ 1819.641540] xhci_hcd 0000:07:00.0: Set TR Deq ptr 0x3fa7c410, cycle 1

[ 1819.641544] xhci_hcd 0000:07:00.0: // Ding dong!
[ 1819.641548] xhci_hcd 0000:07:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 00000000d790180c TD as cancel_status is 2
[ 1819.641691] xhci_hcd 0000:07:00.0: Successful Set TR Deq Ptr cmd, deq = @3fa7c410
[ 1819.641698] xhci_hcd 0000:07:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 00000000d790180c TD
[ 1819.641705] xhci_hcd 0000:07:00.0: Giveback URB 00000000d790180c, len = 0, expected = 4, status = -32
[ 1819.644103] xhci_hcd 0000:07:00.0: Waiting for status stage event
[ 1819.649363] xhci_hcd 0000:07:00.0: Waiting for status stage event
[ 1819.650785] xhci_hcd 0000:07:00.0: Stalled endpoint for slot 23 ep 0
[ 1819.650797] xhci_hcd 0000:07:00.0: Hard-reset ep 0, slot 23
[ 1819.650805] xhci_hcd 0000:07:00.0: // Ding dong!
[ 1819.650919] xhci_hcd 0000:07:00.0: Ignoring reset ep completion code of 1
[ 1819.650923] xhci_hcd 0000:07:00.0: Removing canceled TD starting at 0x3fa9c3e0 (dma) in stream 0 URB 00000000d790180c
[ 1819.650931] xhci_hcd 0000:07:00.0: Set TR Deq ptr 0x3fa9c410, cycle 1

[ 1819.650935] xhci_hcd 0000:07:00.0: // Ding dong!
[ 1819.650939] xhci_hcd 0000:07:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 00000000d790180c TD as cancel_status is 2
[ 1819.651079] xhci_hcd 0000:07:00.0: Successful Set TR Deq Ptr cmd, deq = @3fa9c410
[ 1819.651084] xhci_hcd 0000:07:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 00000000d790180c TD
[ 1819.651088] xhci_hcd 0000:07:00.0: Giveback URB 00000000d790180c, len = 0, expected = 4, status = -32
[ 1819.656515] xhci_hcd 0000:07:00.0: Waiting for status stage event
[ 1819.661575] xhci_hcd 0000:07:00.0: Waiting for status stage event
[ 1819.662621] xhci_hcd 0000:07:00.0: Stalled endpoint for slot 31 ep 0
[ 1819.662632] xhci_hcd 0000:07:00.0: Hard-reset ep 0, slot 31
[ 1819.662640] xhci_hcd 0000:07:00.0: // Ding dong!
[ 1819.662754] xhci_hcd 0000:07:00.0: Ignoring reset ep completion code of 1
[ 1819.662758] xhci_hcd 0000:07:00.0: Removing canceled TD starting at 0x3f9c63e0 (dma) in stream 0 URB 00000000d790180c
[ 1819.662767] xhci_hcd 0000:07:00.0: Set TR Deq ptr 0x3f9c6410, cycle 1

[ 1819.662771] xhci_hcd 0000:07:00.0: // Ding dong!
[ 1819.662775] xhci_hcd 0000:07:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 00000000d790180c TD as cancel_status is 2
[ 1819.662915] xhci_hcd 0000:07:00.0: Successful Set TR Deq Ptr cmd, deq = @3f9c6410
[ 1819.662919] xhci_hcd 0000:07:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 00000000d790180c TD
[ 1819.662923] xhci_hcd 0000:07:00.0: Giveback URB 00000000d790180c, len = 0, expected = 4, status = -32
[ 1819.674453] xhci_hcd 0000:07:00.0: Waiting for status stage event
[ 1819.675609] xhci_hcd 0000:07:00.0: Waiting for status stage event
[ 1819.677014] xhci_hcd 0000:07:00.0: Stalled endpoint for slot 29 ep 0
[ 1819.677027] xhci_hcd 0000:07:00.0: Hard-reset ep 0, slot 29
[ 1819.677036] xhci_hcd 0000:07:00.0: // Ding dong!
[ 1819.677155] xhci_hcd 0000:07:00.0: Ignoring reset ep completion code of 1
[ 1819.677164] xhci_hcd 0000:07:00.0: Removing canceled TD starting at 0x3f9f23e0 (dma) in stream 0 URB 00000000d790180c
[ 1819.677176] xhci_hcd 0000:07:00.0: Set TR Deq ptr 0x3f9f2410, cycle 1

[ 1819.677183] xhci_hcd 0000:07:00.0: // Ding dong!
[ 1819.677189] xhci_hcd 0000:07:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 00000000d790180c TD as cancel_status is 2
[ 1819.677332] xhci_hcd 0000:07:00.0: Successful Set TR Deq Ptr cmd, deq = @3f9f2410
[ 1819.677341] xhci_hcd 0000:07:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 00000000d790180c TD
[ 1819.677348] xhci_hcd 0000:07:00.0: Giveback URB 00000000d790180c, len = 0, expected = 4, status = -32
[ 1819.685904] xhci_hcd 0000:07:00.0: Waiting for status stage event
[ 1819.691994] xhci_hcd 0000:07:00.0: Stalled endpoint for slot 19 ep 0
[ 1819.692007] xhci_hcd 0000:07:00.0: Hard-reset ep 0, slot 19
[ 1819.692016] xhci_hcd 0000:07:00.0: // Ding dong!
[ 1819.692135] xhci_hcd 0000:07:00.0: Ignoring reset ep completion code of 1
[ 1819.692143] xhci_hcd 0000:07:00.0: Removing canceled TD starting at 0x3faf8d50 (dma) in stream 0 URB 00000000d790180c
[ 1819.692155] xhci_hcd 0000:07:00.0: Set TR Deq ptr 0x3faf8d80, cycle 1

[ 1819.692162] xhci_hcd 0000:07:00.0: // Ding dong!
[ 1819.692168] xhci_hcd 0000:07:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 00000000d790180c TD as cancel_status is 2
[ 1819.692312] xhci_hcd 0000:07:00.0: Successful Set TR Deq Ptr cmd, deq = @3faf8d80
[ 1819.692321] xhci_hcd 0000:07:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 00000000d790180c TD
[ 1819.692328] xhci_hcd 0000:07:00.0: Giveback URB 00000000d790180c, len = 0, expected = 4, status = -32
[ 1819.697305] xhci_hcd 0000:07:00.0: Waiting for status stage event
[ 1819.703710] xhci_hcd 0000:07:00.0: Waiting for status stage event
[ 1819.710465] xhci_hcd 0000:07:00.0: Stalled endpoint for slot 27 ep 0
[ 1819.710477] xhci_hcd 0000:07:00.0: Hard-reset ep 0, slot 27
[ 1819.710486] xhci_hcd 0000:07:00.0: // Ding dong!
[ 1819.710605] xhci_hcd 0000:07:00.0: Ignoring reset ep completion code of 1
[ 1819.710613] xhci_hcd 0000:07:00.0: Removing canceled TD starting at 0x3f9703e0 (dma) in stream 0 URB 00000000d790180c
[ 1819.710625] xhci_hcd 0000:07:00.0: Set TR Deq ptr 0x3f970410, cycle 1

[ 1819.710633] xhci_hcd 0000:07:00.0: // Ding dong!
[ 1819.710638] xhci_hcd 0000:07:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 00000000d790180c TD as cancel_status is 2
[ 1819.710782] xhci_hcd 0000:07:00.0: Successful Set TR Deq Ptr cmd, deq = @3f970410
[ 1819.710791] xhci_hcd 0000:07:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 00000000d790180c TD
[ 1819.710798] xhci_hcd 0000:07:00.0: Giveback URB 00000000d790180c, len = 0, expected = 4, status = -32
[ 1819.719524] xhci_hcd 0000:07:00.0: Waiting for status stage event
[ 1819.720823] xhci_hcd 0000:07:00.0: Waiting for status stage event
[ 1819.722226] xhci_hcd 0000:07:00.0: Stalled endpoint for slot 24 ep 0
[ 1819.722238] xhci_hcd 0000:07:00.0: Hard-reset ep 0, slot 24
[ 1819.722248] xhci_hcd 0000:07:00.0: // Ding dong!
[ 1819.722368] xhci_hcd 0000:07:00.0: Ignoring reset ep completion code of 1
[ 1819.722374] xhci_hcd 0000:07:00.0: Removing canceled TD starting at 0x3fa8c3e0 (dma) in stream 0 URB 00000000d790180c
[ 1819.722387] xhci_hcd 0000:07:00.0: Set TR Deq ptr 0x3fa8c410, cycle 1

[ 1819.722394] xhci_hcd 0000:07:00.0: // Ding dong!
[ 1819.722400] xhci_hcd 0000:07:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 00000000d790180c TD as cancel_status is 2
[ 1819.722544] xhci_hcd 0000:07:00.0: Successful Set TR Deq Ptr cmd, deq = @3fa8c410
[ 1819.722552] xhci_hcd 0000:07:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 00000000d790180c TD
[ 1819.722559] xhci_hcd 0000:07:00.0: Giveback URB 00000000d790180c, len = 0, expected = 4, status = -32
[ 1819.726503] xhci_hcd 0000:07:00.0: Waiting for status stage event
[ 1819.732680] xhci_hcd 0000:07:00.0: Stalled endpoint for slot 17 ep 0
[ 1819.732692] xhci_hcd 0000:07:00.0: Hard-reset ep 0, slot 17
[ 1819.732701] xhci_hcd 0000:07:00.0: // Ding dong!
[ 1819.732814] xhci_hcd 0000:07:00.0: Ignoring reset ep completion code of 1
[ 1819.732818] xhci_hcd 0000:07:00.0: Removing canceled TD starting at 0x3fb07c30 (dma) in stream 0 URB 00000000d790180c
[ 1819.732826] xhci_hcd 0000:07:00.0: Set TR Deq ptr 0x3fb07c60, cycle 1

[ 1819.732830] xhci_hcd 0000:07:00.0: // Ding dong!
[ 1819.732834] xhci_hcd 0000:07:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 00000000d790180c TD as cancel_status is 2
[ 1819.732974] xhci_hcd 0000:07:00.0: Successful Set TR Deq Ptr cmd, deq = @3fb07c60
[ 1819.732978] xhci_hcd 0000:07:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 00000000d790180c TD
[ 1819.732982] xhci_hcd 0000:07:00.0: Giveback URB 00000000d790180c, len = 0, expected = 4, status = -32
[ 1819.734524] xhci_hcd 0000:07:00.0: Get port status 7-1 read: 0xe03, return 0x503
[ 1819.734561] xhci_hcd 0000:07:00.0: Get port status 7-2 read: 0x2a0, return 0x100
[ 1819.737740] xhci_hcd 0000:04:00.0: Waiting for status stage event
[ 1819.741262] xhci_hcd 0000:04:00.0: Waiting for status stage event
[ 1819.743019] xhci_hcd 0000:04:00.0: Waiting for status stage event
[ 1819.756763] xhci_hcd 0000:04:00.0: Stalled endpoint for slot 36 ep 0
[ 1819.756775] xhci_hcd 0000:04:00.0: Hard-reset ep 0, slot 36
[ 1819.756784] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1819.756939] xhci_hcd 0000:04:00.0: Ignoring reset ep completion code of 1
[ 1819.756950] xhci_hcd 0000:04:00.0: Removing canceled TD starting at 0x3fb83630 (dma) in stream 0 URB 00000000d790180c
[ 1819.756961] xhci_hcd 0000:04:00.0: Set TR Deq ptr 0x3fb83660, cycle 1

[ 1819.756965] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1819.756970] xhci_hcd 0000:04:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 00000000d790180c TD as cancel_status is 2
[ 1819.757110] xhci_hcd 0000:04:00.0: Successful Set TR Deq Ptr cmd, deq = @3fb83660
[ 1819.757116] xhci_hcd 0000:04:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 00000000d790180c TD
[ 1819.757120] xhci_hcd 0000:04:00.0: Giveback URB 00000000d790180c, len = 0, expected = 4, status = -32
[ 1819.761773] xhci_hcd 0000:04:00.0: Waiting for status stage event
[ 1819.765519] xhci_hcd 0000:04:00.0: Waiting for status stage event
[ 1819.767269] xhci_hcd 0000:04:00.0: Waiting for status stage event
[ 1819.780761] xhci_hcd 0000:04:00.0: Stalled endpoint for slot 34 ep 0
[ 1819.780774] xhci_hcd 0000:04:00.0: Hard-reset ep 0, slot 34
[ 1819.780782] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1819.780934] xhci_hcd 0000:04:00.0: Ignoring reset ep completion code of 1
[ 1819.780945] xhci_hcd 0000:04:00.0: Removing canceled TD starting at 0x3fb9c630 (dma) in stream 0 URB 00000000d790180c
[ 1819.780955] xhci_hcd 0000:04:00.0: Set TR Deq ptr 0x3fb9c660, cycle 1

[ 1819.780960] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1819.780964] xhci_hcd 0000:04:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 00000000d790180c TD as cancel_status is 2
[ 1819.781104] xhci_hcd 0000:04:00.0: Successful Set TR Deq Ptr cmd, deq = @3fb9c660
[ 1819.781110] xhci_hcd 0000:04:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 00000000d790180c TD
[ 1819.781114] xhci_hcd 0000:04:00.0: Giveback URB 00000000d790180c, len = 0, expected = 4, status = -32
[ 1819.786267] xhci_hcd 0000:04:00.0: Waiting for status stage event
[ 1819.789769] xhci_hcd 0000:04:00.0: Waiting for status stage event
[ 1819.791517] xhci_hcd 0000:04:00.0: Waiting for status stage event
[ 1819.803770] xhci_hcd 0000:04:00.0: Stalled endpoint for slot 32 ep 0
[ 1819.803782] xhci_hcd 0000:04:00.0: Hard-reset ep 0, slot 32
[ 1819.803791] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1819.803941] xhci_hcd 0000:04:00.0: Ignoring reset ep completion code of 1
[ 1819.803952] xhci_hcd 0000:04:00.0: Removing canceled TD starting at 0x3fba6960 (dma) in stream 0 URB 00000000d790180c
[ 1819.803963] xhci_hcd 0000:04:00.0: Set TR Deq ptr 0x3fba6990, cycle 1

[ 1819.803967] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1819.803972] xhci_hcd 0000:04:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 00000000d790180c TD as cancel_status is 2
[ 1819.804111] xhci_hcd 0000:04:00.0: Successful Set TR Deq Ptr cmd, deq = @3fba6990
[ 1819.804117] xhci_hcd 0000:04:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 00000000d790180c TD
[ 1819.804121] xhci_hcd 0000:04:00.0: Giveback URB 00000000d790180c, len = 0, expected = 4, status = -32
[ 1819.809261] xhci_hcd 0000:04:00.0: Waiting for status stage event
[ 1819.813518] xhci_hcd 0000:04:00.0: Waiting for status stage event
[ 1819.815262] xhci_hcd 0000:04:00.0: Waiting for status stage event
[ 1819.827512] xhci_hcd 0000:04:00.0: Stalled endpoint for slot 47 ep 0
[ 1819.827525] xhci_hcd 0000:04:00.0: Hard-reset ep 0, slot 47
[ 1819.827534] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1819.827651] xhci_hcd 0000:04:00.0: Ignoring reset ep completion code of 1
[ 1819.827656] xhci_hcd 0000:04:00.0: Removing canceled TD starting at 0x3faa7630 (dma) in stream 0 URB 00000000d790180c
[ 1819.827666] xhci_hcd 0000:04:00.0: Set TR Deq ptr 0x3faa7660, cycle 1

[ 1819.827670] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1819.827674] xhci_hcd 0000:04:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 00000000d790180c TD as cancel_status is 2
[ 1819.827813] xhci_hcd 0000:04:00.0: Successful Set TR Deq Ptr cmd, deq = @3faa7660
[ 1819.827818] xhci_hcd 0000:04:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 00000000d790180c TD
[ 1819.827822] xhci_hcd 0000:04:00.0: Giveback URB 00000000d790180c, len = 0, expected = 4, status = -32
[ 1819.832471] xhci_hcd 0000:04:00.0: Waiting for status stage event
[ 1819.835770] xhci_hcd 0000:04:00.0: Waiting for status stage event
[ 1819.838519] xhci_hcd 0000:04:00.0: Waiting for status stage event
[ 1819.850519] xhci_hcd 0000:04:00.0: Stalled endpoint for slot 45 ep 0
[ 1819.850531] xhci_hcd 0000:04:00.0: Hard-reset ep 0, slot 45
[ 1819.850540] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1819.850704] xhci_hcd 0000:04:00.0: Ignoring reset ep completion code of 1
[ 1819.850714] xhci_hcd 0000:04:00.0: Removing canceled TD starting at 0x3fb3d630 (dma) in stream 0 URB 00000000d790180c
[ 1819.850725] xhci_hcd 0000:04:00.0: Set TR Deq ptr 0x3fb3d660, cycle 1

[ 1819.850730] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1819.850734] xhci_hcd 0000:04:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 00000000d790180c TD as cancel_status is 2
[ 1819.850921] xhci_hcd 0000:04:00.0: Successful Set TR Deq Ptr cmd, deq = @3fb3d660
[ 1819.850932] xhci_hcd 0000:04:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 00000000d790180c TD
[ 1819.850938] xhci_hcd 0000:04:00.0: Giveback URB 00000000d790180c, len = 0, expected = 4, status = -32
[ 1819.855761] xhci_hcd 0000:04:00.0: Waiting for status stage event
[ 1819.859521] xhci_hcd 0000:04:00.0: Waiting for status stage event
[ 1819.862510] xhci_hcd 0000:04:00.0: Waiting for status stage event
[ 1819.875020] xhci_hcd 0000:04:00.0: Stalled endpoint for slot 43 ep 0
[ 1819.875033] xhci_hcd 0000:04:00.0: Hard-reset ep 0, slot 43
[ 1819.875041] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1819.875208] xhci_hcd 0000:04:00.0: Ignoring reset ep completion code of 1
[ 1819.875219] xhci_hcd 0000:04:00.0: Removing canceled TD starting at 0x3facb960 (dma) in stream 0 URB 00000000d790180c
[ 1819.875229] xhci_hcd 0000:04:00.0: Set TR Deq ptr 0x3facb990, cycle 1

[ 1819.875234] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1819.875238] xhci_hcd 0000:04:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 00000000d790180c TD as cancel_status is 2
[ 1819.875422] xhci_hcd 0000:04:00.0: Successful Set TR Deq Ptr cmd, deq = @3facb990
[ 1819.875434] xhci_hcd 0000:04:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 00000000d790180c TD
[ 1819.875440] xhci_hcd 0000:04:00.0: Giveback URB 00000000d790180c, len = 0, expected = 4, status = -32
[ 1819.877878] xhci_hcd 0000:04:00.0: Get port status 6-1 read: 0x1203, return 0x203
[ 1819.877914] xhci_hcd 0000:04:00.0: Get port status 6-2 read: 0x1203, return 0x203
[ 1819.885681] xhci_hcd 0000:04:00.0: Waiting for status stage event
[ 1819.886744] xhci_hcd 0000:04:00.0: Waiting for status stage event
[ 1819.887931] xhci_hcd 0000:04:00.0: Stalled endpoint for slot 39 ep 0
[ 1819.887943] xhci_hcd 0000:04:00.0: Hard-reset ep 0, slot 39
[ 1819.887951] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1819.888105] xhci_hcd 0000:04:00.0: Ignoring reset ep completion code of 1
[ 1819.888114] xhci_hcd 0000:04:00.0: Removing canceled TD starting at 0x3fb123e0 (dma) in stream 0 URB 0000000053211423
[ 1819.888125] xhci_hcd 0000:04:00.0: Set TR Deq ptr 0x3fb12410, cycle 1

[ 1819.888129] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1819.888134] xhci_hcd 0000:04:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 0000000053211423 TD as cancel_status is 2
[ 1819.888274] xhci_hcd 0000:04:00.0: Successful Set TR Deq Ptr cmd, deq = @3fb12410
[ 1819.888279] xhci_hcd 0000:04:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 0000000053211423 TD
[ 1819.888282] xhci_hcd 0000:04:00.0: Giveback URB 0000000053211423, len = 0, expected = 4, status = -32
[ 1819.891174] xhci_hcd 0000:04:00.0: Waiting for status stage event
[ 1819.896804] xhci_hcd 0000:04:00.0: Stalled endpoint for slot 35 ep 0
[ 1819.896811] xhci_hcd 0000:04:00.0: Hard-reset ep 0, slot 35
[ 1819.896816] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1819.896928] xhci_hcd 0000:04:00.0: Ignoring reset ep completion code of 1
[ 1819.896931] xhci_hcd 0000:04:00.0: Removing canceled TD starting at 0x3fb9a660 (dma) in stream 0 URB 0000000053211423
[ 1819.896936] xhci_hcd 0000:04:00.0: Set TR Deq ptr 0x3fb9a690, cycle 1

[ 1819.896939] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1819.896942] xhci_hcd 0000:04:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 0000000053211423 TD as cancel_status is 2
[ 1819.897081] xhci_hcd 0000:04:00.0: Successful Set TR Deq Ptr cmd, deq = @3fb9a690
[ 1819.897084] xhci_hcd 0000:04:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 0000000053211423 TD
[ 1819.897086] xhci_hcd 0000:04:00.0: Giveback URB 0000000053211423, len = 0, expected = 4, status = -32
[ 1819.904570] xhci_hcd 0000:04:00.0: Waiting for status stage event
[ 1819.905737] xhci_hcd 0000:04:00.0: Waiting for status stage event
[ 1819.907154] xhci_hcd 0000:04:00.0: Stalled endpoint for slot 40 ep 0
[ 1819.907165] xhci_hcd 0000:04:00.0: Hard-reset ep 0, slot 40
[ 1819.907173] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1819.907286] xhci_hcd 0000:04:00.0: Ignoring reset ep completion code of 1
[ 1819.907290] xhci_hcd 0000:04:00.0: Removing canceled TD starting at 0x3fa743e0 (dma) in stream 0 URB 0000000053211423
[ 1819.907298] xhci_hcd 0000:04:00.0: Set TR Deq ptr 0x3fa74410, cycle 1

[ 1819.907302] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1819.907306] xhci_hcd 0000:04:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 0000000053211423 TD as cancel_status is 2
[ 1819.907445] xhci_hcd 0000:04:00.0: Successful Set TR Deq Ptr cmd, deq = @3fa74410
[ 1819.907450] xhci_hcd 0000:04:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 0000000053211423 TD
[ 1819.907454] xhci_hcd 0000:04:00.0: Giveback URB 0000000053211423, len = 0, expected = 4, status = -32
[ 1819.914127] xhci_hcd 0000:04:00.0: Waiting for status stage event
[ 1819.915850] xhci_hcd 0000:04:00.0: Waiting for status stage event
[ 1819.916850] xhci_hcd 0000:04:00.0: Stalled endpoint for slot 37 ep 0
[ 1819.916857] xhci_hcd 0000:04:00.0: Hard-reset ep 0, slot 37
[ 1819.916864] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1819.916978] xhci_hcd 0000:04:00.0: Ignoring reset ep completion code of 1
[ 1819.916982] xhci_hcd 0000:04:00.0: Removing canceled TD starting at 0x3fb7f3e0 (dma) in stream 0 URB 0000000053211423
[ 1819.916990] xhci_hcd 0000:04:00.0: Set TR Deq ptr 0x3fb7f410, cycle 1

[ 1819.916994] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1819.916998] xhci_hcd 0000:04:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 0000000053211423 TD as cancel_status is 2
[ 1819.917138] xhci_hcd 0000:04:00.0: Successful Set TR Deq Ptr cmd, deq = @3fb7f410
[ 1819.917143] xhci_hcd 0000:04:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 0000000053211423 TD
[ 1819.917147] xhci_hcd 0000:04:00.0: Giveback URB 0000000053211423, len = 0, expected = 4, status = -32
[ 1819.930294] xhci_hcd 0000:04:00.0: Waiting for status stage event
[ 1819.931807] xhci_hcd 0000:04:00.0: Waiting for status stage event
[ 1819.932801] xhci_hcd 0000:04:00.0: Stalled endpoint for slot 41 ep 0
[ 1819.932808] xhci_hcd 0000:04:00.0: Hard-reset ep 0, slot 41
[ 1819.932815] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1819.932929] xhci_hcd 0000:04:00.0: Ignoring reset ep completion code of 1
[ 1819.932932] xhci_hcd 0000:04:00.0: Removing canceled TD starting at 0x3fae13e0 (dma) in stream 0 URB 0000000053211423
[ 1819.932940] xhci_hcd 0000:04:00.0: Set TR Deq ptr 0x3fae1410, cycle 1

[ 1819.932944] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1819.932948] xhci_hcd 0000:04:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 0000000053211423 TD as cancel_status is 2
[ 1819.933088] xhci_hcd 0000:04:00.0: Successful Set TR Deq Ptr cmd, deq = @3fae1410
[ 1819.933093] xhci_hcd 0000:04:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 0000000053211423 TD
[ 1819.933097] xhci_hcd 0000:04:00.0: Giveback URB 0000000053211423, len = 0, expected = 4, status = -32
[ 1819.935869] xhci_hcd 0000:04:00.0: Waiting for status stage event
[ 1819.941503] xhci_hcd 0000:04:00.0: Stalled endpoint for slot 33 ep 0
[ 1819.941514] xhci_hcd 0000:04:00.0: Hard-reset ep 0, slot 33
[ 1819.941522] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1819.941636] xhci_hcd 0000:04:00.0: Ignoring reset ep completion code of 1
[ 1819.941639] xhci_hcd 0000:04:00.0: Removing canceled TD starting at 0x3fb9fae0 (dma) in stream 0 URB 0000000053211423
[ 1819.941648] xhci_hcd 0000:04:00.0: Set TR Deq ptr 0x3fb9fb10, cycle 1

[ 1819.941652] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1819.941656] xhci_hcd 0000:04:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 0000000053211423 TD as cancel_status is 2
[ 1819.941847] xhci_hcd 0000:04:00.0: Successful Set TR Deq Ptr cmd, deq = @3fb9fb10
[ 1819.941858] xhci_hcd 0000:04:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 0000000053211423 TD
[ 1819.941864] xhci_hcd 0000:04:00.0: Giveback URB 0000000053211423, len = 0, expected = 4, status = -32
[ 1819.944318] xhci_hcd 0000:04:00.0: Waiting for status stage event
[ 1819.951029] xhci_hcd 0000:04:00.0: Waiting for status stage event
[ 1819.952004] xhci_hcd 0000:04:00.0: Stalled endpoint for slot 38 ep 0
[ 1819.952012] xhci_hcd 0000:04:00.0: Hard-reset ep 0, slot 38
[ 1819.952019] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1819.952133] xhci_hcd 0000:04:00.0: Ignoring reset ep completion code of 1
[ 1819.952137] xhci_hcd 0000:04:00.0: Removing canceled TD starting at 0x3fb143e0 (dma) in stream 0 URB 0000000053211423
[ 1819.952146] xhci_hcd 0000:04:00.0: Set TR Deq ptr 0x3fb14410, cycle 1

[ 1819.952150] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1819.952154] xhci_hcd 0000:04:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 0000000053211423 TD as cancel_status is 2
[ 1819.952294] xhci_hcd 0000:04:00.0: Successful Set TR Deq Ptr cmd, deq = @3fb14410
[ 1819.952298] xhci_hcd 0000:04:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 0000000053211423 TD
[ 1819.952302] xhci_hcd 0000:04:00.0: Giveback URB 0000000053211423, len = 0, expected = 4, status = -32
[ 1819.960328] xhci_hcd 0000:04:00.0: Waiting for status stage event
[ 1819.966199] xhci_hcd 0000:04:00.0: Stalled endpoint for slot 31 ep 0
[ 1819.966211] xhci_hcd 0000:04:00.0: Hard-reset ep 0, slot 31
[ 1819.966219] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1819.966380] xhci_hcd 0000:04:00.0: Ignoring reset ep completion code of 1
[ 1819.966389] xhci_hcd 0000:04:00.0: Removing canceled TD starting at 0x3fba8a20 (dma) in stream 0 URB 0000000053211423
[ 1819.966400] xhci_hcd 0000:04:00.0: Set TR Deq ptr 0x3fba8a50, cycle 1

[ 1819.966404] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1819.966408] xhci_hcd 0000:04:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 0000000053211423 TD as cancel_status is 2
[ 1819.966548] xhci_hcd 0000:04:00.0: Successful Set TR Deq Ptr cmd, deq = @3fba8a50
[ 1819.966553] xhci_hcd 0000:04:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 0000000053211423 TD
[ 1819.966557] xhci_hcd 0000:04:00.0: Giveback URB 0000000053211423, len = 0, expected = 4, status = -32
[ 1819.972366] xhci_hcd 0000:04:00.0: Waiting for status stage event
[ 1819.973412] xhci_hcd 0000:04:00.0: Waiting for status stage event
[ 1819.975727] xhci_hcd 0000:04:00.0: Stalled endpoint for slot 56 ep 0
[ 1819.975738] xhci_hcd 0000:04:00.0: Hard-reset ep 0, slot 56
[ 1819.975746] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1819.975860] xhci_hcd 0000:04:00.0: Ignoring reset ep completion code of 1
[ 1819.975864] xhci_hcd 0000:04:00.0: Removing canceled TD starting at 0x3f8a03e0 (dma) in stream 0 URB 0000000053211423
[ 1819.975872] xhci_hcd 0000:04:00.0: Set TR Deq ptr 0x3f8a0410, cycle 1

[ 1819.975876] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1819.975879] xhci_hcd 0000:04:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 0000000053211423 TD as cancel_status is 2
[ 1819.976019] xhci_hcd 0000:04:00.0: Successful Set TR Deq Ptr cmd, deq = @3f8a0410
[ 1819.976024] xhci_hcd 0000:04:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 0000000053211423 TD
[ 1819.976028] xhci_hcd 0000:04:00.0: Giveback URB 0000000053211423, len = 0, expected = 4, status = -32
[ 1819.980368] xhci_hcd 0000:04:00.0: Waiting for status stage event
[ 1819.985227] xhci_hcd 0000:04:00.0: Waiting for status stage event
[ 1819.986194] xhci_hcd 0000:04:00.0: Stalled endpoint for slot 54 ep 0
[ 1819.986205] xhci_hcd 0000:04:00.0: Hard-reset ep 0, slot 54
[ 1819.986213] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1819.986327] xhci_hcd 0000:04:00.0: Ignoring reset ep completion code of 1
[ 1819.986331] xhci_hcd 0000:04:00.0: Removing canceled TD starting at 0x3f95f3e0 (dma) in stream 0 URB 0000000053211423
[ 1819.986340] xhci_hcd 0000:04:00.0: Set TR Deq ptr 0x3f95f410, cycle 1

[ 1819.986344] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1819.986348] xhci_hcd 0000:04:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 0000000053211423 TD as cancel_status is 2
[ 1819.986487] xhci_hcd 0000:04:00.0: Successful Set TR Deq Ptr cmd, deq = @3f95f410
[ 1819.986492] xhci_hcd 0000:04:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 0000000053211423 TD
[ 1819.986496] xhci_hcd 0000:04:00.0: Giveback URB 0000000053211423, len = 0, expected = 4, status = -32
[ 1819.997745] xhci_hcd 0000:04:00.0: Waiting for status stage event
[ 1819.999112] xhci_hcd 0000:04:00.0: Waiting for status stage event
[ 1820.000023] xhci_hcd 0000:04:00.0: Stalled endpoint for slot 52 ep 0
[ 1820.000030] xhci_hcd 0000:04:00.0: Hard-reset ep 0, slot 52
[ 1820.000037] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1820.000151] xhci_hcd 0000:04:00.0: Ignoring reset ep completion code of 1
[ 1820.000155] xhci_hcd 0000:04:00.0: Removing canceled TD starting at 0x3f8fa3e0 (dma) in stream 0 URB 0000000053211423
[ 1820.000163] xhci_hcd 0000:04:00.0: Set TR Deq ptr 0x3f8fa410, cycle 1

[ 1820.000167] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1820.000171] xhci_hcd 0000:04:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 0000000053211423 TD as cancel_status is 2
[ 1820.000311] xhci_hcd 0000:04:00.0: Successful Set TR Deq Ptr cmd, deq = @3f8fa410
[ 1820.000316] xhci_hcd 0000:04:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 0000000053211423 TD
[ 1820.000320] xhci_hcd 0000:04:00.0: Giveback URB 0000000053211423, len = 0, expected = 4, status = -32
[ 1820.002017] xhci_hcd 0000:04:00.0: Waiting for status stage event
[ 1820.003170] xhci_hcd 0000:04:00.0: Waiting for status stage event
[ 1820.004227] xhci_hcd 0000:04:00.0: Stalled endpoint for slot 49 ep 0
[ 1820.004233] xhci_hcd 0000:04:00.0: Hard-reset ep 0, slot 49
[ 1820.004239] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1820.004352] xhci_hcd 0000:04:00.0: Ignoring reset ep completion code of 1
[ 1820.004356] xhci_hcd 0000:04:00.0: Removing canceled TD starting at 0x3fa603e0 (dma) in stream 0 URB 0000000053211423
[ 1820.004363] xhci_hcd 0000:04:00.0: Set TR Deq ptr 0x3fa60410, cycle 1

[ 1820.004367] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1820.004371] xhci_hcd 0000:04:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 0000000053211423 TD as cancel_status is 2
[ 1820.004510] xhci_hcd 0000:04:00.0: Successful Set TR Deq Ptr cmd, deq = @3fa60410
[ 1820.004514] xhci_hcd 0000:04:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 0000000053211423 TD
[ 1820.004518] xhci_hcd 0000:04:00.0: Giveback URB 0000000053211423, len = 0, expected = 4, status = -32
[ 1820.007166] xhci_hcd 0000:04:00.0: Waiting for status stage event
[ 1820.013179] xhci_hcd 0000:04:00.0: Stalled endpoint for slot 46 ep 0
[ 1820.013190] xhci_hcd 0000:04:00.0: Hard-reset ep 0, slot 46
[ 1820.013198] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1820.013311] xhci_hcd 0000:04:00.0: Ignoring reset ep completion code of 1
[ 1820.013315] xhci_hcd 0000:04:00.0: Removing canceled TD starting at 0x3fab9a80 (dma) in stream 0 URB 0000000053211423
[ 1820.013324] xhci_hcd 0000:04:00.0: Set TR Deq ptr 0x3fab9ab0, cycle 1

[ 1820.013328] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1820.013332] xhci_hcd 0000:04:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 0000000053211423 TD as cancel_status is 2
[ 1820.013472] xhci_hcd 0000:04:00.0: Successful Set TR Deq Ptr cmd, deq = @3fab9ab0
[ 1820.013477] xhci_hcd 0000:04:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 0000000053211423 TD
[ 1820.013481] xhci_hcd 0000:04:00.0: Giveback URB 0000000053211423, len = 0, expected = 4, status = -32
[ 1820.017530] xhci_hcd 0000:04:00.0: Waiting for status stage event
[ 1820.024001] xhci_hcd 0000:04:00.0: Waiting for status stage event
[ 1820.024889] xhci_hcd 0000:04:00.0: Stalled endpoint for slot 57 ep 0
[ 1820.024896] xhci_hcd 0000:04:00.0: Hard-reset ep 0, slot 57
[ 1820.024903] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1820.025017] xhci_hcd 0000:04:00.0: Ignoring reset ep completion code of 1
[ 1820.025021] xhci_hcd 0000:04:00.0: Removing canceled TD starting at 0x3f8983e0 (dma) in stream 0 URB 0000000053211423
[ 1820.025029] xhci_hcd 0000:04:00.0: Set TR Deq ptr 0x3f898410, cycle 1

[ 1820.025034] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1820.025043] xhci_hcd 0000:04:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 0000000053211423 TD as cancel_status is 2
[ 1820.025177] xhci_hcd 0000:04:00.0: Successful Set TR Deq Ptr cmd, deq = @3f898410
[ 1820.025182] xhci_hcd 0000:04:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 0000000053211423 TD
[ 1820.025186] xhci_hcd 0000:04:00.0: Giveback URB 0000000053211423, len = 0, expected = 4, status = -32
[ 1820.032754] xhci_hcd 0000:04:00.0: Waiting for status stage event
[ 1820.034432] xhci_hcd 0000:04:00.0: Waiting for status stage event
[ 1820.035493] xhci_hcd 0000:04:00.0: Stalled endpoint for slot 55 ep 0
[ 1820.035504] xhci_hcd 0000:04:00.0: Hard-reset ep 0, slot 55
[ 1820.035511] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1820.035625] xhci_hcd 0000:04:00.0: Ignoring reset ep completion code of 1
[ 1820.035629] xhci_hcd 0000:04:00.0: Removing canceled TD starting at 0x3f8aa3e0 (dma) in stream 0 URB 0000000053211423
[ 1820.035638] xhci_hcd 0000:04:00.0: Set TR Deq ptr 0x3f8aa410, cycle 1

[ 1820.035642] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1820.035645] xhci_hcd 0000:04:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 0000000053211423 TD as cancel_status is 2
[ 1820.035785] xhci_hcd 0000:04:00.0: Successful Set TR Deq Ptr cmd, deq = @3f8aa410
[ 1820.035790] xhci_hcd 0000:04:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 0000000053211423 TD
[ 1820.035794] xhci_hcd 0000:04:00.0: Giveback URB 0000000053211423, len = 0, expected = 4, status = -32
[ 1820.043889] xhci_hcd 0000:04:00.0: Waiting for status stage event
[ 1820.044866] xhci_hcd 0000:04:00.0: Waiting for status stage event
[ 1820.045819] xhci_hcd 0000:04:00.0: Stalled endpoint for slot 53 ep 0
[ 1820.045831] xhci_hcd 0000:04:00.0: Hard-reset ep 0, slot 53
[ 1820.045839] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1820.046002] xhci_hcd 0000:04:00.0: Ignoring reset ep completion code of 1
[ 1820.046011] xhci_hcd 0000:04:00.0: Removing canceled TD starting at 0x3f9db3e0 (dma) in stream 0 URB 0000000053211423
[ 1820.046022] xhci_hcd 0000:04:00.0: Set TR Deq ptr 0x3f9db410, cycle 1

[ 1820.046026] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1820.046030] xhci_hcd 0000:04:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 0000000053211423 TD as cancel_status is 2
[ 1820.046170] xhci_hcd 0000:04:00.0: Successful Set TR Deq Ptr cmd, deq = @3f9db410
[ 1820.046175] xhci_hcd 0000:04:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 0000000053211423 TD
[ 1820.046179] xhci_hcd 0000:04:00.0: Giveback URB 0000000053211423, len = 0, expected = 4, status = -32
[ 1820.054453] xhci_hcd 0000:04:00.0: Waiting for status stage event
[ 1820.055815] xhci_hcd 0000:04:00.0: Waiting for status stage event
[ 1820.056742] xhci_hcd 0000:04:00.0: Stalled endpoint for slot 50 ep 0
[ 1820.056749] xhci_hcd 0000:04:00.0: Hard-reset ep 0, slot 50
[ 1820.056756] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1820.056870] xhci_hcd 0000:04:00.0: Ignoring reset ep completion code of 1
[ 1820.056874] xhci_hcd 0000:04:00.0: Removing canceled TD starting at 0x3fa143e0 (dma) in stream 0 URB 0000000053211423
[ 1820.056882] xhci_hcd 0000:04:00.0: Set TR Deq ptr 0x3fa14410, cycle 1

[ 1820.056886] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1820.056890] xhci_hcd 0000:04:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 0000000053211423 TD as cancel_status is 2
[ 1820.057030] xhci_hcd 0000:04:00.0: Successful Set TR Deq Ptr cmd, deq = @3fa14410
[ 1820.057034] xhci_hcd 0000:04:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 0000000053211423 TD
[ 1820.057038] xhci_hcd 0000:04:00.0: Giveback URB 0000000053211423, len = 0, expected = 4, status = -32
[ 1820.059790] xhci_hcd 0000:04:00.0: Waiting for status stage event
[ 1820.064734] xhci_hcd 0000:04:00.0: Stalled endpoint for slot 44 ep 0
[ 1820.064745] xhci_hcd 0000:04:00.0: Hard-reset ep 0, slot 44
[ 1820.064752] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1820.064866] xhci_hcd 0000:04:00.0: Ignoring reset ep completion code of 1
[ 1820.064870] xhci_hcd 0000:04:00.0: Removing canceled TD starting at 0x3fb18e10 (dma) in stream 0 URB 0000000053211423
[ 1820.064878] xhci_hcd 0000:04:00.0: Set TR Deq ptr 0x3fb18e40, cycle 1

[ 1820.064882] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1820.064886] xhci_hcd 0000:04:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 0000000053211423 TD as cancel_status is 2
[ 1820.065026] xhci_hcd 0000:04:00.0: Successful Set TR Deq Ptr cmd, deq = @3fb18e40
[ 1820.065030] xhci_hcd 0000:04:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 0000000053211423 TD
[ 1820.065034] xhci_hcd 0000:04:00.0: Giveback URB 0000000053211423, len = 0, expected = 4, status = -32
[ 1820.072698] xhci_hcd 0000:04:00.0: Waiting for status stage event
[ 1820.074287] xhci_hcd 0000:04:00.0: Waiting for status stage event
[ 1820.075243] xhci_hcd 0000:04:00.0: Stalled endpoint for slot 48 ep 0
[ 1820.075250] xhci_hcd 0000:04:00.0: Hard-reset ep 0, slot 48
[ 1820.075257] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1820.075370] xhci_hcd 0000:04:00.0: Ignoring reset ep completion code of 1
[ 1820.075373] xhci_hcd 0000:04:00.0: Removing canceled TD starting at 0x3f8b93e0 (dma) in stream 0 URB 0000000053211423
[ 1820.075380] xhci_hcd 0000:04:00.0: Set TR Deq ptr 0x3f8b9410, cycle 1

[ 1820.075384] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1820.075388] xhci_hcd 0000:04:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 0000000053211423 TD as cancel_status is 2
[ 1820.075527] xhci_hcd 0000:04:00.0: Successful Set TR Deq Ptr cmd, deq = @3f8b9410
[ 1820.075531] xhci_hcd 0000:04:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 0000000053211423 TD
[ 1820.075535] xhci_hcd 0000:04:00.0: Giveback URB 0000000053211423, len = 0, expected = 4, status = -32
[ 1820.082969] xhci_hcd 0000:04:00.0: Waiting for status stage event
[ 1820.084365] xhci_hcd 0000:04:00.0: Waiting for status stage event
[ 1820.085238] xhci_hcd 0000:04:00.0: Stalled endpoint for slot 51 ep 0
[ 1820.085243] xhci_hcd 0000:04:00.0: Hard-reset ep 0, slot 51
[ 1820.085249] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1820.085361] xhci_hcd 0000:04:00.0: Ignoring reset ep completion code of 1
[ 1820.085365] xhci_hcd 0000:04:00.0: Removing canceled TD starting at 0x3fa0e3e0 (dma) in stream 0 URB 0000000053211423
[ 1820.085371] xhci_hcd 0000:04:00.0: Set TR Deq ptr 0x3fa0e410, cycle 1

[ 1820.085374] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1820.085378] xhci_hcd 0000:04:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 0000000053211423 TD as cancel_status is 2
[ 1820.085517] xhci_hcd 0000:04:00.0: Successful Set TR Deq Ptr cmd, deq = @3fa0e410
[ 1820.085521] xhci_hcd 0000:04:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 0000000053211423 TD
[ 1820.085524] xhci_hcd 0000:04:00.0: Giveback URB 0000000053211423, len = 0, expected = 4, status = -32
[ 1820.088339] xhci_hcd 0000:04:00.0: Waiting for status stage event
[ 1820.094073] xhci_hcd 0000:04:00.0: Stalled endpoint for slot 42 ep 0
[ 1820.094084] xhci_hcd 0000:04:00.0: Hard-reset ep 0, slot 42
[ 1820.094093] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1820.094253] xhci_hcd 0000:04:00.0: Ignoring reset ep completion code of 1
[ 1820.094263] xhci_hcd 0000:04:00.0: Removing canceled TD starting at 0x3fadac30 (dma) in stream 0 URB 0000000053211423
[ 1820.094273] xhci_hcd 0000:04:00.0: Set TR Deq ptr 0x3fadac60, cycle 1

[ 1820.094277] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1820.094281] xhci_hcd 0000:04:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 0000000053211423 TD as cancel_status is 2
[ 1820.094421] xhci_hcd 0000:04:00.0: Successful Set TR Deq Ptr cmd, deq = @3fadac60
[ 1820.094426] xhci_hcd 0000:04:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 0000000053211423 TD
[ 1820.094430] xhci_hcd 0000:04:00.0: Giveback URB 0000000053211423, len = 0, expected = 4, status = -32
[ 1820.095942] xhci_hcd 0000:04:00.0: Get port status 5-1 read: 0xe03, return 0x503
[ 1820.095976] xhci_hcd 0000:04:00.0: Get port status 5-2 read: 0xe03, return 0x503
[ 1820.099259] xhci_hcd 0000:03:00.0: Waiting for status stage event
[ 1820.103057] xhci_hcd 0000:03:00.0: Waiting for status stage event
[ 1820.105550] xhci_hcd 0000:03:00.0: Waiting for status stage event
[ 1820.118053] xhci_hcd 0000:03:00.0: Stalled endpoint for slot 44 ep 0
[ 1820.118065] xhci_hcd 0000:03:00.0: Hard-reset ep 0, slot 44
[ 1820.118074] xhci_hcd 0000:03:00.0: // Ding dong!
[ 1820.118237] xhci_hcd 0000:03:00.0: Ignoring reset ep completion code of 1
[ 1820.118247] xhci_hcd 0000:03:00.0: Removing canceled TD starting at 0x3f411630 (dma) in stream 0 URB 0000000053211423
[ 1820.118257] xhci_hcd 0000:03:00.0: Set TR Deq ptr 0x3f411660, cycle 1

[ 1820.118261] xhci_hcd 0000:03:00.0: // Ding dong!
[ 1820.118265] xhci_hcd 0000:03:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 0000000053211423 TD as cancel_status is 2
[ 1820.118453] xhci_hcd 0000:03:00.0: Successful Set TR Deq Ptr cmd, deq = @3f411660
[ 1820.118464] xhci_hcd 0000:03:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 0000000053211423 TD
[ 1820.118470] xhci_hcd 0000:03:00.0: Giveback URB 0000000053211423, len = 0, expected = 4, status = -32
[ 1820.123510] xhci_hcd 0000:03:00.0: Waiting for status stage event
[ 1820.127805] xhci_hcd 0000:03:00.0: Waiting for status stage event
[ 1820.129509] xhci_hcd 0000:03:00.0: Waiting for status stage event
[ 1820.142055] xhci_hcd 0000:03:00.0: Stalled endpoint for slot 42 ep 0
[ 1820.142067] xhci_hcd 0000:03:00.0: Hard-reset ep 0, slot 42
[ 1820.142075] xhci_hcd 0000:03:00.0: // Ding dong!
[ 1820.142239] xhci_hcd 0000:03:00.0: Ignoring reset ep completion code of 1
[ 1820.142249] xhci_hcd 0000:03:00.0: Removing canceled TD starting at 0x3f41b630 (dma) in stream 0 URB 0000000053211423
[ 1820.142259] xhci_hcd 0000:03:00.0: Set TR Deq ptr 0x3f41b660, cycle 1

[ 1820.142264] xhci_hcd 0000:03:00.0: // Ding dong!
[ 1820.142268] xhci_hcd 0000:03:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 0000000053211423 TD as cancel_status is 2
[ 1820.142455] xhci_hcd 0000:03:00.0: Successful Set TR Deq Ptr cmd, deq = @3f41b660
[ 1820.142465] xhci_hcd 0000:03:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 0000000053211423 TD
[ 1820.142472] xhci_hcd 0000:03:00.0: Giveback URB 0000000053211423, len = 0, expected = 4, status = -32
[ 1820.149009] xhci_hcd 0000:03:00.0: Waiting for status stage event
[ 1820.152799] xhci_hcd 0000:03:00.0: Waiting for status stage event
[ 1820.154547] xhci_hcd 0000:03:00.0: Waiting for status stage event
[ 1820.166550] xhci_hcd 0000:03:00.0: Stalled endpoint for slot 40 ep 0
[ 1820.166562] xhci_hcd 0000:03:00.0: Hard-reset ep 0, slot 40
[ 1820.166570] xhci_hcd 0000:03:00.0: // Ding dong!
[ 1820.166727] xhci_hcd 0000:03:00.0: Ignoring reset ep completion code of 1
[ 1820.166736] xhci_hcd 0000:03:00.0: Removing canceled TD starting at 0x3f427960 (dma) in stream 0 URB 0000000053211423
[ 1820.166747] xhci_hcd 0000:03:00.0: Set TR Deq ptr 0x3f427990, cycle 1

[ 1820.166751] xhci_hcd 0000:03:00.0: // Ding dong!
[ 1820.166756] xhci_hcd 0000:03:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 0000000053211423 TD as cancel_status is 2
[ 1820.166945] xhci_hcd 0000:03:00.0: Successful Set TR Deq Ptr cmd, deq = @3f427990
[ 1820.166957] xhci_hcd 0000:03:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 0000000053211423 TD
[ 1820.166963] xhci_hcd 0000:03:00.0: Giveback URB 0000000053211423, len = 0, expected = 4, status = -32
[ 1820.171759] xhci_hcd 0000:03:00.0: Waiting for status stage event
[ 1820.176799] xhci_hcd 0000:03:00.0: Waiting for status stage event
[ 1820.178557] xhci_hcd 0000:03:00.0: Waiting for status stage event
[ 1820.191053] xhci_hcd 0000:03:00.0: Stalled endpoint for slot 60 ep 0
[ 1820.191065] xhci_hcd 0000:03:00.0: Hard-reset ep 0, slot 60
[ 1820.191074] xhci_hcd 0000:03:00.0: // Ding dong!
[ 1820.191240] xhci_hcd 0000:03:00.0: Ignoring reset ep completion code of 1
[ 1820.191250] xhci_hcd 0000:03:00.0: Removing canceled TD starting at 0x3f991630 (dma) in stream 0 URB 0000000053211423
[ 1820.191260] xhci_hcd 0000:03:00.0: Set TR Deq ptr 0x3f991660, cycle 1

[ 1820.191265] xhci_hcd 0000:03:00.0: // Ding dong!
[ 1820.191269] xhci_hcd 0000:03:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 0000000053211423 TD as cancel_status is 2
[ 1820.191456] xhci_hcd 0000:03:00.0: Successful Set TR Deq Ptr cmd, deq = @3f991660
[ 1820.191467] xhci_hcd 0000:03:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 0000000053211423 TD
[ 1820.191473] xhci_hcd 0000:03:00.0: Giveback URB 0000000053211423, len = 0, expected = 4, status = -32
[ 1820.196009] xhci_hcd 0000:03:00.0: Waiting for status stage event
[ 1820.199548] xhci_hcd 0000:03:00.0: Waiting for status stage event
[ 1820.202010] xhci_hcd 0000:03:00.0: Waiting for status stage event
[ 1820.214053] xhci_hcd 0000:03:00.0: Stalled endpoint for slot 58 ep 0
[ 1820.214065] xhci_hcd 0000:03:00.0: Hard-reset ep 0, slot 58
[ 1820.214073] xhci_hcd 0000:03:00.0: // Ding dong!
[ 1820.214234] xhci_hcd 0000:03:00.0: Ignoring reset ep completion code of 1
[ 1820.214243] xhci_hcd 0000:03:00.0: Removing canceled TD starting at 0x3fb10630 (dma) in stream 0 URB 0000000053211423
[ 1820.214254] xhci_hcd 0000:03:00.0: Set TR Deq ptr 0x3fb10660, cycle 1

[ 1820.214258] xhci_hcd 0000:03:00.0: // Ding dong!
[ 1820.214262] xhci_hcd 0000:03:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 0000000053211423 TD as cancel_status is 2
[ 1820.214449] xhci_hcd 0000:03:00.0: Successful Set TR Deq Ptr cmd, deq = @3fb10660
[ 1820.214460] xhci_hcd 0000:03:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 0000000053211423 TD
[ 1820.214466] xhci_hcd 0000:03:00.0: Giveback URB 0000000053211423, len = 0, expected = 4, status = -32
[ 1820.220260] xhci_hcd 0000:03:00.0: Waiting for status stage event
[ 1820.224053] xhci_hcd 0000:03:00.0: Waiting for status stage event
[ 1820.225758] xhci_hcd 0000:03:00.0: Waiting for status stage event
[ 1820.238300] xhci_hcd 0000:03:00.0: Stalled endpoint for slot 56 ep 0
[ 1820.238311] xhci_hcd 0000:03:00.0: Hard-reset ep 0, slot 56
[ 1820.238320] xhci_hcd 0000:03:00.0: // Ding dong!
[ 1820.238484] xhci_hcd 0000:03:00.0: Ignoring reset ep completion code of 1
[ 1820.238494] xhci_hcd 0000:03:00.0: Removing canceled TD starting at 0x3fb2c960 (dma) in stream 0 URB 0000000053211423
[ 1820.238504] xhci_hcd 0000:03:00.0: Set TR Deq ptr 0x3fb2c990, cycle 1

[ 1820.238508] xhci_hcd 0000:03:00.0: // Ding dong!
[ 1820.238513] xhci_hcd 0000:03:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 0000000053211423 TD as cancel_status is 2
[ 1820.238701] xhci_hcd 0000:03:00.0: Successful Set TR Deq Ptr cmd, deq = @3fb2c990
[ 1820.238711] xhci_hcd 0000:03:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 0000000053211423 TD
[ 1820.238717] xhci_hcd 0000:03:00.0: Giveback URB 0000000053211423, len = 0, expected = 4, status = -32
[ 1820.241659] xhci_hcd 0000:03:00.0: Get port status 4-1 read: 0x1203, return 0x203
[ 1820.241697] xhci_hcd 0000:03:00.0: Get port status 4-2 read: 0x1203, return 0x203
[ 1820.249211] xhci_hcd 0000:03:00.0: Waiting for status stage event
[ 1820.250350] xhci_hcd 0000:03:00.0: Waiting for status stage event
[ 1820.251795] xhci_hcd 0000:03:00.0: Stalled endpoint for slot 54 ep 0
[ 1820.251806] xhci_hcd 0000:03:00.0: Hard-reset ep 0, slot 54
[ 1820.251813] xhci_hcd 0000:03:00.0: // Ding dong!
[ 1820.251927] xhci_hcd 0000:03:00.0: Ignoring reset ep completion code of 1
[ 1820.251931] xhci_hcd 0000:03:00.0: Removing canceled TD starting at 0x3f4323e0 (dma) in stream 0 URB 0000000053211423
[ 1820.251939] xhci_hcd 0000:03:00.0: Set TR Deq ptr 0x3f432410, cycle 1

[ 1820.251943] xhci_hcd 0000:03:00.0: // Ding dong!
[ 1820.251947] xhci_hcd 0000:03:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 0000000053211423 TD as cancel_status is 2
[ 1820.252087] xhci_hcd 0000:03:00.0: Successful Set TR Deq Ptr cmd, deq = @3f432410
[ 1820.252092] xhci_hcd 0000:03:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 0000000053211423 TD
[ 1820.252096] xhci_hcd 0000:03:00.0: Giveback URB 0000000053211423, len = 0, expected = 4, status = -32
[ 1820.260107] xhci_hcd 0000:03:00.0: Waiting for status stage event
[ 1820.261152] xhci_hcd 0000:03:00.0: Waiting for status stage event
[ 1820.262351] xhci_hcd 0000:03:00.0: Stalled endpoint for slot 52 ep 0
[ 1820.262359] xhci_hcd 0000:03:00.0: Hard-reset ep 0, slot 52
[ 1820.262366] xhci_hcd 0000:03:00.0: // Ding dong!
[ 1820.262479] xhci_hcd 0000:03:00.0: Ignoring reset ep completion code of 1
[ 1820.262483] xhci_hcd 0000:03:00.0: Removing canceled TD starting at 0x3fa483e0 (dma) in stream 0 URB 0000000053211423
[ 1820.262492] xhci_hcd 0000:03:00.0: Set TR Deq ptr 0x3fa48410, cycle 1

[ 1820.262497] xhci_hcd 0000:03:00.0: // Ding dong!
[ 1820.262500] xhci_hcd 0000:03:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 0000000053211423 TD as cancel_status is 2
[ 1820.262640] xhci_hcd 0000:03:00.0: Successful Set TR Deq Ptr cmd, deq = @3fa48410
[ 1820.262645] xhci_hcd 0000:03:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 0000000053211423 TD
[ 1820.262649] xhci_hcd 0000:03:00.0: Giveback URB 0000000053211423, len = 0, expected = 4, status = -32
[ 1820.264350] xhci_hcd 0000:03:00.0: Waiting for status stage event
[ 1820.265157] xhci_hcd 0000:03:00.0: Waiting for status stage event
[ 1820.265892] xhci_hcd 0000:03:00.0: Stalled endpoint for slot 50 ep 0
[ 1820.265899] xhci_hcd 0000:03:00.0: Hard-reset ep 0, slot 50
[ 1820.265904] xhci_hcd 0000:03:00.0: // Ding dong!
[ 1820.266018] xhci_hcd 0000:03:00.0: Ignoring reset ep completion code of 1
[ 1820.266022] xhci_hcd 0000:03:00.0: Removing canceled TD starting at 0x3fb0b3e0 (dma) in stream 0 URB 0000000053211423
[ 1820.266030] xhci_hcd 0000:03:00.0: Set TR Deq ptr 0x3fb0b410, cycle 1

[ 1820.266034] xhci_hcd 0000:03:00.0: // Ding dong!
[ 1820.266043] xhci_hcd 0000:03:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 0000000053211423 TD as cancel_status is 2
[ 1820.266176] xhci_hcd 0000:03:00.0: Successful Set TR Deq Ptr cmd, deq = @3fb0b410
[ 1820.266181] xhci_hcd 0000:03:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 0000000053211423 TD
[ 1820.266185] xhci_hcd 0000:03:00.0: Giveback URB 0000000053211423, len = 0, expected = 4, status = -32
[ 1820.274728] xhci_hcd 0000:03:00.0: Waiting for status stage event
[ 1820.277161] xhci_hcd 0000:03:00.0: Waiting for status stage event
[ 1820.279160] xhci_hcd 0000:03:00.0: Stalled endpoint for slot 47 ep 0
[ 1820.279172] xhci_hcd 0000:03:00.0: Hard-reset ep 0, slot 47
[ 1820.279180] xhci_hcd 0000:03:00.0: // Ding dong!
[ 1820.279294] xhci_hcd 0000:03:00.0: Ignoring reset ep completion code of 1
[ 1820.279297] xhci_hcd 0000:03:00.0: Removing canceled TD starting at 0x3fbac3e0 (dma) in stream 0 URB 0000000053211423
[ 1820.279306] xhci_hcd 0000:03:00.0: Set TR Deq ptr 0x3fbac410, cycle 1

[ 1820.279310] xhci_hcd 0000:03:00.0: // Ding dong!
[ 1820.279314] xhci_hcd 0000:03:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 0000000053211423 TD as cancel_status is 2
[ 1820.279454] xhci_hcd 0000:03:00.0: Successful Set TR Deq Ptr cmd, deq = @3fbac410
[ 1820.279458] xhci_hcd 0000:03:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 0000000053211423 TD
[ 1820.279462] xhci_hcd 0000:03:00.0: Giveback URB 0000000053211423, len = 0, expected = 4, status = -32
[ 1820.282292] xhci_hcd 0000:03:00.0: Waiting for status stage event
[ 1820.288276] xhci_hcd 0000:03:00.0: Stalled endpoint for slot 43 ep 0
[ 1820.288287] xhci_hcd 0000:03:00.0: Hard-reset ep 0, slot 43
[ 1820.288295] xhci_hcd 0000:03:00.0: // Ding dong!
[ 1820.288409] xhci_hcd 0000:03:00.0: Ignoring reset ep completion code of 1
[ 1820.288412] xhci_hcd 0000:03:00.0: Removing canceled TD starting at 0x3f419a50 (dma) in stream 0 URB 0000000053211423
[ 1820.288421] xhci_hcd 0000:03:00.0: Set TR Deq ptr 0x3f419a80, cycle 1

[ 1820.288425] xhci_hcd 0000:03:00.0: // Ding dong!
[ 1820.288429] xhci_hcd 0000:03:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 0000000053211423 TD as cancel_status is 2
[ 1820.288569] xhci_hcd 0000:03:00.0: Successful Set TR Deq Ptr cmd, deq = @3f419a80
[ 1820.288574] xhci_hcd 0000:03:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 0000000053211423 TD
[ 1820.288578] xhci_hcd 0000:03:00.0: Giveback URB 0000000053211423, len = 0, expected = 4, status = -32
[ 1820.294856] xhci_hcd 0000:03:00.0: Waiting for status stage event
[ 1820.295836] xhci_hcd 0000:03:00.0: Waiting for status stage event
[ 1820.296637] xhci_hcd 0000:03:00.0: Stalled endpoint for slot 53 ep 0
[ 1820.296644] xhci_hcd 0000:03:00.0: Hard-reset ep 0, slot 53
[ 1820.296652] xhci_hcd 0000:03:00.0: // Ding dong!
[ 1820.296808] xhci_hcd 0000:03:00.0: Ignoring reset ep completion code of 1
[ 1820.296817] xhci_hcd 0000:03:00.0: Removing canceled TD starting at 0x3f41d3e0 (dma) in stream 0 URB 0000000053211423
[ 1820.296828] xhci_hcd 0000:03:00.0: Set TR Deq ptr 0x3f41d410, cycle 1

[ 1820.296832] xhci_hcd 0000:03:00.0: // Ding dong!
[ 1820.296836] xhci_hcd 0000:03:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 0000000053211423 TD as cancel_status is 2
[ 1820.296976] xhci_hcd 0000:03:00.0: Successful Set TR Deq Ptr cmd, deq = @3f41d410
[ 1820.296981] xhci_hcd 0000:03:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 0000000053211423 TD
[ 1820.296985] xhci_hcd 0000:03:00.0: Giveback URB 0000000053211423, len = 0, expected = 4, status = -32
[ 1820.305276] xhci_hcd 0000:03:00.0: Waiting for status stage event
[ 1820.306398] xhci_hcd 0000:03:00.0: Waiting for status stage event
[ 1820.307474] xhci_hcd 0000:03:00.0: Stalled endpoint for slot 51 ep 0
[ 1820.307481] xhci_hcd 0000:03:00.0: Hard-reset ep 0, slot 51
[ 1820.307489] xhci_hcd 0000:03:00.0: // Ding dong!
[ 1820.307602] xhci_hcd 0000:03:00.0: Ignoring reset ep completion code of 1
[ 1820.307606] xhci_hcd 0000:03:00.0: Removing canceled TD starting at 0x3fb373e0 (dma) in stream 0 URB 0000000053211423
[ 1820.307615] xhci_hcd 0000:03:00.0: Set TR Deq ptr 0x3fb37410, cycle 1

[ 1820.307619] xhci_hcd 0000:03:00.0: // Ding dong!
[ 1820.307623] xhci_hcd 0000:03:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 0000000053211423 TD as cancel_status is 2
[ 1820.307763] xhci_hcd 0000:03:00.0: Successful Set TR Deq Ptr cmd, deq = @3fb37410
[ 1820.307767] xhci_hcd 0000:03:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 0000000053211423 TD
[ 1820.307771] xhci_hcd 0000:03:00.0: Giveback URB 0000000053211423, len = 0, expected = 4, status = -32
[ 1820.315956] xhci_hcd 0000:03:00.0: Waiting for status stage event
[ 1820.317070] xhci_hcd 0000:03:00.0: Waiting for status stage event
[ 1820.318202] xhci_hcd 0000:03:00.0: Stalled endpoint for slot 48 ep 0
[ 1820.318214] xhci_hcd 0000:03:00.0: Hard-reset ep 0, slot 48
[ 1820.318222] xhci_hcd 0000:03:00.0: // Ding dong!
[ 1820.318375] xhci_hcd 0000:03:00.0: Ignoring reset ep completion code of 1
[ 1820.318385] xhci_hcd 0000:03:00.0: Removing canceled TD starting at 0x3f9ab3e0 (dma) in stream 0 URB 0000000053211423
[ 1820.318396] xhci_hcd 0000:03:00.0: Set TR Deq ptr 0x3f9ab410, cycle 1

[ 1820.318400] xhci_hcd 0000:03:00.0: // Ding dong!
[ 1820.318404] xhci_hcd 0000:03:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 0000000053211423 TD as cancel_status is 2
[ 1820.318544] xhci_hcd 0000:03:00.0: Successful Set TR Deq Ptr cmd, deq = @3f9ab410
[ 1820.318548] xhci_hcd 0000:03:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 0000000053211423 TD
[ 1820.318552] xhci_hcd 0000:03:00.0: Giveback URB 0000000053211423, len = 0, expected = 4, status = -32
[ 1820.320634] xhci_hcd 0000:03:00.0: Waiting for status stage event
[ 1820.321677] xhci_hcd 0000:03:00.0: Waiting for status stage event
[ 1820.322944] xhci_hcd 0000:03:00.0: Stalled endpoint for slot 45 ep 0
[ 1820.322949] xhci_hcd 0000:03:00.0: Hard-reset ep 0, slot 45
[ 1820.322956] xhci_hcd 0000:03:00.0: // Ding dong!
[ 1820.323069] xhci_hcd 0000:03:00.0: Ignoring reset ep completion code of 1
[ 1820.323073] xhci_hcd 0000:03:00.0: Removing canceled TD starting at 0x3fbf13e0 (dma) in stream 0 URB 0000000053211423
[ 1820.323079] xhci_hcd 0000:03:00.0: Set TR Deq ptr 0x3fbf1410, cycle 1

[ 1820.323083] xhci_hcd 0000:03:00.0: // Ding dong!
[ 1820.323098] xhci_hcd 0000:03:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 0000000053211423 TD as cancel_status is 2
[ 1820.323226] xhci_hcd 0000:03:00.0: Successful Set TR Deq Ptr cmd, deq = @3fbf1410
[ 1820.323230] xhci_hcd 0000:03:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 0000000053211423 TD
[ 1820.323234] xhci_hcd 0000:03:00.0: Giveback URB 0000000053211423, len = 0, expected = 4, status = -32
[ 1820.326027] xhci_hcd 0000:03:00.0: Waiting for status stage event
[ 1820.330904] xhci_hcd 0000:03:00.0: Stalled endpoint for slot 41 ep 0
[ 1820.330916] xhci_hcd 0000:03:00.0: Hard-reset ep 0, slot 41
[ 1820.330924] xhci_hcd 0000:03:00.0: // Ding dong!
[ 1820.331045] xhci_hcd 0000:03:00.0: Ignoring reset ep completion code of 1
[ 1820.331048] xhci_hcd 0000:03:00.0: Removing canceled TD starting at 0x3f420e10 (dma) in stream 0 URB 0000000053211423
[ 1820.331057] xhci_hcd 0000:03:00.0: Set TR Deq ptr 0x3f420e40, cycle 1

[ 1820.331061] xhci_hcd 0000:03:00.0: // Ding dong!
[ 1820.331065] xhci_hcd 0000:03:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 0000000053211423 TD as cancel_status is 2
[ 1820.331204] xhci_hcd 0000:03:00.0: Successful Set TR Deq Ptr cmd, deq = @3f420e40
[ 1820.331209] xhci_hcd 0000:03:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 0000000053211423 TD
[ 1820.331213] xhci_hcd 0000:03:00.0: Giveback URB 0000000053211423, len = 0, expected = 4, status = -32
[ 1820.339136] xhci_hcd 0000:03:00.0: Waiting for status stage event
[ 1820.340493] xhci_hcd 0000:03:00.0: Waiting for status stage event
[ 1820.341615] xhci_hcd 0000:03:00.0: Stalled endpoint for slot 49 ep 0
[ 1820.341628] xhci_hcd 0000:03:00.0: Hard-reset ep 0, slot 49
[ 1820.341638] xhci_hcd 0000:03:00.0: // Ding dong!
[ 1820.341755] xhci_hcd 0000:03:00.0: Ignoring reset ep completion code of 1
[ 1820.341760] xhci_hcd 0000:03:00.0: Removing canceled TD starting at 0x3fb443e0 (dma) in stream 0 URB 0000000053211423
[ 1820.341769] xhci_hcd 0000:03:00.0: Set TR Deq ptr 0x3fb44410, cycle 1

[ 1820.341773] xhci_hcd 0000:03:00.0: // Ding dong!
[ 1820.341777] xhci_hcd 0000:03:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 0000000053211423 TD as cancel_status is 2
[ 1820.341919] xhci_hcd 0000:03:00.0: Successful Set TR Deq Ptr cmd, deq = @3fb44410
[ 1820.341924] xhci_hcd 0000:03:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 0000000053211423 TD
[ 1820.341929] xhci_hcd 0000:03:00.0: Giveback URB 0000000053211423, len = 0, expected = 4, status = -32
[ 1820.349695] xhci_hcd 0000:03:00.0: Waiting for status stage event
[ 1820.350931] xhci_hcd 0000:03:00.0: Waiting for status stage event
[ 1820.352248] xhci_hcd 0000:03:00.0: Stalled endpoint for slot 46 ep 0
[ 1820.352260] xhci_hcd 0000:03:00.0: Hard-reset ep 0, slot 46
[ 1820.352268] xhci_hcd 0000:03:00.0: // Ding dong!
[ 1820.352384] xhci_hcd 0000:03:00.0: Ignoring reset ep completion code of 1
[ 1820.352389] xhci_hcd 0000:03:00.0: Removing canceled TD starting at 0x3fbef3e0 (dma) in stream 0 URB 0000000053211423
[ 1820.352398] xhci_hcd 0000:03:00.0: Set TR Deq ptr 0x3fbef410, cycle 1

[ 1820.352403] xhci_hcd 0000:03:00.0: // Ding dong!
[ 1820.352407] xhci_hcd 0000:03:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 0000000053211423 TD as cancel_status is 2
[ 1820.352549] xhci_hcd 0000:03:00.0: Successful Set TR Deq Ptr cmd, deq = @3fbef410
[ 1820.352554] xhci_hcd 0000:03:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 0000000053211423 TD
[ 1820.352558] xhci_hcd 0000:03:00.0: Giveback URB 0000000053211423, len = 0, expected = 4, status = -32
[ 1820.355314] xhci_hcd 0000:03:00.0: Waiting for status stage event
[ 1820.361842] xhci_hcd 0000:03:00.0: Stalled endpoint for slot 39 ep 0
[ 1820.361854] xhci_hcd 0000:03:00.0: Hard-reset ep 0, slot 39
[ 1820.361863] xhci_hcd 0000:03:00.0: // Ding dong!
[ 1820.362022] xhci_hcd 0000:03:00.0: Ignoring reset ep completion code of 1
[ 1820.362033] xhci_hcd 0000:03:00.0: Removing canceled TD starting at 0x3f429c60 (dma) in stream 0 URB 0000000053211423
[ 1820.362047] xhci_hcd 0000:03:00.0: Set TR Deq ptr 0x3f429c90, cycle 1

[ 1820.362054] xhci_hcd 0000:03:00.0: // Ding dong!
[ 1820.362059] xhci_hcd 0000:03:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 0000000053211423 TD as cancel_status is 2
[ 1820.362252] xhci_hcd 0000:03:00.0: Successful Set TR Deq Ptr cmd, deq = @3f429c90
[ 1820.362265] xhci_hcd 0000:03:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 0000000053211423 TD
[ 1820.362274] xhci_hcd 0000:03:00.0: Giveback URB 0000000053211423, len = 0, expected = 4, status = -32
[ 1820.370479] xhci_hcd 0000:03:00.0: Waiting for status stage event
[ 1820.371693] xhci_hcd 0000:03:00.0: Waiting for status stage event
[ 1820.373078] xhci_hcd 0000:03:00.0: Stalled endpoint for slot 70 ep 0
[ 1820.373090] xhci_hcd 0000:03:00.0: Hard-reset ep 0, slot 70
[ 1820.373098] xhci_hcd 0000:03:00.0: // Ding dong!
[ 1820.373212] xhci_hcd 0000:03:00.0: Ignoring reset ep completion code of 1
[ 1820.373216] xhci_hcd 0000:03:00.0: Removing canceled TD starting at 0x3f8ca3e0 (dma) in stream 0 URB 0000000053211423
[ 1820.373224] xhci_hcd 0000:03:00.0: Set TR Deq ptr 0x3f8ca410, cycle 1

[ 1820.373228] xhci_hcd 0000:03:00.0: // Ding dong!
[ 1820.373232] xhci_hcd 0000:03:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 0000000053211423 TD as cancel_status is 2
[ 1820.373372] xhci_hcd 0000:03:00.0: Successful Set TR Deq Ptr cmd, deq = @3f8ca410
[ 1820.373377] xhci_hcd 0000:03:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 0000000053211423 TD
[ 1820.373381] xhci_hcd 0000:03:00.0: Giveback URB 0000000053211423, len = 0, expected = 4, status = -32
[ 1820.387336] xhci_hcd 0000:03:00.0: Waiting for status stage event
[ 1820.388564] xhci_hcd 0000:03:00.0: Waiting for status stage event
[ 1820.389673] xhci_hcd 0000:03:00.0: Stalled endpoint for slot 68 ep 0
[ 1820.389684] xhci_hcd 0000:03:00.0: Hard-reset ep 0, slot 68
[ 1820.389692] xhci_hcd 0000:03:00.0: // Ding dong!
[ 1820.389808] xhci_hcd 0000:03:00.0: Ignoring reset ep completion code of 1
[ 1820.389812] xhci_hcd 0000:03:00.0: Removing canceled TD starting at 0x3f8dd3e0 (dma) in stream 0 URB 0000000053211423
[ 1820.389821] xhci_hcd 0000:03:00.0: Set TR Deq ptr 0x3f8dd410, cycle 1

[ 1820.389825] xhci_hcd 0000:03:00.0: // Ding dong!
[ 1820.389830] xhci_hcd 0000:03:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 0000000053211423 TD as cancel_status is 2
[ 1820.389973] xhci_hcd 0000:03:00.0: Successful Set TR Deq Ptr cmd, deq = @3f8dd410
[ 1820.389979] xhci_hcd 0000:03:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 0000000053211423 TD
[ 1820.389983] xhci_hcd 0000:03:00.0: Giveback URB 0000000053211423, len = 0, expected = 4, status = -32
[ 1820.393104] xhci_hcd 0000:03:00.0: Waiting for status stage event
[ 1820.398686] xhci_hcd 0000:03:00.0: Waiting for status stage event
[ 1820.399966] xhci_hcd 0000:03:00.0: Stalled endpoint for slot 66 ep 0
[ 1820.399977] xhci_hcd 0000:03:00.0: Hard-reset ep 0, slot 66
[ 1820.399986] xhci_hcd 0000:03:00.0: // Ding dong!
[ 1820.400101] xhci_hcd 0000:03:00.0: Ignoring reset ep completion code of 1
[ 1820.400106] xhci_hcd 0000:03:00.0: Removing canceled TD starting at 0x3f9e83e0 (dma) in stream 0 URB 0000000053211423
[ 1820.400115] xhci_hcd 0000:03:00.0: Set TR Deq ptr 0x3f9e8410, cycle 1

[ 1820.400120] xhci_hcd 0000:03:00.0: // Ding dong!
[ 1820.400124] xhci_hcd 0000:03:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 0000000053211423 TD as cancel_status is 2
[ 1820.400265] xhci_hcd 0000:03:00.0: Successful Set TR Deq Ptr cmd, deq = @3f9e8410
[ 1820.400271] xhci_hcd 0000:03:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 0000000053211423 TD
[ 1820.400275] xhci_hcd 0000:03:00.0: Giveback URB 0000000053211423, len = 0, expected = 4, status = -32
[ 1820.413450] xhci_hcd 0000:03:00.0: Waiting for status stage event
[ 1820.414688] xhci_hcd 0000:03:00.0: Waiting for status stage event
[ 1820.421853] xhci_hcd 0000:03:00.0: Stalled endpoint for slot 63 ep 0
[ 1820.421866] xhci_hcd 0000:03:00.0: Hard-reset ep 0, slot 63
[ 1820.421874] xhci_hcd 0000:03:00.0: // Ding dong!
[ 1820.422028] xhci_hcd 0000:03:00.0: Ignoring reset ep completion code of 1
[ 1820.422039] xhci_hcd 0000:03:00.0: Removing canceled TD starting at 0x3fa173e0 (dma) in stream 0 URB 0000000053211423
[ 1820.422049] xhci_hcd 0000:03:00.0: Set TR Deq ptr 0x3fa17410, cycle 1

[ 1820.422053] xhci_hcd 0000:03:00.0: // Ding dong!
[ 1820.422058] xhci_hcd 0000:03:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 0000000053211423 TD as cancel_status is 2
[ 1820.422203] xhci_hcd 0000:03:00.0: Successful Set TR Deq Ptr cmd, deq = @3fa17410
[ 1820.422212] xhci_hcd 0000:03:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 0000000053211423 TD
[ 1820.422219] xhci_hcd 0000:03:00.0: Giveback URB 0000000053211423, len = 0, expected = 4, status = -32
[ 1820.429940] xhci_hcd 0000:03:00.0: Waiting for status stage event
[ 1820.436966] xhci_hcd 0000:03:00.0: Stalled endpoint for slot 59 ep 0
[ 1820.436978] xhci_hcd 0000:03:00.0: Hard-reset ep 0, slot 59
[ 1820.436987] xhci_hcd 0000:03:00.0: // Ding dong!
[ 1820.437141] xhci_hcd 0000:03:00.0: Ignoring reset ep completion code of 1
[ 1820.437152] xhci_hcd 0000:03:00.0: Removing canceled TD starting at 0x3f998a80 (dma) in stream 0 URB 0000000053211423
[ 1820.437163] xhci_hcd 0000:03:00.0: Set TR Deq ptr 0x3f998ab0, cycle 1

[ 1820.437167] xhci_hcd 0000:03:00.0: // Ding dong!
[ 1820.437171] xhci_hcd 0000:03:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 0000000053211423 TD as cancel_status is 2
[ 1820.437322] xhci_hcd 0000:03:00.0: Successful Set TR Deq Ptr cmd, deq = @3f998ab0
[ 1820.437335] xhci_hcd 0000:03:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 0000000053211423 TD
[ 1820.437341] xhci_hcd 0000:03:00.0: Giveback URB 0000000053211423, len = 0, expected = 4, status = -32
[ 1820.445795] xhci_hcd 0000:03:00.0: Waiting for status stage event
[ 1820.447091] xhci_hcd 0000:03:00.0: Waiting for status stage event
[ 1820.449521] xhci_hcd 0000:03:00.0: Stalled endpoint for slot 69 ep 0
[ 1820.449534] xhci_hcd 0000:03:00.0: Hard-reset ep 0, slot 69
[ 1820.449542] xhci_hcd 0000:03:00.0: // Ding dong!
[ 1820.449700] xhci_hcd 0000:03:00.0: Ignoring reset ep completion code of 1
[ 1820.449714] xhci_hcd 0000:03:00.0: Removing canceled TD starting at 0x3f8a33e0 (dma) in stream 0 URB 0000000053211423
[ 1820.449725] xhci_hcd 0000:03:00.0: Set TR Deq ptr 0x3f8a3410, cycle 1

[ 1820.449729] xhci_hcd 0000:03:00.0: // Ding dong!
[ 1820.449733] xhci_hcd 0000:03:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 0000000053211423 TD as cancel_status is 2
[ 1820.449902] xhci_hcd 0000:03:00.0: Successful Set TR Deq Ptr cmd, deq = @3f8a3410
[ 1820.449917] xhci_hcd 0000:03:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 0000000053211423 TD
[ 1820.449927] xhci_hcd 0000:03:00.0: Giveback URB 0000000053211423, len = 0, expected = 4, status = -32
[ 1820.458445] xhci_hcd 0000:03:00.0: Waiting for status stage event
[ 1820.459694] xhci_hcd 0000:03:00.0: Waiting for status stage event
[ 1820.461079] xhci_hcd 0000:03:00.0: Stalled endpoint for slot 67 ep 0
[ 1820.461092] xhci_hcd 0000:03:00.0: Hard-reset ep 0, slot 67
[ 1820.461101] xhci_hcd 0000:03:00.0: // Ding dong!
[ 1820.461255] xhci_hcd 0000:03:00.0: Ignoring reset ep completion code of 1
[ 1820.461266] xhci_hcd 0000:03:00.0: Removing canceled TD starting at 0x3f8af3e0 (dma) in stream 0 URB 0000000053211423
[ 1820.461278] xhci_hcd 0000:03:00.0: Set TR Deq ptr 0x3f8af410, cycle 1

[ 1820.461285] xhci_hcd 0000:03:00.0: // Ding dong!
[ 1820.461291] xhci_hcd 0000:03:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 0000000053211423 TD as cancel_status is 2
[ 1820.461432] xhci_hcd 0000:03:00.0: Successful Set TR Deq Ptr cmd, deq = @3f8af410
[ 1820.461438] xhci_hcd 0000:03:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 0000000053211423 TD
[ 1820.461442] xhci_hcd 0000:03:00.0: Giveback URB 0000000053211423, len = 0, expected = 4, status = -32
[ 1820.464092] xhci_hcd 0000:03:00.0: Waiting for status stage event
[ 1820.465310] xhci_hcd 0000:03:00.0: Waiting for status stage event
[ 1820.472369] xhci_hcd 0000:03:00.0: Stalled endpoint for slot 65 ep 0
[ 1820.472382] xhci_hcd 0000:03:00.0: Hard-reset ep 0, slot 65
[ 1820.472391] xhci_hcd 0000:03:00.0: // Ding dong!
[ 1820.472544] xhci_hcd 0000:03:00.0: Ignoring reset ep completion code of 1
[ 1820.472555] xhci_hcd 0000:03:00.0: Removing canceled TD starting at 0x3f9fe3e0 (dma) in stream 0 URB 0000000053211423
[ 1820.472566] xhci_hcd 0000:03:00.0: Set TR Deq ptr 0x3f9fe410, cycle 1

[ 1820.472570] xhci_hcd 0000:03:00.0: // Ding dong!
[ 1820.472575] xhci_hcd 0000:03:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 0000000053211423 TD as cancel_status is 2
[ 1820.472725] xhci_hcd 0000:03:00.0: Successful Set TR Deq Ptr cmd, deq = @3f9fe410
[ 1820.472741] xhci_hcd 0000:03:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 0000000053211423 TD
[ 1820.472750] xhci_hcd 0000:03:00.0: Giveback URB 0000000053211423, len = 0, expected = 4, status = -32
[ 1820.477026] xhci_hcd 0000:03:00.0: Waiting for status stage event
[ 1820.483478] xhci_hcd 0000:03:00.0: Waiting for status stage event
[ 1820.490284] xhci_hcd 0000:03:00.0: Stalled endpoint for slot 62 ep 0
[ 1820.490296] xhci_hcd 0000:03:00.0: Hard-reset ep 0, slot 62
[ 1820.490305] xhci_hcd 0000:03:00.0: // Ding dong!
[ 1820.490458] xhci_hcd 0000:03:00.0: Ignoring reset ep completion code of 1
[ 1820.490469] xhci_hcd 0000:03:00.0: Removing canceled TD starting at 0x3fa1a3e0 (dma) in stream 0 URB 0000000053211423
[ 1820.490480] xhci_hcd 0000:03:00.0: Set TR Deq ptr 0x3fa1a410, cycle 1

[ 1820.490484] xhci_hcd 0000:03:00.0: // Ding dong!
[ 1820.490489] xhci_hcd 0000:03:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 0000000053211423 TD as cancel_status is 2
[ 1820.490633] xhci_hcd 0000:03:00.0: Successful Set TR Deq Ptr cmd, deq = @3fa1a410
[ 1820.490641] xhci_hcd 0000:03:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 0000000053211423 TD
[ 1820.490647] xhci_hcd 0000:03:00.0: Giveback URB 0000000053211423, len = 0, expected = 4, status = -32
[ 1820.494080] xhci_hcd 0000:03:00.0: Waiting for status stage event
[ 1820.499776] xhci_hcd 0000:03:00.0: Stalled endpoint for slot 57 ep 0
[ 1820.499788] xhci_hcd 0000:03:00.0: Hard-reset ep 0, slot 57
[ 1820.499797] xhci_hcd 0000:03:00.0: // Ding dong!
[ 1820.499950] xhci_hcd 0000:03:00.0: Ignoring reset ep completion code of 1
[ 1820.499961] xhci_hcd 0000:03:00.0: Removing canceled TD starting at 0x3fb94e10 (dma) in stream 0 URB 0000000053211423
[ 1820.499972] xhci_hcd 0000:03:00.0: Set TR Deq ptr 0x3fb94e40, cycle 1

[ 1820.499976] xhci_hcd 0000:03:00.0: // Ding dong!
[ 1820.499980] xhci_hcd 0000:03:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 0000000053211423 TD as cancel_status is 2
[ 1820.500130] xhci_hcd 0000:03:00.0: Successful Set TR Deq Ptr cmd, deq = @3fb94e40
[ 1820.500143] xhci_hcd 0000:03:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 0000000053211423 TD
[ 1820.500148] xhci_hcd 0000:03:00.0: Giveback URB 0000000053211423, len = 0, expected = 4, status = -32
[ 1820.508770] xhci_hcd 0000:03:00.0: Waiting for status stage event
[ 1820.510022] xhci_hcd 0000:03:00.0: Waiting for status stage event
[ 1820.511773] xhci_hcd 0000:03:00.0: Stalled endpoint for slot 64 ep 0
[ 1820.511786] xhci_hcd 0000:03:00.0: Hard-reset ep 0, slot 64
[ 1820.511795] xhci_hcd 0000:03:00.0: // Ding dong!
[ 1820.511948] xhci_hcd 0000:03:00.0: Ignoring reset ep completion code of 1
[ 1820.511959] xhci_hcd 0000:03:00.0: Removing canceled TD starting at 0x3fa433e0 (dma) in stream 0 URB 0000000053211423
[ 1820.511970] xhci_hcd 0000:03:00.0: Set TR Deq ptr 0x3fa43410, cycle 1

[ 1820.511975] xhci_hcd 0000:03:00.0: // Ding dong!
[ 1820.511979] xhci_hcd 0000:03:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 0000000053211423 TD as cancel_status is 2
[ 1820.512160] xhci_hcd 0000:03:00.0: Successful Set TR Deq Ptr cmd, deq = @3fa43410
[ 1820.512176] xhci_hcd 0000:03:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 0000000053211423 TD
[ 1820.512185] xhci_hcd 0000:03:00.0: Giveback URB 0000000053211423, len = 0, expected = 4, status = -32
[ 1820.517206] xhci_hcd 0000:03:00.0: Waiting for status stage event
[ 1820.523520] xhci_hcd 0000:03:00.0: Waiting for status stage event
[ 1820.524842] xhci_hcd 0000:03:00.0: Stalled endpoint for slot 61 ep 0
[ 1820.524855] xhci_hcd 0000:03:00.0: Hard-reset ep 0, slot 61
[ 1820.524863] xhci_hcd 0000:03:00.0: // Ding dong!
[ 1820.525017] xhci_hcd 0000:03:00.0: Ignoring reset ep completion code of 1
[ 1820.525028] xhci_hcd 0000:03:00.0: Removing canceled TD starting at 0x3fa6b3e0 (dma) in stream 0 URB 0000000053211423
[ 1820.525039] xhci_hcd 0000:03:00.0: Set TR Deq ptr 0x3fa6b410, cycle 1

[ 1820.525044] xhci_hcd 0000:03:00.0: // Ding dong!
[ 1820.525055] xhci_hcd 0000:03:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 0000000053211423 TD as cancel_status is 2
[ 1820.525194] xhci_hcd 0000:03:00.0: Successful Set TR Deq Ptr cmd, deq = @3fa6b410
[ 1820.525204] xhci_hcd 0000:03:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 0000000053211423 TD
[ 1820.525208] xhci_hcd 0000:03:00.0: Giveback URB 0000000053211423, len = 0, expected = 4, status = -32
[ 1820.528552] xhci_hcd 0000:03:00.0: Waiting for status stage event
[ 1820.534336] xhci_hcd 0000:03:00.0: Stalled endpoint for slot 55 ep 0
[ 1820.534348] xhci_hcd 0000:03:00.0: Hard-reset ep 0, slot 55
[ 1820.534357] xhci_hcd 0000:03:00.0: // Ding dong!
[ 1820.534511] xhci_hcd 0000:03:00.0: Ignoring reset ep completion code of 1
[ 1820.534522] xhci_hcd 0000:03:00.0: Removing canceled TD starting at 0x3fb2ec30 (dma) in stream 0 URB 0000000053211423
[ 1820.534533] xhci_hcd 0000:03:00.0: Set TR Deq ptr 0x3fb2ec60, cycle 1

[ 1820.534537] xhci_hcd 0000:03:00.0: // Ding dong!
[ 1820.534541] xhci_hcd 0000:03:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 0000000053211423 TD as cancel_status is 2
[ 1820.534686] xhci_hcd 0000:03:00.0: Successful Set TR Deq Ptr cmd, deq = @3fb2ec60
[ 1820.534692] xhci_hcd 0000:03:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 0000000053211423 TD
[ 1820.534697] xhci_hcd 0000:03:00.0: Giveback URB 0000000053211423, len = 0, expected = 4, status = -32
[ 1820.536373] xhci_hcd 0000:03:00.0: Get port status 3-1 read: 0xe03, return 0x503
[ 1820.536410] xhci_hcd 0000:03:00.0: Get port status 3-2 read: 0xe03, return 0x503
[ 1822.950429] xhci_hcd 0000:04:00.0: Stalled endpoint for slot 48 ep 2
[ 1822.950442] xhci_hcd 0000:04:00.0: Hard-reset ep 2, slot 48
[ 1822.950451] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1822.950604] xhci_hcd 0000:04:00.0: Ignoring reset ep completion code of 1
[ 1822.950614] xhci_hcd 0000:04:00.0: Removing canceled TD starting at 0x3fa100b0 (dma) in stream 0 URB 00000000f19c52ac
[ 1822.950626] xhci_hcd 0000:04:00.0: Set TR Deq ptr 0x3fa100c0, cycle 1

[ 1822.950631] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1822.950635] xhci_hcd 0000:04:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 00000000f19c52ac TD as cancel_status is 2
[ 1822.950815] xhci_hcd 0000:04:00.0: Successful Set TR Deq Ptr cmd, deq = @3fa100c0
[ 1822.950826] xhci_hcd 0000:04:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 00000000f19c52ac TD
[ 1822.950832] xhci_hcd 0000:04:00.0: Giveback URB 00000000f19c52ac, len = 0, expected = 512, status = -32
[ 1823.850188] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 488 bytes untransferred
[ 1823.850445] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 390 bytes untransferred
[ 1826.417785] xhci_hcd 0000:04:00.0: Stalled endpoint for slot 51 ep 2
[ 1826.417798] xhci_hcd 0000:04:00.0: Hard-reset ep 2, slot 51
[ 1826.417807] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1826.417966] xhci_hcd 0000:04:00.0: Ignoring reset ep completion code of 1
[ 1826.417975] xhci_hcd 0000:04:00.0: Removing canceled TD starting at 0x3f9d1310 (dma) in stream 0 URB 00000000b1ae514b
[ 1826.417986] xhci_hcd 0000:04:00.0: Set TR Deq ptr 0x3f9d1320, cycle 1

[ 1826.417991] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1826.417995] xhci_hcd 0000:04:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 00000000b1ae514b TD as cancel_status is 2
[ 1826.418179] xhci_hcd 0000:04:00.0: Successful Set TR Deq Ptr cmd, deq = @3f9d1320
[ 1826.418190] xhci_hcd 0000:04:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 00000000b1ae514b TD
[ 1826.418196] xhci_hcd 0000:04:00.0: Giveback URB 00000000b1ae514b, len = 0, expected = 512, status = -32
[ 1826.687184] xhci_hcd 0000:04:00.0: Stalled endpoint for slot 49 ep 2
[ 1826.687197] xhci_hcd 0000:04:00.0: Hard-reset ep 2, slot 49
[ 1826.687204] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1826.687327] xhci_hcd 0000:04:00.0: Ignoring reset ep completion code of 1
[ 1826.687332] xhci_hcd 0000:04:00.0: Removing canceled TD starting at 0x3f9fa9b0 (dma) in stream 0 URB 00000000c20ed11f
[ 1826.687341] xhci_hcd 0000:04:00.0: Set TR Deq ptr 0x3f9fa9c0, cycle 1

[ 1826.687345] xhci_hcd 0000:04:00.0: // Ding dong!
[ 1826.687350] xhci_hcd 0000:04:00.0: xhci_giveback_invalidated_tds: Keep cancelled URB 00000000c20ed11f TD as cancel_status is 2
[ 1826.687490] xhci_hcd 0000:04:00.0: Successful Set TR Deq Ptr cmd, deq = @3f9fa9c0
[ 1826.687496] xhci_hcd 0000:04:00.0: xhci_handle_cmd_set_deq: Giveback cancelled URB 00000000c20ed11f TD
[ 1826.687500] xhci_hcd 0000:04:00.0: Giveback URB 00000000c20ed11f, len = 0, expected = 512, status = -32
[ 1826.856264] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 488 bytes untransferred
[ 1826.856279] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 488 bytes untransferred
[ 1826.856550] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 390 bytes untransferred
[ 1826.857529] xhci_hcd 0000:04:00.0: ep 0x81 - asked for 512 bytes, 390 bytes untransferred
