#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun May 16 07:57:35 2021
# Process ID: 6352
# Current directory: B:/COLLEGE/Thesis/Source/IP/MultiplierVivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14388 B:\COLLEGE\Thesis\Source\IP\MultiplierVivado\MultiplierVivado.xpr
# Log file: B:/COLLEGE/Thesis/Source/IP/MultiplierVivado/vivado.log
# Journal file: B:/COLLEGE/Thesis/Source/IP/MultiplierVivado\vivado.jou
#-----------------------------------------------------------
start_gui
open_project B:/COLLEGE/Thesis/Source/IP/MultiplierVivado/MultiplierVivado.xpr
update_compile_order -fileset sources_1
open_bd_design {B:/COLLEGE/Thesis/Source/IP/MultiplierVivado/MultiplierVivado.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:my_multiplier:1.2 my_multiplier_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/my_multiplier_0/S00_AXI} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins my_multiplier_0/S00_AXI]
regenerate_bd_layout
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:my_multiplier:1.2 [get_ips  design_1_my_multiplier_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_my_multiplier_0_0] -no_script -sync -force -quiet
generate_target all [get_files  B:/COLLEGE/Thesis/Source/IP/MultiplierVivado/MultiplierVivado.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_my_multiplier_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files B:/COLLEGE/Thesis/Source/IP/MultiplierVivado/MultiplierVivado.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] B:/COLLEGE/Thesis/Source/IP/MultiplierVivado/MultiplierVivado.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 4 design_1_my_multiplier_0_0_synth_1
export_simulation -of_objects [get_files B:/COLLEGE/Thesis/Source/IP/MultiplierVivado/MultiplierVivado.srcs/sources_1/bd/design_1/design_1.bd] -directory B:/COLLEGE/Thesis/Source/IP/MultiplierVivado/MultiplierVivado.ip_user_files/sim_scripts -ip_user_files_dir B:/COLLEGE/Thesis/Source/IP/MultiplierVivado/MultiplierVivado.ip_user_files -ipstatic_source_dir B:/COLLEGE/Thesis/Source/IP/MultiplierVivado/MultiplierVivado.ip_user_files/ipstatic -lib_map_path [list {modelsim=B:/COLLEGE/Thesis/Source/IP/MultiplierVivado/MultiplierVivado.cache/compile_simlib/modelsim} {questa=B:/COLLEGE/Thesis/Source/IP/MultiplierVivado/MultiplierVivado.cache/compile_simlib/questa} {riviera=B:/COLLEGE/Thesis/Source/IP/MultiplierVivado/MultiplierVivado.cache/compile_simlib/riviera} {activehdl=B:/COLLEGE/Thesis/Source/IP/MultiplierVivado/MultiplierVivado.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
