#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sat Mar  6 21:59:45 2021
# Process ID: 20812
# Current directory: C:/My_Designs/UPIR/design/src/synthesis
# Command line: vivado.exe -mode tcl -source ../synthesis.tcl
# Log file: C:/My_Designs/UPIR/design/src/synthesis/vivado.log
# Journal file: C:/My_Designs/UPIR/design/src/synthesis\vivado.jou
#-----------------------------------------------------------
source ../synthesis.tcl
# read_vhdl -vhdl2008 ../fifo.vhd
# read_vhdl -vhdl2008 ../fork.vhd
# read_vhdl -vhdl2008 ../selector.vhd
# read_vhdl -vhdl2008 ../switch.vhd
# read_vhdl -vhdl2008 ../genericMultistageInterconnectionNetwork.vhd
# read_xdc ../basys3_constraints.xdc
# synth_design -top genericMultistageInterconnectionNetwork -generic M=8 -generic messageW=32 -generic N=2  -part xc7a35tcpg236-1 -assert 
Command: synth_design -top genericMultistageInterconnectionNetwork -generic M=8 -generic messageW=32 -generic N=2 -part xc7a35tcpg236-1 -assert
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8228
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1024.609 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'genericMultistageInterconnectionNetwork' [C:/My_Designs/UPIR/design/src/genericMultistageInterconnectionNetwork.vhd:31]
	Parameter M bound to: 8 - type: integer 
	Parameter messageW bound to: 32 - type: integer 
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'switch' [C:/My_Designs/UPIR/design/src/switch.vhd:60]
	Parameter dest_code_W bound to: 8 - type: integer 
	Parameter message_W bound to: 32 - type: integer 
	Parameter input_W bound to: 40 - type: integer 
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module '\fork ' [C:/My_Designs/UPIR/design/src/fork.vhd:52]
	Parameter message_W bound to: 32 - type: integer 
	Parameter dest_code_W bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module '\fork ' (1#1) [C:/My_Designs/UPIR/design/src/fork.vhd:52]
INFO: [Synth 8-638] synthesizing module 'fifo' [C:/My_Designs/UPIR/design/src/fifo.vhd:25]
	Parameter N bound to: 2 - type: integer 
	Parameter W bound to: 36 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo' (2#1) [C:/My_Designs/UPIR/design/src/fifo.vhd:25]
INFO: [Synth 8-638] synthesizing module 'selector' [C:/My_Designs/UPIR/design/src/selector.vhd:67]
	Parameter dest_code_width bound to: 4 - type: integer 
	Parameter message_width bound to: 32 - type: integer 
	Parameter width_in bound to: 36 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'selector' (3#1) [C:/My_Designs/UPIR/design/src/selector.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'switch' (4#1) [C:/My_Designs/UPIR/design/src/switch.vhd:60]
INFO: [Synth 8-638] synthesizing module 'switch__parameterized0' [C:/My_Designs/UPIR/design/src/switch.vhd:60]
	Parameter dest_code_W bound to: 4 - type: integer 
	Parameter message_W bound to: 32 - type: integer 
	Parameter input_W bound to: 36 - type: integer 
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fork__parameterized0' [C:/My_Designs/UPIR/design/src/fork.vhd:52]
	Parameter message_W bound to: 32 - type: integer 
	Parameter dest_code_W bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized0' (4#1) [C:/My_Designs/UPIR/design/src/fork.vhd:52]
INFO: [Synth 8-638] synthesizing module 'fifo__parameterized0' [C:/My_Designs/UPIR/design/src/fifo.vhd:25]
	Parameter N bound to: 2 - type: integer 
	Parameter W bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo__parameterized0' (4#1) [C:/My_Designs/UPIR/design/src/fifo.vhd:25]
INFO: [Synth 8-638] synthesizing module 'selector__parameterized0' [C:/My_Designs/UPIR/design/src/selector.vhd:67]
	Parameter dest_code_width bound to: 2 - type: integer 
	Parameter message_width bound to: 32 - type: integer 
	Parameter width_in bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'selector__parameterized0' (4#1) [C:/My_Designs/UPIR/design/src/selector.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'switch__parameterized0' (4#1) [C:/My_Designs/UPIR/design/src/switch.vhd:60]
INFO: [Synth 8-638] synthesizing module 'switch__parameterized1' [C:/My_Designs/UPIR/design/src/switch.vhd:60]
	Parameter dest_code_W bound to: 2 - type: integer 
	Parameter message_W bound to: 32 - type: integer 
	Parameter input_W bound to: 34 - type: integer 
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fork__parameterized1' [C:/My_Designs/UPIR/design/src/fork.vhd:52]
	Parameter message_W bound to: 32 - type: integer 
	Parameter dest_code_W bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized1' (4#1) [C:/My_Designs/UPIR/design/src/fork.vhd:52]
INFO: [Synth 8-638] synthesizing module 'fifo__parameterized1' [C:/My_Designs/UPIR/design/src/fifo.vhd:25]
	Parameter N bound to: 2 - type: integer 
	Parameter W bound to: 33 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo__parameterized1' (4#1) [C:/My_Designs/UPIR/design/src/fifo.vhd:25]
INFO: [Synth 8-638] synthesizing module 'selector__parameterized1' [C:/My_Designs/UPIR/design/src/selector.vhd:67]
	Parameter dest_code_width bound to: 1 - type: integer 
	Parameter message_width bound to: 32 - type: integer 
	Parameter width_in bound to: 33 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'selector__parameterized1' (4#1) [C:/My_Designs/UPIR/design/src/selector.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'switch__parameterized1' (4#1) [C:/My_Designs/UPIR/design/src/switch.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'genericMultistageInterconnectionNetwork' (5#1) [C:/My_Designs/UPIR/design/src/genericMultistageInterconnectionNetwork.vhd:31]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1024.609 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1024.609 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1024.609 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.243 . Memory (MB): peak = 1024.609 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/My_Designs/UPIR/design/src/basys3_constraints.xdc]
Finished Parsing XDC File [C:/My_Designs/UPIR/design/src/basys3_constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/My_Designs/UPIR/design/src/basys3_constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/genericMultistageInterconnectionNetwork_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/genericMultistageInterconnectionNetwork_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1043.594 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 1043.594 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1043.594 ; gain = 18.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1043.594 ; gain = 18.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1043.594 ; gain = 18.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1043.594 ; gain = 18.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    2 Bit       Adders := 96    
+---Registers : 
	               36 Bit    Registers := 16    
	               34 Bit    Registers := 16    
	               33 Bit    Registers := 16    
	                2 Bit    Registers := 48    
	                1 Bit    Registers := 96    
+---RAMs : 
	               72 Bit	(2 X 36 bit)          RAMs := 16    
	               68 Bit	(2 X 34 bit)          RAMs := 16    
	               66 Bit	(2 X 33 bit)          RAMs := 16    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 24    
	   3 Input   32 Bit        Muxes := 24    
	   2 Input    4 Bit        Muxes := 8     
	   3 Input    4 Bit        Muxes := 8     
	   2 Input    2 Bit        Muxes := 56    
	   3 Input    2 Bit        Muxes := 8     
	   2 Input    1 Bit        Muxes := 152   
	   3 Input    1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1043.594 ; gain = 18.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping	Report (see note below)
+----------------------------------------+----------------------------------------------------------------------------------+-----------+----------------------+-------------+
|Module Name                             | RTL Object                                                                       | Inference | Size (Depth x Width) | Primitives  | 
+----------------------------------------+----------------------------------------------------------------------------------+-----------+----------------------+-------------+
|genericMultistageInterconnectionNetwork | Stage_gen[0].Block_gen[0].Switch_gen[0].Switch_top.st/fifo_upper_0/memory_reg    | Implied   | 2 x 36               | RAM32M x 6	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[0].Block_gen[0].Switch_gen[0].Switch_top.st/fifo_upper_1/memory_reg    | Implied   | 2 x 36               | RAM32M x 6	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[0].Block_gen[0].Switch_gen[0].Switch_top.st/fifo_lower_0/memory_reg    | Implied   | 2 x 36               | RAM32M x 6	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[0].Block_gen[0].Switch_gen[0].Switch_top.st/fifo_lower_1/memory_reg    | Implied   | 2 x 36               | RAM32M x 6	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[0].Block_gen[0].Switch_gen[1].Switch_top.st/fifo_upper_0/memory_reg    | Implied   | 2 x 36               | RAM32M x 6	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[0].Block_gen[0].Switch_gen[1].Switch_top.st/fifo_upper_1/memory_reg    | Implied   | 2 x 36               | RAM32M x 6	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[0].Block_gen[0].Switch_gen[1].Switch_top.st/fifo_lower_0/memory_reg    | Implied   | 2 x 36               | RAM32M x 6	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[0].Block_gen[0].Switch_gen[1].Switch_top.st/fifo_lower_1/memory_reg    | Implied   | 2 x 36               | RAM32M x 6	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[0].Block_gen[0].Switch_gen[2].Switch_bottom.sb/fifo_upper_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[0].Block_gen[0].Switch_gen[2].Switch_bottom.sb/fifo_upper_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[0].Block_gen[0].Switch_gen[2].Switch_bottom.sb/fifo_lower_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[0].Block_gen[0].Switch_gen[2].Switch_bottom.sb/fifo_lower_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[0].Block_gen[0].Switch_gen[3].Switch_bottom.sb/fifo_upper_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[0].Block_gen[0].Switch_gen[3].Switch_bottom.sb/fifo_upper_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[0].Block_gen[0].Switch_gen[3].Switch_bottom.sb/fifo_lower_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[0].Block_gen[0].Switch_gen[3].Switch_bottom.sb/fifo_lower_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[1].Block_gen[0].Switch_gen[0].Switch_top.st/fifo_upper_0/memory_reg    | Implied   | 2 x 34               | RAM32M x 6	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[1].Block_gen[0].Switch_gen[0].Switch_top.st/fifo_upper_1/memory_reg    | Implied   | 2 x 34               | RAM32M x 6	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[1].Block_gen[0].Switch_gen[0].Switch_top.st/fifo_lower_0/memory_reg    | Implied   | 2 x 34               | RAM32M x 6	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[1].Block_gen[0].Switch_gen[0].Switch_top.st/fifo_lower_1/memory_reg    | Implied   | 2 x 34               | RAM32M x 6	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[1].Block_gen[0].Switch_gen[1].Switch_bottom.sb/fifo_upper_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[1].Block_gen[0].Switch_gen[1].Switch_bottom.sb/fifo_upper_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[1].Block_gen[0].Switch_gen[1].Switch_bottom.sb/fifo_lower_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[1].Block_gen[0].Switch_gen[1].Switch_bottom.sb/fifo_lower_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[1].Block_gen[1].Switch_gen[0].Switch_top.st/fifo_upper_0/memory_reg    | Implied   | 2 x 34               | RAM32M x 6	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[1].Block_gen[1].Switch_gen[0].Switch_top.st/fifo_upper_1/memory_reg    | Implied   | 2 x 34               | RAM32M x 6	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[1].Block_gen[1].Switch_gen[0].Switch_top.st/fifo_lower_0/memory_reg    | Implied   | 2 x 34               | RAM32M x 6	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[1].Block_gen[1].Switch_gen[0].Switch_top.st/fifo_lower_1/memory_reg    | Implied   | 2 x 34               | RAM32M x 6	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[1].Block_gen[1].Switch_gen[1].Switch_bottom.sb/fifo_upper_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[1].Block_gen[1].Switch_gen[1].Switch_bottom.sb/fifo_upper_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[1].Block_gen[1].Switch_gen[1].Switch_bottom.sb/fifo_lower_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[1].Block_gen[1].Switch_gen[1].Switch_bottom.sb/fifo_lower_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[2].Block_gen[0].Switch_gen[0].Switch_top.st/fifo_upper_0/memory_reg    | Implied   | 2 x 33               | RAM32M x 6	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[2].Block_gen[0].Switch_gen[0].Switch_top.st/fifo_upper_1/memory_reg    | Implied   | 2 x 33               | RAM32M x 6	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[2].Block_gen[0].Switch_gen[0].Switch_top.st/fifo_lower_0/memory_reg    | Implied   | 2 x 33               | RAM32M x 6	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[2].Block_gen[0].Switch_gen[0].Switch_top.st/fifo_lower_1/memory_reg    | Implied   | 2 x 33               | RAM32M x 6	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[2].Block_gen[1].Switch_gen[0].Switch_top.st/fifo_upper_0/memory_reg    | Implied   | 2 x 33               | RAM32M x 6	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[2].Block_gen[1].Switch_gen[0].Switch_top.st/fifo_upper_1/memory_reg    | Implied   | 2 x 33               | RAM32M x 6	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[2].Block_gen[1].Switch_gen[0].Switch_top.st/fifo_lower_0/memory_reg    | Implied   | 2 x 33               | RAM32M x 6	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[2].Block_gen[1].Switch_gen[0].Switch_top.st/fifo_lower_1/memory_reg    | Implied   | 2 x 33               | RAM32M x 6	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[2].Block_gen[2].Switch_gen[0].Switch_top.st/fifo_upper_0/memory_reg    | Implied   | 2 x 33               | RAM32M x 6	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[2].Block_gen[2].Switch_gen[0].Switch_top.st/fifo_upper_1/memory_reg    | Implied   | 2 x 33               | RAM32M x 6	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[2].Block_gen[2].Switch_gen[0].Switch_top.st/fifo_lower_0/memory_reg    | Implied   | 2 x 33               | RAM32M x 6	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[2].Block_gen[2].Switch_gen[0].Switch_top.st/fifo_lower_1/memory_reg    | Implied   | 2 x 33               | RAM32M x 6	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[2].Block_gen[3].Switch_gen[0].Switch_top.st/fifo_upper_0/memory_reg    | Implied   | 2 x 33               | RAM32M x 6	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[2].Block_gen[3].Switch_gen[0].Switch_top.st/fifo_upper_1/memory_reg    | Implied   | 2 x 33               | RAM32M x 6	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[2].Block_gen[3].Switch_gen[0].Switch_top.st/fifo_lower_0/memory_reg    | Implied   | 2 x 33               | RAM32M x 6	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[2].Block_gen[3].Switch_gen[0].Switch_top.st/fifo_lower_1/memory_reg    | Implied   | 2 x 33               | RAM32M x 6	 | 
+----------------------------------------+----------------------------------------------------------------------------------+-----------+----------------------+-------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 1043.594 ; gain = 18.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 1086.836 ; gain = 62.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping	Report
+----------------------------------------+----------------------------------------------------------------------------------+-----------+----------------------+-------------+
|Module Name                             | RTL Object                                                                       | Inference | Size (Depth x Width) | Primitives  | 
+----------------------------------------+----------------------------------------------------------------------------------+-----------+----------------------+-------------+
|genericMultistageInterconnectionNetwork | Stage_gen[0].Block_gen[0].Switch_gen[0].Switch_top.st/fifo_upper_0/memory_reg    | Implied   | 2 x 36               | RAM32M x 6	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[0].Block_gen[0].Switch_gen[0].Switch_top.st/fifo_upper_1/memory_reg    | Implied   | 2 x 36               | RAM32M x 6	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[0].Block_gen[0].Switch_gen[0].Switch_top.st/fifo_lower_0/memory_reg    | Implied   | 2 x 36               | RAM32M x 6	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[0].Block_gen[0].Switch_gen[0].Switch_top.st/fifo_lower_1/memory_reg    | Implied   | 2 x 36               | RAM32M x 6	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[0].Block_gen[0].Switch_gen[1].Switch_top.st/fifo_upper_0/memory_reg    | Implied   | 2 x 36               | RAM32M x 6	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[0].Block_gen[0].Switch_gen[1].Switch_top.st/fifo_upper_1/memory_reg    | Implied   | 2 x 36               | RAM32M x 6	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[0].Block_gen[0].Switch_gen[1].Switch_top.st/fifo_lower_0/memory_reg    | Implied   | 2 x 36               | RAM32M x 6	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[0].Block_gen[0].Switch_gen[1].Switch_top.st/fifo_lower_1/memory_reg    | Implied   | 2 x 36               | RAM32M x 6	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[0].Block_gen[0].Switch_gen[2].Switch_bottom.sb/fifo_upper_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[0].Block_gen[0].Switch_gen[2].Switch_bottom.sb/fifo_upper_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[0].Block_gen[0].Switch_gen[2].Switch_bottom.sb/fifo_lower_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[0].Block_gen[0].Switch_gen[2].Switch_bottom.sb/fifo_lower_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[0].Block_gen[0].Switch_gen[3].Switch_bottom.sb/fifo_upper_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[0].Block_gen[0].Switch_gen[3].Switch_bottom.sb/fifo_upper_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[0].Block_gen[0].Switch_gen[3].Switch_bottom.sb/fifo_lower_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[0].Block_gen[0].Switch_gen[3].Switch_bottom.sb/fifo_lower_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[1].Block_gen[0].Switch_gen[0].Switch_top.st/fifo_upper_0/memory_reg    | Implied   | 2 x 34               | RAM32M x 6	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[1].Block_gen[0].Switch_gen[0].Switch_top.st/fifo_upper_1/memory_reg    | Implied   | 2 x 34               | RAM32M x 6	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[1].Block_gen[0].Switch_gen[0].Switch_top.st/fifo_lower_0/memory_reg    | Implied   | 2 x 34               | RAM32M x 6	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[1].Block_gen[0].Switch_gen[0].Switch_top.st/fifo_lower_1/memory_reg    | Implied   | 2 x 34               | RAM32M x 6	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[1].Block_gen[0].Switch_gen[1].Switch_bottom.sb/fifo_upper_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[1].Block_gen[0].Switch_gen[1].Switch_bottom.sb/fifo_upper_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[1].Block_gen[0].Switch_gen[1].Switch_bottom.sb/fifo_lower_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[1].Block_gen[0].Switch_gen[1].Switch_bottom.sb/fifo_lower_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[1].Block_gen[1].Switch_gen[0].Switch_top.st/fifo_upper_0/memory_reg    | Implied   | 2 x 34               | RAM32M x 6	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[1].Block_gen[1].Switch_gen[0].Switch_top.st/fifo_upper_1/memory_reg    | Implied   | 2 x 34               | RAM32M x 6	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[1].Block_gen[1].Switch_gen[0].Switch_top.st/fifo_lower_0/memory_reg    | Implied   | 2 x 34               | RAM32M x 6	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[1].Block_gen[1].Switch_gen[0].Switch_top.st/fifo_lower_1/memory_reg    | Implied   | 2 x 34               | RAM32M x 6	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[1].Block_gen[1].Switch_gen[1].Switch_bottom.sb/fifo_upper_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[1].Block_gen[1].Switch_gen[1].Switch_bottom.sb/fifo_upper_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[1].Block_gen[1].Switch_gen[1].Switch_bottom.sb/fifo_lower_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[1].Block_gen[1].Switch_gen[1].Switch_bottom.sb/fifo_lower_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[2].Block_gen[0].Switch_gen[0].Switch_top.st/fifo_upper_0/memory_reg    | Implied   | 2 x 33               | RAM32M x 6	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[2].Block_gen[0].Switch_gen[0].Switch_top.st/fifo_upper_1/memory_reg    | Implied   | 2 x 33               | RAM32M x 6	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[2].Block_gen[0].Switch_gen[0].Switch_top.st/fifo_lower_0/memory_reg    | Implied   | 2 x 33               | RAM32M x 6	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[2].Block_gen[0].Switch_gen[0].Switch_top.st/fifo_lower_1/memory_reg    | Implied   | 2 x 33               | RAM32M x 6	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[2].Block_gen[1].Switch_gen[0].Switch_top.st/fifo_upper_0/memory_reg    | Implied   | 2 x 33               | RAM32M x 6	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[2].Block_gen[1].Switch_gen[0].Switch_top.st/fifo_upper_1/memory_reg    | Implied   | 2 x 33               | RAM32M x 6	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[2].Block_gen[1].Switch_gen[0].Switch_top.st/fifo_lower_0/memory_reg    | Implied   | 2 x 33               | RAM32M x 6	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[2].Block_gen[1].Switch_gen[0].Switch_top.st/fifo_lower_1/memory_reg    | Implied   | 2 x 33               | RAM32M x 6	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[2].Block_gen[2].Switch_gen[0].Switch_top.st/fifo_upper_0/memory_reg    | Implied   | 2 x 33               | RAM32M x 6	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[2].Block_gen[2].Switch_gen[0].Switch_top.st/fifo_upper_1/memory_reg    | Implied   | 2 x 33               | RAM32M x 6	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[2].Block_gen[2].Switch_gen[0].Switch_top.st/fifo_lower_0/memory_reg    | Implied   | 2 x 33               | RAM32M x 6	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[2].Block_gen[2].Switch_gen[0].Switch_top.st/fifo_lower_1/memory_reg    | Implied   | 2 x 33               | RAM32M x 6	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[2].Block_gen[3].Switch_gen[0].Switch_top.st/fifo_upper_0/memory_reg    | Implied   | 2 x 33               | RAM32M x 6	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[2].Block_gen[3].Switch_gen[0].Switch_top.st/fifo_upper_1/memory_reg    | Implied   | 2 x 33               | RAM32M x 6	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[2].Block_gen[3].Switch_gen[0].Switch_top.st/fifo_lower_0/memory_reg    | Implied   | 2 x 33               | RAM32M x 6	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[2].Block_gen[3].Switch_gen[0].Switch_top.st/fifo_lower_1/memory_reg    | Implied   | 2 x 33               | RAM32M x 6	 | 
+----------------------------------------+----------------------------------------------------------------------------------+-----------+----------------------+-------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 1097.320 ; gain = 72.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:00 ; elapsed = 00:01:01 . Memory (MB): peak = 1103.121 ; gain = 78.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:00 ; elapsed = 00:01:01 . Memory (MB): peak = 1103.121 ; gain = 78.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:01 ; elapsed = 00:01:02 . Memory (MB): peak = 1103.121 ; gain = 78.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:01 ; elapsed = 00:01:02 . Memory (MB): peak = 1103.121 ; gain = 78.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:01 ; elapsed = 00:01:02 . Memory (MB): peak = 1103.121 ; gain = 78.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:01 ; elapsed = 00:01:02 . Memory (MB): peak = 1103.121 ; gain = 78.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |LUT4   |   264|
|3     |LUT5   |   952|
|4     |LUT6   |    88|
|5     |RAM32M |   288|
|6     |FDRE   |  1896|
|7     |FDSE   |    24|
|8     |IBUF   |   338|
|9     |OBUF   |   272|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:01 ; elapsed = 00:01:02 . Memory (MB): peak = 1103.121 ; gain = 78.512
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:46 ; elapsed = 00:00:57 . Memory (MB): peak = 1103.121 ; gain = 59.527
Synthesis Optimization Complete : Time (s): cpu = 00:01:01 ; elapsed = 00:01:03 . Memory (MB): peak = 1103.121 ; gain = 78.512
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.204 . Memory (MB): peak = 1115.145 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 288 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/My_Designs/UPIR/design/src/basys3_constraints.xdc]
Finished Parsing XDC File [C:/My_Designs/UPIR/design/src/basys3_constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1115.145 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 288 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 288 instances

INFO: [Common 17-83] Releasing license: Synthesis
41 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:14 ; elapsed = 00:01:18 . Memory (MB): peak = 1115.145 ; gain = 90.535
# report_utilization -file ./reports/utilization_8_32_2.txt
# synth_design -top genericMultistageInterconnectionNetwork -generic M=8 -generic messageW=32 -generic N=4  -part xc7a35tcpg236-1 -assert 
Command: synth_design -top genericMultistageInterconnectionNetwork -generic M=8 -generic messageW=32 -generic N=4 -part xc7a35tcpg236-1 -assert
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1158.621 ; gain = 43.477
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'genericMultistageInterconnectionNetwork' [C:/My_Designs/UPIR/design/src/genericMultistageInterconnectionNetwork.vhd:31]
	Parameter M bound to: 8 - type: integer 
	Parameter messageW bound to: 32 - type: integer 
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'switch' [C:/My_Designs/UPIR/design/src/switch.vhd:60]
	Parameter dest_code_W bound to: 8 - type: integer 
	Parameter message_W bound to: 32 - type: integer 
	Parameter input_W bound to: 40 - type: integer 
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module '\fork ' [C:/My_Designs/UPIR/design/src/fork.vhd:52]
	Parameter message_W bound to: 32 - type: integer 
	Parameter dest_code_W bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module '\fork ' (1#1) [C:/My_Designs/UPIR/design/src/fork.vhd:52]
INFO: [Synth 8-638] synthesizing module 'fifo' [C:/My_Designs/UPIR/design/src/fifo.vhd:25]
	Parameter N bound to: 4 - type: integer 
	Parameter W bound to: 36 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo' (2#1) [C:/My_Designs/UPIR/design/src/fifo.vhd:25]
INFO: [Synth 8-638] synthesizing module 'selector' [C:/My_Designs/UPIR/design/src/selector.vhd:67]
	Parameter dest_code_width bound to: 4 - type: integer 
	Parameter message_width bound to: 32 - type: integer 
	Parameter width_in bound to: 36 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'selector' (3#1) [C:/My_Designs/UPIR/design/src/selector.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'switch' (4#1) [C:/My_Designs/UPIR/design/src/switch.vhd:60]
INFO: [Synth 8-638] synthesizing module 'switch__parameterized0' [C:/My_Designs/UPIR/design/src/switch.vhd:60]
	Parameter dest_code_W bound to: 4 - type: integer 
	Parameter message_W bound to: 32 - type: integer 
	Parameter input_W bound to: 36 - type: integer 
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fork__parameterized0' [C:/My_Designs/UPIR/design/src/fork.vhd:52]
	Parameter message_W bound to: 32 - type: integer 
	Parameter dest_code_W bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized0' (4#1) [C:/My_Designs/UPIR/design/src/fork.vhd:52]
INFO: [Synth 8-638] synthesizing module 'fifo__parameterized0' [C:/My_Designs/UPIR/design/src/fifo.vhd:25]
	Parameter N bound to: 4 - type: integer 
	Parameter W bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo__parameterized0' (4#1) [C:/My_Designs/UPIR/design/src/fifo.vhd:25]
INFO: [Synth 8-638] synthesizing module 'selector__parameterized0' [C:/My_Designs/UPIR/design/src/selector.vhd:67]
	Parameter dest_code_width bound to: 2 - type: integer 
	Parameter message_width bound to: 32 - type: integer 
	Parameter width_in bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'selector__parameterized0' (4#1) [C:/My_Designs/UPIR/design/src/selector.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'switch__parameterized0' (4#1) [C:/My_Designs/UPIR/design/src/switch.vhd:60]
INFO: [Synth 8-638] synthesizing module 'switch__parameterized1' [C:/My_Designs/UPIR/design/src/switch.vhd:60]
	Parameter dest_code_W bound to: 2 - type: integer 
	Parameter message_W bound to: 32 - type: integer 
	Parameter input_W bound to: 34 - type: integer 
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fork__parameterized1' [C:/My_Designs/UPIR/design/src/fork.vhd:52]
	Parameter message_W bound to: 32 - type: integer 
	Parameter dest_code_W bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized1' (4#1) [C:/My_Designs/UPIR/design/src/fork.vhd:52]
INFO: [Synth 8-638] synthesizing module 'fifo__parameterized1' [C:/My_Designs/UPIR/design/src/fifo.vhd:25]
	Parameter N bound to: 4 - type: integer 
	Parameter W bound to: 33 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo__parameterized1' (4#1) [C:/My_Designs/UPIR/design/src/fifo.vhd:25]
INFO: [Synth 8-638] synthesizing module 'selector__parameterized1' [C:/My_Designs/UPIR/design/src/selector.vhd:67]
	Parameter dest_code_width bound to: 1 - type: integer 
	Parameter message_width bound to: 32 - type: integer 
	Parameter width_in bound to: 33 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'selector__parameterized1' (4#1) [C:/My_Designs/UPIR/design/src/selector.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'switch__parameterized1' (4#1) [C:/My_Designs/UPIR/design/src/switch.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'genericMultistageInterconnectionNetwork' (5#1) [C:/My_Designs/UPIR/design/src/genericMultistageInterconnectionNetwork.vhd:31]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1205.613 ; gain = 90.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1226.523 ; gain = 111.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1226.523 ; gain = 111.379
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.237 . Memory (MB): peak = 1226.523 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/My_Designs/UPIR/design/src/basys3_constraints.xdc]
Finished Parsing XDC File [C:/My_Designs/UPIR/design/src/basys3_constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/My_Designs/UPIR/design/src/basys3_constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/genericMultistageInterconnectionNetwork_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/genericMultistageInterconnectionNetwork_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1336.527 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 1336.527 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1336.527 ; gain = 221.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1336.527 ; gain = 221.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1336.527 ; gain = 221.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1336.527 ; gain = 221.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    3 Bit       Adders := 96    
	   2 Input    2 Bit       Adders := 96    
+---Registers : 
	               36 Bit    Registers := 16    
	               34 Bit    Registers := 16    
	               33 Bit    Registers := 16    
	                3 Bit    Registers := 48    
	                1 Bit    Registers := 96    
+---RAMs : 
	              144 Bit	(4 X 36 bit)          RAMs := 16    
	              136 Bit	(4 X 34 bit)          RAMs := 16    
	              132 Bit	(4 X 33 bit)          RAMs := 16    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 24    
	   3 Input   32 Bit        Muxes := 24    
	   2 Input    4 Bit        Muxes := 8     
	   3 Input    4 Bit        Muxes := 8     
	   2 Input    3 Bit        Muxes := 48    
	   2 Input    2 Bit        Muxes := 104   
	   3 Input    2 Bit        Muxes := 8     
	   2 Input    1 Bit        Muxes := 152   
	   3 Input    1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1336.527 ; gain = 221.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping	Report (see note below)
+------------------------+-------------------------+-----------+----------------------+-------------+
|Module Name             | RTL Object              | Inference | Size (Depth x Width) | Primitives  | 
+------------------------+-------------------------+-----------+----------------------+-------------+
|switch:                 | fifo_upper_0/memory_reg | Implied   | 4 x 36               | RAM32M x 6	 | 
|switch:                 | fifo_upper_1/memory_reg | Implied   | 4 x 36               | RAM32M x 6	 | 
|switch:                 | fifo_lower_0/memory_reg | Implied   | 4 x 36               | RAM32M x 6	 | 
|switch:                 | fifo_lower_1/memory_reg | Implied   | 4 x 36               | RAM32M x 6	 | 
|switch:                 | fifo_upper_0/memory_reg | Implied   | 4 x 36               | RAM32M x 6	 | 
|switch:                 | fifo_upper_1/memory_reg | Implied   | 4 x 36               | RAM32M x 6	 | 
|switch:                 | fifo_lower_0/memory_reg | Implied   | 4 x 36               | RAM32M x 6	 | 
|switch:                 | fifo_lower_1/memory_reg | Implied   | 4 x 36               | RAM32M x 6	 | 
|switch:                 | fifo_upper_0/memory_reg | Implied   | 4 x 36               | RAM32M x 6	 | 
|switch:                 | fifo_upper_1/memory_reg | Implied   | 4 x 36               | RAM32M x 6	 | 
|switch:                 | fifo_lower_0/memory_reg | Implied   | 4 x 36               | RAM32M x 6	 | 
|switch:                 | fifo_lower_1/memory_reg | Implied   | 4 x 36               | RAM32M x 6	 | 
|switch:                 | fifo_upper_0/memory_reg | Implied   | 4 x 36               | RAM32M x 6	 | 
|switch:                 | fifo_upper_1/memory_reg | Implied   | 4 x 36               | RAM32M x 6	 | 
|switch:                 | fifo_lower_0/memory_reg | Implied   | 4 x 36               | RAM32M x 6	 | 
|switch:                 | fifo_lower_1/memory_reg | Implied   | 4 x 36               | RAM32M x 6	 | 
|switch__parameterized0: | fifo_upper_0/memory_reg | Implied   | 4 x 34               | RAM32M x 6	 | 
|switch__parameterized0: | fifo_upper_1/memory_reg | Implied   | 4 x 34               | RAM32M x 6	 | 
|switch__parameterized0: | fifo_lower_0/memory_reg | Implied   | 4 x 34               | RAM32M x 6	 | 
|switch__parameterized0: | fifo_lower_1/memory_reg | Implied   | 4 x 34               | RAM32M x 6	 | 
|switch__parameterized0: | fifo_upper_0/memory_reg | Implied   | 4 x 34               | RAM32M x 6	 | 
|switch__parameterized0: | fifo_upper_1/memory_reg | Implied   | 4 x 34               | RAM32M x 6	 | 
|switch__parameterized0: | fifo_lower_0/memory_reg | Implied   | 4 x 34               | RAM32M x 6	 | 
|switch__parameterized0: | fifo_lower_1/memory_reg | Implied   | 4 x 34               | RAM32M x 6	 | 
|switch__parameterized0: | fifo_upper_0/memory_reg | Implied   | 4 x 34               | RAM32M x 6	 | 
|switch__parameterized0: | fifo_upper_1/memory_reg | Implied   | 4 x 34               | RAM32M x 6	 | 
|switch__parameterized0: | fifo_lower_0/memory_reg | Implied   | 4 x 34               | RAM32M x 6	 | 
|switch__parameterized0: | fifo_lower_1/memory_reg | Implied   | 4 x 34               | RAM32M x 6	 | 
|switch__parameterized0: | fifo_upper_0/memory_reg | Implied   | 4 x 34               | RAM32M x 6	 | 
|switch__parameterized0: | fifo_upper_1/memory_reg | Implied   | 4 x 34               | RAM32M x 6	 | 
|switch__parameterized0: | fifo_lower_0/memory_reg | Implied   | 4 x 34               | RAM32M x 6	 | 
|switch__parameterized0: | fifo_lower_1/memory_reg | Implied   | 4 x 34               | RAM32M x 6	 | 
|switch__parameterized1: | fifo_upper_0/memory_reg | Implied   | 4 x 33               | RAM32M x 6	 | 
|switch__parameterized1: | fifo_upper_1/memory_reg | Implied   | 4 x 33               | RAM32M x 6	 | 
|switch__parameterized1: | fifo_lower_0/memory_reg | Implied   | 4 x 33               | RAM32M x 6	 | 
|switch__parameterized1: | fifo_lower_1/memory_reg | Implied   | 4 x 33               | RAM32M x 6	 | 
|switch__parameterized1: | fifo_upper_0/memory_reg | Implied   | 4 x 33               | RAM32M x 6	 | 
|switch__parameterized1: | fifo_upper_1/memory_reg | Implied   | 4 x 33               | RAM32M x 6	 | 
|switch__parameterized1: | fifo_lower_0/memory_reg | Implied   | 4 x 33               | RAM32M x 6	 | 
|switch__parameterized1: | fifo_lower_1/memory_reg | Implied   | 4 x 33               | RAM32M x 6	 | 
|switch__parameterized1: | fifo_upper_0/memory_reg | Implied   | 4 x 33               | RAM32M x 6	 | 
|switch__parameterized1: | fifo_upper_1/memory_reg | Implied   | 4 x 33               | RAM32M x 6	 | 
|switch__parameterized1: | fifo_lower_0/memory_reg | Implied   | 4 x 33               | RAM32M x 6	 | 
|switch__parameterized1: | fifo_lower_1/memory_reg | Implied   | 4 x 33               | RAM32M x 6	 | 
|switch__parameterized1: | fifo_upper_0/memory_reg | Implied   | 4 x 33               | RAM32M x 6	 | 
|switch__parameterized1: | fifo_upper_1/memory_reg | Implied   | 4 x 33               | RAM32M x 6	 | 
|switch__parameterized1: | fifo_lower_0/memory_reg | Implied   | 4 x 33               | RAM32M x 6	 | 
|switch__parameterized1: | fifo_lower_1/memory_reg | Implied   | 4 x 33               | RAM32M x 6	 | 
+------------------------+-------------------------+-----------+----------------------+-------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1336.527 ; gain = 221.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1336.527 ; gain = 221.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping	Report
+------------------------+-------------------------+-----------+----------------------+-------------+
|Module Name             | RTL Object              | Inference | Size (Depth x Width) | Primitives  | 
+------------------------+-------------------------+-----------+----------------------+-------------+
|switch:                 | fifo_upper_0/memory_reg | Implied   | 4 x 36               | RAM32M x 6	 | 
|switch:                 | fifo_upper_1/memory_reg | Implied   | 4 x 36               | RAM32M x 6	 | 
|switch:                 | fifo_lower_0/memory_reg | Implied   | 4 x 36               | RAM32M x 6	 | 
|switch:                 | fifo_lower_1/memory_reg | Implied   | 4 x 36               | RAM32M x 6	 | 
|switch:                 | fifo_upper_0/memory_reg | Implied   | 4 x 36               | RAM32M x 6	 | 
|switch:                 | fifo_upper_1/memory_reg | Implied   | 4 x 36               | RAM32M x 6	 | 
|switch:                 | fifo_lower_0/memory_reg | Implied   | 4 x 36               | RAM32M x 6	 | 
|switch:                 | fifo_lower_1/memory_reg | Implied   | 4 x 36               | RAM32M x 6	 | 
|switch:                 | fifo_upper_0/memory_reg | Implied   | 4 x 36               | RAM32M x 6	 | 
|switch:                 | fifo_upper_1/memory_reg | Implied   | 4 x 36               | RAM32M x 6	 | 
|switch:                 | fifo_lower_0/memory_reg | Implied   | 4 x 36               | RAM32M x 6	 | 
|switch:                 | fifo_lower_1/memory_reg | Implied   | 4 x 36               | RAM32M x 6	 | 
|switch:                 | fifo_upper_0/memory_reg | Implied   | 4 x 36               | RAM32M x 6	 | 
|switch:                 | fifo_upper_1/memory_reg | Implied   | 4 x 36               | RAM32M x 6	 | 
|switch:                 | fifo_lower_0/memory_reg | Implied   | 4 x 36               | RAM32M x 6	 | 
|switch:                 | fifo_lower_1/memory_reg | Implied   | 4 x 36               | RAM32M x 6	 | 
|switch__parameterized0: | fifo_upper_0/memory_reg | Implied   | 4 x 34               | RAM32M x 6	 | 
|switch__parameterized0: | fifo_upper_1/memory_reg | Implied   | 4 x 34               | RAM32M x 6	 | 
|switch__parameterized0: | fifo_lower_0/memory_reg | Implied   | 4 x 34               | RAM32M x 6	 | 
|switch__parameterized0: | fifo_lower_1/memory_reg | Implied   | 4 x 34               | RAM32M x 6	 | 
|switch__parameterized0: | fifo_upper_0/memory_reg | Implied   | 4 x 34               | RAM32M x 6	 | 
|switch__parameterized0: | fifo_upper_1/memory_reg | Implied   | 4 x 34               | RAM32M x 6	 | 
|switch__parameterized0: | fifo_lower_0/memory_reg | Implied   | 4 x 34               | RAM32M x 6	 | 
|switch__parameterized0: | fifo_lower_1/memory_reg | Implied   | 4 x 34               | RAM32M x 6	 | 
|switch__parameterized0: | fifo_upper_0/memory_reg | Implied   | 4 x 34               | RAM32M x 6	 | 
|switch__parameterized0: | fifo_upper_1/memory_reg | Implied   | 4 x 34               | RAM32M x 6	 | 
|switch__parameterized0: | fifo_lower_0/memory_reg | Implied   | 4 x 34               | RAM32M x 6	 | 
|switch__parameterized0: | fifo_lower_1/memory_reg | Implied   | 4 x 34               | RAM32M x 6	 | 
|switch__parameterized0: | fifo_upper_0/memory_reg | Implied   | 4 x 34               | RAM32M x 6	 | 
|switch__parameterized0: | fifo_upper_1/memory_reg | Implied   | 4 x 34               | RAM32M x 6	 | 
|switch__parameterized0: | fifo_lower_0/memory_reg | Implied   | 4 x 34               | RAM32M x 6	 | 
|switch__parameterized0: | fifo_lower_1/memory_reg | Implied   | 4 x 34               | RAM32M x 6	 | 
|switch__parameterized1: | fifo_upper_0/memory_reg | Implied   | 4 x 33               | RAM32M x 6	 | 
|switch__parameterized1: | fifo_upper_1/memory_reg | Implied   | 4 x 33               | RAM32M x 6	 | 
|switch__parameterized1: | fifo_lower_0/memory_reg | Implied   | 4 x 33               | RAM32M x 6	 | 
|switch__parameterized1: | fifo_lower_1/memory_reg | Implied   | 4 x 33               | RAM32M x 6	 | 
|switch__parameterized1: | fifo_upper_0/memory_reg | Implied   | 4 x 33               | RAM32M x 6	 | 
|switch__parameterized1: | fifo_upper_1/memory_reg | Implied   | 4 x 33               | RAM32M x 6	 | 
|switch__parameterized1: | fifo_lower_0/memory_reg | Implied   | 4 x 33               | RAM32M x 6	 | 
|switch__parameterized1: | fifo_lower_1/memory_reg | Implied   | 4 x 33               | RAM32M x 6	 | 
|switch__parameterized1: | fifo_upper_0/memory_reg | Implied   | 4 x 33               | RAM32M x 6	 | 
|switch__parameterized1: | fifo_upper_1/memory_reg | Implied   | 4 x 33               | RAM32M x 6	 | 
|switch__parameterized1: | fifo_lower_0/memory_reg | Implied   | 4 x 33               | RAM32M x 6	 | 
|switch__parameterized1: | fifo_lower_1/memory_reg | Implied   | 4 x 33               | RAM32M x 6	 | 
|switch__parameterized1: | fifo_upper_0/memory_reg | Implied   | 4 x 33               | RAM32M x 6	 | 
|switch__parameterized1: | fifo_upper_1/memory_reg | Implied   | 4 x 33               | RAM32M x 6	 | 
|switch__parameterized1: | fifo_lower_0/memory_reg | Implied   | 4 x 33               | RAM32M x 6	 | 
|switch__parameterized1: | fifo_lower_1/memory_reg | Implied   | 4 x 33               | RAM32M x 6	 | 
+------------------------+-------------------------+-----------+----------------------+-------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1336.527 ; gain = 221.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 1336.527 ; gain = 221.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 1336.527 ; gain = 221.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:49 ; elapsed = 00:00:50 . Memory (MB): peak = 1336.527 ; gain = 221.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:49 ; elapsed = 00:00:50 . Memory (MB): peak = 1336.527 ; gain = 221.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:49 ; elapsed = 00:00:50 . Memory (MB): peak = 1336.527 ; gain = 221.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:49 ; elapsed = 00:00:50 . Memory (MB): peak = 1336.527 ; gain = 221.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |LUT2   |   137|
|3     |LUT3   |   124|
|4     |LUT4   |   293|
|5     |LUT5   |   787|
|6     |LUT6   |   237|
|7     |RAM32M |   288|
|8     |FDRE   |  2040|
|9     |FDSE   |    24|
|10    |IBUF   |   338|
|11    |OBUF   |   272|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:49 ; elapsed = 00:00:50 . Memory (MB): peak = 1336.527 ; gain = 221.383
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:36 ; elapsed = 00:00:47 . Memory (MB): peak = 1336.527 ; gain = 111.379
Synthesis Optimization Complete : Time (s): cpu = 00:00:49 ; elapsed = 00:00:50 . Memory (MB): peak = 1336.527 ; gain = 221.383
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.216 . Memory (MB): peak = 1336.527 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 288 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/My_Designs/UPIR/design/src/basys3_constraints.xdc]
Finished Parsing XDC File [C:/My_Designs/UPIR/design/src/basys3_constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1336.527 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 288 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 288 instances

INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:55 ; elapsed = 00:00:58 . Memory (MB): peak = 1336.527 ; gain = 221.383
# report_utilization -file ./reports/utilization_8_32_4.txt
# synth_design -top genericMultistageInterconnectionNetwork -generic M=8 -generic messageW=32 -generic N=8  -part xc7a35tcpg236-1 -assert 
Command: synth_design -top genericMultistageInterconnectionNetwork -generic M=8 -generic messageW=32 -generic N=8 -part xc7a35tcpg236-1 -assert
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1336.527 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'genericMultistageInterconnectionNetwork' [C:/My_Designs/UPIR/design/src/genericMultistageInterconnectionNetwork.vhd:31]
	Parameter M bound to: 8 - type: integer 
	Parameter messageW bound to: 32 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'switch' [C:/My_Designs/UPIR/design/src/switch.vhd:60]
	Parameter dest_code_W bound to: 8 - type: integer 
	Parameter message_W bound to: 32 - type: integer 
	Parameter input_W bound to: 40 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module '\fork ' [C:/My_Designs/UPIR/design/src/fork.vhd:52]
	Parameter message_W bound to: 32 - type: integer 
	Parameter dest_code_W bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module '\fork ' (1#1) [C:/My_Designs/UPIR/design/src/fork.vhd:52]
INFO: [Synth 8-638] synthesizing module 'fifo' [C:/My_Designs/UPIR/design/src/fifo.vhd:25]
	Parameter N bound to: 8 - type: integer 
	Parameter W bound to: 36 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo' (2#1) [C:/My_Designs/UPIR/design/src/fifo.vhd:25]
INFO: [Synth 8-638] synthesizing module 'selector' [C:/My_Designs/UPIR/design/src/selector.vhd:67]
	Parameter dest_code_width bound to: 4 - type: integer 
	Parameter message_width bound to: 32 - type: integer 
	Parameter width_in bound to: 36 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'selector' (3#1) [C:/My_Designs/UPIR/design/src/selector.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'switch' (4#1) [C:/My_Designs/UPIR/design/src/switch.vhd:60]
INFO: [Synth 8-638] synthesizing module 'switch__parameterized0' [C:/My_Designs/UPIR/design/src/switch.vhd:60]
	Parameter dest_code_W bound to: 4 - type: integer 
	Parameter message_W bound to: 32 - type: integer 
	Parameter input_W bound to: 36 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fork__parameterized0' [C:/My_Designs/UPIR/design/src/fork.vhd:52]
	Parameter message_W bound to: 32 - type: integer 
	Parameter dest_code_W bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized0' (4#1) [C:/My_Designs/UPIR/design/src/fork.vhd:52]
INFO: [Synth 8-638] synthesizing module 'fifo__parameterized0' [C:/My_Designs/UPIR/design/src/fifo.vhd:25]
	Parameter N bound to: 8 - type: integer 
	Parameter W bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo__parameterized0' (4#1) [C:/My_Designs/UPIR/design/src/fifo.vhd:25]
INFO: [Synth 8-638] synthesizing module 'selector__parameterized0' [C:/My_Designs/UPIR/design/src/selector.vhd:67]
	Parameter dest_code_width bound to: 2 - type: integer 
	Parameter message_width bound to: 32 - type: integer 
	Parameter width_in bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'selector__parameterized0' (4#1) [C:/My_Designs/UPIR/design/src/selector.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'switch__parameterized0' (4#1) [C:/My_Designs/UPIR/design/src/switch.vhd:60]
INFO: [Synth 8-638] synthesizing module 'switch__parameterized1' [C:/My_Designs/UPIR/design/src/switch.vhd:60]
	Parameter dest_code_W bound to: 2 - type: integer 
	Parameter message_W bound to: 32 - type: integer 
	Parameter input_W bound to: 34 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fork__parameterized1' [C:/My_Designs/UPIR/design/src/fork.vhd:52]
	Parameter message_W bound to: 32 - type: integer 
	Parameter dest_code_W bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized1' (4#1) [C:/My_Designs/UPIR/design/src/fork.vhd:52]
INFO: [Synth 8-638] synthesizing module 'fifo__parameterized1' [C:/My_Designs/UPIR/design/src/fifo.vhd:25]
	Parameter N bound to: 8 - type: integer 
	Parameter W bound to: 33 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo__parameterized1' (4#1) [C:/My_Designs/UPIR/design/src/fifo.vhd:25]
INFO: [Synth 8-638] synthesizing module 'selector__parameterized1' [C:/My_Designs/UPIR/design/src/selector.vhd:67]
	Parameter dest_code_width bound to: 1 - type: integer 
	Parameter message_width bound to: 32 - type: integer 
	Parameter width_in bound to: 33 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'selector__parameterized1' (4#1) [C:/My_Designs/UPIR/design/src/selector.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'switch__parameterized1' (4#1) [C:/My_Designs/UPIR/design/src/switch.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'genericMultistageInterconnectionNetwork' (5#1) [C:/My_Designs/UPIR/design/src/genericMultistageInterconnectionNetwork.vhd:31]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1336.527 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1336.527 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1336.527 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.243 . Memory (MB): peak = 1336.527 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/My_Designs/UPIR/design/src/basys3_constraints.xdc]
Finished Parsing XDC File [C:/My_Designs/UPIR/design/src/basys3_constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/My_Designs/UPIR/design/src/basys3_constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/genericMultistageInterconnectionNetwork_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/genericMultistageInterconnectionNetwork_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1365.109 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 1365.109 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1365.109 ; gain = 28.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1365.109 ; gain = 28.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1365.109 ; gain = 28.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1365.109 ; gain = 28.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 48    
	   2 Input    3 Bit       Adders := 96    
+---Registers : 
	               36 Bit    Registers := 16    
	               34 Bit    Registers := 16    
	               33 Bit    Registers := 16    
	                4 Bit    Registers := 48    
	                1 Bit    Registers := 96    
+---RAMs : 
	              288 Bit	(8 X 36 bit)          RAMs := 16    
	              272 Bit	(8 X 34 bit)          RAMs := 16    
	              264 Bit	(8 X 33 bit)          RAMs := 16    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 24    
	   3 Input   32 Bit        Muxes := 24    
	   2 Input    4 Bit        Muxes := 8     
	   3 Input    4 Bit        Muxes := 8     
	   2 Input    3 Bit        Muxes := 96    
	   2 Input    2 Bit        Muxes := 56    
	   3 Input    2 Bit        Muxes := 8     
	   2 Input    1 Bit        Muxes := 152   
	   3 Input    1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1365.109 ; gain = 28.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping	Report (see note below)
+------------------------+-------------------------+-----------+----------------------+-------------+
|Module Name             | RTL Object              | Inference | Size (Depth x Width) | Primitives  | 
+------------------------+-------------------------+-----------+----------------------+-------------+
|switch:                 | fifo_upper_0/memory_reg | Implied   | 8 x 36               | RAM32M x 6	 | 
|switch:                 | fifo_upper_1/memory_reg | Implied   | 8 x 36               | RAM32M x 6	 | 
|switch:                 | fifo_lower_0/memory_reg | Implied   | 8 x 36               | RAM32M x 6	 | 
|switch:                 | fifo_lower_1/memory_reg | Implied   | 8 x 36               | RAM32M x 6	 | 
|switch:                 | fifo_upper_0/memory_reg | Implied   | 8 x 36               | RAM32M x 6	 | 
|switch:                 | fifo_upper_1/memory_reg | Implied   | 8 x 36               | RAM32M x 6	 | 
|switch:                 | fifo_lower_0/memory_reg | Implied   | 8 x 36               | RAM32M x 6	 | 
|switch:                 | fifo_lower_1/memory_reg | Implied   | 8 x 36               | RAM32M x 6	 | 
|switch:                 | fifo_upper_0/memory_reg | Implied   | 8 x 36               | RAM32M x 6	 | 
|switch:                 | fifo_upper_1/memory_reg | Implied   | 8 x 36               | RAM32M x 6	 | 
|switch:                 | fifo_lower_0/memory_reg | Implied   | 8 x 36               | RAM32M x 6	 | 
|switch:                 | fifo_lower_1/memory_reg | Implied   | 8 x 36               | RAM32M x 6	 | 
|switch:                 | fifo_upper_0/memory_reg | Implied   | 8 x 36               | RAM32M x 6	 | 
|switch:                 | fifo_upper_1/memory_reg | Implied   | 8 x 36               | RAM32M x 6	 | 
|switch:                 | fifo_lower_0/memory_reg | Implied   | 8 x 36               | RAM32M x 6	 | 
|switch:                 | fifo_lower_1/memory_reg | Implied   | 8 x 36               | RAM32M x 6	 | 
|switch__parameterized0: | fifo_upper_0/memory_reg | Implied   | 8 x 34               | RAM32M x 6	 | 
|switch__parameterized0: | fifo_upper_1/memory_reg | Implied   | 8 x 34               | RAM32M x 6	 | 
|switch__parameterized0: | fifo_lower_0/memory_reg | Implied   | 8 x 34               | RAM32M x 6	 | 
|switch__parameterized0: | fifo_lower_1/memory_reg | Implied   | 8 x 34               | RAM32M x 6	 | 
|switch__parameterized0: | fifo_upper_0/memory_reg | Implied   | 8 x 34               | RAM32M x 6	 | 
|switch__parameterized0: | fifo_upper_1/memory_reg | Implied   | 8 x 34               | RAM32M x 6	 | 
|switch__parameterized0: | fifo_lower_0/memory_reg | Implied   | 8 x 34               | RAM32M x 6	 | 
|switch__parameterized0: | fifo_lower_1/memory_reg | Implied   | 8 x 34               | RAM32M x 6	 | 
|switch__parameterized0: | fifo_upper_0/memory_reg | Implied   | 8 x 34               | RAM32M x 6	 | 
|switch__parameterized0: | fifo_upper_1/memory_reg | Implied   | 8 x 34               | RAM32M x 6	 | 
|switch__parameterized0: | fifo_lower_0/memory_reg | Implied   | 8 x 34               | RAM32M x 6	 | 
|switch__parameterized0: | fifo_lower_1/memory_reg | Implied   | 8 x 34               | RAM32M x 6	 | 
|switch__parameterized0: | fifo_upper_0/memory_reg | Implied   | 8 x 34               | RAM32M x 6	 | 
|switch__parameterized0: | fifo_upper_1/memory_reg | Implied   | 8 x 34               | RAM32M x 6	 | 
|switch__parameterized0: | fifo_lower_0/memory_reg | Implied   | 8 x 34               | RAM32M x 6	 | 
|switch__parameterized0: | fifo_lower_1/memory_reg | Implied   | 8 x 34               | RAM32M x 6	 | 
|switch__parameterized1: | fifo_upper_0/memory_reg | Implied   | 8 x 33               | RAM32M x 6	 | 
|switch__parameterized1: | fifo_upper_1/memory_reg | Implied   | 8 x 33               | RAM32M x 6	 | 
|switch__parameterized1: | fifo_lower_0/memory_reg | Implied   | 8 x 33               | RAM32M x 6	 | 
|switch__parameterized1: | fifo_lower_1/memory_reg | Implied   | 8 x 33               | RAM32M x 6	 | 
|switch__parameterized1: | fifo_upper_0/memory_reg | Implied   | 8 x 33               | RAM32M x 6	 | 
|switch__parameterized1: | fifo_upper_1/memory_reg | Implied   | 8 x 33               | RAM32M x 6	 | 
|switch__parameterized1: | fifo_lower_0/memory_reg | Implied   | 8 x 33               | RAM32M x 6	 | 
|switch__parameterized1: | fifo_lower_1/memory_reg | Implied   | 8 x 33               | RAM32M x 6	 | 
|switch__parameterized1: | fifo_upper_0/memory_reg | Implied   | 8 x 33               | RAM32M x 6	 | 
|switch__parameterized1: | fifo_upper_1/memory_reg | Implied   | 8 x 33               | RAM32M x 6	 | 
|switch__parameterized1: | fifo_lower_0/memory_reg | Implied   | 8 x 33               | RAM32M x 6	 | 
|switch__parameterized1: | fifo_lower_1/memory_reg | Implied   | 8 x 33               | RAM32M x 6	 | 
|switch__parameterized1: | fifo_upper_0/memory_reg | Implied   | 8 x 33               | RAM32M x 6	 | 
|switch__parameterized1: | fifo_upper_1/memory_reg | Implied   | 8 x 33               | RAM32M x 6	 | 
|switch__parameterized1: | fifo_lower_0/memory_reg | Implied   | 8 x 33               | RAM32M x 6	 | 
|switch__parameterized1: | fifo_lower_1/memory_reg | Implied   | 8 x 33               | RAM32M x 6	 | 
+------------------------+-------------------------+-----------+----------------------+-------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1365.109 ; gain = 28.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1365.109 ; gain = 28.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping	Report
+------------------------+-------------------------+-----------+----------------------+-------------+
|Module Name             | RTL Object              | Inference | Size (Depth x Width) | Primitives  | 
+------------------------+-------------------------+-----------+----------------------+-------------+
|switch:                 | fifo_upper_0/memory_reg | Implied   | 8 x 36               | RAM32M x 6	 | 
|switch:                 | fifo_upper_1/memory_reg | Implied   | 8 x 36               | RAM32M x 6	 | 
|switch:                 | fifo_lower_0/memory_reg | Implied   | 8 x 36               | RAM32M x 6	 | 
|switch:                 | fifo_lower_1/memory_reg | Implied   | 8 x 36               | RAM32M x 6	 | 
|switch:                 | fifo_upper_0/memory_reg | Implied   | 8 x 36               | RAM32M x 6	 | 
|switch:                 | fifo_upper_1/memory_reg | Implied   | 8 x 36               | RAM32M x 6	 | 
|switch:                 | fifo_lower_0/memory_reg | Implied   | 8 x 36               | RAM32M x 6	 | 
|switch:                 | fifo_lower_1/memory_reg | Implied   | 8 x 36               | RAM32M x 6	 | 
|switch:                 | fifo_upper_0/memory_reg | Implied   | 8 x 36               | RAM32M x 6	 | 
|switch:                 | fifo_upper_1/memory_reg | Implied   | 8 x 36               | RAM32M x 6	 | 
|switch:                 | fifo_lower_0/memory_reg | Implied   | 8 x 36               | RAM32M x 6	 | 
|switch:                 | fifo_lower_1/memory_reg | Implied   | 8 x 36               | RAM32M x 6	 | 
|switch:                 | fifo_upper_0/memory_reg | Implied   | 8 x 36               | RAM32M x 6	 | 
|switch:                 | fifo_upper_1/memory_reg | Implied   | 8 x 36               | RAM32M x 6	 | 
|switch:                 | fifo_lower_0/memory_reg | Implied   | 8 x 36               | RAM32M x 6	 | 
|switch:                 | fifo_lower_1/memory_reg | Implied   | 8 x 36               | RAM32M x 6	 | 
|switch__parameterized0: | fifo_upper_0/memory_reg | Implied   | 8 x 34               | RAM32M x 6	 | 
|switch__parameterized0: | fifo_upper_1/memory_reg | Implied   | 8 x 34               | RAM32M x 6	 | 
|switch__parameterized0: | fifo_lower_0/memory_reg | Implied   | 8 x 34               | RAM32M x 6	 | 
|switch__parameterized0: | fifo_lower_1/memory_reg | Implied   | 8 x 34               | RAM32M x 6	 | 
|switch__parameterized0: | fifo_upper_0/memory_reg | Implied   | 8 x 34               | RAM32M x 6	 | 
|switch__parameterized0: | fifo_upper_1/memory_reg | Implied   | 8 x 34               | RAM32M x 6	 | 
|switch__parameterized0: | fifo_lower_0/memory_reg | Implied   | 8 x 34               | RAM32M x 6	 | 
|switch__parameterized0: | fifo_lower_1/memory_reg | Implied   | 8 x 34               | RAM32M x 6	 | 
|switch__parameterized0: | fifo_upper_0/memory_reg | Implied   | 8 x 34               | RAM32M x 6	 | 
|switch__parameterized0: | fifo_upper_1/memory_reg | Implied   | 8 x 34               | RAM32M x 6	 | 
|switch__parameterized0: | fifo_lower_0/memory_reg | Implied   | 8 x 34               | RAM32M x 6	 | 
|switch__parameterized0: | fifo_lower_1/memory_reg | Implied   | 8 x 34               | RAM32M x 6	 | 
|switch__parameterized0: | fifo_upper_0/memory_reg | Implied   | 8 x 34               | RAM32M x 6	 | 
|switch__parameterized0: | fifo_upper_1/memory_reg | Implied   | 8 x 34               | RAM32M x 6	 | 
|switch__parameterized0: | fifo_lower_0/memory_reg | Implied   | 8 x 34               | RAM32M x 6	 | 
|switch__parameterized0: | fifo_lower_1/memory_reg | Implied   | 8 x 34               | RAM32M x 6	 | 
|switch__parameterized1: | fifo_upper_0/memory_reg | Implied   | 8 x 33               | RAM32M x 6	 | 
|switch__parameterized1: | fifo_upper_1/memory_reg | Implied   | 8 x 33               | RAM32M x 6	 | 
|switch__parameterized1: | fifo_lower_0/memory_reg | Implied   | 8 x 33               | RAM32M x 6	 | 
|switch__parameterized1: | fifo_lower_1/memory_reg | Implied   | 8 x 33               | RAM32M x 6	 | 
|switch__parameterized1: | fifo_upper_0/memory_reg | Implied   | 8 x 33               | RAM32M x 6	 | 
|switch__parameterized1: | fifo_upper_1/memory_reg | Implied   | 8 x 33               | RAM32M x 6	 | 
|switch__parameterized1: | fifo_lower_0/memory_reg | Implied   | 8 x 33               | RAM32M x 6	 | 
|switch__parameterized1: | fifo_lower_1/memory_reg | Implied   | 8 x 33               | RAM32M x 6	 | 
|switch__parameterized1: | fifo_upper_0/memory_reg | Implied   | 8 x 33               | RAM32M x 6	 | 
|switch__parameterized1: | fifo_upper_1/memory_reg | Implied   | 8 x 33               | RAM32M x 6	 | 
|switch__parameterized1: | fifo_lower_0/memory_reg | Implied   | 8 x 33               | RAM32M x 6	 | 
|switch__parameterized1: | fifo_lower_1/memory_reg | Implied   | 8 x 33               | RAM32M x 6	 | 
|switch__parameterized1: | fifo_upper_0/memory_reg | Implied   | 8 x 33               | RAM32M x 6	 | 
|switch__parameterized1: | fifo_upper_1/memory_reg | Implied   | 8 x 33               | RAM32M x 6	 | 
|switch__parameterized1: | fifo_lower_0/memory_reg | Implied   | 8 x 33               | RAM32M x 6	 | 
|switch__parameterized1: | fifo_lower_1/memory_reg | Implied   | 8 x 33               | RAM32M x 6	 | 
+------------------------+-------------------------+-----------+----------------------+-------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 1365.109 ; gain = 28.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 1365.109 ; gain = 28.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 1365.109 ; gain = 28.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:51 ; elapsed = 00:00:52 . Memory (MB): peak = 1365.109 ; gain = 28.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:51 ; elapsed = 00:00:52 . Memory (MB): peak = 1365.109 ; gain = 28.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 1365.109 ; gain = 28.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 1365.109 ; gain = 28.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |LUT1   |    48|
|3     |LUT2   |    40|
|4     |LUT3   |   176|
|5     |LUT4   |   512|
|6     |LUT5   |   768|
|7     |LUT6   |   496|
|8     |RAM32M |   288|
|9     |FDRE   |  2184|
|10    |FDSE   |    24|
|11    |IBUF   |   338|
|12    |OBUF   |   272|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 1365.109 ; gain = 28.582
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:39 ; elapsed = 00:00:49 . Memory (MB): peak = 1365.109 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 1365.109 ; gain = 28.582
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.255 . Memory (MB): peak = 1365.109 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 288 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/My_Designs/UPIR/design/src/basys3_constraints.xdc]
Finished Parsing XDC File [C:/My_Designs/UPIR/design/src/basys3_constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1365.109 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 288 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 288 instances

INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:57 ; elapsed = 00:01:00 . Memory (MB): peak = 1365.109 ; gain = 28.582
# report_utilization -file ./reports/utilization_8_32_8.txt
# synth_design -top genericMultistageInterconnectionNetwork -generic M=8 -generic messageW=32 -generic N=16  -part xc7a35tcpg236-1 -assert 
Command: synth_design -top genericMultistageInterconnectionNetwork -generic M=8 -generic messageW=32 -generic N=16 -part xc7a35tcpg236-1 -assert
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1365.109 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'genericMultistageInterconnectionNetwork' [C:/My_Designs/UPIR/design/src/genericMultistageInterconnectionNetwork.vhd:31]
	Parameter M bound to: 8 - type: integer 
	Parameter messageW bound to: 32 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'switch' [C:/My_Designs/UPIR/design/src/switch.vhd:60]
	Parameter dest_code_W bound to: 8 - type: integer 
	Parameter message_W bound to: 32 - type: integer 
	Parameter input_W bound to: 40 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module '\fork ' [C:/My_Designs/UPIR/design/src/fork.vhd:52]
	Parameter message_W bound to: 32 - type: integer 
	Parameter dest_code_W bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module '\fork ' (1#1) [C:/My_Designs/UPIR/design/src/fork.vhd:52]
INFO: [Synth 8-638] synthesizing module 'fifo' [C:/My_Designs/UPIR/design/src/fifo.vhd:25]
	Parameter N bound to: 16 - type: integer 
	Parameter W bound to: 36 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo' (2#1) [C:/My_Designs/UPIR/design/src/fifo.vhd:25]
INFO: [Synth 8-638] synthesizing module 'selector' [C:/My_Designs/UPIR/design/src/selector.vhd:67]
	Parameter dest_code_width bound to: 4 - type: integer 
	Parameter message_width bound to: 32 - type: integer 
	Parameter width_in bound to: 36 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'selector' (3#1) [C:/My_Designs/UPIR/design/src/selector.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'switch' (4#1) [C:/My_Designs/UPIR/design/src/switch.vhd:60]
INFO: [Synth 8-638] synthesizing module 'switch__parameterized0' [C:/My_Designs/UPIR/design/src/switch.vhd:60]
	Parameter dest_code_W bound to: 4 - type: integer 
	Parameter message_W bound to: 32 - type: integer 
	Parameter input_W bound to: 36 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fork__parameterized0' [C:/My_Designs/UPIR/design/src/fork.vhd:52]
	Parameter message_W bound to: 32 - type: integer 
	Parameter dest_code_W bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized0' (4#1) [C:/My_Designs/UPIR/design/src/fork.vhd:52]
INFO: [Synth 8-638] synthesizing module 'fifo__parameterized0' [C:/My_Designs/UPIR/design/src/fifo.vhd:25]
	Parameter N bound to: 16 - type: integer 
	Parameter W bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo__parameterized0' (4#1) [C:/My_Designs/UPIR/design/src/fifo.vhd:25]
INFO: [Synth 8-638] synthesizing module 'selector__parameterized0' [C:/My_Designs/UPIR/design/src/selector.vhd:67]
	Parameter dest_code_width bound to: 2 - type: integer 
	Parameter message_width bound to: 32 - type: integer 
	Parameter width_in bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'selector__parameterized0' (4#1) [C:/My_Designs/UPIR/design/src/selector.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'switch__parameterized0' (4#1) [C:/My_Designs/UPIR/design/src/switch.vhd:60]
INFO: [Synth 8-638] synthesizing module 'switch__parameterized1' [C:/My_Designs/UPIR/design/src/switch.vhd:60]
	Parameter dest_code_W bound to: 2 - type: integer 
	Parameter message_W bound to: 32 - type: integer 
	Parameter input_W bound to: 34 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fork__parameterized1' [C:/My_Designs/UPIR/design/src/fork.vhd:52]
	Parameter message_W bound to: 32 - type: integer 
	Parameter dest_code_W bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized1' (4#1) [C:/My_Designs/UPIR/design/src/fork.vhd:52]
INFO: [Synth 8-638] synthesizing module 'fifo__parameterized1' [C:/My_Designs/UPIR/design/src/fifo.vhd:25]
	Parameter N bound to: 16 - type: integer 
	Parameter W bound to: 33 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo__parameterized1' (4#1) [C:/My_Designs/UPIR/design/src/fifo.vhd:25]
INFO: [Synth 8-638] synthesizing module 'selector__parameterized1' [C:/My_Designs/UPIR/design/src/selector.vhd:67]
	Parameter dest_code_width bound to: 1 - type: integer 
	Parameter message_width bound to: 32 - type: integer 
	Parameter width_in bound to: 33 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'selector__parameterized1' (4#1) [C:/My_Designs/UPIR/design/src/selector.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'switch__parameterized1' (4#1) [C:/My_Designs/UPIR/design/src/switch.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'genericMultistageInterconnectionNetwork' (5#1) [C:/My_Designs/UPIR/design/src/genericMultistageInterconnectionNetwork.vhd:31]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1365.109 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1365.109 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1365.109 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.262 . Memory (MB): peak = 1365.109 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/My_Designs/UPIR/design/src/basys3_constraints.xdc]
Finished Parsing XDC File [C:/My_Designs/UPIR/design/src/basys3_constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/My_Designs/UPIR/design/src/basys3_constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/genericMultistageInterconnectionNetwork_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/genericMultistageInterconnectionNetwork_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1386.227 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 1386.227 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1386.227 ; gain = 21.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1386.227 ; gain = 21.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1386.227 ; gain = 21.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1386.227 ; gain = 21.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    5 Bit       Adders := 48    
	   2 Input    4 Bit       Adders := 96    
+---Registers : 
	               36 Bit    Registers := 16    
	               34 Bit    Registers := 16    
	               33 Bit    Registers := 16    
	                5 Bit    Registers := 48    
	                4 Bit    Registers := 48    
	                1 Bit    Registers := 96    
+---RAMs : 
	              576 Bit	(16 X 36 bit)          RAMs := 16    
	              544 Bit	(16 X 34 bit)          RAMs := 16    
	              528 Bit	(16 X 33 bit)          RAMs := 16    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 24    
	   3 Input   32 Bit        Muxes := 24    
	   2 Input    4 Bit        Muxes := 152   
	   3 Input    4 Bit        Muxes := 8     
	   2 Input    2 Bit        Muxes := 56    
	   3 Input    2 Bit        Muxes := 8     
	   2 Input    1 Bit        Muxes := 152   
	   3 Input    1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 1386.227 ; gain = 21.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping	Report (see note below)
+------------------------+-------------------------+-----------+----------------------+-------------+
|Module Name             | RTL Object              | Inference | Size (Depth x Width) | Primitives  | 
+------------------------+-------------------------+-----------+----------------------+-------------+
|switch:                 | fifo_upper_0/memory_reg | Implied   | 16 x 36              | RAM32M x 6	 | 
|switch:                 | fifo_upper_1/memory_reg | Implied   | 16 x 36              | RAM32M x 6	 | 
|switch:                 | fifo_lower_0/memory_reg | Implied   | 16 x 36              | RAM32M x 6	 | 
|switch:                 | fifo_lower_1/memory_reg | Implied   | 16 x 36              | RAM32M x 6	 | 
|switch:                 | fifo_upper_0/memory_reg | Implied   | 16 x 36              | RAM32M x 6	 | 
|switch:                 | fifo_upper_1/memory_reg | Implied   | 16 x 36              | RAM32M x 6	 | 
|switch:                 | fifo_lower_0/memory_reg | Implied   | 16 x 36              | RAM32M x 6	 | 
|switch:                 | fifo_lower_1/memory_reg | Implied   | 16 x 36              | RAM32M x 6	 | 
|switch:                 | fifo_upper_0/memory_reg | Implied   | 16 x 36              | RAM32M x 6	 | 
|switch:                 | fifo_upper_1/memory_reg | Implied   | 16 x 36              | RAM32M x 6	 | 
|switch:                 | fifo_lower_0/memory_reg | Implied   | 16 x 36              | RAM32M x 6	 | 
|switch:                 | fifo_lower_1/memory_reg | Implied   | 16 x 36              | RAM32M x 6	 | 
|switch:                 | fifo_upper_0/memory_reg | Implied   | 16 x 36              | RAM32M x 6	 | 
|switch:                 | fifo_upper_1/memory_reg | Implied   | 16 x 36              | RAM32M x 6	 | 
|switch:                 | fifo_lower_0/memory_reg | Implied   | 16 x 36              | RAM32M x 6	 | 
|switch:                 | fifo_lower_1/memory_reg | Implied   | 16 x 36              | RAM32M x 6	 | 
|switch__parameterized0: | fifo_upper_0/memory_reg | Implied   | 16 x 34              | RAM32M x 6	 | 
|switch__parameterized0: | fifo_upper_1/memory_reg | Implied   | 16 x 34              | RAM32M x 6	 | 
|switch__parameterized0: | fifo_lower_0/memory_reg | Implied   | 16 x 34              | RAM32M x 6	 | 
|switch__parameterized0: | fifo_lower_1/memory_reg | Implied   | 16 x 34              | RAM32M x 6	 | 
|switch__parameterized0: | fifo_upper_0/memory_reg | Implied   | 16 x 34              | RAM32M x 6	 | 
|switch__parameterized0: | fifo_upper_1/memory_reg | Implied   | 16 x 34              | RAM32M x 6	 | 
|switch__parameterized0: | fifo_lower_0/memory_reg | Implied   | 16 x 34              | RAM32M x 6	 | 
|switch__parameterized0: | fifo_lower_1/memory_reg | Implied   | 16 x 34              | RAM32M x 6	 | 
|switch__parameterized0: | fifo_upper_0/memory_reg | Implied   | 16 x 34              | RAM32M x 6	 | 
|switch__parameterized0: | fifo_upper_1/memory_reg | Implied   | 16 x 34              | RAM32M x 6	 | 
|switch__parameterized0: | fifo_lower_0/memory_reg | Implied   | 16 x 34              | RAM32M x 6	 | 
|switch__parameterized0: | fifo_lower_1/memory_reg | Implied   | 16 x 34              | RAM32M x 6	 | 
|switch__parameterized0: | fifo_upper_0/memory_reg | Implied   | 16 x 34              | RAM32M x 6	 | 
|switch__parameterized0: | fifo_upper_1/memory_reg | Implied   | 16 x 34              | RAM32M x 6	 | 
|switch__parameterized0: | fifo_lower_0/memory_reg | Implied   | 16 x 34              | RAM32M x 6	 | 
|switch__parameterized0: | fifo_lower_1/memory_reg | Implied   | 16 x 34              | RAM32M x 6	 | 
|switch__parameterized1: | fifo_upper_0/memory_reg | Implied   | 16 x 33              | RAM32M x 6	 | 
|switch__parameterized1: | fifo_upper_1/memory_reg | Implied   | 16 x 33              | RAM32M x 6	 | 
|switch__parameterized1: | fifo_lower_0/memory_reg | Implied   | 16 x 33              | RAM32M x 6	 | 
|switch__parameterized1: | fifo_lower_1/memory_reg | Implied   | 16 x 33              | RAM32M x 6	 | 
|switch__parameterized1: | fifo_upper_0/memory_reg | Implied   | 16 x 33              | RAM32M x 6	 | 
|switch__parameterized1: | fifo_upper_1/memory_reg | Implied   | 16 x 33              | RAM32M x 6	 | 
|switch__parameterized1: | fifo_lower_0/memory_reg | Implied   | 16 x 33              | RAM32M x 6	 | 
|switch__parameterized1: | fifo_lower_1/memory_reg | Implied   | 16 x 33              | RAM32M x 6	 | 
|switch__parameterized1: | fifo_upper_0/memory_reg | Implied   | 16 x 33              | RAM32M x 6	 | 
|switch__parameterized1: | fifo_upper_1/memory_reg | Implied   | 16 x 33              | RAM32M x 6	 | 
|switch__parameterized1: | fifo_lower_0/memory_reg | Implied   | 16 x 33              | RAM32M x 6	 | 
|switch__parameterized1: | fifo_lower_1/memory_reg | Implied   | 16 x 33              | RAM32M x 6	 | 
|switch__parameterized1: | fifo_upper_0/memory_reg | Implied   | 16 x 33              | RAM32M x 6	 | 
|switch__parameterized1: | fifo_upper_1/memory_reg | Implied   | 16 x 33              | RAM32M x 6	 | 
|switch__parameterized1: | fifo_lower_0/memory_reg | Implied   | 16 x 33              | RAM32M x 6	 | 
|switch__parameterized1: | fifo_lower_1/memory_reg | Implied   | 16 x 33              | RAM32M x 6	 | 
+------------------------+-------------------------+-----------+----------------------+-------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 1386.227 ; gain = 21.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1386.227 ; gain = 21.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping	Report
+------------------------+-------------------------+-----------+----------------------+-------------+
|Module Name             | RTL Object              | Inference | Size (Depth x Width) | Primitives  | 
+------------------------+-------------------------+-----------+----------------------+-------------+
|switch:                 | fifo_upper_0/memory_reg | Implied   | 16 x 36              | RAM32M x 6	 | 
|switch:                 | fifo_upper_1/memory_reg | Implied   | 16 x 36              | RAM32M x 6	 | 
|switch:                 | fifo_lower_0/memory_reg | Implied   | 16 x 36              | RAM32M x 6	 | 
|switch:                 | fifo_lower_1/memory_reg | Implied   | 16 x 36              | RAM32M x 6	 | 
|switch:                 | fifo_upper_0/memory_reg | Implied   | 16 x 36              | RAM32M x 6	 | 
|switch:                 | fifo_upper_1/memory_reg | Implied   | 16 x 36              | RAM32M x 6	 | 
|switch:                 | fifo_lower_0/memory_reg | Implied   | 16 x 36              | RAM32M x 6	 | 
|switch:                 | fifo_lower_1/memory_reg | Implied   | 16 x 36              | RAM32M x 6	 | 
|switch:                 | fifo_upper_0/memory_reg | Implied   | 16 x 36              | RAM32M x 6	 | 
|switch:                 | fifo_upper_1/memory_reg | Implied   | 16 x 36              | RAM32M x 6	 | 
|switch:                 | fifo_lower_0/memory_reg | Implied   | 16 x 36              | RAM32M x 6	 | 
|switch:                 | fifo_lower_1/memory_reg | Implied   | 16 x 36              | RAM32M x 6	 | 
|switch:                 | fifo_upper_0/memory_reg | Implied   | 16 x 36              | RAM32M x 6	 | 
|switch:                 | fifo_upper_1/memory_reg | Implied   | 16 x 36              | RAM32M x 6	 | 
|switch:                 | fifo_lower_0/memory_reg | Implied   | 16 x 36              | RAM32M x 6	 | 
|switch:                 | fifo_lower_1/memory_reg | Implied   | 16 x 36              | RAM32M x 6	 | 
|switch__parameterized0: | fifo_upper_0/memory_reg | Implied   | 16 x 34              | RAM32M x 6	 | 
|switch__parameterized0: | fifo_upper_1/memory_reg | Implied   | 16 x 34              | RAM32M x 6	 | 
|switch__parameterized0: | fifo_lower_0/memory_reg | Implied   | 16 x 34              | RAM32M x 6	 | 
|switch__parameterized0: | fifo_lower_1/memory_reg | Implied   | 16 x 34              | RAM32M x 6	 | 
|switch__parameterized0: | fifo_upper_0/memory_reg | Implied   | 16 x 34              | RAM32M x 6	 | 
|switch__parameterized0: | fifo_upper_1/memory_reg | Implied   | 16 x 34              | RAM32M x 6	 | 
|switch__parameterized0: | fifo_lower_0/memory_reg | Implied   | 16 x 34              | RAM32M x 6	 | 
|switch__parameterized0: | fifo_lower_1/memory_reg | Implied   | 16 x 34              | RAM32M x 6	 | 
|switch__parameterized0: | fifo_upper_0/memory_reg | Implied   | 16 x 34              | RAM32M x 6	 | 
|switch__parameterized0: | fifo_upper_1/memory_reg | Implied   | 16 x 34              | RAM32M x 6	 | 
|switch__parameterized0: | fifo_lower_0/memory_reg | Implied   | 16 x 34              | RAM32M x 6	 | 
|switch__parameterized0: | fifo_lower_1/memory_reg | Implied   | 16 x 34              | RAM32M x 6	 | 
|switch__parameterized0: | fifo_upper_0/memory_reg | Implied   | 16 x 34              | RAM32M x 6	 | 
|switch__parameterized0: | fifo_upper_1/memory_reg | Implied   | 16 x 34              | RAM32M x 6	 | 
|switch__parameterized0: | fifo_lower_0/memory_reg | Implied   | 16 x 34              | RAM32M x 6	 | 
|switch__parameterized0: | fifo_lower_1/memory_reg | Implied   | 16 x 34              | RAM32M x 6	 | 
|switch__parameterized1: | fifo_upper_0/memory_reg | Implied   | 16 x 33              | RAM32M x 6	 | 
|switch__parameterized1: | fifo_upper_1/memory_reg | Implied   | 16 x 33              | RAM32M x 6	 | 
|switch__parameterized1: | fifo_lower_0/memory_reg | Implied   | 16 x 33              | RAM32M x 6	 | 
|switch__parameterized1: | fifo_lower_1/memory_reg | Implied   | 16 x 33              | RAM32M x 6	 | 
|switch__parameterized1: | fifo_upper_0/memory_reg | Implied   | 16 x 33              | RAM32M x 6	 | 
|switch__parameterized1: | fifo_upper_1/memory_reg | Implied   | 16 x 33              | RAM32M x 6	 | 
|switch__parameterized1: | fifo_lower_0/memory_reg | Implied   | 16 x 33              | RAM32M x 6	 | 
|switch__parameterized1: | fifo_lower_1/memory_reg | Implied   | 16 x 33              | RAM32M x 6	 | 
|switch__parameterized1: | fifo_upper_0/memory_reg | Implied   | 16 x 33              | RAM32M x 6	 | 
|switch__parameterized1: | fifo_upper_1/memory_reg | Implied   | 16 x 33              | RAM32M x 6	 | 
|switch__parameterized1: | fifo_lower_0/memory_reg | Implied   | 16 x 33              | RAM32M x 6	 | 
|switch__parameterized1: | fifo_lower_1/memory_reg | Implied   | 16 x 33              | RAM32M x 6	 | 
|switch__parameterized1: | fifo_upper_0/memory_reg | Implied   | 16 x 33              | RAM32M x 6	 | 
|switch__parameterized1: | fifo_upper_1/memory_reg | Implied   | 16 x 33              | RAM32M x 6	 | 
|switch__parameterized1: | fifo_lower_0/memory_reg | Implied   | 16 x 33              | RAM32M x 6	 | 
|switch__parameterized1: | fifo_lower_1/memory_reg | Implied   | 16 x 33              | RAM32M x 6	 | 
+------------------------+-------------------------+-----------+----------------------+-------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:40 ; elapsed = 00:00:40 . Memory (MB): peak = 1386.227 ; gain = 21.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:47 ; elapsed = 00:00:47 . Memory (MB): peak = 1386.227 ; gain = 21.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:47 ; elapsed = 00:00:47 . Memory (MB): peak = 1386.227 ; gain = 21.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:48 ; elapsed = 00:00:48 . Memory (MB): peak = 1386.227 ; gain = 21.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:48 ; elapsed = 00:00:49 . Memory (MB): peak = 1386.227 ; gain = 21.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:48 ; elapsed = 00:00:49 . Memory (MB): peak = 1386.227 ; gain = 21.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:48 ; elapsed = 00:00:49 . Memory (MB): peak = 1386.227 ; gain = 21.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |LUT1   |   144|
|3     |LUT2   |   192|
|4     |LUT3   |   248|
|5     |LUT4   |   408|
|6     |LUT5   |  1056|
|7     |LUT6   |   184|
|8     |RAM32M |   288|
|9     |FDRE   |  2472|
|10    |FDSE   |    24|
|11    |IBUF   |   338|
|12    |OBUF   |   272|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:48 ; elapsed = 00:00:49 . Memory (MB): peak = 1386.227 ; gain = 21.117
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:35 ; elapsed = 00:00:45 . Memory (MB): peak = 1386.227 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:48 ; elapsed = 00:00:49 . Memory (MB): peak = 1386.227 ; gain = 21.117
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.248 . Memory (MB): peak = 1386.227 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 288 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/My_Designs/UPIR/design/src/basys3_constraints.xdc]
Finished Parsing XDC File [C:/My_Designs/UPIR/design/src/basys3_constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1386.227 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 288 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 288 instances

INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:54 ; elapsed = 00:00:56 . Memory (MB): peak = 1386.227 ; gain = 21.117
# report_utilization -file ./reports/utilization_8_32_16.txt
# synth_design -top genericMultistageInterconnectionNetwork -generic M=8 -generic messageW=32 -generic N=32 -part xc7a35tcpg236-1 -assert 
Command: synth_design -top genericMultistageInterconnectionNetwork -generic M=8 -generic messageW=32 -generic N=32 -part xc7a35tcpg236-1 -assert
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1386.227 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'genericMultistageInterconnectionNetwork' [C:/My_Designs/UPIR/design/src/genericMultistageInterconnectionNetwork.vhd:31]
	Parameter M bound to: 8 - type: integer 
	Parameter messageW bound to: 32 - type: integer 
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'switch' [C:/My_Designs/UPIR/design/src/switch.vhd:60]
	Parameter dest_code_W bound to: 8 - type: integer 
	Parameter message_W bound to: 32 - type: integer 
	Parameter input_W bound to: 40 - type: integer 
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module '\fork ' [C:/My_Designs/UPIR/design/src/fork.vhd:52]
	Parameter message_W bound to: 32 - type: integer 
	Parameter dest_code_W bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module '\fork ' (1#1) [C:/My_Designs/UPIR/design/src/fork.vhd:52]
INFO: [Synth 8-638] synthesizing module 'fifo' [C:/My_Designs/UPIR/design/src/fifo.vhd:25]
	Parameter N bound to: 32 - type: integer 
	Parameter W bound to: 36 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo' (2#1) [C:/My_Designs/UPIR/design/src/fifo.vhd:25]
INFO: [Synth 8-638] synthesizing module 'selector' [C:/My_Designs/UPIR/design/src/selector.vhd:67]
	Parameter dest_code_width bound to: 4 - type: integer 
	Parameter message_width bound to: 32 - type: integer 
	Parameter width_in bound to: 36 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'selector' (3#1) [C:/My_Designs/UPIR/design/src/selector.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'switch' (4#1) [C:/My_Designs/UPIR/design/src/switch.vhd:60]
INFO: [Synth 8-638] synthesizing module 'switch__parameterized0' [C:/My_Designs/UPIR/design/src/switch.vhd:60]
	Parameter dest_code_W bound to: 4 - type: integer 
	Parameter message_W bound to: 32 - type: integer 
	Parameter input_W bound to: 36 - type: integer 
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fork__parameterized0' [C:/My_Designs/UPIR/design/src/fork.vhd:52]
	Parameter message_W bound to: 32 - type: integer 
	Parameter dest_code_W bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized0' (4#1) [C:/My_Designs/UPIR/design/src/fork.vhd:52]
INFO: [Synth 8-638] synthesizing module 'fifo__parameterized0' [C:/My_Designs/UPIR/design/src/fifo.vhd:25]
	Parameter N bound to: 32 - type: integer 
	Parameter W bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo__parameterized0' (4#1) [C:/My_Designs/UPIR/design/src/fifo.vhd:25]
INFO: [Synth 8-638] synthesizing module 'selector__parameterized0' [C:/My_Designs/UPIR/design/src/selector.vhd:67]
	Parameter dest_code_width bound to: 2 - type: integer 
	Parameter message_width bound to: 32 - type: integer 
	Parameter width_in bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'selector__parameterized0' (4#1) [C:/My_Designs/UPIR/design/src/selector.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'switch__parameterized0' (4#1) [C:/My_Designs/UPIR/design/src/switch.vhd:60]
INFO: [Synth 8-638] synthesizing module 'switch__parameterized1' [C:/My_Designs/UPIR/design/src/switch.vhd:60]
	Parameter dest_code_W bound to: 2 - type: integer 
	Parameter message_W bound to: 32 - type: integer 
	Parameter input_W bound to: 34 - type: integer 
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fork__parameterized1' [C:/My_Designs/UPIR/design/src/fork.vhd:52]
	Parameter message_W bound to: 32 - type: integer 
	Parameter dest_code_W bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized1' (4#1) [C:/My_Designs/UPIR/design/src/fork.vhd:52]
INFO: [Synth 8-638] synthesizing module 'fifo__parameterized1' [C:/My_Designs/UPIR/design/src/fifo.vhd:25]
	Parameter N bound to: 32 - type: integer 
	Parameter W bound to: 33 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo__parameterized1' (4#1) [C:/My_Designs/UPIR/design/src/fifo.vhd:25]
INFO: [Synth 8-638] synthesizing module 'selector__parameterized1' [C:/My_Designs/UPIR/design/src/selector.vhd:67]
	Parameter dest_code_width bound to: 1 - type: integer 
	Parameter message_width bound to: 32 - type: integer 
	Parameter width_in bound to: 33 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'selector__parameterized1' (4#1) [C:/My_Designs/UPIR/design/src/selector.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'switch__parameterized1' (4#1) [C:/My_Designs/UPIR/design/src/switch.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'genericMultistageInterconnectionNetwork' (5#1) [C:/My_Designs/UPIR/design/src/genericMultistageInterconnectionNetwork.vhd:31]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1386.227 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1386.227 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1386.227 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.272 . Memory (MB): peak = 1386.227 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/My_Designs/UPIR/design/src/basys3_constraints.xdc]
Finished Parsing XDC File [C:/My_Designs/UPIR/design/src/basys3_constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/My_Designs/UPIR/design/src/basys3_constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/genericMultistageInterconnectionNetwork_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/genericMultistageInterconnectionNetwork_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1393.004 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 1393.004 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1393.004 ; gain = 6.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1393.004 ; gain = 6.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1393.004 ; gain = 6.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1393.004 ; gain = 6.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    6 Bit       Adders := 48    
	   2 Input    5 Bit       Adders := 96    
+---Registers : 
	               36 Bit    Registers := 16    
	               34 Bit    Registers := 16    
	               33 Bit    Registers := 16    
	                6 Bit    Registers := 48    
	                5 Bit    Registers := 48    
	                1 Bit    Registers := 96    
+---RAMs : 
	               1K Bit	(32 X 36 bit)          RAMs := 16    
	               1K Bit	(32 X 34 bit)          RAMs := 16    
	               1K Bit	(32 X 33 bit)          RAMs := 16    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 24    
	   3 Input   32 Bit        Muxes := 24    
	   2 Input    5 Bit        Muxes := 144   
	   2 Input    4 Bit        Muxes := 8     
	   3 Input    4 Bit        Muxes := 8     
	   2 Input    2 Bit        Muxes := 56    
	   3 Input    2 Bit        Muxes := 8     
	   2 Input    1 Bit        Muxes := 152   
	   3 Input    1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1393.004 ; gain = 6.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+------------------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name             | RTL Object              | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|switch:                 | fifo_upper_0/memory_reg | 32 x 36(READ_FIRST)    | W |   | 32 x 36(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch:                 | fifo_upper_1/memory_reg | 32 x 36(READ_FIRST)    | W |   | 32 x 36(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch:                 | fifo_lower_0/memory_reg | 32 x 36(READ_FIRST)    | W |   | 32 x 36(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch:                 | fifo_lower_1/memory_reg | 32 x 36(READ_FIRST)    | W |   | 32 x 36(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch:                 | fifo_upper_0/memory_reg | 32 x 36(READ_FIRST)    | W |   | 32 x 36(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch:                 | fifo_upper_1/memory_reg | 32 x 36(READ_FIRST)    | W |   | 32 x 36(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch:                 | fifo_lower_0/memory_reg | 32 x 36(READ_FIRST)    | W |   | 32 x 36(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch:                 | fifo_lower_1/memory_reg | 32 x 36(READ_FIRST)    | W |   | 32 x 36(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch:                 | fifo_upper_0/memory_reg | 32 x 36(READ_FIRST)    | W |   | 32 x 36(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch:                 | fifo_upper_1/memory_reg | 32 x 36(READ_FIRST)    | W |   | 32 x 36(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch:                 | fifo_lower_0/memory_reg | 32 x 36(READ_FIRST)    | W |   | 32 x 36(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch:                 | fifo_lower_1/memory_reg | 32 x 36(READ_FIRST)    | W |   | 32 x 36(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch:                 | fifo_upper_0/memory_reg | 32 x 36(READ_FIRST)    | W |   | 32 x 36(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch:                 | fifo_upper_1/memory_reg | 32 x 36(READ_FIRST)    | W |   | 32 x 36(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch:                 | fifo_lower_0/memory_reg | 32 x 36(READ_FIRST)    | W |   | 32 x 36(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch:                 | fifo_lower_1/memory_reg | 32 x 36(READ_FIRST)    | W |   | 32 x 36(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized0: | fifo_upper_0/memory_reg | 32 x 34(READ_FIRST)    | W |   | 32 x 34(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized0: | fifo_upper_1/memory_reg | 32 x 34(READ_FIRST)    | W |   | 32 x 34(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized0: | fifo_lower_0/memory_reg | 32 x 34(READ_FIRST)    | W |   | 32 x 34(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized0: | fifo_lower_1/memory_reg | 32 x 34(READ_FIRST)    | W |   | 32 x 34(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized0: | fifo_upper_0/memory_reg | 32 x 34(READ_FIRST)    | W |   | 32 x 34(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized0: | fifo_upper_1/memory_reg | 32 x 34(READ_FIRST)    | W |   | 32 x 34(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized0: | fifo_lower_0/memory_reg | 32 x 34(READ_FIRST)    | W |   | 32 x 34(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized0: | fifo_lower_1/memory_reg | 32 x 34(READ_FIRST)    | W |   | 32 x 34(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized0: | fifo_upper_0/memory_reg | 32 x 34(READ_FIRST)    | W |   | 32 x 34(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized0: | fifo_upper_1/memory_reg | 32 x 34(READ_FIRST)    | W |   | 32 x 34(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized0: | fifo_lower_0/memory_reg | 32 x 34(READ_FIRST)    | W |   | 32 x 34(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized0: | fifo_lower_1/memory_reg | 32 x 34(READ_FIRST)    | W |   | 32 x 34(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized0: | fifo_upper_0/memory_reg | 32 x 34(READ_FIRST)    | W |   | 32 x 34(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized0: | fifo_upper_1/memory_reg | 32 x 34(READ_FIRST)    | W |   | 32 x 34(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized0: | fifo_lower_0/memory_reg | 32 x 34(READ_FIRST)    | W |   | 32 x 34(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized0: | fifo_lower_1/memory_reg | 32 x 34(READ_FIRST)    | W |   | 32 x 34(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized1: | fifo_upper_0/memory_reg | 32 x 33(READ_FIRST)    | W |   | 32 x 33(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized1: | fifo_upper_1/memory_reg | 32 x 33(READ_FIRST)    | W |   | 32 x 33(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized1: | fifo_lower_0/memory_reg | 32 x 33(READ_FIRST)    | W |   | 32 x 33(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized1: | fifo_lower_1/memory_reg | 32 x 33(READ_FIRST)    | W |   | 32 x 33(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized1: | fifo_upper_0/memory_reg | 32 x 33(READ_FIRST)    | W |   | 32 x 33(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized1: | fifo_upper_1/memory_reg | 32 x 33(READ_FIRST)    | W |   | 32 x 33(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized1: | fifo_lower_0/memory_reg | 32 x 33(READ_FIRST)    | W |   | 32 x 33(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized1: | fifo_lower_1/memory_reg | 32 x 33(READ_FIRST)    | W |   | 32 x 33(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized1: | fifo_upper_0/memory_reg | 32 x 33(READ_FIRST)    | W |   | 32 x 33(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized1: | fifo_upper_1/memory_reg | 32 x 33(READ_FIRST)    | W |   | 32 x 33(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized1: | fifo_lower_0/memory_reg | 32 x 33(READ_FIRST)    | W |   | 32 x 33(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized1: | fifo_lower_1/memory_reg | 32 x 33(READ_FIRST)    | W |   | 32 x 33(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized1: | fifo_upper_0/memory_reg | 32 x 33(READ_FIRST)    | W |   | 32 x 33(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized1: | fifo_upper_1/memory_reg | 32 x 33(READ_FIRST)    | W |   | 32 x 33(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized1: | fifo_lower_0/memory_reg | 32 x 33(READ_FIRST)    | W |   | 32 x 33(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized1: | fifo_lower_1/memory_reg | 32 x 33(READ_FIRST)    | W |   | 32 x 33(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+------------------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1393.004 ; gain = 6.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1393.004 ; gain = 6.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+------------------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name             | RTL Object              | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|switch:                 | fifo_upper_0/memory_reg | 32 x 36(READ_FIRST)    | W |   | 32 x 36(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch:                 | fifo_upper_1/memory_reg | 32 x 36(READ_FIRST)    | W |   | 32 x 36(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch:                 | fifo_lower_0/memory_reg | 32 x 36(READ_FIRST)    | W |   | 32 x 36(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch:                 | fifo_lower_1/memory_reg | 32 x 36(READ_FIRST)    | W |   | 32 x 36(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch:                 | fifo_upper_0/memory_reg | 32 x 36(READ_FIRST)    | W |   | 32 x 36(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch:                 | fifo_upper_1/memory_reg | 32 x 36(READ_FIRST)    | W |   | 32 x 36(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch:                 | fifo_lower_0/memory_reg | 32 x 36(READ_FIRST)    | W |   | 32 x 36(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch:                 | fifo_lower_1/memory_reg | 32 x 36(READ_FIRST)    | W |   | 32 x 36(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch:                 | fifo_upper_0/memory_reg | 32 x 36(READ_FIRST)    | W |   | 32 x 36(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch:                 | fifo_upper_1/memory_reg | 32 x 36(READ_FIRST)    | W |   | 32 x 36(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch:                 | fifo_lower_0/memory_reg | 32 x 36(READ_FIRST)    | W |   | 32 x 36(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch:                 | fifo_lower_1/memory_reg | 32 x 36(READ_FIRST)    | W |   | 32 x 36(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch:                 | fifo_upper_0/memory_reg | 32 x 36(READ_FIRST)    | W |   | 32 x 36(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch:                 | fifo_upper_1/memory_reg | 32 x 36(READ_FIRST)    | W |   | 32 x 36(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch:                 | fifo_lower_0/memory_reg | 32 x 36(READ_FIRST)    | W |   | 32 x 36(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch:                 | fifo_lower_1/memory_reg | 32 x 36(READ_FIRST)    | W |   | 32 x 36(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized0: | fifo_upper_0/memory_reg | 32 x 34(READ_FIRST)    | W |   | 32 x 34(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized0: | fifo_upper_1/memory_reg | 32 x 34(READ_FIRST)    | W |   | 32 x 34(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized0: | fifo_lower_0/memory_reg | 32 x 34(READ_FIRST)    | W |   | 32 x 34(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized0: | fifo_lower_1/memory_reg | 32 x 34(READ_FIRST)    | W |   | 32 x 34(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized0: | fifo_upper_0/memory_reg | 32 x 34(READ_FIRST)    | W |   | 32 x 34(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized0: | fifo_upper_1/memory_reg | 32 x 34(READ_FIRST)    | W |   | 32 x 34(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized0: | fifo_lower_0/memory_reg | 32 x 34(READ_FIRST)    | W |   | 32 x 34(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized0: | fifo_lower_1/memory_reg | 32 x 34(READ_FIRST)    | W |   | 32 x 34(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized0: | fifo_upper_0/memory_reg | 32 x 34(READ_FIRST)    | W |   | 32 x 34(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized0: | fifo_upper_1/memory_reg | 32 x 34(READ_FIRST)    | W |   | 32 x 34(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized0: | fifo_lower_0/memory_reg | 32 x 34(READ_FIRST)    | W |   | 32 x 34(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized0: | fifo_lower_1/memory_reg | 32 x 34(READ_FIRST)    | W |   | 32 x 34(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized0: | fifo_upper_0/memory_reg | 32 x 34(READ_FIRST)    | W |   | 32 x 34(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized0: | fifo_upper_1/memory_reg | 32 x 34(READ_FIRST)    | W |   | 32 x 34(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized0: | fifo_lower_0/memory_reg | 32 x 34(READ_FIRST)    | W |   | 32 x 34(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized0: | fifo_lower_1/memory_reg | 32 x 34(READ_FIRST)    | W |   | 32 x 34(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized1: | fifo_upper_0/memory_reg | 32 x 33(READ_FIRST)    | W |   | 32 x 33(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized1: | fifo_upper_1/memory_reg | 32 x 33(READ_FIRST)    | W |   | 32 x 33(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized1: | fifo_lower_0/memory_reg | 32 x 33(READ_FIRST)    | W |   | 32 x 33(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized1: | fifo_lower_1/memory_reg | 32 x 33(READ_FIRST)    | W |   | 32 x 33(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized1: | fifo_upper_0/memory_reg | 32 x 33(READ_FIRST)    | W |   | 32 x 33(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized1: | fifo_upper_1/memory_reg | 32 x 33(READ_FIRST)    | W |   | 32 x 33(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized1: | fifo_lower_0/memory_reg | 32 x 33(READ_FIRST)    | W |   | 32 x 33(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized1: | fifo_lower_1/memory_reg | 32 x 33(READ_FIRST)    | W |   | 32 x 33(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized1: | fifo_upper_0/memory_reg | 32 x 33(READ_FIRST)    | W |   | 32 x 33(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized1: | fifo_upper_1/memory_reg | 32 x 33(READ_FIRST)    | W |   | 32 x 33(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized1: | fifo_lower_0/memory_reg | 32 x 33(READ_FIRST)    | W |   | 32 x 33(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized1: | fifo_lower_1/memory_reg | 32 x 33(READ_FIRST)    | W |   | 32 x 33(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized1: | fifo_upper_0/memory_reg | 32 x 33(READ_FIRST)    | W |   | 32 x 33(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized1: | fifo_upper_1/memory_reg | 32 x 33(READ_FIRST)    | W |   | 32 x 33(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized1: | fifo_lower_0/memory_reg | 32 x 33(READ_FIRST)    | W |   | 32 x 33(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized1: | fifo_lower_1/memory_reg | 32 x 33(READ_FIRST)    | W |   | 32 x 33(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+------------------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance Stage_gen[0].Block_gen[0].Switch_gen[0].Switch_top.st/fifo_upper_0/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[0].Block_gen[0].Switch_gen[0].Switch_top.st/fifo_upper_1/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[0].Block_gen[0].Switch_gen[0].Switch_top.st/fifo_lower_0/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[0].Block_gen[0].Switch_gen[0].Switch_top.st/fifo_lower_1/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[0].Block_gen[0].Switch_gen[1].Switch_top.st/fifo_upper_0/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[0].Block_gen[0].Switch_gen[1].Switch_top.st/fifo_upper_1/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[0].Block_gen[0].Switch_gen[1].Switch_top.st/fifo_lower_0/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[0].Block_gen[0].Switch_gen[1].Switch_top.st/fifo_lower_1/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[0].Block_gen[0].Switch_gen[2].Switch_bottom.sb/fifo_upper_0/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[0].Block_gen[0].Switch_gen[2].Switch_bottom.sb/fifo_upper_1/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[0].Block_gen[0].Switch_gen[2].Switch_bottom.sb/fifo_lower_0/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[0].Block_gen[0].Switch_gen[2].Switch_bottom.sb/fifo_lower_1/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[0].Block_gen[0].Switch_gen[3].Switch_bottom.sb/fifo_upper_0/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[0].Block_gen[0].Switch_gen[3].Switch_bottom.sb/fifo_upper_1/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[0].Block_gen[0].Switch_gen[3].Switch_bottom.sb/fifo_lower_0/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[0].Block_gen[0].Switch_gen[3].Switch_bottom.sb/fifo_lower_1/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[1].Block_gen[0].Switch_gen[0].Switch_top.st/fifo_upper_0/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[1].Block_gen[0].Switch_gen[0].Switch_top.st/fifo_upper_1/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[1].Block_gen[0].Switch_gen[0].Switch_top.st/fifo_lower_0/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[1].Block_gen[0].Switch_gen[0].Switch_top.st/fifo_lower_1/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[1].Block_gen[0].Switch_gen[1].Switch_bottom.sb/fifo_upper_0/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[1].Block_gen[0].Switch_gen[1].Switch_bottom.sb/fifo_upper_1/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[1].Block_gen[0].Switch_gen[1].Switch_bottom.sb/fifo_lower_0/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[1].Block_gen[0].Switch_gen[1].Switch_bottom.sb/fifo_lower_1/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[1].Block_gen[1].Switch_gen[0].Switch_top.st/fifo_upper_0/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[1].Block_gen[1].Switch_gen[0].Switch_top.st/fifo_upper_1/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[1].Block_gen[1].Switch_gen[0].Switch_top.st/fifo_lower_0/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[1].Block_gen[1].Switch_gen[0].Switch_top.st/fifo_lower_1/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[1].Block_gen[1].Switch_gen[1].Switch_bottom.sb/fifo_upper_0/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[1].Block_gen[1].Switch_gen[1].Switch_bottom.sb/fifo_upper_1/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[1].Block_gen[1].Switch_gen[1].Switch_bottom.sb/fifo_lower_0/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[1].Block_gen[1].Switch_gen[1].Switch_bottom.sb/fifo_lower_1/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[2].Block_gen[0].Switch_gen[0].Switch_top.st/fifo_upper_0/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[2].Block_gen[0].Switch_gen[0].Switch_top.st/fifo_upper_1/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[2].Block_gen[0].Switch_gen[0].Switch_top.st/fifo_lower_0/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[2].Block_gen[0].Switch_gen[0].Switch_top.st/fifo_lower_1/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[2].Block_gen[1].Switch_gen[0].Switch_top.st/fifo_upper_0/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[2].Block_gen[1].Switch_gen[0].Switch_top.st/fifo_upper_1/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[2].Block_gen[1].Switch_gen[0].Switch_top.st/fifo_lower_0/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[2].Block_gen[1].Switch_gen[0].Switch_top.st/fifo_lower_1/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[2].Block_gen[2].Switch_gen[0].Switch_top.st/fifo_upper_0/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[2].Block_gen[2].Switch_gen[0].Switch_top.st/fifo_upper_1/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[2].Block_gen[2].Switch_gen[0].Switch_top.st/fifo_lower_0/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[2].Block_gen[2].Switch_gen[0].Switch_top.st/fifo_lower_1/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[2].Block_gen[3].Switch_gen[0].Switch_top.st/fifo_upper_0/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[2].Block_gen[3].Switch_gen[0].Switch_top.st/fifo_upper_1/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[2].Block_gen[3].Switch_gen[0].Switch_top.st/fifo_lower_0/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[2].Block_gen[3].Switch_gen[0].Switch_top.st/fifo_lower_1/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 1393.004 ; gain = 6.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:48 ; elapsed = 00:00:49 . Memory (MB): peak = 1393.004 ; gain = 6.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:48 ; elapsed = 00:00:49 . Memory (MB): peak = 1393.004 ; gain = 6.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:49 ; elapsed = 00:00:50 . Memory (MB): peak = 1393.004 ; gain = 6.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:49 ; elapsed = 00:00:50 . Memory (MB): peak = 1393.004 ; gain = 6.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:49 ; elapsed = 00:00:50 . Memory (MB): peak = 1393.004 ; gain = 6.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:49 ; elapsed = 00:00:50 . Memory (MB): peak = 1393.004 ; gain = 6.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |LUT1     |   180|
|3     |LUT2     |   233|
|4     |LUT3     |   265|
|5     |LUT4     |   603|
|6     |LUT5     |   827|
|7     |LUT6     |   341|
|8     |RAMB18E1 |    48|
|9     |FDRE     |  1032|
|10    |FDSE     |    24|
|11    |IBUF     |   338|
|12    |OBUF     |   272|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:49 ; elapsed = 00:00:50 . Memory (MB): peak = 1393.004 ; gain = 6.777
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:37 ; elapsed = 00:00:47 . Memory (MB): peak = 1393.004 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 1393.004 ; gain = 6.777
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.214 . Memory (MB): peak = 1393.004 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 48 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/My_Designs/UPIR/design/src/basys3_constraints.xdc]
Finished Parsing XDC File [C:/My_Designs/UPIR/design/src/basys3_constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1393.004 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
86 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:54 ; elapsed = 00:00:56 . Memory (MB): peak = 1393.004 ; gain = 6.777
# report_utilization -file ./reports/utilization_8_32_32.txt
# synth_design -top genericMultistageInterconnectionNetwork -generic M=8 -generic messageW=32 -generic N=64 -part xc7a35tcpg236-1 -assert 
Command: synth_design -top genericMultistageInterconnectionNetwork -generic M=8 -generic messageW=32 -generic N=64 -part xc7a35tcpg236-1 -assert
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1393.004 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'genericMultistageInterconnectionNetwork' [C:/My_Designs/UPIR/design/src/genericMultistageInterconnectionNetwork.vhd:31]
	Parameter M bound to: 8 - type: integer 
	Parameter messageW bound to: 32 - type: integer 
	Parameter N bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'switch' [C:/My_Designs/UPIR/design/src/switch.vhd:60]
	Parameter dest_code_W bound to: 8 - type: integer 
	Parameter message_W bound to: 32 - type: integer 
	Parameter input_W bound to: 40 - type: integer 
	Parameter N bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module '\fork ' [C:/My_Designs/UPIR/design/src/fork.vhd:52]
	Parameter message_W bound to: 32 - type: integer 
	Parameter dest_code_W bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module '\fork ' (1#1) [C:/My_Designs/UPIR/design/src/fork.vhd:52]
INFO: [Synth 8-638] synthesizing module 'fifo' [C:/My_Designs/UPIR/design/src/fifo.vhd:25]
	Parameter N bound to: 64 - type: integer 
	Parameter W bound to: 36 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo' (2#1) [C:/My_Designs/UPIR/design/src/fifo.vhd:25]
INFO: [Synth 8-638] synthesizing module 'selector' [C:/My_Designs/UPIR/design/src/selector.vhd:67]
	Parameter dest_code_width bound to: 4 - type: integer 
	Parameter message_width bound to: 32 - type: integer 
	Parameter width_in bound to: 36 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'selector' (3#1) [C:/My_Designs/UPIR/design/src/selector.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'switch' (4#1) [C:/My_Designs/UPIR/design/src/switch.vhd:60]
INFO: [Synth 8-638] synthesizing module 'switch__parameterized0' [C:/My_Designs/UPIR/design/src/switch.vhd:60]
	Parameter dest_code_W bound to: 4 - type: integer 
	Parameter message_W bound to: 32 - type: integer 
	Parameter input_W bound to: 36 - type: integer 
	Parameter N bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fork__parameterized0' [C:/My_Designs/UPIR/design/src/fork.vhd:52]
	Parameter message_W bound to: 32 - type: integer 
	Parameter dest_code_W bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized0' (4#1) [C:/My_Designs/UPIR/design/src/fork.vhd:52]
INFO: [Synth 8-638] synthesizing module 'fifo__parameterized0' [C:/My_Designs/UPIR/design/src/fifo.vhd:25]
	Parameter N bound to: 64 - type: integer 
	Parameter W bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo__parameterized0' (4#1) [C:/My_Designs/UPIR/design/src/fifo.vhd:25]
INFO: [Synth 8-638] synthesizing module 'selector__parameterized0' [C:/My_Designs/UPIR/design/src/selector.vhd:67]
	Parameter dest_code_width bound to: 2 - type: integer 
	Parameter message_width bound to: 32 - type: integer 
	Parameter width_in bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'selector__parameterized0' (4#1) [C:/My_Designs/UPIR/design/src/selector.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'switch__parameterized0' (4#1) [C:/My_Designs/UPIR/design/src/switch.vhd:60]
INFO: [Synth 8-638] synthesizing module 'switch__parameterized1' [C:/My_Designs/UPIR/design/src/switch.vhd:60]
	Parameter dest_code_W bound to: 2 - type: integer 
	Parameter message_W bound to: 32 - type: integer 
	Parameter input_W bound to: 34 - type: integer 
	Parameter N bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fork__parameterized1' [C:/My_Designs/UPIR/design/src/fork.vhd:52]
	Parameter message_W bound to: 32 - type: integer 
	Parameter dest_code_W bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized1' (4#1) [C:/My_Designs/UPIR/design/src/fork.vhd:52]
INFO: [Synth 8-638] synthesizing module 'fifo__parameterized1' [C:/My_Designs/UPIR/design/src/fifo.vhd:25]
	Parameter N bound to: 64 - type: integer 
	Parameter W bound to: 33 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo__parameterized1' (4#1) [C:/My_Designs/UPIR/design/src/fifo.vhd:25]
INFO: [Synth 8-638] synthesizing module 'selector__parameterized1' [C:/My_Designs/UPIR/design/src/selector.vhd:67]
	Parameter dest_code_width bound to: 1 - type: integer 
	Parameter message_width bound to: 32 - type: integer 
	Parameter width_in bound to: 33 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'selector__parameterized1' (4#1) [C:/My_Designs/UPIR/design/src/selector.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'switch__parameterized1' (4#1) [C:/My_Designs/UPIR/design/src/switch.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'genericMultistageInterconnectionNetwork' (5#1) [C:/My_Designs/UPIR/design/src/genericMultistageInterconnectionNetwork.vhd:31]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1393.004 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1393.004 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1393.004 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.281 . Memory (MB): peak = 1393.004 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/My_Designs/UPIR/design/src/basys3_constraints.xdc]
Finished Parsing XDC File [C:/My_Designs/UPIR/design/src/basys3_constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/My_Designs/UPIR/design/src/basys3_constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/genericMultistageInterconnectionNetwork_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/genericMultistageInterconnectionNetwork_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1421.387 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 1421.387 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1421.387 ; gain = 28.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1421.387 ; gain = 28.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1421.387 ; gain = 28.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1421.387 ; gain = 28.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    7 Bit       Adders := 48    
	   2 Input    6 Bit       Adders := 96    
+---Registers : 
	               36 Bit    Registers := 16    
	               34 Bit    Registers := 16    
	               33 Bit    Registers := 16    
	                7 Bit    Registers := 48    
	                6 Bit    Registers := 48    
	                1 Bit    Registers := 96    
+---RAMs : 
	               2K Bit	(64 X 36 bit)          RAMs := 16    
	               2K Bit	(64 X 34 bit)          RAMs := 16    
	               2K Bit	(64 X 33 bit)          RAMs := 16    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 24    
	   3 Input   32 Bit        Muxes := 24    
	   2 Input    6 Bit        Muxes := 96    
	   2 Input    4 Bit        Muxes := 8     
	   3 Input    4 Bit        Muxes := 8     
	   2 Input    2 Bit        Muxes := 56    
	   3 Input    2 Bit        Muxes := 8     
	   2 Input    1 Bit        Muxes := 152   
	   3 Input    1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1421.387 ; gain = 28.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+------------------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name             | RTL Object              | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|switch:                 | fifo_upper_0/memory_reg | 64 x 36(READ_FIRST)    | W |   | 64 x 36(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch:                 | fifo_upper_1/memory_reg | 64 x 36(READ_FIRST)    | W |   | 64 x 36(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch:                 | fifo_lower_0/memory_reg | 64 x 36(READ_FIRST)    | W |   | 64 x 36(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch:                 | fifo_lower_1/memory_reg | 64 x 36(READ_FIRST)    | W |   | 64 x 36(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch:                 | fifo_upper_0/memory_reg | 64 x 36(READ_FIRST)    | W |   | 64 x 36(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch:                 | fifo_upper_1/memory_reg | 64 x 36(READ_FIRST)    | W |   | 64 x 36(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch:                 | fifo_lower_0/memory_reg | 64 x 36(READ_FIRST)    | W |   | 64 x 36(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch:                 | fifo_lower_1/memory_reg | 64 x 36(READ_FIRST)    | W |   | 64 x 36(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch:                 | fifo_upper_0/memory_reg | 64 x 36(READ_FIRST)    | W |   | 64 x 36(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch:                 | fifo_upper_1/memory_reg | 64 x 36(READ_FIRST)    | W |   | 64 x 36(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch:                 | fifo_lower_0/memory_reg | 64 x 36(READ_FIRST)    | W |   | 64 x 36(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch:                 | fifo_lower_1/memory_reg | 64 x 36(READ_FIRST)    | W |   | 64 x 36(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch:                 | fifo_upper_0/memory_reg | 64 x 36(READ_FIRST)    | W |   | 64 x 36(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch:                 | fifo_upper_1/memory_reg | 64 x 36(READ_FIRST)    | W |   | 64 x 36(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch:                 | fifo_lower_0/memory_reg | 64 x 36(READ_FIRST)    | W |   | 64 x 36(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch:                 | fifo_lower_1/memory_reg | 64 x 36(READ_FIRST)    | W |   | 64 x 36(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized0: | fifo_upper_0/memory_reg | 64 x 34(READ_FIRST)    | W |   | 64 x 34(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized0: | fifo_upper_1/memory_reg | 64 x 34(READ_FIRST)    | W |   | 64 x 34(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized0: | fifo_lower_0/memory_reg | 64 x 34(READ_FIRST)    | W |   | 64 x 34(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized0: | fifo_lower_1/memory_reg | 64 x 34(READ_FIRST)    | W |   | 64 x 34(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized0: | fifo_upper_0/memory_reg | 64 x 34(READ_FIRST)    | W |   | 64 x 34(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized0: | fifo_upper_1/memory_reg | 64 x 34(READ_FIRST)    | W |   | 64 x 34(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized0: | fifo_lower_0/memory_reg | 64 x 34(READ_FIRST)    | W |   | 64 x 34(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized0: | fifo_lower_1/memory_reg | 64 x 34(READ_FIRST)    | W |   | 64 x 34(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized0: | fifo_upper_0/memory_reg | 64 x 34(READ_FIRST)    | W |   | 64 x 34(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized0: | fifo_upper_1/memory_reg | 64 x 34(READ_FIRST)    | W |   | 64 x 34(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized0: | fifo_lower_0/memory_reg | 64 x 34(READ_FIRST)    | W |   | 64 x 34(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized0: | fifo_lower_1/memory_reg | 64 x 34(READ_FIRST)    | W |   | 64 x 34(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized0: | fifo_upper_0/memory_reg | 64 x 34(READ_FIRST)    | W |   | 64 x 34(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized0: | fifo_upper_1/memory_reg | 64 x 34(READ_FIRST)    | W |   | 64 x 34(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized0: | fifo_lower_0/memory_reg | 64 x 34(READ_FIRST)    | W |   | 64 x 34(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized0: | fifo_lower_1/memory_reg | 64 x 34(READ_FIRST)    | W |   | 64 x 34(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized1: | fifo_upper_0/memory_reg | 64 x 33(READ_FIRST)    | W |   | 64 x 33(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized1: | fifo_upper_1/memory_reg | 64 x 33(READ_FIRST)    | W |   | 64 x 33(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized1: | fifo_lower_0/memory_reg | 64 x 33(READ_FIRST)    | W |   | 64 x 33(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized1: | fifo_lower_1/memory_reg | 64 x 33(READ_FIRST)    | W |   | 64 x 33(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized1: | fifo_upper_0/memory_reg | 64 x 33(READ_FIRST)    | W |   | 64 x 33(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized1: | fifo_upper_1/memory_reg | 64 x 33(READ_FIRST)    | W |   | 64 x 33(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized1: | fifo_lower_0/memory_reg | 64 x 33(READ_FIRST)    | W |   | 64 x 33(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized1: | fifo_lower_1/memory_reg | 64 x 33(READ_FIRST)    | W |   | 64 x 33(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized1: | fifo_upper_0/memory_reg | 64 x 33(READ_FIRST)    | W |   | 64 x 33(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized1: | fifo_upper_1/memory_reg | 64 x 33(READ_FIRST)    | W |   | 64 x 33(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized1: | fifo_lower_0/memory_reg | 64 x 33(READ_FIRST)    | W |   | 64 x 33(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized1: | fifo_lower_1/memory_reg | 64 x 33(READ_FIRST)    | W |   | 64 x 33(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized1: | fifo_upper_0/memory_reg | 64 x 33(READ_FIRST)    | W |   | 64 x 33(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized1: | fifo_upper_1/memory_reg | 64 x 33(READ_FIRST)    | W |   | 64 x 33(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized1: | fifo_lower_0/memory_reg | 64 x 33(READ_FIRST)    | W |   | 64 x 33(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized1: | fifo_lower_1/memory_reg | 64 x 33(READ_FIRST)    | W |   | 64 x 33(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+------------------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1421.387 ; gain = 28.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 1421.387 ; gain = 28.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+------------------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name             | RTL Object              | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|switch:                 | fifo_upper_0/memory_reg | 64 x 36(READ_FIRST)    | W |   | 64 x 36(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch:                 | fifo_upper_1/memory_reg | 64 x 36(READ_FIRST)    | W |   | 64 x 36(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch:                 | fifo_lower_0/memory_reg | 64 x 36(READ_FIRST)    | W |   | 64 x 36(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch:                 | fifo_lower_1/memory_reg | 64 x 36(READ_FIRST)    | W |   | 64 x 36(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch:                 | fifo_upper_0/memory_reg | 64 x 36(READ_FIRST)    | W |   | 64 x 36(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch:                 | fifo_upper_1/memory_reg | 64 x 36(READ_FIRST)    | W |   | 64 x 36(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch:                 | fifo_lower_0/memory_reg | 64 x 36(READ_FIRST)    | W |   | 64 x 36(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch:                 | fifo_lower_1/memory_reg | 64 x 36(READ_FIRST)    | W |   | 64 x 36(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch:                 | fifo_upper_0/memory_reg | 64 x 36(READ_FIRST)    | W |   | 64 x 36(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch:                 | fifo_upper_1/memory_reg | 64 x 36(READ_FIRST)    | W |   | 64 x 36(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch:                 | fifo_lower_0/memory_reg | 64 x 36(READ_FIRST)    | W |   | 64 x 36(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch:                 | fifo_lower_1/memory_reg | 64 x 36(READ_FIRST)    | W |   | 64 x 36(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch:                 | fifo_upper_0/memory_reg | 64 x 36(READ_FIRST)    | W |   | 64 x 36(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch:                 | fifo_upper_1/memory_reg | 64 x 36(READ_FIRST)    | W |   | 64 x 36(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch:                 | fifo_lower_0/memory_reg | 64 x 36(READ_FIRST)    | W |   | 64 x 36(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch:                 | fifo_lower_1/memory_reg | 64 x 36(READ_FIRST)    | W |   | 64 x 36(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized0: | fifo_upper_0/memory_reg | 64 x 34(READ_FIRST)    | W |   | 64 x 34(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized0: | fifo_upper_1/memory_reg | 64 x 34(READ_FIRST)    | W |   | 64 x 34(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized0: | fifo_lower_0/memory_reg | 64 x 34(READ_FIRST)    | W |   | 64 x 34(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized0: | fifo_lower_1/memory_reg | 64 x 34(READ_FIRST)    | W |   | 64 x 34(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized0: | fifo_upper_0/memory_reg | 64 x 34(READ_FIRST)    | W |   | 64 x 34(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized0: | fifo_upper_1/memory_reg | 64 x 34(READ_FIRST)    | W |   | 64 x 34(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized0: | fifo_lower_0/memory_reg | 64 x 34(READ_FIRST)    | W |   | 64 x 34(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized0: | fifo_lower_1/memory_reg | 64 x 34(READ_FIRST)    | W |   | 64 x 34(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized0: | fifo_upper_0/memory_reg | 64 x 34(READ_FIRST)    | W |   | 64 x 34(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized0: | fifo_upper_1/memory_reg | 64 x 34(READ_FIRST)    | W |   | 64 x 34(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized0: | fifo_lower_0/memory_reg | 64 x 34(READ_FIRST)    | W |   | 64 x 34(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized0: | fifo_lower_1/memory_reg | 64 x 34(READ_FIRST)    | W |   | 64 x 34(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized0: | fifo_upper_0/memory_reg | 64 x 34(READ_FIRST)    | W |   | 64 x 34(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized0: | fifo_upper_1/memory_reg | 64 x 34(READ_FIRST)    | W |   | 64 x 34(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized0: | fifo_lower_0/memory_reg | 64 x 34(READ_FIRST)    | W |   | 64 x 34(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized0: | fifo_lower_1/memory_reg | 64 x 34(READ_FIRST)    | W |   | 64 x 34(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized1: | fifo_upper_0/memory_reg | 64 x 33(READ_FIRST)    | W |   | 64 x 33(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized1: | fifo_upper_1/memory_reg | 64 x 33(READ_FIRST)    | W |   | 64 x 33(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized1: | fifo_lower_0/memory_reg | 64 x 33(READ_FIRST)    | W |   | 64 x 33(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized1: | fifo_lower_1/memory_reg | 64 x 33(READ_FIRST)    | W |   | 64 x 33(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized1: | fifo_upper_0/memory_reg | 64 x 33(READ_FIRST)    | W |   | 64 x 33(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized1: | fifo_upper_1/memory_reg | 64 x 33(READ_FIRST)    | W |   | 64 x 33(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized1: | fifo_lower_0/memory_reg | 64 x 33(READ_FIRST)    | W |   | 64 x 33(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized1: | fifo_lower_1/memory_reg | 64 x 33(READ_FIRST)    | W |   | 64 x 33(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized1: | fifo_upper_0/memory_reg | 64 x 33(READ_FIRST)    | W |   | 64 x 33(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized1: | fifo_upper_1/memory_reg | 64 x 33(READ_FIRST)    | W |   | 64 x 33(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized1: | fifo_lower_0/memory_reg | 64 x 33(READ_FIRST)    | W |   | 64 x 33(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized1: | fifo_lower_1/memory_reg | 64 x 33(READ_FIRST)    | W |   | 64 x 33(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized1: | fifo_upper_0/memory_reg | 64 x 33(READ_FIRST)    | W |   | 64 x 33(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized1: | fifo_upper_1/memory_reg | 64 x 33(READ_FIRST)    | W |   | 64 x 33(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized1: | fifo_lower_0/memory_reg | 64 x 33(READ_FIRST)    | W |   | 64 x 33(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|switch__parameterized1: | fifo_lower_1/memory_reg | 64 x 33(READ_FIRST)    | W |   | 64 x 33(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+------------------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance Stage_gen[0].Block_gen[0].Switch_gen[0].Switch_top.st/fifo_upper_0/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[0].Block_gen[0].Switch_gen[0].Switch_top.st/fifo_upper_1/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[0].Block_gen[0].Switch_gen[0].Switch_top.st/fifo_lower_0/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[0].Block_gen[0].Switch_gen[0].Switch_top.st/fifo_lower_1/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[0].Block_gen[0].Switch_gen[1].Switch_top.st/fifo_upper_0/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[0].Block_gen[0].Switch_gen[1].Switch_top.st/fifo_upper_1/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[0].Block_gen[0].Switch_gen[1].Switch_top.st/fifo_lower_0/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[0].Block_gen[0].Switch_gen[1].Switch_top.st/fifo_lower_1/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[0].Block_gen[0].Switch_gen[2].Switch_bottom.sb/fifo_upper_0/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[0].Block_gen[0].Switch_gen[2].Switch_bottom.sb/fifo_upper_1/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[0].Block_gen[0].Switch_gen[2].Switch_bottom.sb/fifo_lower_0/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[0].Block_gen[0].Switch_gen[2].Switch_bottom.sb/fifo_lower_1/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[0].Block_gen[0].Switch_gen[3].Switch_bottom.sb/fifo_upper_0/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[0].Block_gen[0].Switch_gen[3].Switch_bottom.sb/fifo_upper_1/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[0].Block_gen[0].Switch_gen[3].Switch_bottom.sb/fifo_lower_0/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[0].Block_gen[0].Switch_gen[3].Switch_bottom.sb/fifo_lower_1/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[1].Block_gen[0].Switch_gen[0].Switch_top.st/fifo_upper_0/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[1].Block_gen[0].Switch_gen[0].Switch_top.st/fifo_upper_1/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[1].Block_gen[0].Switch_gen[0].Switch_top.st/fifo_lower_0/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[1].Block_gen[0].Switch_gen[0].Switch_top.st/fifo_lower_1/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[1].Block_gen[0].Switch_gen[1].Switch_bottom.sb/fifo_upper_0/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[1].Block_gen[0].Switch_gen[1].Switch_bottom.sb/fifo_upper_1/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[1].Block_gen[0].Switch_gen[1].Switch_bottom.sb/fifo_lower_0/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[1].Block_gen[0].Switch_gen[1].Switch_bottom.sb/fifo_lower_1/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[1].Block_gen[1].Switch_gen[0].Switch_top.st/fifo_upper_0/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[1].Block_gen[1].Switch_gen[0].Switch_top.st/fifo_upper_1/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[1].Block_gen[1].Switch_gen[0].Switch_top.st/fifo_lower_0/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[1].Block_gen[1].Switch_gen[0].Switch_top.st/fifo_lower_1/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[1].Block_gen[1].Switch_gen[1].Switch_bottom.sb/fifo_upper_0/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[1].Block_gen[1].Switch_gen[1].Switch_bottom.sb/fifo_upper_1/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[1].Block_gen[1].Switch_gen[1].Switch_bottom.sb/fifo_lower_0/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[1].Block_gen[1].Switch_gen[1].Switch_bottom.sb/fifo_lower_1/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[2].Block_gen[0].Switch_gen[0].Switch_top.st/fifo_upper_0/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[2].Block_gen[0].Switch_gen[0].Switch_top.st/fifo_upper_1/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[2].Block_gen[0].Switch_gen[0].Switch_top.st/fifo_lower_0/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[2].Block_gen[0].Switch_gen[0].Switch_top.st/fifo_lower_1/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[2].Block_gen[1].Switch_gen[0].Switch_top.st/fifo_upper_0/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[2].Block_gen[1].Switch_gen[0].Switch_top.st/fifo_upper_1/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[2].Block_gen[1].Switch_gen[0].Switch_top.st/fifo_lower_0/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[2].Block_gen[1].Switch_gen[0].Switch_top.st/fifo_lower_1/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[2].Block_gen[2].Switch_gen[0].Switch_top.st/fifo_upper_0/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[2].Block_gen[2].Switch_gen[0].Switch_top.st/fifo_upper_1/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[2].Block_gen[2].Switch_gen[0].Switch_top.st/fifo_lower_0/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[2].Block_gen[2].Switch_gen[0].Switch_top.st/fifo_lower_1/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[2].Block_gen[3].Switch_gen[0].Switch_top.st/fifo_upper_0/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[2].Block_gen[3].Switch_gen[0].Switch_top.st/fifo_upper_1/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[2].Block_gen[3].Switch_gen[0].Switch_top.st/fifo_lower_0/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[2].Block_gen[3].Switch_gen[0].Switch_top.st/fifo_lower_1/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1421.387 ; gain = 28.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 1421.387 ; gain = 28.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 1421.387 ; gain = 28.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 1421.387 ; gain = 28.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 1421.387 ; gain = 28.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 1421.387 ; gain = 28.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 1421.387 ; gain = 28.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |    96|
|3     |LUT1     |   216|
|4     |LUT2     |   360|
|5     |LUT3     |   144|
|6     |LUT4     |   824|
|7     |LUT5     |   384|
|8     |LUT6     |   296|
|9     |RAMB18E1 |    48|
|10    |FDRE     |   984|
|11    |FDSE     |    24|
|12    |IBUF     |   338|
|13    |OBUF     |   272|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 1421.387 ; gain = 28.383
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:35 ; elapsed = 00:00:46 . Memory (MB): peak = 1421.387 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 1421.387 ; gain = 28.383
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.211 . Memory (MB): peak = 1421.387 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 144 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/My_Designs/UPIR/design/src/basys3_constraints.xdc]
Finished Parsing XDC File [C:/My_Designs/UPIR/design/src/basys3_constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1421.387 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
86 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:52 ; elapsed = 00:00:55 . Memory (MB): peak = 1421.387 ; gain = 28.383
# report_utilization -file ./reports/utilization_8_32_64.txt
# synth_design -top genericMultistageInterconnectionNetwork -generic M=8 -generic messageW=64 -generic N=2 -part xc7a35tcpg236-1 -assert 
Command: synth_design -top genericMultistageInterconnectionNetwork -generic M=8 -generic messageW=64 -generic N=2 -part xc7a35tcpg236-1 -assert
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1421.387 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'genericMultistageInterconnectionNetwork' [C:/My_Designs/UPIR/design/src/genericMultistageInterconnectionNetwork.vhd:31]
	Parameter M bound to: 8 - type: integer 
	Parameter messageW bound to: 64 - type: integer 
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'switch' [C:/My_Designs/UPIR/design/src/switch.vhd:60]
	Parameter dest_code_W bound to: 8 - type: integer 
	Parameter message_W bound to: 64 - type: integer 
	Parameter input_W bound to: 72 - type: integer 
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module '\fork ' [C:/My_Designs/UPIR/design/src/fork.vhd:52]
	Parameter message_W bound to: 64 - type: integer 
	Parameter dest_code_W bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module '\fork ' (1#1) [C:/My_Designs/UPIR/design/src/fork.vhd:52]
INFO: [Synth 8-638] synthesizing module 'fifo' [C:/My_Designs/UPIR/design/src/fifo.vhd:25]
	Parameter N bound to: 2 - type: integer 
	Parameter W bound to: 68 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo' (2#1) [C:/My_Designs/UPIR/design/src/fifo.vhd:25]
INFO: [Synth 8-638] synthesizing module 'selector' [C:/My_Designs/UPIR/design/src/selector.vhd:67]
	Parameter dest_code_width bound to: 4 - type: integer 
	Parameter message_width bound to: 64 - type: integer 
	Parameter width_in bound to: 68 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'selector' (3#1) [C:/My_Designs/UPIR/design/src/selector.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'switch' (4#1) [C:/My_Designs/UPIR/design/src/switch.vhd:60]
INFO: [Synth 8-638] synthesizing module 'switch__parameterized0' [C:/My_Designs/UPIR/design/src/switch.vhd:60]
	Parameter dest_code_W bound to: 4 - type: integer 
	Parameter message_W bound to: 64 - type: integer 
	Parameter input_W bound to: 68 - type: integer 
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fork__parameterized0' [C:/My_Designs/UPIR/design/src/fork.vhd:52]
	Parameter message_W bound to: 64 - type: integer 
	Parameter dest_code_W bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized0' (4#1) [C:/My_Designs/UPIR/design/src/fork.vhd:52]
INFO: [Synth 8-638] synthesizing module 'fifo__parameterized0' [C:/My_Designs/UPIR/design/src/fifo.vhd:25]
	Parameter N bound to: 2 - type: integer 
	Parameter W bound to: 66 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo__parameterized0' (4#1) [C:/My_Designs/UPIR/design/src/fifo.vhd:25]
INFO: [Synth 8-638] synthesizing module 'selector__parameterized0' [C:/My_Designs/UPIR/design/src/selector.vhd:67]
	Parameter dest_code_width bound to: 2 - type: integer 
	Parameter message_width bound to: 64 - type: integer 
	Parameter width_in bound to: 66 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'selector__parameterized0' (4#1) [C:/My_Designs/UPIR/design/src/selector.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'switch__parameterized0' (4#1) [C:/My_Designs/UPIR/design/src/switch.vhd:60]
INFO: [Synth 8-638] synthesizing module 'switch__parameterized1' [C:/My_Designs/UPIR/design/src/switch.vhd:60]
	Parameter dest_code_W bound to: 2 - type: integer 
	Parameter message_W bound to: 64 - type: integer 
	Parameter input_W bound to: 66 - type: integer 
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fork__parameterized1' [C:/My_Designs/UPIR/design/src/fork.vhd:52]
	Parameter message_W bound to: 64 - type: integer 
	Parameter dest_code_W bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized1' (4#1) [C:/My_Designs/UPIR/design/src/fork.vhd:52]
INFO: [Synth 8-638] synthesizing module 'fifo__parameterized1' [C:/My_Designs/UPIR/design/src/fifo.vhd:25]
	Parameter N bound to: 2 - type: integer 
	Parameter W bound to: 65 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo__parameterized1' (4#1) [C:/My_Designs/UPIR/design/src/fifo.vhd:25]
INFO: [Synth 8-638] synthesizing module 'selector__parameterized1' [C:/My_Designs/UPIR/design/src/selector.vhd:67]
	Parameter dest_code_width bound to: 1 - type: integer 
	Parameter message_width bound to: 64 - type: integer 
	Parameter width_in bound to: 65 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'selector__parameterized1' (4#1) [C:/My_Designs/UPIR/design/src/selector.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'switch__parameterized1' (4#1) [C:/My_Designs/UPIR/design/src/switch.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'genericMultistageInterconnectionNetwork' (5#1) [C:/My_Designs/UPIR/design/src/genericMultistageInterconnectionNetwork.vhd:31]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1421.387 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1421.387 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1421.387 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.539 . Memory (MB): peak = 1421.387 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/My_Designs/UPIR/design/src/basys3_constraints.xdc]
Finished Parsing XDC File [C:/My_Designs/UPIR/design/src/basys3_constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/My_Designs/UPIR/design/src/basys3_constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/genericMultistageInterconnectionNetwork_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/genericMultistageInterconnectionNetwork_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1421.387 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 1421.387 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1421.387 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1421.387 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1421.387 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1421.387 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    2 Bit       Adders := 96    
+---Registers : 
	               68 Bit    Registers := 16    
	               66 Bit    Registers := 16    
	               65 Bit    Registers := 16    
	                2 Bit    Registers := 48    
	                1 Bit    Registers := 96    
+---RAMs : 
	              136 Bit	(2 X 68 bit)          RAMs := 16    
	              132 Bit	(2 X 66 bit)          RAMs := 16    
	              130 Bit	(2 X 65 bit)          RAMs := 16    
+---Muxes : 
	   2 Input   64 Bit        Muxes := 24    
	   3 Input   64 Bit        Muxes := 24    
	   2 Input    4 Bit        Muxes := 8     
	   3 Input    4 Bit        Muxes := 8     
	   2 Input    2 Bit        Muxes := 56    
	   3 Input    2 Bit        Muxes := 8     
	   2 Input    1 Bit        Muxes := 152   
	   3 Input    1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 1421.387 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping	Report (see note below)
+------------------------+-------------------------+-----------+----------------------+--------------+
|Module Name             | RTL Object              | Inference | Size (Depth x Width) | Primitives   | 
+------------------------+-------------------------+-----------+----------------------+--------------+
|switch:                 | fifo_upper_0/memory_reg | Implied   | 2 x 68               | RAM32M x 12	 | 
|switch:                 | fifo_upper_1/memory_reg | Implied   | 2 x 68               | RAM32M x 12	 | 
|switch:                 | fifo_lower_0/memory_reg | Implied   | 2 x 68               | RAM32M x 12	 | 
|switch:                 | fifo_lower_1/memory_reg | Implied   | 2 x 68               | RAM32M x 12	 | 
|switch:                 | fifo_upper_0/memory_reg | Implied   | 2 x 68               | RAM32M x 12	 | 
|switch:                 | fifo_upper_1/memory_reg | Implied   | 2 x 68               | RAM32M x 12	 | 
|switch:                 | fifo_lower_0/memory_reg | Implied   | 2 x 68               | RAM32M x 12	 | 
|switch:                 | fifo_lower_1/memory_reg | Implied   | 2 x 68               | RAM32M x 12	 | 
|switch:                 | fifo_upper_0/memory_reg | Implied   | 2 x 68               | RAM32M x 12	 | 
|switch:                 | fifo_upper_1/memory_reg | Implied   | 2 x 68               | RAM32M x 12	 | 
|switch:                 | fifo_lower_0/memory_reg | Implied   | 2 x 68               | RAM32M x 12	 | 
|switch:                 | fifo_lower_1/memory_reg | Implied   | 2 x 68               | RAM32M x 12	 | 
|switch:                 | fifo_upper_0/memory_reg | Implied   | 2 x 68               | RAM32M x 12	 | 
|switch:                 | fifo_upper_1/memory_reg | Implied   | 2 x 68               | RAM32M x 12	 | 
|switch:                 | fifo_lower_0/memory_reg | Implied   | 2 x 68               | RAM32M x 12	 | 
|switch:                 | fifo_lower_1/memory_reg | Implied   | 2 x 68               | RAM32M x 12	 | 
|switch__parameterized0: | fifo_upper_0/memory_reg | Implied   | 2 x 66               | RAM32M x 11	 | 
|switch__parameterized0: | fifo_upper_1/memory_reg | Implied   | 2 x 66               | RAM32M x 11	 | 
|switch__parameterized0: | fifo_lower_0/memory_reg | Implied   | 2 x 66               | RAM32M x 11	 | 
|switch__parameterized0: | fifo_lower_1/memory_reg | Implied   | 2 x 66               | RAM32M x 11	 | 
|switch__parameterized0: | fifo_upper_0/memory_reg | Implied   | 2 x 66               | RAM32M x 11	 | 
|switch__parameterized0: | fifo_upper_1/memory_reg | Implied   | 2 x 66               | RAM32M x 11	 | 
|switch__parameterized0: | fifo_lower_0/memory_reg | Implied   | 2 x 66               | RAM32M x 11	 | 
|switch__parameterized0: | fifo_lower_1/memory_reg | Implied   | 2 x 66               | RAM32M x 11	 | 
|switch__parameterized0: | fifo_upper_0/memory_reg | Implied   | 2 x 66               | RAM32M x 11	 | 
|switch__parameterized0: | fifo_upper_1/memory_reg | Implied   | 2 x 66               | RAM32M x 11	 | 
|switch__parameterized0: | fifo_lower_0/memory_reg | Implied   | 2 x 66               | RAM32M x 11	 | 
|switch__parameterized0: | fifo_lower_1/memory_reg | Implied   | 2 x 66               | RAM32M x 11	 | 
|switch__parameterized0: | fifo_upper_0/memory_reg | Implied   | 2 x 66               | RAM32M x 11	 | 
|switch__parameterized0: | fifo_upper_1/memory_reg | Implied   | 2 x 66               | RAM32M x 11	 | 
|switch__parameterized0: | fifo_lower_0/memory_reg | Implied   | 2 x 66               | RAM32M x 11	 | 
|switch__parameterized0: | fifo_lower_1/memory_reg | Implied   | 2 x 66               | RAM32M x 11	 | 
|switch__parameterized1: | fifo_upper_0/memory_reg | Implied   | 2 x 65               | RAM32M x 11	 | 
|switch__parameterized1: | fifo_upper_1/memory_reg | Implied   | 2 x 65               | RAM32M x 11	 | 
|switch__parameterized1: | fifo_lower_0/memory_reg | Implied   | 2 x 65               | RAM32M x 11	 | 
|switch__parameterized1: | fifo_lower_1/memory_reg | Implied   | 2 x 65               | RAM32M x 11	 | 
|switch__parameterized1: | fifo_upper_0/memory_reg | Implied   | 2 x 65               | RAM32M x 11	 | 
|switch__parameterized1: | fifo_upper_1/memory_reg | Implied   | 2 x 65               | RAM32M x 11	 | 
|switch__parameterized1: | fifo_lower_0/memory_reg | Implied   | 2 x 65               | RAM32M x 11	 | 
|switch__parameterized1: | fifo_lower_1/memory_reg | Implied   | 2 x 65               | RAM32M x 11	 | 
|switch__parameterized1: | fifo_upper_0/memory_reg | Implied   | 2 x 65               | RAM32M x 11	 | 
|switch__parameterized1: | fifo_upper_1/memory_reg | Implied   | 2 x 65               | RAM32M x 11	 | 
|switch__parameterized1: | fifo_lower_0/memory_reg | Implied   | 2 x 65               | RAM32M x 11	 | 
|switch__parameterized1: | fifo_lower_1/memory_reg | Implied   | 2 x 65               | RAM32M x 11	 | 
|switch__parameterized1: | fifo_upper_0/memory_reg | Implied   | 2 x 65               | RAM32M x 11	 | 
|switch__parameterized1: | fifo_upper_1/memory_reg | Implied   | 2 x 65               | RAM32M x 11	 | 
|switch__parameterized1: | fifo_lower_0/memory_reg | Implied   | 2 x 65               | RAM32M x 11	 | 
|switch__parameterized1: | fifo_lower_1/memory_reg | Implied   | 2 x 65               | RAM32M x 11	 | 
+------------------------+-------------------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1421.387 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1421.387 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping	Report
+------------------------+-------------------------+-----------+----------------------+--------------+
|Module Name             | RTL Object              | Inference | Size (Depth x Width) | Primitives   | 
+------------------------+-------------------------+-----------+----------------------+--------------+
|switch:                 | fifo_upper_0/memory_reg | Implied   | 2 x 68               | RAM32M x 12	 | 
|switch:                 | fifo_upper_1/memory_reg | Implied   | 2 x 68               | RAM32M x 12	 | 
|switch:                 | fifo_lower_0/memory_reg | Implied   | 2 x 68               | RAM32M x 12	 | 
|switch:                 | fifo_lower_1/memory_reg | Implied   | 2 x 68               | RAM32M x 12	 | 
|switch:                 | fifo_upper_0/memory_reg | Implied   | 2 x 68               | RAM32M x 12	 | 
|switch:                 | fifo_upper_1/memory_reg | Implied   | 2 x 68               | RAM32M x 12	 | 
|switch:                 | fifo_lower_0/memory_reg | Implied   | 2 x 68               | RAM32M x 12	 | 
|switch:                 | fifo_lower_1/memory_reg | Implied   | 2 x 68               | RAM32M x 12	 | 
|switch:                 | fifo_upper_0/memory_reg | Implied   | 2 x 68               | RAM32M x 12	 | 
|switch:                 | fifo_upper_1/memory_reg | Implied   | 2 x 68               | RAM32M x 12	 | 
|switch:                 | fifo_lower_0/memory_reg | Implied   | 2 x 68               | RAM32M x 12	 | 
|switch:                 | fifo_lower_1/memory_reg | Implied   | 2 x 68               | RAM32M x 12	 | 
|switch:                 | fifo_upper_0/memory_reg | Implied   | 2 x 68               | RAM32M x 12	 | 
|switch:                 | fifo_upper_1/memory_reg | Implied   | 2 x 68               | RAM32M x 12	 | 
|switch:                 | fifo_lower_0/memory_reg | Implied   | 2 x 68               | RAM32M x 12	 | 
|switch:                 | fifo_lower_1/memory_reg | Implied   | 2 x 68               | RAM32M x 12	 | 
|switch__parameterized0: | fifo_upper_0/memory_reg | Implied   | 2 x 66               | RAM32M x 11	 | 
|switch__parameterized0: | fifo_upper_1/memory_reg | Implied   | 2 x 66               | RAM32M x 11	 | 
|switch__parameterized0: | fifo_lower_0/memory_reg | Implied   | 2 x 66               | RAM32M x 11	 | 
|switch__parameterized0: | fifo_lower_1/memory_reg | Implied   | 2 x 66               | RAM32M x 11	 | 
|switch__parameterized0: | fifo_upper_0/memory_reg | Implied   | 2 x 66               | RAM32M x 11	 | 
|switch__parameterized0: | fifo_upper_1/memory_reg | Implied   | 2 x 66               | RAM32M x 11	 | 
|switch__parameterized0: | fifo_lower_0/memory_reg | Implied   | 2 x 66               | RAM32M x 11	 | 
|switch__parameterized0: | fifo_lower_1/memory_reg | Implied   | 2 x 66               | RAM32M x 11	 | 
|switch__parameterized0: | fifo_upper_0/memory_reg | Implied   | 2 x 66               | RAM32M x 11	 | 
|switch__parameterized0: | fifo_upper_1/memory_reg | Implied   | 2 x 66               | RAM32M x 11	 | 
|switch__parameterized0: | fifo_lower_0/memory_reg | Implied   | 2 x 66               | RAM32M x 11	 | 
|switch__parameterized0: | fifo_lower_1/memory_reg | Implied   | 2 x 66               | RAM32M x 11	 | 
|switch__parameterized0: | fifo_upper_0/memory_reg | Implied   | 2 x 66               | RAM32M x 11	 | 
|switch__parameterized0: | fifo_upper_1/memory_reg | Implied   | 2 x 66               | RAM32M x 11	 | 
|switch__parameterized0: | fifo_lower_0/memory_reg | Implied   | 2 x 66               | RAM32M x 11	 | 
|switch__parameterized0: | fifo_lower_1/memory_reg | Implied   | 2 x 66               | RAM32M x 11	 | 
|switch__parameterized1: | fifo_upper_0/memory_reg | Implied   | 2 x 65               | RAM32M x 11	 | 
|switch__parameterized1: | fifo_upper_1/memory_reg | Implied   | 2 x 65               | RAM32M x 11	 | 
|switch__parameterized1: | fifo_lower_0/memory_reg | Implied   | 2 x 65               | RAM32M x 11	 | 
|switch__parameterized1: | fifo_lower_1/memory_reg | Implied   | 2 x 65               | RAM32M x 11	 | 
|switch__parameterized1: | fifo_upper_0/memory_reg | Implied   | 2 x 65               | RAM32M x 11	 | 
|switch__parameterized1: | fifo_upper_1/memory_reg | Implied   | 2 x 65               | RAM32M x 11	 | 
|switch__parameterized1: | fifo_lower_0/memory_reg | Implied   | 2 x 65               | RAM32M x 11	 | 
|switch__parameterized1: | fifo_lower_1/memory_reg | Implied   | 2 x 65               | RAM32M x 11	 | 
|switch__parameterized1: | fifo_upper_0/memory_reg | Implied   | 2 x 65               | RAM32M x 11	 | 
|switch__parameterized1: | fifo_upper_1/memory_reg | Implied   | 2 x 65               | RAM32M x 11	 | 
|switch__parameterized1: | fifo_lower_0/memory_reg | Implied   | 2 x 65               | RAM32M x 11	 | 
|switch__parameterized1: | fifo_lower_1/memory_reg | Implied   | 2 x 65               | RAM32M x 11	 | 
|switch__parameterized1: | fifo_upper_0/memory_reg | Implied   | 2 x 65               | RAM32M x 11	 | 
|switch__parameterized1: | fifo_upper_1/memory_reg | Implied   | 2 x 65               | RAM32M x 11	 | 
|switch__parameterized1: | fifo_lower_0/memory_reg | Implied   | 2 x 65               | RAM32M x 11	 | 
|switch__parameterized1: | fifo_lower_1/memory_reg | Implied   | 2 x 65               | RAM32M x 11	 | 
+------------------------+-------------------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 1421.387 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:48 ; elapsed = 00:00:49 . Memory (MB): peak = 1421.387 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:48 ; elapsed = 00:00:49 . Memory (MB): peak = 1421.387 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:50 ; elapsed = 00:00:50 . Memory (MB): peak = 1421.387 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:50 ; elapsed = 00:00:50 . Memory (MB): peak = 1421.387 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 1421.387 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 1421.387 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |LUT4   |   264|
|3     |LUT5   |  1720|
|4     |LUT6   |    88|
|5     |RAM32M |   544|
|6     |FDRE   |  3432|
|7     |FDSE   |    24|
|8     |IBUF   |   594|
|9     |OBUF   |   528|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 1421.387 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:36 ; elapsed = 00:00:46 . Memory (MB): peak = 1421.387 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 1421.387 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.471 . Memory (MB): peak = 1421.387 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 544 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/My_Designs/UPIR/design/src/basys3_constraints.xdc]
Finished Parsing XDC File [C:/My_Designs/UPIR/design/src/basys3_constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1421.387 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 544 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 544 instances

INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 1421.387 ; gain = 0.000
# report_utilization -file ./reports/utilization_8_64_2.txt
# synth_design -top genericMultistageInterconnectionNetwork -generic M=8 -generic messageW=128 -generic N=2 -part xc7a35tcpg236-1 -assert 
Command: synth_design -top genericMultistageInterconnectionNetwork -generic M=8 -generic messageW=128 -generic N=2 -part xc7a35tcpg236-1 -assert
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1421.387 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'genericMultistageInterconnectionNetwork' [C:/My_Designs/UPIR/design/src/genericMultistageInterconnectionNetwork.vhd:31]
	Parameter M bound to: 8 - type: integer 
	Parameter messageW bound to: 128 - type: integer 
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'switch' [C:/My_Designs/UPIR/design/src/switch.vhd:60]
	Parameter dest_code_W bound to: 8 - type: integer 
	Parameter message_W bound to: 128 - type: integer 
	Parameter input_W bound to: 136 - type: integer 
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module '\fork ' [C:/My_Designs/UPIR/design/src/fork.vhd:52]
	Parameter message_W bound to: 128 - type: integer 
	Parameter dest_code_W bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module '\fork ' (1#1) [C:/My_Designs/UPIR/design/src/fork.vhd:52]
INFO: [Synth 8-638] synthesizing module 'fifo' [C:/My_Designs/UPIR/design/src/fifo.vhd:25]
	Parameter N bound to: 2 - type: integer 
	Parameter W bound to: 132 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo' (2#1) [C:/My_Designs/UPIR/design/src/fifo.vhd:25]
INFO: [Synth 8-638] synthesizing module 'selector' [C:/My_Designs/UPIR/design/src/selector.vhd:67]
	Parameter dest_code_width bound to: 4 - type: integer 
	Parameter message_width bound to: 128 - type: integer 
	Parameter width_in bound to: 132 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'selector' (3#1) [C:/My_Designs/UPIR/design/src/selector.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'switch' (4#1) [C:/My_Designs/UPIR/design/src/switch.vhd:60]
INFO: [Synth 8-638] synthesizing module 'switch__parameterized0' [C:/My_Designs/UPIR/design/src/switch.vhd:60]
	Parameter dest_code_W bound to: 4 - type: integer 
	Parameter message_W bound to: 128 - type: integer 
	Parameter input_W bound to: 132 - type: integer 
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fork__parameterized0' [C:/My_Designs/UPIR/design/src/fork.vhd:52]
	Parameter message_W bound to: 128 - type: integer 
	Parameter dest_code_W bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized0' (4#1) [C:/My_Designs/UPIR/design/src/fork.vhd:52]
INFO: [Synth 8-638] synthesizing module 'fifo__parameterized0' [C:/My_Designs/UPIR/design/src/fifo.vhd:25]
	Parameter N bound to: 2 - type: integer 
	Parameter W bound to: 130 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo__parameterized0' (4#1) [C:/My_Designs/UPIR/design/src/fifo.vhd:25]
INFO: [Synth 8-638] synthesizing module 'selector__parameterized0' [C:/My_Designs/UPIR/design/src/selector.vhd:67]
	Parameter dest_code_width bound to: 2 - type: integer 
	Parameter message_width bound to: 128 - type: integer 
	Parameter width_in bound to: 130 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'selector__parameterized0' (4#1) [C:/My_Designs/UPIR/design/src/selector.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'switch__parameterized0' (4#1) [C:/My_Designs/UPIR/design/src/switch.vhd:60]
INFO: [Synth 8-638] synthesizing module 'switch__parameterized1' [C:/My_Designs/UPIR/design/src/switch.vhd:60]
	Parameter dest_code_W bound to: 2 - type: integer 
	Parameter message_W bound to: 128 - type: integer 
	Parameter input_W bound to: 130 - type: integer 
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fork__parameterized1' [C:/My_Designs/UPIR/design/src/fork.vhd:52]
	Parameter message_W bound to: 128 - type: integer 
	Parameter dest_code_W bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized1' (4#1) [C:/My_Designs/UPIR/design/src/fork.vhd:52]
INFO: [Synth 8-638] synthesizing module 'fifo__parameterized1' [C:/My_Designs/UPIR/design/src/fifo.vhd:25]
	Parameter N bound to: 2 - type: integer 
	Parameter W bound to: 129 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo__parameterized1' (4#1) [C:/My_Designs/UPIR/design/src/fifo.vhd:25]
INFO: [Synth 8-638] synthesizing module 'selector__parameterized1' [C:/My_Designs/UPIR/design/src/selector.vhd:67]
	Parameter dest_code_width bound to: 1 - type: integer 
	Parameter message_width bound to: 128 - type: integer 
	Parameter width_in bound to: 129 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'selector__parameterized1' (4#1) [C:/My_Designs/UPIR/design/src/selector.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'switch__parameterized1' (4#1) [C:/My_Designs/UPIR/design/src/switch.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'genericMultistageInterconnectionNetwork' (5#1) [C:/My_Designs/UPIR/design/src/genericMultistageInterconnectionNetwork.vhd:31]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1421.387 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1421.387 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1421.387 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.830 . Memory (MB): peak = 1421.387 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/My_Designs/UPIR/design/src/basys3_constraints.xdc]
Finished Parsing XDC File [C:/My_Designs/UPIR/design/src/basys3_constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/My_Designs/UPIR/design/src/basys3_constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/genericMultistageInterconnectionNetwork_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/genericMultistageInterconnectionNetwork_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1442.574 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.073 . Memory (MB): peak = 1442.574 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1442.574 ; gain = 21.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1442.574 ; gain = 21.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1442.574 ; gain = 21.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1442.574 ; gain = 21.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    2 Bit       Adders := 96    
+---Registers : 
	              132 Bit    Registers := 16    
	              130 Bit    Registers := 16    
	              129 Bit    Registers := 16    
	                2 Bit    Registers := 48    
	                1 Bit    Registers := 96    
+---RAMs : 
	              264 Bit	(2 X 132 bit)          RAMs := 16    
	              260 Bit	(2 X 130 bit)          RAMs := 16    
	              258 Bit	(2 X 129 bit)          RAMs := 16    
+---Muxes : 
	   2 Input  128 Bit        Muxes := 24    
	   3 Input  128 Bit        Muxes := 24    
	   2 Input    4 Bit        Muxes := 8     
	   3 Input    4 Bit        Muxes := 8     
	   2 Input    2 Bit        Muxes := 56    
	   3 Input    2 Bit        Muxes := 8     
	   2 Input    1 Bit        Muxes := 152   
	   3 Input    1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:00:41 . Memory (MB): peak = 1442.574 ; gain = 21.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping	Report (see note below)
+------------------------+-------------------------+-----------+----------------------+--------------+
|Module Name             | RTL Object              | Inference | Size (Depth x Width) | Primitives   | 
+------------------------+-------------------------+-----------+----------------------+--------------+
|switch:                 | fifo_upper_0/memory_reg | Implied   | 2 x 132              | RAM32M x 22	 | 
|switch:                 | fifo_upper_1/memory_reg | Implied   | 2 x 132              | RAM32M x 22	 | 
|switch:                 | fifo_lower_0/memory_reg | Implied   | 2 x 132              | RAM32M x 22	 | 
|switch:                 | fifo_lower_1/memory_reg | Implied   | 2 x 132              | RAM32M x 22	 | 
|switch:                 | fifo_upper_0/memory_reg | Implied   | 2 x 132              | RAM32M x 22	 | 
|switch:                 | fifo_upper_1/memory_reg | Implied   | 2 x 132              | RAM32M x 22	 | 
|switch:                 | fifo_lower_0/memory_reg | Implied   | 2 x 132              | RAM32M x 22	 | 
|switch:                 | fifo_lower_1/memory_reg | Implied   | 2 x 132              | RAM32M x 22	 | 
|switch:                 | fifo_upper_0/memory_reg | Implied   | 2 x 132              | RAM32M x 22	 | 
|switch:                 | fifo_upper_1/memory_reg | Implied   | 2 x 132              | RAM32M x 22	 | 
|switch:                 | fifo_lower_0/memory_reg | Implied   | 2 x 132              | RAM32M x 22	 | 
|switch:                 | fifo_lower_1/memory_reg | Implied   | 2 x 132              | RAM32M x 22	 | 
|switch:                 | fifo_upper_0/memory_reg | Implied   | 2 x 132              | RAM32M x 22	 | 
|switch:                 | fifo_upper_1/memory_reg | Implied   | 2 x 132              | RAM32M x 22	 | 
|switch:                 | fifo_lower_0/memory_reg | Implied   | 2 x 132              | RAM32M x 22	 | 
|switch:                 | fifo_lower_1/memory_reg | Implied   | 2 x 132              | RAM32M x 22	 | 
|switch__parameterized0: | fifo_upper_0/memory_reg | Implied   | 2 x 130              | RAM32M x 22	 | 
|switch__parameterized0: | fifo_upper_1/memory_reg | Implied   | 2 x 130              | RAM32M x 22	 | 
|switch__parameterized0: | fifo_lower_0/memory_reg | Implied   | 2 x 130              | RAM32M x 22	 | 
|switch__parameterized0: | fifo_lower_1/memory_reg | Implied   | 2 x 130              | RAM32M x 22	 | 
|switch__parameterized0: | fifo_upper_0/memory_reg | Implied   | 2 x 130              | RAM32M x 22	 | 
|switch__parameterized0: | fifo_upper_1/memory_reg | Implied   | 2 x 130              | RAM32M x 22	 | 
|switch__parameterized0: | fifo_lower_0/memory_reg | Implied   | 2 x 130              | RAM32M x 22	 | 
|switch__parameterized0: | fifo_lower_1/memory_reg | Implied   | 2 x 130              | RAM32M x 22	 | 
|switch__parameterized0: | fifo_upper_0/memory_reg | Implied   | 2 x 130              | RAM32M x 22	 | 
|switch__parameterized0: | fifo_upper_1/memory_reg | Implied   | 2 x 130              | RAM32M x 22	 | 
|switch__parameterized0: | fifo_lower_0/memory_reg | Implied   | 2 x 130              | RAM32M x 22	 | 
|switch__parameterized0: | fifo_lower_1/memory_reg | Implied   | 2 x 130              | RAM32M x 22	 | 
|switch__parameterized0: | fifo_upper_0/memory_reg | Implied   | 2 x 130              | RAM32M x 22	 | 
|switch__parameterized0: | fifo_upper_1/memory_reg | Implied   | 2 x 130              | RAM32M x 22	 | 
|switch__parameterized0: | fifo_lower_0/memory_reg | Implied   | 2 x 130              | RAM32M x 22	 | 
|switch__parameterized0: | fifo_lower_1/memory_reg | Implied   | 2 x 130              | RAM32M x 22	 | 
|switch__parameterized1: | fifo_upper_0/memory_reg | Implied   | 2 x 129              | RAM32M x 22	 | 
|switch__parameterized1: | fifo_upper_1/memory_reg | Implied   | 2 x 129              | RAM32M x 22	 | 
|switch__parameterized1: | fifo_lower_0/memory_reg | Implied   | 2 x 129              | RAM32M x 22	 | 
|switch__parameterized1: | fifo_lower_1/memory_reg | Implied   | 2 x 129              | RAM32M x 22	 | 
|switch__parameterized1: | fifo_upper_0/memory_reg | Implied   | 2 x 129              | RAM32M x 22	 | 
|switch__parameterized1: | fifo_upper_1/memory_reg | Implied   | 2 x 129              | RAM32M x 22	 | 
|switch__parameterized1: | fifo_lower_0/memory_reg | Implied   | 2 x 129              | RAM32M x 22	 | 
|switch__parameterized1: | fifo_lower_1/memory_reg | Implied   | 2 x 129              | RAM32M x 22	 | 
|switch__parameterized1: | fifo_upper_0/memory_reg | Implied   | 2 x 129              | RAM32M x 22	 | 
|switch__parameterized1: | fifo_upper_1/memory_reg | Implied   | 2 x 129              | RAM32M x 22	 | 
|switch__parameterized1: | fifo_lower_0/memory_reg | Implied   | 2 x 129              | RAM32M x 22	 | 
|switch__parameterized1: | fifo_lower_1/memory_reg | Implied   | 2 x 129              | RAM32M x 22	 | 
|switch__parameterized1: | fifo_upper_0/memory_reg | Implied   | 2 x 129              | RAM32M x 22	 | 
|switch__parameterized1: | fifo_upper_1/memory_reg | Implied   | 2 x 129              | RAM32M x 22	 | 
|switch__parameterized1: | fifo_lower_0/memory_reg | Implied   | 2 x 129              | RAM32M x 22	 | 
|switch__parameterized1: | fifo_lower_1/memory_reg | Implied   | 2 x 129              | RAM32M x 22	 | 
+------------------------+-------------------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 1442.574 ; gain = 21.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:49 ; elapsed = 00:00:50 . Memory (MB): peak = 1442.574 ; gain = 21.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping	Report
+------------------------+-------------------------+-----------+----------------------+--------------+
|Module Name             | RTL Object              | Inference | Size (Depth x Width) | Primitives   | 
+------------------------+-------------------------+-----------+----------------------+--------------+
|switch:                 | fifo_upper_0/memory_reg | Implied   | 2 x 132              | RAM32M x 22	 | 
|switch:                 | fifo_upper_1/memory_reg | Implied   | 2 x 132              | RAM32M x 22	 | 
|switch:                 | fifo_lower_0/memory_reg | Implied   | 2 x 132              | RAM32M x 22	 | 
|switch:                 | fifo_lower_1/memory_reg | Implied   | 2 x 132              | RAM32M x 22	 | 
|switch:                 | fifo_upper_0/memory_reg | Implied   | 2 x 132              | RAM32M x 22	 | 
|switch:                 | fifo_upper_1/memory_reg | Implied   | 2 x 132              | RAM32M x 22	 | 
|switch:                 | fifo_lower_0/memory_reg | Implied   | 2 x 132              | RAM32M x 22	 | 
|switch:                 | fifo_lower_1/memory_reg | Implied   | 2 x 132              | RAM32M x 22	 | 
|switch:                 | fifo_upper_0/memory_reg | Implied   | 2 x 132              | RAM32M x 22	 | 
|switch:                 | fifo_upper_1/memory_reg | Implied   | 2 x 132              | RAM32M x 22	 | 
|switch:                 | fifo_lower_0/memory_reg | Implied   | 2 x 132              | RAM32M x 22	 | 
|switch:                 | fifo_lower_1/memory_reg | Implied   | 2 x 132              | RAM32M x 22	 | 
|switch:                 | fifo_upper_0/memory_reg | Implied   | 2 x 132              | RAM32M x 22	 | 
|switch:                 | fifo_upper_1/memory_reg | Implied   | 2 x 132              | RAM32M x 22	 | 
|switch:                 | fifo_lower_0/memory_reg | Implied   | 2 x 132              | RAM32M x 22	 | 
|switch:                 | fifo_lower_1/memory_reg | Implied   | 2 x 132              | RAM32M x 22	 | 
|switch__parameterized0: | fifo_upper_0/memory_reg | Implied   | 2 x 130              | RAM32M x 22	 | 
|switch__parameterized0: | fifo_upper_1/memory_reg | Implied   | 2 x 130              | RAM32M x 22	 | 
|switch__parameterized0: | fifo_lower_0/memory_reg | Implied   | 2 x 130              | RAM32M x 22	 | 
|switch__parameterized0: | fifo_lower_1/memory_reg | Implied   | 2 x 130              | RAM32M x 22	 | 
|switch__parameterized0: | fifo_upper_0/memory_reg | Implied   | 2 x 130              | RAM32M x 22	 | 
|switch__parameterized0: | fifo_upper_1/memory_reg | Implied   | 2 x 130              | RAM32M x 22	 | 
|switch__parameterized0: | fifo_lower_0/memory_reg | Implied   | 2 x 130              | RAM32M x 22	 | 
|switch__parameterized0: | fifo_lower_1/memory_reg | Implied   | 2 x 130              | RAM32M x 22	 | 
|switch__parameterized0: | fifo_upper_0/memory_reg | Implied   | 2 x 130              | RAM32M x 22	 | 
|switch__parameterized0: | fifo_upper_1/memory_reg | Implied   | 2 x 130              | RAM32M x 22	 | 
|switch__parameterized0: | fifo_lower_0/memory_reg | Implied   | 2 x 130              | RAM32M x 22	 | 
|switch__parameterized0: | fifo_lower_1/memory_reg | Implied   | 2 x 130              | RAM32M x 22	 | 
|switch__parameterized0: | fifo_upper_0/memory_reg | Implied   | 2 x 130              | RAM32M x 22	 | 
|switch__parameterized0: | fifo_upper_1/memory_reg | Implied   | 2 x 130              | RAM32M x 22	 | 
|switch__parameterized0: | fifo_lower_0/memory_reg | Implied   | 2 x 130              | RAM32M x 22	 | 
|switch__parameterized0: | fifo_lower_1/memory_reg | Implied   | 2 x 130              | RAM32M x 22	 | 
|switch__parameterized1: | fifo_upper_0/memory_reg | Implied   | 2 x 129              | RAM32M x 22	 | 
|switch__parameterized1: | fifo_upper_1/memory_reg | Implied   | 2 x 129              | RAM32M x 22	 | 
|switch__parameterized1: | fifo_lower_0/memory_reg | Implied   | 2 x 129              | RAM32M x 22	 | 
|switch__parameterized1: | fifo_lower_1/memory_reg | Implied   | 2 x 129              | RAM32M x 22	 | 
|switch__parameterized1: | fifo_upper_0/memory_reg | Implied   | 2 x 129              | RAM32M x 22	 | 
|switch__parameterized1: | fifo_upper_1/memory_reg | Implied   | 2 x 129              | RAM32M x 22	 | 
|switch__parameterized1: | fifo_lower_0/memory_reg | Implied   | 2 x 129              | RAM32M x 22	 | 
|switch__parameterized1: | fifo_lower_1/memory_reg | Implied   | 2 x 129              | RAM32M x 22	 | 
|switch__parameterized1: | fifo_upper_0/memory_reg | Implied   | 2 x 129              | RAM32M x 22	 | 
|switch__parameterized1: | fifo_upper_1/memory_reg | Implied   | 2 x 129              | RAM32M x 22	 | 
|switch__parameterized1: | fifo_lower_0/memory_reg | Implied   | 2 x 129              | RAM32M x 22	 | 
|switch__parameterized1: | fifo_lower_1/memory_reg | Implied   | 2 x 129              | RAM32M x 22	 | 
|switch__parameterized1: | fifo_upper_0/memory_reg | Implied   | 2 x 129              | RAM32M x 22	 | 
|switch__parameterized1: | fifo_upper_1/memory_reg | Implied   | 2 x 129              | RAM32M x 22	 | 
|switch__parameterized1: | fifo_lower_0/memory_reg | Implied   | 2 x 129              | RAM32M x 22	 | 
|switch__parameterized1: | fifo_lower_1/memory_reg | Implied   | 2 x 129              | RAM32M x 22	 | 
+------------------------+-------------------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:00 ; elapsed = 00:01:00 . Memory (MB): peak = 1442.574 ; gain = 21.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:07 ; elapsed = 00:01:08 . Memory (MB): peak = 1442.574 ; gain = 21.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:07 ; elapsed = 00:01:08 . Memory (MB): peak = 1442.574 ; gain = 21.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:10 ; elapsed = 00:01:11 . Memory (MB): peak = 1442.574 ; gain = 21.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:10 ; elapsed = 00:01:11 . Memory (MB): peak = 1442.574 ; gain = 21.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:11 ; elapsed = 00:01:11 . Memory (MB): peak = 1442.574 ; gain = 21.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:11 ; elapsed = 00:01:11 . Memory (MB): peak = 1442.574 ; gain = 21.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |LUT4   |   264|
|3     |LUT5   |  3256|
|4     |LUT6   |    88|
|5     |RAM32M |  1056|
|6     |FDRE   |  6504|
|7     |FDSE   |    24|
|8     |IBUF   |  1106|
|9     |OBUF   |  1040|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:11 ; elapsed = 00:01:12 . Memory (MB): peak = 1442.574 ; gain = 21.188
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:55 ; elapsed = 00:01:06 . Memory (MB): peak = 1442.574 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:01:11 ; elapsed = 00:01:12 . Memory (MB): peak = 1442.574 ; gain = 21.188
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.780 . Memory (MB): peak = 1442.574 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1056 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 3 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/My_Designs/UPIR/design/src/basys3_constraints.xdc]
Finished Parsing XDC File [C:/My_Designs/UPIR/design/src/basys3_constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1442.574 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1056 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 1056 instances

INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:22 ; elapsed = 00:01:24 . Memory (MB): peak = 1442.574 ; gain = 21.188
# report_utilization -file ./reports/utilization_8_128_2.txt
# synth_design -top genericMultistageInterconnectionNetwork -generic M=8 -generic messageW=256 -generic N=2 -part xc7a35tcpg236-1 -assert 
Command: synth_design -top genericMultistageInterconnectionNetwork -generic M=8 -generic messageW=256 -generic N=2 -part xc7a35tcpg236-1 -assert
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1442.574 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'genericMultistageInterconnectionNetwork' [C:/My_Designs/UPIR/design/src/genericMultistageInterconnectionNetwork.vhd:31]
	Parameter M bound to: 8 - type: integer 
	Parameter messageW bound to: 256 - type: integer 
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'switch' [C:/My_Designs/UPIR/design/src/switch.vhd:60]
	Parameter dest_code_W bound to: 8 - type: integer 
	Parameter message_W bound to: 256 - type: integer 
	Parameter input_W bound to: 264 - type: integer 
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module '\fork ' [C:/My_Designs/UPIR/design/src/fork.vhd:52]
	Parameter message_W bound to: 256 - type: integer 
	Parameter dest_code_W bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module '\fork ' (1#1) [C:/My_Designs/UPIR/design/src/fork.vhd:52]
INFO: [Synth 8-638] synthesizing module 'fifo' [C:/My_Designs/UPIR/design/src/fifo.vhd:25]
	Parameter N bound to: 2 - type: integer 
	Parameter W bound to: 260 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo' (2#1) [C:/My_Designs/UPIR/design/src/fifo.vhd:25]
INFO: [Synth 8-638] synthesizing module 'selector' [C:/My_Designs/UPIR/design/src/selector.vhd:67]
	Parameter dest_code_width bound to: 4 - type: integer 
	Parameter message_width bound to: 256 - type: integer 
	Parameter width_in bound to: 260 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'selector' (3#1) [C:/My_Designs/UPIR/design/src/selector.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'switch' (4#1) [C:/My_Designs/UPIR/design/src/switch.vhd:60]
INFO: [Synth 8-638] synthesizing module 'switch__parameterized0' [C:/My_Designs/UPIR/design/src/switch.vhd:60]
	Parameter dest_code_W bound to: 4 - type: integer 
	Parameter message_W bound to: 256 - type: integer 
	Parameter input_W bound to: 260 - type: integer 
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fork__parameterized0' [C:/My_Designs/UPIR/design/src/fork.vhd:52]
	Parameter message_W bound to: 256 - type: integer 
	Parameter dest_code_W bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized0' (4#1) [C:/My_Designs/UPIR/design/src/fork.vhd:52]
INFO: [Synth 8-638] synthesizing module 'fifo__parameterized0' [C:/My_Designs/UPIR/design/src/fifo.vhd:25]
	Parameter N bound to: 2 - type: integer 
	Parameter W bound to: 258 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo__parameterized0' (4#1) [C:/My_Designs/UPIR/design/src/fifo.vhd:25]
INFO: [Synth 8-638] synthesizing module 'selector__parameterized0' [C:/My_Designs/UPIR/design/src/selector.vhd:67]
	Parameter dest_code_width bound to: 2 - type: integer 
	Parameter message_width bound to: 256 - type: integer 
	Parameter width_in bound to: 258 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'selector__parameterized0' (4#1) [C:/My_Designs/UPIR/design/src/selector.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'switch__parameterized0' (4#1) [C:/My_Designs/UPIR/design/src/switch.vhd:60]
INFO: [Synth 8-638] synthesizing module 'switch__parameterized1' [C:/My_Designs/UPIR/design/src/switch.vhd:60]
	Parameter dest_code_W bound to: 2 - type: integer 
	Parameter message_W bound to: 256 - type: integer 
	Parameter input_W bound to: 258 - type: integer 
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fork__parameterized1' [C:/My_Designs/UPIR/design/src/fork.vhd:52]
	Parameter message_W bound to: 256 - type: integer 
	Parameter dest_code_W bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized1' (4#1) [C:/My_Designs/UPIR/design/src/fork.vhd:52]
INFO: [Synth 8-638] synthesizing module 'fifo__parameterized1' [C:/My_Designs/UPIR/design/src/fifo.vhd:25]
	Parameter N bound to: 2 - type: integer 
	Parameter W bound to: 257 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo__parameterized1' (4#1) [C:/My_Designs/UPIR/design/src/fifo.vhd:25]
INFO: [Synth 8-638] synthesizing module 'selector__parameterized1' [C:/My_Designs/UPIR/design/src/selector.vhd:67]
	Parameter dest_code_width bound to: 1 - type: integer 
	Parameter message_width bound to: 256 - type: integer 
	Parameter width_in bound to: 257 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'selector__parameterized1' (4#1) [C:/My_Designs/UPIR/design/src/selector.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'switch__parameterized1' (4#1) [C:/My_Designs/UPIR/design/src/switch.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'genericMultistageInterconnectionNetwork' (5#1) [C:/My_Designs/UPIR/design/src/genericMultistageInterconnectionNetwork.vhd:31]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1442.574 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1442.574 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1442.574 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1442.574 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/My_Designs/UPIR/design/src/basys3_constraints.xdc]
Finished Parsing XDC File [C:/My_Designs/UPIR/design/src/basys3_constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/My_Designs/UPIR/design/src/basys3_constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/genericMultistageInterconnectionNetwork_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/genericMultistageInterconnectionNetwork_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1501.164 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.135 . Memory (MB): peak = 1501.164 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1501.164 ; gain = 58.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1501.164 ; gain = 58.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1501.164 ; gain = 58.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1501.164 ; gain = 58.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    2 Bit       Adders := 96    
+---Registers : 
	              260 Bit    Registers := 16    
	              258 Bit    Registers := 16    
	              257 Bit    Registers := 16    
	                2 Bit    Registers := 48    
	                1 Bit    Registers := 96    
+---RAMs : 
	              520 Bit	(2 X 260 bit)          RAMs := 16    
	              516 Bit	(2 X 258 bit)          RAMs := 16    
	              514 Bit	(2 X 257 bit)          RAMs := 16    
+---Muxes : 
	   2 Input  256 Bit        Muxes := 24    
	   3 Input  256 Bit        Muxes := 24    
	   2 Input    4 Bit        Muxes := 8     
	   3 Input    4 Bit        Muxes := 8     
	   2 Input    2 Bit        Muxes := 56    
	   3 Input    2 Bit        Muxes := 8     
	   2 Input    1 Bit        Muxes := 152   
	   3 Input    1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:57 ; elapsed = 00:00:58 . Memory (MB): peak = 1501.164 ; gain = 58.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping	Report (see note below)
+------------------------+-------------------------+-----------+----------------------+--------------+
|Module Name             | RTL Object              | Inference | Size (Depth x Width) | Primitives   | 
+------------------------+-------------------------+-----------+----------------------+--------------+
|switch:                 | fifo_upper_0/memory_reg | Implied   | 2 x 260              | RAM32M x 44	 | 
|switch:                 | fifo_upper_1/memory_reg | Implied   | 2 x 260              | RAM32M x 44	 | 
|switch:                 | fifo_lower_0/memory_reg | Implied   | 2 x 260              | RAM32M x 44	 | 
|switch:                 | fifo_lower_1/memory_reg | Implied   | 2 x 260              | RAM32M x 44	 | 
|switch:                 | fifo_upper_0/memory_reg | Implied   | 2 x 260              | RAM32M x 44	 | 
|switch:                 | fifo_upper_1/memory_reg | Implied   | 2 x 260              | RAM32M x 44	 | 
|switch:                 | fifo_lower_0/memory_reg | Implied   | 2 x 260              | RAM32M x 44	 | 
|switch:                 | fifo_lower_1/memory_reg | Implied   | 2 x 260              | RAM32M x 44	 | 
|switch:                 | fifo_upper_0/memory_reg | Implied   | 2 x 260              | RAM32M x 44	 | 
|switch:                 | fifo_upper_1/memory_reg | Implied   | 2 x 260              | RAM32M x 44	 | 
|switch:                 | fifo_lower_0/memory_reg | Implied   | 2 x 260              | RAM32M x 44	 | 
|switch:                 | fifo_lower_1/memory_reg | Implied   | 2 x 260              | RAM32M x 44	 | 
|switch:                 | fifo_upper_0/memory_reg | Implied   | 2 x 260              | RAM32M x 44	 | 
|switch:                 | fifo_upper_1/memory_reg | Implied   | 2 x 260              | RAM32M x 44	 | 
|switch:                 | fifo_lower_0/memory_reg | Implied   | 2 x 260              | RAM32M x 44	 | 
|switch:                 | fifo_lower_1/memory_reg | Implied   | 2 x 260              | RAM32M x 44	 | 
|switch__parameterized0: | fifo_upper_0/memory_reg | Implied   | 2 x 258              | RAM32M x 43	 | 
|switch__parameterized0: | fifo_upper_1/memory_reg | Implied   | 2 x 258              | RAM32M x 43	 | 
|switch__parameterized0: | fifo_lower_0/memory_reg | Implied   | 2 x 258              | RAM32M x 43	 | 
|switch__parameterized0: | fifo_lower_1/memory_reg | Implied   | 2 x 258              | RAM32M x 43	 | 
|switch__parameterized0: | fifo_upper_0/memory_reg | Implied   | 2 x 258              | RAM32M x 43	 | 
|switch__parameterized0: | fifo_upper_1/memory_reg | Implied   | 2 x 258              | RAM32M x 43	 | 
|switch__parameterized0: | fifo_lower_0/memory_reg | Implied   | 2 x 258              | RAM32M x 43	 | 
|switch__parameterized0: | fifo_lower_1/memory_reg | Implied   | 2 x 258              | RAM32M x 43	 | 
|switch__parameterized0: | fifo_upper_0/memory_reg | Implied   | 2 x 258              | RAM32M x 43	 | 
|switch__parameterized0: | fifo_upper_1/memory_reg | Implied   | 2 x 258              | RAM32M x 43	 | 
|switch__parameterized0: | fifo_lower_0/memory_reg | Implied   | 2 x 258              | RAM32M x 43	 | 
|switch__parameterized0: | fifo_lower_1/memory_reg | Implied   | 2 x 258              | RAM32M x 43	 | 
|switch__parameterized0: | fifo_upper_0/memory_reg | Implied   | 2 x 258              | RAM32M x 43	 | 
|switch__parameterized0: | fifo_upper_1/memory_reg | Implied   | 2 x 258              | RAM32M x 43	 | 
|switch__parameterized0: | fifo_lower_0/memory_reg | Implied   | 2 x 258              | RAM32M x 43	 | 
|switch__parameterized0: | fifo_lower_1/memory_reg | Implied   | 2 x 258              | RAM32M x 43	 | 
|switch__parameterized1: | fifo_upper_0/memory_reg | Implied   | 2 x 257              | RAM32M x 43	 | 
|switch__parameterized1: | fifo_upper_1/memory_reg | Implied   | 2 x 257              | RAM32M x 43	 | 
|switch__parameterized1: | fifo_lower_0/memory_reg | Implied   | 2 x 257              | RAM32M x 43	 | 
|switch__parameterized1: | fifo_lower_1/memory_reg | Implied   | 2 x 257              | RAM32M x 43	 | 
|switch__parameterized1: | fifo_upper_0/memory_reg | Implied   | 2 x 257              | RAM32M x 43	 | 
|switch__parameterized1: | fifo_upper_1/memory_reg | Implied   | 2 x 257              | RAM32M x 43	 | 
|switch__parameterized1: | fifo_lower_0/memory_reg | Implied   | 2 x 257              | RAM32M x 43	 | 
|switch__parameterized1: | fifo_lower_1/memory_reg | Implied   | 2 x 257              | RAM32M x 43	 | 
|switch__parameterized1: | fifo_upper_0/memory_reg | Implied   | 2 x 257              | RAM32M x 43	 | 
|switch__parameterized1: | fifo_upper_1/memory_reg | Implied   | 2 x 257              | RAM32M x 43	 | 
|switch__parameterized1: | fifo_lower_0/memory_reg | Implied   | 2 x 257              | RAM32M x 43	 | 
|switch__parameterized1: | fifo_lower_1/memory_reg | Implied   | 2 x 257              | RAM32M x 43	 | 
|switch__parameterized1: | fifo_upper_0/memory_reg | Implied   | 2 x 257              | RAM32M x 43	 | 
|switch__parameterized1: | fifo_upper_1/memory_reg | Implied   | 2 x 257              | RAM32M x 43	 | 
|switch__parameterized1: | fifo_lower_0/memory_reg | Implied   | 2 x 257              | RAM32M x 43	 | 
|switch__parameterized1: | fifo_lower_1/memory_reg | Implied   | 2 x 257              | RAM32M x 43	 | 
+------------------------+-------------------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:00 ; elapsed = 00:01:01 . Memory (MB): peak = 1501.164 ; gain = 58.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:14 ; elapsed = 00:01:15 . Memory (MB): peak = 1501.164 ; gain = 58.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping	Report
+------------------------+-------------------------+-----------+----------------------+--------------+
|Module Name             | RTL Object              | Inference | Size (Depth x Width) | Primitives   | 
+------------------------+-------------------------+-----------+----------------------+--------------+
|switch:                 | fifo_upper_0/memory_reg | Implied   | 2 x 260              | RAM32M x 44	 | 
|switch:                 | fifo_upper_1/memory_reg | Implied   | 2 x 260              | RAM32M x 44	 | 
|switch:                 | fifo_lower_0/memory_reg | Implied   | 2 x 260              | RAM32M x 44	 | 
|switch:                 | fifo_lower_1/memory_reg | Implied   | 2 x 260              | RAM32M x 44	 | 
|switch:                 | fifo_upper_0/memory_reg | Implied   | 2 x 260              | RAM32M x 44	 | 
|switch:                 | fifo_upper_1/memory_reg | Implied   | 2 x 260              | RAM32M x 44	 | 
|switch:                 | fifo_lower_0/memory_reg | Implied   | 2 x 260              | RAM32M x 44	 | 
|switch:                 | fifo_lower_1/memory_reg | Implied   | 2 x 260              | RAM32M x 44	 | 
|switch:                 | fifo_upper_0/memory_reg | Implied   | 2 x 260              | RAM32M x 44	 | 
|switch:                 | fifo_upper_1/memory_reg | Implied   | 2 x 260              | RAM32M x 44	 | 
|switch:                 | fifo_lower_0/memory_reg | Implied   | 2 x 260              | RAM32M x 44	 | 
|switch:                 | fifo_lower_1/memory_reg | Implied   | 2 x 260              | RAM32M x 44	 | 
|switch:                 | fifo_upper_0/memory_reg | Implied   | 2 x 260              | RAM32M x 44	 | 
|switch:                 | fifo_upper_1/memory_reg | Implied   | 2 x 260              | RAM32M x 44	 | 
|switch:                 | fifo_lower_0/memory_reg | Implied   | 2 x 260              | RAM32M x 44	 | 
|switch:                 | fifo_lower_1/memory_reg | Implied   | 2 x 260              | RAM32M x 44	 | 
|switch__parameterized0: | fifo_upper_0/memory_reg | Implied   | 2 x 258              | RAM32M x 43	 | 
|switch__parameterized0: | fifo_upper_1/memory_reg | Implied   | 2 x 258              | RAM32M x 43	 | 
|switch__parameterized0: | fifo_lower_0/memory_reg | Implied   | 2 x 258              | RAM32M x 43	 | 
|switch__parameterized0: | fifo_lower_1/memory_reg | Implied   | 2 x 258              | RAM32M x 43	 | 
|switch__parameterized0: | fifo_upper_0/memory_reg | Implied   | 2 x 258              | RAM32M x 43	 | 
|switch__parameterized0: | fifo_upper_1/memory_reg | Implied   | 2 x 258              | RAM32M x 43	 | 
|switch__parameterized0: | fifo_lower_0/memory_reg | Implied   | 2 x 258              | RAM32M x 43	 | 
|switch__parameterized0: | fifo_lower_1/memory_reg | Implied   | 2 x 258              | RAM32M x 43	 | 
|switch__parameterized0: | fifo_upper_0/memory_reg | Implied   | 2 x 258              | RAM32M x 43	 | 
|switch__parameterized0: | fifo_upper_1/memory_reg | Implied   | 2 x 258              | RAM32M x 43	 | 
|switch__parameterized0: | fifo_lower_0/memory_reg | Implied   | 2 x 258              | RAM32M x 43	 | 
|switch__parameterized0: | fifo_lower_1/memory_reg | Implied   | 2 x 258              | RAM32M x 43	 | 
|switch__parameterized0: | fifo_upper_0/memory_reg | Implied   | 2 x 258              | RAM32M x 43	 | 
|switch__parameterized0: | fifo_upper_1/memory_reg | Implied   | 2 x 258              | RAM32M x 43	 | 
|switch__parameterized0: | fifo_lower_0/memory_reg | Implied   | 2 x 258              | RAM32M x 43	 | 
|switch__parameterized0: | fifo_lower_1/memory_reg | Implied   | 2 x 258              | RAM32M x 43	 | 
|switch__parameterized1: | fifo_upper_0/memory_reg | Implied   | 2 x 257              | RAM32M x 43	 | 
|switch__parameterized1: | fifo_upper_1/memory_reg | Implied   | 2 x 257              | RAM32M x 43	 | 
|switch__parameterized1: | fifo_lower_0/memory_reg | Implied   | 2 x 257              | RAM32M x 43	 | 
|switch__parameterized1: | fifo_lower_1/memory_reg | Implied   | 2 x 257              | RAM32M x 43	 | 
|switch__parameterized1: | fifo_upper_0/memory_reg | Implied   | 2 x 257              | RAM32M x 43	 | 
|switch__parameterized1: | fifo_upper_1/memory_reg | Implied   | 2 x 257              | RAM32M x 43	 | 
|switch__parameterized1: | fifo_lower_0/memory_reg | Implied   | 2 x 257              | RAM32M x 43	 | 
|switch__parameterized1: | fifo_lower_1/memory_reg | Implied   | 2 x 257              | RAM32M x 43	 | 
|switch__parameterized1: | fifo_upper_0/memory_reg | Implied   | 2 x 257              | RAM32M x 43	 | 
|switch__parameterized1: | fifo_upper_1/memory_reg | Implied   | 2 x 257              | RAM32M x 43	 | 
|switch__parameterized1: | fifo_lower_0/memory_reg | Implied   | 2 x 257              | RAM32M x 43	 | 
|switch__parameterized1: | fifo_lower_1/memory_reg | Implied   | 2 x 257              | RAM32M x 43	 | 
|switch__parameterized1: | fifo_upper_0/memory_reg | Implied   | 2 x 257              | RAM32M x 43	 | 
|switch__parameterized1: | fifo_upper_1/memory_reg | Implied   | 2 x 257              | RAM32M x 43	 | 
|switch__parameterized1: | fifo_lower_0/memory_reg | Implied   | 2 x 257              | RAM32M x 43	 | 
|switch__parameterized1: | fifo_lower_1/memory_reg | Implied   | 2 x 257              | RAM32M x 43	 | 
+------------------------+-------------------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:35 ; elapsed = 00:01:36 . Memory (MB): peak = 1521.105 ; gain = 78.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:44 ; elapsed = 00:01:46 . Memory (MB): peak = 1525.070 ; gain = 82.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:45 ; elapsed = 00:01:46 . Memory (MB): peak = 1525.070 ; gain = 82.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:51 ; elapsed = 00:01:52 . Memory (MB): peak = 1525.070 ; gain = 82.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:51 ; elapsed = 00:01:52 . Memory (MB): peak = 1525.070 ; gain = 82.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:52 ; elapsed = 00:01:53 . Memory (MB): peak = 1525.070 ; gain = 82.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:52 ; elapsed = 00:01:54 . Memory (MB): peak = 1525.070 ; gain = 82.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |LUT4   |   288|
|3     |LUT5   |  6328|
|4     |LUT6   |    88|
|5     |RAM32M |  2080|
|6     |FDRE   | 12680|
|7     |FDSE   |    24|
|8     |IBUF   |  2130|
|9     |OBUF   |  2064|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:52 ; elapsed = 00:01:54 . Memory (MB): peak = 1525.070 ; gain = 82.496
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:35 ; elapsed = 00:01:45 . Memory (MB): peak = 1525.070 ; gain = 23.906
Synthesis Optimization Complete : Time (s): cpu = 00:01:53 ; elapsed = 00:01:54 . Memory (MB): peak = 1525.070 ; gain = 82.496
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1535.703 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2080 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 6 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/My_Designs/UPIR/design/src/basys3_constraints.xdc]
Finished Parsing XDC File [C:/My_Designs/UPIR/design/src/basys3_constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1535.703 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2080 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 2080 instances

INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:12 ; elapsed = 00:02:15 . Memory (MB): peak = 1535.703 ; gain = 93.129
# report_utilization -file ./reports/utilization_8_256_2.txt
# synth_design -top genericMultistageInterconnectionNetwork -generic M=8 -generic messageW=512 -generic N=2 -part xc7a35tcpg236-1 -assert 
Command: synth_design -top genericMultistageInterconnectionNetwork -generic M=8 -generic messageW=512 -generic N=2 -part xc7a35tcpg236-1 -assert
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1535.703 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'genericMultistageInterconnectionNetwork' [C:/My_Designs/UPIR/design/src/genericMultistageInterconnectionNetwork.vhd:31]
	Parameter M bound to: 8 - type: integer 
	Parameter messageW bound to: 512 - type: integer 
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'switch' [C:/My_Designs/UPIR/design/src/switch.vhd:60]
	Parameter dest_code_W bound to: 8 - type: integer 
	Parameter message_W bound to: 512 - type: integer 
	Parameter input_W bound to: 520 - type: integer 
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module '\fork ' [C:/My_Designs/UPIR/design/src/fork.vhd:52]
	Parameter message_W bound to: 512 - type: integer 
	Parameter dest_code_W bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module '\fork ' (1#1) [C:/My_Designs/UPIR/design/src/fork.vhd:52]
INFO: [Synth 8-638] synthesizing module 'fifo' [C:/My_Designs/UPIR/design/src/fifo.vhd:25]
	Parameter N bound to: 2 - type: integer 
	Parameter W bound to: 516 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo' (2#1) [C:/My_Designs/UPIR/design/src/fifo.vhd:25]
INFO: [Synth 8-638] synthesizing module 'selector' [C:/My_Designs/UPIR/design/src/selector.vhd:67]
	Parameter dest_code_width bound to: 4 - type: integer 
	Parameter message_width bound to: 512 - type: integer 
	Parameter width_in bound to: 516 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'selector' (3#1) [C:/My_Designs/UPIR/design/src/selector.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'switch' (4#1) [C:/My_Designs/UPIR/design/src/switch.vhd:60]
INFO: [Synth 8-638] synthesizing module 'switch__parameterized0' [C:/My_Designs/UPIR/design/src/switch.vhd:60]
	Parameter dest_code_W bound to: 4 - type: integer 
	Parameter message_W bound to: 512 - type: integer 
	Parameter input_W bound to: 516 - type: integer 
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fork__parameterized0' [C:/My_Designs/UPIR/design/src/fork.vhd:52]
	Parameter message_W bound to: 512 - type: integer 
	Parameter dest_code_W bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized0' (4#1) [C:/My_Designs/UPIR/design/src/fork.vhd:52]
INFO: [Synth 8-638] synthesizing module 'fifo__parameterized0' [C:/My_Designs/UPIR/design/src/fifo.vhd:25]
	Parameter N bound to: 2 - type: integer 
	Parameter W bound to: 514 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo__parameterized0' (4#1) [C:/My_Designs/UPIR/design/src/fifo.vhd:25]
INFO: [Synth 8-638] synthesizing module 'selector__parameterized0' [C:/My_Designs/UPIR/design/src/selector.vhd:67]
	Parameter dest_code_width bound to: 2 - type: integer 
	Parameter message_width bound to: 512 - type: integer 
	Parameter width_in bound to: 514 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'selector__parameterized0' (4#1) [C:/My_Designs/UPIR/design/src/selector.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'switch__parameterized0' (4#1) [C:/My_Designs/UPIR/design/src/switch.vhd:60]
INFO: [Synth 8-638] synthesizing module 'switch__parameterized1' [C:/My_Designs/UPIR/design/src/switch.vhd:60]
	Parameter dest_code_W bound to: 2 - type: integer 
	Parameter message_W bound to: 512 - type: integer 
	Parameter input_W bound to: 514 - type: integer 
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fork__parameterized1' [C:/My_Designs/UPIR/design/src/fork.vhd:52]
	Parameter message_W bound to: 512 - type: integer 
	Parameter dest_code_W bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized1' (4#1) [C:/My_Designs/UPIR/design/src/fork.vhd:52]
INFO: [Synth 8-638] synthesizing module 'fifo__parameterized1' [C:/My_Designs/UPIR/design/src/fifo.vhd:25]
	Parameter N bound to: 2 - type: integer 
	Parameter W bound to: 513 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo__parameterized1' (4#1) [C:/My_Designs/UPIR/design/src/fifo.vhd:25]
INFO: [Synth 8-638] synthesizing module 'selector__parameterized1' [C:/My_Designs/UPIR/design/src/selector.vhd:67]
	Parameter dest_code_width bound to: 1 - type: integer 
	Parameter message_width bound to: 512 - type: integer 
	Parameter width_in bound to: 513 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'selector__parameterized1' (4#1) [C:/My_Designs/UPIR/design/src/selector.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'switch__parameterized1' (4#1) [C:/My_Designs/UPIR/design/src/switch.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'genericMultistageInterconnectionNetwork' (5#1) [C:/My_Designs/UPIR/design/src/genericMultistageInterconnectionNetwork.vhd:31]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1535.703 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1535.703 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1535.703 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1535.703 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/My_Designs/UPIR/design/src/basys3_constraints.xdc]
Finished Parsing XDC File [C:/My_Designs/UPIR/design/src/basys3_constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/My_Designs/UPIR/design/src/basys3_constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/genericMultistageInterconnectionNetwork_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/genericMultistageInterconnectionNetwork_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1642.293 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.241 . Memory (MB): peak = 1642.293 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 1642.293 ; gain = 106.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 1642.293 ; gain = 106.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 1642.293 ; gain = 106.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 1642.293 ; gain = 106.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    2 Bit       Adders := 96    
+---Registers : 
	              516 Bit    Registers := 16    
	              514 Bit    Registers := 16    
	              513 Bit    Registers := 16    
	                2 Bit    Registers := 48    
	                1 Bit    Registers := 96    
+---RAMs : 
	               1K Bit	(2 X 516 bit)          RAMs := 16    
	               1K Bit	(2 X 514 bit)          RAMs := 16    
	               1K Bit	(2 X 513 bit)          RAMs := 16    
+---Muxes : 
	   2 Input  512 Bit        Muxes := 24    
	   3 Input  512 Bit        Muxes := 24    
	   2 Input    4 Bit        Muxes := 8     
	   3 Input    4 Bit        Muxes := 8     
	   2 Input    2 Bit        Muxes := 56    
	   3 Input    2 Bit        Muxes := 8     
	   2 Input    1 Bit        Muxes := 152   
	   3 Input    1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:01 ; elapsed = 00:01:02 . Memory (MB): peak = 1642.293 ; gain = 106.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+----------------------------------------+-------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                             | RTL Object                                                                    | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------------------------+-------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|genericMultistageInterconnectionNetwork | Stage_gen[2].Block_gen[2].Switch_gen[0].Switch_top.st/fifo_lower_0/memory_reg | 2 x 513(READ_FIRST)    | W |   | 2 x 513(WRITE_FIRST)   |   | R | Port A and B     | 1      | 7      | 
|genericMultistageInterconnectionNetwork | Stage_gen[2].Block_gen[2].Switch_gen[0].Switch_top.st/fifo_lower_1/memory_reg | 2 x 513(READ_FIRST)    | W |   | 2 x 513(WRITE_FIRST)   |   | R | Port A and B     | 1      | 7      | 
|genericMultistageInterconnectionNetwork | Stage_gen[2].Block_gen[3].Switch_gen[0].Switch_top.st/fifo_upper_0/memory_reg | 2 x 513(READ_FIRST)    | W |   | 2 x 513(WRITE_FIRST)   |   | R | Port A and B     | 1      | 7      | 
|genericMultistageInterconnectionNetwork | Stage_gen[2].Block_gen[3].Switch_gen[0].Switch_top.st/fifo_upper_1/memory_reg | 2 x 513(READ_FIRST)    | W |   | 2 x 513(WRITE_FIRST)   |   | R | Port A and B     | 1      | 7      | 
|genericMultistageInterconnectionNetwork | Stage_gen[2].Block_gen[3].Switch_gen[0].Switch_top.st/fifo_lower_0/memory_reg | 2 x 513(READ_FIRST)    | W |   | 2 x 513(WRITE_FIRST)   |   | R | Port A and B     | 1      | 7      | 
|genericMultistageInterconnectionNetwork | Stage_gen[2].Block_gen[3].Switch_gen[0].Switch_top.st/fifo_lower_1/memory_reg | 2 x 513(READ_FIRST)    | W |   | 2 x 513(WRITE_FIRST)   |   | R | Port A and B     | 1      | 7      | 
+----------------------------------------+-------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping	Report (see note below)
+----------------------------------------+----------------------------------------------------------------------------------+-----------+----------------------+--------------+
|Module Name                             | RTL Object                                                                       | Inference | Size (Depth x Width) | Primitives   | 
+----------------------------------------+----------------------------------------------------------------------------------+-----------+----------------------+--------------+
|genericMultistageInterconnectionNetwork | Stage_gen[0].Block_gen[0].Switch_gen[0].Switch_top.st/fifo_upper_0/memory_reg    | Implied   | 2 x 516              | RAM32M x 86	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[0].Block_gen[0].Switch_gen[0].Switch_top.st/fifo_upper_1/memory_reg    | Implied   | 2 x 516              | RAM32M x 86	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[0].Block_gen[0].Switch_gen[0].Switch_top.st/fifo_lower_0/memory_reg    | Implied   | 2 x 516              | RAM32M x 86	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[0].Block_gen[0].Switch_gen[0].Switch_top.st/fifo_lower_1/memory_reg    | Implied   | 2 x 516              | RAM32M x 86	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[0].Block_gen[0].Switch_gen[1].Switch_top.st/fifo_upper_0/memory_reg    | Implied   | 2 x 516              | RAM32M x 86	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[0].Block_gen[0].Switch_gen[1].Switch_top.st/fifo_upper_1/memory_reg    | Implied   | 2 x 516              | RAM32M x 86	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[0].Block_gen[0].Switch_gen[1].Switch_top.st/fifo_lower_0/memory_reg    | Implied   | 2 x 516              | RAM32M x 86	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[0].Block_gen[0].Switch_gen[1].Switch_top.st/fifo_lower_1/memory_reg    | Implied   | 2 x 516              | RAM32M x 86	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[0].Block_gen[0].Switch_gen[2].Switch_bottom.sb/fifo_upper_0/memory_reg | Implied   | 2 x 516              | RAM32M x 86	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[0].Block_gen[0].Switch_gen[2].Switch_bottom.sb/fifo_upper_1/memory_reg | Implied   | 2 x 516              | RAM32M x 86	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[0].Block_gen[0].Switch_gen[2].Switch_bottom.sb/fifo_lower_0/memory_reg | Implied   | 2 x 516              | RAM32M x 86	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[0].Block_gen[0].Switch_gen[2].Switch_bottom.sb/fifo_lower_1/memory_reg | Implied   | 2 x 516              | RAM32M x 86	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[0].Block_gen[0].Switch_gen[3].Switch_bottom.sb/fifo_upper_0/memory_reg | Implied   | 2 x 516              | RAM32M x 86	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[0].Block_gen[0].Switch_gen[3].Switch_bottom.sb/fifo_upper_1/memory_reg | Implied   | 2 x 516              | RAM32M x 86	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[0].Block_gen[0].Switch_gen[3].Switch_bottom.sb/fifo_lower_0/memory_reg | Implied   | 2 x 516              | RAM32M x 86	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[0].Block_gen[0].Switch_gen[3].Switch_bottom.sb/fifo_lower_1/memory_reg | Implied   | 2 x 516              | RAM32M x 86	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[1].Block_gen[0].Switch_gen[0].Switch_top.st/fifo_upper_0/memory_reg    | Implied   | 2 x 514              | RAM32M x 86	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[1].Block_gen[0].Switch_gen[0].Switch_top.st/fifo_upper_1/memory_reg    | Implied   | 2 x 514              | RAM32M x 86	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[1].Block_gen[0].Switch_gen[0].Switch_top.st/fifo_lower_0/memory_reg    | Implied   | 2 x 514              | RAM32M x 86	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[1].Block_gen[0].Switch_gen[0].Switch_top.st/fifo_lower_1/memory_reg    | Implied   | 2 x 514              | RAM32M x 86	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[1].Block_gen[0].Switch_gen[1].Switch_bottom.sb/fifo_upper_0/memory_reg | Implied   | 2 x 514              | RAM32M x 86	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[1].Block_gen[0].Switch_gen[1].Switch_bottom.sb/fifo_upper_1/memory_reg | Implied   | 2 x 514              | RAM32M x 86	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[1].Block_gen[0].Switch_gen[1].Switch_bottom.sb/fifo_lower_0/memory_reg | Implied   | 2 x 514              | RAM32M x 86	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[1].Block_gen[0].Switch_gen[1].Switch_bottom.sb/fifo_lower_1/memory_reg | Implied   | 2 x 514              | RAM32M x 86	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[1].Block_gen[1].Switch_gen[0].Switch_top.st/fifo_upper_0/memory_reg    | Implied   | 2 x 514              | RAM32M x 86	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[1].Block_gen[1].Switch_gen[0].Switch_top.st/fifo_upper_1/memory_reg    | Implied   | 2 x 514              | RAM32M x 86	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[1].Block_gen[1].Switch_gen[0].Switch_top.st/fifo_lower_0/memory_reg    | Implied   | 2 x 514              | RAM32M x 86	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[1].Block_gen[1].Switch_gen[0].Switch_top.st/fifo_lower_1/memory_reg    | Implied   | 2 x 514              | RAM32M x 86	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[1].Block_gen[1].Switch_gen[1].Switch_bottom.sb/fifo_upper_0/memory_reg | Implied   | 2 x 514              | RAM32M x 86	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[1].Block_gen[1].Switch_gen[1].Switch_bottom.sb/fifo_upper_1/memory_reg | Implied   | 2 x 514              | RAM32M x 86	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[1].Block_gen[1].Switch_gen[1].Switch_bottom.sb/fifo_lower_0/memory_reg | Implied   | 2 x 514              | RAM32M x 86	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[1].Block_gen[1].Switch_gen[1].Switch_bottom.sb/fifo_lower_1/memory_reg | Implied   | 2 x 514              | RAM32M x 86	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[2].Block_gen[0].Switch_gen[0].Switch_top.st/fifo_upper_0/memory_reg    | Implied   | 2 x 513              | RAM32M x 86	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[2].Block_gen[0].Switch_gen[0].Switch_top.st/fifo_upper_1/memory_reg    | Implied   | 2 x 513              | RAM32M x 86	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[2].Block_gen[0].Switch_gen[0].Switch_top.st/fifo_lower_0/memory_reg    | Implied   | 2 x 513              | RAM32M x 86	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[2].Block_gen[0].Switch_gen[0].Switch_top.st/fifo_lower_1/memory_reg    | Implied   | 2 x 513              | RAM32M x 86	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[2].Block_gen[1].Switch_gen[0].Switch_top.st/fifo_upper_0/memory_reg    | Implied   | 2 x 513              | RAM32M x 86	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[2].Block_gen[1].Switch_gen[0].Switch_top.st/fifo_upper_1/memory_reg    | Implied   | 2 x 513              | RAM32M x 86	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[2].Block_gen[1].Switch_gen[0].Switch_top.st/fifo_lower_0/memory_reg    | Implied   | 2 x 513              | RAM32M x 86	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[2].Block_gen[1].Switch_gen[0].Switch_top.st/fifo_lower_1/memory_reg    | Implied   | 2 x 513              | RAM32M x 86	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[2].Block_gen[2].Switch_gen[0].Switch_top.st/fifo_upper_0/memory_reg    | Implied   | 2 x 513              | RAM32M x 86	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[2].Block_gen[2].Switch_gen[0].Switch_top.st/fifo_upper_1/memory_reg    | Implied   | 2 x 513              | RAM32M x 86	 | 
+----------------------------------------+----------------------------------------------------------------------------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:06 ; elapsed = 00:01:07 . Memory (MB): peak = 1642.293 ; gain = 106.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:35 ; elapsed = 00:01:37 . Memory (MB): peak = 1642.293 ; gain = 106.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+----------------------------------------+-------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                             | RTL Object                                                                    | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------------------------+-------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|genericMultistageInterconnectionNetwork | Stage_gen[2].Block_gen[2].Switch_gen[0].Switch_top.st/fifo_lower_0/memory_reg | 2 x 513(READ_FIRST)    | W |   | 2 x 513(WRITE_FIRST)   |   | R | Port A and B     | 1      | 7      | 
|genericMultistageInterconnectionNetwork | Stage_gen[2].Block_gen[2].Switch_gen[0].Switch_top.st/fifo_lower_1/memory_reg | 2 x 513(READ_FIRST)    | W |   | 2 x 513(WRITE_FIRST)   |   | R | Port A and B     | 1      | 7      | 
|genericMultistageInterconnectionNetwork | Stage_gen[2].Block_gen[3].Switch_gen[0].Switch_top.st/fifo_upper_0/memory_reg | 2 x 513(READ_FIRST)    | W |   | 2 x 513(WRITE_FIRST)   |   | R | Port A and B     | 1      | 7      | 
|genericMultistageInterconnectionNetwork | Stage_gen[2].Block_gen[3].Switch_gen[0].Switch_top.st/fifo_upper_1/memory_reg | 2 x 513(READ_FIRST)    | W |   | 2 x 513(WRITE_FIRST)   |   | R | Port A and B     | 1      | 7      | 
|genericMultistageInterconnectionNetwork | Stage_gen[2].Block_gen[3].Switch_gen[0].Switch_top.st/fifo_lower_0/memory_reg | 2 x 513(READ_FIRST)    | W |   | 2 x 513(WRITE_FIRST)   |   | R | Port A and B     | 1      | 7      | 
|genericMultistageInterconnectionNetwork | Stage_gen[2].Block_gen[3].Switch_gen[0].Switch_top.st/fifo_lower_1/memory_reg | 2 x 513(READ_FIRST)    | W |   | 2 x 513(WRITE_FIRST)   |   | R | Port A and B     | 1      | 7      | 
+----------------------------------------+-------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping	Report
+----------------------------------------+----------------------------------------------------------------------------------+-----------+----------------------+--------------+
|Module Name                             | RTL Object                                                                       | Inference | Size (Depth x Width) | Primitives   | 
+----------------------------------------+----------------------------------------------------------------------------------+-----------+----------------------+--------------+
|genericMultistageInterconnectionNetwork | Stage_gen[0].Block_gen[0].Switch_gen[0].Switch_top.st/fifo_upper_0/memory_reg    | Implied   | 2 x 516              | RAM32M x 86	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[0].Block_gen[0].Switch_gen[0].Switch_top.st/fifo_upper_1/memory_reg    | Implied   | 2 x 516              | RAM32M x 86	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[0].Block_gen[0].Switch_gen[0].Switch_top.st/fifo_lower_0/memory_reg    | Implied   | 2 x 516              | RAM32M x 86	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[0].Block_gen[0].Switch_gen[0].Switch_top.st/fifo_lower_1/memory_reg    | Implied   | 2 x 516              | RAM32M x 86	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[0].Block_gen[0].Switch_gen[1].Switch_top.st/fifo_upper_0/memory_reg    | Implied   | 2 x 516              | RAM32M x 86	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[0].Block_gen[0].Switch_gen[1].Switch_top.st/fifo_upper_1/memory_reg    | Implied   | 2 x 516              | RAM32M x 86	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[0].Block_gen[0].Switch_gen[1].Switch_top.st/fifo_lower_0/memory_reg    | Implied   | 2 x 516              | RAM32M x 86	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[0].Block_gen[0].Switch_gen[1].Switch_top.st/fifo_lower_1/memory_reg    | Implied   | 2 x 516              | RAM32M x 86	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[0].Block_gen[0].Switch_gen[2].Switch_bottom.sb/fifo_upper_0/memory_reg | Implied   | 2 x 516              | RAM32M x 86	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[0].Block_gen[0].Switch_gen[2].Switch_bottom.sb/fifo_upper_1/memory_reg | Implied   | 2 x 516              | RAM32M x 86	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[0].Block_gen[0].Switch_gen[2].Switch_bottom.sb/fifo_lower_0/memory_reg | Implied   | 2 x 516              | RAM32M x 86	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[0].Block_gen[0].Switch_gen[2].Switch_bottom.sb/fifo_lower_1/memory_reg | Implied   | 2 x 516              | RAM32M x 86	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[0].Block_gen[0].Switch_gen[3].Switch_bottom.sb/fifo_upper_0/memory_reg | Implied   | 2 x 516              | RAM32M x 86	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[0].Block_gen[0].Switch_gen[3].Switch_bottom.sb/fifo_upper_1/memory_reg | Implied   | 2 x 516              | RAM32M x 86	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[0].Block_gen[0].Switch_gen[3].Switch_bottom.sb/fifo_lower_0/memory_reg | Implied   | 2 x 516              | RAM32M x 86	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[0].Block_gen[0].Switch_gen[3].Switch_bottom.sb/fifo_lower_1/memory_reg | Implied   | 2 x 516              | RAM32M x 86	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[1].Block_gen[0].Switch_gen[0].Switch_top.st/fifo_upper_0/memory_reg    | Implied   | 2 x 514              | RAM32M x 86	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[1].Block_gen[0].Switch_gen[0].Switch_top.st/fifo_upper_1/memory_reg    | Implied   | 2 x 514              | RAM32M x 86	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[1].Block_gen[0].Switch_gen[0].Switch_top.st/fifo_lower_0/memory_reg    | Implied   | 2 x 514              | RAM32M x 86	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[1].Block_gen[0].Switch_gen[0].Switch_top.st/fifo_lower_1/memory_reg    | Implied   | 2 x 514              | RAM32M x 86	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[1].Block_gen[0].Switch_gen[1].Switch_bottom.sb/fifo_upper_0/memory_reg | Implied   | 2 x 514              | RAM32M x 86	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[1].Block_gen[0].Switch_gen[1].Switch_bottom.sb/fifo_upper_1/memory_reg | Implied   | 2 x 514              | RAM32M x 86	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[1].Block_gen[0].Switch_gen[1].Switch_bottom.sb/fifo_lower_0/memory_reg | Implied   | 2 x 514              | RAM32M x 86	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[1].Block_gen[0].Switch_gen[1].Switch_bottom.sb/fifo_lower_1/memory_reg | Implied   | 2 x 514              | RAM32M x 86	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[1].Block_gen[1].Switch_gen[0].Switch_top.st/fifo_upper_0/memory_reg    | Implied   | 2 x 514              | RAM32M x 86	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[1].Block_gen[1].Switch_gen[0].Switch_top.st/fifo_upper_1/memory_reg    | Implied   | 2 x 514              | RAM32M x 86	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[1].Block_gen[1].Switch_gen[0].Switch_top.st/fifo_lower_0/memory_reg    | Implied   | 2 x 514              | RAM32M x 86	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[1].Block_gen[1].Switch_gen[0].Switch_top.st/fifo_lower_1/memory_reg    | Implied   | 2 x 514              | RAM32M x 86	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[1].Block_gen[1].Switch_gen[1].Switch_bottom.sb/fifo_upper_0/memory_reg | Implied   | 2 x 514              | RAM32M x 86	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[1].Block_gen[1].Switch_gen[1].Switch_bottom.sb/fifo_upper_1/memory_reg | Implied   | 2 x 514              | RAM32M x 86	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[1].Block_gen[1].Switch_gen[1].Switch_bottom.sb/fifo_lower_0/memory_reg | Implied   | 2 x 514              | RAM32M x 86	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[1].Block_gen[1].Switch_gen[1].Switch_bottom.sb/fifo_lower_1/memory_reg | Implied   | 2 x 514              | RAM32M x 86	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[2].Block_gen[0].Switch_gen[0].Switch_top.st/fifo_upper_0/memory_reg    | Implied   | 2 x 513              | RAM32M x 86	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[2].Block_gen[0].Switch_gen[0].Switch_top.st/fifo_upper_1/memory_reg    | Implied   | 2 x 513              | RAM32M x 86	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[2].Block_gen[0].Switch_gen[0].Switch_top.st/fifo_lower_0/memory_reg    | Implied   | 2 x 513              | RAM32M x 86	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[2].Block_gen[0].Switch_gen[0].Switch_top.st/fifo_lower_1/memory_reg    | Implied   | 2 x 513              | RAM32M x 86	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[2].Block_gen[1].Switch_gen[0].Switch_top.st/fifo_upper_0/memory_reg    | Implied   | 2 x 513              | RAM32M x 86	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[2].Block_gen[1].Switch_gen[0].Switch_top.st/fifo_upper_1/memory_reg    | Implied   | 2 x 513              | RAM32M x 86	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[2].Block_gen[1].Switch_gen[0].Switch_top.st/fifo_lower_0/memory_reg    | Implied   | 2 x 513              | RAM32M x 86	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[2].Block_gen[1].Switch_gen[0].Switch_top.st/fifo_lower_1/memory_reg    | Implied   | 2 x 513              | RAM32M x 86	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[2].Block_gen[2].Switch_gen[0].Switch_top.st/fifo_upper_0/memory_reg    | Implied   | 2 x 513              | RAM32M x 86	 | 
|genericMultistageInterconnectionNetwork | Stage_gen[2].Block_gen[2].Switch_gen[0].Switch_top.st/fifo_upper_1/memory_reg    | Implied   | 2 x 513              | RAM32M x 86	 | 
+----------------------------------------+----------------------------------------------------------------------------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance Stage_gen[2].Block_gen[2].Switch_gen[0].Switch_top.st/fifo_lower_0/memory_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[2].Block_gen[2].Switch_gen[0].Switch_top.st/fifo_lower_0/memory_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[2].Block_gen[2].Switch_gen[0].Switch_top.st/fifo_lower_0/memory_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[2].Block_gen[2].Switch_gen[0].Switch_top.st/fifo_lower_0/memory_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[2].Block_gen[2].Switch_gen[0].Switch_top.st/fifo_lower_0/memory_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[2].Block_gen[2].Switch_gen[0].Switch_top.st/fifo_lower_0/memory_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[2].Block_gen[2].Switch_gen[0].Switch_top.st/fifo_lower_0/memory_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[2].Block_gen[2].Switch_gen[0].Switch_top.st/fifo_lower_0/memory_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[2].Block_gen[2].Switch_gen[0].Switch_top.st/fifo_lower_1/memory_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[2].Block_gen[2].Switch_gen[0].Switch_top.st/fifo_lower_1/memory_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[2].Block_gen[2].Switch_gen[0].Switch_top.st/fifo_lower_1/memory_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[2].Block_gen[2].Switch_gen[0].Switch_top.st/fifo_lower_1/memory_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[2].Block_gen[2].Switch_gen[0].Switch_top.st/fifo_lower_1/memory_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[2].Block_gen[2].Switch_gen[0].Switch_top.st/fifo_lower_1/memory_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[2].Block_gen[2].Switch_gen[0].Switch_top.st/fifo_lower_1/memory_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[2].Block_gen[2].Switch_gen[0].Switch_top.st/fifo_lower_1/memory_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[2].Block_gen[3].Switch_gen[0].Switch_top.st/fifo_upper_0/memory_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[2].Block_gen[3].Switch_gen[0].Switch_top.st/fifo_upper_0/memory_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[2].Block_gen[3].Switch_gen[0].Switch_top.st/fifo_upper_0/memory_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[2].Block_gen[3].Switch_gen[0].Switch_top.st/fifo_upper_0/memory_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[2].Block_gen[3].Switch_gen[0].Switch_top.st/fifo_upper_0/memory_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[2].Block_gen[3].Switch_gen[0].Switch_top.st/fifo_upper_0/memory_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[2].Block_gen[3].Switch_gen[0].Switch_top.st/fifo_upper_0/memory_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[2].Block_gen[3].Switch_gen[0].Switch_top.st/fifo_upper_0/memory_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[2].Block_gen[3].Switch_gen[0].Switch_top.st/fifo_upper_1/memory_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[2].Block_gen[3].Switch_gen[0].Switch_top.st/fifo_upper_1/memory_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[2].Block_gen[3].Switch_gen[0].Switch_top.st/fifo_upper_1/memory_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[2].Block_gen[3].Switch_gen[0].Switch_top.st/fifo_upper_1/memory_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[2].Block_gen[3].Switch_gen[0].Switch_top.st/fifo_upper_1/memory_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[2].Block_gen[3].Switch_gen[0].Switch_top.st/fifo_upper_1/memory_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[2].Block_gen[3].Switch_gen[0].Switch_top.st/fifo_upper_1/memory_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[2].Block_gen[3].Switch_gen[0].Switch_top.st/fifo_upper_1/memory_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[2].Block_gen[3].Switch_gen[0].Switch_top.st/fifo_lower_0/memory_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[2].Block_gen[3].Switch_gen[0].Switch_top.st/fifo_lower_0/memory_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[2].Block_gen[3].Switch_gen[0].Switch_top.st/fifo_lower_0/memory_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[2].Block_gen[3].Switch_gen[0].Switch_top.st/fifo_lower_0/memory_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[2].Block_gen[3].Switch_gen[0].Switch_top.st/fifo_lower_0/memory_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[2].Block_gen[3].Switch_gen[0].Switch_top.st/fifo_lower_0/memory_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[2].Block_gen[3].Switch_gen[0].Switch_top.st/fifo_lower_0/memory_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[2].Block_gen[3].Switch_gen[0].Switch_top.st/fifo_lower_0/memory_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[2].Block_gen[3].Switch_gen[0].Switch_top.st/fifo_lower_1/memory_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[2].Block_gen[3].Switch_gen[0].Switch_top.st/fifo_lower_1/memory_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[2].Block_gen[3].Switch_gen[0].Switch_top.st/fifo_lower_1/memory_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[2].Block_gen[3].Switch_gen[0].Switch_top.st/fifo_lower_1/memory_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[2].Block_gen[3].Switch_gen[0].Switch_top.st/fifo_lower_1/memory_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[2].Block_gen[3].Switch_gen[0].Switch_top.st/fifo_lower_1/memory_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[2].Block_gen[3].Switch_gen[0].Switch_top.st/fifo_lower_1/memory_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Stage_gen[2].Block_gen[3].Switch_gen[0].Switch_top.st/fifo_lower_1/memory_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:11 ; elapsed = 00:02:14 . Memory (MB): peak = 1696.922 ; gain = 161.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:24 ; elapsed = 00:02:26 . Memory (MB): peak = 1696.922 ; gain = 161.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:24 ; elapsed = 00:02:26 . Memory (MB): peak = 1696.922 ; gain = 161.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:35 ; elapsed = 00:02:37 . Memory (MB): peak = 1696.922 ; gain = 161.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:35 ; elapsed = 00:02:37 . Memory (MB): peak = 1696.922 ; gain = 161.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:39 ; elapsed = 00:02:42 . Memory (MB): peak = 1696.922 ; gain = 161.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:39 ; elapsed = 00:02:42 . Memory (MB): peak = 1696.922 ; gain = 161.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |LUT1     |    38|
|3     |LUT3     |    16|
|4     |LUT4     |   219|
|5     |LUT5     | 12478|
|6     |LUT6     |   130|
|7     |RAM32M   |  3612|
|8     |RAMB18E1 |     6|
|9     |RAMB36E1 |    42|
|10    |FDRE     | 21990|
|11    |FDSE     |    24|
|12    |IBUF     |  4178|
|13    |OBUF     |  4112|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:39 ; elapsed = 00:02:42 . Memory (MB): peak = 1696.922 ; gain = 161.219
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:17 ; elapsed = 00:02:29 . Memory (MB): peak = 1696.922 ; gain = 54.629
Synthesis Optimization Complete : Time (s): cpu = 00:02:40 ; elapsed = 00:02:42 . Memory (MB): peak = 1696.922 ; gain = 161.219
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1696.922 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3660 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 9 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/My_Designs/UPIR/design/src/basys3_constraints.xdc]
Finished Parsing XDC File [C:/My_Designs/UPIR/design/src/basys3_constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 1696.922 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3612 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 3612 instances

INFO: [Common 17-83] Releasing license: Synthesis
86 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:09 ; elapsed = 00:03:13 . Memory (MB): peak = 1696.922 ; gain = 161.219
# report_utilization -file ./reports/utilization_8_512_2.txt
# synth_design -top genericMultistageInterconnectionNetwork -generic M=16 -generic messageW=32 -generic N=2  -part xc7a35tcpg236-1 -assert 
Command: synth_design -top genericMultistageInterconnectionNetwork -generic M=16 -generic messageW=32 -generic N=2 -part xc7a35tcpg236-1 -assert
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1696.922 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'genericMultistageInterconnectionNetwork' [C:/My_Designs/UPIR/design/src/genericMultistageInterconnectionNetwork.vhd:31]
	Parameter M bound to: 16 - type: integer 
	Parameter messageW bound to: 32 - type: integer 
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'switch' [C:/My_Designs/UPIR/design/src/switch.vhd:60]
	Parameter dest_code_W bound to: 16 - type: integer 
	Parameter message_W bound to: 32 - type: integer 
	Parameter input_W bound to: 48 - type: integer 
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module '\fork ' [C:/My_Designs/UPIR/design/src/fork.vhd:52]
	Parameter message_W bound to: 32 - type: integer 
	Parameter dest_code_W bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module '\fork ' (1#1) [C:/My_Designs/UPIR/design/src/fork.vhd:52]
INFO: [Synth 8-638] synthesizing module 'fifo' [C:/My_Designs/UPIR/design/src/fifo.vhd:25]
	Parameter N bound to: 2 - type: integer 
	Parameter W bound to: 40 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo' (2#1) [C:/My_Designs/UPIR/design/src/fifo.vhd:25]
INFO: [Synth 8-638] synthesizing module 'selector' [C:/My_Designs/UPIR/design/src/selector.vhd:67]
	Parameter dest_code_width bound to: 8 - type: integer 
	Parameter message_width bound to: 32 - type: integer 
	Parameter width_in bound to: 40 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'selector' (3#1) [C:/My_Designs/UPIR/design/src/selector.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'switch' (4#1) [C:/My_Designs/UPIR/design/src/switch.vhd:60]
INFO: [Synth 8-638] synthesizing module 'switch__parameterized0' [C:/My_Designs/UPIR/design/src/switch.vhd:60]
	Parameter dest_code_W bound to: 8 - type: integer 
	Parameter message_W bound to: 32 - type: integer 
	Parameter input_W bound to: 40 - type: integer 
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fork__parameterized0' [C:/My_Designs/UPIR/design/src/fork.vhd:52]
	Parameter message_W bound to: 32 - type: integer 
	Parameter dest_code_W bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized0' (4#1) [C:/My_Designs/UPIR/design/src/fork.vhd:52]
INFO: [Synth 8-638] synthesizing module 'fifo__parameterized0' [C:/My_Designs/UPIR/design/src/fifo.vhd:25]
	Parameter N bound to: 2 - type: integer 
	Parameter W bound to: 36 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo__parameterized0' (4#1) [C:/My_Designs/UPIR/design/src/fifo.vhd:25]
INFO: [Synth 8-638] synthesizing module 'selector__parameterized0' [C:/My_Designs/UPIR/design/src/selector.vhd:67]
	Parameter dest_code_width bound to: 4 - type: integer 
	Parameter message_width bound to: 32 - type: integer 
	Parameter width_in bound to: 36 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'selector__parameterized0' (4#1) [C:/My_Designs/UPIR/design/src/selector.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'switch__parameterized0' (4#1) [C:/My_Designs/UPIR/design/src/switch.vhd:60]
INFO: [Synth 8-638] synthesizing module 'switch__parameterized1' [C:/My_Designs/UPIR/design/src/switch.vhd:60]
	Parameter dest_code_W bound to: 4 - type: integer 
	Parameter message_W bound to: 32 - type: integer 
	Parameter input_W bound to: 36 - type: integer 
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fork__parameterized1' [C:/My_Designs/UPIR/design/src/fork.vhd:52]
	Parameter message_W bound to: 32 - type: integer 
	Parameter dest_code_W bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized1' (4#1) [C:/My_Designs/UPIR/design/src/fork.vhd:52]
INFO: [Synth 8-638] synthesizing module 'fifo__parameterized1' [C:/My_Designs/UPIR/design/src/fifo.vhd:25]
	Parameter N bound to: 2 - type: integer 
	Parameter W bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo__parameterized1' (4#1) [C:/My_Designs/UPIR/design/src/fifo.vhd:25]
INFO: [Synth 8-638] synthesizing module 'selector__parameterized1' [C:/My_Designs/UPIR/design/src/selector.vhd:67]
	Parameter dest_code_width bound to: 2 - type: integer 
	Parameter message_width bound to: 32 - type: integer 
	Parameter width_in bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'selector__parameterized1' (4#1) [C:/My_Designs/UPIR/design/src/selector.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'switch__parameterized1' (4#1) [C:/My_Designs/UPIR/design/src/switch.vhd:60]
INFO: [Synth 8-638] synthesizing module 'switch__parameterized2' [C:/My_Designs/UPIR/design/src/switch.vhd:60]
	Parameter dest_code_W bound to: 2 - type: integer 
	Parameter message_W bound to: 32 - type: integer 
	Parameter input_W bound to: 34 - type: integer 
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fork__parameterized2' [C:/My_Designs/UPIR/design/src/fork.vhd:52]
	Parameter message_W bound to: 32 - type: integer 
	Parameter dest_code_W bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized2' (4#1) [C:/My_Designs/UPIR/design/src/fork.vhd:52]
INFO: [Synth 8-638] synthesizing module 'fifo__parameterized2' [C:/My_Designs/UPIR/design/src/fifo.vhd:25]
	Parameter N bound to: 2 - type: integer 
	Parameter W bound to: 33 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo__parameterized2' (4#1) [C:/My_Designs/UPIR/design/src/fifo.vhd:25]
INFO: [Synth 8-638] synthesizing module 'selector__parameterized2' [C:/My_Designs/UPIR/design/src/selector.vhd:67]
	Parameter dest_code_width bound to: 1 - type: integer 
	Parameter message_width bound to: 32 - type: integer 
	Parameter width_in bound to: 33 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'selector__parameterized2' (4#1) [C:/My_Designs/UPIR/design/src/selector.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'switch__parameterized2' (4#1) [C:/My_Designs/UPIR/design/src/switch.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'genericMultistageInterconnectionNetwork' (5#1) [C:/My_Designs/UPIR/design/src/genericMultistageInterconnectionNetwork.vhd:31]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1696.922 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1696.922 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1696.922 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.640 . Memory (MB): peak = 1696.922 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/My_Designs/UPIR/design/src/basys3_constraints.xdc]
Finished Parsing XDC File [C:/My_Designs/UPIR/design/src/basys3_constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/My_Designs/UPIR/design/src/basys3_constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/genericMultistageInterconnectionNetwork_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/genericMultistageInterconnectionNetwork_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1736.309 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.090 . Memory (MB): peak = 1736.309 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:24 . Memory (MB): peak = 1736.309 ; gain = 39.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:24 . Memory (MB): peak = 1736.309 ; gain = 39.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:24 . Memory (MB): peak = 1736.309 ; gain = 39.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1736.309 ; gain = 39.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    2 Bit       Adders := 256   
+---Registers : 
	               40 Bit    Registers := 32    
	               36 Bit    Registers := 32    
	               34 Bit    Registers := 32    
	               33 Bit    Registers := 32    
	                2 Bit    Registers := 128   
	                1 Bit    Registers := 256   
+---RAMs : 
	               80 Bit	(2 X 40 bit)          RAMs := 32    
	               72 Bit	(2 X 36 bit)          RAMs := 32    
	               68 Bit	(2 X 34 bit)          RAMs := 32    
	               66 Bit	(2 X 33 bit)          RAMs := 32    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 64    
	   3 Input   32 Bit        Muxes := 64    
	   2 Input    8 Bit        Muxes := 16    
	   3 Input    8 Bit        Muxes := 16    
	   2 Input    4 Bit        Muxes := 16    
	   3 Input    4 Bit        Muxes := 16    
	   2 Input    2 Bit        Muxes := 144   
	   3 Input    2 Bit        Muxes := 16    
	   2 Input    1 Bit        Muxes := 400   
	   3 Input    1 Bit        Muxes := 16    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:39 . Memory (MB): peak = 1736.309 ; gain = 39.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping	Report (see note below)
+------------------------+-------------------------+-----------+----------------------+-------------+
|Module Name             | RTL Object              | Inference | Size (Depth x Width) | Primitives  | 
+------------------------+-------------------------+-----------+----------------------+-------------+
|switch:                 | fifo_upper_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|switch:                 | fifo_lower_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|switch:                 | fifo_upper_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|switch:                 | fifo_lower_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|switch:                 | fifo_upper_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|switch:                 | fifo_lower_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|switch:                 | fifo_upper_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|switch:                 | fifo_lower_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|switch:                 | fifo_upper_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|switch:                 | fifo_lower_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|switch:                 | fifo_upper_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|switch:                 | fifo_lower_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|switch:                 | fifo_upper_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|switch:                 | fifo_lower_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|switch:                 | fifo_upper_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|switch:                 | fifo_lower_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|switch:                 | fifo_upper_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|switch:                 | fifo_lower_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|switch:                 | fifo_upper_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|switch:                 | fifo_lower_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|switch:                 | fifo_upper_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|switch:                 | fifo_lower_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|switch:                 | fifo_upper_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|switch:                 | fifo_lower_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|switch:                 | fifo_upper_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|switch:                 | fifo_lower_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|switch:                 | fifo_upper_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|switch:                 | fifo_lower_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|switch:                 | fifo_upper_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|switch:                 | fifo_lower_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|switch:                 | fifo_upper_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|switch:                 | fifo_lower_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|switch__parameterized0: | fifo_upper_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|switch__parameterized0: | fifo_upper_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|switch__parameterized0: | fifo_lower_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|switch__parameterized0: | fifo_lower_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|switch__parameterized0: | fifo_upper_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|switch__parameterized0: | fifo_upper_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|switch__parameterized0: | fifo_lower_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|switch__parameterized0: | fifo_lower_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|switch__parameterized0: | fifo_upper_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|switch__parameterized0: | fifo_upper_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|switch__parameterized0: | fifo_lower_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|switch__parameterized0: | fifo_lower_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|switch__parameterized0: | fifo_upper_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|switch__parameterized0: | fifo_upper_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|switch__parameterized0: | fifo_lower_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|switch__parameterized0: | fifo_lower_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|switch__parameterized0: | fifo_upper_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|switch__parameterized0: | fifo_upper_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|switch__parameterized0: | fifo_lower_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|switch__parameterized0: | fifo_lower_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|switch__parameterized0: | fifo_upper_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|switch__parameterized0: | fifo_upper_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|switch__parameterized0: | fifo_lower_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|switch__parameterized0: | fifo_lower_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|switch__parameterized0: | fifo_upper_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|switch__parameterized0: | fifo_upper_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|switch__parameterized0: | fifo_lower_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|switch__parameterized0: | fifo_lower_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|switch__parameterized0: | fifo_upper_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|switch__parameterized0: | fifo_upper_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|switch__parameterized0: | fifo_lower_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|switch__parameterized0: | fifo_lower_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|switch__parameterized1: | fifo_upper_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|switch__parameterized1: | fifo_upper_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|switch__parameterized1: | fifo_lower_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|switch__parameterized1: | fifo_lower_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|switch__parameterized1: | fifo_upper_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|switch__parameterized1: | fifo_upper_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|switch__parameterized1: | fifo_lower_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|switch__parameterized1: | fifo_lower_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|switch__parameterized1: | fifo_upper_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|switch__parameterized1: | fifo_upper_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|switch__parameterized1: | fifo_lower_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|switch__parameterized1: | fifo_lower_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|switch__parameterized1: | fifo_upper_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|switch__parameterized1: | fifo_upper_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|switch__parameterized1: | fifo_lower_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|switch__parameterized1: | fifo_lower_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|switch__parameterized1: | fifo_upper_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|switch__parameterized1: | fifo_upper_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|switch__parameterized1: | fifo_lower_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|switch__parameterized1: | fifo_lower_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|switch__parameterized1: | fifo_upper_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|switch__parameterized1: | fifo_upper_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|switch__parameterized1: | fifo_lower_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|switch__parameterized1: | fifo_lower_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|switch__parameterized1: | fifo_upper_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|switch__parameterized1: | fifo_upper_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|switch__parameterized1: | fifo_lower_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|switch__parameterized1: | fifo_lower_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|switch__parameterized1: | fifo_upper_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|switch__parameterized1: | fifo_upper_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|switch__parameterized1: | fifo_lower_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|switch__parameterized1: | fifo_lower_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|switch__parameterized2: | fifo_upper_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|switch__parameterized2: | fifo_upper_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|switch__parameterized2: | fifo_lower_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|switch__parameterized2: | fifo_lower_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|switch__parameterized2: | fifo_upper_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|switch__parameterized2: | fifo_upper_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|switch__parameterized2: | fifo_lower_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|switch__parameterized2: | fifo_lower_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|switch__parameterized2: | fifo_upper_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|switch__parameterized2: | fifo_upper_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|switch__parameterized2: | fifo_lower_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|switch__parameterized2: | fifo_lower_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|switch__parameterized2: | fifo_upper_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|switch__parameterized2: | fifo_upper_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|switch__parameterized2: | fifo_lower_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|switch__parameterized2: | fifo_lower_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|switch__parameterized2: | fifo_upper_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|switch__parameterized2: | fifo_upper_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|switch__parameterized2: | fifo_lower_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|switch__parameterized2: | fifo_lower_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|switch__parameterized2: | fifo_upper_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|switch__parameterized2: | fifo_upper_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|switch__parameterized2: | fifo_lower_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|switch__parameterized2: | fifo_lower_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|switch__parameterized2: | fifo_upper_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|switch__parameterized2: | fifo_upper_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|switch__parameterized2: | fifo_lower_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|switch__parameterized2: | fifo_lower_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|switch__parameterized2: | fifo_upper_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|switch__parameterized2: | fifo_upper_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|switch__parameterized2: | fifo_lower_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|switch__parameterized2: | fifo_lower_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
+------------------------+-------------------------+-----------+----------------------+-------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:41 ; elapsed = 00:00:41 . Memory (MB): peak = 1736.309 ; gain = 39.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:45 ; elapsed = 00:00:45 . Memory (MB): peak = 1736.309 ; gain = 39.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping	Report
+------------------------+-------------------------+-----------+----------------------+-------------+
|Module Name             | RTL Object              | Inference | Size (Depth x Width) | Primitives  | 
+------------------------+-------------------------+-----------+----------------------+-------------+
|switch:                 | fifo_upper_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|switch:                 | fifo_lower_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|switch:                 | fifo_upper_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|switch:                 | fifo_lower_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|switch:                 | fifo_upper_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|switch:                 | fifo_lower_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|switch:                 | fifo_upper_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|switch:                 | fifo_lower_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|switch:                 | fifo_upper_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|switch:                 | fifo_lower_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|switch:                 | fifo_upper_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|switch:                 | fifo_lower_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|switch:                 | fifo_upper_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|switch:                 | fifo_lower_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|switch:                 | fifo_upper_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|switch:                 | fifo_lower_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|switch:                 | fifo_upper_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|switch:                 | fifo_lower_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|switch:                 | fifo_upper_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|switch:                 | fifo_lower_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|switch:                 | fifo_upper_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|switch:                 | fifo_lower_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|switch:                 | fifo_upper_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|switch:                 | fifo_lower_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|switch:                 | fifo_upper_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|switch:                 | fifo_lower_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|switch:                 | fifo_upper_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|switch:                 | fifo_lower_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|switch:                 | fifo_upper_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|switch:                 | fifo_lower_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|switch:                 | fifo_upper_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|switch:                 | fifo_lower_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|switch__parameterized0: | fifo_upper_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|switch__parameterized0: | fifo_upper_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|switch__parameterized0: | fifo_lower_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|switch__parameterized0: | fifo_lower_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|switch__parameterized0: | fifo_upper_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|switch__parameterized0: | fifo_upper_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|switch__parameterized0: | fifo_lower_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|switch__parameterized0: | fifo_lower_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|switch__parameterized0: | fifo_upper_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|switch__parameterized0: | fifo_upper_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|switch__parameterized0: | fifo_lower_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|switch__parameterized0: | fifo_lower_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|switch__parameterized0: | fifo_upper_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|switch__parameterized0: | fifo_upper_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|switch__parameterized0: | fifo_lower_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|switch__parameterized0: | fifo_lower_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|switch__parameterized0: | fifo_upper_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|switch__parameterized0: | fifo_upper_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|switch__parameterized0: | fifo_lower_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|switch__parameterized0: | fifo_lower_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|switch__parameterized0: | fifo_upper_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|switch__parameterized0: | fifo_upper_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|switch__parameterized0: | fifo_lower_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|switch__parameterized0: | fifo_lower_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|switch__parameterized0: | fifo_upper_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|switch__parameterized0: | fifo_upper_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|switch__parameterized0: | fifo_lower_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|switch__parameterized0: | fifo_lower_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|switch__parameterized0: | fifo_upper_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|switch__parameterized0: | fifo_upper_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|switch__parameterized0: | fifo_lower_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|switch__parameterized0: | fifo_lower_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|switch__parameterized1: | fifo_upper_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|switch__parameterized1: | fifo_upper_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|switch__parameterized1: | fifo_lower_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|switch__parameterized1: | fifo_lower_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|switch__parameterized1: | fifo_upper_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|switch__parameterized1: | fifo_upper_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|switch__parameterized1: | fifo_lower_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|switch__parameterized1: | fifo_lower_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|switch__parameterized1: | fifo_upper_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|switch__parameterized1: | fifo_upper_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|switch__parameterized1: | fifo_lower_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|switch__parameterized1: | fifo_lower_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|switch__parameterized1: | fifo_upper_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|switch__parameterized1: | fifo_upper_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|switch__parameterized1: | fifo_lower_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|switch__parameterized1: | fifo_lower_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|switch__parameterized1: | fifo_upper_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|switch__parameterized1: | fifo_upper_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|switch__parameterized1: | fifo_lower_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|switch__parameterized1: | fifo_lower_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|switch__parameterized1: | fifo_upper_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|switch__parameterized1: | fifo_upper_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|switch__parameterized1: | fifo_lower_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|switch__parameterized1: | fifo_lower_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|switch__parameterized1: | fifo_upper_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|switch__parameterized1: | fifo_upper_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|switch__parameterized1: | fifo_lower_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|switch__parameterized1: | fifo_lower_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|switch__parameterized1: | fifo_upper_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|switch__parameterized1: | fifo_upper_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|switch__parameterized1: | fifo_lower_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|switch__parameterized1: | fifo_lower_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|switch__parameterized2: | fifo_upper_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|switch__parameterized2: | fifo_upper_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|switch__parameterized2: | fifo_lower_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|switch__parameterized2: | fifo_lower_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|switch__parameterized2: | fifo_upper_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|switch__parameterized2: | fifo_upper_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|switch__parameterized2: | fifo_lower_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|switch__parameterized2: | fifo_lower_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|switch__parameterized2: | fifo_upper_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|switch__parameterized2: | fifo_upper_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|switch__parameterized2: | fifo_lower_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|switch__parameterized2: | fifo_lower_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|switch__parameterized2: | fifo_upper_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|switch__parameterized2: | fifo_upper_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|switch__parameterized2: | fifo_lower_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|switch__parameterized2: | fifo_lower_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|switch__parameterized2: | fifo_upper_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|switch__parameterized2: | fifo_upper_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|switch__parameterized2: | fifo_lower_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|switch__parameterized2: | fifo_lower_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|switch__parameterized2: | fifo_upper_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|switch__parameterized2: | fifo_upper_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|switch__parameterized2: | fifo_lower_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|switch__parameterized2: | fifo_lower_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|switch__parameterized2: | fifo_upper_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|switch__parameterized2: | fifo_upper_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|switch__parameterized2: | fifo_lower_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|switch__parameterized2: | fifo_lower_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|switch__parameterized2: | fifo_upper_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|switch__parameterized2: | fifo_upper_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|switch__parameterized2: | fifo_lower_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|switch__parameterized2: | fifo_lower_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
+------------------------+-------------------------+-----------+----------------------+-------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:53 ; elapsed = 00:00:53 . Memory (MB): peak = 1736.309 ; gain = 39.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:00 ; elapsed = 00:01:01 . Memory (MB): peak = 1736.309 ; gain = 39.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:01 ; elapsed = 00:01:01 . Memory (MB): peak = 1736.309 ; gain = 39.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:03 ; elapsed = 00:01:04 . Memory (MB): peak = 1736.309 ; gain = 39.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:03 ; elapsed = 00:01:04 . Memory (MB): peak = 1736.309 ; gain = 39.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:04 ; elapsed = 00:01:04 . Memory (MB): peak = 1736.309 ; gain = 39.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:04 ; elapsed = 00:01:04 . Memory (MB): peak = 1736.309 ; gain = 39.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |LUT4   |   832|
|3     |LUT5   |  2592|
|4     |LUT6   |   288|
|5     |RAM32M |   800|
|6     |FDRE   |  5248|
|7     |FDSE   |    64|
|8     |IBUF   |   802|
|9     |OBUF   |   544|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:04 ; elapsed = 00:01:04 . Memory (MB): peak = 1736.309 ; gain = 39.387
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:47 ; elapsed = 00:00:59 . Memory (MB): peak = 1736.309 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:01:04 ; elapsed = 00:01:05 . Memory (MB): peak = 1736.309 ; gain = 39.387
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.577 . Memory (MB): peak = 1736.309 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 800 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/My_Designs/UPIR/design/src/basys3_constraints.xdc]
Finished Parsing XDC File [C:/My_Designs/UPIR/design/src/basys3_constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1736.309 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 800 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 800 instances

INFO: [Common 17-83] Releasing license: Synthesis
46 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:15 ; elapsed = 00:01:17 . Memory (MB): peak = 1736.309 ; gain = 39.387
# report_utilization -file ./reports/utilization_16_32_2.txt
# synth_design -top genericMultistageInterconnectionNetwork -generic M=32 -generic messageW=32 -generic N=2  -part xc7a35tcpg236-1 -assert 
Command: synth_design -top genericMultistageInterconnectionNetwork -generic M=32 -generic messageW=32 -generic N=2 -part xc7a35tcpg236-1 -assert
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1736.309 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'genericMultistageInterconnectionNetwork' [C:/My_Designs/UPIR/design/src/genericMultistageInterconnectionNetwork.vhd:31]
	Parameter M bound to: 32 - type: integer 
	Parameter messageW bound to: 32 - type: integer 
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'switch' [C:/My_Designs/UPIR/design/src/switch.vhd:60]
	Parameter dest_code_W bound to: 32 - type: integer 
	Parameter message_W bound to: 32 - type: integer 
	Parameter input_W bound to: 64 - type: integer 
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module '\fork ' [C:/My_Designs/UPIR/design/src/fork.vhd:52]
	Parameter message_W bound to: 32 - type: integer 
	Parameter dest_code_W bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module '\fork ' (1#1) [C:/My_Designs/UPIR/design/src/fork.vhd:52]
INFO: [Synth 8-638] synthesizing module 'fifo' [C:/My_Designs/UPIR/design/src/fifo.vhd:25]
	Parameter N bound to: 2 - type: integer 
	Parameter W bound to: 48 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo' (2#1) [C:/My_Designs/UPIR/design/src/fifo.vhd:25]
INFO: [Synth 8-638] synthesizing module 'selector' [C:/My_Designs/UPIR/design/src/selector.vhd:67]
	Parameter dest_code_width bound to: 16 - type: integer 
	Parameter message_width bound to: 32 - type: integer 
	Parameter width_in bound to: 48 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'selector' (3#1) [C:/My_Designs/UPIR/design/src/selector.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'switch' (4#1) [C:/My_Designs/UPIR/design/src/switch.vhd:60]
INFO: [Synth 8-638] synthesizing module 'switch__parameterized0' [C:/My_Designs/UPIR/design/src/switch.vhd:60]
	Parameter dest_code_W bound to: 16 - type: integer 
	Parameter message_W bound to: 32 - type: integer 
	Parameter input_W bound to: 48 - type: integer 
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fork__parameterized0' [C:/My_Designs/UPIR/design/src/fork.vhd:52]
	Parameter message_W bound to: 32 - type: integer 
	Parameter dest_code_W bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized0' (4#1) [C:/My_Designs/UPIR/design/src/fork.vhd:52]
INFO: [Synth 8-638] synthesizing module 'fifo__parameterized0' [C:/My_Designs/UPIR/design/src/fifo.vhd:25]
	Parameter N bound to: 2 - type: integer 
	Parameter W bound to: 40 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo__parameterized0' (4#1) [C:/My_Designs/UPIR/design/src/fifo.vhd:25]
INFO: [Synth 8-638] synthesizing module 'selector__parameterized0' [C:/My_Designs/UPIR/design/src/selector.vhd:67]
	Parameter dest_code_width bound to: 8 - type: integer 
	Parameter message_width bound to: 32 - type: integer 
	Parameter width_in bound to: 40 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'selector__parameterized0' (4#1) [C:/My_Designs/UPIR/design/src/selector.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'switch__parameterized0' (4#1) [C:/My_Designs/UPIR/design/src/switch.vhd:60]
INFO: [Synth 8-638] synthesizing module 'switch__parameterized1' [C:/My_Designs/UPIR/design/src/switch.vhd:60]
	Parameter dest_code_W bound to: 8 - type: integer 
	Parameter message_W bound to: 32 - type: integer 
	Parameter input_W bound to: 40 - type: integer 
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fork__parameterized1' [C:/My_Designs/UPIR/design/src/fork.vhd:52]
	Parameter message_W bound to: 32 - type: integer 
	Parameter dest_code_W bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized1' (4#1) [C:/My_Designs/UPIR/design/src/fork.vhd:52]
INFO: [Synth 8-638] synthesizing module 'fifo__parameterized1' [C:/My_Designs/UPIR/design/src/fifo.vhd:25]
	Parameter N bound to: 2 - type: integer 
	Parameter W bound to: 36 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo__parameterized1' (4#1) [C:/My_Designs/UPIR/design/src/fifo.vhd:25]
INFO: [Synth 8-638] synthesizing module 'selector__parameterized1' [C:/My_Designs/UPIR/design/src/selector.vhd:67]
	Parameter dest_code_width bound to: 4 - type: integer 
	Parameter message_width bound to: 32 - type: integer 
	Parameter width_in bound to: 36 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'selector__parameterized1' (4#1) [C:/My_Designs/UPIR/design/src/selector.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'switch__parameterized1' (4#1) [C:/My_Designs/UPIR/design/src/switch.vhd:60]
INFO: [Synth 8-638] synthesizing module 'switch__parameterized2' [C:/My_Designs/UPIR/design/src/switch.vhd:60]
	Parameter dest_code_W bound to: 4 - type: integer 
	Parameter message_W bound to: 32 - type: integer 
	Parameter input_W bound to: 36 - type: integer 
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fork__parameterized2' [C:/My_Designs/UPIR/design/src/fork.vhd:52]
	Parameter message_W bound to: 32 - type: integer 
	Parameter dest_code_W bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized2' (4#1) [C:/My_Designs/UPIR/design/src/fork.vhd:52]
INFO: [Synth 8-638] synthesizing module 'fifo__parameterized2' [C:/My_Designs/UPIR/design/src/fifo.vhd:25]
	Parameter N bound to: 2 - type: integer 
	Parameter W bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo__parameterized2' (4#1) [C:/My_Designs/UPIR/design/src/fifo.vhd:25]
INFO: [Synth 8-638] synthesizing module 'selector__parameterized2' [C:/My_Designs/UPIR/design/src/selector.vhd:67]
	Parameter dest_code_width bound to: 2 - type: integer 
	Parameter message_width bound to: 32 - type: integer 
	Parameter width_in bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'selector__parameterized2' (4#1) [C:/My_Designs/UPIR/design/src/selector.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'switch__parameterized2' (4#1) [C:/My_Designs/UPIR/design/src/switch.vhd:60]
INFO: [Synth 8-638] synthesizing module 'switch__parameterized3' [C:/My_Designs/UPIR/design/src/switch.vhd:60]
	Parameter dest_code_W bound to: 2 - type: integer 
	Parameter message_W bound to: 32 - type: integer 
	Parameter input_W bound to: 34 - type: integer 
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fork__parameterized3' [C:/My_Designs/UPIR/design/src/fork.vhd:52]
	Parameter message_W bound to: 32 - type: integer 
	Parameter dest_code_W bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized3' (4#1) [C:/My_Designs/UPIR/design/src/fork.vhd:52]
INFO: [Synth 8-638] synthesizing module 'fifo__parameterized3' [C:/My_Designs/UPIR/design/src/fifo.vhd:25]
	Parameter N bound to: 2 - type: integer 
	Parameter W bound to: 33 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo__parameterized3' (4#1) [C:/My_Designs/UPIR/design/src/fifo.vhd:25]
INFO: [Synth 8-638] synthesizing module 'selector__parameterized3' [C:/My_Designs/UPIR/design/src/selector.vhd:67]
	Parameter dest_code_width bound to: 1 - type: integer 
	Parameter message_width bound to: 32 - type: integer 
	Parameter width_in bound to: 33 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'selector__parameterized3' (4#1) [C:/My_Designs/UPIR/design/src/selector.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'switch__parameterized3' (4#1) [C:/My_Designs/UPIR/design/src/switch.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'genericMultistageInterconnectionNetwork' (5#1) [C:/My_Designs/UPIR/design/src/genericMultistageInterconnectionNetwork.vhd:31]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1736.309 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1736.309 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1736.309 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1736.309 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/My_Designs/UPIR/design/src/basys3_constraints.xdc]
Finished Parsing XDC File [C:/My_Designs/UPIR/design/src/basys3_constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/My_Designs/UPIR/design/src/basys3_constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/genericMultistageInterconnectionNetwork_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/genericMultistageInterconnectionNetwork_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1736.309 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.324 . Memory (MB): peak = 1736.309 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:34 ; elapsed = 00:00:33 . Memory (MB): peak = 1736.309 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:34 ; elapsed = 00:00:33 . Memory (MB): peak = 1736.309 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:33 . Memory (MB): peak = 1736.309 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:36 ; elapsed = 00:00:36 . Memory (MB): peak = 1736.309 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    2 Bit       Adders := 640   
+---Registers : 
	               48 Bit    Registers := 64    
	               40 Bit    Registers := 64    
	               36 Bit    Registers := 64    
	               34 Bit    Registers := 64    
	               33 Bit    Registers := 64    
	                2 Bit    Registers := 320   
	                1 Bit    Registers := 640   
+---RAMs : 
	               96 Bit	(2 X 48 bit)          RAMs := 64    
	               80 Bit	(2 X 40 bit)          RAMs := 64    
	               72 Bit	(2 X 36 bit)          RAMs := 64    
	               68 Bit	(2 X 34 bit)          RAMs := 64    
	               66 Bit	(2 X 33 bit)          RAMs := 64    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 160   
	   3 Input   32 Bit        Muxes := 160   
	   2 Input   16 Bit        Muxes := 32    
	   3 Input   16 Bit        Muxes := 32    
	   2 Input    8 Bit        Muxes := 32    
	   3 Input    8 Bit        Muxes := 32    
	   2 Input    4 Bit        Muxes := 32    
	   3 Input    4 Bit        Muxes := 32    
	   2 Input    2 Bit        Muxes := 352   
	   3 Input    2 Bit        Muxes := 32    
	   2 Input    1 Bit        Muxes := 992   
	   3 Input    1 Bit        Muxes := 32    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:19 ; elapsed = 00:01:19 . Memory (MB): peak = 1736.309 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping	Report (see note below)
+----------------------------------------------------------------+-------------------------+-----------+----------------------+-------------+
|Module Name                                                     | RTL Object              | Inference | Size (Depth x Width) | Primitives  | 
+----------------------------------------------------------------+-------------------------+-----------+----------------------+-------------+
|i_0/\Stage_gen[0].Block_gen[0].Switch_gen[0].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	 | 
|i_0/\Stage_gen[0].Block_gen[0].Switch_gen[0].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	 | 
|i_0/\Stage_gen[0].Block_gen[0].Switch_gen[0].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	 | 
|i_0/\Stage_gen[0].Block_gen[0].Switch_gen[0].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	 | 
|i_0/\Stage_gen[4].Block_gen[10].Switch_gen[0].Switch_top.st     | fifo_upper_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|i_0/\Stage_gen[4].Block_gen[10].Switch_gen[0].Switch_top.st     | fifo_upper_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|i_0/\Stage_gen[4].Block_gen[10].Switch_gen[0].Switch_top.st     | fifo_lower_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|i_0/\Stage_gen[4].Block_gen[10].Switch_gen[0].Switch_top.st     | fifo_lower_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|i_0/\Stage_gen[0].Block_gen[0].Switch_gen[2].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	 | 
|i_0/\Stage_gen[0].Block_gen[0].Switch_gen[2].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	 | 
|i_0/\Stage_gen[0].Block_gen[0].Switch_gen[2].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	 | 
|i_0/\Stage_gen[0].Block_gen[0].Switch_gen[2].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	 | 
|i_0/\Stage_gen[0].Block_gen[0].Switch_gen[3].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	 | 
|i_0/\Stage_gen[0].Block_gen[0].Switch_gen[3].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	 | 
|i_0/\Stage_gen[0].Block_gen[0].Switch_gen[3].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	 | 
|i_0/\Stage_gen[0].Block_gen[0].Switch_gen[3].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	 | 
|i_0/\Stage_gen[0].Block_gen[0].Switch_gen[4].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	 | 
|i_0/\Stage_gen[0].Block_gen[0].Switch_gen[4].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	 | 
|i_0/\Stage_gen[0].Block_gen[0].Switch_gen[4].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	 | 
|i_0/\Stage_gen[0].Block_gen[0].Switch_gen[4].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	 | 
|i_0/\Stage_gen[0].Block_gen[0].Switch_gen[5].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	 | 
|i_0/\Stage_gen[0].Block_gen[0].Switch_gen[5].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	 | 
|i_0/\Stage_gen[0].Block_gen[0].Switch_gen[5].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	 | 
|i_0/\Stage_gen[0].Block_gen[0].Switch_gen[5].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	 | 
|i_0/\Stage_gen[0].Block_gen[0].Switch_gen[6].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	 | 
|i_0/\Stage_gen[0].Block_gen[0].Switch_gen[6].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	 | 
|i_0/\Stage_gen[0].Block_gen[0].Switch_gen[6].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	 | 
|i_0/\Stage_gen[0].Block_gen[0].Switch_gen[6].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	 | 
|i_0/\Stage_gen[0].Block_gen[0].Switch_gen[7].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	 | 
|i_0/\Stage_gen[0].Block_gen[0].Switch_gen[7].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	 | 
|i_0/\Stage_gen[0].Block_gen[0].Switch_gen[7].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	 | 
|i_0/\Stage_gen[0].Block_gen[0].Switch_gen[7].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	 | 
|i_0/\Stage_gen[0].Block_gen[0].Switch_gen[8].Switch_bottom.sb   | fifo_upper_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	 | 
|i_0/\Stage_gen[0].Block_gen[0].Switch_gen[8].Switch_bottom.sb   | fifo_lower_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	 | 
|i_0/\Stage_gen[0].Block_gen[0].Switch_gen[8].Switch_bottom.sb   | fifo_upper_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	 | 
|i_0/\Stage_gen[0].Block_gen[0].Switch_gen[8].Switch_bottom.sb   | fifo_lower_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	 | 
|i_0/\Stage_gen[0].Block_gen[0].Switch_gen[9].Switch_bottom.sb   | fifo_upper_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	 | 
|i_0/\Stage_gen[0].Block_gen[0].Switch_gen[9].Switch_bottom.sb   | fifo_lower_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	 | 
|i_0/\Stage_gen[0].Block_gen[0].Switch_gen[9].Switch_bottom.sb   | fifo_upper_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	 | 
|i_0/\Stage_gen[0].Block_gen[0].Switch_gen[9].Switch_bottom.sb   | fifo_lower_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	 | 
|i_0/\Stage_gen[0].Block_gen[0].Switch_gen[10].Switch_bottom.sb  | fifo_upper_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	 | 
|i_0/\Stage_gen[0].Block_gen[0].Switch_gen[10].Switch_bottom.sb  | fifo_lower_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	 | 
|i_0/\Stage_gen[0].Block_gen[0].Switch_gen[10].Switch_bottom.sb  | fifo_upper_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	 | 
|i_0/\Stage_gen[0].Block_gen[0].Switch_gen[10].Switch_bottom.sb  | fifo_lower_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	 | 
|i_0/\Stage_gen[0].Block_gen[0].Switch_gen[11].Switch_bottom.sb  | fifo_upper_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	 | 
|i_0/\Stage_gen[0].Block_gen[0].Switch_gen[11].Switch_bottom.sb  | fifo_lower_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	 | 
|i_0/\Stage_gen[0].Block_gen[0].Switch_gen[11].Switch_bottom.sb  | fifo_upper_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	 | 
|i_0/\Stage_gen[0].Block_gen[0].Switch_gen[11].Switch_bottom.sb  | fifo_lower_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	 | 
|i_0/\Stage_gen[0].Block_gen[0].Switch_gen[12].Switch_bottom.sb  | fifo_upper_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	 | 
|i_0/\Stage_gen[0].Block_gen[0].Switch_gen[12].Switch_bottom.sb  | fifo_lower_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	 | 
|i_0/\Stage_gen[0].Block_gen[0].Switch_gen[12].Switch_bottom.sb  | fifo_upper_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	 | 
|i_0/\Stage_gen[0].Block_gen[0].Switch_gen[12].Switch_bottom.sb  | fifo_lower_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	 | 
|i_0/\Stage_gen[0].Block_gen[0].Switch_gen[13].Switch_bottom.sb  | fifo_upper_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	 | 
|i_0/\Stage_gen[0].Block_gen[0].Switch_gen[13].Switch_bottom.sb  | fifo_lower_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	 | 
|i_0/\Stage_gen[0].Block_gen[0].Switch_gen[13].Switch_bottom.sb  | fifo_upper_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	 | 
|i_0/\Stage_gen[0].Block_gen[0].Switch_gen[13].Switch_bottom.sb  | fifo_lower_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	 | 
|i_0/\Stage_gen[0].Block_gen[0].Switch_gen[14].Switch_bottom.sb  | fifo_upper_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	 | 
|i_0/\Stage_gen[0].Block_gen[0].Switch_gen[14].Switch_bottom.sb  | fifo_lower_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	 | 
|i_0/\Stage_gen[0].Block_gen[0].Switch_gen[14].Switch_bottom.sb  | fifo_upper_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	 | 
|i_0/\Stage_gen[0].Block_gen[0].Switch_gen[14].Switch_bottom.sb  | fifo_lower_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	 | 
|i_0/\Stage_gen[4].Block_gen[9].Switch_gen[0].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|i_0/\Stage_gen[4].Block_gen[9].Switch_gen[0].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|i_0/\Stage_gen[4].Block_gen[9].Switch_gen[0].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|i_0/\Stage_gen[4].Block_gen[9].Switch_gen[0].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|i_0/\Stage_gen[1].Block_gen[0].Switch_gen[0].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|i_0/\Stage_gen[1].Block_gen[0].Switch_gen[0].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|i_0/\Stage_gen[1].Block_gen[0].Switch_gen[0].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|i_0/\Stage_gen[1].Block_gen[0].Switch_gen[0].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|i_0/\Stage_gen[1].Block_gen[0].Switch_gen[1].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|i_0/\Stage_gen[1].Block_gen[0].Switch_gen[1].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|i_0/\Stage_gen[1].Block_gen[0].Switch_gen[1].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|i_0/\Stage_gen[1].Block_gen[0].Switch_gen[1].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|i_0/\Stage_gen[1].Block_gen[0].Switch_gen[2].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|i_0/\Stage_gen[1].Block_gen[0].Switch_gen[2].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|i_0/\Stage_gen[1].Block_gen[0].Switch_gen[2].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|i_0/\Stage_gen[1].Block_gen[0].Switch_gen[2].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|i_0/\Stage_gen[1].Block_gen[0].Switch_gen[3].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|i_0/\Stage_gen[1].Block_gen[0].Switch_gen[3].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|i_0/\Stage_gen[1].Block_gen[0].Switch_gen[3].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|i_0/\Stage_gen[1].Block_gen[0].Switch_gen[3].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|i_0/\Stage_gen[1].Block_gen[0].Switch_gen[4].Switch_bottom.sb   | fifo_upper_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|i_0/\Stage_gen[1].Block_gen[0].Switch_gen[4].Switch_bottom.sb   | fifo_lower_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|i_0/\Stage_gen[1].Block_gen[0].Switch_gen[4].Switch_bottom.sb   | fifo_upper_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|i_0/\Stage_gen[1].Block_gen[0].Switch_gen[4].Switch_bottom.sb   | fifo_lower_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|i_0/\Stage_gen[1].Block_gen[0].Switch_gen[5].Switch_bottom.sb   | fifo_upper_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|i_0/\Stage_gen[1].Block_gen[0].Switch_gen[5].Switch_bottom.sb   | fifo_lower_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|i_0/\Stage_gen[1].Block_gen[0].Switch_gen[5].Switch_bottom.sb   | fifo_upper_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|i_0/\Stage_gen[1].Block_gen[0].Switch_gen[5].Switch_bottom.sb   | fifo_lower_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|i_0/\Stage_gen[1].Block_gen[0].Switch_gen[6].Switch_bottom.sb   | fifo_upper_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|i_0/\Stage_gen[1].Block_gen[0].Switch_gen[6].Switch_bottom.sb   | fifo_lower_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|i_0/\Stage_gen[1].Block_gen[0].Switch_gen[6].Switch_bottom.sb   | fifo_upper_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|i_0/\Stage_gen[1].Block_gen[0].Switch_gen[6].Switch_bottom.sb   | fifo_lower_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|i_0/\Stage_gen[1].Block_gen[0].Switch_gen[7].Switch_bottom.sb   | fifo_upper_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|i_0/\Stage_gen[1].Block_gen[0].Switch_gen[7].Switch_bottom.sb   | fifo_lower_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|i_0/\Stage_gen[1].Block_gen[0].Switch_gen[7].Switch_bottom.sb   | fifo_upper_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|i_0/\Stage_gen[1].Block_gen[0].Switch_gen[7].Switch_bottom.sb   | fifo_lower_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|i_0/\Stage_gen[1].Block_gen[1].Switch_gen[0].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|i_0/\Stage_gen[1].Block_gen[1].Switch_gen[0].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|i_0/\Stage_gen[1].Block_gen[1].Switch_gen[0].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|i_0/\Stage_gen[1].Block_gen[1].Switch_gen[0].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|i_0/\Stage_gen[4].Block_gen[8].Switch_gen[0].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|i_0/\Stage_gen[4].Block_gen[8].Switch_gen[0].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|i_0/\Stage_gen[4].Block_gen[8].Switch_gen[0].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|i_0/\Stage_gen[4].Block_gen[8].Switch_gen[0].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|i_0/\Stage_gen[1].Block_gen[1].Switch_gen[2].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|i_0/\Stage_gen[1].Block_gen[1].Switch_gen[2].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|i_0/\Stage_gen[1].Block_gen[1].Switch_gen[2].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|i_0/\Stage_gen[1].Block_gen[1].Switch_gen[2].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|i_0/\Stage_gen[1].Block_gen[1].Switch_gen[3].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|i_0/\Stage_gen[1].Block_gen[1].Switch_gen[3].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|i_0/\Stage_gen[1].Block_gen[1].Switch_gen[3].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|i_0/\Stage_gen[1].Block_gen[1].Switch_gen[3].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|i_0/\Stage_gen[1].Block_gen[1].Switch_gen[4].Switch_bottom.sb   | fifo_upper_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|i_0/\Stage_gen[1].Block_gen[1].Switch_gen[4].Switch_bottom.sb   | fifo_lower_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|i_0/\Stage_gen[1].Block_gen[1].Switch_gen[4].Switch_bottom.sb   | fifo_upper_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|i_0/\Stage_gen[1].Block_gen[1].Switch_gen[4].Switch_bottom.sb   | fifo_lower_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|i_0/\Stage_gen[4].Block_gen[7].Switch_gen[0].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|i_0/\Stage_gen[4].Block_gen[7].Switch_gen[0].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|i_0/\Stage_gen[4].Block_gen[7].Switch_gen[0].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|i_0/\Stage_gen[4].Block_gen[7].Switch_gen[0].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|i_0/\Stage_gen[1].Block_gen[1].Switch_gen[6].Switch_bottom.sb   | fifo_upper_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|i_0/\Stage_gen[1].Block_gen[1].Switch_gen[6].Switch_bottom.sb   | fifo_lower_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|i_0/\Stage_gen[1].Block_gen[1].Switch_gen[6].Switch_bottom.sb   | fifo_upper_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|i_0/\Stage_gen[1].Block_gen[1].Switch_gen[6].Switch_bottom.sb   | fifo_lower_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|i_0/\Stage_gen[1].Block_gen[1].Switch_gen[7].Switch_bottom.sb   | fifo_upper_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|i_0/\Stage_gen[1].Block_gen[1].Switch_gen[7].Switch_bottom.sb   | fifo_lower_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|i_0/\Stage_gen[1].Block_gen[1].Switch_gen[7].Switch_bottom.sb   | fifo_upper_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|i_0/\Stage_gen[1].Block_gen[1].Switch_gen[7].Switch_bottom.sb   | fifo_lower_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|i_0/\Stage_gen[2].Block_gen[0].Switch_gen[0].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|i_0/\Stage_gen[2].Block_gen[0].Switch_gen[0].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|i_0/\Stage_gen[2].Block_gen[0].Switch_gen[0].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|i_0/\Stage_gen[2].Block_gen[0].Switch_gen[0].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|i_0/\Stage_gen[2].Block_gen[0].Switch_gen[1].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|i_0/\Stage_gen[2].Block_gen[0].Switch_gen[1].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|i_0/\Stage_gen[2].Block_gen[0].Switch_gen[1].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|i_0/\Stage_gen[2].Block_gen[0].Switch_gen[1].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|i_0/\Stage_gen[2].Block_gen[0].Switch_gen[2].Switch_bottom.sb   | fifo_upper_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|i_0/\Stage_gen[2].Block_gen[0].Switch_gen[2].Switch_bottom.sb   | fifo_upper_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|i_0/\Stage_gen[2].Block_gen[0].Switch_gen[2].Switch_bottom.sb   | fifo_lower_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|i_0/\Stage_gen[2].Block_gen[0].Switch_gen[2].Switch_bottom.sb   | fifo_lower_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|i_0/\Stage_gen[2].Block_gen[0].Switch_gen[3].Switch_bottom.sb   | fifo_upper_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|i_0/\Stage_gen[2].Block_gen[0].Switch_gen[3].Switch_bottom.sb   | fifo_upper_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|i_0/\Stage_gen[2].Block_gen[0].Switch_gen[3].Switch_bottom.sb   | fifo_lower_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|i_0/\Stage_gen[2].Block_gen[0].Switch_gen[3].Switch_bottom.sb   | fifo_lower_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|i_0/\Stage_gen[2].Block_gen[1].Switch_gen[0].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|i_0/\Stage_gen[2].Block_gen[1].Switch_gen[0].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|i_0/\Stage_gen[2].Block_gen[1].Switch_gen[0].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|i_0/\Stage_gen[2].Block_gen[1].Switch_gen[0].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|i_0/\Stage_gen[2].Block_gen[1].Switch_gen[1].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|i_0/\Stage_gen[2].Block_gen[1].Switch_gen[1].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|i_0/\Stage_gen[2].Block_gen[1].Switch_gen[1].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|i_0/\Stage_gen[2].Block_gen[1].Switch_gen[1].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|i_0/\Stage_gen[2].Block_gen[1].Switch_gen[2].Switch_bottom.sb   | fifo_upper_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|i_0/\Stage_gen[2].Block_gen[1].Switch_gen[2].Switch_bottom.sb   | fifo_upper_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|i_0/\Stage_gen[2].Block_gen[1].Switch_gen[2].Switch_bottom.sb   | fifo_lower_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|i_0/\Stage_gen[2].Block_gen[1].Switch_gen[2].Switch_bottom.sb   | fifo_lower_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|i_0/\Stage_gen[2].Block_gen[1].Switch_gen[3].Switch_bottom.sb   | fifo_upper_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|i_0/\Stage_gen[2].Block_gen[1].Switch_gen[3].Switch_bottom.sb   | fifo_upper_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|i_0/\Stage_gen[2].Block_gen[1].Switch_gen[3].Switch_bottom.sb   | fifo_lower_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|i_0/\Stage_gen[2].Block_gen[1].Switch_gen[3].Switch_bottom.sb   | fifo_lower_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|i_0/\Stage_gen[2].Block_gen[2].Switch_gen[0].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|i_0/\Stage_gen[2].Block_gen[2].Switch_gen[0].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|i_0/\Stage_gen[2].Block_gen[2].Switch_gen[0].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|i_0/\Stage_gen[2].Block_gen[2].Switch_gen[0].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|i_0/\Stage_gen[4].Block_gen[6].Switch_gen[0].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|i_0/\Stage_gen[4].Block_gen[6].Switch_gen[0].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|i_0/\Stage_gen[4].Block_gen[6].Switch_gen[0].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|i_0/\Stage_gen[4].Block_gen[6].Switch_gen[0].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|i_0/\Stage_gen[2].Block_gen[2].Switch_gen[2].Switch_bottom.sb   | fifo_upper_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|i_0/\Stage_gen[2].Block_gen[2].Switch_gen[2].Switch_bottom.sb   | fifo_upper_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|i_0/\Stage_gen[2].Block_gen[2].Switch_gen[2].Switch_bottom.sb   | fifo_lower_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|i_0/\Stage_gen[2].Block_gen[2].Switch_gen[2].Switch_bottom.sb   | fifo_lower_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|i_0/\Stage_gen[2].Block_gen[2].Switch_gen[3].Switch_bottom.sb   | fifo_upper_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|i_0/\Stage_gen[2].Block_gen[2].Switch_gen[3].Switch_bottom.sb   | fifo_upper_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|i_0/\Stage_gen[2].Block_gen[2].Switch_gen[3].Switch_bottom.sb   | fifo_lower_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|i_0/\Stage_gen[2].Block_gen[2].Switch_gen[3].Switch_bottom.sb   | fifo_lower_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|i_0/\Stage_gen[4].Block_gen[5].Switch_gen[0].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|i_0/\Stage_gen[4].Block_gen[5].Switch_gen[0].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|i_0/\Stage_gen[4].Block_gen[5].Switch_gen[0].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|i_0/\Stage_gen[4].Block_gen[5].Switch_gen[0].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|i_0/\Stage_gen[4].Block_gen[4].Switch_gen[0].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|i_0/\Stage_gen[4].Block_gen[4].Switch_gen[0].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|i_0/\Stage_gen[4].Block_gen[4].Switch_gen[0].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|i_0/\Stage_gen[4].Block_gen[4].Switch_gen[0].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|i_0/\Stage_gen[4].Block_gen[3].Switch_gen[0].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|i_0/\Stage_gen[4].Block_gen[3].Switch_gen[0].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|i_0/\Stage_gen[4].Block_gen[3].Switch_gen[0].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|i_0/\Stage_gen[4].Block_gen[3].Switch_gen[0].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|i_0/\Stage_gen[4].Block_gen[2].Switch_gen[0].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|i_0/\Stage_gen[4].Block_gen[2].Switch_gen[0].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|i_0/\Stage_gen[4].Block_gen[2].Switch_gen[0].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|i_0/\Stage_gen[4].Block_gen[2].Switch_gen[0].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|i_0/\Stage_gen[3].Block_gen[0].Switch_gen[0].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|i_0/\Stage_gen[3].Block_gen[0].Switch_gen[0].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|i_0/\Stage_gen[3].Block_gen[0].Switch_gen[0].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|i_0/\Stage_gen[3].Block_gen[0].Switch_gen[0].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|i_0/\Stage_gen[3].Block_gen[0].Switch_gen[1].Switch_bottom.sb   | fifo_upper_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|i_0/\Stage_gen[3].Block_gen[0].Switch_gen[1].Switch_bottom.sb   | fifo_upper_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|i_0/\Stage_gen[3].Block_gen[0].Switch_gen[1].Switch_bottom.sb   | fifo_lower_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|i_0/\Stage_gen[3].Block_gen[0].Switch_gen[1].Switch_bottom.sb   | fifo_lower_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|i_0/\Stage_gen[3].Block_gen[1].Switch_gen[0].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|i_0/\Stage_gen[3].Block_gen[1].Switch_gen[0].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|i_0/\Stage_gen[3].Block_gen[1].Switch_gen[0].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|i_0/\Stage_gen[3].Block_gen[1].Switch_gen[0].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|i_0/\Stage_gen[3].Block_gen[1].Switch_gen[1].Switch_bottom.sb   | fifo_upper_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|i_0/\Stage_gen[3].Block_gen[1].Switch_gen[1].Switch_bottom.sb   | fifo_upper_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|i_0/\Stage_gen[3].Block_gen[1].Switch_gen[1].Switch_bottom.sb   | fifo_lower_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|i_0/\Stage_gen[3].Block_gen[1].Switch_gen[1].Switch_bottom.sb   | fifo_lower_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|i_0/\Stage_gen[3].Block_gen[2].Switch_gen[0].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|i_0/\Stage_gen[3].Block_gen[2].Switch_gen[0].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|i_0/\Stage_gen[3].Block_gen[2].Switch_gen[0].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|i_0/\Stage_gen[3].Block_gen[2].Switch_gen[0].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|i_0/\Stage_gen[3].Block_gen[2].Switch_gen[1].Switch_bottom.sb   | fifo_upper_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|i_0/\Stage_gen[3].Block_gen[2].Switch_gen[1].Switch_bottom.sb   | fifo_upper_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|i_0/\Stage_gen[3].Block_gen[2].Switch_gen[1].Switch_bottom.sb   | fifo_lower_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|i_0/\Stage_gen[3].Block_gen[2].Switch_gen[1].Switch_bottom.sb   | fifo_lower_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|i_0/\Stage_gen[3].Block_gen[3].Switch_gen[0].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|i_0/\Stage_gen[3].Block_gen[3].Switch_gen[0].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|i_0/\Stage_gen[3].Block_gen[3].Switch_gen[0].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|i_0/\Stage_gen[3].Block_gen[3].Switch_gen[0].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|i_0/\Stage_gen[3].Block_gen[3].Switch_gen[1].Switch_bottom.sb   | fifo_upper_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|i_0/\Stage_gen[3].Block_gen[3].Switch_gen[1].Switch_bottom.sb   | fifo_upper_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|i_0/\Stage_gen[3].Block_gen[3].Switch_gen[1].Switch_bottom.sb   | fifo_lower_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|i_0/\Stage_gen[3].Block_gen[3].Switch_gen[1].Switch_bottom.sb   | fifo_lower_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|i_0/\Stage_gen[3].Block_gen[4].Switch_gen[0].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|i_0/\Stage_gen[3].Block_gen[4].Switch_gen[0].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|i_0/\Stage_gen[3].Block_gen[4].Switch_gen[0].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|i_0/\Stage_gen[3].Block_gen[4].Switch_gen[0].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|i_0/\Stage_gen[3].Block_gen[4].Switch_gen[1].Switch_bottom.sb   | fifo_upper_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|i_0/\Stage_gen[3].Block_gen[4].Switch_gen[1].Switch_bottom.sb   | fifo_upper_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|i_0/\Stage_gen[3].Block_gen[4].Switch_gen[1].Switch_bottom.sb   | fifo_lower_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|i_0/\Stage_gen[3].Block_gen[4].Switch_gen[1].Switch_bottom.sb   | fifo_lower_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|i_0/\Stage_gen[3].Block_gen[5].Switch_gen[0].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|i_0/\Stage_gen[3].Block_gen[5].Switch_gen[0].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|i_0/\Stage_gen[3].Block_gen[5].Switch_gen[0].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|i_0/\Stage_gen[3].Block_gen[5].Switch_gen[0].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|i_0/\Stage_gen[4].Block_gen[1].Switch_gen[0].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|i_0/\Stage_gen[4].Block_gen[1].Switch_gen[0].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|i_0/\Stage_gen[4].Block_gen[1].Switch_gen[0].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|i_0/\Stage_gen[4].Block_gen[1].Switch_gen[0].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|i_0/\Stage_gen[4].Block_gen[0].Switch_gen[0].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|i_0/\Stage_gen[4].Block_gen[0].Switch_gen[0].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|i_0/\Stage_gen[4].Block_gen[0].Switch_gen[0].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|i_0/\Stage_gen[4].Block_gen[0].Switch_gen[0].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|i_1/\Stage_gen[3].Block_gen[6].Switch_gen[1].Switch_bottom.sb   | fifo_upper_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|i_1/\Stage_gen[3].Block_gen[6].Switch_gen[1].Switch_bottom.sb   | fifo_upper_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|i_1/\Stage_gen[3].Block_gen[6].Switch_gen[1].Switch_bottom.sb   | fifo_lower_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|i_1/\Stage_gen[3].Block_gen[6].Switch_gen[1].Switch_bottom.sb   | fifo_lower_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|i_1/\Stage_gen[3].Block_gen[7].Switch_gen[0].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|i_1/\Stage_gen[3].Block_gen[7].Switch_gen[0].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|i_1/\Stage_gen[3].Block_gen[7].Switch_gen[0].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|i_1/\Stage_gen[3].Block_gen[7].Switch_gen[0].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|i_1/\Stage_gen[3].Block_gen[7].Switch_gen[1].Switch_bottom.sb   | fifo_upper_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|i_1/\Stage_gen[3].Block_gen[7].Switch_gen[1].Switch_bottom.sb   | fifo_upper_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|i_1/\Stage_gen[3].Block_gen[7].Switch_gen[1].Switch_bottom.sb   | fifo_lower_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|i_1/\Stage_gen[3].Block_gen[7].Switch_gen[1].Switch_bottom.sb   | fifo_lower_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|i_1/\Stage_gen[3].Block_gen[6].Switch_gen[0].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|i_1/\Stage_gen[3].Block_gen[6].Switch_gen[0].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|i_1/\Stage_gen[3].Block_gen[6].Switch_gen[0].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|i_1/\Stage_gen[3].Block_gen[6].Switch_gen[0].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|i_1/\Stage_gen[3].Block_gen[5].Switch_gen[1].Switch_bottom.sb   | fifo_upper_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|i_1/\Stage_gen[3].Block_gen[5].Switch_gen[1].Switch_bottom.sb   | fifo_upper_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|i_1/\Stage_gen[3].Block_gen[5].Switch_gen[1].Switch_bottom.sb   | fifo_lower_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|i_1/\Stage_gen[3].Block_gen[5].Switch_gen[1].Switch_bottom.sb   | fifo_lower_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|i_1/\Stage_gen[2].Block_gen[3].Switch_gen[3].Switch_bottom.sb   | fifo_upper_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|i_1/\Stage_gen[2].Block_gen[3].Switch_gen[3].Switch_bottom.sb   | fifo_upper_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|i_1/\Stage_gen[2].Block_gen[3].Switch_gen[3].Switch_bottom.sb   | fifo_lower_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|i_1/\Stage_gen[2].Block_gen[3].Switch_gen[3].Switch_bottom.sb   | fifo_lower_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|i_1/\Stage_gen[2].Block_gen[3].Switch_gen[2].Switch_bottom.sb   | fifo_upper_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|i_1/\Stage_gen[2].Block_gen[3].Switch_gen[2].Switch_bottom.sb   | fifo_upper_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|i_1/\Stage_gen[2].Block_gen[3].Switch_gen[2].Switch_bottom.sb   | fifo_lower_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|i_1/\Stage_gen[2].Block_gen[3].Switch_gen[2].Switch_bottom.sb   | fifo_lower_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|i_1/\Stage_gen[2].Block_gen[3].Switch_gen[1].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|i_1/\Stage_gen[2].Block_gen[3].Switch_gen[1].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|i_1/\Stage_gen[2].Block_gen[3].Switch_gen[1].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|i_1/\Stage_gen[2].Block_gen[3].Switch_gen[1].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|i_1/\Stage_gen[2].Block_gen[3].Switch_gen[0].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|i_1/\Stage_gen[2].Block_gen[3].Switch_gen[0].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|i_1/\Stage_gen[2].Block_gen[3].Switch_gen[0].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|i_1/\Stage_gen[2].Block_gen[3].Switch_gen[0].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|i_1/\Stage_gen[2].Block_gen[2].Switch_gen[1].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|i_1/\Stage_gen[2].Block_gen[2].Switch_gen[1].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|i_1/\Stage_gen[2].Block_gen[2].Switch_gen[1].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|i_1/\Stage_gen[2].Block_gen[2].Switch_gen[1].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|i_1/\Stage_gen[1].Block_gen[1].Switch_gen[5].Switch_bottom.sb   | fifo_upper_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|i_1/\Stage_gen[1].Block_gen[1].Switch_gen[5].Switch_bottom.sb   | fifo_lower_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|i_1/\Stage_gen[1].Block_gen[1].Switch_gen[5].Switch_bottom.sb   | fifo_upper_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|i_1/\Stage_gen[1].Block_gen[1].Switch_gen[5].Switch_bottom.sb   | fifo_lower_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|i_1/\Stage_gen[1].Block_gen[1].Switch_gen[1].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|i_1/\Stage_gen[1].Block_gen[1].Switch_gen[1].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|i_1/\Stage_gen[1].Block_gen[1].Switch_gen[1].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|i_1/\Stage_gen[1].Block_gen[1].Switch_gen[1].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|i_1/\Stage_gen[0].Block_gen[0].Switch_gen[15].Switch_bottom.sb  | fifo_upper_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	 | 
|i_1/\Stage_gen[0].Block_gen[0].Switch_gen[15].Switch_bottom.sb  | fifo_lower_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	 | 
|i_1/\Stage_gen[0].Block_gen[0].Switch_gen[15].Switch_bottom.sb  | fifo_upper_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	 | 
|i_1/\Stage_gen[0].Block_gen[0].Switch_gen[15].Switch_bottom.sb  | fifo_lower_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	 | 
|i_1/\Stage_gen[0].Block_gen[0].Switch_gen[1].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	 | 
|i_1/\Stage_gen[0].Block_gen[0].Switch_gen[1].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	 | 
|i_1/\Stage_gen[0].Block_gen[0].Switch_gen[1].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	 | 
|i_1/\Stage_gen[0].Block_gen[0].Switch_gen[1].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	 | 
|i_1/\Stage_gen[4].Block_gen[11].Switch_gen[0].Switch_top.st     | fifo_upper_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|i_1/\Stage_gen[4].Block_gen[11].Switch_gen[0].Switch_top.st     | fifo_upper_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|i_1/\Stage_gen[4].Block_gen[11].Switch_gen[0].Switch_top.st     | fifo_lower_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|i_1/\Stage_gen[4].Block_gen[11].Switch_gen[0].Switch_top.st     | fifo_lower_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|i_1/\Stage_gen[4].Block_gen[12].Switch_gen[0].Switch_top.st     | fifo_upper_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|i_1/\Stage_gen[4].Block_gen[12].Switch_gen[0].Switch_top.st     | fifo_upper_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|i_1/\Stage_gen[4].Block_gen[12].Switch_gen[0].Switch_top.st     | fifo_lower_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|i_1/\Stage_gen[4].Block_gen[12].Switch_gen[0].Switch_top.st     | fifo_lower_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|i_1/\Stage_gen[4].Block_gen[13].Switch_gen[0].Switch_top.st     | fifo_upper_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|i_1/\Stage_gen[4].Block_gen[13].Switch_gen[0].Switch_top.st     | fifo_upper_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|i_1/\Stage_gen[4].Block_gen[13].Switch_gen[0].Switch_top.st     | fifo_lower_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|i_1/\Stage_gen[4].Block_gen[13].Switch_gen[0].Switch_top.st     | fifo_lower_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|i_1/\Stage_gen[4].Block_gen[14].Switch_gen[0].Switch_top.st     | fifo_upper_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|i_1/\Stage_gen[4].Block_gen[14].Switch_gen[0].Switch_top.st     | fifo_upper_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|i_1/\Stage_gen[4].Block_gen[14].Switch_gen[0].Switch_top.st     | fifo_lower_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|i_1/\Stage_gen[4].Block_gen[14].Switch_gen[0].Switch_top.st     | fifo_lower_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|i_1/\Stage_gen[4].Block_gen[15].Switch_gen[0].Switch_top.st     | fifo_upper_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|i_1/\Stage_gen[4].Block_gen[15].Switch_gen[0].Switch_top.st     | fifo_upper_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|i_1/\Stage_gen[4].Block_gen[15].Switch_gen[0].Switch_top.st     | fifo_lower_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|i_1/\Stage_gen[4].Block_gen[15].Switch_gen[0].Switch_top.st     | fifo_lower_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
+----------------------------------------------------------------+-------------------------+-----------+----------------------+-------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:21 ; elapsed = 00:01:22 . Memory (MB): peak = 1736.309 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:54 ; elapsed = 00:02:55 . Memory (MB): peak = 1736.309 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping	Report
+----------------------------------------------------------------+-------------------------+-----------+----------------------+-------------+
|Module Name                                                     | RTL Object              | Inference | Size (Depth x Width) | Primitives  | 
+----------------------------------------------------------------+-------------------------+-----------+----------------------+-------------+
|i_0/\Stage_gen[4].Block_gen[6].Switch_gen[0].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|i_0/\Stage_gen[4].Block_gen[6].Switch_gen[0].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|i_0/\Stage_gen[4].Block_gen[6].Switch_gen[0].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|i_0/\Stage_gen[4].Block_gen[6].Switch_gen[0].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|i_0/\Stage_gen[4].Block_gen[1].Switch_gen[0].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|i_0/\Stage_gen[4].Block_gen[1].Switch_gen[0].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|i_0/\Stage_gen[4].Block_gen[1].Switch_gen[0].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|i_0/\Stage_gen[4].Block_gen[1].Switch_gen[0].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|i_0/\Stage_gen[4].Block_gen[0].Switch_gen[0].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|i_0/\Stage_gen[4].Block_gen[0].Switch_gen[0].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|i_0/\Stage_gen[4].Block_gen[0].Switch_gen[0].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|i_0/\Stage_gen[4].Block_gen[0].Switch_gen[0].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|i_0/\Stage_gen[4].Block_gen[8].Switch_gen[0].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|i_0/\Stage_gen[4].Block_gen[8].Switch_gen[0].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|i_0/\Stage_gen[4].Block_gen[8].Switch_gen[0].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|i_0/\Stage_gen[4].Block_gen[8].Switch_gen[0].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|i_0/\Stage_gen[3].Block_gen[4].Switch_gen[1].Switch_bottom.sb   | fifo_upper_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|i_0/\Stage_gen[3].Block_gen[4].Switch_gen[1].Switch_bottom.sb   | fifo_upper_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|i_0/\Stage_gen[3].Block_gen[4].Switch_gen[1].Switch_bottom.sb   | fifo_lower_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|i_0/\Stage_gen[3].Block_gen[4].Switch_gen[1].Switch_bottom.sb   | fifo_lower_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|i_0/\Stage_gen[4].Block_gen[9].Switch_gen[0].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|i_0/\Stage_gen[4].Block_gen[9].Switch_gen[0].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|i_0/\Stage_gen[4].Block_gen[9].Switch_gen[0].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|i_0/\Stage_gen[4].Block_gen[9].Switch_gen[0].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|i_0/\Stage_gen[2].Block_gen[2].Switch_gen[3].Switch_bottom.sb   | fifo_upper_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|i_0/\Stage_gen[2].Block_gen[2].Switch_gen[3].Switch_bottom.sb   | fifo_upper_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|i_0/\Stage_gen[2].Block_gen[2].Switch_gen[3].Switch_bottom.sb   | fifo_lower_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|i_0/\Stage_gen[2].Block_gen[2].Switch_gen[3].Switch_bottom.sb   | fifo_lower_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|i_1/\Stage_gen[3].Block_gen[6].Switch_gen[1].Switch_bottom.sb   | fifo_upper_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|i_1/\Stage_gen[3].Block_gen[6].Switch_gen[1].Switch_bottom.sb   | fifo_upper_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|i_1/\Stage_gen[3].Block_gen[6].Switch_gen[1].Switch_bottom.sb   | fifo_lower_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|i_1/\Stage_gen[3].Block_gen[6].Switch_gen[1].Switch_bottom.sb   | fifo_lower_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|i_1/\Stage_gen[3].Block_gen[7].Switch_gen[1].Switch_bottom.sb   | fifo_upper_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|i_1/\Stage_gen[3].Block_gen[7].Switch_gen[1].Switch_bottom.sb   | fifo_upper_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|i_1/\Stage_gen[3].Block_gen[7].Switch_gen[1].Switch_bottom.sb   | fifo_lower_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|i_1/\Stage_gen[3].Block_gen[7].Switch_gen[1].Switch_bottom.sb   | fifo_lower_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|i_1/\Stage_gen[2].Block_gen[3].Switch_gen[3].Switch_bottom.sb   | fifo_upper_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|i_1/\Stage_gen[2].Block_gen[3].Switch_gen[3].Switch_bottom.sb   | fifo_upper_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|i_1/\Stage_gen[2].Block_gen[3].Switch_gen[3].Switch_bottom.sb   | fifo_lower_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|i_1/\Stage_gen[2].Block_gen[3].Switch_gen[3].Switch_bottom.sb   | fifo_lower_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|i_1/\Stage_gen[4].Block_gen[12].Switch_gen[0].Switch_top.st     | fifo_upper_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|i_1/\Stage_gen[4].Block_gen[12].Switch_gen[0].Switch_top.st     | fifo_upper_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|i_1/\Stage_gen[4].Block_gen[12].Switch_gen[0].Switch_top.st     | fifo_lower_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|i_1/\Stage_gen[4].Block_gen[12].Switch_gen[0].Switch_top.st     | fifo_lower_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|i_1/\Stage_gen[4].Block_gen[13].Switch_gen[0].Switch_top.st     | fifo_upper_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|i_1/\Stage_gen[4].Block_gen[13].Switch_gen[0].Switch_top.st     | fifo_upper_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|i_1/\Stage_gen[4].Block_gen[13].Switch_gen[0].Switch_top.st     | fifo_lower_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|i_1/\Stage_gen[4].Block_gen[13].Switch_gen[0].Switch_top.st     | fifo_lower_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|i_1/\Stage_gen[4].Block_gen[14].Switch_gen[0].Switch_top.st     | fifo_upper_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|i_1/\Stage_gen[4].Block_gen[14].Switch_gen[0].Switch_top.st     | fifo_upper_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|i_1/\Stage_gen[4].Block_gen[14].Switch_gen[0].Switch_top.st     | fifo_lower_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|i_1/\Stage_gen[4].Block_gen[14].Switch_gen[0].Switch_top.st     | fifo_lower_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|i_1/\Stage_gen[4].Block_gen[15].Switch_gen[0].Switch_top.st     | fifo_upper_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|i_1/\Stage_gen[4].Block_gen[15].Switch_gen[0].Switch_top.st     | fifo_upper_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|i_1/\Stage_gen[4].Block_gen[15].Switch_gen[0].Switch_top.st     | fifo_lower_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|i_1/\Stage_gen[4].Block_gen[15].Switch_gen[0].Switch_top.st     | fifo_lower_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|i_0/\Stage_gen[4].Block_gen[10].Switch_gen[0].Switch_top.st     | fifo_upper_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|i_0/\Stage_gen[4].Block_gen[10].Switch_gen[0].Switch_top.st     | fifo_upper_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|i_0/\Stage_gen[4].Block_gen[10].Switch_gen[0].Switch_top.st     | fifo_lower_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|i_0/\Stage_gen[4].Block_gen[10].Switch_gen[0].Switch_top.st     | fifo_lower_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|i_1/\Stage_gen[4].Block_gen[11].Switch_gen[0].Switch_top.st     | fifo_upper_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|i_1/\Stage_gen[4].Block_gen[11].Switch_gen[0].Switch_top.st     | fifo_upper_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|i_1/\Stage_gen[4].Block_gen[11].Switch_gen[0].Switch_top.st     | fifo_lower_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|i_1/\Stage_gen[4].Block_gen[11].Switch_gen[0].Switch_top.st     | fifo_lower_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|i_0/\Stage_gen[3].Block_gen[0].Switch_gen[1].Switch_bottom.sb   | fifo_upper_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|i_0/\Stage_gen[3].Block_gen[0].Switch_gen[1].Switch_bottom.sb   | fifo_upper_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|i_0/\Stage_gen[3].Block_gen[0].Switch_gen[1].Switch_bottom.sb   | fifo_lower_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|i_0/\Stage_gen[3].Block_gen[0].Switch_gen[1].Switch_bottom.sb   | fifo_lower_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|i_1/\Stage_gen[3].Block_gen[5].Switch_gen[1].Switch_bottom.sb   | fifo_upper_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|i_1/\Stage_gen[3].Block_gen[5].Switch_gen[1].Switch_bottom.sb   | fifo_upper_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|i_1/\Stage_gen[3].Block_gen[5].Switch_gen[1].Switch_bottom.sb   | fifo_lower_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|i_1/\Stage_gen[3].Block_gen[5].Switch_gen[1].Switch_bottom.sb   | fifo_lower_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|i_0/\Stage_gen[4].Block_gen[7].Switch_gen[0].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|i_0/\Stage_gen[4].Block_gen[7].Switch_gen[0].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|i_0/\Stage_gen[4].Block_gen[7].Switch_gen[0].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|i_0/\Stage_gen[4].Block_gen[7].Switch_gen[0].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|i_0/\Stage_gen[3].Block_gen[3].Switch_gen[0].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|i_0/\Stage_gen[3].Block_gen[3].Switch_gen[0].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|i_0/\Stage_gen[3].Block_gen[3].Switch_gen[0].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|i_0/\Stage_gen[3].Block_gen[3].Switch_gen[0].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|i_0/\Stage_gen[3].Block_gen[2].Switch_gen[0].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|i_0/\Stage_gen[3].Block_gen[2].Switch_gen[0].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|i_0/\Stage_gen[3].Block_gen[2].Switch_gen[0].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|i_0/\Stage_gen[3].Block_gen[2].Switch_gen[0].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|i_0/\Stage_gen[2].Block_gen[1].Switch_gen[0].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|i_0/\Stage_gen[2].Block_gen[1].Switch_gen[0].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|i_0/\Stage_gen[2].Block_gen[1].Switch_gen[0].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|i_0/\Stage_gen[2].Block_gen[1].Switch_gen[0].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|i_0/\Stage_gen[2].Block_gen[1].Switch_gen[2].Switch_bottom.sb   | fifo_upper_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|i_0/\Stage_gen[2].Block_gen[1].Switch_gen[2].Switch_bottom.sb   | fifo_upper_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|i_0/\Stage_gen[2].Block_gen[1].Switch_gen[2].Switch_bottom.sb   | fifo_lower_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|i_0/\Stage_gen[2].Block_gen[1].Switch_gen[2].Switch_bottom.sb   | fifo_lower_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|i_0/\Stage_gen[4].Block_gen[5].Switch_gen[0].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|i_0/\Stage_gen[4].Block_gen[5].Switch_gen[0].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|i_0/\Stage_gen[4].Block_gen[5].Switch_gen[0].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|i_0/\Stage_gen[4].Block_gen[5].Switch_gen[0].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|i_0/\Stage_gen[4].Block_gen[4].Switch_gen[0].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|i_0/\Stage_gen[4].Block_gen[4].Switch_gen[0].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|i_0/\Stage_gen[4].Block_gen[4].Switch_gen[0].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|i_0/\Stage_gen[4].Block_gen[4].Switch_gen[0].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|i_0/\Stage_gen[4].Block_gen[3].Switch_gen[0].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|i_0/\Stage_gen[4].Block_gen[3].Switch_gen[0].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|i_0/\Stage_gen[4].Block_gen[3].Switch_gen[0].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|i_0/\Stage_gen[4].Block_gen[3].Switch_gen[0].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|i_0/\Stage_gen[4].Block_gen[2].Switch_gen[0].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|i_0/\Stage_gen[4].Block_gen[2].Switch_gen[0].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|i_0/\Stage_gen[4].Block_gen[2].Switch_gen[0].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|i_0/\Stage_gen[4].Block_gen[2].Switch_gen[0].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	 | 
|i_0/\Stage_gen[3].Block_gen[1].Switch_gen[0].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|i_0/\Stage_gen[3].Block_gen[1].Switch_gen[0].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|i_0/\Stage_gen[3].Block_gen[1].Switch_gen[0].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|i_0/\Stage_gen[3].Block_gen[1].Switch_gen[0].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|i_0/\Stage_gen[3].Block_gen[0].Switch_gen[0].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|i_0/\Stage_gen[3].Block_gen[0].Switch_gen[0].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|i_0/\Stage_gen[3].Block_gen[0].Switch_gen[0].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|i_0/\Stage_gen[3].Block_gen[0].Switch_gen[0].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|i_0/\Stage_gen[2].Block_gen[0].Switch_gen[0].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|i_0/\Stage_gen[2].Block_gen[0].Switch_gen[0].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|i_0/\Stage_gen[2].Block_gen[0].Switch_gen[0].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|i_0/\Stage_gen[2].Block_gen[0].Switch_gen[0].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|i_0/\Stage_gen[2].Block_gen[0].Switch_gen[2].Switch_bottom.sb   | fifo_upper_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|i_0/\Stage_gen[2].Block_gen[0].Switch_gen[2].Switch_bottom.sb   | fifo_upper_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|i_0/\Stage_gen[2].Block_gen[0].Switch_gen[2].Switch_bottom.sb   | fifo_lower_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|i_0/\Stage_gen[2].Block_gen[0].Switch_gen[2].Switch_bottom.sb   | fifo_lower_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|i_0/\Stage_gen[3].Block_gen[1].Switch_gen[1].Switch_bottom.sb   | fifo_upper_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|i_0/\Stage_gen[3].Block_gen[1].Switch_gen[1].Switch_bottom.sb   | fifo_upper_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|i_0/\Stage_gen[3].Block_gen[1].Switch_gen[1].Switch_bottom.sb   | fifo_lower_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|i_0/\Stage_gen[3].Block_gen[1].Switch_gen[1].Switch_bottom.sb   | fifo_lower_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|i_0/\Stage_gen[2].Block_gen[0].Switch_gen[1].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|i_0/\Stage_gen[2].Block_gen[0].Switch_gen[1].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|i_0/\Stage_gen[2].Block_gen[0].Switch_gen[1].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|i_0/\Stage_gen[2].Block_gen[0].Switch_gen[1].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|i_0/\Stage_gen[2].Block_gen[0].Switch_gen[3].Switch_bottom.sb   | fifo_upper_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|i_0/\Stage_gen[2].Block_gen[0].Switch_gen[3].Switch_bottom.sb   | fifo_upper_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|i_0/\Stage_gen[2].Block_gen[0].Switch_gen[3].Switch_bottom.sb   | fifo_lower_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|i_0/\Stage_gen[2].Block_gen[0].Switch_gen[3].Switch_bottom.sb   | fifo_lower_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|i_0/\Stage_gen[3].Block_gen[2].Switch_gen[1].Switch_bottom.sb   | fifo_upper_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|i_0/\Stage_gen[3].Block_gen[2].Switch_gen[1].Switch_bottom.sb   | fifo_upper_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|i_0/\Stage_gen[3].Block_gen[2].Switch_gen[1].Switch_bottom.sb   | fifo_lower_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|i_0/\Stage_gen[3].Block_gen[2].Switch_gen[1].Switch_bottom.sb   | fifo_lower_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|i_0/\Stage_gen[3].Block_gen[3].Switch_gen[1].Switch_bottom.sb   | fifo_upper_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|i_0/\Stage_gen[3].Block_gen[3].Switch_gen[1].Switch_bottom.sb   | fifo_upper_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|i_0/\Stage_gen[3].Block_gen[3].Switch_gen[1].Switch_bottom.sb   | fifo_lower_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|i_0/\Stage_gen[3].Block_gen[3].Switch_gen[1].Switch_bottom.sb   | fifo_lower_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|i_0/\Stage_gen[2].Block_gen[1].Switch_gen[1].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|i_0/\Stage_gen[2].Block_gen[1].Switch_gen[1].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|i_0/\Stage_gen[2].Block_gen[1].Switch_gen[1].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|i_0/\Stage_gen[2].Block_gen[1].Switch_gen[1].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|i_0/\Stage_gen[2].Block_gen[1].Switch_gen[3].Switch_bottom.sb   | fifo_upper_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|i_0/\Stage_gen[2].Block_gen[1].Switch_gen[3].Switch_bottom.sb   | fifo_upper_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|i_0/\Stage_gen[2].Block_gen[1].Switch_gen[3].Switch_bottom.sb   | fifo_lower_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|i_0/\Stage_gen[2].Block_gen[1].Switch_gen[3].Switch_bottom.sb   | fifo_lower_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|i_0/\Stage_gen[3].Block_gen[4].Switch_gen[0].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|i_0/\Stage_gen[3].Block_gen[4].Switch_gen[0].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|i_0/\Stage_gen[3].Block_gen[4].Switch_gen[0].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|i_0/\Stage_gen[3].Block_gen[4].Switch_gen[0].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|i_1/\Stage_gen[2].Block_gen[2].Switch_gen[1].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|i_1/\Stage_gen[2].Block_gen[2].Switch_gen[1].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|i_1/\Stage_gen[2].Block_gen[2].Switch_gen[1].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|i_1/\Stage_gen[2].Block_gen[2].Switch_gen[1].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|i_1/\Stage_gen[2].Block_gen[3].Switch_gen[1].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|i_1/\Stage_gen[2].Block_gen[3].Switch_gen[1].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|i_1/\Stage_gen[2].Block_gen[3].Switch_gen[1].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|i_1/\Stage_gen[2].Block_gen[3].Switch_gen[1].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|i_1/\Stage_gen[3].Block_gen[6].Switch_gen[0].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|i_1/\Stage_gen[3].Block_gen[6].Switch_gen[0].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|i_1/\Stage_gen[3].Block_gen[6].Switch_gen[0].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|i_1/\Stage_gen[3].Block_gen[6].Switch_gen[0].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|i_1/\Stage_gen[3].Block_gen[7].Switch_gen[0].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|i_1/\Stage_gen[3].Block_gen[7].Switch_gen[0].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|i_1/\Stage_gen[3].Block_gen[7].Switch_gen[0].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|i_1/\Stage_gen[3].Block_gen[7].Switch_gen[0].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|i_0/\Stage_gen[3].Block_gen[5].Switch_gen[0].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|i_0/\Stage_gen[3].Block_gen[5].Switch_gen[0].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|i_0/\Stage_gen[3].Block_gen[5].Switch_gen[0].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|i_0/\Stage_gen[3].Block_gen[5].Switch_gen[0].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	 | 
|i_0/\Stage_gen[0].Block_gen[0].Switch_gen[3].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	 | 
|i_0/\Stage_gen[0].Block_gen[0].Switch_gen[3].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	 | 
|i_0/\Stage_gen[0].Block_gen[0].Switch_gen[3].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	 | 
|i_0/\Stage_gen[0].Block_gen[0].Switch_gen[3].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	 | 
|i_0/\Stage_gen[0].Block_gen[0].Switch_gen[5].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	 | 
|i_0/\Stage_gen[0].Block_gen[0].Switch_gen[5].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	 | 
|i_0/\Stage_gen[0].Block_gen[0].Switch_gen[5].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	 | 
|i_0/\Stage_gen[0].Block_gen[0].Switch_gen[5].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	 | 
|i_0/\Stage_gen[0].Block_gen[0].Switch_gen[13].Switch_bottom.sb  | fifo_upper_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	 | 
|i_0/\Stage_gen[0].Block_gen[0].Switch_gen[13].Switch_bottom.sb  | fifo_lower_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	 | 
|i_0/\Stage_gen[0].Block_gen[0].Switch_gen[13].Switch_bottom.sb  | fifo_upper_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	 | 
|i_0/\Stage_gen[0].Block_gen[0].Switch_gen[13].Switch_bottom.sb  | fifo_lower_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	 | 
|i_1/\Stage_gen[1].Block_gen[1].Switch_gen[5].Switch_bottom.sb   | fifo_upper_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|i_1/\Stage_gen[1].Block_gen[1].Switch_gen[5].Switch_bottom.sb   | fifo_lower_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|i_1/\Stage_gen[1].Block_gen[1].Switch_gen[5].Switch_bottom.sb   | fifo_upper_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|i_1/\Stage_gen[1].Block_gen[1].Switch_gen[5].Switch_bottom.sb   | fifo_lower_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|i_0/\Stage_gen[0].Block_gen[0].Switch_gen[7].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	 | 
|i_0/\Stage_gen[0].Block_gen[0].Switch_gen[7].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	 | 
|i_0/\Stage_gen[0].Block_gen[0].Switch_gen[7].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	 | 
|i_0/\Stage_gen[0].Block_gen[0].Switch_gen[7].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	 | 
|i_0/\Stage_gen[0].Block_gen[0].Switch_gen[9].Switch_bottom.sb   | fifo_upper_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	 | 
|i_0/\Stage_gen[0].Block_gen[0].Switch_gen[9].Switch_bottom.sb   | fifo_lower_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	 | 
|i_0/\Stage_gen[0].Block_gen[0].Switch_gen[9].Switch_bottom.sb   | fifo_upper_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	 | 
|i_0/\Stage_gen[0].Block_gen[0].Switch_gen[9].Switch_bottom.sb   | fifo_lower_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	 | 
|i_1/\Stage_gen[1].Block_gen[1].Switch_gen[1].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|i_1/\Stage_gen[1].Block_gen[1].Switch_gen[1].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|i_1/\Stage_gen[1].Block_gen[1].Switch_gen[1].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|i_1/\Stage_gen[1].Block_gen[1].Switch_gen[1].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|i_0/\Stage_gen[0].Block_gen[0].Switch_gen[11].Switch_bottom.sb  | fifo_upper_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	 | 
|i_0/\Stage_gen[0].Block_gen[0].Switch_gen[11].Switch_bottom.sb  | fifo_lower_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	 | 
|i_0/\Stage_gen[0].Block_gen[0].Switch_gen[11].Switch_bottom.sb  | fifo_upper_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	 | 
|i_0/\Stage_gen[0].Block_gen[0].Switch_gen[11].Switch_bottom.sb  | fifo_lower_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	 | 
|i_0/\Stage_gen[1].Block_gen[0].Switch_gen[1].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|i_0/\Stage_gen[1].Block_gen[0].Switch_gen[1].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|i_0/\Stage_gen[1].Block_gen[0].Switch_gen[1].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|i_0/\Stage_gen[1].Block_gen[0].Switch_gen[1].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|i_1/\Stage_gen[0].Block_gen[0].Switch_gen[1].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	 | 
|i_1/\Stage_gen[0].Block_gen[0].Switch_gen[1].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	 | 
|i_1/\Stage_gen[0].Block_gen[0].Switch_gen[1].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	 | 
|i_1/\Stage_gen[0].Block_gen[0].Switch_gen[1].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	 | 
|i_0/\Stage_gen[1].Block_gen[0].Switch_gen[3].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|i_0/\Stage_gen[1].Block_gen[0].Switch_gen[3].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|i_0/\Stage_gen[1].Block_gen[0].Switch_gen[3].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|i_0/\Stage_gen[1].Block_gen[0].Switch_gen[3].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|i_0/\Stage_gen[1].Block_gen[0].Switch_gen[5].Switch_bottom.sb   | fifo_upper_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|i_0/\Stage_gen[1].Block_gen[0].Switch_gen[5].Switch_bottom.sb   | fifo_lower_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|i_0/\Stage_gen[1].Block_gen[0].Switch_gen[5].Switch_bottom.sb   | fifo_upper_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|i_0/\Stage_gen[1].Block_gen[0].Switch_gen[5].Switch_bottom.sb   | fifo_lower_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|i_0/\Stage_gen[1].Block_gen[0].Switch_gen[7].Switch_bottom.sb   | fifo_upper_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|i_0/\Stage_gen[1].Block_gen[0].Switch_gen[7].Switch_bottom.sb   | fifo_lower_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|i_0/\Stage_gen[1].Block_gen[0].Switch_gen[7].Switch_bottom.sb   | fifo_upper_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|i_0/\Stage_gen[1].Block_gen[0].Switch_gen[7].Switch_bottom.sb   | fifo_lower_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|i_0/\Stage_gen[1].Block_gen[1].Switch_gen[7].Switch_bottom.sb   | fifo_upper_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|i_0/\Stage_gen[1].Block_gen[1].Switch_gen[7].Switch_bottom.sb   | fifo_lower_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|i_0/\Stage_gen[1].Block_gen[1].Switch_gen[7].Switch_bottom.sb   | fifo_upper_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|i_0/\Stage_gen[1].Block_gen[1].Switch_gen[7].Switch_bottom.sb   | fifo_lower_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|i_1/\Stage_gen[0].Block_gen[0].Switch_gen[15].Switch_bottom.sb  | fifo_upper_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	 | 
|i_1/\Stage_gen[0].Block_gen[0].Switch_gen[15].Switch_bottom.sb  | fifo_lower_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	 | 
|i_1/\Stage_gen[0].Block_gen[0].Switch_gen[15].Switch_bottom.sb  | fifo_upper_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	 | 
|i_1/\Stage_gen[0].Block_gen[0].Switch_gen[15].Switch_bottom.sb  | fifo_lower_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	 | 
|i_0/\Stage_gen[1].Block_gen[1].Switch_gen[3].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|i_0/\Stage_gen[1].Block_gen[1].Switch_gen[3].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|i_0/\Stage_gen[1].Block_gen[1].Switch_gen[3].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|i_0/\Stage_gen[1].Block_gen[1].Switch_gen[3].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|i_0/\Stage_gen[0].Block_gen[0].Switch_gen[0].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	 | 
|i_0/\Stage_gen[0].Block_gen[0].Switch_gen[0].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	 | 
|i_0/\Stage_gen[0].Block_gen[0].Switch_gen[0].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	 | 
|i_0/\Stage_gen[0].Block_gen[0].Switch_gen[0].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	 | 
|i_0/\Stage_gen[0].Block_gen[0].Switch_gen[2].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	 | 
|i_0/\Stage_gen[0].Block_gen[0].Switch_gen[2].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	 | 
|i_0/\Stage_gen[0].Block_gen[0].Switch_gen[2].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	 | 
|i_0/\Stage_gen[0].Block_gen[0].Switch_gen[2].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	 | 
|i_0/\Stage_gen[0].Block_gen[0].Switch_gen[4].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	 | 
|i_0/\Stage_gen[0].Block_gen[0].Switch_gen[4].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	 | 
|i_0/\Stage_gen[0].Block_gen[0].Switch_gen[4].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	 | 
|i_0/\Stage_gen[0].Block_gen[0].Switch_gen[4].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	 | 
|i_0/\Stage_gen[0].Block_gen[0].Switch_gen[6].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	 | 
|i_0/\Stage_gen[0].Block_gen[0].Switch_gen[6].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	 | 
|i_0/\Stage_gen[0].Block_gen[0].Switch_gen[6].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	 | 
|i_0/\Stage_gen[0].Block_gen[0].Switch_gen[6].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	 | 
|i_0/\Stage_gen[0].Block_gen[0].Switch_gen[8].Switch_bottom.sb   | fifo_upper_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	 | 
|i_0/\Stage_gen[0].Block_gen[0].Switch_gen[8].Switch_bottom.sb   | fifo_lower_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	 | 
|i_0/\Stage_gen[0].Block_gen[0].Switch_gen[8].Switch_bottom.sb   | fifo_upper_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	 | 
|i_0/\Stage_gen[0].Block_gen[0].Switch_gen[8].Switch_bottom.sb   | fifo_lower_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	 | 
|i_0/\Stage_gen[0].Block_gen[0].Switch_gen[10].Switch_bottom.sb  | fifo_upper_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	 | 
|i_0/\Stage_gen[0].Block_gen[0].Switch_gen[10].Switch_bottom.sb  | fifo_lower_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	 | 
|i_0/\Stage_gen[0].Block_gen[0].Switch_gen[10].Switch_bottom.sb  | fifo_upper_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	 | 
|i_0/\Stage_gen[0].Block_gen[0].Switch_gen[10].Switch_bottom.sb  | fifo_lower_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	 | 
|i_0/\Stage_gen[0].Block_gen[0].Switch_gen[12].Switch_bottom.sb  | fifo_upper_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	 | 
|i_0/\Stage_gen[0].Block_gen[0].Switch_gen[12].Switch_bottom.sb  | fifo_lower_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	 | 
|i_0/\Stage_gen[0].Block_gen[0].Switch_gen[12].Switch_bottom.sb  | fifo_upper_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	 | 
|i_0/\Stage_gen[0].Block_gen[0].Switch_gen[12].Switch_bottom.sb  | fifo_lower_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	 | 
|i_0/\Stage_gen[0].Block_gen[0].Switch_gen[14].Switch_bottom.sb  | fifo_upper_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	 | 
|i_0/\Stage_gen[0].Block_gen[0].Switch_gen[14].Switch_bottom.sb  | fifo_lower_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	 | 
|i_0/\Stage_gen[0].Block_gen[0].Switch_gen[14].Switch_bottom.sb  | fifo_upper_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	 | 
|i_0/\Stage_gen[0].Block_gen[0].Switch_gen[14].Switch_bottom.sb  | fifo_lower_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	 | 
|i_0/\Stage_gen[1].Block_gen[0].Switch_gen[0].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|i_0/\Stage_gen[1].Block_gen[0].Switch_gen[0].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|i_0/\Stage_gen[1].Block_gen[0].Switch_gen[0].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|i_0/\Stage_gen[1].Block_gen[0].Switch_gen[0].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|i_0/\Stage_gen[1].Block_gen[0].Switch_gen[2].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|i_0/\Stage_gen[1].Block_gen[0].Switch_gen[2].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|i_0/\Stage_gen[1].Block_gen[0].Switch_gen[2].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|i_0/\Stage_gen[1].Block_gen[0].Switch_gen[2].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|i_0/\Stage_gen[1].Block_gen[0].Switch_gen[4].Switch_bottom.sb   | fifo_upper_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|i_0/\Stage_gen[1].Block_gen[0].Switch_gen[4].Switch_bottom.sb   | fifo_lower_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|i_0/\Stage_gen[1].Block_gen[0].Switch_gen[4].Switch_bottom.sb   | fifo_upper_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|i_0/\Stage_gen[1].Block_gen[0].Switch_gen[4].Switch_bottom.sb   | fifo_lower_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|i_0/\Stage_gen[1].Block_gen[0].Switch_gen[6].Switch_bottom.sb   | fifo_upper_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|i_0/\Stage_gen[1].Block_gen[0].Switch_gen[6].Switch_bottom.sb   | fifo_lower_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|i_0/\Stage_gen[1].Block_gen[0].Switch_gen[6].Switch_bottom.sb   | fifo_upper_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|i_0/\Stage_gen[1].Block_gen[0].Switch_gen[6].Switch_bottom.sb   | fifo_lower_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|i_0/\Stage_gen[1].Block_gen[1].Switch_gen[0].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|i_0/\Stage_gen[1].Block_gen[1].Switch_gen[0].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|i_0/\Stage_gen[1].Block_gen[1].Switch_gen[0].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|i_0/\Stage_gen[1].Block_gen[1].Switch_gen[0].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|i_0/\Stage_gen[1].Block_gen[1].Switch_gen[2].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|i_0/\Stage_gen[1].Block_gen[1].Switch_gen[2].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|i_0/\Stage_gen[1].Block_gen[1].Switch_gen[2].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|i_0/\Stage_gen[1].Block_gen[1].Switch_gen[2].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|i_0/\Stage_gen[1].Block_gen[1].Switch_gen[4].Switch_bottom.sb   | fifo_upper_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|i_0/\Stage_gen[1].Block_gen[1].Switch_gen[4].Switch_bottom.sb   | fifo_lower_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|i_0/\Stage_gen[1].Block_gen[1].Switch_gen[4].Switch_bottom.sb   | fifo_upper_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|i_0/\Stage_gen[1].Block_gen[1].Switch_gen[4].Switch_bottom.sb   | fifo_lower_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|i_0/\Stage_gen[1].Block_gen[1].Switch_gen[6].Switch_bottom.sb   | fifo_upper_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|i_0/\Stage_gen[1].Block_gen[1].Switch_gen[6].Switch_bottom.sb   | fifo_lower_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|i_0/\Stage_gen[1].Block_gen[1].Switch_gen[6].Switch_bottom.sb   | fifo_upper_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|i_0/\Stage_gen[1].Block_gen[1].Switch_gen[6].Switch_bottom.sb   | fifo_lower_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	 | 
|i_0/\Stage_gen[2].Block_gen[2].Switch_gen[0].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|i_0/\Stage_gen[2].Block_gen[2].Switch_gen[0].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|i_0/\Stage_gen[2].Block_gen[2].Switch_gen[0].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|i_0/\Stage_gen[2].Block_gen[2].Switch_gen[0].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|i_0/\Stage_gen[2].Block_gen[2].Switch_gen[2].Switch_bottom.sb   | fifo_upper_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|i_0/\Stage_gen[2].Block_gen[2].Switch_gen[2].Switch_bottom.sb   | fifo_upper_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|i_0/\Stage_gen[2].Block_gen[2].Switch_gen[2].Switch_bottom.sb   | fifo_lower_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|i_0/\Stage_gen[2].Block_gen[2].Switch_gen[2].Switch_bottom.sb   | fifo_lower_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|i_1/\Stage_gen[2].Block_gen[3].Switch_gen[2].Switch_bottom.sb   | fifo_upper_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|i_1/\Stage_gen[2].Block_gen[3].Switch_gen[2].Switch_bottom.sb   | fifo_upper_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|i_1/\Stage_gen[2].Block_gen[3].Switch_gen[2].Switch_bottom.sb   | fifo_lower_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|i_1/\Stage_gen[2].Block_gen[3].Switch_gen[2].Switch_bottom.sb   | fifo_lower_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|i_1/\Stage_gen[2].Block_gen[3].Switch_gen[0].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|i_1/\Stage_gen[2].Block_gen[3].Switch_gen[0].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|i_1/\Stage_gen[2].Block_gen[3].Switch_gen[0].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
|i_1/\Stage_gen[2].Block_gen[3].Switch_gen[0].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	 | 
+----------------------------------------------------------------+-------------------------+-----------+----------------------+-------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:14 ; elapsed = 00:03:16 . Memory (MB): peak = 1736.309 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:23 ; elapsed = 00:03:25 . Memory (MB): peak = 1736.309 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:23 ; elapsed = 00:03:25 . Memory (MB): peak = 1736.309 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:31 ; elapsed = 00:03:32 . Memory (MB): peak = 1736.309 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:31 ; elapsed = 00:03:33 . Memory (MB): peak = 1736.309 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:32 ; elapsed = 00:03:34 . Memory (MB): peak = 1736.309 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:32 ; elapsed = 00:03:34 . Memory (MB): peak = 1736.309 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |LUT3   |    12|
|3     |LUT4   |  2388|
|4     |LUT5   |  6952|
|5     |LUT6   |  1096|
|6     |RAM32M |  2112|
|7     |FDRE   | 13920|
|8     |FDSE   |   160|
|9     |IBUF   |  2114|
|10    |OBUF   |  1088|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:32 ; elapsed = 00:03:34 . Memory (MB): peak = 1736.309 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:07 ; elapsed = 00:03:20 . Memory (MB): peak = 1736.309 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:03:33 ; elapsed = 00:03:34 . Memory (MB): peak = 1736.309 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1736.309 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2112 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 6 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/My_Designs/UPIR/design/src/basys3_constraints.xdc]
Finished Parsing XDC File [C:/My_Designs/UPIR/design/src/basys3_constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 1736.309 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2112 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 2112 instances

INFO: [Common 17-83] Releasing license: Synthesis
54 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:58 ; elapsed = 00:04:01 . Memory (MB): peak = 1736.309 ; gain = 0.000
# report_utilization -file ./reports/utilization_32_32_2.txt
# synth_design -top genericMultistageInterconnectionNetwork -generic M=64 -generic messageW=32 -generic N=2  -part xc7a35tcpg236-1 -assert 
Command: synth_design -top genericMultistageInterconnectionNetwork -generic M=64 -generic messageW=32 -generic N=2 -part xc7a35tcpg236-1 -assert
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1736.309 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'genericMultistageInterconnectionNetwork' [C:/My_Designs/UPIR/design/src/genericMultistageInterconnectionNetwork.vhd:31]
	Parameter M bound to: 64 - type: integer 
	Parameter messageW bound to: 32 - type: integer 
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'switch' [C:/My_Designs/UPIR/design/src/switch.vhd:60]
	Parameter dest_code_W bound to: 64 - type: integer 
	Parameter message_W bound to: 32 - type: integer 
	Parameter input_W bound to: 96 - type: integer 
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module '\fork ' [C:/My_Designs/UPIR/design/src/fork.vhd:52]
	Parameter message_W bound to: 32 - type: integer 
	Parameter dest_code_W bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module '\fork ' (1#1) [C:/My_Designs/UPIR/design/src/fork.vhd:52]
INFO: [Synth 8-638] synthesizing module 'fifo' [C:/My_Designs/UPIR/design/src/fifo.vhd:25]
	Parameter N bound to: 2 - type: integer 
	Parameter W bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo' (2#1) [C:/My_Designs/UPIR/design/src/fifo.vhd:25]
INFO: [Synth 8-638] synthesizing module 'selector' [C:/My_Designs/UPIR/design/src/selector.vhd:67]
	Parameter dest_code_width bound to: 32 - type: integer 
	Parameter message_width bound to: 32 - type: integer 
	Parameter width_in bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'selector' (3#1) [C:/My_Designs/UPIR/design/src/selector.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'switch' (4#1) [C:/My_Designs/UPIR/design/src/switch.vhd:60]
INFO: [Synth 8-638] synthesizing module 'switch__parameterized0' [C:/My_Designs/UPIR/design/src/switch.vhd:60]
	Parameter dest_code_W bound to: 32 - type: integer 
	Parameter message_W bound to: 32 - type: integer 
	Parameter input_W bound to: 64 - type: integer 
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fork__parameterized0' [C:/My_Designs/UPIR/design/src/fork.vhd:52]
	Parameter message_W bound to: 32 - type: integer 
	Parameter dest_code_W bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized0' (4#1) [C:/My_Designs/UPIR/design/src/fork.vhd:52]
INFO: [Synth 8-638] synthesizing module 'fifo__parameterized0' [C:/My_Designs/UPIR/design/src/fifo.vhd:25]
	Parameter N bound to: 2 - type: integer 
	Parameter W bound to: 48 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo__parameterized0' (4#1) [C:/My_Designs/UPIR/design/src/fifo.vhd:25]
INFO: [Synth 8-638] synthesizing module 'selector__parameterized0' [C:/My_Designs/UPIR/design/src/selector.vhd:67]
	Parameter dest_code_width bound to: 16 - type: integer 
	Parameter message_width bound to: 32 - type: integer 
	Parameter width_in bound to: 48 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'selector__parameterized0' (4#1) [C:/My_Designs/UPIR/design/src/selector.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'switch__parameterized0' (4#1) [C:/My_Designs/UPIR/design/src/switch.vhd:60]
INFO: [Synth 8-638] synthesizing module 'switch__parameterized1' [C:/My_Designs/UPIR/design/src/switch.vhd:60]
	Parameter dest_code_W bound to: 16 - type: integer 
	Parameter message_W bound to: 32 - type: integer 
	Parameter input_W bound to: 48 - type: integer 
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fork__parameterized1' [C:/My_Designs/UPIR/design/src/fork.vhd:52]
	Parameter message_W bound to: 32 - type: integer 
	Parameter dest_code_W bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized1' (4#1) [C:/My_Designs/UPIR/design/src/fork.vhd:52]
INFO: [Synth 8-638] synthesizing module 'fifo__parameterized1' [C:/My_Designs/UPIR/design/src/fifo.vhd:25]
	Parameter N bound to: 2 - type: integer 
	Parameter W bound to: 40 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo__parameterized1' (4#1) [C:/My_Designs/UPIR/design/src/fifo.vhd:25]
INFO: [Synth 8-638] synthesizing module 'selector__parameterized1' [C:/My_Designs/UPIR/design/src/selector.vhd:67]
	Parameter dest_code_width bound to: 8 - type: integer 
	Parameter message_width bound to: 32 - type: integer 
	Parameter width_in bound to: 40 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'selector__parameterized1' (4#1) [C:/My_Designs/UPIR/design/src/selector.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'switch__parameterized1' (4#1) [C:/My_Designs/UPIR/design/src/switch.vhd:60]
INFO: [Synth 8-638] synthesizing module 'switch__parameterized2' [C:/My_Designs/UPIR/design/src/switch.vhd:60]
	Parameter dest_code_W bound to: 8 - type: integer 
	Parameter message_W bound to: 32 - type: integer 
	Parameter input_W bound to: 40 - type: integer 
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fork__parameterized2' [C:/My_Designs/UPIR/design/src/fork.vhd:52]
	Parameter message_W bound to: 32 - type: integer 
	Parameter dest_code_W bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized2' (4#1) [C:/My_Designs/UPIR/design/src/fork.vhd:52]
INFO: [Synth 8-638] synthesizing module 'fifo__parameterized2' [C:/My_Designs/UPIR/design/src/fifo.vhd:25]
	Parameter N bound to: 2 - type: integer 
	Parameter W bound to: 36 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo__parameterized2' (4#1) [C:/My_Designs/UPIR/design/src/fifo.vhd:25]
INFO: [Synth 8-638] synthesizing module 'selector__parameterized2' [C:/My_Designs/UPIR/design/src/selector.vhd:67]
	Parameter dest_code_width bound to: 4 - type: integer 
	Parameter message_width bound to: 32 - type: integer 
	Parameter width_in bound to: 36 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'selector__parameterized2' (4#1) [C:/My_Designs/UPIR/design/src/selector.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'switch__parameterized2' (4#1) [C:/My_Designs/UPIR/design/src/switch.vhd:60]
INFO: [Synth 8-638] synthesizing module 'switch__parameterized3' [C:/My_Designs/UPIR/design/src/switch.vhd:60]
	Parameter dest_code_W bound to: 4 - type: integer 
	Parameter message_W bound to: 32 - type: integer 
	Parameter input_W bound to: 36 - type: integer 
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fork__parameterized3' [C:/My_Designs/UPIR/design/src/fork.vhd:52]
	Parameter message_W bound to: 32 - type: integer 
	Parameter dest_code_W bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized3' (4#1) [C:/My_Designs/UPIR/design/src/fork.vhd:52]
INFO: [Synth 8-638] synthesizing module 'fifo__parameterized3' [C:/My_Designs/UPIR/design/src/fifo.vhd:25]
	Parameter N bound to: 2 - type: integer 
	Parameter W bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo__parameterized3' (4#1) [C:/My_Designs/UPIR/design/src/fifo.vhd:25]
INFO: [Synth 8-638] synthesizing module 'selector__parameterized3' [C:/My_Designs/UPIR/design/src/selector.vhd:67]
	Parameter dest_code_width bound to: 2 - type: integer 
	Parameter message_width bound to: 32 - type: integer 
	Parameter width_in bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'selector__parameterized3' (4#1) [C:/My_Designs/UPIR/design/src/selector.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'switch__parameterized3' (4#1) [C:/My_Designs/UPIR/design/src/switch.vhd:60]
INFO: [Synth 8-638] synthesizing module 'switch__parameterized4' [C:/My_Designs/UPIR/design/src/switch.vhd:60]
	Parameter dest_code_W bound to: 2 - type: integer 
	Parameter message_W bound to: 32 - type: integer 
	Parameter input_W bound to: 34 - type: integer 
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fork__parameterized4' [C:/My_Designs/UPIR/design/src/fork.vhd:52]
	Parameter message_W bound to: 32 - type: integer 
	Parameter dest_code_W bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized4' (4#1) [C:/My_Designs/UPIR/design/src/fork.vhd:52]
INFO: [Synth 8-638] synthesizing module 'fifo__parameterized4' [C:/My_Designs/UPIR/design/src/fifo.vhd:25]
	Parameter N bound to: 2 - type: integer 
	Parameter W bound to: 33 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo__parameterized4' (4#1) [C:/My_Designs/UPIR/design/src/fifo.vhd:25]
INFO: [Synth 8-638] synthesizing module 'selector__parameterized4' [C:/My_Designs/UPIR/design/src/selector.vhd:67]
	Parameter dest_code_width bound to: 1 - type: integer 
	Parameter message_width bound to: 32 - type: integer 
	Parameter width_in bound to: 33 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'selector__parameterized4' (4#1) [C:/My_Designs/UPIR/design/src/selector.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'switch__parameterized4' (4#1) [C:/My_Designs/UPIR/design/src/switch.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'genericMultistageInterconnectionNetwork' (5#1) [C:/My_Designs/UPIR/design/src/genericMultistageInterconnectionNetwork.vhd:31]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1736.309 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1736.309 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1736.309 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1736.309 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/My_Designs/UPIR/design/src/basys3_constraints.xdc]
Finished Parsing XDC File [C:/My_Designs/UPIR/design/src/basys3_constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/My_Designs/UPIR/design/src/basys3_constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/genericMultistageInterconnectionNetwork_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/genericMultistageInterconnectionNetwork_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 1835.945 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.559 . Memory (MB): peak = 1835.945 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:52 ; elapsed = 00:00:50 . Memory (MB): peak = 1835.945 ; gain = 99.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:52 ; elapsed = 00:00:50 . Memory (MB): peak = 1835.945 ; gain = 99.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:52 ; elapsed = 00:00:50 . Memory (MB): peak = 1835.945 ; gain = 99.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:55 ; elapsed = 00:00:54 . Memory (MB): peak = 1835.945 ; gain = 99.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    2 Bit       Adders := 1536  
+---Registers : 
	               64 Bit    Registers := 128   
	               48 Bit    Registers := 128   
	               40 Bit    Registers := 128   
	               36 Bit    Registers := 128   
	               34 Bit    Registers := 128   
	               33 Bit    Registers := 128   
	                2 Bit    Registers := 768   
	                1 Bit    Registers := 1536  
+---RAMs : 
	              128 Bit	(2 X 64 bit)          RAMs := 128   
	               96 Bit	(2 X 48 bit)          RAMs := 128   
	               80 Bit	(2 X 40 bit)          RAMs := 128   
	               72 Bit	(2 X 36 bit)          RAMs := 128   
	               68 Bit	(2 X 34 bit)          RAMs := 128   
	               66 Bit	(2 X 33 bit)          RAMs := 128   
+---Muxes : 
	   2 Input   32 Bit        Muxes := 448   
	   3 Input   32 Bit        Muxes := 448   
	   2 Input   16 Bit        Muxes := 64    
	   3 Input   16 Bit        Muxes := 64    
	   2 Input    8 Bit        Muxes := 64    
	   3 Input    8 Bit        Muxes := 64    
	   2 Input    4 Bit        Muxes := 64    
	   3 Input    4 Bit        Muxes := 64    
	   2 Input    2 Bit        Muxes := 832   
	   3 Input    2 Bit        Muxes := 64    
	   2 Input    1 Bit        Muxes := 2368  
	   3 Input    1 Bit        Muxes := 64    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:37 ; elapsed = 00:02:36 . Memory (MB): peak = 1835.945 ; gain = 99.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping	Report (see note below)
+------------------------------------------------------------+-------------------------+-----------+----------------------+--------------+
|Module Name                                                 | RTL Object              | Inference | Size (Depth x Width) | Primitives   | 
+------------------------------------------------------------+-------------------------+-----------+----------------------+--------------+
|\Stage_gen[0].Block_gen[0].Switch_gen[0].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[0].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[0].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[0].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[1].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[1].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[1].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[1].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[2].Block_gen[1].Switch_gen[1].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[1].Switch_gen[1].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[1].Switch_gen[1].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[1].Switch_gen[1].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[0].Block_gen[0].Switch_gen[3].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[3].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[3].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[3].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[4].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[4].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[4].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[4].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[5].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[5].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[5].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[5].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[6].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[6].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[6].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[6].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[7].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[7].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[7].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[7].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[1].Block_gen[1].Switch_gen[15].Switch_bottom.sb  | fifo_upper_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[1].Switch_gen[15].Switch_bottom.sb  | fifo_lower_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[1].Switch_gen[15].Switch_bottom.sb  | fifo_upper_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[1].Switch_gen[15].Switch_bottom.sb  | fifo_lower_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[0].Block_gen[0].Switch_gen[9].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[9].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[9].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[9].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[1].Block_gen[1].Switch_gen[14].Switch_bottom.sb  | fifo_upper_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[1].Switch_gen[14].Switch_bottom.sb  | fifo_lower_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[1].Switch_gen[14].Switch_bottom.sb  | fifo_upper_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[1].Switch_gen[14].Switch_bottom.sb  | fifo_lower_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[0].Block_gen[0].Switch_gen[11].Switch_top.st     | fifo_upper_0/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[11].Switch_top.st     | fifo_lower_0/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[11].Switch_top.st     | fifo_upper_1/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[11].Switch_top.st     | fifo_lower_1/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[12].Switch_top.st     | fifo_upper_0/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[12].Switch_top.st     | fifo_lower_0/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[12].Switch_top.st     | fifo_upper_1/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[12].Switch_top.st     | fifo_lower_1/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[13].Switch_top.st     | fifo_upper_0/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[13].Switch_top.st     | fifo_lower_0/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[13].Switch_top.st     | fifo_upper_1/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[13].Switch_top.st     | fifo_lower_1/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[14].Switch_top.st     | fifo_upper_0/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[14].Switch_top.st     | fifo_lower_0/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[14].Switch_top.st     | fifo_upper_1/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[14].Switch_top.st     | fifo_lower_1/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[15].Switch_top.st     | fifo_upper_0/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[15].Switch_top.st     | fifo_lower_0/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[15].Switch_top.st     | fifo_upper_1/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[15].Switch_top.st     | fifo_lower_1/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[16].Switch_bottom.sb  | fifo_upper_0/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[16].Switch_bottom.sb  | fifo_lower_0/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[16].Switch_bottom.sb  | fifo_upper_1/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[16].Switch_bottom.sb  | fifo_lower_1/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[17].Switch_bottom.sb  | fifo_upper_0/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[17].Switch_bottom.sb  | fifo_lower_0/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[17].Switch_bottom.sb  | fifo_upper_1/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[17].Switch_bottom.sb  | fifo_lower_1/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[1].Block_gen[1].Switch_gen[13].Switch_bottom.sb  | fifo_upper_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[1].Switch_gen[13].Switch_bottom.sb  | fifo_lower_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[1].Switch_gen[13].Switch_bottom.sb  | fifo_upper_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[1].Switch_gen[13].Switch_bottom.sb  | fifo_lower_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[0].Block_gen[0].Switch_gen[19].Switch_bottom.sb  | fifo_upper_0/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[19].Switch_bottom.sb  | fifo_lower_0/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[19].Switch_bottom.sb  | fifo_upper_1/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[19].Switch_bottom.sb  | fifo_lower_1/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[1].Block_gen[1].Switch_gen[12].Switch_bottom.sb  | fifo_upper_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[1].Switch_gen[12].Switch_bottom.sb  | fifo_lower_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[1].Switch_gen[12].Switch_bottom.sb  | fifo_upper_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[1].Switch_gen[12].Switch_bottom.sb  | fifo_lower_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[1].Switch_gen[11].Switch_bottom.sb  | fifo_upper_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[1].Switch_gen[11].Switch_bottom.sb  | fifo_lower_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[1].Switch_gen[11].Switch_bottom.sb  | fifo_upper_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[1].Switch_gen[11].Switch_bottom.sb  | fifo_lower_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[2].Block_gen[1].Switch_gen[3].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[1].Switch_gen[3].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[1].Switch_gen[3].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[1].Switch_gen[3].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[2].Switch_gen[6].Switch_bottom.sb   | fifo_upper_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[2].Switch_gen[6].Switch_bottom.sb   | fifo_lower_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[2].Switch_gen[6].Switch_bottom.sb   | fifo_upper_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[2].Switch_gen[6].Switch_bottom.sb   | fifo_lower_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[1].Block_gen[1].Switch_gen[9].Switch_bottom.sb   | fifo_upper_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[1].Switch_gen[9].Switch_bottom.sb   | fifo_lower_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[1].Switch_gen[9].Switch_bottom.sb   | fifo_upper_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[1].Switch_gen[9].Switch_bottom.sb   | fifo_lower_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[0].Block_gen[0].Switch_gen[25].Switch_bottom.sb  | fifo_upper_0/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[25].Switch_bottom.sb  | fifo_lower_0/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[25].Switch_bottom.sb  | fifo_upper_1/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[25].Switch_bottom.sb  | fifo_lower_1/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[2].Block_gen[1].Switch_gen[5].Switch_bottom.sb   | fifo_upper_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[1].Switch_gen[5].Switch_bottom.sb   | fifo_lower_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[1].Switch_gen[5].Switch_bottom.sb   | fifo_upper_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[1].Switch_gen[5].Switch_bottom.sb   | fifo_lower_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[0].Block_gen[0].Switch_gen[27].Switch_bottom.sb  | fifo_upper_0/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[27].Switch_bottom.sb  | fifo_lower_0/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[27].Switch_bottom.sb  | fifo_upper_1/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[27].Switch_bottom.sb  | fifo_lower_1/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[28].Switch_bottom.sb  | fifo_upper_0/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[28].Switch_bottom.sb  | fifo_lower_0/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[28].Switch_bottom.sb  | fifo_upper_1/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[28].Switch_bottom.sb  | fifo_lower_1/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[29].Switch_bottom.sb  | fifo_upper_0/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[29].Switch_bottom.sb  | fifo_lower_0/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[29].Switch_bottom.sb  | fifo_upper_1/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[29].Switch_bottom.sb  | fifo_lower_1/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[30].Switch_bottom.sb  | fifo_upper_0/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[30].Switch_bottom.sb  | fifo_lower_0/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[30].Switch_bottom.sb  | fifo_upper_1/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[30].Switch_bottom.sb  | fifo_lower_1/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[31].Switch_bottom.sb  | fifo_upper_0/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[31].Switch_bottom.sb  | fifo_lower_0/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[31].Switch_bottom.sb  | fifo_upper_1/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[31].Switch_bottom.sb  | fifo_lower_1/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[1].Block_gen[0].Switch_gen[0].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[0].Switch_gen[0].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[0].Switch_gen[0].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[0].Switch_gen[0].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[0].Switch_gen[1].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[0].Switch_gen[1].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[0].Switch_gen[1].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[0].Switch_gen[1].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[2].Block_gen[2].Switch_gen[4].Switch_bottom.sb   | fifo_upper_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[2].Switch_gen[4].Switch_bottom.sb   | fifo_lower_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[2].Switch_gen[4].Switch_bottom.sb   | fifo_upper_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[2].Switch_gen[4].Switch_bottom.sb   | fifo_lower_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[1].Block_gen[0].Switch_gen[3].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[0].Switch_gen[3].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[0].Switch_gen[3].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[0].Switch_gen[3].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[0].Switch_gen[4].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[0].Switch_gen[4].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[0].Switch_gen[4].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[0].Switch_gen[4].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[0].Switch_gen[5].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[0].Switch_gen[5].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[0].Switch_gen[5].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[0].Switch_gen[5].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[1].Switch_gen[5].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[1].Switch_gen[5].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[1].Switch_gen[5].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[1].Switch_gen[5].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[0].Switch_gen[7].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[0].Switch_gen[7].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[0].Switch_gen[7].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[0].Switch_gen[7].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[1].Switch_gen[4].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[1].Switch_gen[4].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[1].Switch_gen[4].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[1].Switch_gen[4].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[0].Switch_gen[9].Switch_bottom.sb   | fifo_upper_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[0].Switch_gen[9].Switch_bottom.sb   | fifo_lower_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[0].Switch_gen[9].Switch_bottom.sb   | fifo_upper_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[0].Switch_gen[9].Switch_bottom.sb   | fifo_lower_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[2].Block_gen[2].Switch_gen[0].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[2].Switch_gen[0].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[2].Switch_gen[0].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[2].Switch_gen[0].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[1].Block_gen[0].Switch_gen[11].Switch_bottom.sb  | fifo_upper_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[0].Switch_gen[11].Switch_bottom.sb  | fifo_lower_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[0].Switch_gen[11].Switch_bottom.sb  | fifo_upper_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[0].Switch_gen[11].Switch_bottom.sb  | fifo_lower_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[0].Switch_gen[12].Switch_bottom.sb  | fifo_upper_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[0].Switch_gen[12].Switch_bottom.sb  | fifo_lower_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[0].Switch_gen[12].Switch_bottom.sb  | fifo_upper_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[0].Switch_gen[12].Switch_bottom.sb  | fifo_lower_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[0].Switch_gen[13].Switch_bottom.sb  | fifo_upper_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[0].Switch_gen[13].Switch_bottom.sb  | fifo_lower_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[0].Switch_gen[13].Switch_bottom.sb  | fifo_upper_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[0].Switch_gen[13].Switch_bottom.sb  | fifo_lower_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[0].Switch_gen[14].Switch_bottom.sb  | fifo_upper_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[0].Switch_gen[14].Switch_bottom.sb  | fifo_lower_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[0].Switch_gen[14].Switch_bottom.sb  | fifo_upper_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[0].Switch_gen[14].Switch_bottom.sb  | fifo_lower_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[0].Switch_gen[15].Switch_bottom.sb  | fifo_upper_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[0].Switch_gen[15].Switch_bottom.sb  | fifo_lower_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[0].Switch_gen[15].Switch_bottom.sb  | fifo_upper_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[0].Switch_gen[15].Switch_bottom.sb  | fifo_lower_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[1].Switch_gen[0].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[1].Switch_gen[0].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[1].Switch_gen[0].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[1].Switch_gen[0].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[1].Switch_gen[1].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[1].Switch_gen[1].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[1].Switch_gen[1].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[1].Switch_gen[1].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[2].Block_gen[1].Switch_gen[7].Switch_bottom.sb   | fifo_upper_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[1].Switch_gen[7].Switch_bottom.sb   | fifo_lower_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[1].Switch_gen[7].Switch_bottom.sb   | fifo_upper_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[1].Switch_gen[7].Switch_bottom.sb   | fifo_lower_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[1].Block_gen[1].Switch_gen[3].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[1].Switch_gen[3].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[1].Switch_gen[3].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[1].Switch_gen[3].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[2].Block_gen[2].Switch_gen[1].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[2].Switch_gen[1].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[2].Switch_gen[1].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[2].Switch_gen[1].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[2].Switch_gen[3].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[2].Switch_gen[3].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[2].Switch_gen[3].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[2].Switch_gen[3].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[1].Block_gen[1].Switch_gen[6].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[1].Switch_gen[6].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[1].Switch_gen[6].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[1].Switch_gen[6].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[1].Switch_gen[7].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[1].Switch_gen[7].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[1].Switch_gen[7].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[1].Switch_gen[7].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[2].Block_gen[2].Switch_gen[5].Switch_bottom.sb   | fifo_upper_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[2].Switch_gen[5].Switch_bottom.sb   | fifo_lower_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[2].Switch_gen[5].Switch_bottom.sb   | fifo_upper_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[2].Switch_gen[5].Switch_bottom.sb   | fifo_lower_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[5].Block_gen[16].Switch_gen[0].Switch_top.st     | fifo_upper_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[16].Switch_gen[0].Switch_top.st     | fifo_upper_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[16].Switch_gen[0].Switch_top.st     | fifo_lower_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[16].Switch_gen[0].Switch_top.st     | fifo_lower_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[2].Block_gen[2].Switch_gen[7].Switch_bottom.sb   | fifo_upper_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[2].Switch_gen[7].Switch_bottom.sb   | fifo_lower_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[2].Switch_gen[7].Switch_bottom.sb   | fifo_upper_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[2].Switch_gen[7].Switch_bottom.sb   | fifo_lower_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[3].Block_gen[4].Switch_gen[2].Switch_bottom.sb   | fifo_upper_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[4].Switch_gen[2].Switch_bottom.sb   | fifo_upper_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[4].Switch_gen[2].Switch_bottom.sb   | fifo_lower_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[4].Switch_gen[2].Switch_bottom.sb   | fifo_lower_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[4].Switch_gen[1].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[4].Switch_gen[1].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[4].Switch_gen[1].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[4].Switch_gen[1].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[17].Switch_gen[0].Switch_top.st     | fifo_upper_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[17].Switch_gen[0].Switch_top.st     | fifo_upper_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[17].Switch_gen[0].Switch_top.st     | fifo_lower_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[17].Switch_gen[0].Switch_top.st     | fifo_lower_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[18].Switch_gen[0].Switch_top.st     | fifo_upper_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[18].Switch_gen[0].Switch_top.st     | fifo_upper_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[18].Switch_gen[0].Switch_top.st     | fifo_lower_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[18].Switch_gen[0].Switch_top.st     | fifo_lower_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[4].Switch_gen[0].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[4].Switch_gen[0].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[4].Switch_gen[0].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[4].Switch_gen[0].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[4].Switch_gen[3].Switch_bottom.sb   | fifo_upper_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[4].Switch_gen[3].Switch_bottom.sb   | fifo_upper_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[4].Switch_gen[3].Switch_bottom.sb   | fifo_lower_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[4].Switch_gen[3].Switch_bottom.sb   | fifo_lower_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[19].Switch_gen[0].Switch_top.st     | fifo_upper_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[19].Switch_gen[0].Switch_top.st     | fifo_upper_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[19].Switch_gen[0].Switch_top.st     | fifo_lower_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[19].Switch_gen[0].Switch_top.st     | fifo_lower_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[8].Switch_gen[0].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[8].Switch_gen[0].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[8].Switch_gen[0].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[8].Switch_gen[0].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[8].Switch_gen[1].Switch_bottom.sb   | fifo_upper_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[8].Switch_gen[1].Switch_bottom.sb   | fifo_upper_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[8].Switch_gen[1].Switch_bottom.sb   | fifo_lower_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[8].Switch_gen[1].Switch_bottom.sb   | fifo_lower_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[9].Switch_gen[0].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[9].Switch_gen[0].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[9].Switch_gen[0].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[9].Switch_gen[0].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[9].Switch_gen[1].Switch_bottom.sb   | fifo_upper_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[9].Switch_gen[1].Switch_bottom.sb   | fifo_upper_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[9].Switch_gen[1].Switch_bottom.sb   | fifo_lower_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[9].Switch_gen[1].Switch_bottom.sb   | fifo_lower_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[5].Switch_gen[3].Switch_bottom.sb   | fifo_upper_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[5].Switch_gen[3].Switch_bottom.sb   | fifo_upper_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[5].Switch_gen[3].Switch_bottom.sb   | fifo_lower_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[5].Switch_gen[3].Switch_bottom.sb   | fifo_lower_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[5].Switch_gen[1].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[5].Switch_gen[1].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[5].Switch_gen[1].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[5].Switch_gen[1].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[2].Block_gen[1].Switch_gen[0].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[1].Switch_gen[0].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[1].Switch_gen[0].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[1].Switch_gen[0].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[4].Block_gen[7].Switch_gen[1].Switch_bottom.sb   | fifo_upper_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[7].Switch_gen[1].Switch_bottom.sb   | fifo_upper_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[7].Switch_gen[1].Switch_bottom.sb   | fifo_lower_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[7].Switch_gen[1].Switch_bottom.sb   | fifo_lower_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[7].Switch_gen[0].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[7].Switch_gen[0].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[7].Switch_gen[0].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[7].Switch_gen[0].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[13].Switch_gen[0].Switch_top.st     | fifo_upper_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[13].Switch_gen[0].Switch_top.st     | fifo_upper_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[13].Switch_gen[0].Switch_top.st     | fifo_lower_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[13].Switch_gen[0].Switch_top.st     | fifo_lower_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[2].Block_gen[1].Switch_gen[4].Switch_bottom.sb   | fifo_upper_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[1].Switch_gen[4].Switch_bottom.sb   | fifo_lower_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[1].Switch_gen[4].Switch_bottom.sb   | fifo_upper_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[1].Switch_gen[4].Switch_bottom.sb   | fifo_lower_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[1].Block_gen[1].Switch_gen[8].Switch_bottom.sb   | fifo_upper_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[1].Switch_gen[8].Switch_bottom.sb   | fifo_lower_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[1].Switch_gen[8].Switch_bottom.sb   | fifo_upper_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[1].Switch_gen[8].Switch_bottom.sb   | fifo_lower_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[2].Block_gen[1].Switch_gen[6].Switch_bottom.sb   | fifo_upper_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[1].Switch_gen[6].Switch_bottom.sb   | fifo_lower_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[1].Switch_gen[6].Switch_bottom.sb   | fifo_upper_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[1].Switch_gen[6].Switch_bottom.sb   | fifo_lower_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[5].Block_gen[14].Switch_gen[0].Switch_top.st     | fifo_upper_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[14].Switch_gen[0].Switch_top.st     | fifo_upper_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[14].Switch_gen[0].Switch_top.st     | fifo_lower_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[14].Switch_gen[0].Switch_top.st     | fifo_lower_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[4].Switch_gen[0].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[4].Switch_gen[0].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[4].Switch_gen[0].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[4].Switch_gen[0].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[1].Block_gen[0].Switch_gen[8].Switch_bottom.sb   | fifo_upper_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[0].Switch_gen[8].Switch_bottom.sb   | fifo_lower_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[0].Switch_gen[8].Switch_bottom.sb   | fifo_upper_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[0].Switch_gen[8].Switch_bottom.sb   | fifo_lower_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[5].Block_gen[12].Switch_gen[0].Switch_top.st     | fifo_upper_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[12].Switch_gen[0].Switch_top.st     | fifo_upper_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[12].Switch_gen[0].Switch_top.st     | fifo_lower_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[12].Switch_gen[0].Switch_top.st     | fifo_lower_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[1].Block_gen[0].Switch_gen[6].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[0].Switch_gen[6].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[0].Switch_gen[6].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[0].Switch_gen[6].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[4].Block_gen[4].Switch_gen[1].Switch_bottom.sb   | fifo_upper_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[4].Switch_gen[1].Switch_bottom.sb   | fifo_upper_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[4].Switch_gen[1].Switch_bottom.sb   | fifo_lower_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[4].Switch_gen[1].Switch_bottom.sb   | fifo_lower_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[15].Switch_gen[0].Switch_top.st     | fifo_upper_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[15].Switch_gen[0].Switch_top.st     | fifo_upper_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[15].Switch_gen[0].Switch_top.st     | fifo_lower_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[15].Switch_gen[0].Switch_top.st     | fifo_lower_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[5].Switch_gen[0].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[5].Switch_gen[0].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[5].Switch_gen[0].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[5].Switch_gen[0].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[5].Switch_gen[1].Switch_bottom.sb   | fifo_upper_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[5].Switch_gen[1].Switch_bottom.sb   | fifo_upper_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[5].Switch_gen[1].Switch_bottom.sb   | fifo_lower_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[5].Switch_gen[1].Switch_bottom.sb   | fifo_lower_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[11].Switch_gen[0].Switch_top.st     | fifo_upper_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[11].Switch_gen[0].Switch_top.st     | fifo_upper_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[11].Switch_gen[0].Switch_top.st     | fifo_lower_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[11].Switch_gen[0].Switch_top.st     | fifo_lower_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[10].Switch_gen[0].Switch_top.st     | fifo_upper_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[10].Switch_gen[0].Switch_top.st     | fifo_upper_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[10].Switch_gen[0].Switch_top.st     | fifo_lower_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[10].Switch_gen[0].Switch_top.st     | fifo_lower_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[9].Switch_gen[0].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[9].Switch_gen[0].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[9].Switch_gen[0].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[9].Switch_gen[0].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[8].Switch_gen[0].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[8].Switch_gen[0].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[8].Switch_gen[0].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[8].Switch_gen[0].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[6].Switch_gen[0].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[6].Switch_gen[0].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[6].Switch_gen[0].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[6].Switch_gen[0].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[6].Switch_gen[1].Switch_bottom.sb   | fifo_upper_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[6].Switch_gen[1].Switch_bottom.sb   | fifo_upper_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[6].Switch_gen[1].Switch_bottom.sb   | fifo_lower_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[6].Switch_gen[1].Switch_bottom.sb   | fifo_lower_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[0].Block_gen[0].Switch_gen[8].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[8].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[8].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[8].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[3].Block_gen[3].Switch_gen[3].Switch_bottom.sb   | fifo_upper_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[3].Switch_gen[3].Switch_bottom.sb   | fifo_upper_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[3].Switch_gen[3].Switch_bottom.sb   | fifo_lower_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[3].Switch_gen[3].Switch_bottom.sb   | fifo_lower_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[3].Switch_gen[2].Switch_bottom.sb   | fifo_upper_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[3].Switch_gen[2].Switch_bottom.sb   | fifo_upper_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[3].Switch_gen[2].Switch_bottom.sb   | fifo_lower_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[3].Switch_gen[2].Switch_bottom.sb   | fifo_lower_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[3].Switch_gen[1].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[3].Switch_gen[1].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[3].Switch_gen[1].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[3].Switch_gen[1].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[3].Switch_gen[0].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[3].Switch_gen[0].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[3].Switch_gen[0].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[3].Switch_gen[0].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[2].Switch_gen[3].Switch_bottom.sb   | fifo_upper_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[2].Switch_gen[3].Switch_bottom.sb   | fifo_upper_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[2].Switch_gen[3].Switch_bottom.sb   | fifo_lower_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[2].Switch_gen[3].Switch_bottom.sb   | fifo_lower_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[2].Switch_gen[2].Switch_bottom.sb   | fifo_upper_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[2].Switch_gen[2].Switch_bottom.sb   | fifo_upper_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[2].Switch_gen[2].Switch_bottom.sb   | fifo_lower_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[2].Switch_gen[2].Switch_bottom.sb   | fifo_lower_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[2].Switch_gen[1].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[2].Switch_gen[1].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[2].Switch_gen[1].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[2].Switch_gen[1].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[2].Switch_gen[0].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[2].Switch_gen[0].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[2].Switch_gen[0].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[2].Switch_gen[0].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[1].Switch_gen[3].Switch_bottom.sb   | fifo_upper_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[1].Switch_gen[3].Switch_bottom.sb   | fifo_upper_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[1].Switch_gen[3].Switch_bottom.sb   | fifo_lower_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[1].Switch_gen[3].Switch_bottom.sb   | fifo_lower_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[1].Switch_gen[2].Switch_bottom.sb   | fifo_upper_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[1].Switch_gen[2].Switch_bottom.sb   | fifo_upper_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[1].Switch_gen[2].Switch_bottom.sb   | fifo_lower_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[1].Switch_gen[2].Switch_bottom.sb   | fifo_lower_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[1].Switch_gen[1].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[1].Switch_gen[1].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[1].Switch_gen[1].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[1].Switch_gen[1].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[1].Switch_gen[0].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[1].Switch_gen[0].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[1].Switch_gen[0].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[1].Switch_gen[0].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[0].Switch_gen[3].Switch_bottom.sb   | fifo_upper_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[0].Switch_gen[3].Switch_bottom.sb   | fifo_upper_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[0].Switch_gen[3].Switch_bottom.sb   | fifo_lower_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[0].Switch_gen[3].Switch_bottom.sb   | fifo_lower_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[0].Switch_gen[2].Switch_bottom.sb   | fifo_upper_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[0].Switch_gen[2].Switch_bottom.sb   | fifo_upper_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[0].Switch_gen[2].Switch_bottom.sb   | fifo_lower_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[0].Switch_gen[2].Switch_bottom.sb   | fifo_lower_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[0].Switch_gen[1].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[0].Switch_gen[1].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[0].Switch_gen[1].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[0].Switch_gen[1].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[0].Switch_gen[0].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[0].Switch_gen[0].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[0].Switch_gen[0].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[0].Switch_gen[0].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[4].Switch_gen[0].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[4].Switch_gen[0].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[4].Switch_gen[0].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[4].Switch_gen[0].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[5].Switch_gen[0].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[5].Switch_gen[0].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[5].Switch_gen[0].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[5].Switch_gen[0].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[6].Switch_gen[0].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[6].Switch_gen[0].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[6].Switch_gen[0].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[6].Switch_gen[0].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[7].Switch_gen[0].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[7].Switch_gen[0].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[7].Switch_gen[0].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[7].Switch_gen[0].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[2].Block_gen[1].Switch_gen[2].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[1].Switch_gen[2].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[1].Switch_gen[2].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[1].Switch_gen[2].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[5].Block_gen[3].Switch_gen[0].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[3].Switch_gen[0].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[3].Switch_gen[0].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[3].Switch_gen[0].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[2].Block_gen[0].Switch_gen[7].Switch_bottom.sb   | fifo_upper_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[0].Switch_gen[7].Switch_bottom.sb   | fifo_lower_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[0].Switch_gen[7].Switch_bottom.sb   | fifo_upper_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[0].Switch_gen[7].Switch_bottom.sb   | fifo_lower_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[5].Block_gen[2].Switch_gen[0].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[2].Switch_gen[0].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[2].Switch_gen[0].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[2].Switch_gen[0].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[2].Block_gen[0].Switch_gen[6].Switch_bottom.sb   | fifo_upper_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[0].Switch_gen[6].Switch_bottom.sb   | fifo_lower_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[0].Switch_gen[6].Switch_bottom.sb   | fifo_upper_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[0].Switch_gen[6].Switch_bottom.sb   | fifo_lower_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[5].Block_gen[1].Switch_gen[0].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[1].Switch_gen[0].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[1].Switch_gen[0].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[1].Switch_gen[0].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[0].Switch_gen[0].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[0].Switch_gen[0].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[0].Switch_gen[0].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[0].Switch_gen[0].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[2].Block_gen[0].Switch_gen[5].Switch_bottom.sb   | fifo_upper_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[0].Switch_gen[5].Switch_bottom.sb   | fifo_lower_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[0].Switch_gen[5].Switch_bottom.sb   | fifo_upper_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[0].Switch_gen[5].Switch_bottom.sb   | fifo_lower_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[0].Switch_gen[4].Switch_bottom.sb   | fifo_upper_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[0].Switch_gen[4].Switch_bottom.sb   | fifo_lower_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[0].Switch_gen[4].Switch_bottom.sb   | fifo_upper_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[0].Switch_gen[4].Switch_bottom.sb   | fifo_lower_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[0].Switch_gen[3].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[0].Switch_gen[3].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[0].Switch_gen[3].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[0].Switch_gen[3].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[0].Switch_gen[2].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[0].Switch_gen[2].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[0].Switch_gen[2].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[0].Switch_gen[2].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[0].Switch_gen[1].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[0].Switch_gen[1].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[0].Switch_gen[1].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[0].Switch_gen[1].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[0].Switch_gen[0].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[0].Switch_gen[0].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[0].Switch_gen[0].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[0].Switch_gen[0].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[4].Block_gen[0].Switch_gen[0].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[0].Switch_gen[0].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[0].Switch_gen[0].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[0].Switch_gen[0].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[0].Switch_gen[1].Switch_bottom.sb   | fifo_upper_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[0].Switch_gen[1].Switch_bottom.sb   | fifo_upper_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[0].Switch_gen[1].Switch_bottom.sb   | fifo_lower_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[0].Switch_gen[1].Switch_bottom.sb   | fifo_lower_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[1].Switch_gen[0].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[1].Switch_gen[0].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[1].Switch_gen[0].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[1].Switch_gen[0].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[1].Switch_gen[1].Switch_bottom.sb   | fifo_upper_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[1].Switch_gen[1].Switch_bottom.sb   | fifo_upper_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[1].Switch_gen[1].Switch_bottom.sb   | fifo_lower_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[1].Switch_gen[1].Switch_bottom.sb   | fifo_lower_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[2].Switch_gen[0].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[2].Switch_gen[0].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[2].Switch_gen[0].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[2].Switch_gen[0].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[2].Switch_gen[1].Switch_bottom.sb   | fifo_upper_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[2].Switch_gen[1].Switch_bottom.sb   | fifo_upper_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[2].Switch_gen[1].Switch_bottom.sb   | fifo_lower_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[2].Switch_gen[1].Switch_bottom.sb   | fifo_lower_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[3].Switch_gen[0].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[3].Switch_gen[0].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[3].Switch_gen[0].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[3].Switch_gen[0].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[3].Switch_gen[1].Switch_bottom.sb   | fifo_upper_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[3].Switch_gen[1].Switch_bottom.sb   | fifo_upper_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[3].Switch_gen[1].Switch_bottom.sb   | fifo_lower_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[3].Switch_gen[1].Switch_bottom.sb   | fifo_lower_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[1].Block_gen[0].Switch_gen[10].Switch_bottom.sb  | fifo_upper_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[0].Switch_gen[10].Switch_bottom.sb  | fifo_lower_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[0].Switch_gen[10].Switch_bottom.sb  | fifo_upper_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[0].Switch_gen[10].Switch_bottom.sb  | fifo_lower_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[0].Switch_gen[2].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[0].Switch_gen[2].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[0].Switch_gen[2].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[0].Switch_gen[2].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[0].Block_gen[0].Switch_gen[23].Switch_bottom.sb  | fifo_upper_0/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[23].Switch_bottom.sb  | fifo_lower_0/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[23].Switch_bottom.sb  | fifo_upper_1/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[23].Switch_bottom.sb  | fifo_lower_1/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[22].Switch_bottom.sb  | fifo_upper_0/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[22].Switch_bottom.sb  | fifo_lower_0/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[22].Switch_bottom.sb  | fifo_upper_1/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[22].Switch_bottom.sb  | fifo_lower_1/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[21].Switch_bottom.sb  | fifo_upper_0/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[21].Switch_bottom.sb  | fifo_lower_0/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[21].Switch_bottom.sb  | fifo_upper_1/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[21].Switch_bottom.sb  | fifo_lower_1/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[20].Switch_bottom.sb  | fifo_upper_0/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[20].Switch_bottom.sb  | fifo_lower_0/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[20].Switch_bottom.sb  | fifo_upper_1/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[20].Switch_bottom.sb  | fifo_lower_1/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[3].Block_gen[7].Switch_gen[3].Switch_bottom.sb   | fifo_upper_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[7].Switch_gen[3].Switch_bottom.sb   | fifo_upper_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[7].Switch_gen[3].Switch_bottom.sb   | fifo_lower_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[7].Switch_gen[3].Switch_bottom.sb   | fifo_lower_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[7].Switch_gen[2].Switch_bottom.sb   | fifo_upper_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[7].Switch_gen[2].Switch_bottom.sb   | fifo_upper_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[7].Switch_gen[2].Switch_bottom.sb   | fifo_lower_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[7].Switch_gen[2].Switch_bottom.sb   | fifo_lower_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[7].Switch_gen[1].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[7].Switch_gen[1].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[7].Switch_gen[1].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[7].Switch_gen[1].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[7].Switch_gen[0].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[7].Switch_gen[0].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[7].Switch_gen[0].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[7].Switch_gen[0].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[6].Switch_gen[3].Switch_bottom.sb   | fifo_upper_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[6].Switch_gen[3].Switch_bottom.sb   | fifo_upper_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[6].Switch_gen[3].Switch_bottom.sb   | fifo_lower_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[6].Switch_gen[3].Switch_bottom.sb   | fifo_lower_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[6].Switch_gen[2].Switch_bottom.sb   | fifo_upper_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[6].Switch_gen[2].Switch_bottom.sb   | fifo_upper_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[6].Switch_gen[2].Switch_bottom.sb   | fifo_lower_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[6].Switch_gen[2].Switch_bottom.sb   | fifo_lower_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[10].Switch_gen[0].Switch_top.st     | fifo_upper_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[10].Switch_gen[0].Switch_top.st     | fifo_upper_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[10].Switch_gen[0].Switch_top.st     | fifo_lower_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[10].Switch_gen[0].Switch_top.st     | fifo_lower_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[10].Switch_gen[1].Switch_bottom.sb  | fifo_upper_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[10].Switch_gen[1].Switch_bottom.sb  | fifo_upper_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[10].Switch_gen[1].Switch_bottom.sb  | fifo_lower_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[10].Switch_gen[1].Switch_bottom.sb  | fifo_lower_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[11].Switch_gen[0].Switch_top.st     | fifo_upper_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[11].Switch_gen[0].Switch_top.st     | fifo_upper_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[11].Switch_gen[0].Switch_top.st     | fifo_lower_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[11].Switch_gen[0].Switch_top.st     | fifo_lower_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[11].Switch_gen[1].Switch_bottom.sb  | fifo_upper_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[11].Switch_gen[1].Switch_bottom.sb  | fifo_upper_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[11].Switch_gen[1].Switch_bottom.sb  | fifo_lower_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[11].Switch_gen[1].Switch_bottom.sb  | fifo_lower_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[12].Switch_gen[0].Switch_top.st     | fifo_upper_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[12].Switch_gen[0].Switch_top.st     | fifo_upper_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[12].Switch_gen[0].Switch_top.st     | fifo_lower_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[12].Switch_gen[0].Switch_top.st     | fifo_lower_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[12].Switch_gen[1].Switch_bottom.sb  | fifo_upper_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[12].Switch_gen[1].Switch_bottom.sb  | fifo_upper_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[12].Switch_gen[1].Switch_bottom.sb  | fifo_lower_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[12].Switch_gen[1].Switch_bottom.sb  | fifo_lower_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[13].Switch_gen[0].Switch_top.st     | fifo_upper_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[13].Switch_gen[0].Switch_top.st     | fifo_upper_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[13].Switch_gen[0].Switch_top.st     | fifo_lower_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[13].Switch_gen[0].Switch_top.st     | fifo_lower_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[13].Switch_gen[1].Switch_bottom.sb  | fifo_upper_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[13].Switch_gen[1].Switch_bottom.sb  | fifo_upper_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[13].Switch_gen[1].Switch_bottom.sb  | fifo_lower_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[13].Switch_gen[1].Switch_bottom.sb  | fifo_lower_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[14].Switch_gen[0].Switch_top.st     | fifo_upper_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[14].Switch_gen[0].Switch_top.st     | fifo_upper_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[14].Switch_gen[0].Switch_top.st     | fifo_lower_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[14].Switch_gen[0].Switch_top.st     | fifo_lower_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[14].Switch_gen[1].Switch_bottom.sb  | fifo_upper_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[14].Switch_gen[1].Switch_bottom.sb  | fifo_upper_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[14].Switch_gen[1].Switch_bottom.sb  | fifo_lower_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[14].Switch_gen[1].Switch_bottom.sb  | fifo_lower_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[15].Switch_gen[0].Switch_top.st     | fifo_upper_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[15].Switch_gen[0].Switch_top.st     | fifo_upper_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[15].Switch_gen[0].Switch_top.st     | fifo_lower_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[15].Switch_gen[0].Switch_top.st     | fifo_lower_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[15].Switch_gen[1].Switch_bottom.sb  | fifo_upper_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[15].Switch_gen[1].Switch_bottom.sb  | fifo_upper_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[15].Switch_gen[1].Switch_bottom.sb  | fifo_lower_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[15].Switch_gen[1].Switch_bottom.sb  | fifo_lower_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[6].Switch_gen[1].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[6].Switch_gen[1].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[6].Switch_gen[1].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[6].Switch_gen[1].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[6].Switch_gen[0].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[6].Switch_gen[0].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[6].Switch_gen[0].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[6].Switch_gen[0].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[5].Switch_gen[2].Switch_bottom.sb   | fifo_upper_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[5].Switch_gen[2].Switch_bottom.sb   | fifo_upper_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[5].Switch_gen[2].Switch_bottom.sb   | fifo_lower_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[5].Switch_gen[2].Switch_bottom.sb   | fifo_lower_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[5].Switch_gen[0].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[5].Switch_gen[0].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[5].Switch_gen[0].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[5].Switch_gen[0].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[2].Block_gen[3].Switch_gen[7].Switch_bottom.sb   | fifo_upper_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[3].Switch_gen[7].Switch_bottom.sb   | fifo_lower_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[3].Switch_gen[7].Switch_bottom.sb   | fifo_upper_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[3].Switch_gen[7].Switch_bottom.sb   | fifo_lower_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[3].Switch_gen[6].Switch_bottom.sb   | fifo_upper_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[3].Switch_gen[6].Switch_bottom.sb   | fifo_lower_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[3].Switch_gen[6].Switch_bottom.sb   | fifo_upper_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[3].Switch_gen[6].Switch_bottom.sb   | fifo_lower_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[3].Switch_gen[5].Switch_bottom.sb   | fifo_upper_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[3].Switch_gen[5].Switch_bottom.sb   | fifo_lower_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[3].Switch_gen[5].Switch_bottom.sb   | fifo_upper_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[3].Switch_gen[5].Switch_bottom.sb   | fifo_lower_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[3].Switch_gen[4].Switch_bottom.sb   | fifo_upper_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[3].Switch_gen[4].Switch_bottom.sb   | fifo_lower_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[3].Switch_gen[4].Switch_bottom.sb   | fifo_upper_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[3].Switch_gen[4].Switch_bottom.sb   | fifo_lower_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[3].Switch_gen[3].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[3].Switch_gen[3].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[3].Switch_gen[3].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[3].Switch_gen[3].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[3].Switch_gen[2].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[3].Switch_gen[2].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[3].Switch_gen[2].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[3].Switch_gen[2].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[3].Switch_gen[1].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[3].Switch_gen[1].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[3].Switch_gen[1].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[3].Switch_gen[1].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[3].Switch_gen[0].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[3].Switch_gen[0].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[3].Switch_gen[0].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[3].Switch_gen[0].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[2].Switch_gen[2].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[2].Switch_gen[2].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[2].Switch_gen[2].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[2].Switch_gen[2].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[1].Block_gen[1].Switch_gen[10].Switch_bottom.sb  | fifo_upper_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[1].Switch_gen[10].Switch_bottom.sb  | fifo_lower_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[1].Switch_gen[10].Switch_bottom.sb  | fifo_upper_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[1].Switch_gen[10].Switch_bottom.sb  | fifo_lower_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[1].Switch_gen[2].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[1].Switch_gen[2].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[1].Switch_gen[2].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[1].Switch_gen[2].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[0].Block_gen[0].Switch_gen[26].Switch_bottom.sb  | fifo_upper_0/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[26].Switch_bottom.sb  | fifo_lower_0/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[26].Switch_bottom.sb  | fifo_upper_1/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[26].Switch_bottom.sb  | fifo_lower_1/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[24].Switch_bottom.sb  | fifo_upper_0/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[24].Switch_bottom.sb  | fifo_lower_0/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[24].Switch_bottom.sb  | fifo_upper_1/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[24].Switch_bottom.sb  | fifo_lower_1/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[18].Switch_bottom.sb  | fifo_upper_0/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[18].Switch_bottom.sb  | fifo_lower_0/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[18].Switch_bottom.sb  | fifo_upper_1/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[18].Switch_bottom.sb  | fifo_lower_1/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[10].Switch_top.st     | fifo_upper_0/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[10].Switch_top.st     | fifo_lower_0/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[10].Switch_top.st     | fifo_upper_1/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[10].Switch_top.st     | fifo_lower_1/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[2].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[2].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[2].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[2].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[5].Block_gen[20].Switch_gen[0].Switch_top.st     | fifo_upper_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[20].Switch_gen[0].Switch_top.st     | fifo_upper_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[20].Switch_gen[0].Switch_top.st     | fifo_lower_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[20].Switch_gen[0].Switch_top.st     | fifo_lower_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[21].Switch_gen[0].Switch_top.st     | fifo_upper_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[21].Switch_gen[0].Switch_top.st     | fifo_upper_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[21].Switch_gen[0].Switch_top.st     | fifo_lower_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[21].Switch_gen[0].Switch_top.st     | fifo_lower_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[22].Switch_gen[0].Switch_top.st     | fifo_upper_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[22].Switch_gen[0].Switch_top.st     | fifo_upper_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[22].Switch_gen[0].Switch_top.st     | fifo_lower_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[22].Switch_gen[0].Switch_top.st     | fifo_lower_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[23].Switch_gen[0].Switch_top.st     | fifo_upper_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[23].Switch_gen[0].Switch_top.st     | fifo_upper_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[23].Switch_gen[0].Switch_top.st     | fifo_lower_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[23].Switch_gen[0].Switch_top.st     | fifo_lower_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[24].Switch_gen[0].Switch_top.st     | fifo_upper_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[24].Switch_gen[0].Switch_top.st     | fifo_upper_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[24].Switch_gen[0].Switch_top.st     | fifo_lower_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[24].Switch_gen[0].Switch_top.st     | fifo_lower_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[25].Switch_gen[0].Switch_top.st     | fifo_upper_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[25].Switch_gen[0].Switch_top.st     | fifo_upper_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[25].Switch_gen[0].Switch_top.st     | fifo_lower_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[25].Switch_gen[0].Switch_top.st     | fifo_lower_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[26].Switch_gen[0].Switch_top.st     | fifo_upper_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[26].Switch_gen[0].Switch_top.st     | fifo_upper_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[26].Switch_gen[0].Switch_top.st     | fifo_lower_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[26].Switch_gen[0].Switch_top.st     | fifo_lower_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[27].Switch_gen[0].Switch_top.st     | fifo_upper_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[27].Switch_gen[0].Switch_top.st     | fifo_upper_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[27].Switch_gen[0].Switch_top.st     | fifo_lower_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[27].Switch_gen[0].Switch_top.st     | fifo_lower_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[28].Switch_gen[0].Switch_top.st     | fifo_upper_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[28].Switch_gen[0].Switch_top.st     | fifo_upper_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[28].Switch_gen[0].Switch_top.st     | fifo_lower_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[28].Switch_gen[0].Switch_top.st     | fifo_lower_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[29].Switch_gen[0].Switch_top.st     | fifo_upper_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[29].Switch_gen[0].Switch_top.st     | fifo_upper_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[29].Switch_gen[0].Switch_top.st     | fifo_lower_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[29].Switch_gen[0].Switch_top.st     | fifo_lower_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[30].Switch_gen[0].Switch_top.st     | fifo_upper_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[30].Switch_gen[0].Switch_top.st     | fifo_upper_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[30].Switch_gen[0].Switch_top.st     | fifo_lower_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[30].Switch_gen[0].Switch_top.st     | fifo_lower_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[31].Switch_gen[0].Switch_top.st     | fifo_upper_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[31].Switch_gen[0].Switch_top.st     | fifo_upper_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[31].Switch_gen[0].Switch_top.st     | fifo_lower_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[31].Switch_gen[0].Switch_top.st     | fifo_lower_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
+------------------------------------------------------------+-------------------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:43 ; elapsed = 00:02:43 . Memory (MB): peak = 1835.945 ; gain = 99.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:58 ; elapsed = 00:03:58 . Memory (MB): peak = 1860.086 ; gain = 123.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping	Report
+------------------------------------------------------------+-------------------------+-----------+----------------------+--------------+
|Module Name                                                 | RTL Object              | Inference | Size (Depth x Width) | Primitives   | 
+------------------------------------------------------------+-------------------------+-----------+----------------------+--------------+
|\Stage_gen[0].Block_gen[0].Switch_gen[0].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[0].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[0].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[0].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[1].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[1].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[1].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[1].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[2].Block_gen[1].Switch_gen[1].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[1].Switch_gen[1].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[1].Switch_gen[1].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[1].Switch_gen[1].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[0].Block_gen[0].Switch_gen[3].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[3].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[3].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[3].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[4].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[4].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[4].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[4].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[5].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[5].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[5].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[5].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[6].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[6].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[6].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[6].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[7].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[7].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[7].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[7].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[1].Block_gen[1].Switch_gen[15].Switch_bottom.sb  | fifo_upper_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[1].Switch_gen[15].Switch_bottom.sb  | fifo_lower_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[1].Switch_gen[15].Switch_bottom.sb  | fifo_upper_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[1].Switch_gen[15].Switch_bottom.sb  | fifo_lower_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[0].Block_gen[0].Switch_gen[9].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[9].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[9].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[9].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[1].Block_gen[1].Switch_gen[14].Switch_bottom.sb  | fifo_upper_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[1].Switch_gen[14].Switch_bottom.sb  | fifo_lower_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[1].Switch_gen[14].Switch_bottom.sb  | fifo_upper_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[1].Switch_gen[14].Switch_bottom.sb  | fifo_lower_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[0].Block_gen[0].Switch_gen[11].Switch_top.st     | fifo_upper_0/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[11].Switch_top.st     | fifo_lower_0/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[11].Switch_top.st     | fifo_upper_1/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[11].Switch_top.st     | fifo_lower_1/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[12].Switch_top.st     | fifo_upper_0/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[12].Switch_top.st     | fifo_lower_0/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[12].Switch_top.st     | fifo_upper_1/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[12].Switch_top.st     | fifo_lower_1/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[13].Switch_top.st     | fifo_upper_0/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[13].Switch_top.st     | fifo_lower_0/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[13].Switch_top.st     | fifo_upper_1/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[13].Switch_top.st     | fifo_lower_1/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[14].Switch_top.st     | fifo_upper_0/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[14].Switch_top.st     | fifo_lower_0/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[14].Switch_top.st     | fifo_upper_1/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[14].Switch_top.st     | fifo_lower_1/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[15].Switch_top.st     | fifo_upper_0/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[15].Switch_top.st     | fifo_lower_0/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[15].Switch_top.st     | fifo_upper_1/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[15].Switch_top.st     | fifo_lower_1/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[16].Switch_bottom.sb  | fifo_upper_0/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[16].Switch_bottom.sb  | fifo_lower_0/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[16].Switch_bottom.sb  | fifo_upper_1/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[16].Switch_bottom.sb  | fifo_lower_1/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[17].Switch_bottom.sb  | fifo_upper_0/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[17].Switch_bottom.sb  | fifo_lower_0/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[17].Switch_bottom.sb  | fifo_upper_1/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[17].Switch_bottom.sb  | fifo_lower_1/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[1].Block_gen[1].Switch_gen[13].Switch_bottom.sb  | fifo_upper_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[1].Switch_gen[13].Switch_bottom.sb  | fifo_lower_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[1].Switch_gen[13].Switch_bottom.sb  | fifo_upper_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[1].Switch_gen[13].Switch_bottom.sb  | fifo_lower_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[0].Block_gen[0].Switch_gen[19].Switch_bottom.sb  | fifo_upper_0/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[19].Switch_bottom.sb  | fifo_lower_0/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[19].Switch_bottom.sb  | fifo_upper_1/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[19].Switch_bottom.sb  | fifo_lower_1/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[1].Block_gen[1].Switch_gen[12].Switch_bottom.sb  | fifo_upper_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[1].Switch_gen[12].Switch_bottom.sb  | fifo_lower_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[1].Switch_gen[12].Switch_bottom.sb  | fifo_upper_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[1].Switch_gen[12].Switch_bottom.sb  | fifo_lower_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[1].Switch_gen[11].Switch_bottom.sb  | fifo_upper_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[1].Switch_gen[11].Switch_bottom.sb  | fifo_lower_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[1].Switch_gen[11].Switch_bottom.sb  | fifo_upper_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[1].Switch_gen[11].Switch_bottom.sb  | fifo_lower_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[2].Block_gen[1].Switch_gen[3].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[1].Switch_gen[3].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[1].Switch_gen[3].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[1].Switch_gen[3].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[2].Switch_gen[6].Switch_bottom.sb   | fifo_upper_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[2].Switch_gen[6].Switch_bottom.sb   | fifo_lower_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[2].Switch_gen[6].Switch_bottom.sb   | fifo_upper_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[2].Switch_gen[6].Switch_bottom.sb   | fifo_lower_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[1].Block_gen[1].Switch_gen[9].Switch_bottom.sb   | fifo_upper_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[1].Switch_gen[9].Switch_bottom.sb   | fifo_lower_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[1].Switch_gen[9].Switch_bottom.sb   | fifo_upper_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[1].Switch_gen[9].Switch_bottom.sb   | fifo_lower_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[0].Block_gen[0].Switch_gen[25].Switch_bottom.sb  | fifo_upper_0/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[25].Switch_bottom.sb  | fifo_lower_0/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[25].Switch_bottom.sb  | fifo_upper_1/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[25].Switch_bottom.sb  | fifo_lower_1/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[2].Block_gen[1].Switch_gen[5].Switch_bottom.sb   | fifo_upper_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[1].Switch_gen[5].Switch_bottom.sb   | fifo_lower_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[1].Switch_gen[5].Switch_bottom.sb   | fifo_upper_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[1].Switch_gen[5].Switch_bottom.sb   | fifo_lower_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[0].Block_gen[0].Switch_gen[27].Switch_bottom.sb  | fifo_upper_0/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[27].Switch_bottom.sb  | fifo_lower_0/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[27].Switch_bottom.sb  | fifo_upper_1/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[27].Switch_bottom.sb  | fifo_lower_1/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[28].Switch_bottom.sb  | fifo_upper_0/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[28].Switch_bottom.sb  | fifo_lower_0/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[28].Switch_bottom.sb  | fifo_upper_1/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[28].Switch_bottom.sb  | fifo_lower_1/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[29].Switch_bottom.sb  | fifo_upper_0/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[29].Switch_bottom.sb  | fifo_lower_0/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[29].Switch_bottom.sb  | fifo_upper_1/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[29].Switch_bottom.sb  | fifo_lower_1/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[30].Switch_bottom.sb  | fifo_upper_0/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[30].Switch_bottom.sb  | fifo_lower_0/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[30].Switch_bottom.sb  | fifo_upper_1/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[30].Switch_bottom.sb  | fifo_lower_1/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[31].Switch_bottom.sb  | fifo_upper_0/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[31].Switch_bottom.sb  | fifo_lower_0/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[31].Switch_bottom.sb  | fifo_upper_1/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[31].Switch_bottom.sb  | fifo_lower_1/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[1].Block_gen[0].Switch_gen[0].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[0].Switch_gen[0].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[0].Switch_gen[0].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[0].Switch_gen[0].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[0].Switch_gen[1].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[0].Switch_gen[1].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[0].Switch_gen[1].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[0].Switch_gen[1].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[2].Block_gen[2].Switch_gen[4].Switch_bottom.sb   | fifo_upper_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[2].Switch_gen[4].Switch_bottom.sb   | fifo_lower_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[2].Switch_gen[4].Switch_bottom.sb   | fifo_upper_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[2].Switch_gen[4].Switch_bottom.sb   | fifo_lower_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[1].Block_gen[0].Switch_gen[3].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[0].Switch_gen[3].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[0].Switch_gen[3].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[0].Switch_gen[3].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[0].Switch_gen[4].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[0].Switch_gen[4].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[0].Switch_gen[4].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[0].Switch_gen[4].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[0].Switch_gen[5].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[0].Switch_gen[5].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[0].Switch_gen[5].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[0].Switch_gen[5].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[1].Switch_gen[5].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[1].Switch_gen[5].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[1].Switch_gen[5].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[1].Switch_gen[5].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[0].Switch_gen[7].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[0].Switch_gen[7].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[0].Switch_gen[7].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[0].Switch_gen[7].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[1].Switch_gen[4].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[1].Switch_gen[4].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[1].Switch_gen[4].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[1].Switch_gen[4].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[0].Switch_gen[9].Switch_bottom.sb   | fifo_upper_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[0].Switch_gen[9].Switch_bottom.sb   | fifo_lower_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[0].Switch_gen[9].Switch_bottom.sb   | fifo_upper_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[0].Switch_gen[9].Switch_bottom.sb   | fifo_lower_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[2].Block_gen[2].Switch_gen[0].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[2].Switch_gen[0].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[2].Switch_gen[0].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[2].Switch_gen[0].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[1].Block_gen[0].Switch_gen[11].Switch_bottom.sb  | fifo_upper_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[0].Switch_gen[11].Switch_bottom.sb  | fifo_lower_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[0].Switch_gen[11].Switch_bottom.sb  | fifo_upper_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[0].Switch_gen[11].Switch_bottom.sb  | fifo_lower_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[0].Switch_gen[12].Switch_bottom.sb  | fifo_upper_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[0].Switch_gen[12].Switch_bottom.sb  | fifo_lower_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[0].Switch_gen[12].Switch_bottom.sb  | fifo_upper_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[0].Switch_gen[12].Switch_bottom.sb  | fifo_lower_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[0].Switch_gen[13].Switch_bottom.sb  | fifo_upper_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[0].Switch_gen[13].Switch_bottom.sb  | fifo_lower_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[0].Switch_gen[13].Switch_bottom.sb  | fifo_upper_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[0].Switch_gen[13].Switch_bottom.sb  | fifo_lower_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[0].Switch_gen[14].Switch_bottom.sb  | fifo_upper_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[0].Switch_gen[14].Switch_bottom.sb  | fifo_lower_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[0].Switch_gen[14].Switch_bottom.sb  | fifo_upper_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[0].Switch_gen[14].Switch_bottom.sb  | fifo_lower_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[0].Switch_gen[15].Switch_bottom.sb  | fifo_upper_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[0].Switch_gen[15].Switch_bottom.sb  | fifo_lower_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[0].Switch_gen[15].Switch_bottom.sb  | fifo_upper_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[0].Switch_gen[15].Switch_bottom.sb  | fifo_lower_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[1].Switch_gen[0].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[1].Switch_gen[0].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[1].Switch_gen[0].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[1].Switch_gen[0].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[1].Switch_gen[1].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[1].Switch_gen[1].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[1].Switch_gen[1].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[1].Switch_gen[1].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[2].Block_gen[1].Switch_gen[7].Switch_bottom.sb   | fifo_upper_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[1].Switch_gen[7].Switch_bottom.sb   | fifo_lower_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[1].Switch_gen[7].Switch_bottom.sb   | fifo_upper_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[1].Switch_gen[7].Switch_bottom.sb   | fifo_lower_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[1].Block_gen[1].Switch_gen[3].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[1].Switch_gen[3].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[1].Switch_gen[3].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[1].Switch_gen[3].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[2].Block_gen[2].Switch_gen[1].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[2].Switch_gen[1].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[2].Switch_gen[1].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[2].Switch_gen[1].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[2].Switch_gen[3].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[2].Switch_gen[3].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[2].Switch_gen[3].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[2].Switch_gen[3].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[1].Block_gen[1].Switch_gen[6].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[1].Switch_gen[6].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[1].Switch_gen[6].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[1].Switch_gen[6].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[1].Switch_gen[7].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[1].Switch_gen[7].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[1].Switch_gen[7].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[1].Switch_gen[7].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[2].Block_gen[2].Switch_gen[5].Switch_bottom.sb   | fifo_upper_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[2].Switch_gen[5].Switch_bottom.sb   | fifo_lower_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[2].Switch_gen[5].Switch_bottom.sb   | fifo_upper_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[2].Switch_gen[5].Switch_bottom.sb   | fifo_lower_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[5].Block_gen[16].Switch_gen[0].Switch_top.st     | fifo_upper_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[16].Switch_gen[0].Switch_top.st     | fifo_upper_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[16].Switch_gen[0].Switch_top.st     | fifo_lower_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[16].Switch_gen[0].Switch_top.st     | fifo_lower_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[2].Block_gen[2].Switch_gen[7].Switch_bottom.sb   | fifo_upper_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[2].Switch_gen[7].Switch_bottom.sb   | fifo_lower_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[2].Switch_gen[7].Switch_bottom.sb   | fifo_upper_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[2].Switch_gen[7].Switch_bottom.sb   | fifo_lower_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[3].Block_gen[4].Switch_gen[2].Switch_bottom.sb   | fifo_upper_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[4].Switch_gen[2].Switch_bottom.sb   | fifo_upper_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[4].Switch_gen[2].Switch_bottom.sb   | fifo_lower_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[4].Switch_gen[2].Switch_bottom.sb   | fifo_lower_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[4].Switch_gen[1].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[4].Switch_gen[1].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[4].Switch_gen[1].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[4].Switch_gen[1].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[17].Switch_gen[0].Switch_top.st     | fifo_upper_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[17].Switch_gen[0].Switch_top.st     | fifo_upper_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[17].Switch_gen[0].Switch_top.st     | fifo_lower_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[17].Switch_gen[0].Switch_top.st     | fifo_lower_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[18].Switch_gen[0].Switch_top.st     | fifo_upper_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[18].Switch_gen[0].Switch_top.st     | fifo_upper_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[18].Switch_gen[0].Switch_top.st     | fifo_lower_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[18].Switch_gen[0].Switch_top.st     | fifo_lower_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[4].Switch_gen[0].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[4].Switch_gen[0].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[4].Switch_gen[0].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[4].Switch_gen[0].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[4].Switch_gen[3].Switch_bottom.sb   | fifo_upper_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[4].Switch_gen[3].Switch_bottom.sb   | fifo_upper_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[4].Switch_gen[3].Switch_bottom.sb   | fifo_lower_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[4].Switch_gen[3].Switch_bottom.sb   | fifo_lower_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[19].Switch_gen[0].Switch_top.st     | fifo_upper_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[19].Switch_gen[0].Switch_top.st     | fifo_upper_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[19].Switch_gen[0].Switch_top.st     | fifo_lower_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[19].Switch_gen[0].Switch_top.st     | fifo_lower_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[8].Switch_gen[0].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[8].Switch_gen[0].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[8].Switch_gen[0].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[8].Switch_gen[0].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[8].Switch_gen[1].Switch_bottom.sb   | fifo_upper_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[8].Switch_gen[1].Switch_bottom.sb   | fifo_upper_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[8].Switch_gen[1].Switch_bottom.sb   | fifo_lower_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[8].Switch_gen[1].Switch_bottom.sb   | fifo_lower_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[9].Switch_gen[0].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[9].Switch_gen[0].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[9].Switch_gen[0].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[9].Switch_gen[0].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[9].Switch_gen[1].Switch_bottom.sb   | fifo_upper_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[9].Switch_gen[1].Switch_bottom.sb   | fifo_upper_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[9].Switch_gen[1].Switch_bottom.sb   | fifo_lower_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[9].Switch_gen[1].Switch_bottom.sb   | fifo_lower_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[5].Switch_gen[3].Switch_bottom.sb   | fifo_upper_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[5].Switch_gen[3].Switch_bottom.sb   | fifo_upper_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[5].Switch_gen[3].Switch_bottom.sb   | fifo_lower_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[5].Switch_gen[3].Switch_bottom.sb   | fifo_lower_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[5].Switch_gen[1].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[5].Switch_gen[1].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[5].Switch_gen[1].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[5].Switch_gen[1].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[1].Switch_gen[3].Switch_bottom.sb   | fifo_upper_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[1].Switch_gen[3].Switch_bottom.sb   | fifo_upper_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[1].Switch_gen[3].Switch_bottom.sb   | fifo_lower_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[1].Switch_gen[3].Switch_bottom.sb   | fifo_lower_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[1].Switch_gen[1].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[1].Switch_gen[1].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[1].Switch_gen[1].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[1].Switch_gen[1].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[1].Switch_gen[0].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[1].Switch_gen[0].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[1].Switch_gen[0].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[1].Switch_gen[0].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[0].Switch_gen[3].Switch_bottom.sb   | fifo_upper_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[0].Switch_gen[3].Switch_bottom.sb   | fifo_upper_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[0].Switch_gen[3].Switch_bottom.sb   | fifo_lower_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[0].Switch_gen[3].Switch_bottom.sb   | fifo_lower_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[0].Switch_gen[2].Switch_bottom.sb   | fifo_upper_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[0].Switch_gen[2].Switch_bottom.sb   | fifo_upper_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[0].Switch_gen[2].Switch_bottom.sb   | fifo_lower_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[0].Switch_gen[2].Switch_bottom.sb   | fifo_lower_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[0].Switch_gen[1].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[0].Switch_gen[1].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[0].Switch_gen[1].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[0].Switch_gen[1].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[0].Switch_gen[0].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[0].Switch_gen[0].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[0].Switch_gen[0].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[0].Switch_gen[0].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[4].Switch_gen[0].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[4].Switch_gen[0].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[4].Switch_gen[0].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[4].Switch_gen[0].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[5].Switch_gen[0].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[5].Switch_gen[0].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[5].Switch_gen[0].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[5].Switch_gen[0].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[6].Switch_gen[0].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[6].Switch_gen[0].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[6].Switch_gen[0].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[6].Switch_gen[0].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[7].Switch_gen[0].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[7].Switch_gen[0].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[7].Switch_gen[0].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[7].Switch_gen[0].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[3].Switch_gen[0].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[3].Switch_gen[0].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[3].Switch_gen[0].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[3].Switch_gen[0].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[2].Block_gen[0].Switch_gen[7].Switch_bottom.sb   | fifo_upper_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[0].Switch_gen[7].Switch_bottom.sb   | fifo_lower_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[0].Switch_gen[7].Switch_bottom.sb   | fifo_upper_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[0].Switch_gen[7].Switch_bottom.sb   | fifo_lower_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[5].Block_gen[2].Switch_gen[0].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[2].Switch_gen[0].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[2].Switch_gen[0].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[2].Switch_gen[0].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[2].Block_gen[0].Switch_gen[6].Switch_bottom.sb   | fifo_upper_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[0].Switch_gen[6].Switch_bottom.sb   | fifo_lower_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[0].Switch_gen[6].Switch_bottom.sb   | fifo_upper_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[0].Switch_gen[6].Switch_bottom.sb   | fifo_lower_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[5].Block_gen[1].Switch_gen[0].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[1].Switch_gen[0].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[1].Switch_gen[0].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[1].Switch_gen[0].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[0].Switch_gen[0].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[0].Switch_gen[0].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[0].Switch_gen[0].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[0].Switch_gen[0].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[2].Block_gen[0].Switch_gen[5].Switch_bottom.sb   | fifo_upper_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[0].Switch_gen[5].Switch_bottom.sb   | fifo_lower_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[0].Switch_gen[5].Switch_bottom.sb   | fifo_upper_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[0].Switch_gen[5].Switch_bottom.sb   | fifo_lower_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[0].Switch_gen[4].Switch_bottom.sb   | fifo_upper_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[0].Switch_gen[4].Switch_bottom.sb   | fifo_lower_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[0].Switch_gen[4].Switch_bottom.sb   | fifo_upper_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[0].Switch_gen[4].Switch_bottom.sb   | fifo_lower_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[0].Switch_gen[3].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[0].Switch_gen[3].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[0].Switch_gen[3].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[0].Switch_gen[3].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[0].Switch_gen[1].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[0].Switch_gen[1].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[0].Switch_gen[1].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[0].Switch_gen[1].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[0].Switch_gen[0].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[0].Switch_gen[0].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[0].Switch_gen[0].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[0].Switch_gen[0].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[4].Block_gen[0].Switch_gen[0].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[0].Switch_gen[0].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[0].Switch_gen[0].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[0].Switch_gen[0].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[0].Switch_gen[1].Switch_bottom.sb   | fifo_upper_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[0].Switch_gen[1].Switch_bottom.sb   | fifo_upper_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[0].Switch_gen[1].Switch_bottom.sb   | fifo_lower_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[0].Switch_gen[1].Switch_bottom.sb   | fifo_lower_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[1].Switch_gen[0].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[1].Switch_gen[0].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[1].Switch_gen[0].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[1].Switch_gen[0].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[1].Switch_gen[1].Switch_bottom.sb   | fifo_upper_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[1].Switch_gen[1].Switch_bottom.sb   | fifo_upper_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[1].Switch_gen[1].Switch_bottom.sb   | fifo_lower_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[1].Switch_gen[1].Switch_bottom.sb   | fifo_lower_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[2].Switch_gen[0].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[2].Switch_gen[0].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[2].Switch_gen[0].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[2].Switch_gen[0].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[2].Switch_gen[1].Switch_bottom.sb   | fifo_upper_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[2].Switch_gen[1].Switch_bottom.sb   | fifo_upper_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[2].Switch_gen[1].Switch_bottom.sb   | fifo_lower_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[2].Switch_gen[1].Switch_bottom.sb   | fifo_lower_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[3].Switch_gen[0].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[3].Switch_gen[0].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[3].Switch_gen[0].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[3].Switch_gen[0].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[3].Switch_gen[1].Switch_bottom.sb   | fifo_upper_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[3].Switch_gen[1].Switch_bottom.sb   | fifo_upper_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[3].Switch_gen[1].Switch_bottom.sb   | fifo_lower_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[3].Switch_gen[1].Switch_bottom.sb   | fifo_lower_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[7].Switch_gen[3].Switch_bottom.sb   | fifo_upper_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[7].Switch_gen[3].Switch_bottom.sb   | fifo_upper_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[7].Switch_gen[3].Switch_bottom.sb   | fifo_lower_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[7].Switch_gen[3].Switch_bottom.sb   | fifo_lower_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[7].Switch_gen[2].Switch_bottom.sb   | fifo_upper_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[7].Switch_gen[2].Switch_bottom.sb   | fifo_upper_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[7].Switch_gen[2].Switch_bottom.sb   | fifo_lower_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[7].Switch_gen[2].Switch_bottom.sb   | fifo_lower_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[7].Switch_gen[1].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[7].Switch_gen[1].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[7].Switch_gen[1].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[7].Switch_gen[1].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[7].Switch_gen[0].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[7].Switch_gen[0].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[7].Switch_gen[0].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[7].Switch_gen[0].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[6].Switch_gen[3].Switch_bottom.sb   | fifo_upper_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[6].Switch_gen[3].Switch_bottom.sb   | fifo_upper_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[6].Switch_gen[3].Switch_bottom.sb   | fifo_lower_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[6].Switch_gen[3].Switch_bottom.sb   | fifo_lower_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[6].Switch_gen[2].Switch_bottom.sb   | fifo_upper_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[6].Switch_gen[2].Switch_bottom.sb   | fifo_upper_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[6].Switch_gen[2].Switch_bottom.sb   | fifo_lower_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[6].Switch_gen[2].Switch_bottom.sb   | fifo_lower_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[12].Switch_gen[0].Switch_top.st     | fifo_upper_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[12].Switch_gen[0].Switch_top.st     | fifo_upper_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[12].Switch_gen[0].Switch_top.st     | fifo_lower_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[12].Switch_gen[0].Switch_top.st     | fifo_lower_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[12].Switch_gen[1].Switch_bottom.sb  | fifo_upper_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[12].Switch_gen[1].Switch_bottom.sb  | fifo_upper_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[12].Switch_gen[1].Switch_bottom.sb  | fifo_lower_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[12].Switch_gen[1].Switch_bottom.sb  | fifo_lower_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[13].Switch_gen[0].Switch_top.st     | fifo_upper_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[13].Switch_gen[0].Switch_top.st     | fifo_upper_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[13].Switch_gen[0].Switch_top.st     | fifo_lower_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[13].Switch_gen[0].Switch_top.st     | fifo_lower_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[13].Switch_gen[1].Switch_bottom.sb  | fifo_upper_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[13].Switch_gen[1].Switch_bottom.sb  | fifo_upper_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[13].Switch_gen[1].Switch_bottom.sb  | fifo_lower_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[13].Switch_gen[1].Switch_bottom.sb  | fifo_lower_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[14].Switch_gen[0].Switch_top.st     | fifo_upper_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[14].Switch_gen[0].Switch_top.st     | fifo_upper_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[14].Switch_gen[0].Switch_top.st     | fifo_lower_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[14].Switch_gen[0].Switch_top.st     | fifo_lower_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[14].Switch_gen[1].Switch_bottom.sb  | fifo_upper_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[14].Switch_gen[1].Switch_bottom.sb  | fifo_upper_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[14].Switch_gen[1].Switch_bottom.sb  | fifo_lower_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[14].Switch_gen[1].Switch_bottom.sb  | fifo_lower_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[15].Switch_gen[0].Switch_top.st     | fifo_upper_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[15].Switch_gen[0].Switch_top.st     | fifo_upper_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[15].Switch_gen[0].Switch_top.st     | fifo_lower_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[15].Switch_gen[0].Switch_top.st     | fifo_lower_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[15].Switch_gen[1].Switch_bottom.sb  | fifo_upper_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[15].Switch_gen[1].Switch_bottom.sb  | fifo_upper_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[15].Switch_gen[1].Switch_bottom.sb  | fifo_lower_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[15].Switch_gen[1].Switch_bottom.sb  | fifo_lower_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[6].Switch_gen[1].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[6].Switch_gen[1].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[6].Switch_gen[1].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[6].Switch_gen[1].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[6].Switch_gen[0].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[6].Switch_gen[0].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[6].Switch_gen[0].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[6].Switch_gen[0].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[2].Block_gen[3].Switch_gen[7].Switch_bottom.sb   | fifo_upper_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[3].Switch_gen[7].Switch_bottom.sb   | fifo_lower_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[3].Switch_gen[7].Switch_bottom.sb   | fifo_upper_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[3].Switch_gen[7].Switch_bottom.sb   | fifo_lower_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[3].Switch_gen[6].Switch_bottom.sb   | fifo_upper_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[3].Switch_gen[6].Switch_bottom.sb   | fifo_lower_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[3].Switch_gen[6].Switch_bottom.sb   | fifo_upper_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[3].Switch_gen[6].Switch_bottom.sb   | fifo_lower_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[3].Switch_gen[5].Switch_bottom.sb   | fifo_upper_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[3].Switch_gen[5].Switch_bottom.sb   | fifo_lower_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[3].Switch_gen[5].Switch_bottom.sb   | fifo_upper_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[3].Switch_gen[5].Switch_bottom.sb   | fifo_lower_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[3].Switch_gen[4].Switch_bottom.sb   | fifo_upper_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[3].Switch_gen[4].Switch_bottom.sb   | fifo_lower_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[3].Switch_gen[4].Switch_bottom.sb   | fifo_upper_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[3].Switch_gen[4].Switch_bottom.sb   | fifo_lower_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[3].Switch_gen[3].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[3].Switch_gen[3].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[3].Switch_gen[3].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[3].Switch_gen[3].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[3].Switch_gen[1].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[3].Switch_gen[1].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[3].Switch_gen[1].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[3].Switch_gen[1].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[3].Switch_gen[0].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[3].Switch_gen[0].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[3].Switch_gen[0].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[3].Switch_gen[0].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[5].Block_gen[24].Switch_gen[0].Switch_top.st     | fifo_upper_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[24].Switch_gen[0].Switch_top.st     | fifo_upper_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[24].Switch_gen[0].Switch_top.st     | fifo_lower_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[24].Switch_gen[0].Switch_top.st     | fifo_lower_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[25].Switch_gen[0].Switch_top.st     | fifo_upper_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[25].Switch_gen[0].Switch_top.st     | fifo_upper_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[25].Switch_gen[0].Switch_top.st     | fifo_lower_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[25].Switch_gen[0].Switch_top.st     | fifo_lower_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[26].Switch_gen[0].Switch_top.st     | fifo_upper_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[26].Switch_gen[0].Switch_top.st     | fifo_upper_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[26].Switch_gen[0].Switch_top.st     | fifo_lower_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[26].Switch_gen[0].Switch_top.st     | fifo_lower_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[27].Switch_gen[0].Switch_top.st     | fifo_upper_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[27].Switch_gen[0].Switch_top.st     | fifo_upper_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[27].Switch_gen[0].Switch_top.st     | fifo_lower_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[27].Switch_gen[0].Switch_top.st     | fifo_lower_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[28].Switch_gen[0].Switch_top.st     | fifo_upper_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[28].Switch_gen[0].Switch_top.st     | fifo_upper_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[28].Switch_gen[0].Switch_top.st     | fifo_lower_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[28].Switch_gen[0].Switch_top.st     | fifo_lower_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[29].Switch_gen[0].Switch_top.st     | fifo_upper_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[29].Switch_gen[0].Switch_top.st     | fifo_upper_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[29].Switch_gen[0].Switch_top.st     | fifo_lower_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[29].Switch_gen[0].Switch_top.st     | fifo_lower_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[30].Switch_gen[0].Switch_top.st     | fifo_upper_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[30].Switch_gen[0].Switch_top.st     | fifo_upper_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[30].Switch_gen[0].Switch_top.st     | fifo_lower_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[30].Switch_gen[0].Switch_top.st     | fifo_lower_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[31].Switch_gen[0].Switch_top.st     | fifo_upper_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[31].Switch_gen[0].Switch_top.st     | fifo_upper_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[31].Switch_gen[0].Switch_top.st     | fifo_lower_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[31].Switch_gen[0].Switch_top.st     | fifo_lower_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[2].Block_gen[1].Switch_gen[0].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[1].Switch_gen[0].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[1].Switch_gen[0].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[1].Switch_gen[0].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[4].Block_gen[7].Switch_gen[1].Switch_bottom.sb   | fifo_upper_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[7].Switch_gen[1].Switch_bottom.sb   | fifo_upper_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[7].Switch_gen[1].Switch_bottom.sb   | fifo_lower_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[7].Switch_gen[1].Switch_bottom.sb   | fifo_lower_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[7].Switch_gen[0].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[7].Switch_gen[0].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[7].Switch_gen[0].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[7].Switch_gen[0].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[13].Switch_gen[0].Switch_top.st     | fifo_upper_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[13].Switch_gen[0].Switch_top.st     | fifo_upper_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[13].Switch_gen[0].Switch_top.st     | fifo_lower_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[13].Switch_gen[0].Switch_top.st     | fifo_lower_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[2].Block_gen[1].Switch_gen[4].Switch_bottom.sb   | fifo_upper_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[1].Switch_gen[4].Switch_bottom.sb   | fifo_lower_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[1].Switch_gen[4].Switch_bottom.sb   | fifo_upper_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[1].Switch_gen[4].Switch_bottom.sb   | fifo_lower_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[1].Block_gen[1].Switch_gen[8].Switch_bottom.sb   | fifo_upper_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[1].Switch_gen[8].Switch_bottom.sb   | fifo_lower_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[1].Switch_gen[8].Switch_bottom.sb   | fifo_upper_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[1].Switch_gen[8].Switch_bottom.sb   | fifo_lower_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[0].Switch_gen[8].Switch_bottom.sb   | fifo_upper_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[0].Switch_gen[8].Switch_bottom.sb   | fifo_lower_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[0].Switch_gen[8].Switch_bottom.sb   | fifo_upper_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[0].Switch_gen[8].Switch_bottom.sb   | fifo_lower_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[0].Block_gen[0].Switch_gen[24].Switch_bottom.sb  | fifo_upper_0/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[24].Switch_bottom.sb  | fifo_lower_0/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[24].Switch_bottom.sb  | fifo_upper_1/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[24].Switch_bottom.sb  | fifo_lower_1/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[2].Block_gen[1].Switch_gen[6].Switch_bottom.sb   | fifo_upper_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[1].Switch_gen[6].Switch_bottom.sb   | fifo_lower_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[1].Switch_gen[6].Switch_bottom.sb   | fifo_upper_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[1].Switch_gen[6].Switch_bottom.sb   | fifo_lower_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[5].Block_gen[14].Switch_gen[0].Switch_top.st     | fifo_upper_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[14].Switch_gen[0].Switch_top.st     | fifo_upper_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[14].Switch_gen[0].Switch_top.st     | fifo_lower_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[14].Switch_gen[0].Switch_top.st     | fifo_lower_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[4].Switch_gen[0].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[4].Switch_gen[0].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[4].Switch_gen[0].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[4].Switch_gen[0].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[12].Switch_gen[0].Switch_top.st     | fifo_upper_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[12].Switch_gen[0].Switch_top.st     | fifo_upper_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[12].Switch_gen[0].Switch_top.st     | fifo_lower_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[12].Switch_gen[0].Switch_top.st     | fifo_lower_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[1].Block_gen[0].Switch_gen[6].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[0].Switch_gen[6].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[0].Switch_gen[6].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[0].Switch_gen[6].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[0].Block_gen[0].Switch_gen[22].Switch_bottom.sb  | fifo_upper_0/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[22].Switch_bottom.sb  | fifo_lower_0/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[22].Switch_bottom.sb  | fifo_upper_1/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[22].Switch_bottom.sb  | fifo_lower_1/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[4].Block_gen[4].Switch_gen[1].Switch_bottom.sb   | fifo_upper_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[4].Switch_gen[1].Switch_bottom.sb   | fifo_upper_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[4].Switch_gen[1].Switch_bottom.sb   | fifo_lower_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[4].Switch_gen[1].Switch_bottom.sb   | fifo_lower_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[15].Switch_gen[0].Switch_top.st     | fifo_upper_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[15].Switch_gen[0].Switch_top.st     | fifo_upper_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[15].Switch_gen[0].Switch_top.st     | fifo_lower_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[15].Switch_gen[0].Switch_top.st     | fifo_lower_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[5].Switch_gen[0].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[5].Switch_gen[0].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[5].Switch_gen[0].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[5].Switch_gen[0].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[5].Switch_gen[1].Switch_bottom.sb   | fifo_upper_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[5].Switch_gen[1].Switch_bottom.sb   | fifo_upper_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[5].Switch_gen[1].Switch_bottom.sb   | fifo_lower_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[5].Switch_gen[1].Switch_bottom.sb   | fifo_lower_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[11].Switch_gen[0].Switch_top.st     | fifo_upper_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[11].Switch_gen[0].Switch_top.st     | fifo_upper_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[11].Switch_gen[0].Switch_top.st     | fifo_lower_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[11].Switch_gen[0].Switch_top.st     | fifo_lower_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[10].Switch_gen[0].Switch_top.st     | fifo_upper_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[10].Switch_gen[0].Switch_top.st     | fifo_upper_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[10].Switch_gen[0].Switch_top.st     | fifo_lower_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[10].Switch_gen[0].Switch_top.st     | fifo_lower_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[9].Switch_gen[0].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[9].Switch_gen[0].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[9].Switch_gen[0].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[9].Switch_gen[0].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[8].Switch_gen[0].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[8].Switch_gen[0].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[8].Switch_gen[0].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[8].Switch_gen[0].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[6].Switch_gen[0].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[6].Switch_gen[0].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[6].Switch_gen[0].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[6].Switch_gen[0].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[6].Switch_gen[1].Switch_bottom.sb   | fifo_upper_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[6].Switch_gen[1].Switch_bottom.sb   | fifo_upper_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[6].Switch_gen[1].Switch_bottom.sb   | fifo_lower_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[6].Switch_gen[1].Switch_bottom.sb   | fifo_lower_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[0].Block_gen[0].Switch_gen[8].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[8].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[8].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[8].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[3].Block_gen[3].Switch_gen[3].Switch_bottom.sb   | fifo_upper_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[3].Switch_gen[3].Switch_bottom.sb   | fifo_upper_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[3].Switch_gen[3].Switch_bottom.sb   | fifo_lower_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[3].Switch_gen[3].Switch_bottom.sb   | fifo_lower_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[3].Switch_gen[2].Switch_bottom.sb   | fifo_upper_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[3].Switch_gen[2].Switch_bottom.sb   | fifo_upper_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[3].Switch_gen[2].Switch_bottom.sb   | fifo_lower_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[3].Switch_gen[2].Switch_bottom.sb   | fifo_lower_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[3].Switch_gen[1].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[3].Switch_gen[1].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[3].Switch_gen[1].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[3].Switch_gen[1].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[3].Switch_gen[0].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[3].Switch_gen[0].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[3].Switch_gen[0].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[3].Switch_gen[0].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[2].Switch_gen[3].Switch_bottom.sb   | fifo_upper_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[2].Switch_gen[3].Switch_bottom.sb   | fifo_upper_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[2].Switch_gen[3].Switch_bottom.sb   | fifo_lower_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[2].Switch_gen[3].Switch_bottom.sb   | fifo_lower_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[2].Switch_gen[2].Switch_bottom.sb   | fifo_upper_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[2].Switch_gen[2].Switch_bottom.sb   | fifo_upper_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[2].Switch_gen[2].Switch_bottom.sb   | fifo_lower_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[2].Switch_gen[2].Switch_bottom.sb   | fifo_lower_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[2].Switch_gen[1].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[2].Switch_gen[1].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[2].Switch_gen[1].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[2].Switch_gen[1].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[2].Switch_gen[0].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[2].Switch_gen[0].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[2].Switch_gen[0].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[2].Switch_gen[0].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[1].Switch_gen[2].Switch_bottom.sb   | fifo_upper_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[1].Switch_gen[2].Switch_bottom.sb   | fifo_upper_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[1].Switch_gen[2].Switch_bottom.sb   | fifo_lower_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[1].Switch_gen[2].Switch_bottom.sb   | fifo_lower_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[2].Block_gen[1].Switch_gen[2].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[1].Switch_gen[2].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[1].Switch_gen[2].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[1].Switch_gen[2].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[0].Switch_gen[2].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[0].Switch_gen[2].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[0].Switch_gen[2].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[0].Switch_gen[2].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[1].Block_gen[0].Switch_gen[10].Switch_bottom.sb  | fifo_upper_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[0].Switch_gen[10].Switch_bottom.sb  | fifo_lower_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[0].Switch_gen[10].Switch_bottom.sb  | fifo_upper_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[0].Switch_gen[10].Switch_bottom.sb  | fifo_lower_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[0].Block_gen[0].Switch_gen[26].Switch_bottom.sb  | fifo_upper_0/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[26].Switch_bottom.sb  | fifo_lower_0/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[26].Switch_bottom.sb  | fifo_upper_1/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[26].Switch_bottom.sb  | fifo_lower_1/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[10].Switch_top.st     | fifo_upper_0/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[10].Switch_top.st     | fifo_lower_0/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[10].Switch_top.st     | fifo_upper_1/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[10].Switch_top.st     | fifo_lower_1/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[1].Block_gen[0].Switch_gen[2].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[0].Switch_gen[2].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[0].Switch_gen[2].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[0].Switch_gen[2].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[0].Block_gen[0].Switch_gen[18].Switch_bottom.sb  | fifo_upper_0/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[18].Switch_bottom.sb  | fifo_lower_0/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[18].Switch_bottom.sb  | fifo_upper_1/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[18].Switch_bottom.sb  | fifo_lower_1/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[2].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[2].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[2].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[2].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[23].Switch_bottom.sb  | fifo_upper_0/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[23].Switch_bottom.sb  | fifo_lower_0/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[23].Switch_bottom.sb  | fifo_upper_1/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[23].Switch_bottom.sb  | fifo_lower_1/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[21].Switch_bottom.sb  | fifo_upper_0/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[21].Switch_bottom.sb  | fifo_lower_0/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[21].Switch_bottom.sb  | fifo_upper_1/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[21].Switch_bottom.sb  | fifo_lower_1/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[20].Switch_bottom.sb  | fifo_upper_0/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[20].Switch_bottom.sb  | fifo_lower_0/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[20].Switch_bottom.sb  | fifo_upper_1/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[0].Block_gen[0].Switch_gen[20].Switch_bottom.sb  | fifo_lower_1/memory_reg | Implied   | 2 x 64               | RAM32M x 11	 | 
|\Stage_gen[4].Block_gen[10].Switch_gen[0].Switch_top.st     | fifo_upper_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[10].Switch_gen[0].Switch_top.st     | fifo_upper_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[10].Switch_gen[0].Switch_top.st     | fifo_lower_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[10].Switch_gen[0].Switch_top.st     | fifo_lower_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[10].Switch_gen[1].Switch_bottom.sb  | fifo_upper_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[10].Switch_gen[1].Switch_bottom.sb  | fifo_upper_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[10].Switch_gen[1].Switch_bottom.sb  | fifo_lower_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[10].Switch_gen[1].Switch_bottom.sb  | fifo_lower_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[11].Switch_gen[0].Switch_top.st     | fifo_upper_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[11].Switch_gen[0].Switch_top.st     | fifo_upper_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[11].Switch_gen[0].Switch_top.st     | fifo_lower_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[11].Switch_gen[0].Switch_top.st     | fifo_lower_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[11].Switch_gen[1].Switch_bottom.sb  | fifo_upper_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[11].Switch_gen[1].Switch_bottom.sb  | fifo_upper_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[11].Switch_gen[1].Switch_bottom.sb  | fifo_lower_0/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[4].Block_gen[11].Switch_gen[1].Switch_bottom.sb  | fifo_lower_1/memory_reg | Implied   | 2 x 34               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[5].Switch_gen[2].Switch_bottom.sb   | fifo_upper_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[5].Switch_gen[2].Switch_bottom.sb   | fifo_upper_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[5].Switch_gen[2].Switch_bottom.sb   | fifo_lower_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[5].Switch_gen[2].Switch_bottom.sb   | fifo_lower_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[5].Switch_gen[0].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[5].Switch_gen[0].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[5].Switch_gen[0].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[3].Block_gen[5].Switch_gen[0].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 36               | RAM32M x 6	  | 
|\Stage_gen[2].Block_gen[3].Switch_gen[2].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[3].Switch_gen[2].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[3].Switch_gen[2].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[3].Switch_gen[2].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[2].Switch_gen[2].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[2].Switch_gen[2].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[2].Switch_gen[2].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[2].Block_gen[2].Switch_gen[2].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 40               | RAM32M x 7	  | 
|\Stage_gen[1].Block_gen[1].Switch_gen[10].Switch_bottom.sb  | fifo_upper_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[1].Switch_gen[10].Switch_bottom.sb  | fifo_lower_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[1].Switch_gen[10].Switch_bottom.sb  | fifo_upper_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[1].Switch_gen[10].Switch_bottom.sb  | fifo_lower_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[1].Switch_gen[2].Switch_top.st      | fifo_upper_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[1].Switch_gen[2].Switch_top.st      | fifo_lower_0/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[1].Switch_gen[2].Switch_top.st      | fifo_upper_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[1].Block_gen[1].Switch_gen[2].Switch_top.st      | fifo_lower_1/memory_reg | Implied   | 2 x 48               | RAM32M x 8	  | 
|\Stage_gen[5].Block_gen[20].Switch_gen[0].Switch_top.st     | fifo_upper_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[20].Switch_gen[0].Switch_top.st     | fifo_upper_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[20].Switch_gen[0].Switch_top.st     | fifo_lower_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[20].Switch_gen[0].Switch_top.st     | fifo_lower_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[21].Switch_gen[0].Switch_top.st     | fifo_upper_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[21].Switch_gen[0].Switch_top.st     | fifo_upper_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[21].Switch_gen[0].Switch_top.st     | fifo_lower_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[21].Switch_gen[0].Switch_top.st     | fifo_lower_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[22].Switch_gen[0].Switch_top.st     | fifo_upper_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[22].Switch_gen[0].Switch_top.st     | fifo_upper_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[22].Switch_gen[0].Switch_top.st     | fifo_lower_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[22].Switch_gen[0].Switch_top.st     | fifo_lower_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[23].Switch_gen[0].Switch_top.st     | fifo_upper_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[23].Switch_gen[0].Switch_top.st     | fifo_upper_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[23].Switch_gen[0].Switch_top.st     | fifo_lower_0/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
|\Stage_gen[5].Block_gen[23].Switch_gen[0].Switch_top.st     | fifo_lower_1/memory_reg | Implied   | 2 x 33               | RAM32M x 6	  | 
+------------------------------------------------------------+-------------------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:29 ; elapsed = 00:05:07 . Memory (MB): peak = 1878.215 ; gain = 141.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:51 ; elapsed = 00:05:29 . Memory (MB): peak = 1924.039 ; gain = 187.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:51 ; elapsed = 00:05:29 . Memory (MB): peak = 1924.039 ; gain = 187.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:16 ; elapsed = 00:05:54 . Memory (MB): peak = 1924.039 ; gain = 187.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:16 ; elapsed = 00:05:55 . Memory (MB): peak = 1924.039 ; gain = 187.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:19 ; elapsed = 00:05:57 . Memory (MB): peak = 1924.039 ; gain = 187.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:19 ; elapsed = 00:05:58 . Memory (MB): peak = 1924.039 ; gain = 187.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |LUT3   |    52|
|3     |LUT4   |  7826|
|4     |LUT5   | 14926|
|5     |LUT6   |  3538|
|6     |RAM32M |  5632|
|7     |FDRE   | 36736|
|8     |FDSE   |   384|
|9     |IBUF   |  6274|
|10    |OBUF   |  2176|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:19 ; elapsed = 00:05:58 . Memory (MB): peak = 1924.039 ; gain = 187.730
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:36 ; elapsed = 00:05:29 . Memory (MB): peak = 1924.039 ; gain = 88.094
Synthesis Optimization Complete : Time (s): cpu = 00:04:20 ; elapsed = 00:05:59 . Memory (MB): peak = 1924.039 ; gain = 187.730
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1924.039 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 5632 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 15 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/My_Designs/UPIR/design/src/basys3_constraints.xdc]
Finished Parsing XDC File [C:/My_Designs/UPIR/design/src/basys3_constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.101 . Memory (MB): peak = 1924.039 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5632 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 5632 instances

INFO: [Common 17-83] Releasing license: Synthesis
62 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:05:20 ; elapsed = 00:07:01 . Memory (MB): peak = 1924.039 ; gain = 187.730
# report_utilization -file ./reports/utilization_64_32_2.txt
Vivado% 