INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGA/logtel/lab4_parking/lab4_parking.srcs/sources_1/imports/new/parking_lot.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'parking_lot'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGA/logtel/lab4_parking/lab4_parking.srcs/sim_1/imports/new/parking_lot_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'parking_lot_tb'
