

================================================================
== Vitis HLS Report for 'normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config21_s'
================================================================
* Date:           Sun Mar  3 21:31:35 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        alveo_hls4ml
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.055 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.05>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%specpipeline_ln48 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_batchnorm.h:48]   --->   Operation 2 'specpipeline' 'specpipeline_ln48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specresourcelimit_ln48 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 16, void @empty_5, void @empty_3, void @empty_3, void @empty_3" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_batchnorm.h:48]   --->   Operation 3 'specresourcelimit' 'specresourcelimit_ln48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (1.21ns)   --->   "%p_read_180 = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %p_read15" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 4 'read' 'p_read_180' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 5 [1/1] (1.21ns)   --->   "%p_read_181 = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %p_read14" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 5 'read' 'p_read_181' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 6 [1/1] (1.21ns)   --->   "%p_read_182 = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %p_read13" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 6 'read' 'p_read_182' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 7 [1/1] (1.21ns)   --->   "%p_read_183 = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %p_read12" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 7 'read' 'p_read_183' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 8 [1/1] (1.21ns)   --->   "%p_read1127 = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %p_read11" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 8 'read' 'p_read1127' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 9 [1/1] (1.21ns)   --->   "%p_read1026 = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %p_read10" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 9 'read' 'p_read1026' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 10 [1/1] (1.21ns)   --->   "%p_read925 = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %p_read9" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 10 'read' 'p_read925' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 11 [1/1] (1.21ns)   --->   "%p_read824 = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %p_read8" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 11 'read' 'p_read824' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 12 [1/1] (1.21ns)   --->   "%p_read723 = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %p_read7" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 12 'read' 'p_read723' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 13 [1/1] (1.21ns)   --->   "%p_read622 = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %p_read6" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 13 'read' 'p_read622' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 14 [1/1] (1.21ns)   --->   "%p_read521 = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %p_read5" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 14 'read' 'p_read521' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 15 [1/1] (1.21ns)   --->   "%p_read420 = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %p_read4" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 15 'read' 'p_read420' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 16 [1/1] (1.21ns)   --->   "%p_read319 = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %p_read3" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 16 'read' 'p_read319' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 17 [1/1] (1.21ns)   --->   "%p_read218 = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %p_read2" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 17 'read' 'p_read218' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 18 [1/1] (1.21ns)   --->   "%p_read117 = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %p_read1" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 18 'read' 'p_read117' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 19 [1/1] (1.21ns)   --->   "%p_read16 = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %p_read" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 19 'read' 'p_read16' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%r_V = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i15.i10, i15 %p_read16, i10 0"   --->   Operation 20 'bitconcatenate' 'r_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln1270 = sext i25 %r_V"   --->   Operation 21 'sext' 'sext_ln1270' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.83ns)   --->   "%add_ln1347 = add i26 %sext_ln1270, i26 1048576"   --->   Operation 22 'add' 'add_ln1347' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln1347, i32 10, i32 25"   --->   Operation 23 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%r_V_1 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i15.i10, i15 %p_read117, i10 0"   --->   Operation 24 'bitconcatenate' 'r_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln1270_1 = sext i25 %r_V_1"   --->   Operation 25 'sext' 'sext_ln1270_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.83ns)   --->   "%add_ln1347_1 = add i26 %sext_ln1270_1, i26 1048576"   --->   Operation 26 'add' 'add_ln1347_1' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln818_1 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln1347_1, i32 10, i32 25"   --->   Operation 27 'partselect' 'trunc_ln818_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%r_V_2 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i15.i10, i15 %p_read218, i10 0"   --->   Operation 28 'bitconcatenate' 'r_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln1270_2 = sext i25 %r_V_2"   --->   Operation 29 'sext' 'sext_ln1270_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.83ns)   --->   "%add_ln1347_2 = add i26 %sext_ln1270_2, i26 1048576"   --->   Operation 30 'add' 'add_ln1347_2' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln818_2 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln1347_2, i32 10, i32 25"   --->   Operation 31 'partselect' 'trunc_ln818_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%r_V_3 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i15.i10, i15 %p_read319, i10 0"   --->   Operation 32 'bitconcatenate' 'r_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln1270_3 = sext i25 %r_V_3"   --->   Operation 33 'sext' 'sext_ln1270_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.83ns)   --->   "%add_ln1347_3 = add i26 %sext_ln1270_3, i26 1048576"   --->   Operation 34 'add' 'add_ln1347_3' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln818_3 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln1347_3, i32 10, i32 25"   --->   Operation 35 'partselect' 'trunc_ln818_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%r_V_4 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i15.i10, i15 %p_read420, i10 0"   --->   Operation 36 'bitconcatenate' 'r_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln1270_4 = sext i25 %r_V_4"   --->   Operation 37 'sext' 'sext_ln1270_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.83ns)   --->   "%add_ln1347_4 = add i26 %sext_ln1270_4, i26 1048576"   --->   Operation 38 'add' 'add_ln1347_4' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln818_4 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln1347_4, i32 10, i32 25"   --->   Operation 39 'partselect' 'trunc_ln818_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%r_V_5 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i15.i10, i15 %p_read521, i10 0"   --->   Operation 40 'bitconcatenate' 'r_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln1270_5 = sext i25 %r_V_5"   --->   Operation 41 'sext' 'sext_ln1270_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.83ns)   --->   "%add_ln1347_5 = add i26 %sext_ln1270_5, i26 1048576"   --->   Operation 42 'add' 'add_ln1347_5' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln818_5 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln1347_5, i32 10, i32 25"   --->   Operation 43 'partselect' 'trunc_ln818_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%r_V_6 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i15.i10, i15 %p_read622, i10 0"   --->   Operation 44 'bitconcatenate' 'r_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%sext_ln1270_6 = sext i25 %r_V_6"   --->   Operation 45 'sext' 'sext_ln1270_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.83ns)   --->   "%add_ln1347_6 = add i26 %sext_ln1270_6, i26 1048576"   --->   Operation 46 'add' 'add_ln1347_6' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln818_6 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln1347_6, i32 10, i32 25"   --->   Operation 47 'partselect' 'trunc_ln818_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%r_V_7 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i15.i10, i15 %p_read723, i10 0"   --->   Operation 48 'bitconcatenate' 'r_V_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln1270_7 = sext i25 %r_V_7"   --->   Operation 49 'sext' 'sext_ln1270_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.83ns)   --->   "%add_ln1347_7 = add i26 %sext_ln1270_7, i26 1048576"   --->   Operation 50 'add' 'add_ln1347_7' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln818_7 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln1347_7, i32 10, i32 25"   --->   Operation 51 'partselect' 'trunc_ln818_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%r_V_8 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i15.i10, i15 %p_read824, i10 0"   --->   Operation 52 'bitconcatenate' 'r_V_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln1270_8 = sext i25 %r_V_8"   --->   Operation 53 'sext' 'sext_ln1270_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.83ns)   --->   "%add_ln1347_8 = add i26 %sext_ln1270_8, i26 1048576"   --->   Operation 54 'add' 'add_ln1347_8' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln818_8 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln1347_8, i32 10, i32 25"   --->   Operation 55 'partselect' 'trunc_ln818_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%r_V_9 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i15.i10, i15 %p_read925, i10 0"   --->   Operation 56 'bitconcatenate' 'r_V_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln1270_9 = sext i25 %r_V_9"   --->   Operation 57 'sext' 'sext_ln1270_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.83ns)   --->   "%add_ln1347_9 = add i26 %sext_ln1270_9, i26 1048576"   --->   Operation 58 'add' 'add_ln1347_9' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln818_9 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln1347_9, i32 10, i32 25"   --->   Operation 59 'partselect' 'trunc_ln818_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%r_V_10 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i15.i10, i15 %p_read1026, i10 0"   --->   Operation 60 'bitconcatenate' 'r_V_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%sext_ln1270_10 = sext i25 %r_V_10"   --->   Operation 61 'sext' 'sext_ln1270_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.83ns)   --->   "%add_ln1347_10 = add i26 %sext_ln1270_10, i26 1048576"   --->   Operation 62 'add' 'add_ln1347_10' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln818_s = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln1347_10, i32 10, i32 25"   --->   Operation 63 'partselect' 'trunc_ln818_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%r_V_11 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i15.i10, i15 %p_read1127, i10 0"   --->   Operation 64 'bitconcatenate' 'r_V_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln1270_11 = sext i25 %r_V_11"   --->   Operation 65 'sext' 'sext_ln1270_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.83ns)   --->   "%add_ln1347_11 = add i26 %sext_ln1270_11, i26 1048576"   --->   Operation 66 'add' 'add_ln1347_11' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln818_10 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln1347_11, i32 10, i32 25"   --->   Operation 67 'partselect' 'trunc_ln818_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%r_V_12 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i15.i10, i15 %p_read_183, i10 0"   --->   Operation 68 'bitconcatenate' 'r_V_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln1270_12 = sext i25 %r_V_12"   --->   Operation 69 'sext' 'sext_ln1270_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.83ns)   --->   "%add_ln1347_12 = add i26 %sext_ln1270_12, i26 1048576"   --->   Operation 70 'add' 'add_ln1347_12' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln818_11 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln1347_12, i32 10, i32 25"   --->   Operation 71 'partselect' 'trunc_ln818_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%r_V_13 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i15.i10, i15 %p_read_182, i10 0"   --->   Operation 72 'bitconcatenate' 'r_V_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln1270_13 = sext i25 %r_V_13"   --->   Operation 73 'sext' 'sext_ln1270_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.83ns)   --->   "%add_ln1347_13 = add i26 %sext_ln1270_13, i26 1048576"   --->   Operation 74 'add' 'add_ln1347_13' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%trunc_ln818_12 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln1347_13, i32 10, i32 25"   --->   Operation 75 'partselect' 'trunc_ln818_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%r_V_14 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i15.i10, i15 %p_read_181, i10 0"   --->   Operation 76 'bitconcatenate' 'r_V_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln1270_14 = sext i25 %r_V_14"   --->   Operation 77 'sext' 'sext_ln1270_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.83ns)   --->   "%add_ln1347_14 = add i26 %sext_ln1270_14, i26 1048576"   --->   Operation 78 'add' 'add_ln1347_14' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln818_13 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln1347_14, i32 10, i32 25"   --->   Operation 79 'partselect' 'trunc_ln818_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%r_V_15 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i15.i10, i15 %p_read_180, i10 0"   --->   Operation 80 'bitconcatenate' 'r_V_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln1270_15 = sext i25 %r_V_15"   --->   Operation 81 'sext' 'sext_ln1270_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.83ns)   --->   "%add_ln1347_15 = add i26 %sext_ln1270_15, i26 1048576"   --->   Operation 82 'add' 'add_ln1347_15' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%trunc_ln818_14 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln1347_15, i32 10, i32 25"   --->   Operation 83 'partselect' 'trunc_ln818_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%mrv = insertvalue i256 <undef>, i16 %trunc_ln" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_batchnorm.h:63]   --->   Operation 84 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i256 %mrv, i16 %trunc_ln818_1" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_batchnorm.h:63]   --->   Operation 85 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i256 %mrv_1, i16 %trunc_ln818_2" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_batchnorm.h:63]   --->   Operation 86 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i256 %mrv_2, i16 %trunc_ln818_3" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_batchnorm.h:63]   --->   Operation 87 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i256 %mrv_3, i16 %trunc_ln818_4" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_batchnorm.h:63]   --->   Operation 88 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i256 %mrv_4, i16 %trunc_ln818_5" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_batchnorm.h:63]   --->   Operation 89 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue i256 %mrv_5, i16 %trunc_ln818_6" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_batchnorm.h:63]   --->   Operation 90 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue i256 %mrv_6, i16 %trunc_ln818_7" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_batchnorm.h:63]   --->   Operation 91 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue i256 %mrv_7, i16 %trunc_ln818_8" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_batchnorm.h:63]   --->   Operation 92 'insertvalue' 'mrv_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue i256 %mrv_8, i16 %trunc_ln818_9" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_batchnorm.h:63]   --->   Operation 93 'insertvalue' 'mrv_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%mrv_10 = insertvalue i256 %mrv_9, i16 %trunc_ln818_s" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_batchnorm.h:63]   --->   Operation 94 'insertvalue' 'mrv_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%mrv_11 = insertvalue i256 %mrv_10, i16 %trunc_ln818_10" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_batchnorm.h:63]   --->   Operation 95 'insertvalue' 'mrv_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%mrv_12 = insertvalue i256 %mrv_11, i16 %trunc_ln818_11" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_batchnorm.h:63]   --->   Operation 96 'insertvalue' 'mrv_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%mrv_13 = insertvalue i256 %mrv_12, i16 %trunc_ln818_12" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_batchnorm.h:63]   --->   Operation 97 'insertvalue' 'mrv_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%mrv_14 = insertvalue i256 %mrv_13, i16 %trunc_ln818_13" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_batchnorm.h:63]   --->   Operation 98 'insertvalue' 'mrv_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%mrv_15 = insertvalue i256 %mrv_14, i16 %trunc_ln818_14" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_batchnorm.h:63]   --->   Operation 99 'insertvalue' 'mrv_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%ret_ln63 = ret i256 %mrv_15" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_batchnorm.h:63]   --->   Operation 100 'ret' 'ret_ln63' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 2.05ns
The critical path consists of the following:
	wire read operation ('p_read16', /home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70) on port 'p_read' (/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70) [34]  (1.22 ns)
	'add' operation ('add_ln1347') [37]  (0.838 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
