{"Source Block": ["oh/elink/hdl/elink.v@287:297@HdlIdDef", "   wire\t\t\tesaxi_emrr_rd_en;\t// From esaxi of esaxi.v\n   wire\t\t\tesaxi_emwr_full;\t// From etx of etx.v\n   wire\t\t\tesaxi_emwr_prog_full;\t// From etx of etx.v\n   wire [102:0]\t\tesaxi_emwr_wr_data;\t// From esaxi of esaxi.v\n   wire\t\t\tesaxi_emwr_wr_en;\t// From esaxi of esaxi.v\n   wire [15:0]\t\tmi_addr;\t\t// From esaxi_cfg of esaxi_cfg.v\n   wire\t\t\tmi_clk;\t\t\t// From esaxi_cfg of esaxi_cfg.v\n   wire [31:0]\t\tmi_din;\t\t\t// From esaxi_cfg of esaxi_cfg.v\n   wire\t\t\tmi_en;\t\t\t// From esaxi_cfg of esaxi_cfg.v\n   wire [3:0]\t\tmi_we;\t\t\t// From esaxi_cfg of esaxi_cfg.v\n   wire\t\t\treset;\t\t\t// From ecfg of ecfg.v\n"], "Clone Blocks": [["oh/elink/hdl/elink.v@290:300", "   wire [102:0]\t\tesaxi_emwr_wr_data;\t// From esaxi of esaxi.v\n   wire\t\t\tesaxi_emwr_wr_en;\t// From esaxi of esaxi.v\n   wire [15:0]\t\tmi_addr;\t\t// From esaxi_cfg of esaxi_cfg.v\n   wire\t\t\tmi_clk;\t\t\t// From esaxi_cfg of esaxi_cfg.v\n   wire [31:0]\t\tmi_din;\t\t\t// From esaxi_cfg of esaxi_cfg.v\n   wire\t\t\tmi_en;\t\t\t// From esaxi_cfg of esaxi_cfg.v\n   wire [3:0]\t\tmi_we;\t\t\t// From esaxi_cfg of esaxi_cfg.v\n   wire\t\t\treset;\t\t\t// From ecfg of ecfg.v\n   wire\t\t\ttx_lclk;\t\t// From eclock of eclock.v\n   wire\t\t\ttx_lclk_out;\t\t// From eclock of eclock.v\n   wire\t\t\ttx_lclk_par;\t\t// From eclock of eclock.v\n"], ["oh/elink/hdl/elink.v@288:298", "   wire\t\t\tesaxi_emwr_full;\t// From etx of etx.v\n   wire\t\t\tesaxi_emwr_prog_full;\t// From etx of etx.v\n   wire [102:0]\t\tesaxi_emwr_wr_data;\t// From esaxi of esaxi.v\n   wire\t\t\tesaxi_emwr_wr_en;\t// From esaxi of esaxi.v\n   wire [15:0]\t\tmi_addr;\t\t// From esaxi_cfg of esaxi_cfg.v\n   wire\t\t\tmi_clk;\t\t\t// From esaxi_cfg of esaxi_cfg.v\n   wire [31:0]\t\tmi_din;\t\t\t// From esaxi_cfg of esaxi_cfg.v\n   wire\t\t\tmi_en;\t\t\t// From esaxi_cfg of esaxi_cfg.v\n   wire [3:0]\t\tmi_we;\t\t\t// From esaxi_cfg of esaxi_cfg.v\n   wire\t\t\treset;\t\t\t// From ecfg of ecfg.v\n   wire\t\t\ttx_lclk;\t\t// From eclock of eclock.v\n"], ["oh/elink/hdl/elink.v@285:295", "   wire\t\t\tesaxi_emrr_empty;\t// From erx of erx.v\n   wire [102:0]\t\tesaxi_emrr_rd_data;\t// From erx of erx.v\n   wire\t\t\tesaxi_emrr_rd_en;\t// From esaxi of esaxi.v\n   wire\t\t\tesaxi_emwr_full;\t// From etx of etx.v\n   wire\t\t\tesaxi_emwr_prog_full;\t// From etx of etx.v\n   wire [102:0]\t\tesaxi_emwr_wr_data;\t// From esaxi of esaxi.v\n   wire\t\t\tesaxi_emwr_wr_en;\t// From esaxi of esaxi.v\n   wire [15:0]\t\tmi_addr;\t\t// From esaxi_cfg of esaxi_cfg.v\n   wire\t\t\tmi_clk;\t\t\t// From esaxi_cfg of esaxi_cfg.v\n   wire [31:0]\t\tmi_din;\t\t\t// From esaxi_cfg of esaxi_cfg.v\n   wire\t\t\tmi_en;\t\t\t// From esaxi_cfg of esaxi_cfg.v\n"], ["oh/elink/hdl/elink.v@283:293", "   wire [102:0]\t\tesaxi_emrq_wr_data;\t// From esaxi of esaxi.v\n   wire\t\t\tesaxi_emrq_wr_en;\t// From esaxi of esaxi.v\n   wire\t\t\tesaxi_emrr_empty;\t// From erx of erx.v\n   wire [102:0]\t\tesaxi_emrr_rd_data;\t// From erx of erx.v\n   wire\t\t\tesaxi_emrr_rd_en;\t// From esaxi of esaxi.v\n   wire\t\t\tesaxi_emwr_full;\t// From etx of etx.v\n   wire\t\t\tesaxi_emwr_prog_full;\t// From etx of etx.v\n   wire [102:0]\t\tesaxi_emwr_wr_data;\t// From esaxi of esaxi.v\n   wire\t\t\tesaxi_emwr_wr_en;\t// From esaxi of esaxi.v\n   wire [15:0]\t\tmi_addr;\t\t// From esaxi_cfg of esaxi_cfg.v\n   wire\t\t\tmi_clk;\t\t\t// From esaxi_cfg of esaxi_cfg.v\n"], ["oh/elink/hdl/elink.v@282:292", "   wire\t\t\tesaxi_emrq_prog_full;\t// From etx of etx.v\n   wire [102:0]\t\tesaxi_emrq_wr_data;\t// From esaxi of esaxi.v\n   wire\t\t\tesaxi_emrq_wr_en;\t// From esaxi of esaxi.v\n   wire\t\t\tesaxi_emrr_empty;\t// From erx of erx.v\n   wire [102:0]\t\tesaxi_emrr_rd_data;\t// From erx of erx.v\n   wire\t\t\tesaxi_emrr_rd_en;\t// From esaxi of esaxi.v\n   wire\t\t\tesaxi_emwr_full;\t// From etx of etx.v\n   wire\t\t\tesaxi_emwr_prog_full;\t// From etx of etx.v\n   wire [102:0]\t\tesaxi_emwr_wr_data;\t// From esaxi of esaxi.v\n   wire\t\t\tesaxi_emwr_wr_en;\t// From esaxi of esaxi.v\n   wire [15:0]\t\tmi_addr;\t\t// From esaxi_cfg of esaxi_cfg.v\n"], ["oh/elink/hdl/elink.v@284:294", "   wire\t\t\tesaxi_emrq_wr_en;\t// From esaxi of esaxi.v\n   wire\t\t\tesaxi_emrr_empty;\t// From erx of erx.v\n   wire [102:0]\t\tesaxi_emrr_rd_data;\t// From erx of erx.v\n   wire\t\t\tesaxi_emrr_rd_en;\t// From esaxi of esaxi.v\n   wire\t\t\tesaxi_emwr_full;\t// From etx of etx.v\n   wire\t\t\tesaxi_emwr_prog_full;\t// From etx of etx.v\n   wire [102:0]\t\tesaxi_emwr_wr_data;\t// From esaxi of esaxi.v\n   wire\t\t\tesaxi_emwr_wr_en;\t// From esaxi of esaxi.v\n   wire [15:0]\t\tmi_addr;\t\t// From esaxi_cfg of esaxi_cfg.v\n   wire\t\t\tmi_clk;\t\t\t// From esaxi_cfg of esaxi_cfg.v\n   wire [31:0]\t\tmi_din;\t\t\t// From esaxi_cfg of esaxi_cfg.v\n"], ["oh/elink/hdl/elink.v@286:296", "   wire [102:0]\t\tesaxi_emrr_rd_data;\t// From erx of erx.v\n   wire\t\t\tesaxi_emrr_rd_en;\t// From esaxi of esaxi.v\n   wire\t\t\tesaxi_emwr_full;\t// From etx of etx.v\n   wire\t\t\tesaxi_emwr_prog_full;\t// From etx of etx.v\n   wire [102:0]\t\tesaxi_emwr_wr_data;\t// From esaxi of esaxi.v\n   wire\t\t\tesaxi_emwr_wr_en;\t// From esaxi of esaxi.v\n   wire [15:0]\t\tmi_addr;\t\t// From esaxi_cfg of esaxi_cfg.v\n   wire\t\t\tmi_clk;\t\t\t// From esaxi_cfg of esaxi_cfg.v\n   wire [31:0]\t\tmi_din;\t\t\t// From esaxi_cfg of esaxi_cfg.v\n   wire\t\t\tmi_en;\t\t\t// From esaxi_cfg of esaxi_cfg.v\n   wire [3:0]\t\tmi_we;\t\t\t// From esaxi_cfg of esaxi_cfg.v\n"], ["oh/elink/hdl/elink.v@289:299", "   wire\t\t\tesaxi_emwr_prog_full;\t// From etx of etx.v\n   wire [102:0]\t\tesaxi_emwr_wr_data;\t// From esaxi of esaxi.v\n   wire\t\t\tesaxi_emwr_wr_en;\t// From esaxi of esaxi.v\n   wire [15:0]\t\tmi_addr;\t\t// From esaxi_cfg of esaxi_cfg.v\n   wire\t\t\tmi_clk;\t\t\t// From esaxi_cfg of esaxi_cfg.v\n   wire [31:0]\t\tmi_din;\t\t\t// From esaxi_cfg of esaxi_cfg.v\n   wire\t\t\tmi_en;\t\t\t// From esaxi_cfg of esaxi_cfg.v\n   wire [3:0]\t\tmi_we;\t\t\t// From esaxi_cfg of esaxi_cfg.v\n   wire\t\t\treset;\t\t\t// From ecfg of ecfg.v\n   wire\t\t\ttx_lclk;\t\t// From eclock of eclock.v\n   wire\t\t\ttx_lclk_out;\t\t// From eclock of eclock.v\n"]], "Diff Content": {"Delete": [[292, "   wire [15:0]\t\tmi_addr;\t\t// From esaxi_cfg of esaxi_cfg.v\n"]], "Add": []}}