- name: FPEXC
  long_name: "Floating-Point Exception Control register"
  purpose: |
       "
       Provides a global enable for the implemented Advanced SIMD and floating-
       point functionality, and reports floating-point status information.
       "
  size: 32
  arch: armv8-a
  execution_state: aarch32
  is_internal: True

  access_mechanisms:
      - name: vmsr
        is_write: True
        reg: 8
        operand_mnemonic: FPEXC

      - name: vmrs
        is_read: True
        reg: 8
        operand_mnemonic: FPEXC

  fieldsets:
      - name: fieldset_1
        size: 32

        fields:
          - name: IOF
            lsb: 0
            msb: 0

          - name: DZF
            lsb: 1
            msb: 1

          - name: OFF
            lsb: 2
            msb: 2

          - name: UFF
            lsb: 3
            msb: 3

          - name: IXF
            lsb: 4
            msb: 4

          - name: 0
            lsb: 5
            msb: 6
            reserved0: True

          - name: IDF
            lsb: 7
            msb: 7

          - name: VECITR
            lsb: 8
            msb: 10

          - name: 0
            lsb: 11
            msb: 25
            reserved0: True

          - name: TFV
            lsb: 26
            msb: 26

          - name: VV
            lsb: 27
            msb: 27

          - name: FP2V
            lsb: 28
            msb: 28

          - name: DEX
            lsb: 29
            msb: 29

          - name: EN
            lsb: 30
            msb: 30

          - name: EX
            lsb: 31
            msb: 31
