Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Tue Aug 29 14:23:11 2017
| Host         : ECE400-9SQXHH2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file nexys4DDR_timing_summary_routed.rpt -rpx nexys4DDR_timing_summary_routed.rpx
| Design       : nexys4DDR
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.441        0.000                      0                   21        0.291        0.000                      0                   21        4.500        0.000                       0                    62  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.441        0.000                      0                   21        0.291        0.000                      0                   21        4.500        0.000                       0                    62  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.441ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.291ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.441ns  (required time - arrival time)
  Source:                 U_DISPCTL/U_CLKENB/q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPCTL/U_CLKENB/q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.527ns  (logic 0.996ns (28.236%)  route 2.531ns (71.764%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.714     5.317    U_DISPCTL/U_CLKENB/CLK
    SLICE_X2Y81          FDRE                                         r  U_DISPCTL/U_CLKENB/q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.518     5.835 f  U_DISPCTL/U_CLKENB/q_reg[16]/Q
                         net (fo=2, routed)           1.116     6.951    U_DISPCTL/U_CLKENB/q_reg_n_0_[16]
    SLICE_X2Y79          LUT5 (Prop_lut5_I2_O)        0.150     7.101 r  U_DISPCTL/U_CLKENB/q[16]_i_3/O
                         net (fo=17, routed)          1.415     8.516    U_DISPCTL/U_CLKENB/q[16]_i_3_n_0
    SLICE_X1Y80          LUT5 (Prop_lut5_I1_O)        0.328     8.844 r  U_DISPCTL/U_CLKENB/q[6]_i_1/O
                         net (fo=1, routed)           0.000     8.844    U_DISPCTL/U_CLKENB/q[6]
    SLICE_X1Y80          FDRE                                         r  U_DISPCTL/U_CLKENB/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.594    15.017    U_DISPCTL/U_CLKENB/CLK
    SLICE_X1Y80          FDRE                                         r  U_DISPCTL/U_CLKENB/q_reg[6]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X1Y80          FDRE (Setup_fdre_C_D)        0.029    15.285    U_DISPCTL/U_CLKENB/q_reg[6]
  -------------------------------------------------------------------
                         required time                         15.285    
                         arrival time                          -8.844    
  -------------------------------------------------------------------
                         slack                                  6.441    

Slack (MET) :             6.467ns  (required time - arrival time)
  Source:                 U_DISPCTL/U_CLKENB/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPCTL/U_CLKENB/q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.557ns  (logic 1.945ns (54.686%)  route 1.612ns (45.314%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.712     5.315    U_DISPCTL/U_CLKENB/CLK
    SLICE_X2Y79          FDRE                                         r  U_DISPCTL/U_CLKENB/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y79          FDRE (Prop_fdre_C_Q)         0.518     5.833 r  U_DISPCTL/U_CLKENB/q_reg[0]/Q
                         net (fo=3, routed)           0.779     6.611    U_DISPCTL/U_CLKENB/q_reg_n_0_[0]
    SLICE_X3Y79          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.191 r  U_DISPCTL/U_CLKENB/q0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.191    U_DISPCTL/U_CLKENB/q0_carry_n_0
    SLICE_X3Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.305 r  U_DISPCTL/U_CLKENB/q0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.305    U_DISPCTL/U_CLKENB/q0_carry__0_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.419 r  U_DISPCTL/U_CLKENB/q0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.419    U_DISPCTL/U_CLKENB/q0_carry__1_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.732 r  U_DISPCTL/U_CLKENB/q0_carry__2/O[3]
                         net (fo=1, routed)           0.833     8.565    U_DISPCTL/U_CLKENB/q0_carry__2_n_4
    SLICE_X2Y81          LUT5 (Prop_lut5_I4_O)        0.306     8.871 r  U_DISPCTL/U_CLKENB/q[16]_i_1/O
                         net (fo=1, routed)           0.000     8.871    U_DISPCTL/U_CLKENB/q[16]
    SLICE_X2Y81          FDRE                                         r  U_DISPCTL/U_CLKENB/q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.595    15.018    U_DISPCTL/U_CLKENB/CLK
    SLICE_X2Y81          FDRE                                         r  U_DISPCTL/U_CLKENB/q_reg[16]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X2Y81          FDRE (Setup_fdre_C_D)        0.081    15.338    U_DISPCTL/U_CLKENB/q_reg[16]
  -------------------------------------------------------------------
                         required time                         15.338    
                         arrival time                          -8.871    
  -------------------------------------------------------------------
                         slack                                  6.467    

Slack (MET) :             6.501ns  (required time - arrival time)
  Source:                 U_DISPCTL/U_CLKENB/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPCTL/U_CLKENB/q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.455ns  (logic 1.847ns (53.461%)  route 1.608ns (46.539%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.712     5.315    U_DISPCTL/U_CLKENB/CLK
    SLICE_X2Y79          FDRE                                         r  U_DISPCTL/U_CLKENB/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y79          FDRE (Prop_fdre_C_Q)         0.518     5.833 r  U_DISPCTL/U_CLKENB/q_reg[0]/Q
                         net (fo=3, routed)           0.779     6.611    U_DISPCTL/U_CLKENB/q_reg_n_0_[0]
    SLICE_X3Y79          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.191 r  U_DISPCTL/U_CLKENB/q0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.191    U_DISPCTL/U_CLKENB/q0_carry_n_0
    SLICE_X3Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.305 r  U_DISPCTL/U_CLKENB/q0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.305    U_DISPCTL/U_CLKENB/q0_carry__0_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.419 r  U_DISPCTL/U_CLKENB/q0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.419    U_DISPCTL/U_CLKENB/q0_carry__1_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.641 r  U_DISPCTL/U_CLKENB/q0_carry__2/O[0]
                         net (fo=1, routed)           0.829     8.471    U_DISPCTL/U_CLKENB/q0_carry__2_n_7
    SLICE_X4Y81          LUT5 (Prop_lut5_I4_O)        0.299     8.770 r  U_DISPCTL/U_CLKENB/q[13]_i_1/O
                         net (fo=1, routed)           0.000     8.770    U_DISPCTL/U_CLKENB/q[13]
    SLICE_X4Y81          FDRE                                         r  U_DISPCTL/U_CLKENB/q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.593    15.016    U_DISPCTL/U_CLKENB/CLK
    SLICE_X4Y81          FDRE                                         r  U_DISPCTL/U_CLKENB/q_reg[13]/C
                         clock pessimism              0.259    15.275    
                         clock uncertainty           -0.035    15.239    
    SLICE_X4Y81          FDRE (Setup_fdre_C_D)        0.031    15.270    U_DISPCTL/U_CLKENB/q_reg[13]
  -------------------------------------------------------------------
                         required time                         15.270    
                         arrival time                          -8.770    
  -------------------------------------------------------------------
                         slack                                  6.501    

Slack (MET) :             6.504ns  (required time - arrival time)
  Source:                 U_DISPCTL/U_CLKENB/q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPCTL/U_CLKENB/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.446ns  (logic 0.996ns (28.902%)  route 2.450ns (71.098%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.714     5.317    U_DISPCTL/U_CLKENB/CLK
    SLICE_X2Y81          FDRE                                         r  U_DISPCTL/U_CLKENB/q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.518     5.835 f  U_DISPCTL/U_CLKENB/q_reg[16]/Q
                         net (fo=2, routed)           1.116     6.951    U_DISPCTL/U_CLKENB/q_reg_n_0_[16]
    SLICE_X2Y79          LUT5 (Prop_lut5_I2_O)        0.150     7.101 r  U_DISPCTL/U_CLKENB/q[16]_i_3/O
                         net (fo=17, routed)          1.334     8.435    U_DISPCTL/U_CLKENB/q[16]_i_3_n_0
    SLICE_X4Y79          LUT5 (Prop_lut5_I1_O)        0.328     8.763 r  U_DISPCTL/U_CLKENB/q[1]_i_1/O
                         net (fo=1, routed)           0.000     8.763    U_DISPCTL/U_CLKENB/q[1]
    SLICE_X4Y79          FDRE                                         r  U_DISPCTL/U_CLKENB/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.592    15.015    U_DISPCTL/U_CLKENB/CLK
    SLICE_X4Y79          FDRE                                         r  U_DISPCTL/U_CLKENB/q_reg[1]/C
                         clock pessimism              0.259    15.274    
                         clock uncertainty           -0.035    15.238    
    SLICE_X4Y79          FDRE (Setup_fdre_C_D)        0.029    15.267    U_DISPCTL/U_CLKENB/q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.267    
                         arrival time                          -8.763    
  -------------------------------------------------------------------
                         slack                                  6.504    

Slack (MET) :             6.553ns  (required time - arrival time)
  Source:                 U_DISPCTL/U_CLKENB/q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPCTL/U_CLKENB/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.467ns  (logic 0.996ns (28.726%)  route 2.471ns (71.274%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.714     5.317    U_DISPCTL/U_CLKENB/CLK
    SLICE_X2Y81          FDRE                                         r  U_DISPCTL/U_CLKENB/q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.518     5.835 f  U_DISPCTL/U_CLKENB/q_reg[16]/Q
                         net (fo=2, routed)           1.116     6.951    U_DISPCTL/U_CLKENB/q_reg_n_0_[16]
    SLICE_X2Y79          LUT5 (Prop_lut5_I2_O)        0.150     7.101 r  U_DISPCTL/U_CLKENB/q[16]_i_3/O
                         net (fo=17, routed)          1.355     8.456    U_DISPCTL/U_CLKENB/q[16]_i_3_n_0
    SLICE_X2Y79          LUT5 (Prop_lut5_I1_O)        0.328     8.784 r  U_DISPCTL/U_CLKENB/q[2]_i_1/O
                         net (fo=1, routed)           0.000     8.784    U_DISPCTL/U_CLKENB/q[2]
    SLICE_X2Y79          FDRE                                         r  U_DISPCTL/U_CLKENB/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.594    15.017    U_DISPCTL/U_CLKENB/CLK
    SLICE_X2Y79          FDRE                                         r  U_DISPCTL/U_CLKENB/q_reg[2]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X2Y79          FDRE (Setup_fdre_C_D)        0.081    15.337    U_DISPCTL/U_CLKENB/q_reg[2]
  -------------------------------------------------------------------
                         required time                         15.337    
                         arrival time                          -8.784    
  -------------------------------------------------------------------
                         slack                                  6.553    

Slack (MET) :             6.596ns  (required time - arrival time)
  Source:                 U_DISPCTL/U_CLKENB/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPCTL/U_CLKENB/q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.422ns  (logic 1.992ns (58.214%)  route 1.430ns (41.786%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.712     5.315    U_DISPCTL/U_CLKENB/CLK
    SLICE_X2Y79          FDRE                                         r  U_DISPCTL/U_CLKENB/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y79          FDRE (Prop_fdre_C_Q)         0.518     5.833 r  U_DISPCTL/U_CLKENB/q_reg[0]/Q
                         net (fo=3, routed)           0.779     6.611    U_DISPCTL/U_CLKENB/q_reg_n_0_[0]
    SLICE_X3Y79          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.191 r  U_DISPCTL/U_CLKENB/q0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.191    U_DISPCTL/U_CLKENB/q0_carry_n_0
    SLICE_X3Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.305 r  U_DISPCTL/U_CLKENB/q0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.305    U_DISPCTL/U_CLKENB/q0_carry__0_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.419 r  U_DISPCTL/U_CLKENB/q0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.419    U_DISPCTL/U_CLKENB/q0_carry__1_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.753 r  U_DISPCTL/U_CLKENB/q0_carry__2/O[1]
                         net (fo=1, routed)           0.651     8.405    U_DISPCTL/U_CLKENB/q0_carry__2_n_6
    SLICE_X1Y81          LUT5 (Prop_lut5_I4_O)        0.332     8.737 r  U_DISPCTL/U_CLKENB/q[14]_i_1/O
                         net (fo=1, routed)           0.000     8.737    U_DISPCTL/U_CLKENB/q[14]
    SLICE_X1Y81          FDRE                                         r  U_DISPCTL/U_CLKENB/q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.595    15.018    U_DISPCTL/U_CLKENB/CLK
    SLICE_X1Y81          FDRE                                         r  U_DISPCTL/U_CLKENB/q_reg[14]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X1Y81          FDRE (Setup_fdre_C_D)        0.075    15.332    U_DISPCTL/U_CLKENB/q_reg[14]
  -------------------------------------------------------------------
                         required time                         15.332    
                         arrival time                          -8.737    
  -------------------------------------------------------------------
                         slack                                  6.596    

Slack (MET) :             6.663ns  (required time - arrival time)
  Source:                 U_DISPCTL/U_CLKENB/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPCTL/U_CLKENB/q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.358ns  (logic 1.717ns (51.130%)  route 1.641ns (48.870%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.712     5.315    U_DISPCTL/U_CLKENB/CLK
    SLICE_X2Y79          FDRE                                         r  U_DISPCTL/U_CLKENB/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y79          FDRE (Prop_fdre_C_Q)         0.518     5.833 r  U_DISPCTL/U_CLKENB/q_reg[0]/Q
                         net (fo=3, routed)           0.779     6.611    U_DISPCTL/U_CLKENB/q_reg_n_0_[0]
    SLICE_X3Y79          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.191 r  U_DISPCTL/U_CLKENB/q0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.191    U_DISPCTL/U_CLKENB/q0_carry_n_0
    SLICE_X3Y80          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.504 r  U_DISPCTL/U_CLKENB/q0_carry__0/O[3]
                         net (fo=1, routed)           0.862     8.367    U_DISPCTL/U_CLKENB/q0_carry__0_n_4
    SLICE_X2Y80          LUT5 (Prop_lut5_I4_O)        0.306     8.673 r  U_DISPCTL/U_CLKENB/q[8]_i_1/O
                         net (fo=1, routed)           0.000     8.673    U_DISPCTL/U_CLKENB/q[8]
    SLICE_X2Y80          FDRE                                         r  U_DISPCTL/U_CLKENB/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.594    15.017    U_DISPCTL/U_CLKENB/CLK
    SLICE_X2Y80          FDRE                                         r  U_DISPCTL/U_CLKENB/q_reg[8]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X2Y80          FDRE (Setup_fdre_C_D)        0.079    15.335    U_DISPCTL/U_CLKENB/q_reg[8]
  -------------------------------------------------------------------
                         required time                         15.335    
                         arrival time                          -8.673    
  -------------------------------------------------------------------
                         slack                                  6.663    

Slack (MET) :             6.673ns  (required time - arrival time)
  Source:                 U_DISPCTL/U_CLKENB/q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPCTL/U_CLKENB/q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.300ns  (logic 0.996ns (30.184%)  route 2.304ns (69.816%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.714     5.317    U_DISPCTL/U_CLKENB/CLK
    SLICE_X2Y81          FDRE                                         r  U_DISPCTL/U_CLKENB/q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.518     5.835 f  U_DISPCTL/U_CLKENB/q_reg[16]/Q
                         net (fo=2, routed)           1.116     6.951    U_DISPCTL/U_CLKENB/q_reg_n_0_[16]
    SLICE_X2Y79          LUT5 (Prop_lut5_I2_O)        0.150     7.101 r  U_DISPCTL/U_CLKENB/q[16]_i_3/O
                         net (fo=17, routed)          1.187     8.288    U_DISPCTL/U_CLKENB/q[16]_i_3_n_0
    SLICE_X1Y81          LUT5 (Prop_lut5_I1_O)        0.328     8.616 r  U_DISPCTL/U_CLKENB/q[10]_i_1/O
                         net (fo=1, routed)           0.000     8.616    U_DISPCTL/U_CLKENB/q[10]
    SLICE_X1Y81          FDRE                                         r  U_DISPCTL/U_CLKENB/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.595    15.018    U_DISPCTL/U_CLKENB/CLK
    SLICE_X1Y81          FDRE                                         r  U_DISPCTL/U_CLKENB/q_reg[10]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X1Y81          FDRE (Setup_fdre_C_D)        0.032    15.289    U_DISPCTL/U_CLKENB/q_reg[10]
  -------------------------------------------------------------------
                         required time                         15.289    
                         arrival time                          -8.616    
  -------------------------------------------------------------------
                         slack                                  6.673    

Slack (MET) :             6.698ns  (required time - arrival time)
  Source:                 U_DISPCTL/U_CLKENB/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPCTL/U_CLKENB/q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.257ns  (logic 1.831ns (56.214%)  route 1.426ns (43.786%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.712     5.315    U_DISPCTL/U_CLKENB/CLK
    SLICE_X2Y79          FDRE                                         r  U_DISPCTL/U_CLKENB/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y79          FDRE (Prop_fdre_C_Q)         0.518     5.833 r  U_DISPCTL/U_CLKENB/q_reg[0]/Q
                         net (fo=3, routed)           0.779     6.611    U_DISPCTL/U_CLKENB/q_reg_n_0_[0]
    SLICE_X3Y79          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.191 r  U_DISPCTL/U_CLKENB/q0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.191    U_DISPCTL/U_CLKENB/q0_carry_n_0
    SLICE_X3Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.305 r  U_DISPCTL/U_CLKENB/q0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.305    U_DISPCTL/U_CLKENB/q0_carry__0_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.618 r  U_DISPCTL/U_CLKENB/q0_carry__1/O[3]
                         net (fo=1, routed)           0.647     8.266    U_DISPCTL/U_CLKENB/q0_carry__1_n_4
    SLICE_X4Y81          LUT5 (Prop_lut5_I4_O)        0.306     8.572 r  U_DISPCTL/U_CLKENB/q[12]_i_1/O
                         net (fo=1, routed)           0.000     8.572    U_DISPCTL/U_CLKENB/q[12]
    SLICE_X4Y81          FDRE                                         r  U_DISPCTL/U_CLKENB/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.593    15.016    U_DISPCTL/U_CLKENB/CLK
    SLICE_X4Y81          FDRE                                         r  U_DISPCTL/U_CLKENB/q_reg[12]/C
                         clock pessimism              0.259    15.275    
                         clock uncertainty           -0.035    15.239    
    SLICE_X4Y81          FDRE (Setup_fdre_C_D)        0.031    15.270    U_DISPCTL/U_CLKENB/q_reg[12]
  -------------------------------------------------------------------
                         required time                         15.270    
                         arrival time                          -8.572    
  -------------------------------------------------------------------
                         slack                                  6.698    

Slack (MET) :             6.796ns  (required time - arrival time)
  Source:                 U_DISPCTL/U_CLKENB/q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPCTL/U_CLKENB/q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.155ns  (logic 0.996ns (31.565%)  route 2.159ns (68.435%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.714     5.317    U_DISPCTL/U_CLKENB/CLK
    SLICE_X2Y81          FDRE                                         r  U_DISPCTL/U_CLKENB/q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.518     5.835 f  U_DISPCTL/U_CLKENB/q_reg[16]/Q
                         net (fo=2, routed)           1.116     6.951    U_DISPCTL/U_CLKENB/q_reg_n_0_[16]
    SLICE_X2Y79          LUT5 (Prop_lut5_I2_O)        0.150     7.101 r  U_DISPCTL/U_CLKENB/q[16]_i_3/O
                         net (fo=17, routed)          1.043     8.144    U_DISPCTL/U_CLKENB/q[16]_i_3_n_0
    SLICE_X4Y81          LUT5 (Prop_lut5_I1_O)        0.328     8.472 r  U_DISPCTL/U_CLKENB/q[11]_i_1/O
                         net (fo=1, routed)           0.000     8.472    U_DISPCTL/U_CLKENB/q[11]
    SLICE_X4Y81          FDRE                                         r  U_DISPCTL/U_CLKENB/q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.593    15.016    U_DISPCTL/U_CLKENB/CLK
    SLICE_X4Y81          FDRE                                         r  U_DISPCTL/U_CLKENB/q_reg[11]/C
                         clock pessimism              0.259    15.275    
                         clock uncertainty           -0.035    15.239    
    SLICE_X4Y81          FDRE (Setup_fdre_C_D)        0.029    15.268    U_DISPCTL/U_CLKENB/q_reg[11]
  -------------------------------------------------------------------
                         required time                         15.268    
                         arrival time                          -8.472    
  -------------------------------------------------------------------
                         slack                                  6.796    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 U_DISPCTL/THR_B_COUNTER/Q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPCTL/THR_B_COUNTER/Q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.183ns (46.005%)  route 0.215ns (53.995%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.597     1.516    U_DISPCTL/THR_B_COUNTER/CLK
    SLICE_X1Y81          FDRE                                         r  U_DISPCTL/THR_B_COUNTER/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  U_DISPCTL/THR_B_COUNTER/Q_reg[1]/Q
                         net (fo=20, routed)          0.215     1.872    U_DISPCTL/THR_B_COUNTER/Q[1]
    SLICE_X1Y81          LUT4 (Prop_lut4_I0_O)        0.042     1.914 r  U_DISPCTL/THR_B_COUNTER/Q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.914    U_DISPCTL/THR_B_COUNTER/Q[2]_i_1_n_0
    SLICE_X1Y81          FDRE                                         r  U_DISPCTL/THR_B_COUNTER/Q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.868     2.033    U_DISPCTL/THR_B_COUNTER/CLK
    SLICE_X1Y81          FDRE                                         r  U_DISPCTL/THR_B_COUNTER/Q_reg[2]/C
                         clock pessimism             -0.516     1.516    
    SLICE_X1Y81          FDRE (Hold_fdre_C_D)         0.107     1.623    U_DISPCTL/THR_B_COUNTER/Q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 U_DISPCTL/THR_B_COUNTER/Q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPCTL/THR_B_COUNTER/Q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.186ns (46.410%)  route 0.215ns (53.590%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.597     1.516    U_DISPCTL/THR_B_COUNTER/CLK
    SLICE_X1Y81          FDRE                                         r  U_DISPCTL/THR_B_COUNTER/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  U_DISPCTL/THR_B_COUNTER/Q_reg[1]/Q
                         net (fo=20, routed)          0.215     1.872    U_DISPCTL/THR_B_COUNTER/Q[1]
    SLICE_X1Y81          LUT3 (Prop_lut3_I2_O)        0.045     1.917 r  U_DISPCTL/THR_B_COUNTER/Q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.917    U_DISPCTL/THR_B_COUNTER/Q[1]_i_1_n_0
    SLICE_X1Y81          FDRE                                         r  U_DISPCTL/THR_B_COUNTER/Q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.868     2.033    U_DISPCTL/THR_B_COUNTER/CLK
    SLICE_X1Y81          FDRE                                         r  U_DISPCTL/THR_B_COUNTER/Q_reg[1]/C
                         clock pessimism             -0.516     1.516    
    SLICE_X1Y81          FDRE (Hold_fdre_C_D)         0.091     1.607    U_DISPCTL/THR_B_COUNTER/Q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 U_DISPCTL/THR_B_COUNTER/Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPCTL/THR_B_COUNTER/Q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.186ns (40.195%)  route 0.277ns (59.805%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.597     1.516    U_DISPCTL/THR_B_COUNTER/CLK
    SLICE_X1Y81          FDRE                                         r  U_DISPCTL/THR_B_COUNTER/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  U_DISPCTL/THR_B_COUNTER/Q_reg[0]/Q
                         net (fo=21, routed)          0.277     1.934    U_DISPCTL/THR_B_COUNTER/Q[0]
    SLICE_X1Y81          LUT2 (Prop_lut2_I1_O)        0.045     1.979 r  U_DISPCTL/THR_B_COUNTER/Q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.979    U_DISPCTL/THR_B_COUNTER/Q[0]_i_1_n_0
    SLICE_X1Y81          FDRE                                         r  U_DISPCTL/THR_B_COUNTER/Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.868     2.033    U_DISPCTL/THR_B_COUNTER/CLK
    SLICE_X1Y81          FDRE                                         r  U_DISPCTL/THR_B_COUNTER/Q_reg[0]/C
                         clock pessimism             -0.516     1.516    
    SLICE_X1Y81          FDRE (Hold_fdre_C_D)         0.092     1.608    U_DISPCTL/THR_B_COUNTER/Q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 U_DISPCTL/U_CLKENB/q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPCTL/U_CLKENB/q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.254ns (49.957%)  route 0.254ns (50.043%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.596     1.515    U_DISPCTL/U_CLKENB/CLK
    SLICE_X2Y80          FDRE                                         r  U_DISPCTL/U_CLKENB/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.164     1.679 f  U_DISPCTL/U_CLKENB/q_reg[7]/Q
                         net (fo=2, routed)           0.119     1.799    U_DISPCTL/U_CLKENB/q_reg_n_0_[7]
    SLICE_X2Y81          LUT4 (Prop_lut4_I0_O)        0.045     1.844 r  U_DISPCTL/U_CLKENB/q[16]_i_5/O
                         net (fo=17, routed)          0.135     1.979    U_DISPCTL/U_CLKENB/q[16]_i_5_n_0
    SLICE_X2Y81          LUT5 (Prop_lut5_I3_O)        0.045     2.024 r  U_DISPCTL/U_CLKENB/q[9]_i_1/O
                         net (fo=1, routed)           0.000     2.024    U_DISPCTL/U_CLKENB/q[9]
    SLICE_X2Y81          FDRE                                         r  U_DISPCTL/U_CLKENB/q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.868     2.033    U_DISPCTL/U_CLKENB/CLK
    SLICE_X2Y81          FDRE                                         r  U_DISPCTL/U_CLKENB/q_reg[9]/C
                         clock pessimism             -0.502     1.530    
    SLICE_X2Y81          FDRE (Hold_fdre_C_D)         0.121     1.651    U_DISPCTL/U_CLKENB/q_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 U_DISPCTL/U_CLKENB/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPCTL/U_CLKENB/q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.254ns (46.711%)  route 0.290ns (53.289%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.596     1.515    U_DISPCTL/U_CLKENB/CLK
    SLICE_X2Y80          FDRE                                         r  U_DISPCTL/U_CLKENB/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.164     1.679 r  U_DISPCTL/U_CLKENB/q_reg[5]/Q
                         net (fo=2, routed)           0.125     1.804    U_DISPCTL/U_CLKENB/q_reg_n_0_[5]
    SLICE_X2Y80          LUT4 (Prop_lut4_I3_O)        0.045     1.849 r  U_DISPCTL/U_CLKENB/q[16]_i_2/O
                         net (fo=17, routed)          0.165     2.014    U_DISPCTL/U_CLKENB/q[16]_i_2_n_0
    SLICE_X1Y80          LUT5 (Prop_lut5_I0_O)        0.045     2.059 r  U_DISPCTL/U_CLKENB/q[6]_i_1/O
                         net (fo=1, routed)           0.000     2.059    U_DISPCTL/U_CLKENB/q[6]
    SLICE_X1Y80          FDRE                                         r  U_DISPCTL/U_CLKENB/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.867     2.032    U_DISPCTL/U_CLKENB/CLK
    SLICE_X1Y80          FDRE                                         r  U_DISPCTL/U_CLKENB/q_reg[6]/C
                         clock pessimism             -0.502     1.529    
    SLICE_X1Y80          FDRE (Hold_fdre_C_D)         0.091     1.620    U_DISPCTL/U_CLKENB/q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           2.059    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.464ns  (arrival time - required time)
  Source:                 U_DISPCTL/U_CLKENB/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPCTL/U_CLKENB/q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.254ns (43.395%)  route 0.331ns (56.605%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.596     1.515    U_DISPCTL/U_CLKENB/CLK
    SLICE_X2Y80          FDRE                                         r  U_DISPCTL/U_CLKENB/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.164     1.679 r  U_DISPCTL/U_CLKENB/q_reg[5]/Q
                         net (fo=2, routed)           0.125     1.804    U_DISPCTL/U_CLKENB/q_reg_n_0_[5]
    SLICE_X2Y80          LUT4 (Prop_lut4_I3_O)        0.045     1.849 r  U_DISPCTL/U_CLKENB/q[16]_i_2/O
                         net (fo=17, routed)          0.207     2.056    U_DISPCTL/U_CLKENB/q[16]_i_2_n_0
    SLICE_X2Y80          LUT5 (Prop_lut5_I0_O)        0.045     2.101 r  U_DISPCTL/U_CLKENB/q[8]_i_1/O
                         net (fo=1, routed)           0.000     2.101    U_DISPCTL/U_CLKENB/q[8]
    SLICE_X2Y80          FDRE                                         r  U_DISPCTL/U_CLKENB/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.867     2.032    U_DISPCTL/U_CLKENB/CLK
    SLICE_X2Y80          FDRE                                         r  U_DISPCTL/U_CLKENB/q_reg[8]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X2Y80          FDRE (Hold_fdre_C_D)         0.121     1.636    U_DISPCTL/U_CLKENB/q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 U_DISPCTL/U_CLKENB/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPCTL/U_CLKENB/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.254ns (42.335%)  route 0.346ns (57.665%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.596     1.515    U_DISPCTL/U_CLKENB/CLK
    SLICE_X2Y80          FDRE                                         r  U_DISPCTL/U_CLKENB/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.164     1.679 r  U_DISPCTL/U_CLKENB/q_reg[5]/Q
                         net (fo=2, routed)           0.125     1.804    U_DISPCTL/U_CLKENB/q_reg_n_0_[5]
    SLICE_X2Y80          LUT4 (Prop_lut4_I3_O)        0.045     1.849 r  U_DISPCTL/U_CLKENB/q[16]_i_2/O
                         net (fo=17, routed)          0.221     2.070    U_DISPCTL/U_CLKENB/q[16]_i_2_n_0
    SLICE_X2Y79          LUT5 (Prop_lut5_I0_O)        0.045     2.115 r  U_DISPCTL/U_CLKENB/q[3]_i_1/O
                         net (fo=1, routed)           0.000     2.115    U_DISPCTL/U_CLKENB/q[3]
    SLICE_X2Y79          FDRE                                         r  U_DISPCTL/U_CLKENB/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.866     2.031    U_DISPCTL/U_CLKENB/CLK
    SLICE_X2Y79          FDRE                                         r  U_DISPCTL/U_CLKENB/q_reg[3]/C
                         clock pessimism             -0.502     1.528    
    SLICE_X2Y79          FDRE (Hold_fdre_C_D)         0.121     1.649    U_DISPCTL/U_CLKENB/q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           2.115    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.489ns  (arrival time - required time)
  Source:                 U_DISPCTL/U_CLKENB/q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPCTL/U_CLKENB/q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.383ns (62.741%)  route 0.227ns (37.259%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.596     1.515    U_DISPCTL/U_CLKENB/CLK
    SLICE_X2Y80          FDRE                                         r  U_DISPCTL/U_CLKENB/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.164     1.679 r  U_DISPCTL/U_CLKENB/q_reg[7]/Q
                         net (fo=2, routed)           0.061     1.741    U_DISPCTL/U_CLKENB/q_reg_n_0_[7]
    SLICE_X3Y80          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.852 r  U_DISPCTL/U_CLKENB/q0_carry__0/O[2]
                         net (fo=1, routed)           0.166     2.018    U_DISPCTL/U_CLKENB/q0_carry__0_n_5
    SLICE_X2Y80          LUT5 (Prop_lut5_I4_O)        0.108     2.126 r  U_DISPCTL/U_CLKENB/q[7]_i_1/O
                         net (fo=1, routed)           0.000     2.126    U_DISPCTL/U_CLKENB/q[7]
    SLICE_X2Y80          FDRE                                         r  U_DISPCTL/U_CLKENB/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.867     2.032    U_DISPCTL/U_CLKENB/CLK
    SLICE_X2Y80          FDRE                                         r  U_DISPCTL/U_CLKENB/q_reg[7]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X2Y80          FDRE (Hold_fdre_C_D)         0.121     1.636    U_DISPCTL/U_CLKENB/q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           2.126    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.495ns  (arrival time - required time)
  Source:                 U_DISPCTL/U_CLKENB/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPCTL/U_CLKENB/q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.231ns (39.363%)  route 0.356ns (60.637%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.596     1.515    U_DISPCTL/U_CLKENB/CLK
    SLICE_X4Y81          FDRE                                         r  U_DISPCTL/U_CLKENB/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y81          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  U_DISPCTL/U_CLKENB/q_reg[12]/Q
                         net (fo=2, routed)           0.211     1.868    U_DISPCTL/U_CLKENB/q_reg_n_0_[12]
    SLICE_X4Y81          LUT4 (Prop_lut4_I0_O)        0.045     1.913 r  U_DISPCTL/U_CLKENB/q[16]_i_4/O
                         net (fo=17, routed)          0.144     2.057    U_DISPCTL/U_CLKENB/q[16]_i_4_n_0
    SLICE_X4Y81          LUT5 (Prop_lut5_I2_O)        0.045     2.102 r  U_DISPCTL/U_CLKENB/q[13]_i_1/O
                         net (fo=1, routed)           0.000     2.102    U_DISPCTL/U_CLKENB/q[13]
    SLICE_X4Y81          FDRE                                         r  U_DISPCTL/U_CLKENB/q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.865     2.030    U_DISPCTL/U_CLKENB/CLK
    SLICE_X4Y81          FDRE                                         r  U_DISPCTL/U_CLKENB/q_reg[13]/C
                         clock pessimism             -0.514     1.515    
    SLICE_X4Y81          FDRE (Hold_fdre_C_D)         0.092     1.607    U_DISPCTL/U_CLKENB/q_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           2.102    
  -------------------------------------------------------------------
                         slack                                  0.495    

Slack (MET) :             0.497ns  (arrival time - required time)
  Source:                 U_DISPCTL/U_CLKENB/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPCTL/U_CLKENB/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.209ns (33.890%)  route 0.408ns (66.110%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.595     1.514    U_DISPCTL/U_CLKENB/CLK
    SLICE_X2Y79          FDRE                                         r  U_DISPCTL/U_CLKENB/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y79          FDRE (Prop_fdre_C_Q)         0.164     1.678 f  U_DISPCTL/U_CLKENB/q_reg[0]/Q
                         net (fo=3, routed)           0.408     2.086    U_DISPCTL/U_CLKENB/q_reg_n_0_[0]
    SLICE_X2Y79          LUT1 (Prop_lut1_I0_O)        0.045     2.131 r  U_DISPCTL/U_CLKENB/q[0]_i_1/O
                         net (fo=1, routed)           0.000     2.131    U_DISPCTL/U_CLKENB/q[0]
    SLICE_X2Y79          FDRE                                         r  U_DISPCTL/U_CLKENB/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.866     2.031    U_DISPCTL/U_CLKENB/CLK
    SLICE_X2Y79          FDRE                                         r  U_DISPCTL/U_CLKENB/q_reg[0]/C
                         clock pessimism             -0.516     1.514    
    SLICE_X2Y79          FDRE (Hold_fdre_C_D)         0.120     1.634    U_DISPCTL/U_CLKENB/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           2.131    
  -------------------------------------------------------------------
                         slack                                  0.497    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y83     U_D0/q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y83     U_D0/q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y83     U_D0/q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y83     U_D0/q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y83     U_D0/q_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y83     U_D1/q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y83     U_D1/q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y83     U_D1/q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y81     U_D1/q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y80     U_D3/q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y82     U_D3/q_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y82     U_D7/q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y82     U_D7/q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y82     U_D7/q_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y80     U_DISPCTL/U_CLKENB/q_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y80     U_DISPCTL/U_CLKENB/q_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y80     U_DISPCTL/U_CLKENB/q_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y80     U_DISPCTL/U_CLKENB/q_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y81     U_D1/q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y83     U_D0/q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y83     U_D0/q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y83     U_D0/q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y83     U_D0/q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y83     U_D0/q_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     U_D1/q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     U_D1/q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     U_D1/q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     U_D1/q_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y83     U_D2/q_reg[1]/C



