{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1413847284303 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1413847284303 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 20 16:21:24 2014 " "Processing started: Mon Oct 20 16:21:24 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1413847284303 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1413847284303 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off register -c register " "Command: quartus_map --read_settings_files=on --write_settings_files=off register -c register" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1413847284303 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1413847284615 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "register.v " "Can't analyze file -- file register.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1413847284677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.sv 1 1 " "Found 1 design units, including 1 entities, in source file register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.sv" "" { Text "C:/altera/14.0/PROJECT1b/register.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413847284677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413847284677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_register.sv 1 1 " "Found 1 design units, including 1 entities, in source file test_register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test_register " "Found entity 1: test_register" {  } { { "test_register.sv" "" { Text "C:/altera/14.0/PROJECT1b/test_register.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413847284693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413847284693 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "register " "Elaborating entity \"register\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1413847284709 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "rf " "RAM logic \"rf\" is uninferred due to inappropriate RAM size" {  } { { "register.sv" "rf" { Text "C:/altera/14.0/PROJECT1b/register.sv" 15 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1413847285067 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1413847285067 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1413847285644 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1413847286954 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413847286954 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "39 " "Design contains 39 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wa_i\[3\] " "No output dependent on input pin \"wa_i\[3\]\"" {  } { { "register.sv" "" { Text "C:/altera/14.0/PROJECT1b/register.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413847287032 "|register|wa_i[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wa_i\[4\] " "No output dependent on input pin \"wa_i\[4\]\"" {  } { { "register.sv" "" { Text "C:/altera/14.0/PROJECT1b/register.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413847287032 "|register|wa_i[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wa_i\[5\] " "No output dependent on input pin \"wa_i\[5\]\"" {  } { { "register.sv" "" { Text "C:/altera/14.0/PROJECT1b/register.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413847287032 "|register|wa_i[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wa_i\[6\] " "No output dependent on input pin \"wa_i\[6\]\"" {  } { { "register.sv" "" { Text "C:/altera/14.0/PROJECT1b/register.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413847287032 "|register|wa_i[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wa_i\[7\] " "No output dependent on input pin \"wa_i\[7\]\"" {  } { { "register.sv" "" { Text "C:/altera/14.0/PROJECT1b/register.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413847287032 "|register|wa_i[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wa_i\[8\] " "No output dependent on input pin \"wa_i\[8\]\"" {  } { { "register.sv" "" { Text "C:/altera/14.0/PROJECT1b/register.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413847287032 "|register|wa_i[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wa_i\[9\] " "No output dependent on input pin \"wa_i\[9\]\"" {  } { { "register.sv" "" { Text "C:/altera/14.0/PROJECT1b/register.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413847287032 "|register|wa_i[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wa_i\[10\] " "No output dependent on input pin \"wa_i\[10\]\"" {  } { { "register.sv" "" { Text "C:/altera/14.0/PROJECT1b/register.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413847287032 "|register|wa_i[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wa_i\[11\] " "No output dependent on input pin \"wa_i\[11\]\"" {  } { { "register.sv" "" { Text "C:/altera/14.0/PROJECT1b/register.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413847287032 "|register|wa_i[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wa_i\[12\] " "No output dependent on input pin \"wa_i\[12\]\"" {  } { { "register.sv" "" { Text "C:/altera/14.0/PROJECT1b/register.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413847287032 "|register|wa_i[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wa_i\[13\] " "No output dependent on input pin \"wa_i\[13\]\"" {  } { { "register.sv" "" { Text "C:/altera/14.0/PROJECT1b/register.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413847287032 "|register|wa_i[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wa_i\[14\] " "No output dependent on input pin \"wa_i\[14\]\"" {  } { { "register.sv" "" { Text "C:/altera/14.0/PROJECT1b/register.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413847287032 "|register|wa_i[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wa_i\[15\] " "No output dependent on input pin \"wa_i\[15\]\"" {  } { { "register.sv" "" { Text "C:/altera/14.0/PROJECT1b/register.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413847287032 "|register|wa_i[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ra0_i\[3\] " "No output dependent on input pin \"ra0_i\[3\]\"" {  } { { "register.sv" "" { Text "C:/altera/14.0/PROJECT1b/register.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413847287032 "|register|ra0_i[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ra0_i\[4\] " "No output dependent on input pin \"ra0_i\[4\]\"" {  } { { "register.sv" "" { Text "C:/altera/14.0/PROJECT1b/register.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413847287032 "|register|ra0_i[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ra0_i\[5\] " "No output dependent on input pin \"ra0_i\[5\]\"" {  } { { "register.sv" "" { Text "C:/altera/14.0/PROJECT1b/register.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413847287032 "|register|ra0_i[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ra0_i\[6\] " "No output dependent on input pin \"ra0_i\[6\]\"" {  } { { "register.sv" "" { Text "C:/altera/14.0/PROJECT1b/register.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413847287032 "|register|ra0_i[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ra0_i\[7\] " "No output dependent on input pin \"ra0_i\[7\]\"" {  } { { "register.sv" "" { Text "C:/altera/14.0/PROJECT1b/register.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413847287032 "|register|ra0_i[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ra0_i\[8\] " "No output dependent on input pin \"ra0_i\[8\]\"" {  } { { "register.sv" "" { Text "C:/altera/14.0/PROJECT1b/register.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413847287032 "|register|ra0_i[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ra0_i\[9\] " "No output dependent on input pin \"ra0_i\[9\]\"" {  } { { "register.sv" "" { Text "C:/altera/14.0/PROJECT1b/register.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413847287032 "|register|ra0_i[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ra0_i\[10\] " "No output dependent on input pin \"ra0_i\[10\]\"" {  } { { "register.sv" "" { Text "C:/altera/14.0/PROJECT1b/register.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413847287032 "|register|ra0_i[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ra0_i\[11\] " "No output dependent on input pin \"ra0_i\[11\]\"" {  } { { "register.sv" "" { Text "C:/altera/14.0/PROJECT1b/register.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413847287032 "|register|ra0_i[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ra0_i\[12\] " "No output dependent on input pin \"ra0_i\[12\]\"" {  } { { "register.sv" "" { Text "C:/altera/14.0/PROJECT1b/register.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413847287032 "|register|ra0_i[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ra0_i\[13\] " "No output dependent on input pin \"ra0_i\[13\]\"" {  } { { "register.sv" "" { Text "C:/altera/14.0/PROJECT1b/register.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413847287032 "|register|ra0_i[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ra0_i\[14\] " "No output dependent on input pin \"ra0_i\[14\]\"" {  } { { "register.sv" "" { Text "C:/altera/14.0/PROJECT1b/register.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413847287032 "|register|ra0_i[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ra0_i\[15\] " "No output dependent on input pin \"ra0_i\[15\]\"" {  } { { "register.sv" "" { Text "C:/altera/14.0/PROJECT1b/register.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413847287032 "|register|ra0_i[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ra1_i\[3\] " "No output dependent on input pin \"ra1_i\[3\]\"" {  } { { "register.sv" "" { Text "C:/altera/14.0/PROJECT1b/register.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413847287032 "|register|ra1_i[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ra1_i\[4\] " "No output dependent on input pin \"ra1_i\[4\]\"" {  } { { "register.sv" "" { Text "C:/altera/14.0/PROJECT1b/register.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413847287032 "|register|ra1_i[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ra1_i\[5\] " "No output dependent on input pin \"ra1_i\[5\]\"" {  } { { "register.sv" "" { Text "C:/altera/14.0/PROJECT1b/register.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413847287032 "|register|ra1_i[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ra1_i\[6\] " "No output dependent on input pin \"ra1_i\[6\]\"" {  } { { "register.sv" "" { Text "C:/altera/14.0/PROJECT1b/register.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413847287032 "|register|ra1_i[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ra1_i\[7\] " "No output dependent on input pin \"ra1_i\[7\]\"" {  } { { "register.sv" "" { Text "C:/altera/14.0/PROJECT1b/register.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413847287032 "|register|ra1_i[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ra1_i\[8\] " "No output dependent on input pin \"ra1_i\[8\]\"" {  } { { "register.sv" "" { Text "C:/altera/14.0/PROJECT1b/register.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413847287032 "|register|ra1_i[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ra1_i\[9\] " "No output dependent on input pin \"ra1_i\[9\]\"" {  } { { "register.sv" "" { Text "C:/altera/14.0/PROJECT1b/register.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413847287032 "|register|ra1_i[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ra1_i\[10\] " "No output dependent on input pin \"ra1_i\[10\]\"" {  } { { "register.sv" "" { Text "C:/altera/14.0/PROJECT1b/register.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413847287032 "|register|ra1_i[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ra1_i\[11\] " "No output dependent on input pin \"ra1_i\[11\]\"" {  } { { "register.sv" "" { Text "C:/altera/14.0/PROJECT1b/register.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413847287032 "|register|ra1_i[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ra1_i\[12\] " "No output dependent on input pin \"ra1_i\[12\]\"" {  } { { "register.sv" "" { Text "C:/altera/14.0/PROJECT1b/register.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413847287032 "|register|ra1_i[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ra1_i\[13\] " "No output dependent on input pin \"ra1_i\[13\]\"" {  } { { "register.sv" "" { Text "C:/altera/14.0/PROJECT1b/register.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413847287032 "|register|ra1_i[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ra1_i\[14\] " "No output dependent on input pin \"ra1_i\[14\]\"" {  } { { "register.sv" "" { Text "C:/altera/14.0/PROJECT1b/register.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413847287032 "|register|ra1_i[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ra1_i\[15\] " "No output dependent on input pin \"ra1_i\[15\]\"" {  } { { "register.sv" "" { Text "C:/altera/14.0/PROJECT1b/register.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413847287032 "|register|ra1_i[15]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1413847287032 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "394 " "Implemented 394 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "66 " "Implemented 66 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1413847287048 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1413847287048 ""} { "Info" "ICUT_CUT_TM_LCELLS" "296 " "Implemented 296 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1413847287048 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1413847287048 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 42 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 42 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "525 " "Peak virtual memory: 525 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1413847287063 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 20 16:21:27 2014 " "Processing ended: Mon Oct 20 16:21:27 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1413847287063 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1413847287063 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1413847287063 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1413847287063 ""}
