[
    {
        "publicationNumber": "3227",
        "doi": "10.1109/EURDAC.1993.410619",
        "publicationYear": "1993",
        "publicationDate": "20-24 Sept. 1993",
        "articleNumber": "410619",
        "articleTitle": "PCUBE: A performance driven placement algorithm for low power designs",
        "volume": null,
        "issue": null,
        "startPage": "72",
        "endPage": "77",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of EURO-DAC 93 and EURO-VHDL 93- European Design Automation Conference",
        "authors": [
            {
                "id": 37349735600,
                "preferredName": "H. Vaishnav",
                "firstName": "H.",
                "lastName": "Vaishnav"
            },
            {
                "id": 37278158100,
                "preferredName": "M. Pedram",
                "firstName": "M.",
                "lastName": "Pedram"
            }
        ]
    },
    {
        "publicationNumber": "3227",
        "doi": "10.1109/EURDAC.1993.410610",
        "publicationYear": "1993",
        "publicationDate": "20-24 Sept. 1993",
        "articleNumber": "410610",
        "articleTitle": "GAUT: An architectural synthesis tool for dedicated signal processors",
        "volume": null,
        "issue": null,
        "startPage": "14",
        "endPage": "19",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of EURO-DAC 93 and EURO-VHDL 93- European Design Automation Conference",
        "authors": [
            {
                "id": 37273255200,
                "preferredName": "E. Martin",
                "firstName": "E.",
                "lastName": "Martin"
            },
            {
                "id": 37281694500,
                "preferredName": "O. Sentieys",
                "firstName": "O.",
                "lastName": "Sentieys"
            },
            {
                "id": 37432914400,
                "preferredName": "H. Dubois",
                "firstName": "H.",
                "lastName": "Dubois"
            },
            {
                "id": 37294409900,
                "preferredName": "J.L. Philippe",
                "firstName": "J.L.",
                "lastName": "Philippe"
            }
        ]
    },
    {
        "publicationNumber": "3227",
        "doi": "10.1109/EURDAC.1993.410673",
        "publicationYear": "1993",
        "publicationDate": "20-24 Sept. 1993",
        "articleNumber": "410673",
        "articleTitle": "Hierarchical test generation: Where we are, and where we should be going",
        "volume": null,
        "issue": null,
        "startPage": "434",
        "endPage": "439",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of EURO-DAC 93 and EURO-VHDL 93- European Design Automation Conference",
        "authors": [
            {
                "id": 37270505600,
                "preferredName": "J.R. Armstrong",
                "firstName": "J.R.",
                "lastName": "Armstrong"
            }
        ]
    },
    {
        "publicationNumber": "3227",
        "doi": "10.1109/EURDAC.1993.410608",
        "publicationYear": "1993",
        "publicationDate": "20-24 Sept. 1993",
        "articleNumber": "410608",
        "articleTitle": "PEAS-I: A hardware/software co-design system for ASIPs",
        "volume": null,
        "issue": null,
        "startPage": "2",
        "endPage": "7",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of EURO-DAC 93 and EURO-VHDL 93- European Design Automation Conference",
        "authors": [
            {
                "id": 37282401000,
                "preferredName": "A. Alomary",
                "firstName": "A.",
                "lastName": "Alomary"
            },
            {
                "id": 37846227800,
                "preferredName": "T. Nakata",
                "firstName": "T.",
                "lastName": "Nakata"
            },
            {
                "id": 37848192900,
                "preferredName": "Y. Honma",
                "firstName": "Y.",
                "lastName": "Honma"
            },
            {
                "id": 37089119753,
                "preferredName": "J. Sato",
                "firstName": "J.",
                "lastName": "Sato"
            },
            {
                "id": 37347827400,
                "preferredName": "N. Hikichi",
                "firstName": "N.",
                "lastName": "Hikichi"
            },
            {
                "id": 37273853200,
                "preferredName": "M. Imai",
                "firstName": "M.",
                "lastName": "Imai"
            }
        ]
    },
    {
        "publicationNumber": "3227",
        "doi": "10.1109/EURDAC.1993.410638",
        "publicationYear": "1993",
        "publicationDate": "20-24 Sept. 1993",
        "articleNumber": "410638",
        "articleTitle": "Logic systems for path delay test generation",
        "volume": null,
        "issue": null,
        "startPage": "200",
        "endPage": "205",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of EURO-DAC 93 and EURO-VHDL 93- European Design Automation Conference",
        "authors": [
            {
                "id": 37367475500,
                "preferredName": "S. Bose",
                "firstName": "S.",
                "lastName": "Bose"
            },
            {
                "id": 37266484100,
                "preferredName": "P. Agrawal",
                "firstName": "P.",
                "lastName": "Agrawal"
            },
            {
                "id": 37285278500,
                "preferredName": "V.D. Agrawal",
                "firstName": "V.D.",
                "lastName": "Agrawal"
            }
        ]
    },
    {
        "publicationNumber": "3227",
        "doi": "10.1109/EURDAC.1993.410683",
        "publicationYear": "1993",
        "publicationDate": "20-24 Sept. 1993",
        "articleNumber": "410683",
        "articleTitle": "Using VHDL for HW/SW co-specification",
        "volume": null,
        "issue": null,
        "startPage": "500",
        "endPage": "505",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of EURO-DAC 93 and EURO-VHDL 93- European Design Automation Conference",
        "authors": [
            {
                "id": 37280032700,
                "preferredName": "W. Ecker",
                "firstName": "W.",
                "lastName": "Ecker"
            }
        ]
    },
    {
        "publicationNumber": "3227",
        "doi": "10.1109/EURDAC.1993.410685",
        "publicationYear": "1993",
        "publicationDate": "20-24 Sept. 1993",
        "articleNumber": "410685",
        "articleTitle": "A net-based semantics for VHDL",
        "volume": null,
        "issue": null,
        "startPage": "514",
        "endPage": "519",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of EURO-DAC 93 and EURO-VHDL 93- European Design Automation Conference",
        "authors": [
            {
                "id": 37550165000,
                "preferredName": "W. Damm",
                "firstName": "W.",
                "lastName": "Damm"
            },
            {
                "id": 37568088900,
                "preferredName": "B. Josko",
                "firstName": "B.",
                "lastName": "Josko"
            },
            {
                "id": 37348428300,
                "preferredName": "R. Schlor",
                "firstName": "R.",
                "lastName": "Schlor"
            }
        ]
    },
    {
        "publicationNumber": "3227",
        "doi": "10.1109/EURDAC.1993.410689",
        "publicationYear": "1993",
        "publicationDate": "20-24 Sept. 1993",
        "articleNumber": "410689",
        "articleTitle": "Features supporting system-level specification in HDLs",
        "volume": null,
        "issue": null,
        "startPage": "540",
        "endPage": "545",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of EURO-DAC 93 and EURO-VHDL 93- European Design Automation Conference",
        "authors": [
            {
                "id": 37358073600,
                "preferredName": "S. Narayan",
                "firstName": "S.",
                "lastName": "Narayan"
            },
            {
                "id": 37267044500,
                "preferredName": "D.D. Gajski",
                "firstName": "D.D.",
                "lastName": "Gajski"
            }
        ]
    },
    {
        "publicationNumber": "3227",
        "doi": "10.1109/EURDAC.1993.410679",
        "publicationYear": "1993",
        "publicationDate": "20-24 Sept. 1993",
        "articleNumber": "410679",
        "articleTitle": "Analysis of multi-process VHDL specifications with a Petri net model",
        "volume": null,
        "issue": null,
        "startPage": "474",
        "endPage": "479",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of EURO-DAC 93 and EURO-VHDL 93- European Design Automation Conference",
        "authors": [
            {
                "id": 37382918000,
                "preferredName": "J. Muller",
                "firstName": "J.",
                "lastName": "Muller"
            },
            {
                "id": 37326438100,
                "preferredName": "H. Kramer",
                "firstName": "H.",
                "lastName": "Kramer"
            }
        ]
    },
    {
        "publicationNumber": "3227",
        "doi": "10.1109/EURDAC.1993.410641",
        "publicationYear": "1993",
        "publicationDate": "20-24 Sept. 1993",
        "articleNumber": "410641",
        "articleTitle": "Test function embedding algorithms with application to interconnected finite state machines",
        "volume": null,
        "issue": null,
        "startPage": "219",
        "endPage": "224",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of EURO-DAC 93 and EURO-VHDL 93- European Design Automation Conference",
        "authors": [
            {
                "id": 37389681900,
                "preferredName": "S. Kanjilal",
                "firstName": "S.",
                "lastName": "Kanjilal"
            },
            {
                "id": 37284518600,
                "preferredName": "S.T. Chakradhar",
                "firstName": "S.T.",
                "lastName": "Chakradhar"
            },
            {
                "id": 37088076891,
                "preferredName": "V.V. Agrawal",
                "firstName": "V.V.",
                "lastName": "Agrawal"
            }
        ]
    },
    {
        "publicationNumber": "3227",
        "doi": "10.1109/EURDAC.1993.410657",
        "publicationYear": "1993",
        "publicationDate": "20-24 Sept. 1993",
        "articleNumber": "410657",
        "articleTitle": "Technology mapping for sequential circuits based on retiming techniques",
        "volume": null,
        "issue": null,
        "startPage": "318",
        "endPage": "323",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of EURO-DAC 93 and EURO-VHDL 93- European Design Automation Conference",
        "authors": [
            {
                "id": 37348367000,
                "preferredName": "U. Weinmann",
                "firstName": "U.",
                "lastName": "Weinmann"
            },
            {
                "id": 37267029700,
                "preferredName": "W. Rosenstiel",
                "firstName": "W.",
                "lastName": "Rosenstiel"
            }
        ]
    },
    {
        "publicationNumber": "3227",
        "doi": "10.1109/EURDAC.1993.410642",
        "publicationYear": "1993",
        "publicationDate": "20-24 Sept. 1993",
        "articleNumber": "410642",
        "articleTitle": "Extended 0/1 LP formulation for the scheduling problem in high-level synthesis",
        "volume": null,
        "issue": null,
        "startPage": "226",
        "endPage": "231",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of EURO-DAC 93 and EURO-VHDL 93- European Design Automation Conference",
        "authors": [
            {
                "id": 37352213900,
                "preferredName": "H. Achatz",
                "firstName": "H.",
                "lastName": "Achatz"
            }
        ]
    },
    {
        "publicationNumber": "3227",
        "doi": "10.1109/EURDAC.1993.410660",
        "publicationYear": "1993",
        "publicationDate": "20-24 Sept. 1993",
        "articleNumber": "410660",
        "articleTitle": "Boolean matching based on Boolean unification",
        "volume": null,
        "issue": null,
        "startPage": "346",
        "endPage": "351",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of EURO-DAC 93 and EURO-VHDL 93- European Design Automation Conference",
        "authors": [
            {
                "id": 37278251200,
                "preferredName": "K.-C. Chen",
                "firstName": "K.-C.",
                "lastName": "Chen"
            }
        ]
    },
    {
        "publicationNumber": "3227",
        "doi": "10.1109/EURDAC.1993.410631",
        "publicationYear": "1993",
        "publicationDate": "20-24 Sept. 1993",
        "articleNumber": "410631",
        "articleTitle": "A formal model for coupling computer based system and physical systems",
        "volume": null,
        "issue": null,
        "startPage": "158",
        "endPage": "163",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of EURO-DAC 93 and EURO-VHDL 93- European Design Automation Conference",
        "authors": [
            {
                "id": 37353277100,
                "preferredName": "M. Brielmann",
                "firstName": "M.",
                "lastName": "Brielmann"
            },
            {
                "id": 37296076500,
                "preferredName": "B. Kleinjohann",
                "firstName": "B.",
                "lastName": "Kleinjohann"
            }
        ]
    },
    {
        "publicationNumber": "3227",
        "doi": "10.1109/EURDAC.1993.410682",
        "publicationYear": "1993",
        "publicationDate": "20-24 Sept. 1993",
        "articleNumber": "410682",
        "articleTitle": "High-level modeling using extended timing diagrams - A formalism for the behavioral specification of digital hardware",
        "volume": null,
        "issue": null,
        "startPage": "494",
        "endPage": "499",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of EURO-DAC 93 and EURO-VHDL 93- European Design Automation Conference",
        "authors": [
            {
                "id": 38148946300,
                "preferredName": "P. Moeschler",
                "firstName": "P.",
                "lastName": "Moeschler"
            },
            {
                "id": 37658372400,
                "preferredName": "H.P. Amann",
                "firstName": "H.P.",
                "lastName": "Amann"
            },
            {
                "id": 37326073500,
                "preferredName": "F. Pellandini",
                "firstName": "F.",
                "lastName": "Pellandini"
            }
        ]
    },
    {
        "publicationNumber": "3227",
        "doi": "10.1109/EURDAC.1993.410612",
        "publicationYear": "1993",
        "publicationDate": "20-24 Sept. 1993",
        "articleNumber": "410612",
        "articleTitle": "A new optimization driven clustering algorithm for large circuits",
        "volume": null,
        "issue": null,
        "startPage": "28",
        "endPage": "32",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of EURO-DAC 93 and EURO-VHDL 93- European Design Automation Conference",
        "authors": [
            {
                "id": 37087971723,
                "preferredName": "C.-L. Ding",
                "firstName": "C.-L.",
                "lastName": "Ding"
            },
            {
                "id": 37351026600,
                "preferredName": "C.-Y. Ho",
                "firstName": "C.-Y.",
                "lastName": "Ho"
            },
            {
                "id": 37274590200,
                "preferredName": "M.J. Irwin",
                "firstName": "M.J.",
                "lastName": "Irwin"
            }
        ]
    },
    {
        "publicationNumber": "3227",
        "doi": "10.1109/EURDAC.1993.410661",
        "publicationYear": "1993",
        "publicationDate": "20-24 Sept. 1993",
        "articleNumber": "410661",
        "articleTitle": "Fast Boolean matching for field-programmable gate arrays",
        "volume": null,
        "issue": null,
        "startPage": "352",
        "endPage": "357",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of EURO-DAC 93 and EURO-VHDL 93- European Design Automation Conference",
        "authors": [
            {
                "id": 37089400624,
                "preferredName": "K. Zhu",
                "firstName": "K.",
                "lastName": "Zhu"
            },
            {
                "id": 37279776500,
                "preferredName": "D.F. Wong",
                "firstName": "D.F.",
                "lastName": "Wong"
            }
        ]
    },
    {
        "publicationNumber": "3227",
        "doi": "10.1109/EURDAC.1993.410665",
        "publicationYear": "1993",
        "publicationDate": "20-24 Sept. 1993",
        "articleNumber": "410665",
        "articleTitle": "Retiming by combination of relocation and clock delay adjustment",
        "volume": null,
        "issue": null,
        "startPage": "384",
        "endPage": "389",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of EURO-DAC 93 and EURO-VHDL 93- European Design Automation Conference",
        "authors": [
            {
                "id": 37349266900,
                "preferredName": "H.-G. Martin",
                "firstName": "H.-G.",
                "lastName": "Martin"
            }
        ]
    },
    {
        "publicationNumber": "3227",
        "doi": "10.1109/EURDAC.1993.410687",
        "publicationYear": "1993",
        "publicationDate": "20-24 Sept. 1993",
        "articleNumber": "410687",
        "articleTitle": "Toward a formal semantics of IEEE Std. VHDL 1076",
        "volume": null,
        "issue": null,
        "startPage": "526",
        "endPage": "531",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of EURO-DAC 93 and EURO-VHDL 93- European Design Automation Conference",
        "authors": [
            {
                "id": 37348440600,
                "preferredName": "S. Olcoz",
                "firstName": "S.",
                "lastName": "Olcoz"
            },
            {
                "id": 37326336700,
                "preferredName": "J.M. Colom",
                "firstName": "J.M.",
                "lastName": "Colom"
            }
        ]
    },
    {
        "publicationNumber": "3227",
        "doi": "10.1109/EURDAC.1993.410633",
        "publicationYear": "1993",
        "publicationDate": "20-24 Sept. 1993",
        "articleNumber": "410633",
        "articleTitle": "Cell area minimization by transistor folding",
        "volume": null,
        "issue": null,
        "startPage": "172",
        "endPage": "177",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of EURO-DAC 93 and EURO-VHDL 93- European Design Automation Conference",
        "authors": [
            {
                "id": 38137006500,
                "preferredName": "T.W. Her",
                "firstName": "T.W.",
                "lastName": "Her"
            },
            {
                "id": 37279776500,
                "preferredName": "D.F. Wong",
                "firstName": "D.F.",
                "lastName": "Wong"
            }
        ]
    },
    {
        "publicationNumber": "3227",
        "doi": "10.1109/EURDAC.1993.410692",
        "publicationYear": "1993",
        "publicationDate": "20-24 Sept. 1993",
        "articleNumber": "410692",
        "articleTitle": "Synthesis of functions and procedures in behavioral VHDL",
        "volume": null,
        "issue": null,
        "startPage": "560",
        "endPage": "565",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of EURO-DAC 93 and EURO-VHDL 93- European Design Automation Conference",
        "authors": [
            {
                "id": 37390289700,
                "preferredName": "L. Ramachandran",
                "firstName": "L.",
                "lastName": "Ramachandran"
            },
            {
                "id": 37358073600,
                "preferredName": "S. Narayan",
                "firstName": "S.",
                "lastName": "Narayan"
            },
            {
                "id": 37267281100,
                "preferredName": "F. Vahid",
                "firstName": "F.",
                "lastName": "Vahid"
            },
            {
                "id": 37267044500,
                "preferredName": "D.D. Gajski",
                "firstName": "D.D.",
                "lastName": "Gajski"
            }
        ]
    },
    {
        "publicationNumber": "3227",
        "doi": "10.1109/EURDAC.1993.410662",
        "publicationYear": "1993",
        "publicationDate": "20-24 Sept. 1993",
        "articleNumber": "410662",
        "articleTitle": "An iterative combinational logic synthesis technique using spectral information",
        "volume": null,
        "issue": null,
        "startPage": "358",
        "endPage": "363",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of EURO-DAC 93 and EURO-VHDL 93- European Design Automation Conference",
        "authors": [
            {
                "id": 37273648900,
                "preferredName": "M.A. Thornton",
                "firstName": "M.A.",
                "lastName": "Thornton"
            },
            {
                "id": 37301673900,
                "preferredName": "V.S.S. Nair",
                "firstName": "V.S.S.",
                "lastName": "Nair"
            }
        ]
    },
    {
        "publicationNumber": "3227",
        "doi": "10.1109/EURDAC.1993.410639",
        "publicationYear": "1993",
        "publicationDate": "20-24 Sept. 1993",
        "articleNumber": "410639",
        "articleTitle": "Monitoring BIST by covers",
        "volume": null,
        "issue": null,
        "startPage": "208",
        "endPage": "213",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of EURO-DAC 93 and EURO-VHDL 93- European Design Automation Conference",
        "authors": [
            {
                "id": 37272911300,
                "preferredName": "M. Gossel",
                "firstName": "M.",
                "lastName": "Gossel"
            },
            {
                "id": 37326002500,
                "preferredName": "H. Jurgensen",
                "firstName": "H.",
                "lastName": "Jurgensen"
            }
        ]
    },
    {
        "publicationNumber": "3227",
        "doi": "10.1109/EURDAC.1993.410624",
        "publicationYear": "1993",
        "publicationDate": "20-24 Sept. 1993",
        "articleNumber": "410624",
        "articleTitle": "On over-the-cell channel routing",
        "volume": null,
        "issue": null,
        "startPage": "110",
        "endPage": "115",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of EURO-DAC 93 and EURO-VHDL 93- European Design Automation Conference",
        "authors": [
            {
                "id": 37089094406,
                "preferredName": "T.-C. Wang",
                "firstName": "T.-C.",
                "lastName": "Wang"
            },
            {
                "id": 37279776500,
                "preferredName": "D. Wong",
                "firstName": "D.",
                "lastName": "Wong"
            },
            {
                "id": 37349878100,
                "preferredName": "Y. Sun",
                "firstName": "Y.",
                "lastName": "Sun"
            },
            {
                "id": 37280665100,
                "preferredName": "C. Wong",
                "firstName": "C.",
                "lastName": "Wong"
            }
        ]
    },
    {
        "publicationNumber": "3227",
        "doi": "10.1109/EURDAC.1993.410666",
        "publicationYear": "1993",
        "publicationDate": "20-24 Sept. 1993",
        "articleNumber": "410666",
        "articleTitle": "Multi-way FSM decomposition based on interconnect complexity",
        "volume": null,
        "issue": null,
        "startPage": "390",
        "endPage": "395",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of EURO-DAC 93 and EURO-VHDL 93- European Design Automation Conference",
        "authors": [
            {
                "id": 37383026700,
                "preferredName": "W.-L. Yang",
                "firstName": "W.-L.",
                "lastName": "Yang"
            },
            {
                "id": 37357925500,
                "preferredName": "R.M. Owens",
                "firstName": "R.M.",
                "lastName": "Owens"
            },
            {
                "id": 37274590200,
                "preferredName": "M.J. Irwin",
                "firstName": "M.J.",
                "lastName": "Irwin"
            }
        ]
    },
    {
        "publicationNumber": "3227",
        "doi": "10.1109/EURDAC.1993.410676",
        "publicationYear": "1993",
        "publicationDate": "20-24 Sept. 1993",
        "articleNumber": "410676",
        "articleTitle": "Top-down modeling of RISC processors in VHDL",
        "volume": null,
        "issue": null,
        "startPage": "454",
        "endPage": "459",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of EURO-DAC 93 and EURO-VHDL 93- European Design Automation Conference",
        "authors": [
            {
                "id": 37088119953,
                "preferredName": "H.-P. Juan",
                "firstName": "H.-P.",
                "lastName": "Juan"
            },
            {
                "id": 37377087000,
                "preferredName": "N.D. Holmes",
                "firstName": "N.D.",
                "lastName": "Holmes"
            },
            {
                "id": 37342406400,
                "preferredName": "S. Bakshi",
                "firstName": "S.",
                "lastName": "Bakshi"
            },
            {
                "id": 37267044500,
                "preferredName": "D.D. Gajski",
                "firstName": "D.D.",
                "lastName": "Gajski"
            }
        ]
    },
    {
        "publicationNumber": "3227",
        "doi": "10.1109/EURDAC.1993.410643",
        "publicationYear": "1993",
        "publicationDate": "20-24 Sept. 1993",
        "articleNumber": "410643",
        "articleTitle": "Register allocation for data flow graphs with conditional branches and loops",
        "volume": null,
        "issue": null,
        "startPage": "232",
        "endPage": "237",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of EURO-DAC 93 and EURO-VHDL 93- European Design Automation Conference",
        "authors": [
            {
                "id": 38127232200,
                "preferredName": "C. Park",
                "firstName": "C.",
                "lastName": "Park"
            },
            {
                "id": 38185773300,
                "preferredName": "T. Kim",
                "firstName": "T.",
                "lastName": "Kim"
            },
            {
                "id": 37280619500,
                "preferredName": "C.L. Liu",
                "firstName": "C.L.",
                "lastName": "Liu"
            }
        ]
    },
    {
        "publicationNumber": "3227",
        "doi": "10.1109/EURDAC.1993.410690",
        "publicationYear": "1993",
        "publicationDate": "20-24 Sept. 1993",
        "articleNumber": "410690",
        "articleTitle": "VHD/sub e/LDO: A new mixed mode simulation",
        "volume": null,
        "issue": null,
        "startPage": "546",
        "endPage": "551",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of EURO-DAC 93 and EURO-VHDL 93- European Design Automation Conference",
        "authors": [
            {
                "id": 37087287118,
                "preferredName": "H. El Tahawy",
                "firstName": "H.",
                "lastName": "El Tahawy"
            },
            {
                "id": 38364958800,
                "preferredName": "D. Rodriguez",
                "firstName": "D.",
                "lastName": "Rodriguez"
            },
            {
                "id": 38284683600,
                "preferredName": "S. Garcia-Sabiro",
                "firstName": "S.",
                "lastName": "Garcia-Sabiro"
            },
            {
                "id": 37694477900,
                "preferredName": "J.-J. Mayol",
                "firstName": "J.-J.",
                "lastName": "Mayol"
            }
        ]
    },
    {
        "publicationNumber": "3227",
        "doi": "10.1109/EURDAC.1993.410681",
        "publicationYear": "1993",
        "publicationDate": "20-24 Sept. 1993",
        "articleNumber": "410681",
        "articleTitle": "Synchronous designs in VHDL",
        "volume": null,
        "issue": null,
        "startPage": "486",
        "endPage": "491",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of EURO-DAC 93 and EURO-VHDL 93- European Design Automation Conference",
        "authors": [
            {
                "id": 37390054000,
                "preferredName": "A. Debreil",
                "firstName": "A.",
                "lastName": "Debreil"
            },
            {
                "id": 37378112400,
                "preferredName": "P. Oddo",
                "firstName": "P.",
                "lastName": "Oddo"
            }
        ]
    },
    {
        "publicationNumber": "3227",
        "doi": "10.1109/EURDAC.1993.410613",
        "publicationYear": "1993",
        "publicationDate": "20-24 Sept. 1993",
        "articleNumber": "410613",
        "articleTitle": "A performance driven hierarchical partitioning placement algorithm",
        "volume": null,
        "issue": null,
        "startPage": "33",
        "endPage": "38",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of EURO-DAC 93 and EURO-VHDL 93- European Design Automation Conference",
        "authors": [
            {
                "id": 37355992400,
                "preferredName": "T. Gao",
                "firstName": "T.",
                "lastName": "Gao"
            },
            {
                "id": 37280619500,
                "preferredName": "C.L. Liu",
                "firstName": "C.L.",
                "lastName": "Liu"
            },
            {
                "id": 37278251200,
                "preferredName": "K. Chen",
                "firstName": "K.",
                "lastName": "Chen"
            }
        ]
    },
    {
        "publicationNumber": "3227",
        "doi": "10.1109/EURDAC.1993.410652",
        "publicationYear": "1993",
        "publicationDate": "20-24 Sept. 1993",
        "articleNumber": "410652",
        "articleTitle": "CAD: The numerical and analytical methods combined for the analysis of IC's thermal fields",
        "volume": null,
        "issue": null,
        "startPage": "290",
        "endPage": "293",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of EURO-DAC 93 and EURO-VHDL 93- European Design Automation Conference",
        "authors": [
            {
                "id": 37358363300,
                "preferredName": "V.A. Koval",
                "firstName": "V.A.",
                "lastName": "Koval"
            },
            {
                "id": 37086982101,
                "preferredName": "A.I. Ostapchuk",
                "firstName": "A.I.",
                "lastName": "Ostapchuk"
            },
            {
                "id": 37321416900,
                "preferredName": "I.V. Farmaga",
                "firstName": "I.V.",
                "lastName": "Farmaga"
            },
            {
                "id": 37284845900,
                "preferredName": "D.V. Fedasyuk",
                "firstName": "D.V.",
                "lastName": "Fedasyuk"
            }
        ]
    },
    {
        "publicationNumber": "3227",
        "doi": "10.1109/EURDAC.1993.410615",
        "publicationYear": "1993",
        "publicationDate": "20-24 Sept. 1993",
        "articleNumber": "410615",
        "articleTitle": "DSP datapath synthesis eliminating global interconnect",
        "volume": null,
        "issue": null,
        "startPage": "46",
        "endPage": "51",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of EURO-DAC 93 and EURO-VHDL 93- European Design Automation Conference",
        "authors": [
            {
                "id": 37358224500,
                "preferredName": "A.A. Duncan",
                "firstName": "A.A.",
                "lastName": "Duncan"
            },
            {
                "id": 37348443900,
                "preferredName": "D.C. Hendry",
                "firstName": "D.C.",
                "lastName": "Hendry"
            }
        ]
    },
    {
        "publicationNumber": "3227",
        "doi": "10.1109/EURDAC.1993.410693",
        "publicationYear": "1993",
        "publicationDate": "20-24 Sept. 1993",
        "articleNumber": "410693",
        "articleTitle": "Synthesis of complex VHDL operators",
        "volume": null,
        "issue": null,
        "startPage": "566",
        "endPage": "571",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of EURO-DAC 93 and EURO-VHDL 93- European Design Automation Conference",
        "authors": [
            {
                "id": 37390011800,
                "preferredName": "M. Gasteier",
                "firstName": "M.",
                "lastName": "Gasteier"
            },
            {
                "id": 37271665700,
                "preferredName": "N. Wehn",
                "firstName": "N.",
                "lastName": "Wehn"
            },
            {
                "id": 37277320300,
                "preferredName": "M. Glesner",
                "firstName": "M.",
                "lastName": "Glesner"
            }
        ]
    },
    {
        "publicationNumber": "3227",
        "doi": "10.1109/EURDAC.1993.410656",
        "publicationYear": "1993",
        "publicationDate": "20-24 Sept. 1993",
        "articleNumber": "410656",
        "articleTitle": "A new logic minimization method for multiplexor-based FPGA synthesis",
        "volume": null,
        "issue": null,
        "startPage": "312",
        "endPage": "317",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of EURO-DAC 93 and EURO-VHDL 93- European Design Automation Conference",
        "authors": [
            {
                "id": 37089119790,
                "preferredName": "R.P. Jacobi",
                "firstName": "R.P.",
                "lastName": "Jacobi"
            },
            {
                "id": 37389714100,
                "preferredName": "A.-M. Trullemans",
                "firstName": "A.-M.",
                "lastName": "Trullemans"
            }
        ]
    },
    {
        "publicationNumber": "3227",
        "doi": "10.1109/EURDAC.1993.410625",
        "publicationYear": "1993",
        "publicationDate": "20-24 Sept. 1993",
        "articleNumber": "410625",
        "articleTitle": "A new global routing algorithm for over-the-cell routing in standard cell layouts",
        "volume": null,
        "issue": null,
        "startPage": "116",
        "endPage": "121",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of EURO-DAC 93 and EURO-VHDL 93- European Design Automation Conference",
        "authors": [
            {
                "id": 37269157900,
                "preferredName": "T. Koide",
                "firstName": "T.",
                "lastName": "Koide"
            },
            {
                "id": 37373522600,
                "preferredName": "S. Wakabayashi",
                "firstName": "S.",
                "lastName": "Wakabayashi"
            },
            {
                "id": 37347051300,
                "preferredName": "N. Yoshida",
                "firstName": "N.",
                "lastName": "Yoshida"
            }
        ]
    },
    {
        "publicationNumber": "3227",
        "doi": "10.1109/EURDAC.1993.410674",
        "publicationYear": "1993",
        "publicationDate": "20-24 Sept. 1993",
        "articleNumber": "410674",
        "articleTitle": "On the modeling and testing of VHDL behavioral descriptions of sequential circuits",
        "volume": null,
        "issue": null,
        "startPage": "440",
        "endPage": "445",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of EURO-DAC 93 and EURO-VHDL 93- European Design Automation Conference",
        "authors": [
            {
                "id": 37088117212,
                "preferredName": "V. Pla",
                "firstName": "V.",
                "lastName": "Pla"
            },
            {
                "id": 37089038506,
                "preferredName": "J.-F. Santucci",
                "firstName": "J.-F.",
                "lastName": "Santucci"
            },
            {
                "id": 37354616400,
                "preferredName": "N. Giambiasi",
                "firstName": "N.",
                "lastName": "Giambiasi"
            }
        ]
    },
    {
        "publicationNumber": "3227",
        "doi": "10.1109/EURDAC.1993.410688",
        "publicationYear": "1993",
        "publicationDate": "20-24 Sept. 1993",
        "articleNumber": "410688",
        "articleTitle": "Modelling aspects of system level design",
        "volume": null,
        "issue": null,
        "startPage": "534",
        "endPage": "539",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of EURO-DAC 93 and EURO-VHDL 93- European Design Automation Conference",
        "authors": [
            {
                "id": 37279580200,
                "preferredName": "F.J. Rammig",
                "firstName": "F.J.",
                "lastName": "Rammig"
            }
        ]
    },
    {
        "publicationNumber": "3227",
        "doi": "10.1109/EURDAC.1993.410644",
        "publicationYear": "1993",
        "publicationDate": "20-24 Sept. 1993",
        "articleNumber": "410644",
        "articleTitle": "Conditional and unconditional hardware sharing in pipeline synthesis",
        "volume": null,
        "issue": null,
        "startPage": "238",
        "endPage": "243",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of EURO-DAC 93 and EURO-VHDL 93- European Design Automation Conference",
        "authors": [
            {
                "id": 37377819500,
                "preferredName": "U. Prabhu",
                "firstName": "U.",
                "lastName": "Prabhu"
            },
            {
                "id": 37326038000,
                "preferredName": "B.M. Pangrle",
                "firstName": "B.M.",
                "lastName": "Pangrle"
            }
        ]
    },
    {
        "publicationNumber": "3227",
        "doi": "10.1109/EURDAC.1993.410609",
        "publicationYear": "1993",
        "publicationDate": "20-24 Sept. 1993",
        "articleNumber": "410609",
        "articleTitle": "High-level synthesis transformations for programmable architectures",
        "volume": null,
        "issue": null,
        "startPage": "8",
        "endPage": "13",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of EURO-DAC 93 and EURO-VHDL 93- European Design Automation Conference",
        "authors": [
            {
                "id": 37388476200,
                "preferredName": "P. Pochmuller",
                "firstName": "P.",
                "lastName": "Pochmuller"
            },
            {
                "id": 37277320300,
                "preferredName": "M. Glesner",
                "firstName": "M.",
                "lastName": "Glesner"
            },
            {
                "id": 37355279400,
                "preferredName": "F. Longsen",
                "firstName": "F.",
                "lastName": "Longsen"
            }
        ]
    },
    {
        "publicationNumber": "3227",
        "doi": "10.1109/EURDAC.1993.410691",
        "publicationYear": "1993",
        "publicationDate": "20-24 Sept. 1993",
        "articleNumber": "410691",
        "articleTitle": "Functional-level synthesis with VHDL",
        "volume": null,
        "issue": null,
        "startPage": "554",
        "endPage": "559",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of EURO-DAC 93 and EURO-VHDL 93- European Design Automation Conference",
        "authors": [
            {
                "id": 37352447800,
                "preferredName": "J.P. Calvez",
                "firstName": "J.P.",
                "lastName": "Calvez"
            },
            {
                "id": 37089148990,
                "preferredName": "D. Heller",
                "firstName": "D.",
                "lastName": "Heller"
            },
            {
                "id": 37349137900,
                "preferredName": "P. Bakowski",
                "firstName": "P.",
                "lastName": "Bakowski"
            }
        ]
    },
    {
        "publicationNumber": "3227",
        "doi": "10.1109/EURDAC.1993.410699",
        "publicationYear": "1993",
        "publicationDate": "20-24 Sept. 1993",
        "articleNumber": "410699",
        "articleTitle": "An approach to CAD database support of design consistency control",
        "volume": null,
        "issue": null,
        "startPage": "326",
        "endPage": "331",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of EURO-DAC 93 and EURO-VHDL 93- European Design Automation Conference",
        "authors": [
            {
                "id": 37088175565,
                "preferredName": "B. Despres",
                "firstName": "B.",
                "lastName": "Despres"
            },
            {
                "id": 37945666500,
                "preferredName": "R. Piloty",
                "firstName": "R.",
                "lastName": "Piloty"
            },
            {
                "id": 37088173370,
                "preferredName": "U. Schellin",
                "firstName": "U.",
                "lastName": "Schellin"
            }
        ]
    },
    {
        "publicationNumber": "3227",
        "doi": "10.1109/EURDAC.1993.410637",
        "publicationYear": "1993",
        "publicationDate": "20-24 Sept. 1993",
        "articleNumber": "410637",
        "articleTitle": "Concurrent path sensitization in timing analysis",
        "volume": null,
        "issue": null,
        "startPage": "196",
        "endPage": "199",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of EURO-DAC 93 and EURO-VHDL 93- European Design Automation Conference",
        "authors": [
            {
                "id": 38273960300,
                "preferredName": "J. Marques Silva",
                "firstName": "J.",
                "lastName": "Marques Silva"
            },
            {
                "id": 37267054100,
                "preferredName": "K.A. Sakallah",
                "firstName": "K.A.",
                "lastName": "Sakallah"
            }
        ]
    },
    {
        "publicationNumber": "3227",
        "doi": "10.1109/EURDAC.1993.410680",
        "publicationYear": "1993",
        "publicationDate": "20-24 Sept. 1993",
        "articleNumber": "410680",
        "articleTitle": "The concept of superprocesses for high-level synthesis and their VHDL modelling",
        "volume": null,
        "issue": null,
        "startPage": "480",
        "endPage": "485",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of EURO-DAC 93 and EURO-VHDL 93- European Design Automation Conference",
        "authors": [
            {
                "id": 37331447800,
                "preferredName": "P. Keresztes",
                "firstName": "P.",
                "lastName": "Keresztes"
            },
            {
                "id": 37087548164,
                "preferredName": "I. Agotai",
                "firstName": "I.",
                "lastName": "Agotai"
            }
        ]
    },
    {
        "publicationNumber": "3227",
        "doi": "10.1109/EURDAC.1993.410686",
        "publicationYear": "1993",
        "publicationDate": "20-24 Sept. 1993",
        "articleNumber": "410686",
        "articleTitle": "A framework for macro- and micro-time to model VHDL attributes",
        "volume": null,
        "issue": null,
        "startPage": "520",
        "endPage": "525",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of EURO-DAC 93 and EURO-VHDL 93- European Design Automation Conference",
        "authors": [
            {
                "id": 37375038200,
                "preferredName": "M. Belhadj",
                "firstName": "M.",
                "lastName": "Belhadj"
            },
            {
                "id": 37357971700,
                "preferredName": "R. McConnell",
                "firstName": "R.",
                "lastName": "McConnell"
            },
            {
                "id": 37266786300,
                "preferredName": "P. Le Guernic",
                "firstName": "P.",
                "lastName": "Le Guernic"
            }
        ]
    },
    {
        "publicationNumber": "3227",
        "doi": "10.1109/EURDAC.1993.410614",
        "publicationYear": "1993",
        "publicationDate": "20-24 Sept. 1993",
        "articleNumber": "410614",
        "articleTitle": "Partitioning approach to find an exact solution to the fitting problem in an application-specific EPLD device",
        "volume": null,
        "issue": null,
        "startPage": "39",
        "endPage": "44",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of EURO-DAC 93 and EURO-VHDL 93- European Design Automation Conference",
        "authors": [
            {
                "id": 38271201200,
                "preferredName": "M. Chrzanowska-Jeske",
                "firstName": "M.",
                "lastName": "Chrzanowska-Jeske"
            },
            {
                "id": 38287483800,
                "preferredName": "S. Goller",
                "firstName": "S.",
                "lastName": "Goller"
            }
        ]
    },
    {
        "publicationNumber": "3227",
        "doi": "10.1109/EURDAC.1993.410659",
        "publicationYear": "1993",
        "publicationDate": "20-24 Sept. 1993",
        "articleNumber": "410659",
        "articleTitle": "The MODES Global Control Environment - A tool for rapid prototyping",
        "volume": null,
        "issue": null,
        "startPage": "338",
        "endPage": "343",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of EURO-DAC 93 and EURO-VHDL 93- European Design Automation Conference",
        "authors": [
            {
                "id": 37662123800,
                "preferredName": "C. Munk",
                "firstName": "C.",
                "lastName": "Munk"
            },
            {
                "id": 37087604468,
                "preferredName": "P. Ukelo",
                "firstName": "P.",
                "lastName": "Ukelo"
            },
            {
                "id": 37390116400,
                "preferredName": "A. Vachoux",
                "firstName": "A.",
                "lastName": "Vachoux"
            },
            {
                "id": 37268355100,
                "preferredName": "D. Mlynek",
                "firstName": "D.",
                "lastName": "Mlynek"
            }
        ]
    },
    {
        "publicationNumber": "3227",
        "doi": "10.1109/EURDAC.1993.410667",
        "publicationYear": "1993",
        "publicationDate": "20-24 Sept. 1993",
        "articleNumber": "410667",
        "articleTitle": "State assignment for finite state machines using T flip-flops",
        "volume": null,
        "issue": null,
        "startPage": "396",
        "endPage": "401",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of EURO-DAC 93 and EURO-VHDL 93- European Design Automation Conference",
        "authors": [
            {
                "id": 37388756100,
                "preferredName": "G. Rietsche",
                "firstName": "G.",
                "lastName": "Rietsche"
            }
        ]
    },
    {
        "publicationNumber": "3227",
        "doi": "10.1109/EURDAC.1993.410677",
        "publicationYear": "1993",
        "publicationDate": "20-24 Sept. 1993",
        "articleNumber": "410677",
        "articleTitle": "Modeling of real bistables in VHDL",
        "volume": null,
        "issue": null,
        "startPage": "460",
        "endPage": "465",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of EURO-DAC 93 and EURO-VHDL 93- European Design Automation Conference",
        "authors": [
            {
                "id": 37268756000,
                "preferredName": "A.J. Acosta",
                "firstName": "A.J.",
                "lastName": "Acosta"
            },
            {
                "id": 37271316700,
                "preferredName": "A. Barriga",
                "firstName": "A.",
                "lastName": "Barriga"
            },
            {
                "id": 37354352500,
                "preferredName": "M. Valencia",
                "firstName": "M.",
                "lastName": "Valencia"
            },
            {
                "id": 37294357100,
                "preferredName": "M.J. Bellido",
                "firstName": "M.J.",
                "lastName": "Bellido"
            },
            {
                "id": 37266241900,
                "preferredName": "J.L. Huertas",
                "firstName": "J.L.",
                "lastName": "Huertas"
            }
        ]
    },
    {
        "publicationNumber": "3227",
        "doi": "10.1109/EURDAC.1993.410658",
        "publicationYear": "1993",
        "publicationDate": "20-24 Sept. 1993",
        "articleNumber": "410658",
        "articleTitle": "Concepts and methods for version modeling",
        "volume": null,
        "issue": null,
        "startPage": "332",
        "endPage": "337",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of EURO-DAC 93 and EURO-VHDL 93- European Design Automation Conference",
        "authors": [
            {
                "id": 37353984700,
                "preferredName": "C. Oussalah",
                "firstName": "C.",
                "lastName": "Oussalah"
            },
            {
                "id": 37541566600,
                "preferredName": "G. Talens",
                "firstName": "G.",
                "lastName": "Talens"
            },
            {
                "id": 38137846300,
                "preferredName": "M.F. Colinas",
                "firstName": "M.F.",
                "lastName": "Colinas"
            }
        ]
    },
    {
        "publicationNumber": "3227",
        "doi": "10.1109/EURDAC.1993.410664",
        "publicationYear": "1993",
        "publicationDate": "20-24 Sept. 1993",
        "articleNumber": "410664",
        "articleTitle": "BEPPO: A data model for design representation",
        "volume": null,
        "issue": null,
        "startPage": "378",
        "endPage": "382",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of EURO-DAC 93 and EURO-VHDL 93- European Design Automation Conference",
        "authors": [
            {
                "id": 37087685582,
                "preferredName": "O. Schettler",
                "firstName": "O.",
                "lastName": "Schettler"
            },
            {
                "id": 37347763700,
                "preferredName": "A. Bredenfeld",
                "firstName": "A.",
                "lastName": "Bredenfeld"
            }
        ]
    },
    {
        "publicationNumber": "3227",
        "doi": "10.1109/EURDAC.1993.410629",
        "publicationYear": "1993",
        "publicationDate": "20-24 Sept. 1993",
        "articleNumber": "410629",
        "articleTitle": "PDAS: Processor design automation system",
        "volume": null,
        "issue": null,
        "startPage": "144",
        "endPage": "149",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of EURO-DAC 93 and EURO-VHDL 93- European Design Automation Conference",
        "authors": [
            {
                "id": 37355182100,
                "preferredName": "I. Pyo",
                "firstName": "I.",
                "lastName": "Pyo"
            },
            {
                "id": 37344362400,
                "preferredName": "A.M. Despain",
                "firstName": "A.M.",
                "lastName": "Despain"
            }
        ]
    },
    {
        "publicationNumber": "3227",
        "doi": "10.1109/EURDAC.1993.410635",
        "publicationYear": "1993",
        "publicationDate": "20-24 Sept. 1993",
        "articleNumber": "410635",
        "articleTitle": "JOGM: A CMOS cell layout style using jogged transistor gates",
        "volume": null,
        "issue": null,
        "startPage": "184",
        "endPage": "188",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of EURO-DAC 93 and EURO-VHDL 93- European Design Automation Conference",
        "authors": [
            {
                "id": 38154432200,
                "preferredName": "R.D. Hindmarsh",
                "firstName": "R.D.",
                "lastName": "Hindmarsh"
            }
        ]
    },
    {
        "publicationNumber": "3227",
        "doi": "10.1109/EURDAC.1993.410678",
        "publicationYear": "1993",
        "publicationDate": "20-24 Sept. 1993",
        "articleNumber": "410678",
        "articleTitle": "A workbench for generation of component models",
        "volume": null,
        "issue": null,
        "startPage": "466",
        "endPage": "471",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of EURO-DAC 93 and EURO-VHDL 93- European Design Automation Conference",
        "authors": [
            {
                "id": 37088089420,
                "preferredName": "M. Bluml",
                "firstName": "M.",
                "lastName": "Bluml"
            },
            {
                "id": 37088089485,
                "preferredName": "M. Lenzen",
                "firstName": "M.",
                "lastName": "Lenzen"
            },
            {
                "id": 37089053069,
                "preferredName": "A. Pawlak",
                "firstName": "A.",
                "lastName": "Pawlak"
            }
        ]
    },
    {
        "publicationNumber": "3227",
        "doi": "10.1109/EURDAC.1993.410645",
        "publicationYear": "1993",
        "publicationDate": "20-24 Sept. 1993",
        "articleNumber": "410645",
        "articleTitle": "Architectural tradeoffs in synthesis of pipelined controls",
        "volume": null,
        "issue": null,
        "startPage": "244",
        "endPage": "249",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of EURO-DAC 93 and EURO-VHDL 93- European Design Automation Conference",
        "authors": [
            {
                "id": 37390289700,
                "preferredName": "L. Ramachandran",
                "firstName": "L.",
                "lastName": "Ramachandran"
            },
            {
                "id": 37267044500,
                "preferredName": "D.D. Gajski",
                "firstName": "D.D.",
                "lastName": "Gajski"
            }
        ]
    },
    {
        "publicationNumber": "3227",
        "doi": "10.1109/EURDAC.1993.410684",
        "publicationYear": "1993",
        "publicationDate": "20-24 Sept. 1993",
        "articleNumber": "410684",
        "articleTitle": "Industrial experimentation of high-level synthesis",
        "volume": null,
        "issue": null,
        "startPage": "506",
        "endPage": "511",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of EURO-DAC 93 and EURO-VHDL 93- European Design Automation Conference",
        "authors": [
            {
                "id": 37348445400,
                "preferredName": "P. Kission",
                "firstName": "P.",
                "lastName": "Kission"
            },
            {
                "id": 38144169800,
                "preferredName": "E. Closse",
                "firstName": "E.",
                "lastName": "Closse"
            },
            {
                "id": 37355130400,
                "preferredName": "L. Bergher",
                "firstName": "L.",
                "lastName": "Bergher"
            },
            {
                "id": 37277477700,
                "preferredName": "A.A. Jerraya",
                "firstName": "A.A.",
                "lastName": "Jerraya"
            }
        ]
    },
    {
        "publicationNumber": "3227",
        "doi": "10.1109/EURDAC.1993.410649",
        "publicationYear": "1993",
        "publicationDate": "20-24 Sept. 1993",
        "articleNumber": "410649",
        "articleTitle": "A dynamic communication strategy for the distributed ATPG system DPLATON",
        "volume": null,
        "issue": null,
        "startPage": "271",
        "endPage": "276",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of EURO-DAC 93 and EURO-VHDL 93- European Design Automation Conference",
        "authors": [
            {
                "id": 37428474500,
                "preferredName": "M.J. Aguado",
                "firstName": "M.J.",
                "lastName": "Aguado"
            },
            {
                "id": 37401809600,
                "preferredName": "M.A. Miranda",
                "firstName": "M.A.",
                "lastName": "Miranda"
            },
            {
                "id": 37355566400,
                "preferredName": "E. de la Torre",
                "firstName": "E.",
                "lastName": "de la Torre"
            },
            {
                "id": 38271808600,
                "preferredName": "C. Lopez-Barrio",
                "firstName": "C.",
                "lastName": "Lopez-Barrio"
            }
        ]
    },
    {
        "publicationNumber": "3227",
        "doi": "10.1109/EURDAC.1993.410630",
        "publicationYear": "1993",
        "publicationDate": "20-24 Sept. 1993",
        "articleNumber": "410630",
        "articleTitle": "Interface specification and synthesis for VHDL processes",
        "volume": null,
        "issue": null,
        "startPage": "152",
        "endPage": "157",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of EURO-DAC 93 and EURO-VHDL 93- European Design Automation Conference",
        "authors": [
            {
                "id": 37354751400,
                "preferredName": "P. Gutberlet",
                "firstName": "P.",
                "lastName": "Gutberlet"
            },
            {
                "id": 37267029700,
                "preferredName": "W. Rosenstiel",
                "firstName": "W.",
                "lastName": "Rosenstiel"
            }
        ]
    },
    {
        "publicationNumber": "3227",
        "doi": "10.1109/EURDAC.1993.410634",
        "publicationYear": "1993",
        "publicationDate": "20-24 Sept. 1993",
        "articleNumber": "410634",
        "articleTitle": "Demosthenes-A technology-independent power DMOS layout generator",
        "volume": null,
        "issue": null,
        "startPage": "178",
        "endPage": "183",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of EURO-DAC 93 and EURO-VHDL 93- European Design Automation Conference",
        "authors": [
            {
                "id": 37088076943,
                "preferredName": "G. Fourneris",
                "firstName": "G.",
                "lastName": "Fourneris"
            },
            {
                "id": 37088078397,
                "preferredName": "N. Bekkara",
                "firstName": "N.",
                "lastName": "Bekkara"
            },
            {
                "id": 37377011000,
                "preferredName": "J. Benkoski",
                "firstName": "J.",
                "lastName": "Benkoski"
            },
            {
                "id": 37284706300,
                "preferredName": "L. Zullino",
                "firstName": "L.",
                "lastName": "Zullino"
            },
            {
                "id": 37088077719,
                "preferredName": "D. Spatafora",
                "firstName": "D.",
                "lastName": "Spatafora"
            },
            {
                "id": 37089258965,
                "preferredName": "G. Martino",
                "firstName": "G.",
                "lastName": "Martino"
            }
        ]
    },
    {
        "publicationNumber": "3227",
        "doi": "10.1109/EURDAC.1993.410640",
        "publicationYear": "1993",
        "publicationDate": "20-24 Sept. 1993",
        "articleNumber": "410640",
        "articleTitle": "Layout-level design for testability rules for a CMOS cell library",
        "volume": null,
        "issue": null,
        "startPage": "214",
        "endPage": "218",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of EURO-DAC 93 and EURO-VHDL 93- European Design Automation Conference",
        "authors": [
            {
                "id": 37300341100,
                "preferredName": "M. Rullan",
                "firstName": "M.",
                "lastName": "Rullan"
            },
            {
                "id": 37349612700,
                "preferredName": "F.C. Blom",
                "firstName": "F.C.",
                "lastName": "Blom"
            },
            {
                "id": 37345261500,
                "preferredName": "J. Oliver",
                "firstName": "J.",
                "lastName": "Oliver"
            },
            {
                "id": 37341727800,
                "preferredName": "C. Ferrer",
                "firstName": "C.",
                "lastName": "Ferrer"
            }
        ]
    },
    {
        "publicationNumber": "3227",
        "doi": "10.1109/EURDAC.1993.410617",
        "publicationYear": "1993",
        "publicationDate": "20-24 Sept. 1993",
        "articleNumber": "410617",
        "articleTitle": "An approach to module binding by fuzzy partitioning",
        "volume": null,
        "issue": null,
        "startPage": "58",
        "endPage": "63",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of EURO-DAC 93 and EURO-VHDL 93- European Design Automation Conference",
        "authors": [
            {
                "id": 37272589200,
                "preferredName": "R. Hermida",
                "firstName": "R.",
                "lastName": "Hermida"
            },
            {
                "id": 37270484100,
                "preferredName": "M. Fernandez",
                "firstName": "M.",
                "lastName": "Fernandez"
            },
            {
                "id": 37331004200,
                "preferredName": "F. Tirado",
                "firstName": "F.",
                "lastName": "Tirado"
            },
            {
                "id": 37343294100,
                "preferredName": "V. Sanchez",
                "firstName": "V.",
                "lastName": "Sanchez"
            },
            {
                "id": 38144288400,
                "preferredName": "P. Ruperez",
                "firstName": "P.",
                "lastName": "Ruperez"
            }
        ]
    },
    {
        "publicationNumber": "3227",
        "doi": "10.1109/EURDAC.1993.410621",
        "publicationYear": "1993",
        "publicationDate": "20-24 Sept. 1993",
        "articleNumber": "410621",
        "articleTitle": "A consistent nonlinear simulation environment based on improved harmonic balance techniques",
        "volume": null,
        "issue": null,
        "startPage": "90",
        "endPage": "95",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of EURO-DAC 93 and EURO-VHDL 93- European Design Automation Conference",
        "authors": [
            {
                "id": 37384636700,
                "preferredName": "J.T. Yao",
                "firstName": "J.T.",
                "lastName": "Yao"
            },
            {
                "id": 37345771400,
                "preferredName": "A.T. Yang",
                "firstName": "A.T.",
                "lastName": "Yang"
            }
        ]
    },
    {
        "publicationNumber": "3227",
        "doi": "10.1109/EURDAC.1993.410700",
        "publicationYear": "1993",
        "publicationDate": "20-24 Sept. 1993",
        "articleNumber": "410700",
        "articleTitle": "Aspects of realizing the CFI design representation specification in the NELSIS framework",
        "volume": null,
        "issue": null,
        "startPage": "372",
        "endPage": "377",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of EURO-DAC 93 and EURO-VHDL 93- European Design Automation Conference",
        "authors": [
            {
                "id": 37389679500,
                "preferredName": "P. Kist",
                "firstName": "P.",
                "lastName": "Kist"
            },
            {
                "id": 37088108021,
                "preferredName": "R. Leuken",
                "firstName": "R.",
                "lastName": "Leuken"
            },
            {
                "id": 37378924400,
                "preferredName": "M. Sim",
                "firstName": "M.",
                "lastName": "Sim"
            }
        ]
    },
    {
        "publicationNumber": "3227",
        "doi": "10.1109/EURDAC.1993.410672",
        "publicationYear": "1993",
        "publicationDate": "20-24 Sept. 1993",
        "articleNumber": "410672",
        "articleTitle": "TONIC: A timing database for VLSI design",
        "volume": null,
        "issue": null,
        "startPage": "426",
        "endPage": "431",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of EURO-DAC 93 and EURO-VHDL 93- European Design Automation Conference",
        "authors": [
            {
                "id": 37088118676,
                "preferredName": "G. Schulte",
                "firstName": "G.",
                "lastName": "Schulte"
            },
            {
                "id": 37377565600,
                "preferredName": "P. Tong",
                "firstName": "P.",
                "lastName": "Tong"
            },
            {
                "id": 37270384700,
                "preferredName": "S. Rusu",
                "firstName": "S.",
                "lastName": "Rusu"
            },
            {
                "id": 37089117212,
                "preferredName": "S. Taylor",
                "firstName": "S.",
                "lastName": "Taylor"
            }
        ]
    },
    {
        "publicationNumber": "3227",
        "doi": "10.1109/EURDAC.1993.410647",
        "publicationYear": "1993",
        "publicationDate": "20-24 Sept. 1993",
        "articleNumber": "410647",
        "articleTitle": "REGGEN-Test pattern generation on register transfer level",
        "volume": null,
        "issue": null,
        "startPage": "259",
        "endPage": "264",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of EURO-DAC 93 and EURO-VHDL 93- European Design Automation Conference",
        "authors": [
            {
                "id": 38144214000,
                "preferredName": "A. Magdolen",
                "firstName": "A.",
                "lastName": "Magdolen"
            },
            {
                "id": 38144192800,
                "preferredName": "J. Bezakova",
                "firstName": "J.",
                "lastName": "Bezakova"
            },
            {
                "id": 37320302700,
                "preferredName": "E. Gramatova",
                "firstName": "E.",
                "lastName": "Gramatova"
            },
            {
                "id": 37296342800,
                "preferredName": "M. Fischerova",
                "firstName": "M.",
                "lastName": "Fischerova"
            }
        ]
    },
    {
        "publicationNumber": "3227",
        "doi": "10.1109/EURDAC.1993.410651",
        "publicationYear": "1993",
        "publicationDate": "20-24 Sept. 1993",
        "articleNumber": "410651",
        "articleTitle": "A practical approach to EMC for printed circuit board (PCB) and multichip module (MCM) design",
        "volume": null,
        "issue": null,
        "startPage": "284",
        "endPage": "289",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of EURO-DAC 93 and EURO-VHDL 93- European Design Automation Conference",
        "authors": [
            {
                "id": 37088074512,
                "preferredName": "J. Berrie",
                "firstName": "J.",
                "lastName": "Berrie"
            },
            {
                "id": 37088074654,
                "preferredName": "A. Slade",
                "firstName": "A.",
                "lastName": "Slade"
            }
        ]
    },
    {
        "publicationNumber": "3227",
        "doi": "10.1109/EURDAC.1993.410653",
        "publicationYear": "1993",
        "publicationDate": "20-24 Sept. 1993",
        "articleNumber": "410653",
        "articleTitle": "SPAN: Tightly coupled thermal and electrical simulation",
        "volume": null,
        "issue": null,
        "startPage": "294",
        "endPage": "298",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of EURO-DAC 93 and EURO-VHDL 93- European Design Automation Conference",
        "authors": [
            {
                "id": 37348373300,
                "preferredName": "B. Klaassen",
                "firstName": "B.",
                "lastName": "Klaassen"
            },
            {
                "id": 37377699500,
                "preferredName": "K.L. Paap",
                "firstName": "K.L.",
                "lastName": "Paap"
            }
        ]
    },
    {
        "publicationNumber": "3227",
        "doi": "10.1109/EURDAC.1993.410620",
        "publicationYear": "1993",
        "publicationDate": "20-24 Sept. 1993",
        "articleNumber": "410620",
        "articleTitle": "A novel and efficient technique for transient analysis of tightly coupled circuits: The integral equation method (IEM)",
        "volume": null,
        "issue": null,
        "startPage": "86",
        "endPage": "89",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of EURO-DAC 93 and EURO-VHDL 93- European Design Automation Conference",
        "authors": [
            {
                "id": 37086809796,
                "preferredName": "M.N. Sabry",
                "firstName": "M.N.",
                "lastName": "Sabry"
            },
            {
                "id": 37271801900,
                "preferredName": "M.S. Tawfik",
                "firstName": "M.S.",
                "lastName": "Tawfik"
            },
            {
                "id": 38255923600,
                "preferredName": "H. Eltahawy",
                "firstName": "H.",
                "lastName": "Eltahawy"
            },
            {
                "id": 38284683600,
                "preferredName": "S.S. Garcia-Sabiro",
                "firstName": "S.S.",
                "lastName": "Garcia-Sabiro"
            },
            {
                "id": 37387297500,
                "preferredName": "J. Besnard",
                "firstName": "J.",
                "lastName": "Besnard"
            }
        ]
    },
    {
        "publicationNumber": "3227",
        "doi": "10.1109/EURDAC.1993.410694",
        "publicationYear": "1993",
        "publicationDate": "20-24 Sept. 1993",
        "articleNumber": "410694",
        "articleTitle": "Locally optimistic methods of concurrent simulation",
        "volume": null,
        "issue": null,
        "startPage": "572",
        "endPage": "576",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of EURO-DAC 93 and EURO-VHDL 93- European Design Automation Conference",
        "authors": [
            {
                "id": 37270877600,
                "preferredName": "D. Arvind",
                "firstName": "D.",
                "lastName": "Arvind"
            }
        ]
    },
    {
        "publicationNumber": "3227",
        "doi": "10.1109/EURDAC.1993.410622",
        "publicationYear": "1993",
        "publicationDate": "20-24 Sept. 1993",
        "articleNumber": "410622",
        "articleTitle": "Partitioning strategies within a distributed multilevel logic simulator including dynamic repartitioning",
        "volume": null,
        "issue": null,
        "startPage": "96",
        "endPage": "101",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of EURO-DAC 93 and EURO-VHDL 93- European Design Automation Conference",
        "authors": [
            {
                "id": 37087806413,
                "preferredName": "N. Simic",
                "firstName": "N.",
                "lastName": "Simic"
            },
            {
                "id": 37087806199,
                "preferredName": "H. Ortner",
                "firstName": "H.",
                "lastName": "Ortner"
            }
        ]
    },
    {
        "publicationNumber": "3227",
        "doi": "10.1109/EURDAC.1993.410663",
        "publicationYear": "1993",
        "publicationDate": "20-24 Sept. 1993",
        "articleNumber": "410663",
        "articleTitle": "Implementation of the conception of flexible integration within the CADS framework",
        "volume": null,
        "issue": null,
        "startPage": "366",
        "endPage": "371",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of EURO-DAC 93 and EURO-VHDL 93- European Design Automation Conference",
        "authors": [
            {
                "id": 37355639000,
                "preferredName": "V.A. Shepelev",
                "firstName": "V.A.",
                "lastName": "Shepelev"
            },
            {
                "id": 37087687256,
                "preferredName": "A.V. Vlasov",
                "firstName": "A.V.",
                "lastName": "Vlasov"
            }
        ]
    },
    {
        "publicationNumber": "3227",
        "doi": "10.1109/EURDAC.1993.410628",
        "publicationYear": "1993",
        "publicationDate": "20-24 Sept. 1993",
        "articleNumber": "410628",
        "articleTitle": "Computer-aided technique for optimal design of defect-tolerant VLSI with built-in redundancy",
        "volume": null,
        "issue": null,
        "startPage": "136",
        "endPage": "141",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of EURO-DAC 93 and EURO-VHDL 93- European Design Automation Conference",
        "authors": [
            {
                "id": 37087168123,
                "preferredName": "I. Shagurin",
                "firstName": "I.",
                "lastName": "Shagurin"
            },
            {
                "id": 37089073832,
                "preferredName": "A. Ivanov",
                "firstName": "A.",
                "lastName": "Ivanov"
            }
        ]
    },
    {
        "publicationNumber": "3227",
        "doi": "10.1109/EURDAC.1993.410632",
        "publicationYear": "1993",
        "publicationDate": "20-24 Sept. 1993",
        "articleNumber": "410632",
        "articleTitle": "State-machine-development-tool for high-level-design entry and simulation",
        "volume": null,
        "issue": null,
        "startPage": "164",
        "endPage": "169",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of EURO-DAC 93 and EURO-VHDL 93- European Design Automation Conference",
        "authors": [
            {
                "id": 37442836300,
                "preferredName": "U. Bruning",
                "firstName": "U.",
                "lastName": "Bruning"
            },
            {
                "id": 38156317900,
                "preferredName": "G. Radke",
                "firstName": "G.",
                "lastName": "Radke"
            },
            {
                "id": 38144272200,
                "preferredName": "J. Sladky",
                "firstName": "J.",
                "lastName": "Sladky"
            }
        ]
    },
    {
        "publicationNumber": "3227",
        "doi": "10.1109/EURDAC.1993.410671",
        "publicationYear": "1993",
        "publicationDate": "20-24 Sept. 1993",
        "articleNumber": "410671",
        "articleTitle": "Next generation environment for extremely fast test pattern generation",
        "volume": null,
        "issue": null,
        "startPage": "422",
        "endPage": "425",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of EURO-DAC 93 and EURO-VHDL 93- European Design Automation Conference",
        "authors": [
            {
                "id": 37088088338,
                "preferredName": "G. Pulini",
                "firstName": "G.",
                "lastName": "Pulini"
            },
            {
                "id": 37088090519,
                "preferredName": "S. Hamacher",
                "firstName": "S.",
                "lastName": "Hamacher"
            }
        ]
    },
    {
        "publicationNumber": "3227",
        "doi": "10.1109/EURDAC.1993.410669",
        "publicationYear": "1993",
        "publicationDate": "20-24 Sept. 1993",
        "articleNumber": "410669",
        "articleTitle": "An HDL approach to board-level BIST",
        "volume": null,
        "issue": null,
        "startPage": "410",
        "endPage": "415",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of EURO-DAC 93 and EURO-VHDL 93- European Design Automation Conference",
        "authors": [
            {
                "id": 37298792600,
                "preferredName": "G.R. Alves",
                "firstName": "G.R.",
                "lastName": "Alves"
            },
            {
                "id": 37298789500,
                "preferredName": "M.G. Gericota",
                "firstName": "M.G.",
                "lastName": "Gericota"
            },
            {
                "id": 37087694995,
                "preferredName": "J.L. Ramalho",
                "firstName": "J.L.",
                "lastName": "Ramalho"
            },
            {
                "id": 38615114600,
                "preferredName": "J.M.M. Ferreira",
                "firstName": "J.M.M.",
                "lastName": "Ferreira"
            }
        ]
    },
    {
        "publicationNumber": "3227",
        "doi": "10.1109/EURDAC.1993.410636",
        "publicationYear": "1993",
        "publicationDate": "20-24 Sept. 1993",
        "articleNumber": "410636",
        "articleTitle": "GASTIM: A timing analyzer for GaAs digital circuits",
        "volume": null,
        "issue": null,
        "startPage": "190",
        "endPage": "195",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of EURO-DAC 93 and EURO-VHDL 93- European Design Automation Conference",
        "authors": [
            {
                "id": 37286830600,
                "preferredName": "A. Hernandez",
                "firstName": "A.",
                "lastName": "Hernandez"
            },
            {
                "id": 38149724900,
                "preferredName": "L. Gomez",
                "firstName": "L.",
                "lastName": "Gomez"
            },
            {
                "id": 37347336000,
                "preferredName": "A. Nunez",
                "firstName": "A.",
                "lastName": "Nunez"
            }
        ]
    },
    {
        "publicationNumber": "3227",
        "doi": "10.1109/EURDAC.1993.410675",
        "publicationYear": "1993",
        "publicationDate": "20-24 Sept. 1993",
        "articleNumber": "410675",
        "articleTitle": "Test generation based on synthesizable VHDL descriptions",
        "volume": null,
        "issue": null,
        "startPage": "446",
        "endPage": "451",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of EURO-DAC 93 and EURO-VHDL 93- European Design Automation Conference",
        "authors": [
            {
                "id": 37089146422,
                "preferredName": "M. Masud",
                "firstName": "M.",
                "lastName": "Masud"
            },
            {
                "id": 37272610500,
                "preferredName": "M. Karunaratne",
                "firstName": "M.",
                "lastName": "Karunaratne"
            }
        ]
    },
    {
        "publicationNumber": "3227",
        "doi": "10.1109/EURDAC.1993.410650",
        "publicationYear": "1993",
        "publicationDate": "20-24 Sept. 1993",
        "articleNumber": "410650",
        "articleTitle": "The CALLAS synthesis system and its application to mechatronic ASIC design problems",
        "volume": null,
        "issue": null,
        "startPage": "278",
        "endPage": "283",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of EURO-DAC 93 and EURO-VHDL 93- European Design Automation Conference",
        "authors": [
            {
                "id": 37388897500,
                "preferredName": "P. Windirsch",
                "firstName": "P.",
                "lastName": "Windirsch"
            },
            {
                "id": 37376510000,
                "preferredName": "P. Duzy",
                "firstName": "P.",
                "lastName": "Duzy"
            }
        ]
    },
    {
        "publicationNumber": "3227",
        "doi": "10.1109/EURDAC.1993.410648",
        "publicationYear": "1993",
        "publicationDate": "20-24 Sept. 1993",
        "articleNumber": "410648",
        "articleTitle": "On the minimal test set for single fault location",
        "volume": null,
        "issue": null,
        "startPage": "265",
        "endPage": "270",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of EURO-DAC 93 and EURO-VHDL 93- European Design Automation Conference",
        "authors": [
            {
                "id": 37382764900,
                "preferredName": "X. Sun",
                "firstName": "X.",
                "lastName": "Sun"
            },
            {
                "id": 37279999000,
                "preferredName": "F. Lombardi",
                "firstName": "F.",
                "lastName": "Lombardi"
            },
            {
                "id": 37273958200,
                "preferredName": "D. Sciuto",
                "firstName": "D.",
                "lastName": "Sciuto"
            }
        ]
    },
    {
        "publicationNumber": "3227",
        "doi": "10.1109/EURDAC.1993.410627",
        "publicationYear": "1993",
        "publicationDate": "20-24 Sept. 1993",
        "articleNumber": "410627",
        "articleTitle": "Dynamic variable reordering for BDD minimization",
        "volume": null,
        "issue": null,
        "startPage": "130",
        "endPage": "135",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of EURO-DAC 93 and EURO-VHDL 93- European Design Automation Conference",
        "authors": [
            {
                "id": 38271852300,
                "preferredName": "E. Felt",
                "firstName": "E.",
                "lastName": "Felt"
            },
            {
                "id": 37349330900,
                "preferredName": "G. York",
                "firstName": "G.",
                "lastName": "York"
            },
            {
                "id": 37275814500,
                "preferredName": "R. Brayton",
                "firstName": "R.",
                "lastName": "Brayton"
            },
            {
                "id": 38271978500,
                "preferredName": "A. Sangiovanni-Vincentelli",
                "firstName": "A.",
                "lastName": "Sangiovanni-Vincentelli"
            }
        ]
    },
    {
        "publicationNumber": "3227",
        "doi": "10.1109/EURDAC.1993.410623",
        "publicationYear": "1993",
        "publicationDate": "20-24 Sept. 1993",
        "articleNumber": "410623",
        "articleTitle": "Graph based analysis of FPGA routing",
        "volume": null,
        "issue": null,
        "startPage": "104",
        "endPage": "109",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of EURO-DAC 93 and EURO-VHDL 93- European Design Automation Conference",
        "authors": [
            {
                "id": 38201231100,
                "preferredName": "Y.-L. Wu",
                "firstName": "Y.-L.",
                "lastName": "Wu"
            },
            {
                "id": 37274844200,
                "preferredName": "M. Marek-Sadowska",
                "firstName": "M.",
                "lastName": "Marek-Sadowska"
            }
        ]
    },
    {
        "publicationNumber": "3227",
        "doi": "10.1109/EURDAC.1993.410654",
        "publicationYear": "1993",
        "publicationDate": "20-24 Sept. 1993",
        "articleNumber": "410654",
        "articleTitle": "GAFPGA: Genetic algorithm for FPGA technology mapping",
        "volume": null,
        "issue": null,
        "startPage": "300",
        "endPage": "305",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of EURO-DAC 93 and EURO-VHDL 93- European Design Automation Conference",
        "authors": [
            {
                "id": 38144280400,
                "preferredName": "V. Kommu",
                "firstName": "V.",
                "lastName": "Kommu"
            },
            {
                "id": 37276072700,
                "preferredName": "I. Pomeranz",
                "firstName": "I.",
                "lastName": "Pomeranz"
            }
        ]
    },
    {
        "publicationNumber": "3227",
        "doi": "10.1109/EURDAC.1993.410646",
        "publicationYear": "1993",
        "publicationDate": "20-24 Sept. 1993",
        "articleNumber": "410646",
        "articleTitle": "A method for diagnosing implementation errors in synchronous sequential circuits and its implications on synthesis",
        "volume": null,
        "issue": null,
        "startPage": "252",
        "endPage": "258",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of EURO-DAC 93 and EURO-VHDL 93- European Design Automation Conference",
        "authors": [
            {
                "id": 37276072700,
                "preferredName": "I. Pomeranz",
                "firstName": "I.",
                "lastName": "Pomeranz"
            },
            {
                "id": 37276068300,
                "preferredName": "S.M. Reddy",
                "firstName": "S.M.",
                "lastName": "Reddy"
            }
        ]
    },
    {
        "publicationNumber": "3227",
        "doi": "10.1109/EURDAC.1993.410655",
        "publicationYear": "1993",
        "publicationDate": "20-24 Sept. 1993",
        "articleNumber": "410655",
        "articleTitle": "Realizing expression graphs using table-lookup FPGAs",
        "volume": null,
        "issue": null,
        "startPage": "306",
        "endPage": "311",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of EURO-DAC 93 and EURO-VHDL 93- European Design Automation Conference",
        "authors": [
            {
                "id": 37089130910,
                "preferredName": "I. Levin",
                "firstName": "I.",
                "lastName": "Levin"
            },
            {
                "id": 37565129100,
                "preferredName": "R.Y. Pinter",
                "firstName": "R.Y.",
                "lastName": "Pinter"
            }
        ]
    },
    {
        "publicationNumber": "3227",
        "doi": "10.1109/EURDAC.1993.410670",
        "publicationYear": "1993",
        "publicationDate": "20-24 Sept. 1993",
        "articleNumber": "410670",
        "articleTitle": "Technology independent boundary scan synthesis (design flow issues)",
        "volume": null,
        "issue": null,
        "startPage": "416",
        "endPage": "421",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of EURO-DAC 93 and EURO-VHDL 93- European Design Automation Conference",
        "authors": [
            {
                "id": 38141215200,
                "preferredName": "M.F. Robinson",
                "firstName": "M.F.",
                "lastName": "Robinson"
            }
        ]
    },
    {
        "publicationNumber": "3227",
        "doi": "10.1109/EURDAC.1993.410626",
        "publicationYear": "1993",
        "publicationDate": "20-24 Sept. 1993",
        "articleNumber": "410626",
        "articleTitle": "An efficient tool for system-level verification of behaviors and temporal properties",
        "volume": null,
        "issue": null,
        "startPage": "124",
        "endPage": "129",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of EURO-DAC 93 and EURO-VHDL 93- European Design Automation Conference",
        "authors": [
            {
                "id": 37327263900,
                "preferredName": "P. Camurati",
                "firstName": "P.",
                "lastName": "Camurati"
            },
            {
                "id": 37275850500,
                "preferredName": "F. Corno",
                "firstName": "F.",
                "lastName": "Corno"
            },
            {
                "id": 37323155800,
                "preferredName": "P. Prinetto",
                "firstName": "P.",
                "lastName": "Prinetto"
            }
        ]
    },
    {
        "publicationNumber": "3227",
        "doi": "10.1109/EURDAC.1993.410618",
        "publicationYear": "1993",
        "publicationDate": "20-24 Sept. 1993",
        "articleNumber": "410618",
        "articleTitle": "A new performance driven macro-cell placement algorithm",
        "volume": null,
        "issue": null,
        "startPage": "66",
        "endPage": "71",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of EURO-DAC 93 and EURO-VHDL 93- European Design Automation Conference",
        "authors": [
            {
                "id": 37348370900,
                "preferredName": "T.-S. Tia",
                "firstName": "T.-S.",
                "lastName": "Tia"
            },
            {
                "id": 37280619500,
                "preferredName": "C.L. Liu",
                "firstName": "C.L.",
                "lastName": "Liu"
            }
        ]
    },
    {
        "publicationNumber": "3227",
        "doi": "10.1109/EURDAC.1993.410611",
        "publicationYear": "1993",
        "publicationDate": "20-24 Sept. 1993",
        "articleNumber": "410611",
        "articleTitle": "Post-analysis-based clustering dramatically improves the Fiduccia-Mattheyses algorithm",
        "volume": null,
        "issue": null,
        "startPage": "22",
        "endPage": "27",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of EURO-DAC 93 and EURO-VHDL 93- European Design Automation Conference",
        "authors": [
            {
                "id": 37351784400,
                "preferredName": "Y. Saab",
                "firstName": "Y.",
                "lastName": "Saab"
            }
        ]
    },
    {
        "publicationNumber": "3227",
        "doi": "10.1109/EURDAC.1993.410668",
        "publicationYear": "1993",
        "publicationDate": "20-24 Sept. 1993",
        "articleNumber": "410668",
        "articleTitle": "On the implementation of an efficient performance driven generator for conditional-sum-adders",
        "volume": null,
        "issue": null,
        "startPage": "402",
        "endPage": "407",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of EURO-DAC 93 and EURO-VHDL 93- European Design Automation Conference",
        "authors": [
            {
                "id": 37273427200,
                "preferredName": "B. Becker",
                "firstName": "B.",
                "lastName": "Becker"
            },
            {
                "id": 37276502700,
                "preferredName": "R. Drechsler",
                "firstName": "R.",
                "lastName": "Drechsler"
            },
            {
                "id": 37296656600,
                "preferredName": "P. Molitor",
                "firstName": "P.",
                "lastName": "Molitor"
            }
        ]
    },
    {
        "publicationNumber": "3227",
        "doi": "10.1109/EURDAC.1993.410698",
        "publicationYear": "1993",
        "publicationDate": "20-24 Sept. 1993",
        "articleNumber": "410698",
        "articleTitle": "Best-so-far vs. where-you-are: New perspectives on simulated annealing for CAD",
        "volume": null,
        "issue": null,
        "startPage": "78",
        "endPage": "83",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of EURO-DAC 93 and EURO-VHDL 93- European Design Automation Conference",
        "authors": [
            {
                "id": 37388490200,
                "preferredName": "K.D. Boese",
                "firstName": "K.D.",
                "lastName": "Boese"
            },
            {
                "id": 37273666400,
                "preferredName": "A.B. Kahng",
                "firstName": "A.B.",
                "lastName": "Kahng"
            },
            {
                "id": 37087542314,
                "preferredName": "C.-W.A. Tsao",
                "firstName": "C.-W.A.",
                "lastName": "Tsao"
            }
        ]
    },
    {
        "publicationNumber": "3227",
        "doi": "10.1109/EURDAC.1993.410616",
        "publicationYear": "1993",
        "publicationDate": "20-24 Sept. 1993",
        "articleNumber": "410616",
        "articleTitle": "Regular schedules for scalable design of IIR filters",
        "volume": null,
        "issue": null,
        "startPage": "52",
        "endPage": "57",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of EURO-DAC 93 and EURO-VHDL 93- European Design Automation Conference",
        "authors": [
            {
                "id": 37350789600,
                "preferredName": "H. Wang",
                "firstName": "H.",
                "lastName": "Wang"
            },
            {
                "id": 37265889400,
                "preferredName": "N. Dutt",
                "firstName": "N.",
                "lastName": "Dutt"
            },
            {
                "id": 37271711300,
                "preferredName": "A. Nicolau",
                "firstName": "A.",
                "lastName": "Nicolau"
            }
        ]
    },
    {
        "publicationNumber": "3227",
        "doi": "10.1109/EURDAC.1993.410605",
        "publicationYear": "1993",
        "publicationDate": "20-24 Sept. 1993",
        "articleNumber": "410605",
        "articleTitle": "Proceedings of EURO-DAC 93 and EURO-VHDL 93- European Design Automation Conference",
        "volume": null,
        "issue": null,
        "startPage": "0_1",
        "endPage": null,
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Proceedings of EURO-DAC 93 and EURO-VHDL 93- European Design Automation Conference",
        "authors": []
    }
]