TimeQuest Timing Analyzer report for Secador
Thu Nov 15 16:42:48 2018
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'CSK'
 12. Slow Model Hold: 'CSK'
 13. Slow Model Recovery: 'CSK'
 14. Slow Model Removal: 'CSK'
 15. Slow Model Minimum Pulse Width: 'CSK'
 16. Setup Times
 17. Hold Times
 18. Clock to Output Times
 19. Minimum Clock to Output Times
 20. Fast Model Setup Summary
 21. Fast Model Hold Summary
 22. Fast Model Recovery Summary
 23. Fast Model Removal Summary
 24. Fast Model Minimum Pulse Width Summary
 25. Fast Model Setup: 'CSK'
 26. Fast Model Hold: 'CSK'
 27. Fast Model Recovery: 'CSK'
 28. Fast Model Removal: 'CSK'
 29. Fast Model Minimum Pulse Width: 'CSK'
 30. Setup Times
 31. Hold Times
 32. Clock to Output Times
 33. Minimum Clock to Output Times
 34. Multicorner Timing Analysis Summary
 35. Setup Times
 36. Hold Times
 37. Clock to Output Times
 38. Minimum Clock to Output Times
 39. Setup Transfers
 40. Hold Transfers
 41. Recovery Transfers
 42. Removal Transfers
 43. Report TCCS
 44. Report RSKM
 45. Unconstrained Paths
 46. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.0.0 Build 156 04/24/2013 SJ Web Edition ;
; Revision Name      ; Secador                                            ;
; Device Family      ; Cyclone II                                         ;
; Device Name        ; EP2C35F672C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Unavailable                                        ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; CSK        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CSK } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+-----------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                   ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 424.09 MHz ; 420.17 MHz      ; CSK        ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------+
; Slow Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; CSK   ; -1.358 ; -2.455        ;
+-------+--------+---------------+


+-------------------------------+
; Slow Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; CSK   ; 0.119 ; 0.000         ;
+-------+-------+---------------+


+--------------------------------+
; Slow Model Recovery Summary    ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; CSK   ; -0.272 ; -0.272        ;
+-------+--------+---------------+


+-------------------------------+
; Slow Model Removal Summary    ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; CSK   ; 0.234 ; 0.000         ;
+-------+-------+---------------+


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; CSK   ; -1.380 ; -13.380               ;
+-------+--------+-----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CSK'                                                                                                                                                                                                                                                                                ;
+--------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                  ; To Node                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.358 ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[0] ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[3] ; CSK          ; CSK         ; 1.000        ; -0.808     ; 1.586      ;
; -1.297 ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[1] ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[3] ; CSK          ; CSK         ; 1.000        ; -0.808     ; 1.525      ;
; -1.252 ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[2] ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[3] ; CSK          ; CSK         ; 1.000        ; -0.808     ; 1.480      ;
; -0.479 ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[0] ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[2] ; CSK          ; CSK         ; 1.000        ; 0.000      ; 1.515      ;
; -0.418 ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[1] ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[2] ; CSK          ; CSK         ; 1.000        ; 0.000      ; 1.454      ;
; -0.408 ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[0] ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[1] ; CSK          ; CSK         ; 1.000        ; 0.000      ; 1.444      ;
; -0.094 ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                      ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                      ; CSK          ; CSK         ; 1.000        ; 0.000      ; 1.130      ;
; -0.058 ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[2] ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[2] ; CSK          ; CSK         ; 1.000        ; 0.000      ; 1.094      ;
; -0.035 ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[1] ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[1] ; CSK          ; CSK         ; 1.000        ; 0.000      ; 1.071      ;
; -0.033 ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                      ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                      ; CSK          ; CSK         ; 1.000        ; 0.000      ; 1.069      ;
; -0.033 ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                      ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                      ; CSK          ; CSK         ; 1.000        ; 0.000      ; 1.069      ;
; -0.025 ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[0] ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[0] ; CSK          ; CSK         ; 1.000        ; 0.000      ; 1.061      ;
; -0.025 ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                      ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                      ; CSK          ; CSK         ; 1.000        ; 0.000      ; 1.061      ;
; 0.063  ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[3] ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[3] ; CSK          ; CSK         ; 1.000        ; 0.000      ; 0.973      ;
; 0.109  ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                      ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                      ; CSK          ; CSK         ; 1.000        ; 0.000      ; 0.927      ;
; 0.111  ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                      ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                      ; CSK          ; CSK         ; 1.000        ; 0.000      ; 0.925      ;
; 0.113  ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                      ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                      ; CSK          ; CSK         ; 1.000        ; 0.000      ; 0.923      ;
; 0.414  ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[2] ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                      ; CSK          ; CSK         ; 0.500        ; 1.829      ; 1.951      ;
; 0.414  ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[2] ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                      ; CSK          ; CSK         ; 0.500        ; 1.829      ; 1.951      ;
; 0.415  ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[2] ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                      ; CSK          ; CSK         ; 0.500        ; 1.829      ; 1.950      ;
; 0.415  ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[2] ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                      ; CSK          ; CSK         ; 0.500        ; 1.829      ; 1.950      ;
; 0.417  ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[2] ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                      ; CSK          ; CSK         ; 0.500        ; 1.829      ; 1.948      ;
; 0.419  ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[2] ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                      ; CSK          ; CSK         ; 0.500        ; 1.829      ; 1.946      ;
; 0.421  ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[2] ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                      ; CSK          ; CSK         ; 0.500        ; 1.829      ; 1.944      ;
; 0.421  ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[2] ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                      ; CSK          ; CSK         ; 0.500        ; 1.829      ; 1.944      ;
; 0.506  ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[1] ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                      ; CSK          ; CSK         ; 0.500        ; 1.829      ; 1.859      ;
; 0.506  ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[1] ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                      ; CSK          ; CSK         ; 0.500        ; 1.829      ; 1.859      ;
; 0.507  ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[1] ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                      ; CSK          ; CSK         ; 0.500        ; 1.829      ; 1.858      ;
; 0.507  ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[1] ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                      ; CSK          ; CSK         ; 0.500        ; 1.829      ; 1.858      ;
; 0.509  ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[1] ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                      ; CSK          ; CSK         ; 0.500        ; 1.829      ; 1.856      ;
; 0.511  ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[1] ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                      ; CSK          ; CSK         ; 0.500        ; 1.829      ; 1.854      ;
; 0.513  ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[1] ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                      ; CSK          ; CSK         ; 0.500        ; 1.829      ; 1.852      ;
; 0.513  ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[1] ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                      ; CSK          ; CSK         ; 0.500        ; 1.829      ; 1.852      ;
; 0.644  ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[0] ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                      ; CSK          ; CSK         ; 0.500        ; 1.829      ; 1.721      ;
; 0.644  ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[0] ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                      ; CSK          ; CSK         ; 0.500        ; 1.829      ; 1.721      ;
; 0.645  ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[0] ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                      ; CSK          ; CSK         ; 0.500        ; 1.829      ; 1.720      ;
; 0.645  ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[0] ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                      ; CSK          ; CSK         ; 0.500        ; 1.829      ; 1.720      ;
; 0.647  ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[0] ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                      ; CSK          ; CSK         ; 0.500        ; 1.829      ; 1.718      ;
; 0.649  ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[0] ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                      ; CSK          ; CSK         ; 0.500        ; 1.829      ; 1.716      ;
; 0.651  ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[0] ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                      ; CSK          ; CSK         ; 0.500        ; 1.829      ; 1.714      ;
; 0.651  ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[0] ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                      ; CSK          ; CSK         ; 0.500        ; 1.829      ; 1.714      ;
+--------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CSK'                                                                                                                                                                                                                                                                                ;
+-------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                  ; To Node                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.119 ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[0] ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                      ; CSK          ; CSK         ; -0.500       ; 1.829      ; 1.714      ;
; 0.119 ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[0] ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                      ; CSK          ; CSK         ; -0.500       ; 1.829      ; 1.714      ;
; 0.121 ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[0] ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                      ; CSK          ; CSK         ; -0.500       ; 1.829      ; 1.716      ;
; 0.123 ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[0] ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                      ; CSK          ; CSK         ; -0.500       ; 1.829      ; 1.718      ;
; 0.125 ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[0] ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                      ; CSK          ; CSK         ; -0.500       ; 1.829      ; 1.720      ;
; 0.125 ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[0] ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                      ; CSK          ; CSK         ; -0.500       ; 1.829      ; 1.720      ;
; 0.126 ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[0] ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                      ; CSK          ; CSK         ; -0.500       ; 1.829      ; 1.721      ;
; 0.126 ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[0] ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                      ; CSK          ; CSK         ; -0.500       ; 1.829      ; 1.721      ;
; 0.257 ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[1] ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                      ; CSK          ; CSK         ; -0.500       ; 1.829      ; 1.852      ;
; 0.257 ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[1] ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                      ; CSK          ; CSK         ; -0.500       ; 1.829      ; 1.852      ;
; 0.259 ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[1] ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                      ; CSK          ; CSK         ; -0.500       ; 1.829      ; 1.854      ;
; 0.261 ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[1] ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                      ; CSK          ; CSK         ; -0.500       ; 1.829      ; 1.856      ;
; 0.263 ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[1] ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                      ; CSK          ; CSK         ; -0.500       ; 1.829      ; 1.858      ;
; 0.263 ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[1] ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                      ; CSK          ; CSK         ; -0.500       ; 1.829      ; 1.858      ;
; 0.264 ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[1] ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                      ; CSK          ; CSK         ; -0.500       ; 1.829      ; 1.859      ;
; 0.264 ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[1] ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                      ; CSK          ; CSK         ; -0.500       ; 1.829      ; 1.859      ;
; 0.349 ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[2] ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                      ; CSK          ; CSK         ; -0.500       ; 1.829      ; 1.944      ;
; 0.349 ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[2] ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                      ; CSK          ; CSK         ; -0.500       ; 1.829      ; 1.944      ;
; 0.351 ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[2] ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                      ; CSK          ; CSK         ; -0.500       ; 1.829      ; 1.946      ;
; 0.353 ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[2] ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                      ; CSK          ; CSK         ; -0.500       ; 1.829      ; 1.948      ;
; 0.355 ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[2] ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                      ; CSK          ; CSK         ; -0.500       ; 1.829      ; 1.950      ;
; 0.355 ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[2] ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                      ; CSK          ; CSK         ; -0.500       ; 1.829      ; 1.950      ;
; 0.356 ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[2] ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                      ; CSK          ; CSK         ; -0.500       ; 1.829      ; 1.951      ;
; 0.356 ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[2] ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                      ; CSK          ; CSK         ; -0.500       ; 1.829      ; 1.951      ;
; 0.657 ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                      ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                      ; CSK          ; CSK         ; 0.000        ; 0.000      ; 0.923      ;
; 0.659 ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                      ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                      ; CSK          ; CSK         ; 0.000        ; 0.000      ; 0.925      ;
; 0.661 ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                      ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                      ; CSK          ; CSK         ; 0.000        ; 0.000      ; 0.927      ;
; 0.707 ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[3] ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[3] ; CSK          ; CSK         ; 0.000        ; 0.000      ; 0.973      ;
; 0.795 ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[0] ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[0] ; CSK          ; CSK         ; 0.000        ; 0.000      ; 1.061      ;
; 0.795 ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                      ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                      ; CSK          ; CSK         ; 0.000        ; 0.000      ; 1.061      ;
; 0.803 ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                      ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                      ; CSK          ; CSK         ; 0.000        ; 0.000      ; 1.069      ;
; 0.803 ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                      ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                      ; CSK          ; CSK         ; 0.000        ; 0.000      ; 1.069      ;
; 0.805 ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[1] ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[1] ; CSK          ; CSK         ; 0.000        ; 0.000      ; 1.071      ;
; 0.828 ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[2] ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[2] ; CSK          ; CSK         ; 0.000        ; 0.000      ; 1.094      ;
; 0.864 ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                      ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                      ; CSK          ; CSK         ; 0.000        ; 0.000      ; 1.130      ;
; 1.178 ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[0] ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[1] ; CSK          ; CSK         ; 0.000        ; 0.000      ; 1.444      ;
; 1.188 ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[1] ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[2] ; CSK          ; CSK         ; 0.000        ; 0.000      ; 1.454      ;
; 1.249 ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[0] ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[2] ; CSK          ; CSK         ; 0.000        ; 0.000      ; 1.515      ;
; 2.022 ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[2] ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[3] ; CSK          ; CSK         ; 0.000        ; -0.808     ; 1.480      ;
; 2.067 ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[1] ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[3] ; CSK          ; CSK         ; 0.000        ; -0.808     ; 1.525      ;
; 2.128 ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[0] ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[3] ; CSK          ; CSK         ; 0.000        ; -0.808     ; 1.586      ;
+-------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'CSK'                                                                                                                                                                                                                                                                             ;
+--------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                  ; To Node                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.272 ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[3] ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[3] ; CSK          ; CSK         ; 1.000        ; 0.000      ; 1.308      ;
; 0.536  ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[3] ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[0] ; CSK          ; CSK         ; 1.000        ; 0.808      ; 1.308      ;
; 0.536  ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[3] ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[1] ; CSK          ; CSK         ; 1.000        ; 0.808      ; 1.308      ;
; 0.536  ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[3] ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[2] ; CSK          ; CSK         ; 1.000        ; 0.808      ; 1.308      ;
+--------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'CSK'                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                  ; To Node                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.234 ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[3] ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[0] ; CSK          ; CSK         ; 0.000        ; 0.808      ; 1.308      ;
; 0.234 ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[3] ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[1] ; CSK          ; CSK         ; 0.000        ; 0.808      ; 1.308      ;
; 0.234 ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[3] ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[2] ; CSK          ; CSK         ; 0.000        ; 0.808      ; 1.308      ;
; 1.042 ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[3] ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[3] ; CSK          ; CSK         ; 0.000        ; 0.000      ; 1.308      ;
+-------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CSK'                                                                                                                                                       ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                     ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CSK   ; Rise       ; CSK                                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CSK   ; Rise       ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CSK   ; Rise       ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CSK   ; Rise       ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CSK   ; Rise       ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CSK   ; Rise       ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CSK   ; Rise       ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CSK   ; Rise       ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CSK   ; Rise       ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CSK   ; Fall       ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CSK   ; Fall       ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CSK   ; Fall       ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CSK   ; Fall       ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CSK   ; Fall       ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CSK   ; Fall       ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CSK   ; Fall       ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CSK   ; Fall       ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CSK   ; Fall       ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CSK   ; Fall       ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CSK   ; Fall       ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CSK   ; Fall       ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CSK   ; Fall       ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CSK   ; Fall       ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CSK   ; Fall       ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CSK   ; Fall       ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CSK   ; Rise       ; CSK|combout                                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CSK   ; Rise       ; CSK|combout                                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CSK   ; Rise       ; CSK~clkctrl|inclk[0]                                                                                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CSK   ; Rise       ; CSK~clkctrl|inclk[0]                                                                                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CSK   ; Rise       ; CSK~clkctrl|outclk                                                                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CSK   ; Rise       ; CSK~clkctrl|outclk                                                                                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CSK   ; Fall       ; inst48|LPM_SHIFTREG_component|dffs[0]|clk                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CSK   ; Fall       ; inst48|LPM_SHIFTREG_component|dffs[0]|clk                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CSK   ; Fall       ; inst48|LPM_SHIFTREG_component|dffs[1]|clk                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CSK   ; Fall       ; inst48|LPM_SHIFTREG_component|dffs[1]|clk                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CSK   ; Fall       ; inst48|LPM_SHIFTREG_component|dffs[2]|clk                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CSK   ; Fall       ; inst48|LPM_SHIFTREG_component|dffs[2]|clk                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CSK   ; Fall       ; inst48|LPM_SHIFTREG_component|dffs[3]|clk                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CSK   ; Fall       ; inst48|LPM_SHIFTREG_component|dffs[3]|clk                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CSK   ; Fall       ; inst48|LPM_SHIFTREG_component|dffs[4]|clk                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CSK   ; Fall       ; inst48|LPM_SHIFTREG_component|dffs[4]|clk                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CSK   ; Fall       ; inst48|LPM_SHIFTREG_component|dffs[5]|clk                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CSK   ; Fall       ; inst48|LPM_SHIFTREG_component|dffs[5]|clk                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CSK   ; Fall       ; inst48|LPM_SHIFTREG_component|dffs[6]|clk                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CSK   ; Fall       ; inst48|LPM_SHIFTREG_component|dffs[6]|clk                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CSK   ; Fall       ; inst48|LPM_SHIFTREG_component|dffs[7]|clk                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CSK   ; Fall       ; inst48|LPM_SHIFTREG_component|dffs[7]|clk                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CSK   ; Fall       ; inst56|combout                                                                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CSK   ; Fall       ; inst56|combout                                                                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CSK   ; Rise       ; inst56|datab                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CSK   ; Rise       ; inst56|datab                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CSK   ; Fall       ; inst56~clkctrl|inclk[0]                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CSK   ; Fall       ; inst56~clkctrl|inclk[0]                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CSK   ; Fall       ; inst56~clkctrl|outclk                                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CSK   ; Fall       ; inst56~clkctrl|outclk                                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CSK   ; Rise       ; inst57|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CSK   ; Rise       ; inst57|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CSK   ; Rise       ; inst57|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CSK   ; Rise       ; inst57|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CSK   ; Rise       ; inst57|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CSK   ; Rise       ; inst57|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CSK   ; Rise       ; inst57|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CSK   ; Rise       ; inst57|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                                       ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; doria[*]  ; CSK        ; 1.619 ; 1.619 ; Fall       ; CSK             ;
;  doria[0] ; CSK        ; 1.584 ; 1.584 ; Fall       ; CSK             ;
;  doria[1] ; CSK        ; 1.566 ; 1.566 ; Fall       ; CSK             ;
;  doria[2] ; CSK        ; 1.619 ; 1.619 ; Fall       ; CSK             ;
;  doria[3] ; CSK        ; 1.577 ; 1.577 ; Fall       ; CSK             ;
;  doria[4] ; CSK        ; 1.603 ; 1.603 ; Fall       ; CSK             ;
;  doria[5] ; CSK        ; 1.607 ; 1.607 ; Fall       ; CSK             ;
;  doria[6] ; CSK        ; 1.276 ; 1.276 ; Fall       ; CSK             ;
;  doria[7] ; CSK        ; 1.589 ; 1.589 ; Fall       ; CSK             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; doria[*]  ; CSK        ; -1.046 ; -1.046 ; Fall       ; CSK             ;
;  doria[0] ; CSK        ; -1.354 ; -1.354 ; Fall       ; CSK             ;
;  doria[1] ; CSK        ; -1.336 ; -1.336 ; Fall       ; CSK             ;
;  doria[2] ; CSK        ; -1.389 ; -1.389 ; Fall       ; CSK             ;
;  doria[3] ; CSK        ; -1.347 ; -1.347 ; Fall       ; CSK             ;
;  doria[4] ; CSK        ; -1.373 ; -1.373 ; Fall       ; CSK             ;
;  doria[5] ; CSK        ; -1.377 ; -1.377 ; Fall       ; CSK             ;
;  doria[6] ; CSK        ; -1.046 ; -1.046 ; Fall       ; CSK             ;
;  doria[7] ; CSK        ; -1.215 ; -1.215 ; Fall       ; CSK             ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; bambam    ; CSK        ; 7.202 ; 7.202 ; Rise       ; CSK             ;
; DATA_MISO ; CSK        ; 8.211 ; 8.211 ; Fall       ; CSK             ;
; higor[*]  ; CSK        ; 8.417 ; 8.417 ; Fall       ; CSK             ;
;  higor[0] ; CSK        ; 8.388 ; 8.388 ; Fall       ; CSK             ;
;  higor[1] ; CSK        ; 7.905 ; 7.905 ; Fall       ; CSK             ;
;  higor[2] ; CSK        ; 8.098 ; 8.098 ; Fall       ; CSK             ;
;  higor[3] ; CSK        ; 8.417 ; 8.417 ; Fall       ; CSK             ;
;  higor[4] ; CSK        ; 8.209 ; 8.209 ; Fall       ; CSK             ;
;  higor[5] ; CSK        ; 8.392 ; 8.392 ; Fall       ; CSK             ;
;  higor[6] ; CSK        ; 8.059 ; 8.059 ; Fall       ; CSK             ;
;  higor[7] ; CSK        ; 8.221 ; 8.221 ; Fall       ; CSK             ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; bambam    ; CSK        ; 6.972 ; 6.972 ; Rise       ; CSK             ;
; DATA_MISO ; CSK        ; 8.211 ; 8.211 ; Fall       ; CSK             ;
; higor[*]  ; CSK        ; 7.905 ; 7.905 ; Fall       ; CSK             ;
;  higor[0] ; CSK        ; 8.388 ; 8.388 ; Fall       ; CSK             ;
;  higor[1] ; CSK        ; 7.905 ; 7.905 ; Fall       ; CSK             ;
;  higor[2] ; CSK        ; 8.098 ; 8.098 ; Fall       ; CSK             ;
;  higor[3] ; CSK        ; 8.417 ; 8.417 ; Fall       ; CSK             ;
;  higor[4] ; CSK        ; 8.209 ; 8.209 ; Fall       ; CSK             ;
;  higor[5] ; CSK        ; 8.392 ; 8.392 ; Fall       ; CSK             ;
;  higor[6] ; CSK        ; 8.059 ; 8.059 ; Fall       ; CSK             ;
;  higor[7] ; CSK        ; 8.221 ; 8.221 ; Fall       ; CSK             ;
+-----------+------------+-------+-------+------------+-----------------+


+--------------------------------+
; Fast Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; CSK   ; -0.288 ; -0.288        ;
+-------+--------+---------------+


+-------------------------------+
; Fast Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; CSK   ; 0.265 ; 0.000         ;
+-------+-------+---------------+


+-------------------------------+
; Fast Model Recovery Summary   ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; CSK   ; 0.291 ; 0.000         ;
+-------+-------+---------------+


+--------------------------------+
; Fast Model Removal Summary     ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; CSK   ; -0.016 ; -0.048        ;
+-------+--------+---------------+


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; CSK   ; -1.380 ; -13.380               ;
+-------+--------+-----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CSK'                                                                                                                                                                                                                                                                                ;
+--------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                  ; To Node                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.288 ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[0] ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[3] ; CSK          ; CSK         ; 1.000        ; -0.605     ; 0.715      ;
; -0.258 ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[1] ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[3] ; CSK          ; CSK         ; 1.000        ; -0.605     ; 0.685      ;
; -0.232 ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[2] ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[3] ; CSK          ; CSK         ; 1.000        ; -0.605     ; 0.659      ;
; 0.352  ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[0] ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[2] ; CSK          ; CSK         ; 1.000        ; 0.000      ; 0.680      ;
; 0.382  ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[1] ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[2] ; CSK          ; CSK         ; 1.000        ; 0.000      ; 0.650      ;
; 0.387  ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[0] ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[1] ; CSK          ; CSK         ; 1.000        ; 0.000      ; 0.645      ;
; 0.483  ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[2] ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                      ; CSK          ; CSK         ; 0.500        ; 0.884      ; 0.933      ;
; 0.484  ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[2] ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                      ; CSK          ; CSK         ; 0.500        ; 0.884      ; 0.932      ;
; 0.484  ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[2] ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                      ; CSK          ; CSK         ; 0.500        ; 0.884      ; 0.932      ;
; 0.484  ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[2] ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                      ; CSK          ; CSK         ; 0.500        ; 0.884      ; 0.932      ;
; 0.486  ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[2] ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                      ; CSK          ; CSK         ; 0.500        ; 0.884      ; 0.930      ;
; 0.487  ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[2] ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                      ; CSK          ; CSK         ; 0.500        ; 0.884      ; 0.929      ;
; 0.490  ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[2] ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                      ; CSK          ; CSK         ; 0.500        ; 0.884      ; 0.926      ;
; 0.490  ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[2] ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                      ; CSK          ; CSK         ; 0.500        ; 0.884      ; 0.926      ;
; 0.492  ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                      ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                      ; CSK          ; CSK         ; 1.000        ; 0.000      ; 0.540      ;
; 0.513  ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[2] ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[2] ; CSK          ; CSK         ; 1.000        ; 0.000      ; 0.519      ;
; 0.517  ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                      ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                      ; CSK          ; CSK         ; 1.000        ; 0.000      ; 0.515      ;
; 0.518  ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                      ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                      ; CSK          ; CSK         ; 1.000        ; 0.000      ; 0.514      ;
; 0.520  ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[1] ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[1] ; CSK          ; CSK         ; 1.000        ; 0.000      ; 0.512      ;
; 0.521  ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                      ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                      ; CSK          ; CSK         ; 1.000        ; 0.000      ; 0.511      ;
; 0.525  ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[0] ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[0] ; CSK          ; CSK         ; 1.000        ; 0.000      ; 0.507      ;
; 0.527  ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[1] ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                      ; CSK          ; CSK         ; 0.500        ; 0.884      ; 0.889      ;
; 0.528  ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[1] ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                      ; CSK          ; CSK         ; 0.500        ; 0.884      ; 0.888      ;
; 0.528  ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[1] ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                      ; CSK          ; CSK         ; 0.500        ; 0.884      ; 0.888      ;
; 0.528  ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[1] ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                      ; CSK          ; CSK         ; 0.500        ; 0.884      ; 0.888      ;
; 0.530  ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[1] ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                      ; CSK          ; CSK         ; 0.500        ; 0.884      ; 0.886      ;
; 0.531  ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[1] ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                      ; CSK          ; CSK         ; 0.500        ; 0.884      ; 0.885      ;
; 0.534  ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[1] ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                      ; CSK          ; CSK         ; 0.500        ; 0.884      ; 0.882      ;
; 0.534  ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[1] ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                      ; CSK          ; CSK         ; 0.500        ; 0.884      ; 0.882      ;
; 0.559  ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[3] ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[3] ; CSK          ; CSK         ; 1.000        ; 0.000      ; 0.473      ;
; 0.588  ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                      ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                      ; CSK          ; CSK         ; 1.000        ; 0.000      ; 0.444      ;
; 0.590  ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                      ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                      ; CSK          ; CSK         ; 1.000        ; 0.000      ; 0.442      ;
; 0.590  ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                      ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                      ; CSK          ; CSK         ; 1.000        ; 0.000      ; 0.442      ;
; 0.608  ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[0] ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                      ; CSK          ; CSK         ; 0.500        ; 0.884      ; 0.808      ;
; 0.609  ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[0] ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                      ; CSK          ; CSK         ; 0.500        ; 0.884      ; 0.807      ;
; 0.609  ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[0] ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                      ; CSK          ; CSK         ; 0.500        ; 0.884      ; 0.807      ;
; 0.609  ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[0] ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                      ; CSK          ; CSK         ; 0.500        ; 0.884      ; 0.807      ;
; 0.611  ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[0] ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                      ; CSK          ; CSK         ; 0.500        ; 0.884      ; 0.805      ;
; 0.612  ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[0] ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                      ; CSK          ; CSK         ; 0.500        ; 0.884      ; 0.804      ;
; 0.615  ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[0] ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                      ; CSK          ; CSK         ; 0.500        ; 0.884      ; 0.801      ;
; 0.615  ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[0] ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                      ; CSK          ; CSK         ; 0.500        ; 0.884      ; 0.801      ;
+--------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CSK'                                                                                                                                                                                                                                                                                ;
+-------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                  ; To Node                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.265 ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[0] ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                      ; CSK          ; CSK         ; -0.500       ; 0.884      ; 0.801      ;
; 0.265 ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[0] ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                      ; CSK          ; CSK         ; -0.500       ; 0.884      ; 0.801      ;
; 0.268 ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[0] ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                      ; CSK          ; CSK         ; -0.500       ; 0.884      ; 0.804      ;
; 0.269 ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[0] ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                      ; CSK          ; CSK         ; -0.500       ; 0.884      ; 0.805      ;
; 0.271 ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[0] ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                      ; CSK          ; CSK         ; -0.500       ; 0.884      ; 0.807      ;
; 0.271 ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[0] ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                      ; CSK          ; CSK         ; -0.500       ; 0.884      ; 0.807      ;
; 0.271 ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[0] ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                      ; CSK          ; CSK         ; -0.500       ; 0.884      ; 0.807      ;
; 0.272 ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[0] ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                      ; CSK          ; CSK         ; -0.500       ; 0.884      ; 0.808      ;
; 0.290 ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                      ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                      ; CSK          ; CSK         ; 0.000        ; 0.000      ; 0.442      ;
; 0.290 ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                      ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                      ; CSK          ; CSK         ; 0.000        ; 0.000      ; 0.442      ;
; 0.292 ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                      ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                      ; CSK          ; CSK         ; 0.000        ; 0.000      ; 0.444      ;
; 0.321 ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[3] ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[3] ; CSK          ; CSK         ; 0.000        ; 0.000      ; 0.473      ;
; 0.346 ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[1] ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                      ; CSK          ; CSK         ; -0.500       ; 0.884      ; 0.882      ;
; 0.346 ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[1] ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                      ; CSK          ; CSK         ; -0.500       ; 0.884      ; 0.882      ;
; 0.349 ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[1] ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                      ; CSK          ; CSK         ; -0.500       ; 0.884      ; 0.885      ;
; 0.350 ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[1] ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                      ; CSK          ; CSK         ; -0.500       ; 0.884      ; 0.886      ;
; 0.352 ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[1] ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                      ; CSK          ; CSK         ; -0.500       ; 0.884      ; 0.888      ;
; 0.352 ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[1] ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                      ; CSK          ; CSK         ; -0.500       ; 0.884      ; 0.888      ;
; 0.352 ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[1] ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                      ; CSK          ; CSK         ; -0.500       ; 0.884      ; 0.888      ;
; 0.353 ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[1] ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                      ; CSK          ; CSK         ; -0.500       ; 0.884      ; 0.889      ;
; 0.355 ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[0] ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[0] ; CSK          ; CSK         ; 0.000        ; 0.000      ; 0.507      ;
; 0.359 ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                      ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                      ; CSK          ; CSK         ; 0.000        ; 0.000      ; 0.511      ;
; 0.360 ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[1] ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[1] ; CSK          ; CSK         ; 0.000        ; 0.000      ; 0.512      ;
; 0.362 ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                      ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                      ; CSK          ; CSK         ; 0.000        ; 0.000      ; 0.514      ;
; 0.363 ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                      ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                      ; CSK          ; CSK         ; 0.000        ; 0.000      ; 0.515      ;
; 0.367 ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[2] ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[2] ; CSK          ; CSK         ; 0.000        ; 0.000      ; 0.519      ;
; 0.388 ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                      ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                      ; CSK          ; CSK         ; 0.000        ; 0.000      ; 0.540      ;
; 0.390 ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[2] ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                      ; CSK          ; CSK         ; -0.500       ; 0.884      ; 0.926      ;
; 0.390 ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[2] ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                      ; CSK          ; CSK         ; -0.500       ; 0.884      ; 0.926      ;
; 0.393 ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[2] ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                      ; CSK          ; CSK         ; -0.500       ; 0.884      ; 0.929      ;
; 0.394 ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[2] ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                      ; CSK          ; CSK         ; -0.500       ; 0.884      ; 0.930      ;
; 0.396 ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[2] ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                      ; CSK          ; CSK         ; -0.500       ; 0.884      ; 0.932      ;
; 0.396 ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[2] ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                      ; CSK          ; CSK         ; -0.500       ; 0.884      ; 0.932      ;
; 0.396 ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[2] ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                      ; CSK          ; CSK         ; -0.500       ; 0.884      ; 0.932      ;
; 0.397 ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[2] ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                      ; CSK          ; CSK         ; -0.500       ; 0.884      ; 0.933      ;
; 0.493 ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[0] ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[1] ; CSK          ; CSK         ; 0.000        ; 0.000      ; 0.645      ;
; 0.498 ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[1] ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[2] ; CSK          ; CSK         ; 0.000        ; 0.000      ; 0.650      ;
; 0.528 ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[0] ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[2] ; CSK          ; CSK         ; 0.000        ; 0.000      ; 0.680      ;
; 1.112 ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[2] ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[3] ; CSK          ; CSK         ; 0.000        ; -0.605     ; 0.659      ;
; 1.138 ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[1] ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[3] ; CSK          ; CSK         ; 0.000        ; -0.605     ; 0.685      ;
; 1.168 ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[0] ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[3] ; CSK          ; CSK         ; 0.000        ; -0.605     ; 0.715      ;
+-------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'CSK'                                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                  ; To Node                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.291 ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[3] ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[3] ; CSK          ; CSK         ; 1.000        ; 0.000      ; 0.741      ;
; 0.896 ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[3] ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[0] ; CSK          ; CSK         ; 1.000        ; 0.605      ; 0.741      ;
; 0.896 ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[3] ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[1] ; CSK          ; CSK         ; 1.000        ; 0.605      ; 0.741      ;
; 0.896 ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[3] ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[2] ; CSK          ; CSK         ; 1.000        ; 0.605      ; 0.741      ;
+-------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'CSK'                                                                                                                                                                                                                                                                              ;
+--------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                  ; To Node                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.016 ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[3] ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[0] ; CSK          ; CSK         ; 0.000        ; 0.605      ; 0.741      ;
; -0.016 ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[3] ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[1] ; CSK          ; CSK         ; 0.000        ; 0.605      ; 0.741      ;
; -0.016 ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[3] ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[2] ; CSK          ; CSK         ; 0.000        ; 0.605      ; 0.741      ;
; 0.589  ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[3] ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[3] ; CSK          ; CSK         ; 0.000        ; 0.000      ; 0.741      ;
+--------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CSK'                                                                                                                                                       ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                     ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CSK   ; Rise       ; CSK                                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CSK   ; Rise       ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CSK   ; Rise       ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CSK   ; Rise       ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CSK   ; Rise       ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CSK   ; Rise       ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CSK   ; Rise       ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CSK   ; Rise       ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CSK   ; Rise       ; lpm_counter_SPI_NAO_VAI_DAR_NAO:inst57|lpm_counter:LPM_COUNTER_component|cntr_q2i:auto_generated|safe_q[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CSK   ; Fall       ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CSK   ; Fall       ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CSK   ; Fall       ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CSK   ; Fall       ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CSK   ; Fall       ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CSK   ; Fall       ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CSK   ; Fall       ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CSK   ; Fall       ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CSK   ; Fall       ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CSK   ; Fall       ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CSK   ; Fall       ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CSK   ; Fall       ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CSK   ; Fall       ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CSK   ; Fall       ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CSK   ; Fall       ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CSK   ; Fall       ; lpm_shiftreg_SPI_2:inst48|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CSK   ; Rise       ; CSK|combout                                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CSK   ; Rise       ; CSK|combout                                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CSK   ; Rise       ; CSK~clkctrl|inclk[0]                                                                                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CSK   ; Rise       ; CSK~clkctrl|inclk[0]                                                                                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CSK   ; Rise       ; CSK~clkctrl|outclk                                                                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CSK   ; Rise       ; CSK~clkctrl|outclk                                                                                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CSK   ; Fall       ; inst48|LPM_SHIFTREG_component|dffs[0]|clk                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CSK   ; Fall       ; inst48|LPM_SHIFTREG_component|dffs[0]|clk                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CSK   ; Fall       ; inst48|LPM_SHIFTREG_component|dffs[1]|clk                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CSK   ; Fall       ; inst48|LPM_SHIFTREG_component|dffs[1]|clk                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CSK   ; Fall       ; inst48|LPM_SHIFTREG_component|dffs[2]|clk                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CSK   ; Fall       ; inst48|LPM_SHIFTREG_component|dffs[2]|clk                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CSK   ; Fall       ; inst48|LPM_SHIFTREG_component|dffs[3]|clk                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CSK   ; Fall       ; inst48|LPM_SHIFTREG_component|dffs[3]|clk                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CSK   ; Fall       ; inst48|LPM_SHIFTREG_component|dffs[4]|clk                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CSK   ; Fall       ; inst48|LPM_SHIFTREG_component|dffs[4]|clk                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CSK   ; Fall       ; inst48|LPM_SHIFTREG_component|dffs[5]|clk                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CSK   ; Fall       ; inst48|LPM_SHIFTREG_component|dffs[5]|clk                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CSK   ; Fall       ; inst48|LPM_SHIFTREG_component|dffs[6]|clk                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CSK   ; Fall       ; inst48|LPM_SHIFTREG_component|dffs[6]|clk                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CSK   ; Fall       ; inst48|LPM_SHIFTREG_component|dffs[7]|clk                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CSK   ; Fall       ; inst48|LPM_SHIFTREG_component|dffs[7]|clk                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CSK   ; Fall       ; inst56|combout                                                                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CSK   ; Fall       ; inst56|combout                                                                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CSK   ; Rise       ; inst56|datab                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CSK   ; Rise       ; inst56|datab                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CSK   ; Fall       ; inst56~clkctrl|inclk[0]                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CSK   ; Fall       ; inst56~clkctrl|inclk[0]                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CSK   ; Fall       ; inst56~clkctrl|outclk                                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CSK   ; Fall       ; inst56~clkctrl|outclk                                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CSK   ; Rise       ; inst57|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CSK   ; Rise       ; inst57|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CSK   ; Rise       ; inst57|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CSK   ; Rise       ; inst57|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CSK   ; Rise       ; inst57|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CSK   ; Rise       ; inst57|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CSK   ; Rise       ; inst57|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CSK   ; Rise       ; inst57|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                                       ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; doria[*]  ; CSK        ; 0.987 ; 0.987 ; Fall       ; CSK             ;
;  doria[0] ; CSK        ; 0.948 ; 0.948 ; Fall       ; CSK             ;
;  doria[1] ; CSK        ; 0.952 ; 0.952 ; Fall       ; CSK             ;
;  doria[2] ; CSK        ; 0.987 ; 0.987 ; Fall       ; CSK             ;
;  doria[3] ; CSK        ; 0.960 ; 0.960 ; Fall       ; CSK             ;
;  doria[4] ; CSK        ; 0.969 ; 0.969 ; Fall       ; CSK             ;
;  doria[5] ; CSK        ; 0.971 ; 0.971 ; Fall       ; CSK             ;
;  doria[6] ; CSK        ; 0.827 ; 0.827 ; Fall       ; CSK             ;
;  doria[7] ; CSK        ; 0.976 ; 0.976 ; Fall       ; CSK             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; doria[*]  ; CSK        ; -0.707 ; -0.707 ; Fall       ; CSK             ;
;  doria[0] ; CSK        ; -0.828 ; -0.828 ; Fall       ; CSK             ;
;  doria[1] ; CSK        ; -0.832 ; -0.832 ; Fall       ; CSK             ;
;  doria[2] ; CSK        ; -0.867 ; -0.867 ; Fall       ; CSK             ;
;  doria[3] ; CSK        ; -0.840 ; -0.840 ; Fall       ; CSK             ;
;  doria[4] ; CSK        ; -0.849 ; -0.849 ; Fall       ; CSK             ;
;  doria[5] ; CSK        ; -0.851 ; -0.851 ; Fall       ; CSK             ;
;  doria[6] ; CSK        ; -0.707 ; -0.707 ; Fall       ; CSK             ;
;  doria[7] ; CSK        ; -0.780 ; -0.780 ; Fall       ; CSK             ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; bambam    ; CSK        ; 3.982 ; 3.982 ; Rise       ; CSK             ;
; DATA_MISO ; CSK        ; 4.492 ; 4.492 ; Fall       ; CSK             ;
; higor[*]  ; CSK        ; 4.592 ; 4.592 ; Fall       ; CSK             ;
;  higor[0] ; CSK        ; 4.574 ; 4.574 ; Fall       ; CSK             ;
;  higor[1] ; CSK        ; 4.340 ; 4.340 ; Fall       ; CSK             ;
;  higor[2] ; CSK        ; 4.438 ; 4.438 ; Fall       ; CSK             ;
;  higor[3] ; CSK        ; 4.592 ; 4.592 ; Fall       ; CSK             ;
;  higor[4] ; CSK        ; 4.487 ; 4.487 ; Fall       ; CSK             ;
;  higor[5] ; CSK        ; 4.571 ; 4.571 ; Fall       ; CSK             ;
;  higor[6] ; CSK        ; 4.404 ; 4.404 ; Fall       ; CSK             ;
;  higor[7] ; CSK        ; 4.502 ; 4.502 ; Fall       ; CSK             ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; bambam    ; CSK        ; 3.857 ; 3.857 ; Rise       ; CSK             ;
; DATA_MISO ; CSK        ; 4.492 ; 4.492 ; Fall       ; CSK             ;
; higor[*]  ; CSK        ; 4.340 ; 4.340 ; Fall       ; CSK             ;
;  higor[0] ; CSK        ; 4.574 ; 4.574 ; Fall       ; CSK             ;
;  higor[1] ; CSK        ; 4.340 ; 4.340 ; Fall       ; CSK             ;
;  higor[2] ; CSK        ; 4.438 ; 4.438 ; Fall       ; CSK             ;
;  higor[3] ; CSK        ; 4.592 ; 4.592 ; Fall       ; CSK             ;
;  higor[4] ; CSK        ; 4.487 ; 4.487 ; Fall       ; CSK             ;
;  higor[5] ; CSK        ; 4.571 ; 4.571 ; Fall       ; CSK             ;
;  higor[6] ; CSK        ; 4.404 ; 4.404 ; Fall       ; CSK             ;
;  higor[7] ; CSK        ; 4.502 ; 4.502 ; Fall       ; CSK             ;
+-----------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                          ;
+------------------+--------+-------+----------+---------+---------------------+
; Clock            ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack ; -1.358 ; 0.119 ; -0.272   ; -0.016  ; -1.380              ;
;  CSK             ; -1.358 ; 0.119 ; -0.272   ; -0.016  ; -1.380              ;
; Design-wide TNS  ; -2.455 ; 0.0   ; -0.272   ; -0.048  ; -13.38              ;
;  CSK             ; -2.455 ; 0.000 ; -0.272   ; -0.048  ; -13.380             ;
+------------------+--------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; doria[*]  ; CSK        ; 1.619 ; 1.619 ; Fall       ; CSK             ;
;  doria[0] ; CSK        ; 1.584 ; 1.584 ; Fall       ; CSK             ;
;  doria[1] ; CSK        ; 1.566 ; 1.566 ; Fall       ; CSK             ;
;  doria[2] ; CSK        ; 1.619 ; 1.619 ; Fall       ; CSK             ;
;  doria[3] ; CSK        ; 1.577 ; 1.577 ; Fall       ; CSK             ;
;  doria[4] ; CSK        ; 1.603 ; 1.603 ; Fall       ; CSK             ;
;  doria[5] ; CSK        ; 1.607 ; 1.607 ; Fall       ; CSK             ;
;  doria[6] ; CSK        ; 1.276 ; 1.276 ; Fall       ; CSK             ;
;  doria[7] ; CSK        ; 1.589 ; 1.589 ; Fall       ; CSK             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; doria[*]  ; CSK        ; -0.707 ; -0.707 ; Fall       ; CSK             ;
;  doria[0] ; CSK        ; -0.828 ; -0.828 ; Fall       ; CSK             ;
;  doria[1] ; CSK        ; -0.832 ; -0.832 ; Fall       ; CSK             ;
;  doria[2] ; CSK        ; -0.867 ; -0.867 ; Fall       ; CSK             ;
;  doria[3] ; CSK        ; -0.840 ; -0.840 ; Fall       ; CSK             ;
;  doria[4] ; CSK        ; -0.849 ; -0.849 ; Fall       ; CSK             ;
;  doria[5] ; CSK        ; -0.851 ; -0.851 ; Fall       ; CSK             ;
;  doria[6] ; CSK        ; -0.707 ; -0.707 ; Fall       ; CSK             ;
;  doria[7] ; CSK        ; -0.780 ; -0.780 ; Fall       ; CSK             ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; bambam    ; CSK        ; 7.202 ; 7.202 ; Rise       ; CSK             ;
; DATA_MISO ; CSK        ; 8.211 ; 8.211 ; Fall       ; CSK             ;
; higor[*]  ; CSK        ; 8.417 ; 8.417 ; Fall       ; CSK             ;
;  higor[0] ; CSK        ; 8.388 ; 8.388 ; Fall       ; CSK             ;
;  higor[1] ; CSK        ; 7.905 ; 7.905 ; Fall       ; CSK             ;
;  higor[2] ; CSK        ; 8.098 ; 8.098 ; Fall       ; CSK             ;
;  higor[3] ; CSK        ; 8.417 ; 8.417 ; Fall       ; CSK             ;
;  higor[4] ; CSK        ; 8.209 ; 8.209 ; Fall       ; CSK             ;
;  higor[5] ; CSK        ; 8.392 ; 8.392 ; Fall       ; CSK             ;
;  higor[6] ; CSK        ; 8.059 ; 8.059 ; Fall       ; CSK             ;
;  higor[7] ; CSK        ; 8.221 ; 8.221 ; Fall       ; CSK             ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; bambam    ; CSK        ; 3.857 ; 3.857 ; Rise       ; CSK             ;
; DATA_MISO ; CSK        ; 4.492 ; 4.492 ; Fall       ; CSK             ;
; higor[*]  ; CSK        ; 4.340 ; 4.340 ; Fall       ; CSK             ;
;  higor[0] ; CSK        ; 4.574 ; 4.574 ; Fall       ; CSK             ;
;  higor[1] ; CSK        ; 4.340 ; 4.340 ; Fall       ; CSK             ;
;  higor[2] ; CSK        ; 4.438 ; 4.438 ; Fall       ; CSK             ;
;  higor[3] ; CSK        ; 4.592 ; 4.592 ; Fall       ; CSK             ;
;  higor[4] ; CSK        ; 4.487 ; 4.487 ; Fall       ; CSK             ;
;  higor[5] ; CSK        ; 4.571 ; 4.571 ; Fall       ; CSK             ;
;  higor[6] ; CSK        ; 4.404 ; 4.404 ; Fall       ; CSK             ;
;  higor[7] ; CSK        ; 4.502 ; 4.502 ; Fall       ; CSK             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CSK        ; CSK      ; 10       ; 0        ; 24       ; 7        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CSK        ; CSK      ; 10       ; 0        ; 24       ; 7        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CSK        ; CSK      ; 4        ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CSK        ; CSK      ; 4        ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 8     ; 8    ;
; Unconstrained Input Port Paths  ; 9     ; 9    ;
; Unconstrained Output Ports      ; 10    ; 10   ;
; Unconstrained Output Port Paths ; 12    ; 12   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Web Edition
    Info: Processing started: Thu Nov 15 16:42:47 2018
Info: Command: quartus_sta Secador -c Secador
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Secador.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CSK CSK
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.358
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.358        -2.455 CSK 
Info (332146): Worst-case hold slack is 0.119
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.119         0.000 CSK 
Info (332146): Worst-case recovery slack is -0.272
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.272        -0.272 CSK 
Info (332146): Worst-case removal slack is 0.234
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.234         0.000 CSK 
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380       -13.380 CSK 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -0.288
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.288        -0.288 CSK 
Info (332146): Worst-case hold slack is 0.265
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.265         0.000 CSK 
Info (332146): Worst-case recovery slack is 0.291
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.291         0.000 CSK 
Info (332146): Worst-case removal slack is -0.016
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.016        -0.048 CSK 
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380       -13.380 CSK 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 504 megabytes
    Info: Processing ended: Thu Nov 15 16:42:48 2018
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


