;redcode
;assert 1
	SPL 0, <702
	CMP -207, <-126
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	CMP -207, <-126
	JMN -0, 10
	SUB @-27, 60
	SPL <121, 106
	SPL <121, 106
	SPL <121, 106
	JMZ -1, @-20
	SPL <121, 106
	SPL @0, -33
	CMP @121, 103
	SPL 0, 902
	DJN -0, -5
	MOV @-127, 100
	DJN <-127, 100
	DJN <-127, 100
	SPL 0, <702
	SPL 0, <702
	MOV -1, -20
	SPL <127, 106
	SUB @127, 106
	DJN 0, -5
	SPL <121, 106
	JMZ 0, 90
	SPL @0, -33
	JMP <127, 106
	MOV -7, <-20
	MOV -7, <-20
	JMZ 100, 3
	SLT 0, -5
	MOV @-127, 100
	JMP 100, 3
	SLT 0, @-5
	JMP @72, #209
	MOV -7, <-20
	MOV -7, <-20
	SPL -207, @-126
	ADD 210, 30
	CMP 0, 30
	CMP -207, <-126
	CMP -207, <-126
	CMP -207, <-126
	SLT 0, -5
	CMP -207, <-126
	JMP <-127
	CMP 0, 30
	CMP 0, 30
	MOV -1, -20
	SPL 0, <402
	CMP -207, <-130
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @-127, 100
	CMP -702, -10
	JMZ 20, <-12
	SUB #0, -33
	CMP 12, @10
	CMP -207, <-130
	CMP -207, <-130
	SLT 108, <-21
	SPL 0, <332
	CMP @121, 106
	CMP @121, 106
	JMP 200, #90
	CMP <-127, 100
	CMP <-127, 100
	SUB 82, @10
	SUB #72, <200
	SUB #72, <200
	SUB <-126, 100
	SUB #72, <200
	CMP -207, @-120
	SUB #72, <200
	ADD #270, <1
	JMN 410, <332
	SUB -1, -900
	SPL 0, <332
	JMN 410, <332
	SUB #12, @10
	CMP 3, 320
	ADD 3, 320
	SUB @-127, 100
	SLT #270, <1
	SUB #72, @200
	CMP -606, <-130
	CMP -606, <-130
	MOV 20, @12
	SLT #270, <1
	SUB #72, @200
	SUB #72, @200
	SLT 280, @10
	JMN -126, 100
	ADD #270, <1
	ADD 3, 21
	CMP @120, -109
	SUB #72, @200
	MOV -1, <-20
