<SYSTEM>
	<PLATFORM NAME="UNKNOWN" CPU="UNKNOWN" CHIPSET="UNKNOWN"/>
	<SVBIOS VERSION="CNLSFWR1.R00.X192.B00.XML_40" TSTAMP="02/28/2019 at 06:38 Hrs"/>
	<GBT Version="3.0302" TSTAMP="Feb 25 2015" Type="OsInternal"/>
	<biosknobs>
		<!-- Form Set: Opal -->
		<!-- Form: Opal -->
		<!-- 1.0 UEFI Opal Driver -->
		<!-- Physical Disks: -->
		<!-- No disks connected to system:  -->
		<!-- Form: Opal -->
		<!-- 1.0 UEFI Opal Driver -->
		<!-- Opal Password Requests: -->
		<!-- Form Set: Driver Health Manager -->
		<!-- Form: Driver Health Manager -->
		<!-- Form Set: Driver Health Manager -->
		<!-- Form: Driver Health Manager -->
		<!-- Form Set: File Explorer -->
		<!-- Form: File Explorer -->
		<!-- Form: Create a new file -->
		<!-- Form: Create a new folder -->
		<!-- Form Set: Tls Auth Configuration -->
		<!-- Form: Tls Auth Configuration -->
		<!-- Form: Server CA Configuration -->
		<!-- Form: Client Cert Configuration -->
		<!-- Form: Enroll Cert -->
		<!-- Form: Delete Cert -->
		<!-- Form Set: HDD Security Configuration -->
		<!-- Form: HDD Security Configuration Menu -->
		<!-- Form: HDD Password -->
		<!-- HDD Password Description : -->
		<!-- Allows Access to Set, Modify and Clear HardDisk User and -->
		<!-- Master Passwords. -->
		<!-- User Password need to be installed for Enabling Security. -->
		<!-- Master Password can be modified only when succesfully -->
		<!-- unlocked with User Password in POST. -->
		<!-- HDD PASSWORD CONFIGURATION: -->
		<!-- Form Set: File Explorer -->
		<!-- Form: File Explorer -->
		<!-- Form: Create a new file -->
		<!-- Form: Create a new folder -->
		<!-- Form Set: Secure Boot Configuration -->
		<!-- Form: Secure Boot Configuration -->
		<!-- Current Secure Boot State:   -->
		<!-- Form: Custom Secure Boot Options -->
		<!-- Form: PK Options -->
		<!-- Form: Enroll PK -->
		<!-- Form: KEK Options -->
		<!-- Form: Enroll KEK -->
		<!-- Form: Delete KEK -->
		<!-- Form: DB Options -->
		<!-- Form: DBX Options -->
		<!-- Form: DBT Options -->
		<!-- Form: Delete Signature -->
		<!-- Form: Delete Signature -->
		<!-- Form: Delete Signature -->
		<!-- Form: Enroll Signature -->
		<!-- Form: Enroll Signature -->
		<!-- Signature Format: PE Image SHA256 -->
		<!-- Signature Format: VARIABLE_AUTHENICATION_2 -->
		<!-- Form: Enroll Signature -->
		<!-- Form Set: Platform Information Menu -->
		<!-- Form: Platform Information Menu -->
		<!-- BIOS Information -->
		<!-- BIOS Vendor: Intel -->
		<!-- Core Version: 1.4.3.0 RP03 -->
		<!-- Client Silicon Version: 0.2.0.14 -->
		<!-- Project Version: CNLSFWR1.R00.X192.B00.1902280638 -->
		<!-- Build Date: 06:38 02/28/2019 -->
		<!-- FSP Information -->
		<!-- FSP version: 07.00.5B.40 -->
		<!-- RC version: 07.00.5B.40 -->
		<!-- Build Date: 22:38 02/27/2019 -->
		<!-- Board Information -->
		<!-- Board ID: 0x16 (CoffeeLake H DDR4 RVP) -->
		<!-- Fab ID: 1 -->
		<!-- LAN PHY Revision: A6 (B2 Stepping) -->
		<!-- Processor Information -->
		<!-- Name: CoffeeLake Halo -->
		<!-- Type: Intel(R) Core(TM) i9-9980HK CPU @ 2.40GHz -->
		<!-- Speed: 2400 MHz -->
		<!-- ID: 0x906ED -->
		<!-- Stepping: R0 -->
		<!-- Package: BGA1440 -->
		<!-- Number of Processors: 8Core(s) / 16Thread(s) -->
		<!-- Microcode Revision: B0 -->
		<!-- GT Info: GT2 (0x3E9B) -->
		<!-- eDRAM Size: N/A -->
		<!-- IGFX VBIOS Version: N/A -->
		<!-- IGFX GOP Version: 9.0.1085 -->
		<!-- Memory RC Version: 0.7.1.102 -->
		<!-- Total Memory: 32768 MB -->
		<!-- Memory Frequency:  2400 MHz -->
		<!-- PCH Information -->
		<!-- Name: CNL PCH-H -->
		<!-- PCH SKU: CM246 -->
		<!-- Stepping: B0 -->
		<!-- ChipsetInit Base Revision: 10 -->
		<!-- ChipsetInit OEM Revision: 22 -->
		<!-- Package: Not Implemented Yet -->
		<!-- TXT Capability of Platform/PCH: Unsupported -->
		<!-- Production Type: Pre-Production -->
		<!-- Dual Output Fast Read support: Not supported -->
		<!-- Read ID/Status Clock Freq: 48 MHz -->
		<!-- Write and Erase Clock Freq: 48 MHz -->
		<!-- Fast Read Clock Freq: 48 MHz -->
		<!-- Fast Read support: Supported -->
		<!-- Read Clock Freq: 30 MHz -->
		<!-- Number of Components: 1 Component -->
		<!-- SPI Component 1 Density: N/A -->
		<!-- SPI Component 0 Density: 32 MB -->
		<!-- EC FW Version: 01.36 -->
		<!-- ME FW Version: 12.0.32.1421 -->
		<!-- ME Firmware SKU: Consumer SKU -->
		<!-- Access Level: User -->
		<!-- Access Level: Administrator -->
		<!-- Form Set: Intel Advanced Menu -->
		<!-- Form: Intel Advanced Menu -->
		<!-- Platform Variable Revision: 38 -->
		<!-- ME Setup Variable Revision: 4 -->
		<!-- CPU Setup Variable Revision: 10 -->
		<!-- SA Setup Variable Revision: 8 -->
		<!-- PCH Setup Variable Revision: 16 -->
		<!-- SI Setup Variable Revision: 2 -->
		<knob  type="scalar" setupType="oneof" name="FirmwareConfiguration" varstoreIndex="00" prompt="Firmware Configuration" description="Firmware Configuration options.  NOTE:Ignore Policy Update(STR_FW_CONFIG_DEFAULT_VALUE) is to skip policy update and will ONLY WORK ON A PLATFORM." size="1" offset="0x000A" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Firmware Configuration" default="0x04" CurrentVal="0x04">
			<options>
				<option text="Ignore Policy Update" value="0x0"/>
				<option text="Production" value="0x1"/>
				<option text="Test" value="0x2"/>
				<option text="Internal" value="0x3"/>
				<option text="Restricted" value="0x4"/>
				<option text="Restricted SV" value="0x5"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="XmlCliSupport" varstoreIndex="00" prompt="Xml Cli Support" description="Enable Disable Xml Cli Support in BIOS" size="1" offset="0x000B" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Xml Cli Support" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PublishSetupPgPtr" varstoreIndex="00" prompt="Publish Setup page Pointer" description="Publish Setup page Pointer in BIOS Knobs section of the Xml File" size="1" offset="0x000C" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Publish Setup page Pointer" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="LoadValidationFv" varstoreIndex="00" prompt="Load Validation FV" description="Load Sv Validation FV to boot to F6" size="1" offset="0x0011" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Load Validation FV" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PlatformDriverSupport" varstoreIndex="00" prompt="Install Platform Driver" description="Force installing the protocol" size="1" offset="0x0012" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Install Platform Driver" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="UsbTypeCAicSupport" varstoreIndex="00" prompt="Type C Support" description="Enable/Disable USB Type C Support" size="1" offset="0x0594" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Type C Support" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Platform-POR" value="0x0"/>
				<option text="Enabled" value="0x1"/>
				<option text="Disabled" value="0x2"/>
			</options>
		</knob>
		<!-- Form: Debug Settings -->
		<!-- Debug Settings -->
		<knob  type="scalar" setupType="oneof" name="OsDebugPort" varstoreIndex="04" prompt="Kernel Debug Serial Port" description="Select Kernel Debug Port and report in ACPI DBG2 table" size="1" offset="0x0008" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Debug Settings/Kernel Debug Serial Port" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Legacy UART" value="0x0"/>
				<option text="SERIALIO UART2" value="0x3"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PlatformDebugConsent" varstoreIndex="04" prompt="Platform Debug Consent" description="To ?opt-in? for debug, please select ?Enabled? with the desired debug probe type. Enabling this BIOS option may alter the default value of other debug-related BIOS options. Note: DCI OOB (aka BSSB) uses CCA probe; [DCI OOB+DbC] and [USB2 DbC] have the same setting." size="1" offset="0x06ED" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Debug Settings/Platform Debug Consent" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled (DCI OOB+[DbC])" value="0x1"/>
				<option text="Enabled (DCI OOB)" value="0x2"/>
				<option text="Enabled (USB2 DbC)" value="0x5"/>
				<option text="Enabled (USB3 DbC)" value="0x3"/>
				<option text="Enabled (XDP/MIPI60)" value="0x4"/>
			</options>
		</knob>
		<!-- Form: Advanced Debug Settings -->
		<knob  type="scalar" setupType="oneof" name="DciUsb3TypecUfpDbg" varstoreIndex="04" prompt="USB3 Type-C UFP2DFP Kernel/Platform Debug Support" description="This BIOS option enables kernel and platform debug for USB3 interface over a UFP Type-C receptacle, select ?No Change? will do nothing to UFP2DFP setting" size="1" offset="0x000A" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Debug Settings/Advanced Debug Settings/USB3 Type-C UFP2DFP Kernel/Platform Debug Support" default="0x02" CurrentVal="0x02">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
				<option text="No Change" value="0x2"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="SlpS0Override" varstoreIndex="04" prompt="SLP_S0# Override" description="Select ?Auto?, it will be auto-configured according to probe type. Select ?Enabled? will disable SLP_S0# assertion whereas ?Disabled? will enable SLP_S0# assertion when debug is enabled.   Note: This BIOS option should keep ?Auto?, other options are intended for advanced configuration only." size="1" offset="0x0012" depex="Sif( PlatformDebugConsent _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Debug Settings/Advanced Debug Settings/SLP_S0# Override" default="0x02" CurrentVal="0x02">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
				<option text="Auto" value="0x2"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="SlpS0DisQForDebug" varstoreIndex="04" prompt="S0ix Override Settings" description="Select ?Auto?, it will be auto-configured according to probe type. ?No Change? will keep PMC default settings. Or select the desired debug probe type for S0ix Override settings.  Reminder: USB3 DbC supports S0 only. DCI OOB (aka BSSB) uses CCA probe.  Note: This BIOS option should keep ?Auto?, other options are intended for advanced configuration only." size="1" offset="0x0013" depex="Sif( PlatformDebugConsent _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Debug Settings/Advanced Debug Settings/S0ix Override Settings" default="0x03" CurrentVal="0x03">
			<options>
				<option text="No Change" value="0x0"/>
				<option text="DCI OOB" value="0x1"/>
				<option text="USB2 DbC" value="0x2"/>
				<option text="Auto" value="0x3"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchEnableDbcObs" varstoreIndex="04" prompt="USB Overcurrent Override for DbC" description="This option overrides USB Over Current enablement state that USB OC will be disabled after enabling this option. Enable when DbC is used to avoid signaling conflicts." size="1" offset="0x000B" depex="Sif( PlatformDebugConsent _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Debug Settings/Advanced Debug Settings/USB Overcurrent Override for DbC" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="DebugInterfaceEnable" varstoreIndex="02" prompt="CPU Run Control " description="Enable/Disable CPU Run Control Support" size="1" offset="0x00DD" depex="Sif( PlatformDebugConsent _EQU_ 0 ) _AND_ Sif( DebugInterfaceSupported _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Debug Settings/Advanced Debug Settings/CPU Run Control " default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="DebugInterfaceLockEnable" varstoreIndex="02" prompt="CPU Run Control Lock " description="Enable/Disable CPU Run Control Lock" size="1" offset="0x00DE" depex="Sif( PlatformDebugConsent _EQU_ 0 ) _AND_ Sif( DebugInterfaceSupported _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Debug Settings/Advanced Debug Settings/CPU Run Control Lock " default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchTraceHubMode" varstoreIndex="04" prompt="PCH Trace Hub Enable Mode" description="Select ?Host Debugger? if Trace Hub is used with host debugger tool or ?Target Debugger? if Trace Hub is used by target debugger software.  Note: If ?Host Debugger? is selected, Platform Debug Consent has to be ENABLED because DCI is one of the primary trace data output paths." size="1" offset="0x06C5" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Debug Settings/Advanced Debug Settings/PCH Trace Hub Enable Mode" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Target Debugger" value="0x1"/>
				<option text="Host Debugger" value="0x2"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchTraceHubMemReg0Size" varstoreIndex="04" prompt="PCH TH Mem Buffer Size 0" description="Select size of memory region 0 buffer. Choose None/OS if OS-supported memory or trace forwarding is desired. Note : Limitation of total buffer size (PCH + CPU) is 512MB" size="1" offset="0x06C6" depex="Sif( PchTraceHubMode _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Debug Settings/Advanced Debug Settings/PCH TH Mem Buffer Size 0" default="0x03" CurrentVal="0x03">
			<options>
				<option text="None/OS" value="0x0"/>
				<option text="1MB" value="0x1"/>
				<option text="8MB" value="0x2"/>
				<option text="64MB" value="0x3"/>
				<option text="128MB" value="0x4"/>
				<option text="256MB" value="0x5"/>
				<option text="512MB" value="0x6"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchTraceHubMemReg1Size" varstoreIndex="04" prompt="PCH TH Mem Buffer Size 1" description="Select size of memory region 1 buffer. Choose None/OS if OS-supported memory or trace forwarding is desired. Note : Limitation of total buffer size (PCH + CPU) is 512MB" size="1" offset="0x06C7" depex="Sif( PchTraceHubMode _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Debug Settings/Advanced Debug Settings/PCH TH Mem Buffer Size 1" default="0x03" CurrentVal="0x03">
			<options>
				<option text="None/OS" value="0x0"/>
				<option text="1MB" value="0x1"/>
				<option text="8MB" value="0x2"/>
				<option text="64MB" value="0x3"/>
				<option text="128MB" value="0x4"/>
				<option text="256MB" value="0x5"/>
				<option text="512MB" value="0x6"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="ProcessorTraceMemSize" varstoreIndex="02" prompt="Processor trace memory allocation" description="Disable or Select Processor trace memory region Size: from 4KB ~ 128MB" size="1" offset="0x00FD" depex="Sif( ProcTraceSupported _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Debug Settings/Advanced Debug Settings/Processor trace memory allocation" default="0xFF" CurrentVal="0xFF">
			<options>
				<option text="Disabled" value="0xFF"/>
				<option text="4KB" value="0x0"/>
				<option text="8KB" value="0x1"/>
				<option text="16KB" value="0x2"/>
				<option text="32KB" value="0x3"/>
				<option text="64KB" value="0x4"/>
				<option text="128KB" value="0x5"/>
				<option text="256KB" value="0x6"/>
				<option text="512KB" value="0x7"/>
				<option text="1MB" value="0x8"/>
				<option text="2MB" value="0x9"/>
				<option text="4MB" value="0xA"/>
				<option text="8MB" value="0xB"/>
				<option text="16MB" value="0xC"/>
				<option text="32MB" value="0xD"/>
				<option text="64MB" value="0xE"/>
				<option text="128MB" value="0xF"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="ProcessorTraceEnable" varstoreIndex="02" prompt="Processor trace" description="Enable/Disable processor trace feature from CPU MSR. Enabling this feature will immediately start trace collection." size="1" offset="0x00FE" depex="Sif( ProcTraceSupported _EQU_ 0 OR ProcessorTraceMemSize _EQU_ 0xFF )" SetupPgPtr="Intel Advanced Menu/Debug Settings/Advanced Debug Settings/Processor trace" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="ProcessorTraceOutputScheme" varstoreIndex="02" prompt="Processor Trace OutPut Scheme" description="Select Single Range Output scheme or ToPA table Output scheme" size="1" offset="0x00FC" depex="Sif( ProcTraceSupported _EQU_ 0 OR ProcessorTraceMemSize _EQU_ 0xFF )" SetupPgPtr="Intel Advanced Menu/Debug Settings/Advanced Debug Settings/Processor Trace OutPut Scheme" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Single Range Output" value="0x0"/>
				<option text="ToPA Output" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="JtagC10PowerGateDisable" varstoreIndex="02" prompt="JTAG C10 Power Gate" description="When Enabled, JTAG is power gated in C10 state. When Disabled, keeps the JTAG power up during C10 and deeper power states for debug purpose. " size="1" offset="0x0008" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Debug Settings/Advanced Debug Settings/JTAG C10 Power Gate" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x1"/>
				<option text="Enabled" value="0x0"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="ThreeStrikeCounterDisable" varstoreIndex="02" prompt="Three Strike Counter" description="Enable/Disable Three Strike Counter" size="1" offset="0x0100" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Debug Settings/Advanced Debug Settings/Three Strike Counter" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x1"/>
				<option text="Enabled" value="0x0"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="EnableCrashLog" varstoreIndex="00" prompt="CrashLog Feature" description="The feature helps collecting crash data from PMC SSRAM" size="1" offset="0x0557" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Debug Settings/Advanced Debug Settings/CrashLog Feature" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="CrashLogOnAllReset" varstoreIndex="00" prompt="CrashLog On All Reset" description="Option to invoke CrashLog collection on all reset" size="1" offset="0x0558" depex="Sif( EnableCrashLog _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Debug Settings/Advanced Debug Settings/CrashLog On All Reset" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PmcDbgMsgEn" varstoreIndex="04" prompt="PMC Debug Message Enable" description="When Enabled, PMC HW will send debug messages to trace hub; When Disabled, PMC HW will never send debug meesages to trace hub. Noted: When Enabled, may not enter S0ix" size="1" offset="0x06EE" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Debug Settings/Advanced Debug Settings/PMC Debug Message Enable" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="CpuWakeupTimer" varstoreIndex="02" prompt="CPU Wakeup Timer" description="Enable/Disable long CPU wakeup timer. When enabled, the internal cpu wakeup timer is increased from 8 seconds to 180 seconds." size="1" offset="0x0207" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Debug Settings/Advanced Debug Settings/CPU Wakeup Timer" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="DelayedAuthenticationMode" varstoreIndex="06" prompt="Delayed Authentication Mode" description="Enable/Disable Delayed Authentication Mode" size="1" offset="0x000A" depex="Gif( AfterEoP _EQU_ 0x1 )" SetupPgPtr="Intel Advanced Menu/Debug Settings/Advanced Debug Settings/Delayed Authentication Mode" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<!-- Form: PCI Subsystem Settings -->
		<!-- PCI Settings -->
		<!-- PCI Bus Driver Version: V 10.00.00 -->
		<knob  type="scalar" setupType="oneof" name="OpRomPost" varstoreIndex="00" prompt="PCI ROM Priority" description="In case of multiple Option ROMs (Legacy and EFI Compatible), specifies what PCI Option rom to launch." size="1" offset="0x0014" depex="Gif( Access _EQU_ 1 OR CsmControl _NEQ_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCI Subsystem Settings/PCI ROM Priority" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Legacy ROM" value="0x0"/>
				<option text="EFI Compatible ROM" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="ExternalDma" varstoreIndex="04" prompt="External DMA Allowed On Boot" description="External DMA Allowed On Boot for devices such as 1394, PCMCIA, n CardBus" size="1" offset="0x0001" depex="Gif( Access _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/PCI Subsystem Settings/External DMA Allowed On Boot" default="0x00" CurrentVal="0x00">
			<options>
				<option text="No" value="0x0"/>
				<option text="Yes" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PciLatency" varstoreIndex="00" prompt="PCI Latency Timer" description="Value to be programmed into PCI Latency Timer Register." size="1" offset="0x0015" depex="Gif( Access _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/PCI Subsystem Settings/PCI Latency Timer" default="0x20" CurrentVal="0x20">
			<options>
				<option text="32 PCI Bus Clocks" value="0x20"/>
				<option text="64 PCI Bus Clocks" value="0x40"/>
				<option text="96 PCI Bus Clocks" value="0x60"/>
				<option text="128 PCI Bus Clocks" value="0x80"/>
				<option text="160 PCI Bus Clocks" value="0xA0"/>
				<option text="192 PCI Bus Clocks" value="0xC0"/>
				<option text="224 PCI Bus Clocks" value="0xE0"/>
				<option text="248 PCI Bus Clocks" value="0xF8"/>
			</options>
		</knob>
		<!-- Form: ACPI Settings -->
		<!-- ACPI Settings -->
		<!-- ACPI Version: 6.1 -->
		<knob type="scalar" setupType="checkbox" name="AcpiAuto" varstoreIndex="00" prompt="Enable ACPI Auto Configuration" description="Enables or Disables BIOS ACPI Auto Configuration." size="1" offset="0x0016" depex="Gif( Access _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/ACPI Settings/Enable ACPI Auto Configuration" default="0x00" CurrentVal="0x00"/>
		<knob type="scalar" setupType="checkbox" name="AcpiHibernate" varstoreIndex="00" prompt="Enable Hibernation" description="Enables or Disables System ability to Hibernate (OS/S4 Sleep State). This option may not be effective with some OSs." size="1" offset="0x0018" depex="Sif( AcpiAuto _EQU_ 0x1 ) _AND_ Gif( Access _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/ACPI Settings/Enable Hibernation" default="0x01" CurrentVal="0x01"/>
		<knob type="scalar" setupType="checkbox" name="PtidSupport" varstoreIndex="00" prompt="PTID Support" description="PTID Support will be loaded if enabled." size="1" offset="0x001C" depex="Sif( AcpiAuto _EQU_ 0x1 ) _AND_ Gif( Access _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/ACPI Settings/PTID Support" default="0x01" CurrentVal="0x01"/>
		<knob  type="scalar" setupType="oneof" name="PeciAccessMethod" varstoreIndex="00" prompt="PECI Access Method" description="PECI Access Method is Direct I/O or ACPI" size="1" offset="0x0028" depex="Sif( AcpiAuto _EQU_ 0x1 ) _AND_ Gif( Access _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/ACPI Settings/PECI Access Method" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Direct I/O" value="0x0"/>
				<option text="ACPI" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="AcpiSleepState" varstoreIndex="00" prompt="ACPI S3 Support" description="Enable ACPI S3 support" size="1" offset="0x0017" depex="Sif( AcpiAuto _EQU_ 0x1 ) _AND_ Gif( Access _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/ACPI Settings/ACPI S3 Support" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PciExpNative" varstoreIndex="00" prompt="Native PCIE Enable" description="Bit - PCIe Native * control   0 - ~ Hot Plug   1 - SHPC Native Hot Plug control   2 - ~ Power Management Events   3 - PCIe Advanced Error Reporting control   4 - PCIe Capability Structure control   5 - Latency Tolerance Reporting control" size="1" offset="0x001A" depex="Sif( PcieRootPortEn_0 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/ACPI Settings/Native PCIE Enable" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="NativeAspmEnable" varstoreIndex="00" prompt="Native ASPM" description="Enabled - OS Controlled ASPM, Disabled - BIOS Controlled ASPM" size="1" offset="0x001B" depex="Sif( PciExpNative _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/ACPI Settings/Native ASPM" default="0x02" CurrentVal="0x02">
			<options>
				<option text="Auto" value="0x2"/>
				<option text="Enabled" value="0x1"/>
				<option text="Disabled" value="0x0"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="GuidForward" varstoreIndex="00" prompt="Guid Forward" description="Forward PPI/Protocol Guid, status code to scratch" size="1" offset="0x0542" depex="TRUE" SetupPgPtr="Intel Advanced Menu/ACPI Settings/Guid Forward" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="WakeOnRTCS5" varstoreIndex="00" prompt="Wake System from S5 via RTC" description="Enable or disable System wake on alarm event. When enabled, System will wake on the hr::min::sec specified/Programmed by the Tools from OS." size="1" offset="0x0023" depex="TRUE" SetupPgPtr="Intel Advanced Menu/ACPI Settings/Wake System from S5 via RTC" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="AcpiDebug" varstoreIndex="00" prompt="ACPI Debug" description="Open a memory buffer for storing debug strings. Reenter SETUP after enabling to see the buffer address. Use method ADBG to write strings to buffer." size="1" offset="0x001D" depex="TRUE" SetupPgPtr="Intel Advanced Menu/ACPI Settings/ACPI Debug" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<!--   Acpi Memory Buffer Address: 0x0 -->
		<knob  type="scalar" setupType="oneof" name="SerialPortAcpiDebug" varstoreIndex="00" prompt="  Print to Serial Port" description="Print copy of ACPI debug logs to serial port" size="1" offset="0x0562" depex="Sif( AcpiDebug _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/ACPI Settings/  Print to Serial Port" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="LowPowerS0Idle" varstoreIndex="00" prompt="Low Power S0 Idle Capability" description="This variable determines if we enable ACPI Lower Power S0 Idle Capability (Mutually exclusive with Smart connect). While this is enabled, it also disable 8254 timer for SLP_S0 support." size="1" offset="0x0029" depex="TRUE" SetupPgPtr="Intel Advanced Menu/ACPI Settings/Low Power S0 Idle Capability" default="0x01" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PuisEnable" varstoreIndex="00" prompt="PUIS Enable" description="Enable/Disable Power-Up In Standby (PUIS) feature set allows devices to be powered-up into the Standby power management state to minimize inrush current at power-up and to allow the host to sequence the spin-up of devices.   " size="1" offset="0x0586" depex="Sif( PlatformFlavor _NEQ_ 0x2 ) _AND_ Gif( LowPowerS0Idle _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/ACPI Settings/PUIS Enable" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Enabled" value="0x1"/>
				<option text="Disabled" value="0x0"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="CSNotifyEC" varstoreIndex="00" prompt="EC Notification" description="Sends EC notification of Low Power S0 Idle State" size="1" offset="0x003C" depex="Sif( LowPowerS0Idle _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/ACPI Settings/EC Notification" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="CSDebugLightEC" varstoreIndex="00" prompt="EC CS Debug Light" description="When EC enters Low Power S0 Idle State, the CAPS LOCK light will be turned on" size="1" offset="0x003D" depex="Sif( LowPowerS0Idle _NEQ_ 1 ) _AND_ Sif( CSNotifyEC _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/ACPI Settings/EC CS Debug Light" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="EcLowPowerMode" varstoreIndex="00" prompt="EC Low Power Mode" description="This option controls whether EC will go to Low power mode during Low Power S0 Idle State" size="1" offset="0x003E" depex="Sif( LowPowerS0Idle _NEQ_ 1 ) _AND_ Sif( CSNotifyEC _NEQ_ 1 ) _AND_ Sif( NoEcLowPowerExitGpio _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/ACPI Settings/EC Low Power Mode" default="0x01" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="SensorStandby" varstoreIndex="00" prompt="Sensor Standby" description="Enable/Disable Sensor standby mode" size="1" offset="0x0041" depex="Sif( LowPowerS0Idle _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/ACPI Settings/Sensor Standby" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PL1LimitCS" varstoreIndex="00" prompt="CS PL1 Limit" description="Limit PL1 (Power Limit 1) while in Connected Standby" size="1" offset="0x0042" depex="Sif( LowPowerS0Idle _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/ACPI Settings/CS PL1 Limit" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="PL1LimitCSValue" varstoreIndex="00" prompt="CS PL1 Value" description="PL1 value is in milliwatts with 125 step value" size="2" offset="0x0043" depex="Sif( LowPowerS0Idle _NEQ_ 1 ) _AND_ Sif( PL1LimitCS _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/ACPI Settings/CS PL1 Value" default="0x1194" CurrentVal="0x1194" min="0xBB8" max="0x4E20" step="0x7D"/>
		<knob  type="scalar" setupType="oneof" name="LpitResidencyCounter" varstoreIndex="00" prompt="Lpit Residency Counter" description="Select Residency Counter" size="1" offset="0x0047" depex="Sif( LowPowerS0Idle _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/ACPI Settings/Lpit Residency Counter" default="0x00" CurrentVal="0x00">
			<options>
				<option text="SLP S0" value="0x0"/>
				<option text="C10" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="IrmtConfiguration" varstoreIndex="00" prompt="Intel Ready Mode Technology" description="Enable/Disable Ready Mode support based on Windows Away-mode. Only on DT/AIO. " size="1" offset="0x0048" depex="Sif( ( Rtd3Support _EQU_ 0x0 OR ( ( PlatformFlavor _NEQ_ 0x2 ) AND ( PlatformFlavor _NEQ_ 0x1 ) ) ) )" SetupPgPtr="Intel Advanced Menu/ACPI Settings/Intel Ready Mode Technology" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="LoadSSDTFromFile" varstoreIndex="00" prompt="SSDT table from file" description="SSDT table from file" size="1" offset="0x0049" depex="TRUE" SetupPgPtr="Intel Advanced Menu/ACPI Settings/SSDT table from file" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PciDelayOptimizationEcr" varstoreIndex="00" prompt="PCI Delay Optimization" description="Experimental ACPI additions for FW latency optimizations" size="1" offset="0x0022" depex="TRUE" SetupPgPtr="Intel Advanced Menu/ACPI Settings/PCI Delay Optimization" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="EnableMsiInFadt" varstoreIndex="00" prompt="MSI enabled" description="When disabled, MSI support is disabled in FADT" size="1" offset="0x050E" depex="TRUE" SetupPgPtr="Intel Advanced Menu/ACPI Settings/MSI enabled" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<!-- Form: PEP Constraints Configuration -->
		<!-- PEP Constraints Configuration -->
		<knob  type="scalar" setupType="oneof" name="PepCpu" varstoreIndex="00" prompt="PEP CPU" description="Add CPU in PEP mitigation list" size="1" offset="0x002A" depex="Sif( LowPowerS0Idle _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/ACPI Settings/PEP Constraints Configuration/PEP CPU" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PepGfx" varstoreIndex="00" prompt="PEP Graphics" description="Add Gfx in PEP mitigation list" size="1" offset="0x002B" depex="Sif( LowPowerS0Idle _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/ACPI Settings/PEP Constraints Configuration/PEP Graphics" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PepIpu" varstoreIndex="00" prompt="PEP IPU" description="Add IPU in PEP mitigation list" size="1" offset="0x0039" depex="Sif( LowPowerS0Idle _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/ACPI Settings/PEP Constraints Configuration/PEP IPU" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PepPeg0" varstoreIndex="00" prompt="PEP PEG0" description="Add PEG0 in PEP Constraint list" size="1" offset="0x0582" depex="Sif( LowPowerS0Idle _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/ACPI Settings/PEP Constraints Configuration/PEP PEG0" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PepSataContraints" varstoreIndex="00" prompt="PEP SATA" description="Add Storage device in PEP mitigation list" size="1" offset="0x002C" depex="Sif( LowPowerS0Idle _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/ACPI Settings/PEP Constraints Configuration/PEP SATA" default="0x00" CurrentVal="0x01">
			<options>
				<option text="No Constraint" value="0x0"/>
				<option text="Adapter D0/F1" value="0x1"/>
				<option text="Raid Volume0" value="0x2"/>
				<option text="Adapter D3" value="0x3"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PepSataEnumeration" varstoreIndex="00" prompt="PEP enumerated SATA ports" description="Add enumerated SATA ports in PEP Constraint list" size="1" offset="0x06C7" depex="Sif( LowPowerS0Idle _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/ACPI Settings/PEP Constraints Configuration/PEP enumerated SATA ports" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PepPcieStorage" varstoreIndex="00" prompt="PEP PCIe Storage" description="Add PCIe Storage devices in PEP mitigation list" size="1" offset="0x0596" depex="Sif( LowPowerS0Idle _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/ACPI Settings/PEP Constraints Configuration/PEP PCIe Storage" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PepUart" varstoreIndex="00" prompt="PEP UART" description="Add UART in PEP mitigation list" size="1" offset="0x002D" depex="Sif( LowPowerS0Idle _NEQ_ 1 ) _AND_ Gif( PchSerialIoDevice_9 _EQU_ 0 AND PchSerialIoDevice_10 _EQU_ 0 AND PchSerialIoDevice_11 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/ACPI Settings/PEP Constraints Configuration/PEP UART" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PepI2c0" varstoreIndex="00" prompt="PEP I2C0" description="Adds I2C in PEP mitigation list" size="1" offset="0x002E" depex="Sif( LowPowerS0Idle _NEQ_ 1 ) _AND_ Gif( PchSerialIoDevice_0 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/ACPI Settings/PEP Constraints Configuration/PEP I2C0" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PepI2c1" varstoreIndex="00" prompt="PEP I2C1" description="Adds I2C in PEP mitigation list" size="1" offset="0x002F" depex="Sif( LowPowerS0Idle _NEQ_ 1 ) _AND_ Gif( PchSerialIoDevice_1 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/ACPI Settings/PEP Constraints Configuration/PEP I2C1" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PepI2c2" varstoreIndex="00" prompt="PEP I2C2" description="Adds I2C in PEP mitigation list" size="1" offset="0x0030" depex="Sif( LowPowerS0Idle _NEQ_ 1 ) _AND_ Gif( PchSerialIoDevice_2 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/ACPI Settings/PEP Constraints Configuration/PEP I2C2" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PepI2c3" varstoreIndex="00" prompt="PEP I2C3" description="Adds I2C in PEP mitigation list" size="1" offset="0x0031" depex="Sif( LowPowerS0Idle _NEQ_ 1 ) _AND_ Gif( PchSerialIoDevice_3 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/ACPI Settings/PEP Constraints Configuration/PEP I2C3" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PepI2c4" varstoreIndex="00" prompt="PEP I2C4" description="Adds I2C in PEP mitigation list" size="1" offset="0x0032" depex="Sif( LowPowerS0Idle _NEQ_ 1 ) _AND_ Gif( PchSerialIoDevice_4 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/ACPI Settings/PEP Constraints Configuration/PEP I2C4" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PepI2c5" varstoreIndex="00" prompt="PEP I2C5" description="Adds I2C in PEP mitigation list" size="1" offset="0x0033" depex="Sif( LowPowerS0Idle _NEQ_ 1 ) _AND_ Gif( PchSerialIoDevice_5 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/ACPI Settings/PEP Constraints Configuration/PEP I2C5" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PepSpi" varstoreIndex="00" prompt="PEP SPI" description="Add SPI in PEP mitigation list" size="1" offset="0x0034" depex="Sif( LowPowerS0Idle _NEQ_ 1 ) _AND_ Gif( PchSerialIoDevice_6 _EQU_ 0 AND PchSerialIoDevice_7 _EQU_ 0 AND PchSerialIoDevice_8 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/ACPI Settings/PEP Constraints Configuration/PEP SPI" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PepXhci" varstoreIndex="00" prompt="PEP XHCI" description="Add XHCI in PEP mitigation list" size="1" offset="0x0035" depex="Sif( LowPowerS0Idle _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/ACPI Settings/PEP Constraints Configuration/PEP XHCI" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PepAudio" varstoreIndex="00" prompt="PEP Audio" description="Add Audio in PEP mitigation list" size="1" offset="0x0036" depex="Sif( LowPowerS0Idle _NEQ_ 1 ) _AND_ Gif( PchHdAudio _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/ACPI Settings/PEP Constraints Configuration/PEP Audio" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PepEmmc" varstoreIndex="00" prompt="PEP EMMC" description="Add EMMC in PEP mitigation list" size="1" offset="0x0037" depex="Sif( LowPowerS0Idle _NEQ_ 1 ) _AND_ Gif( PchScsEmmcEnabled _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/ACPI Settings/PEP Constraints Configuration/PEP EMMC" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PepSdxc" varstoreIndex="00" prompt="PEP SDXC" description="Add SDXC in PEP mitigation list" size="1" offset="0x0038" depex="Sif( LowPowerS0Idle _NEQ_ 1 ) _AND_ Gif( PchScsSdCardEnabled _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/ACPI Settings/PEP Constraints Configuration/PEP SDXC" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PepCsme" varstoreIndex="00" prompt="PEP CSME" description="Add CSME in PEP mitigation list" size="1" offset="0x003A" depex="Sif( LowPowerS0Idle _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/ACPI Settings/PEP Constraints Configuration/PEP CSME" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PepGbe" varstoreIndex="00" prompt="PEP LAN(GBE)" description="Add LAN(GBE) in PEP mitigation list" size="1" offset="0x003B" depex="Sif( LowPowerS0Idle _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/ACPI Settings/PEP Constraints Configuration/PEP LAN(GBE)" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PepTbt" varstoreIndex="00" prompt="PEP TBT RP" description="Add TBT RP in PEP mitigation list" size="1" offset="0x06C9" depex="Sif( LowPowerS0Idle _NEQ_ 1 ) _AND_ Gif( DiscreteTbtSupport _EQU_ 0 ) _AND_ Gif( Rtd3Tbt _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/ACPI Settings/PEP Constraints Configuration/PEP TBT RP" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<!-- Form: CPU Configuration -->
		<!-- CPU Configuration -->
		<!-- Type: Intel(R) Core(TM) i9-9980HK CPU @ 2.40GHz -->
		<!-- ID: 0x906ED -->
		<!-- Speed: 2400 MHz -->
		<!-- L1 Data Cache: 32 KB x 8 -->
		<!-- L1 Instruction Cache: 32 KB x 8 -->
		<!-- L2 Cache: 256 KB x 8 -->
		<!-- L3 Cache: 16 MB -->
		<!-- L4 Cache: N/A -->
		<!-- VMX: Supported -->
		<!-- SMX/TXT: Not Supported -->
		<knob  type="scalar" setupType="oneof" name="EnableC6Dram" varstoreIndex="02" prompt="C6DRAM" description="Enable/Disable moving of DRAM contents to PRM memory when CPU is in C6 state" size="1" offset="0x00DF" depex="Sif( C6DramSupported _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/CPU Configuration/C6DRAM" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="EnableSgx" varstoreIndex="02" prompt="Software Guard Extensions (SGX)" description="Enable/Disable Software Guard Extensions (SGX)" size="1" offset="0x00E0" depex="Sif( SgxSupported _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/CPU Configuration/Software Guard Extensions (SGX)" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
				<option text="Software Controlled" value="0x2"/>
				<option text="Software Guard Extensions Enabled And PRMRR Base is BIOS Defined,Feature MSR will set SGX bit and ACPI table will reflect EPC values, but BIOS will not load SGX patch" value="0x3"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="EpcLength" varstoreIndex="02" prompt="EPC length" description="Manually setting EPC length inside PRMRR region" size="8" offset="0x0244" depex="Sif( SgxSupported _EQU_ 0 ) _AND_ Sif( FirmwareConfiguration _NEQ_ 5 ) _AND_ Sif( EnableSgx _NEQ_ 3 )" SetupPgPtr="Intel Advanced Menu/CPU Configuration/EPC length" default="0x0000000005C00000" CurrentVal="0x0000000005C00000" min="0x0" max="0xFFFFFFFFFFFFFFFF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="EpcOffset" varstoreIndex="02" prompt="EPC offset" description="EPC offset from PRMRR base" size="8" offset="0x024C" depex="Sif( SgxSupported _EQU_ 0 ) _AND_ Sif( FirmwareConfiguration _NEQ_ 5 ) _AND_ Sif( EnableSgx _NEQ_ 3 )" SetupPgPtr="Intel Advanced Menu/CPU Configuration/EPC offset" default="0x0000000000400000" CurrentVal="0x0000000000400000" min="0x0" max="0xFFFFFFFFFFFFFFFF" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="EpochUpdate" varstoreIndex="02" prompt="Select Owner EPOCH input type" description="There are three Owner EPOCH modes (Each EPOCH is 64bit): no change in owner epoch, change to new random owner epoch and manually entered by user. After generating new epoch via ?Change to New Random Owner EPOCHs?, the selection reverts back to ?No Change in Owner Epochs?, this is to ensure Epoch stays same, across Sx states. After the user enters epoch values manually, the values will not be visible, for security reasons." size="1" offset="0x00E1" depex="Sif( SgxSupported _EQU_ 0 ) _AND_ Sif( EnableSgx _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/CPU Configuration/Select Owner EPOCH input type" default="0x00" CurrentVal="0x00">
			<options>
				<option text="No Change in Owner EPOCHs" value="0x0"/>
				<option text="Change to New Random Owner EPOCHs" value="0x1"/>
				<option text="Manual User Defined Owner EPOCHs" value="0x2"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="SgxLCP" varstoreIndex="02" prompt="SGX Launch Control Policy" description="Software Guard Extensions (SGX) Launch Control Policy. Options are:  Intel Locked - Select Intel?s Launch Enclave.  Unlocked - Enable OS/VMM configuration of Launch Enclave.  Locked - Allow owner to configure Launch Enclave." size="1" offset="0x0258" depex="Sif( SgxSupported _EQU_ 0 ) _AND_ Sif( EnableSgx _EQU_ 0 ) _AND_ Sif( FirmwareConfiguration _NEQ_ 5 ) _AND_ Sif( SgxLaunchControlSupported _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/CPU Configuration/SGX Launch Control Policy" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Unlocked" value="0x0"/>
				<option text="Intel Locked" value="0x1"/>
				<option text="Locked" value="0x2"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="SgxLEPubKeyHash0" varstoreIndex="02" prompt="SGX LE Public Key Hash 0" description="Bytes 0 - 7 of Software Guard Extensions (SGX) Launch Enclave Public Key Hash" size="8" offset="0x0259" depex="Sif( SgxSupported _EQU_ 0 ) _AND_ Sif( EnableSgx _EQU_ 0 ) _AND_ Sif( FirmwareConfiguration _NEQ_ 5 ) _AND_ Sif( SgxLaunchControlSupported _EQU_ 0 ) _AND_ Sif( SgxLCP _NEQ_ 2 )" SetupPgPtr="Intel Advanced Menu/CPU Configuration/SGX LE Public Key Hash 0" default="0x0000000000000000" CurrentVal="0x0000000000000000" min="0x0" max="0xFFFFFFFFFFFFFFFF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="SgxLEPubKeyHash1" varstoreIndex="02" prompt="SGX LE Public Key Hash 1" description="Byte 8 - 15 of Software Guard Extensions (SGX) Launch Enclave Public Key Hash" size="8" offset="0x0261" depex="Sif( SgxSupported _EQU_ 0 ) _AND_ Sif( EnableSgx _EQU_ 0 ) _AND_ Sif( FirmwareConfiguration _NEQ_ 5 ) _AND_ Sif( SgxLaunchControlSupported _EQU_ 0 ) _AND_ Sif( SgxLCP _NEQ_ 2 )" SetupPgPtr="Intel Advanced Menu/CPU Configuration/SGX LE Public Key Hash 1" default="0x0000000000000000" CurrentVal="0x0000000000000000" min="0x0" max="0xFFFFFFFFFFFFFFFF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="SgxLEPubKeyHash2" varstoreIndex="02" prompt="SGX LE Public Key Hash 2" description="Bytes 16 - 23 of Software Guard Extensions (SGX) Launch Enclave Public Key Hash" size="8" offset="0x0269" depex="Sif( SgxSupported _EQU_ 0 ) _AND_ Sif( EnableSgx _EQU_ 0 ) _AND_ Sif( FirmwareConfiguration _NEQ_ 5 ) _AND_ Sif( SgxLaunchControlSupported _EQU_ 0 ) _AND_ Sif( SgxLCP _NEQ_ 2 )" SetupPgPtr="Intel Advanced Menu/CPU Configuration/SGX LE Public Key Hash 2" default="0x0000000000000000" CurrentVal="0x0000000000000000" min="0x0" max="0xFFFFFFFFFFFFFFFF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="SgxLEPubKeyHash3" varstoreIndex="02" prompt="SGX LE Public Key Hash 3" description="Bytes 24 - 31 of Software Guard Extensions (SGX) Launch Enclave Public Key Hash" size="8" offset="0x0271" depex="Sif( SgxSupported _EQU_ 0 ) _AND_ Sif( EnableSgx _EQU_ 0 ) _AND_ Sif( FirmwareConfiguration _NEQ_ 5 ) _AND_ Sif( SgxLaunchControlSupported _EQU_ 0 ) _AND_ Sif( SgxLCP _NEQ_ 2 )" SetupPgPtr="Intel Advanced Menu/CPU Configuration/SGX LE Public Key Hash 3" default="0x0000000000000000" CurrentVal="0x0000000000000000" min="0x0" max="0xFFFFFFFFFFFFFFFF" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="PrmrrSize" varstoreIndex="02" prompt="PRMRR Size" description="Setting the PRMRR Size" size="4" offset="0x00E7" depex="Sif( (  ( EnableSgx _EQU_ 0 ) ) ) _AND_ Sif( ( ( EnableSgx _EQU_ 2 ) AND ( PrmrrSize _EQU_ 0x0 ) ) )" SetupPgPtr="Intel Advanced Menu/CPU Configuration/PRMRR Size" default="0x08000000" CurrentVal="0x08000000">
			<options>
				<option text="INVALID PRMRR" value="0x0"/>
				<option text="32MB" value="0x2000000"/>
				<option text="64MB" value="0x4000000"/>
				<option text="128MB" value="0x8000000"/>
				<option text="256MB" value="0x10000000"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="SvReserveMemoryBelowPrmrr" varstoreIndex="02" prompt="Reserve memory below PRMRR" description="Enable/Disable memory reservation below PRMRR region for SV use" size="1" offset="0x023A" depex="Sif( (  ( FirmwareConfiguration _NEQ_ 5 ) AND ( PrmrrSize _EQU_ 0 ) ) )" SetupPgPtr="Intel Advanced Menu/CPU Configuration/Reserve memory below PRMRR" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="CpuRatioOverride" varstoreIndex="02" prompt="CPU Flex Ratio Override" description="Enable/Disable CPU Flex Ratio Programming" size="1" offset="0x0003" depex="TRUE" SetupPgPtr="Intel Advanced Menu/CPU Configuration/CPU Flex Ratio Override" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="CpuRatio" varstoreIndex="02" prompt="CPU Flex Ratio Settings" description="This value must be between Max Efficiency Ratio (LFM) and Maximum non-turbo ratio set by Hardware (HFM)." size="1" offset="0x0001" depex="Gif( CpuRatioOverride _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/CPU Configuration/CPU Flex Ratio Settings" default="0x18" CurrentVal="0x18" min="0x8" max="0x18" step="0x0"/>
		<knob  type="scalar" setupType="oneof" name="HwPrefetcher" varstoreIndex="02" prompt="Hardware Prefetcher" description="To turn on/off the MLC streamer prefetcher." size="1" offset="0x00BA" depex="TRUE" SetupPgPtr="Intel Advanced Menu/CPU Configuration/Hardware Prefetcher" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="AclPrefetch" varstoreIndex="02" prompt="Adjacent Cache Line Prefetch" description="To turn on/off prefetching of adjacent cache lines." size="1" offset="0x00BB" depex="TRUE" SetupPgPtr="Intel Advanced Menu/CPU Configuration/Adjacent Cache Line Prefetch" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="VT" varstoreIndex="02" prompt="Intel (VMX) Virtualization Technology" description="When enabled, a VMM can utilize the additional hardware capabilities provided by Vanderpool Technology." size="1" offset="0x00B4" depex="Sif( VTAvailable _EQU_ 0 ) _AND_ Gif( Access _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/CPU Configuration/Intel (VMX) Virtualization Technology" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="Peci" varstoreIndex="02" prompt="PECI" description="Enable/Disable PECI" size="1" offset="0x0004" depex="TRUE" SetupPgPtr="Intel Advanced Menu/CPU Configuration/PECI" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="ActiveCoreCount" varstoreIndex="02" prompt="Active Processor Cores" description="Number of cores to enable in each processor package." size="1" offset="0x0006" depex="Gif( NumCores _EQU_ 1 OR Txt _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/CPU Configuration/Active Processor Cores" default="0x00" CurrentVal="0x00">
			<options>
				<option text="All" value="0x0"/>
				<option text="1" value="0x1"/>
				<option text="2" value="0x2"/>
				<option text="3" value="0x3"/>
				<option text="4" value="0x4"/>
				<option text="5" value="0x5"/>
				<option text="6" value="0x6"/>
				<option text="7" value="0x7"/>
				<option text="8" value="0x8"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="HyperThreading" varstoreIndex="02" prompt="Hyper-Threading" description="Enabled or Disabled Hyper-Threading Technology." size="1" offset="0x0005" depex="Sif( HTAvailable _EQU_ 0 ) _AND_ Gif( Txt _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/CPU Configuration/Hyper-Threading" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="BistOnReset" varstoreIndex="02" prompt="BIST" description="Enable/Disable BIST (Built-In Self Test) on reset" size="1" offset="0x0007" depex="TRUE" SetupPgPtr="Intel Advanced Menu/CPU Configuration/BIST" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="ApIdleManner" varstoreIndex="02" prompt="AP threads Idle Manner" description="AP threads Idle Manner for waiting signal to run" size="1" offset="0x00FB" depex="TRUE" SetupPgPtr="Intel Advanced Menu/CPU Configuration/AP threads Idle Manner" default="0x02" CurrentVal="0x02">
			<options>
				<option text="HALT Loop" value="0x1"/>
				<option text="MWAIT Loop" value="0x2"/>
				<option text="RUN Loop" value="0x3"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="AES" varstoreIndex="02" prompt="AES" description="Enable/Disable AES (Advanced Encryption Standard)" size="1" offset="0x00B5" depex="Sif( AESAvailable _EQU_ 0 ) _AND_ Gif( Access _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/CPU Configuration/AES" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="ForceUnlockAES" varstoreIndex="02" prompt="Force Unlock AES" description="Enable the Unlock of MSR_IA32_FEATURE_CONFIG" size="1" offset="0x0257" depex="Sif( FirmwareConfiguration _NEQ_ 5 )" SetupPgPtr="Intel Advanced Menu/CPU Configuration/Force Unlock AES" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="MachineCheck" varstoreIndex="02" prompt="MachineCheck" description="Enable/Disable Machine Check" size="1" offset="0x00B6" depex="TRUE" SetupPgPtr="Intel Advanced Menu/CPU Configuration/MachineCheck" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="MonitorMwait" varstoreIndex="02" prompt="MonitorMWait" description="Enable/Disable MonitorMWait" size="1" offset="0x00B7" depex="TRUE" SetupPgPtr="Intel Advanced Menu/CPU Configuration/MonitorMWait" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="Txt" varstoreIndex="02" prompt="Intel Trusted Execution Technology" description="Enables utilization of additional hardware capabilities provided by Intel (R) Trusted Execution Technology.    Changes require a full power cycle to take effect." size="1" offset="0x00BC" depex="Sif( TXTAvailable _EQU_ 0 ) _AND_ Gif( VT _EQU_ 0 OR (  ( FirmwareConfiguration _NEQ_ 5 ) AND dTpm12Present _EQU_ 0 AND dTpm20Present _EQU_ 0 ) OR EnableVtd _EQU_ 0 OR ActiveCoreCount _NEQ_ 0 OR ( HyperThreading _EQU_ 0 AND HTAvailable _EQU_ 1 ) )" SetupPgPtr="Intel Advanced Menu/CPU Configuration/Intel Trusted Execution Technology" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="AcheckRequest" varstoreIndex="02" prompt="Alias Check Request" description="Enables Txt Alias Checking capability    Changes require full Txt capability before it will take effect.     It is a one time only change, next reboot will be reset." size="1" offset="0x00BF" depex="Sif( TXTAvailable _EQU_ 0 ) _AND_ Gif( Txt _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/CPU Configuration/Alias Check Request" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="DprSize" varstoreIndex="02" prompt="DPR Memory Size (MB)" description="Reserve DPR memory size (0-255) MB" size="2" offset="0x00B8" depex="Sif( TXTAvailable _EQU_ 0 ) _AND_ Gif( LtDprProgramming _EQU_ 1 OR ( dTpm12Present _EQU_ 0 AND dTpm20Present _EQU_ 0 ) OR VT _EQU_ 0 OR EnableVtd _EQU_ 0 OR Txt _EQU_ 0 OR ActiveCoreCount _NEQ_ 0 OR ( HyperThreading _EQU_ 0 AND HTAvailable _EQU_ 1 ) )" SetupPgPtr="Intel Advanced Menu/CPU Configuration/DPR Memory Size (MB)" default="0x0004" CurrentVal="0x0004" min="0x0" max="0xFF" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="ResetAux" varstoreIndex="02" prompt="Reset AUX Content" description="Reset TPM Aux content. Txt may not functional after AUX content gets reset." size="1" offset="0x00BE" depex="Sif( TXTAvailable _EQU_ 0 ) _AND_ Gif( LtDprProgramming _EQU_ 1 OR ( ( dTpm12Present _EQU_ 0 OR TpmCurrentState _NEQ_ 2 ) AND dTpm20Present _EQU_ 0 ) OR VT _EQU_ 0 OR EnableVtd _EQU_ 0 OR Txt _EQU_ 1 OR ActiveCoreCount _NEQ_ 0 OR ( HyperThreading _EQU_ 0 AND HTAvailable _EQU_ 1 ) )" SetupPgPtr="Intel Advanced Menu/CPU Configuration/Reset AUX Content" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Yes" value="0x1"/>
				<option text="No" value="0x0"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="EpocFclkFreq" varstoreIndex="02" prompt="FCLK Frequency for Early Power On" description="FCLK frequency can take values of 400MHz, 800MHz  and 1GHz (1GHz not supported for ULT/ULX SKUs)" size="1" offset="0x0101" depex="Sif( FclkSupported _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/CPU Configuration/FCLK Frequency for Early Power On" default="0x03" CurrentVal="0x03">
			<options>
				<option text="Normal (800Mhz)" value="0x0"/>
				<option text="1GHz" value="0x1"/>
				<option text="400MHz" value="0x2"/>
				<option text="Auto" value="0x3"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="LlcWaysEnable" varstoreIndex="00" prompt="Dynamic LLC Sizing Enable" description="Dynamic LLC sizing settings Enable" size="1" offset="0x06CB" depex="Sif( FirmwareConfiguration _NEQ_ 5 )" SetupPgPtr="Intel Advanced Menu/CPU Configuration/Dynamic LLC Sizing Enable" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="LlcWays" varstoreIndex="00" prompt="Dynamic LLC Sizing" description="Dynamic LLC sizing settings" size="2" offset="0x06CC" depex="Sif( FirmwareConfiguration _NEQ_ 5 ) _AND_ Sif( LlcWaysEnable _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/CPU Configuration/Dynamic LLC Sizing" default="0x0003" CurrentVal="0x0003" min="0x0" max="0xFFFF" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="VoltageOptimization" varstoreIndex="02" prompt="Voltage Optimization" description="Auto: This Option will honor the Silicon default values; ENABLE - Mobile SKU?s, DISABLE - Rest of all SKUs other than Mobile" size="1" offset="0x01DA" depex="TRUE" SetupPgPtr="Intel Advanced Menu/CPU Configuration/Voltage Optimization" default="0x02" CurrentVal="0x02">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
				<option text="Auto" value="0x2"/>
			</options>
		</knob>
		<!-- Form: BIOS Guard -->
		<!-- BIOS Guard -->
		<!-- SAF Mode is Active: BIOS Guard has been disabled due to incompatibilty with SAF Mode -->
		<knob  type="scalar" setupType="oneof" name="BiosGuard" varstoreIndex="02" prompt="BIOS Guard" description="Configure BIOS Guard feature. Options are: DISABLE - Disable BIOS Guard Feature; ENABLE - Enable BIOS Guard Feature. NOTE: This option should not be present on Production System" size="1" offset="0x00DB" depex="Gif( SafModeDisableBiosGuard _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/CPU Configuration/BIOS Guard/BIOS Guard" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="BiosGuardModuleSelection" varstoreIndex="00" prompt="BIOS Guard Module Selection" description="Select CRB or SV BIOS Guard Module" size="1" offset="0x097B" depex="Sif( FirmwareConfiguration _NEQ_ 5 )" SetupPgPtr="Intel Advanced Menu/CPU Configuration/BIOS Guard/BIOS Guard Module Selection" default="0x00" CurrentVal="0x00">
			<options>
				<option text="CRB signed BIOS Guard Module" value="0x0"/>
				<option text="SV unsigned BIOS Guard Module" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="BiosGuardToolsInterface" varstoreIndex="02" prompt="Enable Tools Interface" description="Configure Tools Interface. Options are: DISABLE - Disable Tools Interface; ENABLE - Enable Tools Interface." size="1" offset="0x00DC" depex="Gif( SafModeDisableBiosGuard _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/CPU Configuration/BIOS Guard/Enable Tools Interface" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<!-- Form: CPU SMM Enhancement -->
		<!-- CPU SMM Enhancement -->
		<!-- Form: Power n Performance -->
		<!-- Power n Performance -->
		<knob  type="scalar" setupType="oneof" name="HwpInterruptControl" varstoreIndex="02" prompt="Intel(R) Speed Shift Technology Interrupt Control" description="Enable/Disable Intel(R) Speed Shift Technology Interrupts" size="1" offset="0x01FB" depex="Sif( HwpInterruptSupported _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/Intel(R) Speed Shift Technology Interrupt Control" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<!-- Form: CPU - Power Management Control -->
		<!-- CPU - Power Management Control -->
		<knob  type="scalar" setupType="oneof" name="BootFrequency" varstoreIndex="02" prompt="Boot performance mode" description="Select the performance state that the BIOS will set starting from reset vector." size="1" offset="0x000E" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/Boot performance mode" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Max Battery" value="0x0"/>
				<option text="Max Non-Turbo Performance" value="0x1"/>
				<option text="Turbo Performance" value="0x2"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="EnableGv" varstoreIndex="02" prompt="Intel(R) SpeedStep(tm)" description="Allows more than two frequency ranges to be supported." size="1" offset="0x0009" depex="Sif( EISTAvailable _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/Intel(R) SpeedStep(tm)" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="RaceToHalt" varstoreIndex="02" prompt="Race To Halt (RTH)" description="Enable/Disable Race To Halt feature. RTH will dynamically increase CPU frequency in order to enter pkg C-State faster to reduce overall power. (RTH is controlled through MSR 1FC bit 20)" size="1" offset="0x000A" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/Race To Halt (RTH)" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="EnableHwp" varstoreIndex="02" prompt="Intel(R) Speed Shift Technology" description="Enable/Disable Intel(R) Speed Shift Technology support. Enabling will expose the CPPC v2 interface to allow for hardware controlled P-states." size="1" offset="0x000B" depex="Sif( HwpAvailable _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/Intel(R) Speed Shift Technology" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="EnableItbm" varstoreIndex="02" prompt="Intel(R) Turbo Boost Max Technology 3.0" description="Enable/Disable Intel(R) Turbo Boost Max Technology 3.0 support. Disabling will report the maximum ratio of the slowest core in _CPC object." size="1" offset="0x000C" depex="Sif( ( ( HwpAvailable _EQU_ 0 ) OR ( ItbmAvailable _EQU_ 0 ) ) )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/Intel(R) Turbo Boost Max Technology 3.0" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="EnableItbmDriver" varstoreIndex="02" prompt="Intel(R) Turbo Boost Max Technology 3.0 Driver" description="Enable/Disable Intel(R) Turbo Boost Max Technology 3.0 driver. Enable will load the driver upon ACPI device with HID - INT3510." size="1" offset="0x000D" depex="Sif( ( ( HwpAvailable _EQU_ 0 ) OR ( ItbmAvailable _EQU_ 0 ) ) )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/Intel(R) Turbo Boost Max Technology 3.0 Driver" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="HdcControl" varstoreIndex="02" prompt="HDC Control" description="This option allows HDC configuration.   Disabled: Disable HDC   Enabled:  Can be enabled by OS if OS native support is available." size="1" offset="0x0045" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/HDC Control" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="TurboMode" varstoreIndex="02" prompt="Turbo Mode" description="Enable/Disable processor Turbo Mode (requires Intel Speed Step or Intel Speed Shift to be available and enabled)." size="1" offset="0x0011" depex="Sif( ( TurboModeAvailable _EQU_ 0 OR ( EnableGv _EQU_ 0 AND EnableHwp _EQU_ 0 ) ) )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/Turbo Mode" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PlatformPowerLimit1Enable" varstoreIndex="02" prompt="Platform PL1 Enable" description="Enable/Disable Platform Power Limit 1 programming. If this option is enabled, it activates the PL1 value to be used by the processor to limit the average power of given time window." size="1" offset="0x002C" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/Platform PL1 Enable" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="PlatformPowerLimit1Power" varstoreIndex="02" prompt="Platform PL1 Power" description="Platform Power Limit 1 Power in Milli Watts. BIOS will round to the nearest 1/8W when programming. Any value can be programmed between Max and Min Power Limits (specified by PACKAGE_POWER_SKU_MSR). For 12.50W, enter 12500. This setting will act as the new PL1 value for the Package RAPL algorithm." size="4" offset="0x002D" depex="Sif( PlatformPowerLimit1Enable _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/Platform PL1 Power" default="0x00000000" CurrentVal="0x00000000" min="0x0" max="0x3E7F83" step="0x7D"/>
		<knob  type="scalar" setupType="oneof" name="PlatformPowerLimit1Time" varstoreIndex="02" prompt="Platform PL1 Time Window" description="Platform Power Limit 1 Time Window value in seconds. The value may vary from 0 to 128. 0 - default values. Indicates the time window over which Platform TDP value should be maintained." size="1" offset="0x0031" depex="Sif( PlatformPowerLimit1Enable _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/Platform PL1 Time Window" default="0x00" CurrentVal="0x00">
			<options>
				<option text="0" value="0x0"/>
				<option text="1" value="0x1"/>
				<option text="2" value="0x2"/>
				<option text="3" value="0x3"/>
				<option text="4" value="0x4"/>
				<option text="5" value="0x5"/>
				<option text="6" value="0x6"/>
				<option text="7" value="0x7"/>
				<option text="8" value="0x8"/>
				<option text="10" value="0xA"/>
				<option text="12" value="0xC"/>
				<option text="14" value="0xE"/>
				<option text="16" value="0x10"/>
				<option text="20" value="0x14"/>
				<option text="24" value="0x18"/>
				<option text="28" value="0x1C"/>
				<option text="32" value="0x20"/>
				<option text="40" value="0x28"/>
				<option text="48" value="0x30"/>
				<option text="56" value="0x38"/>
				<option text="64" value="0x40"/>
				<option text="80" value="0x50"/>
				<option text="96" value="0x60"/>
				<option text="112" value="0x70"/>
				<option text="128 TLP" value="0x80"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PlatformPowerLimit2Enable" varstoreIndex="02" prompt="Platform PL2 Enable" description="Enable/Disable Platform Power Limit 2 programming. If this option is disabled, BIOS will program the default values for Platform Power Limit 2." size="1" offset="0x0032" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/Platform PL2 Enable" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="PlatformPowerLimit2Power" varstoreIndex="02" prompt="Platform PL2 Power" description="Platform Power Limit 2 Power in Milli Watts. BIOS will round to the nearest 1/8W when programming. Any value can be programmed between Max and Min Power Limits (specified by PACKAGE_POWER_SKU_MSR). For 12.50W, enter 12500. This setting will act as the new PL2 value for the Package RAPL algorithm." size="4" offset="0x0033" depex="Sif( PlatformPowerLimit2Enable _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/Platform PL2 Power" default="0x00000000" CurrentVal="0x00000000" min="0x0" max="0x3E7F83" step="0x7D"/>
		<knob  type="scalar" setupType="oneof" name="PowerLimit4Override" varstoreIndex="02" prompt="Power Limit 4 Override" description="Enable/Disable Power Limit 4 override. If this option is disabled, BIOS will leave the default values for Power Limit 4." size="1" offset="0x0025" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/Power Limit 4 Override" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="PowerLimit4" varstoreIndex="02" prompt="Power Limit 4" description="Power Limit 4 in Milli Watts. BIOS will round to the nearest 1/8W when programming. For 12.50W, enter 12500. If the value is 0, BIOS leaves default value" size="4" offset="0x0026" depex="Sif( PowerLimit4Override _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/Power Limit 4" default="0x00000000" CurrentVal="0x00000000" min="0x0" max="0xF9F83" step="0x7D"/>
		<knob  type="scalar" setupType="oneof" name="PowerLimit4Lock" varstoreIndex="02" prompt="Power Limit 4 Lock" description="Power Limit 4 MSR 601h Lock. When enabled PL4 configurations are locked during OS. When disabled PL4 configuration can be changed during OS." size="1" offset="0x002A" depex="Sif( PowerLimit4Override _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/Power Limit 4 Lock" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="EnableCx" varstoreIndex="02" prompt="C states" description="Enable/Disable CPU Power Management. Allows CPU to go to C states when it?s not 100% utilized." size="1" offset="0x000F" depex="Sif( CxAvailable _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/C states" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="EnableC1e" varstoreIndex="02" prompt="  Enhanced C-states" description="Enable/Disable C1E. When enabled, CPU will switch to minimum speed when all cores enter C-State." size="1" offset="0x0010" depex="Sif( CxAvailable _EQU_ 0 OR EnableCx _EQU_ 0 OR C1EAvailable _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/  Enhanced C-states" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="CStateAutoDemotion" varstoreIndex="02" prompt="  C-State Auto Demotion" description="Configure C-State Auto Demotion" size="1" offset="0x0039" depex="Sif( CxAvailable _EQU_ 0 OR EnableCx _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/  C-State Auto Demotion" default="0x03" CurrentVal="0x03">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="C1" value="0x1"/>
				<option text="C3" value="0x2"/>
				<option text="C1 and C3" value="0x3"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="CStateUnDemotion" varstoreIndex="02" prompt="  C-State Un-demotion" description="Configure C-State Un-demotion" size="1" offset="0x003A" depex="Sif( CxAvailable _EQU_ 0 OR EnableCx _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/  C-State Un-demotion" default="0x03" CurrentVal="0x03">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="C1" value="0x1"/>
				<option text="C3" value="0x2"/>
				<option text="C1 and C3" value="0x3"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PkgCStateDemotion" varstoreIndex="02" prompt="  Package C-State Demotion" description="  Package C-State Demotion" size="1" offset="0x003B" depex="Sif( CxAvailable _EQU_ 0 OR EnableCx _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/  Package C-State Demotion" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PkgCStateUnDemotion" varstoreIndex="02" prompt="  Package C-State Un-demotion" description="  Package C-State Un-demotion" size="1" offset="0x003C" depex="Sif( CxAvailable _EQU_ 0 OR EnableCx _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/  Package C-State Un-demotion" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="CStatePreWake" varstoreIndex="02" prompt="CState Pre-Wake" description="Disable - Sets bit 30 of POWER_CTL MSR(0x1FC) to 1 to disable the Cstate Pre-Wake" size="1" offset="0x0038" depex="Sif( CxAvailable _EQU_ 0 OR EnableCx _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/CState Pre-Wake" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PmgCstCfgCtrIoMwaitRedirection" varstoreIndex="02" prompt="IO MWAIT Redirection" description="When set, will map IO_read instructions sent to IO registers PMG_IO_BASE_ADDRBASE+offset to MWAIT(offset)" size="1" offset="0x0043" depex="Sif( CxAvailable _EQU_ 0 OR EnableCx _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/IO MWAIT Redirection" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PkgCStateLimit" varstoreIndex="02" prompt="Package C State Limit" description="Maximum Package C State Limit Setting. Cpu Default: Leaves to Factory default value.Auto: Initializes to deepest available Package C State Limit." size="1" offset="0x0046" depex="Sif( CxAvailable _EQU_ 0 OR EnableCx _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/Package C State Limit" default="0xFF" CurrentVal="0xFF">
			<options>
				<option text="C0/C1" value="0x0"/>
				<option text="C2" value="0x1"/>
				<option text="C3" value="0x2"/>
				<option text="C6" value="0x3"/>
				<option text="C7" value="0x4"/>
				<option text="C7S" value="0x5"/>
				<option text="C8" value="0x6"/>
				<option text="C9" value="0x7"/>
				<option text="C10" value="0x8"/>
				<option text="Cpu Default" value="0xFE"/>
				<option text="Auto" value="0xFF"/>
			</options>
		</knob>
		<!-- C3 Latency Control(MSR 0x60A) -->
		<knob  type="scalar" setupType="oneof" name="CstateLatencyControl0TimeUnit" varstoreIndex="02" prompt="Time Unit" description="Unit of measurement for IRTL value - bits [12:10]" size="1" offset="0x022D" depex="Sif( CxAvailable _EQU_ 0 OR EnableCx _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/Time Unit" default="0x02" CurrentVal="0x02">
			<options>
				<option text="1 ns" value="0x0"/>
				<option text="32 ns" value="0x1"/>
				<option text="1024 ns" value="0x2"/>
				<option text="32768 ns" value="0x3"/>
				<option text="1048576 ns" value="0x4"/>
				<option text="33554432 ns" value="0x5"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="CstateLatencyControl0Irtl" varstoreIndex="02" prompt="Latency" description="Interrupt Response Time Limit value- bits [9:0], Enter 0-1023" size="2" offset="0x022E" depex="Sif( CxAvailable _EQU_ 0 OR EnableCx _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/Latency" default="0x004E" CurrentVal="0x004E" min="0x0" max="0x3FF" step="0x1"/>
		<!-- C6/C7 Short Latency Control(MSR 0x60B) -->
		<knob  type="scalar" setupType="oneof" name="CstateLatencyControl1TimeUnit" varstoreIndex="02" prompt="Time Unit" description="Unit of measurement for IRTL value - bits [12:10]" size="1" offset="0x0047" depex="Sif( CxAvailable _EQU_ 0 OR EnableCx _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/Time Unit" default="0x02" CurrentVal="0x02">
			<options>
				<option text="1 ns" value="0x0"/>
				<option text="32 ns" value="0x1"/>
				<option text="1024 ns" value="0x2"/>
				<option text="32768 ns" value="0x3"/>
				<option text="1048576 ns" value="0x4"/>
				<option text="33554432 ns" value="0x5"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="CstateLatencyControl1Irtl" varstoreIndex="02" prompt="Latency" description="Interrupt Response Time Limit value- bits [9:0], Enter 0-1023" size="2" offset="0x004C" depex="Sif( CxAvailable _EQU_ 0 OR EnableCx _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/Latency" default="0x0076" CurrentVal="0x0076" min="0x0" max="0x3FF" step="0x1"/>
		<!-- C6/C7 Long Latency Control(MSR 0x60C) -->
		<knob  type="scalar" setupType="oneof" name="CstateLatencyControl2TimeUnit" varstoreIndex="02" prompt="Time Unit" description="Unit of measurement for IRTL value - bits [12:10]" size="1" offset="0x0048" depex="Sif( CxAvailable _EQU_ 0 OR EnableCx _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/Time Unit" default="0x02" CurrentVal="0x02">
			<options>
				<option text="1 ns" value="0x0"/>
				<option text="32 ns" value="0x1"/>
				<option text="1024 ns" value="0x2"/>
				<option text="32768 ns" value="0x3"/>
				<option text="1048576 ns" value="0x4"/>
				<option text="33554432 ns" value="0x5"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="CstateLatencyControl2Irtl" varstoreIndex="02" prompt="Latency" description="Interrupt Response Time Limit value- bits [9:0], Enter 0-1023" size="2" offset="0x004E" depex="Sif( CxAvailable _EQU_ 0 OR EnableCx _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/Latency" default="0x0094" CurrentVal="0x0094" min="0x0" max="0x3FF" step="0x1"/>
		<!-- C8 Latency Control(MSR 0x633) -->
		<knob  type="scalar" setupType="oneof" name="CstateLatencyControl3TimeUnit" varstoreIndex="02" prompt="Time Unit" description="Unit of measurement for IRTL value - bits [12:10]" size="1" offset="0x0049" depex="Sif( CxAvailable _EQU_ 0 OR EnableCx _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/Time Unit" default="0x02" CurrentVal="0x02">
			<options>
				<option text="1 ns" value="0x0"/>
				<option text="32 ns" value="0x1"/>
				<option text="1024 ns" value="0x2"/>
				<option text="32768 ns" value="0x3"/>
				<option text="1048576 ns" value="0x4"/>
				<option text="33554432 ns" value="0x5"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="CstateLatencyControl3Irtl" varstoreIndex="02" prompt="Latency" description="Interrupt Response Time Limit value- bits [9:0], Enter 0-1023" size="2" offset="0x0050" depex="Sif( CxAvailable _EQU_ 0 OR EnableCx _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/Latency" default="0x00FA" CurrentVal="0x00FA" min="0x0" max="0x3FF" step="0x1"/>
		<!-- C9 Latency Control(MSR 0x634) -->
		<knob  type="scalar" setupType="oneof" name="CstateLatencyControl4TimeUnit" varstoreIndex="02" prompt="Time Unit" description="Unit of measurement for IRTL value - bits [12:10]" size="1" offset="0x004A" depex="Sif( CxAvailable _EQU_ 0 OR EnableCx _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/Time Unit" default="0x02" CurrentVal="0x02">
			<options>
				<option text="1 ns" value="0x0"/>
				<option text="32 ns" value="0x1"/>
				<option text="1024 ns" value="0x2"/>
				<option text="32768 ns" value="0x3"/>
				<option text="1048576 ns" value="0x4"/>
				<option text="33554432 ns" value="0x5"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="CstateLatencyControl4Irtl" varstoreIndex="02" prompt="Latency" description="Interrupt Response Time Limit value- bits [9:0], Enter 0-1023" size="2" offset="0x0052" depex="Sif( CxAvailable _EQU_ 0 OR EnableCx _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/Latency" default="0x014C" CurrentVal="0x014C" min="0x0" max="0x3FF" step="0x1"/>
		<!-- C10 Latency Control(MSR 0x635) -->
		<knob  type="scalar" setupType="oneof" name="CstateLatencyControl5TimeUnit" varstoreIndex="02" prompt="Time Unit" description="Unit of measurement for IRTL value - bits [12:10]" size="1" offset="0x004B" depex="Sif( CxAvailable _EQU_ 0 OR EnableCx _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/Time Unit" default="0x02" CurrentVal="0x02">
			<options>
				<option text="1 ns" value="0x0"/>
				<option text="32 ns" value="0x1"/>
				<option text="1024 ns" value="0x2"/>
				<option text="32768 ns" value="0x3"/>
				<option text="1048576 ns" value="0x4"/>
				<option text="33554432 ns" value="0x5"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="CstateLatencyControl5Irtl" varstoreIndex="02" prompt="Latency" description="Interrupt Response Time Limit value- bits [9:0], Enter 0-1023" size="2" offset="0x0054" depex="Sif( CxAvailable _EQU_ 0 OR EnableCx _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/Latency" default="0x03F2" CurrentVal="0x03F2" min="0x0" max="0x3FF" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="EnableThermalMonitor" varstoreIndex="02" prompt="Thermal Monitor " description="Enable/Disable Thermal Monitor" size="1" offset="0x003D" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/Thermal Monitor " default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="InterruptRedirectMode" varstoreIndex="02" prompt="Interrupt Redirection Mode Selection" description="Interrupt Redirection Mode Select for Logical Interrupts " size="1" offset="0x0044" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/Interrupt Redirection Mode Selection" default="0x04" CurrentVal="0x04">
			<options>
				<option text="Fixed Priority" value="0x0"/>
				<option text="Round robin" value="0x1"/>
				<option text="Hash Vector" value="0x2"/>
				<option text="PAIR with Fixed Priority" value="0x4"/>
				<option text="PAIR with Round Robin" value="0x5"/>
				<option text="PAIR with Hash Vector" value="0x6"/>
				<option text="No Change" value="0x7"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="TimedMwait" varstoreIndex="02" prompt="Timed MWAIT " description="Enable/Disable Timed MWAIT Support" size="1" offset="0x0042" depex="Sif( TimedMwaitSupported _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/Timed MWAIT " default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="EcTurboControlMode" varstoreIndex="02" prompt="EC Turbo Control Mode" description="Enable/Disable EC Turbo Control mode" size="1" offset="0x00C2" depex="Sif( ( ( PlatformFlavor _NEQ_ 0x1 ) AND ( PlatformFlavor _NEQ_ 0x5 ) ) OR TurboMode _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/EC Turbo Control Mode" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="AcBrickCapacity" varstoreIndex="02" prompt="  AC Brick Capacity" description="Specify the AC Brick capacity" size="1" offset="0x00C3" depex="Sif( EcTurboControlMode _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/  AC Brick Capacity" default="0x01" CurrentVal="0x01">
			<options>
				<option text="90W AC Brick" value="0x1"/>
				<option text="65W AC Brick" value="0x2"/>
				<option text="75W AC Brick" value="0x3"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="EcPollingPeriod" varstoreIndex="02" prompt="  EC Polling Period" description="Count 1 to 255 for a range of 10ms to 2.55 seconds (1 count - 10ms)" size="1" offset="0x00C4" depex="Sif( EcTurboControlMode _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/  EC Polling Period" default="0x01" CurrentVal="0x01" min="0x1" max="0xFF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="EcGuardBandValue" varstoreIndex="02" prompt="  EC Guard Band Value" description="Count 1 to 20 for a range of 1 watt to 20 watts" size="1" offset="0x00C5" depex="Sif( EcTurboControlMode _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/  EC Guard Band Value" default="0x00" CurrentVal="0x00" min="0x0" max="0x14" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="EcAlgorithmSel" varstoreIndex="02" prompt="  EC Algorithm Selection" description="Count 1 to 10 for Algorithm Selection" size="1" offset="0x00C6" depex="Sif( EcTurboControlMode _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/  EC Algorithm Selection" default="0x01" CurrentVal="0x01" min="0x1" max="0xA" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="EpgEnable" varstoreIndex="03" prompt="Energy Performance Gain" description="Enable/disable Energy Performance Gain." size="1" offset="0x00F6" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/Energy Performance Gain" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="Idd3n" varstoreIndex="03" prompt="EPG DIMM Idd3N" description="Active standby current (Idd3N) in milliamps from datasheet. Must be calculated on a per DIMM basis." size="2" offset="0x00F7" depex="Gif( EpgEnable _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/EPG DIMM Idd3N" default="0x001A" CurrentVal="0x001A" min="0x0" max="0x7D0" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="Idd3p" varstoreIndex="03" prompt="EPG DIMM Idd3P" description="Active power-down current (Idd3P) in milliamps from datasheet. Must be calculated on a per DIMM basis." size="2" offset="0x00F9" depex="Gif( EpgEnable _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/EPG DIMM Idd3P" default="0x000B" CurrentVal="0x000B" min="0x0" max="0x7D0" step="0x1"/>
		<!-- Form: Custom P-state Table -->
		<!-- Custom P-state Table -->
		<knob type="scalar" setupType="numeric" name="NumOfCustomPStates" varstoreIndex="02" prompt="Number of P states" description="Sets the number of custom P-states. At least 2 states must be present." size="1" offset="0x007B" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/Custom P-state Table/Number of P states" default="0x00" CurrentVal="0x00" min="0x0" max="0x28" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="StateRatio_0" varstoreIndex="02" prompt="Max P-State Ratio" description="Maximum P-state ratio to use in the custom P-state table." size="1" offset="0x007C" depex="Sif( NumOfCustomPStates _LT_ 2 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/Custom P-state Table/Max P-State Ratio" default="0x00" CurrentVal="0x00" min="0x0" max="0x7F" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="StateRatio_1" varstoreIndex="02" prompt="P-State Ratio" description="P-state ratio for the given state in the custom P-state table." size="1" offset="0x007D" depex="Sif( NumOfCustomPStates _LT_ 2 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/Custom P-state Table/P-State Ratio" default="0x00" CurrentVal="0x00" min="0x0" max="0x7F" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="StateRatio_2" varstoreIndex="02" prompt="P-State Ratio" description="P-state ratio for the given state in the custom P-state table." size="1" offset="0x007E" depex="Sif( NumOfCustomPStates _LT_ 3 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/Custom P-state Table/P-State Ratio" default="0x00" CurrentVal="0x00" min="0x0" max="0x7F" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="StateRatio_3" varstoreIndex="02" prompt="P-State Ratio" description="P-state ratio for the given state in the custom P-state table." size="1" offset="0x007F" depex="Sif( NumOfCustomPStates _LT_ 4 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/Custom P-state Table/P-State Ratio" default="0x00" CurrentVal="0x00" min="0x0" max="0x7F" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="StateRatio_4" varstoreIndex="02" prompt="P-State Ratio" description="P-state ratio for the given state in the custom P-state table." size="1" offset="0x0080" depex="Sif( NumOfCustomPStates _LT_ 5 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/Custom P-state Table/P-State Ratio" default="0x00" CurrentVal="0x00" min="0x0" max="0x7F" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="StateRatio_5" varstoreIndex="02" prompt="P-State Ratio" description="P-state ratio for the given state in the custom P-state table." size="1" offset="0x0081" depex="Sif( NumOfCustomPStates _LT_ 6 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/Custom P-state Table/P-State Ratio" default="0x00" CurrentVal="0x00" min="0x0" max="0x7F" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="StateRatio_6" varstoreIndex="02" prompt="P-State Ratio" description="P-state ratio for the given state in the custom P-state table." size="1" offset="0x0082" depex="Sif( NumOfCustomPStates _LT_ 7 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/Custom P-state Table/P-State Ratio" default="0x00" CurrentVal="0x00" min="0x0" max="0x7F" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="StateRatio_7" varstoreIndex="02" prompt="P-State Ratio" description="P-state ratio for the given state in the custom P-state table." size="1" offset="0x0083" depex="Sif( NumOfCustomPStates _LT_ 8 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/Custom P-state Table/P-State Ratio" default="0x00" CurrentVal="0x00" min="0x0" max="0x7F" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="StateRatio_8" varstoreIndex="02" prompt="P-State Ratio" description="P-state ratio for the given state in the custom P-state table." size="1" offset="0x0084" depex="Sif( NumOfCustomPStates _LT_ 9 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/Custom P-state Table/P-State Ratio" default="0x00" CurrentVal="0x00" min="0x0" max="0x7F" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="StateRatio_9" varstoreIndex="02" prompt="P-State Ratio" description="P-state ratio for the given state in the custom P-state table." size="1" offset="0x0085" depex="Sif( NumOfCustomPStates _LT_ 10 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/Custom P-state Table/P-State Ratio" default="0x00" CurrentVal="0x00" min="0x0" max="0x7F" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="StateRatio_10" varstoreIndex="02" prompt="P-State Ratio" description="P-state ratio for the given state in the custom P-state table." size="1" offset="0x0086" depex="Sif( NumOfCustomPStates _LT_ 11 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/Custom P-state Table/P-State Ratio" default="0x00" CurrentVal="0x00" min="0x0" max="0x7F" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="StateRatio_11" varstoreIndex="02" prompt="P-State Ratio" description="P-state ratio for the given state in the custom P-state table." size="1" offset="0x0087" depex="Sif( NumOfCustomPStates _LT_ 12 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/Custom P-state Table/P-State Ratio" default="0x00" CurrentVal="0x00" min="0x0" max="0x7F" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="StateRatio_12" varstoreIndex="02" prompt="P-State Ratio" description="P-state ratio for the given state in the custom P-state table." size="1" offset="0x0088" depex="Sif( NumOfCustomPStates _LT_ 13 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/Custom P-state Table/P-State Ratio" default="0x00" CurrentVal="0x00" min="0x0" max="0x7F" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="StateRatio_13" varstoreIndex="02" prompt="P-State Ratio" description="P-state ratio for the given state in the custom P-state table." size="1" offset="0x0089" depex="Sif( NumOfCustomPStates _LT_ 14 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/Custom P-state Table/P-State Ratio" default="0x00" CurrentVal="0x00" min="0x0" max="0x7F" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="StateRatio_14" varstoreIndex="02" prompt="P-State Ratio" description="P-state ratio for the given state in the custom P-state table." size="1" offset="0x008A" depex="Sif( NumOfCustomPStates _LT_ 15 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/Custom P-state Table/P-State Ratio" default="0x00" CurrentVal="0x00" min="0x0" max="0x7F" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="StateRatio_15" varstoreIndex="02" prompt="P-State Ratio" description="P-state ratio for the given state in the custom P-state table." size="1" offset="0x008B" depex="Sif( NumOfCustomPStates _LT_ 16 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/Custom P-state Table/P-State Ratio" default="0x00" CurrentVal="0x00" min="0x0" max="0x7F" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="StateRatio_16" varstoreIndex="02" prompt="P-State Ratio" description="P-state ratio for the given state in the custom P-state table." size="1" offset="0x008C" depex="Sif( NumOfCustomPStates _LT_ 17 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/Custom P-state Table/P-State Ratio" default="0x00" CurrentVal="0x00" min="0x0" max="0x7F" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="StateRatio_17" varstoreIndex="02" prompt="P-State Ratio" description="P-state ratio for the given state in the custom P-state table." size="1" offset="0x008D" depex="Sif( NumOfCustomPStates _LT_ 18 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/Custom P-state Table/P-State Ratio" default="0x00" CurrentVal="0x00" min="0x0" max="0x7F" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="StateRatio_18" varstoreIndex="02" prompt="P-State Ratio" description="P-state ratio for the given state in the custom P-state table." size="1" offset="0x008E" depex="Sif( NumOfCustomPStates _LT_ 19 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/Custom P-state Table/P-State Ratio" default="0x00" CurrentVal="0x00" min="0x0" max="0x7F" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="StateRatio_19" varstoreIndex="02" prompt="P-State Ratio" description="P-state ratio for the given state in the custom P-state table." size="1" offset="0x008F" depex="Sif( NumOfCustomPStates _LT_ 20 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/Custom P-state Table/P-State Ratio" default="0x00" CurrentVal="0x00" min="0x0" max="0x7F" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="StateRatio_20" varstoreIndex="02" prompt="P-State Ratio" description="P-state ratio for the given state in the custom P-state table." size="1" offset="0x0090" depex="Sif( NumOfCustomPStates _LT_ 21 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/Custom P-state Table/P-State Ratio" default="0x00" CurrentVal="0x00" min="0x0" max="0x7F" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="StateRatio_21" varstoreIndex="02" prompt="P-State Ratio" description="P-state ratio for the given state in the custom P-state table." size="1" offset="0x0091" depex="Sif( NumOfCustomPStates _LT_ 22 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/Custom P-state Table/P-State Ratio" default="0x00" CurrentVal="0x00" min="0x0" max="0x7F" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="StateRatio_22" varstoreIndex="02" prompt="P-State Ratio" description="P-state ratio for the given state in the custom P-state table." size="1" offset="0x0092" depex="Sif( NumOfCustomPStates _LT_ 23 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/Custom P-state Table/P-State Ratio" default="0x00" CurrentVal="0x00" min="0x0" max="0x7F" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="StateRatio_23" varstoreIndex="02" prompt="P-State Ratio" description="P-state ratio for the given state in the custom P-state table." size="1" offset="0x0093" depex="Sif( NumOfCustomPStates _LT_ 24 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/Custom P-state Table/P-State Ratio" default="0x00" CurrentVal="0x00" min="0x0" max="0x7F" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="StateRatio_24" varstoreIndex="02" prompt="P-State Ratio" description="P-state ratio for the given state in the custom P-state table." size="1" offset="0x0094" depex="Sif( NumOfCustomPStates _LT_ 25 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/Custom P-state Table/P-State Ratio" default="0x00" CurrentVal="0x00" min="0x0" max="0x7F" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="StateRatio_25" varstoreIndex="02" prompt="P-State Ratio" description="P-state ratio for the given state in the custom P-state table." size="1" offset="0x0095" depex="Sif( NumOfCustomPStates _LT_ 26 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/Custom P-state Table/P-State Ratio" default="0x00" CurrentVal="0x00" min="0x0" max="0x7F" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="StateRatio_26" varstoreIndex="02" prompt="P-State Ratio" description="P-state ratio for the given state in the custom P-state table." size="1" offset="0x0096" depex="Sif( NumOfCustomPStates _LT_ 27 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/Custom P-state Table/P-State Ratio" default="0x00" CurrentVal="0x00" min="0x0" max="0x7F" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="StateRatio_27" varstoreIndex="02" prompt="P-State Ratio" description="P-state ratio for the given state in the custom P-state table." size="1" offset="0x0097" depex="Sif( NumOfCustomPStates _LT_ 28 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/Custom P-state Table/P-State Ratio" default="0x00" CurrentVal="0x00" min="0x0" max="0x7F" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="StateRatio_28" varstoreIndex="02" prompt="P-State Ratio" description="P-state ratio for the given state in the custom P-state table." size="1" offset="0x0098" depex="Sif( NumOfCustomPStates _LT_ 29 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/Custom P-state Table/P-State Ratio" default="0x00" CurrentVal="0x00" min="0x0" max="0x7F" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="StateRatio_29" varstoreIndex="02" prompt="P-State Ratio" description="P-state ratio for the given state in the custom P-state table." size="1" offset="0x0099" depex="Sif( NumOfCustomPStates _LT_ 30 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/Custom P-state Table/P-State Ratio" default="0x00" CurrentVal="0x00" min="0x0" max="0x7F" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="StateRatio_30" varstoreIndex="02" prompt="P-State Ratio" description="P-state ratio for the given state in the custom P-state table." size="1" offset="0x009A" depex="Sif( NumOfCustomPStates _LT_ 31 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/Custom P-state Table/P-State Ratio" default="0x00" CurrentVal="0x00" min="0x0" max="0x7F" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="StateRatio_31" varstoreIndex="02" prompt="P-State Ratio" description="P-state ratio for the given state in the custom P-state table." size="1" offset="0x009B" depex="Sif( NumOfCustomPStates _LT_ 32 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/Custom P-state Table/P-State Ratio" default="0x00" CurrentVal="0x00" min="0x0" max="0x7F" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="StateRatio_32" varstoreIndex="02" prompt="P-State Ratio" description="P-state ratio for the given state in the custom P-state table." size="1" offset="0x009C" depex="Sif( NumOfCustomPStates _LT_ 33 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/Custom P-state Table/P-State Ratio" default="0x00" CurrentVal="0x00" min="0x0" max="0x7F" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="StateRatio_33" varstoreIndex="02" prompt="P-State Ratio" description="P-state ratio for the given state in the custom P-state table." size="1" offset="0x009D" depex="Sif( NumOfCustomPStates _LT_ 34 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/Custom P-state Table/P-State Ratio" default="0x00" CurrentVal="0x00" min="0x0" max="0x7F" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="StateRatio_34" varstoreIndex="02" prompt="P-State Ratio" description="P-state ratio for the given state in the custom P-state table." size="1" offset="0x009E" depex="Sif( NumOfCustomPStates _LT_ 35 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/Custom P-state Table/P-State Ratio" default="0x00" CurrentVal="0x00" min="0x0" max="0x7F" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="StateRatio_35" varstoreIndex="02" prompt="P-State Ratio" description="P-state ratio for the given state in the custom P-state table." size="1" offset="0x009F" depex="Sif( NumOfCustomPStates _LT_ 36 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/Custom P-state Table/P-State Ratio" default="0x00" CurrentVal="0x00" min="0x0" max="0x7F" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="StateRatio_36" varstoreIndex="02" prompt="P-State Ratio" description="P-state ratio for the given state in the custom P-state table." size="1" offset="0x00A0" depex="Sif( NumOfCustomPStates _LT_ 37 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/Custom P-state Table/P-State Ratio" default="0x00" CurrentVal="0x00" min="0x0" max="0x7F" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="StateRatio_37" varstoreIndex="02" prompt="P-State Ratio" description="P-state ratio for the given state in the custom P-state table." size="1" offset="0x00A1" depex="Sif( NumOfCustomPStates _LT_ 38 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/Custom P-state Table/P-State Ratio" default="0x00" CurrentVal="0x00" min="0x0" max="0x7F" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="StateRatio_38" varstoreIndex="02" prompt="P-State Ratio" description="P-state ratio for the given state in the custom P-state table." size="1" offset="0x00A2" depex="Sif( NumOfCustomPStates _LT_ 39 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/Custom P-state Table/P-State Ratio" default="0x00" CurrentVal="0x00" min="0x0" max="0x7F" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="StateRatio_39" varstoreIndex="02" prompt="P-State Ratio" description="P-state ratio for the given state in the custom P-state table." size="1" offset="0x00A3" depex="Sif( NumOfCustomPStates _LT_ 40 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/Custom P-state Table/P-State Ratio" default="0x00" CurrentVal="0x00" min="0x0" max="0x7F" step="0x0"/>
		<!-- Max 16 custom P-state Table -->
		<knob type="scalar" setupType="numeric" name="StateRatioMax16_0" varstoreIndex="02" prompt="Max P-State Ratio (Max 16 table)" description="P-state ratio for the given state in the Max 16 P-state table. Used if OS only supports 16 P-states" size="1" offset="0x00A4" depex="Sif( NumOfCustomPStates _LT_ 17 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/Custom P-state Table/Max P-State Ratio (Max 16 table)" default="0x00" CurrentVal="0x00" min="0x0" max="0x7F" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="StateRatioMax16_1" varstoreIndex="02" prompt="P-State Ratio (Max 16 table)" description="P-state ratio for the given state in the Max 16 P-state table. Used if OS only supports 16 P-states" size="1" offset="0x00A5" depex="Sif( NumOfCustomPStates _LT_ 17 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/Custom P-state Table/P-State Ratio (Max 16 table)" default="0x00" CurrentVal="0x00" min="0x0" max="0x7F" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="StateRatioMax16_2" varstoreIndex="02" prompt="P-State Ratio (Max 16 table)" description="P-state ratio for the given state in the Max 16 P-state table. Used if OS only supports 16 P-states" size="1" offset="0x00A6" depex="Sif( NumOfCustomPStates _LT_ 17 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/Custom P-state Table/P-State Ratio (Max 16 table)" default="0x00" CurrentVal="0x00" min="0x0" max="0x7F" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="StateRatioMax16_3" varstoreIndex="02" prompt="P-State Ratio (Max 16 table)" description="P-state ratio for the given state in the Max 16 P-state table. Used if OS only supports 16 P-states" size="1" offset="0x00A7" depex="Sif( NumOfCustomPStates _LT_ 17 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/Custom P-state Table/P-State Ratio (Max 16 table)" default="0x00" CurrentVal="0x00" min="0x0" max="0x7F" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="StateRatioMax16_4" varstoreIndex="02" prompt="P-State Ratio (Max 16 table)" description="P-state ratio for the given state in the Max 16 P-state table. Used if OS only supports 16 P-states" size="1" offset="0x00A8" depex="Sif( NumOfCustomPStates _LT_ 17 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/Custom P-state Table/P-State Ratio (Max 16 table)" default="0x00" CurrentVal="0x00" min="0x0" max="0x7F" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="StateRatioMax16_5" varstoreIndex="02" prompt="P-State Ratio (Max 16 table)" description="P-state ratio for the given state in the Max 16 P-state table. Used if OS only supports 16 P-states" size="1" offset="0x00A9" depex="Sif( NumOfCustomPStates _LT_ 17 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/Custom P-state Table/P-State Ratio (Max 16 table)" default="0x00" CurrentVal="0x00" min="0x0" max="0x7F" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="StateRatioMax16_6" varstoreIndex="02" prompt="P-State Ratio (Max 16 table)" description="P-state ratio for the given state in the Max 16 P-state table. Used if OS only supports 16 P-states" size="1" offset="0x00AA" depex="Sif( NumOfCustomPStates _LT_ 17 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/Custom P-state Table/P-State Ratio (Max 16 table)" default="0x00" CurrentVal="0x00" min="0x0" max="0x7F" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="StateRatioMax16_7" varstoreIndex="02" prompt="P-State Ratio (Max 16 table)" description="P-state ratio for the given state in the Max 16 P-state table. Used if OS only supports 16 P-states" size="1" offset="0x00AB" depex="Sif( NumOfCustomPStates _LT_ 17 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/Custom P-state Table/P-State Ratio (Max 16 table)" default="0x00" CurrentVal="0x00" min="0x0" max="0x7F" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="StateRatioMax16_8" varstoreIndex="02" prompt="P-State Ratio (Max 16 table)" description="P-state ratio for the given state in the Max 16 P-state table. Used if OS only supports 16 P-states" size="1" offset="0x00AC" depex="Sif( NumOfCustomPStates _LT_ 17 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/Custom P-state Table/P-State Ratio (Max 16 table)" default="0x00" CurrentVal="0x00" min="0x0" max="0x7F" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="StateRatioMax16_9" varstoreIndex="02" prompt="P-State Ratio (Max 16 table)" description="P-state ratio for the given state in the Max 16 P-state table. Used if OS only supports 16 P-states" size="1" offset="0x00AD" depex="Sif( NumOfCustomPStates _LT_ 17 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/Custom P-state Table/P-State Ratio (Max 16 table)" default="0x00" CurrentVal="0x00" min="0x0" max="0x7F" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="StateRatioMax16_10" varstoreIndex="02" prompt="P-State Ratio (Max 16 table)" description="P-state ratio for the given state in the Max 16 P-state table. Used if OS only supports 16 P-states" size="1" offset="0x00AE" depex="Sif( NumOfCustomPStates _LT_ 17 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/Custom P-state Table/P-State Ratio (Max 16 table)" default="0x00" CurrentVal="0x00" min="0x0" max="0x7F" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="StateRatioMax16_11" varstoreIndex="02" prompt="P-State Ratio (Max 16 table)" description="P-state ratio for the given state in the Max 16 P-state table. Used if OS only supports 16 P-states" size="1" offset="0x00AF" depex="Sif( NumOfCustomPStates _LT_ 17 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/Custom P-state Table/P-State Ratio (Max 16 table)" default="0x00" CurrentVal="0x00" min="0x0" max="0x7F" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="StateRatioMax16_12" varstoreIndex="02" prompt="P-State Ratio (Max 16 table)" description="P-state ratio for the given state in the Max 16 P-state table. Used if OS only supports 16 P-states" size="1" offset="0x00B0" depex="Sif( NumOfCustomPStates _LT_ 17 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/Custom P-state Table/P-State Ratio (Max 16 table)" default="0x00" CurrentVal="0x00" min="0x0" max="0x7F" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="StateRatioMax16_13" varstoreIndex="02" prompt="P-State Ratio (Max 16 table)" description="P-state ratio for the given state in the Max 16 P-state table. Used if OS only supports 16 P-states" size="1" offset="0x00B1" depex="Sif( NumOfCustomPStates _LT_ 17 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/Custom P-state Table/P-State Ratio (Max 16 table)" default="0x00" CurrentVal="0x00" min="0x0" max="0x7F" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="StateRatioMax16_14" varstoreIndex="02" prompt="P-State Ratio (Max 16 table)" description="P-state ratio for the given state in the Max 16 P-state table. Used if OS only supports 16 P-states" size="1" offset="0x00B2" depex="Sif( NumOfCustomPStates _LT_ 17 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/Custom P-state Table/P-State Ratio (Max 16 table)" default="0x00" CurrentVal="0x00" min="0x0" max="0x7F" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="StateRatioMax16_15" varstoreIndex="02" prompt="Min P-State Ratio (Max 16 table)" description="P-state ratio for the given state in the Max 16 P-state table. Used if OS only supports 16 P-states" size="1" offset="0x00B3" depex="Sif( NumOfCustomPStates _LT_ 17 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/Custom P-state Table/Min P-State Ratio (Max 16 table)" default="0x00" CurrentVal="0x00" min="0x0" max="0x7F" step="0x0"/>
		<!-- Form:   View/Configure Turbo Options -->
		<!-- Current Turbo Settings -->
		<!-- Max Turbo Power Limit: 4095.875 -->
		<!-- Min Turbo Power Limit: 0.0 -->
		<!-- Package TDP Limit: 45.0 -->
		<!-- Power Limit 1: 45.0 -->
		<!-- Power Limit 2: 107.0 -->
		<!-- 1-core Turbo Ratio: 50 -->
		<!-- 2-core Turbo Ratio: 49 -->
		<!-- 3-core Turbo Ratio: 48 -->
		<!-- 4-core Turbo Ratio: 47 -->
		<!-- 5-core Turbo Ratio: 46 -->
		<!-- 6-core Turbo Ratio: 45 -->
		<!-- 7-core Turbo Ratio: 44 -->
		<!-- 8-core Turbo Ratio: 43 -->
		<knob  type="scalar" setupType="oneof" name="EnergyEfficientPState" varstoreIndex="02" prompt="Energy Efficient P-state" description="Enable/Disable Energy Efficient P-state feature. When set to 0, will disable access to ENERGY_PERFORMANCE_BIAS MSR and CPUID Function 6 ECX[3] will read 0 indicating no support for Energy Efficient policy setting. When set to 1 will enable access to ENERGY_PERFORMANCE_BIAS MSR 1B0h and CPUID Function 6 ECX[3] will read 1 indicating Energy Efficient policy setting is supported." size="1" offset="0x0037" depex="Sif( ( TurboModeAvailable _EQU_ 0 OR ( EnableGv _EQU_ 0 AND EnableHwp _EQU_ 0 ) ) ) _AND_ Sif( ( TurboModeAvailable _EQU_ 0 OR ( EnableGv _EQU_ 0 AND EnableHwp _EQU_ 0 ) ) OR PlatformFlavor _EQU_ 0x4 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/  View/Configure Turbo Options/Energy Efficient P-state" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="TurboPowerLimitLock" varstoreIndex="02" prompt="Package Power Limit MSR Lock" description="Enable/Disable locking of Package Power Limit settings. When enabled, PACKAGE_POWER_LIMIT MSR will be locked and a reset will be required to unlock the register." size="1" offset="0x002B" depex="Sif( ( TurboModeAvailable _EQU_ 0 OR ( EnableGv _EQU_ 0 AND EnableHwp _EQU_ 0 ) ) ) _AND_ Sif( ( TurboModeAvailable _EQU_ 0 OR ( EnableGv _EQU_ 0 AND EnableHwp _EQU_ 0 ) ) OR PlatformFlavor _EQU_ 0x4 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/  View/Configure Turbo Options/Package Power Limit MSR Lock" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="LongDurationPwrLimitOverride" varstoreIndex="02" prompt="Power Limit 1 Override" description="Enable/Disable Power Limit 1 override. If this option is disabled, BIOS will program the default values for Power Limit 1 and Power Limit 1 Time Window." size="1" offset="0x0016" depex="Sif( ( TurboModeAvailable _EQU_ 0 OR ( EnableGv _EQU_ 0 AND EnableHwp _EQU_ 0 ) ) ) _AND_ Sif( ConfigTdpAvailable _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/  View/Configure Turbo Options/Power Limit 1 Override" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="PowerLimit1" varstoreIndex="02" prompt="Power Limit 1" description="Power Limit 1 in Milli Watts. BIOS will round to the nearest 1/8W when programming. 0 - no custom override. For 12.50W, enter 12500. Overclocking SKU: Value must be between Max and Min Power Limits (specified by PACKAGE_POWER_SKU_MSR). Other SKUs: This value must be between Min Power Limit and TDP Limit. If value is 0, BIOS will program TDP value." size="4" offset="0x0012" depex="Sif( ( TurboModeAvailable _EQU_ 0 OR ( EnableGv _EQU_ 0 AND EnableHwp _EQU_ 0 ) ) ) _AND_ Sif( ConfigTdpAvailable _EQU_ 1 OR LongDurationPwrLimitOverride _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/  View/Configure Turbo Options/Power Limit 1" default="0x00000000" CurrentVal="0x00000000" min="0x0" max="0x3E7F83" step="0x7D"/>
		<knob  type="scalar" setupType="oneof" name="PowerLimit1Time" varstoreIndex="02" prompt="Power Limit 1 Time Window" description="Power Limit 1 Time Window value in seconds. The value may vary from 0 to 128. 0 - use default value (28 sec). Defines time window which TDP value should be maintained." size="1" offset="0x0017" depex="Sif( ( TurboModeAvailable _EQU_ 0 OR ( EnableGv _EQU_ 0 AND EnableHwp _EQU_ 0 ) ) ) _AND_ Sif( ConfigTdpAvailable _EQU_ 1 OR LongDurationPwrLimitOverride _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/  View/Configure Turbo Options/Power Limit 1 Time Window" default="0x00" CurrentVal="0x00">
			<options>
				<option text="0" value="0x0"/>
				<option text="1" value="0x1"/>
				<option text="2" value="0x2"/>
				<option text="3" value="0x3"/>
				<option text="4" value="0x4"/>
				<option text="5" value="0x5"/>
				<option text="6" value="0x6"/>
				<option text="7" value="0x7"/>
				<option text="8" value="0x8"/>
				<option text="10" value="0xA"/>
				<option text="12" value="0xC"/>
				<option text="14" value="0xE"/>
				<option text="16" value="0x10"/>
				<option text="20" value="0x14"/>
				<option text="24" value="0x18"/>
				<option text="28" value="0x1C"/>
				<option text="32" value="0x20"/>
				<option text="40" value="0x28"/>
				<option text="48" value="0x30"/>
				<option text="56" value="0x38"/>
				<option text="64" value="0x40"/>
				<option text="80" value="0x50"/>
				<option text="96" value="0x60"/>
				<option text="112" value="0x70"/>
				<option text="128 TLP" value="0x80"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PowerLimit2" varstoreIndex="02" prompt="Power Limit 2 Override" description="Enable/Disable Power Limit 2 override. If this option is disabled, BIOS will program the default values for Power Limit 2." size="1" offset="0x0018" depex="Sif( ( TurboModeAvailable _EQU_ 0 OR ( EnableGv _EQU_ 0 AND EnableHwp _EQU_ 0 ) ) ) _AND_ Sif( ConfigTdpAvailable _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/  View/Configure Turbo Options/Power Limit 2 Override" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="PowerLimit2Power" varstoreIndex="02" prompt="Power Limit 2" description="Power Limit 2 value in Milli Watts. BIOS will round to the nearest 1/8W when programming. If the value is 0, BIOS will program this value as 1.25*TDP. For 12.50W, enter 12500. Processor applies control policies such that the package power does not exceed this limit." size="4" offset="0x0019" depex="Sif( ( TurboModeAvailable _EQU_ 0 OR ( EnableGv _EQU_ 0 AND EnableHwp _EQU_ 0 ) ) ) _AND_ Sif( ConfigTdpAvailable _EQU_ 1 OR PowerLimit2 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/  View/Configure Turbo Options/Power Limit 2" default="0x00000000" CurrentVal="0x00000000" min="0x0" max="0x3E7F83" step="0x7D"/>
		<knob type="scalar" setupType="numeric" name="RatioLimit1" varstoreIndex="02" prompt="1-Core Ratio Limit Override" description="1-Core Ratio Limit with range of (Max Non-Turbo Ratio - 255). Min - Max Non-Turbo Ratio. Max - fused turbo ratio, or 255 if CPU is unlocked for overclocking. This 1-Core Ratio Limit must be greater than or equal all other ratio values." size="1" offset="0x00D1" depex="Sif( ( TurboModeAvailable _EQU_ 0 OR ( EnableGv _EQU_ 0 AND EnableHwp _EQU_ 0 ) ) ) _AND_ Sif( CoreRatioLimitAvailable _EQU_ 0 OR EnableGv _EQU_ 0 OR TurboMode _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/  View/Configure Turbo Options/1-Core Ratio Limit Override" default="0x32" CurrentVal="0x00" min="0x0" max="0xFF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="RatioLimit2" varstoreIndex="02" prompt="2-Core Ratio Limit Override" description="2-Core Ratio Limit with range of (Max Non-Turbo Ratio - 255). Min - Max Non-Turbo Ratio. Max - fused turbo ratio, or 255 if CPU is unlocked for overclocking. This 2-Core Ratio Limit Must be ?- to 1-Core Ratio Limit." size="1" offset="0x00D2" depex="Sif( ( TurboModeAvailable _EQU_ 0 OR ( EnableGv _EQU_ 0 AND EnableHwp _EQU_ 0 ) ) ) _AND_ Sif( CoreRatioLimitAvailable _EQU_ 0 OR EnableGv _EQU_ 0 OR TurboMode _EQU_ 0 ) _AND_ Sif( NumCores _LT_ 2 OR ( ( ActiveCoreCount _LT_ 2 ) AND ( ActiveCoreCount _NEQ_ 0 ) ) )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/  View/Configure Turbo Options/2-Core Ratio Limit Override" default="0x31" CurrentVal="0x00" min="0x0" max="0xFF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="RatioLimit3" varstoreIndex="02" prompt="3-Core Ratio Limit Override" description="3-Core Ratio Limit with range of (Max Non-Turbo Ratio - 255). Min - Max Non-Turbo Ratio. Max - fused turbo ratio, or 255 if CPU is unlocked for overclocking. This 3-Core Ratio Limit Must be ?- to 1-Core Ratio Limit." size="1" offset="0x00D3" depex="Sif( ( TurboModeAvailable _EQU_ 0 OR ( EnableGv _EQU_ 0 AND EnableHwp _EQU_ 0 ) ) ) _AND_ Sif( CoreRatioLimitAvailable _EQU_ 0 OR EnableGv _EQU_ 0 OR TurboMode _EQU_ 0 ) _AND_ Sif( NumCores _LT_ 3 OR ( ( ActiveCoreCount _LT_ 3 ) AND ( ActiveCoreCount _NEQ_ 0 ) ) )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/  View/Configure Turbo Options/3-Core Ratio Limit Override" default="0x30" CurrentVal="0x00" min="0x0" max="0xFF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="RatioLimit4" varstoreIndex="02" prompt="4-Core Ratio Limit Override" description="4-Core Ratio Limit with range of (Max Non-Turbo Ratio - 255). Min - Max Non-Turbo Ratio. Max - fused turbo ratio, or 255 if CPU is unlocked for overclocking. This 4-Core Ratio Limit Must be ?- to 1-Core Ratio Limit." size="1" offset="0x00D4" depex="Sif( ( TurboModeAvailable _EQU_ 0 OR ( EnableGv _EQU_ 0 AND EnableHwp _EQU_ 0 ) ) ) _AND_ Sif( CoreRatioLimitAvailable _EQU_ 0 OR EnableGv _EQU_ 0 OR TurboMode _EQU_ 0 ) _AND_ Sif( NumCores _LT_ 4 OR ( ( ActiveCoreCount _LT_ 4 ) AND ( ActiveCoreCount _NEQ_ 0 ) ) )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/  View/Configure Turbo Options/4-Core Ratio Limit Override" default="0x2F" CurrentVal="0x00" min="0x0" max="0xFF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="RatioLimit5" varstoreIndex="02" prompt="5-Core Ratio Limit Override" description="5-Core Ratio Limit with range of (Max Non-Turbo Ratio - 255). Min - Max Non-Turbo Ratio. Max - fused turbo ratio, or 255 if CPU is unlocked for overclocking. This 5-Core Ratio Limit Must be ?- to 1-Core Ratio Limit." size="1" offset="0x00D5" depex="Sif( ( TurboModeAvailable _EQU_ 0 OR ( EnableGv _EQU_ 0 AND EnableHwp _EQU_ 0 ) ) ) _AND_ Sif( CoreRatioLimitAvailable _EQU_ 0 OR EnableGv _EQU_ 0 OR TurboMode _EQU_ 0 ) _AND_ Sif( NumCores _LT_ 5 OR ( ( ActiveCoreCount _LT_ 5 ) AND ( ActiveCoreCount _NEQ_ 0 ) ) )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/  View/Configure Turbo Options/5-Core Ratio Limit Override" default="0x2E" CurrentVal="0x00" min="0x0" max="0xFF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="RatioLimit6" varstoreIndex="02" prompt="6-Core Ratio Limit Override" description="6-Core Ratio Limit with range of (Max Non-Turbo Ratio - 255). Min - Max Non-Turbo Ratio. Max - fused turbo ratio, or 255 if CPU is unlocked for overclocking. This 6-Core Ratio Limit Must be ?- to 1-Core Ratio Limit." size="1" offset="0x00D6" depex="Sif( ( TurboModeAvailable _EQU_ 0 OR ( EnableGv _EQU_ 0 AND EnableHwp _EQU_ 0 ) ) ) _AND_ Sif( CoreRatioLimitAvailable _EQU_ 0 OR EnableGv _EQU_ 0 OR TurboMode _EQU_ 0 ) _AND_ Sif( NumCores _LT_ 6 OR ( ( ActiveCoreCount _LT_ 6 ) AND ( ActiveCoreCount _NEQ_ 0 ) ) )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/  View/Configure Turbo Options/6-Core Ratio Limit Override" default="0x2D" CurrentVal="0x00" min="0x0" max="0xFF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="RatioLimit7" varstoreIndex="02" prompt="7-Core Ratio Limit Override" description="7-Core Ratio Limit with range of (Max Non-Turbo Ratio - 255). Min - Max Non-Turbo Ratio. Max - fused turbo ratio, or 255 if CPU is unlocked for overclocking. This 7-Core Ratio Limit Must be ?- to 1-Core Ratio Limit." size="1" offset="0x00D7" depex="Sif( ( TurboModeAvailable _EQU_ 0 OR ( EnableGv _EQU_ 0 AND EnableHwp _EQU_ 0 ) ) ) _AND_ Sif( CoreRatioLimitAvailable _EQU_ 0 OR EnableGv _EQU_ 0 OR TurboMode _EQU_ 0 ) _AND_ Sif( NumCores _LT_ 7 OR ( ( ActiveCoreCount _LT_ 7 ) AND ( ActiveCoreCount _NEQ_ 0 ) ) )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/  View/Configure Turbo Options/7-Core Ratio Limit Override" default="0x2C" CurrentVal="0x00" min="0x0" max="0xFF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="RatioLimit8" varstoreIndex="02" prompt="8-Core Ratio Limit Override" description="8-Core Ratio Limit with range of (Max Non-Turbo Ratio - 255). Min - Max Non-Turbo Ratio. Max - fused turbo ratio, or 255 if CPU is unlocked for overclocking. This 8-Core Ratio Limit Must be ?- to 1-Core Ratio Limit." size="1" offset="0x00D8" depex="Sif( ( TurboModeAvailable _EQU_ 0 OR ( EnableGv _EQU_ 0 AND EnableHwp _EQU_ 0 ) ) ) _AND_ Sif( CoreRatioLimitAvailable _EQU_ 0 OR EnableGv _EQU_ 0 OR TurboMode _EQU_ 0 ) _AND_ Sif( NumCores _LT_ 8 OR ( ( ActiveCoreCount _LT_ 8 ) AND ( ActiveCoreCount _NEQ_ 0 ) ) )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/  View/Configure Turbo Options/8-Core Ratio Limit Override" default="0x2B" CurrentVal="0x00" min="0x0" max="0xFF" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="EnergyEfficientTurbo" varstoreIndex="02" prompt="Energy Efficient Turbo" description="Enable/Disable Energy Efficient Turbo Feature. This feature will opportunistically lower the turbo frequency to increase efficiency. Recommended only to disable in overclocking situations where turbo frequency must remain constant. Otherwise, leave enabled." size="1" offset="0x01AF" depex="Sif( ( TurboModeAvailable _EQU_ 0 OR ( EnableGv _EQU_ 0 AND EnableHwp _EQU_ 0 ) ) )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/  View/Configure Turbo Options/Energy Efficient Turbo" default="0x02" CurrentVal="0x02">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
				<option text="Auto" value="0x2"/>
			</options>
		</knob>
		<!-- Form: CPU VR Settings -->
		<!-- CPU VR Settings -->
		<knob  type="scalar" setupType="oneof" name="VrPowerDeliveryDesign" varstoreIndex="02" prompt="VR Power Delivery Design" description="Specifies the CFL-S board design used for the VR settings override values. By default, BIOS will override the default CFL-S VR settings based on the board design. A value of AUTO(0) will use the board ID to determine the board design. Any other value will override the board id logic to provide a custom VR Power Delivery Design value. This is intended primarily for validation." size="1" offset="0x0239" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/CPU VR Settings/VR Power Delivery Design" default="0x00" CurrentVal="0x00">
			<options>
				<option text="AUTO" value="0x0"/>
				<option text="CFL_S_35_WATT_2_2" value="0x1"/>
				<option text="CFL_S_54_WATT_2_2" value="0x2"/>
				<option text="CFL_S_58_WATT_2_2" value="0x3"/>
				<option text="CFL_S_35_WATT_4_2" value="0x4"/>
				<option text="CFL_S_62_WATT_4_2" value="0x5"/>
				<option text="CFL_S_65_WATT_4_2" value="0x6"/>
				<option text="CFL_S_95_WATT_4_2" value="0x7"/>
				<option text="CFL_S_35_WATT_6_2" value="0x8"/>
				<option text="CFL_S_65_WATT_6_2" value="0x9"/>
				<option text="CFL_S_95_WATT_6_2" value="0xA"/>
				<option text="CFL_S_35_WATT_8_2" value="0xB"/>
				<option text="CFL_S_65_WATT_8_2" value="0xC"/>
				<option text="CFL_S_95_WATT_8_2" value="0xD"/>
				<option text="CFL_S_71_WATT_4_2" value="0xE"/>
				<option text="CFL_S_80_WATT_6_2" value="0xF"/>
				<option text="CFL_S_80_WATT_8_2" value="0x10"/>
				<option text="CFL_H_45_WATT_4_2" value="0x17"/>
				<option text="CFL_H_45_WATT_6_2" value="0x18"/>
				<option text="CFL_H_65_WATT_6_2_INTERNAL" value="0x19"/>
				<option text="CFL_H_45_WATT_8_2" value="0x1F"/>
				<option text="CFL_H_65_WATT_8_2_INTERNAL" value="0x20"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="PsysSlope" varstoreIndex="02" prompt="PSYS Slope" description="PSYS Slope defined in 1/100 increments. Range is 0-200. For a 1.25 slope, enter 125. 0 - AUTO. Uses BIOS VR mailbox command 0x9.?" size="1" offset="0x0102" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/CPU VR Settings/PSYS Slope" default="0x00" CurrentVal="0x00" min="0x0" max="0xC8" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PsysOffset" varstoreIndex="02" prompt="PSYS Offset" description="PSYS Offset defined in 1/4 increments. Range is 0-255. For an offset of 25, enter 100. Uses BIOS VR mailbox command 0x9." size="1" offset="0x0103" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/CPU VR Settings/PSYS Offset" default="0x00" CurrentVal="0x00" min="0x0" max="0xFF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PsysPmax" varstoreIndex="02" prompt="PSYS PMax Power" description="PSYS PMax power, defined in 1/8 Watt increments. Range 0-8192. For a PMax of 125W, enter 1000. 0 - AUTO. Uses BIOS VR mailbox command 0xB." size="2" offset="0x0104" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/CPU VR Settings/PSYS PMax Power" default="0x0000" CurrentVal="0x0000" min="0x0" max="0x1FFF" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="IslVrCmd" varstoreIndex="02" prompt="Intersil VR Command" description="VR Mailbox command to fix Intersil VR C-state issues. Disabled- No Mailbox command sent. Default is Disabled." size="1" offset="0x0208" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/CPU VR Settings/Intersil VR Command" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Send for IA/GT rails" value="0x1"/>
				<option text="Send for IA/GT/SA rails" value="0x2"/>
			</options>
		</knob>
		<!-- Form: Acoustic Noise Settings -->
		<!-- Acoustic Noise Settings -->
		<knob  type="scalar" setupType="oneof" name="AcousticNoiseMitigation" varstoreIndex="02" prompt="Acoustic Noise Mitigation" description="Enabling this option will help mitigate acoustic noise on certain SKUs when the CPU is in deeper C state. This needs to be enabled to program PreWake, Ramp Up and Ramp Down times." size="1" offset="0x01F2" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/CPU VR Settings/Acoustic Noise Settings/Acoustic Noise Mitigation" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="PreWake" varstoreIndex="02" prompt="Pre Wake Time" description="Set the maximum Pre Wake randomization time in micro ticks. Range is 0-255. This is for acoustic noise mitigation Dynamic Perodicity Alteration (DPA) tuning." size="1" offset="0x0236" depex="Gif( AcousticNoiseMitigation _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/CPU VR Settings/Acoustic Noise Settings/Pre Wake Time" default="0x00" CurrentVal="0x00" min="0x0" max="0xFF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="RampUp" varstoreIndex="02" prompt="Ramp Up Time" description="Set the maximum Ramp Up randomization time in micro ticks. Range is 0-255. This is for acoustic noise mitigation Dynamic Perodicity Alteration (DPA) tuning." size="1" offset="0x0237" depex="Gif( AcousticNoiseMitigation _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/CPU VR Settings/Acoustic Noise Settings/Ramp Up Time" default="0x00" CurrentVal="0x00" min="0x0" max="0xFF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="RampDown" varstoreIndex="02" prompt="Ramp Down Time" description="Set the maximum Ramp Down randomization time in micro ticks. Range is 0-255. This is for acoustic noise mitigation Dynamic Perodicity Alteration (DPA) tuning." size="1" offset="0x0238" depex="Gif( AcousticNoiseMitigation _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/CPU VR Settings/Acoustic Noise Settings/Ramp Down Time" default="0x00" CurrentVal="0x00" min="0x0" max="0xFF" step="0x1"/>
		<!-- IA VR Domain -->
		<knob  type="scalar" setupType="oneof" name="FastPkgCRampDisableIa" varstoreIndex="02" prompt="Disable Fast PKG C State Ramp for IA Domain" description="This option needs to be configured to reduce acoustic noise during deeper C states. False: Don?t disable Fast ramp during deeper C states; True: Disable Fast ramp during deeper C state" size="1" offset="0x01F3" depex="Gif( AcousticNoiseMitigation _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/CPU VR Settings/Acoustic Noise Settings/Disable Fast PKG C State Ramp for IA Domain" default="0x00" CurrentVal="0x00">
			<options>
				<option text="FALSE" value="0x0"/>
				<option text="TRUE" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="SlowSlewRateForIa" varstoreIndex="02" prompt="Slow Slew Rate for IA Domain" description="Set VR IA Slow Slew Rate for Deep Package C State ramp time; Slow slew rate equals to Fast divided by number, the number is 2, 4, 8, 16 to slow down the slew rate to help minimize acoustic noise" size="1" offset="0x01F7" depex="Gif( AcousticNoiseMitigation _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/CPU VR Settings/Acoustic Noise Settings/Slow Slew Rate for IA Domain" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Fast/2" value="0x0"/>
				<option text="Fast/4" value="0x1"/>
				<option text="Fast/8" value="0x2"/>
				<option text="Fast/16" value="0x3"/>
			</options>
		</knob>
		<!-- GT VR Domain -->
		<knob  type="scalar" setupType="oneof" name="FastPkgCRampDisableGt" varstoreIndex="02" prompt="Disable Fast PKG C State Ramp for GT Domain" description="This option needs to be configured to reduce acoustic noise during deeper C states. False: Don?t disable Fast ramp during deeper C states; True: Disable Fast ramp during deeper C state" size="1" offset="0x01F4" depex="Gif( AcousticNoiseMitigation _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/CPU VR Settings/Acoustic Noise Settings/Disable Fast PKG C State Ramp for GT Domain" default="0x00" CurrentVal="0x00">
			<options>
				<option text="FALSE" value="0x0"/>
				<option text="TRUE" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="SlowSlewRateForGt" varstoreIndex="02" prompt="Slow Slew Rate for GT Domain" description="Set VR GT Slow Slew Rate for Deep Package C State ramp time; Slow slew rate equals to Fast divided by number, the number is 2, 4, 8, 16 to slow down the slew rate to help minimize acoustic noise" size="1" offset="0x01F8" depex="Gif( AcousticNoiseMitigation _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/CPU VR Settings/Acoustic Noise Settings/Slow Slew Rate for GT Domain" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Fast/2" value="0x0"/>
				<option text="Fast/4" value="0x1"/>
				<option text="Fast/8" value="0x2"/>
				<option text="Fast/16" value="0x3"/>
			</options>
		</knob>
		<!-- SA VR Domain -->
		<knob  type="scalar" setupType="oneof" name="FastPkgCRampDisableSa" varstoreIndex="02" prompt="Disable Fast PKG C State Ramp for SA Domain" description="This option needs to be configured to reduce acoustic noise during deeper C states. False: Don?t disable Fast ramp during deeper C states; True: Disable Fast ramp during deeper C state" size="1" offset="0x01F5" depex="Gif( AcousticNoiseMitigation _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/CPU VR Settings/Acoustic Noise Settings/Disable Fast PKG C State Ramp for SA Domain" default="0x00" CurrentVal="0x00">
			<options>
				<option text="FALSE" value="0x0"/>
				<option text="TRUE" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="SlowSlewRateForSa" varstoreIndex="02" prompt="Slow Slew Rate for SA Domain" description="Set VR SA Slow Slew Rate for Deep Package C State ramp time; Slow slew rate equals to Fast devided by number, the number is 2, 4, 8, 16 to slow down the slew rate to help minimize acoustic noise" size="1" offset="0x01F9" depex="Gif( AcousticNoiseMitigation _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/CPU VR Settings/Acoustic Noise Settings/Slow Slew Rate for SA Domain" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Fast/2" value="0x0"/>
				<option text="Fast/4" value="0x1"/>
				<option text="Fast/8" value="0x2"/>
				<option text="Fast/16" value="0x3"/>
			</options>
		</knob>
		<!-- VccIn VR Domain -->
		<knob  type="scalar" setupType="oneof" name="FastPkgCRampDisableFivr" varstoreIndex="02" prompt="Disable Fast PKG C State Ramp for VccIn Domain" description="This option needs to be configured to reduce acoustic noise during deeper C states. False: Don?t disable Fast ramp during deeper C states; True: Disable Fast ramp during deeper C state" size="1" offset="0x01F6" depex="Gif( AcousticNoiseMitigation _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/CPU VR Settings/Acoustic Noise Settings/Disable Fast PKG C State Ramp for VccIn Domain" default="0x00" CurrentVal="0x00">
			<options>
				<option text="FALSE" value="0x0"/>
				<option text="TRUE" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="SlowSlewRateForFivr" varstoreIndex="02" prompt="Slow Slew Rate for VccIn Domain" description="Set VR VccIn Slow Slew Rate for Deep Package C State ramp time; Slow slew rate equals to Fast devided by number, the number is 2, 4, 8, 16 to slow down the slew rate to help minimize acoustic noise" size="1" offset="0x01FA" depex="Gif( AcousticNoiseMitigation _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/CPU VR Settings/Acoustic Noise Settings/Slow Slew Rate for VccIn Domain" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Fast/2" value="0x0"/>
				<option text="Fast/4" value="0x1"/>
				<option text="Fast/8" value="0x2"/>
				<option text="Fast/16" value="0x3"/>
			</options>
		</knob>
		<!-- Form: System Agent VR Settings -->
		<!-- System Agent VR Domain -->
		<knob  type="scalar" setupType="oneof" name="VrConfigEnable_0" varstoreIndex="02" prompt="VR Config Enable" description="VR Config Enable" size="1" offset="0x0106" depex="Sif( SaVrLocked _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/CPU VR Settings/System Agent VR Settings/VR Config Enable" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="AcLoadline_0" varstoreIndex="02" prompt="AC Loadline" description="AC Loadline defined in 1/100 mOhms. A value of 100 - 1.00 mOhm, and 1255 - 12.55 mOhm. Range is 0-6249 (0-62.49 mOhms). 0 - AUTO/HW default. Uses BIOS mailbox command 0x2." size="2" offset="0x010B" depex="Sif( SaVrLocked _EQU_ 1 ) _AND_ Sif( VrConfigEnable_0 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/CPU VR Settings/System Agent VR Settings/AC Loadline" default="0x0406" CurrentVal="0x0406" min="0x0" max="0x1869" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="DcLoadline_0" varstoreIndex="02" prompt="DC Loadline" description="DC Loadline defined in 1/100 mOhms. A value of 100 - 1.00 mOhm, and 1255 - 12.55 mOhm. Range is 0-6249 (0-62.49 mOhms). 0 - AUTO/HW default. Uses BIOS mailbox command 0x2." size="2" offset="0x0115" depex="Sif( SaVrLocked _EQU_ 1 ) _AND_ Sif( VrConfigEnable_0 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/CPU VR Settings/System Agent VR Settings/DC Loadline" default="0x0406" CurrentVal="0x0406" min="0x0" max="0x1869" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="Psi1Threshold_0" varstoreIndex="02" prompt="PS Current Threshold1" description="PS Current Threshold1, defined in 1/4 A increments. A value of 400 - 100A. Range 0-512, which translates to 0-128A. 0 - AUTO. Uses BIOS VR mailbox command 0x3. Default value - 80 for 20A" size="2" offset="0x011F" depex="Sif( SaVrLocked _EQU_ 1 ) _AND_ Sif( VrConfigEnable_0 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/CPU VR Settings/System Agent VR Settings/PS Current Threshold1" default="0x0050" CurrentVal="0x0050" min="0x0" max="0x200" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="Psi2Threshold_0" varstoreIndex="02" prompt="PS Current Threshold2" description="PS Current Threshold2, defined in 1/4 A increments. A value of 400 - 100A. Range 0-512, which translates to 0-128A. 0 - AUTO. Uses BIOS VR mailbox command 0x3. Default value - 20 for 5A" size="2" offset="0x0129" depex="Sif( SaVrLocked _EQU_ 1 ) _AND_ Sif( VrConfigEnable_0 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/CPU VR Settings/System Agent VR Settings/PS Current Threshold2" default="0x0014" CurrentVal="0x0014" min="0x0" max="0x200" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="Psi3Threshold_0" varstoreIndex="02" prompt="PS Current Threshold3" description="PS Current Threshold3, defined in 1/4 A increments. A value of 400 - 100A. Range 0-512, which translates to 0-128A. 0 - AUTO. Uses BIOS VR mailbox command 0x3. Default value - 4 for 1A" size="2" offset="0x0133" depex="Sif( SaVrLocked _EQU_ 1 ) _AND_ Sif( VrConfigEnable_0 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/CPU VR Settings/System Agent VR Settings/PS Current Threshold3" default="0x0004" CurrentVal="0x0004" min="0x0" max="0x200" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="Psi3Enable_0" varstoreIndex="02" prompt="PS3 Enable" description="PS3 Enable/Disable. 0 - Disabled, 1 - Enabled.Uses BIOS VR mailbox command 0x3." size="1" offset="0x013D" depex="Sif( SaVrLocked _EQU_ 1 ) _AND_ Sif( VrConfigEnable_0 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/CPU VR Settings/System Agent VR Settings/PS3 Enable" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="Psi4Enable_0" varstoreIndex="02" prompt="PS4 Enable" description="PS4 Enable/Disable. 0 - Disabled, 1 - Enabled. Uses BIOS VR mailbox command 0x3" size="1" offset="0x0142" depex="Sif( SaVrLocked _EQU_ 1 ) _AND_ Sif( VrConfigEnable_0 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/CPU VR Settings/System Agent VR Settings/PS4 Enable" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="ImonSlope1_0" varstoreIndex="02" prompt="IMON Slope" description="IMON Slope defined in 1/100 increments. Range is 0-200. For a 1.25 slope, enter 125. 0 - AUTO. Uses BIOS VR mailbox command 0x4." size="2" offset="0x020D" depex="Sif( SaVrLocked _EQU_ 1 ) _AND_ Sif( VrConfigEnable_0 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/CPU VR Settings/System Agent VR Settings/IMON Slope" default="0x0000" CurrentVal="0x0000" min="0x0" max="0xC8" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="ImonOffset_0" varstoreIndex="02" prompt="IMON Offset" description="IMON Offset defined in 1/1000 increments. Range is 0-63999. For an offset of 25.348, enter 25348. IMON Uses BIOS VR mailbox command 0x4." size="2" offset="0x014C" depex="Sif( SaVrLocked _EQU_ 1 ) _AND_ Sif( VrConfigEnable_0 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/CPU VR Settings/System Agent VR Settings/IMON Offset" default="0x0000" CurrentVal="0x0000" min="0x0" max="0xF9FF" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="ImonOffsetPrefix_0" varstoreIndex="02" prompt="  IMON Prefix" description="Sets the offset value as positive or negative." size="1" offset="0x0156" depex="Sif( SaVrLocked _EQU_ 1 ) _AND_ Sif( VrConfigEnable_0 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/CPU VR Settings/System Agent VR Settings/  IMON Prefix" default="0x00" CurrentVal="0x00">
			<options>
				<option text="+" value="0x0"/>
				<option text="-" value="0x1"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="IccMax_0" varstoreIndex="02" prompt="VR Current Limit" description="Voltage Regulator Current Limit (Icc Max). This value represents the Maximum instantaneous current allowed at any given time. The value is represented in 1/4 A increments. A value of 400 - 100A. 0 means AUTO. Uses BIOS VR mailbox command 0x6." size="2" offset="0x015B" depex="Sif( SaVrLocked _EQU_ 1 ) _AND_ Sif( VrConfigEnable_0 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/CPU VR Settings/System Agent VR Settings/VR Current Limit" default="0x002C" CurrentVal="0x002C" min="0x0" max="0x3FF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="VrVoltageLimit_0" varstoreIndex="02" prompt="VR Voltage Limit" description="VR Voltage Limit, defined in mV. Range is 0-7999mV. For a Voltage Limit of 1.25V, enter 1250. 0 - AUTO. Uses BIOS VR mailbox command 0x6" size="2" offset="0x0165" depex="Sif( SaVrLocked _EQU_ 1 ) _AND_ Sif( VrConfigEnable_0 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/CPU VR Settings/System Agent VR Settings/VR Voltage Limit" default="0x05F0" CurrentVal="0x05F0" min="0x0" max="0x1F3F" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="TdcEnable_0" varstoreIndex="02" prompt="TDC Enable" description="TDC Enable. 0- Disable, 1 - Enable" size="1" offset="0x0179" depex="Sif( SaVrLocked _EQU_ 1 ) _AND_ Sif( VrConfigEnable_0 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/CPU VR Settings/System Agent VR Settings/TDC Enable" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="TdcPowerLimit_0" varstoreIndex="02" prompt="TDC Current Limit" description="TDC Current Limit, defined in 1/8A increments. Range 0-32767. For a TDC Current Limit of 125A, enter 1000. 0 - Auto/Intel Default. Uses BIOS VR mailbox command 0x1A." size="2" offset="0x016F" depex="Sif( SaVrLocked _EQU_ 1 ) _AND_ Sif( VrConfigEnable_0 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/CPU VR Settings/System Agent VR Settings/TDC Current Limit" default="0x0000" CurrentVal="0x0000" min="0x0" max="0x7FFF" step="0x7D"/>
		<knob  type="scalar" setupType="oneof" name="TdcTimeWindow_0" varstoreIndex="02" prompt="TDC Time Window" description="TDC Time Window, value in milliseconds. 1ms is default. Range from 1ms to 10ms, except for 9ms. 9ms has no valid encoding in the MSR definition." size="1" offset="0x017E" depex="Sif( SaVrLocked _EQU_ 1 ) _AND_ Sif( VrConfigEnable_0 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/CPU VR Settings/System Agent VR Settings/TDC Time Window" default="0x01" CurrentVal="0x01">
			<options>
				<option text="1 ms" value="0x1"/>
				<option text="2 ms" value="0x2"/>
				<option text="3 ms" value="0x3"/>
				<option text="4 ms" value="0x4"/>
				<option text="5 ms" value="0x5"/>
				<option text="6 ms" value="0x6"/>
				<option text="7 ms" value="0x7"/>
				<option text="8 ms" value="0x8"/>
				<option text="10 ms" value="0xA"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="TdcLock_0" varstoreIndex="02" prompt="TDC Lock" description="TDC Lock" size="1" offset="0x0183" depex="Sif( SaVrLocked _EQU_ 1 ) _AND_ Sif( VrConfigEnable_0 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/CPU VR Settings/System Agent VR Settings/TDC Lock" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<!-- Form: Core/IA VR Settings -->
		<!-- Core/IA VR Domain -->
		<knob  type="scalar" setupType="oneof" name="VrConfigEnable_1" varstoreIndex="02" prompt="VR Config Enable" description="VR Config Enable" size="1" offset="0x0107" depex="Sif( CoreVrLocked _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/CPU VR Settings/Core/IA VR Settings/VR Config Enable" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="AcLoadline_1" varstoreIndex="02" prompt="AC Loadline" description="AC Loadline defined in 1/100 mOhms. A value of 100 - 1.00 mOhm, and 1255 - 12.55 mOhm. Range is 0-6249 (0-62.49 mOhms). 0 - AUTO/HW default. Uses BIOS mailbox command 0x2." size="2" offset="0x010D" depex="Sif( CoreVrLocked _EQU_ 1 ) _AND_ Sif( VrConfigEnable_1 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/CPU VR Settings/Core/IA VR Settings/AC Loadline" default="0x00B4" CurrentVal="0x00B4" min="0x0" max="0xF424" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="DcLoadline_1" varstoreIndex="02" prompt="DC Loadline" description="DC Loadline defined in 1/100 mOhms. A value of 100 - 1.00 mOhm, and 1255 - 12.55 mOhm. Range is 0-6249 (0-62.49 mOhms). 0 - AUTO/HW default. Uses BIOS mailbox command 0x2." size="2" offset="0x0117" depex="Sif( CoreVrLocked _EQU_ 1 ) _AND_ Sif( VrConfigEnable_1 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/CPU VR Settings/Core/IA VR Settings/DC Loadline" default="0x00B4" CurrentVal="0x00B4" min="0x0" max="0xF424" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="Psi1Threshold_1" varstoreIndex="02" prompt="PS Current Threshold1" description="PS Current Threshold1, defined in 1/4 A increments. A value of 400 - 100A. Range 0-512, which translates to 0-128A. 0 - AUTO. Uses BIOS VR mailbox command 0x3. Default value - 80 for 20A" size="2" offset="0x0121" depex="Sif( CoreVrLocked _EQU_ 1 ) _AND_ Sif( VrConfigEnable_1 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/CPU VR Settings/Core/IA VR Settings/PS Current Threshold1" default="0x0050" CurrentVal="0x0050" min="0x0" max="0x200" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="Psi2Threshold_1" varstoreIndex="02" prompt="PS Current Threshold2" description="PS Current Threshold2, defined in 1/4 A increments. A value of 400 - 100A. Range 0-512, which translates to 0-128A. 0 - AUTO. Uses BIOS VR mailbox command 0x3. Default value - 20 for 5A" size="2" offset="0x012B" depex="Sif( CoreVrLocked _EQU_ 1 ) _AND_ Sif( VrConfigEnable_1 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/CPU VR Settings/Core/IA VR Settings/PS Current Threshold2" default="0x0014" CurrentVal="0x0014" min="0x0" max="0x200" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="Psi3Threshold_1" varstoreIndex="02" prompt="PS Current Threshold3" description="PS Current Threshold3, defined in 1/4 A increments. A value of 400 - 100A. Range 0-512, which translates to 0-128A. 0 - AUTO. Uses BIOS VR mailbox command 0x3. Default value - 4 for 1A" size="2" offset="0x0135" depex="Sif( CoreVrLocked _EQU_ 1 ) _AND_ Sif( VrConfigEnable_1 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/CPU VR Settings/Core/IA VR Settings/PS Current Threshold3" default="0x0004" CurrentVal="0x0004" min="0x0" max="0x200" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="Psi3Enable_1" varstoreIndex="02" prompt="PS3 Enable" description="PS3 Enable/Disable. 0 - Disabled, 1 - Enabled.Uses BIOS VR mailbox command 0x3." size="1" offset="0x013E" depex="Sif( CoreVrLocked _EQU_ 1 ) _AND_ Sif( VrConfigEnable_1 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/CPU VR Settings/Core/IA VR Settings/PS3 Enable" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="Psi4Enable_1" varstoreIndex="02" prompt="PS4 Enable" description="PS4 Enable/Disable. 0 - Disabled, 1 - Enabled. Uses BIOS VR mailbox command 0x3" size="1" offset="0x0143" depex="Sif( CoreVrLocked _EQU_ 1 ) _AND_ Sif( VrConfigEnable_1 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/CPU VR Settings/Core/IA VR Settings/PS4 Enable" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="ImonSlope1_1" varstoreIndex="02" prompt="IMON Slope" description="IMON Slope defined in 1/100 increments. Range is 0-200. For a 1.25 slope, enter 125. 0 - AUTO. Uses BIOS VR mailbox command 0x4." size="2" offset="0x020F" depex="Sif( CoreVrLocked _EQU_ 1 ) _AND_ Sif( VrConfigEnable_1 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/CPU VR Settings/Core/IA VR Settings/IMON Slope" default="0x0000" CurrentVal="0x0000" min="0x0" max="0xC8" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="ImonOffset_1" varstoreIndex="02" prompt="IMON Offset" description="IMON Offset defined in 1/1000 increments. Range is 0-63999. For an offset of 25.348, enter 25348. IMON Uses BIOS VR mailbox command 0x4." size="2" offset="0x014E" depex="Sif( CoreVrLocked _EQU_ 1 ) _AND_ Sif( VrConfigEnable_1 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/CPU VR Settings/Core/IA VR Settings/IMON Offset" default="0x0000" CurrentVal="0x0000" min="0x0" max="0xF9FF" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="ImonOffsetPrefix_1" varstoreIndex="02" prompt="  IMON Prefix" description="Sets the offset value as positive or negative." size="1" offset="0x0157" depex="Sif( CoreVrLocked _EQU_ 1 ) _AND_ Sif( VrConfigEnable_1 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/CPU VR Settings/Core/IA VR Settings/  IMON Prefix" default="0x00" CurrentVal="0x00">
			<options>
				<option text="+" value="0x0"/>
				<option text="-" value="0x1"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="IccMax_1" varstoreIndex="02" prompt="VR Current Limit" description="Voltage Regulator Current Limit (Icc Max). This value represents the Maximum instantaneous current allowed at any given time. The value is represented in 1/4 A increments. A value of 400 - 100A. 0 means AUTO. Uses BIOS VR mailbox command 0x6." size="2" offset="0x015D" depex="Sif( CoreVrLocked _EQU_ 1 ) _AND_ Sif( VrConfigEnable_1 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/CPU VR Settings/Core/IA VR Settings/VR Current Limit" default="0x0200" CurrentVal="0x0200" min="0x0" max="0x3FF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="VrVoltageLimit_1" varstoreIndex="02" prompt="VR Voltage Limit" description="VR Voltage Limit, defined in mV. Range is 0-7999mV. For a Voltage Limit of 1.25V, enter 1250. 0 - AUTO. Uses BIOS VR mailbox command 0x6" size="2" offset="0x0167" depex="Sif( CoreVrLocked _EQU_ 1 ) _AND_ Sif( VrConfigEnable_1 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/CPU VR Settings/Core/IA VR Settings/VR Voltage Limit" default="0x05F0" CurrentVal="0x05F0" min="0x0" max="0x1F3F" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="TdcEnable_1" varstoreIndex="02" prompt="TDC Enable" description="TDC Enable. 0- Disable, 1 - Enable" size="1" offset="0x017A" depex="Sif( CoreVrLocked _EQU_ 1 ) _AND_ Sif( VrConfigEnable_1 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/CPU VR Settings/Core/IA VR Settings/TDC Enable" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="TdcPowerLimit_1" varstoreIndex="02" prompt="TDC Current Limit" description="TDC Current Limit, defined in 1/8A increments. Range 0-32767. For a TDC Current Limit of 125A, enter 1000. 0 - Auto/Intel Default. Uses BIOS VR mailbox command 0x1A." size="2" offset="0x0171" depex="Sif( CoreVrLocked _EQU_ 1 ) _AND_ Sif( VrConfigEnable_1 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/CPU VR Settings/Core/IA VR Settings/TDC Current Limit" default="0x0280" CurrentVal="0x0280" min="0x0" max="0x7FFF" step="0x7D"/>
		<knob  type="scalar" setupType="oneof" name="TdcTimeWindow_1" varstoreIndex="02" prompt="TDC Time Window" description="TDC Time Window, value in milliseconds. 1ms is default. Range from 1ms to 10ms, except for 9ms. 9ms has no valid encoding in the MSR definition." size="1" offset="0x017F" depex="Sif( CoreVrLocked _EQU_ 1 ) _AND_ Sif( VrConfigEnable_1 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/CPU VR Settings/Core/IA VR Settings/TDC Time Window" default="0x01" CurrentVal="0x01">
			<options>
				<option text="1 ms" value="0x1"/>
				<option text="2 ms" value="0x2"/>
				<option text="3 ms" value="0x3"/>
				<option text="4 ms" value="0x4"/>
				<option text="5 ms" value="0x5"/>
				<option text="6 ms" value="0x6"/>
				<option text="7 ms" value="0x7"/>
				<option text="8 ms" value="0x8"/>
				<option text="10 ms" value="0xA"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="TdcLock_1" varstoreIndex="02" prompt="TDC Lock" description="TDC Lock" size="1" offset="0x0184" depex="Sif( CoreVrLocked _EQU_ 1 ) _AND_ Sif( VrConfigEnable_1 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/CPU VR Settings/Core/IA VR Settings/TDC Lock" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<!-- Form: GT VR Settings -->
		<!-- GT Domain -->
		<knob  type="scalar" setupType="oneof" name="VrConfigEnable_3" varstoreIndex="02" prompt="VR Config Enable" description="VR Config Enable" size="1" offset="0x0109" depex="Sif( GtVrLocked _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/CPU VR Settings/GT VR Settings/VR Config Enable" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="AcLoadline_3" varstoreIndex="02" prompt="AC Loadline" description="AC Loadline defined in 1/100 mOhms. A value of 100 - 1.00 mOhm, and 1255 - 12.55 mOhm. Range is 0-6249 (0-62.49 mOhms). 0 - AUTO/HW default. Uses BIOS mailbox command 0x2." size="2" offset="0x0111" depex="Sif( GtVrLocked _EQU_ 1 ) _AND_ Sif( VrConfigEnable_3 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/CPU VR Settings/GT VR Settings/AC Loadline" default="0x010E" CurrentVal="0x010E" min="0x0" max="0xF424" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="DcLoadline_3" varstoreIndex="02" prompt="DC Loadline" description="DC Loadline defined in 1/100 mOhms. A value of 100 - 1.00 mOhm, and 1255 - 12.55 mOhm. Range is 0-6249 (0-62.49 mOhms). 0 - AUTO/HW default. Uses BIOS mailbox command 0x2." size="2" offset="0x011B" depex="Sif( GtVrLocked _EQU_ 1 ) _AND_ Sif( VrConfigEnable_3 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/CPU VR Settings/GT VR Settings/DC Loadline" default="0x010E" CurrentVal="0x010E" min="0x0" max="0xF424" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="Psi1Threshold_3" varstoreIndex="02" prompt="PS Current Threshold1" description="PS Current Threshold1, defined in 1/4 A increments. A value of 400 - 100A. Range 0-512, which translates to 0-128A. 0 - AUTO. Uses BIOS VR mailbox command 0x3. Default value - 80 for 20A" size="2" offset="0x0125" depex="Sif( GtVrLocked _EQU_ 1 ) _AND_ Sif( VrConfigEnable_3 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/CPU VR Settings/GT VR Settings/PS Current Threshold1" default="0x0050" CurrentVal="0x0050" min="0x0" max="0x200" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="Psi2Threshold_3" varstoreIndex="02" prompt="PS Current Threshold2" description="PS Current Threshold2, defined in 1/4 A increments. A value of 400 - 100A. Range 0-512, which translates to 0-128A. 0 - AUTO. Uses BIOS VR mailbox command 0x3. Default value - 20 for 5A" size="2" offset="0x012F" depex="Sif( GtVrLocked _EQU_ 1 ) _AND_ Sif( VrConfigEnable_3 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/CPU VR Settings/GT VR Settings/PS Current Threshold2" default="0x0014" CurrentVal="0x0014" min="0x0" max="0x200" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="Psi3Threshold_3" varstoreIndex="02" prompt="PS Current Threshold3" description="PS Current Threshold3, defined in 1/4 A increments. A value of 400 - 100A. Range 0-512, which translates to 0-128A. 0 - AUTO. Uses BIOS VR mailbox command 0x3. Default value - 4 for 1A" size="2" offset="0x0139" depex="Sif( GtVrLocked _EQU_ 1 ) _AND_ Sif( VrConfigEnable_3 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/CPU VR Settings/GT VR Settings/PS Current Threshold3" default="0x0004" CurrentVal="0x0004" min="0x0" max="0x200" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="Psi3Enable_3" varstoreIndex="02" prompt="PS3 Enable" description="PS3 Enable/Disable. 0 - Disabled, 1 - Enabled.Uses BIOS VR mailbox command 0x3." size="1" offset="0x0140" depex="Sif( GtVrLocked _EQU_ 1 ) _AND_ Sif( VrConfigEnable_3 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/CPU VR Settings/GT VR Settings/PS3 Enable" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="Psi4Enable_3" varstoreIndex="02" prompt="PS4 Enable" description="PS4 Enable/Disable. 0 - Disabled, 1 - Enabled. Uses BIOS VR mailbox command 0x3" size="1" offset="0x0145" depex="Sif( GtVrLocked _EQU_ 1 ) _AND_ Sif( VrConfigEnable_3 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/CPU VR Settings/GT VR Settings/PS4 Enable" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="ImonSlope1_3" varstoreIndex="02" prompt="IMON Slope" description="IMON Slope defined in 1/100 increments. Range is 0-200. For a 1.25 slope, enter 125. 0 - AUTO. Uses BIOS VR mailbox command 0x4." size="2" offset="0x0213" depex="Sif( GtVrLocked _EQU_ 1 ) _AND_ Sif( VrConfigEnable_3 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/CPU VR Settings/GT VR Settings/IMON Slope" default="0x0000" CurrentVal="0x0000" min="0x0" max="0xC8" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="ImonOffset_3" varstoreIndex="02" prompt="IMON Offset" description="IMON Offset defined in 1/1000 increments. Range is 0-63999. For an offset of 25.348, enter 25348. IMON Uses BIOS VR mailbox command 0x4." size="2" offset="0x0152" depex="Sif( GtVrLocked _EQU_ 1 ) _AND_ Sif( VrConfigEnable_3 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/CPU VR Settings/GT VR Settings/IMON Offset" default="0x0000" CurrentVal="0x0000" min="0x0" max="0xF9FF" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="ImonOffsetPrefix_3" varstoreIndex="02" prompt="  IMON Prefix" description="Sets the offset value as positive or negative." size="1" offset="0x0159" depex="Sif( GtVrLocked _EQU_ 1 ) _AND_ Sif( VrConfigEnable_3 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/CPU VR Settings/GT VR Settings/  IMON Prefix" default="0x00" CurrentVal="0x00">
			<options>
				<option text="+" value="0x0"/>
				<option text="-" value="0x1"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="IccMax_3" varstoreIndex="02" prompt="VR Current Limit" description="Voltage Regulator Current Limit (Icc Max). This value represents the Maximum instantaneous current allowed at any given time. The value is represented in 1/4 A increments. A value of 400 - 100A. 0 means AUTO. Uses BIOS VR mailbox command 0x6." size="2" offset="0x0161" depex="Sif( GtVrLocked _EQU_ 1 ) _AND_ Sif( VrConfigEnable_3 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/CPU VR Settings/GT VR Settings/VR Current Limit" default="0x0080" CurrentVal="0x0080" min="0x0" max="0x3FF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="VrVoltageLimit_3" varstoreIndex="02" prompt="VR Voltage Limit" description="VR Voltage Limit, defined in mV. Range is 0-7999mV. For a Voltage Limit of 1.25V, enter 1250. 0 - AUTO. Uses BIOS VR mailbox command 0x6" size="2" offset="0x016B" depex="Sif( GtVrLocked _EQU_ 1 ) _AND_ Sif( VrConfigEnable_3 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/CPU VR Settings/GT VR Settings/VR Voltage Limit" default="0x05F0" CurrentVal="0x05F0" min="0x0" max="0x1F3F" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="TdcEnable_3" varstoreIndex="02" prompt="TDC Enable" description="TDC Enable. 0- Disable, 1 - Enable" size="1" offset="0x017C" depex="Sif( GtVrLocked _EQU_ 1 ) _AND_ Sif( VrConfigEnable_3 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/CPU VR Settings/GT VR Settings/TDC Enable" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="TdcPowerLimit_3" varstoreIndex="02" prompt="TDC Current Limit" description="TDC Current Limit, defined in 1/8A increments. Range 0-32767. For a TDC Current Limit of 125A, enter 1000. 0 - Auto/Intel Default. Uses BIOS VR mailbox command 0x1A." size="2" offset="0x0175" depex="Sif( GtVrLocked _EQU_ 1 ) _AND_ Sif( VrConfigEnable_3 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/CPU VR Settings/GT VR Settings/TDC Current Limit" default="0x00C8" CurrentVal="0x00C8" min="0x0" max="0x7FFF" step="0x7D"/>
		<knob  type="scalar" setupType="oneof" name="TdcTimeWindow_3" varstoreIndex="02" prompt="TDC Time Window" description="TDC Time Window, value in milliseconds. 1ms is default. Range from 1ms to 10ms, except for 9ms. 9ms has no valid encoding in the MSR definition." size="1" offset="0x0181" depex="Sif( GtVrLocked _EQU_ 1 ) _AND_ Sif( VrConfigEnable_3 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/CPU VR Settings/GT VR Settings/TDC Time Window" default="0x01" CurrentVal="0x01">
			<options>
				<option text="1 ms" value="0x1"/>
				<option text="2 ms" value="0x2"/>
				<option text="3 ms" value="0x3"/>
				<option text="4 ms" value="0x4"/>
				<option text="5 ms" value="0x5"/>
				<option text="6 ms" value="0x6"/>
				<option text="7 ms" value="0x7"/>
				<option text="8 ms" value="0x8"/>
				<option text="10 ms" value="0xA"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="TdcLock_3" varstoreIndex="02" prompt="TDC Lock" description="TDC Lock" size="1" offset="0x0186" depex="Sif( GtVrLocked _EQU_ 1 ) _AND_ Sif( VrConfigEnable_3 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/CPU VR Settings/GT VR Settings/TDC Lock" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<!-- Form: VccIn VR Settings -->
		<!-- VccIn VR Domain -->
		<knob  type="scalar" setupType="oneof" name="VrConfigEnable_4" varstoreIndex="02" prompt="VR Config Enable" description="VR Config Enable" size="1" offset="0x010A" depex="Sif( FivrVrLocked _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/CPU VR Settings/VccIn VR Settings/VR Config Enable" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="AcLoadline_4" varstoreIndex="02" prompt="AC Loadline" description="AC Loadline defined in 1/100 mOhms. A value of 100 - 1.00 mOhm, and 1255 - 12.55 mOhm. Range is 0-6249 (0-62.49 mOhms). 0 - AUTO/HW default. Uses BIOS mailbox command 0x2." size="2" offset="0x0113" depex="Sif( FivrVrLocked _EQU_ 1 ) _AND_ Sif( VrConfigEnable_4 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/CPU VR Settings/VccIn VR Settings/AC Loadline" default="0x0000" CurrentVal="0x0000" min="0x0" max="0xF424" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="DcLoadline_4" varstoreIndex="02" prompt="DC Loadline" description="DC Loadline defined in 1/100 mOhms. A value of 100 - 1.00 mOhm, and 1255 - 12.55 mOhm. Range is 0-6249 (0-62.49 mOhms). 0 - AUTO/HW default. Uses BIOS mailbox command 0x2." size="2" offset="0x011D" depex="Sif( FivrVrLocked _EQU_ 1 ) _AND_ Sif( VrConfigEnable_4 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/CPU VR Settings/VccIn VR Settings/DC Loadline" default="0x0000" CurrentVal="0x0000" min="0x0" max="0xF424" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="Psi1Threshold_4" varstoreIndex="02" prompt="PS Current Threshold1" description="PS Current Threshold1, defined in 1/4 A increments. A value of 400 - 100A. Range 0-512, which translates to 0-128A. 0 - AUTO. Uses BIOS VR mailbox command 0x3. Default value - 80 for 20A" size="2" offset="0x0127" depex="Sif( FivrVrLocked _EQU_ 1 ) _AND_ Sif( VrConfigEnable_4 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/CPU VR Settings/VccIn VR Settings/PS Current Threshold1" default="0x0050" CurrentVal="0x0050" min="0x0" max="0x200" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="Psi2Threshold_4" varstoreIndex="02" prompt="PS Current Threshold2" description="PS Current Threshold2, defined in 1/4 A increments. A value of 400 - 100A. Range 0-512, which translates to 0-128A. 0 - AUTO. Uses BIOS VR mailbox command 0x3. Default value - 20 for 5A" size="2" offset="0x0131" depex="Sif( FivrVrLocked _EQU_ 1 ) _AND_ Sif( VrConfigEnable_4 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/CPU VR Settings/VccIn VR Settings/PS Current Threshold2" default="0x0014" CurrentVal="0x0014" min="0x0" max="0x200" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="Psi3Threshold_4" varstoreIndex="02" prompt="PS Current Threshold3" description="PS Current Threshold3, defined in 1/4 A increments. A value of 400 - 100A. Range 0-512, which translates to 0-128A. 0 - AUTO. Uses BIOS VR mailbox command 0x3. Default value - 4 for 1A" size="2" offset="0x013B" depex="Sif( FivrVrLocked _EQU_ 1 ) _AND_ Sif( VrConfigEnable_4 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/CPU VR Settings/VccIn VR Settings/PS Current Threshold3" default="0x0004" CurrentVal="0x0004" min="0x0" max="0x200" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="Psi3Enable_4" varstoreIndex="02" prompt="PS3 Enable" description="PS3 Enable/Disable. 0 - Disabled, 1 - Enabled.Uses BIOS VR mailbox command 0x3." size="1" offset="0x0141" depex="Sif( FivrVrLocked _EQU_ 1 ) _AND_ Sif( VrConfigEnable_4 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/CPU VR Settings/VccIn VR Settings/PS3 Enable" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="Psi4Enable_4" varstoreIndex="02" prompt="PS4 Enable" description="PS4 Enable/Disable. 0 - Disabled, 1 - Enabled. Uses BIOS VR mailbox command 0x3" size="1" offset="0x0146" depex="Sif( FivrVrLocked _EQU_ 1 ) _AND_ Sif( VrConfigEnable_4 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/CPU VR Settings/VccIn VR Settings/PS4 Enable" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="ImonSlope1_4" varstoreIndex="02" prompt="IMON Slope" description="IMON Slope defined in 1/100 increments. Range is 0-200. For a 1.25 slope, enter 125. 0 - AUTO. Uses BIOS VR mailbox command 0x4." size="2" offset="0x0215" depex="Sif( FivrVrLocked _EQU_ 1 ) _AND_ Sif( VrConfigEnable_4 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/CPU VR Settings/VccIn VR Settings/IMON Slope" default="0x0000" CurrentVal="0x0000" min="0x0" max="0xC8" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="ImonOffset_4" varstoreIndex="02" prompt="IMON Offset" description="IMON Offset defined in 1/1000 increments. Range is 0-63999. For an offset of 25.348, enter 25348. IMON Uses BIOS VR mailbox command 0x4." size="2" offset="0x0154" depex="Sif( FivrVrLocked _EQU_ 1 ) _AND_ Sif( VrConfigEnable_4 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/CPU VR Settings/VccIn VR Settings/IMON Offset" default="0x0000" CurrentVal="0x0000" min="0x0" max="0xF9FF" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="ImonOffsetPrefix_4" varstoreIndex="02" prompt="  IMON Prefix" description="Sets the offset value as positive or negative." size="1" offset="0x015A" depex="Sif( FivrVrLocked _EQU_ 1 ) _AND_ Sif( VrConfigEnable_4 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/CPU VR Settings/VccIn VR Settings/  IMON Prefix" default="0x00" CurrentVal="0x00">
			<options>
				<option text="+" value="0x0"/>
				<option text="-" value="0x1"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="IccMax_4" varstoreIndex="02" prompt="VR Current Limit" description="Voltage Regulator Current Limit (Icc Max). This value represents the Maximum instantaneous current allowed at any given time. The value is represented in 1/4 A increments. A value of 400 - 100A. 0 means AUTO. Uses BIOS VR mailbox command 0x6." size="2" offset="0x0163" depex="Sif( FivrVrLocked _EQU_ 1 ) _AND_ Sif( VrConfigEnable_4 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/CPU VR Settings/VccIn VR Settings/VR Current Limit" default="0x0000" CurrentVal="0x0000" min="0x0" max="0x3FF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="VrVoltageLimit_4" varstoreIndex="02" prompt="VR Voltage Limit" description="VR Voltage Limit, defined in mV. Range is 0-7999mV. For a Voltage Limit of 1.25V, enter 1250. 0 - AUTO. Uses BIOS VR mailbox command 0x6" size="2" offset="0x016D" depex="Sif( FivrVrLocked _EQU_ 1 ) _AND_ Sif( VrConfigEnable_4 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/CPU VR Settings/VccIn VR Settings/VR Voltage Limit" default="0x0000" CurrentVal="0x0000" min="0x0" max="0x1F3F" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="TdcEnable_4" varstoreIndex="02" prompt="TDC Enable" description="TDC Enable. 0- Disable, 1 - Enable" size="1" offset="0x017D" depex="Sif( FivrVrLocked _EQU_ 1 ) _AND_ Sif( VrConfigEnable_4 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/CPU VR Settings/VccIn VR Settings/TDC Enable" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="TdcPowerLimit_4" varstoreIndex="02" prompt="TDC Current Limit" description="TDC Current Limit, defined in 1/8A increments. Range 0-32767. For a TDC Current Limit of 125A, enter 1000. 0 - Auto/Intel Default. Uses BIOS VR mailbox command 0x1A." size="2" offset="0x0177" depex="Sif( FivrVrLocked _EQU_ 1 ) _AND_ Sif( VrConfigEnable_4 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/CPU VR Settings/VccIn VR Settings/TDC Current Limit" default="0x0000" CurrentVal="0x0000" min="0x0" max="0x7FFF" step="0x7D"/>
		<knob  type="scalar" setupType="oneof" name="TdcTimeWindow_4" varstoreIndex="02" prompt="TDC Time Window" description="TDC Time Window, value in milliseconds. 1ms is default. Range from 1ms to 10ms, except for 9ms. 9ms has no valid encoding in the MSR definition." size="1" offset="0x0182" depex="Sif( FivrVrLocked _EQU_ 1 ) _AND_ Sif( VrConfigEnable_4 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/CPU VR Settings/VccIn VR Settings/TDC Time Window" default="0x01" CurrentVal="0x01">
			<options>
				<option text="1 ms" value="0x1"/>
				<option text="2 ms" value="0x2"/>
				<option text="3 ms" value="0x3"/>
				<option text="4 ms" value="0x4"/>
				<option text="5 ms" value="0x5"/>
				<option text="6 ms" value="0x6"/>
				<option text="7 ms" value="0x7"/>
				<option text="8 ms" value="0x8"/>
				<option text="10 ms" value="0xA"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="TdcLock_4" varstoreIndex="02" prompt="TDC Lock" description="TDC Lock" size="1" offset="0x0187" depex="Sif( FivrVrLocked _EQU_ 1 ) _AND_ Sif( VrConfigEnable_4 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/CPU VR Settings/VccIn VR Settings/TDC Lock" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<!-- Form: RFI Settings -->
		<!-- RFI Domain -->
		<!-- RFI Nominal Frequency: 0.0MHz -->
		<knob type="scalar" setupType="numeric" name="McivrRfiFrequencyAdjust" varstoreIndex="02" prompt="RFI Frequency Adjustment" description="Unexpected Clock Frequency!" size="1" offset="0x01EC" depex="Sif( McivrSupported _EQU_ 0 AND FivrSupported _EQU_ 0 ) _AND_ Sif( McivrSupported _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/CPU VR Settings/RFI Settings/RFI Frequency Adjustment" default="0x00" CurrentVal="0x00" min="0x0" max="0x7F" step="0x0"/>
		<knob  type="scalar" setupType="oneof" name="McivrRfiFrequencyPrefix" varstoreIndex="02" prompt="RFI Frequency Prefix" description="?+? prefix will move OPVR Center Frequency higher than nominal, 139.5MHz.  ?-? prefix will move OPVR Center Frequency lower than nominal, 139.5MHz." size="1" offset="0x01ED" depex="Sif( McivrSupported _EQU_ 0 AND FivrSupported _EQU_ 0 ) _AND_ Sif( McivrSupported _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/CPU VR Settings/RFI Settings/RFI Frequency Prefix" default="0x00" CurrentVal="0x00">
			<options>
				<option text="+" value="0x0"/>
				<option text="-" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="McivrSpreadSpectrum" varstoreIndex="02" prompt="RFI Spread Spectrum" description="Adjustment for OPVR RFI Spread Spectrum to mitigate EMI risk.  Spread spectrum values are defined as center spread and total spread %.  Default is 1.5%.  Additional OPVR EMI reduction can be achieved by increasing RFI Spread Spectrum % value.  The use of spread Spectrum % value larger than 1.5% may introduce Wi-Fi RFI.  Check Wi-Fi (2.4GHz-2.5GH) RFI condition." size="1" offset="0x01EE" depex="Sif( McivrSupported _EQU_ 0 AND FivrSupported _EQU_ 0 ) _AND_ Sif( McivrSupported _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/CPU VR Settings/RFI Settings/RFI Spread Spectrum" default="0x03" CurrentVal="0x03">
			<options>
				<option text="0.5%" value="0x1"/>
				<option text="1%" value="0x2"/>
				<option text="1.5%" value="0x3"/>
				<option text="2%" value="0x4"/>
				<option text="3%" value="0x5"/>
				<option text="4%" value="0x6"/>
				<option text="5%" value="0x7"/>
				<option text="6%" value="0x8"/>
			</options>
		</knob>
		<!-- RFI Current Frequency: 0.0MHz -->
		<knob type="scalar" setupType="numeric" name="FivrRfiFrequency" varstoreIndex="02" prompt="RFI Frequency" description="Set desired RFI frequency, in increments of 100KHz. (For a frequency of 100.6MHz, enter 1006.)" size="2" offset="0x01EF" depex="Sif( McivrSupported _EQU_ 0 AND FivrSupported _EQU_ 0 ) _AND_ Sif( FivrSupported _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/CPU VR Settings/RFI Settings/RFI Frequency" default="0x0000" CurrentVal="0x0000" min="0x0" max="0x77E" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="FivrSpreadSpectrum" varstoreIndex="02" prompt="RFI Spread Spectrum" description="Adjustment for OPVR RFI Spread Spectrum to mitigate EMI risk.  Spread spectrum values are defined as center spread and total spread %.  Default is 1.5%.  Additional OPVR EMI reduction can be achieved by increasing RFI Spread Spectrum % value.  The use of spread Spectrum % value larger than 1.5% may introduce Wi-Fi RFI.  Check Wi-Fi (2.4GHz-2.5GH) RFI condition." size="1" offset="0x01F1" depex="Sif( McivrSupported _EQU_ 0 AND FivrSupported _EQU_ 0 ) _AND_ Sif( FivrSupported _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/CPU VR Settings/RFI Settings/RFI Spread Spectrum" default="0x00" CurrentVal="0x00" min="0x0" max="0x64" step="0x0"/>
		<!-- Form: Power Limit 3 Settings -->
		<knob  type="scalar" setupType="oneof" name="PowerLimit3Override" varstoreIndex="02" prompt="Power Limit 3 Override " description="Enable/DisablePower Limit 3 override. If this option is disabled, BIOS will leave the hardware default values for Power Limit 3 and Power Limit 3 Time Window." size="1" offset="0x001D" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/Power Limit 3 Settings/Power Limit 3 Override " default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="PowerLimit3" varstoreIndex="02" prompt="Power Limit 3" description="Power Limit 3 in Milli Watts. BIOS will round to the nearest 1/8W when programming. For 12.50W, enter 12500. XE SKU: Any value can be programmed. Overclocking SKU: Value must be between Max and Min Power Limits (specified by PACKAGE_POWER_SKU_MSR). Other SKUs: This value must be between Min Power Limit and TDP Limit. If the value is 0, BIOS leaves the hardware default value" size="4" offset="0x001E" depex="Sif( PowerLimit3Override _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/Power Limit 3 Settings/Power Limit 3" default="0x00000000" CurrentVal="0x00000000" min="0x0" max="0x3E7F83" step="0x7D"/>
		<knob  type="scalar" setupType="oneof" name="PowerLimit3Time" varstoreIndex="02" prompt="Power Limit 3 Time Window" description="Power Limit 3 Time Window value in Milli seconds. The value may vary from 3 to 64(max).Indicates the time window over which Power Limit 3 value should be maintained. If the value is 0, BIOS leaves the hardware default value" size="1" offset="0x0022" depex="Sif( PowerLimit3Override _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/Power Limit 3 Settings/Power Limit 3 Time Window" default="0x00" CurrentVal="0x00">
			<options>
				<option text="0" value="0x0"/>
				<option text="3" value="0x3"/>
				<option text="4" value="0x4"/>
				<option text="5" value="0x5"/>
				<option text="6" value="0x6"/>
				<option text="7" value="0x7"/>
				<option text="8" value="0x8"/>
				<option text="10" value="0xA"/>
				<option text="12" value="0xC"/>
				<option text="14" value="0xE"/>
				<option text="16" value="0x10"/>
				<option text="20" value="0x14"/>
				<option text="24" value="0x18"/>
				<option text="28" value="0x1C"/>
				<option text="32" value="0x20"/>
				<option text="40" value="0x28"/>
				<option text="48" value="0x30"/>
				<option text="56" value="0x38"/>
				<option text="64" value="0x40"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="PowerLimit3DutyCycle" varstoreIndex="02" prompt="Powet Limit 3 Duty Cycle" description="Specify the duty cycle in percentage that the CPU is required to maintain over the configured time window. Range is 0-100." size="1" offset="0x0023" depex="Sif( PowerLimit3Override _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/Power Limit 3 Settings/Powet Limit 3 Duty Cycle" default="0x00" CurrentVal="0x00" min="0x0" max="0x64" step="0x0"/>
		<knob  type="scalar" setupType="oneof" name="PowerLimit3Lock" varstoreIndex="02" prompt="Power Limit 3 Lock" description="Power Limit 3 MSR 615h Lock. When enabled PL3 configurations are locked during OS. When disabled PL3 configuration can be changed during OS." size="1" offset="0x0024" depex="Sif( PowerLimit3Override _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/Power Limit 3 Settings/Power Limit 3 Lock" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<!-- Form:   Config TDP Configurations -->
		<!-- Config TDP Configurations -->
		<knob  type="scalar" setupType="oneof" name="ConfigTdpLevel" varstoreIndex="02" prompt="Configurable TDP Boot Mode" description="Configurable TDP Mode as Nominal/Up/Down/Deactivate TDP selection. Deactivate option will set MSR to Nominal and MMIO to Zero." size="1" offset="0x003F" depex="Sif( ConfigTdpAvailable _EQU_ 0 ) _AND_ Sif( CtdpUpSupported _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/  Config TDP Configurations/Configurable TDP Boot Mode" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Nominal" value="0x0"/>
				<option text="Down" value="0x1"/>
				<option text="Deactivate" value="0xFF"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="ConfigTdpLevel_inst_2" varstoreIndex="02" prompt="Configurable TDP Boot Mode" description="Configurable TDP Mode as Nominal/Up/Down/Deactivate TDP selection. Deactivate option will set MSR to Nominal and MMIO to Zero." size="1" offset="0x003F" depex="Sif( ConfigTdpAvailable _EQU_ 0 ) _AND_ Sif( CtdpDownSupported _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/  Config TDP Configurations/Configurable TDP Boot Mode" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Nominal" value="0x0"/>
				<option text="Up" value="0x1"/>
				<option text="Deactivate" value="0xFF"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="ConfigTdpLevel_inst_3" varstoreIndex="02" prompt="Configurable TDP Boot Mode" description="Configurable TDP Mode as Nominal/Up/Down/Deactivate TDP selection. Deactivate option will set MSR to Nominal and MMIO to Zero." size="1" offset="0x003F" depex="Sif( ConfigTdpAvailable _EQU_ 0 ) _AND_ Sif( CtdpDownSupported _EQU_ 0 OR CtdpUpSupported _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/  Config TDP Configurations/Configurable TDP Boot Mode" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Nominal" value="0x0"/>
				<option text="Down" value="0x1"/>
				<option text="Up" value="0x2"/>
				<option text="Deactivate" value="0xFF"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="ConfigTdpLock" varstoreIndex="02" prompt="Configurable TDP Lock" description="Configurable TDP Mode Lock sets the Lock bits on TURBO_ACTIVATION_RATIO and CONFIG_TDP_CONTROL.                 Note: When CTDP Lock is enabled Custom ConfigTDP Count will be forced to 1 and Custom ConfigTDP Boot Index will be forced to 0." size="1" offset="0x0040" depex="Sif( ConfigTdpAvailable _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/  Config TDP Configurations/Configurable TDP Lock" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Enabled" value="0x1"/>
				<option text="Disabled" value="0x0"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="ConfigTdpBios" varstoreIndex="02" prompt="CTDP BIOS control" description="Enables CTDP control via runtime ACPI BIOS methods. This ?BIOS only? feature does not require EC or driver support." size="1" offset="0x0041" depex="Sif( ConfigTdpAvailable _EQU_ 0 ) _AND_ Sif( ConfigTdpLock _EQU_ 1 OR EnableDptf _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/  Config TDP Configurations/CTDP BIOS control" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Enabled" value="0x1"/>
				<option text="Disabled" value="0x0"/>
			</options>
		</knob>
		<!-- ConfigTDP Levels: 1 -->
		<!-- ConfigTDP Turbo Activation Ratio: N/A -->
		<!-- Power Limit 1: N/A -->
		<!-- Power Limit 2: N/A -->
		<!-- Custom Settings Nominal -->
		<!-- ConfigTDP Nominal: N/A -->
		<knob type="scalar" setupType="numeric" name="Custom1PowerLimit1Power" varstoreIndex="02" prompt="Power Limit 1" description="Power Limit 1 in Milli Watts. BIOS will round to the nearest 1/8W when programming. 0 - no custom override. For 12.50W, enter 12500. Overclocking SKU: Value must be between Max and Min Power Limits (specified by PACKAGE_POWER_SKU_MSR). Other SKUs: This value must be between Min Power Limit and TDP Limit." size="4" offset="0x0056" depex="Sif( ConfigTdpAvailable _EQU_ 0 ) _AND_ Gif( ConfigTdpLock _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/  Config TDP Configurations/Power Limit 1" default="0x00000000" CurrentVal="0x00000000" min="0x0" max="0x3E7F83" step="0x7D"/>
		<knob type="scalar" setupType="numeric" name="Custom1PowerLimit2Power" varstoreIndex="02" prompt="Power Limit 2" description="Power Limit 2 value in Milli Watts. BIOS will round to the nearest 1/8W when programming. 0 - no custom override. For 12.50W, enter 12500. Processor applies control policies such that the package power does not exceed this limit." size="4" offset="0x005A" depex="Sif( ConfigTdpAvailable _EQU_ 0 ) _AND_ Gif( ConfigTdpLock _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/  Config TDP Configurations/Power Limit 2" default="0x00000000" CurrentVal="0x00000000" min="0x0" max="0x3E7F83" step="0x7D"/>
		<knob  type="scalar" setupType="oneof" name="Custom1PowerLimit1Time" varstoreIndex="02" prompt="Power Limit 1 Time Window" description="Power Limit 1 Time Window value in seconds. The value may vary from 0 to 128. 0 - use default value (28 sec). Defines time window which TDP value should be maintained." size="1" offset="0x005E" depex="Sif( ConfigTdpAvailable _EQU_ 0 ) _AND_ Gif( ConfigTdpLock _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/  Config TDP Configurations/Power Limit 1 Time Window" default="0x00" CurrentVal="0x00">
			<options>
				<option text="0" value="0x0"/>
				<option text="1" value="0x1"/>
				<option text="2" value="0x2"/>
				<option text="3" value="0x3"/>
				<option text="4" value="0x4"/>
				<option text="5" value="0x5"/>
				<option text="6" value="0x6"/>
				<option text="7" value="0x7"/>
				<option text="8" value="0x8"/>
				<option text="10" value="0xA"/>
				<option text="12" value="0xC"/>
				<option text="14" value="0xE"/>
				<option text="16" value="0x10"/>
				<option text="20" value="0x14"/>
				<option text="24" value="0x18"/>
				<option text="28" value="0x1C"/>
				<option text="32" value="0x20"/>
				<option text="40" value="0x28"/>
				<option text="48" value="0x30"/>
				<option text="56" value="0x38"/>
				<option text="64" value="0x40"/>
				<option text="80" value="0x50"/>
				<option text="96" value="0x60"/>
				<option text="112" value="0x70"/>
				<option text="128 TLP" value="0x80"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="Custom1TurboActivationRatio" varstoreIndex="02" prompt="ConfigTDP Turbo Activation Ratio" description="Custom value for Turbo Activation Ratio. Needs to be configured with valid values from LFM to Max Turbo. 0 means don?t use custom value." size="1" offset="0x005F" depex="Sif( ConfigTdpAvailable _EQU_ 0 ) _AND_ Gif( ConfigTdpLock _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/  Config TDP Configurations/ConfigTDP Turbo Activation Ratio" default="0x00" CurrentVal="0x00" min="0x0" max="0xFF" step="0x1"/>
		<!-- Custom Settings Down -->
		<!-- ConfigTDP Level1: N/A -->
		<knob type="scalar" setupType="numeric" name="Custom2PowerLimit1Power" varstoreIndex="02" prompt="Power Limit 1" description="Power Limit 1 in Milli Watts. BIOS will round to the nearest 1/8W when programming. 0 - no custom override. For 12.50W, enter 12500. Overclocking SKU: Value must be between Max and Min Power Limits (specified by PACKAGE_POWER_SKU_MSR). Other SKUs: This value must be between Min Power Limit and TDP Limit." size="4" offset="0x0060" depex="Sif( ConfigTdpAvailable _EQU_ 0 ) _AND_ Sif( CtdpDownSupported _EQU_ 0 ) _AND_ Gif( ConfigTdpLock _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/  Config TDP Configurations/Power Limit 1" default="0x00000000" CurrentVal="0x00000000" min="0x0" max="0x3E7F83" step="0x7D"/>
		<knob type="scalar" setupType="numeric" name="Custom2PowerLimit2Power" varstoreIndex="02" prompt="Power Limit 2" description="Power Limit 2 value in Milli Watts. BIOS will round to the nearest 1/8W when programming. 0 - no custom override. For 12.50W, enter 12500. Processor applies control policies such that the package power does not exceed this limit." size="4" offset="0x0064" depex="Sif( ConfigTdpAvailable _EQU_ 0 ) _AND_ Sif( CtdpDownSupported _EQU_ 0 ) _AND_ Gif( ConfigTdpLock _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/  Config TDP Configurations/Power Limit 2" default="0x00000000" CurrentVal="0x00000000" min="0x0" max="0x3E7F83" step="0x7D"/>
		<knob  type="scalar" setupType="oneof" name="Custom2PowerLimit1Time" varstoreIndex="02" prompt="Power Limit 1 Time Window" description="Power Limit 1 Time Window value in seconds. The value may vary from 0 to 128. 0 - use default value (28 sec). Defines time window which TDP value should be maintained." size="1" offset="0x0068" depex="Sif( ConfigTdpAvailable _EQU_ 0 ) _AND_ Sif( CtdpDownSupported _EQU_ 0 ) _AND_ Gif( ConfigTdpLock _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/  Config TDP Configurations/Power Limit 1 Time Window" default="0x00" CurrentVal="0x00">
			<options>
				<option text="0" value="0x0"/>
				<option text="1" value="0x1"/>
				<option text="2" value="0x2"/>
				<option text="3" value="0x3"/>
				<option text="4" value="0x4"/>
				<option text="5" value="0x5"/>
				<option text="6" value="0x6"/>
				<option text="7" value="0x7"/>
				<option text="8" value="0x8"/>
				<option text="10" value="0xA"/>
				<option text="12" value="0xC"/>
				<option text="14" value="0xE"/>
				<option text="16" value="0x10"/>
				<option text="20" value="0x14"/>
				<option text="24" value="0x18"/>
				<option text="28" value="0x1C"/>
				<option text="32" value="0x20"/>
				<option text="40" value="0x28"/>
				<option text="48" value="0x30"/>
				<option text="56" value="0x38"/>
				<option text="64" value="0x40"/>
				<option text="80" value="0x50"/>
				<option text="96" value="0x60"/>
				<option text="112" value="0x70"/>
				<option text="128 TLP" value="0x80"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="Custom2TurboActivationRatio" varstoreIndex="02" prompt="ConfigTDP Turbo Activation Ratio" description="Custom value for Turbo Activation Ratio. Needs to be configured with valid values from LFM to Max Turbo. 0 means don?t use custom value." size="1" offset="0x0069" depex="Sif( ConfigTdpAvailable _EQU_ 0 ) _AND_ Sif( CtdpDownSupported _EQU_ 0 ) _AND_ Gif( ConfigTdpLock _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/  Config TDP Configurations/ConfigTDP Turbo Activation Ratio" default="0x00" CurrentVal="0x00" min="0x0" max="0xFF" step="0x1"/>
		<!-- Custom Settings Up -->
		<!-- ConfigTDP Level2: N/A -->
		<knob type="scalar" setupType="numeric" name="Custom3PowerLimit1Power" varstoreIndex="02" prompt="Power Limit 1" description="Power Limit 1 in Milli Watts. BIOS will round to the nearest 1/8W when programming. 0 - no custom override. For 12.50W, enter 12500. Overclocking SKU: Value must be between Max and Min Power Limits (specified by PACKAGE_POWER_SKU_MSR). Other SKUs: This value must be between Min Power Limit and TDP Limit." size="4" offset="0x006A" depex="Sif( ConfigTdpAvailable _EQU_ 0 ) _AND_ Sif( CtdpUpSupported _EQU_ 0 ) _AND_ Gif( ConfigTdpLock _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/  Config TDP Configurations/Power Limit 1" default="0x00000000" CurrentVal="0x00000000" min="0x0" max="0x3E7F83" step="0x7D"/>
		<knob type="scalar" setupType="numeric" name="Custom3PowerLimit2Power" varstoreIndex="02" prompt="Power Limit 2" description="Power Limit 2 value in Milli Watts. BIOS will round to the nearest 1/8W when programming. 0 - no custom override. For 12.50W, enter 12500. Processor applies control policies such that the package power does not exceed this limit." size="4" offset="0x006E" depex="Sif( ConfigTdpAvailable _EQU_ 0 ) _AND_ Sif( CtdpUpSupported _EQU_ 0 ) _AND_ Gif( ConfigTdpLock _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/  Config TDP Configurations/Power Limit 2" default="0x00000000" CurrentVal="0x00000000" min="0x0" max="0x3E7F83" step="0x7D"/>
		<knob  type="scalar" setupType="oneof" name="Custom3PowerLimit1Time" varstoreIndex="02" prompt="Power Limit 1 Time Window" description="Power Limit 1 Time Window value in seconds. The value may vary from 0 to 128. 0 - use default value (28 sec). Defines time window which TDP value should be maintained." size="1" offset="0x0072" depex="Sif( ConfigTdpAvailable _EQU_ 0 ) _AND_ Sif( CtdpUpSupported _EQU_ 0 ) _AND_ Gif( ConfigTdpLock _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/  Config TDP Configurations/Power Limit 1 Time Window" default="0x00" CurrentVal="0x00">
			<options>
				<option text="0" value="0x0"/>
				<option text="1" value="0x1"/>
				<option text="2" value="0x2"/>
				<option text="3" value="0x3"/>
				<option text="4" value="0x4"/>
				<option text="5" value="0x5"/>
				<option text="6" value="0x6"/>
				<option text="7" value="0x7"/>
				<option text="8" value="0x8"/>
				<option text="10" value="0xA"/>
				<option text="12" value="0xC"/>
				<option text="14" value="0xE"/>
				<option text="16" value="0x10"/>
				<option text="20" value="0x14"/>
				<option text="24" value="0x18"/>
				<option text="28" value="0x1C"/>
				<option text="32" value="0x20"/>
				<option text="40" value="0x28"/>
				<option text="48" value="0x30"/>
				<option text="56" value="0x38"/>
				<option text="64" value="0x40"/>
				<option text="80" value="0x50"/>
				<option text="96" value="0x60"/>
				<option text="112" value="0x70"/>
				<option text="128 TLP" value="0x80"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="Custom3TurboActivationRatio" varstoreIndex="02" prompt="ConfigTDP Turbo Activation Ratio" description="Custom value for Turbo Activation Ratio. Needs to be configured with valid values from LFM to Max Turbo. 0 means don?t use custom value." size="1" offset="0x0073" depex="Sif( ConfigTdpAvailable _EQU_ 0 ) _AND_ Sif( CtdpUpSupported _EQU_ 0 ) _AND_ Gif( ConfigTdpLock _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/  Config TDP Configurations/ConfigTDP Turbo Activation Ratio" default="0x00" CurrentVal="0x00" min="0x0" max="0xFF" step="0x1"/>
		<!-- Form:   View/Configure CPU Lock Options -->
		<knob  type="scalar" setupType="oneof" name="PmgCstCfgCtrlLock" varstoreIndex="02" prompt="CFG Lock" description="Configure MSR 0xE2[15], CFG Lock bit" size="1" offset="0x003E" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/CPU Lock Configuration/CFG Lock" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="OverclockingLock" varstoreIndex="02" prompt="Overclocking Lock" description="Enable/Disable Overclocking Lock (BIT 20) in FLEX_RATIO(194) MSR " size="1" offset="0x00DA" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Power n Performance/CPU - Power Management Control/CPU Lock Configuration/Overclocking Lock" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<!-- Form: Connectivity Configuration -->
		<!-- CNVi present: Yes -->
		<!-- CNVi Configuration:  -->
		<knob  type="scalar" setupType="oneof" name="PchCnviMode" varstoreIndex="04" prompt=" CNVi Mode" description="This option configures Connectivity.   [Auto Detection] means that if Discrete solution is discovered it will be enabled by default. Otherwise Integrated solution (CNVi) will be enabled;   [Disable Integrated] disables Integrated Solution.   NOTE: When CNVi is present, the GPIO pins that are used for radio interface cannot be assigned to the other native function." size="1" offset="0x06E5" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Connectivity Configuration/ CNVi Mode" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disable Integrated" value="0x0"/>
				<option text="Auto Detection" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchCnviMfUart1Type" varstoreIndex="04" prompt=" MfUart1 type" description="This is a test option which allows configuration of UART type for WiFi side band communication" size="1" offset="0x06E6" depex="Sif( PchCnviMode _EQU_ 0 ) _AND_ Sif( _LIST_ FirmwareConfiguration _EQU_ 0 1 )" SetupPgPtr="Intel Advanced Menu/Connectivity Configuration/ MfUart1 type" default="0x00" CurrentVal="0x00">
			<options>
				<option text="ISH Uart0" value="0x0"/>
				<option text="SerialIO Uart2" value="0x1"/>
				<option text="Uart over external pads" value="0x2"/>
				<option text="Not connected" value="0x3"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="CoExistenceManager" varstoreIndex="00" prompt="CoExistence Manager" description="CoEx Manager mitigates radio coexistence issues between Intel WWAN (modem) and Intel WLAN (WiFi/BT).  This should be enabled only if both WWAN and WLAN solutions are based on Intel components" size="1" offset="0x04F7" depex="Gif( WwanEnable _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Connectivity Configuration/CoExistence Manager" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PrebootBleEnable" varstoreIndex="00" prompt="Preboot BLE" description="This will be used to enable Preboot Bluetooth function" size="1" offset="0x058E" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Connectivity Configuration/Preboot BLE" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="BleReconnectionDelay" varstoreIndex="00" prompt="  BLE Reconnection Delay" description="Delay prior to connecting BLE host controller. Value between 0-1000ms. Default is 100ms" size="2" offset="0x0592" depex="Sif( PrebootBleEnable _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Connectivity Configuration/  BLE Reconnection Delay" default="0x0064" CurrentVal="0x0064" min="0x0" max="0x3E8" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="DiscreteBtModule" varstoreIndex="00" prompt="Discrete Bluetooth Module" description="SerialIo UART0 needs to be enabled to select BT Module" size="1" offset="0x02D7" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Connectivity Configuration/Discrete Bluetooth Module" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Thunder Peak" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="DiscreteBtModuleIrqMode" varstoreIndex="00" prompt=" BT Interrupt Mode" description="Selects routing of interrupt from BT Module" size="1" offset="0x02D8" depex="Sif( DiscreteBtModule _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Connectivity Configuration/ BT Interrupt Mode" default="0x00" CurrentVal="0x00">
			<options>
				<option text="GPIO Interrupt" value="0x0"/>
				<option text="APIC Interrupt" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="WifiEnable" varstoreIndex="00" prompt="Advanced settings" description="Configure ACPI objects for wireless devices" size="1" offset="0x048A" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Connectivity Configuration/Advanced settings" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="AntennaDiversity" varstoreIndex="00" prompt="Switched Antenna Diversity Selection" description="This allows WiFi modules which have only one antenna to use one of the 2 possible antennas with the options:   0 - Antenna1   1 - Antenna2   2 - Diversity   3 - Diversity Antenna1   4 - Diversity Antenna2" size="1" offset="0x0583" depex="Sif( WifiEnable _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Connectivity Configuration/Switched Antenna Diversity Selection" default="0x02" CurrentVal="0x02">
			<options>
				<option text="Antenna1" value="0x0"/>
				<option text="Antenna2" value="0x1"/>
				<option text="Diversity" value="0x2"/>
				<option text="Diversity Antenna1" value="0x3"/>
				<option text="Diversity Antenna2" value="0x4"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="WifiDomainType1" varstoreIndex="00" prompt=" Domain Type SPLC 1" description="09h: Module(M.2); 07h: WiFi/WLAN; 0Fh: WWAN; 10h WiGig; 14h: RFEM" size="1" offset="0x048B" depex="Sif( WifiEnable _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Connectivity Configuration/ Domain Type SPLC 1" default="0x07" CurrentVal="0x07" min="0x0" max="0x14" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="WifiPowerLimit1" varstoreIndex="00" prompt=" Default Power Limit" description=" Power Limit in milliwatts; Values between 10000 and 65535 will be treated as 65535" size="2" offset="0x048C" depex="Sif( WifiEnable _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Connectivity Configuration/ Default Power Limit" default="0xFFFF" CurrentVal="0xFFFF" min="0x1" max="0xFFFF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="WifiTimeWindow1" varstoreIndex="00" prompt=" Default Time Window" description="Time Window in milli seconds" size="4" offset="0x048E" depex="Sif( WifiEnable _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Connectivity Configuration/ Default Time Window" default="0x00007530" CurrentVal="0x00007530" min="0x1" max="0x186A0" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="TRxDelay0" varstoreIndex="00" prompt=" TRxDelay_A" description="Antenna A delay possible values: 1-100 in 10ths of nano seconds resolution" size="1" offset="0x04A0" depex="Sif( WifiEnable _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Connectivity Configuration/ TRxDelay_A" default="0x32" CurrentVal="0x32" min="0x1" max="0x64" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="TRxCableLength0" varstoreIndex="00" prompt=" TRxCableLength_A" description="Antenna A cable length possible values: 1-100cm in 1cm resolution" size="1" offset="0x04A1" depex="Sif( WifiEnable _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Connectivity Configuration/ TRxCableLength_A" default="0x32" CurrentVal="0x32" min="0x1" max="0x64" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="TRxDelay1" varstoreIndex="00" prompt=" TRxDelay_B" description="Antenna B delay possible values: 1-100 in 10ths of nano seconds resolution" size="1" offset="0x04A2" depex="Sif( WifiEnable _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Connectivity Configuration/ TRxDelay_B" default="0x32" CurrentVal="0x32" min="0x1" max="0x64" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="TRxCableLength1" varstoreIndex="00" prompt=" TRxCableLength_B" description="Antenna B cable length possible values: 1-100cm in 1cm resolution" size="1" offset="0x04A3" depex="Sif( WifiEnable _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Connectivity Configuration/ TRxCableLength_B" default="0x32" CurrentVal="0x32" min="0x1" max="0x64" step="0x1"/>
		<!-- WRDD Package 1:  -->
		<knob type="scalar" setupType="numeric" name="WrddDomainType1" varstoreIndex="00" prompt=" Domain Type" description="09h: Module; 07h: WiFi/WLAN; 0Fh: WWAN; 10h WiGig; 14h: RFEM" size="1" offset="0x04A4" depex="Sif( WifiEnable _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Connectivity Configuration/ Domain Type" default="0x07" CurrentVal="0x07" min="0x0" max="0x64" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="WrddCountryIndentifier1" varstoreIndex="00" prompt=" Country Identifier" description="Country identifier as defined in ISO/IEC 3166-1 Alpha 2 code" size="2" offset="0x04A5" depex="Sif( WifiEnable _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Connectivity Configuration/ Country Identifier" default="0x4150" CurrentVal="0x4150" min="0x1" max="0xFFFF" step="0x1"/>
		<!-- WRDS Package:  -->
		<knob  type="scalar" setupType="oneof" name="WrdsWiFiSarEnable" varstoreIndex="00" prompt=" WiFi SAR" description="Enable/Disable WiFi SAR Tx Power Limit; DISABLE - Device ignores WiFi SAR Configuration Table; ENABLE - Device uses WiFi SAR Configuration Table" size="1" offset="0x04AA" depex="Sif( WifiEnable _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Connectivity Configuration/ WiFi SAR" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="WrdsWiFiSarTxPowerSet1Limit1" varstoreIndex="00" prompt=" SAR 2400 MHz Set1 Chain A" description="Defines the WiFi SAR Tx Power Limit - 8bit unsigned with 5bit integer and 3bit fractional. 0x00 - 0b00000000 - 0.125dB; 0xFF - 0b11111111 - 31.875dB. Each step is equivalent to 0.125dB" size="1" offset="0x04AB" depex="Sif( WifiEnable _EQU_ 0 ) _AND_ Sif( WrdsWiFiSarEnable _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Connectivity Configuration/ SAR 2400 MHz Set1 Chain A" default="0x00" CurrentVal="0x00" min="0x0" max="0xFF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="WrdsWiFiSarTxPowerSet1Limit2" varstoreIndex="00" prompt=" SAR 5150-5350 MHz Set1 Chain A" description="Defines the WiFi SAR Tx Power Limit - 8bit unsigned with 5bit integer and 3bit fractional. 0x00 - 0b00000000 - 0.125dB; 0xFF - 0b11111111 - 31.875dB. Each step is equivalent to 0.125dB" size="1" offset="0x04AC" depex="Sif( WifiEnable _EQU_ 0 ) _AND_ Sif( WrdsWiFiSarEnable _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Connectivity Configuration/ SAR 5150-5350 MHz Set1 Chain A" default="0x00" CurrentVal="0x00" min="0x0" max="0xFF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="WrdsWiFiSarTxPowerSet1Limit3" varstoreIndex="00" prompt=" SAR 5350-5470 MHz Set1 Chain A" description="Defines the WiFi SAR Tx Power Limit - 8bit unsigned with 5bit integer and 3bit fractional. 0x00 - 0b00000000 - 0.125dB; 0xFF - 0b11111111 - 31.875dB. Each step is equivalent to 0.125dB" size="1" offset="0x04AD" depex="Sif( WifiEnable _EQU_ 0 ) _AND_ Sif( WrdsWiFiSarEnable _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Connectivity Configuration/ SAR 5350-5470 MHz Set1 Chain A" default="0x00" CurrentVal="0x00" min="0x0" max="0xFF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="WrdsWiFiSarTxPowerSet1Limit4" varstoreIndex="00" prompt=" SAR 5470-5725 MHz Set1 Chain A" description="Defines the WiFi SAR Tx Power Limit - 8bit unsigned with 5bit integer and 3bit fractional. 0x00 - 0b00000000 - 0.125dB; 0xFF - 0b11111111 - 31.875dB. Each step is equivalent to 0.125dB" size="1" offset="0x04AE" depex="Sif( WifiEnable _EQU_ 0 ) _AND_ Sif( WrdsWiFiSarEnable _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Connectivity Configuration/ SAR 5470-5725 MHz Set1 Chain A" default="0x00" CurrentVal="0x00" min="0x0" max="0xFF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="WrdsWiFiSarTxPowerSet1Limit5" varstoreIndex="00" prompt=" SAR 5725-5950 MHz Set1 Chain A" description="Defines the WiFi SAR Tx Power Limit - 8bit unsigned with 5bit integer and 3bit fractional. 0x00 - 0b00000000 - 0.125dB; 0xFF - 0b11111111 - 31.875dB. Each step is equivalent to 0.125dB" size="1" offset="0x04AF" depex="Sif( WifiEnable _EQU_ 0 ) _AND_ Sif( WrdsWiFiSarEnable _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Connectivity Configuration/ SAR 5725-5950 MHz Set1 Chain A" default="0x00" CurrentVal="0x00" min="0x0" max="0xFF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="WrdsWiFiSarTxPowerSet1Limit6" varstoreIndex="00" prompt=" SAR 2400 MHz Set1 Chain B" description="Defines the WiFi SAR Tx Power Limit - 8bit unsigned with 5bit integer and 3bit fractional. 0x00 - 0b00000000 - 0.125dB; 0xFF - 0b11111111 - 31.875dB. Each step is equivalent to 0.125dB" size="1" offset="0x04B0" depex="Sif( WifiEnable _EQU_ 0 ) _AND_ Sif( WrdsWiFiSarEnable _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Connectivity Configuration/ SAR 2400 MHz Set1 Chain B" default="0x00" CurrentVal="0x00" min="0x0" max="0xFF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="WrdsWiFiSarTxPowerSet1Limit7" varstoreIndex="00" prompt=" SAR 5150-5350 MHz Set1 Chain B" description="Defines the WiFi SAR Tx Power Limit - 8bit unsigned with 5bit integer and 3bit fractional. 0x00 - 0b00000000 - 0.125dB; 0xFF - 0b11111111 - 31.875dB. Each step is equivalent to 0.125dB" size="1" offset="0x04B1" depex="Sif( WifiEnable _EQU_ 0 ) _AND_ Sif( WrdsWiFiSarEnable _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Connectivity Configuration/ SAR 5150-5350 MHz Set1 Chain B" default="0x00" CurrentVal="0x00" min="0x0" max="0xFF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="WrdsWiFiSarTxPowerSet1Limit8" varstoreIndex="00" prompt=" SAR 5350-5470 MHz Set1 Chain B" description="Defines the WiFi SAR Tx Power Limit - 8bit unsigned with 5bit integer and 3bit fractional. 0x00 - 0b00000000 - 0.125dB; 0xFF - 0b11111111 - 31.875dB. Each step is equivalent to 0.125dB" size="1" offset="0x04B2" depex="Sif( WifiEnable _EQU_ 0 ) _AND_ Sif( WrdsWiFiSarEnable _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Connectivity Configuration/ SAR 5350-5470 MHz Set1 Chain B" default="0x00" CurrentVal="0x00" min="0x0" max="0xFF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="WrdsWiFiSarTxPowerSet1Limit9" varstoreIndex="00" prompt=" SAR 5470-5725 MHz Set1 Chain B" description="Defines the WiFi SAR Tx Power Limit - 8bit unsigned with 5bit integer and 3bit fractional. 0x00 - 0b00000000 - 0.125dB; 0xFF - 0b11111111 - 31.875dB. Each step is equivalent to 0.125dB" size="1" offset="0x04B3" depex="Sif( WifiEnable _EQU_ 0 ) _AND_ Sif( WrdsWiFiSarEnable _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Connectivity Configuration/ SAR 5470-5725 MHz Set1 Chain B" default="0x00" CurrentVal="0x00" min="0x0" max="0xFF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="WrdsWiFiSarTxPowerSet1Limit10" varstoreIndex="00" prompt=" SAR 5725-5950 MHz Set1 Chain B" description="Defines the WiFi SAR Tx Power Limit - 8bit unsigned with 5bit integer and 3bit fractional. 0x00 - 0b00000000 - 0.125dB; 0xFF - 0b11111111 - 31.875dB. Each step is equivalent to 0.125dB" size="1" offset="0x04B4" depex="Sif( WifiEnable _EQU_ 0 ) _AND_ Sif( WrdsWiFiSarEnable _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Connectivity Configuration/ SAR 5725-5950 MHz Set1 Chain B" default="0x00" CurrentVal="0x00" min="0x0" max="0xFF" step="0x1"/>
		<!-- EWRD Package:  -->
		<knob  type="scalar" setupType="oneof" name="EwrdWiFiDynamicSarEnable" varstoreIndex="00" prompt=" WiFi Dynamic SAR" description="Enable/Disable WiFi Dynamic SAR Tx Power Limit which shell be set dynamically accorting to the Proximity Sensor" size="1" offset="0x04BE" depex="Sif( WifiEnable _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Connectivity Configuration/ WiFi Dynamic SAR" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="EwrdWiFiDynamicSarRangeSets" varstoreIndex="00" prompt="Extended SAR Range Sets" description="Defines the WiFi SAR Sets that can be used to set the power limts dynamically based on the Proximity Sensor,Set 1 is always present if Wifi SAR enabled and Set 2-3 are additinoal sets" size="1" offset="0x04BF" depex="Sif( WifiEnable _EQU_ 0 ) _AND_ Sif( EwrdWiFiDynamicSarEnable _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Connectivity Configuration/Extended SAR Range Sets" default="0x00" CurrentVal="0x00">
			<options>
				<option text="No Additional sets" value="0x0"/>
				<option text="Set 2" value="0x1"/>
				<option text="Set 3" value="0x2"/>
				<option text="Set 4" value="0x3"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="EwrdWiFiSarTxPowerSet2Limit1" varstoreIndex="00" prompt=" SAR 2400 MHz Set2 Chain A" description="Defines the WiFi SAR Tx Power Limit - 8bit unsigned with 5bit integer and 3bit fractional. 0x00 - 0b00000000 - 0.125dB; 0xFF - 0b11111111 - 31.875dB. Each step is equivalent to 0.125dB" size="1" offset="0x04C0" depex="Sif( WifiEnable _EQU_ 0 ) _AND_ Sif( EwrdWiFiDynamicSarEnable _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Connectivity Configuration/ SAR 2400 MHz Set2 Chain A" default="0x00" CurrentVal="0x00" min="0x0" max="0xFF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="EwrdWiFiSarTxPowerSet2Limit2" varstoreIndex="00" prompt=" SAR 5150-5350 MHz Set2 Chain A" description="Defines the WiFi SAR Tx Power Limit - 8bit unsigned with 5bit integer and 3bit fractional. 0x00 - 0b00000000 - 0.125dB; 0xFF - 0b11111111 - 31.875dB. Each step is equivalent to 0.125dB" size="1" offset="0x04C1" depex="Sif( WifiEnable _EQU_ 0 ) _AND_ Sif( EwrdWiFiDynamicSarEnable _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Connectivity Configuration/ SAR 5150-5350 MHz Set2 Chain A" default="0x00" CurrentVal="0x00" min="0x0" max="0xFF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="EwrdWiFiSarTxPowerSet2Limit3" varstoreIndex="00" prompt=" SAR 5350-5470 MHz Set2 Chain A" description="Defines the WiFi SAR Tx Power Limit - 8bit unsigned with 5bit integer and 3bit fractional. 0x00 - 0b00000000 - 0.125dB; 0xFF - 0b11111111 - 31.875dB. Each step is equivalent to 0.125dB" size="1" offset="0x04C2" depex="Sif( WifiEnable _EQU_ 0 ) _AND_ Sif( EwrdWiFiDynamicSarEnable _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Connectivity Configuration/ SAR 5350-5470 MHz Set2 Chain A" default="0x00" CurrentVal="0x00" min="0x0" max="0xFF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="EwrdWiFiSarTxPowerSet2Limit4" varstoreIndex="00" prompt=" SAR 5470-5725 MHz Set2 Chain A" description="Defines the WiFi SAR Tx Power Limit - 8bit unsigned with 5bit integer and 3bit fractional. 0x00 - 0b00000000 - 0.125dB; 0xFF - 0b11111111 - 31.875dB. Each step is equivalent to 0.125dB" size="1" offset="0x04C3" depex="Sif( WifiEnable _EQU_ 0 ) _AND_ Sif( EwrdWiFiDynamicSarEnable _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Connectivity Configuration/ SAR 5470-5725 MHz Set2 Chain A" default="0x00" CurrentVal="0x00" min="0x0" max="0xFF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="EwrdWiFiSarTxPowerSet2Limit5" varstoreIndex="00" prompt=" SAR 5725-5950 MHz Set2 Chain A" description="Defines the WiFi SAR Tx Power Limit - 8bit unsigned with 5bit integer and 3bit fractional. 0x00 - 0b00000000 - 0.125dB; 0xFF - 0b11111111 - 31.875dB. Each step is equivalent to 0.125dB" size="1" offset="0x04C4" depex="Sif( WifiEnable _EQU_ 0 ) _AND_ Sif( EwrdWiFiDynamicSarEnable _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Connectivity Configuration/ SAR 5725-5950 MHz Set2 Chain A" default="0x00" CurrentVal="0x00" min="0x0" max="0xFF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="EwrdWiFiSarTxPowerSet2Limit6" varstoreIndex="00" prompt=" SAR 2400 MHz Set2 Chain B" description="Defines the WiFi SAR Tx Power Limit - 8bit unsigned with 5bit integer and 3bit fractional. 0x00 - 0b00000000 - 0.125dB; 0xFF - 0b11111111 - 31.875dB. Each step is equivalent to 0.125dB" size="1" offset="0x04C5" depex="Sif( WifiEnable _EQU_ 0 ) _AND_ Sif( EwrdWiFiDynamicSarEnable _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Connectivity Configuration/ SAR 2400 MHz Set2 Chain B" default="0x00" CurrentVal="0x00" min="0x0" max="0xFF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="EwrdWiFiSarTxPowerSet2Limit7" varstoreIndex="00" prompt=" SAR 5150-5350 MHz Set2 Chain B" description="Defines the WiFi SAR Tx Power Limit - 8bit unsigned with 5bit integer and 3bit fractional. 0x00 - 0b00000000 - 0.125dB; 0xFF - 0b11111111 - 31.875dB. Each step is equivalent to 0.125dB" size="1" offset="0x04C6" depex="Sif( WifiEnable _EQU_ 0 ) _AND_ Sif( EwrdWiFiDynamicSarEnable _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Connectivity Configuration/ SAR 5150-5350 MHz Set2 Chain B" default="0x00" CurrentVal="0x00" min="0x0" max="0xFF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="EwrdWiFiSarTxPowerSet2Limit8" varstoreIndex="00" prompt=" SAR 5350-5470 MHz Set2 Chain B" description="Defines the WiFi SAR Tx Power Limit - 8bit unsigned with 5bit integer and 3bit fractional. 0x00 - 0b00000000 - 0.125dB; 0xFF - 0b11111111 - 31.875dB. Each step is equivalent to 0.125dB" size="1" offset="0x04C7" depex="Sif( WifiEnable _EQU_ 0 ) _AND_ Sif( EwrdWiFiDynamicSarEnable _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Connectivity Configuration/ SAR 5350-5470 MHz Set2 Chain B" default="0x00" CurrentVal="0x00" min="0x0" max="0xFF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="EwrdWiFiSarTxPowerSet2Limit9" varstoreIndex="00" prompt=" SAR 5470-5725 MHz Set2 Chain B" description="Defines the WiFi SAR Tx Power Limit - 8bit unsigned with 5bit integer and 3bit fractional. 0x00 - 0b00000000 - 0.125dB; 0xFF - 0b11111111 - 31.875dB. Each step is equivalent to 0.125dB" size="1" offset="0x04C8" depex="Sif( WifiEnable _EQU_ 0 ) _AND_ Sif( EwrdWiFiDynamicSarEnable _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Connectivity Configuration/ SAR 5470-5725 MHz Set2 Chain B" default="0x00" CurrentVal="0x00" min="0x0" max="0xFF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="EwrdWiFiSarTxPowerSet2Limit10" varstoreIndex="00" prompt=" SAR 5725-5950 MHz Set2 Chain B" description="Defines the WiFi SAR Tx Power Limit - 8bit unsigned with 5bit integer and 3bit fractional. 0x00 - 0b00000000 - 0.125dB; 0xFF - 0b11111111 - 31.875dB. Each step is equivalent to 0.125dB" size="1" offset="0x04C9" depex="Sif( WifiEnable _EQU_ 0 ) _AND_ Sif( EwrdWiFiDynamicSarEnable _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Connectivity Configuration/ SAR 5725-5950 MHz Set2 Chain B" default="0x00" CurrentVal="0x00" min="0x0" max="0xFF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="EwrdWiFiSarTxPowerSet3Limit1" varstoreIndex="00" prompt=" SAR 2400 MHz Set3 Chain A" description="Defines the WiFi SAR Tx Power Limit - 8bit unsigned with 5bit integer and 3bit fractional. 0x00 - 0b00000000 - 0.125dB; 0xFF - 0b11111111 - 31.875dB. Each step is equivalent to 0.125dB" size="1" offset="0x04CA" depex="Sif( WifiEnable _EQU_ 0 ) _AND_ Sif( EwrdWiFiDynamicSarEnable _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Connectivity Configuration/ SAR 2400 MHz Set3 Chain A" default="0x00" CurrentVal="0x00" min="0x0" max="0xFF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="EwrdWiFiSarTxPowerSet3Limit2" varstoreIndex="00" prompt=" SAR 5150-5350 MHz Set3 Chain A" description="Defines the WiFi SAR Tx Power Limit - 8bit unsigned with 5bit integer and 3bit fractional. 0x00 - 0b00000000 - 0.125dB; 0xFF - 0b11111111 - 31.875dB. Each step is equivalent to 0.125dB" size="1" offset="0x04CB" depex="Sif( WifiEnable _EQU_ 0 ) _AND_ Sif( EwrdWiFiDynamicSarEnable _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Connectivity Configuration/ SAR 5150-5350 MHz Set3 Chain A" default="0x00" CurrentVal="0x00" min="0x0" max="0xFF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="EwrdWiFiSarTxPowerSet3Limit3" varstoreIndex="00" prompt=" SAR 5350-5470 MHz Set3 Chain A" description="Defines the WiFi SAR Tx Power Limit - 8bit unsigned with 5bit integer and 3bit fractional. 0x00 - 0b00000000 - 0.125dB; 0xFF - 0b11111111 - 31.875dB. Each step is equivalent to 0.125dB" size="1" offset="0x04CC" depex="Sif( WifiEnable _EQU_ 0 ) _AND_ Sif( EwrdWiFiDynamicSarEnable _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Connectivity Configuration/ SAR 5350-5470 MHz Set3 Chain A" default="0x00" CurrentVal="0x00" min="0x0" max="0xFF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="EwrdWiFiSarTxPowerSet3Limit4" varstoreIndex="00" prompt=" SAR 5470-5725 MHz Set3 Chain A" description="Defines the WiFi SAR Tx Power Limit - 8bit unsigned with 5bit integer and 3bit fractional. 0x00 - 0b00000000 - 0.125dB; 0xFF - 0b11111111 - 31.875dB. Each step is equivalent to 0.125dB" size="1" offset="0x04CD" depex="Sif( WifiEnable _EQU_ 0 ) _AND_ Sif( EwrdWiFiDynamicSarEnable _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Connectivity Configuration/ SAR 5470-5725 MHz Set3 Chain A" default="0x00" CurrentVal="0x00" min="0x0" max="0xFF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="EwrdWiFiSarTxPowerSet3Limit5" varstoreIndex="00" prompt=" SAR 5725-5950 MHz Set3 Chain A" description="Defines the WiFi SAR Tx Power Limit - 8bit unsigned with 5bit integer and 3bit fractional. 0x00 - 0b00000000 - 0.125dB; 0xFF - 0b11111111 - 31.875dB. Each step is equivalent to 0.125dB" size="1" offset="0x04CE" depex="Sif( WifiEnable _EQU_ 0 ) _AND_ Sif( EwrdWiFiDynamicSarEnable _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Connectivity Configuration/ SAR 5725-5950 MHz Set3 Chain A" default="0x00" CurrentVal="0x00" min="0x0" max="0xFF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="EwrdWiFiSarTxPowerSet3Limit6" varstoreIndex="00" prompt=" SAR 2400 MHz Set3 Chain B" description="Defines the WiFi SAR Tx Power Limit - 8bit unsigned with 5bit integer and 3bit fractional. 0x00 - 0b00000000 - 0.125dB; 0xFF - 0b11111111 - 31.875dB. Each step is equivalent to 0.125dB" size="1" offset="0x04CF" depex="Sif( WifiEnable _EQU_ 0 ) _AND_ Sif( EwrdWiFiDynamicSarEnable _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Connectivity Configuration/ SAR 2400 MHz Set3 Chain B" default="0x00" CurrentVal="0x00" min="0x0" max="0xFF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="EwrdWiFiSarTxPowerSet3Limit7" varstoreIndex="00" prompt=" SAR 5150-5350 MHz Set3 Chain B" description="Defines the WiFi SAR Tx Power Limit - 8bit unsigned with 5bit integer and 3bit fractional. 0x00 - 0b00000000 - 0.125dB; 0xFF - 0b11111111 - 31.875dB. Each step is equivalent to 0.125dB" size="1" offset="0x04D0" depex="Sif( WifiEnable _EQU_ 0 ) _AND_ Sif( EwrdWiFiDynamicSarEnable _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Connectivity Configuration/ SAR 5150-5350 MHz Set3 Chain B" default="0x00" CurrentVal="0x00" min="0x0" max="0xFF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="EwrdWiFiSarTxPowerSet3Limit8" varstoreIndex="00" prompt=" SAR 5350-5470 MHz Set3 Chain B" description="Defines the WiFi SAR Tx Power Limit - 8bit unsigned with 5bit integer and 3bit fractional. 0x00 - 0b00000000 - 0.125dB; 0xFF - 0b11111111 - 31.875dB. Each step is equivalent to 0.125dB" size="1" offset="0x04D1" depex="Sif( WifiEnable _EQU_ 0 ) _AND_ Sif( EwrdWiFiDynamicSarEnable _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Connectivity Configuration/ SAR 5350-5470 MHz Set3 Chain B" default="0x00" CurrentVal="0x00" min="0x0" max="0xFF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="EwrdWiFiSarTxPowerSet3Limit9" varstoreIndex="00" prompt=" SAR 5470-5725 MHz Set3 Chain B" description="Defines the WiFi SAR Tx Power Limit - 8bit unsigned with 5bit integer and 3bit fractional. 0x00 - 0b00000000 - 0.125dB; 0xFF - 0b11111111 - 31.875dB. Each step is equivalent to 0.125dB" size="1" offset="0x04D2" depex="Sif( WifiEnable _EQU_ 0 ) _AND_ Sif( EwrdWiFiDynamicSarEnable _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Connectivity Configuration/ SAR 5470-5725 MHz Set3 Chain B" default="0x00" CurrentVal="0x00" min="0x0" max="0xFF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="EwrdWiFiSarTxPowerSet3Limit10" varstoreIndex="00" prompt=" SAR 5725-5950 MHz Set3 Chain B" description="Defines the WiFi SAR Tx Power Limit - 8bit unsigned with 5bit integer and 3bit fractional. 0x00 - 0b00000000 - 0.125dB; 0xFF - 0b11111111 - 31.875dB. Each step is equivalent to 0.125dB" size="1" offset="0x04D3" depex="Sif( WifiEnable _EQU_ 0 ) _AND_ Sif( EwrdWiFiDynamicSarEnable _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Connectivity Configuration/ SAR 5725-5950 MHz Set3 Chain B" default="0x00" CurrentVal="0x00" min="0x0" max="0xFF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="EwrdWiFiSarTxPowerSet4Limit1" varstoreIndex="00" prompt=" SAR 2400 MHz Set4 Chain A" description="Defines the WiFi SAR Tx Power Limit - 8bit unsigned with 5bit integer and 3bit fractional. 0x00 - 0b00000000 - 0.125dB; 0xFF - 0b11111111 - 31.875dB. Each step is equivalent to 0.125dB" size="1" offset="0x04D4" depex="Sif( WifiEnable _EQU_ 0 ) _AND_ Sif( EwrdWiFiDynamicSarEnable _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Connectivity Configuration/ SAR 2400 MHz Set4 Chain A" default="0x00" CurrentVal="0x00" min="0x0" max="0xFF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="EwrdWiFiSarTxPowerSet4Limit2" varstoreIndex="00" prompt=" SAR 5150-5350 MHz Set4 Chain A" description="Defines the WiFi SAR Tx Power Limit - 8bit unsigned with 5bit integer and 3bit fractional. 0x00 - 0b00000000 - 0.125dB; 0xFF - 0b11111111 - 31.875dB. Each step is equivalent to 0.125dB" size="1" offset="0x04D5" depex="Sif( WifiEnable _EQU_ 0 ) _AND_ Sif( EwrdWiFiDynamicSarEnable _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Connectivity Configuration/ SAR 5150-5350 MHz Set4 Chain A" default="0x00" CurrentVal="0x00" min="0x0" max="0xFF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="EwrdWiFiSarTxPowerSet4Limit3" varstoreIndex="00" prompt=" SAR 5350-5470 MHz Set4 Chain A" description="Defines the WiFi SAR Tx Power Limit - 8bit unsigned with 5bit integer and 3bit fractional. 0x00 - 0b00000000 - 0.125dB; 0xFF - 0b11111111 - 31.875dB. Each step is equivalent to 0.125dB" size="1" offset="0x04D6" depex="Sif( WifiEnable _EQU_ 0 ) _AND_ Sif( EwrdWiFiDynamicSarEnable _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Connectivity Configuration/ SAR 5350-5470 MHz Set4 Chain A" default="0x00" CurrentVal="0x00" min="0x0" max="0xFF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="EwrdWiFiSarTxPowerSet4Limit4" varstoreIndex="00" prompt=" SAR 5470-5725 MHz Set4 Chain A" description="Defines the WiFi SAR Tx Power Limit - 8bit unsigned with 5bit integer and 3bit fractional. 0x00 - 0b00000000 - 0.125dB; 0xFF - 0b11111111 - 31.875dB. Each step is equivalent to 0.125dB" size="1" offset="0x04D7" depex="Sif( WifiEnable _EQU_ 0 ) _AND_ Sif( EwrdWiFiDynamicSarEnable _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Connectivity Configuration/ SAR 5470-5725 MHz Set4 Chain A" default="0x00" CurrentVal="0x00" min="0x0" max="0xFF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="EwrdWiFiSarTxPowerSet4Limit5" varstoreIndex="00" prompt=" SAR 5725-5950 MHz Set4 Chain A" description="Defines the WiFi SAR Tx Power Limit - 8bit unsigned with 5bit integer and 3bit fractional. 0x00 - 0b00000000 - 0.125dB; 0xFF - 0b11111111 - 31.875dB. Each step is equivalent to 0.125dB" size="1" offset="0x04D8" depex="Sif( WifiEnable _EQU_ 0 ) _AND_ Sif( EwrdWiFiDynamicSarEnable _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Connectivity Configuration/ SAR 5725-5950 MHz Set4 Chain A" default="0x00" CurrentVal="0x00" min="0x0" max="0xFF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="EwrdWiFiSarTxPowerSet4Limit6" varstoreIndex="00" prompt=" SAR 2400 MHz Set4 Chain B" description="Defines the WiFi SAR Tx Power Limit - 8bit unsigned with 5bit integer and 3bit fractional. 0x00 - 0b00000000 - 0.125dB; 0xFF - 0b11111111 - 31.875dB. Each step is equivalent to 0.125dB" size="1" offset="0x04D9" depex="Sif( WifiEnable _EQU_ 0 ) _AND_ Sif( EwrdWiFiDynamicSarEnable _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Connectivity Configuration/ SAR 2400 MHz Set4 Chain B" default="0x00" CurrentVal="0x00" min="0x0" max="0xFF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="EwrdWiFiSarTxPowerSet4Limit7" varstoreIndex="00" prompt=" SAR 5150-5350 MHz Set4 Chain B" description="Defines the WiFi SAR Tx Power Limit - 8bit unsigned with 5bit integer and 3bit fractional. 0x00 - 0b00000000 - 0.125dB; 0xFF - 0b11111111 - 31.875dB. Each step is equivalent to 0.125dB" size="1" offset="0x04DA" depex="Sif( WifiEnable _EQU_ 0 ) _AND_ Sif( EwrdWiFiDynamicSarEnable _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Connectivity Configuration/ SAR 5150-5350 MHz Set4 Chain B" default="0x00" CurrentVal="0x00" min="0x0" max="0xFF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="EwrdWiFiSarTxPowerSet4Limit8" varstoreIndex="00" prompt=" SAR 5350-5470 MHz Set4 Chain B" description="Defines the WiFi SAR Tx Power Limit - 8bit unsigned with 5bit integer and 3bit fractional. 0x00 - 0b00000000 - 0.125dB; 0xFF - 0b11111111 - 31.875dB. Each step is equivalent to 0.125dB" size="1" offset="0x04DB" depex="Sif( WifiEnable _EQU_ 0 ) _AND_ Sif( EwrdWiFiDynamicSarEnable _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Connectivity Configuration/ SAR 5350-5470 MHz Set4 Chain B" default="0x00" CurrentVal="0x00" min="0x0" max="0xFF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="EwrdWiFiSarTxPowerSet4Limit9" varstoreIndex="00" prompt=" SAR 5470-5725 MHz Set4 Chain B" description="Defines the WiFi SAR Tx Power Limit - 8bit unsigned with 5bit integer and 3bit fractional. 0x00 - 0b00000000 - 0.125dB; 0xFF - 0b11111111 - 31.875dB. Each step is equivalent to 0.125dB" size="1" offset="0x04DC" depex="Sif( WifiEnable _EQU_ 0 ) _AND_ Sif( EwrdWiFiDynamicSarEnable _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Connectivity Configuration/ SAR 5470-5725 MHz Set4 Chain B" default="0x00" CurrentVal="0x00" min="0x0" max="0xFF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="EwrdWiFiSarTxPowerSet4Limit10" varstoreIndex="00" prompt=" SAR 5725-5950 MHz Set4 Chain B" description="Defines the WiFi SAR Tx Power Limit - 8bit unsigned with 5bit integer and 3bit fractional. 0x00 - 0b00000000 - 0.125dB; 0xFF - 0b11111111 - 31.875dB. Each step is equivalent to 0.125dB" size="1" offset="0x04DD" depex="Sif( WifiEnable _EQU_ 0 ) _AND_ Sif( EwrdWiFiDynamicSarEnable _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Connectivity Configuration/ SAR 5725-5950 MHz Set4 Chain B" default="0x00" CurrentVal="0x00" min="0x0" max="0xFF" step="0x1"/>
		<!-- WGDS Package:  -->
		<knob type="scalar" setupType="numeric" name="WgdsWiFiSarDeltaGroup1PowerMax1" varstoreIndex="00" prompt=" SAR 2400 MHz Max Allowed for Group 1 (FCC)" description="Defines the WiFi SAR Delta Value to be applied - 8bit unsigned with 5bit integer and 3bit fractional. 0x00 - 0b00000000 - 0.125dB; 0xFF - 0b11111111 - 31.875dB. Each step is equivalent to 0.125dB" size="1" offset="0x04DE" depex="Sif( WifiEnable _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Connectivity Configuration/ SAR 2400 MHz Max Allowed for Group 1 (FCC)" default="0xFF" CurrentVal="0xFF" min="0x0" max="0xFF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="WgdsWiFiSarDeltaGroup1PowerChainA1" varstoreIndex="00" prompt=" SAR 2400 MHz Chain A Offset for Group 1 (FCC)" description="Defines the WiFi SAR Delta Value to be applied - 8bit unsigned with 5bit integer and 3bit fractional. 0x00 - 0b00000000 - 0.125dB; 0xFF - 0b11111111 - 31.875dB. Each step is equivalent to 0.125dB" size="1" offset="0x04DF" depex="Sif( WifiEnable _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Connectivity Configuration/ SAR 2400 MHz Chain A Offset for Group 1 (FCC)" default="0x00" CurrentVal="0x00" min="0x0" max="0xFF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="WgdsWiFiSarDeltaGroup1PowerChainB1" varstoreIndex="00" prompt=" SAR 2400 MHz Chain B Offset for Group 1 (FCC)" description="Defines the WiFi SAR Delta Value to be applied - 8bit unsigned with 5bit integer and 3bit fractional. 0x00 - 0b00000000 - 0.125dB; 0xFF - 0b11111111 - 31.875dB. Each step is equivalent to 0.125dB" size="1" offset="0x04E0" depex="Sif( WifiEnable _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Connectivity Configuration/ SAR 2400 MHz Chain B Offset for Group 1 (FCC)" default="0x00" CurrentVal="0x00" min="0x0" max="0xFF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="WgdsWiFiSarDeltaGroup1PowerMax2" varstoreIndex="00" prompt=" SAR 5200 MHz Max Allowed for Group 1 (FCC)" description="Defines the WiFi SAR Delta Value to be applied - 8bit unsigned with 5bit integer and 3bit fractional. 0x00 - 0b00000000 - 0.125dB; 0xFF - 0b11111111 - 31.875dB. Each step is equivalent to 0.125dB" size="1" offset="0x04E1" depex="Sif( WifiEnable _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Connectivity Configuration/ SAR 5200 MHz Max Allowed for Group 1 (FCC)" default="0xFF" CurrentVal="0xFF" min="0x0" max="0xFF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="WgdsWiFiSarDeltaGroup1PowerChainA2" varstoreIndex="00" prompt=" SAR 5200 MHz Chain A Offset for Group 1 (FCC)" description="Defines the WiFi SAR Delta Value to be applied - 8bit unsigned with 5bit integer and 3bit fractional. 0x00 - 0b00000000 - 0.125dB; 0xFF - 0b11111111 - 31.875dB. Each step is equivalent to 0.125dB" size="1" offset="0x04E2" depex="Sif( WifiEnable _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Connectivity Configuration/ SAR 5200 MHz Chain A Offset for Group 1 (FCC)" default="0x00" CurrentVal="0x00" min="0x0" max="0xFF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="WgdsWiFiSarDeltaGroup1PowerChainB2" varstoreIndex="00" prompt=" SAR 5200 MHz Chain B Offset for Group 1 (FCC)" description="Defines the WiFi SAR Tx Power Limit - 8bit unsigned with 5bit integer and 3bit fractional. 0x00 - 0b00000000 - 0.125dB; 0xFF - 0b11111111 - 31.875dB. Each step is equivalent to 0.125dB" size="1" offset="0x04E3" depex="Sif( WifiEnable _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Connectivity Configuration/ SAR 5200 MHz Chain B Offset for Group 1 (FCC)" default="0x00" CurrentVal="0x00" min="0x0" max="0xFF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="WgdsWiFiSarDeltaGroup2PowerMax1" varstoreIndex="00" prompt=" SAR 2400 MHz Max Allowed for Group 2 (EU Japan)" description="Defines the WiFi SAR Delta Value to be applied - 8bit unsigned with 5bit integer and 3bit fractional. 0x00 - 0b00000000 - 0.125dB; 0xFF - 0b11111111 - 31.875dB. Each step is equivalent to 0.125dB" size="1" offset="0x04E4" depex="Sif( WifiEnable _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Connectivity Configuration/ SAR 2400 MHz Max Allowed for Group 2 (EU Japan)" default="0xFF" CurrentVal="0xFF" min="0x0" max="0xFF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="WgdsWiFiSarDeltaGroup2PowerChainA1" varstoreIndex="00" prompt=" SAR 2400 MHz Chain A Offset for Group 2 (EU Japan)" description="Defines the WiFi SAR Delta Value to be applied - 8bit unsigned with 5bit integer and 3bit fractional. 0x00 - 0b00000000 - 0.125dB; 0xFF - 0b11111111 - 31.875dB. Each step is equivalent to 0.125dB" size="1" offset="0x04E5" depex="Sif( WifiEnable _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Connectivity Configuration/ SAR 2400 MHz Chain A Offset for Group 2 (EU Japan)" default="0x00" CurrentVal="0x00" min="0x0" max="0xFF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="WgdsWiFiSarDeltaGroup2PowerChainB1" varstoreIndex="00" prompt=" SAR 2400 MHz Chain B Offset for Group 2 (EU Japan)" description="Defines the WiFi SAR Delta Value to be applied - 8bit unsigned with 5bit integer and 3bit fractional. 0x00 - 0b00000000 - 0.125dB; 0xFF - 0b11111111 - 31.875dB. Each step is equivalent to 0.125dB" size="1" offset="0x04E6" depex="Sif( WifiEnable _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Connectivity Configuration/ SAR 2400 MHz Chain B Offset for Group 2 (EU Japan)" default="0x00" CurrentVal="0x00" min="0x0" max="0xFF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="WgdsWiFiSarDeltaGroup2PowerMax2" varstoreIndex="00" prompt=" SAR 5200 MHz Max Allowed for Group 2 (EU Japan)" description="Defines the WiFi SAR Delta Value to be applied - 8bit unsigned with 5bit integer and 3bit fractional. 0x00 - 0b00000000 - 0.125dB; 0xFF - 0b11111111 - 31.875dB. Each step is equivalent to 0.125dB" size="1" offset="0x04E7" depex="Sif( WifiEnable _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Connectivity Configuration/ SAR 5200 MHz Max Allowed for Group 2 (EU Japan)" default="0xFF" CurrentVal="0xFF" min="0x0" max="0xFF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="WgdsWiFiSarDeltaGroup2PowerChainA2" varstoreIndex="00" prompt=" SAR 5200 MHz Chain A Offset for Group 2 (EU Japan)" description="Defines the WiFi SAR Delta Value to be applied - 8bit unsigned with 5bit integer and 3bit fractional. 0x00 - 0b00000000 - 0.125dB; 0xFF - 0b11111111 - 31.875dB. Each step is equivalent to 0.125dB" size="1" offset="0x04E8" depex="Sif( WifiEnable _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Connectivity Configuration/ SAR 5200 MHz Chain A Offset for Group 2 (EU Japan)" default="0x00" CurrentVal="0x00" min="0x0" max="0xFF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="WgdsWiFiSarDeltaGroup2PowerChainB2" varstoreIndex="00" prompt=" SAR 5200 MHz Chain B Offset for Group 2 (EU Japan)" description="Defines the WiFi SAR Delta Value to be applied - 8bit unsigned with 5bit integer and 3bit fractional. 0x00 - 0b00000000 - 0.125dB; 0xFF - 0b11111111 - 31.875dB. Each step is equivalent to 0.125dB" size="1" offset="0x04E9" depex="Sif( WifiEnable _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Connectivity Configuration/ SAR 5200 MHz Chain B Offset for Group 2 (EU Japan)" default="0x00" CurrentVal="0x00" min="0x0" max="0xFF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="WgdsWiFiSarDeltaGroup3PowerMax1" varstoreIndex="00" prompt=" SAR 2400 MHz Max Allowed for Group 3 (ROW)" description="Defines the WiFi SAR Delta Value to be applied - 8bit unsigned with 5bit integer and 3bit fractional. 0x00 - 0b00000000 - 0.125dB; 0xFF - 0b11111111 - 31.875dB. Each step is equivalent to 0.125dB" size="1" offset="0x04EA" depex="Sif( WifiEnable _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Connectivity Configuration/ SAR 2400 MHz Max Allowed for Group 3 (ROW)" default="0xFF" CurrentVal="0xFF" min="0x0" max="0xFF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="WgdsWiFiSarDeltaGroup3PowerChainA1" varstoreIndex="00" prompt=" SAR 2400 MHz Chain A Offset for Group 3 (ROW)" description="Defines the WiFi SAR Delta Value to be applied - 8bit unsigned with 5bit integer and 3bit fractional. 0x00 - 0b00000000 - 0.125dB; 0xFF - 0b11111111 - 31.875dB. Each step is equivalent to 0.125dB" size="1" offset="0x04EB" depex="Sif( WifiEnable _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Connectivity Configuration/ SAR 2400 MHz Chain A Offset for Group 3 (ROW)" default="0x00" CurrentVal="0x00" min="0x0" max="0xFF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="WgdsWiFiSarDeltaGroup3PowerChainB1" varstoreIndex="00" prompt=" SAR 2400 MHz Chain B Offset for Group 3 (ROW)" description="Defines the WiFi SAR Delta Value to be applied - 8bit unsigned with 5bit integer and 3bit fractional. 0x00 - 0b00000000 - 0.125dB; 0xFF - 0b11111111 - 31.875dB. Each step is equivalent to 0.125dB" size="1" offset="0x04EC" depex="Sif( WifiEnable _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Connectivity Configuration/ SAR 2400 MHz Chain B Offset for Group 3 (ROW)" default="0x00" CurrentVal="0x00" min="0x0" max="0xFF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="WgdsWiFiSarDeltaGroup3PowerMax2" varstoreIndex="00" prompt=" SAR 5200 MHz Max Allowed for Group 3 (ROW)" description="Defines the WiFi SAR Delta Value to be applied - 8bit unsigned with 5bit integer and 3bit fractional. 0x00 - 0b00000000 - 0.125dB; 0xFF - 0b11111111 - 31.875dB. Each step is equivalent to 0.125dB" size="1" offset="0x04ED" depex="Sif( WifiEnable _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Connectivity Configuration/ SAR 5200 MHz Max Allowed for Group 3 (ROW)" default="0xFF" CurrentVal="0xFF" min="0x0" max="0xFF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="WgdsWiFiSarDeltaGroup3PowerChainA2" varstoreIndex="00" prompt=" SAR 5200 MHz Chain A Offset for Group 3 (ROW)" description="Defines the WiFi SAR Delta Value to be applied - 8bit unsigned with 5bit integer and 3bit fractional. 0x00 - 0b00000000 - 0.125dB; 0xFF - 0b11111111 - 31.875dB. Each step is equivalent to 0.125dB" size="1" offset="0x04EE" depex="Sif( WifiEnable _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Connectivity Configuration/ SAR 5200 MHz Chain A Offset for Group 3 (ROW)" default="0x00" CurrentVal="0x00" min="0x0" max="0xFF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="WgdsWiFiSarDeltaGroup3PowerChainB2" varstoreIndex="00" prompt=" SAR 5200 MHz Chain B Offset for Group 3 (ROW)" description="Defines the WiFi SAR Tx Power Limit - 8bit unsigned with 5bit integer and 3bit fractional. 0x00 - 0b00000000 - 0.125dB; 0xFF - 0b11111111 - 31.875dB. Each step is equivalent to 0.125dB" size="1" offset="0x04EF" depex="Sif( WifiEnable _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Connectivity Configuration/ SAR 5200 MHz Chain B Offset for Group 3 (ROW)" default="0x00" CurrentVal="0x00" min="0x0" max="0xFF" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="BluetoothSar" varstoreIndex="00" prompt=" Bluetooth SAR" description="Define the mode of SAR control to be used.    Disabled: Tx power shall be mandated by device NVM    Enabled: Tx power shall be the minimum between BIOS SAR table and BT Device NVM (either Module or Platform)" size="1" offset="0x04F2" depex="Sif( WifiEnable _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Connectivity Configuration/ Bluetooth SAR" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="BluetoothSarBr" varstoreIndex="00" prompt=" Bluetooth SAR BR " description="Defines the SAR power restriction for BR Modulation" size="1" offset="0x04F3" depex="Sif( WifiEnable _EQU_ 0 ) _AND_ Sif( BluetoothSar _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Connectivity Configuration/ Bluetooth SAR BR " default="0x00" CurrentVal="0x00" min="0x0" max="0xFF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="BluetoothSarEdr2" varstoreIndex="00" prompt=" Bluetooth SAR EDR2 " description="Defines the SAR power restriction for EDR2 Modulation" size="1" offset="0x04F4" depex="Sif( WifiEnable _EQU_ 0 ) _AND_ Sif( BluetoothSar _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Connectivity Configuration/ Bluetooth SAR EDR2 " default="0x00" CurrentVal="0x00" min="0x0" max="0xFF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="BluetoothSarEdr3" varstoreIndex="00" prompt=" Bluetooth SAR EDR3 " description="Defines the SAR power restriction for EDR3 Modulation" size="1" offset="0x04F5" depex="Sif( WifiEnable _EQU_ 0 ) _AND_ Sif( BluetoothSar _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Connectivity Configuration/ Bluetooth SAR EDR3 " default="0x00" CurrentVal="0x00" min="0x0" max="0xFF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="BluetoothSarLe" varstoreIndex="00" prompt=" Bluetooth SAR LE " description="Defines the SAR power restriction for LE Modulation" size="1" offset="0x04F6" depex="Sif( WifiEnable _EQU_ 0 ) _AND_ Sif( BluetoothSar _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Connectivity Configuration/ Bluetooth SAR LE " default="0x00" CurrentVal="0x00" min="0x0" max="0xFF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="BluetoothSarLe2Mhz" varstoreIndex="00" prompt=" Bluetooth SAR LE 2Mhz" description="Defines the SAR power restriction for LE 2Mhz Modulation" size="1" offset="0x0584" depex="Sif( WifiEnable _EQU_ 0 ) _AND_ Sif( BluetoothSar _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Connectivity Configuration/ Bluetooth SAR LE 2Mhz" default="0x00" CurrentVal="0x00" min="0x0" max="0xFF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="BluetoothSarLeLr" varstoreIndex="00" prompt=" Bluetooth SAR LE LR" description="Defines the SAR power restriction for LE LR Modulation" size="1" offset="0x0585" depex="Sif( WifiEnable _EQU_ 0 ) _AND_ Sif( BluetoothSar _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Connectivity Configuration/ Bluetooth SAR LE LR" default="0x00" CurrentVal="0x00" min="0x0" max="0xFF" step="0x1"/>
		<!-- Form: WWAN Configuration -->
		<knob  type="scalar" setupType="oneof" name="WwanEnable" varstoreIndex="00" prompt="WWAN Device" description="Enable or Disable M.2 WWAN Device" size="1" offset="0x0598" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Connectivity Configuration/WWAN Configuration/WWAN Device" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="WwanResetWorkaround" varstoreIndex="00" prompt="WWAN Reset Workaround" description="Enabling this workardound will result in BIOS asserting FULL_CARD_POWER_OFF#, PERST# and RESET# WWAN signals before the WWAN Device Power-On Sequence is executed.  Disabling it has no impact." size="1" offset="0x06C8" depex="Gif( WwanEnable _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Connectivity Configuration/WWAN Configuration/WWAN Reset Workaround" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<!-- Form: OverClocking Performance Menu -->
		<!-- OverClocking Performance Menu -->
		<knob  type="scalar" setupType="oneof" name="OverclockingSupport" varstoreIndex="02" prompt="OverClocking Feature" description="Performance Menu for Processor and Memory." size="1" offset="0x01B7" depex="Sif( PlatformType _EQU_ 0x2 )" SetupPgPtr="Intel Advanced Menu/OverClocking Performance Menu/OverClocking Feature" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="WdtEnable" varstoreIndex="04" prompt="WDT Enable" description="Enable/Disable WatchDog Timer. Note: This option is ignored on debug BIOS." size="1" offset="0x0020" depex="Sif( PlatformType _EQU_ 0x2 ) _AND_ Sif( PlatformType _EQU_ 0x2 )" SetupPgPtr="Intel Advanced Menu/OverClocking Performance Menu/WDT Enable" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<!-- BCLK Frequency (pcode): 99.780 MHz -->
		<knob  type="scalar" setupType="oneof" name="XtuInterfaceEnable" varstoreIndex="02" prompt="XTU Interface" description="Enable/Disable XTU Interface. BIOS will only expose XTU interface when enabled." size="1" offset="0x01B8" depex="Sif( PlatformType _EQU_ 0x2 ) _AND_ Sif( PlatformType _EQU_ 0x2 ) _AND_ Sif( OverclockingSupport _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/OverClocking Performance Menu/XTU Interface" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="BclkAdaptiveVoltageEnable" varstoreIndex="02" prompt="BCLK Aware Adaptive Voltage" description="BCLK Aware Adaptive Voltage enable/disable. When enabled, pcode will be aware of the BCLK frequency when calculating the CPU V/F curves. This is ideal for BCLK OC to avoid high voltage overrides. Uses OC Mailbox command 0x15." size="1" offset="0x0206" depex="Sif( PlatformType _EQU_ 0x2 ) _AND_ Sif( PlatformType _EQU_ 0x2 ) _AND_ Sif( OverclockingSupport _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/OverClocking Performance Menu/BCLK Aware Adaptive Voltage" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<!-- Form: Processor -->
		<!-- Processor -->
		<knob type="scalar" setupType="numeric" name="CoreMaxOcRatio" varstoreIndex="02" prompt="Core Max OC Ratio" description="Sets the maximum OC Ratio for the CPU Core. Uses Mailbox MSR 0x150, cmd 0x10, 0x11. Range 0-255." size="1" offset="0x01B9" depex="Sif( PlatformType _EQU_ 0x2 ) _AND_ Sif( PlatformType _EQU_ 0x2 ) _AND_ Sif( OverclockingSupport _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/OverClocking Performance Menu/Processor/Core Max OC Ratio" default="0x00" CurrentVal="0x00" min="0x0" max="0xFF" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="CoreVoltageMode" varstoreIndex="02" prompt="Core Voltage Mode" description="Selects between Adaptive and Override Voltage modes. In Override Mode the voltage selected will be applied over all operating frequencies. In Adaptive Mode the voltage is interpolated only in turbo mode. Uses Mailbox MSR 0x150, cmd 0x10, 0x11." size="1" offset="0x01BA" depex="Sif( PlatformType _EQU_ 0x2 ) _AND_ Sif( PlatformType _EQU_ 0x2 ) _AND_ Sif( OverclockingSupport _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/OverClocking Performance Menu/Processor/Core Voltage Mode" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Adaptive" value="0x0"/>
				<option text="Override" value="0x1"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="CoreVoltageOverride" varstoreIndex="02" prompt="Core Voltage Override" description="Specifies the Override Voltage applied to the IA Core domain. This voltage is specified in millivolts. Uses Mailbox MSR 0x150, cmd 0x11. Range 0-2000 mV." size="2" offset="0x01BB" depex="Sif( PlatformType _EQU_ 0x2 ) _AND_ Sif( PlatformType _EQU_ 0x2 ) _AND_ Sif( OverclockingSupport _EQU_ 0 ) _AND_ Sif( CoreVoltageMode _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/OverClocking Performance Menu/Processor/Core Voltage Override" default="0x0000" CurrentVal="0x0000" min="0x0" max="0x7D0" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="CoreExtraTurboVoltage" varstoreIndex="02" prompt="Core Extra Turbo Voltage" description="Specifies the extra turbo voltage applied while IA Core is operating in turbo mode. Uses Mailbox MSR 0x150, cmd 0x10, 0x11. Range 0-2000 mV" size="2" offset="0x01C0" depex="Sif( PlatformType _EQU_ 0x2 ) _AND_ Sif( PlatformType _EQU_ 0x2 ) _AND_ Sif( OverclockingSupport _EQU_ 0 ) _AND_ Sif( CoreVoltageMode _EQU_ 0x1 )" SetupPgPtr="Intel Advanced Menu/OverClocking Performance Menu/Processor/Core Extra Turbo Voltage" default="0x0000" CurrentVal="0x0000" min="0x0" max="0x7D0" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="CoreVoltageOffset" varstoreIndex="02" prompt="Core Voltage Offset" description="Specifies the Offset Voltage applied to the IA Core domain. This voltage is specified in millivolts. Uses Mailbox MSR 0x150, cmd 0x11. Range -500 to 500 mV" size="2" offset="0x01BD" depex="Sif( PlatformType _EQU_ 0x2 ) _AND_ Sif( PlatformType _EQU_ 0x2 ) _AND_ Sif( OverclockingSupport _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/OverClocking Performance Menu/Processor/Core Voltage Offset" default="0x0000" CurrentVal="0x0000" min="0x0" max="0x3E8" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="CoreVoltageOffsetPrefix" varstoreIndex="02" prompt="  Offset Prefix" description="Sets the offset value as positive or negative." size="1" offset="0x01BF" depex="Sif( PlatformType _EQU_ 0x2 ) _AND_ Sif( PlatformType _EQU_ 0x2 ) _AND_ Sif( OverclockingSupport _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/OverClocking Performance Menu/Processor/  Offset Prefix" default="0x00" CurrentVal="0x00">
			<options>
				<option text="+" value="0x0"/>
				<option text="-" value="0x1"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="Avx2RatioOffset" varstoreIndex="02" prompt="AVX2 Ratio Offset" description="AVX2 Ratio Offset. Specifies number of bins to decrease AVX ratio vs. Core Ratio. AVX is a more stressful workload, it is helpful to lower the AVX ratio to ensure maximum possible ratio for SSE workloads. Uses Mailbox MSR 0x150, cmd 0x1B. Range 0 - 31. 0 - No offset." size="1" offset="0x01C2" depex="Sif( PlatformType _EQU_ 0x2 ) _AND_ Sif( PlatformType _EQU_ 0x2 ) _AND_ Sif( OverclockingSupport _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/OverClocking Performance Menu/Processor/AVX2 Ratio Offset" default="0x00" CurrentVal="0x00" min="0x0" max="0x1F" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="TjMaxOffset" varstoreIndex="02" prompt="TjMax Offset" description="TjMax Offset. Specified value here is clipped by pCode (125 - TjMax Offset) to support TjMax in the range of 62 to 115 deg Celsius. Uses Mailbox MSR 0x37, command 0x01. Range 10 - 63. 0 - No offset. Only valid on CFL-S 8+2." size="1" offset="0x01EB" depex="Sif( PlatformType _EQU_ 0x2 ) _AND_ Sif( PlatformType _EQU_ 0x2 ) _AND_ Sif( OverclockingSupport _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/OverClocking Performance Menu/Processor/TjMax Offset" default="0x00" CurrentVal="0x00" min="0x0" max="0x3F" step="0x1"/>
		<!-- Thermal Velocity Boost (TVB) -->
		<knob  type="scalar" setupType="oneof" name="TvbRatioClipping" varstoreIndex="02" prompt="TVB Ratio Clipping" description="This service controls Core frequency reduction caused by high package temperatures for processors that implement the Intel Thermal Velocity Boost (TVB) feature. It is required to be disabled for supporting overclocking at frequencies higher than the default max turbo frequency. Default is disabled. Uses Overclocking Mailbox command 0x18/0x19." size="1" offset="0x0230" depex="Sif( PlatformType _EQU_ 0x2 ) _AND_ Sif( PlatformType _EQU_ 0x2 ) _AND_ Sif( OverclockingSupport _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/OverClocking Performance Menu/Processor/TVB Ratio Clipping" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="TvbVoltageOptimization" varstoreIndex="02" prompt="TVB Voltage Optimizations" description="This service controls thermal based voltage optimizations for processors that implement the Intel Thermal Velocity Boost (TVB) feature. Default is enabled. Uses Overclocking Mailbox command 0x18/0x19." size="1" offset="0x0231" depex="Sif( PlatformType _EQU_ 0x2 ) _AND_ Sif( PlatformType _EQU_ 0x2 ) _AND_ Sif( OverclockingSupport _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/OverClocking Performance Menu/Processor/TVB Voltage Optimizations" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<!-- Form: Ring -->
		<!-- Ring -->
		<knob type="scalar" setupType="numeric" name="RingMaxOcRatio" varstoreIndex="02" prompt="Ring Max OC Ratio" description="Sets the maximum OC Ratio for the CPU Ring. Uses Mailbox MSR 0x150, cmd 0x10, 0x11. Range 0-255." size="1" offset="0x01C4" depex="Sif( PlatformType _EQU_ 0x2 ) _AND_ Sif( PlatformType _EQU_ 0x2 ) _AND_ Sif( OverclockingSupport _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/OverClocking Performance Menu/Ring/Ring Max OC Ratio" default="0x00" CurrentVal="0x00" min="0x0" max="0xFF" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="RingDownBin" varstoreIndex="02" prompt="Ring Down Bin" description="Enable/Disable Ring Downbin feature. Enabled - CPU will down bin the ring ratio, which means the requested max ring ratio will not be observed. Disable - CPU will not down bin the ring ratio and the requested ring ratio limit will be observed. Default for Overclocking is ?Disabled? to allow for a predictable ring ratio. Uses OC mailbox command 0x19." size="1" offset="0x01C5" depex="Sif( PlatformType _EQU_ 0x2 ) _AND_ Sif( PlatformType _EQU_ 0x2 ) _AND_ Sif( OverclockingSupport _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/OverClocking Performance Menu/Ring/Ring Down Bin" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="MinRingRatioLimit" varstoreIndex="02" prompt="Min Ring Ratio Limit" description="This sets the minimum ring ratio limit. 0 - Auto/HW default. 1-LFM are invalid ratio settings." size="1" offset="0x0209" depex="Sif( PlatformType _EQU_ 0x2 ) _AND_ Sif( PlatformType _EQU_ 0x2 ) _AND_ Sif( OverclockingSupport _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/OverClocking Performance Menu/Ring/Min Ring Ratio Limit" default="0x00" CurrentVal="0x00" min="0x0" max="0x53" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="MaxRingRatioLimit" varstoreIndex="02" prompt="Max Ring Ratio Limit" description="This sets the maximum ring ratio limit. 0 - Auto/HW default. 1-LFM are invalid ratio settings." size="1" offset="0x020B" depex="Sif( PlatformType _EQU_ 0x2 ) _AND_ Sif( PlatformType _EQU_ 0x2 ) _AND_ Sif( OverclockingSupport _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/OverClocking Performance Menu/Ring/Max Ring Ratio Limit" default="0x00" CurrentVal="0x00" min="0x0" max="0x53" step="0x1"/>
		<!-- Form: GT -->
		<!-- GT Domain -->
		<knob type="scalar" setupType="numeric" name="GtMaxOcRatio" varstoreIndex="03" prompt="GT OverClocking Frequency" description="Overclocked RP0 Frequency (MLC Clk) in multiples of 50 MHz. Range 0-255." size="1" offset="0x023D" depex="Sif( PlatformType _EQU_ 0x2 ) _AND_ Sif( PlatformType _EQU_ 0x2 ) _AND_ Sif( OverclockingSupport _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/OverClocking Performance Menu/GT/GT OverClocking Frequency" default="0x00" CurrentVal="0x00" min="0x0" max="0xFF" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="GtVoltageMode" varstoreIndex="03" prompt="  GT Voltage Mode" description="Selects between Adaptive and Override Voltage modes. In Override Mode the voltage selected will be applied over all operating frequencies. In Adaptive Mode the voltage is interpolated only in turbo mode. Uses Mailbox MSR 0x150, cmd 0x10, 0x11." size="1" offset="0x023E" depex="Sif( PlatformType _EQU_ 0x2 ) _AND_ Sif( PlatformType _EQU_ 0x2 ) _AND_ Sif( OverclockingSupport _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/OverClocking Performance Menu/GT/  GT Voltage Mode" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Adaptive" value="0x0"/>
				<option text="Override" value="0x1"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="GtVoltageOverride" varstoreIndex="03" prompt="  GT Voltage Override" description="Specifies the Override Voltage applied to the GT domain. This voltage is specified in millivolts. Uses Mailbox MSR 0x150, cmd 0x11. Range 0-2000 mV" size="2" offset="0x0242" depex="Sif( PlatformType _EQU_ 0x2 ) _AND_ Sif( PlatformType _EQU_ 0x2 ) _AND_ Sif( OverclockingSupport _EQU_ 0 ) _AND_ Sif( GtVoltageMode _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/OverClocking Performance Menu/GT/  GT Voltage Override" default="0x0000" CurrentVal="0x0000" min="0x0" max="0x7D0" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="GtExtraTurboVoltage" varstoreIndex="03" prompt="  GT Extra Turbo Voltage" description="Specifies the extra turbo voltage applied while GT is operating in turbo mode. Unit is in millivolts. Uses Mailbox MSR 0x150, cmd 0x11. Range 0-2000 mV" size="2" offset="0x0244" depex="Sif( PlatformType _EQU_ 0x2 ) _AND_ Sif( PlatformType _EQU_ 0x2 ) _AND_ Sif( OverclockingSupport _EQU_ 0 ) _AND_ Sif( GtVoltageMode _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/OverClocking Performance Menu/GT/  GT Extra Turbo Voltage" default="0x0000" CurrentVal="0x0000" min="0x0" max="0x7D0" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="GtVoltageOffset" varstoreIndex="03" prompt="  GT Voltage Offset" description="Specifies the Offset Voltage applied to the GT domain. This voltage is specified in millivolts. Uses Mailbox MSR 0x150, cmd 0x11. Range -1000 to 1000 mV" size="2" offset="0x023F" depex="Sif( PlatformType _EQU_ 0x2 ) _AND_ Sif( PlatformType _EQU_ 0x2 ) _AND_ Sif( OverclockingSupport _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/OverClocking Performance Menu/GT/  GT Voltage Offset" default="0x0000" CurrentVal="0x0000" min="0x0" max="0x3E8" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="GtVoltageOffsetPrefix" varstoreIndex="03" prompt="  Offset Prefix" description="Sets the offset value as positive or negative." size="1" offset="0x0241" depex="Sif( PlatformType _EQU_ 0x2 ) _AND_ Sif( PlatformType _EQU_ 0x2 ) _AND_ Sif( OverclockingSupport _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/OverClocking Performance Menu/GT/  Offset Prefix" default="0x00" CurrentVal="0x00">
			<options>
				<option text="+" value="0x0"/>
				<option text="-" value="0x1"/>
			</options>
		</knob>
		<!-- GT Unslice Domain -->
		<knob type="scalar" setupType="numeric" name="GtusMaxOcRatio" varstoreIndex="03" prompt="GT OverClocking Frequency" description="Overclocked RP0 Frequency (MLC Clk) in multiples of 50 MHz. Range 0-255." size="1" offset="0x0246" depex="Sif( PlatformType _EQU_ 0x2 ) _AND_ Sif( PlatformType _EQU_ 0x2 ) _AND_ Sif( OverclockingSupport _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/OverClocking Performance Menu/GT/GT OverClocking Frequency" default="0x00" CurrentVal="0x00" min="0x0" max="0x3C" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="GtusVoltageMode" varstoreIndex="03" prompt="  GT Voltage Mode" description="Selects between Adaptive and Override Voltage modes. In Override Mode the voltage selected will be applied over all operating frequencies. In Adaptive Mode the voltage is interpolated only in turbo mode. Uses Mailbox MSR 0x150, cmd 0x10, 0x11." size="1" offset="0x0247" depex="Sif( PlatformType _EQU_ 0x2 ) _AND_ Sif( PlatformType _EQU_ 0x2 ) _AND_ Sif( OverclockingSupport _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/OverClocking Performance Menu/GT/  GT Voltage Mode" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Adaptive" value="0x0"/>
				<option text="Override" value="0x1"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="GtusVoltageOverride" varstoreIndex="03" prompt="  GT Voltage Override" description="Specifies the Override Voltage applied to the GT domain. This voltage is specified in millivolts. Uses Mailbox MSR 0x150, cmd 0x11. Range 0-2000 mV" size="2" offset="0x024B" depex="Sif( PlatformType _EQU_ 0x2 ) _AND_ Sif( PlatformType _EQU_ 0x2 ) _AND_ Sif( OverclockingSupport _EQU_ 0 ) _AND_ Sif( GtusVoltageMode _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/OverClocking Performance Menu/GT/  GT Voltage Override" default="0x0000" CurrentVal="0x0000" min="0x0" max="0x7D0" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="GtusExtraTurboVoltage" varstoreIndex="03" prompt="  GT Extra Turbo Voltage" description="Specifies the extra turbo voltage applied while GT is operating in turbo mode. Unit is in millivolts. Uses Mailbox MSR 0x150, cmd 0x11. Range 0-2000 mV" size="2" offset="0x024D" depex="Sif( PlatformType _EQU_ 0x2 ) _AND_ Sif( PlatformType _EQU_ 0x2 ) _AND_ Sif( OverclockingSupport _EQU_ 0 ) _AND_ Sif( GtusVoltageMode _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/OverClocking Performance Menu/GT/  GT Extra Turbo Voltage" default="0x0000" CurrentVal="0x0000" min="0x0" max="0x7D0" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="GtusVoltageOffset" varstoreIndex="03" prompt="  GTU Voltage Offset" description="Specifies the Offset Voltage applied to the GT domain. This voltage is specified in millivolts. Uses Mailbox MSR 0x150, cmd 0x11. Range -1000 to 1000 mV" size="2" offset="0x0248" depex="Sif( PlatformType _EQU_ 0x2 ) _AND_ Sif( PlatformType _EQU_ 0x2 ) _AND_ Sif( OverclockingSupport _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/OverClocking Performance Menu/GT/  GTU Voltage Offset" default="0x0000" CurrentVal="0x0000" min="0x0" max="0x3E8" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="GtusVoltageOffsetPrefix" varstoreIndex="03" prompt="  Offset Prefix" description="Sets the offset value as positive or negative." size="1" offset="0x024A" depex="Sif( PlatformType _EQU_ 0x2 ) _AND_ Sif( PlatformType _EQU_ 0x2 ) _AND_ Sif( OverclockingSupport _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/OverClocking Performance Menu/GT/  Offset Prefix" default="0x00" CurrentVal="0x00">
			<options>
				<option text="+" value="0x0"/>
				<option text="-" value="0x1"/>
			</options>
		</knob>
		<!-- Form: Uncore -->
		<!-- Uncore -->
		<knob type="scalar" setupType="numeric" name="UncoreVoltageOffset" varstoreIndex="03" prompt="Uncore Voltage Offset" description="Specifies the Offset Voltage applied to the Uncore domain. This voltage is specified in millivolts. Uses Mailbox MSR 0x150, cmd 0x11. Range -1000 to 1000 mV" size="2" offset="0x0237" depex="Sif( PlatformType _EQU_ 0x2 ) _AND_ Sif( PlatformType _EQU_ 0x2 ) _AND_ Sif( OverclockingSupport _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/OverClocking Performance Menu/Uncore/Uncore Voltage Offset" default="0x0000" CurrentVal="0x0000" min="0x0" max="0x3E8" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="UncoreVoltageOffsetPrefix" varstoreIndex="03" prompt="  Offset Prefix" description="Sets the offset value as positive or negative." size="1" offset="0x0239" depex="Sif( PlatformType _EQU_ 0x2 ) _AND_ Sif( PlatformType _EQU_ 0x2 ) _AND_ Sif( OverclockingSupport _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/OverClocking Performance Menu/Uncore/  Offset Prefix" default="0x00" CurrentVal="0x00">
			<options>
				<option text="+" value="0x0"/>
				<option text="-" value="0x1"/>
			</options>
		</knob>
		<!-- Form: Platform Voltage Overrides -->
		<!-- Platform Voltage Overrides -->
		<knob  type="scalar" setupType="oneof" name="VccCoreOverrideEnable" varstoreIndex="02" prompt="VccCore Override Enable" description="Overrides the VccCore voltage using SMBUS/PMBUS interface of VRM. Use the next option for exact voltage configuration" size="1" offset="0x0217" depex="Sif( PlatformType _EQU_ 0x2 ) _AND_ Sif( PlatformType _EQU_ 0x2 ) _AND_ Sif( OverclockingSupport _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/OverClocking Performance Menu/Platform Voltage Overrides/VccCore Override Enable" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="VccCoreOverrideVoltage" varstoreIndex="02" prompt="  VccCore" description="Range of VccCore voltage - Up to 2550 mV. Default is 1300 mV" size="2" offset="0x0218" depex="Sif( PlatformType _EQU_ 0x2 ) _AND_ Sif( PlatformType _EQU_ 0x2 ) _AND_ Sif( OverclockingSupport _EQU_ 0 ) _AND_ Sif( VccCoreOverrideEnable _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/OverClocking Performance Menu/Platform Voltage Overrides/  VccCore" default="0x0514" CurrentVal="0x0514" min="0x320" max="0x9F6" step="0xA"/>
		<knob  type="scalar" setupType="oneof" name="VccStOverrideEnable" varstoreIndex="02" prompt="VccST Override Enable" description="Overrides the VccST voltage using SMBUS/PMBUS interface of VRM. Use the next option for exact voltage configuration" size="1" offset="0x021A" depex="Sif( PlatformType _EQU_ 0x2 ) _AND_ Sif( PlatformType _EQU_ 0x2 ) _AND_ Sif( OverclockingSupport _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/OverClocking Performance Menu/Platform Voltage Overrides/VccST Override Enable" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="VccStOverrideVoltage" varstoreIndex="02" prompt="  VccST" description="Range of VccST voltage - 250 mV to 1500 mV. Default is 1020 mV" size="2" offset="0x021B" depex="Sif( PlatformType _EQU_ 0x2 ) _AND_ Sif( PlatformType _EQU_ 0x2 ) _AND_ Sif( OverclockingSupport _EQU_ 0 ) _AND_ Sif( VccStOverrideEnable _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/OverClocking Performance Menu/Platform Voltage Overrides/  VccST" default="0x03FC" CurrentVal="0x03FC" min="0xFA" max="0x5DC" step="0xA"/>
		<knob  type="scalar" setupType="oneof" name="VccSaOverrideEnable" varstoreIndex="02" prompt="VccSA Override Enable" description="Overrides the VccSA voltage using SMBUS/PMBUS interface of VRM. Use the next option for exact voltage configuration" size="1" offset="0x021E" depex="Sif( PlatformType _EQU_ 0x2 ) _AND_ Sif( PlatformType _EQU_ 0x2 ) _AND_ Sif( OverclockingSupport _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/OverClocking Performance Menu/Platform Voltage Overrides/VccSA Override Enable" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="VccSaOverrideVoltage" varstoreIndex="02" prompt="  VccSA" description="Range of VccSA voltage - Up to 1500 mV. Default is 1050 mV" size="2" offset="0x021F" depex="Sif( PlatformType _EQU_ 0x2 ) _AND_ Sif( PlatformType _EQU_ 0x2 ) _AND_ Sif( OverclockingSupport _EQU_ 0 ) _AND_ Sif( VccSaOverrideEnable _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/OverClocking Performance Menu/Platform Voltage Overrides/  VccSA" default="0x041A" CurrentVal="0x041A" min="0xFA" max="0x5F0" step="0xA"/>
		<knob  type="scalar" setupType="oneof" name="VccSfrOcOverrideEnable" varstoreIndex="02" prompt="VccSFR_OC Override Enable" description="Overrides the VccSFR_OC voltage using SMBUS/PMBUS interface of VRM. Use the next option for exact voltage configuration" size="1" offset="0x0221" depex="Sif( PlatformType _EQU_ 0x2 ) _AND_ Sif( PlatformType _EQU_ 0x2 ) _AND_ Sif( OverclockingSupport _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/OverClocking Performance Menu/Platform Voltage Overrides/VccSFR_OC Override Enable" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="VccSfrOcOverrideVoltage" varstoreIndex="02" prompt="  VccSFR_OC" description="Range of VccSFR_OC voltage range - 1000mV to 2520mV. Default is 1250mV" size="2" offset="0x0222" depex="Sif( PlatformType _EQU_ 0x2 ) _AND_ Sif( PlatformType _EQU_ 0x2 ) _AND_ Sif( OverclockingSupport _EQU_ 0 ) _AND_ Sif( VccSfrOcOverrideEnable _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/OverClocking Performance Menu/Platform Voltage Overrides/  VccSFR_OC" default="0x04E2" CurrentVal="0x04E2" min="0x3E8" max="0x9D8" step="0xA"/>
		<knob  type="scalar" setupType="oneof" name="VccSfrOverrideEnable" varstoreIndex="02" prompt="VccSFR Override Enable" description="Overrides the VccSFR voltage using SMBUS/PMBUS interface of VRM. Use the next option for exact voltage configuration" size="1" offset="0x0225" depex="Sif( PlatformType _EQU_ 0x2 ) _AND_ Sif( PlatformType _EQU_ 0x2 ) _AND_ Sif( OverclockingSupport _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/OverClocking Performance Menu/Platform Voltage Overrides/VccSFR Override Enable" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="VccSfrOverrideVoltage" varstoreIndex="02" prompt="  VccSFR" description="Range of VccSFR voltage - 690mV to 2050mV. Default is 1020mV" size="2" offset="0x0226" depex="Sif( PlatformType _EQU_ 0x2 ) _AND_ Sif( PlatformType _EQU_ 0x2 ) _AND_ Sif( OverclockingSupport _EQU_ 0 ) _AND_ Sif( VccSfrOverrideEnable _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/OverClocking Performance Menu/Platform Voltage Overrides/  VccSFR" default="0x03FC" CurrentVal="0x03FC" min="0x2B2" max="0x802" step="0xA"/>
		<knob  type="scalar" setupType="oneof" name="VccIoOverrideEnable" varstoreIndex="02" prompt="VccIO Override Enable" description="Overrides the VccIO voltage using SMBUS/PMBUS interface of VRM. Use the next option for exact voltage configuration" size="1" offset="0x0229" depex="Sif( PlatformType _EQU_ 0x2 ) _AND_ Sif( PlatformType _EQU_ 0x2 ) _AND_ Sif( OverclockingSupport _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/OverClocking Performance Menu/Platform Voltage Overrides/VccIO Override Enable" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="VccIoOverrideVoltage" varstoreIndex="02" prompt="  VccIO" description="Range of VccIO voltage - 900 mV to 1520 mV. Default is 950 mV" size="2" offset="0x022A" depex="Sif( PlatformType _EQU_ 0x2 ) _AND_ Sif( PlatformType _EQU_ 0x2 ) _AND_ Sif( OverclockingSupport _EQU_ 0 ) _AND_ Sif( VccIoOverrideEnable _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/OverClocking Performance Menu/Platform Voltage Overrides/  VccIO" default="0x03B6" CurrentVal="0x03B6" min="0x384" max="0x5F0" step="0x5"/>
		<knob  type="scalar" setupType="oneof" name="CoreVrDcLLOverrideEnable" varstoreIndex="02" prompt="Core VR Loadline Override" description="Overrides the Core VR DC Loadline. Use the next option for exact voltage configuration" size="1" offset="0x0232" depex="Sif( PlatformType _EQU_ 0x2 ) _AND_ Sif( PlatformType _EQU_ 0x2 ) _AND_ Sif( OverclockingSupport _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/OverClocking Performance Menu/Platform Voltage Overrides/Core VR Loadline Override" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="CoreDcLoadline" varstoreIndex="02" prompt="  DC Loadline value" description="DC Loadline value as 2100 then override matches to 0xC produces the same value as without override (2.1mOhm)." size="1" offset="0x0233" depex="Sif( PlatformType _EQU_ 0x2 ) _AND_ Sif( PlatformType _EQU_ 0x2 ) _AND_ Sif( OverclockingSupport _EQU_ 0 ) _AND_ Gif( CoreVrDcLLOverrideEnable _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/OverClocking Performance Menu/Platform Voltage Overrides/  DC Loadline value" default="0x0C" CurrentVal="0x0C">
			<options>
				<option text=" -100 uOhm" value="0x0"/>
				<option text="    0 uOhm" value="0x1"/>
				<option text="  100 uOhm" value="0x2"/>
				<option text="  700 uOhm" value="0x3"/>
				<option text="  900 uOhm" value="0x4"/>
				<option text=" 1000 uOhm" value="0x5"/>
				<option text=" 1200 uOhm" value="0x6"/>
				<option text=" 1300 uOhm" value="0x7"/>
				<option text=" 1400 uOhm" value="0x8"/>
				<option text=" 1500 uOhm" value="0x9"/>
				<option text=" 1700 uOhm" value="0xA"/>
				<option text=" 1800 uOhm" value="0xB"/>
				<option text=" 2100 uOhm" value="0xC"/>
			</options>
		</knob>
		<!-- Form: Memory Overclocking Menu -->
		<!-- Memory Profile:: Default  Custom    XMP1    XMP2 -->
		<!--   tCK [MHz]:    2400    2400       0       0 -->
		<!--   tCL:      17      17       0       0 -->
		<!--   tRCD/tRP:      17      17       0       0 -->
		<!--   tRAS:      39      39       0       0 -->
		<!--   tCWL:      16      16       0       0 -->
		<!--   tFAW:      26      26       0       0 -->
		<!--   tREFI:    9364    9364       0       0 -->
		<!--   tRFC:     312     312       0       0 -->
		<!--   tRRD:       6       6       0       0 -->
		<!--   tRRD_L:       6       6       0       0 -->
		<!--   tRRD_S:       4       4       0       0 -->
		<!--   tRTP:       9       9       0       0 -->
		<!--   tWR:      18      18       0       0 -->
		<!--   tWTR:       9       9       0       0 -->
		<!--   tWTR_L:       9       9       0       0 -->
		<!--   tWTR_S:       3       3       0       0 -->
		<!--   NMode:       2       1       0       0 -->
		<!--   VDD [mV]:    1200    1200       0       0 -->
		<knob  type="scalar" setupType="oneof" name="RealtimeMemoryTiming" varstoreIndex="03" prompt="Realtime Memory Timing" description="Enable/Disable realtime memory timings. When enabled, the system will allow performing realtime memory timing changes after MRC_DONE." size="1" offset="0x0261" depex="Sif( PlatformType _EQU_ 0x2 ) _AND_ Sif( OverclockingSupport _EQU_ 0 ) _AND_ Sif( PlatformFlavor _EQU_ 0x4 )" SetupPgPtr="Intel Advanced Menu/OverClocking Performance Menu/Memory/Realtime Memory Timing" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="SpdProfileSelected" varstoreIndex="03" prompt="Memory profile" description="Select DIMM timing profile. The below values start with the currently running values and don?t auto populate." size="1" offset="0x013A" depex="Sif( PlatformType _EQU_ 0x2 ) _AND_ Sif( OverclockingSupport _EQU_ 0 ) _AND_ Sif( PlatformFlavor _EQU_ 0x4 )" SetupPgPtr="Intel Advanced Menu/OverClocking Performance Menu/Memory/Memory profile" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Default profile" value="0x0"/>
				<option text="Custom profile" value="0x1"/>
				<option text="XMP profile 1" value="0x2"/>
				<option text="XMP profile 2" value="0x3"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="DdrRefClk" varstoreIndex="03" prompt="Memory Reference Clock" description="100MHz, 133MHz." size="1" offset="0x000C" depex="Sif( PlatformType _EQU_ 0x2 ) _AND_ Sif( OverclockingSupport _EQU_ 0 ) _AND_ Gif( SpdProfileSelected _NEQ_ 0x1 )" SetupPgPtr="Intel Advanced Menu/OverClocking Performance Menu/Memory/Memory Reference Clock" default="0x00" CurrentVal="0x00">
			<options>
				<option text="133" value="0x0"/>
				<option text="100" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="DdrRatio" varstoreIndex="03" prompt="Memory Ratio" description="Automatic or the frequency will equal ratio times reference clock. Set to Auto to recalculate memory timings listed below." size="1" offset="0x000E" depex="Sif( PlatformType _EQU_ 0x2 ) _AND_ Sif( OverclockingSupport _EQU_ 0 ) _AND_ Gif( SpdProfileSelected _NEQ_ 0x1 )" SetupPgPtr="Intel Advanced Menu/OverClocking Performance Menu/Memory/Memory Ratio" default="0x09" CurrentVal="0x09">
			<options>
				<option text="Auto" value="0x0"/>
				<option text="3" value="0x3"/>
				<option text="4" value="0x4"/>
				<option text="5" value="0x5"/>
				<option text="6" value="0x6"/>
				<option text="7" value="0x7"/>
				<option text="8" value="0x8"/>
				<option text="9" value="0x9"/>
				<option text="10" value="0xA"/>
				<option text="11" value="0xB"/>
				<option text="12" value="0xC"/>
				<option text="13" value="0xD"/>
				<option text="14" value="0xE"/>
				<option text="15" value="0xF"/>
				<option text="16" value="0x10"/>
				<option text="17" value="0x11"/>
				<option text="18" value="0x12"/>
				<option text="19" value="0x13"/>
				<option text="20" value="0x14"/>
				<option text="21" value="0x15"/>
				<option text="22" value="0x16"/>
				<option text="23" value="0x17"/>
				<option text="24" value="0x18"/>
				<option text="25" value="0x19"/>
				<option text="26" value="0x1A"/>
				<option text="27" value="0x1B"/>
				<option text="28" value="0x1C"/>
				<option text="29" value="0x1D"/>
				<option text="30" value="0x1E"/>
				<option text="31" value="0x1F"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="DdrOddRatioMode" varstoreIndex="03" prompt="QCLK Odd Ratio" description="Adds 133 or 100 MHz to QCLK frequency, depending on RefClk" size="1" offset="0x000F" depex="Sif( PlatformType _EQU_ 0x2 ) _AND_ Sif( OverclockingSupport _EQU_ 0 ) _AND_ Gif( SpdProfileSelected _NEQ_ 0x1 )" SetupPgPtr="Intel Advanced Menu/OverClocking Performance Menu/Memory/QCLK Odd Ratio" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="tCL" varstoreIndex="03" prompt="  tCL" description="CAS Latency, 0: AUTO, max: 31" size="1" offset="0x0010" depex="Sif( PlatformType _EQU_ 0x2 ) _AND_ Sif( OverclockingSupport _EQU_ 0 ) _AND_ Gif( SpdProfileSelected _NEQ_ 0x1 )" SetupPgPtr="Intel Advanced Menu/OverClocking Performance Menu/Memory/  tCL" default="0x11" CurrentVal="0x11" min="0x0" max="0x24" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="tRCDtRP" varstoreIndex="03" prompt="  tRCD/tRP" description="RAS to CAS delay time and Row Precharge delay time, 0: AUTO, max: 63" size="1" offset="0x0016" depex="Sif( PlatformType _EQU_ 0x2 ) _AND_ Sif( OverclockingSupport _EQU_ 0 ) _AND_ Gif( SpdProfileSelected _NEQ_ 0x1 )" SetupPgPtr="Intel Advanced Menu/OverClocking Performance Menu/Memory/  tRCD/tRP" default="0x11" CurrentVal="0x11" min="0x0" max="0x3F" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="tRAS" varstoreIndex="03" prompt="  tRAS" description="RAS Active Time, 0: AUTO, max: 64" size="2" offset="0x0014" depex="Sif( PlatformType _EQU_ 0x2 ) _AND_ Sif( OverclockingSupport _EQU_ 0 ) _AND_ Gif( SpdProfileSelected _NEQ_ 0x1 )" SetupPgPtr="Intel Advanced Menu/OverClocking Performance Menu/Memory/  tRAS" default="0x0027" CurrentVal="0x0027" min="0x0" max="0x5A" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="tCWL" varstoreIndex="03" prompt="  tCWL" description="Min CAS Write Latency Delay Time, 0: AUTO, max: 20" size="1" offset="0x0011" depex="Sif( PlatformType _EQU_ 0x2 ) _AND_ Sif( OverclockingSupport _EQU_ 0 ) _AND_ Gif( SpdProfileSelected _NEQ_ 0x1 )" SetupPgPtr="Intel Advanced Menu/OverClocking Performance Menu/Memory/  tCWL" default="0x10" CurrentVal="0x10" min="0x0" max="0x22" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="tFAW" varstoreIndex="03" prompt="  tFAW" description="Min Four Activate Window Delay Time, 0: AUTO, max: 63" size="2" offset="0x0012" depex="Sif( PlatformType _EQU_ 0x2 ) _AND_ Sif( OverclockingSupport _EQU_ 0 ) _AND_ Gif( SpdProfileSelected _NEQ_ 0x1 )" SetupPgPtr="Intel Advanced Menu/OverClocking Performance Menu/Memory/  tFAW" default="0x001A" CurrentVal="0x001A" min="0x0" max="0x7F" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="tREFI" varstoreIndex="03" prompt="  tREFI" description="Refresh Interval, 0: AUTO, max: 65535" size="2" offset="0x0017" depex="Sif( PlatformType _EQU_ 0x2 ) _AND_ Sif( OverclockingSupport _EQU_ 0 ) _AND_ Gif( SpdProfileSelected _NEQ_ 0x1 )" SetupPgPtr="Intel Advanced Menu/OverClocking Performance Menu/Memory/  tREFI" default="0x2494" CurrentVal="0x2494" min="0x0" max="0xFFFF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="tRFC" varstoreIndex="03" prompt="  tRFC" description="Min Refresh Recovery Delay Time, 0: AUTO, max: 1023" size="2" offset="0x0019" depex="Sif( PlatformType _EQU_ 0x2 ) _AND_ Sif( OverclockingSupport _EQU_ 0 ) _AND_ Gif( SpdProfileSelected _NEQ_ 0x1 )" SetupPgPtr="Intel Advanced Menu/OverClocking Performance Menu/Memory/  tRFC" default="0x0138" CurrentVal="0x0138" min="0x0" max="0x3FF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="tRRD" varstoreIndex="03" prompt="  tRRD" description="Min Row Active to Row Active Delay Time, 0: AUTO, max: 31" size="1" offset="0x001B" depex="Sif( PlatformType _EQU_ 0x2 ) _AND_ Sif( OverclockingSupport _EQU_ 0 ) _AND_ Gif( SpdProfileSelected _NEQ_ 0x1 ) _AND_ Sif( DdrType _EQU_ 0x1A )" SetupPgPtr="Intel Advanced Menu/OverClocking Performance Menu/Memory/  tRRD" default="0x04" CurrentVal="0x04" min="0x0" max="0x1F" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="tRRD_L" varstoreIndex="03" prompt="  tRRD_L" description="Min Row Active to Row Active Delay Time for Same Bank Group, 0: AUTO, max: 31" size="1" offset="0x001C" depex="Sif( PlatformType _EQU_ 0x2 ) _AND_ Sif( OverclockingSupport _EQU_ 0 ) _AND_ Gif( SpdProfileSelected _NEQ_ 0x1 ) _AND_ Sif( DdrType _NEQ_ 0x1A )" SetupPgPtr="Intel Advanced Menu/OverClocking Performance Menu/Memory/  tRRD_L" default="0x06" CurrentVal="0x06" min="0x0" max="0x1F" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="tRRD_S" varstoreIndex="03" prompt="  tRRD_S" description="Min Row Active to Row Active Delay Time for Different Bank Group, 0: AUTO, max: 31" size="1" offset="0x001D" depex="Sif( PlatformType _EQU_ 0x2 ) _AND_ Sif( OverclockingSupport _EQU_ 0 ) _AND_ Gif( SpdProfileSelected _NEQ_ 0x1 ) _AND_ Sif( DdrType _NEQ_ 0x1A )" SetupPgPtr="Intel Advanced Menu/OverClocking Performance Menu/Memory/  tRRD_S" default="0x04" CurrentVal="0x04" min="0x0" max="0x1F" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="tRTP" varstoreIndex="03" prompt="  tRTP" description="Min Internal Read to Precharge Command Delay Time, 0: AUTO, max: 15. DDR4 legal values: 5, 6, 7, 8, 9, 10, 12" size="1" offset="0x001E" depex="Sif( PlatformType _EQU_ 0x2 ) _AND_ Sif( OverclockingSupport _EQU_ 0 ) _AND_ Gif( SpdProfileSelected _NEQ_ 0x1 )" SetupPgPtr="Intel Advanced Menu/OverClocking Performance Menu/Memory/  tRTP" default="0x09" CurrentVal="0x09" min="0x0" max="0x10" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="tWR" varstoreIndex="03" prompt="  tWR" description="Min Write Recovery Time, 0: AUTO, legal values: 5, 6, 7, 8, 10, 12, 14, 16, 18, 20, 24" size="1" offset="0x001F" depex="Sif( PlatformType _EQU_ 0x2 ) _AND_ Sif( OverclockingSupport _EQU_ 0 ) _AND_ Gif( SpdProfileSelected _NEQ_ 0x1 )" SetupPgPtr="Intel Advanced Menu/OverClocking Performance Menu/Memory/  tWR" default="0x12" CurrentVal="0x12">
			<options>
				<option text="Auto" value="0x0"/>
				<option text="5" value="0x5"/>
				<option text="6" value="0x6"/>
				<option text="7" value="0x7"/>
				<option text="8" value="0x8"/>
				<option text="10" value="0xA"/>
				<option text="12" value="0xC"/>
				<option text="14" value="0xE"/>
				<option text="16" value="0x10"/>
				<option text="18" value="0x12"/>
				<option text="20" value="0x14"/>
				<option text="22" value="0x16"/>
				<option text="24" value="0x18"/>
				<option text="28" value="0x1C"/>
				<option text="30" value="0x1E"/>
				<option text="32" value="0x20"/>
				<option text="34" value="0x22"/>
				<option text="38" value="0x26"/>
				<option text="40" value="0x28"/>
				<option text="44" value="0x2C"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="tWTR" varstoreIndex="03" prompt="  tWTR" description="Min Internal Write to Read Command Delay Time, 0: AUTO, max: 28" size="1" offset="0x0020" depex="Sif( PlatformType _EQU_ 0x2 ) _AND_ Sif( OverclockingSupport _EQU_ 0 ) _AND_ Gif( SpdProfileSelected _NEQ_ 0x1 ) _AND_ Sif( DdrType _EQU_ 0x1A )" SetupPgPtr="Intel Advanced Menu/OverClocking Performance Menu/Memory/  tWTR" default="0x00" CurrentVal="0x00" min="0x0" max="0x1C" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="tWTR_L" varstoreIndex="03" prompt="  tWTR_L" description="Min Internal Write to Read Command Delay Time for Same Bank Group, 0: AUTO, max: 60" size="1" offset="0x0021" depex="Sif( PlatformType _EQU_ 0x2 ) _AND_ Sif( OverclockingSupport _EQU_ 0 ) _AND_ Gif( SpdProfileSelected _NEQ_ 0x1 ) _AND_ Sif( DdrType _NEQ_ 0x1A )" SetupPgPtr="Intel Advanced Menu/OverClocking Performance Menu/Memory/  tWTR_L" default="0x09" CurrentVal="0x09" min="0x0" max="0x3C" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="tWTR_S" varstoreIndex="03" prompt="  tWTR_S" description="Min Internal Write to Read Command Delay Time for Different Bank Group, 0: AUTO, max: 28" size="1" offset="0x0022" depex="Sif( PlatformType _EQU_ 0x2 ) _AND_ Sif( OverclockingSupport _EQU_ 0 ) _AND_ Gif( SpdProfileSelected _NEQ_ 0x1 ) _AND_ Sif( DdrType _NEQ_ 0x1A )" SetupPgPtr="Intel Advanced Menu/OverClocking Performance Menu/Memory/  tWTR_S" default="0x03" CurrentVal="0x03" min="0x0" max="0x1C" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="MemoryVoltage" varstoreIndex="03" prompt="Memory Voltage" description="Memory Voltage Override (Vddq). Default - no override" size="2" offset="0x0003" depex="Sif( PlatformType _EQU_ 0x2 ) _AND_ Sif( OverclockingSupport _EQU_ 0 ) _AND_ Gif( SpdProfileSelected _NEQ_ 0x1 )" SetupPgPtr="Intel Advanced Menu/OverClocking Performance Menu/Memory/Memory Voltage" default="0x04B0" CurrentVal="0x04B0">
			<options>
				<option text="Default" value="0x0"/>
				<option text="0.60 Volts" value="0x258"/>
				<option text="1.10 Volts" value="0x44C"/>
				<option text="1.15 Volts" value="0x47E"/>
				<option text="1.20 Volts" value="0x4B0"/>
				<option text="1.25 Volts" value="0x4E2"/>
				<option text="1.30 Volts" value="0x514"/>
				<option text="1.35 Volts" value="0x546"/>
				<option text="1.40 Volts" value="0x578"/>
				<option text="1.45 Volts" value="0x5AA"/>
				<option text="1.50 Volts" value="0x5DC"/>
				<option text="1.55 Volts" value="0x60E"/>
				<option text="1.60 Volts" value="0x640"/>
				<option text="1.65 Volts" value="0x672"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="NModeSupport" varstoreIndex="03" prompt="NMode" description="System command rate, range 0-2, 0 means AUTO, 1 - 1N, 2 - 2N" size="1" offset="0x0023" depex="Sif( PlatformType _EQU_ 0x2 ) _AND_ Sif( OverclockingSupport _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/OverClocking Performance Menu/Memory/NMode" default="0x00" CurrentVal="0x00" min="0x0" max="0x2" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="EnCmdRate" varstoreIndex="03" prompt="Command Rate Support" description="CMD Rate and Limit Support Option. NOTE: ONLY supported in 1N Mode" size="1" offset="0x026F" depex="Sif( PlatformType _EQU_ 0x2 ) _AND_ Sif( OverclockingSupport _EQU_ 0 ) _AND_ Sif( NModeSupport _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/OverClocking Performance Menu/Memory/Command Rate Support" default="0x03" CurrentVal="0x03">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="1 CMD" value="0x1"/>
				<option text="2 CMDs" value="0x2"/>
				<option text="3 CMDs" value="0x3"/>
				<option text="4 CMDs" value="0x4"/>
				<option text="5 CMDs" value="0x5"/>
				<option text="6 CMDs" value="0x6"/>
				<option text="7 CMDs" value="0x7"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="DllBwEn0" varstoreIndex="03" prompt="DllBwEn[0]" description="DllBwEn[0], for 1067 (0..7)" size="1" offset="0x0007" depex="Sif( PlatformType _EQU_ 0x2 ) _AND_ Sif( OverclockingSupport _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/OverClocking Performance Menu/Memory/DllBwEn[0]" default="0x00" CurrentVal="0x00" min="0x0" max="0x7" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="DllBwEn1" varstoreIndex="03" prompt="DllBwEn[1]" description="DllBwEn[1], for 1333 (0..7)" size="1" offset="0x0008" depex="Sif( PlatformType _EQU_ 0x2 ) _AND_ Sif( OverclockingSupport _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/OverClocking Performance Menu/Memory/DllBwEn[1]" default="0x01" CurrentVal="0x01" min="0x0" max="0x7" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="DllBwEn2" varstoreIndex="03" prompt="DllBwEn[2]" description="DllBwEn[2], for 1600 (0..7)" size="1" offset="0x0009" depex="Sif( PlatformType _EQU_ 0x2 ) _AND_ Sif( OverclockingSupport _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/OverClocking Performance Menu/Memory/DllBwEn[2]" default="0x02" CurrentVal="0x02" min="0x0" max="0x7" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="DllBwEn3" varstoreIndex="03" prompt="DllBwEn[3]" description="DllBwEn[3], for 1867 and up (0..7)" size="1" offset="0x000A" depex="Sif( PlatformType _EQU_ 0x2 ) _AND_ Sif( OverclockingSupport _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/OverClocking Performance Menu/Memory/DllBwEn[3]" default="0x02" CurrentVal="0x02" min="0x0" max="0x7" step="0x1"/>
		<!-- VDD: 1200 -->
		<!-- Form: Turn Around Timing -->
		<!-- Current Turn Around Times:      SG      DG      DR      DD -->
		<!-- Channel 0:  -->
		<!--   Read-to-Read  :       6       4       7       7 -->
		<!--   Read-to-Write :       9       9       9      10 -->
		<!--   Write-to-Read :      30      24       6       6 -->
		<!--   Write-to-Write:       6       4       7       7 -->
		<!-- Channel 1:  -->
		<!--   Read-to-Read  :       6       4       7       7 -->
		<!--   Read-to-Write :       9       9       9      10 -->
		<!--   Write-to-Read :      30      24       7       6 -->
		<!--   Write-to-Write:       6       4       7       7 -->
		<knob type="scalar" setupType="numeric" name="tRd2RdSG" varstoreIndex="03" prompt="tRd2RdSG" description="Delay between Read-to-Read commands in the same Bank Group. 0-Auto, Range 4-54." size="1" offset="0x01CB" depex="Sif( PlatformType _EQU_ 0x2 ) _AND_ Sif( OverclockingSupport _EQU_ 0 ) _AND_ Sif( PlatformFlavor _EQU_ 0x4 )" SetupPgPtr="Intel Advanced Menu/OverClocking Performance Menu/Memory/Turn Around Timing/tRd2RdSG" default="0x00" CurrentVal="0x00" min="0x0" max="0x36" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="tRd2RdDG" varstoreIndex="03" prompt="tRd2RdDG" description="Delay between Read-to-Read commands in different Bank Group for DDR4. All other DDR technologies should set this equal to SG. 0-Auto, Range 4-54." size="1" offset="0x01CC" depex="Sif( PlatformType _EQU_ 0x2 ) _AND_ Sif( OverclockingSupport _EQU_ 0 ) _AND_ Sif( PlatformFlavor _EQU_ 0x4 )" SetupPgPtr="Intel Advanced Menu/OverClocking Performance Menu/Memory/Turn Around Timing/tRd2RdDG" default="0x00" CurrentVal="0x00" min="0x0" max="0x36" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="tRd2RdDR" varstoreIndex="03" prompt="tRd2RdDR" description="Delay between Read-to-Read commands in different Ranks. 0-Auto, Range 4-54." size="1" offset="0x01CD" depex="Sif( PlatformType _EQU_ 0x2 ) _AND_ Sif( OverclockingSupport _EQU_ 0 ) _AND_ Sif( PlatformFlavor _EQU_ 0x4 )" SetupPgPtr="Intel Advanced Menu/OverClocking Performance Menu/Memory/Turn Around Timing/tRd2RdDR" default="0x00" CurrentVal="0x00" min="0x0" max="0x36" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="tRd2RdDD" varstoreIndex="03" prompt="tRd2RdDD" description="Delay between Read-to-Read commands in different DIMMs. 0-Auto, Range 4-54." size="1" offset="0x01CE" depex="Sif( PlatformType _EQU_ 0x2 ) _AND_ Sif( OverclockingSupport _EQU_ 0 ) _AND_ Sif( PlatformFlavor _EQU_ 0x4 )" SetupPgPtr="Intel Advanced Menu/OverClocking Performance Menu/Memory/Turn Around Timing/tRd2RdDD" default="0x00" CurrentVal="0x00" min="0x0" max="0x36" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="tRd2WrSG" varstoreIndex="03" prompt="tRd2WrSG" description="Delay between Read-to-Write commands in the same Bank Group. 0-Auto, Range 4-54." size="1" offset="0x01D7" depex="Sif( PlatformType _EQU_ 0x2 ) _AND_ Sif( OverclockingSupport _EQU_ 0 ) _AND_ Sif( PlatformFlavor _EQU_ 0x4 )" SetupPgPtr="Intel Advanced Menu/OverClocking Performance Menu/Memory/Turn Around Timing/tRd2WrSG" default="0x00" CurrentVal="0x00" min="0x0" max="0x36" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="tRd2WrDG" varstoreIndex="03" prompt="tRd2WrDG" description="Delay between Read-to-Write commands in different Bank Group for DDR4. All other DDR technologies should set this equal to SG. 0-Auto, Range 4-54." size="1" offset="0x01D8" depex="Sif( PlatformType _EQU_ 0x2 ) _AND_ Sif( OverclockingSupport _EQU_ 0 ) _AND_ Sif( PlatformFlavor _EQU_ 0x4 )" SetupPgPtr="Intel Advanced Menu/OverClocking Performance Menu/Memory/Turn Around Timing/tRd2WrDG" default="0x00" CurrentVal="0x00" min="0x0" max="0x36" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="tRd2WrDR" varstoreIndex="03" prompt="tRd2WrDR" description="Delay between Read-to-Write commands in different Ranks. 0-Auto, Range 4-54." size="1" offset="0x01D9" depex="Sif( PlatformType _EQU_ 0x2 ) _AND_ Sif( OverclockingSupport _EQU_ 0 ) _AND_ Sif( PlatformFlavor _EQU_ 0x4 )" SetupPgPtr="Intel Advanced Menu/OverClocking Performance Menu/Memory/Turn Around Timing/tRd2WrDR" default="0x00" CurrentVal="0x00" min="0x0" max="0x36" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="tRd2WrDD" varstoreIndex="03" prompt="tRd2WrDD" description="Delay between Read-to-Write commands in different DIMMs. 0-Auto, Range 4-54." size="1" offset="0x01DA" depex="Sif( PlatformType _EQU_ 0x2 ) _AND_ Sif( OverclockingSupport _EQU_ 0 ) _AND_ Sif( PlatformFlavor _EQU_ 0x4 )" SetupPgPtr="Intel Advanced Menu/OverClocking Performance Menu/Memory/Turn Around Timing/tRd2WrDD" default="0x00" CurrentVal="0x00" min="0x0" max="0x36" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="tWr2RdSG" varstoreIndex="03" prompt="tWr2RdSG" description="Delay between Write-to-Read commands in the same Bank Group. 0-Auto, Range 4-86." size="1" offset="0x01CF" depex="Sif( PlatformType _EQU_ 0x2 ) _AND_ Sif( OverclockingSupport _EQU_ 0 ) _AND_ Sif( PlatformFlavor _EQU_ 0x4 )" SetupPgPtr="Intel Advanced Menu/OverClocking Performance Menu/Memory/Turn Around Timing/tWr2RdSG" default="0x00" CurrentVal="0x00" min="0x0" max="0x56" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="tWr2RdDG" varstoreIndex="03" prompt="tWr2RdDG" description="Delay between Write-to-Read commands in different Bank Group for DDR4. All other DDR technologies should set this equal to SG. 0-Auto, Range 4-54." size="1" offset="0x01D0" depex="Sif( PlatformType _EQU_ 0x2 ) _AND_ Sif( OverclockingSupport _EQU_ 0 ) _AND_ Sif( PlatformFlavor _EQU_ 0x4 )" SetupPgPtr="Intel Advanced Menu/OverClocking Performance Menu/Memory/Turn Around Timing/tWr2RdDG" default="0x00" CurrentVal="0x00" min="0x0" max="0x36" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="tWr2RdDR" varstoreIndex="03" prompt="tWr2RdDR" description="Delay between Write-to-Read commands in different Ranks. 0-Auto, Range 4-54." size="1" offset="0x01D1" depex="Sif( PlatformType _EQU_ 0x2 ) _AND_ Sif( OverclockingSupport _EQU_ 0 ) _AND_ Sif( PlatformFlavor _EQU_ 0x4 )" SetupPgPtr="Intel Advanced Menu/OverClocking Performance Menu/Memory/Turn Around Timing/tWr2RdDR" default="0x00" CurrentVal="0x00" min="0x0" max="0x36" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="tWr2RdDD" varstoreIndex="03" prompt="tWr2RdDD" description="Delay between Write-to-Read commands in different DIMMs. 0-Auto, Range 4-54." size="1" offset="0x01D2" depex="Sif( PlatformType _EQU_ 0x2 ) _AND_ Sif( OverclockingSupport _EQU_ 0 ) _AND_ Sif( PlatformFlavor _EQU_ 0x4 )" SetupPgPtr="Intel Advanced Menu/OverClocking Performance Menu/Memory/Turn Around Timing/tWr2RdDD" default="0x00" CurrentVal="0x00" min="0x0" max="0x36" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="tWr2WrSG" varstoreIndex="03" prompt="tWr2WrSG" description="Delay between Write-to-Write commands in the same Bank Group. 0-Auto, Range 4-54." size="1" offset="0x01D3" depex="Sif( PlatformType _EQU_ 0x2 ) _AND_ Sif( OverclockingSupport _EQU_ 0 ) _AND_ Sif( PlatformFlavor _EQU_ 0x4 )" SetupPgPtr="Intel Advanced Menu/OverClocking Performance Menu/Memory/Turn Around Timing/tWr2WrSG" default="0x00" CurrentVal="0x00" min="0x0" max="0x36" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="tWr2WrDG" varstoreIndex="03" prompt="tWr2WrDG" description="Delay between Write-to-Write commands in different Bank Group for DDR4. All other DDR technologies should set this equal to SG. 0-Auto, Range 4-54." size="1" offset="0x01D4" depex="Sif( PlatformType _EQU_ 0x2 ) _AND_ Sif( OverclockingSupport _EQU_ 0 ) _AND_ Sif( PlatformFlavor _EQU_ 0x4 )" SetupPgPtr="Intel Advanced Menu/OverClocking Performance Menu/Memory/Turn Around Timing/tWr2WrDG" default="0x00" CurrentVal="0x00" min="0x0" max="0x36" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="tWr2WrDR" varstoreIndex="03" prompt="tWr2WrDR" description="Delay between Write-to-Write commands in different Ranks. 0-Auto, Range 4-54." size="1" offset="0x01D5" depex="Sif( PlatformType _EQU_ 0x2 ) _AND_ Sif( OverclockingSupport _EQU_ 0 ) _AND_ Sif( PlatformFlavor _EQU_ 0x4 )" SetupPgPtr="Intel Advanced Menu/OverClocking Performance Menu/Memory/Turn Around Timing/tWr2WrDR" default="0x00" CurrentVal="0x00" min="0x0" max="0x36" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="tWr2WrDD" varstoreIndex="03" prompt="tWr2WrDD" description="Delay between Write-to-Write commands in different DIMMs. 0-Auto, Range 4-54." size="1" offset="0x01D6" depex="Sif( PlatformType _EQU_ 0x2 ) _AND_ Sif( OverclockingSupport _EQU_ 0 ) _AND_ Sif( PlatformFlavor _EQU_ 0x4 )" SetupPgPtr="Intel Advanced Menu/OverClocking Performance Menu/Memory/Turn Around Timing/tWr2WrDD" default="0x00" CurrentVal="0x00" min="0x0" max="0x36" step="0x1"/>
		<!-- Form: Voltage PLL Trim Controls -->
		<!-- Voltage PLL Trim Controls -->
		<knob type="scalar" setupType="numeric" name="CorePllVoltageOffset" varstoreIndex="02" prompt="Core PLL Voltage Offset" description="PLL Voltage Offset, Range 0-63. Units are in 17.5mV. Default is 0. This control can be used to increase the range of this domain frequency in extreme overclocking conditions." size="1" offset="0x01E6" depex="Sif( PlatformType _EQU_ 0x2 ) _AND_ Sif( PlatformType _EQU_ 0x2 ) _AND_ Sif( OverclockingSupport _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/OverClocking Performance Menu/Voltage PLL Trim Controls/Core PLL Voltage Offset" default="0x00" CurrentVal="0x00" min="0x0" max="0x3F" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="GtPllVoltageOffset" varstoreIndex="02" prompt="GT PLL Voltage Offset" description="PLL Voltage Offset, Range 0-63. Units are in 17.5mV. Default is 0. This control can be used to increase the range of this domain frequency in extreme overclocking conditions." size="1" offset="0x01E7" depex="Sif( PlatformType _EQU_ 0x2 ) _AND_ Sif( PlatformType _EQU_ 0x2 ) _AND_ Sif( OverclockingSupport _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/OverClocking Performance Menu/Voltage PLL Trim Controls/GT PLL Voltage Offset" default="0x00" CurrentVal="0x00" min="0x0" max="0x3F" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="RingPllVoltageOffset" varstoreIndex="02" prompt="Ring PLL Voltage Offset" description="PLL Voltage Offset, Range 0-63. Units are in 17.5mV. Default is 0. This control can be used to increase the range of this domain frequency in extreme overclocking conditions." size="1" offset="0x01E8" depex="Sif( PlatformType _EQU_ 0x2 ) _AND_ Sif( PlatformType _EQU_ 0x2 ) _AND_ Sif( OverclockingSupport _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/OverClocking Performance Menu/Voltage PLL Trim Controls/Ring PLL Voltage Offset" default="0x00" CurrentVal="0x00" min="0x0" max="0x3F" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="SaPllVoltageOffset" varstoreIndex="02" prompt="System Agent PLL Voltage Offset" description="PLL Voltage Offset, Range 0-63. Units are in 17.5mV. Default is 0. This control can be used to increase the range of this domain frequency in extreme overclocking conditions." size="1" offset="0x01E9" depex="Sif( PlatformType _EQU_ 0x2 ) _AND_ Sif( PlatformType _EQU_ 0x2 ) _AND_ Sif( OverclockingSupport _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/OverClocking Performance Menu/Voltage PLL Trim Controls/System Agent PLL Voltage Offset" default="0x00" CurrentVal="0x00" min="0x0" max="0x3F" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="McPllVoltageOffset" varstoreIndex="02" prompt="Memory Controller PLL Voltage Offset" description="PLL Voltage Offset, Range 0-63. Units are in 17.5mV. Default is 0. This control can be used to increase the range of this domain frequency in extreme overclocking conditions." size="1" offset="0x01EA" depex="Sif( PlatformType _EQU_ 0x2 ) _AND_ Sif( PlatformType _EQU_ 0x2 ) _AND_ Sif( OverclockingSupport _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/OverClocking Performance Menu/Voltage PLL Trim Controls/Memory Controller PLL Voltage Offset" default="0x00" CurrentVal="0x00" min="0x0" max="0x3F" step="0x1"/>
		<!-- Form: Memory Configuration -->
		<!-- Memory Configuration -->
		<!-- Memory RC Version: 0.7.1.102 -->
		<!-- Memory Frequency:  2400 MHz -->
		<!-- Memory Timings (tCL-tRCD-tRP-tRAS): 17-17-17-39 -->
		<!-- Channel 0 Slot 0: Populated n Enabled -->
		<!--     Size: 8192 MB (DDR4) -->
		<!--     Number of Ranks: 2 -->
		<!--     Manufacturer: Micron -->
		<!-- Channel 0 Slot 1: Populated n Enabled -->
		<!--     Size: 8192 MB (DDR4) -->
		<!--     Number of Ranks: 2 -->
		<!--     Manufacturer: Micron -->
		<!-- Channel 1 Slot 0: Populated n Enabled -->
		<!--     Size: 8192 MB (DDR4) -->
		<!--     Number of Ranks: 2 -->
		<!--     Manufacturer: Micron -->
		<!-- Channel 1 Slot 1: Populated n Enabled -->
		<!--     Size: 8192 MB (DDR4) -->
		<!--     Number of Ranks: 2 -->
		<!--     Manufacturer: Micron -->
		<!-- Memory ratio/reference clock options moved to Overclock-?Memory-?Custom Profile menu:  -->
		<knob  type="scalar" setupType="oneof" name="MrcSafeConfig" varstoreIndex="03" prompt="MRC ULT Safe Config" description="MRC ULT Safe Config for PO" size="1" offset="0x0227" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Memory Configuration/MRC ULT Safe Config" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="LpDdrDqDqsReTraining" varstoreIndex="03" prompt="LPDDR DqDqs Re-Training" description="Disable/Enable LPDDR DqDqs Re Training" size="1" offset="0x0228" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Memory Configuration/LPDDR DqDqs Re-Training" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="SafeMode" varstoreIndex="03" prompt="Safe Mode Support" description="Safe Mode enable support. Option will be used for changes/WAs that may affect an stable MRC" size="1" offset="0x0149" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Memory Configuration/Safe Mode Support" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="MemTestOnWarmBoot" varstoreIndex="03" prompt="Memory Test on Warm Boot" description="Enable Or Disable Base Memory Test Run on Warm Boot" size="1" offset="0x026E" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Memory Configuration/Memory Test on Warm Boot" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="DdrFreqLimit" varstoreIndex="03" prompt="Maximum Memory Frequency" description="Maximum Memory Frequency Selections in Mhz. Valid values should match the refclk, i.e. divide by 133 or 100" size="2" offset="0x0138" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Memory Configuration/Maximum Memory Frequency" default="0x0000" CurrentVal="0x0000">
			<options>
				<option text="Auto" value="0x0"/>
				<option text="1067" value="0x42B"/>
				<option text="1200" value="0x4B0"/>
				<option text="1333" value="0x535"/>
				<option text="1400" value="0x578"/>
				<option text="1600" value="0x640"/>
				<option text="1800" value="0x708"/>
				<option text="1867" value="0x74B"/>
				<option text="2000" value="0x7D0"/>
				<option text="2133" value="0x855"/>
				<option text="2200" value="0x898"/>
				<option text="2400" value="0x960"/>
				<option text="2600" value="0xA28"/>
				<option text="2667" value="0xA6B"/>
				<option text="2800" value="0xAF0"/>
				<option text="2933" value="0xB75"/>
				<option text="3000" value="0xBB8"/>
				<option text="3200" value="0xC80"/>
				<option text="3400" value="0xD48"/>
				<option text="3467" value="0xD8B"/>
				<option text="3600" value="0xE10"/>
				<option text="3733" value="0xE95"/>
				<option text="3800" value="0xED8"/>
				<option text="4000" value="0xFA0"/>
				<option text="4200" value="0x1068"/>
				<option text="4267" value="0x10AB"/>
				<option text="4400" value="0x1130"/>
				<option text="4533" value="0x11B5"/>
				<option text="4600" value="0x11F8"/>
				<option text="4800" value="0x12C0"/>
				<option text="5000" value="0x1388"/>
				<option text="5067" value="0x13CB"/>
				<option text="5200" value="0x1450"/>
				<option text="5333" value="0x14D5"/>
				<option text="5400" value="0x1518"/>
				<option text="5600" value="0x15E0"/>
				<option text="5800" value="0x16A8"/>
				<option text="5867" value="0x16EB"/>
				<option text="6000" value="0x1770"/>
				<option text="6133" value="0x17F5"/>
				<option text="6200" value="0x1838"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="HobBufferSize" varstoreIndex="03" prompt="HOB Buffer Size" description="Size to set HOB Buffer" size="1" offset="0x0135" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Memory Configuration/HOB Buffer Size" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Auto" value="0x0"/>
				<option text="1B" value="0x1"/>
				<option text="1KB" value="0x2"/>
				<option text="Max (assuming 63KB total HOB size)" value="0x3"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="EccSupport" varstoreIndex="03" prompt="ECC Support" description="Enable/disable DDR Ecc Support" size="1" offset="0x0136" depex="Sif( PlatformFlavor _NEQ_ 0x2 AND PlatformFlavor _NEQ_ 0x5 AND PlatformFlavor _NEQ_ 0x4 AND PlatformFlavor _NEQ_ 0x3 )" SetupPgPtr="Intel Advanced Menu/Memory Configuration/ECC Support" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="MaxTolud" varstoreIndex="03" prompt="Max TOLUD" description="Maximum Value of TOLUD. Dynamic assignment would adjust TOLUD automatically based on largest MMIO length of installed graphic controller" size="1" offset="0x0137" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Memory Configuration/Max TOLUD" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Dynamic" value="0x0"/>
				<option text="1 GB" value="0x1"/>
				<option text="1.25 GB" value="0x2"/>
				<option text="1.5 GB" value="0x3"/>
				<option text="1.75 GB" value="0x4"/>
				<option text="2 GB" value="0x5"/>
				<option text="2.25 GB" value="0x6"/>
				<option text="2.5 GB" value="0x7"/>
				<option text="2.75 GB" value="0x8"/>
				<option text="3 GB" value="0x9"/>
				<option text="3.25 GB" value="0xA"/>
				<option text="3.5 GB" value="0xB"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="SaGv" varstoreIndex="03" prompt="SA GV" description="System Agent Geyserville. Fixed Low/Mid/High: SA GV disabled, MRC only runs tasks from Low, Mid, or High point. SA GV will be disabled on DT/Halo CPUs, regardless of this setting." size="1" offset="0x01A5" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Memory Configuration/SA GV" default="0x03" CurrentVal="0x03">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Fixed Low" value="0x1"/>
				<option text="Fixed High" value="0x2"/>
				<option text="Enabled" value="0x3"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="FreqSaGvLow" varstoreIndex="03" prompt="SA GV Low Freq" description="System Agent Geyserville. Set frequency for low point. Default 1067 for LPDDR4, 1333 for DDR4.  Must be the lowest frequency." size="2" offset="0x01A6" depex="Sif( SaGv _NEQ_ 1 AND SaGv _NEQ_ 3 )" SetupPgPtr="Intel Advanced Menu/Memory Configuration/SA GV Low Freq" default="0x0000" CurrentVal="0x0000">
			<options>
				<option text="MRC default" value="0x0"/>
				<option text="1067" value="0x42B"/>
				<option text="1200" value="0x4B0"/>
				<option text="1333" value="0x535"/>
				<option text="1400" value="0x578"/>
				<option text="1600" value="0x640"/>
				<option text="1800" value="0x708"/>
				<option text="1867" value="0x74B"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="RetrainOnFastFail" varstoreIndex="03" prompt="Retrain on Fast Fail" description="Restart MRC in Cold mode if SW MemTest fails during Fast flow. Default - Enabled" size="1" offset="0x0148" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Memory Configuration/Retrain on Fast Fail" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="EnBER" varstoreIndex="03" prompt="BER Support" description="Enable/Disable the Rank Margin Tool interpolation/extrapolation." size="1" offset="0x014C" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Memory Configuration/BER Support" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="ForceRetrainPath" varstoreIndex="03" prompt="Force Retrain" description="Forces BIOS to re-train regardless of final margin" size="1" offset="0x014D" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Memory Configuration/Force Retrain" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="CmdTriStateDis" varstoreIndex="03" prompt="Command Tristate" description="Command Tristate Support." size="1" offset="0x014F" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Memory Configuration/Command Tristate" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Enabled" value="0x0"/>
				<option text="Disabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="EnLA" varstoreIndex="03" prompt="LA Mode Support" description="Logic Analyzer Mode support. It will leave signal for the LA" size="1" offset="0x0150" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Memory Configuration/LA Mode Support" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="EnhancedInterleave" varstoreIndex="03" prompt="Enh Interleave Support" description="Enable/Disable Enhanced Interleave support" size="1" offset="0x015B" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Memory Configuration/Enh Interleave Support" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="RankInterleave" varstoreIndex="03" prompt="RI Support" description="Enable/Disable Rank Interleave support.  NOTE: RI and HORI can not be enabled at the same time." size="1" offset="0x015A" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Memory Configuration/RI Support" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="WeaklockEn" varstoreIndex="03" prompt="DLL Weak Lock Support" description="Enable/Disable Dll Weaklock support" size="1" offset="0x0151" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Memory Configuration/DLL Weak Lock Support" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="AsyncOdtDis" varstoreIndex="03" prompt="Async Odt Support" description="Enable/Disable Async Odt Support" size="1" offset="0x0152" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Memory Configuration/Async Odt Support" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Enabled" value="0x0"/>
				<option text="Disabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="RhPrevention" varstoreIndex="03" prompt="Enable RH Prevention" description="Actively prevent Row Hammer" size="1" offset="0x0229" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Memory Configuration/Enable RH Prevention" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="RhSolution" varstoreIndex="03" prompt="Row Hammer Solution" description="Type of method used to prevent Row Hammer" size="1" offset="0x022A" depex="Sif( RhPrevention _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Memory Configuration/Row Hammer Solution" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Hardware RHP" value="0x0"/>
				<option text="2x Refresh" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="RhActProbability" varstoreIndex="03" prompt="RH Activation Probability" description="Used to adjust MC for Hardware RHP." size="1" offset="0x022B" depex="Sif( ( ( RhPrevention _EQU_ 0 ) OR ( RhSolution _EQU_ 1 ) ) )" SetupPgPtr="Intel Advanced Menu/Memory Configuration/RH Activation Probability" default="0x0B" CurrentVal="0x0B">
			<options>
				<option text="1/2^1" value="0x1"/>
				<option text="1/2^2" value="0x2"/>
				<option text="1/2^3" value="0x3"/>
				<option text="1/2^4" value="0x4"/>
				<option text="1/2^5" value="0x5"/>
				<option text="1/2^6" value="0x6"/>
				<option text="1/2^7" value="0x7"/>
				<option text="1/2^8" value="0x8"/>
				<option text="1/2^9" value="0x9"/>
				<option text="1/2^10" value="0xA"/>
				<option text="1/2^11" value="0xB"/>
				<option text="1/2^12" value="0xC"/>
				<option text="1/2^13" value="0xD"/>
				<option text="1/2^14" value="0xE"/>
				<option text="1/2^15" value="0xF"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="ExitOnFailure" varstoreIndex="03" prompt="Exit On Failure (MRC)" description="Exit On Failure for MRC training steps" size="1" offset="0x022D" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Memory Configuration/Exit On Failure (MRC)" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="ProbelessTrace" varstoreIndex="03" prompt="Probeless Trace" description="Enable/Disable capacity to activate Probeless Trace feature." size="1" offset="0x01A1" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Memory Configuration/Probeless Trace" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="MemoryTrace" varstoreIndex="03" prompt="Memory Trace" description="Enable Memory Trace of Ch 0 to Ch 1 using Stacked Mode. Both channels must be of equal size. This option may change TOLUD and REMAP values as needed." size="1" offset="0x01A2" depex="Sif( ProbelessTrace _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/Memory Configuration/Memory Trace" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="GdxcIotSize" varstoreIndex="03" prompt="GDXC IOT size" description="Size of IOT and MOT is in 8 MB chunks" size="1" offset="0x01A3" depex="Sif( ProbelessTrace _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/Memory Configuration/GDXC IOT size" default="0x04" CurrentVal="0x04" min="0x0" max="0x80" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="GdxcMotSize" varstoreIndex="03" prompt="GDXC MOT size" description="Size of IOT and MOT is in 8 MB chunks" size="1" offset="0x01A4" depex="Sif( ProbelessTrace _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/Memory Configuration/GDXC MOT size" default="0x0C" CurrentVal="0x0C" min="0x0" max="0x80" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="IedMemEnable" varstoreIndex="03" prompt="Enable/Disable IED (Intel Enhanced Debug)" description="Intel Enhanced Debug requires 4MB Runtime memory" size="1" offset="0x0105" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Memory Configuration/Enable/Disable IED (Intel Enhanced Debug)" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Enabled" value="0x1"/>
				<option text="Disabled" value="0x0"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="ChHashEnable" varstoreIndex="03" prompt="Ch Hash Support" description="Enable/Disable Channel Hash Support. 0 is Default(Auto) value - programs 2 in HASH_LSB_MASK, HASK_MASK value of 0x2094 for LPDDR4 and 0x30CC for NON-LPDDR4.  NOTE: ONLY if Memory interleaved Mode" size="1" offset="0x013F" depex="Sif( MemStackMode _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/Memory Configuration/Ch Hash Support" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="ChHashMask" varstoreIndex="03" prompt="Ch Hash Mask" description="Set the BIT(s) to be included in the XOR function. NOTE BIT mask corresponds to BITS [19:6}" size="2" offset="0x0140" depex="Sif( MemStackMode _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/Memory Configuration/Ch Hash Mask" default="0x0000" CurrentVal="0x0000" min="0x0" max="0x3FFF" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="ChHashInterleaveBit" varstoreIndex="03" prompt="Ch Hash Interleaved Bit" description="Select the BIT to be used for Channel Interleaved mode. NOTE: BIT7 will interlave the channels at a 2 cacheline granularity, BIT8 at 4 and BIT9 at 8" size="1" offset="0x0142" depex="Sif( MemStackMode _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/Memory Configuration/Ch Hash Interleaved Bit" default="0x02" CurrentVal="0x02">
			<options>
				<option text="BIT6" value="0x0"/>
				<option text="BIT7" value="0x1"/>
				<option text="BIT8" value="0x2"/>
				<option text="BIT9" value="0x3"/>
				<option text="BIT10" value="0x4"/>
				<option text="BIT11" value="0x5"/>
				<option text="BIT12" value="0x6"/>
				<option text="BIT13" value="0x7"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PerBankRefresh" varstoreIndex="03" prompt="Per Bank Refresh" description="Enables and Disables the per bank refresh.  This only impacts memory technologies that support PBR: LPDDR3, LPDDR4." size="1" offset="0x0143" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Memory Configuration/Per Bank Refresh" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="Vc1ReadMeter" varstoreIndex="03" prompt="VC1 Read Metering" description="Enable/Disable VC1 Read Metering Feature (RdMeter)" size="1" offset="0x0144" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Memory Configuration/VC1 Read Metering" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="StrongWkLeaker" varstoreIndex="03" prompt="Strong Weak Leaker" description="Value for StrongWkLeaker" size="1" offset="0x0145" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Memory Configuration/Strong Weak Leaker" default="0x07" CurrentVal="0x07" min="0x1" max="0x7" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="OpportunisticRead" varstoreIndex="03" prompt="Opportunistic Read" description="Enable Opportunistic Read during Write Major Mode." size="1" offset="0x0153" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Memory Configuration/Opportunistic Read" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="MemStackMode" varstoreIndex="03" prompt="Stacked Mode" description="Memory Stacked Mode Support" size="1" offset="0x0154" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Memory Configuration/Stacked Mode" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="StackModeChBit" varstoreIndex="03" prompt="Stacked Mode Ch Bit" description="Channel hash bit used during Stacked Mode" size="1" offset="0x0155" depex="Sif( MemStackMode _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/Memory Configuration/Stacked Mode Ch Bit" default="0x00" CurrentVal="0x00">
			<options>
				<option text="BIT28" value="0x0"/>
				<option text="BIT29" value="0x1"/>
				<option text="BIT30" value="0x2"/>
				<option text="BIT31" value="0x3"/>
				<option text="BIT32" value="0x4"/>
				<option text="BIT33" value="0x5"/>
				<option text="BIT34" value="0x6"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="LowMemChannel" varstoreIndex="03" prompt="Low Memory Channel" description="Selecting which Physical Channel is mapped to low memory." size="1" offset="0x0190" depex="Sif( MemStackMode _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/Memory Configuration/Low Memory Channel" default="0xFF" CurrentVal="0xFF">
			<options>
				<option text="Auto" value="0xFF"/>
				<option text="Channel A" value="0x0"/>
				<option text="Channel B" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="Disable2CycleBypass" varstoreIndex="03" prompt="Cycle Bypass Support" description="Controls SCHED_CBIT.dis_2c_byp" size="1" offset="0x0156" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Memory Configuration/Cycle Bypass Support" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Enabled" value="0x0"/>
				<option text="Disabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="ExitMode" varstoreIndex="03" prompt="DIMM Exit Mode" description="DIMM Exit Mode Control" size="1" offset="0x0157" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Memory Configuration/DIMM Exit Mode" default="0xFF" CurrentVal="0xFF">
			<options>
				<option text="Auto" value="0xFF"/>
				<option text="Slow Exit" value="0x0"/>
				<option text="Fast Exit" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PowerDownMode" varstoreIndex="03" prompt="Power Down Mode" description="CKE Power Down Mode Control" size="1" offset="0x0158" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Memory Configuration/Power Down Mode" default="0xFF" CurrentVal="0xFF">
			<options>
				<option text="Auto" value="0xFF"/>
				<option text="No Power Down" value="0x0"/>
				<option text="APD" value="0x1"/>
				<option text="PPD-DLLoff" value="0x6"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="PwdwnIdleCounter" varstoreIndex="03" prompt="Pwr Down Idle Timer" description="The minimum value should - to the worst case Roundtrip delay + Burst_Length. 0 means AUTO: 64 for ULX/ULT, 128 for DT/Halo" size="1" offset="0x0159" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Memory Configuration/Pwr Down Idle Timer" default="0x00" CurrentVal="0x00" min="0x0" max="0xFF" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="ScramblerSupport" varstoreIndex="03" prompt="Memory Scrambler" description="Enable/Disable Memory Scrambler support." size="1" offset="0x0222" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Memory Configuration/Memory Scrambler" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="ScramClockGateAB" varstoreIndex="03" prompt=" Clock Gate AB" description="" size="1" offset="0x019D" depex="Sif( ScramblerSupport _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Memory Configuration/ Clock Gate AB" default="0x03" CurrentVal="0x03">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="2 Cycles" value="0x1"/>
				<option text="3 Cycles" value="0x2"/>
				<option text="4 Cycles" value="0x3"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="ScramClockGateC" varstoreIndex="03" prompt=" Clock Gate C" description="" size="1" offset="0x019E" depex="Sif( ScramblerSupport _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Memory Configuration/ Clock Gate C" default="0x03" CurrentVal="0x03">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="2 Cycles" value="0x1"/>
				<option text="4 Cycles" value="0x2"/>
				<option text="8 Cycles" value="0x3"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="ScramEnableDbiAB" varstoreIndex="03" prompt=" Enable DBI AB" description="" size="1" offset="0x019F" depex="Sif( ScramblerSupport _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Memory Configuration/ Enable DBI AB" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="ForceColdReset" varstoreIndex="03" prompt="Force ColdReset" description="Force ColdReset OR Choose MrcColdBoot mode, when Coldboot is required during MRC execution. Note: If ME 5.0MB is present, ForceColdReset is required!" size="1" offset="0x0223" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Memory Configuration/Force ColdReset" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Enabled" value="0x1"/>
				<option text="Disabled" value="0x0"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="DisableDimmChannel0" varstoreIndex="03" prompt="Channel A DIMM Control" description="Channel A DIMM Control Support - Enable or Disable Dimms on Channel A." size="1" offset="0x0224" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Memory Configuration/Channel A DIMM Control" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Enable both DIMMs" value="0x0"/>
				<option text="Disable DIMM0" value="0x1"/>
				<option text="Disable DIMM1" value="0x2"/>
				<option text="Disable both DIMMs" value="0x3"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="DisableDimmChannel1" varstoreIndex="03" prompt="Channel B DIMM Control" description="Channel B DIMM Control Support - Enable or Disable Dimms on Channel B." size="1" offset="0x0225" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Memory Configuration/Channel B DIMM Control" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Enable both DIMMs" value="0x0"/>
				<option text="Disable DIMM0" value="0x1"/>
				<option text="Disable DIMM1" value="0x2"/>
				<option text="Disable both DIMMs" value="0x3"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="ForceSingleRank" varstoreIndex="03" prompt="Force Single Rank" description="When enabled, only Rank 0 will be used in each DIMM" size="1" offset="0x0146" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Memory Configuration/Force Single Rank" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="RemapEnable" varstoreIndex="03" prompt="Memory Remap" description="Enable/Disable Memory Remap above 4GB" size="1" offset="0x0226" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Memory Configuration/Memory Remap" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Enabled" value="0x1"/>
				<option text="Disabled" value="0x0"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="MrcTimeMeasure" varstoreIndex="03" prompt="Time Measure" description="Enable/Disable printing of the time it takes to execute MRC." size="1" offset="0x013B" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Memory Configuration/Time Measure" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="Interpreter" varstoreIndex="03" prompt="MRC Interpreter" description="Select CMOS location match of DD01 or Ctrl-Break key or force entry" size="1" offset="0x018F" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Memory Configuration/MRC Interpreter" default="0x00" CurrentVal="0x00">
			<options>
				<option text="CMOS" value="0x0"/>
				<option text="Break" value="0x1"/>
				<option text="Force" value="0x2"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="MrcFastBoot" varstoreIndex="03" prompt="Fast Boot" description="Enable/Disable fast path thru the MRC" size="1" offset="0x013C" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Memory Configuration/Fast Boot" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="MrcTrainOnWarm" varstoreIndex="03" prompt="Train On Warm boot" description="Enable/Disable training on warm boot" size="1" offset="0x0270" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Memory Configuration/Train On Warm boot" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="RmtPerTask" varstoreIndex="03" prompt="Rank Margin Tool Per Task" description="Enables/Disables RMT running at every major training step" size="1" offset="0x013D" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Memory Configuration/Rank Margin Tool Per Task" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="TrainTrace" varstoreIndex="03" prompt="Training Tracing" description="Enables/Disables printing of the current trained state at every major training step." size="1" offset="0x013E" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Memory Configuration/Training Tracing" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="LpddrMemWriteLatencySet" varstoreIndex="03" prompt="Lpddr Mem WL Set" description="Only applicable to LPDDR, Memory Write Latency Set selection (A is default, B will be used if memory devices support it)" size="1" offset="0x0147" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Memory Configuration/Lpddr Mem WL Set" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Set A" value="0x0"/>
				<option text="Set B" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="BdatEnable" varstoreIndex="03" prompt="BDAT ACPI Table Support" description="Enables support for the BDAT ACPI table." size="1" offset="0x0001" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Memory Configuration/BDAT ACPI Table Support" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="BdatTestType" varstoreIndex="03" prompt="BDAT Memory Test Type" description="Indicates the type of Memory Training data to populate into the BDAT ACPI table." size="1" offset="0x014A" depex="Gif( BdatEnable _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/Memory Configuration/BDAT Memory Test Type" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Rank Margin Tool Rank" value="0x0"/>
				<option text="Rank Margin Tool Bit" value="0x1"/>
				<option text="Margin 2D" value="0x2"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="RMTLoopCount" varstoreIndex="03" prompt="Rank Margin Tool Loop Count" description="Specifies the Loop Count to be used during Rank Margin Tool Testing. 0 - AUTO" size="1" offset="0x014B" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Memory Configuration/Rank Margin Tool Loop Count" default="0x00" CurrentVal="0x00" min="0x0" max="0x20" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="VttTermination" varstoreIndex="03" prompt="Vtt Termination" description="For Data ODT" size="1" offset="0x017E" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Memory Configuration/Vtt Termination" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="VttCompForVsshi" varstoreIndex="03" prompt="Vtt Comparator For Vsshi" description="Vtt comparator for VssHi usage" size="1" offset="0x017F" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Memory Configuration/Vtt Comparator For Vsshi" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="BerEnable" varstoreIndex="03" prompt="BER Entries" description="# of passed in BER entries (? 4 means # of addresses to randomize)" size="1" offset="0x015D" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Memory Configuration/BER Entries" default="0x00" CurrentVal="0x00" min="0x0" max="0x8" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="BerAddress_0" varstoreIndex="03" prompt="1st BER Address" description="Address to be remapped as BER" size="8" offset="0x015E" depex="Sif( BerEnable _LTE_ 0 OR BerEnable _GT_ 4 )" SetupPgPtr="Intel Advanced Menu/Memory Configuration/1st BER Address" default="0x0000000000000000" CurrentVal="0x0000000000000000" min="0x0" max="0xFFFFFFFFFFFFFFFF" step="0x40"/>
		<knob type="scalar" setupType="numeric" name="BerAddress_1" varstoreIndex="03" prompt="2nd BER Address" description="Address to be remapped as BER" size="8" offset="0x0166" depex="Sif( BerEnable _LTE_ 1 OR BerEnable _GT_ 4 )" SetupPgPtr="Intel Advanced Menu/Memory Configuration/2nd BER Address" default="0x0000000000000000" CurrentVal="0x0000000000000000" min="0x0" max="0xFFFFFFFFFFFFFFFF" step="0x40"/>
		<knob type="scalar" setupType="numeric" name="BerAddress_2" varstoreIndex="03" prompt="3rd BER Address" description="Address to be remapped as BER" size="8" offset="0x016E" depex="Sif( BerEnable _LTE_ 2 OR BerEnable _GT_ 4 )" SetupPgPtr="Intel Advanced Menu/Memory Configuration/3rd BER Address" default="0x0000000000000000" CurrentVal="0x0000000000000000" min="0x0" max="0xFFFFFFFFFFFFFFFF" step="0x40"/>
		<knob type="scalar" setupType="numeric" name="BerAddress_3" varstoreIndex="03" prompt="4th BER Address" description="Address to be remapped as BER" size="8" offset="0x0176" depex="Sif( BerEnable _NEQ_ 4 )" SetupPgPtr="Intel Advanced Menu/Memory Configuration/4th BER Address" default="0x0000000000000000" CurrentVal="0x0000000000000000" min="0x0" max="0xFFFFFFFFFFFFFFFF" step="0x40"/>
		<!-- Form: System Agent (SA) Configuration -->
		<!-- System Agent (SA) Configuration -->
		<!-- SA PCIe Code Version: 7.0.91.64 -->
		<!-- VT-d: Supported -->
		<knob  type="scalar" setupType="oneof" name="AutoNsg" varstoreIndex="03" prompt="Stop Grant Configuration" description="Automatic/Manual stop grant configuration" size="1" offset="0x012B" depex="TRUE" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/Stop Grant Configuration" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Auto" value="0x1"/>
				<option text="Manual" value="0x0"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="NumStopGrant" varstoreIndex="03" prompt="Number of Stop Grant Cycles" description="Selects number of Stop-Grant cycles." size="1" offset="0x012C" depex="Sif( AutoNsg _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/Number of Stop Grant Cycles" default="0x01" CurrentVal="0x01" min="0x1" max="0x3F" step="0x0"/>
		<knob  type="scalar" setupType="oneof" name="EnableVtd" varstoreIndex="03" prompt="VT-d" description="VT-d capability" size="1" offset="0x00FF" depex="Sif( VTdAvailable _EQU_ 0 ) _AND_ Gif( TbtVtdBaseSecurityGrayOut _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/VT-d" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="SaDevice7" varstoreIndex="03" prompt="CHAP Device (B0:D7:F0)" description="Enable/Disable SA CHAP Device." size="1" offset="0x00FD" depex="TRUE" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/CHAP Device (B0:D7:F0)" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Enabled" value="0x1"/>
				<option text="Disabled" value="0x0"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="SaDevice4" varstoreIndex="03" prompt="Thermal Device (B0:D4:F0)" description="Enable/Disable SA Thermal Device." size="1" offset="0x00FE" depex="TRUE" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/Thermal Device (B0:D4:F0)" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Enabled" value="0x1"/>
				<option text="Disabled" value="0x0"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="GnaEnable" varstoreIndex="03" prompt="GNA Device (B0:D8:F0)" description="Enable/Disable SA GNA Device." size="1" offset="0x0101" depex="TRUE" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/GNA Device (B0:D8:F0)" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Enabled" value="0x1"/>
				<option text="Disabled" value="0x0"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="CridEnable" varstoreIndex="03" prompt="CRID Support" description="Enable/Disable CRID control for Intel SIPP" size="1" offset="0x022F" depex="TRUE" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/CRID Support" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Enabled" value="0x1"/>
				<option text="Disabled" value="0x0"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="EnableAbove4GBMmio" varstoreIndex="03" prompt="Above 4GB MMIO BIOS assignment" description="Enable/Disable above 4GB MemoryMappedIO BIOS assignment    This is enabled automatically when Aperture Size is set to 2048MB." size="1" offset="0x0100" depex="Sif( ApertureSize _EQU_ 15 )" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/Above 4GB MMIO BIOS assignment" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Enabled" value="0x1"/>
				<option text="Disabled" value="0x0"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="X2ApicOptOut" varstoreIndex="03" prompt="X2APIC Opt Out" description="Enable/Disable X2APIC_OPT_OUT bit" size="1" offset="0x0106" depex="Gif( VTdAvailable _EQU_ 0 OR EnableVtd _EQU_ 0 ) _AND_ Sif( LocalX2ApicAvailable _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/X2APIC Opt Out" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Enabled" value="0x1"/>
				<option text="Disabled" value="0x0"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="SaIpuEnable" varstoreIndex="03" prompt="IPU Device (B0:D5:F0)" description="Enable/Disable SA IPU Device." size="1" offset="0x0102" depex="TRUE" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/IPU Device (B0:D5:F0)" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Enabled" value="0x1"/>
				<option text="Disabled" value="0x0"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="SaIpuImrConfiguration" varstoreIndex="03" prompt="IPU IMR Configuration" description="Select the IPU IMR configuration." size="1" offset="0x0103" depex="Sif( SaIpuEnable _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/IPU IMR Configuration" default="0x00" CurrentVal="0x00">
			<options>
				<option text="IPU Camera" value="0x0"/>
				<option text="IPU Gen" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="EdramTestMode" varstoreIndex="03" prompt="eDRAM Mode" description="SW Mode eDRAM On or eDRAM Off" size="1" offset="0x0104" depex="Sif( ( EdramSupported _NEQ_ 1 ) )" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/eDRAM Mode" default="0x02" CurrentVal="0x02">
			<options>
				<option text="SW Mode eDRAM Off" value="0x0"/>
				<option text="SW Mode eDRAM On" value="0x1"/>
				<option text="eDRAM HW Mode" value="0x2"/>
			</options>
		</knob>
		<!-- Form: Graphics Configuration -->
		<!-- Graphics Configuration -->
		<knob type="scalar" setupType="numeric" name="GfxTurboIMON" varstoreIndex="03" prompt="Graphics Turbo IMON Current" description="Graphics turbo IMON current values supported (14-31)" size="1" offset="0x0134" depex="Sif( PlatformFlavor _EQU_ 0x4 )" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/Graphics Configuration/Graphics Turbo IMON Current" default="0x1F" CurrentVal="0x1F" min="0xE" max="0x1F" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="SkipExtGfxScan" varstoreIndex="03" prompt="Skip Scaning of External Gfx Card" description="If Enable, it will not scan for External Gfx Card on PEG and PCH PCIE Ports" size="1" offset="0x022E" depex="TRUE" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/Graphics Configuration/Skip Scaning of External Gfx Card" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PrimaryDisplay" varstoreIndex="03" prompt="Primary Display" description="Select which of IGFX/PEG/PCI Graphics device should be Primary Display Or select SG for Switchable Gfx." size="1" offset="0x012D" depex="Sif( ( PlatformType _NEQ_ 0x1  ) OR ( ( PlatformFlavor _NEQ_ 0x1 ) AND ( PlatformFlavor _NEQ_ 0x5 ) AND ( PlatformFlavor _NEQ_ 0x2 ) AND ( PlatformFlavor _NEQ_ 0x3 ) ) )" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/Graphics Configuration/Primary Display" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Auto" value="0x3"/>
				<option text="IGFX" value="0x0"/>
				<option text="PEG" value="0x1"/>
				<option text="PCI" value="0x2"/>
				<option text="SG" value="0x4"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieCardSelect" varstoreIndex="03" prompt="Select PCIE Card" description="Select the card used on the platform  Auto       : Skip GPIO based Power Enable to dGPU  Elk Creek 4: DGPU Power Enable - ActiveLow  PEG Eval   : DGPU Power Enable - ActiveHigh" size="1" offset="0x012E" depex="Sif( ( PlatformType _NEQ_ 0x1  ) OR ( ( PlatformFlavor _NEQ_ 0x1 ) AND ( PlatformFlavor _NEQ_ 0x5 ) AND ( PlatformFlavor _NEQ_ 0x2 ) AND ( PlatformFlavor _NEQ_ 0x3 ) ) )" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/Graphics Configuration/Select PCIE Card" default="0x02" CurrentVal="0x02">
			<options>
				<option text="Auto" value="0x2"/>
				<option text="Elk Creek 4" value="0x0"/>
				<option text="PEG Eval" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PrimaryDisplay_inst_2" varstoreIndex="03" prompt="Primary Display" description="Select which of IGFX/PEG/PCI Graphics device should be Primary Display Or select SG for Switchable Gfx." size="1" offset="0x012D" depex="Sif( PlatformType _NEQ_ 0x2 OR ( ( PlatformFlavor _NEQ_ 0x1 ) AND ( PlatformFlavor _NEQ_ 0x5 ) ) )" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/Graphics Configuration/Primary Display" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Auto" value="0x3"/>
				<option text="IGFX" value="0x0"/>
				<option text="PCI" value="0x2"/>
				<option text="SG" value="0x4"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieCardSelect_inst_2" varstoreIndex="03" prompt="Select PCIE Card" description="Select the card used on the platform  Auto       : Skip GPIO based Power Enable to dGPU  Elk Creek 4: DGPU Power Enable - ActiveLow  PEG Eval   : DGPU Power Enable - ActiveHigh" size="1" offset="0x012E" depex="Sif( PlatformType _NEQ_ 0x2 OR ( ( PlatformFlavor _NEQ_ 0x1 ) AND ( PlatformFlavor _NEQ_ 0x5 ) ) )" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/Graphics Configuration/Select PCIE Card" default="0x02" CurrentVal="0x02">
			<options>
				<option text="Auto" value="0x2"/>
				<option text="Elk Creek 4" value="0x0"/>
				<option text="PEG Eval" value="0x1"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="DelayAfterPwrEn" varstoreIndex="03" prompt="SG Delay After Power Enable" description="Delay in milli-seconds after power enable" size="2" offset="0x012F" depex="Sif( PrimaryDisplay _NEQ_ 4 )" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/Graphics Configuration/SG Delay After Power Enable" default="0x012C" CurrentVal="0x012C" min="0x0" max="0x3E8" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="DelayAfterHoldReset" varstoreIndex="03" prompt="SG Delay After Hold Reset" description="Delay in milli-seconds after hold reset" size="2" offset="0x0131" depex="Sif( PrimaryDisplay _NEQ_ 4 )" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/Graphics Configuration/SG Delay After Hold Reset" default="0x0064" CurrentVal="0x0064" min="0x0" max="0x3E8" step="0x0"/>
		<knob  type="scalar" setupType="oneof" name="PrimaryDisplay_inst_3" varstoreIndex="03" prompt="Primary Display" description="Select which of IGFX/PEG/PCI Graphics device should be Primary Display Or select SG for Switchable Gfx." size="1" offset="0x012D" depex="Sif( PlatformFlavor _NEQ_ 0x4 )" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/Graphics Configuration/Primary Display" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Auto" value="0x3"/>
				<option text="IGFX" value="0x0"/>
				<option text="PEG" value="0x1"/>
				<option text="PCI" value="0x2"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="InternalGraphics" varstoreIndex="03" prompt="Internal Graphics" description="Keep IGFX enabled based on the setup options." size="1" offset="0x0133" depex="TRUE" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/Graphics Configuration/Internal Graphics" default="0x02" CurrentVal="0x02">
			<options>
				<option text="Auto" value="0x2"/>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="GTTSize" varstoreIndex="03" prompt="GTT Size" description="Select the GTT Size " size="1" offset="0x0043" depex="TRUE" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/Graphics Configuration/GTT Size" default="0x03" CurrentVal="0x03">
			<options>
				<option text="2MB" value="0x1"/>
				<option text="4MB" value="0x2"/>
				<option text="8MB" value="0x3"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="ApertureSize" varstoreIndex="03" prompt="Aperture Size" description="Select the Aperture Size    Note : Above 4GB MMIO BIOS assignment is automatically enabled when selecting 2048MB aperture. To use this feature, please disable CSM Support." size="1" offset="0x0044" depex="TRUE" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/Graphics Configuration/Aperture Size" default="0x01" CurrentVal="0x01">
			<options>
				<option text="128MB" value="0x0"/>
				<option text="256MB" value="0x1"/>
				<option text="512MB" value="0x3"/>
				<option text="1024MB" value="0x7"/>
				<option text="2048MB" value="0xF"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="GtPsmiSupport" varstoreIndex="03" prompt="PSMI SUPPORT" description="PSMI Enable/Disable" size="1" offset="0x0045" depex="TRUE" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/Graphics Configuration/PSMI SUPPORT" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="GtPsmiRegionSize" varstoreIndex="03" prompt="PSMI Region Size" description="Select the PSMI Region Size : Range from 32MB to 1024MB" size="1" offset="0x0046" depex="Sif( GtPsmiSupport _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/Graphics Configuration/PSMI Region Size" default="0x00" CurrentVal="0x00">
			<options>
				<option text="32MB" value="0x0"/>
				<option text="288MB" value="0x1"/>
				<option text="544MB" value="0x2"/>
				<option text="800MB" value="0x3"/>
				<option text="1024MB" value="0x4"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="IgdDvmt50PreAlloc" varstoreIndex="03" prompt="DVMT Pre-Allocated" description="Select DVMT 5.0 Pre-Allocated (Fixed) Graphics Memory size used by the Internal Graphics Device." size="1" offset="0x00FB" depex="TRUE" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/Graphics Configuration/DVMT Pre-Allocated" default="0x01" CurrentVal="0x01">
			<options>
				<option text="0M" value="0x0"/>
				<option text="32M" value="0x1"/>
				<option text="64M" value="0x2"/>
				<option text="4M" value="0xF0"/>
				<option text="8M" value="0xF1"/>
				<option text="12M" value="0xF2"/>
				<option text="16M" value="0xF3"/>
				<option text="20M" value="0xF4"/>
				<option text="24M" value="0xF5"/>
				<option text="28M" value="0xF6"/>
				<option text="32M/F7" value="0xF7"/>
				<option text="36M" value="0xF8"/>
				<option text="40M" value="0xF9"/>
				<option text="44M" value="0xFA"/>
				<option text="48M" value="0xFB"/>
				<option text="52M" value="0xFC"/>
				<option text="56M" value="0xFD"/>
				<option text="60M" value="0xFE"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="IgdDvmt50TotalAlloc" varstoreIndex="03" prompt="DVMT Total Gfx Mem" description="Select DVMT5.0 Total Graphic Memory size used by the Internal Graphics Device." size="1" offset="0x00FC" depex="TRUE" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/Graphics Configuration/DVMT Total Gfx Mem" default="0x02" CurrentVal="0x02">
			<options>
				<option text="128M" value="0x1"/>
				<option text="256M" value="0x2"/>
				<option text="MAX" value="0x3"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PeiGraphicsPeimInit" varstoreIndex="03" prompt="Intel Graphics Pei Display Peim" description="Enable/Disable Pei (Early) Display" size="1" offset="0x0049" depex="TRUE" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/Graphics Configuration/Intel Graphics Pei Display Peim" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Enabled" value="0x1"/>
				<option text="Disabled" value="0x0"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PanelPowerEnable" varstoreIndex="03" prompt="VDD Enable" description="Enable/Disable forcing of VDD in the BIOS" size="1" offset="0x0047" depex="Sif( PlatformFlavor _EQU_ 0x4 )" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/Graphics Configuration/VDD Enable" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PmSupport" varstoreIndex="03" prompt="PM Support" description="Enable/Disable PM Support" size="1" offset="0x0048" depex="TRUE" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/Graphics Configuration/PM Support" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Enabled" value="0x1"/>
				<option text="Disabled" value="0x0"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PavpEnable" varstoreIndex="03" prompt="PAVP Enable" description="Enable/Disable PAVP" size="1" offset="0x004A" depex="TRUE" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/Graphics Configuration/PAVP Enable" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Enabled" value="0x1"/>
				<option text="Disabled" value="0x0"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="CdynmaxClampEnable" varstoreIndex="03" prompt="Cdynmax Clamping Enable" description="Enable/Disable Cdynmax Clamping" size="1" offset="0x004E" depex="TRUE" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/Graphics Configuration/Cdynmax Clamping Enable" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Enabled" value="0x1"/>
				<option text="Disabled" value="0x0"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="CdClock" varstoreIndex="03" prompt="Cd Clock Frequency" description="Select the highest Cd Clock frequency supported by the platform" size="1" offset="0x004F" depex="TRUE" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/Graphics Configuration/Cd Clock Frequency" default="0x03" CurrentVal="0x03">
			<options>
				<option text="337.5 Mhz" value="0x0"/>
				<option text="450 Mhz" value="0x1"/>
				<option text="540 Mhz" value="0x2"/>
				<option text="675 Mhz" value="0x3"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="SkipS3CdClockInit" varstoreIndex="03" prompt="Skip CD Clock Init in S3 resume" description="Enabled: Skip Full CD clock initializaton.  Disabled: Initialize the full CD clock in S3 resume due to GOP absent" size="1" offset="0x0269" depex="TRUE" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/Graphics Configuration/Skip CD Clock Init in S3 resume" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Enabled" value="0x1"/>
				<option text="Disabled" value="0x0"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="GopConfigEnable" varstoreIndex="03" prompt="GOP Config Driver Enable" description="Enable/Disable GOP Config Driver" size="1" offset="0x004B" depex="TRUE" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/Graphics Configuration/GOP Config Driver Enable" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Enabled" value="0x1"/>
				<option text="Disabled" value="0x0"/>
			</options>
		</knob>
		<!-- VBT Version Check: 00 -->
		<knob type="scalar" setupType="numeric" name="T3Timing" varstoreIndex="03" prompt="T3 Timing" description="Modify GOP VBT T3 timing (in msec)" size="1" offset="0x004C" depex="Sif( GopConfigEnable _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/Graphics Configuration/T3 Timing" default="0xC8" CurrentVal="0xC8" min="0x0" max="0xFA" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="IuerButtonEnable" varstoreIndex="03" prompt="IUER Button Enable" description="Enable/Disable IUER Button Functionality" size="1" offset="0x0234" depex="TRUE" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/Graphics Configuration/IUER Button Enable" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<!-- Form: DMI/OPI Configuration -->
		<!-- DMI/OPI Configuration -->
		<!-- DMI: X4  Gen3 -->
		<knob  type="scalar" setupType="oneof" name="DmiMaxLinkSpeed" varstoreIndex="03" prompt="DMI Max Link Speed" description="Set DMI Speed Gen1/Gen2/Gen3" size="1" offset="0x0107" depex="Sif( PlatformType _NEQ_ 0x1 )" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/DMI/OPI Configuration/DMI Max Link Speed" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Auto" value="0x0"/>
				<option text="Gen1" value="0x1"/>
				<option text="Gen2" value="0x2"/>
				<option text="Gen3" value="0x3"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="DmiGen3EqPh2Enable" varstoreIndex="03" prompt="DMI Gen3 Eq Phase 2" description="Perform Gen3 Equalization Phase 2" size="1" offset="0x010A" depex="Sif( PlatformType _NEQ_ 0x1 )" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/DMI/OPI Configuration/DMI Gen3 Eq Phase 2" default="0x02" CurrentVal="0x02">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
				<option text="Auto" value="0x2"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="DmiGen3EqPh3Method" varstoreIndex="03" prompt="DMI Gen3 Eq Phase 3 Method" description="Select Method for Gen3 Equalization Phase 3" size="1" offset="0x010B" depex="TRUE" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/DMI/OPI Configuration/DMI Gen3 Eq Phase 3 Method" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Auto" value="0x0"/>
				<option text="Adaptive Hardware Equalization" value="0x1"/>
				<option text="Adaptive Software Equalization" value="0x2"/>
				<option text="Static Equalization" value="0x3"/>
				<option text="Disabled" value="0x4"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="DmiGen3ProgramStaticEq" varstoreIndex="03" prompt="Program Static Phase1 Eq" description="Program Phase1 Presets/CTLEp" size="1" offset="0x010C" depex="Sif( PlatformType _NEQ_ 0x1 )" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/DMI/OPI Configuration/Program Static Phase1 Eq" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="DmiAspm" varstoreIndex="03" prompt="DMI Link ASPM Control" description="Enable/Disable the control of Active State Power Management on SA side of the DMI Link." size="1" offset="0x0129" depex="Sif( PlatformType _NEQ_ 0x1 )" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/DMI/OPI Configuration/DMI Link ASPM Control" default="0x03" CurrentVal="0x03">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="L0s" value="0x1"/>
				<option text="L1" value="0x2"/>
				<option text="L0sL1" value="0x3"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="DmiExtSync" varstoreIndex="03" prompt="DMI Extended Sync Control" description="Enable DMI Extended Synchronization." size="1" offset="0x012A" depex="Sif( PlatformType _NEQ_ 0x1 )" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/DMI/OPI Configuration/DMI Extended Sync Control" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Enabled" value="0x1"/>
				<option text="Disabled" value="0x0"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="DmiDeEmphasis" varstoreIndex="03" prompt="DMI De-emphasis Control" description="Configure the De-emphasis control on DMI" size="1" offset="0x0109" depex="Sif( PlatformType _NEQ_ 0x1 )" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/DMI/OPI Configuration/DMI De-emphasis Control" default="0x01" CurrentVal="0x01">
			<options>
				<option text="-6 dB" value="0x0"/>
				<option text="-3.5 dB" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="DmiIot" varstoreIndex="03" prompt="DMI IOT" description="Enable/Disable DMI IOT" size="1" offset="0x0108" depex="Sif( PlatformType _NEQ_ 0x1 )" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/DMI/OPI Configuration/DMI IOT" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Enabled" value="0x1"/>
				<option text="Disabled" value="0x0"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="SvDmiGen2SpineClockGating" varstoreIndex="00" prompt="DMI Gen2 Spine Clock Gating" description="Enabled/Disable Gen2 Spine Clock Gating for DMI" size="1" offset="0x097F" depex="TRUE" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/DMI/OPI Configuration/DMI Gen2 Spine Clock Gating" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="SvDmiGen3SpineClockGating" varstoreIndex="00" prompt="DMI Gen3 Spine Clock Gating" description="Enabled/Disable Gen3 Spine Clock Gating for DMI" size="1" offset="0x0980" depex="TRUE" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/DMI/OPI Configuration/DMI Gen3 Spine Clock Gating" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="SvDmiL1SpineClockGating" varstoreIndex="00" prompt="DMI L1 Spine Clock Gating" description="Enabled/Disable L1 Spine Clock Gating for DMI" size="1" offset="0x0981" depex="TRUE" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/DMI/OPI Configuration/DMI L1 Spine Clock Gating" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<!-- Form:  Gen3 Root Port Preset value for each Lane -->
		<!--  Gen3 Root Port Preset value for each Lane -->
		<knob type="scalar" setupType="numeric" name="DmiGen3RootPortPreset_0" varstoreIndex="03" prompt=" Lane 0" description=" Value for Lane 0" size="1" offset="0x010D" depex="Sif( PlatformType _NEQ_ 0x1 ) _AND_ Sif( DmiGen3ProgramStaticEq _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/DMI/OPI Configuration/ Gen3 Root Port Preset value for each Lane/ Lane 0" default="0x04" CurrentVal="0x04" min="0x0" max="0x9" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="DmiGen3RootPortPreset_1" varstoreIndex="03" prompt=" Lane 1" description=" Value for Lane 1" size="1" offset="0x010E" depex="Sif( PlatformType _NEQ_ 0x1 ) _AND_ Sif( DmiGen3ProgramStaticEq _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/DMI/OPI Configuration/ Gen3 Root Port Preset value for each Lane/ Lane 1" default="0x04" CurrentVal="0x04" min="0x0" max="0x9" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="DmiGen3RootPortPreset_2" varstoreIndex="03" prompt=" Lane 2" description=" Value for Lane 2" size="1" offset="0x010F" depex="Sif( PlatformType _NEQ_ 0x1 ) _AND_ Sif( DmiGen3ProgramStaticEq _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/DMI/OPI Configuration/ Gen3 Root Port Preset value for each Lane/ Lane 2" default="0x04" CurrentVal="0x04" min="0x0" max="0x9" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="DmiGen3RootPortPreset_3" varstoreIndex="03" prompt=" Lane 3" description=" Value for Lane 3" size="1" offset="0x0110" depex="Sif( PlatformType _NEQ_ 0x1 ) _AND_ Sif( DmiGen3ProgramStaticEq _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/DMI/OPI Configuration/ Gen3 Root Port Preset value for each Lane/ Lane 3" default="0x04" CurrentVal="0x04" min="0x0" max="0x9" step="0x1"/>
		<!-- Form:  Gen3 Endpoint Preset value for each Lane -->
		<!--  Gen3 Endpoint Preset value for each Lane -->
		<knob type="scalar" setupType="numeric" name="DmiGen3EndPointPreset_0" varstoreIndex="03" prompt=" Lane 0" description=" Value for Lane 0" size="1" offset="0x0115" depex="Sif( PlatformType _NEQ_ 0x1 ) _AND_ Sif( DmiGen3ProgramStaticEq _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/DMI/OPI Configuration/ Gen3 Endpoint Preset value for each Lane/ Lane 0" default="0x07" CurrentVal="0x07" min="0x0" max="0x9" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="DmiGen3EndPointPreset_1" varstoreIndex="03" prompt=" Lane 1" description=" Value for Lane 1" size="1" offset="0x0116" depex="Sif( PlatformType _NEQ_ 0x1 ) _AND_ Sif( DmiGen3ProgramStaticEq _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/DMI/OPI Configuration/ Gen3 Endpoint Preset value for each Lane/ Lane 1" default="0x07" CurrentVal="0x07" min="0x0" max="0x9" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="DmiGen3EndPointPreset_2" varstoreIndex="03" prompt=" Lane 2" description=" Value for Lane 2" size="1" offset="0x0117" depex="Sif( PlatformType _NEQ_ 0x1 ) _AND_ Sif( DmiGen3ProgramStaticEq _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/DMI/OPI Configuration/ Gen3 Endpoint Preset value for each Lane/ Lane 2" default="0x07" CurrentVal="0x07" min="0x0" max="0x9" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="DmiGen3EndPointPreset_3" varstoreIndex="03" prompt=" Lane 3" description=" Value for Lane 3" size="1" offset="0x0118" depex="Sif( PlatformType _NEQ_ 0x1 ) _AND_ Sif( DmiGen3ProgramStaticEq _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/DMI/OPI Configuration/ Gen3 Endpoint Preset value for each Lane/ Lane 3" default="0x07" CurrentVal="0x07" min="0x0" max="0x9" step="0x1"/>
		<!-- Form:  Gen3 Endpoint Hint value for each Lane -->
		<!--  Gen3 Endpoint Hint value for each Lane -->
		<knob type="scalar" setupType="numeric" name="DmiGen3EndPointHint_0" varstoreIndex="03" prompt=" Lane 0" description=" Value for Lane 0" size="1" offset="0x011D" depex="Sif( PlatformType _NEQ_ 0x1 ) _AND_ Sif( DmiGen3ProgramStaticEq _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/DMI/OPI Configuration/ Gen3 Endpoint Hint value for each Lane/ Lane 0" default="0x02" CurrentVal="0x02" min="0x0" max="0x6" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="DmiGen3EndPointHint_1" varstoreIndex="03" prompt=" Lane 1" description=" Value for Lane 1" size="1" offset="0x011E" depex="Sif( PlatformType _NEQ_ 0x1 ) _AND_ Sif( DmiGen3ProgramStaticEq _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/DMI/OPI Configuration/ Gen3 Endpoint Hint value for each Lane/ Lane 1" default="0x02" CurrentVal="0x02" min="0x0" max="0x6" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="DmiGen3EndPointHint_2" varstoreIndex="03" prompt=" Lane 2" description=" Value for Lane 2" size="1" offset="0x011F" depex="Sif( PlatformType _NEQ_ 0x1 ) _AND_ Sif( DmiGen3ProgramStaticEq _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/DMI/OPI Configuration/ Gen3 Endpoint Hint value for each Lane/ Lane 2" default="0x02" CurrentVal="0x02" min="0x0" max="0x6" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="DmiGen3EndPointHint_3" varstoreIndex="03" prompt=" Lane 3" description=" Value for Lane 3" size="1" offset="0x0120" depex="Sif( PlatformType _NEQ_ 0x1 ) _AND_ Sif( DmiGen3ProgramStaticEq _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/DMI/OPI Configuration/ Gen3 Endpoint Hint value for each Lane/ Lane 3" default="0x02" CurrentVal="0x02" min="0x0" max="0x6" step="0x1"/>
		<!-- Form: Gen3 RxCTLE Control -->
		<!-- Gen3 RxCTLE Control -->
		<knob type="scalar" setupType="numeric" name="DmiGen3RxCtlePeaking_0" varstoreIndex="03" prompt="Bundle0" description="Gen3 RxCTLE setting for Bundle0 (Lane0, Lane1)" size="1" offset="0x0125" depex="Sif( PlatformType _NEQ_ 0x1 )" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/DMI/OPI Configuration/Gen3 RxCTLE Control/Bundle0" default="0x00" CurrentVal="0x00" min="0x0" max="0xF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="DmiGen3RxCtlePeaking_1" varstoreIndex="03" prompt="Bundle1" description="Gen3 RxCTLE setting for Bundle1 (Lane2, Lane3)" size="1" offset="0x0126" depex="Sif( PlatformType _NEQ_ 0x1 )" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/DMI/OPI Configuration/Gen3 RxCTLE Control/Bundle1" default="0x00" CurrentVal="0x00" min="0x0" max="0xF" step="0x1"/>
		<!-- Form: PEG Port Configuration -->
		<!-- PEG Port Configuration -->
		<!-- PEG 0:1:0: Not Present -->
		<knob  type="scalar" setupType="oneof" name="Peg0Enable" varstoreIndex="03" prompt="  Enable Root Port" description="Enable or Disable the Root Port" size="1" offset="0x0062" depex="Sif( PlatformType _NEQ_ 0x1 )" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/PEG Port Configuration/  Enable Root Port" default="0x02" CurrentVal="0x02">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
				<option text="Auto" value="0x2"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="Peg0MaxLinkSpeed" varstoreIndex="03" prompt="  Max Link Speed" description="Configure PEG 0:1:0 Max Speed" size="1" offset="0x0066" depex="Sif( PlatformType _NEQ_ 0x1 )" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/PEG Port Configuration/  Max Link Speed" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Auto" value="0x0"/>
				<option text="Gen1" value="0x1"/>
				<option text="Gen2" value="0x2"/>
				<option text="Gen3" value="0x3"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="Peg0MaxLinkWidth" varstoreIndex="03" prompt="  Max Link Width" description="Force PEG link to retrain to X1/2/4/8" size="1" offset="0x006A" depex="Sif( PlatformType _NEQ_ 0x1 ) _AND_ Sif( PegPresent_0 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/PEG Port Configuration/  Max Link Width" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Auto" value="0x0"/>
				<option text="Force X1" value="0x1"/>
				<option text="Force X2" value="0x2"/>
				<option text="Force X4" value="0x3"/>
				<option text="Force X8" value="0x4"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="Peg0PowerDownUnusedLanes" varstoreIndex="03" prompt="  Power Down Unused Lanes" description="Power Down Unused Lanes.  Disabled: No power saving  Auto: Bios will power down unused lanes based on the max possible link width" size="1" offset="0x006E" depex="Sif( PlatformType _NEQ_ 0x1 ) _AND_ Sif( PegPresent_0 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/PEG Port Configuration/  Power Down Unused Lanes" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Auto" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="Peg0Gen3EqPh2Enable" varstoreIndex="03" prompt="  Gen3 Eq Phase 2" description="Perform Gen3 Equalization Phase 2" size="1" offset="0x007B" depex="Sif( PlatformType _NEQ_ 0x1 ) _AND_ Sif( PegPresent_0 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/PEG Port Configuration/  Gen3 Eq Phase 2" default="0x02" CurrentVal="0x02">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
				<option text="Auto" value="0x2"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="Peg0Gen3EqPh3Method" varstoreIndex="03" prompt="  Gen3 Eq Phase 3 Method" description="Select Method for Gen3 Equalization Phase 3" size="1" offset="0x0077" depex="Sif( PlatformType _NEQ_ 0x1 )" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/PEG Port Configuration/  Gen3 Eq Phase 3 Method" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Auto" value="0x0"/>
				<option text="Adaptive Hardware Equalization" value="0x1"/>
				<option text="Adaptive Software Equalization" value="0x2"/>
				<option text="Static Equalization" value="0x3"/>
				<option text="Disabled" value="0x4"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PegAspm_0" varstoreIndex="03" prompt="  ASPM" description="Control ASPM support for the PEG 0.  This has no effect if PEG is not the currently active device." size="1" offset="0x0057" depex="TRUE" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/PEG Port Configuration/  ASPM" default="0x04" CurrentVal="0x04">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Auto" value="0x4"/>
				<option text="ASPM L0s" value="0x1"/>
				<option text="ASPM L1" value="0x2"/>
				<option text="ASPM L0sL1" value="0x3"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PegAspmL0s_0" varstoreIndex="03" prompt="    ASPM L0s" description="PEG0: Enable PCIe ASPM L0s." size="1" offset="0x005B" depex="Sif( PegAspm_0 _EQU_ 0x0 OR PegAspm_0 _EQU_ 2 OR PegAspm_0 _EQU_ 4 )" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/PEG Port Configuration/    ASPM L0s" default="0x03" CurrentVal="0x03">
			<options>
				<option text="Root Port Only" value="0x1"/>
				<option text="Endpoint Port Only" value="0x2"/>
				<option text="Both Root and Endpoint Ports" value="0x3"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PegDeEmphasis_0" varstoreIndex="03" prompt="  De-emphasis Control" description="PEG0: Configure the De-emphasis control on PEG" size="1" offset="0x007F" depex="TRUE" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/PEG Port Configuration/  De-emphasis Control" default="0x01" CurrentVal="0x01">
			<options>
				<option text="-6 dB" value="0x0"/>
				<option text="-3.5 dB" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="Peg0ObffEnable" varstoreIndex="03" prompt="  OBFF" description="CPU PEG0 (0,1,0) OBFF Enable/Disable" size="1" offset="0x008B" depex="TRUE" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/PEG Port Configuration/  OBFF" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="Peg0LtrEnable" varstoreIndex="03" prompt="  LTR" description="CPU PEG0 (0,1,0) Latency Reporting Enable/Disable" size="1" offset="0x0087" depex="TRUE" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/PEG Port Configuration/  LTR" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="PegSlotPowerLimitValue_0" varstoreIndex="03" prompt="  PEG0 Slot Power Limit Value" description="Sets the upper limit on power supplied by slot. Power limit (in Watts) is calculated by multiplying this value by the Slot Power Limit Scale. Values 0-255" size="1" offset="0x00DE" depex="TRUE" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/PEG Port Configuration/  PEG0 Slot Power Limit Value" default="0x4B" CurrentVal="0x4B" min="0x0" max="0xFF" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="PegSlotPowerLimitScale_0" varstoreIndex="03" prompt="  PEG0 Slot Power Limit Scale" description="Select the scale used for the Slot Power Limit Value." size="1" offset="0x00DA" depex="TRUE" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/PEG Port Configuration/  PEG0 Slot Power Limit Scale" default="0x00" CurrentVal="0x00">
			<options>
				<option text="1.0x" value="0x0"/>
				<option text="0.1x" value="0x1"/>
				<option text="0.01x" value="0x2"/>
				<option text="0.001x" value="0x3"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="PegPhysicalSlotNumber_0" varstoreIndex="03" prompt="  PEG0 Physical Slot Number" description="Set the physical slot number attached to this Port. The number has to be globally unique within the chassis. Values  0-8191" size="2" offset="0x00E2" depex="TRUE" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/PEG Port Configuration/  PEG0 Physical Slot Number" default="0x0001" CurrentVal="0x0001" min="0x0" max="0x1FFF" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="PegRootPortHPE_0" varstoreIndex="03" prompt="PEG0 Hotplug" description="PCI Express Hot Plug Enable/Disable" size="1" offset="0x00D6" depex="Sif( Peg0Enable _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/PEG Port Configuration/PEG0 Hotplug" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="PegExtraBusRsvd_0" varstoreIndex="03" prompt="Extra Bus Reserved" description="Extra Bus Reserved (0-7) for bridges behind this Root Bridge." size="1" offset="0x00EA" depex="Sif( PegRootPortHPE_0 _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/PEG Port Configuration/Extra Bus Reserved" default="0x00" CurrentVal="0x00" min="0x0" max="0x7" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PegMemRsvd_0" varstoreIndex="03" prompt="Reseved Memory" description="Reserved Memory for this Root Bridge (1-4096) MB" size="2" offset="0x00ED" depex="Sif( PegRootPortHPE_0 _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/PEG Port Configuration/Reseved Memory" default="0x000A" CurrentVal="0x000A" min="0x1" max="0x14" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PegIoRsvd_0" varstoreIndex="03" prompt="Reserved I/O" description="Reserved I/O (4K/8K/12K/16K/20K) Range for this Root Bridge." size="1" offset="0x00F3" depex="Sif( PegRootPortHPE_0 _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/PEG Port Configuration/Reserved I/O" default="0x04" CurrentVal="0x04" min="0x4" max="0x14" step="0x4"/>
		<!-- PEG 0:1:1: Not Present -->
		<knob  type="scalar" setupType="oneof" name="Peg1Enable" varstoreIndex="03" prompt="  Enable Root Port" description="Enable or Disable the Root Port" size="1" offset="0x0063" depex="TRUE" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/PEG Port Configuration/  Enable Root Port" default="0x02" CurrentVal="0x02">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
				<option text="Auto" value="0x2"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="Peg1MaxLinkSpeed" varstoreIndex="03" prompt="  Max Link Speed" description="Configure PEG 0:1:1 Max Speed" size="1" offset="0x0067" depex="TRUE" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/PEG Port Configuration/  Max Link Speed" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Auto" value="0x0"/>
				<option text="Gen1" value="0x1"/>
				<option text="Gen2" value="0x2"/>
				<option text="Gen3" value="0x3"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="Peg1MaxLinkWidth" varstoreIndex="03" prompt="  Max Link Width" description="Force PEG link to retrain to X1/2/4/8" size="1" offset="0x006B" depex="Sif( PegPresent_1 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/PEG Port Configuration/  Max Link Width" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Auto" value="0x0"/>
				<option text="Force X1" value="0x1"/>
				<option text="Force X2" value="0x2"/>
				<option text="Force X4" value="0x3"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="Peg1PowerDownUnusedLanes" varstoreIndex="03" prompt="  Power Down Unused Lanes" description="Power Down Unused Lanes.  Disabled: No power saving  Auto: Bios will power down unused lanes based on the max possible link width" size="1" offset="0x006F" depex="Sif( PegPresent_1 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/PEG Port Configuration/  Power Down Unused Lanes" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Auto" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="Peg1Gen3EqPh2Enable" varstoreIndex="03" prompt="  Gen3 Eq Phase 2" description="Perform Gen3 Equalization Phase 2" size="1" offset="0x007C" depex="Sif( PegPresent_1 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/PEG Port Configuration/  Gen3 Eq Phase 2" default="0x02" CurrentVal="0x02">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
				<option text="Auto" value="0x2"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="Peg1Gen3EqPh3Method" varstoreIndex="03" prompt="  Gen3 Eq Phase 3 Method" description="Select Method for Gen3 Equalization Phase 3" size="1" offset="0x0078" depex="TRUE" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/PEG Port Configuration/  Gen3 Eq Phase 3 Method" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Auto" value="0x0"/>
				<option text="Adaptive Hardware Equalization" value="0x1"/>
				<option text="Adaptive Software Equalization" value="0x2"/>
				<option text="Static Equalization" value="0x3"/>
				<option text="Disabled" value="0x4"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PegAspm_1" varstoreIndex="03" prompt="  ASPM" description="Control ASPM support for the PEG 1.  This has no effect if PEG is not the currently active device." size="1" offset="0x0058" depex="TRUE" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/PEG Port Configuration/  ASPM" default="0x04" CurrentVal="0x04">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Auto" value="0x4"/>
				<option text="ASPM L0s" value="0x1"/>
				<option text="ASPM L1" value="0x2"/>
				<option text="ASPM L0sL1" value="0x3"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PegAspmL0s_1" varstoreIndex="03" prompt="    ASPM L0s" description="PEG1: Enable PCIe ASPM L0s." size="1" offset="0x005C" depex="Sif( PegAspm_1 _EQU_ 0x0 OR PegAspm_1 _EQU_ 2 OR PegAspm_1 _EQU_ 4 )" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/PEG Port Configuration/    ASPM L0s" default="0x03" CurrentVal="0x03">
			<options>
				<option text="Root Port Only" value="0x1"/>
				<option text="Endpoint Port Only" value="0x2"/>
				<option text="Both Root and Endpoint Ports" value="0x3"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PegDeEmphasis_1" varstoreIndex="03" prompt="  De-emphasis Control" description="PEG1: Configure the De-emphasis control on PEG" size="1" offset="0x0080" depex="TRUE" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/PEG Port Configuration/  De-emphasis Control" default="0x01" CurrentVal="0x01">
			<options>
				<option text="-6 dB" value="0x0"/>
				<option text="-3.5 dB" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="Peg1ObffEnable" varstoreIndex="03" prompt="  OBFF" description="CPU PEG1 (0,1,1) OBFF Enable/Disable" size="1" offset="0x008C" depex="TRUE" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/PEG Port Configuration/  OBFF" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="Peg1LtrEnable" varstoreIndex="03" prompt="  LTR" description="CPU PEG1 (0,1,1) Latency Reporting Enable/Disable" size="1" offset="0x0088" depex="TRUE" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/PEG Port Configuration/  LTR" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="PegSlotPowerLimitValue_1" varstoreIndex="03" prompt="  PEG1 Slot Power Limit Value" description="Sets the upper limit on power supplied by slot. Power limit (in Watts) is calculated by multiplying this value by the Slot Power Limit Scale. Values 0-255" size="1" offset="0x00DF" depex="TRUE" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/PEG Port Configuration/  PEG1 Slot Power Limit Value" default="0x4B" CurrentVal="0x4B" min="0x0" max="0xFF" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="PegSlotPowerLimitScale_1" varstoreIndex="03" prompt="  PEG1 Slot Power Limit Scale" description="Select the scale used for the Slot Power Limit Value." size="1" offset="0x00DB" depex="TRUE" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/PEG Port Configuration/  PEG1 Slot Power Limit Scale" default="0x00" CurrentVal="0x00">
			<options>
				<option text="1.0x" value="0x0"/>
				<option text="0.1x" value="0x1"/>
				<option text="0.01x" value="0x2"/>
				<option text="0.001x" value="0x3"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="PegPhysicalSlotNumber_1" varstoreIndex="03" prompt="  PEG1 Physical Slot Number" description="Set the physical slot number attached to this Port. The number has to be globally unique within the chassis. Values  0-8191" size="2" offset="0x00E4" depex="TRUE" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/PEG Port Configuration/  PEG1 Physical Slot Number" default="0x0002" CurrentVal="0x0002" min="0x0" max="0x1FFF" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="PegRootPortHPE_1" varstoreIndex="03" prompt="PEG1 Hotplug" description="PCI Express Hot Plug Enable/Disable" size="1" offset="0x00D7" depex="Sif( Peg1Enable _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/PEG Port Configuration/PEG1 Hotplug" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="PegExtraBusRsvd_1" varstoreIndex="03" prompt="Extra Bus Reserved" description="Extra Bus Reserved (0-7) for bridges behind this Root Bridge." size="1" offset="0x00EB" depex="Sif( PegRootPortHPE_1 _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/PEG Port Configuration/Extra Bus Reserved" default="0x00" CurrentVal="0x00" min="0x0" max="0x7" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PegMemRsvd_1" varstoreIndex="03" prompt="Reseved Memory" description="Reserved Memory for this Root Bridge (1-4096) MB" size="2" offset="0x00EF" depex="Sif( PegRootPortHPE_1 _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/PEG Port Configuration/Reseved Memory" default="0x000A" CurrentVal="0x000A" min="0x1" max="0x14" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PegIoRsvd_1" varstoreIndex="03" prompt="Reserved I/O" description="Reserved I/O (4K/8K/12K/16K/20K) Range for this Root Bridge." size="1" offset="0x00F4" depex="Sif( PegRootPortHPE_1 _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/PEG Port Configuration/Reserved I/O" default="0x04" CurrentVal="0x04" min="0x4" max="0x14" step="0x4"/>
		<!-- PEG 0:1:2: Not Present -->
		<knob  type="scalar" setupType="oneof" name="Peg2Enable" varstoreIndex="03" prompt="  Enable Root Port" description="Enable or Disable the Root Port" size="1" offset="0x0064" depex="Sif( PlatformFlavor _EQU_ 0x4 )" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/PEG Port Configuration/  Enable Root Port" default="0x02" CurrentVal="0x02">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
				<option text="Auto" value="0x2"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="Peg2MaxLinkSpeed" varstoreIndex="03" prompt="  Max Link Speed" description="Configure PEG 0:1:2 Max Speed" size="1" offset="0x0068" depex="Sif( PlatformFlavor _EQU_ 0x4 )" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/PEG Port Configuration/  Max Link Speed" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Auto" value="0x0"/>
				<option text="Gen1" value="0x1"/>
				<option text="Gen2" value="0x2"/>
				<option text="Gen3" value="0x3"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="Peg2MaxLinkWidth" varstoreIndex="03" prompt="  Max Link Width" description="Force PEG link to retrain to X1/2/4/8" size="1" offset="0x006C" depex="Sif( PegPresent_2 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/PEG Port Configuration/  Max Link Width" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Auto" value="0x0"/>
				<option text="Force X1" value="0x1"/>
				<option text="Force X2" value="0x2"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="Peg2PowerDownUnusedLanes" varstoreIndex="03" prompt="  Power Down Unused Lanes" description="Power Down Unused Lanes.  Disabled: No power saving  Auto: Bios will power down unused lanes based on the max possible link width" size="1" offset="0x0070" depex="Sif( PegPresent_2 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/PEG Port Configuration/  Power Down Unused Lanes" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Auto" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="Peg2Gen3EqPh2Enable" varstoreIndex="03" prompt="  Gen3 Eq Phase 2" description="Perform Gen3 Equalization Phase 2" size="1" offset="0x007D" depex="Sif( PegPresent_2 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/PEG Port Configuration/  Gen3 Eq Phase 2" default="0x02" CurrentVal="0x02">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
				<option text="Auto" value="0x2"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="Peg2Gen3EqPh3Method" varstoreIndex="03" prompt="  Gen3 Eq Phase 3 Method" description="Select Method for Gen3 Equalization Phase 3" size="1" offset="0x0079" depex="TRUE" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/PEG Port Configuration/  Gen3 Eq Phase 3 Method" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Auto" value="0x0"/>
				<option text="Adaptive Hardware Equalization" value="0x1"/>
				<option text="Adaptive Software Equalization" value="0x2"/>
				<option text="Static Equalization" value="0x3"/>
				<option text="Disabled" value="0x4"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PegAspm_2" varstoreIndex="03" prompt="  ASPM" description="Control ASPM support for the PEG 2.  This has no effect if PEG is not the currently active device." size="1" offset="0x0059" depex="TRUE" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/PEG Port Configuration/  ASPM" default="0x04" CurrentVal="0x04">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Auto" value="0x4"/>
				<option text="ASPM L0s" value="0x1"/>
				<option text="ASPM L1" value="0x2"/>
				<option text="ASPM L0sL1" value="0x3"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PegAspmL0s_2" varstoreIndex="03" prompt="    ASPM L0s" description="PEG2: Enable PCIe ASPM L0s." size="1" offset="0x005D" depex="Sif( PegAspm_2 _EQU_ 0x0 OR PegAspm_2 _EQU_ 2 OR PegAspm_2 _EQU_ 4 )" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/PEG Port Configuration/    ASPM L0s" default="0x03" CurrentVal="0x03">
			<options>
				<option text="Root Port Only" value="0x1"/>
				<option text="Endpoint Port Only" value="0x2"/>
				<option text="Both Root and Endpoint Ports" value="0x3"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PegDeEmphasis_2" varstoreIndex="03" prompt="  De-emphasis Control" description="PEG2: Configure the De-emphasis control on PEG" size="1" offset="0x0081" depex="TRUE" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/PEG Port Configuration/  De-emphasis Control" default="0x01" CurrentVal="0x01">
			<options>
				<option text="-6 dB" value="0x0"/>
				<option text="-3.5 dB" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="Peg2ObffEnable" varstoreIndex="03" prompt="  OBFF" description="CPU PEG2 (0,1,2) OBFF Enable/Disable" size="1" offset="0x008D" depex="TRUE" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/PEG Port Configuration/  OBFF" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="Peg2LtrEnable" varstoreIndex="03" prompt="  LTR" description="CPU PEG2 (0,1,2) Latency Reporting Enable/Disable" size="1" offset="0x0089" depex="TRUE" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/PEG Port Configuration/  LTR" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="PegSlotPowerLimitValue_2" varstoreIndex="03" prompt="  PEG2 Slot Power Limit Value" description="Sets the upper limit on power supplied by slot. Power limit (in Watts) is calculated by multiplying this value by the Slot Power Limit Scale. Values 0-255" size="1" offset="0x00E0" depex="TRUE" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/PEG Port Configuration/  PEG2 Slot Power Limit Value" default="0x4B" CurrentVal="0x4B" min="0x0" max="0xFF" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="PegSlotPowerLimitScale_2" varstoreIndex="03" prompt="  PEG2 Slot Power Limit Scale" description="Select the scale used for the Slot Power Limit Value." size="1" offset="0x00DC" depex="TRUE" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/PEG Port Configuration/  PEG2 Slot Power Limit Scale" default="0x00" CurrentVal="0x00">
			<options>
				<option text="1.0x" value="0x0"/>
				<option text="0.1x" value="0x1"/>
				<option text="0.01x" value="0x2"/>
				<option text="0.001x" value="0x3"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="PegPhysicalSlotNumber_2" varstoreIndex="03" prompt="  PEG2 Physical Slot Number" description="Set the physical slot number attached to this Port. The number has to be globally unique within the chassis. Values  0-8191" size="2" offset="0x00E6" depex="TRUE" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/PEG Port Configuration/  PEG2 Physical Slot Number" default="0x0003" CurrentVal="0x0003" min="0x0" max="0x1FFF" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="PegRootPortHPE_2" varstoreIndex="03" prompt="PEG2 Hotplug" description="PCI Express Hot Plug Enable/Disable" size="1" offset="0x00D8" depex="Sif( Peg2Enable _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/PEG Port Configuration/PEG2 Hotplug" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="PegExtraBusRsvd_2" varstoreIndex="03" prompt="Extra Bus Reserved" description="Extra Bus Reserved (0-7) for bridges behind this Root Bridge." size="1" offset="0x00EC" depex="Sif( PegRootPortHPE_2 _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/PEG Port Configuration/Extra Bus Reserved" default="0x00" CurrentVal="0x00" min="0x0" max="0x7" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PegMemRsvd_2" varstoreIndex="03" prompt="Reseved Memory" description="Reserved Memory for this Root Bridge (1-4096) MB" size="2" offset="0x00F1" depex="Sif( PegRootPortHPE_2 _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/PEG Port Configuration/Reseved Memory" default="0x000A" CurrentVal="0x000A" min="0x1" max="0x14" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PegIoRsvd_2" varstoreIndex="03" prompt="Reserved I/O" description="Reserved I/O (4K/8K/12K/16K/20K) Range for this Root Bridge." size="1" offset="0x00F5" depex="Sif( PegRootPortHPE_2 _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/PEG Port Configuration/Reserved I/O" default="0x04" CurrentVal="0x04" min="0x4" max="0x14" step="0x4"/>
		<!-- PEG 0:6:0: Not Present -->
		<knob  type="scalar" setupType="oneof" name="Peg3Enable" varstoreIndex="03" prompt="  Enable Root Port" description="Enable or Disable the Root Port" size="1" offset="0x0065" depex="Sif( PlatformFlavor _EQU_ 0x4 )" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/PEG Port Configuration/  Enable Root Port" default="0x02" CurrentVal="0x02">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
				<option text="Auto" value="0x2"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="Peg3MaxLinkSpeed" varstoreIndex="03" prompt="  Max Link Speed" description="Configure PEG 0:6:0 Max Speed" size="1" offset="0x0069" depex="Sif( PlatformFlavor _EQU_ 0x4 )" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/PEG Port Configuration/  Max Link Speed" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Auto" value="0x0"/>
				<option text="Gen1" value="0x1"/>
				<option text="Gen2" value="0x2"/>
				<option text="Gen3" value="0x3"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="Peg3MaxLinkWidth" varstoreIndex="03" prompt="  Max Link Width" description="Force PEG link to retrain to X1/2/4/8" size="1" offset="0x006D" depex="Sif( PegPresent_3 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/PEG Port Configuration/  Max Link Width" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Auto" value="0x0"/>
				<option text="Force X1" value="0x1"/>
				<option text="Force X2" value="0x2"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="Peg3PowerDownUnusedLanes" varstoreIndex="03" prompt="  Power Down Unused Lanes" description="Power Down Unused Lanes.  Disabled: No power saving  Auto: Bios will power down unused lanes based on the max possible link width" size="1" offset="0x0071" depex="Sif( PegPresent_3 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/PEG Port Configuration/  Power Down Unused Lanes" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Auto" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="Peg3Gen3EqPh2Enable" varstoreIndex="03" prompt="  Gen3 Eq Phase 2" description="Perform Gen3 Equalization Phase 2" size="1" offset="0x007E" depex="Sif( PegPresent_3 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/PEG Port Configuration/  Gen3 Eq Phase 2" default="0x02" CurrentVal="0x02">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
				<option text="Auto" value="0x2"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="Peg3Gen3EqPh3Method" varstoreIndex="03" prompt="  Gen3 Eq Phase 3 Method" description="Select Method for Gen3 Equalization Phase 3" size="1" offset="0x007A" depex="TRUE" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/PEG Port Configuration/  Gen3 Eq Phase 3 Method" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Auto" value="0x0"/>
				<option text="Adaptive Hardware Equalization" value="0x1"/>
				<option text="Adaptive Software Equalization" value="0x2"/>
				<option text="Static Equalization" value="0x3"/>
				<option text="Disabled" value="0x4"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PegAspm_3" varstoreIndex="03" prompt="  ASPM" description="Control ASPM support for the PEG 3.  This has no effect if PEG is not the currently active device." size="1" offset="0x005A" depex="TRUE" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/PEG Port Configuration/  ASPM" default="0x04" CurrentVal="0x04">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Auto" value="0x4"/>
				<option text="ASPM L0s" value="0x1"/>
				<option text="ASPM L1" value="0x2"/>
				<option text="ASPM L0sL1" value="0x3"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PegAspmL0s_3" varstoreIndex="03" prompt="    ASPM L0s" description="PEG3: Enable PCIe ASPM L0s." size="1" offset="0x005E" depex="Sif( PegAspm_3 _EQU_ 0x0 OR PegAspm_3 _EQU_ 2 OR PegAspm_3 _EQU_ 4 )" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/PEG Port Configuration/    ASPM L0s" default="0x03" CurrentVal="0x03">
			<options>
				<option text="Root Port Only" value="0x1"/>
				<option text="Endpoint Port Only" value="0x2"/>
				<option text="Both Root and Endpoint Ports" value="0x3"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PegDeEmphasis_3" varstoreIndex="03" prompt="  De-emphasis Control" description="PEG3: Configure the De-emphasis control on PEG" size="1" offset="0x0082" depex="TRUE" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/PEG Port Configuration/  De-emphasis Control" default="0x01" CurrentVal="0x01">
			<options>
				<option text="-6 dB" value="0x0"/>
				<option text="-3.5 dB" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="Peg3ObffEnable" varstoreIndex="03" prompt="  OBFF" description="CPU PEG3 (0,6,0) OBFF Enable/Disable" size="1" offset="0x008E" depex="TRUE" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/PEG Port Configuration/  OBFF" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="Peg3LtrEnable" varstoreIndex="03" prompt="  LTR" description="CPU PEG3 (0,6,0) Latency Reporting Enable/Disable" size="1" offset="0x008A" depex="TRUE" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/PEG Port Configuration/  LTR" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="PegSlotPowerLimitValue_3" varstoreIndex="03" prompt="  PEG3 Slot Power Limit Value" description="Sets the upper limit on power supplied by slot. Power limit (in Watts) is calculated by multiplying this value by the Slot Power Limit Scale. Values 0-255" size="1" offset="0x00E1" depex="TRUE" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/PEG Port Configuration/  PEG3 Slot Power Limit Value" default="0x4B" CurrentVal="0x4B" min="0x0" max="0xFF" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="PegSlotPowerLimitScale_3" varstoreIndex="03" prompt="  PEG3 Slot Power Limit Scale" description="Select the scale used for the Slot Power Limit Value." size="1" offset="0x00DD" depex="TRUE" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/PEG Port Configuration/  PEG3 Slot Power Limit Scale" default="0x00" CurrentVal="0x00">
			<options>
				<option text="1.0x" value="0x0"/>
				<option text="0.1x" value="0x1"/>
				<option text="0.01x" value="0x2"/>
				<option text="0.001x" value="0x3"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="PegPhysicalSlotNumber_3" varstoreIndex="03" prompt="  PEG3 Physical Slot Number" description="Set the physical slot number attached to this Port. The number has to be globally unique within the chassis. Values  0-8191" size="2" offset="0x00E8" depex="TRUE" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/PEG Port Configuration/  PEG3 Physical Slot Number" default="0x0003" CurrentVal="0x0003" min="0x0" max="0x1FFF" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="PegRootPortHPE_3" varstoreIndex="03" prompt="PEG2 Hotplug" description="PCI Express Hot Plug Enable/Disable" size="1" offset="0x00D9" depex="Sif( Peg3Enable _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/PEG Port Configuration/PEG2 Hotplug" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PegMaxPayload_0" varstoreIndex="03" prompt="PEG0 Max Payload size" description="Select PEG0 Max Payload Size; Choose Auto(Default Device Capability) or force to 128/256 Bytes" size="1" offset="0x0083" depex="Sif( ( PegPresent_0 _EQU_ 0x0 ) OR ( _LIST_ FirmwareConfiguration _EQU_ 0 1 ) )" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/PEG Port Configuration/PEG0 Max Payload size" default="0xFF" CurrentVal="0xFF">
			<options>
				<option text="Auto" value="0xFF"/>
				<option text="128 TLP" value="0x0"/>
				<option text="256 TLP" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PegMaxPayload_1" varstoreIndex="03" prompt="PEG1 Max Payload size" description="Select PEG1 Max Payload Size; Choose Auto(Default Device Capability) or force to 128/256 Bytes" size="1" offset="0x0084" depex="Sif( ( PegPresent_1 _EQU_ 0x0 ) OR ( _LIST_ FirmwareConfiguration _EQU_ 0 1 ) )" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/PEG Port Configuration/PEG1 Max Payload size" default="0xFF" CurrentVal="0xFF">
			<options>
				<option text="Auto" value="0xFF"/>
				<option text="128 TLP" value="0x0"/>
				<option text="256 TLP" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PegMaxPayload_2" varstoreIndex="03" prompt="PEG2 Max Payload size" description="Select PEG2 Max Payload Size; Choose Auto(Default Device Capability) or force to 128/256 Bytes" size="1" offset="0x0085" depex="Sif( ( PegPresent_2 _EQU_ 0x0 ) OR ( _LIST_ FirmwareConfiguration _EQU_ 0 1 ) )" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/PEG Port Configuration/PEG2 Max Payload size" default="0xFF" CurrentVal="0xFF">
			<options>
				<option text="Auto" value="0xFF"/>
				<option text="128 TLP" value="0x0"/>
				<option text="256 TLP" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PegMaxPayload_3" varstoreIndex="03" prompt="PEG3 Max Payload size" description="Select PEG3 Max Payload Size; Choose Auto(Default Device Capability) or force to 128/256 Bytes" size="1" offset="0x0086" depex="Sif( ( PegPresent_3 _EQU_ 0x0 ) OR ( _LIST_ FirmwareConfiguration _EQU_ 0 1 ) )" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/PEG Port Configuration/PEG3 Max Payload size" default="0xFF" CurrentVal="0xFF">
			<options>
				<option text="Auto" value="0xFF"/>
				<option text="128 TLP" value="0x0"/>
				<option text="256 TLP" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="TestBootC7Allowed" varstoreIndex="03" prompt="Boot-time C7 Allowed" description="Enable/Disable the entry to C7 state [Boot-time control]" size="1" offset="0x0061" depex="TRUE" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/PEG Port Configuration/Boot-time C7 Allowed" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Platform-POR" value="0x0"/>
				<option text="Enabled" value="0x1"/>
				<option text="Disabled" value="0x2"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PegRtd3" varstoreIndex="03" prompt="PEG RTD3 Support" description="RTD3 support for PEG port" size="1" offset="0x0060" depex="TRUE" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/PEG Port Configuration/PEG RTD3 Support" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Enabled" value="0x1"/>
				<option text="Disabled" value="0x0"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="C7Allowed" varstoreIndex="03" prompt="Run-time C7 Allowed" description="Enable/Disable the entry to C7 state [Run-time control]. Don?t enable this feature until you have all the appropriate Save/Restore Controller/Endpoint state" size="1" offset="0x005F" depex="TRUE" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/PEG Port Configuration/Run-time C7 Allowed" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Enabled" value="0x1"/>
				<option text="Disabled" value="0x0"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="InitAspmAfterOprom" varstoreIndex="03" prompt="Program PCIe ASPM after OpROM" description="Enabled: PCIe ASPM will be programmed after OpROM.  Disabled: PCIe ASPM will be programmed before OpROM." size="1" offset="0x00CB" depex="TRUE" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/PEG Port Configuration/Program PCIe ASPM after OpROM" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PegGen3ProgramStaticEq" varstoreIndex="03" prompt="Program Static Phase1 Eq" description="Program Phase1 Presets/CTLEp" size="1" offset="0x008F" depex="TRUE" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/PEG Port Configuration/Program Static Phase1 Eq" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<!-- Gen3 Adaptive Software Equalization:  -->
		<knob  type="scalar" setupType="oneof" name="Gen3SwEqAlwaysAttempt" varstoreIndex="03" prompt="  Always Attempt SW EQ" description="Always Attempt SW EQ, even it has been done once" size="1" offset="0x00CA" depex="TRUE" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/PEG Port Configuration/  Always Attempt SW EQ" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="Gen3SwEqNumberOfPresets" varstoreIndex="03" prompt="  Number of Presets to test" description="Choose between 7,3,5,8 and 0-9. Auto - current default (7,3,5,8)  Do not change from the default unless debugging." size="1" offset="0x00D5" depex="TRUE" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/PEG Port Configuration/  Number of Presets to test" default="0x02" CurrentVal="0x02">
			<options>
				<option text="7, 3, 5, 8" value="0x0"/>
				<option text="0 - 9" value="0x1"/>
				<option text="Auto" value="0x2"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PegGen3AllowGpioReset" varstoreIndex="03" prompt="  Allow PERST# GPIO Usage" description="Enable/Disable GPIO-based resets to PEG endpoint(s) during margin search, if needed" size="1" offset="0x00CC" depex="TRUE" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/PEG Port Configuration/  Allow PERST# GPIO Usage" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="Gen3SwEqEnableVocTest" varstoreIndex="03" prompt="  SW EQ Enable VOC" description="Select Jitter n VOC test mode (default) or Jitter only test mode.  Auto will current default (Enabled)" size="1" offset="0x00D0" depex="TRUE" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/PEG Port Configuration/  SW EQ Enable VOC" default="0x02" CurrentVal="0x02">
			<options>
				<option text="Jitter Only Test Mode" value="0x0"/>
				<option text="Jitter n VOC Test Mode" value="0x1"/>
				<option text="Auto" value="0x2"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="Gen3SwEqJitterDwellTime" varstoreIndex="03" prompt="  Jitter Dwell Time" description="PEG Gen3 Preset Search dwell time [0..65535] in [usec]" size="2" offset="0x00C8" depex="TRUE" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/PEG Port Configuration/  Jitter Dwell Time" default="0x0BB8" CurrentVal="0x0BB8" min="0x0" max="0xFFFF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="Gen3SwEqJitterErrorTarget" varstoreIndex="03" prompt="  Jitter Error Target" description="The margin search error target value [1..65535]" size="2" offset="0x00CD" depex="TRUE" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/PEG Port Configuration/  Jitter Error Target" default="0x0002" CurrentVal="0x0002" min="0x1" max="0xFFFF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="Gen3SwEqVocDwellTime" varstoreIndex="03" prompt="  VOC Dwell Time" description="The VOC margin search dwell time [0..65535] in [usec]" size="2" offset="0x00D1" depex="TRUE" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/PEG Port Configuration/  VOC Dwell Time" default="0x2710" CurrentVal="0x2710" min="0x0" max="0xFFFF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="Gen3SwEqVocErrorTarget" varstoreIndex="03" prompt="  VOC Error Target" description="The VOC margin search error target value [1..65535]" size="2" offset="0x00D3" depex="TRUE" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/PEG Port Configuration/  VOC Error Target" default="0x0002" CurrentVal="0x0002" min="0x1" max="0xFFFF" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="PegGenerateBdatMarginTable" varstoreIndex="03" prompt="Generate BDAT PEG Margin Data" description="Enable to generate BDAT PCIe margin tables" size="1" offset="0x00CF" depex="TRUE" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/PEG Port Configuration/Generate BDAT PEG Margin Data" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Generate Port Jitter Data" value="0x1"/>
				<option text="Generate Lane Jitter Data" value="0x2"/>
				<option text="Generate Lane Jitter n VOC Data" value="0x3"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PegImrEnable" varstoreIndex="03" prompt="PEG IMR" description="Enable/Disable PEG IMR  PCIe IMR can either be enabled on the SA or PCH but not both simultaneously" size="1" offset="0x026A" depex="Sif( ( ( CpuFamilyModel _NEQ_ 0x670 ) AND ( CpuExtendedFamilyModel _EQU_ 6 ) ) ) _AND_ Gif( PcieImrEnable _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/PEG Port Configuration/PEG IMR" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="PegImrSize" varstoreIndex="03" prompt="PEG IMR Size" description="PEG Reserved Memory Size to be requested in MB.  Maximum value of 1024 MB   Value should be 2 power N, where N-0 to 10" size="2" offset="0x026B" depex="Sif( ( ( CpuFamilyModel _NEQ_ 0x670 ) AND ( CpuExtendedFamilyModel _EQU_ 6 ) ) ) _AND_ Sif( PegImrEnable _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/PEG Port Configuration/PEG IMR Size" default="0x0000" CurrentVal="0x0000" min="0x0" max="0x400" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="Nvar3_ImrRpSelection" varstoreIndex="03" prompt="RP index for IMR" description="Selects which root port will be associated with IMR" size="1" offset="0x026D" depex="Sif( ( ( CpuFamilyModel _NEQ_ 0x670 ) AND ( CpuExtendedFamilyModel _EQU_ 6 ) ) ) _AND_ Sif( PegImrEnable _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/PEG Port Configuration/RP index for IMR" default="0x01" CurrentVal="0x01" min="0x1" max="0x4" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="PegRxCemTestingMode" varstoreIndex="03" prompt="PCIe Rx CEM Test Mode" description="Enable/Disable PEG Rx CEM Loopback Mode" size="1" offset="0x0072" depex="TRUE" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/PEG Port Configuration/PCIe Rx CEM Test Mode" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="PegRxCemLoopbackLane" varstoreIndex="03" prompt="  PEG Lane number for Test" description="  PEG Lane number for Rx CEM Loopback mode (0 ~ 15)" size="1" offset="0x0073" depex="Sif( PegRxCemTestingMode _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/PEG Port Configuration/  PEG Lane number for Test" default="0x00" CurrentVal="0x00" min="0x0" max="0xF" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="PegRxCemNonProtocolAwareness" varstoreIndex="03" prompt="  Non-Protocol Awareness" description="  Enable/Disable Non-Protocol Awareness" size="1" offset="0x0074" depex="Sif( PegRxCemTestingMode _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/PEG Port Configuration/  Non-Protocol Awareness" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PegDisableSpreadSpectrumClocking" varstoreIndex="03" prompt="PCIe Spread Spectrum Clocking" description="Allows disableing Spread Spectrum Clocking for compliance testing" size="1" offset="0x0075" depex="TRUE" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/PEG Port Configuration/PCIe Spread Spectrum Clocking" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Enabled" value="0x0"/>
				<option text="Disabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="SvPegGen2SpineClockGating" varstoreIndex="00" prompt="PEG Gen2 Spine Clock Gating" description="Enabled/Disable Gen2 Spine Clock Gating for PEG" size="1" offset="0x097C" depex="TRUE" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/PEG Port Configuration/PEG Gen2 Spine Clock Gating" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="SvPegGen3SpineClockGating" varstoreIndex="00" prompt="PEG Gen3 Spine Clock Gating" description="Enabled/Disable Gen3 Spine Clock Gating for PEG" size="1" offset="0x097D" depex="TRUE" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/PEG Port Configuration/PEG Gen3 Spine Clock Gating" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="SvPegL1SpineClockGating" varstoreIndex="00" prompt="PEG L1 Spine Clock Gating" description="Enabled/Disable L1 Spine Clock Gating for PEG" size="1" offset="0x097E" depex="TRUE" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/PEG Port Configuration/PEG L1 Spine Clock Gating" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<!-- Form:  Gen3 Root Port Preset value for each Lane -->
		<!--  Gen3 Root Port Preset value for each Lane -->
		<knob type="scalar" setupType="numeric" name="PegGen3RootPortPreset_0" varstoreIndex="03" prompt=" Lane 0" description=" Value for Lane 0" size="1" offset="0x0090" depex="Sif( PegGen3ProgramStaticEq _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/PEG Port Configuration/ Gen3 Root Port Preset value for each Lane/ Lane 0" default="0x07" CurrentVal="0x07" min="0x0" max="0x9" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PegGen3RootPortPreset_1" varstoreIndex="03" prompt=" Lane 1" description=" Value for Lane 1" size="1" offset="0x0091" depex="Sif( PegGen3ProgramStaticEq _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/PEG Port Configuration/ Gen3 Root Port Preset value for each Lane/ Lane 1" default="0x07" CurrentVal="0x07" min="0x0" max="0x9" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PegGen3RootPortPreset_2" varstoreIndex="03" prompt=" Lane 2" description=" Value for Lane 2" size="1" offset="0x0092" depex="Sif( PegGen3ProgramStaticEq _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/PEG Port Configuration/ Gen3 Root Port Preset value for each Lane/ Lane 2" default="0x07" CurrentVal="0x07" min="0x0" max="0x9" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PegGen3RootPortPreset_3" varstoreIndex="03" prompt=" Lane 3" description=" Value for Lane 3" size="1" offset="0x0093" depex="Sif( PegGen3ProgramStaticEq _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/PEG Port Configuration/ Gen3 Root Port Preset value for each Lane/ Lane 3" default="0x07" CurrentVal="0x07" min="0x0" max="0x9" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PegGen3RootPortPreset_4" varstoreIndex="03" prompt=" Lane 4" description=" Value for Lane 4" size="1" offset="0x0094" depex="Sif( PegGen3ProgramStaticEq _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/PEG Port Configuration/ Gen3 Root Port Preset value for each Lane/ Lane 4" default="0x07" CurrentVal="0x07" min="0x0" max="0x9" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PegGen3RootPortPreset_5" varstoreIndex="03" prompt=" Lane 5" description=" Value for Lane 5" size="1" offset="0x0095" depex="Sif( PegGen3ProgramStaticEq _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/PEG Port Configuration/ Gen3 Root Port Preset value for each Lane/ Lane 5" default="0x07" CurrentVal="0x07" min="0x0" max="0x9" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PegGen3RootPortPreset_6" varstoreIndex="03" prompt=" Lane 6" description=" Value for Lane 6" size="1" offset="0x0096" depex="Sif( PegGen3ProgramStaticEq _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/PEG Port Configuration/ Gen3 Root Port Preset value for each Lane/ Lane 6" default="0x07" CurrentVal="0x07" min="0x0" max="0x9" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PegGen3RootPortPreset_7" varstoreIndex="03" prompt=" Lane 7" description=" Value for Lane 7" size="1" offset="0x0097" depex="Sif( PegGen3ProgramStaticEq _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/PEG Port Configuration/ Gen3 Root Port Preset value for each Lane/ Lane 7" default="0x07" CurrentVal="0x07" min="0x0" max="0x9" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PegGen3RootPortPreset_8" varstoreIndex="03" prompt=" Lane 8" description=" Value for Lane 8" size="1" offset="0x0098" depex="Sif( PegGen3ProgramStaticEq _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/PEG Port Configuration/ Gen3 Root Port Preset value for each Lane/ Lane 8" default="0x07" CurrentVal="0x07" min="0x0" max="0x9" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PegGen3RootPortPreset_9" varstoreIndex="03" prompt=" Lane 9" description=" Value for Lane 9" size="1" offset="0x0099" depex="Sif( PegGen3ProgramStaticEq _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/PEG Port Configuration/ Gen3 Root Port Preset value for each Lane/ Lane 9" default="0x07" CurrentVal="0x07" min="0x0" max="0x9" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PegGen3RootPortPreset_10" varstoreIndex="03" prompt=" Lane 10" description=" Value for Lane 10" size="1" offset="0x009A" depex="Sif( PegGen3ProgramStaticEq _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/PEG Port Configuration/ Gen3 Root Port Preset value for each Lane/ Lane 10" default="0x07" CurrentVal="0x07" min="0x0" max="0x9" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PegGen3RootPortPreset_11" varstoreIndex="03" prompt=" Lane 11" description=" Value for Lane 11" size="1" offset="0x009B" depex="Sif( PegGen3ProgramStaticEq _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/PEG Port Configuration/ Gen3 Root Port Preset value for each Lane/ Lane 11" default="0x07" CurrentVal="0x07" min="0x0" max="0x9" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PegGen3RootPortPreset_12" varstoreIndex="03" prompt=" Lane 12" description=" Value for Lane 12" size="1" offset="0x009C" depex="Sif( PegGen3ProgramStaticEq _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/PEG Port Configuration/ Gen3 Root Port Preset value for each Lane/ Lane 12" default="0x07" CurrentVal="0x07" min="0x0" max="0x9" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PegGen3RootPortPreset_13" varstoreIndex="03" prompt=" Lane 13" description=" Value for Lane 13" size="1" offset="0x009D" depex="Sif( PegGen3ProgramStaticEq _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/PEG Port Configuration/ Gen3 Root Port Preset value for each Lane/ Lane 13" default="0x07" CurrentVal="0x07" min="0x0" max="0x9" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PegGen3RootPortPreset_14" varstoreIndex="03" prompt=" Lane 14" description=" Value for Lane 14" size="1" offset="0x009E" depex="Sif( PegGen3ProgramStaticEq _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/PEG Port Configuration/ Gen3 Root Port Preset value for each Lane/ Lane 14" default="0x07" CurrentVal="0x07" min="0x0" max="0x9" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PegGen3RootPortPreset_15" varstoreIndex="03" prompt=" Lane 15" description=" Value for Lane 15" size="1" offset="0x009F" depex="Sif( PegGen3ProgramStaticEq _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/PEG Port Configuration/ Gen3 Root Port Preset value for each Lane/ Lane 15" default="0x07" CurrentVal="0x07" min="0x0" max="0x9" step="0x1"/>
		<!-- Form:  Gen3 Endpoint Preset value for each Lane -->
		<!--  Gen3 Endpoint Preset value for each Lane -->
		<knob type="scalar" setupType="numeric" name="PegGen3EndPointPreset_0" varstoreIndex="03" prompt=" Lane 0" description=" Value for Lane 0" size="1" offset="0x00A0" depex="Sif( PegGen3ProgramStaticEq _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/PEG Port Configuration/ Gen3 Endpoint Preset value for each Lane/ Lane 0" default="0x07" CurrentVal="0x07" min="0x0" max="0x9" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PegGen3EndPointPreset_1" varstoreIndex="03" prompt=" Lane 1" description=" Value for Lane 1" size="1" offset="0x00A1" depex="Sif( PegGen3ProgramStaticEq _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/PEG Port Configuration/ Gen3 Endpoint Preset value for each Lane/ Lane 1" default="0x07" CurrentVal="0x07" min="0x0" max="0x9" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PegGen3EndPointPreset_2" varstoreIndex="03" prompt=" Lane 2" description=" Value for Lane 2" size="1" offset="0x00A2" depex="Sif( PegGen3ProgramStaticEq _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/PEG Port Configuration/ Gen3 Endpoint Preset value for each Lane/ Lane 2" default="0x07" CurrentVal="0x07" min="0x0" max="0x9" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PegGen3EndPointPreset_3" varstoreIndex="03" prompt=" Lane 3" description=" Value for Lane 3" size="1" offset="0x00A3" depex="Sif( PegGen3ProgramStaticEq _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/PEG Port Configuration/ Gen3 Endpoint Preset value for each Lane/ Lane 3" default="0x07" CurrentVal="0x07" min="0x0" max="0x9" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PegGen3EndPointPreset_4" varstoreIndex="03" prompt=" Lane 4" description=" Value for Lane 4" size="1" offset="0x00A4" depex="Sif( PegGen3ProgramStaticEq _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/PEG Port Configuration/ Gen3 Endpoint Preset value for each Lane/ Lane 4" default="0x07" CurrentVal="0x07" min="0x0" max="0x9" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PegGen3EndPointPreset_5" varstoreIndex="03" prompt=" Lane 5" description=" Value for Lane 5" size="1" offset="0x00A5" depex="Sif( PegGen3ProgramStaticEq _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/PEG Port Configuration/ Gen3 Endpoint Preset value for each Lane/ Lane 5" default="0x07" CurrentVal="0x07" min="0x0" max="0x9" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PegGen3EndPointPreset_6" varstoreIndex="03" prompt=" Lane 6" description=" Value for Lane 6" size="1" offset="0x00A6" depex="Sif( PegGen3ProgramStaticEq _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/PEG Port Configuration/ Gen3 Endpoint Preset value for each Lane/ Lane 6" default="0x07" CurrentVal="0x07" min="0x0" max="0x9" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PegGen3EndPointPreset_7" varstoreIndex="03" prompt=" Lane 7" description=" Value for Lane 7" size="1" offset="0x00A7" depex="Sif( PegGen3ProgramStaticEq _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/PEG Port Configuration/ Gen3 Endpoint Preset value for each Lane/ Lane 7" default="0x07" CurrentVal="0x07" min="0x0" max="0x9" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PegGen3EndPointPreset_8" varstoreIndex="03" prompt=" Lane 8" description=" Value for Lane 8" size="1" offset="0x00A8" depex="Sif( PegGen3ProgramStaticEq _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/PEG Port Configuration/ Gen3 Endpoint Preset value for each Lane/ Lane 8" default="0x07" CurrentVal="0x07" min="0x0" max="0x9" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PegGen3EndPointPreset_9" varstoreIndex="03" prompt=" Lane 9" description=" Value for Lane 9" size="1" offset="0x00A9" depex="Sif( PegGen3ProgramStaticEq _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/PEG Port Configuration/ Gen3 Endpoint Preset value for each Lane/ Lane 9" default="0x07" CurrentVal="0x07" min="0x0" max="0x9" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PegGen3EndPointPreset_10" varstoreIndex="03" prompt=" Lane 10" description=" Value for Lane 10" size="1" offset="0x00AA" depex="Sif( PegGen3ProgramStaticEq _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/PEG Port Configuration/ Gen3 Endpoint Preset value for each Lane/ Lane 10" default="0x07" CurrentVal="0x07" min="0x0" max="0x9" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PegGen3EndPointPreset_11" varstoreIndex="03" prompt=" Lane 11" description=" Value for Lane 11" size="1" offset="0x00AB" depex="Sif( PegGen3ProgramStaticEq _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/PEG Port Configuration/ Gen3 Endpoint Preset value for each Lane/ Lane 11" default="0x07" CurrentVal="0x07" min="0x0" max="0x9" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PegGen3EndPointPreset_12" varstoreIndex="03" prompt=" Lane 12" description=" Value for Lane 12" size="1" offset="0x00AC" depex="Sif( PegGen3ProgramStaticEq _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/PEG Port Configuration/ Gen3 Endpoint Preset value for each Lane/ Lane 12" default="0x07" CurrentVal="0x07" min="0x0" max="0x9" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PegGen3EndPointPreset_13" varstoreIndex="03" prompt=" Lane 13" description=" Value for Lane 13" size="1" offset="0x00AD" depex="Sif( PegGen3ProgramStaticEq _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/PEG Port Configuration/ Gen3 Endpoint Preset value for each Lane/ Lane 13" default="0x07" CurrentVal="0x07" min="0x0" max="0x9" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PegGen3EndPointPreset_14" varstoreIndex="03" prompt=" Lane 14" description=" Value for Lane 14" size="1" offset="0x00AE" depex="Sif( PegGen3ProgramStaticEq _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/PEG Port Configuration/ Gen3 Endpoint Preset value for each Lane/ Lane 14" default="0x07" CurrentVal="0x07" min="0x0" max="0x9" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PegGen3EndPointPreset_15" varstoreIndex="03" prompt=" Lane 15" description=" Value for Lane 15" size="1" offset="0x00AF" depex="Sif( PegGen3ProgramStaticEq _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/PEG Port Configuration/ Gen3 Endpoint Preset value for each Lane/ Lane 15" default="0x07" CurrentVal="0x07" min="0x0" max="0x9" step="0x1"/>
		<!-- Form:  Gen3 Endpoint Hint value for each Lane -->
		<!--  Gen3 Endpoint Hint value for each Lane -->
		<knob type="scalar" setupType="numeric" name="PegGen3EndPointHint_0" varstoreIndex="03" prompt=" Lane 0" description=" Value for Lane 0" size="1" offset="0x00B0" depex="Sif( PegGen3ProgramStaticEq _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/PEG Port Configuration/ Gen3 Endpoint Hint value for each Lane/ Lane 0" default="0x02" CurrentVal="0x02" min="0x0" max="0x6" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PegGen3EndPointHint_1" varstoreIndex="03" prompt=" Lane 1" description=" Value for Lane 1" size="1" offset="0x00B1" depex="Sif( PegGen3ProgramStaticEq _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/PEG Port Configuration/ Gen3 Endpoint Hint value for each Lane/ Lane 1" default="0x02" CurrentVal="0x02" min="0x0" max="0x6" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PegGen3EndPointHint_2" varstoreIndex="03" prompt=" Lane 2" description=" Value for Lane 2" size="1" offset="0x00B2" depex="Sif( PegGen3ProgramStaticEq _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/PEG Port Configuration/ Gen3 Endpoint Hint value for each Lane/ Lane 2" default="0x02" CurrentVal="0x02" min="0x0" max="0x6" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PegGen3EndPointHint_3" varstoreIndex="03" prompt=" Lane 3" description=" Value for Lane 3" size="1" offset="0x00B3" depex="Sif( PegGen3ProgramStaticEq _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/PEG Port Configuration/ Gen3 Endpoint Hint value for each Lane/ Lane 3" default="0x02" CurrentVal="0x02" min="0x0" max="0x6" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PegGen3EndPointHint_4" varstoreIndex="03" prompt=" Lane 4" description=" Value for Lane 4" size="1" offset="0x00B4" depex="Sif( PegGen3ProgramStaticEq _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/PEG Port Configuration/ Gen3 Endpoint Hint value for each Lane/ Lane 4" default="0x02" CurrentVal="0x02" min="0x0" max="0x6" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PegGen3EndPointHint_5" varstoreIndex="03" prompt=" Lane 5" description=" Value for Lane 5" size="1" offset="0x00B5" depex="Sif( PegGen3ProgramStaticEq _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/PEG Port Configuration/ Gen3 Endpoint Hint value for each Lane/ Lane 5" default="0x02" CurrentVal="0x02" min="0x0" max="0x6" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PegGen3EndPointHint_6" varstoreIndex="03" prompt=" Lane 6" description=" Value for Lane 6" size="1" offset="0x00B6" depex="Sif( PegGen3ProgramStaticEq _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/PEG Port Configuration/ Gen3 Endpoint Hint value for each Lane/ Lane 6" default="0x02" CurrentVal="0x02" min="0x0" max="0x6" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PegGen3EndPointHint_7" varstoreIndex="03" prompt=" Lane 7" description=" Value for Lane 7" size="1" offset="0x00B7" depex="Sif( PegGen3ProgramStaticEq _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/PEG Port Configuration/ Gen3 Endpoint Hint value for each Lane/ Lane 7" default="0x02" CurrentVal="0x02" min="0x0" max="0x6" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PegGen3EndPointHint_8" varstoreIndex="03" prompt=" Lane 8" description=" Value for Lane 8" size="1" offset="0x00B8" depex="Sif( PegGen3ProgramStaticEq _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/PEG Port Configuration/ Gen3 Endpoint Hint value for each Lane/ Lane 8" default="0x02" CurrentVal="0x02" min="0x0" max="0x6" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PegGen3EndPointHint_9" varstoreIndex="03" prompt=" Lane 9" description=" Value for Lane 9" size="1" offset="0x00B9" depex="Sif( PegGen3ProgramStaticEq _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/PEG Port Configuration/ Gen3 Endpoint Hint value for each Lane/ Lane 9" default="0x02" CurrentVal="0x02" min="0x0" max="0x6" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PegGen3EndPointHint_10" varstoreIndex="03" prompt=" Lane 10" description=" Value for Lane 10" size="1" offset="0x00BA" depex="Sif( PegGen3ProgramStaticEq _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/PEG Port Configuration/ Gen3 Endpoint Hint value for each Lane/ Lane 10" default="0x02" CurrentVal="0x02" min="0x0" max="0x6" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PegGen3EndPointHint_11" varstoreIndex="03" prompt=" Lane 11" description=" Value for Lane 11" size="1" offset="0x00BB" depex="Sif( PegGen3ProgramStaticEq _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/PEG Port Configuration/ Gen3 Endpoint Hint value for each Lane/ Lane 11" default="0x02" CurrentVal="0x02" min="0x0" max="0x6" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PegGen3EndPointHint_12" varstoreIndex="03" prompt=" Lane 12" description=" Value for Lane 12" size="1" offset="0x00BC" depex="Sif( PegGen3ProgramStaticEq _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/PEG Port Configuration/ Gen3 Endpoint Hint value for each Lane/ Lane 12" default="0x02" CurrentVal="0x02" min="0x0" max="0x6" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PegGen3EndPointHint_13" varstoreIndex="03" prompt=" Lane 13" description=" Value for Lane 13" size="1" offset="0x00BD" depex="Sif( PegGen3ProgramStaticEq _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/PEG Port Configuration/ Gen3 Endpoint Hint value for each Lane/ Lane 13" default="0x02" CurrentVal="0x02" min="0x0" max="0x6" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PegGen3EndPointHint_14" varstoreIndex="03" prompt=" Lane 14" description=" Value for Lane 14" size="1" offset="0x00BE" depex="Sif( PegGen3ProgramStaticEq _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/PEG Port Configuration/ Gen3 Endpoint Hint value for each Lane/ Lane 14" default="0x02" CurrentVal="0x02" min="0x0" max="0x6" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PegGen3EndPointHint_15" varstoreIndex="03" prompt=" Lane 15" description=" Value for Lane 15" size="1" offset="0x00BF" depex="Sif( PegGen3ProgramStaticEq _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/PEG Port Configuration/ Gen3 Endpoint Hint value for each Lane/ Lane 15" default="0x02" CurrentVal="0x02" min="0x0" max="0x6" step="0x1"/>
		<!-- Form: Gen3 RxCTLE Control -->
		<!-- Gen3 RxCTLE Control -->
		<knob type="scalar" setupType="numeric" name="PegGen3RxCtlePeaking_0" varstoreIndex="03" prompt="Bundle0" description="Gen3 RxCTLE setting for Bundle0 (Lane0, Lane1)" size="1" offset="0x00C0" depex="TRUE" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/PEG Port Configuration/Gen3 RxCTLE Control/Bundle0" default="0x00" CurrentVal="0x00" min="0x0" max="0xF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PegGen3RxCtlePeaking_1" varstoreIndex="03" prompt="Bundle1" description="Gen3 RxCTLE setting for Bundle1 (Lane2, Lane3)" size="1" offset="0x00C1" depex="TRUE" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/PEG Port Configuration/Gen3 RxCTLE Control/Bundle1" default="0x00" CurrentVal="0x00" min="0x0" max="0xF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PegGen3RxCtlePeaking_2" varstoreIndex="03" prompt="Bundle2" description="Gen3 RxCTLE setting for Bundle2 (Lane4, Lane5)" size="1" offset="0x00C2" depex="TRUE" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/PEG Port Configuration/Gen3 RxCTLE Control/Bundle2" default="0x00" CurrentVal="0x00" min="0x0" max="0xF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PegGen3RxCtlePeaking_3" varstoreIndex="03" prompt="Bundle3" description="Gen3 RxCTLE setting for Bundle3 (Lane6, Lane7)" size="1" offset="0x00C3" depex="TRUE" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/PEG Port Configuration/Gen3 RxCTLE Control/Bundle3" default="0x00" CurrentVal="0x00" min="0x0" max="0xF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PegGen3RxCtlePeaking_4" varstoreIndex="03" prompt="Bundle4" description="Gen3 RxCTLE setting for Bundle4 (Lane8, Lane9)" size="1" offset="0x00C4" depex="TRUE" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/PEG Port Configuration/Gen3 RxCTLE Control/Bundle4" default="0x00" CurrentVal="0x00" min="0x0" max="0xF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PegGen3RxCtlePeaking_5" varstoreIndex="03" prompt="Bundle5" description="Gen3 RxCTLE setting for Bundle5 (Lane10, Lane11)" size="1" offset="0x00C5" depex="TRUE" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/PEG Port Configuration/Gen3 RxCTLE Control/Bundle5" default="0x00" CurrentVal="0x00" min="0x0" max="0xF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PegGen3RxCtlePeaking_6" varstoreIndex="03" prompt="Bundle6" description="Gen3 RxCTLE setting for Bundle6 (Lane12, Lane13)" size="1" offset="0x00C6" depex="TRUE" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/PEG Port Configuration/Gen3 RxCTLE Control/Bundle6" default="0x00" CurrentVal="0x00" min="0x0" max="0xF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PegGen3RxCtlePeaking_7" varstoreIndex="03" prompt="Bundle7" description="Gen3 RxCTLE setting for Bundle7 (Lane14, Lane15)" size="1" offset="0x00C7" depex="TRUE" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/PEG Port Configuration/Gen3 RxCTLE Control/Bundle7" default="0x00" CurrentVal="0x00" min="0x0" max="0xF" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="Peg0Gen3RxCtleOverride" varstoreIndex="03" prompt="PEG10 RxCTLE Override" description="When Enabled, it overrides PEG0 RxCTLE adaptive behavior" size="1" offset="0x0264" depex="TRUE" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/PEG Port Configuration/Gen3 RxCTLE Control/PEG10 RxCTLE Override" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="Peg1Gen3RxCtleOverride" varstoreIndex="03" prompt="PEG11 RxCTLE Override" description="When Enabled, it overrides PEG1 RxCTLE adaptive behavior" size="1" offset="0x0265" depex="TRUE" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/PEG Port Configuration/Gen3 RxCTLE Control/PEG11 RxCTLE Override" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="Peg2Gen3RxCtleOverride" varstoreIndex="03" prompt="PEG12 RxCTLE Override" description="When Enabled, it overrides PEG2 RxCTLE adaptive behavior" size="1" offset="0x0266" depex="TRUE" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/PEG Port Configuration/Gen3 RxCTLE Control/PEG12 RxCTLE Override" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="Peg3Gen3RxCtleOverride" varstoreIndex="03" prompt="PEG60 RxCTLE Override" description="When Enabled, it overrides PEG3 RxCTLE adaptive behavior" size="1" offset="0x0267" depex="Sif( ( ( CpuFamilyModel _NEQ_ 0x670 ) AND ( CpuExtendedFamilyModel _EQU_ 6 ) ) )" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/PEG Port Configuration/Gen3 RxCTLE Control/PEG60 RxCTLE Override" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="DmiGen3RxCtleOverride" varstoreIndex="03" prompt="DMI RxCTLE Override" description="When Enabled, it overrides DMI RxCTLE adaptive behavior" size="1" offset="0x0268" depex="TRUE" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/PEG Port Configuration/Gen3 RxCTLE Control/DMI RxCTLE Override" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<!-- Form: LCD Control -->
		<!-- LCD Control -->
		<knob  type="scalar" setupType="oneof" name="IgdBootType" varstoreIndex="03" prompt="Primary IGFX Boot Display" description="Select the Video Device which will be activated during POST.  This has no effect if external graphics present.  Secondary boot display selection will appear based on your selection.  VGA modes will be supported only on primary display  " size="1" offset="0x003A" depex="Sif( PlatformFlavor _EQU_ 0x4 OR CsmControl _EQU_ 1 OR CsmControl _EQU_ 2 )" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/Graphics Configuration/LCD Control/Primary IGFX Boot Display" default="0x00" CurrentVal="0x00">
			<options>
				<option text="VBIOS Default" value="0x0"/>
				<option text="EFP" value="0x4"/>
				<option text="LFP" value="0x8"/>
				<option text="EFP3" value="0x20"/>
				<option text="EFP2" value="0x40"/>
				<option text="EFP4" value="0x10"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="DisplayPipeB" varstoreIndex="03" prompt="Secondary IGFX Boot Display" description="Select Secondary Display Device" size="1" offset="0x003B" depex="Sif( PlatformFlavor _EQU_ 0x4 OR CsmControl _EQU_ 1 OR CsmControl _EQU_ 2 ) _AND_ Sif( IgdBootType _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/Graphics Configuration/LCD Control/Secondary IGFX Boot Display" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="EFP" value="0x4"/>
				<option text="EFP3" value="0x20"/>
				<option text="EFP2" value="0x40"/>
				<option text="EFP4" value="0x10"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="LcdPanelType" varstoreIndex="03" prompt="LCD Panel Type" description="Select LCD panel used by Internal Graphics Device by selecting the appropriate setup item." size="1" offset="0x003C" depex="Sif( PlatformFlavor _EQU_ 0x4 OR CsmControl _EQU_ 1 OR CsmControl _EQU_ 2 )" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/Graphics Configuration/LCD Control/LCD Panel Type" default="0x00" CurrentVal="0x00">
			<options>
				<option text="VBIOS Default" value="0x0"/>
				<option text="640x480    LVDS" value="0x1"/>
				<option text="800x600    LVDS" value="0x2"/>
				<option text="1024x768   LVDS" value="0x3"/>
				<option text="1280x1024  LVDS" value="0x4"/>
				<option text="1400x1050  LVDS1" value="0x5"/>
				<option text="1400x1050  LVDS2" value="0x6"/>
				<option text="1600x1200  LVDS" value="0x7"/>
				<option text="1280x768   LVDS" value="0x8"/>
				<option text="1680x1050  LVDS" value="0x9"/>
				<option text="1920x1200  LVDS" value="0xA"/>
				<option text="1600x900   LVDS" value="0xD"/>
				<option text="1280x800   LVDS" value="0xE"/>
				<option text="1280x600   LVDS" value="0xF"/>
				<option text="2048x1536  LVDS" value="0x10"/>
				<option text="1366x768  LVDS" value="0x11"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="LcdPanelScaling" varstoreIndex="03" prompt="Panel Scaling" description="Select the LCD panel scaling option used by the Internal Graphics Device." size="1" offset="0x003D" depex="Sif( PlatformFlavor _EQU_ 0x4 OR CsmControl _EQU_ 1 OR CsmControl _EQU_ 2 )" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/Graphics Configuration/LCD Control/Panel Scaling" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Auto" value="0x0"/>
				<option text="Off" value="0x1"/>
				<option text="Force Scaling" value="0x6"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="IgdLcdBlc" varstoreIndex="03" prompt="Backlight Control" description="Back Light Control Setting" size="1" offset="0x003F" depex="Sif( PlatformFlavor _EQU_ 0x4 OR CsmControl _EQU_ 1 OR CsmControl _EQU_ 2 )" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/Graphics Configuration/LCD Control/Backlight Control" default="0x02" CurrentVal="0x02">
			<options>
				<option text="PWM Inverted" value="0x0"/>
				<option text="PWM Normal" value="0x2"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="ActiveLFP" varstoreIndex="03" prompt="Active LFP" description="Select the Active LFP Configuration.    No LVDS:VBIOS does not enable LVDS.  Int-LVDS:VBIOS enables LVDS driver by Integrated encoder.  SDVO LVDS:VBIOS enables LVDS driver by SDVO encoder.  eDP Port-A:LFP Driven by Int-DisplayPort encoder from Port-A.  eDP Port-D:LFP Driven by Int-DisplayPort encoder from Port-D(through PCH)." size="1" offset="0x0041" depex="Sif( PlatformFlavor _EQU_ 0x4 OR CsmControl _EQU_ 1 OR CsmControl _EQU_ 2 )" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/Graphics Configuration/LCD Control/Active LFP" default="0x03" CurrentVal="0x03">
			<options>
				<option text="No eDP" value="0x0"/>
				<option text="eDP Port-A" value="0x3"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="LfpColorDepth" varstoreIndex="03" prompt="Panel Color Depth" description="Select the LFP Panel Color Depth" size="1" offset="0x0042" depex="Sif( PlatformFlavor _EQU_ 0x4 OR CsmControl _EQU_ 1 OR CsmControl _EQU_ 2 )" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/Graphics Configuration/LCD Control/Panel Color Depth" default="0x00" CurrentVal="0x00">
			<options>
				<option text="18 Bit" value="0x0"/>
				<option text="24 Bit" value="0x1"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="VbiosBrightness" varstoreIndex="03" prompt="Backlight Brightness" description="Set VBIOS Brightness.  Range : 0-255." size="1" offset="0x004D" depex="Sif( PlatformFlavor _EQU_ 0x4 OR CsmControl _EQU_ 1 OR CsmControl _EQU_ 2 )" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/Graphics Configuration/LCD Control/Backlight Brightness" default="0xFF" CurrentVal="0xFF" min="0x0" max="0xFF" step="0x0"/>
		<!-- Form: Intel(R) Ultrabook Event Support -->
		<!-- Intel(R) Ultrabook Event Support -->
		<knob  type="scalar" setupType="oneof" name="IuerConvertibleEnable" varstoreIndex="03" prompt="IUER Slate Enable" description="Enable/Disable IUER Slate Functionality" size="1" offset="0x0235" depex="Sif( PlatformFlavor _NEQ_ 0x1 )" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/Graphics Configuration/Intel(R) Ultrabook Event Support/IUER Slate Enable" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="SlateIndicatorRT" varstoreIndex="03" prompt="  Slate Mode boot value" description="Choose Slate or Laptop as boot mode." size="1" offset="0x0230" depex="Sif( PlatformFlavor _NEQ_ 0x1 ) _AND_ Sif( IuerConvertibleEnable _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/Graphics Configuration/Intel(R) Ultrabook Event Support/  Slate Mode boot value" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Slate Mode" value="0x0"/>
				<option text="Laptop Mode" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="SlateIndicatorSx" varstoreIndex="03" prompt="  Slate Mode on S3 and S4 resume" description="Keep it the same as Sx entry or toggle it." size="1" offset="0x0231" depex="Sif( PlatformFlavor _NEQ_ 0x1 ) _AND_ Sif( IuerConvertibleEnable _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/Graphics Configuration/Intel(R) Ultrabook Event Support/  Slate Mode on S3 and S4 resume" default="0x00" CurrentVal="0x00">
			<options>
				<option text="No change" value="0x0"/>
				<option text="Toggle" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="IuerDockEnable" varstoreIndex="03" prompt="IUER Dock Enable" description="Enable/Disable IUER Dock Functionality" size="1" offset="0x0236" depex="Sif( PlatformFlavor _NEQ_ 0x1 )" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/Graphics Configuration/Intel(R) Ultrabook Event Support/IUER Dock Enable" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="DockIndicatorRT" varstoreIndex="03" prompt="  Dock Mode boot value" description="Choose Docked or Undocked as boot mode." size="1" offset="0x0232" depex="Sif( PlatformFlavor _NEQ_ 0x1 ) _AND_ Sif( IuerDockEnable _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/Graphics Configuration/Intel(R) Ultrabook Event Support/  Dock Mode boot value" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Undocked" value="0x0"/>
				<option text="Docked" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="DockIndicatorSx" varstoreIndex="03" prompt="  Dock Mode upon S3 and S4 resume" description="Keep it the same as Sx entry or toggle it." size="1" offset="0x0233" depex="Sif( PlatformFlavor _NEQ_ 0x1 ) _AND_ Sif( IuerDockEnable _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/System Agent (SA) Configuration/Graphics Configuration/Intel(R) Ultrabook Event Support/  Dock Mode upon S3 and S4 resume" default="0x00" CurrentVal="0x00">
			<options>
				<option text="No change" value="0x0"/>
				<option text="Toggle" value="0x1"/>
			</options>
		</knob>
		<!-- Form: GT - Power Management Control -->
		<!-- GT - Power Management Control -->
		<knob  type="scalar" setupType="oneof" name="EnableRenderStandby" varstoreIndex="03" prompt="RC6(Render Standby)" description="Check to enable render standby support." size="1" offset="0x003E" depex="Gif( PmSupport _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Power n Performance/GT - Power Management Control/RC6(Render Standby)" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="GtFreqMax" varstoreIndex="03" prompt="Maximum GT frequency" description="Maximum GT frequency limited by the user. Choose between 350MHz (RPN) and 1250MHz (RP0). Value beyond the range will be clipped to min/max supported by SKU" size="1" offset="0x0050" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Power n Performance/GT - Power Management Control/Maximum GT frequency" default="0xFF" CurrentVal="0xFF">
			<options>
				<option text="Default Max Frequency" value="0xFF"/>
				<option text="100Mhz" value="0x2"/>
				<option text="150Mhz" value="0x3"/>
				<option text="200Mhz" value="0x4"/>
				<option text="250Mhz" value="0x5"/>
				<option text="300Mhz" value="0x6"/>
				<option text="350Mhz" value="0x7"/>
				<option text="400Mhz" value="0x8"/>
				<option text="450Mhz" value="0x9"/>
				<option text="500Mhz" value="0xA"/>
				<option text="550Mhz" value="0xB"/>
				<option text="600Mhz" value="0xC"/>
				<option text="650Mhz" value="0xD"/>
				<option text="700Mhz" value="0xE"/>
				<option text="750Mhz" value="0xF"/>
				<option text="800Mhz" value="0x10"/>
				<option text="850Mhz" value="0x11"/>
				<option text="900Mhz" value="0x12"/>
				<option text="950Mhz" value="0x13"/>
				<option text="1000Mhz" value="0x14"/>
				<option text="1050Mhz" value="0x15"/>
				<option text="1100Mhz" value="0x16"/>
				<option text="1150Mhz" value="0x17"/>
				<option text="1200Mhz" value="0x18"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="DisableTurboGt" varstoreIndex="03" prompt="Disable Turbo GT frequency" description="Enabled: Disables Turbo GT frequency. Disabled: GT frequency is not limited" size="1" offset="0x0051" depex="Gif( GtFreqMax _NEQ_ 0xFF )" SetupPgPtr="Intel Advanced Menu/Power n Performance/GT - Power Management Control/Disable Turbo GT frequency" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Enabled" value="0x1"/>
				<option text="Disabled" value="0x0"/>
			</options>
		</knob>
		<!-- Form: Memory Training Algorithms -->
		<knob  type="scalar" setupType="oneof" name="ECT" varstoreIndex="03" prompt="Early Command Training" description="Early Command Training" size="1" offset="0x01AA" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Memory Configuration/Memory Training Algorithms/Early Command Training" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="SOT" varstoreIndex="03" prompt="SenseAmp Offset Training" description="SenseAmp Offset Training" size="1" offset="0x01AB" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Memory Configuration/Memory Training Algorithms/SenseAmp Offset Training" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="ERDMPRTC2D" varstoreIndex="03" prompt="Early ReadMPR Timing Centering 2D" description="" size="1" offset="0x01AC" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Memory Configuration/Memory Training Algorithms/Early ReadMPR Timing Centering 2D" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="RDMPRT" varstoreIndex="03" prompt="Read MPR Training" description="Read MPR Training" size="1" offset="0x01AD" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Memory Configuration/Memory Training Algorithms/Read MPR Training" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="RCVET" varstoreIndex="03" prompt="Receive Enable Training" description="Receive Enable Training" size="1" offset="0x01AE" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Memory Configuration/Memory Training Algorithms/Receive Enable Training" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="JWRL" varstoreIndex="03" prompt="Jedec Write Leveling" description="Jedec Write Leveling" size="1" offset="0x01AF" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Memory Configuration/Memory Training Algorithms/Jedec Write Leveling" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="EWRTC2D" varstoreIndex="03" prompt="Early Write Time Centering 2D" description="Early Write Time Centering 2D" size="1" offset="0x01B0" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Memory Configuration/Memory Training Algorithms/Early Write Time Centering 2D" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="ERDTC2D" varstoreIndex="03" prompt="Early Read Time Centering 2D" description="" size="1" offset="0x01B1" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Memory Configuration/Memory Training Algorithms/Early Read Time Centering 2D" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="WRTC1D" varstoreIndex="03" prompt="Write Timing Centering 1D" description="Write Timing Centering 1D" size="1" offset="0x01B2" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Memory Configuration/Memory Training Algorithms/Write Timing Centering 1D" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="WRVC1D" varstoreIndex="03" prompt="Write Voltage Centering 1D" description="" size="1" offset="0x01B3" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Memory Configuration/Memory Training Algorithms/Write Voltage Centering 1D" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="RDTC1D" varstoreIndex="03" prompt="Read Timing Centering 1D" description="Read Timing Centering 1D" size="1" offset="0x01B4" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Memory Configuration/Memory Training Algorithms/Read Timing Centering 1D" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="DIMMODTT" varstoreIndex="03" prompt="Dimm ODT Training*" description="Dimm On-Die Termination Training" size="1" offset="0x01B5" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Memory Configuration/Memory Training Algorithms/Dimm ODT Training*" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="MaxRttWr" varstoreIndex="03" prompt="  Max RTT_WR" description="Caps the maximum RTT_WR in power training." size="1" offset="0x022C" depex="Gif( DIMMODTT _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Memory Configuration/Memory Training Algorithms/  Max RTT_WR" default="0x00" CurrentVal="0x00">
			<options>
				<option text="ODT Off" value="0x0"/>
				<option text="120 Ohms" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="DIMMRONT" varstoreIndex="03" prompt="DIMM RON Training*" description="DIMM RON Training" size="1" offset="0x01B6" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Memory Configuration/Memory Training Algorithms/DIMM RON Training*" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="WRDSEQT" varstoreIndex="03" prompt="Write Drive Strength/Equalization 2D*" description="" size="1" offset="0x01B7" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Memory Configuration/Memory Training Algorithms/Write Drive Strength/Equalization 2D*" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="WRSRT" varstoreIndex="03" prompt="Write Slew Rate Training*" description="Write Slew Rate Training" size="1" offset="0x01B8" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Memory Configuration/Memory Training Algorithms/Write Slew Rate Training*" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="RDODTT" varstoreIndex="03" prompt="Read ODT Training*" description="Read On-Die Termination Training" size="1" offset="0x01B9" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Memory Configuration/Memory Training Algorithms/Read ODT Training*" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="RDEQT" varstoreIndex="03" prompt="Read Equalization Training*" description="Read Equalization Training" size="1" offset="0x01BA" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Memory Configuration/Memory Training Algorithms/Read Equalization Training*" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="RDAPT" varstoreIndex="03" prompt="Read Amplifier Training*" description="Read Amplifier Training" size="1" offset="0x01BB" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Memory Configuration/Memory Training Algorithms/Read Amplifier Training*" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="WRTC2D" varstoreIndex="03" prompt="Write Timing Centering 2D" description="Write Dq-Dqs Timing Centering 2D" size="1" offset="0x01BC" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Memory Configuration/Memory Training Algorithms/Write Timing Centering 2D" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="RDTC2D" varstoreIndex="03" prompt="Read Timing Centering 2D" description="Read Dq-Dqs Timing Centering 2D" size="1" offset="0x01BD" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Memory Configuration/Memory Training Algorithms/Read Timing Centering 2D" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="CMDVC" varstoreIndex="03" prompt="Command Voltage Centering" description="Command Voltage Centering" size="1" offset="0x01BE" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Memory Configuration/Memory Training Algorithms/Command Voltage Centering" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="WRVC2D" varstoreIndex="03" prompt="Write Voltage Centering 2D" description="Write Voltage Centering 2D" size="1" offset="0x01BF" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Memory Configuration/Memory Training Algorithms/Write Voltage Centering 2D" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="RDVC2D" varstoreIndex="03" prompt="Read Voltage Centering 2D" description="Read Voltage Centering 2D" size="1" offset="0x01C0" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Memory Configuration/Memory Training Algorithms/Read Voltage Centering 2D" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="LCT" varstoreIndex="03" prompt="Late Command Training" description="Late Command Training" size="1" offset="0x01C1" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Memory Configuration/Memory Training Algorithms/Late Command Training" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="RTL" varstoreIndex="03" prompt="Round Trip Latency" description="Round Trip Latency Training" size="1" offset="0x01C2" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Memory Configuration/Memory Training Algorithms/Round Trip Latency" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="TAT" varstoreIndex="03" prompt="Turn Around Timing Training" description="Turn Around Timing Training" size="1" offset="0x01C3" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Memory Configuration/Memory Training Algorithms/Turn Around Timing Training" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="RMT" varstoreIndex="03" prompt="Rank Margin Tool" description="Rank Margin Tool Training" size="1" offset="0x01C4" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Memory Configuration/Memory Training Algorithms/Rank Margin Tool" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="MEMTST" varstoreIndex="03" prompt="Memory Test" description="Memory Test Training" size="1" offset="0x01C5" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Memory Configuration/Memory Training Algorithms/Memory Test" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="ALIASCHK" varstoreIndex="03" prompt="DIMM SPD Alias Test" description="Test to determine if the SPD has been corrupted to cause memory aliasing." size="1" offset="0x01C6" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Memory Configuration/Memory Training Algorithms/DIMM SPD Alias Test" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="RCVENC1D" varstoreIndex="03" prompt="Receive Enable Centering 1D" description="Receive Enable Centering 1D" size="1" offset="0x01C7" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Memory Configuration/Memory Training Algorithms/Receive Enable Centering 1D" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="RMC" varstoreIndex="03" prompt="Retrain Margin Check" description="Retrain Margin Check" size="1" offset="0x01C8" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Memory Configuration/Memory Training Algorithms/Retrain Margin Check" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="WRDSUDT" varstoreIndex="03" prompt="Write Drive Strength Up/Dn independently" description="Write Drive Strength Up/Dn independently" size="1" offset="0x01C9" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Memory Configuration/Memory Training Algorithms/Write Drive Strength Up/Dn independently" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="MCREGOFFSET" varstoreIndex="03" prompt="MC Register Offset" description="Apply user offsets to select MC registers" size="1" offset="0x01CA" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Memory Configuration/Memory Training Algorithms/MC Register Offset" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<!-- Form: DCTT Settings -->
		<knob  type="scalar" setupType="oneof" name="DcttTest" varstoreIndex="03" prompt="DCTT Test" description="Select which test to run" size="1" offset="0x0191" depex="Sif( MEMTST _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Memory Configuration/Memory Training Algorithms/  DCTT Settings/DCTT Test" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Basic walking memory test" value="0x0"/>
				<option text="Row Hammer test" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="DcttDataBase" varstoreIndex="03" prompt="Data Base" description="Select which data pattern that is used as the base pattern" size="1" offset="0x0199" depex="Sif( MEMTST _EQU_ 0 ) _AND_ Sif( DcttTest _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/Memory Configuration/Memory Training Algorithms/  DCTT Settings/Data Base" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Zeros" value="0x0"/>
				<option text="Ones" value="0x1"/>
				<option text="Five" value="0x2"/>
				<option text="A" value="0x3"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="DcttRowSwizzleType" varstoreIndex="03" prompt="Row Swizzle" description="Select which Row swizzle algorithm to use during Row Hammer test" size="1" offset="0x019A" depex="Sif( MEMTST _EQU_ 0 ) _AND_ Sif( DcttTest _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/Memory Configuration/Memory Training Algorithms/  DCTT Settings/Row Swizzle" default="0x00" CurrentVal="0x00">
			<options>
				<option text="No Swizzle" value="0x0"/>
				<option text="3xOr1_3xOr2" value="0x1"/>
				<option text="01234567EFCDAB89" value="0x2"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="DcttRhRefreshEnable" varstoreIndex="03" prompt="Row Hammer Refresh" description="Enable/Disables refreshes during the Row Hammer Test" size="1" offset="0x0198" depex="Sif( MEMTST _EQU_ 0 ) _AND_ Sif( DcttTest _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/Memory Configuration/Memory Training Algorithms/  DCTT Settings/Row Hammer Refresh" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="DcttRhHammerCount" varstoreIndex="03" prompt="Row Hammer Count" description="Number of Hammers for a given Row" size="4" offset="0x0192" depex="Sif( MEMTST _EQU_ 0 ) _AND_ Sif( DcttTest _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/Memory Configuration/Memory Training Algorithms/  DCTT Settings/Row Hammer Count" default="0x000186A0" CurrentVal="0x000186A0" min="0x1" max="0xFFFFFFFF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="DcttRhIterationOnRow" varstoreIndex="03" prompt="Iterations on Row" description="Number of repetitions on a Row" size="1" offset="0x0196" depex="Sif( MEMTST _EQU_ 0 ) _AND_ Sif( DcttTest _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/Memory Configuration/Memory Training Algorithms/  DCTT Settings/Iterations on Row" default="0x01" CurrentVal="0x01" min="0x1" max="0xFF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="DcttBankDisableMask" varstoreIndex="03" prompt="Bank Disable Mask" description="Bit Mask Bank Disable for per-Bank tests (Row Hammer)" size="1" offset="0x019C" depex="Sif( MEMTST _EQU_ 0 ) _AND_ Sif( DcttTest _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/Memory Configuration/Memory Training Algorithms/  DCTT Settings/Bank Disable Mask" default="0x00" CurrentVal="0x00" min="0x0" max="0xFF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="DcttRhPageCloseDelay" varstoreIndex="03" prompt="Page Close Delay Prompt" description="SubSequence Delay value used to ensure the page closes (In DClks)" size="1" offset="0x0197" depex="Sif( MEMTST _EQU_ 0 ) _AND_ Sif( DcttTest _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/Memory Configuration/Memory Training Algorithms/  DCTT Settings/Page Close Delay Prompt" default="0x1B" CurrentVal="0x1B" min="0x1" max="0xFF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="DcttRefreshMultiplier" varstoreIndex="03" prompt="Refresh Multiplier" description="Multiplier applied to tREFI" size="1" offset="0x019B" depex="Sif( MEMTST _EQU_ 0 ) _AND_ Sif( DcttTest _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/Memory Configuration/Memory Training Algorithms/  DCTT Settings/Refresh Multiplier" default="0x01" CurrentVal="0x01" min="0x1" max="0x64" step="0x1"/>
		<!-- Form: Validation Menu -->
		<knob  type="scalar" setupType="oneof" name="PcuDdrVoltage" varstoreIndex="03" prompt="PCU DDR Voltage" description="Override PCU_CR_DDR_VOLTAGE register" size="1" offset="0x015C" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Memory Configuration/Validation Menu/PCU DDR Voltage" default="0xFF" CurrentVal="0xFF">
			<options>
				<option text="Auto" value="0xFF"/>
				<option text="1.5V - DDR3" value="0x0"/>
				<option text="1.35V - DDR3" value="0x1"/>
				<option text="1.2V - LPDDR single CA" value="0x2"/>
				<option text="1.2V - LPDDR dual CA" value="0x3"/>
				<option text="1.2V - DDR4" value="0x7"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="DualDimmPerChannelBoardType" varstoreIndex="03" prompt="Dual Dimm Per-Channel Board Type" description="Option to indicate if Board Layout includes One/Two DIMMs per channel. This is used to limit maximum frequency for some SKUs. ?AUTO? will choose the Platform default based on Board ID/CPU Family" size="1" offset="0x01A0" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Memory Configuration/Validation Menu/Dual Dimm Per-Channel Board Type" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Auto" value="0x0"/>
				<option text="1 Dimm Per Channel" value="0x1"/>
				<option text="2 Dimms Per Channel" value="0x2"/>
			</options>
		</knob>
		<!-- Form: CPU Supported Memory Capabilities -->
		<!-- DDR3L: Supported -->
		<!-- DDR WriteVref: Unsupported -->
		<!-- DDR Overclock: Unsupported -->
		<!-- Dual Channel: Supported -->
		<!-- Dual Dimm: Supported -->
		<!-- 1N Mode: Supported -->
		<!-- Maximum Size per Ch: Unlimited -->
		<!-- ECC Optional via Software: Optional via Software -->
		<!-- ECC : Unsupported -->
		<!-- Maximum Frequency BClk 100: Unlimited -->
		<!-- Maximun Frequency: Unlimited -->
		<!-- Form: Memory Thermal Configuration -->
		<!-- Memory Thermal Configuration -->
		<knob  type="scalar" setupType="oneof" name="MemoryThermalManagement" varstoreIndex="03" prompt="Memory Thermal Management" description="Enable/Disable Memory Thermal Management." size="1" offset="0x021D" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Memory Configuration/Memory Thermal Configuration/Memory Thermal Management" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PeciInjectedTemp" varstoreIndex="03" prompt="PECI Injected Temperature" description="Enable/Disable memory temperatures to be injected to the processor via PECI." size="1" offset="0x021E" depex="Sif( MemoryThermalManagement _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/Memory Configuration/Memory Thermal Configuration/PECI Injected Temperature" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="ExttsViaTsOnBoard" varstoreIndex="03" prompt="EXTTS# via TS-on-Board" description="Enable/Disable routing TS-on-Board?s ALERT# and THERM# to EXTTS# pins on the PCH." size="1" offset="0x021F" depex="Sif( MemoryThermalManagement _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/Memory Configuration/Memory Thermal Configuration/EXTTS# via TS-on-Board" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="ExttsViaTsOnDimm" varstoreIndex="03" prompt="EXTTS# via TS-on-DIMM" description="Enable/Disable routing TS-on-DIMM?s ALERT# to EXTTS# pin on the PCH." size="1" offset="0x0220" depex="Sif( MemoryThermalManagement _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/Memory Configuration/Memory Thermal Configuration/EXTTS# via TS-on-DIMM" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="VirtualTempSensor" varstoreIndex="03" prompt="Virtual Temperature Sensor (VTS)" description="Enable/Disable Virtual Temperature Sensor (VTS)." size="1" offset="0x0221" depex="Sif( MemoryThermalManagement _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/Memory Configuration/Memory Thermal Configuration/Virtual Temperature Sensor (VTS)" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<!-- Form: Memory Power and Thermal Throttling -->
		<!-- Memory Power and Thermal Throttling -->
		<knob  type="scalar" setupType="oneof" name="EnablePwrDn" varstoreIndex="03" prompt="DDR PowerDown and idle counter" description="BIOS: BIOS is in control of DDR CKE mode and idle timer value. PCODE: pcode will manage the modes." size="1" offset="0x01DE" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Memory Configuration/Memory Thermal Configuration/Memory Power and Thermal Throttling/DDR PowerDown and idle counter" default="0x01" CurrentVal="0x01">
			<options>
				<option text="PCODE" value="0x0"/>
				<option text="BIOS" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="EnablePwrDnLpddr" varstoreIndex="03" prompt="For LPDDR Only: DDR PowerDown and idle counter" description="For LPDDR Only: BIOS: BIOS is in control of DDR CKE mode and idle timer value. PCODE: pcode will manage the modes." size="1" offset="0x01DF" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Memory Configuration/Memory Thermal Configuration/Memory Power and Thermal Throttling/For LPDDR Only: DDR PowerDown and idle counter" default="0x01" CurrentVal="0x01">
			<options>
				<option text="PCODE" value="0x0"/>
				<option text="BIOS" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="Refresh2X" varstoreIndex="03" prompt="REFRESH_2X_MODE" description="0- Disabled 1-iMC enables 2xRef when Warm and Hot 2- iMC enables 2xRef when Hot" size="1" offset="0x01E0" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Memory Configuration/Memory Thermal Configuration/Memory Power and Thermal Throttling/REFRESH_2X_MODE" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="1- Enabled for WARM or HOT" value="0x1"/>
				<option text="2- Enabled HOT only" value="0x2"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="DdrThermalSensor" varstoreIndex="03" prompt="LPDDR Thermal Sensor" description="When enabled, MC uses MR4 to read LPDDR thermal sensors" size="1" offset="0x01E1" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Memory Configuration/Memory Thermal Configuration/Memory Power and Thermal Throttling/LPDDR Thermal Sensor" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="SrefCfgEna" varstoreIndex="03" prompt="SelfRefresh Enable" description="Enable, Disable(Enable- Def)" size="1" offset="0x0216" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Memory Configuration/Memory Thermal Configuration/Memory Power and Thermal Throttling/SelfRefresh Enable" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="SrefCfgIdleTmr" varstoreIndex="03" prompt="SelfRefresh IdleTimer" description="range [64K-1;512]in DLCK800s, (512- Def)" size="2" offset="0x0217" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Memory Configuration/Memory Thermal Configuration/Memory Power and Thermal Throttling/SelfRefresh IdleTimer" default="0x0200" CurrentVal="0x0200" min="0x200" max="0xFFFF" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="ThrtCkeMinDefeat" varstoreIndex="03" prompt="Throttler CKEMin Defeature" description="On, Off" size="1" offset="0x0219" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Memory Configuration/Memory Thermal Configuration/Memory Power and Thermal Throttling/Throttler CKEMin Defeature" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Enabled" value="0x1"/>
				<option text="Disabled" value="0x0"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="ThrtCkeMinTmr" varstoreIndex="03" prompt="Throttler CKEMin Timer" description="Timer value for CKEMin, range[255;0]. Req?d min of SC_ROUND_T + BYTE_LENGTH (4)" size="1" offset="0x021A" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Memory Configuration/Memory Thermal Configuration/Memory Power and Thermal Throttling/Throttler CKEMin Timer" default="0x30" CurrentVal="0x30" min="0x0" max="0xFF" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="ThrtCkeMinDefeatLpddr" varstoreIndex="03" prompt="For LPDDR Only: Throttler CKEMin Defeature" description="For LPDDR Only: On, Off" size="1" offset="0x021B" depex="Sif( PlatformType _NEQ_ 0x2 )" SetupPgPtr="Intel Advanced Menu/Memory Configuration/Memory Thermal Configuration/Memory Power and Thermal Throttling/For LPDDR Only: Throttler CKEMin Defeature" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Enabled" value="0x1"/>
				<option text="Disabled" value="0x0"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="ThrtCkeMinTmrLpddr" varstoreIndex="03" prompt="For LPDDR Only: Throttler CKEMin Timer" description="For LPDDR Only: Timer value for CKEMin, range[255;0]. Req?d min of SC_ROUND_T + BYTE_LENGTH (4)" size="1" offset="0x021C" depex="Sif( PlatformType _NEQ_ 0x2 )" SetupPgPtr="Intel Advanced Menu/Memory Configuration/Memory Thermal Configuration/Memory Power and Thermal Throttling/For LPDDR Only: Throttler CKEMin Timer" default="0x40" CurrentVal="0x40" min="0x0" max="0xFF" step="0x1"/>
		<!-- Form: Dram Power Meter -->
		<!-- Dram Power Meter -->
		<knob  type="scalar" setupType="oneof" name="UserPowerWeightsEn" varstoreIndex="03" prompt="Use user provided power weights, scale factor, and channel power floor values" description="Enabled: User provided power weights, scale factor, and channel power floor values are used. Disabled: BIOS sets power weights, scale factor, and channel power floor values based on DIMMs present in system." size="1" offset="0x01E3" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Memory Configuration/Memory Thermal Configuration/Memory Power and Thermal Throttling/Dram Power Meter/Use user provided power weights, scale factor, and channel power floor values" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="EnergyScaleFact" varstoreIndex="03" prompt="Energy Scale Factor" description="range[7;0]- [7.3;931.3]in pJ, (3- 116pJ Def)" size="1" offset="0x01E4" depex="Gif( ( UserPowerWeightsEn _EQU_ 0 ) )" SetupPgPtr="Intel Advanced Menu/Memory Configuration/Memory Thermal Configuration/Memory Power and Thermal Throttling/Dram Power Meter/Energy Scale Factor" default="0x04" CurrentVal="0x04" min="0x0" max="0x7" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="IdleEnergyCh0Dimm0" varstoreIndex="03" prompt="Idle Energy Ch0Dimm0" description="Idle Energy Consumed for 1 clk w/dimm idle/cke on, range[63;0],(0- Def)" size="1" offset="0x0203" depex="Gif( ( UserPowerWeightsEn _EQU_ 0 ) )" SetupPgPtr="Intel Advanced Menu/Memory Configuration/Memory Thermal Configuration/Memory Power and Thermal Throttling/Dram Power Meter/Idle Energy Ch0Dimm0" default="0x0A" CurrentVal="0x0A" min="0x0" max="0x3F" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PdEnergyCh0Dimm0" varstoreIndex="03" prompt="PowerDown Energy Ch0Dimm0" description="PowerDown Energy Consumed w/dimm idle/cke off, range[63;0],(0- Def)" size="1" offset="0x0205" depex="Gif( ( UserPowerWeightsEn _EQU_ 0 ) )" SetupPgPtr="Intel Advanced Menu/Memory Configuration/Memory Thermal Configuration/Memory Power and Thermal Throttling/Dram Power Meter/PowerDown Energy Ch0Dimm0" default="0x06" CurrentVal="0x06" min="0x0" max="0x3F" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="ActEnergyCh0Dimm0" varstoreIndex="03" prompt="Activate Energy Ch0Dimm0" description="Activate Energy Contribution, range[255;0],(0- Def)" size="1" offset="0x0207" depex="Gif( ( UserPowerWeightsEn _EQU_ 0 ) )" SetupPgPtr="Intel Advanced Menu/Memory Configuration/Memory Thermal Configuration/Memory Power and Thermal Throttling/Dram Power Meter/Activate Energy Ch0Dimm0" default="0xAC" CurrentVal="0xAC" min="0x0" max="0xFF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="RdEnergyCh0Dimm0" varstoreIndex="03" prompt="Read Energy Ch0Dimm0" description="Read Energy Contribution, range[255;0],(0- Def)" size="1" offset="0x0209" depex="Gif( ( UserPowerWeightsEn _EQU_ 0 ) )" SetupPgPtr="Intel Advanced Menu/Memory Configuration/Memory Thermal Configuration/Memory Power and Thermal Throttling/Dram Power Meter/Read Energy Ch0Dimm0" default="0xD4" CurrentVal="0xD4" min="0x0" max="0xFF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="WrEnergyCh0Dimm0" varstoreIndex="03" prompt="Write Energy Ch0Dimm0" description="Write Energy Contribution, range[255;0],(0- Def)" size="1" offset="0x020B" depex="Gif( ( UserPowerWeightsEn _EQU_ 0 ) )" SetupPgPtr="Intel Advanced Menu/Memory Configuration/Memory Thermal Configuration/Memory Power and Thermal Throttling/Dram Power Meter/Write Energy Ch0Dimm0" default="0xDD" CurrentVal="0xDD" min="0x0" max="0xFF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="IdleEnergyCh0Dimm1" varstoreIndex="03" prompt="Idle Energy Ch0Dimm1" description="Idle Energy Consumed for 1 clk w/dimm idle/cke on, range[63;0],(0- Def)" size="1" offset="0x0202" depex="Gif( ( UserPowerWeightsEn _EQU_ 0 ) )" SetupPgPtr="Intel Advanced Menu/Memory Configuration/Memory Thermal Configuration/Memory Power and Thermal Throttling/Dram Power Meter/Idle Energy Ch0Dimm1" default="0x0A" CurrentVal="0x0A" min="0x0" max="0x3F" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PdEnergyCh0Dimm1" varstoreIndex="03" prompt="PowerDown Energy Ch0Dimm1" description="PowerDown Energy Consumed w/dimm idle/cke off, range[63;0],(0- Def)" size="1" offset="0x0204" depex="Gif( ( UserPowerWeightsEn _EQU_ 0 ) )" SetupPgPtr="Intel Advanced Menu/Memory Configuration/Memory Thermal Configuration/Memory Power and Thermal Throttling/Dram Power Meter/PowerDown Energy Ch0Dimm1" default="0x06" CurrentVal="0x06" min="0x0" max="0x3F" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="ActEnergyCh0Dimm1" varstoreIndex="03" prompt="Activate Energy Ch0Dimm1" description="Activate Energy Contribution, range[255;0],(0- Def)" size="1" offset="0x0206" depex="Gif( ( UserPowerWeightsEn _EQU_ 0 ) )" SetupPgPtr="Intel Advanced Menu/Memory Configuration/Memory Thermal Configuration/Memory Power and Thermal Throttling/Dram Power Meter/Activate Energy Ch0Dimm1" default="0xAC" CurrentVal="0xAC" min="0x0" max="0xFF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="RdEnergyCh0Dimm1" varstoreIndex="03" prompt="Read Energy Ch0Dimm1" description="Read Energy Contribution, range[255;0],(0- Def)" size="1" offset="0x0208" depex="Gif( ( UserPowerWeightsEn _EQU_ 0 ) )" SetupPgPtr="Intel Advanced Menu/Memory Configuration/Memory Thermal Configuration/Memory Power and Thermal Throttling/Dram Power Meter/Read Energy Ch0Dimm1" default="0xD4" CurrentVal="0xD4" min="0x0" max="0xFF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="WrEnergyCh0Dimm1" varstoreIndex="03" prompt="Write Energy Ch0Dimm1" description="Write Energy Contribution, range[255;0],(0- Def)" size="1" offset="0x020A" depex="Gif( ( UserPowerWeightsEn _EQU_ 0 ) )" SetupPgPtr="Intel Advanced Menu/Memory Configuration/Memory Thermal Configuration/Memory Power and Thermal Throttling/Dram Power Meter/Write Energy Ch0Dimm1" default="0xDD" CurrentVal="0xDD" min="0x0" max="0xFF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="IdleEnergyCh1Dimm0" varstoreIndex="03" prompt="Idle Energy Ch1Dimm0" description="Idle Energy Consumed for 1 clk w/dimm idle/cke on, range[63;0],(0- Def)" size="1" offset="0x020D" depex="Gif( ( UserPowerWeightsEn _EQU_ 0 ) )" SetupPgPtr="Intel Advanced Menu/Memory Configuration/Memory Thermal Configuration/Memory Power and Thermal Throttling/Dram Power Meter/Idle Energy Ch1Dimm0" default="0x0A" CurrentVal="0x0A" min="0x0" max="0x3F" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PdEnergyCh1Dimm0" varstoreIndex="03" prompt="PowerDown Energy Ch1Dimm0" description="PowerDown Energy Consumed w/dimm idle/cke off, range[63;0],(0- Def)" size="1" offset="0x020F" depex="Gif( ( UserPowerWeightsEn _EQU_ 0 ) )" SetupPgPtr="Intel Advanced Menu/Memory Configuration/Memory Thermal Configuration/Memory Power and Thermal Throttling/Dram Power Meter/PowerDown Energy Ch1Dimm0" default="0x06" CurrentVal="0x06" min="0x0" max="0x3F" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="ActEnergyCh1Dimm0" varstoreIndex="03" prompt="Activate Energy Ch1Dimm0" description="Activate Energy Contribution, range[255;0],(0- Def)" size="1" offset="0x0211" depex="Gif( ( UserPowerWeightsEn _EQU_ 0 ) )" SetupPgPtr="Intel Advanced Menu/Memory Configuration/Memory Thermal Configuration/Memory Power and Thermal Throttling/Dram Power Meter/Activate Energy Ch1Dimm0" default="0xAC" CurrentVal="0xAC" min="0x0" max="0xFF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="RdEnergyCh1Dimm0" varstoreIndex="03" prompt="Read Energy Ch1Dimm0" description="Read Energy Contribution, range[255;0],(0- Def)" size="1" offset="0x0213" depex="Gif( ( UserPowerWeightsEn _EQU_ 0 ) )" SetupPgPtr="Intel Advanced Menu/Memory Configuration/Memory Thermal Configuration/Memory Power and Thermal Throttling/Dram Power Meter/Read Energy Ch1Dimm0" default="0xD4" CurrentVal="0xD4" min="0x0" max="0xFF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="WrEnergyCh1Dimm0" varstoreIndex="03" prompt="Write Energy Ch1Dimm0" description="Write Energy Contribution, range[255;0],(0- Def)" size="1" offset="0x0215" depex="Gif( ( UserPowerWeightsEn _EQU_ 0 ) )" SetupPgPtr="Intel Advanced Menu/Memory Configuration/Memory Thermal Configuration/Memory Power and Thermal Throttling/Dram Power Meter/Write Energy Ch1Dimm0" default="0xDD" CurrentVal="0xDD" min="0x0" max="0xFF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="IdleEnergyCh1Dimm1" varstoreIndex="03" prompt="Idle Energy Ch1Dimm1" description="Idle Energy Consumed for 1 clk w/dimm idle/cke on, range[63;0],(0- Def)" size="1" offset="0x020C" depex="Gif( ( UserPowerWeightsEn _EQU_ 0 ) )" SetupPgPtr="Intel Advanced Menu/Memory Configuration/Memory Thermal Configuration/Memory Power and Thermal Throttling/Dram Power Meter/Idle Energy Ch1Dimm1" default="0x0A" CurrentVal="0x0A" min="0x0" max="0x3F" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PdEnergyCh1Dimm1" varstoreIndex="03" prompt="PowerDown Energy Ch1Dimm1" description="PowerDown Energy Consumed w/dimm idle/cke off, range[63;0],(0- Def)" size="1" offset="0x020E" depex="Gif( ( UserPowerWeightsEn _EQU_ 0 ) )" SetupPgPtr="Intel Advanced Menu/Memory Configuration/Memory Thermal Configuration/Memory Power and Thermal Throttling/Dram Power Meter/PowerDown Energy Ch1Dimm1" default="0x06" CurrentVal="0x06" min="0x0" max="0x3F" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="ActEnergyCh1Dimm1" varstoreIndex="03" prompt="Activate Energy Ch1Dimm1" description="Activate Energy Contribution, range[255;0],(0- Def)" size="1" offset="0x0210" depex="Gif( ( UserPowerWeightsEn _EQU_ 0 ) )" SetupPgPtr="Intel Advanced Menu/Memory Configuration/Memory Thermal Configuration/Memory Power and Thermal Throttling/Dram Power Meter/Activate Energy Ch1Dimm1" default="0xAC" CurrentVal="0xAC" min="0x0" max="0xFF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="RdEnergyCh1Dimm1" varstoreIndex="03" prompt="Read Energy Ch1Dimm1" description="Read Energy Contribution, range[255;0],(0- Def)" size="1" offset="0x0212" depex="Gif( ( UserPowerWeightsEn _EQU_ 0 ) )" SetupPgPtr="Intel Advanced Menu/Memory Configuration/Memory Thermal Configuration/Memory Power and Thermal Throttling/Dram Power Meter/Read Energy Ch1Dimm1" default="0xD4" CurrentVal="0xD4" min="0x0" max="0xFF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="WrEnergyCh1Dimm1" varstoreIndex="03" prompt="Write Energy Ch1Dimm1" description="Write Energy Contribution, range[255;0],(0- Def)" size="1" offset="0x0214" depex="Gif( ( UserPowerWeightsEn _EQU_ 0 ) )" SetupPgPtr="Intel Advanced Menu/Memory Configuration/Memory Thermal Configuration/Memory Power and Thermal Throttling/Dram Power Meter/Write Energy Ch1Dimm1" default="0xDD" CurrentVal="0xDD" min="0x0" max="0xFF" step="0x1"/>
		<!-- Form: Memory Thermal Reporting -->
		<knob  type="scalar" setupType="oneof" name="LockPTMregs" varstoreIndex="03" prompt="Lock Thermal Management Registers" description="Enabled: lock several PCU registers related to DDR power/thermal management" size="1" offset="0x01E2" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Memory Configuration/Memory Thermal Configuration/Memory Power and Thermal Throttling/Memory Thermal Reporting/Lock Thermal Management Registers" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<!-- Memory Thermal Reporting -->
		<knob  type="scalar" setupType="oneof" name="EnableExtts" varstoreIndex="03" prompt="Extern Therm Status" description="Enabled: The value from EXTTS is used Disabled: Pcode ignores the EXTTS." size="1" offset="0x01DB" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Memory Configuration/Memory Thermal Configuration/Memory Power and Thermal Throttling/Memory Thermal Reporting/Extern Therm Status" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="EnableCltm" varstoreIndex="03" prompt="Closed Loop Therm Manage" description="Enabled: CLTM pcode algorithm will be used. Note: CLTM will preceed OLTM" size="1" offset="0x01DC" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Memory Configuration/Memory Thermal Configuration/Memory Power and Thermal Throttling/Memory Thermal Reporting/Closed Loop Therm Manage" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="EnableOltm" varstoreIndex="03" prompt="Open Loop Therm Manage" description="Enabled: OLTM pcode algorithm will be used. Note: CLTM will preceed OLTM" size="1" offset="0x01DD" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Memory Configuration/Memory Thermal Configuration/Memory Power and Thermal Throttling/Memory Thermal Reporting/Open Loop Therm Manage" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<!-- Thermal Threshold Settings -->
		<knob type="scalar" setupType="numeric" name="WarmThresholdCh0Dimm0" varstoreIndex="03" prompt="Warm Threshold Ch0 Dimm0" description="range[255;0]-[31.875;0] in W for OLTM, [127.5;0] in C for CLTM" size="1" offset="0x01F2" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Memory Configuration/Memory Thermal Configuration/Memory Power and Thermal Throttling/Memory Thermal Reporting/Warm Threshold Ch0 Dimm0" default="0xFF" CurrentVal="0xFF" min="0x0" max="0xFF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="WarmThresholdCh0Dimm1" varstoreIndex="03" prompt="Warm Threshold Ch0 Dimm1" description="range[255;0]-[31.875;0] in W for OLTM, [127.5;0] in C for CLTM" size="1" offset="0x01F3" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Memory Configuration/Memory Thermal Configuration/Memory Power and Thermal Throttling/Memory Thermal Reporting/Warm Threshold Ch0 Dimm1" default="0xFF" CurrentVal="0xFF" min="0x0" max="0xFF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="HotThresholdCh0Dimm0" varstoreIndex="03" prompt="Hot Threshold Ch0 Dimm0" description="range[255;0]-[31.875;0] in W for OLTM, [127.5;0] in C for CLTM" size="1" offset="0x01F6" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Memory Configuration/Memory Thermal Configuration/Memory Power and Thermal Throttling/Memory Thermal Reporting/Hot Threshold Ch0 Dimm0" default="0xFF" CurrentVal="0xFF" min="0x0" max="0xFF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="HotThresholdCh0Dimm1" varstoreIndex="03" prompt="Hot Threshold Ch0 Dimm1" description="range[255;0]-[31.875;0] in W for OLTM, [127.5;0] in C for CLTM" size="1" offset="0x01F7" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Memory Configuration/Memory Thermal Configuration/Memory Power and Thermal Throttling/Memory Thermal Reporting/Hot Threshold Ch0 Dimm1" default="0xFF" CurrentVal="0xFF" min="0x0" max="0xFF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="WarmThresholdCh1Dimm0" varstoreIndex="03" prompt="Warm Threshold Ch1 Dimm0" description="range[255;0]-[31.875;0] in W for OLTM, [127.5;0] in C for CLTM" size="1" offset="0x01F4" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Memory Configuration/Memory Thermal Configuration/Memory Power and Thermal Throttling/Memory Thermal Reporting/Warm Threshold Ch1 Dimm0" default="0xFF" CurrentVal="0xFF" min="0x0" max="0xFF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="WarmThresholdCh1Dimm1" varstoreIndex="03" prompt="Warm Threshold Ch1 Dimm1" description="range[255;0]-[31.875;0] in W for OLTM, [127.5;0] in C for CLTM" size="1" offset="0x01F5" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Memory Configuration/Memory Thermal Configuration/Memory Power and Thermal Throttling/Memory Thermal Reporting/Warm Threshold Ch1 Dimm1" default="0xFF" CurrentVal="0xFF" min="0x0" max="0xFF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="HotThresholdCh1Dimm0" varstoreIndex="03" prompt="Hot Threshold Ch1 Dimm0" description="range[255;0]-[31.875;0] in W for OLTM, [127.5;0] in C for CLTM" size="1" offset="0x01F8" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Memory Configuration/Memory Thermal Configuration/Memory Power and Thermal Throttling/Memory Thermal Reporting/Hot Threshold Ch1 Dimm0" default="0xFF" CurrentVal="0xFF" min="0x0" max="0xFF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="HotThresholdCh1Dimm1" varstoreIndex="03" prompt="Hot Threshold Ch1 Dimm1" description="range[255;0]-[31.875;0] in W for OLTM, [127.5;0] in C for CLTM" size="1" offset="0x01F9" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Memory Configuration/Memory Thermal Configuration/Memory Power and Thermal Throttling/Memory Thermal Reporting/Hot Threshold Ch1 Dimm1" default="0xFF" CurrentVal="0xFF" min="0x0" max="0xFF" step="0x1"/>
		<!-- Thermal Throttle Budget Settings -->
		<knob type="scalar" setupType="numeric" name="WarmBudgetCh0Dimm0" varstoreIndex="03" prompt="Warm Budget Ch0 Dimm0" description="range[255;0]-[31.875;0] in W for OLTM, [127.5;0] in C for CLTM" size="1" offset="0x01FA" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Memory Configuration/Memory Thermal Configuration/Memory Power and Thermal Throttling/Memory Thermal Reporting/Warm Budget Ch0 Dimm0" default="0xFF" CurrentVal="0xFF" min="0x0" max="0xFF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="WarmBudgetCh0Dimm1" varstoreIndex="03" prompt="Warm Budget Ch0 Dimm1" description="range[255;0]-[31.875;0] in W for OLTM, [127.5;0] in C for CLTM" size="1" offset="0x01FB" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Memory Configuration/Memory Thermal Configuration/Memory Power and Thermal Throttling/Memory Thermal Reporting/Warm Budget Ch0 Dimm1" default="0xFF" CurrentVal="0xFF" min="0x0" max="0xFF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="HotBudgetCh0Dimm0" varstoreIndex="03" prompt="Hot Budget Ch0 Dimm0" description="range[255;0]-[31.875;0] in W for OLTM, [127.5;0] in C for CLTM" size="1" offset="0x01FE" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Memory Configuration/Memory Thermal Configuration/Memory Power and Thermal Throttling/Memory Thermal Reporting/Hot Budget Ch0 Dimm0" default="0xFF" CurrentVal="0xFF" min="0x0" max="0xFF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="HotBudgetCh0Dimm1" varstoreIndex="03" prompt="Hot Budget Ch0 Dimm1" description="range[255;0]-[31.875;0] in W for OLTM, [127.5;0] in C for CLTM" size="1" offset="0x01FF" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Memory Configuration/Memory Thermal Configuration/Memory Power and Thermal Throttling/Memory Thermal Reporting/Hot Budget Ch0 Dimm1" default="0xFF" CurrentVal="0xFF" min="0x0" max="0xFF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="WarmBudgetCh1Dimm0" varstoreIndex="03" prompt="Warm Budget Ch1 Dimm0" description="range[255;0]-[31.875;0] in W for OLTM, [127.5;0] in C for CLTM" size="1" offset="0x01FC" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Memory Configuration/Memory Thermal Configuration/Memory Power and Thermal Throttling/Memory Thermal Reporting/Warm Budget Ch1 Dimm0" default="0xFF" CurrentVal="0xFF" min="0x0" max="0xFF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="WarmBudgetCh1Dimm1" varstoreIndex="03" prompt="Warm Budget Ch1 Dimm1" description="range[255;0]-[31.875;0] in W for OLTM, [127.5;0] in C for CLTM" size="1" offset="0x01FD" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Memory Configuration/Memory Thermal Configuration/Memory Power and Thermal Throttling/Memory Thermal Reporting/Warm Budget Ch1 Dimm1" default="0xFF" CurrentVal="0xFF" min="0x0" max="0xFF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="HotBudgetCh1Dimm0" varstoreIndex="03" prompt="Hot Budget Ch1 Dimm0" description="range[255;0]-[31.875;0] in W for OLTM, [127.5;0] in C for CLTM" size="1" offset="0x0200" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Memory Configuration/Memory Thermal Configuration/Memory Power and Thermal Throttling/Memory Thermal Reporting/Hot Budget Ch1 Dimm0" default="0xFF" CurrentVal="0xFF" min="0x0" max="0xFF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="HotBudgetCh1Dimm1" varstoreIndex="03" prompt="Hot Budget Ch1 Dimm1" description="range[255;0]-[31.875;0] in W for OLTM, [127.5;0] in C for CLTM" size="1" offset="0x0201" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Memory Configuration/Memory Thermal Configuration/Memory Power and Thermal Throttling/Memory Thermal Reporting/Hot Budget Ch1 Dimm1" default="0xFF" CurrentVal="0xFF" min="0x0" max="0xFF" step="0x1"/>
		<!-- Form: Memory RAPL -->
		<!-- Memory RAPL -->
		<knob type="scalar" setupType="numeric" name="RaplPwrFlCh0" varstoreIndex="03" prompt="Rapl Power Floor Ch0" description="Power budget ,range[255;0], (0- 5.3W Def)" size="1" offset="0x01E6" depex="Gif( ( UserPowerWeightsEn _EQU_ 0 ) )" SetupPgPtr="Intel Advanced Menu/Memory Configuration/Memory Thermal Configuration/Memory Power and Thermal Throttling/Memory RAPL/Rapl Power Floor Ch0" default="0x00" CurrentVal="0x00" min="0x0" max="0xFF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="RaplPwrFlCh1" varstoreIndex="03" prompt="Rapl Power Floor Ch1" description="Power budget ,range[255;0],(0- 5.3W Def)" size="1" offset="0x01E5" depex="Gif( ( UserPowerWeightsEn _EQU_ 0 ) )" SetupPgPtr="Intel Advanced Menu/Memory Configuration/Memory Thermal Configuration/Memory Power and Thermal Throttling/Memory RAPL/Rapl Power Floor Ch1" default="0x00" CurrentVal="0x00" min="0x0" max="0xFF" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="RaplLim2Lock" varstoreIndex="03" prompt="RAPL PL Lock" description="Enable- lock Rapl Limit register , Disable(Disable- Def)" size="1" offset="0x01E7" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Memory Configuration/Memory Thermal Configuration/Memory Power and Thermal Throttling/Memory RAPL/RAPL PL Lock" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="RaplLim1Ena" varstoreIndex="03" prompt="RAPL PL 1 enable" description="Enable- enable, Disable(Disable- Def)" size="1" offset="0x01EF" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Memory Configuration/Memory Thermal Configuration/Memory Power and Thermal Throttling/Memory RAPL/RAPL PL 1 enable" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="RaplLim1Pwr" varstoreIndex="03" prompt="RAPL PL 1 Power" description="range[0;2^14-1]- [2047.875;0]in W, (0- Def)" size="2" offset="0x01F0" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Memory Configuration/Memory Thermal Configuration/Memory Power and Thermal Throttling/Memory RAPL/RAPL PL 1 Power" default="0x0000" CurrentVal="0x0000" min="0x0" max="0x3FFF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="RaplLim1WindX" varstoreIndex="03" prompt="RAPL PL 1 WindowX" description="Power PL 1 time window X value, (1/1024)*(1+(x/4))*(2^y) (0-Def)" size="1" offset="0x01ED" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Memory Configuration/Memory Thermal Configuration/Memory Power and Thermal Throttling/Memory RAPL/RAPL PL 1 WindowX" default="0x00" CurrentVal="0x00" min="0x0" max="0x3" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="RaplLim1WindY" varstoreIndex="03" prompt="RAPL PL 1 WindowY" description="Power PL 1 time window Y value, (1/1024)*(1+(x/4))*(2^y) (0-Def)" size="1" offset="0x01EE" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Memory Configuration/Memory Thermal Configuration/Memory Power and Thermal Throttling/Memory RAPL/RAPL PL 1 WindowY" default="0x00" CurrentVal="0x00" min="0x0" max="0x1F" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="RaplLim2Ena" varstoreIndex="03" prompt="RAPL PL 2 enable" description="Enable- enable, Disable(Disable- Def)" size="1" offset="0x01EA" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Memory Configuration/Memory Thermal Configuration/Memory Power and Thermal Throttling/Memory RAPL/RAPL PL 2 enable" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="RaplLim2Pwr" varstoreIndex="03" prompt="RAPL PL 2 Power" description="range[0;2^14-1]- [2047.875;0]in W, (0- Def)" size="2" offset="0x01EB" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Memory Configuration/Memory Thermal Configuration/Memory Power and Thermal Throttling/Memory RAPL/RAPL PL 2 Power" default="0x00DE" CurrentVal="0x00DE" min="0x0" max="0x3FFF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="RaplLim2WindX" varstoreIndex="03" prompt="RAPL PL 2 WindowX" description="Power PL 2 time window X value, (1/1024)*(1+(x/4))*(2^y) (0-Def)" size="1" offset="0x01E8" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Memory Configuration/Memory Thermal Configuration/Memory Power and Thermal Throttling/Memory RAPL/RAPL PL 2 WindowX" default="0x01" CurrentVal="0x01" min="0x0" max="0x3" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="RaplLim2WindY" varstoreIndex="03" prompt="RAPL PL 2 WindowY" description="Power PL 2 time window Y value, (1/1024)*(1+(x/4))*(2^y) (0-Def)" size="1" offset="0x01E9" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Memory Configuration/Memory Thermal Configuration/Memory Power and Thermal Throttling/Memory RAPL/RAPL PL 2 WindowY" default="0x0A" CurrentVal="0x0A" min="0x0" max="0x1F" step="0x1"/>
		<!-- Form: MIPI Camera Configuration -->
		<knob  type="scalar" setupType="oneof" name="MipiCam_ControlLogic0" varstoreIndex="00" prompt="Control Logic 1" description="Control Logic 1" size="1" offset="0x0059" depex="TRUE" SetupPgPtr="???/MIPI Camera Configuration/Control Logic 1" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="MipiCam_ControlLogic1" varstoreIndex="00" prompt="Control Logic 2" description="Control Logic 2" size="1" offset="0x005A" depex="TRUE" SetupPgPtr="???/MIPI Camera Configuration/Control Logic 2" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="MipiCam_ControlLogic2" varstoreIndex="00" prompt="Control Logic 3" description="Control Logic 3" size="1" offset="0x005B" depex="TRUE" SetupPgPtr="???/MIPI Camera Configuration/Control Logic 3" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="MipiCam_ControlLogic3" varstoreIndex="00" prompt="Control Logic 4" description="Control Logic 4" size="1" offset="0x005C" depex="TRUE" SetupPgPtr="???/MIPI Camera Configuration/Control Logic 4" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="MipiCam_Link0" varstoreIndex="00" prompt="Camera1" description="Camera1" size="1" offset="0x005D" depex="TRUE" SetupPgPtr="???/MIPI Camera Configuration/Camera1" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="MipiCam_Link1" varstoreIndex="00" prompt="Camera2" description="Camera2" size="1" offset="0x005E" depex="TRUE" SetupPgPtr="???/MIPI Camera Configuration/Camera2" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="MipiCam_Link2" varstoreIndex="00" prompt="Camera3" description="Camera3" size="1" offset="0x005F" depex="TRUE" SetupPgPtr="???/MIPI Camera Configuration/Camera3" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="MipiCam_Link3" varstoreIndex="00" prompt="Camera4" description="Camera4" size="1" offset="0x0060" depex="TRUE" SetupPgPtr="???/MIPI Camera Configuration/Camera4" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<!-- Form: MC Register Offset Knobs -->
		<!-- DDRDATA_CR_DDRCRVREFADJUST1 -->
		<knob  type="scalar" setupType="oneof" name="CAVrefCtlOffset" varstoreIndex="03" prompt="CA Vref Ctl Offset" description="Offset to be applied to DDRDATA7CH1_CR_DDRCRVREFADJUST1.CAVref" size="1" offset="0x0180" depex="Sif( MCREGOFFSET _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/Memory Configuration/MC Register Offset Knobs/CA Vref Ctl Offset" default="0x0C" CurrentVal="0x0C">
			<options>
				<option text="0" value="0xC"/>
				<option text="+1" value="0xD"/>
				<option text="-1" value="0xB"/>
				<option text="+2" value="0xE"/>
				<option text="-2" value="0xA"/>
				<option text="+3" value="0xF"/>
				<option text="-3" value="0x9"/>
				<option text="+4" value="0x10"/>
				<option text="-4" value="0x8"/>
				<option text="+5" value="0x11"/>
				<option text="-5" value="0x7"/>
				<option text="+6" value="0x12"/>
				<option text="-6" value="0x6"/>
				<option text="+7" value="0x13"/>
				<option text="-7" value="0x5"/>
				<option text="+8" value="0x14"/>
				<option text="-8" value="0x4"/>
				<option text="+9" value="0x15"/>
				<option text="-9" value="0x3"/>
				<option text="+10" value="0x16"/>
				<option text="-10" value="0x2"/>
				<option text="+11" value="0x17"/>
				<option text="-11" value="0x1"/>
				<option text="+12" value="0x18"/>
				<option text="-12" value="0x0"/>
				<option text="Random" value="0xFF"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="Ch0VrefCtlOffset" varstoreIndex="03" prompt="Ch0 DQ Vref Ctrl Offset" description="Offset to be applied to DDRDATA7CH1_CR_DDRCRVREFADJUST1.Ch0VrefCtl" size="1" offset="0x0181" depex="Sif( MCREGOFFSET _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/Memory Configuration/MC Register Offset Knobs/Ch0 DQ Vref Ctrl Offset" default="0x0C" CurrentVal="0x0C">
			<options>
				<option text="0" value="0xC"/>
				<option text="+1" value="0xD"/>
				<option text="-1" value="0xB"/>
				<option text="+2" value="0xE"/>
				<option text="-2" value="0xA"/>
				<option text="+3" value="0xF"/>
				<option text="-3" value="0x9"/>
				<option text="+4" value="0x10"/>
				<option text="-4" value="0x8"/>
				<option text="+5" value="0x11"/>
				<option text="-5" value="0x7"/>
				<option text="+6" value="0x12"/>
				<option text="-6" value="0x6"/>
				<option text="+7" value="0x13"/>
				<option text="-7" value="0x5"/>
				<option text="+8" value="0x14"/>
				<option text="-8" value="0x4"/>
				<option text="+9" value="0x15"/>
				<option text="-9" value="0x3"/>
				<option text="+10" value="0x16"/>
				<option text="-10" value="0x2"/>
				<option text="+11" value="0x17"/>
				<option text="-11" value="0x1"/>
				<option text="+12" value="0x18"/>
				<option text="-12" value="0x0"/>
				<option text="Random" value="0xFF"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="Ch1VrefCtlOffset" varstoreIndex="03" prompt="Ch1 DQ Vref Ctrl Offset" description="Offset to be applied to DDRDATA7CH1_CR_DDRCRVREFADJUST1.Ch1VrefCtl" size="1" offset="0x0182" depex="Sif( MCREGOFFSET _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/Memory Configuration/MC Register Offset Knobs/Ch1 DQ Vref Ctrl Offset" default="0x0C" CurrentVal="0x0C">
			<options>
				<option text="0" value="0xC"/>
				<option text="+1" value="0xD"/>
				<option text="-1" value="0xB"/>
				<option text="+2" value="0xE"/>
				<option text="-2" value="0xA"/>
				<option text="+3" value="0xF"/>
				<option text="-3" value="0x9"/>
				<option text="+4" value="0x10"/>
				<option text="-4" value="0x8"/>
				<option text="+5" value="0x11"/>
				<option text="-5" value="0x7"/>
				<option text="+6" value="0x12"/>
				<option text="-6" value="0x6"/>
				<option text="+7" value="0x13"/>
				<option text="-7" value="0x5"/>
				<option text="+8" value="0x14"/>
				<option text="-8" value="0x4"/>
				<option text="+9" value="0x15"/>
				<option text="-9" value="0x3"/>
				<option text="+10" value="0x16"/>
				<option text="-10" value="0x2"/>
				<option text="+11" value="0x17"/>
				<option text="-11" value="0x1"/>
				<option text="+12" value="0x18"/>
				<option text="-12" value="0x0"/>
				<option text="Random" value="0xFF"/>
			</options>
		</knob>
		<!-- DDRCLK_CR_DDRCRCLKPICODE -->
		<knob  type="scalar" setupType="oneof" name="Ch0ClkPiCodeOffset" varstoreIndex="03" prompt="Ch0 Clk PI Code Offset" description="Offset to be applied to DDRCLKCH0_CR_DDRCRCLKPICODE.PiSettingRank[0-3]" size="1" offset="0x0183" depex="Sif( MCREGOFFSET _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/Memory Configuration/MC Register Offset Knobs/Ch0 Clk PI Code Offset" default="0x06" CurrentVal="0x06">
			<options>
				<option text="0" value="0x6"/>
				<option text="+1" value="0x7"/>
				<option text="-1" value="0x5"/>
				<option text="+2" value="0x8"/>
				<option text="-2" value="0x4"/>
				<option text="+3" value="0x9"/>
				<option text="-3" value="0x3"/>
				<option text="+4" value="0xA"/>
				<option text="-4" value="0x2"/>
				<option text="+5" value="0xB"/>
				<option text="-5" value="0x1"/>
				<option text="+6" value="0xC"/>
				<option text="-6" value="0x0"/>
				<option text="Random" value="0xFF"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="Ch1ClkPiCodeOffset" varstoreIndex="03" prompt="Ch1 Clk PI Code Offset" description="Offset to be applied to DDRCLKCH1_CR_DDRCRCLKPICODE.PiSettingRank[0-3]" size="1" offset="0x0184" depex="Sif( MCREGOFFSET _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/Memory Configuration/MC Register Offset Knobs/Ch1 Clk PI Code Offset" default="0x06" CurrentVal="0x06">
			<options>
				<option text="0" value="0x6"/>
				<option text="+1" value="0x7"/>
				<option text="-1" value="0x5"/>
				<option text="+2" value="0x8"/>
				<option text="-2" value="0x4"/>
				<option text="+3" value="0x9"/>
				<option text="-3" value="0x3"/>
				<option text="+4" value="0xA"/>
				<option text="-4" value="0x2"/>
				<option text="+5" value="0xB"/>
				<option text="-5" value="0x1"/>
				<option text="+6" value="0xC"/>
				<option text="-6" value="0x0"/>
				<option text="Random" value="0xFF"/>
			</options>
		</knob>
		<!-- DDRDATA_CR_DDRCRDATAOFFSETTRAIN -->
		<knob  type="scalar" setupType="oneof" name="Ch0RcvEnOffset" varstoreIndex="03" prompt="Ch0 RcvEn Offset" description="Offset to be applied to DDRDATACH0_CR_DDRCRDATAOFFSETTRAIN.RcvEn" size="1" offset="0x0185" depex="Sif( MCREGOFFSET _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/Memory Configuration/MC Register Offset Knobs/Ch0 RcvEn Offset" default="0x03" CurrentVal="0x03">
			<options>
				<option text="0" value="0x3"/>
				<option text="+1" value="0x4"/>
				<option text="-1" value="0x2"/>
				<option text="+2" value="0x5"/>
				<option text="-2" value="0x1"/>
				<option text="+3" value="0x6"/>
				<option text="-3" value="0x0"/>
				<option text="Random" value="0xFF"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="Ch0RxDqsOffset" varstoreIndex="03" prompt="Ch0 Rx Dqs Offset" description="Offset to be applied to DDRDATACH0_CR_DDRCRDATAOFFSETTRAIN.RxDqsOffset" size="1" offset="0x0186" depex="Sif( MCREGOFFSET _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/Memory Configuration/MC Register Offset Knobs/Ch0 Rx Dqs Offset" default="0x03" CurrentVal="0x03">
			<options>
				<option text="0" value="0x3"/>
				<option text="+1" value="0x4"/>
				<option text="-1" value="0x2"/>
				<option text="+2" value="0x5"/>
				<option text="-2" value="0x1"/>
				<option text="+3" value="0x6"/>
				<option text="-3" value="0x0"/>
				<option text="Random" value="0xFF"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="Ch0TxDqOffset" varstoreIndex="03" prompt="Ch0 Tx Dq Offset" description="Offset to be applied to DDRDATACH0_CR_DDRCRDATAOFFSETTRAIN.TxDqOffset" size="1" offset="0x0187" depex="Sif( MCREGOFFSET _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/Memory Configuration/MC Register Offset Knobs/Ch0 Tx Dq Offset" default="0x03" CurrentVal="0x03">
			<options>
				<option text="0" value="0x3"/>
				<option text="+1" value="0x4"/>
				<option text="-1" value="0x2"/>
				<option text="+2" value="0x5"/>
				<option text="-2" value="0x1"/>
				<option text="+3" value="0x6"/>
				<option text="-3" value="0x0"/>
				<option text="Random" value="0xFF"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="Ch0TxDqsOffset" varstoreIndex="03" prompt="Ch0 Tx Dqs Offset" description="Offset to be applied to DDRDATACH0_CR_DDRCRDATAOFFSETTRAIN.TxDqsOffset" size="1" offset="0x0188" depex="Sif( MCREGOFFSET _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/Memory Configuration/MC Register Offset Knobs/Ch0 Tx Dqs Offset" default="0x03" CurrentVal="0x03">
			<options>
				<option text="0" value="0x3"/>
				<option text="+1" value="0x4"/>
				<option text="-1" value="0x2"/>
				<option text="+2" value="0x5"/>
				<option text="-2" value="0x1"/>
				<option text="+3" value="0x6"/>
				<option text="-3" value="0x0"/>
				<option text="Random" value="0xFF"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="Ch0VrefOffset" varstoreIndex="03" prompt="Ch0 Vref Offset" description="Offset to be applied to DDRDATACH0_CR_DDRCRDATAOFFSETTRAIN.VrefOffset" size="1" offset="0x0189" depex="Sif( MCREGOFFSET _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/Memory Configuration/MC Register Offset Knobs/Ch0 Vref Offset" default="0x06" CurrentVal="0x06">
			<options>
				<option text="0" value="0x6"/>
				<option text="+1" value="0x7"/>
				<option text="-1" value="0x5"/>
				<option text="+2" value="0x8"/>
				<option text="-2" value="0x4"/>
				<option text="+3" value="0x9"/>
				<option text="-3" value="0x3"/>
				<option text="+4" value="0xA"/>
				<option text="-4" value="0x2"/>
				<option text="+5" value="0xB"/>
				<option text="-5" value="0x1"/>
				<option text="+6" value="0xC"/>
				<option text="-6" value="0x0"/>
				<option text="Random" value="0xFF"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="Ch1RcvEnOffset" varstoreIndex="03" prompt="Ch1 RcvEn Offset" description="Offset to be applied to DDRDATACH1_CR_DDRCRDATAOFFSETTRAIN.RcvEn" size="1" offset="0x018A" depex="Sif( MCREGOFFSET _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/Memory Configuration/MC Register Offset Knobs/Ch1 RcvEn Offset" default="0x03" CurrentVal="0x03">
			<options>
				<option text="0" value="0x3"/>
				<option text="+1" value="0x4"/>
				<option text="-1" value="0x2"/>
				<option text="+2" value="0x5"/>
				<option text="-2" value="0x1"/>
				<option text="+3" value="0x6"/>
				<option text="-3" value="0x0"/>
				<option text="Random" value="0xFF"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="Ch1RxDqsOffset" varstoreIndex="03" prompt="Ch1 Rx Dqs Offset" description="Offset to be applied to DDRDATACH1_CR_DDRCRDATAOFFSETTRAIN.RxDqsOffset" size="1" offset="0x018B" depex="Sif( MCREGOFFSET _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/Memory Configuration/MC Register Offset Knobs/Ch1 Rx Dqs Offset" default="0x03" CurrentVal="0x03">
			<options>
				<option text="0" value="0x3"/>
				<option text="+1" value="0x4"/>
				<option text="-1" value="0x2"/>
				<option text="+2" value="0x5"/>
				<option text="-2" value="0x1"/>
				<option text="+3" value="0x6"/>
				<option text="-3" value="0x0"/>
				<option text="Random" value="0xFF"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="Ch1TxDqOffset" varstoreIndex="03" prompt="Ch1 Tx Dq Offset" description="Offset to be applied to DDRDATACH1_CR_DDRCRDATAOFFSETTRAIN.TxDqOffset" size="1" offset="0x018C" depex="Sif( MCREGOFFSET _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/Memory Configuration/MC Register Offset Knobs/Ch1 Tx Dq Offset" default="0x03" CurrentVal="0x03">
			<options>
				<option text="0" value="0x3"/>
				<option text="+1" value="0x4"/>
				<option text="-1" value="0x2"/>
				<option text="+2" value="0x5"/>
				<option text="-2" value="0x1"/>
				<option text="+3" value="0x6"/>
				<option text="-3" value="0x0"/>
				<option text="Random" value="0xFF"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="Ch1TxDqsOffset" varstoreIndex="03" prompt="Ch1 Tx Dqs Offset" description="Offset to be applied to DDRDATACH1_CR_DDRCRDATAOFFSETTRAIN.TxDqsOffset" size="1" offset="0x018D" depex="Sif( MCREGOFFSET _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/Memory Configuration/MC Register Offset Knobs/Ch1 Tx Dqs Offset" default="0x03" CurrentVal="0x03">
			<options>
				<option text="0" value="0x3"/>
				<option text="+1" value="0x4"/>
				<option text="-1" value="0x2"/>
				<option text="+2" value="0x5"/>
				<option text="-2" value="0x1"/>
				<option text="+3" value="0x6"/>
				<option text="-3" value="0x0"/>
				<option text="Random" value="0xFF"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="Ch1VrefOffset" varstoreIndex="03" prompt="Ch1 Vref Offset" description="Offset to be applied to DDRDATACH1_CR_DDRCRDATAOFFSETTRAIN.VrefOffset" size="1" offset="0x018E" depex="Sif( MCREGOFFSET _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/Memory Configuration/MC Register Offset Knobs/Ch1 Vref Offset" default="0x06" CurrentVal="0x06">
			<options>
				<option text="0" value="0x6"/>
				<option text="+1" value="0x7"/>
				<option text="-1" value="0x5"/>
				<option text="+2" value="0x8"/>
				<option text="-2" value="0x4"/>
				<option text="+3" value="0x9"/>
				<option text="-3" value="0x3"/>
				<option text="+4" value="0xA"/>
				<option text="-4" value="0x2"/>
				<option text="+5" value="0xB"/>
				<option text="-5" value="0x1"/>
				<option text="+6" value="0xC"/>
				<option text="-6" value="0x0"/>
				<option text="Random" value="0xFF"/>
			</options>
		</knob>
		<!-- Form: Link options -->
		<!-- Camera1 -->
		<knob  type="scalar" setupType="oneof" name="MipiCam_Link0_SensorModel" varstoreIndex="00" prompt="Sensor Model" description="Sensor Model" size="1" offset="0x00FE" depex="Sif( MipiCam_Link0 _EQU_ 0 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/Sensor Model" default="0x0E" CurrentVal="0x0E">
			<options>
				<option text="OV16860" value="0xE"/>
				<option text="OV8856" value="0xD"/>
				<option text="OV9234" value="0xC"/>
				<option text="IMX135" value="0x0"/>
				<option text="OV5693" value="0x1"/>
				<option text="IMX179" value="0x2"/>
				<option text="OV8858" value="0x3"/>
				<option text="OV2740-IVCAM" value="0x4"/>
				<option text="OV9728" value="0x5"/>
				<option text="IMX188" value="0x6"/>
				<option text="IMX208" value="0x7"/>
				<option text="OV5670" value="0x8"/>
				<option text="OV8865" value="0x9"/>
				<option text="HM2051" value="0xA"/>
				<option text="OV2742" value="0xB"/>
				<option text="User Custom" value="0xFF"/>
			</options>
		</knob>
		<knob type="scalar" setupType="string" name="MipiCam_Link0_UserHid" varstoreIndex="00" prompt="Custom HID" description="Custom HID" size="16" offset="0x00FF" depex="Sif( MipiCam_Link0 _EQU_ 0 ) _AND_ Sif( MipiCam_Link0_SensorModel _NEQ_ 255 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/Custom HID" default="0x00000000000000000000000000000000" CurrentVal="0x00000000000000000000000000000000" minsize="0x6" maxsize="0x8"/>
		<knob  type="scalar" setupType="oneof" name="MipiCam_LanesClkDiv" varstoreIndex="00" prompt="Lanes Clock division" description="Lanes Clock division" size="1" offset="0x0061" depex="Sif( MipiCam_Link0 _EQU_ 0 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/Lanes Clock division" default="0x00" CurrentVal="0x00">
			<options>
				<option text="4 4 2 2" value="0x0"/>
				<option text="4 4 3 1" value="0x2"/>
				<option text="4 4 4 0" value="0x3"/>
				<option text="8 0 2 2" value="0x4"/>
				<option text="8 0 3 1" value="0x6"/>
				<option text="8 0 4 0" value="0x7"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="MipiCam_Link0_DriverData_CrdVersion" varstoreIndex="00" prompt="CRD Version" description="CRD Version" size="1" offset="0x0159" depex="Sif( MipiCam_Link0 _EQU_ 0 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/CRD Version" default="0x50" CurrentVal="0x50">
			<options>
				<option text="PTC" value="0x10"/>
				<option text="CRD-D" value="0x20"/>
				<option text="CRD-G" value="0x30"/>
				<option text="Kilshon-PPV" value="0x40"/>
				<option text="CRD-G2" value="0x50"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="MipiCam_Link0_DriverData_ControlLogic" varstoreIndex="00" prompt="GPIO control" description="GPIO control" size="1" offset="0x0165" depex="Sif( MipiCam_Link0 _EQU_ 0 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/GPIO control" default="0x00" CurrentVal="0x00">
			<options>
				<option text="No Control Logic" value="0xFF"/>
				<option text="Control Logic 1" value="0x0"/>
				<option text="Control Logic 2" value="0x1"/>
				<option text="Control Logic 3" value="0x2"/>
				<option text="Control Logic 4" value="0x3"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="MipiCam_Link0_CameraPhysicalLocation" varstoreIndex="00" prompt="Camera position" description="Camera position" size="1" offset="0x0111" depex="Sif( MipiCam_Link0 _EQU_ 0 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/Camera position" default="0x69" CurrentVal="0x69">
			<options>
				<option text="Front" value="0x61"/>
				<option text="Back" value="0x69"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="MipiCam_Link0_DriverData_FlashSupport" varstoreIndex="00" prompt="Flash Support" description="Flash Support" size="1" offset="0x0166" depex="Sif( MipiCam_Link0 _EQU_ 0 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/Flash Support" default="0x03" CurrentVal="0x03">
			<options>
				<option text="Driver default" value="0x0"/>
				<option text="Disabled" value="0x2"/>
				<option text="Enabled" value="0x3"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="MipiCam_Link0_DriverData_PrivacyLed" varstoreIndex="00" prompt="Privacy LED" description="Privacy LED" size="1" offset="0x0167" depex="Sif( MipiCam_Link0 _EQU_ 0 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/Privacy LED" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Driver default" value="0x0"/>
				<option text="ILEDA, 16mA" value="0x1"/>
				<option text="ILEDB, 2mA" value="0x2"/>
				<option text="ILEDB, 4mA" value="0x3"/>
				<option text="ILEDB, 8mA" value="0x4"/>
				<option text="ILEDB, 16mA" value="0x5"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="MipiCam_Link0_DriverData_Degree" varstoreIndex="00" prompt="Rotation" description="Rotation" size="1" offset="0x0168" depex="Sif( MipiCam_Link0 _EQU_ 0 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/Rotation" default="0x00" CurrentVal="0x00">
			<options>
				<option text="0" value="0x0"/>
				<option text="90" value="0x2"/>
				<option text="180" value="0x4"/>
				<option text="270" value="0x6"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="MipiCam_Link0_DriverData_PmicPosition" varstoreIndex="00" prompt="PMIC Position" description="PMIC Position  Position 1 indicates the current module is placed on the left side of the CRD-G2 card  Position 2 indicates the current module is placed on the right side of the CRD-G2 card" size="1" offset="0x0169" depex="Sif( MipiCam_Link0 _EQU_ 0 ) _AND_ Sif( MipiCam_Link0_DriverData_CrdVersion _NEQ_ 0x50 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/PMIC Position" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Position 1" value="0x0"/>
				<option text="Position 2" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="MipiCam_Link0_DriverData_VoltageRail" varstoreIndex="00" prompt="Voltage Rail" description="Voltage Rail" size="1" offset="0x016A" depex="Sif( MipiCam_Link0 _EQU_ 0 ) _AND_ Sif( MipiCam_Link0_DriverData_PmicPosition _NEQ_ 1 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/Voltage Rail" default="0x00" CurrentVal="0x00">
			<options>
				<option text="3 voltage rail" value="0x0"/>
				<option text="2 voltage rail" value="0x1"/>
			</options>
		</knob>
		<knob type="scalar" setupType="string" name="MipiCam_Link0_ModuleName" varstoreIndex="00" prompt="Camera module name" description="Camera module name" size="30" offset="0x0112" depex="Sif( MipiCam_Link0 _EQU_ 0 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/Camera module name" default="0x000000000000000000000000000000000045003400300056003600310041" CurrentVal="0x000000000000000000000000000000000045003400300056003600310041" minsize="0x1" maxsize="0xF"/>
		<knob  type="scalar" setupType="oneof" name="MipiCam_Link0_DriverData_LaneUsed" varstoreIndex="00" prompt="LaneUsed" description="LaneUsed" size="1" offset="0x015A" depex="Sif( MipiCam_Link0 _EQU_ 0 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/LaneUsed" default="0x04" CurrentVal="0x04">
			<options>
				<option text="x1" value="0x1"/>
				<option text="x2" value="0x2"/>
				<option text="x3" value="0x3"/>
				<option text="x4" value="0x4"/>
				<option text="x8" value="0x8"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="MipiCam_Link0_DriverData_Mclk" varstoreIndex="00" prompt="MCLK" description="MCLK" size="4" offset="0x0161" depex="Sif( MipiCam_Link0 _EQU_ 0 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/MCLK" default="0x0124F800" CurrentVal="0x0124F800" min="0x5B8D80" max="0x19BFCC0" step="0x186A0"/>
		<knob  type="scalar" setupType="oneof" name="MipiCam_Link0_DriverData_EepromType" varstoreIndex="00" prompt="EEPROM Type" description="EEPROM Type" size="1" offset="0x015B" depex="Sif( MipiCam_Link0 _EQU_ 0 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/EEPROM Type" default="0x09" CurrentVal="0x09">
			<options>
				<option text="ROM_NONE" value="0x0"/>
				<option text="ROM_OTP" value="0x1"/>
				<option text="ROM_EEPROM_16K_64" value="0x2"/>
				<option text="ROM_EEPROM_16K_16" value="0x3"/>
				<option text="ROM_OTP_ACPI_ACPI" value="0x4"/>
				<option text="ROM_ACPI" value="0x5"/>
				<option text="ROM_EEPROM_BRCA016GWZ" value="0x6"/>
				<option text="ROM_EEPROM_24AA32" value="0x7"/>
				<option text="ROM_EEPROM_CAT24C08" value="0x8"/>
				<option text="ROM_EEPROM_M24C64" value="0x9"/>
				<option text="ROM_EEPROM_DW9806B" value="0xA"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="MipiCam_Link0_DriverData_VcmType" varstoreIndex="00" prompt="VCM Type" description="VCM Type" size="1" offset="0x015C" depex="Sif( MipiCam_Link0 _EQU_ 0 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/VCM Type" default="0x09" CurrentVal="0x09">
			<options>
				<option text="VCM_NONE" value="0x0"/>
				<option text="VCM_AD5823" value="0x1"/>
				<option text="VCM_DW9714" value="0x2"/>
				<option text="VCM_AD5816" value="0x3"/>
				<option text="VCM_DW9719" value="0x4"/>
				<option text="VCM_DW9718" value="0x5"/>
				<option text="VCM_DW9806B" value="0x6"/>
				<option text="VCM_WV517S" value="0x7"/>
				<option text="VCM_LC898122XA" value="0x8"/>
				<option text="VCM_LC898212AXB" value="0x9"/>
				<option text="VCM_RESERVED1" value="0xA"/>
				<option text="VCM_RESERVED2" value="0xB"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="MipiCam_Link0_I2cDevicesEnabled" varstoreIndex="00" prompt="Number of I2C Components" description="Number of I2C Components" size="1" offset="0x0132" depex="Sif( MipiCam_Link0 _EQU_ 0 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/Number of I2C Components" default="0x03" CurrentVal="0x03" min="0x0" max="0xC" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="MipiCam_Link0_I2cChannel" varstoreIndex="00" prompt="I2C Channel" description="I2C Channel" size="1" offset="0x0133" depex="Sif( MipiCam_Link0 _EQU_ 0 ) _AND_ Sif( MipiCam_Link0_I2cDevicesEnabled _EQU_ 0 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/I2C Channel" default="0x02" CurrentVal="0x02">
			<options>
				<option text="I2C0" value="0x0"/>
				<option text="I2C1" value="0x1"/>
				<option text="I2C2" value="0x2"/>
				<option text="I2C3" value="0x3"/>
				<option text="I2C4" value="0x4"/>
				<option text="I2C5" value="0x5"/>
			</options>
		</knob>
		<!--   Device 0 -->
		<knob type="scalar" setupType="numeric" name="MipiCam_Link0_I2cAddress_0" varstoreIndex="00" prompt="  I2C Address" description="I2C Address" size="2" offset="0x0134" depex="Sif( MipiCam_Link0 _EQU_ 0 ) _AND_ Sif( MipiCam_Link0_I2cDevicesEnabled _EQU_ 0 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/  I2C Address" default="0x0010" CurrentVal="0x0010" min="0x0" max="0x7F" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="MipiCam_Link0_I2cDeviceType_0" varstoreIndex="00" prompt="  Device Type" description="  Device Type" size="1" offset="0x014C" depex="Sif( MipiCam_Link0 _EQU_ 0 ) _AND_ Sif( MipiCam_Link0_I2cDevicesEnabled _EQU_ 0 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/  Device Type" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Sensor" value="0x0"/>
				<option text="VCM" value="0x1"/>
				<option text="EEPROM" value="0x2"/>
				<option text="EEPROM_EXT1" value="0x3"/>
				<option text="EEPROM_EXT2" value="0x4"/>
				<option text="EEPROM_EXT3" value="0x5"/>
				<option text="EEPROM_EXT4" value="0x6"/>
				<option text="EEPROM_EXT5" value="0x7"/>
				<option text="EEPROM_EXT6" value="0x8"/>
				<option text="EEPROM_EXT7" value="0x9"/>
				<option text="IO Expander" value="0xA"/>
				<option text="Flash" value="0xC"/>
			</options>
		</knob>
		<!--   Device 1 -->
		<knob type="scalar" setupType="numeric" name="MipiCam_Link0_I2cAddress_1" varstoreIndex="00" prompt="  I2C Address" description="I2C Address" size="2" offset="0x0136" depex="Sif( MipiCam_Link0 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_Link0_I2cDevicesEnabled _EQU_ 0 1 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/  I2C Address" default="0x0072" CurrentVal="0x0072" min="0x0" max="0x7F" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="MipiCam_Link0_I2cDeviceType_1" varstoreIndex="00" prompt="  Device Type" description="  Device Type" size="1" offset="0x014D" depex="Sif( MipiCam_Link0 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_Link0_I2cDevicesEnabled _EQU_ 0 1 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/  Device Type" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Sensor" value="0x0"/>
				<option text="VCM" value="0x1"/>
				<option text="EEPROM" value="0x2"/>
				<option text="EEPROM_EXT1" value="0x3"/>
				<option text="EEPROM_EXT2" value="0x4"/>
				<option text="EEPROM_EXT3" value="0x5"/>
				<option text="EEPROM_EXT4" value="0x6"/>
				<option text="EEPROM_EXT5" value="0x7"/>
				<option text="EEPROM_EXT6" value="0x8"/>
				<option text="EEPROM_EXT7" value="0x9"/>
				<option text="IO Expander" value="0xA"/>
				<option text="Flash" value="0xC"/>
			</options>
		</knob>
		<!--   Device 2 -->
		<knob type="scalar" setupType="numeric" name="MipiCam_Link0_I2cAddress_2" varstoreIndex="00" prompt="  I2C Address" description="I2C Address" size="2" offset="0x0138" depex="Sif( MipiCam_Link0 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_Link0_I2cDevicesEnabled _EQU_ 0 1 2 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/  I2C Address" default="0x0051" CurrentVal="0x0051" min="0x0" max="0x7F" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="MipiCam_Link0_I2cDeviceType_2" varstoreIndex="00" prompt="  Device Type" description="  Device Type" size="1" offset="0x014E" depex="Sif( MipiCam_Link0 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_Link0_I2cDevicesEnabled _EQU_ 0 1 2 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/  Device Type" default="0x02" CurrentVal="0x02">
			<options>
				<option text="Sensor" value="0x0"/>
				<option text="VCM" value="0x1"/>
				<option text="EEPROM" value="0x2"/>
				<option text="EEPROM_EXT1" value="0x3"/>
				<option text="EEPROM_EXT2" value="0x4"/>
				<option text="EEPROM_EXT3" value="0x5"/>
				<option text="EEPROM_EXT4" value="0x6"/>
				<option text="EEPROM_EXT5" value="0x7"/>
				<option text="EEPROM_EXT6" value="0x8"/>
				<option text="EEPROM_EXT7" value="0x9"/>
				<option text="IO Expander" value="0xA"/>
				<option text="Flash" value="0xC"/>
			</options>
		</knob>
		<!--   Device 3 -->
		<knob type="scalar" setupType="numeric" name="MipiCam_Link0_I2cAddress_3" varstoreIndex="00" prompt="  I2C Address" description="I2C Address" size="2" offset="0x013A" depex="Sif( MipiCam_Link0 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_Link0_I2cDevicesEnabled _EQU_ 0 1 2 3 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/  I2C Address" default="0x0051" CurrentVal="0x0051" min="0x0" max="0x7F" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="MipiCam_Link0_I2cDeviceType_3" varstoreIndex="00" prompt="  Device Type" description="  Device Type" size="1" offset="0x014F" depex="Sif( MipiCam_Link0 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_Link0_I2cDevicesEnabled _EQU_ 0 1 2 3 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/  Device Type" default="0x03" CurrentVal="0x03">
			<options>
				<option text="Sensor" value="0x0"/>
				<option text="VCM" value="0x1"/>
				<option text="EEPROM" value="0x2"/>
				<option text="EEPROM_EXT1" value="0x3"/>
				<option text="EEPROM_EXT2" value="0x4"/>
				<option text="EEPROM_EXT3" value="0x5"/>
				<option text="EEPROM_EXT4" value="0x6"/>
				<option text="EEPROM_EXT5" value="0x7"/>
				<option text="EEPROM_EXT6" value="0x8"/>
				<option text="EEPROM_EXT7" value="0x9"/>
				<option text="IO Expander" value="0xA"/>
				<option text="Flash" value="0xC"/>
			</options>
		</knob>
		<!--   Device 4 -->
		<knob type="scalar" setupType="numeric" name="MipiCam_Link0_I2cAddress_4" varstoreIndex="00" prompt="  I2C Address" description="I2C Address" size="2" offset="0x013C" depex="Sif( MipiCam_Link0 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_Link0_I2cDevicesEnabled _EQU_ 0 1 2 3 4 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/  I2C Address" default="0x0052" CurrentVal="0x0052" min="0x0" max="0x7F" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="MipiCam_Link0_I2cDeviceType_4" varstoreIndex="00" prompt="  Device Type" description="  Device Type" size="1" offset="0x0150" depex="Sif( MipiCam_Link0 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_Link0_I2cDevicesEnabled _EQU_ 0 1 2 3 4 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/  Device Type" default="0x04" CurrentVal="0x04">
			<options>
				<option text="Sensor" value="0x0"/>
				<option text="VCM" value="0x1"/>
				<option text="EEPROM" value="0x2"/>
				<option text="EEPROM_EXT1" value="0x3"/>
				<option text="EEPROM_EXT2" value="0x4"/>
				<option text="EEPROM_EXT3" value="0x5"/>
				<option text="EEPROM_EXT4" value="0x6"/>
				<option text="EEPROM_EXT5" value="0x7"/>
				<option text="EEPROM_EXT6" value="0x8"/>
				<option text="EEPROM_EXT7" value="0x9"/>
				<option text="IO Expander" value="0xA"/>
				<option text="Flash" value="0xC"/>
			</options>
		</knob>
		<!--   Device 5 -->
		<knob type="scalar" setupType="numeric" name="MipiCam_Link0_I2cAddress_5" varstoreIndex="00" prompt="  I2C Address" description="I2C Address" size="2" offset="0x013E" depex="Sif( MipiCam_Link0 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_Link0_I2cDevicesEnabled _EQU_ 0 1 2 3 4 5 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/  I2C Address" default="0x0053" CurrentVal="0x0053" min="0x0" max="0x7F" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="MipiCam_Link0_I2cDeviceType_5" varstoreIndex="00" prompt="  Device Type" description="  Device Type" size="1" offset="0x0151" depex="Sif( MipiCam_Link0 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_Link0_I2cDevicesEnabled _EQU_ 0 1 2 3 4 5 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/  Device Type" default="0x05" CurrentVal="0x05">
			<options>
				<option text="Sensor" value="0x0"/>
				<option text="VCM" value="0x1"/>
				<option text="EEPROM" value="0x2"/>
				<option text="EEPROM_EXT1" value="0x3"/>
				<option text="EEPROM_EXT2" value="0x4"/>
				<option text="EEPROM_EXT3" value="0x5"/>
				<option text="EEPROM_EXT4" value="0x6"/>
				<option text="EEPROM_EXT5" value="0x7"/>
				<option text="EEPROM_EXT6" value="0x8"/>
				<option text="EEPROM_EXT7" value="0x9"/>
				<option text="IO Expander" value="0xA"/>
				<option text="Flash" value="0xC"/>
			</options>
		</knob>
		<!--   Device 6 -->
		<knob type="scalar" setupType="numeric" name="MipiCam_Link0_I2cAddress_6" varstoreIndex="00" prompt="  I2C Address" description="I2C Address" size="2" offset="0x0140" depex="Sif( MipiCam_Link0 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_Link0_I2cDevicesEnabled _EQU_ 0 1 2 3 4 5 6 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/  I2C Address" default="0x0054" CurrentVal="0x0054" min="0x0" max="0x7F" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="MipiCam_Link0_I2cDeviceType_6" varstoreIndex="00" prompt="  Device Type" description="  Device Type" size="1" offset="0x0152" depex="Sif( MipiCam_Link0 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_Link0_I2cDevicesEnabled _EQU_ 0 1 2 3 4 5 6 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/  Device Type" default="0x06" CurrentVal="0x06">
			<options>
				<option text="Sensor" value="0x0"/>
				<option text="VCM" value="0x1"/>
				<option text="EEPROM" value="0x2"/>
				<option text="EEPROM_EXT1" value="0x3"/>
				<option text="EEPROM_EXT2" value="0x4"/>
				<option text="EEPROM_EXT3" value="0x5"/>
				<option text="EEPROM_EXT4" value="0x6"/>
				<option text="EEPROM_EXT5" value="0x7"/>
				<option text="EEPROM_EXT6" value="0x8"/>
				<option text="EEPROM_EXT7" value="0x9"/>
				<option text="IO Expander" value="0xA"/>
				<option text="Flash" value="0xC"/>
			</options>
		</knob>
		<!--   Device 7 -->
		<knob type="scalar" setupType="numeric" name="MipiCam_Link0_I2cAddress_7" varstoreIndex="00" prompt="  I2C Address" description="I2C Address" size="2" offset="0x0142" depex="Sif( MipiCam_Link0 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_Link0_I2cDevicesEnabled _EQU_ 0 1 2 3 4 5 6 7 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/  I2C Address" default="0x0055" CurrentVal="0x0055" min="0x0" max="0x7F" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="MipiCam_Link0_I2cDeviceType_7" varstoreIndex="00" prompt="  Device Type" description="  Device Type" size="1" offset="0x0153" depex="Sif( MipiCam_Link0 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_Link0_I2cDevicesEnabled _EQU_ 0 1 2 3 4 5 6 7 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/  Device Type" default="0x07" CurrentVal="0x07">
			<options>
				<option text="Sensor" value="0x0"/>
				<option text="VCM" value="0x1"/>
				<option text="EEPROM" value="0x2"/>
				<option text="EEPROM_EXT1" value="0x3"/>
				<option text="EEPROM_EXT2" value="0x4"/>
				<option text="EEPROM_EXT3" value="0x5"/>
				<option text="EEPROM_EXT4" value="0x6"/>
				<option text="EEPROM_EXT5" value="0x7"/>
				<option text="EEPROM_EXT6" value="0x8"/>
				<option text="EEPROM_EXT7" value="0x9"/>
				<option text="IO Expander" value="0xA"/>
				<option text="Flash" value="0xC"/>
			</options>
		</knob>
		<!--   Device 8 -->
		<knob type="scalar" setupType="numeric" name="MipiCam_Link0_I2cAddress_8" varstoreIndex="00" prompt="  I2C Address" description="I2C Address" size="2" offset="0x0144" depex="Sif( MipiCam_Link0 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_Link0_I2cDevicesEnabled _EQU_ 0 1 2 3 4 5 6 7 8 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/  I2C Address" default="0x0056" CurrentVal="0x0056" min="0x0" max="0x7F" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="MipiCam_Link0_I2cDeviceType_8" varstoreIndex="00" prompt="  Device Type" description="  Device Type" size="1" offset="0x0154" depex="Sif( MipiCam_Link0 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_Link0_I2cDevicesEnabled _EQU_ 0 1 2 3 4 5 6 7 8 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/  Device Type" default="0x08" CurrentVal="0x08">
			<options>
				<option text="Sensor" value="0x0"/>
				<option text="VCM" value="0x1"/>
				<option text="EEPROM" value="0x2"/>
				<option text="EEPROM_EXT1" value="0x3"/>
				<option text="EEPROM_EXT2" value="0x4"/>
				<option text="EEPROM_EXT3" value="0x5"/>
				<option text="EEPROM_EXT4" value="0x6"/>
				<option text="EEPROM_EXT5" value="0x7"/>
				<option text="EEPROM_EXT6" value="0x8"/>
				<option text="EEPROM_EXT7" value="0x9"/>
				<option text="IO Expander" value="0xA"/>
				<option text="Flash" value="0xC"/>
			</options>
		</knob>
		<!--   Device 9 -->
		<knob type="scalar" setupType="numeric" name="MipiCam_Link0_I2cAddress_9" varstoreIndex="00" prompt="  I2C Address" description="I2C Address" size="2" offset="0x0146" depex="Sif( MipiCam_Link0 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_Link0_I2cDevicesEnabled _EQU_ 0 1 2 3 4 5 6 7 8 9 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/  I2C Address" default="0x0057" CurrentVal="0x0057" min="0x0" max="0x7F" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="MipiCam_Link0_I2cDeviceType_9" varstoreIndex="00" prompt="  Device Type" description="  Device Type" size="1" offset="0x0155" depex="Sif( MipiCam_Link0 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_Link0_I2cDevicesEnabled _EQU_ 0 1 2 3 4 5 6 7 8 9 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/  Device Type" default="0x09" CurrentVal="0x09">
			<options>
				<option text="Sensor" value="0x0"/>
				<option text="VCM" value="0x1"/>
				<option text="EEPROM" value="0x2"/>
				<option text="EEPROM_EXT1" value="0x3"/>
				<option text="EEPROM_EXT2" value="0x4"/>
				<option text="EEPROM_EXT3" value="0x5"/>
				<option text="EEPROM_EXT4" value="0x6"/>
				<option text="EEPROM_EXT5" value="0x7"/>
				<option text="EEPROM_EXT6" value="0x8"/>
				<option text="EEPROM_EXT7" value="0x9"/>
				<option text="IO Expander" value="0xA"/>
				<option text="Flash" value="0xC"/>
			</options>
		</knob>
		<!--   Device 10 -->
		<knob type="scalar" setupType="numeric" name="MipiCam_Link0_I2cAddress_10" varstoreIndex="00" prompt="  I2C Address" description="I2C Address" size="2" offset="0x0148" depex="Sif( MipiCam_Link0 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_Link0_I2cDevicesEnabled _EQU_ 0 1 2 3 4 5 6 7 8 9 10 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/  I2C Address" default="0x0058" CurrentVal="0x0058" min="0x0" max="0x7F" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="MipiCam_Link0_I2cDeviceType_10" varstoreIndex="00" prompt="  Device Type" description="  Device Type" size="1" offset="0x0156" depex="Sif( MipiCam_Link0 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_Link0_I2cDevicesEnabled _EQU_ 0 1 2 3 4 5 6 7 8 9 10 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/  Device Type" default="0x0A" CurrentVal="0x0A">
			<options>
				<option text="Sensor" value="0x0"/>
				<option text="VCM" value="0x1"/>
				<option text="EEPROM" value="0x2"/>
				<option text="EEPROM_EXT1" value="0x3"/>
				<option text="EEPROM_EXT2" value="0x4"/>
				<option text="EEPROM_EXT3" value="0x5"/>
				<option text="EEPROM_EXT4" value="0x6"/>
				<option text="EEPROM_EXT5" value="0x7"/>
				<option text="EEPROM_EXT6" value="0x8"/>
				<option text="EEPROM_EXT7" value="0x9"/>
				<option text="IO Expander" value="0xA"/>
				<option text="Flash" value="0xC"/>
			</options>
		</knob>
		<!--   Device 11 -->
		<knob type="scalar" setupType="numeric" name="MipiCam_Link0_I2cAddress_11" varstoreIndex="00" prompt="  I2C Address" description="I2C Address" size="2" offset="0x014A" depex="Sif( MipiCam_Link0 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_Link0_I2cDevicesEnabled _EQU_ 0 1 2 3 4 5 6 7 8 9 10 11 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/  I2C Address" default="0x0059" CurrentVal="0x0059" min="0x0" max="0x7F" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="MipiCam_Link0_I2cDeviceType_11" varstoreIndex="00" prompt="  Device Type" description="  Device Type" size="1" offset="0x0157" depex="Sif( MipiCam_Link0 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_Link0_I2cDevicesEnabled _EQU_ 0 1 2 3 4 5 6 7 8 9 10 11 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/  Device Type" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Sensor" value="0x0"/>
				<option text="VCM" value="0x1"/>
				<option text="EEPROM" value="0x2"/>
				<option text="EEPROM_EXT1" value="0x3"/>
				<option text="EEPROM_EXT2" value="0x4"/>
				<option text="EEPROM_EXT3" value="0x5"/>
				<option text="EEPROM_EXT4" value="0x6"/>
				<option text="EEPROM_EXT5" value="0x7"/>
				<option text="EEPROM_EXT6" value="0x8"/>
				<option text="EEPROM_EXT7" value="0x9"/>
				<option text="IO Expander" value="0xA"/>
				<option text="Flash" value="0xC"/>
			</options>
		</knob>
		<!-- Form: Link options -->
		<!-- Camera2 -->
		<knob  type="scalar" setupType="oneof" name="MipiCam_Link1_SensorModel" varstoreIndex="00" prompt="Sensor Model" description="Sensor Model" size="1" offset="0x016B" depex="Sif( MipiCam_Link1 _EQU_ 0 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/Sensor Model" default="0x0C" CurrentVal="0x0C">
			<options>
				<option text="OV16860" value="0xE"/>
				<option text="OV8856" value="0xD"/>
				<option text="OV9234" value="0xC"/>
				<option text="IMX135" value="0x0"/>
				<option text="OV5693" value="0x1"/>
				<option text="IMX179" value="0x2"/>
				<option text="OV8858" value="0x3"/>
				<option text="OV2740-IVCAM" value="0x4"/>
				<option text="OV9728" value="0x5"/>
				<option text="IMX188" value="0x6"/>
				<option text="IMX208" value="0x7"/>
				<option text="OV5670" value="0x8"/>
				<option text="OV8865" value="0x9"/>
				<option text="HM2051" value="0xA"/>
				<option text="OV2742" value="0xB"/>
				<option text="User Custom" value="0xFF"/>
			</options>
		</knob>
		<knob type="scalar" setupType="string" name="MipiCam_Link1_UserHid" varstoreIndex="00" prompt="Custom HID" description="Custom HID" size="16" offset="0x016C" depex="Sif( MipiCam_Link1 _EQU_ 0 ) _AND_ Sif( MipiCam_Link1_SensorModel _NEQ_ 255 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/Custom HID" default="0x00000000000000000000000000000000" CurrentVal="0x00000000000000000000000000000000" minsize="0x6" maxsize="0x8"/>
		<knob  type="scalar" setupType="oneof" name="MipiCam_LanesClkDiv_inst_2" varstoreIndex="00" prompt="Lanes Clock division" description="Lanes Clock division" size="1" offset="0x0061" depex="Sif( MipiCam_Link1 _EQU_ 0 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/Lanes Clock division" default="0x00" CurrentVal="0x00">
			<options>
				<option text="4 4 2 2" value="0x0"/>
				<option text="4 4 3 1" value="0x2"/>
				<option text="4 4 4 0" value="0x3"/>
				<option text="8 0 2 2" value="0x4"/>
				<option text="8 0 3 1" value="0x6"/>
				<option text="8 0 4 0" value="0x7"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="MipiCam_Link1_DriverData_CrdVersion" varstoreIndex="00" prompt="CRD Version" description="CRD Version" size="1" offset="0x01C6" depex="Sif( MipiCam_Link1 _EQU_ 0 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/CRD Version" default="0x50" CurrentVal="0x50">
			<options>
				<option text="PTC" value="0x10"/>
				<option text="CRD-D" value="0x20"/>
				<option text="CRD-G" value="0x30"/>
				<option text="Kilshon-PPV" value="0x40"/>
				<option text="CRD-G2" value="0x50"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="MipiCam_Link1_DriverData_ControlLogic" varstoreIndex="00" prompt="GPIO control" description="GPIO control" size="1" offset="0x01D2" depex="Sif( MipiCam_Link1 _EQU_ 0 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/GPIO control" default="0x00" CurrentVal="0x00">
			<options>
				<option text="No Control Logic" value="0xFF"/>
				<option text="Control Logic 1" value="0x0"/>
				<option text="Control Logic 2" value="0x1"/>
				<option text="Control Logic 3" value="0x2"/>
				<option text="Control Logic 4" value="0x3"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="MipiCam_Link1_CameraPhysicalLocation" varstoreIndex="00" prompt="Camera position" description="Camera position" size="1" offset="0x017E" depex="Sif( MipiCam_Link1 _EQU_ 0 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/Camera position" default="0x61" CurrentVal="0x61">
			<options>
				<option text="Front" value="0x61"/>
				<option text="Back" value="0x69"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="MipiCam_Link1_DriverData_FlashSupport" varstoreIndex="00" prompt="Flash Support" description="Flash Support" size="1" offset="0x01D3" depex="Sif( MipiCam_Link1 _EQU_ 0 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/Flash Support" default="0x03" CurrentVal="0x03">
			<options>
				<option text="Driver default" value="0x0"/>
				<option text="Disabled" value="0x2"/>
				<option text="Enabled" value="0x3"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="MipiCam_Link1_DriverData_PrivacyLed" varstoreIndex="00" prompt="Privacy LED" description="Privacy LED" size="1" offset="0x01D4" depex="Sif( MipiCam_Link1 _EQU_ 0 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/Privacy LED" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Driver default" value="0x0"/>
				<option text="ILEDA, 16mA" value="0x1"/>
				<option text="ILEDB, 2mA" value="0x2"/>
				<option text="ILEDB, 4mA" value="0x3"/>
				<option text="ILEDB, 8mA" value="0x4"/>
				<option text="ILEDB, 16mA" value="0x5"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="MipiCam_Link1_DriverData_Degree" varstoreIndex="00" prompt="Rotation" description="Rotation" size="1" offset="0x01D5" depex="Sif( MipiCam_Link1 _EQU_ 0 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/Rotation" default="0x00" CurrentVal="0x00">
			<options>
				<option text="0" value="0x0"/>
				<option text="90" value="0x2"/>
				<option text="180" value="0x4"/>
				<option text="270" value="0x6"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="MipiCam_Link1_DriverData_PmicPosition" varstoreIndex="00" prompt="PMIC Position" description="PMIC Position  Position 1 indicates the current module is placed on the left side of the CRD-G2 card  Position 2 indicates the current module is placed on the right side of the CRD-G2 card" size="1" offset="0x01D6" depex="Sif( MipiCam_Link1 _EQU_ 0 ) _AND_ Sif( MipiCam_Link1_DriverData_CrdVersion _NEQ_ 0x50 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/PMIC Position" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Position 1" value="0x0"/>
				<option text="Position 2" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="MipiCam_Link1_DriverData_VoltageRail" varstoreIndex="00" prompt="Voltage Rail" description="Voltage Rail" size="1" offset="0x01D7" depex="Sif( MipiCam_Link1 _EQU_ 0 ) _AND_ Sif( MipiCam_Link1_DriverData_PmicPosition _NEQ_ 1 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/Voltage Rail" default="0x00" CurrentVal="0x00">
			<options>
				<option text="3 voltage rail" value="0x0"/>
				<option text="2 voltage rail" value="0x1"/>
			</options>
		</knob>
		<knob type="scalar" setupType="string" name="MipiCam_Link1_ModuleName" varstoreIndex="00" prompt="Camera module name" description="Camera module name" size="30" offset="0x017F" depex="Sif( MipiCam_Link1 _EQU_ 0 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/Camera module name" default="0x000000000000000000000000000000320054003500310031004600420036" CurrentVal="0x000000000000000000000000000000320054003500310031004600420036" minsize="0x1" maxsize="0xF"/>
		<knob  type="scalar" setupType="oneof" name="MipiCam_Link1_DriverData_LaneUsed" varstoreIndex="00" prompt="LaneUsed" description="LaneUsed" size="1" offset="0x01C7" depex="Sif( MipiCam_Link1 _EQU_ 0 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/LaneUsed" default="0x01" CurrentVal="0x01">
			<options>
				<option text="x1" value="0x1"/>
				<option text="x2" value="0x2"/>
				<option text="x3" value="0x3"/>
				<option text="x4" value="0x4"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="MipiCam_Link1_DriverData_Mclk" varstoreIndex="00" prompt="MCLK" description="MCLK" size="4" offset="0x01CE" depex="Sif( MipiCam_Link1 _EQU_ 0 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/MCLK" default="0x0124F800" CurrentVal="0x0124F800" min="0x5B8D80" max="0x19BFCC0" step="0x186A0"/>
		<knob  type="scalar" setupType="oneof" name="MipiCam_Link1_DriverData_EepromType" varstoreIndex="00" prompt="EEPROM Type" description="EEPROM Type" size="1" offset="0x01C8" depex="Sif( MipiCam_Link1 _EQU_ 0 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/EEPROM Type" default="0x00" CurrentVal="0x00">
			<options>
				<option text="ROM_NONE" value="0x0"/>
				<option text="ROM_OTP" value="0x1"/>
				<option text="ROM_EEPROM_16K_64" value="0x2"/>
				<option text="ROM_EEPROM_16K_16" value="0x3"/>
				<option text="ROM_OTP_ACPI_ACPI" value="0x4"/>
				<option text="ROM_ACPI" value="0x5"/>
				<option text="ROM_EEPROM_BRCA016GWZ" value="0x6"/>
				<option text="ROM_EEPROM_24AA32" value="0x7"/>
				<option text="ROM_EEPROM_CAT24C08" value="0x8"/>
				<option text="ROM_EEPROM_M24C64" value="0x9"/>
				<option text="ROM_EEPROM_DW9806B" value="0xA"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="MipiCam_Link1_DriverData_VcmType" varstoreIndex="00" prompt="VCM Type" description="VCM Type" size="1" offset="0x01C9" depex="Sif( MipiCam_Link1 _EQU_ 0 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/VCM Type" default="0x00" CurrentVal="0x00">
			<options>
				<option text="VCM_NONE" value="0x0"/>
				<option text="VCM_AD5823" value="0x1"/>
				<option text="VCM_DW9714" value="0x2"/>
				<option text="VCM_AD5816" value="0x3"/>
				<option text="VCM_DW9719" value="0x4"/>
				<option text="VCM_DW9718" value="0x5"/>
				<option text="VCM_DW9806B" value="0x6"/>
				<option text="VCM_WV517S" value="0x7"/>
				<option text="VCM_LC898122XA" value="0x8"/>
				<option text="VCM_LC898212AXB" value="0x9"/>
				<option text="VCM_RESERVED1" value="0xA"/>
				<option text="VCM_RESERVED2" value="0xB"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="MipiCam_Link1_I2cDevicesEnabled" varstoreIndex="00" prompt="Number of I2C Components" description="Number of I2C Components" size="1" offset="0x019F" depex="Sif( MipiCam_Link1 _EQU_ 0 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/Number of I2C Components" default="0x01" CurrentVal="0x01" min="0x0" max="0xC" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="MipiCam_Link1_I2cChannel" varstoreIndex="00" prompt="I2C Channel" description="I2C Channel" size="1" offset="0x01A0" depex="Sif( MipiCam_Link1 _EQU_ 0 ) _AND_ Sif( MipiCam_Link1_I2cDevicesEnabled _EQU_ 0 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/I2C Channel" default="0x02" CurrentVal="0x02">
			<options>
				<option text="I2C0" value="0x0"/>
				<option text="I2C1" value="0x1"/>
				<option text="I2C2" value="0x2"/>
				<option text="I2C3" value="0x3"/>
				<option text="I2C4" value="0x4"/>
				<option text="I2C5" value="0x5"/>
			</options>
		</knob>
		<!--   Device 0 -->
		<knob type="scalar" setupType="numeric" name="MipiCam_Link1_I2cAddress_0" varstoreIndex="00" prompt="  I2C Address" description="I2C Address" size="2" offset="0x01A1" depex="Sif( MipiCam_Link1 _EQU_ 0 ) _AND_ Sif( MipiCam_Link1_I2cDevicesEnabled _EQU_ 0 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/  I2C Address" default="0x0036" CurrentVal="0x0036" min="0x0" max="0x7F" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="MipiCam_Link1_I2cDeviceType_0" varstoreIndex="00" prompt="  Device Type" description="  Device Type" size="1" offset="0x01B9" depex="Sif( MipiCam_Link1 _EQU_ 0 ) _AND_ Sif( MipiCam_Link1_I2cDevicesEnabled _EQU_ 0 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/  Device Type" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Sensor" value="0x0"/>
				<option text="VCM" value="0x1"/>
				<option text="EEPROM" value="0x2"/>
				<option text="EEPROM_EXT1" value="0x3"/>
				<option text="EEPROM_EXT2" value="0x4"/>
				<option text="EEPROM_EXT3" value="0x5"/>
				<option text="EEPROM_EXT4" value="0x6"/>
				<option text="EEPROM_EXT5" value="0x7"/>
				<option text="EEPROM_EXT6" value="0x8"/>
				<option text="EEPROM_EXT7" value="0x9"/>
				<option text="IO Expander" value="0xA"/>
				<option text="Flash" value="0xC"/>
			</options>
		</knob>
		<!--   Device 1 -->
		<knob type="scalar" setupType="numeric" name="MipiCam_Link1_I2cAddress_1" varstoreIndex="00" prompt="  I2C Address" description="I2C Address" size="2" offset="0x01A3" depex="Sif( MipiCam_Link1 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_Link1_I2cDevicesEnabled _EQU_ 0 1 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/  I2C Address" default="0x000C" CurrentVal="0x000C" min="0x0" max="0x7F" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="MipiCam_Link1_I2cDeviceType_1" varstoreIndex="00" prompt="  Device Type" description="  Device Type" size="1" offset="0x01BA" depex="Sif( MipiCam_Link1 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_Link1_I2cDevicesEnabled _EQU_ 0 1 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/  Device Type" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Sensor" value="0x0"/>
				<option text="VCM" value="0x1"/>
				<option text="EEPROM" value="0x2"/>
				<option text="EEPROM_EXT1" value="0x3"/>
				<option text="EEPROM_EXT2" value="0x4"/>
				<option text="EEPROM_EXT3" value="0x5"/>
				<option text="EEPROM_EXT4" value="0x6"/>
				<option text="EEPROM_EXT5" value="0x7"/>
				<option text="EEPROM_EXT6" value="0x8"/>
				<option text="EEPROM_EXT7" value="0x9"/>
				<option text="IO Expander" value="0xA"/>
				<option text="Flash" value="0xC"/>
			</options>
		</knob>
		<!--   Device 2 -->
		<knob type="scalar" setupType="numeric" name="MipiCam_Link1_I2cAddress_2" varstoreIndex="00" prompt="  I2C Address" description="I2C Address" size="2" offset="0x01A5" depex="Sif( MipiCam_Link1 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_Link1_I2cDevicesEnabled _EQU_ 0 1 2 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/  I2C Address" default="0x0050" CurrentVal="0x0050" min="0x0" max="0x7F" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="MipiCam_Link1_I2cDeviceType_2" varstoreIndex="00" prompt="  Device Type" description="  Device Type" size="1" offset="0x01BB" depex="Sif( MipiCam_Link1 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_Link1_I2cDevicesEnabled _EQU_ 0 1 2 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/  Device Type" default="0x02" CurrentVal="0x02">
			<options>
				<option text="Sensor" value="0x0"/>
				<option text="VCM" value="0x1"/>
				<option text="EEPROM" value="0x2"/>
				<option text="EEPROM_EXT1" value="0x3"/>
				<option text="EEPROM_EXT2" value="0x4"/>
				<option text="EEPROM_EXT3" value="0x5"/>
				<option text="EEPROM_EXT4" value="0x6"/>
				<option text="EEPROM_EXT5" value="0x7"/>
				<option text="EEPROM_EXT6" value="0x8"/>
				<option text="EEPROM_EXT7" value="0x9"/>
				<option text="IO Expander" value="0xA"/>
				<option text="Flash" value="0xC"/>
			</options>
		</knob>
		<!--   Device 3 -->
		<knob type="scalar" setupType="numeric" name="MipiCam_Link1_I2cAddress_3" varstoreIndex="00" prompt="  I2C Address" description="I2C Address" size="2" offset="0x01A7" depex="Sif( MipiCam_Link1 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_Link1_I2cDevicesEnabled _EQU_ 0 1 2 3 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/  I2C Address" default="0x0051" CurrentVal="0x0051" min="0x0" max="0x7F" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="MipiCam_Link1_I2cDeviceType_3" varstoreIndex="00" prompt="  Device Type" description="  Device Type" size="1" offset="0x01BC" depex="Sif( MipiCam_Link1 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_Link1_I2cDevicesEnabled _EQU_ 0 1 2 3 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/  Device Type" default="0x03" CurrentVal="0x03">
			<options>
				<option text="Sensor" value="0x0"/>
				<option text="VCM" value="0x1"/>
				<option text="EEPROM" value="0x2"/>
				<option text="EEPROM_EXT1" value="0x3"/>
				<option text="EEPROM_EXT2" value="0x4"/>
				<option text="EEPROM_EXT3" value="0x5"/>
				<option text="EEPROM_EXT4" value="0x6"/>
				<option text="EEPROM_EXT5" value="0x7"/>
				<option text="EEPROM_EXT6" value="0x8"/>
				<option text="EEPROM_EXT7" value="0x9"/>
				<option text="IO Expander" value="0xA"/>
				<option text="Flash" value="0xC"/>
			</options>
		</knob>
		<!--   Device 4 -->
		<knob type="scalar" setupType="numeric" name="MipiCam_Link1_I2cAddress_4" varstoreIndex="00" prompt="  I2C Address" description="I2C Address" size="2" offset="0x01A9" depex="Sif( MipiCam_Link1 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_Link1_I2cDevicesEnabled _EQU_ 0 1 2 3 4 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/  I2C Address" default="0x0052" CurrentVal="0x0052" min="0x0" max="0x7F" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="MipiCam_Link1_I2cDeviceType_4" varstoreIndex="00" prompt="  Device Type" description="  Device Type" size="1" offset="0x01BD" depex="Sif( MipiCam_Link1 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_Link1_I2cDevicesEnabled _EQU_ 0 1 2 3 4 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/  Device Type" default="0x04" CurrentVal="0x04">
			<options>
				<option text="Sensor" value="0x0"/>
				<option text="VCM" value="0x1"/>
				<option text="EEPROM" value="0x2"/>
				<option text="EEPROM_EXT1" value="0x3"/>
				<option text="EEPROM_EXT2" value="0x4"/>
				<option text="EEPROM_EXT3" value="0x5"/>
				<option text="EEPROM_EXT4" value="0x6"/>
				<option text="EEPROM_EXT5" value="0x7"/>
				<option text="EEPROM_EXT6" value="0x8"/>
				<option text="EEPROM_EXT7" value="0x9"/>
				<option text="IO Expander" value="0xA"/>
				<option text="Flash" value="0xC"/>
			</options>
		</knob>
		<!--   Device 5 -->
		<knob type="scalar" setupType="numeric" name="MipiCam_Link1_I2cAddress_5" varstoreIndex="00" prompt="  I2C Address" description="I2C Address" size="2" offset="0x01AB" depex="Sif( MipiCam_Link1 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_Link1_I2cDevicesEnabled _EQU_ 0 1 2 3 4 5 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/  I2C Address" default="0x0053" CurrentVal="0x0053" min="0x0" max="0x7F" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="MipiCam_Link1_I2cDeviceType_5" varstoreIndex="00" prompt="  Device Type" description="  Device Type" size="1" offset="0x01BE" depex="Sif( MipiCam_Link1 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_Link1_I2cDevicesEnabled _EQU_ 0 1 2 3 4 5 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/  Device Type" default="0x05" CurrentVal="0x05">
			<options>
				<option text="Sensor" value="0x0"/>
				<option text="VCM" value="0x1"/>
				<option text="EEPROM" value="0x2"/>
				<option text="EEPROM_EXT1" value="0x3"/>
				<option text="EEPROM_EXT2" value="0x4"/>
				<option text="EEPROM_EXT3" value="0x5"/>
				<option text="EEPROM_EXT4" value="0x6"/>
				<option text="EEPROM_EXT5" value="0x7"/>
				<option text="EEPROM_EXT6" value="0x8"/>
				<option text="EEPROM_EXT7" value="0x9"/>
				<option text="IO Expander" value="0xA"/>
				<option text="Flash" value="0xC"/>
			</options>
		</knob>
		<!--   Device 6 -->
		<knob type="scalar" setupType="numeric" name="MipiCam_Link1_I2cAddress_6" varstoreIndex="00" prompt="  I2C Address" description="I2C Address" size="2" offset="0x01AD" depex="Sif( MipiCam_Link1 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_Link1_I2cDevicesEnabled _EQU_ 0 1 2 3 4 5 6 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/  I2C Address" default="0x0054" CurrentVal="0x0054" min="0x0" max="0x7F" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="MipiCam_Link1_I2cDeviceType_6" varstoreIndex="00" prompt="  Device Type" description="  Device Type" size="1" offset="0x01BF" depex="Sif( MipiCam_Link1 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_Link1_I2cDevicesEnabled _EQU_ 0 1 2 3 4 5 6 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/  Device Type" default="0x06" CurrentVal="0x06">
			<options>
				<option text="Sensor" value="0x0"/>
				<option text="VCM" value="0x1"/>
				<option text="EEPROM" value="0x2"/>
				<option text="EEPROM_EXT1" value="0x3"/>
				<option text="EEPROM_EXT2" value="0x4"/>
				<option text="EEPROM_EXT3" value="0x5"/>
				<option text="EEPROM_EXT4" value="0x6"/>
				<option text="EEPROM_EXT5" value="0x7"/>
				<option text="EEPROM_EXT6" value="0x8"/>
				<option text="EEPROM_EXT7" value="0x9"/>
				<option text="IO Expander" value="0xA"/>
				<option text="Flash" value="0xC"/>
			</options>
		</knob>
		<!--   Device 7 -->
		<knob type="scalar" setupType="numeric" name="MipiCam_Link1_I2cAddress_7" varstoreIndex="00" prompt="  I2C Address" description="I2C Address" size="2" offset="0x01AF" depex="Sif( MipiCam_Link1 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_Link1_I2cDevicesEnabled _EQU_ 0 1 2 3 4 5 6 7 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/  I2C Address" default="0x0055" CurrentVal="0x0055" min="0x0" max="0x7F" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="MipiCam_Link1_I2cDeviceType_7" varstoreIndex="00" prompt="  Device Type" description="  Device Type" size="1" offset="0x01C0" depex="Sif( MipiCam_Link1 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_Link1_I2cDevicesEnabled _EQU_ 0 1 2 3 4 5 6 7 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/  Device Type" default="0x07" CurrentVal="0x07">
			<options>
				<option text="Sensor" value="0x0"/>
				<option text="VCM" value="0x1"/>
				<option text="EEPROM" value="0x2"/>
				<option text="EEPROM_EXT1" value="0x3"/>
				<option text="EEPROM_EXT2" value="0x4"/>
				<option text="EEPROM_EXT3" value="0x5"/>
				<option text="EEPROM_EXT4" value="0x6"/>
				<option text="EEPROM_EXT5" value="0x7"/>
				<option text="EEPROM_EXT6" value="0x8"/>
				<option text="EEPROM_EXT7" value="0x9"/>
				<option text="IO Expander" value="0xA"/>
				<option text="Flash" value="0xC"/>
			</options>
		</knob>
		<!--   Device 8 -->
		<knob type="scalar" setupType="numeric" name="MipiCam_Link1_I2cAddress_8" varstoreIndex="00" prompt="  I2C Address" description="I2C Address" size="2" offset="0x01B1" depex="Sif( MipiCam_Link1 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_Link1_I2cDevicesEnabled _EQU_ 0 1 2 3 4 5 6 7 8 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/  I2C Address" default="0x0056" CurrentVal="0x0056" min="0x0" max="0x7F" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="MipiCam_Link1_I2cDeviceType_8" varstoreIndex="00" prompt="  Device Type" description="  Device Type" size="1" offset="0x01C1" depex="Sif( MipiCam_Link1 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_Link1_I2cDevicesEnabled _EQU_ 0 1 2 3 4 5 6 7 8 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/  Device Type" default="0x08" CurrentVal="0x08">
			<options>
				<option text="Sensor" value="0x0"/>
				<option text="VCM" value="0x1"/>
				<option text="EEPROM" value="0x2"/>
				<option text="EEPROM_EXT1" value="0x3"/>
				<option text="EEPROM_EXT2" value="0x4"/>
				<option text="EEPROM_EXT3" value="0x5"/>
				<option text="EEPROM_EXT4" value="0x6"/>
				<option text="EEPROM_EXT5" value="0x7"/>
				<option text="EEPROM_EXT6" value="0x8"/>
				<option text="EEPROM_EXT7" value="0x9"/>
				<option text="IO Expander" value="0xA"/>
				<option text="Flash" value="0xC"/>
			</options>
		</knob>
		<!--   Device 9 -->
		<knob type="scalar" setupType="numeric" name="MipiCam_Link1_I2cAddress_9" varstoreIndex="00" prompt="  I2C Address" description="I2C Address" size="2" offset="0x01B3" depex="Sif( MipiCam_Link1 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_Link1_I2cDevicesEnabled _EQU_ 0 1 2 3 4 5 6 7 8 9 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/  I2C Address" default="0x0057" CurrentVal="0x0057" min="0x0" max="0x7F" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="MipiCam_Link1_I2cDeviceType_9" varstoreIndex="00" prompt="  Device Type" description="  Device Type" size="1" offset="0x01C2" depex="Sif( MipiCam_Link1 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_Link1_I2cDevicesEnabled _EQU_ 0 1 2 3 4 5 6 7 8 9 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/  Device Type" default="0x09" CurrentVal="0x09">
			<options>
				<option text="Sensor" value="0x0"/>
				<option text="VCM" value="0x1"/>
				<option text="EEPROM" value="0x2"/>
				<option text="EEPROM_EXT1" value="0x3"/>
				<option text="EEPROM_EXT2" value="0x4"/>
				<option text="EEPROM_EXT3" value="0x5"/>
				<option text="EEPROM_EXT4" value="0x6"/>
				<option text="EEPROM_EXT5" value="0x7"/>
				<option text="EEPROM_EXT6" value="0x8"/>
				<option text="EEPROM_EXT7" value="0x9"/>
				<option text="IO Expander" value="0xA"/>
				<option text="Flash" value="0xC"/>
			</options>
		</knob>
		<!--   Device 10 -->
		<knob type="scalar" setupType="numeric" name="MipiCam_Link1_I2cAddress_10" varstoreIndex="00" prompt="  I2C Address" description="I2C Address" size="2" offset="0x01B5" depex="Sif( MipiCam_Link1 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_Link1_I2cDevicesEnabled _EQU_ 0 1 2 3 4 5 6 7 8 9 10 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/  I2C Address" default="0x0058" CurrentVal="0x0058" min="0x0" max="0x7F" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="MipiCam_Link1_I2cDeviceType_10" varstoreIndex="00" prompt="  Device Type" description="  Device Type" size="1" offset="0x01C3" depex="Sif( MipiCam_Link1 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_Link1_I2cDevicesEnabled _EQU_ 0 1 2 3 4 5 6 7 8 9 10 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/  Device Type" default="0x0A" CurrentVal="0x0A">
			<options>
				<option text="Sensor" value="0x0"/>
				<option text="VCM" value="0x1"/>
				<option text="EEPROM" value="0x2"/>
				<option text="EEPROM_EXT1" value="0x3"/>
				<option text="EEPROM_EXT2" value="0x4"/>
				<option text="EEPROM_EXT3" value="0x5"/>
				<option text="EEPROM_EXT4" value="0x6"/>
				<option text="EEPROM_EXT5" value="0x7"/>
				<option text="EEPROM_EXT6" value="0x8"/>
				<option text="EEPROM_EXT7" value="0x9"/>
				<option text="IO Expander" value="0xA"/>
				<option text="Flash" value="0xC"/>
			</options>
		</knob>
		<!--   Device 11 -->
		<knob type="scalar" setupType="numeric" name="MipiCam_Link1_I2cAddress_11" varstoreIndex="00" prompt="  I2C Address" description="I2C Address" size="2" offset="0x01B7" depex="Sif( MipiCam_Link1 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_Link1_I2cDevicesEnabled _EQU_ 0 1 2 3 4 5 6 7 8 9 10 11 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/  I2C Address" default="0x0059" CurrentVal="0x0059" min="0x0" max="0x7F" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="MipiCam_Link1_I2cDeviceType_11" varstoreIndex="00" prompt="  Device Type" description="  Device Type" size="1" offset="0x01C4" depex="Sif( MipiCam_Link1 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_Link1_I2cDevicesEnabled _EQU_ 0 1 2 3 4 5 6 7 8 9 10 11 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/  Device Type" default="0x0C" CurrentVal="0x0C">
			<options>
				<option text="Sensor" value="0x0"/>
				<option text="VCM" value="0x1"/>
				<option text="EEPROM" value="0x2"/>
				<option text="EEPROM_EXT1" value="0x3"/>
				<option text="EEPROM_EXT2" value="0x4"/>
				<option text="EEPROM_EXT3" value="0x5"/>
				<option text="EEPROM_EXT4" value="0x6"/>
				<option text="EEPROM_EXT5" value="0x7"/>
				<option text="EEPROM_EXT6" value="0x8"/>
				<option text="EEPROM_EXT7" value="0x9"/>
				<option text="IO Expander" value="0xA"/>
				<option text="Flash" value="0xC"/>
			</options>
		</knob>
		<!-- Form: Link options -->
		<!-- Camera3 -->
		<knob  type="scalar" setupType="oneof" name="MipiCam_Link2_SensorModel" varstoreIndex="00" prompt="Sensor Model" description="Sensor Model" size="1" offset="0x01D8" depex="Sif( MipiCam_Link2 _EQU_ 0 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/Sensor Model" default="0x0D" CurrentVal="0x0D">
			<options>
				<option text="OV16860" value="0xE"/>
				<option text="OV8856" value="0xD"/>
				<option text="OV9234" value="0xC"/>
				<option text="IMX135" value="0x0"/>
				<option text="OV5693" value="0x1"/>
				<option text="IMX179" value="0x2"/>
				<option text="OV8858" value="0x3"/>
				<option text="OV2740-IVCAM" value="0x4"/>
				<option text="OV9728" value="0x5"/>
				<option text="IMX188" value="0x6"/>
				<option text="IMX208" value="0x7"/>
				<option text="OV5670" value="0x8"/>
				<option text="OV8865" value="0x9"/>
				<option text="HM2051" value="0xA"/>
				<option text="OV2742" value="0xB"/>
				<option text="User Custom" value="0xFF"/>
			</options>
		</knob>
		<knob type="scalar" setupType="string" name="MipiCam_Link2_UserHid" varstoreIndex="00" prompt="Custom HID" description="Custom HID" size="16" offset="0x01D9" depex="Sif( MipiCam_Link2 _EQU_ 0 ) _AND_ Sif( MipiCam_Link2_SensorModel _NEQ_ 255 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/Custom HID" default="0x00000000000000000000000000000000" CurrentVal="0x00000000000000000000000000000000" minsize="0x6" maxsize="0x8"/>
		<knob  type="scalar" setupType="oneof" name="MipiCam_LanesClkDiv_inst_3" varstoreIndex="00" prompt="Lanes Clock division" description="Lanes Clock division" size="1" offset="0x0061" depex="Sif( MipiCam_Link2 _EQU_ 0 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/Lanes Clock division" default="0x00" CurrentVal="0x00">
			<options>
				<option text="4 4 2 2" value="0x0"/>
				<option text="4 4 3 1" value="0x2"/>
				<option text="4 4 4 0" value="0x3"/>
				<option text="8 0 2 2" value="0x4"/>
				<option text="8 0 3 1" value="0x6"/>
				<option text="8 0 4 0" value="0x7"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="MipiCam_Link2_DriverData_CrdVersion" varstoreIndex="00" prompt="CRD Version" description="CRD Version" size="1" offset="0x0233" depex="Sif( MipiCam_Link2 _EQU_ 0 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/CRD Version" default="0x20" CurrentVal="0x20">
			<options>
				<option text="PTC" value="0x10"/>
				<option text="CRD-D" value="0x20"/>
				<option text="CRD-G" value="0x30"/>
				<option text="Kilshon-PPV" value="0x40"/>
				<option text="CRD-G2" value="0x50"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="MipiCam_Link2_DriverData_ControlLogic" varstoreIndex="00" prompt="GPIO control" description="GPIO control" size="1" offset="0x023F" depex="Sif( MipiCam_Link2 _EQU_ 0 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/GPIO control" default="0x01" CurrentVal="0x01">
			<options>
				<option text="No Control Logic" value="0xFF"/>
				<option text="Control Logic 1" value="0x0"/>
				<option text="Control Logic 2" value="0x1"/>
				<option text="Control Logic 3" value="0x2"/>
				<option text="Control Logic 4" value="0x3"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="MipiCam_Link2_CameraPhysicalLocation" varstoreIndex="00" prompt="Camera position" description="Camera position" size="1" offset="0x01EB" depex="Sif( MipiCam_Link2 _EQU_ 0 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/Camera position" default="0x61" CurrentVal="0x61">
			<options>
				<option text="Front" value="0x61"/>
				<option text="Back" value="0x69"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="MipiCam_Link2_DriverData_FlashSupport" varstoreIndex="00" prompt="Flash Support" description="Flash Support" size="1" offset="0x0240" depex="Sif( MipiCam_Link2 _EQU_ 0 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/Flash Support" default="0x02" CurrentVal="0x02">
			<options>
				<option text="Driver default" value="0x0"/>
				<option text="Disabled" value="0x2"/>
				<option text="Enabled" value="0x3"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="MipiCam_Link2_DriverData_PrivacyLed" varstoreIndex="00" prompt="Privacy LED" description="Privacy LED" size="1" offset="0x0241" depex="Sif( MipiCam_Link2 _EQU_ 0 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/Privacy LED" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Driver default" value="0x0"/>
				<option text="ILEDA, 16mA" value="0x1"/>
				<option text="ILEDB, 2mA" value="0x2"/>
				<option text="ILEDB, 4mA" value="0x3"/>
				<option text="ILEDB, 8mA" value="0x4"/>
				<option text="ILEDB, 16mA" value="0x5"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="MipiCam_Link2_DriverData_Degree" varstoreIndex="00" prompt="Rotation" description="Rotation" size="1" offset="0x0242" depex="Sif( MipiCam_Link2 _EQU_ 0 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/Rotation" default="0x00" CurrentVal="0x00">
			<options>
				<option text="0" value="0x0"/>
				<option text="90" value="0x2"/>
				<option text="180" value="0x4"/>
				<option text="270" value="0x6"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="MipiCam_Link2_DriverData_PmicPosition" varstoreIndex="00" prompt="PMIC Position" description="PMIC Position  Position 1 indicates the current module is placed on the left side of the CRD-G2 card  Position 2 indicates the current module is placed on the right side of the CRD-G2 card" size="1" offset="0x0243" depex="Sif( MipiCam_Link2 _EQU_ 0 ) _AND_ Sif( MipiCam_Link2_DriverData_CrdVersion _NEQ_ 0x50 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/PMIC Position" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Position 1" value="0x0"/>
				<option text="Position 2" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="MipiCam_Link2_DriverData_VoltageRail" varstoreIndex="00" prompt="Voltage Rail" description="Voltage Rail" size="1" offset="0x0244" depex="Sif( MipiCam_Link2 _EQU_ 0 ) _AND_ Sif( MipiCam_Link2_DriverData_PmicPosition _NEQ_ 1 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/Voltage Rail" default="0x00" CurrentVal="0x00">
			<options>
				<option text="3 voltage rail" value="0x0"/>
				<option text="2 voltage rail" value="0x1"/>
			</options>
		</knob>
		<knob type="scalar" setupType="string" name="MipiCam_Link2_ModuleName" varstoreIndex="00" prompt="Camera module name" description="Camera module name" size="30" offset="0x01EC" depex="Sif( MipiCam_Link2 _EQU_ 0 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/Camera module name" default="0x000000000000000000000000000000000000004C00300031005600380044" CurrentVal="0x000000000000000000000000000000000000004C00300031005600380044" minsize="0x1" maxsize="0xF"/>
		<knob  type="scalar" setupType="oneof" name="MipiCam_Link2_DriverData_LaneUsed" varstoreIndex="00" prompt="LaneUsed" description="LaneUsed" size="1" offset="0x0234" depex="Sif( MipiCam_Link2 _EQU_ 0 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/LaneUsed" default="0x04" CurrentVal="0x04">
			<options>
				<option text="x1" value="0x1"/>
				<option text="x2" value="0x2"/>
				<option text="x3" value="0x3"/>
				<option text="x4" value="0x4"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="MipiCam_Link2_DriverData_Mclk" varstoreIndex="00" prompt="MCLK" description="MCLK" size="4" offset="0x023B" depex="Sif( MipiCam_Link2 _EQU_ 0 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/MCLK" default="0x0124F800" CurrentVal="0x0124F800" min="0x5B8D80" max="0x19BFCC0" step="0x186A0"/>
		<knob  type="scalar" setupType="oneof" name="MipiCam_Link2_DriverData_EepromType" varstoreIndex="00" prompt="EEPROM Type" description="EEPROM Type" size="1" offset="0x0235" depex="Sif( MipiCam_Link2 _EQU_ 0 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/EEPROM Type" default="0x01" CurrentVal="0x01">
			<options>
				<option text="ROM_NONE" value="0x0"/>
				<option text="ROM_OTP" value="0x1"/>
				<option text="ROM_EEPROM_16K_64" value="0x2"/>
				<option text="ROM_EEPROM_16K_16" value="0x3"/>
				<option text="ROM_OTP_ACPI_ACPI" value="0x4"/>
				<option text="ROM_ACPI" value="0x5"/>
				<option text="ROM_EEPROM_BRCA016GWZ" value="0x6"/>
				<option text="ROM_EEPROM_24AA32" value="0x7"/>
				<option text="ROM_EEPROM_CAT24C08" value="0x8"/>
				<option text="ROM_EEPROM_M24C64" value="0x9"/>
				<option text="ROM_EEPROM_DW9806B" value="0xA"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="MipiCam_Link2_DriverData_VcmType" varstoreIndex="00" prompt="VCM Type" description="VCM Type" size="1" offset="0x0236" depex="Sif( MipiCam_Link2 _EQU_ 0 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/VCM Type" default="0x00" CurrentVal="0x00">
			<options>
				<option text="VCM_NONE" value="0x0"/>
				<option text="VCM_AD5823" value="0x1"/>
				<option text="VCM_DW9714" value="0x2"/>
				<option text="VCM_AD5816" value="0x3"/>
				<option text="VCM_DW9719" value="0x4"/>
				<option text="VCM_DW9718" value="0x5"/>
				<option text="VCM_DW9806B" value="0x6"/>
				<option text="VCM_WV517S" value="0x7"/>
				<option text="VCM_LC898122XA" value="0x8"/>
				<option text="VCM_LC898212AXB" value="0x9"/>
				<option text="VCM_RESERVED1" value="0xA"/>
				<option text="VCM_RESERVED2" value="0xB"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="MipiCam_Link2_I2cDevicesEnabled" varstoreIndex="00" prompt="Number of I2C Components" description="Number of I2C Components" size="1" offset="0x020C" depex="Sif( MipiCam_Link2 _EQU_ 0 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/Number of I2C Components" default="0x01" CurrentVal="0x01" min="0x0" max="0xC" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="MipiCam_Link2_I2cChannel" varstoreIndex="00" prompt="I2C Channel" description="I2C Channel" size="1" offset="0x020D" depex="Sif( MipiCam_Link2 _EQU_ 0 ) _AND_ Sif( MipiCam_Link2_I2cDevicesEnabled _EQU_ 0 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/I2C Channel" default="0x03" CurrentVal="0x03">
			<options>
				<option text="I2C0" value="0x0"/>
				<option text="I2C1" value="0x1"/>
				<option text="I2C2" value="0x2"/>
				<option text="I2C3" value="0x3"/>
				<option text="I2C4" value="0x4"/>
				<option text="I2C5" value="0x5"/>
			</options>
		</knob>
		<!--   Device 0 -->
		<knob type="scalar" setupType="numeric" name="MipiCam_Link2_I2cAddress_0" varstoreIndex="00" prompt="  I2C Address" description="I2C Address" size="2" offset="0x020E" depex="Sif( MipiCam_Link2 _EQU_ 0 ) _AND_ Sif( MipiCam_Link2_I2cDevicesEnabled _EQU_ 0 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/  I2C Address" default="0x0010" CurrentVal="0x0010" min="0x0" max="0x7F" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="MipiCam_Link2_I2cDeviceType_0" varstoreIndex="00" prompt="  Device Type" description="  Device Type" size="1" offset="0x0226" depex="Sif( MipiCam_Link2 _EQU_ 0 ) _AND_ Sif( MipiCam_Link2_I2cDevicesEnabled _EQU_ 0 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/  Device Type" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Sensor" value="0x0"/>
				<option text="VCM" value="0x1"/>
				<option text="EEPROM" value="0x2"/>
				<option text="EEPROM_EXT1" value="0x3"/>
				<option text="EEPROM_EXT2" value="0x4"/>
				<option text="EEPROM_EXT3" value="0x5"/>
				<option text="EEPROM_EXT4" value="0x6"/>
				<option text="EEPROM_EXT5" value="0x7"/>
				<option text="EEPROM_EXT6" value="0x8"/>
				<option text="EEPROM_EXT7" value="0x9"/>
				<option text="IO Expander" value="0xA"/>
				<option text="Flash" value="0xC"/>
			</options>
		</knob>
		<!--   Device 1 -->
		<knob type="scalar" setupType="numeric" name="MipiCam_Link2_I2cAddress_1" varstoreIndex="00" prompt="  I2C Address" description="I2C Address" size="2" offset="0x0210" depex="Sif( MipiCam_Link2 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_Link2_I2cDevicesEnabled _EQU_ 0 1 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/  I2C Address" default="0x000E" CurrentVal="0x000E" min="0x0" max="0x7F" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="MipiCam_Link2_I2cDeviceType_1" varstoreIndex="00" prompt="  Device Type" description="  Device Type" size="1" offset="0x0227" depex="Sif( MipiCam_Link2 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_Link2_I2cDevicesEnabled _EQU_ 0 1 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/  Device Type" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Sensor" value="0x0"/>
				<option text="VCM" value="0x1"/>
				<option text="EEPROM" value="0x2"/>
				<option text="EEPROM_EXT1" value="0x3"/>
				<option text="EEPROM_EXT2" value="0x4"/>
				<option text="EEPROM_EXT3" value="0x5"/>
				<option text="EEPROM_EXT4" value="0x6"/>
				<option text="EEPROM_EXT5" value="0x7"/>
				<option text="EEPROM_EXT6" value="0x8"/>
				<option text="EEPROM_EXT7" value="0x9"/>
				<option text="IO Expander" value="0xA"/>
				<option text="Flash" value="0xC"/>
			</options>
		</knob>
		<!--   Device 2 -->
		<knob type="scalar" setupType="numeric" name="MipiCam_Link2_I2cAddress_2" varstoreIndex="00" prompt="  I2C Address" description="I2C Address" size="2" offset="0x0212" depex="Sif( MipiCam_Link2 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_Link2_I2cDevicesEnabled _EQU_ 0 1 2 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/  I2C Address" default="0x0050" CurrentVal="0x0050" min="0x0" max="0x7F" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="MipiCam_Link2_I2cDeviceType_2" varstoreIndex="00" prompt="  Device Type" description="  Device Type" size="1" offset="0x0228" depex="Sif( MipiCam_Link2 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_Link2_I2cDevicesEnabled _EQU_ 0 1 2 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/  Device Type" default="0x02" CurrentVal="0x02">
			<options>
				<option text="Sensor" value="0x0"/>
				<option text="VCM" value="0x1"/>
				<option text="EEPROM" value="0x2"/>
				<option text="EEPROM_EXT1" value="0x3"/>
				<option text="EEPROM_EXT2" value="0x4"/>
				<option text="EEPROM_EXT3" value="0x5"/>
				<option text="EEPROM_EXT4" value="0x6"/>
				<option text="EEPROM_EXT5" value="0x7"/>
				<option text="EEPROM_EXT6" value="0x8"/>
				<option text="EEPROM_EXT7" value="0x9"/>
				<option text="IO Expander" value="0xA"/>
				<option text="Flash" value="0xC"/>
			</options>
		</knob>
		<!--   Device 3 -->
		<knob type="scalar" setupType="numeric" name="MipiCam_Link2_I2cAddress_3" varstoreIndex="00" prompt="  I2C Address" description="I2C Address" size="2" offset="0x0214" depex="Sif( MipiCam_Link2 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_Link2_I2cDevicesEnabled _EQU_ 0 1 2 3 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/  I2C Address" default="0x0051" CurrentVal="0x0051" min="0x0" max="0x7F" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="MipiCam_Link2_I2cDeviceType_3" varstoreIndex="00" prompt="  Device Type" description="  Device Type" size="1" offset="0x0229" depex="Sif( MipiCam_Link2 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_Link2_I2cDevicesEnabled _EQU_ 0 1 2 3 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/  Device Type" default="0x03" CurrentVal="0x03">
			<options>
				<option text="Sensor" value="0x0"/>
				<option text="VCM" value="0x1"/>
				<option text="EEPROM" value="0x2"/>
				<option text="EEPROM_EXT1" value="0x3"/>
				<option text="EEPROM_EXT2" value="0x4"/>
				<option text="EEPROM_EXT3" value="0x5"/>
				<option text="EEPROM_EXT4" value="0x6"/>
				<option text="EEPROM_EXT5" value="0x7"/>
				<option text="EEPROM_EXT6" value="0x8"/>
				<option text="EEPROM_EXT7" value="0x9"/>
				<option text="IO Expander" value="0xA"/>
				<option text="Flash" value="0xC"/>
			</options>
		</knob>
		<!--   Device 4 -->
		<knob type="scalar" setupType="numeric" name="MipiCam_Link2_I2cAddress_4" varstoreIndex="00" prompt="  I2C Address" description="I2C Address" size="2" offset="0x0216" depex="Sif( MipiCam_Link2 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_Link2_I2cDevicesEnabled _EQU_ 0 1 2 3 4 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/  I2C Address" default="0x0052" CurrentVal="0x0052" min="0x0" max="0x7F" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="MipiCam_Link2_I2cDeviceType_4" varstoreIndex="00" prompt="  Device Type" description="  Device Type" size="1" offset="0x022A" depex="Sif( MipiCam_Link2 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_Link2_I2cDevicesEnabled _EQU_ 0 1 2 3 4 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/  Device Type" default="0x04" CurrentVal="0x04">
			<options>
				<option text="Sensor" value="0x0"/>
				<option text="VCM" value="0x1"/>
				<option text="EEPROM" value="0x2"/>
				<option text="EEPROM_EXT1" value="0x3"/>
				<option text="EEPROM_EXT2" value="0x4"/>
				<option text="EEPROM_EXT3" value="0x5"/>
				<option text="EEPROM_EXT4" value="0x6"/>
				<option text="EEPROM_EXT5" value="0x7"/>
				<option text="EEPROM_EXT6" value="0x8"/>
				<option text="EEPROM_EXT7" value="0x9"/>
				<option text="IO Expander" value="0xA"/>
				<option text="Flash" value="0xC"/>
			</options>
		</knob>
		<!--   Device 5 -->
		<knob type="scalar" setupType="numeric" name="MipiCam_Link2_I2cAddress_5" varstoreIndex="00" prompt="  I2C Address" description="I2C Address" size="2" offset="0x0218" depex="Sif( MipiCam_Link2 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_Link2_I2cDevicesEnabled _EQU_ 0 1 2 3 4 5 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/  I2C Address" default="0x0053" CurrentVal="0x0053" min="0x0" max="0x7F" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="MipiCam_Link2_I2cDeviceType_5" varstoreIndex="00" prompt="  Device Type" description="  Device Type" size="1" offset="0x022B" depex="Sif( MipiCam_Link2 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_Link2_I2cDevicesEnabled _EQU_ 0 1 2 3 4 5 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/  Device Type" default="0x05" CurrentVal="0x05">
			<options>
				<option text="Sensor" value="0x0"/>
				<option text="VCM" value="0x1"/>
				<option text="EEPROM" value="0x2"/>
				<option text="EEPROM_EXT1" value="0x3"/>
				<option text="EEPROM_EXT2" value="0x4"/>
				<option text="EEPROM_EXT3" value="0x5"/>
				<option text="EEPROM_EXT4" value="0x6"/>
				<option text="EEPROM_EXT5" value="0x7"/>
				<option text="EEPROM_EXT6" value="0x8"/>
				<option text="EEPROM_EXT7" value="0x9"/>
				<option text="IO Expander" value="0xA"/>
				<option text="Flash" value="0xC"/>
			</options>
		</knob>
		<!--   Device 6 -->
		<knob type="scalar" setupType="numeric" name="MipiCam_Link2_I2cAddress_6" varstoreIndex="00" prompt="  I2C Address" description="I2C Address" size="2" offset="0x021A" depex="Sif( MipiCam_Link2 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_Link2_I2cDevicesEnabled _EQU_ 0 1 2 3 4 5 6 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/  I2C Address" default="0x0054" CurrentVal="0x0054" min="0x0" max="0x7F" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="MipiCam_Link2_I2cDeviceType_6" varstoreIndex="00" prompt="  Device Type" description="  Device Type" size="1" offset="0x022C" depex="Sif( MipiCam_Link2 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_Link2_I2cDevicesEnabled _EQU_ 0 1 2 3 4 5 6 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/  Device Type" default="0x06" CurrentVal="0x06">
			<options>
				<option text="Sensor" value="0x0"/>
				<option text="VCM" value="0x1"/>
				<option text="EEPROM" value="0x2"/>
				<option text="EEPROM_EXT1" value="0x3"/>
				<option text="EEPROM_EXT2" value="0x4"/>
				<option text="EEPROM_EXT3" value="0x5"/>
				<option text="EEPROM_EXT4" value="0x6"/>
				<option text="EEPROM_EXT5" value="0x7"/>
				<option text="EEPROM_EXT6" value="0x8"/>
				<option text="EEPROM_EXT7" value="0x9"/>
				<option text="IO Expander" value="0xA"/>
				<option text="Flash" value="0xC"/>
			</options>
		</knob>
		<!--   Device 7 -->
		<knob type="scalar" setupType="numeric" name="MipiCam_Link2_I2cAddress_7" varstoreIndex="00" prompt="  I2C Address" description="I2C Address" size="2" offset="0x021C" depex="Sif( MipiCam_Link2 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_Link2_I2cDevicesEnabled _EQU_ 0 1 2 3 4 5 6 7 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/  I2C Address" default="0x0055" CurrentVal="0x0055" min="0x0" max="0x7F" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="MipiCam_Link2_I2cDeviceType_7" varstoreIndex="00" prompt="  Device Type" description="  Device Type" size="1" offset="0x022D" depex="Sif( MipiCam_Link2 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_Link2_I2cDevicesEnabled _EQU_ 0 1 2 3 4 5 6 7 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/  Device Type" default="0x07" CurrentVal="0x07">
			<options>
				<option text="Sensor" value="0x0"/>
				<option text="VCM" value="0x1"/>
				<option text="EEPROM" value="0x2"/>
				<option text="EEPROM_EXT1" value="0x3"/>
				<option text="EEPROM_EXT2" value="0x4"/>
				<option text="EEPROM_EXT3" value="0x5"/>
				<option text="EEPROM_EXT4" value="0x6"/>
				<option text="EEPROM_EXT5" value="0x7"/>
				<option text="EEPROM_EXT6" value="0x8"/>
				<option text="EEPROM_EXT7" value="0x9"/>
				<option text="IO Expander" value="0xA"/>
				<option text="Flash" value="0xC"/>
			</options>
		</knob>
		<!--   Device 8 -->
		<knob type="scalar" setupType="numeric" name="MipiCam_Link2_I2cAddress_8" varstoreIndex="00" prompt="  I2C Address" description="I2C Address" size="2" offset="0x021E" depex="Sif( MipiCam_Link2 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_Link2_I2cDevicesEnabled _EQU_ 0 1 2 3 4 5 6 7 8 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/  I2C Address" default="0x0056" CurrentVal="0x0056" min="0x0" max="0x7F" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="MipiCam_Link2_I2cDeviceType_8" varstoreIndex="00" prompt="  Device Type" description="  Device Type" size="1" offset="0x022E" depex="Sif( MipiCam_Link2 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_Link2_I2cDevicesEnabled _EQU_ 0 1 2 3 4 5 6 7 8 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/  Device Type" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Sensor" value="0x0"/>
				<option text="VCM" value="0x1"/>
				<option text="EEPROM" value="0x2"/>
				<option text="EEPROM_EXT1" value="0x3"/>
				<option text="EEPROM_EXT2" value="0x4"/>
				<option text="EEPROM_EXT3" value="0x5"/>
				<option text="EEPROM_EXT4" value="0x6"/>
				<option text="EEPROM_EXT5" value="0x7"/>
				<option text="EEPROM_EXT6" value="0x8"/>
				<option text="EEPROM_EXT7" value="0x9"/>
				<option text="IO Expander" value="0xA"/>
				<option text="Flash" value="0xC"/>
			</options>
		</knob>
		<!--   Device 9 -->
		<knob type="scalar" setupType="numeric" name="MipiCam_Link2_I2cAddress_9" varstoreIndex="00" prompt="  I2C Address" description="I2C Address" size="2" offset="0x0220" depex="Sif( MipiCam_Link2 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_Link2_I2cDevicesEnabled _EQU_ 0 1 2 3 4 5 6 7 8 9 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/  I2C Address" default="0x0057" CurrentVal="0x0057" min="0x0" max="0x7F" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="MipiCam_Link2_I2cDeviceType_9" varstoreIndex="00" prompt="  Device Type" description="  Device Type" size="1" offset="0x022F" depex="Sif( MipiCam_Link2 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_Link2_I2cDevicesEnabled _EQU_ 0 1 2 3 4 5 6 7 8 9 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/  Device Type" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Sensor" value="0x0"/>
				<option text="VCM" value="0x1"/>
				<option text="EEPROM" value="0x2"/>
				<option text="EEPROM_EXT1" value="0x3"/>
				<option text="EEPROM_EXT2" value="0x4"/>
				<option text="EEPROM_EXT3" value="0x5"/>
				<option text="EEPROM_EXT4" value="0x6"/>
				<option text="EEPROM_EXT5" value="0x7"/>
				<option text="EEPROM_EXT6" value="0x8"/>
				<option text="EEPROM_EXT7" value="0x9"/>
				<option text="IO Expander" value="0xA"/>
				<option text="Flash" value="0xC"/>
			</options>
		</knob>
		<!--   Device 10 -->
		<knob type="scalar" setupType="numeric" name="MipiCam_Link2_I2cAddress_10" varstoreIndex="00" prompt="  I2C Address" description="I2C Address" size="2" offset="0x0222" depex="Sif( MipiCam_Link2 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_Link2_I2cDevicesEnabled _EQU_ 0 1 2 3 4 5 6 7 8 9 10 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/  I2C Address" default="0x0058" CurrentVal="0x0058" min="0x0" max="0x7F" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="MipiCam_Link2_I2cDeviceType_10" varstoreIndex="00" prompt="  Device Type" description="  Device Type" size="1" offset="0x0230" depex="Sif( MipiCam_Link2 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_Link2_I2cDevicesEnabled _EQU_ 0 1 2 3 4 5 6 7 8 9 10 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/  Device Type" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Sensor" value="0x0"/>
				<option text="VCM" value="0x1"/>
				<option text="EEPROM" value="0x2"/>
				<option text="EEPROM_EXT1" value="0x3"/>
				<option text="EEPROM_EXT2" value="0x4"/>
				<option text="EEPROM_EXT3" value="0x5"/>
				<option text="EEPROM_EXT4" value="0x6"/>
				<option text="EEPROM_EXT5" value="0x7"/>
				<option text="EEPROM_EXT6" value="0x8"/>
				<option text="EEPROM_EXT7" value="0x9"/>
				<option text="IO Expander" value="0xA"/>
				<option text="Flash" value="0xC"/>
			</options>
		</knob>
		<!--   Device 11 -->
		<knob type="scalar" setupType="numeric" name="MipiCam_Link2_I2cAddress_11" varstoreIndex="00" prompt="  I2C Address" description="I2C Address" size="2" offset="0x0224" depex="Sif( MipiCam_Link2 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_Link2_I2cDevicesEnabled _EQU_ 0 1 2 3 4 5 6 7 8 9 10 11 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/  I2C Address" default="0x0059" CurrentVal="0x0059" min="0x0" max="0x7F" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="MipiCam_Link2_I2cDeviceType_11" varstoreIndex="00" prompt="  Device Type" description="  Device Type" size="1" offset="0x0231" depex="Sif( MipiCam_Link2 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_Link2_I2cDevicesEnabled _EQU_ 0 1 2 3 4 5 6 7 8 9 10 11 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/  Device Type" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Sensor" value="0x0"/>
				<option text="VCM" value="0x1"/>
				<option text="EEPROM" value="0x2"/>
				<option text="EEPROM_EXT1" value="0x3"/>
				<option text="EEPROM_EXT2" value="0x4"/>
				<option text="EEPROM_EXT3" value="0x5"/>
				<option text="EEPROM_EXT4" value="0x6"/>
				<option text="EEPROM_EXT5" value="0x7"/>
				<option text="EEPROM_EXT6" value="0x8"/>
				<option text="EEPROM_EXT7" value="0x9"/>
				<option text="IO Expander" value="0xA"/>
				<option text="Flash" value="0xC"/>
			</options>
		</knob>
		<!-- Form: Link options -->
		<!-- Camera4 -->
		<knob  type="scalar" setupType="oneof" name="MipiCam_Link3_SensorModel" varstoreIndex="00" prompt="Sensor Model" description="Sensor Model" size="1" offset="0x0245" depex="Sif( MipiCam_Link3 _EQU_ 0 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/Sensor Model" default="0x0C" CurrentVal="0x0C">
			<options>
				<option text="OV16860" value="0xE"/>
				<option text="OV8856" value="0xD"/>
				<option text="OV9234" value="0xC"/>
				<option text="IMX135" value="0x0"/>
				<option text="OV5693" value="0x1"/>
				<option text="IMX179" value="0x2"/>
				<option text="OV8858" value="0x3"/>
				<option text="OV2740-IVCAM" value="0x4"/>
				<option text="OV9728" value="0x5"/>
				<option text="IMX188" value="0x6"/>
				<option text="IMX208" value="0x7"/>
				<option text="OV5670" value="0x8"/>
				<option text="OV8865" value="0x9"/>
				<option text="HM2051" value="0xA"/>
				<option text="OV2742" value="0xB"/>
				<option text="User Custom" value="0xFF"/>
			</options>
		</knob>
		<knob type="scalar" setupType="string" name="MipiCam_Link3_UserHid" varstoreIndex="00" prompt="Custom HID" description="Custom HID" size="16" offset="0x0246" depex="Sif( MipiCam_Link3 _EQU_ 0 ) _AND_ Sif( MipiCam_Link3_SensorModel _NEQ_ 255 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/Custom HID" default="0x00000000000000000000000000000000" CurrentVal="0x00000000000000000000000000000000" minsize="0x6" maxsize="0x8"/>
		<knob  type="scalar" setupType="oneof" name="MipiCam_LanesClkDiv_inst_4" varstoreIndex="00" prompt="Lanes Clock division" description="Lanes Clock division" size="1" offset="0x0061" depex="Sif( MipiCam_Link3 _EQU_ 0 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/Lanes Clock division" default="0x00" CurrentVal="0x00">
			<options>
				<option text="4 4 2 2" value="0x0"/>
				<option text="4 4 3 1" value="0x2"/>
				<option text="4 4 4 0" value="0x3"/>
				<option text="8 0 2 2" value="0x4"/>
				<option text="8 0 3 1" value="0x6"/>
				<option text="8 0 4 0" value="0x7"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="MipiCam_Link3_DriverData_CrdVersion" varstoreIndex="00" prompt="CRD Version" description="CRD Version" size="1" offset="0x02A0" depex="Sif( MipiCam_Link3 _EQU_ 0 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/CRD Version" default="0x50" CurrentVal="0x50">
			<options>
				<option text="PTC" value="0x10"/>
				<option text="CRD-D" value="0x20"/>
				<option text="CRD-G" value="0x30"/>
				<option text="Kilshon-PPV" value="0x40"/>
				<option text="CRD-G2" value="0x50"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="MipiCam_Link3_DriverData_ControlLogic" varstoreIndex="00" prompt="GPIO control" description="GPIO control" size="1" offset="0x02AC" depex="Sif( MipiCam_Link3 _EQU_ 0 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/GPIO control" default="0x00" CurrentVal="0x00">
			<options>
				<option text="No Control Logic" value="0xFF"/>
				<option text="Control Logic 1" value="0x0"/>
				<option text="Control Logic 2" value="0x1"/>
				<option text="Control Logic 3" value="0x2"/>
				<option text="Control Logic 4" value="0x3"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="MipiCam_Link3_CameraPhysicalLocation" varstoreIndex="00" prompt="Camera position" description="Camera position" size="1" offset="0x0258" depex="Sif( MipiCam_Link3 _EQU_ 0 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/Camera position" default="0x61" CurrentVal="0x61">
			<options>
				<option text="Front" value="0x61"/>
				<option text="Back" value="0x69"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="MipiCam_Link3_DriverData_FlashSupport" varstoreIndex="00" prompt="Flash Support" description="Flash Support" size="1" offset="0x02AD" depex="Sif( MipiCam_Link3 _EQU_ 0 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/Flash Support" default="0x03" CurrentVal="0x03">
			<options>
				<option text="Driver default" value="0x0"/>
				<option text="Disabled" value="0x2"/>
				<option text="Enabled" value="0x3"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="MipiCam_Link3_DriverData_PrivacyLed" varstoreIndex="00" prompt="Privacy LED" description="Privacy LED" size="1" offset="0x02AE" depex="Sif( MipiCam_Link3 _EQU_ 0 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/Privacy LED" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Driver default" value="0x0"/>
				<option text="ILEDA, 16mA" value="0x1"/>
				<option text="ILEDB, 2mA" value="0x2"/>
				<option text="ILEDB, 4mA" value="0x3"/>
				<option text="ILEDB, 8mA" value="0x4"/>
				<option text="ILEDB, 16mA" value="0x5"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="MipiCam_Link3_DriverData_Degree" varstoreIndex="00" prompt="Rotation" description="Rotation" size="1" offset="0x02AF" depex="Sif( MipiCam_Link3 _EQU_ 0 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/Rotation" default="0x00" CurrentVal="0x00">
			<options>
				<option text="0" value="0x0"/>
				<option text="90" value="0x2"/>
				<option text="180" value="0x4"/>
				<option text="270" value="0x6"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="MipiCam_Link3_DriverData_PmicPosition" varstoreIndex="00" prompt="PMIC Position" description="PMIC Position  Position 1 indicates the current module is placed on the left side of the CRD-G2 card  Position 2 indicates the current module is placed on the right side of the CRD-G2 card" size="1" offset="0x02B0" depex="Sif( MipiCam_Link3 _EQU_ 0 ) _AND_ Sif( MipiCam_Link3_DriverData_CrdVersion _NEQ_ 0x50 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/PMIC Position" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Position 1" value="0x0"/>
				<option text="Position 2" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="MipiCam_Link3_DriverData_VoltageRail" varstoreIndex="00" prompt="Voltage Rail" description="Voltage Rail" size="1" offset="0x02B1" depex="Sif( MipiCam_Link3 _EQU_ 0 ) _AND_ Sif( MipiCam_Link3_DriverData_PmicPosition _NEQ_ 1 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/Voltage Rail" default="0x00" CurrentVal="0x00">
			<options>
				<option text="3 voltage rail" value="0x0"/>
				<option text="2 voltage rail" value="0x1"/>
			</options>
		</knob>
		<knob type="scalar" setupType="string" name="MipiCam_Link3_ModuleName" varstoreIndex="00" prompt="Camera module name" description="Camera module name" size="30" offset="0x0259" depex="Sif( MipiCam_Link3 _EQU_ 0 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/Camera module name" default="0x000000000000000000000000000000320054003500310031004600420036" CurrentVal="0x000000000000000000000000000000320054003500310031004600420036" minsize="0x1" maxsize="0xF"/>
		<knob  type="scalar" setupType="oneof" name="MipiCam_Link3_DriverData_LaneUsed" varstoreIndex="00" prompt="LaneUsed" description="LaneUsed" size="1" offset="0x02A1" depex="Sif( MipiCam_Link3 _EQU_ 0 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/LaneUsed" default="0x01" CurrentVal="0x01">
			<options>
				<option text="x1" value="0x1"/>
				<option text="x2" value="0x2"/>
				<option text="x3" value="0x3"/>
				<option text="x4" value="0x4"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="MipiCam_Link3_DriverData_Mclk" varstoreIndex="00" prompt="MCLK" description="MCLK" size="4" offset="0x02A8" depex="Sif( MipiCam_Link3 _EQU_ 0 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/MCLK" default="0x0124F800" CurrentVal="0x0124F800" min="0x5B8D80" max="0x19BFCC0" step="0x186A0"/>
		<knob  type="scalar" setupType="oneof" name="MipiCam_Link3_DriverData_EepromType" varstoreIndex="00" prompt="EEPROM Type" description="EEPROM Type" size="1" offset="0x02A2" depex="Sif( MipiCam_Link3 _EQU_ 0 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/EEPROM Type" default="0x00" CurrentVal="0x00">
			<options>
				<option text="ROM_NONE" value="0x0"/>
				<option text="ROM_OTP" value="0x1"/>
				<option text="ROM_EEPROM_16K_64" value="0x2"/>
				<option text="ROM_EEPROM_16K_16" value="0x3"/>
				<option text="ROM_OTP_ACPI_ACPI" value="0x4"/>
				<option text="ROM_ACPI" value="0x5"/>
				<option text="ROM_EEPROM_BRCA016GWZ" value="0x6"/>
				<option text="ROM_EEPROM_24AA32" value="0x7"/>
				<option text="ROM_EEPROM_CAT24C08" value="0x8"/>
				<option text="ROM_EEPROM_M24C64" value="0x9"/>
				<option text="ROM_EEPROM_DW9806B" value="0xA"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="MipiCam_Link3_DriverData_VcmType" varstoreIndex="00" prompt="VCM Type" description="VCM Type" size="1" offset="0x02A3" depex="Sif( MipiCam_Link3 _EQU_ 0 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/VCM Type" default="0x00" CurrentVal="0x00">
			<options>
				<option text="VCM_NONE" value="0x0"/>
				<option text="VCM_AD5823" value="0x1"/>
				<option text="VCM_DW9714" value="0x2"/>
				<option text="VCM_AD5816" value="0x3"/>
				<option text="VCM_DW9719" value="0x4"/>
				<option text="VCM_DW9718" value="0x5"/>
				<option text="VCM_DW9806B" value="0x6"/>
				<option text="VCM_WV517S" value="0x7"/>
				<option text="VCM_LC898122XA" value="0x8"/>
				<option text="VCM_LC898212AXB" value="0x9"/>
				<option text="VCM_RESERVED1" value="0xA"/>
				<option text="VCM_RESERVED2" value="0xB"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="MipiCam_Link3_I2cDevicesEnabled" varstoreIndex="00" prompt="Number of I2C Components" description="Number of I2C Components" size="1" offset="0x0279" depex="Sif( MipiCam_Link3 _EQU_ 0 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/Number of I2C Components" default="0x01" CurrentVal="0x01" min="0x0" max="0xC" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="MipiCam_Link3_I2cChannel" varstoreIndex="00" prompt="I2C Channel" description="I2C Channel" size="1" offset="0x027A" depex="Sif( MipiCam_Link3 _EQU_ 0 ) _AND_ Sif( MipiCam_Link3_I2cDevicesEnabled _EQU_ 0 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/I2C Channel" default="0x02" CurrentVal="0x02">
			<options>
				<option text="I2C0" value="0x0"/>
				<option text="I2C1" value="0x1"/>
				<option text="I2C2" value="0x2"/>
				<option text="I2C3" value="0x3"/>
				<option text="I2C4" value="0x4"/>
				<option text="I2C5" value="0x5"/>
			</options>
		</knob>
		<!--   Device 0 -->
		<knob type="scalar" setupType="numeric" name="MipiCam_Link3_I2cAddress_0" varstoreIndex="00" prompt="  I2C Address" description="I2C Address" size="2" offset="0x027B" depex="Sif( MipiCam_Link3 _EQU_ 0 ) _AND_ Sif( MipiCam_Link3_I2cDevicesEnabled _EQU_ 0 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/  I2C Address" default="0x0036" CurrentVal="0x0036" min="0x0" max="0x7F" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="MipiCam_Link3_I2cDeviceType_0" varstoreIndex="00" prompt="  Device Type" description="  Device Type" size="1" offset="0x0293" depex="Sif( MipiCam_Link3 _EQU_ 0 ) _AND_ Sif( MipiCam_Link3_I2cDevicesEnabled _EQU_ 0 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/  Device Type" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Sensor" value="0x0"/>
				<option text="VCM" value="0x1"/>
				<option text="EEPROM" value="0x2"/>
				<option text="EEPROM_EXT1" value="0x3"/>
				<option text="EEPROM_EXT2" value="0x4"/>
				<option text="EEPROM_EXT3" value="0x5"/>
				<option text="EEPROM_EXT4" value="0x6"/>
				<option text="EEPROM_EXT5" value="0x7"/>
				<option text="EEPROM_EXT6" value="0x8"/>
				<option text="EEPROM_EXT7" value="0x9"/>
				<option text="IO Expander" value="0xA"/>
				<option text="Flash" value="0xC"/>
			</options>
		</knob>
		<!--   Device 1 -->
		<knob type="scalar" setupType="numeric" name="MipiCam_Link3_I2cAddress_1" varstoreIndex="00" prompt="  I2C Address" description="I2C Address" size="2" offset="0x027D" depex="Sif( MipiCam_Link3 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_Link3_I2cDevicesEnabled _EQU_ 0 1 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/  I2C Address" default="0x000C" CurrentVal="0x000C" min="0x0" max="0x7F" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="MipiCam_Link3_I2cDeviceType_1" varstoreIndex="00" prompt="  Device Type" description="  Device Type" size="1" offset="0x0294" depex="Sif( MipiCam_Link3 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_Link3_I2cDevicesEnabled _EQU_ 0 1 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/  Device Type" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Sensor" value="0x0"/>
				<option text="VCM" value="0x1"/>
				<option text="EEPROM" value="0x2"/>
				<option text="EEPROM_EXT1" value="0x3"/>
				<option text="EEPROM_EXT2" value="0x4"/>
				<option text="EEPROM_EXT3" value="0x5"/>
				<option text="EEPROM_EXT4" value="0x6"/>
				<option text="EEPROM_EXT5" value="0x7"/>
				<option text="EEPROM_EXT6" value="0x8"/>
				<option text="EEPROM_EXT7" value="0x9"/>
				<option text="IO Expander" value="0xA"/>
				<option text="Flash" value="0xC"/>
			</options>
		</knob>
		<!--   Device 2 -->
		<knob type="scalar" setupType="numeric" name="MipiCam_Link3_I2cAddress_2" varstoreIndex="00" prompt="  I2C Address" description="I2C Address" size="2" offset="0x027F" depex="Sif( MipiCam_Link3 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_Link3_I2cDevicesEnabled _EQU_ 0 1 2 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/  I2C Address" default="0x0050" CurrentVal="0x0050" min="0x0" max="0x7F" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="MipiCam_Link3_I2cDeviceType_2" varstoreIndex="00" prompt="  Device Type" description="  Device Type" size="1" offset="0x0295" depex="Sif( MipiCam_Link3 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_Link3_I2cDevicesEnabled _EQU_ 0 1 2 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/  Device Type" default="0x02" CurrentVal="0x02">
			<options>
				<option text="Sensor" value="0x0"/>
				<option text="VCM" value="0x1"/>
				<option text="EEPROM" value="0x2"/>
				<option text="EEPROM_EXT1" value="0x3"/>
				<option text="EEPROM_EXT2" value="0x4"/>
				<option text="EEPROM_EXT3" value="0x5"/>
				<option text="EEPROM_EXT4" value="0x6"/>
				<option text="EEPROM_EXT5" value="0x7"/>
				<option text="EEPROM_EXT6" value="0x8"/>
				<option text="EEPROM_EXT7" value="0x9"/>
				<option text="IO Expander" value="0xA"/>
				<option text="Flash" value="0xC"/>
			</options>
		</knob>
		<!--   Device 3 -->
		<knob type="scalar" setupType="numeric" name="MipiCam_Link3_I2cAddress_3" varstoreIndex="00" prompt="  I2C Address" description="I2C Address" size="2" offset="0x0281" depex="Sif( MipiCam_Link3 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_Link3_I2cDevicesEnabled _EQU_ 0 1 2 3 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/  I2C Address" default="0x0051" CurrentVal="0x0051" min="0x0" max="0x7F" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="MipiCam_Link3_I2cDeviceType_3" varstoreIndex="00" prompt="  Device Type" description="  Device Type" size="1" offset="0x0296" depex="Sif( MipiCam_Link3 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_Link3_I2cDevicesEnabled _EQU_ 0 1 2 3 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/  Device Type" default="0x03" CurrentVal="0x03">
			<options>
				<option text="Sensor" value="0x0"/>
				<option text="VCM" value="0x1"/>
				<option text="EEPROM" value="0x2"/>
				<option text="EEPROM_EXT1" value="0x3"/>
				<option text="EEPROM_EXT2" value="0x4"/>
				<option text="EEPROM_EXT3" value="0x5"/>
				<option text="EEPROM_EXT4" value="0x6"/>
				<option text="EEPROM_EXT5" value="0x7"/>
				<option text="EEPROM_EXT6" value="0x8"/>
				<option text="EEPROM_EXT7" value="0x9"/>
				<option text="IO Expander" value="0xA"/>
				<option text="Flash" value="0xC"/>
			</options>
		</knob>
		<!--   Device 4 -->
		<knob type="scalar" setupType="numeric" name="MipiCam_Link3_I2cAddress_4" varstoreIndex="00" prompt="  I2C Address" description="I2C Address" size="2" offset="0x0283" depex="Sif( MipiCam_Link3 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_Link3_I2cDevicesEnabled _EQU_ 0 1 2 3 4 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/  I2C Address" default="0x0052" CurrentVal="0x0052" min="0x0" max="0x7F" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="MipiCam_Link3_I2cDeviceType_4" varstoreIndex="00" prompt="  Device Type" description="  Device Type" size="1" offset="0x0297" depex="Sif( MipiCam_Link3 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_Link3_I2cDevicesEnabled _EQU_ 0 1 2 3 4 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/  Device Type" default="0x04" CurrentVal="0x04">
			<options>
				<option text="Sensor" value="0x0"/>
				<option text="VCM" value="0x1"/>
				<option text="EEPROM" value="0x2"/>
				<option text="EEPROM_EXT1" value="0x3"/>
				<option text="EEPROM_EXT2" value="0x4"/>
				<option text="EEPROM_EXT3" value="0x5"/>
				<option text="EEPROM_EXT4" value="0x6"/>
				<option text="EEPROM_EXT5" value="0x7"/>
				<option text="EEPROM_EXT6" value="0x8"/>
				<option text="EEPROM_EXT7" value="0x9"/>
				<option text="IO Expander" value="0xA"/>
				<option text="Flash" value="0xC"/>
			</options>
		</knob>
		<!--   Device 5 -->
		<knob type="scalar" setupType="numeric" name="MipiCam_Link3_I2cAddress_5" varstoreIndex="00" prompt="  I2C Address" description="I2C Address" size="2" offset="0x0285" depex="Sif( MipiCam_Link3 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_Link3_I2cDevicesEnabled _EQU_ 0 1 2 3 4 5 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/  I2C Address" default="0x0053" CurrentVal="0x0053" min="0x0" max="0x7F" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="MipiCam_Link3_I2cDeviceType_5" varstoreIndex="00" prompt="  Device Type" description="  Device Type" size="1" offset="0x0298" depex="Sif( MipiCam_Link3 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_Link3_I2cDevicesEnabled _EQU_ 0 1 2 3 4 5 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/  Device Type" default="0x05" CurrentVal="0x05">
			<options>
				<option text="Sensor" value="0x0"/>
				<option text="VCM" value="0x1"/>
				<option text="EEPROM" value="0x2"/>
				<option text="EEPROM_EXT1" value="0x3"/>
				<option text="EEPROM_EXT2" value="0x4"/>
				<option text="EEPROM_EXT3" value="0x5"/>
				<option text="EEPROM_EXT4" value="0x6"/>
				<option text="EEPROM_EXT5" value="0x7"/>
				<option text="EEPROM_EXT6" value="0x8"/>
				<option text="EEPROM_EXT7" value="0x9"/>
				<option text="IO Expander" value="0xA"/>
				<option text="Flash" value="0xC"/>
			</options>
		</knob>
		<!--   Device 6 -->
		<knob type="scalar" setupType="numeric" name="MipiCam_Link3_I2cAddress_6" varstoreIndex="00" prompt="  I2C Address" description="I2C Address" size="2" offset="0x0287" depex="Sif( MipiCam_Link3 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_Link3_I2cDevicesEnabled _EQU_ 0 1 2 3 4 5 6 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/  I2C Address" default="0x0054" CurrentVal="0x0054" min="0x0" max="0x7F" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="MipiCam_Link3_I2cDeviceType_6" varstoreIndex="00" prompt="  Device Type" description="  Device Type" size="1" offset="0x0299" depex="Sif( MipiCam_Link3 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_Link3_I2cDevicesEnabled _EQU_ 0 1 2 3 4 5 6 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/  Device Type" default="0x06" CurrentVal="0x06">
			<options>
				<option text="Sensor" value="0x0"/>
				<option text="VCM" value="0x1"/>
				<option text="EEPROM" value="0x2"/>
				<option text="EEPROM_EXT1" value="0x3"/>
				<option text="EEPROM_EXT2" value="0x4"/>
				<option text="EEPROM_EXT3" value="0x5"/>
				<option text="EEPROM_EXT4" value="0x6"/>
				<option text="EEPROM_EXT5" value="0x7"/>
				<option text="EEPROM_EXT6" value="0x8"/>
				<option text="EEPROM_EXT7" value="0x9"/>
				<option text="IO Expander" value="0xA"/>
				<option text="Flash" value="0xC"/>
			</options>
		</knob>
		<!--   Device 7 -->
		<knob type="scalar" setupType="numeric" name="MipiCam_Link3_I2cAddress_7" varstoreIndex="00" prompt="  I2C Address" description="I2C Address" size="2" offset="0x0289" depex="Sif( MipiCam_Link3 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_Link3_I2cDevicesEnabled _EQU_ 0 1 2 3 4 5 6 7 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/  I2C Address" default="0x0055" CurrentVal="0x0055" min="0x0" max="0x7F" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="MipiCam_Link3_I2cDeviceType_7" varstoreIndex="00" prompt="  Device Type" description="  Device Type" size="1" offset="0x029A" depex="Sif( MipiCam_Link3 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_Link3_I2cDevicesEnabled _EQU_ 0 1 2 3 4 5 6 7 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/  Device Type" default="0x07" CurrentVal="0x07">
			<options>
				<option text="Sensor" value="0x0"/>
				<option text="VCM" value="0x1"/>
				<option text="EEPROM" value="0x2"/>
				<option text="EEPROM_EXT1" value="0x3"/>
				<option text="EEPROM_EXT2" value="0x4"/>
				<option text="EEPROM_EXT3" value="0x5"/>
				<option text="EEPROM_EXT4" value="0x6"/>
				<option text="EEPROM_EXT5" value="0x7"/>
				<option text="EEPROM_EXT6" value="0x8"/>
				<option text="EEPROM_EXT7" value="0x9"/>
				<option text="IO Expander" value="0xA"/>
				<option text="Flash" value="0xC"/>
			</options>
		</knob>
		<!--   Device 8 -->
		<knob type="scalar" setupType="numeric" name="MipiCam_Link3_I2cAddress_8" varstoreIndex="00" prompt="  I2C Address" description="I2C Address" size="2" offset="0x028B" depex="Sif( MipiCam_Link3 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_Link3_I2cDevicesEnabled _EQU_ 0 1 2 3 4 5 6 7 8 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/  I2C Address" default="0x0056" CurrentVal="0x0056" min="0x0" max="0x7F" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="MipiCam_Link3_I2cDeviceType_8" varstoreIndex="00" prompt="  Device Type" description="  Device Type" size="1" offset="0x029B" depex="Sif( MipiCam_Link3 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_Link3_I2cDevicesEnabled _EQU_ 0 1 2 3 4 5 6 7 8 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/  Device Type" default="0x08" CurrentVal="0x08">
			<options>
				<option text="Sensor" value="0x0"/>
				<option text="VCM" value="0x1"/>
				<option text="EEPROM" value="0x2"/>
				<option text="EEPROM_EXT1" value="0x3"/>
				<option text="EEPROM_EXT2" value="0x4"/>
				<option text="EEPROM_EXT3" value="0x5"/>
				<option text="EEPROM_EXT4" value="0x6"/>
				<option text="EEPROM_EXT5" value="0x7"/>
				<option text="EEPROM_EXT6" value="0x8"/>
				<option text="EEPROM_EXT7" value="0x9"/>
				<option text="IO Expander" value="0xA"/>
				<option text="Flash" value="0xC"/>
			</options>
		</knob>
		<!--   Device 9 -->
		<knob type="scalar" setupType="numeric" name="MipiCam_Link3_I2cAddress_9" varstoreIndex="00" prompt="  I2C Address" description="I2C Address" size="2" offset="0x028D" depex="Sif( MipiCam_Link3 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_Link3_I2cDevicesEnabled _EQU_ 0 1 2 3 4 5 6 7 8 9 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/  I2C Address" default="0x0057" CurrentVal="0x0057" min="0x0" max="0x7F" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="MipiCam_Link3_I2cDeviceType_9" varstoreIndex="00" prompt="  Device Type" description="  Device Type" size="1" offset="0x029C" depex="Sif( MipiCam_Link3 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_Link3_I2cDevicesEnabled _EQU_ 0 1 2 3 4 5 6 7 8 9 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/  Device Type" default="0x09" CurrentVal="0x09">
			<options>
				<option text="Sensor" value="0x0"/>
				<option text="VCM" value="0x1"/>
				<option text="EEPROM" value="0x2"/>
				<option text="EEPROM_EXT1" value="0x3"/>
				<option text="EEPROM_EXT2" value="0x4"/>
				<option text="EEPROM_EXT3" value="0x5"/>
				<option text="EEPROM_EXT4" value="0x6"/>
				<option text="EEPROM_EXT5" value="0x7"/>
				<option text="EEPROM_EXT6" value="0x8"/>
				<option text="EEPROM_EXT7" value="0x9"/>
				<option text="IO Expander" value="0xA"/>
				<option text="Flash" value="0xC"/>
			</options>
		</knob>
		<!--   Device 10 -->
		<knob type="scalar" setupType="numeric" name="MipiCam_Link3_I2cAddress_10" varstoreIndex="00" prompt="  I2C Address" description="I2C Address" size="2" offset="0x028F" depex="Sif( MipiCam_Link3 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_Link3_I2cDevicesEnabled _EQU_ 0 1 2 3 4 5 6 7 8 9 10 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/  I2C Address" default="0x0058" CurrentVal="0x0058" min="0x0" max="0x7F" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="MipiCam_Link3_I2cDeviceType_10" varstoreIndex="00" prompt="  Device Type" description="  Device Type" size="1" offset="0x029D" depex="Sif( MipiCam_Link3 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_Link3_I2cDevicesEnabled _EQU_ 0 1 2 3 4 5 6 7 8 9 10 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/  Device Type" default="0x0A" CurrentVal="0x0A">
			<options>
				<option text="Sensor" value="0x0"/>
				<option text="VCM" value="0x1"/>
				<option text="EEPROM" value="0x2"/>
				<option text="EEPROM_EXT1" value="0x3"/>
				<option text="EEPROM_EXT2" value="0x4"/>
				<option text="EEPROM_EXT3" value="0x5"/>
				<option text="EEPROM_EXT4" value="0x6"/>
				<option text="EEPROM_EXT5" value="0x7"/>
				<option text="EEPROM_EXT6" value="0x8"/>
				<option text="EEPROM_EXT7" value="0x9"/>
				<option text="IO Expander" value="0xA"/>
				<option text="Flash" value="0xC"/>
			</options>
		</knob>
		<!--   Device 11 -->
		<knob type="scalar" setupType="numeric" name="MipiCam_Link3_I2cAddress_11" varstoreIndex="00" prompt="  I2C Address" description="I2C Address" size="2" offset="0x0291" depex="Sif( MipiCam_Link3 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_Link3_I2cDevicesEnabled _EQU_ 0 1 2 3 4 5 6 7 8 9 10 11 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/  I2C Address" default="0x0059" CurrentVal="0x0059" min="0x0" max="0x7F" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="MipiCam_Link3_I2cDeviceType_11" varstoreIndex="00" prompt="  Device Type" description="  Device Type" size="1" offset="0x029E" depex="Sif( MipiCam_Link3 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_Link3_I2cDevicesEnabled _EQU_ 0 1 2 3 4 5 6 7 8 9 10 11 )" SetupPgPtr="???/MIPI Camera Configuration/Link options/  Device Type" default="0x0C" CurrentVal="0x0C">
			<options>
				<option text="Sensor" value="0x0"/>
				<option text="VCM" value="0x1"/>
				<option text="EEPROM" value="0x2"/>
				<option text="EEPROM_EXT1" value="0x3"/>
				<option text="EEPROM_EXT2" value="0x4"/>
				<option text="EEPROM_EXT3" value="0x5"/>
				<option text="EEPROM_EXT4" value="0x6"/>
				<option text="EEPROM_EXT5" value="0x7"/>
				<option text="EEPROM_EXT6" value="0x8"/>
				<option text="EEPROM_EXT7" value="0x9"/>
				<option text="IO Expander" value="0xA"/>
				<option text="Flash" value="0xC"/>
			</options>
		</knob>
		<!-- Form: Control Logic options -->
		<!-- Control Logic options -->
		<knob  type="scalar" setupType="oneof" name="MipiCam_ControlLogic0_Type" varstoreIndex="00" prompt="Control Logic Type" description="Control Logic Type" size="1" offset="0x0062" depex="Sif( MipiCam_ControlLogic0 _EQU_ 0 )" SetupPgPtr="???/MIPI Camera Configuration/Control Logic options/Control Logic Type" default="0x02" CurrentVal="0x02">
			<options>
				<option text="Discrete" value="0x1"/>
				<option text="PMIC_TPS68470" value="0x2"/>
				<option text="PMIC_UP6641" value="0x3"/>
				<option text="PMIC_USER0" value="0xFD"/>
				<option text="PMIC_USER1" value="0xFE"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="MipiCam_ControlLogic0_CrdVersion" varstoreIndex="00" prompt="CRD Version" description="CRD Version" size="1" offset="0x0063" depex="Sif( MipiCam_ControlLogic0 _EQU_ 0 )" SetupPgPtr="???/MIPI Camera Configuration/Control Logic options/CRD Version" default="0x50" CurrentVal="0x50">
			<options>
				<option text="PTC" value="0x10"/>
				<option text="CRD-D" value="0x20"/>
				<option text="CRD-G" value="0x30"/>
				<option text="Kilshon-PPV" value="0x40"/>
				<option text="CRD-G2" value="0x50"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="MipiCam_ControlLogic0_InputClock" varstoreIndex="00" prompt="Input Clock" description="Input Clock" size="4" offset="0x0064" depex="Sif( MipiCam_ControlLogic0 _EQU_ 0 )" SetupPgPtr="???/MIPI Camera Configuration/Control Logic options/Input Clock" default="0x00000010" CurrentVal="0x00000010">
			<options>
				<option text="20 MHz" value="0x10"/>
				<option text="24 MHz" value="0x20"/>
				<option text="26 MHz" value="0x30"/>
				<option text="19.2 MHz" value="0x40"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="MipiCam_ControlLogic0_PchClockSource" varstoreIndex="00" prompt="PCH Clock Source" description="This option specifies which IMGCLKOUT is chosen" size="1" offset="0x0068" depex="Sif( MipiCam_ControlLogic0 _EQU_ 0 ) _AND_ Sif( MipiCam_ControlLogic0_Type _EQU_ 2 )" SetupPgPtr="???/MIPI Camera Configuration/Control Logic options/PCH Clock Source" default="0x01" CurrentVal="0x01">
			<options>
				<option text="IMGCLKOUT_0" value="0x0"/>
				<option text="IMGCLKOUT_1" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="MipiCam_ControlLogic0_Pld" varstoreIndex="00" prompt="PMIC Flash Panel" description="PMIC Flash Panel" size="1" offset="0x006D" depex="Sif( MipiCam_ControlLogic0 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic0_CrdVersion _NEQ_ 0x30 0x50 )" SetupPgPtr="???/MIPI Camera Configuration/Control Logic options/PMIC Flash Panel" default="0x29" CurrentVal="0x29">
			<options>
				<option text="Front" value="0x21"/>
				<option text="Back" value="0x29"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="MipiCam_ControlLogic0_I2cChannel" varstoreIndex="00" prompt="I2C Channel" description="I2C Channel" size="1" offset="0x006A" depex="Sif( MipiCam_ControlLogic0 _EQU_ 0 ) _AND_ Sif( MipiCam_ControlLogic0_Type _EQU_ 1 )" SetupPgPtr="???/MIPI Camera Configuration/Control Logic options/I2C Channel" default="0x02" CurrentVal="0x02">
			<options>
				<option text="I2C0" value="0x0"/>
				<option text="I2C1" value="0x1"/>
				<option text="I2C2" value="0x2"/>
				<option text="I2C3" value="0x3"/>
				<option text="I2C4" value="0x4"/>
				<option text="I2C5" value="0x5"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="MipiCam_ControlLogic0_I2cAddress" varstoreIndex="00" prompt="I2C Address" description="I2C Address" size="2" offset="0x006B" depex="Sif( MipiCam_ControlLogic0 _EQU_ 0 ) _AND_ Sif( MipiCam_ControlLogic0_Type _EQU_ 1 )" SetupPgPtr="???/MIPI Camera Configuration/Control Logic options/I2C Address" default="0x004D" CurrentVal="0x004D" min="0x0" max="0x7F" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="MipiCam_ControlLogic0_Wled1Type" varstoreIndex="00" prompt="WLED1 Type" description="WLED Type" size="1" offset="0x0073" depex="Sif( MipiCam_ControlLogic0 _EQU_ 0 ) _AND_ Sif( MipiCam_ControlLogic0_Type _EQU_ 1 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic0_Type _NEQ_ 2 3 )" SetupPgPtr="???/MIPI Camera Configuration/Control Logic options/WLED1 Type" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="White Led" value="0x1"/>
				<option text="Warm Led" value="0x2"/>
				<option text="IR Led" value="0x3"/>
				<option text="Xeon Led" value="0x4"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="MipiCam_ControlLogic0_Wled1FlashMaxCurrent" varstoreIndex="00" prompt="WLED1 Flash Max Current" description="WLED Flash Max Current  Valid range is 0x00-0x1F  0x00 for HW default max current" size="1" offset="0x006E" depex="Sif( MipiCam_ControlLogic0 _EQU_ 0 ) _AND_ Sif( MipiCam_ControlLogic0_Type _EQU_ 1 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic0_Type _NEQ_ 2 3 )" SetupPgPtr="???/MIPI Camera Configuration/Control Logic options/WLED1 Flash Max Current" default="0x00" CurrentVal="0x00" min="0x0" max="0x1F" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="MipiCam_ControlLogic0_Wled1TorchMaxCurrent" varstoreIndex="00" prompt="WLED1 Torch Max Current" description="WLED Torch Max Current  Valid range is 0x00-0x07  0x00 for HW default max current" size="1" offset="0x006F" depex="Sif( MipiCam_ControlLogic0 _EQU_ 0 ) _AND_ Sif( MipiCam_ControlLogic0_Type _EQU_ 1 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic0_Type _NEQ_ 2 3 )" SetupPgPtr="???/MIPI Camera Configuration/Control Logic options/WLED1 Torch Max Current" default="0x00" CurrentVal="0x00" min="0x0" max="0x7" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="MipiCam_ControlLogic0_Wled2Type" varstoreIndex="00" prompt="WLED2 Type" description="WLED Type" size="1" offset="0x0074" depex="Sif( MipiCam_ControlLogic0 _EQU_ 0 ) _AND_ Sif( MipiCam_ControlLogic0_Type _EQU_ 1 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic0_Type _NEQ_ 2 3 )" SetupPgPtr="???/MIPI Camera Configuration/Control Logic options/WLED2 Type" default="0x03" CurrentVal="0x03">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="White Led" value="0x1"/>
				<option text="Warm Led" value="0x2"/>
				<option text="IR Led" value="0x3"/>
				<option text="Xeon Led" value="0x4"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="MipiCam_ControlLogic0_Wled2FlashMaxCurrent" varstoreIndex="00" prompt="WLED2 Flash Max Current" description="WLED Flash Max Current  Valid range is 0x00-0x1F  0x00 for HW default max current" size="1" offset="0x0070" depex="Sif( MipiCam_ControlLogic0 _EQU_ 0 ) _AND_ Sif( MipiCam_ControlLogic0_Type _EQU_ 1 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic0_Type _NEQ_ 2 3 )" SetupPgPtr="???/MIPI Camera Configuration/Control Logic options/WLED2 Flash Max Current" default="0x00" CurrentVal="0x00" min="0x0" max="0x1F" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="MipiCam_ControlLogic0_Wled2TorchMaxCurrent" varstoreIndex="00" prompt="WLED2 Torch Max Current" description="WLED Torch Max Current  Valid range is 0x00-0x07  0x00 for HW default max current" size="1" offset="0x0071" depex="Sif( MipiCam_ControlLogic0 _EQU_ 0 ) _AND_ Sif( MipiCam_ControlLogic0_Type _EQU_ 1 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic0_Type _NEQ_ 2 3 )" SetupPgPtr="???/MIPI Camera Configuration/Control Logic options/WLED2 Torch Max Current" default="0x00" CurrentVal="0x00" min="0x0" max="0x7" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="MipiCam_ControlLogic0_SubPlatformId" varstoreIndex="00" prompt="SubPlatformId" description="SubPlatformId" size="1" offset="0x0072" depex="Sif( MipiCam_ControlLogic0 _EQU_ 0 ) _AND_ Sif( MipiCam_ControlLogic0_Type _EQU_ 1 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic0_Type _NEQ_ 2 3 )" SetupPgPtr="???/MIPI Camera Configuration/Control Logic options/SubPlatformId" default="0x00" CurrentVal="0x00" min="0x0" max="0xF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="MipiCam_ControlLogic0_GpioPinsEnabled" varstoreIndex="00" prompt="Number of GPIO Pins" description="Number of GPIO Pins" size="1" offset="0x0069" depex="Sif( MipiCam_ControlLogic0 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic0_Type _EQU_ 253 254 )" SetupPgPtr="???/MIPI Camera Configuration/Control Logic options/Number of GPIO Pins" default="0x00" CurrentVal="0x00" min="0x0" max="0x4" step="0x1"/>
		<!-- GPIO 0 -->
		<knob type="scalar" setupType="numeric" name="MipiCam_ControlLogic0_GpioGroupPadNumber_0" varstoreIndex="00" prompt="  Group Pad Number" description="  Group Pad Number" size="1" offset="0x0075" depex="Sif( MipiCam_ControlLogic0 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic0_Type _EQU_ 253 254 ) _AND_ Sif( MipiCam_ControlLogic0_GpioPinsEnabled _EQU_ 0 )" SetupPgPtr="???/MIPI Camera Configuration/Control Logic options/  Group Pad Number" default="0x16" CurrentVal="0x16" min="0x0" max="0x17" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="MipiCam_ControlLogic0_GpioGroupNumber_0" varstoreIndex="00" prompt="  Group Number" description="  Group Number" size="1" offset="0x0079" depex="Sif( MipiCam_ControlLogic0 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic0_Type _EQU_ 253 254 ) _AND_ Sif( MipiCam_ControlLogic0_GpioPinsEnabled _EQU_ 0 )" SetupPgPtr="???/MIPI Camera Configuration/Control Logic options/  Group Number" default="0x03" CurrentVal="0x03">
			<options>
				<option text="A" value="0x0"/>
				<option text="B" value="0x1"/>
				<option text="C" value="0x2"/>
				<option text="D" value="0x3"/>
				<option text="E" value="0x4"/>
				<option text="F" value="0x5"/>
				<option text="G" value="0x6"/>
				<option text="H" value="0x7"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="MipiCam_ControlLogic0_GpioFunction_0" varstoreIndex="00" prompt="  Function" description="  Function" size="1" offset="0x007D" depex="Sif( MipiCam_ControlLogic0 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic0_Type _EQU_ 253 254 ) _AND_ Sif( MipiCam_ControlLogic0_GpioPinsEnabled _EQU_ 0 )" SetupPgPtr="???/MIPI Camera Configuration/Control Logic options/  Function" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Reset" value="0x0"/>
				<option text="Power_En" value="0xB"/>
				<option text="Clock_En" value="0xC"/>
				<option text="pLED_En" value="0xD"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="MipiCam_ControlLogic0_GpioActiveValue_0" varstoreIndex="00" prompt="  Active Value" description="  Active Value" size="1" offset="0x0081" depex="Sif( MipiCam_ControlLogic0 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic0_Type _EQU_ 253 254 ) _AND_ Sif( MipiCam_ControlLogic0_GpioPinsEnabled _EQU_ 0 )" SetupPgPtr="???/MIPI Camera Configuration/Control Logic options/  Active Value" default="0x01" CurrentVal="0x01" min="0x0" max="0x1" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="MipiCam_ControlLogic0_GpioInitialValue_0" varstoreIndex="00" prompt="  Initial Value" description="  Initial Value" size="1" offset="0x0085" depex="Sif( MipiCam_ControlLogic0 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic0_Type _EQU_ 253 254 ) _AND_ Sif( MipiCam_ControlLogic0_GpioPinsEnabled _EQU_ 0 )" SetupPgPtr="???/MIPI Camera Configuration/Control Logic options/  Initial Value" default="0x00" CurrentVal="0x00" min="0x0" max="0x1" step="0x1"/>
		<!-- GPIO 1 -->
		<knob type="scalar" setupType="numeric" name="MipiCam_ControlLogic0_GpioGroupPadNumber_1" varstoreIndex="00" prompt="  Group Pad Number" description="  Group Pad Number" size="1" offset="0x0076" depex="Sif( MipiCam_ControlLogic0 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic0_Type _EQU_ 253 254 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic0_GpioPinsEnabled _EQU_ 0 1 )" SetupPgPtr="???/MIPI Camera Configuration/Control Logic options/  Group Pad Number" default="0x0B" CurrentVal="0x0B" min="0x0" max="0x17" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="MipiCam_ControlLogic0_GpioGroupNumber_1" varstoreIndex="00" prompt="  Group Number" description="  Group Number" size="1" offset="0x007A" depex="Sif( MipiCam_ControlLogic0 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic0_Type _EQU_ 253 254 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic0_GpioPinsEnabled _EQU_ 0 1 )" SetupPgPtr="???/MIPI Camera Configuration/Control Logic options/  Group Number" default="0x03" CurrentVal="0x03">
			<options>
				<option text="A" value="0x0"/>
				<option text="B" value="0x1"/>
				<option text="C" value="0x2"/>
				<option text="D" value="0x3"/>
				<option text="E" value="0x4"/>
				<option text="F" value="0x5"/>
				<option text="G" value="0x6"/>
				<option text="H" value="0x7"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="MipiCam_ControlLogic0_GpioFunction_1" varstoreIndex="00" prompt="  Function" description="  Function" size="1" offset="0x007E" depex="Sif( MipiCam_ControlLogic0 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic0_Type _EQU_ 253 254 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic0_GpioPinsEnabled _EQU_ 0 1 )" SetupPgPtr="???/MIPI Camera Configuration/Control Logic options/  Function" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Reset" value="0x0"/>
				<option text="Power_En" value="0xB"/>
				<option text="Clock_En" value="0xC"/>
				<option text="pLED_En" value="0xD"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="MipiCam_ControlLogic0_GpioActiveValue_1" varstoreIndex="00" prompt="  Active Value" description="  Active Value" size="1" offset="0x0082" depex="Sif( MipiCam_ControlLogic0 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic0_Type _EQU_ 253 254 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic0_GpioPinsEnabled _EQU_ 0 1 )" SetupPgPtr="???/MIPI Camera Configuration/Control Logic options/  Active Value" default="0x01" CurrentVal="0x01" min="0x0" max="0x1" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="MipiCam_ControlLogic0_GpioInitialValue_1" varstoreIndex="00" prompt="  Initial Value" description="  Initial Value" size="1" offset="0x0086" depex="Sif( MipiCam_ControlLogic0 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic0_Type _EQU_ 253 254 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic0_GpioPinsEnabled _EQU_ 0 1 )" SetupPgPtr="???/MIPI Camera Configuration/Control Logic options/  Initial Value" default="0x00" CurrentVal="0x00" min="0x0" max="0x1" step="0x1"/>
		<!-- GPIO 2 -->
		<knob type="scalar" setupType="numeric" name="MipiCam_ControlLogic0_GpioGroupPadNumber_2" varstoreIndex="00" prompt="  Group Pad Number" description="  Group Pad Number" size="1" offset="0x0077" depex="Sif( MipiCam_ControlLogic0 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic0_Type _EQU_ 253 254 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic0_GpioPinsEnabled _EQU_ 0 1 2 )" SetupPgPtr="???/MIPI Camera Configuration/Control Logic options/  Group Pad Number" default="0x0B" CurrentVal="0x0B" min="0x0" max="0x17" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="MipiCam_ControlLogic0_GpioGroupNumber_2" varstoreIndex="00" prompt="  Group Number" description="  Group Number" size="1" offset="0x007B" depex="Sif( MipiCam_ControlLogic0 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic0_Type _EQU_ 253 254 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic0_GpioPinsEnabled _EQU_ 0 1 2 )" SetupPgPtr="???/MIPI Camera Configuration/Control Logic options/  Group Number" default="0x03" CurrentVal="0x03">
			<options>
				<option text="A" value="0x0"/>
				<option text="B" value="0x1"/>
				<option text="C" value="0x2"/>
				<option text="D" value="0x3"/>
				<option text="E" value="0x4"/>
				<option text="F" value="0x5"/>
				<option text="G" value="0x6"/>
				<option text="H" value="0x7"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="MipiCam_ControlLogic0_GpioFunction_2" varstoreIndex="00" prompt="  Function" description="  Function" size="1" offset="0x007F" depex="Sif( MipiCam_ControlLogic0 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic0_Type _EQU_ 253 254 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic0_GpioPinsEnabled _EQU_ 0 1 2 )" SetupPgPtr="???/MIPI Camera Configuration/Control Logic options/  Function" default="0x0C" CurrentVal="0x0C">
			<options>
				<option text="Reset" value="0x0"/>
				<option text="Power_En" value="0xB"/>
				<option text="Clock_En" value="0xC"/>
				<option text="pLED_En" value="0xD"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="MipiCam_ControlLogic0_GpioActiveValue_2" varstoreIndex="00" prompt="  Active Value" description="  Active Value" size="1" offset="0x0083" depex="Sif( MipiCam_ControlLogic0 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic0_Type _EQU_ 253 254 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic0_GpioPinsEnabled _EQU_ 0 1 2 )" SetupPgPtr="???/MIPI Camera Configuration/Control Logic options/  Active Value" default="0x01" CurrentVal="0x01" min="0x0" max="0x1" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="MipiCam_ControlLogic0_GpioInitialValue_2" varstoreIndex="00" prompt="  Initial Value" description="  Initial Value" size="1" offset="0x0087" depex="Sif( MipiCam_ControlLogic0 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic0_Type _EQU_ 253 254 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic0_GpioPinsEnabled _EQU_ 0 1 2 )" SetupPgPtr="???/MIPI Camera Configuration/Control Logic options/  Initial Value" default="0x00" CurrentVal="0x00" min="0x0" max="0x1" step="0x1"/>
		<!-- GPIO 3 -->
		<knob type="scalar" setupType="numeric" name="MipiCam_ControlLogic0_GpioGroupPadNumber_3" varstoreIndex="00" prompt="  Group Pad Number" description="  Group Pad Number" size="1" offset="0x0078" depex="Sif( MipiCam_ControlLogic0 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic0_Type _EQU_ 253 254 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic0_GpioPinsEnabled _EQU_ 0 1 2 3 )" SetupPgPtr="???/MIPI Camera Configuration/Control Logic options/  Group Pad Number" default="0x0B" CurrentVal="0x0B" min="0x0" max="0x17" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="MipiCam_ControlLogic0_GpioGroupNumber_3" varstoreIndex="00" prompt="  Group Number" description="  Group Number" size="1" offset="0x007C" depex="Sif( MipiCam_ControlLogic0 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic0_Type _EQU_ 253 254 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic0_GpioPinsEnabled _EQU_ 0 1 2 3 )" SetupPgPtr="???/MIPI Camera Configuration/Control Logic options/  Group Number" default="0x03" CurrentVal="0x03">
			<options>
				<option text="A" value="0x0"/>
				<option text="B" value="0x1"/>
				<option text="C" value="0x2"/>
				<option text="D" value="0x3"/>
				<option text="E" value="0x4"/>
				<option text="F" value="0x5"/>
				<option text="G" value="0x6"/>
				<option text="H" value="0x7"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="MipiCam_ControlLogic0_GpioFunction_3" varstoreIndex="00" prompt="  Function" description="  Function" size="1" offset="0x0080" depex="Sif( MipiCam_ControlLogic0 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic0_Type _EQU_ 253 254 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic0_GpioPinsEnabled _EQU_ 0 1 2 3 )" SetupPgPtr="???/MIPI Camera Configuration/Control Logic options/  Function" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Reset" value="0x0"/>
				<option text="Power_En" value="0xB"/>
				<option text="Clock_En" value="0xC"/>
				<option text="pLED_En" value="0xD"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="MipiCam_ControlLogic0_GpioActiveValue_3" varstoreIndex="00" prompt="  Active Value" description="  Active Value" size="1" offset="0x0084" depex="Sif( MipiCam_ControlLogic0 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic0_Type _EQU_ 253 254 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic0_GpioPinsEnabled _EQU_ 0 1 2 3 )" SetupPgPtr="???/MIPI Camera Configuration/Control Logic options/  Active Value" default="0x01" CurrentVal="0x01" min="0x0" max="0x1" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="MipiCam_ControlLogic0_GpioInitialValue_3" varstoreIndex="00" prompt="  Initial Value" description="  Initial Value" size="1" offset="0x0088" depex="Sif( MipiCam_ControlLogic0 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic0_Type _EQU_ 253 254 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic0_GpioPinsEnabled _EQU_ 0 1 2 3 )" SetupPgPtr="???/MIPI Camera Configuration/Control Logic options/  Initial Value" default="0x00" CurrentVal="0x00" min="0x0" max="0x1" step="0x1"/>
		<!-- Form: Control Logic options -->
		<!-- Control Logic options -->
		<knob  type="scalar" setupType="oneof" name="MipiCam_ControlLogic1_Type" varstoreIndex="00" prompt="Control Logic Type" description="Control Logic Type" size="1" offset="0x0089" depex="Sif( MipiCam_ControlLogic1 _EQU_ 0 )" SetupPgPtr="???/MIPI Camera Configuration/Control Logic options/Control Logic Type" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Discrete" value="0x1"/>
				<option text="PMIC_TPS68470" value="0x2"/>
				<option text="PMIC_UP6641" value="0x3"/>
				<option text="PMIC_USER0" value="0xFD"/>
				<option text="PMIC_USER1" value="0xFE"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="MipiCam_ControlLogic1_CrdVersion" varstoreIndex="00" prompt="CRD Version" description="CRD Version" size="1" offset="0x008A" depex="Sif( MipiCam_ControlLogic1 _EQU_ 0 )" SetupPgPtr="???/MIPI Camera Configuration/Control Logic options/CRD Version" default="0x20" CurrentVal="0x20">
			<options>
				<option text="PTC" value="0x10"/>
				<option text="CRD-D" value="0x20"/>
				<option text="CRD-G" value="0x30"/>
				<option text="Kilshon-PPV" value="0x40"/>
				<option text="CRD-G2" value="0x50"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="MipiCam_ControlLogic1_InputClock" varstoreIndex="00" prompt="Input Clock" description="Input Clock" size="4" offset="0x008B" depex="Sif( MipiCam_ControlLogic1 _EQU_ 0 )" SetupPgPtr="???/MIPI Camera Configuration/Control Logic options/Input Clock" default="0x00000010" CurrentVal="0x00000010">
			<options>
				<option text="20 MHz" value="0x10"/>
				<option text="24 MHz" value="0x20"/>
				<option text="26 MHz" value="0x30"/>
				<option text="19.2 MHz" value="0x40"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="MipiCam_ControlLogic1_PchClockSource" varstoreIndex="00" prompt="PCH Clock Source" description="This option specifies which IMGCLKOUT is chosen" size="1" offset="0x008F" depex="Sif( MipiCam_ControlLogic1 _EQU_ 0 )" SetupPgPtr="???/MIPI Camera Configuration/Control Logic options/PCH Clock Source" default="0x01" CurrentVal="0x01">
			<options>
				<option text="IMGCLKOUT_0" value="0x0"/>
				<option text="IMGCLKOUT_1" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="MipiCam_ControlLogic1_Pld" varstoreIndex="00" prompt="PMIC Flash Panel" description="PMIC Flash Panel" size="1" offset="0x0094" depex="Sif( MipiCam_ControlLogic1 _EQU_ 0 ) _AND_ Sif( MipiCam_ControlLogic1_Type _EQU_ 2 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic1_CrdVersion _NEQ_ 0x30 0x50 )" SetupPgPtr="???/MIPI Camera Configuration/Control Logic options/PMIC Flash Panel" default="0x29" CurrentVal="0x29">
			<options>
				<option text="Front" value="0x21"/>
				<option text="Back" value="0x29"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="MipiCam_ControlLogic1_I2cChannel" varstoreIndex="00" prompt="I2C Channel" description="I2C Channel" size="1" offset="0x0091" depex="Sif( MipiCam_ControlLogic1 _EQU_ 0 ) _AND_ Sif( MipiCam_ControlLogic1_Type _EQU_ 2 ) _AND_ Sif( MipiCam_ControlLogic1_Type _EQU_ 1 )" SetupPgPtr="???/MIPI Camera Configuration/Control Logic options/I2C Channel" default="0x03" CurrentVal="0x03">
			<options>
				<option text="I2C0" value="0x0"/>
				<option text="I2C1" value="0x1"/>
				<option text="I2C2" value="0x2"/>
				<option text="I2C3" value="0x3"/>
				<option text="I2C4" value="0x4"/>
				<option text="I2C5" value="0x5"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="MipiCam_ControlLogic1_I2cAddress" varstoreIndex="00" prompt="I2C Address" description="I2C Address" size="2" offset="0x0092" depex="Sif( MipiCam_ControlLogic1 _EQU_ 0 ) _AND_ Sif( MipiCam_ControlLogic1_Type _EQU_ 2 ) _AND_ Sif( MipiCam_ControlLogic1_Type _EQU_ 1 )" SetupPgPtr="???/MIPI Camera Configuration/Control Logic options/I2C Address" default="0x0049" CurrentVal="0x0049" min="0x0" max="0x7F" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="MipiCam_ControlLogic1_Wled1Type" varstoreIndex="00" prompt="WLED1 Type" description="WLED Type" size="1" offset="0x009A" depex="Sif( MipiCam_ControlLogic1 _EQU_ 0 ) _AND_ Sif( MipiCam_ControlLogic1_Type _EQU_ 2 ) _AND_ Sif( MipiCam_ControlLogic1_Type _EQU_ 1 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic1_Type _NEQ_ 2 3 )" SetupPgPtr="???/MIPI Camera Configuration/Control Logic options/WLED1 Type" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="White Led" value="0x1"/>
				<option text="Warm Led" value="0x2"/>
				<option text="IR Led" value="0x3"/>
				<option text="Xeon Led" value="0x4"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="MipiCam_ControlLogic1_Wled1FlashMaxCurrent" varstoreIndex="00" prompt="WLED1 Flash Max Current" description="WLED Flash Max Current  Valid range is 0x00-0x1F  0x00 for HW default max current" size="1" offset="0x0095" depex="Sif( MipiCam_ControlLogic1 _EQU_ 0 ) _AND_ Sif( MipiCam_ControlLogic1_Type _EQU_ 2 ) _AND_ Sif( MipiCam_ControlLogic1_Type _EQU_ 1 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic1_Type _NEQ_ 2 3 )" SetupPgPtr="???/MIPI Camera Configuration/Control Logic options/WLED1 Flash Max Current" default="0x00" CurrentVal="0x00" min="0x0" max="0x1F" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="MipiCam_ControlLogic1_Wled1TorchMaxCurrent" varstoreIndex="00" prompt="WLED1 Torch Max Current" description="WLED Torch Max Current  Valid range is 0x00-0x07  0x00 for HW default max current" size="1" offset="0x0096" depex="Sif( MipiCam_ControlLogic1 _EQU_ 0 ) _AND_ Sif( MipiCam_ControlLogic1_Type _EQU_ 2 ) _AND_ Sif( MipiCam_ControlLogic1_Type _EQU_ 1 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic1_Type _NEQ_ 2 3 )" SetupPgPtr="???/MIPI Camera Configuration/Control Logic options/WLED1 Torch Max Current" default="0x00" CurrentVal="0x00" min="0x0" max="0x7" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="MipiCam_ControlLogic1_Wled2Type" varstoreIndex="00" prompt="WLED2 Type" description="WLED Type" size="1" offset="0x009B" depex="Sif( MipiCam_ControlLogic1 _EQU_ 0 ) _AND_ Sif( MipiCam_ControlLogic1_Type _EQU_ 2 ) _AND_ Sif( MipiCam_ControlLogic1_Type _EQU_ 1 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic1_Type _NEQ_ 2 3 )" SetupPgPtr="???/MIPI Camera Configuration/Control Logic options/WLED2 Type" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="White Led" value="0x1"/>
				<option text="Warm Led" value="0x2"/>
				<option text="IR Led" value="0x3"/>
				<option text="Xeon Led" value="0x4"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="MipiCam_ControlLogic1_Wled2FlashMaxCurrent" varstoreIndex="00" prompt="WLED2 Flash Max Current" description="WLED Flash Max Current  Valid range is 0x00-0x1F  0x00 for HW default max current" size="1" offset="0x0097" depex="Sif( MipiCam_ControlLogic1 _EQU_ 0 ) _AND_ Sif( MipiCam_ControlLogic1_Type _EQU_ 2 ) _AND_ Sif( MipiCam_ControlLogic1_Type _EQU_ 1 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic1_Type _NEQ_ 2 3 )" SetupPgPtr="???/MIPI Camera Configuration/Control Logic options/WLED2 Flash Max Current" default="0x00" CurrentVal="0x00" min="0x0" max="0x1F" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="MipiCam_ControlLogic1_Wled2TorchMaxCurrent" varstoreIndex="00" prompt="WLED2 Torch Max Current" description="WLED Torch Max Current  Valid range is 0x00-0x07  0x00 for HW default max current" size="1" offset="0x0098" depex="Sif( MipiCam_ControlLogic1 _EQU_ 0 ) _AND_ Sif( MipiCam_ControlLogic1_Type _EQU_ 2 ) _AND_ Sif( MipiCam_ControlLogic1_Type _EQU_ 1 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic1_Type _NEQ_ 2 3 )" SetupPgPtr="???/MIPI Camera Configuration/Control Logic options/WLED2 Torch Max Current" default="0x00" CurrentVal="0x00" min="0x0" max="0x7" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="MipiCam_ControlLogic1_SubPlatformId" varstoreIndex="00" prompt="SubPlatformId" description="SubPlatformId" size="1" offset="0x0099" depex="Sif( MipiCam_ControlLogic1 _EQU_ 0 ) _AND_ Sif( MipiCam_ControlLogic1_Type _EQU_ 2 ) _AND_ Sif( MipiCam_ControlLogic1_Type _EQU_ 1 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic1_Type _NEQ_ 2 3 )" SetupPgPtr="???/MIPI Camera Configuration/Control Logic options/SubPlatformId" default="0x00" CurrentVal="0x00" min="0x0" max="0xF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="MipiCam_ControlLogic1_GpioPinsEnabled" varstoreIndex="00" prompt="Number of GPIO Pins" description="Number of GPIO Pins" size="1" offset="0x0090" depex="Sif( MipiCam_ControlLogic1 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic1_Type _EQU_ 253 254 )" SetupPgPtr="???/MIPI Camera Configuration/Control Logic options/Number of GPIO Pins" default="0x02" CurrentVal="0x02" min="0x0" max="0x4" step="0x1"/>
		<!-- GPIO 0 -->
		<knob type="scalar" setupType="numeric" name="MipiCam_ControlLogic1_GpioGroupPadNumber_0" varstoreIndex="00" prompt="  Group Pad Number" description="  Group Pad Number" size="1" offset="0x009C" depex="Sif( MipiCam_ControlLogic1 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic1_Type _EQU_ 253 254 ) _AND_ Sif( MipiCam_ControlLogic1_GpioPinsEnabled _EQU_ 0 )" SetupPgPtr="???/MIPI Camera Configuration/Control Logic options/  Group Pad Number" default="0x16" CurrentVal="0x16" min="0x0" max="0x17" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="MipiCam_ControlLogic1_GpioGroupNumber_0" varstoreIndex="00" prompt="  Group Number" description="  Group Number" size="1" offset="0x00A0" depex="Sif( MipiCam_ControlLogic1 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic1_Type _EQU_ 253 254 ) _AND_ Sif( MipiCam_ControlLogic1_GpioPinsEnabled _EQU_ 0 )" SetupPgPtr="???/MIPI Camera Configuration/Control Logic options/  Group Number" default="0x07" CurrentVal="0x07">
			<options>
				<option text="A" value="0x0"/>
				<option text="B" value="0x1"/>
				<option text="C" value="0x2"/>
				<option text="D" value="0x3"/>
				<option text="E" value="0x4"/>
				<option text="F" value="0x5"/>
				<option text="G" value="0x6"/>
				<option text="H" value="0x7"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="MipiCam_ControlLogic1_GpioFunction_0" varstoreIndex="00" prompt="  Function" description="  Function" size="1" offset="0x00A4" depex="Sif( MipiCam_ControlLogic1 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic1_Type _EQU_ 253 254 ) _AND_ Sif( MipiCam_ControlLogic1_GpioPinsEnabled _EQU_ 0 )" SetupPgPtr="???/MIPI Camera Configuration/Control Logic options/  Function" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Reset" value="0x0"/>
				<option text="Power_En" value="0xB"/>
				<option text="Clock_En" value="0xC"/>
				<option text="pLED_En" value="0xD"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="MipiCam_ControlLogic1_GpioActiveValue_0" varstoreIndex="00" prompt="  Active Value" description="  Active Value" size="1" offset="0x00A8" depex="Sif( MipiCam_ControlLogic1 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic1_Type _EQU_ 253 254 ) _AND_ Sif( MipiCam_ControlLogic1_GpioPinsEnabled _EQU_ 0 )" SetupPgPtr="???/MIPI Camera Configuration/Control Logic options/  Active Value" default="0x01" CurrentVal="0x01" min="0x0" max="0x1" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="MipiCam_ControlLogic1_GpioInitialValue_0" varstoreIndex="00" prompt="  Initial Value" description="  Initial Value" size="1" offset="0x00AC" depex="Sif( MipiCam_ControlLogic1 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic1_Type _EQU_ 253 254 ) _AND_ Sif( MipiCam_ControlLogic1_GpioPinsEnabled _EQU_ 0 )" SetupPgPtr="???/MIPI Camera Configuration/Control Logic options/  Initial Value" default="0x00" CurrentVal="0x00" min="0x0" max="0x1" step="0x1"/>
		<!-- GPIO 1 -->
		<knob type="scalar" setupType="numeric" name="MipiCam_ControlLogic1_GpioGroupPadNumber_1" varstoreIndex="00" prompt="  Group Pad Number" description="  Group Pad Number" size="1" offset="0x009D" depex="Sif( MipiCam_ControlLogic1 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic1_Type _EQU_ 253 254 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic1_GpioPinsEnabled _EQU_ 0 1 )" SetupPgPtr="???/MIPI Camera Configuration/Control Logic options/  Group Pad Number" default="0x10" CurrentVal="0x10" min="0x0" max="0x17" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="MipiCam_ControlLogic1_GpioGroupNumber_1" varstoreIndex="00" prompt="  Group Number" description="  Group Number" size="1" offset="0x00A1" depex="Sif( MipiCam_ControlLogic1 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic1_Type _EQU_ 253 254 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic1_GpioPinsEnabled _EQU_ 0 1 )" SetupPgPtr="???/MIPI Camera Configuration/Control Logic options/  Group Number" default="0x00" CurrentVal="0x00">
			<options>
				<option text="A" value="0x0"/>
				<option text="B" value="0x1"/>
				<option text="C" value="0x2"/>
				<option text="D" value="0x3"/>
				<option text="E" value="0x4"/>
				<option text="F" value="0x5"/>
				<option text="G" value="0x6"/>
				<option text="H" value="0x7"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="MipiCam_ControlLogic1_GpioFunction_1" varstoreIndex="00" prompt="  Function" description="  Function" size="1" offset="0x00A5" depex="Sif( MipiCam_ControlLogic1 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic1_Type _EQU_ 253 254 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic1_GpioPinsEnabled _EQU_ 0 1 )" SetupPgPtr="???/MIPI Camera Configuration/Control Logic options/  Function" default="0x0B" CurrentVal="0x0B">
			<options>
				<option text="Reset" value="0x0"/>
				<option text="Power_En" value="0xB"/>
				<option text="Clock_En" value="0xC"/>
				<option text="pLED_En" value="0xD"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="MipiCam_ControlLogic1_GpioActiveValue_1" varstoreIndex="00" prompt="  Active Value" description="  Active Value" size="1" offset="0x00A9" depex="Sif( MipiCam_ControlLogic1 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic1_Type _EQU_ 253 254 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic1_GpioPinsEnabled _EQU_ 0 1 )" SetupPgPtr="???/MIPI Camera Configuration/Control Logic options/  Active Value" default="0x01" CurrentVal="0x01" min="0x0" max="0x1" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="MipiCam_ControlLogic1_GpioInitialValue_1" varstoreIndex="00" prompt="  Initial Value" description="  Initial Value" size="1" offset="0x00AD" depex="Sif( MipiCam_ControlLogic1 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic1_Type _EQU_ 253 254 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic1_GpioPinsEnabled _EQU_ 0 1 )" SetupPgPtr="???/MIPI Camera Configuration/Control Logic options/  Initial Value" default="0x00" CurrentVal="0x00" min="0x0" max="0x1" step="0x1"/>
		<!-- GPIO 2 -->
		<knob type="scalar" setupType="numeric" name="MipiCam_ControlLogic1_GpioGroupPadNumber_2" varstoreIndex="00" prompt="  Group Pad Number" description="  Group Pad Number" size="1" offset="0x009E" depex="Sif( MipiCam_ControlLogic1 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic1_Type _EQU_ 253 254 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic1_GpioPinsEnabled _EQU_ 0 1 2 )" SetupPgPtr="???/MIPI Camera Configuration/Control Logic options/  Group Pad Number" default="0x0B" CurrentVal="0x0B" min="0x0" max="0x17" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="MipiCam_ControlLogic1_GpioGroupNumber_2" varstoreIndex="00" prompt="  Group Number" description="  Group Number" size="1" offset="0x00A2" depex="Sif( MipiCam_ControlLogic1 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic1_Type _EQU_ 253 254 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic1_GpioPinsEnabled _EQU_ 0 1 2 )" SetupPgPtr="???/MIPI Camera Configuration/Control Logic options/  Group Number" default="0x03" CurrentVal="0x03">
			<options>
				<option text="A" value="0x0"/>
				<option text="B" value="0x1"/>
				<option text="C" value="0x2"/>
				<option text="D" value="0x3"/>
				<option text="E" value="0x4"/>
				<option text="F" value="0x5"/>
				<option text="G" value="0x6"/>
				<option text="H" value="0x7"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="MipiCam_ControlLogic1_GpioFunction_2" varstoreIndex="00" prompt="  Function" description="  Function" size="1" offset="0x00A6" depex="Sif( MipiCam_ControlLogic1 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic1_Type _EQU_ 253 254 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic1_GpioPinsEnabled _EQU_ 0 1 2 )" SetupPgPtr="???/MIPI Camera Configuration/Control Logic options/  Function" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Reset" value="0x0"/>
				<option text="Power_En" value="0xB"/>
				<option text="Clock_En" value="0xC"/>
				<option text="pLED_En" value="0xD"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="MipiCam_ControlLogic1_GpioActiveValue_2" varstoreIndex="00" prompt="  Active Value" description="  Active Value" size="1" offset="0x00AA" depex="Sif( MipiCam_ControlLogic1 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic1_Type _EQU_ 253 254 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic1_GpioPinsEnabled _EQU_ 0 1 2 )" SetupPgPtr="???/MIPI Camera Configuration/Control Logic options/  Active Value" default="0x01" CurrentVal="0x01" min="0x0" max="0x1" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="MipiCam_ControlLogic1_GpioInitialValue_2" varstoreIndex="00" prompt="  Initial Value" description="  Initial Value" size="1" offset="0x00AE" depex="Sif( MipiCam_ControlLogic1 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic1_Type _EQU_ 253 254 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic1_GpioPinsEnabled _EQU_ 0 1 2 )" SetupPgPtr="???/MIPI Camera Configuration/Control Logic options/  Initial Value" default="0x00" CurrentVal="0x00" min="0x0" max="0x1" step="0x1"/>
		<!-- GPIO 3 -->
		<knob type="scalar" setupType="numeric" name="MipiCam_ControlLogic1_GpioGroupPadNumber_3" varstoreIndex="00" prompt="  Group Pad Number" description="  Group Pad Number" size="1" offset="0x009F" depex="Sif( MipiCam_ControlLogic1 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic1_Type _EQU_ 253 254 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic1_GpioPinsEnabled _EQU_ 0 1 2 3 )" SetupPgPtr="???/MIPI Camera Configuration/Control Logic options/  Group Pad Number" default="0x0B" CurrentVal="0x0B" min="0x0" max="0x17" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="MipiCam_ControlLogic1_GpioGroupNumber_3" varstoreIndex="00" prompt="  Group Number" description="  Group Number" size="1" offset="0x00A3" depex="Sif( MipiCam_ControlLogic1 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic1_Type _EQU_ 253 254 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic1_GpioPinsEnabled _EQU_ 0 1 2 3 )" SetupPgPtr="???/MIPI Camera Configuration/Control Logic options/  Group Number" default="0x03" CurrentVal="0x03">
			<options>
				<option text="A" value="0x0"/>
				<option text="B" value="0x1"/>
				<option text="C" value="0x2"/>
				<option text="D" value="0x3"/>
				<option text="E" value="0x4"/>
				<option text="F" value="0x5"/>
				<option text="G" value="0x6"/>
				<option text="H" value="0x7"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="MipiCam_ControlLogic1_GpioFunction_3" varstoreIndex="00" prompt="  Function" description="  Function" size="1" offset="0x00A7" depex="Sif( MipiCam_ControlLogic1 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic1_Type _EQU_ 253 254 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic1_GpioPinsEnabled _EQU_ 0 1 2 3 )" SetupPgPtr="???/MIPI Camera Configuration/Control Logic options/  Function" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Reset" value="0x0"/>
				<option text="Power_En" value="0xB"/>
				<option text="Clock_En" value="0xC"/>
				<option text="pLED_En" value="0xD"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="MipiCam_ControlLogic1_GpioActiveValue_3" varstoreIndex="00" prompt="  Active Value" description="  Active Value" size="1" offset="0x00AB" depex="Sif( MipiCam_ControlLogic1 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic1_Type _EQU_ 253 254 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic1_GpioPinsEnabled _EQU_ 0 1 2 3 )" SetupPgPtr="???/MIPI Camera Configuration/Control Logic options/  Active Value" default="0x01" CurrentVal="0x01" min="0x0" max="0x1" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="MipiCam_ControlLogic1_GpioInitialValue_3" varstoreIndex="00" prompt="  Initial Value" description="  Initial Value" size="1" offset="0x00AF" depex="Sif( MipiCam_ControlLogic1 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic1_Type _EQU_ 253 254 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic1_GpioPinsEnabled _EQU_ 0 1 2 3 )" SetupPgPtr="???/MIPI Camera Configuration/Control Logic options/  Initial Value" default="0x00" CurrentVal="0x00" min="0x0" max="0x1" step="0x1"/>
		<!-- Form: Control Logic options -->
		<!-- Control Logic options -->
		<knob  type="scalar" setupType="oneof" name="MipiCam_ControlLogic2_Type" varstoreIndex="00" prompt="Control Logic Type" description="Control Logic Type" size="1" offset="0x00B0" depex="Sif( MipiCam_ControlLogic2 _EQU_ 0 )" SetupPgPtr="???/MIPI Camera Configuration/Control Logic options/Control Logic Type" default="0x02" CurrentVal="0x02">
			<options>
				<option text="Discrete" value="0x1"/>
				<option text="PMIC_TPS68470" value="0x2"/>
				<option text="PMIC_UP6641" value="0x3"/>
				<option text="PMIC_USER0" value="0xFD"/>
				<option text="PMIC_USER1" value="0xFE"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="MipiCam_ControlLogic2_CrdVersion" varstoreIndex="00" prompt="CRD Version" description="CRD Version" size="1" offset="0x00B1" depex="Sif( MipiCam_ControlLogic2 _EQU_ 0 )" SetupPgPtr="???/MIPI Camera Configuration/Control Logic options/CRD Version" default="0x50" CurrentVal="0x50">
			<options>
				<option text="PTC" value="0x10"/>
				<option text="CRD-D" value="0x20"/>
				<option text="CRD-G" value="0x30"/>
				<option text="Kilshon-PPV" value="0x40"/>
				<option text="CRD-G2" value="0x50"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="MipiCam_ControlLogic2_InputClock" varstoreIndex="00" prompt="Input Clock" description="Input Clock" size="4" offset="0x00B2" depex="Sif( MipiCam_ControlLogic2 _EQU_ 0 )" SetupPgPtr="???/MIPI Camera Configuration/Control Logic options/Input Clock" default="0x00000010" CurrentVal="0x00000010">
			<options>
				<option text="20 MHz" value="0x10"/>
				<option text="24 MHz" value="0x20"/>
				<option text="26 MHz" value="0x30"/>
				<option text="19.2 MHz" value="0x40"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="MipiCam_ControlLogic2_PchClockSource" varstoreIndex="00" prompt="PCH Clock Source" description="This option specifies which IMGCLKOUT is chosen" size="1" offset="0x00B6" depex="Sif( MipiCam_ControlLogic2 _EQU_ 0 ) _AND_ Sif( MipiCam_ControlLogic2_Type _EQU_ 2 )" SetupPgPtr="???/MIPI Camera Configuration/Control Logic options/PCH Clock Source" default="0x00" CurrentVal="0x00">
			<options>
				<option text="IMGCLKOUT_0" value="0x0"/>
				<option text="IMGCLKOUT_1" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="MipiCam_ControlLogic2_Pld" varstoreIndex="00" prompt="PMIC Flash Panel" description="PMIC Flash Panel" size="1" offset="0x00BB" depex="Sif( MipiCam_ControlLogic2 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic2_CrdVersion _NEQ_ 0x30 0x50 )" SetupPgPtr="???/MIPI Camera Configuration/Control Logic options/PMIC Flash Panel" default="0x29" CurrentVal="0x29">
			<options>
				<option text="Front" value="0x21"/>
				<option text="Back" value="0x29"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="MipiCam_ControlLogic2_I2cChannel" varstoreIndex="00" prompt="I2C Channel" description="I2C Channel" size="1" offset="0x00B8" depex="Sif( MipiCam_ControlLogic2 _EQU_ 0 ) _AND_ Sif( MipiCam_ControlLogic2_Type _EQU_ 1 )" SetupPgPtr="???/MIPI Camera Configuration/Control Logic options/I2C Channel" default="0x02" CurrentVal="0x02">
			<options>
				<option text="I2C0" value="0x0"/>
				<option text="I2C1" value="0x1"/>
				<option text="I2C2" value="0x2"/>
				<option text="I2C3" value="0x3"/>
				<option text="I2C4" value="0x4"/>
				<option text="I2C5" value="0x5"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="MipiCam_ControlLogic2_I2cAddress" varstoreIndex="00" prompt="I2C Address" description="I2C Address" size="2" offset="0x00B9" depex="Sif( MipiCam_ControlLogic2 _EQU_ 0 ) _AND_ Sif( MipiCam_ControlLogic2_Type _EQU_ 1 )" SetupPgPtr="???/MIPI Camera Configuration/Control Logic options/I2C Address" default="0x004D" CurrentVal="0x004D" min="0x0" max="0x7F" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="MipiCam_ControlLogic2_Wled1Type" varstoreIndex="00" prompt="WLED1 Type" description="WLED Type" size="1" offset="0x00C1" depex="Sif( MipiCam_ControlLogic2 _EQU_ 0 ) _AND_ Sif( MipiCam_ControlLogic2_Type _EQU_ 1 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic2_Type _NEQ_ 2 3 )" SetupPgPtr="???/MIPI Camera Configuration/Control Logic options/WLED1 Type" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="White Led" value="0x1"/>
				<option text="Warm Led" value="0x2"/>
				<option text="IR Led" value="0x3"/>
				<option text="Xeon Led" value="0x4"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="MipiCam_ControlLogic2_Wled1FlashMaxCurrent" varstoreIndex="00" prompt="WLED1 Flash Max Current" description="WLED Flash Max Current  Valid range is 0x00-0x1F  0x00 for HW default max current" size="1" offset="0x00BC" depex="Sif( MipiCam_ControlLogic2 _EQU_ 0 ) _AND_ Sif( MipiCam_ControlLogic2_Type _EQU_ 1 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic2_Type _NEQ_ 2 3 )" SetupPgPtr="???/MIPI Camera Configuration/Control Logic options/WLED1 Flash Max Current" default="0x00" CurrentVal="0x00" min="0x0" max="0x1F" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="MipiCam_ControlLogic2_Wled1TorchMaxCurrent" varstoreIndex="00" prompt="WLED1 Torch Max Current" description="WLED Torch Max Current  Valid range is 0x00-0x07  0x00 for HW default max current" size="1" offset="0x00BD" depex="Sif( MipiCam_ControlLogic2 _EQU_ 0 ) _AND_ Sif( MipiCam_ControlLogic2_Type _EQU_ 1 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic2_Type _NEQ_ 2 3 )" SetupPgPtr="???/MIPI Camera Configuration/Control Logic options/WLED1 Torch Max Current" default="0x00" CurrentVal="0x00" min="0x0" max="0x7" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="MipiCam_ControlLogic2_Wled2Type" varstoreIndex="00" prompt="WLED2 Type" description="WLED Type" size="1" offset="0x00C2" depex="Sif( MipiCam_ControlLogic2 _EQU_ 0 ) _AND_ Sif( MipiCam_ControlLogic2_Type _EQU_ 1 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic2_Type _NEQ_ 2 3 )" SetupPgPtr="???/MIPI Camera Configuration/Control Logic options/WLED2 Type" default="0x03" CurrentVal="0x03">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="White Led" value="0x1"/>
				<option text="Warm Led" value="0x2"/>
				<option text="IR Led" value="0x3"/>
				<option text="Xeon Led" value="0x4"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="MipiCam_ControlLogic2_Wled2FlashMaxCurrent" varstoreIndex="00" prompt="WLED2 Flash Max Current" description="WLED Flash Max Current  Valid range is 0x00-0x1F  0x00 for HW default max current" size="1" offset="0x00BE" depex="Sif( MipiCam_ControlLogic2 _EQU_ 0 ) _AND_ Sif( MipiCam_ControlLogic2_Type _EQU_ 1 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic2_Type _NEQ_ 2 3 )" SetupPgPtr="???/MIPI Camera Configuration/Control Logic options/WLED2 Flash Max Current" default="0x00" CurrentVal="0x00" min="0x0" max="0x1F" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="MipiCam_ControlLogic2_Wled2TorchMaxCurrent" varstoreIndex="00" prompt="WLED2 Torch Max Current" description="WLED Torch Max Current  Valid range is 0x00-0x07  0x00 for HW default max current" size="1" offset="0x00BF" depex="Sif( MipiCam_ControlLogic2 _EQU_ 0 ) _AND_ Sif( MipiCam_ControlLogic2_Type _EQU_ 1 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic2_Type _NEQ_ 2 3 )" SetupPgPtr="???/MIPI Camera Configuration/Control Logic options/WLED2 Torch Max Current" default="0x00" CurrentVal="0x00" min="0x0" max="0x7" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="MipiCam_ControlLogic2_SubPlatformId" varstoreIndex="00" prompt="SubPlatformId" description="SubPlatformId" size="1" offset="0x00C0" depex="Sif( MipiCam_ControlLogic2 _EQU_ 0 ) _AND_ Sif( MipiCam_ControlLogic2_Type _EQU_ 1 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic2_Type _NEQ_ 2 3 )" SetupPgPtr="???/MIPI Camera Configuration/Control Logic options/SubPlatformId" default="0x00" CurrentVal="0x00" min="0x0" max="0xF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="MipiCam_ControlLogic2_GpioPinsEnabled" varstoreIndex="00" prompt="Number of GPIO Pins" description="Number of GPIO Pins" size="1" offset="0x00B7" depex="Sif( MipiCam_ControlLogic2 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic2_Type _EQU_ 253 254 )" SetupPgPtr="???/MIPI Camera Configuration/Control Logic options/Number of GPIO Pins" default="0x00" CurrentVal="0x00" min="0x0" max="0x4" step="0x1"/>
		<!-- GPIO 0 -->
		<knob type="scalar" setupType="numeric" name="MipiCam_ControlLogic2_GpioGroupPadNumber_0" varstoreIndex="00" prompt="  Group Pad Number" description="  Group Pad Number" size="1" offset="0x00C3" depex="Sif( MipiCam_ControlLogic2 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic2_Type _EQU_ 253 254 ) _AND_ Sif( MipiCam_ControlLogic2_GpioPinsEnabled _EQU_ 0 )" SetupPgPtr="???/MIPI Camera Configuration/Control Logic options/  Group Pad Number" default="0x16" CurrentVal="0x16" min="0x0" max="0x17" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="MipiCam_ControlLogic2_GpioGroupNumber_0" varstoreIndex="00" prompt="  Group Number" description="  Group Number" size="1" offset="0x00C7" depex="Sif( MipiCam_ControlLogic2 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic2_Type _EQU_ 253 254 ) _AND_ Sif( MipiCam_ControlLogic2_GpioPinsEnabled _EQU_ 0 )" SetupPgPtr="???/MIPI Camera Configuration/Control Logic options/  Group Number" default="0x03" CurrentVal="0x03">
			<options>
				<option text="A" value="0x0"/>
				<option text="B" value="0x1"/>
				<option text="C" value="0x2"/>
				<option text="D" value="0x3"/>
				<option text="E" value="0x4"/>
				<option text="F" value="0x5"/>
				<option text="G" value="0x6"/>
				<option text="H" value="0x7"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="MipiCam_ControlLogic2_GpioFunction_0" varstoreIndex="00" prompt="  Function" description="  Function" size="1" offset="0x00CB" depex="Sif( MipiCam_ControlLogic2 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic2_Type _EQU_ 253 254 ) _AND_ Sif( MipiCam_ControlLogic2_GpioPinsEnabled _EQU_ 0 )" SetupPgPtr="???/MIPI Camera Configuration/Control Logic options/  Function" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Reset" value="0x0"/>
				<option text="Power_En" value="0xB"/>
				<option text="Clock_En" value="0xC"/>
				<option text="pLED_En" value="0xD"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="MipiCam_ControlLogic2_GpioActiveValue_0" varstoreIndex="00" prompt="  Active Value" description="  Active Value" size="1" offset="0x00CF" depex="Sif( MipiCam_ControlLogic2 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic2_Type _EQU_ 253 254 ) _AND_ Sif( MipiCam_ControlLogic2_GpioPinsEnabled _EQU_ 0 )" SetupPgPtr="???/MIPI Camera Configuration/Control Logic options/  Active Value" default="0x01" CurrentVal="0x01" min="0x0" max="0x1" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="MipiCam_ControlLogic2_GpioInitialValue_0" varstoreIndex="00" prompt="  Initial Value" description="  Initial Value" size="1" offset="0x00D3" depex="Sif( MipiCam_ControlLogic2 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic2_Type _EQU_ 253 254 ) _AND_ Sif( MipiCam_ControlLogic2_GpioPinsEnabled _EQU_ 0 )" SetupPgPtr="???/MIPI Camera Configuration/Control Logic options/  Initial Value" default="0x00" CurrentVal="0x00" min="0x0" max="0x1" step="0x1"/>
		<!-- GPIO 1 -->
		<knob type="scalar" setupType="numeric" name="MipiCam_ControlLogic2_GpioGroupPadNumber_1" varstoreIndex="00" prompt="  Group Pad Number" description="  Group Pad Number" size="1" offset="0x00C4" depex="Sif( MipiCam_ControlLogic2 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic2_Type _EQU_ 253 254 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic2_GpioPinsEnabled _EQU_ 0 1 )" SetupPgPtr="???/MIPI Camera Configuration/Control Logic options/  Group Pad Number" default="0x0B" CurrentVal="0x0B" min="0x0" max="0x17" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="MipiCam_ControlLogic2_GpioGroupNumber_1" varstoreIndex="00" prompt="  Group Number" description="  Group Number" size="1" offset="0x00C8" depex="Sif( MipiCam_ControlLogic2 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic2_Type _EQU_ 253 254 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic2_GpioPinsEnabled _EQU_ 0 1 )" SetupPgPtr="???/MIPI Camera Configuration/Control Logic options/  Group Number" default="0x03" CurrentVal="0x03">
			<options>
				<option text="A" value="0x0"/>
				<option text="B" value="0x1"/>
				<option text="C" value="0x2"/>
				<option text="D" value="0x3"/>
				<option text="E" value="0x4"/>
				<option text="F" value="0x5"/>
				<option text="G" value="0x6"/>
				<option text="H" value="0x7"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="MipiCam_ControlLogic2_GpioFunction_1" varstoreIndex="00" prompt="  Function" description="  Function" size="1" offset="0x00CC" depex="Sif( MipiCam_ControlLogic2 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic2_Type _EQU_ 253 254 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic2_GpioPinsEnabled _EQU_ 0 1 )" SetupPgPtr="???/MIPI Camera Configuration/Control Logic options/  Function" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Reset" value="0x0"/>
				<option text="Power_En" value="0xB"/>
				<option text="Clock_En" value="0xC"/>
				<option text="pLED_En" value="0xD"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="MipiCam_ControlLogic2_GpioActiveValue_1" varstoreIndex="00" prompt="  Active Value" description="  Active Value" size="1" offset="0x00D0" depex="Sif( MipiCam_ControlLogic2 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic2_Type _EQU_ 253 254 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic2_GpioPinsEnabled _EQU_ 0 1 )" SetupPgPtr="???/MIPI Camera Configuration/Control Logic options/  Active Value" default="0x01" CurrentVal="0x01" min="0x0" max="0x1" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="MipiCam_ControlLogic2_GpioInitialValue_1" varstoreIndex="00" prompt="  Initial Value" description="  Initial Value" size="1" offset="0x00D4" depex="Sif( MipiCam_ControlLogic2 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic2_Type _EQU_ 253 254 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic2_GpioPinsEnabled _EQU_ 0 1 )" SetupPgPtr="???/MIPI Camera Configuration/Control Logic options/  Initial Value" default="0x00" CurrentVal="0x00" min="0x0" max="0x1" step="0x1"/>
		<!-- GPIO 2 -->
		<knob type="scalar" setupType="numeric" name="MipiCam_ControlLogic2_GpioGroupPadNumber_2" varstoreIndex="00" prompt="  Group Pad Number" description="  Group Pad Number" size="1" offset="0x00C5" depex="Sif( MipiCam_ControlLogic2 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic2_Type _EQU_ 253 254 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic2_GpioPinsEnabled _EQU_ 0 1 2 )" SetupPgPtr="???/MIPI Camera Configuration/Control Logic options/  Group Pad Number" default="0x0B" CurrentVal="0x0B" min="0x0" max="0x17" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="MipiCam_ControlLogic2_GpioGroupNumber_2" varstoreIndex="00" prompt="  Group Number" description="  Group Number" size="1" offset="0x00C9" depex="Sif( MipiCam_ControlLogic2 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic2_Type _EQU_ 253 254 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic2_GpioPinsEnabled _EQU_ 0 1 2 )" SetupPgPtr="???/MIPI Camera Configuration/Control Logic options/  Group Number" default="0x03" CurrentVal="0x03">
			<options>
				<option text="A" value="0x0"/>
				<option text="B" value="0x1"/>
				<option text="C" value="0x2"/>
				<option text="D" value="0x3"/>
				<option text="E" value="0x4"/>
				<option text="F" value="0x5"/>
				<option text="G" value="0x6"/>
				<option text="H" value="0x7"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="MipiCam_ControlLogic2_GpioFunction_2" varstoreIndex="00" prompt="  Function" description="  Function" size="1" offset="0x00CD" depex="Sif( MipiCam_ControlLogic2 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic2_Type _EQU_ 253 254 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic2_GpioPinsEnabled _EQU_ 0 1 2 )" SetupPgPtr="???/MIPI Camera Configuration/Control Logic options/  Function" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Reset" value="0x0"/>
				<option text="Power_En" value="0xB"/>
				<option text="Clock_En" value="0xC"/>
				<option text="pLED_En" value="0xD"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="MipiCam_ControlLogic2_GpioActiveValue_2" varstoreIndex="00" prompt="  Active Value" description="  Active Value" size="1" offset="0x00D1" depex="Sif( MipiCam_ControlLogic2 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic2_Type _EQU_ 253 254 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic2_GpioPinsEnabled _EQU_ 0 1 2 )" SetupPgPtr="???/MIPI Camera Configuration/Control Logic options/  Active Value" default="0x01" CurrentVal="0x01" min="0x0" max="0x1" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="MipiCam_ControlLogic2_GpioInitialValue_2" varstoreIndex="00" prompt="  Initial Value" description="  Initial Value" size="1" offset="0x00D5" depex="Sif( MipiCam_ControlLogic2 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic2_Type _EQU_ 253 254 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic2_GpioPinsEnabled _EQU_ 0 1 2 )" SetupPgPtr="???/MIPI Camera Configuration/Control Logic options/  Initial Value" default="0x00" CurrentVal="0x00" min="0x0" max="0x1" step="0x1"/>
		<!-- GPIO 3 -->
		<knob type="scalar" setupType="numeric" name="MipiCam_ControlLogic2_GpioGroupPadNumber_3" varstoreIndex="00" prompt="  Group Pad Number" description="  Group Pad Number" size="1" offset="0x00C6" depex="Sif( MipiCam_ControlLogic2 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic2_Type _EQU_ 253 254 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic2_GpioPinsEnabled _EQU_ 0 1 2 3 )" SetupPgPtr="???/MIPI Camera Configuration/Control Logic options/  Group Pad Number" default="0x0B" CurrentVal="0x0B" min="0x0" max="0x17" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="MipiCam_ControlLogic2_GpioGroupNumber_3" varstoreIndex="00" prompt="  Group Number" description="  Group Number" size="1" offset="0x00CA" depex="Sif( MipiCam_ControlLogic2 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic2_Type _EQU_ 253 254 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic2_GpioPinsEnabled _EQU_ 0 1 2 3 )" SetupPgPtr="???/MIPI Camera Configuration/Control Logic options/  Group Number" default="0x03" CurrentVal="0x03">
			<options>
				<option text="A" value="0x0"/>
				<option text="B" value="0x1"/>
				<option text="C" value="0x2"/>
				<option text="D" value="0x3"/>
				<option text="E" value="0x4"/>
				<option text="F" value="0x5"/>
				<option text="G" value="0x6"/>
				<option text="H" value="0x7"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="MipiCam_ControlLogic2_GpioFunction_3" varstoreIndex="00" prompt="  Function" description="  Function" size="1" offset="0x00CE" depex="Sif( MipiCam_ControlLogic2 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic2_Type _EQU_ 253 254 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic2_GpioPinsEnabled _EQU_ 0 1 2 3 )" SetupPgPtr="???/MIPI Camera Configuration/Control Logic options/  Function" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Reset" value="0x0"/>
				<option text="Power_En" value="0xB"/>
				<option text="Clock_En" value="0xC"/>
				<option text="pLED_En" value="0xD"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="MipiCam_ControlLogic2_GpioActiveValue_3" varstoreIndex="00" prompt="  Active Value" description="  Active Value" size="1" offset="0x00D2" depex="Sif( MipiCam_ControlLogic2 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic2_Type _EQU_ 253 254 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic2_GpioPinsEnabled _EQU_ 0 1 2 3 )" SetupPgPtr="???/MIPI Camera Configuration/Control Logic options/  Active Value" default="0x01" CurrentVal="0x01" min="0x0" max="0x1" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="MipiCam_ControlLogic2_GpioInitialValue_3" varstoreIndex="00" prompt="  Initial Value" description="  Initial Value" size="1" offset="0x00D6" depex="Sif( MipiCam_ControlLogic2 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic2_Type _EQU_ 253 254 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic2_GpioPinsEnabled _EQU_ 0 1 2 3 )" SetupPgPtr="???/MIPI Camera Configuration/Control Logic options/  Initial Value" default="0x00" CurrentVal="0x00" min="0x0" max="0x1" step="0x1"/>
		<!-- Form: Control Logic options -->
		<!-- Control Logic options -->
		<knob  type="scalar" setupType="oneof" name="MipiCam_ControlLogic3_Type" varstoreIndex="00" prompt="Control Logic Type" description="Control Logic Type" size="1" offset="0x00D7" depex="Sif( MipiCam_ControlLogic3 _EQU_ 0 )" SetupPgPtr="???/MIPI Camera Configuration/Control Logic options/Control Logic Type" default="0x02" CurrentVal="0x02">
			<options>
				<option text="Discrete" value="0x1"/>
				<option text="PMIC_TPS68470" value="0x2"/>
				<option text="PMIC_UP6641" value="0x3"/>
				<option text="PMIC_USER0" value="0xFD"/>
				<option text="PMIC_USER1" value="0xFE"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="MipiCam_ControlLogic3_CrdVersion" varstoreIndex="00" prompt="CRD Version" description="CRD Version" size="1" offset="0x00D8" depex="Sif( MipiCam_ControlLogic3 _EQU_ 0 )" SetupPgPtr="???/MIPI Camera Configuration/Control Logic options/CRD Version" default="0x50" CurrentVal="0x50">
			<options>
				<option text="PTC" value="0x10"/>
				<option text="CRD-D" value="0x20"/>
				<option text="CRD-G" value="0x30"/>
				<option text="Kilshon-PPV" value="0x40"/>
				<option text="CRD-G2" value="0x50"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="MipiCam_ControlLogic3_InputClock" varstoreIndex="00" prompt="Input Clock" description="Input Clock" size="4" offset="0x00D9" depex="Sif( MipiCam_ControlLogic3 _EQU_ 0 )" SetupPgPtr="???/MIPI Camera Configuration/Control Logic options/Input Clock" default="0x00000010" CurrentVal="0x00000010">
			<options>
				<option text="20 MHz" value="0x10"/>
				<option text="24 MHz" value="0x20"/>
				<option text="26 MHz" value="0x30"/>
				<option text="19.2 MHz" value="0x40"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="MipiCam_ControlLogic3_PchClockSource" varstoreIndex="00" prompt="PCH Clock Source" description="This option specifies which IMGCLKOUT is chosen" size="1" offset="0x00DD" depex="Sif( MipiCam_ControlLogic3 _EQU_ 0 ) _AND_ Sif( MipiCam_ControlLogic3_Type _EQU_ 2 )" SetupPgPtr="???/MIPI Camera Configuration/Control Logic options/PCH Clock Source" default="0x00" CurrentVal="0x00">
			<options>
				<option text="IMGCLKOUT_0" value="0x0"/>
				<option text="IMGCLKOUT_1" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="MipiCam_ControlLogic3_Pld" varstoreIndex="00" prompt="PMIC Flash Panel" description="PMIC Flash Panel" size="1" offset="0x00E2" depex="Sif( MipiCam_ControlLogic3 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic3_CrdVersion _NEQ_ 0x30 0x50 )" SetupPgPtr="???/MIPI Camera Configuration/Control Logic options/PMIC Flash Panel" default="0x29" CurrentVal="0x29">
			<options>
				<option text="Front" value="0x21"/>
				<option text="Back" value="0x29"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="MipiCam_ControlLogic3_I2cChannel" varstoreIndex="00" prompt="I2C Channel" description="I2C Channel" size="1" offset="0x00DF" depex="Sif( MipiCam_ControlLogic3 _EQU_ 0 ) _AND_ Sif( MipiCam_ControlLogic3_Type _EQU_ 1 )" SetupPgPtr="???/MIPI Camera Configuration/Control Logic options/I2C Channel" default="0x02" CurrentVal="0x02">
			<options>
				<option text="I2C0" value="0x0"/>
				<option text="I2C1" value="0x1"/>
				<option text="I2C2" value="0x2"/>
				<option text="I2C3" value="0x3"/>
				<option text="I2C4" value="0x4"/>
				<option text="I2C5" value="0x5"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="MipiCam_ControlLogic3_I2cAddress" varstoreIndex="00" prompt="I2C Address" description="I2C Address" size="2" offset="0x00E0" depex="Sif( MipiCam_ControlLogic3 _EQU_ 0 ) _AND_ Sif( MipiCam_ControlLogic3_Type _EQU_ 1 )" SetupPgPtr="???/MIPI Camera Configuration/Control Logic options/I2C Address" default="0x004D" CurrentVal="0x004D" min="0x0" max="0x7F" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="MipiCam_ControlLogic3_Wled1Type" varstoreIndex="00" prompt="WLED1 Type" description="WLED Type" size="1" offset="0x00E8" depex="Sif( MipiCam_ControlLogic3 _EQU_ 0 ) _AND_ Sif( MipiCam_ControlLogic3_Type _EQU_ 1 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic3_Type _NEQ_ 2 3 )" SetupPgPtr="???/MIPI Camera Configuration/Control Logic options/WLED1 Type" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="White Led" value="0x1"/>
				<option text="Warm Led" value="0x2"/>
				<option text="IR Led" value="0x3"/>
				<option text="Xeon Led" value="0x4"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="MipiCam_ControlLogic3_Wled1FlashMaxCurrent" varstoreIndex="00" prompt="WLED1 Flash Max Current" description="WLED Flash Max Current  Valid range is 0x00-0x1F  0x00 for HW default max current" size="1" offset="0x00E3" depex="Sif( MipiCam_ControlLogic3 _EQU_ 0 ) _AND_ Sif( MipiCam_ControlLogic3_Type _EQU_ 1 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic3_Type _NEQ_ 2 3 )" SetupPgPtr="???/MIPI Camera Configuration/Control Logic options/WLED1 Flash Max Current" default="0x00" CurrentVal="0x00" min="0x0" max="0x1F" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="MipiCam_ControlLogic3_Wled1TorchMaxCurrent" varstoreIndex="00" prompt="WLED1 Torch Max Current" description="WLED Torch Max Current  Valid range is 0x00-0x07  0x00 for HW default max current" size="1" offset="0x00E4" depex="Sif( MipiCam_ControlLogic3 _EQU_ 0 ) _AND_ Sif( MipiCam_ControlLogic3_Type _EQU_ 1 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic3_Type _NEQ_ 2 3 )" SetupPgPtr="???/MIPI Camera Configuration/Control Logic options/WLED1 Torch Max Current" default="0x00" CurrentVal="0x00" min="0x0" max="0x7" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="MipiCam_ControlLogic3_Wled2Type" varstoreIndex="00" prompt="WLED2 Type" description="WLED Type" size="1" offset="0x00E9" depex="Sif( MipiCam_ControlLogic3 _EQU_ 0 ) _AND_ Sif( MipiCam_ControlLogic3_Type _EQU_ 1 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic3_Type _NEQ_ 2 3 )" SetupPgPtr="???/MIPI Camera Configuration/Control Logic options/WLED2 Type" default="0x03" CurrentVal="0x03">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="White Led" value="0x1"/>
				<option text="Warm Led" value="0x2"/>
				<option text="IR Led" value="0x3"/>
				<option text="Xeon Led" value="0x4"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="MipiCam_ControlLogic3_Wled2FlashMaxCurrent" varstoreIndex="00" prompt="WLED2 Flash Max Current" description="WLED Flash Max Current  Valid range is 0x00-0x1F  0x00 for HW default max current" size="1" offset="0x00E5" depex="Sif( MipiCam_ControlLogic3 _EQU_ 0 ) _AND_ Sif( MipiCam_ControlLogic3_Type _EQU_ 1 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic3_Type _NEQ_ 2 3 )" SetupPgPtr="???/MIPI Camera Configuration/Control Logic options/WLED2 Flash Max Current" default="0x00" CurrentVal="0x00" min="0x0" max="0x1F" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="MipiCam_ControlLogic3_Wled2TorchMaxCurrent" varstoreIndex="00" prompt="WLED2 Torch Max Current" description="WLED Torch Max Current  Valid range is 0x00-0x07  0x00 for HW default max current" size="1" offset="0x00E6" depex="Sif( MipiCam_ControlLogic3 _EQU_ 0 ) _AND_ Sif( MipiCam_ControlLogic3_Type _EQU_ 1 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic3_Type _NEQ_ 2 3 )" SetupPgPtr="???/MIPI Camera Configuration/Control Logic options/WLED2 Torch Max Current" default="0x00" CurrentVal="0x00" min="0x0" max="0x7" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="MipiCam_ControlLogic3_SubPlatformId" varstoreIndex="00" prompt="SubPlatformId" description="SubPlatformId" size="1" offset="0x00E7" depex="Sif( MipiCam_ControlLogic3 _EQU_ 0 ) _AND_ Sif( MipiCam_ControlLogic3_Type _EQU_ 1 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic3_Type _NEQ_ 2 3 )" SetupPgPtr="???/MIPI Camera Configuration/Control Logic options/SubPlatformId" default="0x00" CurrentVal="0x00" min="0x0" max="0xF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="MipiCam_ControlLogic3_GpioPinsEnabled" varstoreIndex="00" prompt="Number of GPIO Pins" description="Number of GPIO Pins" size="1" offset="0x00DE" depex="Sif( MipiCam_ControlLogic3 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic3_Type _EQU_ 253 254 )" SetupPgPtr="???/MIPI Camera Configuration/Control Logic options/Number of GPIO Pins" default="0x00" CurrentVal="0x00" min="0x0" max="0x4" step="0x1"/>
		<!-- GPIO 0 -->
		<knob type="scalar" setupType="numeric" name="MipiCam_ControlLogic3_GpioGroupPadNumber_0" varstoreIndex="00" prompt="  Group Pad Number" description="  Group Pad Number" size="1" offset="0x00EA" depex="Sif( MipiCam_ControlLogic3 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic3_Type _EQU_ 253 254 ) _AND_ Sif( MipiCam_ControlLogic3_GpioPinsEnabled _EQU_ 0 )" SetupPgPtr="???/MIPI Camera Configuration/Control Logic options/  Group Pad Number" default="0x16" CurrentVal="0x16" min="0x0" max="0x17" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="MipiCam_ControlLogic3_GpioGroupNumber_0" varstoreIndex="00" prompt="  Group Number" description="  Group Number" size="1" offset="0x00EE" depex="Sif( MipiCam_ControlLogic3 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic3_Type _EQU_ 253 254 ) _AND_ Sif( MipiCam_ControlLogic3_GpioPinsEnabled _EQU_ 0 )" SetupPgPtr="???/MIPI Camera Configuration/Control Logic options/  Group Number" default="0x03" CurrentVal="0x03">
			<options>
				<option text="A" value="0x0"/>
				<option text="B" value="0x1"/>
				<option text="C" value="0x2"/>
				<option text="D" value="0x3"/>
				<option text="E" value="0x4"/>
				<option text="F" value="0x5"/>
				<option text="G" value="0x6"/>
				<option text="H" value="0x7"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="MipiCam_ControlLogic3_GpioFunction_0" varstoreIndex="00" prompt="  Function" description="  Function" size="1" offset="0x00F2" depex="Sif( MipiCam_ControlLogic3 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic3_Type _EQU_ 253 254 ) _AND_ Sif( MipiCam_ControlLogic3_GpioPinsEnabled _EQU_ 0 )" SetupPgPtr="???/MIPI Camera Configuration/Control Logic options/  Function" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Reset" value="0x0"/>
				<option text="Power_En" value="0xB"/>
				<option text="Clock_En" value="0xC"/>
				<option text="pLED_En" value="0xD"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="MipiCam_ControlLogic3_GpioActiveValue_0" varstoreIndex="00" prompt="  Active Value" description="  Active Value" size="1" offset="0x00F6" depex="Sif( MipiCam_ControlLogic3 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic3_Type _EQU_ 253 254 ) _AND_ Sif( MipiCam_ControlLogic3_GpioPinsEnabled _EQU_ 0 )" SetupPgPtr="???/MIPI Camera Configuration/Control Logic options/  Active Value" default="0x01" CurrentVal="0x01" min="0x0" max="0x1" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="MipiCam_ControlLogic3_GpioInitialValue_0" varstoreIndex="00" prompt="  Initial Value" description="  Initial Value" size="1" offset="0x00FA" depex="Sif( MipiCam_ControlLogic3 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic3_Type _EQU_ 253 254 ) _AND_ Sif( MipiCam_ControlLogic3_GpioPinsEnabled _EQU_ 0 )" SetupPgPtr="???/MIPI Camera Configuration/Control Logic options/  Initial Value" default="0x00" CurrentVal="0x00" min="0x0" max="0x1" step="0x1"/>
		<!-- GPIO 1 -->
		<knob type="scalar" setupType="numeric" name="MipiCam_ControlLogic3_GpioGroupPadNumber_1" varstoreIndex="00" prompt="  Group Pad Number" description="  Group Pad Number" size="1" offset="0x00EB" depex="Sif( MipiCam_ControlLogic3 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic3_Type _EQU_ 253 254 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic3_GpioPinsEnabled _EQU_ 0 1 )" SetupPgPtr="???/MIPI Camera Configuration/Control Logic options/  Group Pad Number" default="0x0B" CurrentVal="0x0B" min="0x0" max="0x17" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="MipiCam_ControlLogic3_GpioGroupNumber_1" varstoreIndex="00" prompt="  Group Number" description="  Group Number" size="1" offset="0x00EF" depex="Sif( MipiCam_ControlLogic3 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic3_Type _EQU_ 253 254 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic3_GpioPinsEnabled _EQU_ 0 1 )" SetupPgPtr="???/MIPI Camera Configuration/Control Logic options/  Group Number" default="0x03" CurrentVal="0x03">
			<options>
				<option text="A" value="0x0"/>
				<option text="B" value="0x1"/>
				<option text="C" value="0x2"/>
				<option text="D" value="0x3"/>
				<option text="E" value="0x4"/>
				<option text="F" value="0x5"/>
				<option text="G" value="0x6"/>
				<option text="H" value="0x7"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="MipiCam_ControlLogic3_GpioFunction_1" varstoreIndex="00" prompt="  Function" description="  Function" size="1" offset="0x00F3" depex="Sif( MipiCam_ControlLogic3 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic3_Type _EQU_ 253 254 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic3_GpioPinsEnabled _EQU_ 0 1 )" SetupPgPtr="???/MIPI Camera Configuration/Control Logic options/  Function" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Reset" value="0x0"/>
				<option text="Power_En" value="0xB"/>
				<option text="Clock_En" value="0xC"/>
				<option text="pLED_En" value="0xD"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="MipiCam_ControlLogic3_GpioActiveValue_1" varstoreIndex="00" prompt="  Active Value" description="  Active Value" size="1" offset="0x00F7" depex="Sif( MipiCam_ControlLogic3 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic3_Type _EQU_ 253 254 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic3_GpioPinsEnabled _EQU_ 0 1 )" SetupPgPtr="???/MIPI Camera Configuration/Control Logic options/  Active Value" default="0x01" CurrentVal="0x01" min="0x0" max="0x1" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="MipiCam_ControlLogic3_GpioInitialValue_1" varstoreIndex="00" prompt="  Initial Value" description="  Initial Value" size="1" offset="0x00FB" depex="Sif( MipiCam_ControlLogic3 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic3_Type _EQU_ 253 254 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic3_GpioPinsEnabled _EQU_ 0 1 )" SetupPgPtr="???/MIPI Camera Configuration/Control Logic options/  Initial Value" default="0x00" CurrentVal="0x00" min="0x0" max="0x1" step="0x1"/>
		<!-- GPIO 2 -->
		<knob type="scalar" setupType="numeric" name="MipiCam_ControlLogic3_GpioGroupPadNumber_2" varstoreIndex="00" prompt="  Group Pad Number" description="  Group Pad Number" size="1" offset="0x00EC" depex="Sif( MipiCam_ControlLogic3 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic3_Type _EQU_ 253 254 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic3_GpioPinsEnabled _EQU_ 0 1 2 )" SetupPgPtr="???/MIPI Camera Configuration/Control Logic options/  Group Pad Number" default="0x0B" CurrentVal="0x0B" min="0x0" max="0x17" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="MipiCam_ControlLogic3_GpioGroupNumber_2" varstoreIndex="00" prompt="  Group Number" description="  Group Number" size="1" offset="0x00F0" depex="Sif( MipiCam_ControlLogic3 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic3_Type _EQU_ 253 254 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic3_GpioPinsEnabled _EQU_ 0 1 2 )" SetupPgPtr="???/MIPI Camera Configuration/Control Logic options/  Group Number" default="0x03" CurrentVal="0x03">
			<options>
				<option text="A" value="0x0"/>
				<option text="B" value="0x1"/>
				<option text="C" value="0x2"/>
				<option text="D" value="0x3"/>
				<option text="E" value="0x4"/>
				<option text="F" value="0x5"/>
				<option text="G" value="0x6"/>
				<option text="H" value="0x7"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="MipiCam_ControlLogic3_GpioFunction_2" varstoreIndex="00" prompt="  Function" description="  Function" size="1" offset="0x00F4" depex="Sif( MipiCam_ControlLogic3 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic3_Type _EQU_ 253 254 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic3_GpioPinsEnabled _EQU_ 0 1 2 )" SetupPgPtr="???/MIPI Camera Configuration/Control Logic options/  Function" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Reset" value="0x0"/>
				<option text="Power_En" value="0xB"/>
				<option text="Clock_En" value="0xC"/>
				<option text="pLED_En" value="0xD"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="MipiCam_ControlLogic3_GpioActiveValue_2" varstoreIndex="00" prompt="  Active Value" description="  Active Value" size="1" offset="0x00F8" depex="Sif( MipiCam_ControlLogic3 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic3_Type _EQU_ 253 254 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic3_GpioPinsEnabled _EQU_ 0 1 2 )" SetupPgPtr="???/MIPI Camera Configuration/Control Logic options/  Active Value" default="0x01" CurrentVal="0x01" min="0x0" max="0x1" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="MipiCam_ControlLogic3_GpioInitialValue_2" varstoreIndex="00" prompt="  Initial Value" description="  Initial Value" size="1" offset="0x00FC" depex="Sif( MipiCam_ControlLogic3 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic3_Type _EQU_ 253 254 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic3_GpioPinsEnabled _EQU_ 0 1 2 )" SetupPgPtr="???/MIPI Camera Configuration/Control Logic options/  Initial Value" default="0x00" CurrentVal="0x00" min="0x0" max="0x1" step="0x1"/>
		<!-- GPIO 3 -->
		<knob type="scalar" setupType="numeric" name="MipiCam_ControlLogic3_GpioGroupPadNumber_3" varstoreIndex="00" prompt="  Group Pad Number" description="  Group Pad Number" size="1" offset="0x00ED" depex="Sif( MipiCam_ControlLogic3 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic3_Type _EQU_ 253 254 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic3_GpioPinsEnabled _EQU_ 0 1 2 3 )" SetupPgPtr="???/MIPI Camera Configuration/Control Logic options/  Group Pad Number" default="0x0B" CurrentVal="0x0B" min="0x0" max="0x17" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="MipiCam_ControlLogic3_GpioGroupNumber_3" varstoreIndex="00" prompt="  Group Number" description="  Group Number" size="1" offset="0x00F1" depex="Sif( MipiCam_ControlLogic3 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic3_Type _EQU_ 253 254 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic3_GpioPinsEnabled _EQU_ 0 1 2 3 )" SetupPgPtr="???/MIPI Camera Configuration/Control Logic options/  Group Number" default="0x03" CurrentVal="0x03">
			<options>
				<option text="A" value="0x0"/>
				<option text="B" value="0x1"/>
				<option text="C" value="0x2"/>
				<option text="D" value="0x3"/>
				<option text="E" value="0x4"/>
				<option text="F" value="0x5"/>
				<option text="G" value="0x6"/>
				<option text="H" value="0x7"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="MipiCam_ControlLogic3_GpioFunction_3" varstoreIndex="00" prompt="  Function" description="  Function" size="1" offset="0x00F5" depex="Sif( MipiCam_ControlLogic3 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic3_Type _EQU_ 253 254 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic3_GpioPinsEnabled _EQU_ 0 1 2 3 )" SetupPgPtr="???/MIPI Camera Configuration/Control Logic options/  Function" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Reset" value="0x0"/>
				<option text="Power_En" value="0xB"/>
				<option text="Clock_En" value="0xC"/>
				<option text="pLED_En" value="0xD"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="MipiCam_ControlLogic3_GpioActiveValue_3" varstoreIndex="00" prompt="  Active Value" description="  Active Value" size="1" offset="0x00F9" depex="Sif( MipiCam_ControlLogic3 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic3_Type _EQU_ 253 254 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic3_GpioPinsEnabled _EQU_ 0 1 2 3 )" SetupPgPtr="???/MIPI Camera Configuration/Control Logic options/  Active Value" default="0x01" CurrentVal="0x01" min="0x0" max="0x1" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="MipiCam_ControlLogic3_GpioInitialValue_3" varstoreIndex="00" prompt="  Initial Value" description="  Initial Value" size="1" offset="0x00FD" depex="Sif( MipiCam_ControlLogic3 _EQU_ 0 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic3_Type _EQU_ 253 254 ) _AND_ Sif( _LIST_ MipiCam_ControlLogic3_GpioPinsEnabled _EQU_ 0 1 2 3 )" SetupPgPtr="???/MIPI Camera Configuration/Control Logic options/  Initial Value" default="0x00" CurrentVal="0x00" min="0x0" max="0x1" step="0x1"/>
		<!-- Form: Display setup menu -->
		<!-- Display Configuration -->
		<!-- Form: PCH-IO Configuration -->
		<!-- PCH-IO Configuration -->
		<knob  type="scalar" setupType="oneof" name="PchLan" varstoreIndex="04" prompt="PCH LAN Controller" description="Enable/Disable onboard NIC." size="1" offset="0x0009" depex="Sif( GbeSupportByPch _EQU_ 0 ) _AND_ Sif( GbeAvailable _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCH LAN Controller" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Enabled" value="0x1"/>
				<option text="Disabled" value="0x0"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="LanWakeFromDeepSx" varstoreIndex="04" prompt="LAN Wake From DeepSx" description="Wake from DeepSx by the assertion of LAN_WAKE# pin" size="1" offset="0x0005" depex="Sif( GbeSupportByPch _EQU_ 0 ) _AND_ Sif( PchLan _EQU_ 0 OR GbeAvailable _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/LAN Wake From DeepSx" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Enabled" value="0x1"/>
				<option text="Disabled" value="0x0"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchWakeOnLan" varstoreIndex="04" prompt="  Wake on LAN Enable" description="Enable/Disable integrated LAN to wake the system." size="1" offset="0x000C" depex="Sif( GbeSupportByPch _EQU_ 0 ) _AND_ Sif( PchLan _EQU_ 0 OR GbeAvailable _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/  Wake on LAN Enable" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Enabled" value="0x1"/>
				<option text="Disabled" value="0x0"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="SlpLanLowDc" varstoreIndex="04" prompt="  SLP_LAN# Low on DC Power" description="Enable/Disable SLP_LAN# Low on DC Power." size="1" offset="0x000D" depex="Sif( GbeSupportByPch _EQU_ 0 ) _AND_ Sif( PchLan _EQU_ 0 OR GbeAvailable _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/  SLP_LAN# Low on DC Power" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Enabled" value="0x1"/>
				<option text="Disabled" value="0x0"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="SlpS0WithGBESupport" varstoreIndex="04" prompt="Disqualify GBE Disconnect And ModPhy PG" description="Enable/Disable the Disqualify GBE Disconnect And ModPhy PG bits" size="1" offset="0x06F1" depex="Sif( GbeSupportByPch _EQU_ 0 ) _AND_ Sif( PchLan _EQU_ 0 OR GbeAvailable _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/Disqualify GBE Disconnect And ModPhy PG" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Enabled" value="0x1"/>
				<option text="Disabled" value="0x0"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="EfiNetworkSupport" varstoreIndex="00" prompt="EFI Network" description="Enable/Disable EFI Network support for onboard LAN or WiFi module." size="1" offset="0x0053" depex="Sif( GbeSupportByPch _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/EFI Network" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Onboard NIC" value="0x3"/>
				<option text="WiFi" value="0x2"/>
				<option text="Onboard NIC n WiFi" value="0x1"/>
				<option text="Disabled" value="0x0"/>
			</options>
		</knob>
		<!-- PCH LAN Controller: No GbE Region -->
		<knob  type="scalar" setupType="oneof" name="SensorHubType" varstoreIndex="00" prompt="Sensor Hub Type" description="Choose the Sensor Hub Type, ?None? will Suppress ?I2C Sensor Hub? Setup Option?,?I2C? Will Suppress ?ALS? Setup Option and ?USB? will Suppress Both I2C and ALS." size="1" offset="0x004F" depex="Sif( PlatformFlavor _NEQ_ 0x1 AND PlatformFlavor _NEQ_ 0x5 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/Sensor Hub Type" default="0x00" CurrentVal="0x00">
			<options>
				<option text="None" value="0x0"/>
				<option text="I2C Sensor Hub" value="0x1"/>
				<option text="USB Sensor Hub" value="0x2"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="DeepSxMode" varstoreIndex="04" prompt="DeepSx Power Policies" description="configure the DeepSx Mode configuration." size="1" offset="0x0004" depex="TRUE" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/DeepSx Power Policies" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled in S4-S5/Battery" value="0x3"/>
				<option text="Enabled in S4-S5" value="0x4"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PsOnEnable" varstoreIndex="04" prompt="PS_ON Enable" description="Enable or disable PS_ON ()support a new C10 state from the CPU on desktop SKUs that enables a lower power target that will be required by the California Energy Commission (CEC)." size="1" offset="0x0019" depex="Sif( PlatformFlavor _NEQ_ 0x2 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PS_ON Enable" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Enabled" value="0x1"/>
				<option text="Disabled" value="0x0"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchWakeOnWlan" varstoreIndex="04" prompt="Wake on WLAN and BT Enable" description="Enable/Disable PCI Express Wireless LAN and Bluetooth to wake the system. " size="1" offset="0x000E" depex="TRUE" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/Wake on WLAN and BT Enable" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Enabled" value="0x1"/>
				<option text="Disabled" value="0x0"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchWakeOnWlanDeepSx" varstoreIndex="04" prompt="DeepSx Wake on WLAN and BT Enable" description="Enable/Disable PCI Express Wireless LAN and Bluetooth to wake the system from DeepSx. " size="1" offset="0x000F" depex="Sif( PchWakeOnWlan _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/DeepSx Wake on WLAN and BT Enable" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Enabled" value="0x1"/>
				<option text="Disabled" value="0x0"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="DisableDsxAcPresentPulldown" varstoreIndex="04" prompt="Disable DSX ACPRESENT PullDown" description="Disable PCH internal ACPRESENT PullDown when DeepSx or G3 exit." size="1" offset="0x0006" depex="TRUE" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/Disable DSX ACPRESENT PullDown" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Enabled" value="0x1"/>
				<option text="Disabled" value="0x0"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PxeRom" varstoreIndex="00" prompt="PXE ROM" description="Enable/Disable PXE Option ROM execution." size="1" offset="0x0052" depex="TRUE" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PXE ROM" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Enabled" value="0x1"/>
				<option text="Disabled" value="0x0"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchLpcClockRun" varstoreIndex="04" prompt="CLKRUN# logic" description="Enable the CLKRUN# logic to stop the PCI clocks." size="1" offset="0x0010" depex="TRUE" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/CLKRUN# logic" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchSirqMode" varstoreIndex="04" prompt="Serial IRQ Mode" description="Configure Serial IRQ Mode." size="1" offset="0x001E" depex="TRUE" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/Serial IRQ Mode" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Quiet" value="0x0"/>
				<option text="Continuous" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="StateAfterG3" varstoreIndex="04" prompt="State After G3" description="Specify what state to go to when power is re-applied after a power failure (G3 state)." size="1" offset="0x001B" depex="TRUE" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/State After G3" default="0x00" CurrentVal="0x00">
			<options>
				<option text="S0 State" value="0x0"/>
				<option text="S5 State" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="IchPort80Route" varstoreIndex="04" prompt="Port 80h Redirection" description="Control where the Port 80h cycles are sent." size="1" offset="0x001C" depex="TRUE" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/Port 80h Redirection" default="0x00" CurrentVal="0x00">
			<options>
				<option text="LPC Bus" value="0x0"/>
				<option text="PCIE Bus" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="EnhancePort8xhDecoding" varstoreIndex="04" prompt="Enhance Port 80h LPC Decoding" description="Support the word/dword decoding of port 80h behind LPC" size="1" offset="0x001D" depex="Gif( IchPort80Route _NEQ_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/Enhance Port 80h LPC Decoding" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchCrid" varstoreIndex="04" prompt="Compatible Revision ID" description="Enable/Disable the PCH Compatible Revision ID feature" size="1" offset="0x0015" depex="Gif( PchCridSupport _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/Compatible Revision ID" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchLegacyIoLowLatency" varstoreIndex="04" prompt="Legacy IO Low Latency" description="Set to enable low latency of legacy IO. Some systems require lower IO latency irrespective of power. This is a tradeoff between power and IO latency." size="1" offset="0x06F8" depex="TRUE" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/Legacy IO Low Latency" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchCrossThrottling" varstoreIndex="04" prompt="PCH Cross Throttling" description="Enable/Disable the PCH Cross Throttling feature. Only ULT support this feature." size="1" offset="0x0695" depex="TRUE" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCH Cross Throttling" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchEnergyReport" varstoreIndex="04" prompt="PCH Energy Reporting" description="Enable Energy Report. MUST set it as ENABLED. This is only for test purpose." size="1" offset="0x0011" depex="TRUE" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCH Energy Reporting" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="TestPchPmErDebugMode" varstoreIndex="00" prompt="Energy Reporting Debug Mode" description="Energy Reporting Debug Mode" size="1" offset="0x0982" depex="Sif( PchEnergyReport _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/Energy Reporting Debug Mode" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="EnableTcoTimer" varstoreIndex="04" prompt="Enable TCO Timer" description="Enable/Disable TCO timer. When disabled, it disables PCH ACPI timer, stops TCO timer, and ACPI WDAT table will not be published." size="1" offset="0x0014" depex="TRUE" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/Enable TCO Timer" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PciePllSsc" varstoreIndex="04" prompt="Pcie Pll SSC" description="Pcie Pll SSC percentage.AUTO - Keep hw default, no BIOS override. Range is 0.0%-2.0%." size="1" offset="0x001F" depex="TRUE" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/Pcie Pll SSC" default="0xFF" CurrentVal="0xFF">
			<options>
				<option text="Auto" value="0xFF"/>
				<option text="0.0%" value="0x0"/>
				<option text="0.1%" value="0x1"/>
				<option text="0.2%" value="0x2"/>
				<option text="0.3%" value="0x3"/>
				<option text="0.4%" value="0x4"/>
				<option text="0.5%" value="0x5"/>
				<option text="0.6%" value="0x6"/>
				<option text="0.7%" value="0x7"/>
				<option text="0.8%" value="0x8"/>
				<option text="0.9%" value="0x9"/>
				<option text="1.0%" value="0xA"/>
				<option text="1.1%" value="0xB"/>
				<option text="1.2%" value="0xC"/>
				<option text="1.3%" value="0xD"/>
				<option text="1.4%" value="0xE"/>
				<option text="1.5%" value="0xF"/>
				<option text="1.6%" value="0x10"/>
				<option text="1.7%" value="0x11"/>
				<option text="1.8%" value="0x12"/>
				<option text="1.9%" value="0x13"/>
				<option text="2.0%" value="0x14"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchIoApic24119Entries" varstoreIndex="04" prompt="IOAPIC 24-119 Entries" description="Enables/Disables IOAPIC 24-119 Entries. IRQ24-119 may be used by PCH devices. Disabling those interrupts may cause certain devices failure." size="1" offset="0x0694" depex="Sif( PlatformType _NEQ_ 0x2 AND PlatformFlavor _NEQ_ 0x4 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/IOAPIC 24-119 Entries" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="Enable8254ClockGating" varstoreIndex="04" prompt="Enable 8254 Clock Gate" description="Enables/Disables 8254 clock gate in early phase. Set 8254CGE is necessary for SLP_S0 support. Platform is albe to disable this policy and set 8254CGE in late phase." size="1" offset="0x06F3" depex="Sif( LowPowerS0Idle _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/Enable 8254 Clock Gate" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
				<option text="Enabled In Runtime and S3 Resume" value="0x2"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchSidebandLock" varstoreIndex="04" prompt="Lock PCH Sideband Access" description="Lock PCH Sideband access, include SideBand PortID mask for certain end point (e.g. PSFx). The option is invalid if POSTBOOT SAI is set." size="1" offset="0x06E9" depex="Sif( TestSkipPostBootSai _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/Lock PCH Sideband Access" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="FprrEnable" varstoreIndex="04" prompt="Flash Protection Range Registers (FPRR)" description="Enable Flash Protection Range Registers" size="1" offset="0x06EA" depex="TRUE" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/Flash Protection Range Registers (FPRR)" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="SmbusSpdWriteDisable" varstoreIndex="04" prompt="SPD Write Disable" description="Enable/Disable setting SPD Write Disable. For security recommendations, SPD write disable bit must be set." size="1" offset="0x06E8" depex="TRUE" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SPD Write Disable" default="0x01" CurrentVal="0x01">
			<options>
				<option text="TRUE" value="0x1"/>
				<option text="FALSE" value="0x0"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchEspiLgmrEnable" varstoreIndex="04" prompt="LGMR" description="64KB memory block for LGMR (LPC Memory Range Decode)" size="1" offset="0x06E7" depex="TRUE" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/LGMR" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Enabled" value="0x1"/>
				<option text="Disabled" value="0x0"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="TetonGlacierMode" varstoreIndex="04" prompt="Teton Glacier Mode" description="Select Teton Glacier Mode" size="1" offset="0x06F7" depex="TRUE" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/Teton Glacier Mode" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Dynamic Configuration for Teton Glacier Enable" value="0x2"/>
				<option text="Disabled" value="0x0"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="RstDriverSelect" varstoreIndex="04" prompt="RST Driver Select" description="Force locked/unlocked RST Pre-OS Driver to load" size="1" offset="0x06F6" depex="TRUE" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/RST Driver Select" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Auto" value="0x0"/>
				<option text="Force Locked RST" value="0x1"/>
				<option text="Force Unlocked RST" value="0x2"/>
			</options>
		</knob>
		<!-- Form: PCI Express Configuration -->
		<!-- PCI Express Configuration -->
		<knob  type="scalar" setupType="oneof" name="PcieClockGatingDisabled" varstoreIndex="04" prompt="PCI Express Clock Gating" description="PCI Express Clock Gating Enable/Disable for each root port." size="1" offset="0x00D0" depex="TRUE" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Clock Gating" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x1"/>
				<option text="Enabled" value="0x0"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchDmiAspm" varstoreIndex="04" prompt="DMI Link ASPM Control" description="The control of Active State Power Management of the DMI Link." size="1" offset="0x050E" depex="TRUE" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/DMI Link ASPM Control" default="0x04" CurrentVal="0x04">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="L0s" value="0x1"/>
				<option text="L1" value="0x2"/>
				<option text="L0sL1" value="0x3"/>
				<option text="Auto" value="0x4"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchDelayEnDmiAspm" varstoreIndex="04" prompt="Delay Enable DMI ASPM" description="Enable DMI ASPM after booting to OS." size="1" offset="0x050F" depex="TRUE" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/Delay Enable DMI ASPM" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Platform-POR" value="0x0"/>
				<option text="Enabled" value="0x1"/>
				<option text="Disabled" value="0x2"/>
			</options>
		</knob>
		<!-- PCIE Port assigned to LAN: 5 -->
		<knob  type="scalar" setupType="oneof" name="PcieRootPort8xhDecode" varstoreIndex="04" prompt="Port8xh Decode" description="PCI Express Port8xh Decode Enable/Disable." size="1" offset="0x00D1" depex="TRUE" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/Port8xh Decode" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="Pcie8xhDecodePortIndex" varstoreIndex="04" prompt="  Port8xh Decode Port#" description="Select PCI Express Port8xh Decode Root Port. User to ensure port availability" size="1" offset="0x00D2" depex="Sif( PcieRootPort8xhDecode _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/  Port8xh Decode Port#" default="0x00" CurrentVal="0x00" min="0x0" max="0x17" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortPeerMemoryWriteEnable" varstoreIndex="04" prompt="Peer Memory Write Enable" description="Peer Memory Write Enable/Disable" size="1" offset="0x00D3" depex="TRUE" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/Peer Memory Write Enable" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieComplianceTestMode" varstoreIndex="04" prompt="Compliance Test Mode" description="Enable when using Compliance Load Board" size="1" offset="0x00D4" depex="TRUE" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/Compliance Test Mode" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieUsbGlitchWa" varstoreIndex="04" prompt="PCIe-USB Glitch W/A" description="PCIe-USB Glitch W/A for bad USB device(s) connected behind PCIE/PEG Port." size="1" offset="0x00D5" depex="TRUE" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCIe-USB Glitch W/A" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="RpFunctionSwap" varstoreIndex="04" prompt="PCIe function swap" description="When Disabled, prevents PCIE rootport function swap. If any function other than 0th is enabled, 0th will become visible." size="1" offset="0x03C6" depex="TRUE" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCIe function swap" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<!-- PCI Express Root Port 1: Not present in this SKU -->
		<!-- PCI Express Root Port 1: Shadowed by x2/x4 port -->
		<!-- PCI Express Root Port 1: Lane configured as USB/SATA -->
		<!-- PCI Express Root Port 1: Reserved for ethernet -->
		<!-- PCI Express Root Port 2: Not present in this SKU -->
		<!-- PCI Express Root Port 2: Shadowed by x2/x4 port -->
		<!-- PCI Express Root Port 2: Lane configured as USB/SATA -->
		<!-- PCI Express Root Port 2: Reserved for ethernet -->
		<!-- PCI Express Root Port 3: Not present in this SKU -->
		<!-- PCI Express Root Port 3: Shadowed by x2/x4 port -->
		<!-- PCI Express Root Port 3: Lane configured as USB/SATA -->
		<!-- PCI Express Root Port 3: Reserved for ethernet -->
		<!-- PCI Express Root Port 4: Not present in this SKU -->
		<!-- PCI Express Root Port 4: Shadowed by x2/x4 port -->
		<!-- PCI Express Root Port 4: Lane configured as USB/SATA -->
		<!-- PCI Express Root Port 4: Reserved for ethernet -->
		<!-- PCI Express Root Port 5: Not present in this SKU -->
		<!-- PCI Express Root Port 5: Shadowed by x2/x4 port -->
		<!-- PCI Express Root Port 5: Lane configured as USB/SATA -->
		<!-- PCI Express Root Port 5: Reserved for ethernet -->
		<!-- PCI Express Root Port 6: Not present in this SKU -->
		<!-- PCI Express Root Port 6: Shadowed by x2/x4 port -->
		<!-- PCI Express Root Port 6: Lane configured as USB/SATA -->
		<!-- PCI Express Root Port 6: Reserved for ethernet -->
		<!-- PCI Express Root Port 7: Not present in this SKU -->
		<!-- PCI Express Root Port 7: Shadowed by x2/x4 port -->
		<!-- PCI Express Root Port 7: Lane configured as USB/SATA -->
		<!-- PCI Express Root Port 7: Reserved for ethernet -->
		<!-- PCI Express Root Port 8: Not present in this SKU -->
		<!-- PCI Express Root Port 8: Shadowed by x2/x4 port -->
		<!-- PCI Express Root Port 8: Lane configured as USB/SATA -->
		<!-- PCI Express Root Port 8: Reserved for ethernet -->
		<!-- PCI Express Root Port 9: Not present in this SKU -->
		<!-- PCI Express Root Port 9: Shadowed by x2/x4 port -->
		<!-- PCI Express Root Port 9: Lane configured as USB/SATA -->
		<!-- PCI Express Root Port 9: Reserved for ethernet -->
		<!-- PCI Express Root Port 10: Not present in this SKU -->
		<!-- PCI Express Root Port 10: Shadowed by x2/x4 port -->
		<!-- PCI Express Root Port 10: Lane configured as USB/SATA -->
		<!-- PCI Express Root Port 10: Reserved for ethernet -->
		<!-- PCI Express Root Port 11: Not present in this SKU -->
		<!-- PCI Express Root Port 11: Shadowed by x2/x4 port -->
		<!-- PCI Express Root Port 11: Lane configured as USB/SATA -->
		<!-- PCI Express Root Port 11: Reserved for ethernet -->
		<!-- PCI Express Root Port 12: Not present in this SKU -->
		<!-- PCI Express Root Port 12: Shadowed by x2/x4 port -->
		<!-- PCI Express Root Port 12: Lane configured as USB/SATA -->
		<!-- PCI Express Root Port 12: Reserved for ethernet -->
		<!-- PCI Express Root Port 13: Not present in this SKU -->
		<!-- PCI Express Root Port 13: Shadowed by x2/x4 port -->
		<!-- PCI Express Root Port 13: Lane configured as USB/SATA -->
		<!-- PCI Express Root Port 13: Reserved for ethernet -->
		<!-- PCI Express Root Port 14: Not present in this SKU -->
		<!-- PCI Express Root Port 14: Shadowed by x2/x4 port -->
		<!-- PCI Express Root Port 14: Lane configured as USB/SATA -->
		<!-- PCI Express Root Port 14: Reserved for ethernet -->
		<!-- PCI Express Root Port 15: Not present in this SKU -->
		<!-- PCI Express Root Port 15: Shadowed by x2/x4 port -->
		<!-- PCI Express Root Port 15: Lane configured as USB/SATA -->
		<!-- PCI Express Root Port 15: Reserved for ethernet -->
		<!-- PCI Express Root Port 16: Not present in this SKU -->
		<!-- PCI Express Root Port 16: Shadowed by x2/x4 port -->
		<!-- PCI Express Root Port 16: Lane configured as USB/SATA -->
		<!-- PCI Express Root Port 16: Reserved for ethernet -->
		<!-- PCI Express Root Port 17: Not present in this SKU -->
		<!-- PCI Express Root Port 17: Shadowed by x2/x4 port -->
		<!-- PCI Express Root Port 17: Lane configured as USB/SATA -->
		<!-- PCI Express Root Port 17: Reserved for ethernet -->
		<!-- PCI Express Root Port 18: Not present in this SKU -->
		<!-- PCI Express Root Port 18: Shadowed by x2/x4 port -->
		<!-- PCI Express Root Port 18: Lane configured as USB/SATA -->
		<!-- PCI Express Root Port 18: Reserved for ethernet -->
		<!-- PCI Express Root Port 19: Not present in this SKU -->
		<!-- PCI Express Root Port 19: Shadowed by x2/x4 port -->
		<!-- PCI Express Root Port 19: Lane configured as USB/SATA -->
		<!-- PCI Express Root Port 19: Reserved for ethernet -->
		<!-- PCI Express Root Port 20: Not present in this SKU -->
		<!-- PCI Express Root Port 20: Shadowed by x2/x4 port -->
		<!-- PCI Express Root Port 20: Lane configured as USB/SATA -->
		<!-- PCI Express Root Port 20: Reserved for ethernet -->
		<!-- PCI Express Root Port 21: Not present in this SKU -->
		<!-- PCI Express Root Port 21: Shadowed by x2/x4 port -->
		<!-- PCI Express Root Port 21: Lane configured as USB/SATA -->
		<!-- PCI Express Root Port 21: Reserved for ethernet -->
		<!-- PCI Express Root Port 22: Not present in this SKU -->
		<!-- PCI Express Root Port 22: Shadowed by x2/x4 port -->
		<!-- PCI Express Root Port 22: Lane configured as USB/SATA -->
		<!-- PCI Express Root Port 22: Reserved for ethernet -->
		<!-- PCI Express Root Port 23: Not present in this SKU -->
		<!-- PCI Express Root Port 23: Shadowed by x2/x4 port -->
		<!-- PCI Express Root Port 23: Lane configured as USB/SATA -->
		<!-- PCI Express Root Port 23: Reserved for ethernet -->
		<!-- PCI Express Root Port 24: Not present in this SKU -->
		<!-- PCI Express Root Port 24: Shadowed by x2/x4 port -->
		<!-- PCI Express Root Port 24: Lane configured as USB/SATA -->
		<!-- PCI Express Root Port 24: Reserved for ethernet -->
		<!-- Form: IMR Configuration -->
		<knob  type="scalar" setupType="oneof" name="PcieImrEnable" varstoreIndex="04" prompt="PCIe IMR" description="Enable/Disable PCIe IMR" size="1" offset="0x0402" depex="TRUE" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/IMR Configuration/PCIe IMR" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="PcieImrSize" varstoreIndex="04" prompt="PCIe IMR Size" description="PCIe Reserved Memory Size to be requested in MB.  Maximum value of 1024 MB" size="2" offset="0x0403" depex="Sif( PcieImrEnable _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/IMR Configuration/PCIe IMR Size" default="0x0000" CurrentVal="0x0000" min="0x0" max="0x400" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="Nvar4_ImrRpSelection" varstoreIndex="04" prompt="RP index for IMR" description="Selects which root port will be associated with IMR" size="1" offset="0x0405" depex="Sif( PcieImrEnable _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/IMR Configuration/RP index for IMR" default="0x01" CurrentVal="0x01" min="0x1" max="0x18" step="0x1"/>
		<!-- Form: USB Configuration -->
		<!-- USB Configuration -->
		<knob  type="scalar" setupType="oneof" name="EnableComplianceMode" varstoreIndex="04" prompt="XHCI Compliance Mode" description="Option to enable Compliance Mode. Default is to disable Compliance Mode. Change to enabled for Compliance Mode testing." size="1" offset="0x003E" depex="TRUE" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/USB Configuration/XHCI Compliance Mode" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchXdciSupport" varstoreIndex="04" prompt="xDCI Support" description="Enable/Disable xDCI (USB OTG Device)." size="1" offset="0x0042" depex="TRUE" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/USB Configuration/xDCI Support" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchUsb2SusWellPgEnable" varstoreIndex="04" prompt="USB2 PHY Sus Well Power Gating" description="Select ?Enabled? to enable SUS Well PG for USB2 PHY. This option has no effect on PCH-H" size="1" offset="0x06F2" depex="TRUE" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/USB Configuration/USB2 PHY Sus Well Power Gating" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchUsbOverCurrentEnable" varstoreIndex="04" prompt="USB Overcurrent" description="Select ?Disabled? for pin-based debug. If pin-based debug is enabled but USB overcurrent is not disabled, USB DbC does not work." size="1" offset="0x003F" depex="TRUE" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/USB Configuration/USB Overcurrent" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchXhciOcLock" varstoreIndex="04" prompt="USB Overcurrent Lock" description="Select ?Enabled? if Overcurrent functionality is used. Enabling this will make xHCI controller consume the Overcurrent mapping data" size="1" offset="0x0040" depex="TRUE" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/USB Configuration/USB Overcurrent Lock" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchUsbPortDisable" varstoreIndex="04" prompt="USB Port Disable Override" description="Selectively Enable/Disable the corresponding USB port from reporting a Device Connection to the controller." size="1" offset="0x0023" depex="TRUE" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/USB Configuration/USB Port Disable Override" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disable" value="0x0"/>
				<option text="Select Per-Pin" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchUsbSsPort_0" varstoreIndex="04" prompt="USB SS Physical Connector #0" description="Enable/Disable this USB Physical Connector (physical port).  Once disabled, any USB devices plug into the connector will not be detected by BIOS or OS." size="1" offset="0x0034" depex="Sif( PchUsbPortDisable _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/USB Configuration/USB SS Physical Connector #0" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchUsbSsPort_1" varstoreIndex="04" prompt="USB SS Physical Connector #1" description="Enable/Disable this USB Physical Connector (physical port).  Once disabled, any USB devices plug into the connector will not be detected by BIOS or OS." size="1" offset="0x0035" depex="Sif( PchUsbPortDisable _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/USB Configuration/USB SS Physical Connector #1" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchUsbSsPort_2" varstoreIndex="04" prompt="USB SS Physical Connector #2" description="Enable/Disable this USB Physical Connector (physical port).  Once disabled, any USB devices plug into the connector will not be detected by BIOS or OS." size="1" offset="0x0036" depex="Sif( PchUsbPortDisable _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/USB Configuration/USB SS Physical Connector #2" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchUsbSsPort_3" varstoreIndex="04" prompt="USB SS Physical Connector #3" description="Enable/Disable this USB Physical Connector (physical port).  Once disabled, any USB devices plug into the connector will not be detected by BIOS or OS." size="1" offset="0x0037" depex="Sif( PchUsbPortDisable _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/USB Configuration/USB SS Physical Connector #3" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchUsbSsPort_4" varstoreIndex="04" prompt="USB SS Physical Connector #4" description="Enable/Disable this USB Physical Connector (physical port).  Once disabled, any USB devices plug into the connector will not be detected by BIOS or OS." size="1" offset="0x0038" depex="Sif( PchUsbPortDisable _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/USB Configuration/USB SS Physical Connector #4" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchUsbSsPort_5" varstoreIndex="04" prompt="USB SS Physical Connector #5" description="Enable/Disable this USB Physical Connector (physical port).  Once disabled, any USB devices plug into the connector will not be detected by BIOS or OS." size="1" offset="0x0039" depex="Sif( PchUsbPortDisable _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/USB Configuration/USB SS Physical Connector #5" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchUsbSsPort_6" varstoreIndex="04" prompt="USB SS Physical Connector #6" description="Enable/Disable this USB Physical Connector (physical port).  Once disabled, any USB devices plug into the connector will not be detected by BIOS or OS." size="1" offset="0x003A" depex="Sif( PchUsbPortDisable _EQU_ 0x0 ) _AND_ Sif( PlatformType _NEQ_ 0x1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/USB Configuration/USB SS Physical Connector #6" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchUsbSsPort_7" varstoreIndex="04" prompt="USB SS Physical Connector #7" description="Enable/Disable this USB Physical Connector (physical port).  Once disabled, any USB devices plug into the connector will not be detected by BIOS or OS." size="1" offset="0x003B" depex="Sif( PchUsbPortDisable _EQU_ 0x0 ) _AND_ Sif( PlatformType _NEQ_ 0x1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/USB Configuration/USB SS Physical Connector #7" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchUsbSsPort_8" varstoreIndex="04" prompt="USB SS Physical Connector #8" description="Enable/Disable this USB Physical Connector (physical port).  Once disabled, any USB devices plug into the connector will not be detected by BIOS or OS." size="1" offset="0x003C" depex="Sif( PchUsbPortDisable _EQU_ 0x0 ) _AND_ Sif( PlatformType _NEQ_ 0x1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/USB Configuration/USB SS Physical Connector #8" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchUsbSsPort_9" varstoreIndex="04" prompt="USB SS Physical Connector #9" description="Enable/Disable this USB Physical Connector (physical port).  Once disabled, any USB devices plug into the connector will not be detected by BIOS or OS." size="1" offset="0x003D" depex="Sif( PchUsbPortDisable _EQU_ 0x0 ) _AND_ Sif( PlatformType _NEQ_ 0x1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/USB Configuration/USB SS Physical Connector #9" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchUsbHsPort_0" varstoreIndex="04" prompt="USB HS Physical Connector #0" description="Enable/Disable this USB Physical Connector (physical port).  Once disabled, any USB devices plug into the connector will not be detected by BIOS or OS." size="1" offset="0x0024" depex="Sif( PchUsbPortDisable _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/USB Configuration/USB HS Physical Connector #0" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchUsbHsPort_1" varstoreIndex="04" prompt="USB HS Physical Connector #1" description="Enable/Disable this USB Physical Connector (physical port).  Once disabled, any USB devices plug into the connector will not be detected by BIOS or OS." size="1" offset="0x0025" depex="Sif( PchUsbPortDisable _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/USB Configuration/USB HS Physical Connector #1" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchUsbHsPort_2" varstoreIndex="04" prompt="USB HS Physical Connector #2" description="Enable/Disable this USB Physical Connector (physical port).  Once disabled, any USB devices plug into the connector will not be detected by BIOS or OS." size="1" offset="0x0026" depex="Sif( PchUsbPortDisable _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/USB Configuration/USB HS Physical Connector #2" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchUsbHsPort_3" varstoreIndex="04" prompt="USB HS Physical Connector #3" description="Enable/Disable this USB Physical Connector (physical port).  Once disabled, any USB devices plug into the connector will not be detected by BIOS or OS." size="1" offset="0x0027" depex="Sif( PchUsbPortDisable _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/USB Configuration/USB HS Physical Connector #3" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchUsbHsPort_4" varstoreIndex="04" prompt="USB HS Physical Connector #4" description="Enable/Disable this USB Physical Connector (physical port).  Once disabled, any USB devices plug into the connector will not be detected by BIOS or OS." size="1" offset="0x0028" depex="Sif( PchUsbPortDisable _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/USB Configuration/USB HS Physical Connector #4" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchUsbHsPort_5" varstoreIndex="04" prompt="USB HS Physical Connector #5" description="Enable/Disable this USB Physical Connector (physical port).  Once disabled, any USB devices plug into the connector will not be detected by BIOS or OS." size="1" offset="0x0029" depex="Sif( PchUsbPortDisable _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/USB Configuration/USB HS Physical Connector #5" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchUsbHsPort_6" varstoreIndex="04" prompt="USB HS Physical Connector #6" description="Enable/Disable this USB Physical Connector (physical port).  Once disabled, any USB devices plug into the connector will not be detected by BIOS or OS." size="1" offset="0x002A" depex="Sif( PchUsbPortDisable _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/USB Configuration/USB HS Physical Connector #6" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchUsbHsPort_7" varstoreIndex="04" prompt="USB HS Physical Connector #7" description="Enable/Disable this USB Physical Connector (physical port).  Once disabled, any USB devices plug into the connector will not be detected by BIOS or OS." size="1" offset="0x002B" depex="Sif( PchUsbPortDisable _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/USB Configuration/USB HS Physical Connector #7" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchUsbHsPort_8" varstoreIndex="04" prompt="USB HS Physical Connector #8" description="Enable/Disable this USB Physical Connector (physical port).  Once disabled, any USB devices plug into the connector will not be detected by BIOS or OS." size="1" offset="0x002C" depex="Sif( PchUsbPortDisable _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/USB Configuration/USB HS Physical Connector #8" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchUsbHsPort_9" varstoreIndex="04" prompt="USB HS Physical Connector #9" description="Enable/Disable this USB Physical Connector (physical port).  Once disabled, any USB devices plug into the connector will not be detected by BIOS or OS." size="1" offset="0x002D" depex="Sif( PchUsbPortDisable _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/USB Configuration/USB HS Physical Connector #9" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchUsbHsPort_10" varstoreIndex="04" prompt="USB HS Physical Connector #10" description="Enable/Disable this USB Physical Connector (physical port).  Once disabled, any USB devices plug into the connector will not be detected by BIOS or OS." size="1" offset="0x002E" depex="Sif( PchUsbPortDisable _EQU_ 0x0 ) _AND_ Sif( PlatformType _NEQ_ 0x1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/USB Configuration/USB HS Physical Connector #10" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchUsbHsPort_11" varstoreIndex="04" prompt="USB HS Physical Connector #11" description="Enable/Disable this USB Physical Connector (physical port).  Once disabled, any USB devices plug into the connector will not be detected by BIOS or OS." size="1" offset="0x002F" depex="Sif( PchUsbPortDisable _EQU_ 0x0 ) _AND_ Sif( PlatformType _NEQ_ 0x1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/USB Configuration/USB HS Physical Connector #11" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchUsbHsPort_12" varstoreIndex="04" prompt="USB HS Physical Connector #12" description="Enable/Disable this USB Physical Connector (physical port).  Once disabled, any USB devices plug into the connector will not be detected by BIOS or OS." size="1" offset="0x0030" depex="Sif( PchUsbPortDisable _EQU_ 0x0 ) _AND_ Sif( PlatformType _NEQ_ 0x1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/USB Configuration/USB HS Physical Connector #12" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchUsbHsPort_13" varstoreIndex="04" prompt="USB HS Physical Connector #13" description="Enable/Disable this USB Physical Connector (physical port).  Once disabled, any USB devices plug into the connector will not be detected by BIOS or OS." size="1" offset="0x0031" depex="Sif( PchUsbPortDisable _EQU_ 0x0 ) _AND_ Sif( PlatformType _NEQ_ 0x1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/USB Configuration/USB HS Physical Connector #13" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="UsbSensorHub" varstoreIndex="00" prompt="USB Sensor Hub" description="USB Sensor Hub enable/disable" size="1" offset="0x0055" depex="Sif( SensorHubType _NEQ_ 2 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/USB Configuration/USB Sensor Hub" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Enabled" value="0x1"/>
				<option text="Disabled" value="0x0"/>
			</options>
		</knob>
		<!-- Form: USB Test Options -->
		<!-- USB Test Options -->
		<knob  type="scalar" setupType="oneof" name="TestXhciEnabled" varstoreIndex="00" prompt="XHCI Controller" description="Remark!!! XHCI Controller can be disabled only for debugging process!!!" size="1" offset="0x079D" depex="Sif( FirmwareConfiguration _NEQ_ 5 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/USB Configuration/USB Test Options/XHCI Controller" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Platform-POR" value="0x0"/>
				<option text="Enabled" value="0x1"/>
				<option text="Disabled" value="0x2"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="UsbModifyOsc" varstoreIndex="00" prompt="Modify _OSC method" description="Modifies _OSC method of PCI0 device in ACPI tables. Normal - don?t do anything; wrong - break _OSC method so that it returns error when called." size="1" offset="0x076B" depex="Sif( FirmwareConfiguration _NEQ_ 5 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/USB Configuration/USB Test Options/Modify _OSC method" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Normal" value="0x0"/>
				<option text="Wrong" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="UsbModifyPldUpc" varstoreIndex="00" prompt="Modify _PLD/_UPC objects" description="Modifies _PLD/_UPC objects of USB devices in ACPI tables. Normal - don?t do anything; Invisible - set Visible to 0; NotConnected - set Connectable to 0." size="1" offset="0x076C" depex="Sif( FirmwareConfiguration _NEQ_ 5 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/USB Configuration/USB Test Options/Modify _PLD/_UPC objects" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Normal" value="0x0"/>
				<option text="Invisible" value="0x1"/>
				<option text="Not Connectable" value="0x2"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="Hsp1ConnectorLocation" varstoreIndex="00" prompt="HSP1 position" description="Change HSP port?s position as reported by ACPI to OS. Different positions mean this HSP port will be paired with different SSP Ports" size="1" offset="0x076D" depex="Sif( FirmwareConfiguration _NEQ_ 5 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/USB Configuration/USB Test Options/HSP1 position" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Connector1 (SSP1)" value="0x0"/>
				<option text="Connector2 (SSP2)" value="0x1"/>
				<option text="Connector3 (SSP3)" value="0x2"/>
				<option text="Connector4 (SSP4)" value="0x3"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="Hsp2ConnectorLocation" varstoreIndex="00" prompt="HSP2 position" description="Change HSP port?s position as reported by ACPI to OS. Different positions mean this HSP port will be paired with different SSP Ports" size="1" offset="0x076E" depex="Sif( FirmwareConfiguration _NEQ_ 5 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/USB Configuration/USB Test Options/HSP2 position" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Connector1 (SSP1)" value="0x0"/>
				<option text="Connector2 (SSP2)" value="0x1"/>
				<option text="Connector3 (SSP3)" value="0x2"/>
				<option text="Connector4 (SSP4)" value="0x3"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="Hsp3ConnectorLocation" varstoreIndex="00" prompt="HSP3 position" description="Change HSP port?s position as reported by ACPI to OS. Different positions mean this HSP port will be paired with different SSP Ports" size="1" offset="0x076F" depex="Sif( FirmwareConfiguration _NEQ_ 5 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/USB Configuration/USB Test Options/HSP3 position" default="0x02" CurrentVal="0x02">
			<options>
				<option text="Connector1 (SSP1)" value="0x0"/>
				<option text="Connector2 (SSP2)" value="0x1"/>
				<option text="Connector3 (SSP3)" value="0x2"/>
				<option text="Connector4 (SSP4)" value="0x3"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="Hsp4ConnectorLocation" varstoreIndex="00" prompt="HSP4 position" description="Change HSP port?s position as reported by ACPI to OS. Different positions mean this HSP port will be paired with different SSP Ports" size="1" offset="0x0770" depex="Sif( FirmwareConfiguration _NEQ_ 5 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/USB Configuration/USB Test Options/HSP4 position" default="0x03" CurrentVal="0x03">
			<options>
				<option text="Connector1 (SSP1)" value="0x0"/>
				<option text="Connector2 (SSP2)" value="0x1"/>
				<option text="Connector3 (SSP3)" value="0x2"/>
				<option text="Connector4 (SSP4)" value="0x3"/>
			</options>
		</knob>
		<!-- Form: USB EP Type Port Lock -->
		<knob  type="scalar" setupType="oneof" name="TestUsbEPTypeLockPolicy_0" varstoreIndex="00" prompt="USB EP Type Port Lock" description="Enable/Disable USB Endpoint (EP) Type Lock Policy" size="1" offset="0x0771" depex="Sif( FirmwareConfiguration _NEQ_ 5 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/USB Configuration/USB Test Options/USB EP Type Port Lock/USB EP Type Port Lock" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Platform-POR" value="0x0"/>
				<option text="Enabled" value="0x1"/>
				<option text="Disabled" value="0x2"/>
			</options>
		</knob>
		<!-- USB Port Lock Policy 1 -->
		<knob  type="scalar" setupType="oneof" name="TestUsbEPTypeLockPolicy_1" varstoreIndex="00" prompt="Isoch OUT" description="Allow/Disallow Isochronous OUT Endpoint (EP) Type" size="1" offset="0x0772" depex="Sif( FirmwareConfiguration _NEQ_ 5 ) _AND_ Sif( TestUsbEPTypeLockPolicy_0 _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/USB Configuration/USB Test Options/USB EP Type Port Lock/Isoch OUT" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Platform-POR" value="0x0"/>
				<option text="Enabled" value="0x1"/>
				<option text="Disabled" value="0x2"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="TestUsbEPTypeLockPolicy_5" varstoreIndex="00" prompt="Isoch IN" description="Allow/Disallow Isochronous IN Endpoint (EP) Type" size="1" offset="0x0776" depex="Sif( FirmwareConfiguration _NEQ_ 5 ) _AND_ Sif( TestUsbEPTypeLockPolicy_0 _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/USB Configuration/USB Test Options/USB EP Type Port Lock/Isoch IN" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Platform-POR" value="0x0"/>
				<option text="Enabled" value="0x1"/>
				<option text="Disabled" value="0x2"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="TestUsbEPTypeLockPolicy_2" varstoreIndex="00" prompt="Bulk OUT" description="Allow/Disallow Bulk OUT Endpoint (EP) Type" size="1" offset="0x0773" depex="Sif( FirmwareConfiguration _NEQ_ 5 ) _AND_ Sif( TestUsbEPTypeLockPolicy_0 _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/USB Configuration/USB Test Options/USB EP Type Port Lock/Bulk OUT" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Platform-POR" value="0x0"/>
				<option text="Enabled" value="0x1"/>
				<option text="Disabled" value="0x2"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="TestUsbEPTypeLockPolicy_6" varstoreIndex="00" prompt="Bulk IN" description="Allow/Disallow Bulk IN Endpoint (EP) Type" size="1" offset="0x0777" depex="Sif( FirmwareConfiguration _NEQ_ 5 ) _AND_ Sif( TestUsbEPTypeLockPolicy_0 _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/USB Configuration/USB Test Options/USB EP Type Port Lock/Bulk IN" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Platform-POR" value="0x0"/>
				<option text="Enabled" value="0x1"/>
				<option text="Disabled" value="0x2"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="TestUsbEPTypeLockPolicy_3" varstoreIndex="00" prompt="Intr OUT" description="Allow/Disallow Interrupt OUT Endpoint (EP) Type" size="1" offset="0x0774" depex="Sif( FirmwareConfiguration _NEQ_ 5 ) _AND_ Sif( TestUsbEPTypeLockPolicy_0 _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/USB Configuration/USB Test Options/USB EP Type Port Lock/Intr OUT" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Platform-POR" value="0x0"/>
				<option text="Enabled" value="0x1"/>
				<option text="Disabled" value="0x2"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="TestUsbEPTypeLockPolicy_7" varstoreIndex="00" prompt="Intr IN" description="Allow/Disallow Interrupt IN Endpoint (EP) Type" size="1" offset="0x0778" depex="Sif( FirmwareConfiguration _NEQ_ 5 ) _AND_ Sif( TestUsbEPTypeLockPolicy_0 _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/USB Configuration/USB Test Options/USB EP Type Port Lock/Intr IN" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Platform-POR" value="0x0"/>
				<option text="Enabled" value="0x1"/>
				<option text="Disabled" value="0x2"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="TestUsbEPTypeLockPolicy_4" varstoreIndex="00" prompt="Ctrl" description="Allow/Disallow Control Endpoint (EP) Type" size="1" offset="0x0775" depex="Sif( FirmwareConfiguration _NEQ_ 5 ) _AND_ Sif( TestUsbEPTypeLockPolicy_0 _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/USB Configuration/USB Test Options/USB EP Type Port Lock/Ctrl" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Platform-POR" value="0x0"/>
				<option text="Enabled" value="0x1"/>
				<option text="Disabled" value="0x2"/>
			</options>
		</knob>
		<!-- USB Port Lock Policy 2 -->
		<knob  type="scalar" setupType="oneof" name="TestUsbEPTypeLockPolicy_9" varstoreIndex="00" prompt="Isoch OUT" description="Allow/Disallow Isochronous OUT Endpoint (EP) Type" size="1" offset="0x077A" depex="Sif( FirmwareConfiguration _NEQ_ 5 ) _AND_ Sif( TestUsbEPTypeLockPolicy_0 _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/USB Configuration/USB Test Options/USB EP Type Port Lock/Isoch OUT" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Platform-POR" value="0x0"/>
				<option text="Enabled" value="0x1"/>
				<option text="Disabled" value="0x2"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="TestUsbEPTypeLockPolicy_13" varstoreIndex="00" prompt="Isoch IN" description="Allow/Disallow Isochronous IN Endpoint (EP) Type" size="1" offset="0x077E" depex="Sif( FirmwareConfiguration _NEQ_ 5 ) _AND_ Sif( TestUsbEPTypeLockPolicy_0 _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/USB Configuration/USB Test Options/USB EP Type Port Lock/Isoch IN" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Platform-POR" value="0x0"/>
				<option text="Enabled" value="0x1"/>
				<option text="Disabled" value="0x2"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="TestUsbEPTypeLockPolicy_10" varstoreIndex="00" prompt="Bulk OUT" description="Allow/Disallow Bulk OUT Endpoint (EP) Type" size="1" offset="0x077B" depex="Sif( FirmwareConfiguration _NEQ_ 5 ) _AND_ Sif( TestUsbEPTypeLockPolicy_0 _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/USB Configuration/USB Test Options/USB EP Type Port Lock/Bulk OUT" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Platform-POR" value="0x0"/>
				<option text="Enabled" value="0x1"/>
				<option text="Disabled" value="0x2"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="TestUsbEPTypeLockPolicy_14" varstoreIndex="00" prompt="Bulk IN" description="Allow/Disallow Bulk IN Endpoint (EP) Type" size="1" offset="0x077F" depex="Sif( FirmwareConfiguration _NEQ_ 5 ) _AND_ Sif( TestUsbEPTypeLockPolicy_0 _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/USB Configuration/USB Test Options/USB EP Type Port Lock/Bulk IN" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Platform-POR" value="0x0"/>
				<option text="Enabled" value="0x1"/>
				<option text="Disabled" value="0x2"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="TestUsbEPTypeLockPolicy_11" varstoreIndex="00" prompt="Intr OUT" description="Allow/Disallow Interrupt OUT Endpoint (EP) Type" size="1" offset="0x077C" depex="Sif( FirmwareConfiguration _NEQ_ 5 ) _AND_ Sif( TestUsbEPTypeLockPolicy_0 _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/USB Configuration/USB Test Options/USB EP Type Port Lock/Intr OUT" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Platform-POR" value="0x0"/>
				<option text="Enabled" value="0x1"/>
				<option text="Disabled" value="0x2"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="TestUsbEPTypeLockPolicy_15" varstoreIndex="00" prompt="Intr IN" description="Allow/Disallow Interrupt IN Endpoint (EP) Type" size="1" offset="0x0780" depex="Sif( FirmwareConfiguration _NEQ_ 5 ) _AND_ Sif( TestUsbEPTypeLockPolicy_0 _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/USB Configuration/USB Test Options/USB EP Type Port Lock/Intr IN" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Platform-POR" value="0x0"/>
				<option text="Enabled" value="0x1"/>
				<option text="Disabled" value="0x2"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="TestUsbEPTypeLockPolicy_12" varstoreIndex="00" prompt="Ctrl" description="Allow/Disallow Control Endpoint (EP) Type" size="1" offset="0x077D" depex="Sif( FirmwareConfiguration _NEQ_ 5 ) _AND_ Sif( TestUsbEPTypeLockPolicy_0 _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/USB Configuration/USB Test Options/USB EP Type Port Lock/Ctrl" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Platform-POR" value="0x0"/>
				<option text="Enabled" value="0x1"/>
				<option text="Disabled" value="0x2"/>
			</options>
		</knob>
		<!-- USB Port Lock Policy 3 -->
		<knob  type="scalar" setupType="oneof" name="TestUsbEPTypeLockPolicy_17" varstoreIndex="00" prompt="Isoch OUT" description="Allow/Disallow Isochronous OUT Endpoint (EP) Type" size="1" offset="0x0782" depex="Sif( FirmwareConfiguration _NEQ_ 5 ) _AND_ Sif( TestUsbEPTypeLockPolicy_0 _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/USB Configuration/USB Test Options/USB EP Type Port Lock/Isoch OUT" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Platform-POR" value="0x0"/>
				<option text="Enabled" value="0x1"/>
				<option text="Disabled" value="0x2"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="TestUsbEPTypeLockPolicy_21" varstoreIndex="00" prompt="Isoch IN" description="Allow/Disallow Isochronous IN Endpoint (EP) Type" size="1" offset="0x0786" depex="Sif( FirmwareConfiguration _NEQ_ 5 ) _AND_ Sif( TestUsbEPTypeLockPolicy_0 _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/USB Configuration/USB Test Options/USB EP Type Port Lock/Isoch IN" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Platform-POR" value="0x0"/>
				<option text="Enabled" value="0x1"/>
				<option text="Disabled" value="0x2"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="TestUsbEPTypeLockPolicy_18" varstoreIndex="00" prompt="Bulk OUT" description="Allow/Disallow Bulk OUT Endpoint (EP) Type" size="1" offset="0x0783" depex="Sif( FirmwareConfiguration _NEQ_ 5 ) _AND_ Sif( TestUsbEPTypeLockPolicy_0 _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/USB Configuration/USB Test Options/USB EP Type Port Lock/Bulk OUT" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Platform-POR" value="0x0"/>
				<option text="Enabled" value="0x1"/>
				<option text="Disabled" value="0x2"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="TestUsbEPTypeLockPolicy_22" varstoreIndex="00" prompt="Bulk IN" description="Allow/Disallow Bulk IN Endpoint (EP) Type" size="1" offset="0x0787" depex="Sif( FirmwareConfiguration _NEQ_ 5 ) _AND_ Sif( TestUsbEPTypeLockPolicy_0 _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/USB Configuration/USB Test Options/USB EP Type Port Lock/Bulk IN" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Platform-POR" value="0x0"/>
				<option text="Enabled" value="0x1"/>
				<option text="Disabled" value="0x2"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="TestUsbEPTypeLockPolicy_19" varstoreIndex="00" prompt="Intr OUT" description="Allow/Disallow Interrupt OUT Endpoint (EP) Type" size="1" offset="0x0784" depex="Sif( FirmwareConfiguration _NEQ_ 5 ) _AND_ Sif( TestUsbEPTypeLockPolicy_0 _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/USB Configuration/USB Test Options/USB EP Type Port Lock/Intr OUT" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Platform-POR" value="0x0"/>
				<option text="Enabled" value="0x1"/>
				<option text="Disabled" value="0x2"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="TestUsbEPTypeLockPolicy_23" varstoreIndex="00" prompt="Intr IN" description="Allow/Disallow Interrupt IN Endpoint (EP) Type" size="1" offset="0x0788" depex="Sif( FirmwareConfiguration _NEQ_ 5 ) _AND_ Sif( TestUsbEPTypeLockPolicy_0 _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/USB Configuration/USB Test Options/USB EP Type Port Lock/Intr IN" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Platform-POR" value="0x0"/>
				<option text="Enabled" value="0x1"/>
				<option text="Disabled" value="0x2"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="TestUsbEPTypeLockPolicy_20" varstoreIndex="00" prompt="Ctrl" description="Allow/Disallow Control Endpoint (EP) Type" size="1" offset="0x0785" depex="Sif( FirmwareConfiguration _NEQ_ 5 ) _AND_ Sif( TestUsbEPTypeLockPolicy_0 _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/USB Configuration/USB Test Options/USB EP Type Port Lock/Ctrl" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Platform-POR" value="0x0"/>
				<option text="Enabled" value="0x1"/>
				<option text="Disabled" value="0x2"/>
			</options>
		</knob>
		<!-- Form: USB Port Lock Policy Match -->
		<knob  type="scalar" setupType="oneof" name="TestRootPortPolicyControl_0" varstoreIndex="00" prompt="USB Root Port 1" description="Configure root port policy" size="1" offset="0x0789" depex="Sif( FirmwareConfiguration _NEQ_ 5 ) _AND_ Sif( TestUsbEPTypeLockPolicy_0 _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/USB Configuration/USB Test Options/USB EP Type Port Lock/USB Port Lock Policy Match/USB Root Port 1" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled[00]" value="0x0"/>
				<option text="Policy 1[01]" value="0x1"/>
				<option text="Policy 2[10]" value="0x2"/>
				<option text="Policy 3[11]" value="0x3"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="TestRootPortPolicyControl_1" varstoreIndex="00" prompt="USB Root Port 2" description="Configure root port policy" size="1" offset="0x078A" depex="Sif( FirmwareConfiguration _NEQ_ 5 ) _AND_ Sif( TestUsbEPTypeLockPolicy_0 _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/USB Configuration/USB Test Options/USB EP Type Port Lock/USB Port Lock Policy Match/USB Root Port 2" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled[00]" value="0x0"/>
				<option text="Policy 1[01]" value="0x1"/>
				<option text="Policy 2[10]" value="0x2"/>
				<option text="Policy 3[11]" value="0x3"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="TestRootPortPolicyControl_2" varstoreIndex="00" prompt="USB Root Port 3" description="Configure root port policy" size="1" offset="0x078B" depex="Sif( FirmwareConfiguration _NEQ_ 5 ) _AND_ Sif( TestUsbEPTypeLockPolicy_0 _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/USB Configuration/USB Test Options/USB EP Type Port Lock/USB Port Lock Policy Match/USB Root Port 3" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled[00]" value="0x0"/>
				<option text="Policy 1[01]" value="0x1"/>
				<option text="Policy 2[10]" value="0x2"/>
				<option text="Policy 3[11]" value="0x3"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="TestRootPortPolicyControl_3" varstoreIndex="00" prompt="USB Root Port 4" description="Configure root port policy" size="1" offset="0x078C" depex="Sif( FirmwareConfiguration _NEQ_ 5 ) _AND_ Sif( TestUsbEPTypeLockPolicy_0 _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/USB Configuration/USB Test Options/USB EP Type Port Lock/USB Port Lock Policy Match/USB Root Port 4" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled[00]" value="0x0"/>
				<option text="Policy 1[01]" value="0x1"/>
				<option text="Policy 2[10]" value="0x2"/>
				<option text="Policy 3[11]" value="0x3"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="TestRootPortPolicyControl_4" varstoreIndex="00" prompt="USB Root Port 5" description="Configure root port policy" size="1" offset="0x078D" depex="Sif( FirmwareConfiguration _NEQ_ 5 ) _AND_ Sif( TestUsbEPTypeLockPolicy_0 _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/USB Configuration/USB Test Options/USB EP Type Port Lock/USB Port Lock Policy Match/USB Root Port 5" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled[00]" value="0x0"/>
				<option text="Policy 1[01]" value="0x1"/>
				<option text="Policy 2[10]" value="0x2"/>
				<option text="Policy 3[11]" value="0x3"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="TestRootPortPolicyControl_5" varstoreIndex="00" prompt="USB Root Port 6" description="Configure root port policy" size="1" offset="0x078E" depex="Sif( FirmwareConfiguration _NEQ_ 5 ) _AND_ Sif( TestUsbEPTypeLockPolicy_0 _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/USB Configuration/USB Test Options/USB EP Type Port Lock/USB Port Lock Policy Match/USB Root Port 6" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled[00]" value="0x0"/>
				<option text="Policy 1[01]" value="0x1"/>
				<option text="Policy 2[10]" value="0x2"/>
				<option text="Policy 3[11]" value="0x3"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="TestRootPortPolicyControl_6" varstoreIndex="00" prompt="USB Root Port 7" description="Configure root port policy" size="1" offset="0x078F" depex="Sif( FirmwareConfiguration _NEQ_ 5 ) _AND_ Sif( TestUsbEPTypeLockPolicy_0 _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/USB Configuration/USB Test Options/USB EP Type Port Lock/USB Port Lock Policy Match/USB Root Port 7" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled[00]" value="0x0"/>
				<option text="Policy 1[01]" value="0x1"/>
				<option text="Policy 2[10]" value="0x2"/>
				<option text="Policy 3[11]" value="0x3"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="TestRootPortPolicyControl_7" varstoreIndex="00" prompt="USB Root Port 8" description="Configure root port policy" size="1" offset="0x0790" depex="Sif( FirmwareConfiguration _NEQ_ 5 ) _AND_ Sif( TestUsbEPTypeLockPolicy_0 _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/USB Configuration/USB Test Options/USB EP Type Port Lock/USB Port Lock Policy Match/USB Root Port 8" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled[00]" value="0x0"/>
				<option text="Policy 1[01]" value="0x1"/>
				<option text="Policy 2[10]" value="0x2"/>
				<option text="Policy 3[11]" value="0x3"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="TestRootPortPolicyControl_8" varstoreIndex="00" prompt="USB Root Port 9" description="Configure root port policy" size="1" offset="0x0791" depex="Sif( FirmwareConfiguration _NEQ_ 5 ) _AND_ Sif( TestUsbEPTypeLockPolicy_0 _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/USB Configuration/USB Test Options/USB EP Type Port Lock/USB Port Lock Policy Match/USB Root Port 9" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled[00]" value="0x0"/>
				<option text="Policy 1[01]" value="0x1"/>
				<option text="Policy 2[10]" value="0x2"/>
				<option text="Policy 3[11]" value="0x3"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="TestRootPortPolicyControl_9" varstoreIndex="00" prompt="USB Root Port 10" description="Configure root port policy" size="1" offset="0x0792" depex="Sif( FirmwareConfiguration _NEQ_ 5 ) _AND_ Sif( TestUsbEPTypeLockPolicy_0 _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/USB Configuration/USB Test Options/USB EP Type Port Lock/USB Port Lock Policy Match/USB Root Port 10" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled[00]" value="0x0"/>
				<option text="Policy 1[01]" value="0x1"/>
				<option text="Policy 2[10]" value="0x2"/>
				<option text="Policy 3[11]" value="0x3"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="TestRootPortPolicyControl_10" varstoreIndex="00" prompt="USB Root Port 11" description="Configure root port policy" size="1" offset="0x0793" depex="Sif( FirmwareConfiguration _NEQ_ 5 ) _AND_ Sif( TestUsbEPTypeLockPolicy_0 _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/USB Configuration/USB Test Options/USB EP Type Port Lock/USB Port Lock Policy Match/USB Root Port 11" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled[00]" value="0x0"/>
				<option text="Policy 1[01]" value="0x1"/>
				<option text="Policy 2[10]" value="0x2"/>
				<option text="Policy 3[11]" value="0x3"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="TestRootPortPolicyControl_11" varstoreIndex="00" prompt="USB Root Port 12" description="Configure root port policy" size="1" offset="0x0794" depex="Sif( FirmwareConfiguration _NEQ_ 5 ) _AND_ Sif( TestUsbEPTypeLockPolicy_0 _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/USB Configuration/USB Test Options/USB EP Type Port Lock/USB Port Lock Policy Match/USB Root Port 12" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled[00]" value="0x0"/>
				<option text="Policy 1[01]" value="0x1"/>
				<option text="Policy 2[10]" value="0x2"/>
				<option text="Policy 3[11]" value="0x3"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="TestRootPortPolicyControl_12" varstoreIndex="00" prompt="USB Root Port 13" description="Configure root port policy" size="1" offset="0x0795" depex="Sif( FirmwareConfiguration _NEQ_ 5 ) _AND_ Sif( TestUsbEPTypeLockPolicy_0 _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/USB Configuration/USB Test Options/USB EP Type Port Lock/USB Port Lock Policy Match/USB Root Port 13" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled[00]" value="0x0"/>
				<option text="Policy 1[01]" value="0x1"/>
				<option text="Policy 2[10]" value="0x2"/>
				<option text="Policy 3[11]" value="0x3"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="TestRootPortPolicyControl_13" varstoreIndex="00" prompt="USB Root Port 14" description="Configure root port policy" size="1" offset="0x0796" depex="Sif( FirmwareConfiguration _NEQ_ 5 ) _AND_ Sif( TestUsbEPTypeLockPolicy_0 _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/USB Configuration/USB Test Options/USB EP Type Port Lock/USB Port Lock Policy Match/USB Root Port 14" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled[00]" value="0x0"/>
				<option text="Policy 1[01]" value="0x1"/>
				<option text="Policy 2[10]" value="0x2"/>
				<option text="Policy 3[11]" value="0x3"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="TestRootPortPolicyControl_14" varstoreIndex="00" prompt="USB Root Port 15" description="Configure root port policy" size="1" offset="0x0797" depex="Sif( FirmwareConfiguration _NEQ_ 5 ) _AND_ Sif( TestUsbEPTypeLockPolicy_0 _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/USB Configuration/USB Test Options/USB EP Type Port Lock/USB Port Lock Policy Match/USB Root Port 15" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled[00]" value="0x0"/>
				<option text="Policy 1[01]" value="0x1"/>
				<option text="Policy 2[10]" value="0x2"/>
				<option text="Policy 3[11]" value="0x3"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="TestRootPortPolicyControl_15" varstoreIndex="00" prompt="USB Root Port 16" description="Configure root port policy" size="1" offset="0x0798" depex="Sif( FirmwareConfiguration _NEQ_ 5 ) _AND_ Sif( TestUsbEPTypeLockPolicy_0 _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/USB Configuration/USB Test Options/USB EP Type Port Lock/USB Port Lock Policy Match/USB Root Port 16" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled[00]" value="0x0"/>
				<option text="Policy 1[01]" value="0x1"/>
				<option text="Policy 2[10]" value="0x2"/>
				<option text="Policy 3[11]" value="0x3"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="TestRootPortPolicyControl_16" varstoreIndex="00" prompt="USB Root Port 17" description="Configure root port policy" size="1" offset="0x0799" depex="Sif( FirmwareConfiguration _NEQ_ 5 ) _AND_ Sif( TestUsbEPTypeLockPolicy_0 _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/USB Configuration/USB Test Options/USB EP Type Port Lock/USB Port Lock Policy Match/USB Root Port 17" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled[00]" value="0x0"/>
				<option text="Policy 1[01]" value="0x1"/>
				<option text="Policy 2[10]" value="0x2"/>
				<option text="Policy 3[11]" value="0x3"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="TestRootPortPolicyControl_17" varstoreIndex="00" prompt="USB Root Port 18" description="Configure root port policy" size="1" offset="0x079A" depex="Sif( FirmwareConfiguration _NEQ_ 5 ) _AND_ Sif( TestUsbEPTypeLockPolicy_0 _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/USB Configuration/USB Test Options/USB EP Type Port Lock/USB Port Lock Policy Match/USB Root Port 18" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled[00]" value="0x0"/>
				<option text="Policy 1[01]" value="0x1"/>
				<option text="Policy 2[10]" value="0x2"/>
				<option text="Policy 3[11]" value="0x3"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="TestRootPortPolicyControl_18" varstoreIndex="00" prompt="USB Root Port 19" description="Configure root port policy" size="1" offset="0x079B" depex="Sif( FirmwareConfiguration _NEQ_ 5 ) _AND_ Sif( TestUsbEPTypeLockPolicy_0 _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/USB Configuration/USB Test Options/USB EP Type Port Lock/USB Port Lock Policy Match/USB Root Port 19" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled[00]" value="0x0"/>
				<option text="Policy 1[01]" value="0x1"/>
				<option text="Policy 2[10]" value="0x2"/>
				<option text="Policy 3[11]" value="0x3"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="TestRootPortPolicyControl_19" varstoreIndex="00" prompt="USB Root Port 20" description="Configure root port policy" size="1" offset="0x079C" depex="Sif( FirmwareConfiguration _NEQ_ 5 ) _AND_ Sif( TestUsbEPTypeLockPolicy_0 _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/USB Configuration/USB Test Options/USB EP Type Port Lock/USB Port Lock Policy Match/USB Root Port 20" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled[00]" value="0x0"/>
				<option text="Policy 1[01]" value="0x1"/>
				<option text="Policy 2[10]" value="0x2"/>
				<option text="Policy 3[11]" value="0x3"/>
			</options>
		</knob>
		<!-- Form: SATA And RST Configuration -->
		<!-- SATA And RST Configuration -->
		<knob  type="scalar" setupType="oneof" name="PchSata" varstoreIndex="04" prompt="SATA Controller(s)" description="Enable/Disable SATA Device." size="1" offset="0x0043" depex="TRUE" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SATA And RST Configuration/SATA Controller(s)" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Enabled" value="0x1"/>
				<option text="Disabled" value="0x0"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="SataInterfaceMode" varstoreIndex="04" prompt="SATA Mode Selection" description="Determines how SATA controller(s) operate." size="1" offset="0x0044" depex="Sif( PchSata _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SATA And RST Configuration/SATA Mode Selection" default="0x00" CurrentVal="0x00">
			<options>
				<option text="AHCI" value="0x0"/>
				<option text="Intel RST Premium With Intel Optane System Acceleration" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="SataRstInterrupt" varstoreIndex="04" prompt="Sata Interrupt Selection" description="Select which interrupt will be available to OS. This option only takes effect if SATA controller is in RAID mode" size="1" offset="0x0045" depex="Sif( PchSata _EQU_ 0 ) _AND_ Sif( SataInterfaceMode _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SATA And RST Configuration/Sata Interrupt Selection" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Msix" value="0x0"/>
				<option text="Msi" value="0x1"/>
				<option text="Legacy" value="0x2"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="TestRstPcieStorageRemapPortConfigCheck" varstoreIndex="00" prompt="Storage Remapping Config Check" description="Port config check is a hardware mechanism for checking if remapping has been configured correctly, disabling it allows for x1 remapping" size="1" offset="0x0719" depex="Sif( PchSata _EQU_ 0 ) _AND_ Sif( SataInterfaceMode _NEQ_ 1 ) _AND_ Sif( _LIST_ FirmwareConfiguration _EQU_ 0 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SATA And RST Configuration/Storage Remapping Config Check" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Platform-POR" value="0x0"/>
				<option text="Enabled" value="0x1"/>
				<option text="Disabled" value="0x2"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="RstPcieRemapEnabled_0" varstoreIndex="04" prompt="PCIe Storage Dev On Port 1" description="Enable/Disable RST Pcie Storage Remapping" size="1" offset="0x00B8" depex="Sif( PchSata _EQU_ 0 ) _AND_ Sif( SataInterfaceMode _NEQ_ 1 ) _AND_ Gif( CycleRouterMap_0 _EQU_ 99 ) _AND_ Sif( PcieStorageMap_0 _EQU_ 0 ) _AND_ Gif( RstPcieRemapEnabled_1 _EQU_ 1 OR RstPcieRemapEnabled_2 _EQU_ 1 OR RstPcieRemapEnabled_3 _EQU_ 1 OR PcieStorageProgrammingInterface_0 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SATA And RST Configuration/PCIe Storage Dev On Port 1" default="0x00" CurrentVal="0x00">
			<options>
				<option text="RST Controlled" value="0x1"/>
				<option text="Not RST Controlled" value="0x0"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="RstPcieRemapEnabled_1" varstoreIndex="04" prompt="PCIe Storage Dev On Port 2" description="Enable/Disable RST Pcie Storage Remapping" size="1" offset="0x00B9" depex="Sif( PchSata _EQU_ 0 ) _AND_ Sif( SataInterfaceMode _NEQ_ 1 ) _AND_ Gif( CycleRouterMap_0 _EQU_ 99 ) _AND_ Sif( PcieStorageMap_1 _EQU_ 0 ) _AND_ Gif( RstPcieRemapEnabled_0 _EQU_ 1 OR RstPcieRemapEnabled_2 _EQU_ 1 OR RstPcieRemapEnabled_3 _EQU_ 1 OR PcieStorageProgrammingInterface_1 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SATA And RST Configuration/PCIe Storage Dev On Port 2" default="0x00" CurrentVal="0x00">
			<options>
				<option text="RST Controlled" value="0x1"/>
				<option text="Not RST Controlled" value="0x0"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="RstPcieRemapEnabled_2" varstoreIndex="04" prompt="PCIe Storage Dev On Port 3" description="Enable/Disable RST Pcie Storage Remapping" size="1" offset="0x00BA" depex="Sif( PchSata _EQU_ 0 ) _AND_ Sif( SataInterfaceMode _NEQ_ 1 ) _AND_ Gif( CycleRouterMap_0 _EQU_ 99 ) _AND_ Sif( PcieStorageMap_2 _EQU_ 0 ) _AND_ Gif( RstPcieRemapEnabled_0 _EQU_ 1 OR RstPcieRemapEnabled_1 _EQU_ 1 OR RstPcieRemapEnabled_3 _EQU_ 1 OR PcieStorageProgrammingInterface_2 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SATA And RST Configuration/PCIe Storage Dev On Port 3" default="0x00" CurrentVal="0x00">
			<options>
				<option text="RST Controlled" value="0x1"/>
				<option text="Not RST Controlled" value="0x0"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="RstPcieRemapEnabled_3" varstoreIndex="04" prompt="PCIe Storage Dev On Port 4" description="Enable/Disable RST Pcie Storage Remapping" size="1" offset="0x00BB" depex="Sif( PchSata _EQU_ 0 ) _AND_ Sif( SataInterfaceMode _NEQ_ 1 ) _AND_ Gif( CycleRouterMap_0 _EQU_ 99 ) _AND_ Sif( PcieStorageMap_3 _EQU_ 0 ) _AND_ Gif( RstPcieRemapEnabled_0 _EQU_ 1 OR RstPcieRemapEnabled_1 _EQU_ 1 OR RstPcieRemapEnabled_2 _EQU_ 1 OR PcieStorageProgrammingInterface_3 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SATA And RST Configuration/PCIe Storage Dev On Port 4" default="0x00" CurrentVal="0x00">
			<options>
				<option text="RST Controlled" value="0x1"/>
				<option text="Not RST Controlled" value="0x0"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="RstPcieRemapEnabled_4" varstoreIndex="04" prompt="PCIe Storage Dev On Port 5" description="Enable/Disable RST Pcie Storage Remapping" size="1" offset="0x00BC" depex="Sif( PchSata _EQU_ 0 ) _AND_ Sif( SataInterfaceMode _NEQ_ 1 ) _AND_ Gif( CycleRouterMap_1 _EQU_ 99 ) _AND_ Sif( PcieStorageMap_4 _EQU_ 0 ) _AND_ Gif( RstPcieRemapEnabled_5 _EQU_ 1 OR RstPcieRemapEnabled_6 _EQU_ 1 OR RstPcieRemapEnabled_7 _EQU_ 1 OR PcieStorageProgrammingInterface_4 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SATA And RST Configuration/PCIe Storage Dev On Port 5" default="0x00" CurrentVal="0x00">
			<options>
				<option text="RST Controlled" value="0x1"/>
				<option text="Not RST Controlled" value="0x0"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="RstPcieRemapEnabled_5" varstoreIndex="04" prompt="PCIe Storage Dev On Port 6" description="Enable/Disable RST Pcie Storage Remapping" size="1" offset="0x00BD" depex="Sif( PchSata _EQU_ 0 ) _AND_ Sif( SataInterfaceMode _NEQ_ 1 ) _AND_ Gif( CycleRouterMap_1 _EQU_ 99 ) _AND_ Sif( PcieStorageMap_5 _EQU_ 0 ) _AND_ Gif( RstPcieRemapEnabled_4 _EQU_ 1 OR RstPcieRemapEnabled_6 _EQU_ 1 OR RstPcieRemapEnabled_7 _EQU_ 1 OR PcieStorageProgrammingInterface_5 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SATA And RST Configuration/PCIe Storage Dev On Port 6" default="0x00" CurrentVal="0x00">
			<options>
				<option text="RST Controlled" value="0x1"/>
				<option text="Not RST Controlled" value="0x0"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="RstPcieRemapEnabled_6" varstoreIndex="04" prompt="PCIe Storage Dev On Port 7" description="Enable/Disable RST Pcie Storage Remapping" size="1" offset="0x00BE" depex="Sif( PchSata _EQU_ 0 ) _AND_ Sif( SataInterfaceMode _NEQ_ 1 ) _AND_ Gif( CycleRouterMap_1 _EQU_ 99 ) _AND_ Sif( PcieStorageMap_6 _EQU_ 0 ) _AND_ Gif( RstPcieRemapEnabled_4 _EQU_ 1 OR RstPcieRemapEnabled_5 _EQU_ 1 OR RstPcieRemapEnabled_7 _EQU_ 1 OR PcieStorageProgrammingInterface_6 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SATA And RST Configuration/PCIe Storage Dev On Port 7" default="0x00" CurrentVal="0x00">
			<options>
				<option text="RST Controlled" value="0x1"/>
				<option text="Not RST Controlled" value="0x0"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="RstPcieRemapEnabled_7" varstoreIndex="04" prompt="PCIe Storage Dev On Port 8" description="Enable/Disable RST Pcie Storage Remapping" size="1" offset="0x00BF" depex="Sif( PchSata _EQU_ 0 ) _AND_ Sif( SataInterfaceMode _NEQ_ 1 ) _AND_ Gif( CycleRouterMap_1 _EQU_ 99 ) _AND_ Sif( PcieStorageMap_7 _EQU_ 0 ) _AND_ Gif( RstPcieRemapEnabled_4 _EQU_ 1 OR RstPcieRemapEnabled_5 _EQU_ 1 OR RstPcieRemapEnabled_6 _EQU_ 1 OR PcieStorageProgrammingInterface_7 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SATA And RST Configuration/PCIe Storage Dev On Port 8" default="0x00" CurrentVal="0x00">
			<options>
				<option text="RST Controlled" value="0x1"/>
				<option text="Not RST Controlled" value="0x0"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="RstPcieRemapEnabled_8" varstoreIndex="04" prompt="PCIe Storage Dev On Port 9" description="Enable/Disable RST Pcie Storage Remapping" size="1" offset="0x00C0" depex="Sif( PchSata _EQU_ 0 ) _AND_ Sif( SataInterfaceMode _NEQ_ 1 ) _AND_ Gif( CycleRouterMap_2 _EQU_ 99 ) _AND_ Sif( PcieStorageMap_8 _EQU_ 0 ) _AND_ Gif( RstPcieRemapEnabled_9 _EQU_ 1 OR RstPcieRemapEnabled_10 _EQU_ 1 OR RstPcieRemapEnabled_11 _EQU_ 1 OR PcieStorageProgrammingInterface_8 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SATA And RST Configuration/PCIe Storage Dev On Port 9" default="0x00" CurrentVal="0x00">
			<options>
				<option text="RST Controlled" value="0x1"/>
				<option text="Not RST Controlled" value="0x0"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="RstPcieRemapEnabled_9" varstoreIndex="04" prompt="PCIe Storage Dev On Port 10" description="Enable/Disable RST Pcie Storage Remapping" size="1" offset="0x00C1" depex="Sif( PchSata _EQU_ 0 ) _AND_ Sif( SataInterfaceMode _NEQ_ 1 ) _AND_ Gif( CycleRouterMap_2 _EQU_ 99 ) _AND_ Sif( PcieStorageMap_9 _EQU_ 0 ) _AND_ Gif( RstPcieRemapEnabled_8 _EQU_ 1 OR RstPcieRemapEnabled_10 _EQU_ 1 OR RstPcieRemapEnabled_11 _EQU_ 1 OR PcieStorageProgrammingInterface_9 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SATA And RST Configuration/PCIe Storage Dev On Port 10" default="0x00" CurrentVal="0x00">
			<options>
				<option text="RST Controlled" value="0x1"/>
				<option text="Not RST Controlled" value="0x0"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="RstPcieRemapEnabled_10" varstoreIndex="04" prompt="PCIe Storage Dev On Port 11" description="Enable/Disable RST Pcie Storage Remapping" size="1" offset="0x00C2" depex="Sif( PchSata _EQU_ 0 ) _AND_ Sif( SataInterfaceMode _NEQ_ 1 ) _AND_ Gif( CycleRouterMap_2 _EQU_ 99 ) _AND_ Sif( PcieStorageMap_10 _EQU_ 0 ) _AND_ Gif( RstPcieRemapEnabled_8 _EQU_ 1 OR RstPcieRemapEnabled_9 _EQU_ 1 OR RstPcieRemapEnabled_11 _EQU_ 1 OR PcieStorageProgrammingInterface_10 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SATA And RST Configuration/PCIe Storage Dev On Port 11" default="0x00" CurrentVal="0x00">
			<options>
				<option text="RST Controlled" value="0x1"/>
				<option text="Not RST Controlled" value="0x0"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="RstPcieRemapEnabled_11" varstoreIndex="04" prompt="PCIe Storage Dev On Port 12" description="Enable/Disable RST Pcie Storage Remapping" size="1" offset="0x00C3" depex="Sif( PchSata _EQU_ 0 ) _AND_ Sif( SataInterfaceMode _NEQ_ 1 ) _AND_ Gif( CycleRouterMap_2 _EQU_ 99 ) _AND_ Sif( PcieStorageMap_11 _EQU_ 0 ) _AND_ Gif( RstPcieRemapEnabled_8 _EQU_ 1 OR RstPcieRemapEnabled_9 _EQU_ 1 OR RstPcieRemapEnabled_10 _EQU_ 1 OR PcieStorageProgrammingInterface_11 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SATA And RST Configuration/PCIe Storage Dev On Port 12" default="0x00" CurrentVal="0x00">
			<options>
				<option text="RST Controlled" value="0x1"/>
				<option text="Not RST Controlled" value="0x0"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="RstPcieRemapEnabled_12" varstoreIndex="04" prompt="PCIe Storage Dev On Port 13" description="Enable/Disable RST Pcie Storage Remapping" size="1" offset="0x00C4" depex="Sif( PchSata _EQU_ 0 ) _AND_ Sif( SataInterfaceMode _NEQ_ 1 ) _AND_ Gif( CycleRouterMap_3 _EQU_ 99 ) _AND_ Sif( PcieStorageMap_12 _EQU_ 0 ) _AND_ Gif( RstPcieRemapEnabled_13 _EQU_ 1 OR RstPcieRemapEnabled_14 _EQU_ 1 OR RstPcieRemapEnabled_15 _EQU_ 1 OR PcieStorageProgrammingInterface_12 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SATA And RST Configuration/PCIe Storage Dev On Port 13" default="0x00" CurrentVal="0x00">
			<options>
				<option text="RST Controlled" value="0x1"/>
				<option text="Not RST Controlled" value="0x0"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="RstPcieRemapEnabled_13" varstoreIndex="04" prompt="PCIe Storage Dev On Port 14" description="Enable/Disable RST Pcie Storage Remapping" size="1" offset="0x00C5" depex="Sif( PchSata _EQU_ 0 ) _AND_ Sif( SataInterfaceMode _NEQ_ 1 ) _AND_ Gif( CycleRouterMap_3 _EQU_ 99 ) _AND_ Sif( PcieStorageMap_13 _EQU_ 0 ) _AND_ Gif( RstPcieRemapEnabled_12 _EQU_ 1 OR RstPcieRemapEnabled_14 _EQU_ 1 OR RstPcieRemapEnabled_15 _EQU_ 1 OR PcieStorageProgrammingInterface_13 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SATA And RST Configuration/PCIe Storage Dev On Port 14" default="0x00" CurrentVal="0x00">
			<options>
				<option text="RST Controlled" value="0x1"/>
				<option text="Not RST Controlled" value="0x0"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="RstPcieRemapEnabled_14" varstoreIndex="04" prompt="PCIe Storage Dev On Port 15" description="Enable/Disable RST Pcie Storage Remapping" size="1" offset="0x00C6" depex="Sif( PchSata _EQU_ 0 ) _AND_ Sif( SataInterfaceMode _NEQ_ 1 ) _AND_ Gif( CycleRouterMap_3 _EQU_ 99 ) _AND_ Sif( PcieStorageMap_14 _EQU_ 0 ) _AND_ Gif( RstPcieRemapEnabled_12 _EQU_ 1 OR RstPcieRemapEnabled_13 _EQU_ 1 OR RstPcieRemapEnabled_15 _EQU_ 1 OR PcieStorageProgrammingInterface_14 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SATA And RST Configuration/PCIe Storage Dev On Port 15" default="0x00" CurrentVal="0x00">
			<options>
				<option text="RST Controlled" value="0x1"/>
				<option text="Not RST Controlled" value="0x0"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="RstPcieRemapEnabled_15" varstoreIndex="04" prompt="PCIe Storage Dev On Port 16" description="Enable/Disable RST Pcie Storage Remapping" size="1" offset="0x00C7" depex="Sif( PchSata _EQU_ 0 ) _AND_ Sif( SataInterfaceMode _NEQ_ 1 ) _AND_ Gif( CycleRouterMap_3 _EQU_ 99 ) _AND_ Sif( PcieStorageMap_15 _EQU_ 0 ) _AND_ Gif( RstPcieRemapEnabled_12 _EQU_ 1 OR RstPcieRemapEnabled_13 _EQU_ 1 OR RstPcieRemapEnabled_14 _EQU_ 1 OR PcieStorageProgrammingInterface_15 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SATA And RST Configuration/PCIe Storage Dev On Port 16" default="0x00" CurrentVal="0x00">
			<options>
				<option text="RST Controlled" value="0x1"/>
				<option text="Not RST Controlled" value="0x0"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="RstPcieRemapEnabled_16" varstoreIndex="04" prompt="PCIe Storage Dev On Port 17" description="Enable/Disable RST Pcie Storage Remapping" size="1" offset="0x00C8" depex="Sif( PchSata _EQU_ 0 ) _AND_ Sif( SataInterfaceMode _NEQ_ 1 ) _AND_ Gif( CycleRouterMap_4 _EQU_ 99 ) _AND_ Sif( PcieStorageMap_16 _EQU_ 0 ) _AND_ Gif( RstPcieRemapEnabled_17 _EQU_ 1 OR RstPcieRemapEnabled_18 _EQU_ 1 OR RstPcieRemapEnabled_19 _EQU_ 1 OR PcieStorageProgrammingInterface_16 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SATA And RST Configuration/PCIe Storage Dev On Port 17" default="0x00" CurrentVal="0x00">
			<options>
				<option text="RST Controlled" value="0x1"/>
				<option text="Not RST Controlled" value="0x0"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="RstPcieRemapEnabled_17" varstoreIndex="04" prompt="PCIe Storage Dev On Port 18" description="Enable/Disable RST Pcie Storage Remapping" size="1" offset="0x00C9" depex="Sif( PchSata _EQU_ 0 ) _AND_ Sif( SataInterfaceMode _NEQ_ 1 ) _AND_ Gif( CycleRouterMap_4 _EQU_ 99 ) _AND_ Sif( PcieStorageMap_17 _EQU_ 0 ) _AND_ Gif( RstPcieRemapEnabled_16 _EQU_ 1 OR RstPcieRemapEnabled_18 _EQU_ 1 OR RstPcieRemapEnabled_19 _EQU_ 1 OR PcieStorageProgrammingInterface_17 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SATA And RST Configuration/PCIe Storage Dev On Port 18" default="0x00" CurrentVal="0x00">
			<options>
				<option text="RST Controlled" value="0x1"/>
				<option text="Not RST Controlled" value="0x0"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="RstPcieRemapEnabled_18" varstoreIndex="04" prompt="PCIe Storage Dev On Port 19" description="Enable/Disable RST Pcie Storage Remapping" size="1" offset="0x00CA" depex="Sif( PchSata _EQU_ 0 ) _AND_ Sif( SataInterfaceMode _NEQ_ 1 ) _AND_ Gif( CycleRouterMap_4 _EQU_ 99 ) _AND_ Sif( PcieStorageMap_18 _EQU_ 0 ) _AND_ Gif( RstPcieRemapEnabled_16 _EQU_ 1 OR RstPcieRemapEnabled_17 _EQU_ 1 OR RstPcieRemapEnabled_19 _EQU_ 1 OR PcieStorageProgrammingInterface_18 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SATA And RST Configuration/PCIe Storage Dev On Port 19" default="0x00" CurrentVal="0x00">
			<options>
				<option text="RST Controlled" value="0x1"/>
				<option text="Not RST Controlled" value="0x0"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="RstPcieRemapEnabled_19" varstoreIndex="04" prompt="PCIe Storage Dev On Port 20" description="Enable/Disable RST Pcie Storage Remapping" size="1" offset="0x00CB" depex="Sif( PchSata _EQU_ 0 ) _AND_ Sif( SataInterfaceMode _NEQ_ 1 ) _AND_ Gif( CycleRouterMap_4 _EQU_ 99 ) _AND_ Sif( PcieStorageMap_19 _EQU_ 0 ) _AND_ Gif( RstPcieRemapEnabled_16 _EQU_ 1 OR RstPcieRemapEnabled_17 _EQU_ 1 OR RstPcieRemapEnabled_18 _EQU_ 1 OR PcieStorageProgrammingInterface_19 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SATA And RST Configuration/PCIe Storage Dev On Port 20" default="0x00" CurrentVal="0x00">
			<options>
				<option text="RST Controlled" value="0x1"/>
				<option text="Not RST Controlled" value="0x0"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="RstPcieRemapEnabled_20" varstoreIndex="04" prompt="PCIe Storage Dev On Port 21" description="Enable/Disable RST Pcie Storage Remapping" size="1" offset="0x00CC" depex="Sif( PchSata _EQU_ 0 ) _AND_ Sif( SataInterfaceMode _NEQ_ 1 ) _AND_ Gif( CycleRouterMap_5 _EQU_ 99 ) _AND_ Sif( PcieStorageMap_20 _EQU_ 0 ) _AND_ Gif( RstPcieRemapEnabled_21 _EQU_ 1 OR RstPcieRemapEnabled_22 _EQU_ 1 OR RstPcieRemapEnabled_23 _EQU_ 1 OR PcieStorageProgrammingInterface_20 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SATA And RST Configuration/PCIe Storage Dev On Port 21" default="0x00" CurrentVal="0x00">
			<options>
				<option text="RST Controlled" value="0x1"/>
				<option text="Not RST Controlled" value="0x0"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="RstPcieRemapEnabled_21" varstoreIndex="04" prompt="PCIe Storage Dev On Port 22" description="Enable/Disable RST Pcie Storage Remapping" size="1" offset="0x00CD" depex="Sif( PchSata _EQU_ 0 ) _AND_ Sif( SataInterfaceMode _NEQ_ 1 ) _AND_ Gif( CycleRouterMap_5 _EQU_ 99 ) _AND_ Sif( PcieStorageMap_21 _EQU_ 0 ) _AND_ Gif( RstPcieRemapEnabled_20 _EQU_ 1 OR RstPcieRemapEnabled_22 _EQU_ 1 OR RstPcieRemapEnabled_23 _EQU_ 1 OR PcieStorageProgrammingInterface_21 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SATA And RST Configuration/PCIe Storage Dev On Port 22" default="0x00" CurrentVal="0x00">
			<options>
				<option text="RST Controlled" value="0x1"/>
				<option text="Not RST Controlled" value="0x0"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="RstPcieRemapEnabled_22" varstoreIndex="04" prompt="PCIe Storage Dev On Port 23" description="Enable/Disable RST Pcie Storage Remapping" size="1" offset="0x00CE" depex="Sif( PchSata _EQU_ 0 ) _AND_ Sif( SataInterfaceMode _NEQ_ 1 ) _AND_ Gif( CycleRouterMap_5 _EQU_ 99 ) _AND_ Sif( PcieStorageMap_22 _EQU_ 0 ) _AND_ Gif( RstPcieRemapEnabled_20 _EQU_ 1 OR RstPcieRemapEnabled_21 _EQU_ 1 OR RstPcieRemapEnabled_23 _EQU_ 1 OR PcieStorageProgrammingInterface_22 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SATA And RST Configuration/PCIe Storage Dev On Port 23" default="0x00" CurrentVal="0x00">
			<options>
				<option text="RST Controlled" value="0x1"/>
				<option text="Not RST Controlled" value="0x0"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="RstPcieRemapEnabled_23" varstoreIndex="04" prompt="PCIe Storage Dev On Port 24" description="Enable/Disable RST Pcie Storage Remapping" size="1" offset="0x00CF" depex="Sif( PchSata _EQU_ 0 ) _AND_ Sif( SataInterfaceMode _NEQ_ 1 ) _AND_ Gif( CycleRouterMap_5 _EQU_ 99 ) _AND_ Sif( PcieStorageMap_23 _EQU_ 0 ) _AND_ Gif( RstPcieRemapEnabled_20 _EQU_ 1 OR RstPcieRemapEnabled_21 _EQU_ 1 OR RstPcieRemapEnabled_22 _EQU_ 1 OR PcieStorageProgrammingInterface_23 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SATA And RST Configuration/PCIe Storage Dev On Port 24" default="0x00" CurrentVal="0x00">
			<options>
				<option text="RST Controlled" value="0x1"/>
				<option text="Not RST Controlled" value="0x0"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="SataTestMode" varstoreIndex="04" prompt="SATA Test Mode " description="Test Mode Enable/Disable (Loop Back)." size="1" offset="0x008F" depex="Sif( PchSata _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SATA And RST Configuration/SATA Test Mode " default="0x00" CurrentVal="0x00">
			<options>
				<option text="Enabled" value="0x1"/>
				<option text="Disabled" value="0x0"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="RaidDeviceId" varstoreIndex="04" prompt="RAID Device ID" description="Choose RAID Device ID" size="1" offset="0x008D" depex="Sif( PchSata _EQU_ 0 ) _AND_ Sif( SataInterfaceMode _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SATA And RST Configuration/RAID Device ID" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Client" value="0x0"/>
				<option text="Alternate" value="0x1"/>
				<option text="Server" value="0x2"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="SataSalp" varstoreIndex="04" prompt="Aggressive LPM Support" description="Enable PCH to aggressively enter link power state." size="1" offset="0x008E" depex="Sif( PchSata _EQU_ 0 ) _AND_ Sif( _LIST_ SataTestMode _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SATA And RST Configuration/Aggressive LPM Support" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<!-- Serial ATA Port 0: Empty -->
		<!--   Software Preserve: Unknown -->
		<knob  type="scalar" setupType="oneof" name="SataPort_0" varstoreIndex="04" prompt="  Port 0" description="Enable or Disable SATA Port" size="1" offset="0x0046" depex="Sif( PchSata _EQU_ 0 ) _AND_ Sif( _LIST_ SataTestMode _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SATA And RST Configuration/  Port 0" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="SataHotPlug_0" varstoreIndex="04" prompt="  Hot Plug" description="Designates this port as Hot Pluggable." size="1" offset="0x004E" depex="Sif( PchSata _EQU_ 0 ) _AND_ Sif( SataExternal_0 _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SATA And RST Configuration/  Hot Plug" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<!--   Configured as eSATA: Hot Plug supported -->
		<knob  type="scalar" setupType="oneof" name="SataExternal_0" varstoreIndex="04" prompt="  External" description="Marks this port as external." size="1" offset="0x0066" depex="Sif( PchSata _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SATA And RST Configuration/  External" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="SataMechanicalSw_0" varstoreIndex="04" prompt="  Mechanical Presence Switch" description="Controls reporting if this port has an Mechanical Presence Switch.    Note: Requires hardware support." size="1" offset="0x0056" depex="Sif( PchSata _EQU_ 0 ) _AND_ Sif( SataHotPlug_0 _EQU_ 0 OR SataMpsPresent_0 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SATA And RST Configuration/  Mechanical Presence Switch" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="SataSpinUp_0" varstoreIndex="04" prompt="  Spin Up Device" description="If enabled for any of ports Staggerred Spin Up will be performed and only the drives which have this option enabled will spin up at boot. Otherwise all drives spin up at boot." size="1" offset="0x005E" depex="Sif( PchSata _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SATA And RST Configuration/  Spin Up Device" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="SataType_0" varstoreIndex="04" prompt="  SATA Device Type" description="Identify the SATA port is connected to Solid State Drive or Hard Disk Drive" size="1" offset="0x006E" depex="Sif( PchSata _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SATA And RST Configuration/  SATA Device Type" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Hard Disk Drive" value="0x0"/>
				<option text="Solid State Drive" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="SataTopology_0" varstoreIndex="04" prompt="  Topology" description="Identify the SATA Topology if it is Default or ISATA or Flex or DirectConnect or M2" size="1" offset="0x0076" depex="Sif( PchSata _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SATA And RST Configuration/  Topology" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Unknown" value="0x0"/>
				<option text="ISATA" value="0x1"/>
				<option text="Direct Connect" value="0x2"/>
				<option text="Flex" value="0x3"/>
				<option text="M2" value="0x4"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PxDevSlp_0" varstoreIndex="04" prompt="  SATA Port 0 DevSlp" description="Enable/Disable SATA Port 0 DevSlp. For DevSlp to work, both hard drive and SATA port need to support DevSlp function, otherwise an unexpected behavior might happen. Please check board design before enabling it." size="1" offset="0x0090" depex="Sif( PchSata _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SATA And RST Configuration/  SATA Port 0 DevSlp" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="EnableDitoConfig_0" varstoreIndex="04" prompt="  DITO Configuration" description="Enable/Disable DITO Configuration" size="1" offset="0x0098" depex="Sif( PchSata _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SATA And RST Configuration/  DITO Configuration" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="DitoVal_0" varstoreIndex="04" prompt="  DITO Value" description="DITO Value" size="2" offset="0x00A0" depex="Sif( PchSata _EQU_ 0 ) _AND_ Gif( EnableDitoConfig_0 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SATA And RST Configuration/  DITO Value" default="0x0271" CurrentVal="0x0271" min="0x0" max="0x3FF" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="DmVal_0" varstoreIndex="04" prompt="  DM Value" description="DM Value" size="1" offset="0x00B0" depex="Sif( PchSata _EQU_ 0 ) _AND_ Gif( EnableDitoConfig_0 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SATA And RST Configuration/  DM Value" default="0x0F" CurrentVal="0x0F" min="0x0" max="0xF" step="0x0"/>
		<!-- Serial ATA Port 1: Empty -->
		<!--   Software Preserve: Unknown -->
		<knob  type="scalar" setupType="oneof" name="SataPort_1" varstoreIndex="04" prompt="  Port 1" description="Enable or Disable SATA Port" size="1" offset="0x0047" depex="Sif( PchSata _EQU_ 0 ) _AND_ Sif( _LIST_ SataTestMode _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SATA And RST Configuration/  Port 1" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="SataHotPlug_1" varstoreIndex="04" prompt="  Hot Plug" description="Designates this port as Hot Pluggable." size="1" offset="0x004F" depex="Sif( PchSata _EQU_ 0 ) _AND_ Sif( SataExternal_1 _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SATA And RST Configuration/  Hot Plug" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<!--   Configured as eSATA: Hot Plug supported -->
		<knob  type="scalar" setupType="oneof" name="SataExternal_1" varstoreIndex="04" prompt="  External" description="Marks this port as external." size="1" offset="0x0067" depex="Sif( PchSata _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SATA And RST Configuration/  External" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="SataMechanicalSw_1" varstoreIndex="04" prompt="  Mechanical Presence Switch" description="Controls reporting if this port has an Mechanical Presence Switch.    Note: Requires hardware support." size="1" offset="0x0057" depex="Sif( PchSata _EQU_ 0 ) _AND_ Sif( SataHotPlug_1 _EQU_ 0 OR SataMpsPresent_1 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SATA And RST Configuration/  Mechanical Presence Switch" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="SataSpinUp_1" varstoreIndex="04" prompt="  Spin Up Device" description="If enabled for any of ports Staggerred Spin Up will be performed and only the drives which have this option enabled will spin up at boot. Otherwise all drives spin up at boot." size="1" offset="0x005F" depex="Sif( PchSata _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SATA And RST Configuration/  Spin Up Device" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="SataType_1" varstoreIndex="04" prompt="  SATA Device Type" description="Identify the SATA port is connected to Solid State Drive or Hard Disk Drive" size="1" offset="0x006F" depex="Sif( PchSata _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SATA And RST Configuration/  SATA Device Type" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Hard Disk Drive" value="0x0"/>
				<option text="Solid State Drive" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="SataTopology_1" varstoreIndex="04" prompt="  Topology" description="Identify the SATA Topology if it is Default or ISATA or Flex or DirectConnect or M2" size="1" offset="0x0077" depex="Sif( PchSata _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SATA And RST Configuration/  Topology" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Unknown" value="0x0"/>
				<option text="ISATA" value="0x1"/>
				<option text="Direct Connect" value="0x2"/>
				<option text="Flex" value="0x3"/>
				<option text="M2" value="0x4"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PxDevSlp_1" varstoreIndex="04" prompt="  SATA Port 1 DevSlp" description="Enable/Disable SATA Port 1 DevSlp. For DevSlp to work, both hard drive and SATA port need to support DevSlp function, otherwise an unexpected behavior might happen. Please check board design before enabling it." size="1" offset="0x0091" depex="Sif( PchSata _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SATA And RST Configuration/  SATA Port 1 DevSlp" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="EnableDitoConfig_1" varstoreIndex="04" prompt="  DITO Configuration" description="Enable/Disable DITO Configuration" size="1" offset="0x0099" depex="Sif( PchSata _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SATA And RST Configuration/  DITO Configuration" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="DitoVal_1" varstoreIndex="04" prompt="  DITO Value" description="DITO Value" size="2" offset="0x00A2" depex="Sif( PchSata _EQU_ 0 ) _AND_ Gif( EnableDitoConfig_1 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SATA And RST Configuration/  DITO Value" default="0x0271" CurrentVal="0x0271" min="0x0" max="0x3FF" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="DmVal_1" varstoreIndex="04" prompt="  DM Value" description="DM Value" size="1" offset="0x00B1" depex="Sif( PchSata _EQU_ 0 ) _AND_ Gif( EnableDitoConfig_1 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SATA And RST Configuration/  DM Value" default="0x0F" CurrentVal="0x0F" min="0x0" max="0xF" step="0x0"/>
		<!-- Serial ATA Port 2: Empty -->
		<!--   Software Preserve: Unknown -->
		<knob  type="scalar" setupType="oneof" name="SataPort_2" varstoreIndex="04" prompt="  Port 2" description="Enable or Disable SATA Port" size="1" offset="0x0048" depex="Sif( PchSata _EQU_ 0 ) _AND_ Sif( _LIST_ SataTestMode _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SATA And RST Configuration/  Port 2" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="SataHotPlug_2" varstoreIndex="04" prompt="  Hot Plug" description="Designates this port as Hot Pluggable." size="1" offset="0x0050" depex="Sif( PchSata _EQU_ 0 ) _AND_ Sif( SataExternal_2 _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SATA And RST Configuration/  Hot Plug" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<!--   Configured as eSATA: Hot Plug supported -->
		<knob  type="scalar" setupType="oneof" name="SataExternal_2" varstoreIndex="04" prompt="  External" description="Marks this port as external." size="1" offset="0x0068" depex="Sif( PchSata _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SATA And RST Configuration/  External" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="SataMechanicalSw_2" varstoreIndex="04" prompt="  Mechanical Presence Switch" description="Controls reporting if this port has an Mechanical Presence Switch.    Note: Requires hardware support." size="1" offset="0x0058" depex="Sif( PchSata _EQU_ 0 ) _AND_ Sif( SataHotPlug_2 _EQU_ 0 OR SataMpsPresent_2 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SATA And RST Configuration/  Mechanical Presence Switch" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="SataSpinUp_2" varstoreIndex="04" prompt="  Spin Up Device" description="If enabled for any of ports Staggerred Spin Up will be performed and only the drives which have this option enabled will spin up at boot. Otherwise all drives spin up at boot." size="1" offset="0x0060" depex="Sif( PchSata _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SATA And RST Configuration/  Spin Up Device" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="SataType_2" varstoreIndex="04" prompt="  SATA Device Type" description="Identify the SATA port is connected to Solid State Drive or Hard Disk Drive" size="1" offset="0x0070" depex="Sif( PchSata _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SATA And RST Configuration/  SATA Device Type" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Hard Disk Drive" value="0x0"/>
				<option text="Solid State Drive" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="SataTopology_2" varstoreIndex="04" prompt="  Topology" description="Identify the SATA Topology if it is Default or ISATA or Flex or DirectConnect or M2" size="1" offset="0x0078" depex="Sif( PchSata _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SATA And RST Configuration/  Topology" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Unknown" value="0x0"/>
				<option text="ISATA" value="0x1"/>
				<option text="Direct Connect" value="0x2"/>
				<option text="Flex" value="0x3"/>
				<option text="M2" value="0x4"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PxDevSlp_2" varstoreIndex="04" prompt="  SATA Port 2 DevSlp" description="Enable/Disable SATA Port 2 DevSlp. For DevSlp to work, both hard drive and SATA port need to support DevSlp function, otherwise an unexpected behavior might happen. Please check board design before enabling it." size="1" offset="0x0092" depex="Sif( PchSata _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SATA And RST Configuration/  SATA Port 2 DevSlp" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="EnableDitoConfig_2" varstoreIndex="04" prompt="  DITO Configuration" description="Enable/Disable DITO Configuration" size="1" offset="0x009A" depex="Sif( PchSata _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SATA And RST Configuration/  DITO Configuration" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="DitoVal_2" varstoreIndex="04" prompt="  DITO Value" description="DITO Value" size="2" offset="0x00A4" depex="Sif( PchSata _EQU_ 0 ) _AND_ Gif( EnableDitoConfig_2 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SATA And RST Configuration/  DITO Value" default="0x0271" CurrentVal="0x0271" min="0x0" max="0x3FF" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="DmVal_2" varstoreIndex="04" prompt="  DM Value" description="DM Value" size="1" offset="0x00B2" depex="Sif( PchSata _EQU_ 0 ) _AND_ Gif( EnableDitoConfig_2 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SATA And RST Configuration/  DM Value" default="0x0F" CurrentVal="0x0F" min="0x0" max="0xF" step="0x0"/>
		<!-- Serial ATA Port 3: Empty -->
		<!--   Software Preserve: Unknown -->
		<knob  type="scalar" setupType="oneof" name="SataPort_3" varstoreIndex="04" prompt="  Port 3" description="Enable or Disable SATA Port" size="1" offset="0x0049" depex="Sif( PchSata _EQU_ 0 ) _AND_ Sif( PlatformType _NEQ_ 0x1 ) _AND_ Sif( _LIST_ SataTestMode _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SATA And RST Configuration/  Port 3" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="SataHotPlug_3" varstoreIndex="04" prompt="  Hot Plug" description="Designates this port as Hot Pluggable." size="1" offset="0x0051" depex="Sif( PchSata _EQU_ 0 ) _AND_ Sif( PlatformType _NEQ_ 0x1 ) _AND_ Sif( SataExternal_3 _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SATA And RST Configuration/  Hot Plug" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<!--   Configured as eSATA: Hot Plug supported -->
		<knob  type="scalar" setupType="oneof" name="SataExternal_3" varstoreIndex="04" prompt="  External" description="Marks this port as external." size="1" offset="0x0069" depex="Sif( PchSata _EQU_ 0 ) _AND_ Sif( PlatformType _NEQ_ 0x1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SATA And RST Configuration/  External" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="SataMechanicalSw_3" varstoreIndex="04" prompt="  Mechanical Presence Switch" description="Controls reporting if this port has an Mechanical Presence Switch.    Note: Requires hardware support." size="1" offset="0x0059" depex="Sif( PchSata _EQU_ 0 ) _AND_ Sif( PlatformType _NEQ_ 0x1 ) _AND_ Sif( SataHotPlug_3 _EQU_ 0 OR SataMpsPresent_3 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SATA And RST Configuration/  Mechanical Presence Switch" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="SataSpinUp_3" varstoreIndex="04" prompt="  Spin Up Device" description="If enabled for any of ports Staggerred Spin Up will be performed and only the drives which have this option enabled will spin up at boot. Otherwise all drives spin up at boot." size="1" offset="0x0061" depex="Sif( PchSata _EQU_ 0 ) _AND_ Sif( PlatformType _NEQ_ 0x1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SATA And RST Configuration/  Spin Up Device" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="SataType_3" varstoreIndex="04" prompt="  SATA Device Type" description="Identify the SATA port is connected to Solid State Drive or Hard Disk Drive" size="1" offset="0x0071" depex="Sif( PchSata _EQU_ 0 ) _AND_ Sif( PlatformType _NEQ_ 0x1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SATA And RST Configuration/  SATA Device Type" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Hard Disk Drive" value="0x0"/>
				<option text="Solid State Drive" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="SataTopology_3" varstoreIndex="04" prompt="  Topology" description="Identify the SATA Topology if it is Default or ISATA or Flex or DirectConnect or M2" size="1" offset="0x0079" depex="Sif( PchSata _EQU_ 0 ) _AND_ Sif( PlatformType _NEQ_ 0x1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SATA And RST Configuration/  Topology" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Unknown" value="0x0"/>
				<option text="ISATA" value="0x1"/>
				<option text="Direct Connect" value="0x2"/>
				<option text="Flex" value="0x3"/>
				<option text="M2" value="0x4"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PxDevSlp_3" varstoreIndex="04" prompt="  SATA Port 3 DevSlp" description="Enable/Disable SATA Port 3 DevSlp. For DevSlp to work, both hard drive and SATA port need to support DevSlp function, otherwise an unexpected behavior might happen. Please check board design before enabling it." size="1" offset="0x0093" depex="Sif( PchSata _EQU_ 0 ) _AND_ Sif( PlatformType _NEQ_ 0x1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SATA And RST Configuration/  SATA Port 3 DevSlp" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="EnableDitoConfig_3" varstoreIndex="04" prompt="  DITO Configuration" description="Enable/Disable DITO Configuration" size="1" offset="0x009B" depex="Sif( PchSata _EQU_ 0 ) _AND_ Sif( PlatformType _NEQ_ 0x1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SATA And RST Configuration/  DITO Configuration" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="DitoVal_3" varstoreIndex="04" prompt="  DITO Value" description="DITO Value" size="2" offset="0x00A6" depex="Sif( PchSata _EQU_ 0 ) _AND_ Sif( PlatformType _NEQ_ 0x1 ) _AND_ Gif( EnableDitoConfig_3 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SATA And RST Configuration/  DITO Value" default="0x0271" CurrentVal="0x0271" min="0x0" max="0x3FF" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="DmVal_3" varstoreIndex="04" prompt="  DM Value" description="DM Value" size="1" offset="0x00B3" depex="Sif( PchSata _EQU_ 0 ) _AND_ Sif( PlatformType _NEQ_ 0x1 ) _AND_ Gif( EnableDitoConfig_3 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SATA And RST Configuration/  DM Value" default="0x0F" CurrentVal="0x0F" min="0x0" max="0xF" step="0x0"/>
		<!-- Serial ATA Port 4: INTEL SSDSC2CW (240.0GB) -->
		<!--   Software Preserve: SUPPORTED -->
		<knob  type="scalar" setupType="oneof" name="SataPort_4" varstoreIndex="04" prompt="  Port 4" description="Enable or Disable SATA Port" size="1" offset="0x004A" depex="Sif( PchSata _EQU_ 0 ) _AND_ Sif( PlatformType _NEQ_ 0x1 ) _AND_ Sif( _LIST_ SataTestMode _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SATA And RST Configuration/  Port 4" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="SataHotPlug_4" varstoreIndex="04" prompt="  Hot Plug" description="Designates this port as Hot Pluggable." size="1" offset="0x0052" depex="Sif( PchSata _EQU_ 0 ) _AND_ Sif( PlatformType _NEQ_ 0x1 ) _AND_ Sif( SataExternal_4 _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SATA And RST Configuration/  Hot Plug" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<!--   Configured as eSATA: Hot Plug supported -->
		<knob  type="scalar" setupType="oneof" name="SataExternal_4" varstoreIndex="04" prompt="  External" description="Marks this port as external." size="1" offset="0x006A" depex="Sif( PchSata _EQU_ 0 ) _AND_ Sif( PlatformType _NEQ_ 0x1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SATA And RST Configuration/  External" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="SataMechanicalSw_4" varstoreIndex="04" prompt="  Mechanical Presence Switch" description="Controls reporting if this port has an Mechanical Presence Switch.    Note: Requires hardware support." size="1" offset="0x005A" depex="Sif( PchSata _EQU_ 0 ) _AND_ Sif( PlatformType _NEQ_ 0x1 ) _AND_ Sif( SataHotPlug_4 _EQU_ 0 OR SataMpsPresent_4 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SATA And RST Configuration/  Mechanical Presence Switch" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="SataSpinUp_4" varstoreIndex="04" prompt="  Spin Up Device" description="If enabled for any of ports Staggerred Spin Up will be performed and only the drives which have this option enabled will spin up at boot. Otherwise all drives spin up at boot." size="1" offset="0x0062" depex="Sif( PchSata _EQU_ 0 ) _AND_ Sif( PlatformType _NEQ_ 0x1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SATA And RST Configuration/  Spin Up Device" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="SataType_4" varstoreIndex="04" prompt="  SATA Device Type" description="Identify the SATA port is connected to Solid State Drive or Hard Disk Drive" size="1" offset="0x0072" depex="Sif( PchSata _EQU_ 0 ) _AND_ Sif( PlatformType _NEQ_ 0x1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SATA And RST Configuration/  SATA Device Type" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Hard Disk Drive" value="0x0"/>
				<option text="Solid State Drive" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="SataTopology_4" varstoreIndex="04" prompt="  Topology" description="Identify the SATA Topology if it is Default or ISATA or Flex or DirectConnect or M2" size="1" offset="0x007A" depex="Sif( PchSata _EQU_ 0 ) _AND_ Sif( PlatformType _NEQ_ 0x1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SATA And RST Configuration/  Topology" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Unknown" value="0x0"/>
				<option text="ISATA" value="0x1"/>
				<option text="Direct Connect" value="0x2"/>
				<option text="Flex" value="0x3"/>
				<option text="M2" value="0x4"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PxDevSlp_4" varstoreIndex="04" prompt="  SATA Port 4 DevSlp" description="Enable/Disable SATA Port 4 DevSlp. For DevSlp to work, both hard drive and SATA port need to support DevSlp function, otherwise an unexpected behavior might happen. Please check board design before enabling it." size="1" offset="0x0094" depex="Sif( PchSata _EQU_ 0 ) _AND_ Sif( PlatformType _NEQ_ 0x1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SATA And RST Configuration/  SATA Port 4 DevSlp" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="EnableDitoConfig_4" varstoreIndex="04" prompt="  DITO Configuration" description="Enable/Disable DITO Configuration" size="1" offset="0x009C" depex="Sif( PchSata _EQU_ 0 ) _AND_ Sif( PlatformType _NEQ_ 0x1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SATA And RST Configuration/  DITO Configuration" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="DitoVal_4" varstoreIndex="04" prompt="  DITO Value" description="DITO Value" size="2" offset="0x00A8" depex="Sif( PchSata _EQU_ 0 ) _AND_ Sif( PlatformType _NEQ_ 0x1 ) _AND_ Gif( EnableDitoConfig_4 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SATA And RST Configuration/  DITO Value" default="0x0271" CurrentVal="0x0271" min="0x0" max="0x3FF" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="DmVal_4" varstoreIndex="04" prompt="  DM Value" description="DM Value" size="1" offset="0x00B4" depex="Sif( PchSata _EQU_ 0 ) _AND_ Sif( PlatformType _NEQ_ 0x1 ) _AND_ Gif( EnableDitoConfig_4 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SATA And RST Configuration/  DM Value" default="0x0F" CurrentVal="0x0F" min="0x0" max="0xF" step="0x0"/>
		<!-- Serial ATA Port 5: Empty -->
		<!--   Software Preserve: Unknown -->
		<knob  type="scalar" setupType="oneof" name="SataPort_5" varstoreIndex="04" prompt="  Port 5" description="Enable or Disable SATA Port" size="1" offset="0x004B" depex="Sif( PchSata _EQU_ 0 ) _AND_ Sif( PlatformType _NEQ_ 0x1 ) _AND_ Sif( _LIST_ SataTestMode _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SATA And RST Configuration/  Port 5" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="SataHotPlug_5" varstoreIndex="04" prompt="  Hot Plug" description="Designates this port as Hot Pluggable." size="1" offset="0x0053" depex="Sif( PchSata _EQU_ 0 ) _AND_ Sif( PlatformType _NEQ_ 0x1 ) _AND_ Sif( SataExternal_5 _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SATA And RST Configuration/  Hot Plug" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<!--   Configured as eSATA: Hot Plug supported -->
		<knob  type="scalar" setupType="oneof" name="SataExternal_5" varstoreIndex="04" prompt="  External" description="Marks this port as external." size="1" offset="0x006B" depex="Sif( PchSata _EQU_ 0 ) _AND_ Sif( PlatformType _NEQ_ 0x1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SATA And RST Configuration/  External" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="SataMechanicalSw_5" varstoreIndex="04" prompt="  Mechanical Presence Switch" description="Controls reporting if this port has an Mechanical Presence Switch.    Note: Requires hardware support." size="1" offset="0x005B" depex="Sif( PchSata _EQU_ 0 ) _AND_ Sif( PlatformType _NEQ_ 0x1 ) _AND_ Sif( SataHotPlug_5 _EQU_ 0 OR SataMpsPresent_5 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SATA And RST Configuration/  Mechanical Presence Switch" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="SataSpinUp_5" varstoreIndex="04" prompt="  Spin Up Device" description="If enabled for any of ports Staggerred Spin Up will be performed and only the drives which have this option enabled will spin up at boot. Otherwise all drives spin up at boot." size="1" offset="0x0063" depex="Sif( PchSata _EQU_ 0 ) _AND_ Sif( PlatformType _NEQ_ 0x1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SATA And RST Configuration/  Spin Up Device" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="SataType_5" varstoreIndex="04" prompt="  SATA Device Type" description="Identify the SATA port is connected to Solid State Drive or Hard Disk Drive" size="1" offset="0x0073" depex="Sif( PchSata _EQU_ 0 ) _AND_ Sif( PlatformType _NEQ_ 0x1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SATA And RST Configuration/  SATA Device Type" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Hard Disk Drive" value="0x0"/>
				<option text="Solid State Drive" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="SataTopology_5" varstoreIndex="04" prompt="  Topology" description="Identify the SATA Topology if it is Default or ISATA or Flex or DirectConnect or M2" size="1" offset="0x007B" depex="Sif( PchSata _EQU_ 0 ) _AND_ Sif( PlatformType _NEQ_ 0x1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SATA And RST Configuration/  Topology" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Unknown" value="0x0"/>
				<option text="ISATA" value="0x1"/>
				<option text="Direct Connect" value="0x2"/>
				<option text="Flex" value="0x3"/>
				<option text="M2" value="0x4"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PxDevSlp_5" varstoreIndex="04" prompt="  SATA Port 5 DevSlp" description="Enable/Disable SATA Port 5 DevSlp. For DevSlp to work, both hard drive and SATA port need to support DevSlp function, otherwise an unexpected behavior might happen. Please check board design before enabling it." size="1" offset="0x0095" depex="Sif( PchSata _EQU_ 0 ) _AND_ Sif( PlatformType _NEQ_ 0x1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SATA And RST Configuration/  SATA Port 5 DevSlp" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="EnableDitoConfig_5" varstoreIndex="04" prompt="  DITO Configuration" description="Enable/Disable DITO Configuration" size="1" offset="0x009D" depex="Sif( PchSata _EQU_ 0 ) _AND_ Sif( PlatformType _NEQ_ 0x1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SATA And RST Configuration/  DITO Configuration" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="DitoVal_5" varstoreIndex="04" prompt="  DITO Value" description="DITO Value" size="2" offset="0x00AA" depex="Sif( PchSata _EQU_ 0 ) _AND_ Sif( PlatformType _NEQ_ 0x1 ) _AND_ Gif( EnableDitoConfig_5 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SATA And RST Configuration/  DITO Value" default="0x0271" CurrentVal="0x0271" min="0x0" max="0x3FF" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="DmVal_5" varstoreIndex="04" prompt="  DM Value" description="DM Value" size="1" offset="0x00B5" depex="Sif( PchSata _EQU_ 0 ) _AND_ Sif( PlatformType _NEQ_ 0x1 ) _AND_ Gif( EnableDitoConfig_5 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SATA And RST Configuration/  DM Value" default="0x0F" CurrentVal="0x0F" min="0x0" max="0xF" step="0x0"/>
		<!-- Serial ATA Port 6: Empty -->
		<!--   Software Preserve: Unknown -->
		<knob  type="scalar" setupType="oneof" name="SataPort_6" varstoreIndex="04" prompt="  Port 6" description="Enable or Disable SATA Port" size="1" offset="0x004C" depex="Sif( PchSata _EQU_ 0 ) _AND_ Sif( PlatformType _NEQ_ 0x1 ) _AND_ Sif( _LIST_ SataTestMode _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SATA And RST Configuration/  Port 6" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="SataHotPlug_6" varstoreIndex="04" prompt="  Hot Plug" description="Designates this port as Hot Pluggable." size="1" offset="0x0054" depex="Sif( PchSata _EQU_ 0 ) _AND_ Sif( PlatformType _NEQ_ 0x1 ) _AND_ Sif( SataExternal_6 _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SATA And RST Configuration/  Hot Plug" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<!--   Configured as eSATA: Hot Plug supported -->
		<knob  type="scalar" setupType="oneof" name="SataExternal_6" varstoreIndex="04" prompt="  External" description="Marks this port as external." size="1" offset="0x006C" depex="Sif( PchSata _EQU_ 0 ) _AND_ Sif( PlatformType _NEQ_ 0x1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SATA And RST Configuration/  External" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="SataMechanicalSw_6" varstoreIndex="04" prompt="  Mechanical Presence Switch" description="Controls reporting if this port has an Mechanical Presence Switch.    Note: Requires hardware support." size="1" offset="0x005C" depex="Sif( PchSata _EQU_ 0 ) _AND_ Sif( PlatformType _NEQ_ 0x1 ) _AND_ Sif( SataHotPlug_6 _EQU_ 0 OR SataMpsPresent_6 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SATA And RST Configuration/  Mechanical Presence Switch" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="SataSpinUp_6" varstoreIndex="04" prompt="  Spin Up Device" description="If enabled for any of ports Staggerred Spin Up will be performed and only the drives which have this option enabled will spin up at boot. Otherwise all drives spin up at boot." size="1" offset="0x0064" depex="Sif( PchSata _EQU_ 0 ) _AND_ Sif( PlatformType _NEQ_ 0x1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SATA And RST Configuration/  Spin Up Device" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="SataType_6" varstoreIndex="04" prompt="  SATA Device Type" description="Identify the SATA port is connected to Solid State Drive or Hard Disk Drive" size="1" offset="0x0074" depex="Sif( PchSata _EQU_ 0 ) _AND_ Sif( PlatformType _NEQ_ 0x1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SATA And RST Configuration/  SATA Device Type" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Hard Disk Drive" value="0x0"/>
				<option text="Solid State Drive" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="SataTopology_6" varstoreIndex="04" prompt="  Topology" description="Identify the SATA Topology if it is Default or ISATA or Flex or DirectConnect or M2" size="1" offset="0x007C" depex="Sif( PchSata _EQU_ 0 ) _AND_ Sif( PlatformType _NEQ_ 0x1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SATA And RST Configuration/  Topology" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Unknown" value="0x0"/>
				<option text="ISATA" value="0x1"/>
				<option text="Direct Connect" value="0x2"/>
				<option text="Flex" value="0x3"/>
				<option text="M2" value="0x4"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PxDevSlp_6" varstoreIndex="04" prompt="  SATA Port 6 DevSlp" description="Enable/Disable SATA Port 6 DevSlp. For DevSlp to work, both hard drive and SATA port need to support DevSlp function, otherwise an unexpected behavior might happen. Please check board design before enabling it." size="1" offset="0x0096" depex="Sif( PchSata _EQU_ 0 ) _AND_ Sif( PlatformType _NEQ_ 0x1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SATA And RST Configuration/  SATA Port 6 DevSlp" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="EnableDitoConfig_6" varstoreIndex="04" prompt="  DITO Configuration" description="Enable/Disable DITO Configuration" size="1" offset="0x009E" depex="Sif( PchSata _EQU_ 0 ) _AND_ Sif( PlatformType _NEQ_ 0x1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SATA And RST Configuration/  DITO Configuration" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="DitoVal_6" varstoreIndex="04" prompt="  DITO Value" description="DITO Value" size="2" offset="0x00AC" depex="Sif( PchSata _EQU_ 0 ) _AND_ Sif( PlatformType _NEQ_ 0x1 ) _AND_ Gif( EnableDitoConfig_6 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SATA And RST Configuration/  DITO Value" default="0x0271" CurrentVal="0x0271" min="0x0" max="0x3FF" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="DmVal_6" varstoreIndex="04" prompt="  DM Value" description="DM Value" size="1" offset="0x00B6" depex="Sif( PchSata _EQU_ 0 ) _AND_ Sif( PlatformType _NEQ_ 0x1 ) _AND_ Gif( EnableDitoConfig_6 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SATA And RST Configuration/  DM Value" default="0x0F" CurrentVal="0x0F" min="0x0" max="0xF" step="0x0"/>
		<!-- Serial ATA Port 7: Empty -->
		<!--   Software Preserve: Unknown -->
		<knob  type="scalar" setupType="oneof" name="SataPort_7" varstoreIndex="04" prompt="  Port 7" description="Enable or Disable SATA Port" size="1" offset="0x004D" depex="Sif( PchSata _EQU_ 0 ) _AND_ Sif( PlatformType _NEQ_ 0x1 ) _AND_ Sif( _LIST_ SataTestMode _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SATA And RST Configuration/  Port 7" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="SataHotPlug_7" varstoreIndex="04" prompt="  Hot Plug" description="Designates this port as Hot Pluggable." size="1" offset="0x0055" depex="Sif( PchSata _EQU_ 0 ) _AND_ Sif( PlatformType _NEQ_ 0x1 ) _AND_ Sif( SataExternal_7 _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SATA And RST Configuration/  Hot Plug" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<!--   Configured as eSATA: Hot Plug supported -->
		<knob  type="scalar" setupType="oneof" name="SataExternal_7" varstoreIndex="04" prompt="  External" description="Marks this port as external." size="1" offset="0x006D" depex="Sif( PchSata _EQU_ 0 ) _AND_ Sif( PlatformType _NEQ_ 0x1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SATA And RST Configuration/  External" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="SataMechanicalSw_7" varstoreIndex="04" prompt="  Mechanical Presence Switch" description="Controls reporting if this port has an Mechanical Presence Switch.    Note: Requires hardware support." size="1" offset="0x005D" depex="Sif( PchSata _EQU_ 0 ) _AND_ Sif( PlatformType _NEQ_ 0x1 ) _AND_ Sif( SataHotPlug_7 _EQU_ 0 OR SataMpsPresent_7 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SATA And RST Configuration/  Mechanical Presence Switch" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="SataSpinUp_7" varstoreIndex="04" prompt="  Spin Up Device" description="If enabled for any of ports Staggerred Spin Up will be performed and only the drives which have this option enabled will spin up at boot. Otherwise all drives spin up at boot." size="1" offset="0x0065" depex="Sif( PchSata _EQU_ 0 ) _AND_ Sif( PlatformType _NEQ_ 0x1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SATA And RST Configuration/  Spin Up Device" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="SataType_7" varstoreIndex="04" prompt="  SATA Device Type" description="Identify the SATA port is connected to Solid State Drive or Hard Disk Drive" size="1" offset="0x0075" depex="Sif( PchSata _EQU_ 0 ) _AND_ Sif( PlatformType _NEQ_ 0x1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SATA And RST Configuration/  SATA Device Type" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Hard Disk Drive" value="0x0"/>
				<option text="Solid State Drive" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="SataTopology_7" varstoreIndex="04" prompt="  Topology" description="Identify the SATA Topology if it is Default or ISATA or Flex or DirectConnect or M2" size="1" offset="0x007D" depex="Sif( PchSata _EQU_ 0 ) _AND_ Sif( PlatformType _NEQ_ 0x1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SATA And RST Configuration/  Topology" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Unknown" value="0x0"/>
				<option text="ISATA" value="0x1"/>
				<option text="Direct Connect" value="0x2"/>
				<option text="Flex" value="0x3"/>
				<option text="M2" value="0x4"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PxDevSlp_7" varstoreIndex="04" prompt="  SATA Port 7 DevSlp" description="Enable/Disable SATA Port 7 DevSlp. For DevSlp to work, both hard drive and SATA port need to support DevSlp function, otherwise an unexpected behavior might happen. Please check board design before enabling it." size="1" offset="0x0097" depex="Sif( PchSata _EQU_ 0 ) _AND_ Sif( PlatformType _NEQ_ 0x1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SATA And RST Configuration/  SATA Port 7 DevSlp" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="EnableDitoConfig_7" varstoreIndex="04" prompt="  DITO Configuration" description="Enable/Disable DITO Configuration" size="1" offset="0x009F" depex="Sif( PchSata _EQU_ 0 ) _AND_ Sif( PlatformType _NEQ_ 0x1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SATA And RST Configuration/  DITO Configuration" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="DitoVal_7" varstoreIndex="04" prompt="  DITO Value" description="DITO Value" size="2" offset="0x00AE" depex="Sif( PchSata _EQU_ 0 ) _AND_ Sif( PlatformType _NEQ_ 0x1 ) _AND_ Gif( EnableDitoConfig_7 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SATA And RST Configuration/  DITO Value" default="0x0271" CurrentVal="0x0271" min="0x0" max="0x3FF" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="DmVal_7" varstoreIndex="04" prompt="  DM Value" description="DM Value" size="1" offset="0x00B7" depex="Sif( PchSata _EQU_ 0 ) _AND_ Sif( PlatformType _NEQ_ 0x1 ) _AND_ Gif( EnableDitoConfig_7 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SATA And RST Configuration/  DM Value" default="0x0F" CurrentVal="0x0F" min="0x0" max="0xF" step="0x0"/>
		<!-- Form: Software Feature Mask Configuration -->
		<!-- Software Feature Mask Configuration -->
		<knob  type="scalar" setupType="oneof" name="SataHddlk" varstoreIndex="04" prompt="HDD Unlock" description="If enabled, indicates that the HDD password unlock in the OS is enabled." size="1" offset="0x0084" depex="Sif( PchSata _EQU_ 0 ) _AND_ Sif( _LIST_ SataTestMode _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SATA And RST Configuration/Software Feature Mask Configuration/HDD Unlock" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="SataLedl" varstoreIndex="04" prompt="LED Locate" description="If enabled, indicates that the LED/SGPIO hardware is attached and ping to locate feature is enabled on the OS." size="1" offset="0x0085" depex="Sif( PchSata _EQU_ 0 ) _AND_ Sif( _LIST_ SataTestMode _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SATA And RST Configuration/Software Feature Mask Configuration/LED Locate" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="SataLegacyOrom" varstoreIndex="04" prompt="Use RST Legacy OROM" description="Use RST Legacy OROM when CSM is Enabled." size="1" offset="0x008A" depex="Sif( PchSata _EQU_ 0 ) _AND_ Sif( _LIST_ SataTestMode _EQU_ 1 ) _AND_ Sif( SataInterfaceMode _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SATA And RST Configuration/Software Feature Mask Configuration/Use RST Legacy OROM" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="SataRaidR0" varstoreIndex="04" prompt="RAID0" description="Enable/Disable RAID0 feature." size="1" offset="0x007E" depex="Sif( PchSata _EQU_ 0 ) _AND_ Sif( _LIST_ SataTestMode _EQU_ 1 ) _AND_ Sif( SataInterfaceMode _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SATA And RST Configuration/Software Feature Mask Configuration/RAID0" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="SataRaidR1" varstoreIndex="04" prompt="RAID1" description="Enable/Disable RAID1 feature." size="1" offset="0x007F" depex="Sif( PchSata _EQU_ 0 ) _AND_ Sif( _LIST_ SataTestMode _EQU_ 1 ) _AND_ Sif( SataInterfaceMode _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SATA And RST Configuration/Software Feature Mask Configuration/RAID1" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="SataRaidR10" varstoreIndex="04" prompt="RAID10" description="Enable/Disable RAID10 feature." size="1" offset="0x0080" depex="Sif( PchSata _EQU_ 0 ) _AND_ Sif( _LIST_ SataTestMode _EQU_ 1 ) _AND_ Sif( SataInterfaceMode _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SATA And RST Configuration/Software Feature Mask Configuration/RAID10" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="SataRaidR5" varstoreIndex="04" prompt="RAID5" description="Enable/Disable RAID5 feature." size="1" offset="0x0081" depex="Sif( PchSata _EQU_ 0 ) _AND_ Sif( _LIST_ SataTestMode _EQU_ 1 ) _AND_ Sif( SataInterfaceMode _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SATA And RST Configuration/Software Feature Mask Configuration/RAID5" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="SataRaidIrrt" varstoreIndex="04" prompt="Intel Rapid Recovery Technology" description="Enable/Disable Intel Rapid Recovery Technology." size="1" offset="0x0082" depex="Sif( PchSata _EQU_ 0 ) _AND_ Sif( _LIST_ SataTestMode _EQU_ 1 ) _AND_ Sif( SataInterfaceMode _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SATA And RST Configuration/Software Feature Mask Configuration/Intel Rapid Recovery Technology" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="SataRaidOub" varstoreIndex="04" prompt="OROM UI and BANNER" description="If enabled, then the OROM UI is shown. Otherwise, no OROM banner or information will be displayed if all disks and RAID volumes are Normal." size="1" offset="0x0083" depex="Sif( PchSata _EQU_ 0 ) _AND_ Sif( _LIST_ SataTestMode _EQU_ 1 ) _AND_ Sif( SataInterfaceMode _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SATA And RST Configuration/Software Feature Mask Configuration/OROM UI and BANNER" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="SataRaidIooe" varstoreIndex="04" prompt="IRRT Only on eSATA" description="If enabled, then only IRRT volumes can span internal and eSATA drives. If disabled, then any RAID volume can span internal and eSATA drives." size="1" offset="0x0086" depex="Sif( PchSata _EQU_ 0 ) _AND_ Sif( _LIST_ SataTestMode _EQU_ 1 ) _AND_ Sif( SataInterfaceMode _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SATA And RST Configuration/Software Feature Mask Configuration/IRRT Only on eSATA" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="SataRaidSrt" varstoreIndex="04" prompt="Smart Response Technology" description="Enabled/Disable Smart Response Technology feature" size="1" offset="0x0087" depex="Sif( PchSata _EQU_ 0 ) _AND_ Sif( _LIST_ SataTestMode _EQU_ 1 ) _AND_ Sif( SataInterfaceMode _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SATA And RST Configuration/Software Feature Mask Configuration/Smart Response Technology" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="SataRaidOromDelay" varstoreIndex="04" prompt="OROM UI Normal Delay" description="Select the delay time of the OROM UI Splash Screen in a normal status" size="1" offset="0x0088" depex="Sif( PchSata _EQU_ 0 ) _AND_ Sif( _LIST_ SataTestMode _EQU_ 1 ) _AND_ Sif( SataInterfaceMode _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SATA And RST Configuration/Software Feature Mask Configuration/OROM UI Normal Delay" default="0x00" CurrentVal="0x00">
			<options>
				<option text="2 secs" value="0x0"/>
				<option text="4 secs" value="0x1"/>
				<option text="6 secs" value="0x2"/>
				<option text="8 secs" value="0x3"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="SataRstForceForm" varstoreIndex="04" prompt="RST Force Form" description="Enable/Disable Form for Intel Rapid Storage Technology." size="1" offset="0x0089" depex="Sif( PchSata _EQU_ 0 ) _AND_ Sif( _LIST_ SataTestMode _EQU_ 1 ) _AND_ Sif( SataInterfaceMode _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SATA And RST Configuration/Software Feature Mask Configuration/RST Force Form" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="SataRstOptaneMemory" varstoreIndex="04" prompt="System Acceleration with Intel(R) Optane(TM) Memory" description="Enable/Disable System Acceleration with Intel(R) Optane(TM) Memory feature." size="1" offset="0x008B" depex="Sif( PchSata _EQU_ 0 ) _AND_ Sif( _LIST_ SataTestMode _EQU_ 1 ) _AND_ Sif( SataInterfaceMode _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SATA And RST Configuration/Software Feature Mask Configuration/System Acceleration with Intel(R) Optane(TM) Memory" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="SataRstCpuAttachedStorage" varstoreIndex="04" prompt="CPU Attached Storage" description="Enable/Disable CPU Attached Storage feature" size="1" offset="0x008C" depex="Sif( PchSata _EQU_ 0 ) _AND_ Sif( _LIST_ SataTestMode _EQU_ 1 ) _AND_ Sif( SataInterfaceMode _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SATA And RST Configuration/Software Feature Mask Configuration/CPU Attached Storage" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<!-- Form: PCI Express Gen3 Eq Lanes -->
		<knob type="scalar" setupType="numeric" name="PcieLaneCm_0" varstoreIndex="04" prompt="PCIE1  Cm" description="" size="1" offset="0x0336" depex="TRUE" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Gen3 Eq Lanes/PCIE1  Cm" default="0x06" CurrentVal="0x06" min="0x0" max="0x3F" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PcieLaneCp_0" varstoreIndex="04" prompt="PCIE1  Cp" description="" size="1" offset="0x034E" depex="TRUE" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Gen3 Eq Lanes/PCIE1  Cp" default="0x02" CurrentVal="0x02" min="0x0" max="0x3F" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PcieLaneCm_1" varstoreIndex="04" prompt="PCIE2  Cm" description="" size="1" offset="0x0337" depex="TRUE" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Gen3 Eq Lanes/PCIE2  Cm" default="0x06" CurrentVal="0x06" min="0x0" max="0x3F" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PcieLaneCp_1" varstoreIndex="04" prompt="PCIE2  Cp" description="" size="1" offset="0x034F" depex="TRUE" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Gen3 Eq Lanes/PCIE2  Cp" default="0x02" CurrentVal="0x02" min="0x0" max="0x3F" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PcieLaneCm_2" varstoreIndex="04" prompt="PCIE3  Cm" description="" size="1" offset="0x0338" depex="TRUE" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Gen3 Eq Lanes/PCIE3  Cm" default="0x06" CurrentVal="0x06" min="0x0" max="0x3F" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PcieLaneCp_2" varstoreIndex="04" prompt="PCIE3  Cp" description="" size="1" offset="0x0350" depex="TRUE" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Gen3 Eq Lanes/PCIE3  Cp" default="0x02" CurrentVal="0x02" min="0x0" max="0x3F" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PcieLaneCm_3" varstoreIndex="04" prompt="PCIE4  Cm" description="" size="1" offset="0x0339" depex="TRUE" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Gen3 Eq Lanes/PCIE4  Cm" default="0x06" CurrentVal="0x06" min="0x0" max="0x3F" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PcieLaneCp_3" varstoreIndex="04" prompt="PCIE4  Cp" description="" size="1" offset="0x0351" depex="TRUE" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Gen3 Eq Lanes/PCIE4  Cp" default="0x02" CurrentVal="0x02" min="0x0" max="0x3F" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PcieLaneCm_4" varstoreIndex="04" prompt="PCIE5  Cm" description="" size="1" offset="0x033A" depex="TRUE" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Gen3 Eq Lanes/PCIE5  Cm" default="0x06" CurrentVal="0x06" min="0x0" max="0x3F" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PcieLaneCp_4" varstoreIndex="04" prompt="PCIE5  Cp" description="" size="1" offset="0x0352" depex="TRUE" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Gen3 Eq Lanes/PCIE5  Cp" default="0x02" CurrentVal="0x02" min="0x0" max="0x3F" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PcieLaneCm_5" varstoreIndex="04" prompt="PCIE6  Cm" description="" size="1" offset="0x033B" depex="TRUE" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Gen3 Eq Lanes/PCIE6  Cm" default="0x06" CurrentVal="0x06" min="0x0" max="0x3F" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PcieLaneCp_5" varstoreIndex="04" prompt="PCIE6  Cp" description="" size="1" offset="0x0353" depex="TRUE" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Gen3 Eq Lanes/PCIE6  Cp" default="0x02" CurrentVal="0x02" min="0x0" max="0x3F" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PcieLaneCm_6" varstoreIndex="04" prompt="PCIE7  Cm" description="" size="1" offset="0x033C" depex="TRUE" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Gen3 Eq Lanes/PCIE7  Cm" default="0x06" CurrentVal="0x06" min="0x0" max="0x3F" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PcieLaneCp_6" varstoreIndex="04" prompt="PCIE7  Cp" description="" size="1" offset="0x0354" depex="TRUE" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Gen3 Eq Lanes/PCIE7  Cp" default="0x02" CurrentVal="0x02" min="0x0" max="0x3F" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PcieLaneCm_7" varstoreIndex="04" prompt="PCIE8  Cm" description="" size="1" offset="0x033D" depex="TRUE" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Gen3 Eq Lanes/PCIE8  Cm" default="0x06" CurrentVal="0x06" min="0x0" max="0x3F" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PcieLaneCp_7" varstoreIndex="04" prompt="PCIE8  Cp" description="" size="1" offset="0x0355" depex="TRUE" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Gen3 Eq Lanes/PCIE8  Cp" default="0x02" CurrentVal="0x02" min="0x0" max="0x3F" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PcieLaneCm_8" varstoreIndex="04" prompt="PCIE9  Cm" description="" size="1" offset="0x033E" depex="TRUE" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Gen3 Eq Lanes/PCIE9  Cm" default="0x06" CurrentVal="0x06" min="0x0" max="0x3F" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PcieLaneCp_8" varstoreIndex="04" prompt="PCIE9  Cp" description="" size="1" offset="0x0356" depex="TRUE" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Gen3 Eq Lanes/PCIE9  Cp" default="0x02" CurrentVal="0x02" min="0x0" max="0x3F" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PcieLaneCm_9" varstoreIndex="04" prompt="PCIE10 Cm" description="" size="1" offset="0x033F" depex="TRUE" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Gen3 Eq Lanes/PCIE10 Cm" default="0x06" CurrentVal="0x06" min="0x0" max="0x3F" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PcieLaneCp_9" varstoreIndex="04" prompt="PCIE10 Cp" description="" size="1" offset="0x0357" depex="TRUE" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Gen3 Eq Lanes/PCIE10 Cp" default="0x02" CurrentVal="0x02" min="0x0" max="0x3F" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PcieLaneCm_10" varstoreIndex="04" prompt="PCIE11 Cm" description="" size="1" offset="0x0340" depex="TRUE" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Gen3 Eq Lanes/PCIE11 Cm" default="0x06" CurrentVal="0x06" min="0x0" max="0x3F" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PcieLaneCp_10" varstoreIndex="04" prompt="PCIE11 Cp" description="" size="1" offset="0x0358" depex="TRUE" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Gen3 Eq Lanes/PCIE11 Cp" default="0x02" CurrentVal="0x02" min="0x0" max="0x3F" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PcieLaneCm_11" varstoreIndex="04" prompt="PCIE12 Cm" description="" size="1" offset="0x0341" depex="TRUE" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Gen3 Eq Lanes/PCIE12 Cm" default="0x06" CurrentVal="0x06" min="0x0" max="0x3F" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PcieLaneCp_11" varstoreIndex="04" prompt="PCIE12 Cp" description="" size="1" offset="0x0359" depex="TRUE" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Gen3 Eq Lanes/PCIE12 Cp" default="0x02" CurrentVal="0x02" min="0x0" max="0x3F" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PcieLaneCm_12" varstoreIndex="04" prompt="PCIE13 Cm" description="" size="1" offset="0x0342" depex="TRUE" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Gen3 Eq Lanes/PCIE13 Cm" default="0x06" CurrentVal="0x06" min="0x0" max="0x3F" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PcieLaneCp_12" varstoreIndex="04" prompt="PCIE13 Cp" description="" size="1" offset="0x035A" depex="TRUE" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Gen3 Eq Lanes/PCIE13 Cp" default="0x02" CurrentVal="0x02" min="0x0" max="0x3F" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PcieLaneCm_13" varstoreIndex="04" prompt="PCIE14 Cm" description="" size="1" offset="0x0343" depex="TRUE" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Gen3 Eq Lanes/PCIE14 Cm" default="0x06" CurrentVal="0x06" min="0x0" max="0x3F" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PcieLaneCp_13" varstoreIndex="04" prompt="PCIE14 Cp" description="" size="1" offset="0x035B" depex="TRUE" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Gen3 Eq Lanes/PCIE14 Cp" default="0x02" CurrentVal="0x02" min="0x0" max="0x3F" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PcieLaneCm_14" varstoreIndex="04" prompt="PCIE15 Cm" description="" size="1" offset="0x0344" depex="TRUE" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Gen3 Eq Lanes/PCIE15 Cm" default="0x06" CurrentVal="0x06" min="0x0" max="0x3F" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PcieLaneCp_14" varstoreIndex="04" prompt="PCIE15 Cp" description="" size="1" offset="0x035C" depex="TRUE" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Gen3 Eq Lanes/PCIE15 Cp" default="0x02" CurrentVal="0x02" min="0x0" max="0x3F" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PcieLaneCm_15" varstoreIndex="04" prompt="PCIE16 Cm" description="" size="1" offset="0x0345" depex="TRUE" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Gen3 Eq Lanes/PCIE16 Cm" default="0x06" CurrentVal="0x06" min="0x0" max="0x3F" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PcieLaneCp_15" varstoreIndex="04" prompt="PCIE16 Cp" description="" size="1" offset="0x035D" depex="TRUE" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Gen3 Eq Lanes/PCIE16 Cp" default="0x02" CurrentVal="0x02" min="0x0" max="0x3F" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PcieLaneCm_16" varstoreIndex="04" prompt="PCIE17 Cm" description="" size="1" offset="0x0346" depex="TRUE" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Gen3 Eq Lanes/PCIE17 Cm" default="0x06" CurrentVal="0x06" min="0x0" max="0x3F" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PcieLaneCp_16" varstoreIndex="04" prompt="PCIE17 Cp" description="" size="1" offset="0x035E" depex="TRUE" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Gen3 Eq Lanes/PCIE17 Cp" default="0x02" CurrentVal="0x02" min="0x0" max="0x3F" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PcieLaneCm_17" varstoreIndex="04" prompt="PCIE18 Cm" description="" size="1" offset="0x0347" depex="TRUE" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Gen3 Eq Lanes/PCIE18 Cm" default="0x06" CurrentVal="0x06" min="0x0" max="0x3F" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PcieLaneCp_17" varstoreIndex="04" prompt="PCIE18 Cp" description="" size="1" offset="0x035F" depex="TRUE" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Gen3 Eq Lanes/PCIE18 Cp" default="0x02" CurrentVal="0x02" min="0x0" max="0x3F" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PcieLaneCm_18" varstoreIndex="04" prompt="PCIE19 Cm" description="" size="1" offset="0x0348" depex="TRUE" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Gen3 Eq Lanes/PCIE19 Cm" default="0x06" CurrentVal="0x06" min="0x0" max="0x3F" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PcieLaneCp_18" varstoreIndex="04" prompt="PCIE19 Cp" description="" size="1" offset="0x0360" depex="TRUE" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Gen3 Eq Lanes/PCIE19 Cp" default="0x02" CurrentVal="0x02" min="0x0" max="0x3F" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PcieLaneCm_19" varstoreIndex="04" prompt="PCIE20 Cm" description="" size="1" offset="0x0349" depex="TRUE" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Gen3 Eq Lanes/PCIE20 Cm" default="0x06" CurrentVal="0x06" min="0x0" max="0x3F" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PcieLaneCp_19" varstoreIndex="04" prompt="PCIE20 Cp" description="" size="1" offset="0x0361" depex="TRUE" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Gen3 Eq Lanes/PCIE20 Cp" default="0x02" CurrentVal="0x02" min="0x0" max="0x3F" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="PcieSwEqOverride" varstoreIndex="04" prompt="Override SW EQ settings" description="" size="1" offset="0x03DF" depex="TRUE" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Gen3 Eq Lanes/Override SW EQ settings" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="PcieSwEqCoeffCm_0" varstoreIndex="04" prompt="Coeff0 Cm" description="" size="1" offset="0x03E0" depex="Sif( PcieSwEqOverride _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Gen3 Eq Lanes/Coeff0 Cm" default="0x04" CurrentVal="0x04" min="0x0" max="0x3F" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PcieSwEqCoeffCp_0" varstoreIndex="04" prompt="Coeff0 Cp" description="" size="1" offset="0x03E5" depex="Sif( PcieSwEqOverride _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Gen3 Eq Lanes/Coeff0 Cp" default="0x08" CurrentVal="0x08" min="0x0" max="0x3F" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PcieSwEqCoeffCm_1" varstoreIndex="04" prompt="Coeff1 Cm" description="" size="1" offset="0x03E1" depex="Sif( PcieSwEqOverride _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Gen3 Eq Lanes/Coeff1 Cm" default="0x06" CurrentVal="0x06" min="0x0" max="0x3F" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PcieSwEqCoeffCp_1" varstoreIndex="04" prompt="Coeff1 Cp" description="" size="1" offset="0x03E6" depex="Sif( PcieSwEqOverride _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Gen3 Eq Lanes/Coeff1 Cp" default="0x02" CurrentVal="0x02" min="0x0" max="0x3F" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PcieSwEqCoeffCm_2" varstoreIndex="04" prompt="Coeff2 Cm" description="" size="1" offset="0x03E2" depex="Sif( PcieSwEqOverride _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Gen3 Eq Lanes/Coeff2 Cm" default="0x08" CurrentVal="0x08" min="0x0" max="0x3F" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PcieSwEqCoeffCp_2" varstoreIndex="04" prompt="Coeff2 Cp" description="" size="1" offset="0x03E7" depex="Sif( PcieSwEqOverride _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Gen3 Eq Lanes/Coeff2 Cp" default="0x06" CurrentVal="0x06" min="0x0" max="0x3F" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PcieSwEqCoeffCm_3" varstoreIndex="04" prompt="Coeff3 Cm" description="" size="1" offset="0x03E3" depex="Sif( PcieSwEqOverride _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Gen3 Eq Lanes/Coeff3 Cm" default="0x0A" CurrentVal="0x0A" min="0x0" max="0x3F" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PcieSwEqCoeffCp_3" varstoreIndex="04" prompt="Coeff3 Cp" description="" size="1" offset="0x03E8" depex="Sif( PcieSwEqOverride _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Gen3 Eq Lanes/Coeff3 Cp" default="0x08" CurrentVal="0x08" min="0x0" max="0x3F" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PcieSwEqCoeffCm_4" varstoreIndex="04" prompt="Coeff4 Cm" description="" size="1" offset="0x03E4" depex="Sif( PcieSwEqOverride _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Gen3 Eq Lanes/Coeff4 Cm" default="0x0C" CurrentVal="0x0C" min="0x0" max="0x3F" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PcieSwEqCoeffCp_4" varstoreIndex="04" prompt="Coeff4 Cp" description="" size="1" offset="0x03E9" depex="Sif( PcieSwEqOverride _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Gen3 Eq Lanes/Coeff4 Cp" default="0x02" CurrentVal="0x02" min="0x0" max="0x3F" step="0x1"/>
		<!-- Form: PCI Express Root Port 1 -->
		<knob  type="scalar" setupType="oneof" name="PcieRootPortEn_0" varstoreIndex="04" prompt="PCI Express Root Port 1" description="Control the PCI Express Root Port." size="1" offset="0x00F6" depex="Sif( PciePortCfg_0 _NEQ_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 1/PCI Express Root Port 1" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortGen2PllL1CgDisable_0" varstoreIndex="04" prompt="Disable Gen2 Pll Shutdown and L1 Controller Power gating " description="When Enabled, disables Gen2 PLL Shutdown and L1 Controller power gating, Enable this option if using Titan Ridge A0/Alpine Ridge thunderbolt controller " size="1" offset="0x03C7" depex="Sif( PciePortCfg_0 _NEQ_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 1/Disable Gen2 Pll Shutdown and L1 Controller Power gating " default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieTopology_0" varstoreIndex="04" prompt="  Topology" description="Identify the SATA Topology if it is Default or ISATA or Flex or DirectConnect or M2" size="1" offset="0x0366" depex="Sif( PciePortCfg_0 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_0 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 1/  Topology" default="0x05" CurrentVal="0x05">
			<options>
				<option text="Board specific" value="0x5"/>
				<option text="Unknown" value="0x0"/>
				<option text="x1" value="0x1"/>
				<option text="x4" value="0x2"/>
				<option text="Sata Express" value="0x3"/>
				<option text="M2" value="0x4"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortSI_0" varstoreIndex="04" prompt="Connection Type" description="Built-In: a built-in device is connected to this rootport. SlotImplemented bit will be clear. Slot: this rootport connects to user-accessible slot. SlotImplemented bit will be set." size="1" offset="0x037E" depex="Sif( PciePortCfg_0 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_0 _EQU_ 0x0 ) _AND_ Gif( PcieRootPortHPE_0 _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 1/Connection Type" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Built-in" value="0x0"/>
				<option text="Slot" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortAspm_0" varstoreIndex="04" prompt="ASPM 0" description="Automatically enable ASPM based on reported capabilities and known issues." size="1" offset="0x010E" depex="Sif( PciePortCfg_0 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_0 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 1/ASPM 0" default="0x04" CurrentVal="0x04">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="L0s" value="0x1"/>
				<option text="L1" value="0x2"/>
				<option text="L0sL1" value="0x3"/>
				<option text="Auto" value="0x4"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortL1SubStates_0" varstoreIndex="04" prompt="L1 Substates" description="PCI Express L1 Substates settings." size="1" offset="0x0276" depex="Sif( PciePortCfg_0 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_0 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 1/L1 Substates" default="0x02" CurrentVal="0x02">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="L1.1" value="0x1"/>
				<option text="L1.1 n L1.2" value="0x2"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortEqPh3Method_0" varstoreIndex="04" prompt="Gen3 Eq Phase3 Method" description="PCIe Gen3 Equalization Phase 3 Method" size="1" offset="0x02EE" depex="Sif( PciePortCfg_0 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_0 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 1/Gen3 Eq Phase3 Method" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Hardware" value="0x1"/>
				<option text="Static Coeff." value="0x4"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="PcieRootPortUptp_0" varstoreIndex="04" prompt="UPTP" description="Upstream Port Transmitter Preset" size="1" offset="0x0306" depex="Sif( PciePortCfg_0 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_0 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 1/UPTP" default="0x05" CurrentVal="0x05" min="0x0" max="0xA" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PcieRootPortDptp_0" varstoreIndex="04" prompt="DPTP" description="Downstream Port Transmitter Preset" size="1" offset="0x031E" depex="Sif( PciePortCfg_0 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_0 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 1/DPTP" default="0x07" CurrentVal="0x07" min="0x0" max="0xA" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortACS_0" varstoreIndex="04" prompt="ACS" description="Enable/Disable Access Control Services Extended Capability" size="1" offset="0x028E" depex="Sif( PciePortCfg_0 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_0 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 1/ACS" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortPTM_0" varstoreIndex="04" prompt="PTM" description="Enable/Disable Precision Time Measurement" size="1" offset="0x02A6" depex="Sif( PciePortCfg_0 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_0 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 1/PTM" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortDPC_0" varstoreIndex="04" prompt="DPC" description="Enable/Disable Downstream Port Containment" size="1" offset="0x02BE" depex="Sif( PciePortCfg_0 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_0 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 1/DPC" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortEDPC_0" varstoreIndex="04" prompt="EDPC" description="Enable/Disable Rootport extensions for Downstream Port Containment" size="1" offset="0x02D6" depex="Sif( PciePortCfg_0 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_0 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 1/EDPC" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortURE_0" varstoreIndex="04" prompt="  URR" description="PCI Express Unsupported Request Reporting Enable/Disable." size="1" offset="0x0126" depex="Sif( PciePortCfg_0 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_0 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 1/  URR" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortFEE_0" varstoreIndex="04" prompt="  FER" description="PCI Express Device Fatal Error Reporting Enable/Disable." size="1" offset="0x013E" depex="Sif( PciePortCfg_0 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_0 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 1/  FER" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortNFE_0" varstoreIndex="04" prompt="  NFER" description="PCI Express Device Non-Fatal Error Reporting Enable/Disable." size="1" offset="0x0156" depex="Sif( PciePortCfg_0 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_0 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 1/  NFER" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortCEE_0" varstoreIndex="04" prompt="  CER" description="PCI Express Device Correctable Error Reporting Enable/Disable." size="1" offset="0x016E" depex="Sif( PciePortCfg_0 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_0 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 1/  CER" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortCTD_0" varstoreIndex="04" prompt="  CTO" description="PCI Express Completion Timer TO Enable/Disable." size="1" offset="0x0186" depex="Sif( PciePortCfg_0 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_0 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 1/  CTO" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortSFE_0" varstoreIndex="04" prompt="  SEFE" description="Root PCI Express System Error on Fatal Error Enable/Disable." size="1" offset="0x01B6" depex="Sif( PciePortCfg_0 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_0 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 1/  SEFE" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortSNE_0" varstoreIndex="04" prompt="  SENFE" description="Root PCI Express System Error on Non-Fatal Error Enable/Disable." size="1" offset="0x01CE" depex="Sif( PciePortCfg_0 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_0 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 1/  SENFE" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortSCE_0" varstoreIndex="04" prompt="  SECE" description="Root PCI Express System Error on Correctable Error Enable/Disable." size="1" offset="0x01E6" depex="Sif( PciePortCfg_0 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_0 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 1/  SECE" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortPMCE_0" varstoreIndex="04" prompt="  PME SCI" description="PCI Express PME SCI Enable/Disable." size="1" offset="0x01FE" depex="Sif( PciePortCfg_0 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_0 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 1/  PME SCI" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortHPE_0" varstoreIndex="04" prompt="  Hot Plug" description="PCI Express Hot Plug Enable/Disable." size="1" offset="0x0216" depex="Sif( PciePortCfg_0 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_0 _EQU_ 0x0 ) _AND_ Gif( PcieRootPortSI_0 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 1/  Hot Plug" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortAER_0" varstoreIndex="04" prompt="  Advanced Error Reporting" description="Advanced Error Reporting Enable/Disable." size="1" offset="0x022E" depex="Sif( PciePortCfg_0 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_0 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 1/  Advanced Error Reporting" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortSpeed_0" varstoreIndex="04" prompt="PCIe Speed" description="Configure PCIe Speed" size="1" offset="0x0246" depex="Sif( PciePortCfg_0 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_0 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 1/PCIe Speed" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Auto" value="0x0"/>
				<option text="Gen1" value="0x1"/>
				<option text="Gen2" value="0x2"/>
				<option text="Gen3" value="0x3"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortTHS_0" varstoreIndex="04" prompt="  Transmitter Half Swing" description="Transmitter Half Swing Enable/Disable." size="1" offset="0x025E" depex="Sif( PciePortCfg_0 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_0 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 1/  Transmitter Half Swing" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="PcieDetectTimeoutMs_0" varstoreIndex="04" prompt="Detect Timeout" description="The number of milliseconds reference code will wait for link to exit Detect state for enabled ports before assuming there is no device and potentially disabling the port." size="2" offset="0x0396" depex="Sif( PciePortCfg_0 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_0 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 1/Detect Timeout" default="0x0000" CurrentVal="0x0000" min="0x0" max="0xFFFF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PcieExtraBusRsvd_0" varstoreIndex="04" prompt="Extra Bus Reserved" description="Extra Bus Reserved (0-7) for bridges behind this Root Bridge." size="1" offset="0x0510" depex="Sif( PciePortCfg_0 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_0 _EQU_ 0x0 ) _AND_ Sif( DiscreteTbtSupport _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 1/Extra Bus Reserved" default="0x00" CurrentVal="0x00" min="0x0" max="0x7" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PcieMemRsvd_0" varstoreIndex="04" prompt="Reserved Memory" description="Reserved Memory for this Root Bridge (1-20) MB" size="2" offset="0x0528" depex="Sif( PciePortCfg_0 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_0 _EQU_ 0x0 ) _AND_ Sif( DiscreteTbtSupport _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 1/Reserved Memory" default="0x000A" CurrentVal="0x000A" min="0x1" max="0x14" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PcieIoRsvd_0" varstoreIndex="04" prompt="Reserved I/O" description="Reserved I/O (4K/8K/12K/16K/20K) Range for this Root Bridge." size="1" offset="0x0558" depex="Sif( PciePortCfg_0 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_0 _EQU_ 0x0 ) _AND_ Sif( DiscreteTbtSupport _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 1/Reserved I/O" default="0x04" CurrentVal="0x04" min="0x4" max="0x14" step="0x4"/>
		<!-- PCH PCIe LTR Configuration -->
		<knob  type="scalar" setupType="oneof" name="PchPcieLtrEnable_0" varstoreIndex="04" prompt="LTR" description="PCH PCIE Latency Reporting Enable/Disable" size="1" offset="0x0406" depex="Sif( PciePortCfg_0 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_0 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 1/LTR" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchPcieSnoopLatencyOverrideMode_0" varstoreIndex="04" prompt="  Snoop Latency Override" description="Snoop Latency Override for PCH PCIE.  Disabled: Disable override.  Manual: Manually enter override values.  Auto (default): Maintain default BIOS flow." size="1" offset="0x0436" depex="Sif( PciePortCfg_0 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_0 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_0 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 1/  Snoop Latency Override" default="0x02" CurrentVal="0x02">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Manual" value="0x1"/>
				<option text="Auto" value="0x2"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="PchPcieSnoopLatencyOverrideValue_0" varstoreIndex="04" prompt="    Snoop Latency Value" description="LTR Snoop Latency value of PCH PCIE" size="2" offset="0x0496" depex="Sif( PciePortCfg_0 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_0 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_0 _EQU_ 0 ) _AND_ Sif( PchPcieSnoopLatencyOverrideMode_0 _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 1/    Snoop Latency Value" default="0x003C" CurrentVal="0x003C" min="0x0" max="0x3FF" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="PchPcieSnoopLatencyOverrideMultiplier_0" varstoreIndex="04" prompt="    Snoop Latency Multiplier" description="LTR Snoop Latency Multiplier of PCH PCIE" size="1" offset="0x044E" depex="Sif( PciePortCfg_0 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_0 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_0 _EQU_ 0 ) _AND_ Sif( PchPcieSnoopLatencyOverrideMode_0 _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 1/    Snoop Latency Multiplier" default="0x02" CurrentVal="0x02">
			<options>
				<option text="1 ns" value="0x0"/>
				<option text="32 ns" value="0x1"/>
				<option text="1024 ns" value="0x2"/>
				<option text="32768 ns" value="0x3"/>
				<option text="1048576 ns" value="0x4"/>
				<option text="33554432 ns" value="0x5"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchPcieNonSnoopLatencyOverrideMode_0" varstoreIndex="04" prompt="  Non Snoop Latency Override" description="Non Snoop Latency Override for PCH PCIE.  Disabled: Disable override.  Manual: Manually enter override values.  Auto (default): Maintain default BIOS flow." size="1" offset="0x0466" depex="Sif( PciePortCfg_0 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_0 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_0 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 1/  Non Snoop Latency Override" default="0x02" CurrentVal="0x02">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Manual" value="0x1"/>
				<option text="Auto" value="0x2"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="PchPcieNonSnoopLatencyOverrideValue_0" varstoreIndex="04" prompt="    Non Snoop Latency Value" description="LTR Non Snoop Latency value of PCH PCIE" size="2" offset="0x04C6" depex="Sif( PciePortCfg_0 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_0 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_0 _EQU_ 0 ) _AND_ Sif( PchPcieNonSnoopLatencyOverrideMode_0 _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 1/    Non Snoop Latency Value" default="0x003C" CurrentVal="0x003C" min="0x0" max="0x3FF" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="PchPcieNonSnoopLatencyOverrideMultiplier_0" varstoreIndex="04" prompt="    Non Snoop Latency Multiplier" description="LTR Non Snoop Latency Multiplier of PCH PCIE" size="1" offset="0x047E" depex="Sif( PciePortCfg_0 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_0 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_0 _EQU_ 0 ) _AND_ Sif( PchPcieNonSnoopLatencyOverrideMode_0 _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 1/    Non Snoop Latency Multiplier" default="0x02" CurrentVal="0x02">
			<options>
				<option text="1 ns" value="0x0"/>
				<option text="32 ns" value="0x1"/>
				<option text="1024 ns" value="0x2"/>
				<option text="32768 ns" value="0x3"/>
				<option text="1048576 ns" value="0x4"/>
				<option text="33554432 ns" value="0x5"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchPcieForceLtrOverride_0" varstoreIndex="04" prompt="  Force LTR Override" description="Force LTR Override for PCH PCIE.  Disabled: LTR override values will not be forced.  Enable: LTR override values will be forced and LTR messages from the device will be ignored." size="1" offset="0x04F6" depex="Sif( PciePortCfg_0 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_0 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_0 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 1/  Force LTR Override" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchPcieLtrConfigLock_0" varstoreIndex="04" prompt="LTR Lock" description="PCIE LTR Configuration Lock" size="1" offset="0x041E" depex="Sif( PciePortCfg_0 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_0 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 1/LTR Lock" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchPcieDmiL1Edm_0" varstoreIndex="04" prompt="Root port Enable/Disable Dmi L1 Entry Disable Mask" description="This option enables or disables dmi l1 entry disable mask " size="1" offset="0x03EA" depex="Sif( PciePortCfg_0 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_0 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 1/Root port Enable/Disable Dmi L1 Entry Disable Mask" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Platform-POR" value="0x0"/>
				<option text="Enabled" value="0x1"/>
				<option text="Disabled" value="0x2"/>
			</options>
		</knob>
		<!-- Form: PCI Express Root Port 2 -->
		<knob  type="scalar" setupType="oneof" name="PcieRootPortEn_1" varstoreIndex="04" prompt="PCI Express Root Port 2" description="Control the PCI Express Root Port." size="1" offset="0x00F7" depex="Sif( PciePortCfg_1 _NEQ_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 2/PCI Express Root Port 2" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortGen2PllL1CgDisable_1" varstoreIndex="04" prompt="Disable Gen2 Pll Shutdown and L1 Controller Power gating " description="When Enabled, disables Gen2 PLL Shutdown and L1 Controller power gating, Enable this option if using Titan Ridge A0/Alpine Ridge thunderbolt controller " size="1" offset="0x03C8" depex="Sif( PciePortCfg_1 _NEQ_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 2/Disable Gen2 Pll Shutdown and L1 Controller Power gating " default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieTopology_1" varstoreIndex="04" prompt="  Topology" description="Identify the SATA Topology if it is Default or ISATA or Flex or DirectConnect or M2" size="1" offset="0x0367" depex="Sif( PciePortCfg_1 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_1 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 2/  Topology" default="0x05" CurrentVal="0x05">
			<options>
				<option text="Board specific" value="0x5"/>
				<option text="Unknown" value="0x0"/>
				<option text="x1" value="0x1"/>
				<option text="x4" value="0x2"/>
				<option text="Sata Express" value="0x3"/>
				<option text="M2" value="0x4"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortSI_1" varstoreIndex="04" prompt="Connection Type" description="Built-In: a built-in device is connected to this rootport. SlotImplemented bit will be clear. Slot: this rootport connects to user-accessible slot. SlotImplemented bit will be set." size="1" offset="0x037F" depex="Sif( PciePortCfg_1 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_1 _EQU_ 0x0 ) _AND_ Gif( PcieRootPortHPE_1 _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 2/Connection Type" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Built-in" value="0x0"/>
				<option text="Slot" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortAspm_1" varstoreIndex="04" prompt="ASPM 1" description="Automatically enable ASPM based on reported capabilities and known issues." size="1" offset="0x010F" depex="Sif( PciePortCfg_1 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_1 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 2/ASPM 1" default="0x04" CurrentVal="0x04">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="L0s" value="0x1"/>
				<option text="L1" value="0x2"/>
				<option text="L0sL1" value="0x3"/>
				<option text="Auto" value="0x4"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortL1SubStates_1" varstoreIndex="04" prompt="L1 Substates" description="PCI Express L1 Substates settings." size="1" offset="0x0277" depex="Sif( PciePortCfg_1 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_1 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 2/L1 Substates" default="0x02" CurrentVal="0x02">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="L1.1" value="0x1"/>
				<option text="L1.1 n L1.2" value="0x2"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortEqPh3Method_1" varstoreIndex="04" prompt="Gen3 Eq Phase3 Method" description="PCIe Gen3 Equalization Phase 3 Method" size="1" offset="0x02EF" depex="Sif( PciePortCfg_1 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_1 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 2/Gen3 Eq Phase3 Method" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Hardware" value="0x1"/>
				<option text="Static Coeff." value="0x4"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="PcieRootPortUptp_1" varstoreIndex="04" prompt="UPTP" description="Upstream Port Transmitter Preset" size="1" offset="0x0307" depex="Sif( PciePortCfg_1 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_1 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 2/UPTP" default="0x05" CurrentVal="0x05" min="0x0" max="0xA" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PcieRootPortDptp_1" varstoreIndex="04" prompt="DPTP" description="Downstream Port Transmitter Preset" size="1" offset="0x031F" depex="Sif( PciePortCfg_1 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_1 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 2/DPTP" default="0x07" CurrentVal="0x07" min="0x0" max="0xA" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortACS_1" varstoreIndex="04" prompt="ACS" description="Enable/Disable Access Control Services Extended Capability" size="1" offset="0x028F" depex="Sif( PciePortCfg_1 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_1 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 2/ACS" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortPTM_1" varstoreIndex="04" prompt="PTM" description="Enable/Disable Precision Time Measurement" size="1" offset="0x02A7" depex="Sif( PciePortCfg_1 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_1 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 2/PTM" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortDPC_1" varstoreIndex="04" prompt="DPC" description="Enable/Disable Downstream Port Containment" size="1" offset="0x02BF" depex="Sif( PciePortCfg_1 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_1 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 2/DPC" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortEDPC_1" varstoreIndex="04" prompt="EDPC" description="Enable/Disable Rootport extensions for Downstream Port Containment" size="1" offset="0x02D7" depex="Sif( PciePortCfg_1 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_1 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 2/EDPC" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortURE_1" varstoreIndex="04" prompt="  URR" description="PCI Express Unsupported Request Reporting Enable/Disable." size="1" offset="0x0127" depex="Sif( PciePortCfg_1 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_1 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 2/  URR" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortFEE_1" varstoreIndex="04" prompt="  FER" description="PCI Express Device Fatal Error Reporting Enable/Disable." size="1" offset="0x013F" depex="Sif( PciePortCfg_1 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_1 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 2/  FER" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortNFE_1" varstoreIndex="04" prompt="  NFER" description="PCI Express Device Non-Fatal Error Reporting Enable/Disable." size="1" offset="0x0157" depex="Sif( PciePortCfg_1 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_1 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 2/  NFER" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortCEE_1" varstoreIndex="04" prompt="  CER" description="PCI Express Device Correctable Error Reporting Enable/Disable." size="1" offset="0x016F" depex="Sif( PciePortCfg_1 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_1 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 2/  CER" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortCTD_1" varstoreIndex="04" prompt="  CTO" description="PCI Express Completion Timer TO Enable/Disable." size="1" offset="0x0187" depex="Sif( PciePortCfg_1 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_1 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 2/  CTO" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortSFE_1" varstoreIndex="04" prompt="  SEFE" description="Root PCI Express System Error on Fatal Error Enable/Disable." size="1" offset="0x01B7" depex="Sif( PciePortCfg_1 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_1 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 2/  SEFE" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortSNE_1" varstoreIndex="04" prompt="  SENFE" description="Root PCI Express System Error on Non-Fatal Error Enable/Disable." size="1" offset="0x01CF" depex="Sif( PciePortCfg_1 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_1 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 2/  SENFE" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortSCE_1" varstoreIndex="04" prompt="  SECE" description="Root PCI Express System Error on Correctable Error Enable/Disable." size="1" offset="0x01E7" depex="Sif( PciePortCfg_1 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_1 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 2/  SECE" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortPMCE_1" varstoreIndex="04" prompt="  PME SCI" description="PCI Express PME SCI Enable/Disable." size="1" offset="0x01FF" depex="Sif( PciePortCfg_1 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_1 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 2/  PME SCI" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortHPE_1" varstoreIndex="04" prompt="  Hot Plug" description="PCI Express Hot Plug Enable/Disable." size="1" offset="0x0217" depex="Sif( PciePortCfg_1 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_1 _EQU_ 0x0 ) _AND_ Gif( PcieRootPortSI_1 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 2/  Hot Plug" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortAER_1" varstoreIndex="04" prompt="  Advanced Error Reporting" description="Advanced Error Reporting Enable/Disable." size="1" offset="0x022F" depex="Sif( PciePortCfg_1 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_1 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 2/  Advanced Error Reporting" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortSpeed_1" varstoreIndex="04" prompt="PCIe Speed" description="Configure PCIe Speed" size="1" offset="0x0247" depex="Sif( PciePortCfg_1 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_1 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 2/PCIe Speed" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Auto" value="0x0"/>
				<option text="Gen1" value="0x1"/>
				<option text="Gen2" value="0x2"/>
				<option text="Gen3" value="0x3"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortTHS_1" varstoreIndex="04" prompt="  Transmitter Half Swing" description="Transmitter Half Swing Enable/Disable." size="1" offset="0x025F" depex="Sif( PciePortCfg_1 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_1 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 2/  Transmitter Half Swing" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="PcieDetectTimeoutMs_1" varstoreIndex="04" prompt="Detect Timeout" description="The number of milliseconds reference code will wait for link to exit Detect state for enabled ports before assuming there is no device and potentially disabling the port." size="2" offset="0x0398" depex="Sif( PciePortCfg_1 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_1 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 2/Detect Timeout" default="0x0000" CurrentVal="0x0000" min="0x0" max="0xFFFF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PcieExtraBusRsvd_1" varstoreIndex="04" prompt="Extra Bus Reserved" description="Extra Bus Reserved (0-7) for bridges behind this Root Bridge." size="1" offset="0x0511" depex="Sif( PciePortCfg_1 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_1 _EQU_ 0x0 ) _AND_ Sif( DiscreteTbtSupport _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 2/Extra Bus Reserved" default="0x00" CurrentVal="0x00" min="0x0" max="0x7" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PcieMemRsvd_1" varstoreIndex="04" prompt="Reserved Memory" description="Reserved Memory for this Root Bridge (1-20) MB" size="2" offset="0x052A" depex="Sif( PciePortCfg_1 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_1 _EQU_ 0x0 ) _AND_ Sif( DiscreteTbtSupport _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 2/Reserved Memory" default="0x000A" CurrentVal="0x000A" min="0x1" max="0x14" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PcieIoRsvd_1" varstoreIndex="04" prompt="Reserved I/O" description="Reserved I/O (4K/8K/12K/16K/20K) Range for this Root Bridge." size="1" offset="0x0559" depex="Sif( PciePortCfg_1 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_1 _EQU_ 0x0 ) _AND_ Sif( DiscreteTbtSupport _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 2/Reserved I/O" default="0x04" CurrentVal="0x04" min="0x4" max="0x14" step="0x4"/>
		<!-- PCH PCIe LTR Configuration -->
		<knob  type="scalar" setupType="oneof" name="PchPcieLtrEnable_1" varstoreIndex="04" prompt="LTR" description="PCH PCIE Latency Reporting Enable/Disable" size="1" offset="0x0407" depex="Sif( PciePortCfg_1 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_1 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 2/LTR" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchPcieSnoopLatencyOverrideMode_1" varstoreIndex="04" prompt="  Snoop Latency Override" description="Snoop Latency Override for PCH PCIE.  Disabled: Disable override.  Manual: Manually enter override values.  Auto (default): Maintain default BIOS flow." size="1" offset="0x0437" depex="Sif( PciePortCfg_1 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_1 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_1 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 2/  Snoop Latency Override" default="0x02" CurrentVal="0x02">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Manual" value="0x1"/>
				<option text="Auto" value="0x2"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="PchPcieSnoopLatencyOverrideValue_1" varstoreIndex="04" prompt="    Snoop Latency Value" description="LTR Snoop Latency value of PCH PCIE" size="2" offset="0x0498" depex="Sif( PciePortCfg_1 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_1 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_1 _EQU_ 0 ) _AND_ Sif( PchPcieSnoopLatencyOverrideMode_1 _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 2/    Snoop Latency Value" default="0x003C" CurrentVal="0x003C" min="0x0" max="0x3FF" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="PchPcieSnoopLatencyOverrideMultiplier_1" varstoreIndex="04" prompt="    Snoop Latency Multiplier" description="LTR Snoop Latency Multiplier of PCH PCIE" size="1" offset="0x044F" depex="Sif( PciePortCfg_1 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_1 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_1 _EQU_ 0 ) _AND_ Sif( PchPcieSnoopLatencyOverrideMode_1 _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 2/    Snoop Latency Multiplier" default="0x02" CurrentVal="0x02">
			<options>
				<option text="1 ns" value="0x0"/>
				<option text="32 ns" value="0x1"/>
				<option text="1024 ns" value="0x2"/>
				<option text="32768 ns" value="0x3"/>
				<option text="1048576 ns" value="0x4"/>
				<option text="33554432 ns" value="0x5"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchPcieNonSnoopLatencyOverrideMode_1" varstoreIndex="04" prompt="  Non Snoop Latency Override" description="Non Snoop Latency Override for PCH PCIE.  Disabled: Disable override.  Manual: Manually enter override values.  Auto (default): Maintain default BIOS flow." size="1" offset="0x0467" depex="Sif( PciePortCfg_1 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_1 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_1 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 2/  Non Snoop Latency Override" default="0x02" CurrentVal="0x02">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Manual" value="0x1"/>
				<option text="Auto" value="0x2"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="PchPcieNonSnoopLatencyOverrideValue_1" varstoreIndex="04" prompt="    Non Snoop Latency Value" description="LTR Non Snoop Latency value of PCH PCIE" size="2" offset="0x04C8" depex="Sif( PciePortCfg_1 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_1 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_1 _EQU_ 0 ) _AND_ Sif( PchPcieNonSnoopLatencyOverrideMode_1 _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 2/    Non Snoop Latency Value" default="0x003C" CurrentVal="0x003C" min="0x0" max="0x3FF" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="PchPcieNonSnoopLatencyOverrideMultiplier_1" varstoreIndex="04" prompt="    Non Snoop Latency Multiplier" description="LTR Non Snoop Latency Multiplier of PCH PCIE" size="1" offset="0x047F" depex="Sif( PciePortCfg_1 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_1 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_1 _EQU_ 0 ) _AND_ Sif( PchPcieNonSnoopLatencyOverrideMode_1 _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 2/    Non Snoop Latency Multiplier" default="0x02" CurrentVal="0x02">
			<options>
				<option text="1 ns" value="0x0"/>
				<option text="32 ns" value="0x1"/>
				<option text="1024 ns" value="0x2"/>
				<option text="32768 ns" value="0x3"/>
				<option text="1048576 ns" value="0x4"/>
				<option text="33554432 ns" value="0x5"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchPcieForceLtrOverride_1" varstoreIndex="04" prompt="  Force LTR Override" description="Force LTR Override for PCH PCIE.  Disabled: LTR override values will not be forced.  Enable: LTR override values will be forced and LTR messages from the device will be ignored." size="1" offset="0x04F7" depex="Sif( PciePortCfg_1 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_1 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_1 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 2/  Force LTR Override" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchPcieLtrConfigLock_1" varstoreIndex="04" prompt="LTR Lock" description="PCIE LTR Configuration Lock" size="1" offset="0x041F" depex="Sif( PciePortCfg_1 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_1 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 2/LTR Lock" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchPcieDmiL1Edm_1" varstoreIndex="04" prompt="Root port Enable/Disable Dmi L1 Entry Disable Mask" description="This option enables or disables dmi l1 entry disable mask " size="1" offset="0x03EB" depex="Sif( PciePortCfg_1 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_1 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 2/Root port Enable/Disable Dmi L1 Entry Disable Mask" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Platform-POR" value="0x0"/>
				<option text="Enabled" value="0x1"/>
				<option text="Disabled" value="0x2"/>
			</options>
		</knob>
		<!-- Form: PCI Express Root Port 3 -->
		<knob  type="scalar" setupType="oneof" name="PcieRootPortEn_2" varstoreIndex="04" prompt="PCI Express Root Port 3" description="Control the PCI Express Root Port." size="1" offset="0x00F8" depex="Sif( PciePortCfg_2 _NEQ_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 3/PCI Express Root Port 3" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortGen2PllL1CgDisable_2" varstoreIndex="04" prompt="Disable Gen2 Pll Shutdown and L1 Controller Power gating " description="When Enabled, disables Gen2 PLL Shutdown and L1 Controller power gating, Enable this option if using Titan Ridge A0/Alpine Ridge thunderbolt controller " size="1" offset="0x03C9" depex="Sif( PciePortCfg_2 _NEQ_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 3/Disable Gen2 Pll Shutdown and L1 Controller Power gating " default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieTopology_2" varstoreIndex="04" prompt="  Topology" description="Identify the SATA Topology if it is Default or ISATA or Flex or DirectConnect or M2" size="1" offset="0x0368" depex="Sif( PciePortCfg_2 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_2 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 3/  Topology" default="0x05" CurrentVal="0x05">
			<options>
				<option text="Board specific" value="0x5"/>
				<option text="Unknown" value="0x0"/>
				<option text="x1" value="0x1"/>
				<option text="x4" value="0x2"/>
				<option text="Sata Express" value="0x3"/>
				<option text="M2" value="0x4"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortSI_2" varstoreIndex="04" prompt="Connection Type" description="Built-In: a built-in device is connected to this rootport. SlotImplemented bit will be clear. Slot: this rootport connects to user-accessible slot. SlotImplemented bit will be set." size="1" offset="0x0380" depex="Sif( PciePortCfg_2 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_2 _EQU_ 0x0 ) _AND_ Gif( PcieRootPortHPE_2 _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 3/Connection Type" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Built-in" value="0x0"/>
				<option text="Slot" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortAspm_2" varstoreIndex="04" prompt="ASPM 2" description="Automatically enable ASPM based on reported capabilities and known issues." size="1" offset="0x0110" depex="Sif( PciePortCfg_2 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_2 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 3/ASPM 2" default="0x04" CurrentVal="0x04">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="L0s" value="0x1"/>
				<option text="L1" value="0x2"/>
				<option text="L0sL1" value="0x3"/>
				<option text="Auto" value="0x4"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortL1SubStates_2" varstoreIndex="04" prompt="L1 Substates" description="PCI Express L1 Substates settings." size="1" offset="0x0278" depex="Sif( PciePortCfg_2 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_2 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 3/L1 Substates" default="0x02" CurrentVal="0x02">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="L1.1" value="0x1"/>
				<option text="L1.1 n L1.2" value="0x2"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortEqPh3Method_2" varstoreIndex="04" prompt="Gen3 Eq Phase3 Method" description="PCIe Gen3 Equalization Phase 3 Method" size="1" offset="0x02F0" depex="Sif( PciePortCfg_2 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_2 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 3/Gen3 Eq Phase3 Method" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Hardware" value="0x1"/>
				<option text="Static Coeff." value="0x4"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="PcieRootPortUptp_2" varstoreIndex="04" prompt="UPTP" description="Upstream Port Transmitter Preset" size="1" offset="0x0308" depex="Sif( PciePortCfg_2 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_2 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 3/UPTP" default="0x05" CurrentVal="0x05" min="0x0" max="0xA" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PcieRootPortDptp_2" varstoreIndex="04" prompt="DPTP" description="Downstream Port Transmitter Preset" size="1" offset="0x0320" depex="Sif( PciePortCfg_2 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_2 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 3/DPTP" default="0x07" CurrentVal="0x07" min="0x0" max="0xA" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortACS_2" varstoreIndex="04" prompt="ACS" description="Enable/Disable Access Control Services Extended Capability" size="1" offset="0x0290" depex="Sif( PciePortCfg_2 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_2 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 3/ACS" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortPTM_2" varstoreIndex="04" prompt="PTM" description="Enable/Disable Precision Time Measurement" size="1" offset="0x02A8" depex="Sif( PciePortCfg_2 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_2 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 3/PTM" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortDPC_2" varstoreIndex="04" prompt="DPC" description="Enable/Disable Downstream Port Containment" size="1" offset="0x02C0" depex="Sif( PciePortCfg_2 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_2 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 3/DPC" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortEDPC_2" varstoreIndex="04" prompt="EDPC" description="Enable/Disable Rootport extensions for Downstream Port Containment" size="1" offset="0x02D8" depex="Sif( PciePortCfg_2 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_2 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 3/EDPC" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortURE_2" varstoreIndex="04" prompt="  URR" description="PCI Express Unsupported Request Reporting Enable/Disable." size="1" offset="0x0128" depex="Sif( PciePortCfg_2 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_2 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 3/  URR" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortFEE_2" varstoreIndex="04" prompt="  FER" description="PCI Express Device Fatal Error Reporting Enable/Disable." size="1" offset="0x0140" depex="Sif( PciePortCfg_2 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_2 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 3/  FER" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortNFE_2" varstoreIndex="04" prompt="  NFER" description="PCI Express Device Non-Fatal Error Reporting Enable/Disable." size="1" offset="0x0158" depex="Sif( PciePortCfg_2 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_2 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 3/  NFER" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortCEE_2" varstoreIndex="04" prompt="  CER" description="PCI Express Device Correctable Error Reporting Enable/Disable." size="1" offset="0x0170" depex="Sif( PciePortCfg_2 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_2 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 3/  CER" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortCTD_2" varstoreIndex="04" prompt="  CTO" description="PCI Express Completion Timer TO Enable/Disable." size="1" offset="0x0188" depex="Sif( PciePortCfg_2 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_2 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 3/  CTO" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortSFE_2" varstoreIndex="04" prompt="  SEFE" description="Root PCI Express System Error on Fatal Error Enable/Disable." size="1" offset="0x01B8" depex="Sif( PciePortCfg_2 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_2 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 3/  SEFE" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortSNE_2" varstoreIndex="04" prompt="  SENFE" description="Root PCI Express System Error on Non-Fatal Error Enable/Disable." size="1" offset="0x01D0" depex="Sif( PciePortCfg_2 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_2 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 3/  SENFE" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortSCE_2" varstoreIndex="04" prompt="  SECE" description="Root PCI Express System Error on Correctable Error Enable/Disable." size="1" offset="0x01E8" depex="Sif( PciePortCfg_2 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_2 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 3/  SECE" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortPMCE_2" varstoreIndex="04" prompt="  PME SCI" description="PCI Express PME SCI Enable/Disable." size="1" offset="0x0200" depex="Sif( PciePortCfg_2 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_2 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 3/  PME SCI" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortHPE_2" varstoreIndex="04" prompt="  Hot Plug" description="PCI Express Hot Plug Enable/Disable." size="1" offset="0x0218" depex="Sif( PciePortCfg_2 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_2 _EQU_ 0x0 ) _AND_ Gif( PcieRootPortSI_2 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 3/  Hot Plug" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortAER_2" varstoreIndex="04" prompt="  Advanced Error Reporting" description="Advanced Error Reporting Enable/Disable." size="1" offset="0x0230" depex="Sif( PciePortCfg_2 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_2 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 3/  Advanced Error Reporting" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortSpeed_2" varstoreIndex="04" prompt="PCIe Speed" description="Configure PCIe Speed" size="1" offset="0x0248" depex="Sif( PciePortCfg_2 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_2 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 3/PCIe Speed" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Auto" value="0x0"/>
				<option text="Gen1" value="0x1"/>
				<option text="Gen2" value="0x2"/>
				<option text="Gen3" value="0x3"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortTHS_2" varstoreIndex="04" prompt="  Transmitter Half Swing" description="Transmitter Half Swing Enable/Disable." size="1" offset="0x0260" depex="Sif( PciePortCfg_2 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_2 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 3/  Transmitter Half Swing" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="PcieDetectTimeoutMs_2" varstoreIndex="04" prompt="Detect Timeout" description="The number of milliseconds reference code will wait for link to exit Detect state for enabled ports before assuming there is no device and potentially disabling the port." size="2" offset="0x039A" depex="Sif( PciePortCfg_2 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_2 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 3/Detect Timeout" default="0x0000" CurrentVal="0x0000" min="0x0" max="0xFFFF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PcieExtraBusRsvd_2" varstoreIndex="04" prompt="Extra Bus Reserved" description="Extra Bus Reserved (0-7) for bridges behind this Root Bridge." size="1" offset="0x0512" depex="Sif( PciePortCfg_2 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_2 _EQU_ 0x0 ) _AND_ Sif( DiscreteTbtSupport _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 3/Extra Bus Reserved" default="0x00" CurrentVal="0x00" min="0x0" max="0x7" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PcieMemRsvd_2" varstoreIndex="04" prompt="Reserved Memory" description="Reserved Memory for this Root Bridge (1-20) MB" size="2" offset="0x052C" depex="Sif( PciePortCfg_2 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_2 _EQU_ 0x0 ) _AND_ Sif( DiscreteTbtSupport _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 3/Reserved Memory" default="0x000A" CurrentVal="0x000A" min="0x1" max="0x14" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PcieIoRsvd_2" varstoreIndex="04" prompt="Reserved I/O" description="Reserved I/O (4K/8K/12K/16K/20K) Range for this Root Bridge." size="1" offset="0x055A" depex="Sif( PciePortCfg_2 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_2 _EQU_ 0x0 ) _AND_ Sif( DiscreteTbtSupport _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 3/Reserved I/O" default="0x04" CurrentVal="0x04" min="0x4" max="0x14" step="0x4"/>
		<!-- PCH PCIe LTR Configuration -->
		<knob  type="scalar" setupType="oneof" name="PchPcieLtrEnable_2" varstoreIndex="04" prompt="LTR" description="PCH PCIE Latency Reporting Enable/Disable" size="1" offset="0x0408" depex="Sif( PciePortCfg_2 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_2 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 3/LTR" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchPcieSnoopLatencyOverrideMode_2" varstoreIndex="04" prompt="  Snoop Latency Override" description="Snoop Latency Override for PCH PCIE.  Disabled: Disable override.  Manual: Manually enter override values.  Auto (default): Maintain default BIOS flow." size="1" offset="0x0438" depex="Sif( PciePortCfg_2 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_2 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_2 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 3/  Snoop Latency Override" default="0x02" CurrentVal="0x02">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Manual" value="0x1"/>
				<option text="Auto" value="0x2"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="PchPcieSnoopLatencyOverrideValue_2" varstoreIndex="04" prompt="    Snoop Latency Value" description="LTR Snoop Latency value of PCH PCIE" size="2" offset="0x049A" depex="Sif( PciePortCfg_2 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_2 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_2 _EQU_ 0 ) _AND_ Sif( PchPcieSnoopLatencyOverrideMode_2 _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 3/    Snoop Latency Value" default="0x003C" CurrentVal="0x003C" min="0x0" max="0x3FF" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="PchPcieSnoopLatencyOverrideMultiplier_2" varstoreIndex="04" prompt="    Snoop Latency Multiplier" description="LTR Snoop Latency Multiplier of PCH PCIE" size="1" offset="0x0450" depex="Sif( PciePortCfg_2 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_2 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_2 _EQU_ 0 ) _AND_ Sif( PchPcieSnoopLatencyOverrideMode_2 _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 3/    Snoop Latency Multiplier" default="0x02" CurrentVal="0x02">
			<options>
				<option text="1 ns" value="0x0"/>
				<option text="32 ns" value="0x1"/>
				<option text="1024 ns" value="0x2"/>
				<option text="32768 ns" value="0x3"/>
				<option text="1048576 ns" value="0x4"/>
				<option text="33554432 ns" value="0x5"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchPcieNonSnoopLatencyOverrideMode_2" varstoreIndex="04" prompt="  Non Snoop Latency Override" description="Non Snoop Latency Override for PCH PCIE.  Disabled: Disable override.  Manual: Manually enter override values.  Auto (default): Maintain default BIOS flow." size="1" offset="0x0468" depex="Sif( PciePortCfg_2 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_2 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_2 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 3/  Non Snoop Latency Override" default="0x02" CurrentVal="0x02">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Manual" value="0x1"/>
				<option text="Auto" value="0x2"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="PchPcieNonSnoopLatencyOverrideValue_2" varstoreIndex="04" prompt="    Non Snoop Latency Value" description="LTR Non Snoop Latency value of PCH PCIE" size="2" offset="0x04CA" depex="Sif( PciePortCfg_2 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_2 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_2 _EQU_ 0 ) _AND_ Sif( PchPcieNonSnoopLatencyOverrideMode_2 _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 3/    Non Snoop Latency Value" default="0x003C" CurrentVal="0x003C" min="0x0" max="0x3FF" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="PchPcieNonSnoopLatencyOverrideMultiplier_2" varstoreIndex="04" prompt="    Non Snoop Latency Multiplier" description="LTR Non Snoop Latency Multiplier of PCH PCIE" size="1" offset="0x0480" depex="Sif( PciePortCfg_2 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_2 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_2 _EQU_ 0 ) _AND_ Sif( PchPcieNonSnoopLatencyOverrideMode_2 _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 3/    Non Snoop Latency Multiplier" default="0x02" CurrentVal="0x02">
			<options>
				<option text="1 ns" value="0x0"/>
				<option text="32 ns" value="0x1"/>
				<option text="1024 ns" value="0x2"/>
				<option text="32768 ns" value="0x3"/>
				<option text="1048576 ns" value="0x4"/>
				<option text="33554432 ns" value="0x5"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchPcieForceLtrOverride_2" varstoreIndex="04" prompt="  Force LTR Override" description="Force LTR Override for PCH PCIE.  Disabled: LTR override values will not be forced.  Enable: LTR override values will be forced and LTR messages from the device will be ignored." size="1" offset="0x04F8" depex="Sif( PciePortCfg_2 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_2 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_2 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 3/  Force LTR Override" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchPcieLtrConfigLock_2" varstoreIndex="04" prompt="LTR Lock" description="PCIE LTR Configuration Lock" size="1" offset="0x0420" depex="Sif( PciePortCfg_2 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_2 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 3/LTR Lock" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchPcieDmiL1Edm_2" varstoreIndex="04" prompt="Root port Enable/Disable Dmi L1 Entry Disable Mask" description="This option enables or disables dmi l1 entry disable mask " size="1" offset="0x03EC" depex="Sif( PciePortCfg_2 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_2 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 3/Root port Enable/Disable Dmi L1 Entry Disable Mask" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Platform-POR" value="0x0"/>
				<option text="Enabled" value="0x1"/>
				<option text="Disabled" value="0x2"/>
			</options>
		</knob>
		<!-- Form: PCI Express Root Port 4 -->
		<knob  type="scalar" setupType="oneof" name="PcieRootPortEn_3" varstoreIndex="04" prompt="PCI Express Root Port 4" description="Control the PCI Express Root Port." size="1" offset="0x00F9" depex="Sif( PciePortCfg_3 _NEQ_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 4/PCI Express Root Port 4" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortGen2PllL1CgDisable_3" varstoreIndex="04" prompt="Disable Gen2 Pll Shutdown and L1 Controller Power gating " description="When Enabled, disables Gen2 PLL Shutdown and L1 Controller power gating, Enable this option if using Titan Ridge A0/Alpine Ridge thunderbolt controller " size="1" offset="0x03CA" depex="Sif( PciePortCfg_3 _NEQ_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 4/Disable Gen2 Pll Shutdown and L1 Controller Power gating " default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieTopology_3" varstoreIndex="04" prompt="  Topology" description="Identify the SATA Topology if it is Default or ISATA or Flex or DirectConnect or M2" size="1" offset="0x0369" depex="Sif( PciePortCfg_3 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_3 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 4/  Topology" default="0x05" CurrentVal="0x05">
			<options>
				<option text="Board specific" value="0x5"/>
				<option text="Unknown" value="0x0"/>
				<option text="x1" value="0x1"/>
				<option text="x4" value="0x2"/>
				<option text="Sata Express" value="0x3"/>
				<option text="M2" value="0x4"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortSI_3" varstoreIndex="04" prompt="Connection Type" description="Built-In: a built-in device is connected to this rootport. SlotImplemented bit will be clear. Slot: this rootport connects to user-accessible slot. SlotImplemented bit will be set." size="1" offset="0x0381" depex="Sif( PciePortCfg_3 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_3 _EQU_ 0x0 ) _AND_ Gif( PcieRootPortHPE_3 _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 4/Connection Type" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Built-in" value="0x0"/>
				<option text="Slot" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortAspm_3" varstoreIndex="04" prompt="ASPM 3" description="Automatically enable ASPM based on reported capabilities and known issues." size="1" offset="0x0111" depex="Sif( PciePortCfg_3 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_3 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 4/ASPM 3" default="0x04" CurrentVal="0x04">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="L0s" value="0x1"/>
				<option text="L1" value="0x2"/>
				<option text="L0sL1" value="0x3"/>
				<option text="Auto" value="0x4"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortL1SubStates_3" varstoreIndex="04" prompt="L1 Substates" description="PCI Express L1 Substates settings." size="1" offset="0x0279" depex="Sif( PciePortCfg_3 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_3 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 4/L1 Substates" default="0x02" CurrentVal="0x02">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="L1.1" value="0x1"/>
				<option text="L1.1 n L1.2" value="0x2"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortEqPh3Method_3" varstoreIndex="04" prompt="Gen3 Eq Phase3 Method" description="PCIe Gen3 Equalization Phase 3 Method" size="1" offset="0x02F1" depex="Sif( PciePortCfg_3 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_3 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 4/Gen3 Eq Phase3 Method" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Hardware" value="0x1"/>
				<option text="Static Coeff." value="0x4"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="PcieRootPortUptp_3" varstoreIndex="04" prompt="UPTP" description="Upstream Port Transmitter Preset" size="1" offset="0x0309" depex="Sif( PciePortCfg_3 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_3 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 4/UPTP" default="0x05" CurrentVal="0x05" min="0x0" max="0xA" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PcieRootPortDptp_3" varstoreIndex="04" prompt="DPTP" description="Downstream Port Transmitter Preset" size="1" offset="0x0321" depex="Sif( PciePortCfg_3 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_3 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 4/DPTP" default="0x07" CurrentVal="0x07" min="0x0" max="0xA" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortACS_3" varstoreIndex="04" prompt="ACS" description="Enable/Disable Access Control Services Extended Capability" size="1" offset="0x0291" depex="Sif( PciePortCfg_3 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_3 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 4/ACS" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortPTM_3" varstoreIndex="04" prompt="PTM" description="Enable/Disable Precision Time Measurement" size="1" offset="0x02A9" depex="Sif( PciePortCfg_3 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_3 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 4/PTM" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortDPC_3" varstoreIndex="04" prompt="DPC" description="Enable/Disable Downstream Port Containment" size="1" offset="0x02C1" depex="Sif( PciePortCfg_3 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_3 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 4/DPC" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortEDPC_3" varstoreIndex="04" prompt="EDPC" description="Enable/Disable Rootport extensions for Downstream Port Containment" size="1" offset="0x02D9" depex="Sif( PciePortCfg_3 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_3 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 4/EDPC" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortURE_3" varstoreIndex="04" prompt="  URR" description="PCI Express Unsupported Request Reporting Enable/Disable." size="1" offset="0x0129" depex="Sif( PciePortCfg_3 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_3 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 4/  URR" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortFEE_3" varstoreIndex="04" prompt="  FER" description="PCI Express Device Fatal Error Reporting Enable/Disable." size="1" offset="0x0141" depex="Sif( PciePortCfg_3 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_3 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 4/  FER" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortNFE_3" varstoreIndex="04" prompt="  NFER" description="PCI Express Device Non-Fatal Error Reporting Enable/Disable." size="1" offset="0x0159" depex="Sif( PciePortCfg_3 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_3 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 4/  NFER" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortCEE_3" varstoreIndex="04" prompt="  CER" description="PCI Express Device Correctable Error Reporting Enable/Disable." size="1" offset="0x0171" depex="Sif( PciePortCfg_3 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_3 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 4/  CER" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortCTD_3" varstoreIndex="04" prompt="  CTO" description="PCI Express Completion Timer TO Enable/Disable." size="1" offset="0x0189" depex="Sif( PciePortCfg_3 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_3 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 4/  CTO" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortSFE_3" varstoreIndex="04" prompt="  SEFE" description="Root PCI Express System Error on Fatal Error Enable/Disable." size="1" offset="0x01B9" depex="Sif( PciePortCfg_3 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_3 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 4/  SEFE" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortSNE_3" varstoreIndex="04" prompt="  SENFE" description="Root PCI Express System Error on Non-Fatal Error Enable/Disable." size="1" offset="0x01D1" depex="Sif( PciePortCfg_3 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_3 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 4/  SENFE" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortSCE_3" varstoreIndex="04" prompt="  SECE" description="Root PCI Express System Error on Correctable Error Enable/Disable." size="1" offset="0x01E9" depex="Sif( PciePortCfg_3 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_3 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 4/  SECE" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortPMCE_3" varstoreIndex="04" prompt="  PME SCI" description="PCI Express PME SCI Enable/Disable." size="1" offset="0x0201" depex="Sif( PciePortCfg_3 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_3 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 4/  PME SCI" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortHPE_3" varstoreIndex="04" prompt="  Hot Plug" description="PCI Express Hot Plug Enable/Disable." size="1" offset="0x0219" depex="Sif( PciePortCfg_3 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_3 _EQU_ 0x0 ) _AND_ Gif( PcieRootPortSI_3 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 4/  Hot Plug" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortAER_3" varstoreIndex="04" prompt="  Advanced Error Reporting" description="Advanced Error Reporting Enable/Disable." size="1" offset="0x0231" depex="Sif( PciePortCfg_3 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_3 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 4/  Advanced Error Reporting" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortSpeed_3" varstoreIndex="04" prompt="PCIe Speed" description="Configure PCIe Speed" size="1" offset="0x0249" depex="Sif( PciePortCfg_3 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_3 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 4/PCIe Speed" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Auto" value="0x0"/>
				<option text="Gen1" value="0x1"/>
				<option text="Gen2" value="0x2"/>
				<option text="Gen3" value="0x3"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortTHS_3" varstoreIndex="04" prompt="  Transmitter Half Swing" description="Transmitter Half Swing Enable/Disable." size="1" offset="0x0261" depex="Sif( PciePortCfg_3 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_3 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 4/  Transmitter Half Swing" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="PcieDetectTimeoutMs_3" varstoreIndex="04" prompt="Detect Timeout" description="The number of milliseconds reference code will wait for link to exit Detect state for enabled ports before assuming there is no device and potentially disabling the port." size="2" offset="0x039C" depex="Sif( PciePortCfg_3 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_3 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 4/Detect Timeout" default="0x0000" CurrentVal="0x0000" min="0x0" max="0xFFFF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PcieExtraBusRsvd_3" varstoreIndex="04" prompt="Extra Bus Reserved" description="Extra Bus Reserved (0-7) for bridges behind this Root Bridge." size="1" offset="0x0513" depex="Sif( PciePortCfg_3 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_3 _EQU_ 0x0 ) _AND_ Sif( DiscreteTbtSupport _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 4/Extra Bus Reserved" default="0x00" CurrentVal="0x00" min="0x0" max="0x7" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PcieMemRsvd_3" varstoreIndex="04" prompt="Reserved Memory" description="Reserved Memory for this Root Bridge (1-20) MB" size="2" offset="0x052E" depex="Sif( PciePortCfg_3 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_3 _EQU_ 0x0 ) _AND_ Sif( DiscreteTbtSupport _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 4/Reserved Memory" default="0x000A" CurrentVal="0x000A" min="0x1" max="0x14" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PcieIoRsvd_3" varstoreIndex="04" prompt="Reserved I/O" description="Reserved I/O (4K/8K/12K/16K/20K) Range for this Root Bridge." size="1" offset="0x055B" depex="Sif( PciePortCfg_3 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_3 _EQU_ 0x0 ) _AND_ Sif( DiscreteTbtSupport _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 4/Reserved I/O" default="0x04" CurrentVal="0x04" min="0x4" max="0x14" step="0x4"/>
		<!-- PCH PCIe LTR Configuration -->
		<knob  type="scalar" setupType="oneof" name="PchPcieLtrEnable_3" varstoreIndex="04" prompt="LTR" description="PCH PCIE Latency Reporting Enable/Disable" size="1" offset="0x0409" depex="Sif( PciePortCfg_3 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_3 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 4/LTR" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchPcieSnoopLatencyOverrideMode_3" varstoreIndex="04" prompt="  Snoop Latency Override" description="Snoop Latency Override for PCH PCIE.  Disabled: Disable override.  Manual: Manually enter override values.  Auto (default): Maintain default BIOS flow." size="1" offset="0x0439" depex="Sif( PciePortCfg_3 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_3 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_3 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 4/  Snoop Latency Override" default="0x02" CurrentVal="0x02">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Manual" value="0x1"/>
				<option text="Auto" value="0x2"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="PchPcieSnoopLatencyOverrideValue_3" varstoreIndex="04" prompt="    Snoop Latency Value" description="LTR Snoop Latency value of PCH PCIE" size="2" offset="0x049C" depex="Sif( PciePortCfg_3 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_3 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_3 _EQU_ 0 ) _AND_ Sif( PchPcieSnoopLatencyOverrideMode_3 _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 4/    Snoop Latency Value" default="0x003C" CurrentVal="0x003C" min="0x0" max="0x3FF" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="PchPcieSnoopLatencyOverrideMultiplier_3" varstoreIndex="04" prompt="    Snoop Latency Multiplier" description="LTR Snoop Latency Multiplier of PCH PCIE" size="1" offset="0x0451" depex="Sif( PciePortCfg_3 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_3 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_3 _EQU_ 0 ) _AND_ Sif( PchPcieSnoopLatencyOverrideMode_3 _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 4/    Snoop Latency Multiplier" default="0x02" CurrentVal="0x02">
			<options>
				<option text="1 ns" value="0x0"/>
				<option text="32 ns" value="0x1"/>
				<option text="1024 ns" value="0x2"/>
				<option text="32768 ns" value="0x3"/>
				<option text="1048576 ns" value="0x4"/>
				<option text="33554432 ns" value="0x5"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchPcieNonSnoopLatencyOverrideMode_3" varstoreIndex="04" prompt="  Non Snoop Latency Override" description="Non Snoop Latency Override for PCH PCIE.  Disabled: Disable override.  Manual: Manually enter override values.  Auto (default): Maintain default BIOS flow." size="1" offset="0x0469" depex="Sif( PciePortCfg_3 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_3 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_3 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 4/  Non Snoop Latency Override" default="0x02" CurrentVal="0x02">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Manual" value="0x1"/>
				<option text="Auto" value="0x2"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="PchPcieNonSnoopLatencyOverrideValue_3" varstoreIndex="04" prompt="    Non Snoop Latency Value" description="LTR Non Snoop Latency value of PCH PCIE" size="2" offset="0x04CC" depex="Sif( PciePortCfg_3 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_3 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_3 _EQU_ 0 ) _AND_ Sif( PchPcieNonSnoopLatencyOverrideMode_3 _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 4/    Non Snoop Latency Value" default="0x003C" CurrentVal="0x003C" min="0x0" max="0x3FF" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="PchPcieNonSnoopLatencyOverrideMultiplier_3" varstoreIndex="04" prompt="    Non Snoop Latency Multiplier" description="LTR Non Snoop Latency Multiplier of PCH PCIE" size="1" offset="0x0481" depex="Sif( PciePortCfg_3 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_3 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_3 _EQU_ 0 ) _AND_ Sif( PchPcieNonSnoopLatencyOverrideMode_3 _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 4/    Non Snoop Latency Multiplier" default="0x02" CurrentVal="0x02">
			<options>
				<option text="1 ns" value="0x0"/>
				<option text="32 ns" value="0x1"/>
				<option text="1024 ns" value="0x2"/>
				<option text="32768 ns" value="0x3"/>
				<option text="1048576 ns" value="0x4"/>
				<option text="33554432 ns" value="0x5"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchPcieForceLtrOverride_3" varstoreIndex="04" prompt="  Force LTR Override" description="Force LTR Override for PCH PCIE.  Disabled: LTR override values will not be forced.  Enable: LTR override values will be forced and LTR messages from the device will be ignored." size="1" offset="0x04F9" depex="Sif( PciePortCfg_3 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_3 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_3 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 4/  Force LTR Override" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchPcieLtrConfigLock_3" varstoreIndex="04" prompt="LTR Lock" description="PCIE LTR Configuration Lock" size="1" offset="0x0421" depex="Sif( PciePortCfg_3 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_3 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 4/LTR Lock" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchPcieDmiL1Edm_3" varstoreIndex="04" prompt="Root port Enable/Disable Dmi L1 Entry Disable Mask" description="This option enables or disables dmi l1 entry disable mask " size="1" offset="0x03ED" depex="Sif( PciePortCfg_3 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_3 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 4/Root port Enable/Disable Dmi L1 Entry Disable Mask" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Platform-POR" value="0x0"/>
				<option text="Enabled" value="0x1"/>
				<option text="Disabled" value="0x2"/>
			</options>
		</knob>
		<!-- Form: PCI Express Root Port 5 -->
		<knob  type="scalar" setupType="oneof" name="PcieRootPortEn_4" varstoreIndex="04" prompt="PCI Express Root Port 5" description="Control the PCI Express Root Port." size="1" offset="0x00FA" depex="Sif( PciePortCfg_4 _NEQ_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 5/PCI Express Root Port 5" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortGen2PllL1CgDisable_4" varstoreIndex="04" prompt="Disable Gen2 Pll Shutdown and L1 Controller Power gating " description="When Enabled, disables Gen2 PLL Shutdown and L1 Controller power gating, Enable this option if using Titan Ridge A0/Alpine Ridge thunderbolt controller " size="1" offset="0x03CB" depex="Sif( PciePortCfg_4 _NEQ_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 5/Disable Gen2 Pll Shutdown and L1 Controller Power gating " default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieTopology_4" varstoreIndex="04" prompt="  Topology" description="Identify the SATA Topology if it is Default or ISATA or Flex or DirectConnect or M2" size="1" offset="0x036A" depex="Sif( PciePortCfg_4 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_4 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 5/  Topology" default="0x05" CurrentVal="0x05">
			<options>
				<option text="Board specific" value="0x5"/>
				<option text="Unknown" value="0x0"/>
				<option text="x1" value="0x1"/>
				<option text="x4" value="0x2"/>
				<option text="Sata Express" value="0x3"/>
				<option text="M2" value="0x4"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortSI_4" varstoreIndex="04" prompt="Connection Type" description="Built-In: a built-in device is connected to this rootport. SlotImplemented bit will be clear. Slot: this rootport connects to user-accessible slot. SlotImplemented bit will be set." size="1" offset="0x0382" depex="Sif( PciePortCfg_4 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_4 _EQU_ 0x0 ) _AND_ Gif( PcieRootPortHPE_4 _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 5/Connection Type" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Built-in" value="0x0"/>
				<option text="Slot" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortAspm_4" varstoreIndex="04" prompt="ASPM 4" description="Automatically enable ASPM based on reported capabilities and known issues." size="1" offset="0x0112" depex="Sif( PciePortCfg_4 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_4 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 5/ASPM 4" default="0x04" CurrentVal="0x04">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="L0s" value="0x1"/>
				<option text="L1" value="0x2"/>
				<option text="L0sL1" value="0x3"/>
				<option text="Auto" value="0x4"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortL1SubStates_4" varstoreIndex="04" prompt="L1 Substates" description="PCI Express L1 Substates settings." size="1" offset="0x027A" depex="Sif( PciePortCfg_4 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_4 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 5/L1 Substates" default="0x02" CurrentVal="0x02">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="L1.1" value="0x1"/>
				<option text="L1.1 n L1.2" value="0x2"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortEqPh3Method_4" varstoreIndex="04" prompt="Gen3 Eq Phase3 Method" description="PCIe Gen3 Equalization Phase 3 Method" size="1" offset="0x02F2" depex="Sif( PciePortCfg_4 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_4 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 5/Gen3 Eq Phase3 Method" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Hardware" value="0x1"/>
				<option text="Static Coeff." value="0x4"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="PcieRootPortUptp_4" varstoreIndex="04" prompt="UPTP" description="Upstream Port Transmitter Preset" size="1" offset="0x030A" depex="Sif( PciePortCfg_4 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_4 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 5/UPTP" default="0x05" CurrentVal="0x05" min="0x0" max="0xA" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PcieRootPortDptp_4" varstoreIndex="04" prompt="DPTP" description="Downstream Port Transmitter Preset" size="1" offset="0x0322" depex="Sif( PciePortCfg_4 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_4 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 5/DPTP" default="0x07" CurrentVal="0x07" min="0x0" max="0xA" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortACS_4" varstoreIndex="04" prompt="ACS" description="Enable/Disable Access Control Services Extended Capability" size="1" offset="0x0292" depex="Sif( PciePortCfg_4 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_4 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 5/ACS" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortPTM_4" varstoreIndex="04" prompt="PTM" description="Enable/Disable Precision Time Measurement" size="1" offset="0x02AA" depex="Sif( PciePortCfg_4 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_4 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 5/PTM" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortDPC_4" varstoreIndex="04" prompt="DPC" description="Enable/Disable Downstream Port Containment" size="1" offset="0x02C2" depex="Sif( PciePortCfg_4 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_4 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 5/DPC" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortEDPC_4" varstoreIndex="04" prompt="EDPC" description="Enable/Disable Rootport extensions for Downstream Port Containment" size="1" offset="0x02DA" depex="Sif( PciePortCfg_4 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_4 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 5/EDPC" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortURE_4" varstoreIndex="04" prompt="  URR" description="PCI Express Unsupported Request Reporting Enable/Disable." size="1" offset="0x012A" depex="Sif( PciePortCfg_4 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_4 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 5/  URR" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortFEE_4" varstoreIndex="04" prompt="  FER" description="PCI Express Device Fatal Error Reporting Enable/Disable." size="1" offset="0x0142" depex="Sif( PciePortCfg_4 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_4 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 5/  FER" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortNFE_4" varstoreIndex="04" prompt="  NFER" description="PCI Express Device Non-Fatal Error Reporting Enable/Disable." size="1" offset="0x015A" depex="Sif( PciePortCfg_4 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_4 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 5/  NFER" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortCEE_4" varstoreIndex="04" prompt="  CER" description="PCI Express Device Correctable Error Reporting Enable/Disable." size="1" offset="0x0172" depex="Sif( PciePortCfg_4 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_4 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 5/  CER" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortCTD_4" varstoreIndex="04" prompt="  CTO" description="PCI Express Completion Timer TO Enable/Disable." size="1" offset="0x018A" depex="Sif( PciePortCfg_4 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_4 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 5/  CTO" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortSFE_4" varstoreIndex="04" prompt="  SEFE" description="Root PCI Express System Error on Fatal Error Enable/Disable." size="1" offset="0x01BA" depex="Sif( PciePortCfg_4 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_4 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 5/  SEFE" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortSNE_4" varstoreIndex="04" prompt="  SENFE" description="Root PCI Express System Error on Non-Fatal Error Enable/Disable." size="1" offset="0x01D2" depex="Sif( PciePortCfg_4 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_4 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 5/  SENFE" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortSCE_4" varstoreIndex="04" prompt="  SECE" description="Root PCI Express System Error on Correctable Error Enable/Disable." size="1" offset="0x01EA" depex="Sif( PciePortCfg_4 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_4 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 5/  SECE" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortPMCE_4" varstoreIndex="04" prompt="  PME SCI" description="PCI Express PME SCI Enable/Disable." size="1" offset="0x0202" depex="Sif( PciePortCfg_4 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_4 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 5/  PME SCI" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortHPE_4" varstoreIndex="04" prompt="  Hot Plug" description="PCI Express Hot Plug Enable/Disable." size="1" offset="0x021A" depex="Sif( PciePortCfg_4 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_4 _EQU_ 0x0 ) _AND_ Gif( PcieRootPortSI_4 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 5/  Hot Plug" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortAER_4" varstoreIndex="04" prompt="  Advanced Error Reporting" description="Advanced Error Reporting Enable/Disable." size="1" offset="0x0232" depex="Sif( PciePortCfg_4 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_4 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 5/  Advanced Error Reporting" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortSpeed_4" varstoreIndex="04" prompt="PCIe Speed" description="Configure PCIe Speed" size="1" offset="0x024A" depex="Sif( PciePortCfg_4 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_4 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 5/PCIe Speed" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Auto" value="0x0"/>
				<option text="Gen1" value="0x1"/>
				<option text="Gen2" value="0x2"/>
				<option text="Gen3" value="0x3"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortTHS_4" varstoreIndex="04" prompt="  Transmitter Half Swing" description="Transmitter Half Swing Enable/Disable." size="1" offset="0x0262" depex="Sif( PciePortCfg_4 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_4 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 5/  Transmitter Half Swing" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="PcieDetectTimeoutMs_4" varstoreIndex="04" prompt="Detect Timeout" description="The number of milliseconds reference code will wait for link to exit Detect state for enabled ports before assuming there is no device and potentially disabling the port." size="2" offset="0x039E" depex="Sif( PciePortCfg_4 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_4 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 5/Detect Timeout" default="0x0000" CurrentVal="0x0000" min="0x0" max="0xFFFF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PcieExtraBusRsvd_4" varstoreIndex="04" prompt="Extra Bus Reserved" description="Extra Bus Reserved (0-7) for bridges behind this Root Bridge." size="1" offset="0x0514" depex="Sif( PciePortCfg_4 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_4 _EQU_ 0x0 ) _AND_ Sif( DiscreteTbtSupport _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 5/Extra Bus Reserved" default="0x00" CurrentVal="0x00" min="0x0" max="0x7" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PcieMemRsvd_4" varstoreIndex="04" prompt="Reserved Memory" description="Reserved Memory for this Root Bridge (1-20) MB" size="2" offset="0x0530" depex="Sif( PciePortCfg_4 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_4 _EQU_ 0x0 ) _AND_ Sif( DiscreteTbtSupport _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 5/Reserved Memory" default="0x000A" CurrentVal="0x000A" min="0x1" max="0x14" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PcieIoRsvd_4" varstoreIndex="04" prompt="Reserved I/O" description="Reserved I/O (4K/8K/12K/16K/20K) Range for this Root Bridge." size="1" offset="0x055C" depex="Sif( PciePortCfg_4 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_4 _EQU_ 0x0 ) _AND_ Sif( DiscreteTbtSupport _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 5/Reserved I/O" default="0x04" CurrentVal="0x04" min="0x4" max="0x14" step="0x4"/>
		<!-- PCH PCIe LTR Configuration -->
		<knob  type="scalar" setupType="oneof" name="PchPcieLtrEnable_4" varstoreIndex="04" prompt="LTR" description="PCH PCIE Latency Reporting Enable/Disable" size="1" offset="0x040A" depex="Sif( PciePortCfg_4 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_4 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 5/LTR" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchPcieSnoopLatencyOverrideMode_4" varstoreIndex="04" prompt="  Snoop Latency Override" description="Snoop Latency Override for PCH PCIE.  Disabled: Disable override.  Manual: Manually enter override values.  Auto (default): Maintain default BIOS flow." size="1" offset="0x043A" depex="Sif( PciePortCfg_4 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_4 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_4 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 5/  Snoop Latency Override" default="0x02" CurrentVal="0x02">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Manual" value="0x1"/>
				<option text="Auto" value="0x2"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="PchPcieSnoopLatencyOverrideValue_4" varstoreIndex="04" prompt="    Snoop Latency Value" description="LTR Snoop Latency value of PCH PCIE" size="2" offset="0x049E" depex="Sif( PciePortCfg_4 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_4 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_4 _EQU_ 0 ) _AND_ Sif( PchPcieSnoopLatencyOverrideMode_4 _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 5/    Snoop Latency Value" default="0x003C" CurrentVal="0x003C" min="0x0" max="0x3FF" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="PchPcieSnoopLatencyOverrideMultiplier_4" varstoreIndex="04" prompt="    Snoop Latency Multiplier" description="LTR Snoop Latency Multiplier of PCH PCIE" size="1" offset="0x0452" depex="Sif( PciePortCfg_4 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_4 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_4 _EQU_ 0 ) _AND_ Sif( PchPcieSnoopLatencyOverrideMode_4 _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 5/    Snoop Latency Multiplier" default="0x02" CurrentVal="0x02">
			<options>
				<option text="1 ns" value="0x0"/>
				<option text="32 ns" value="0x1"/>
				<option text="1024 ns" value="0x2"/>
				<option text="32768 ns" value="0x3"/>
				<option text="1048576 ns" value="0x4"/>
				<option text="33554432 ns" value="0x5"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchPcieNonSnoopLatencyOverrideMode_4" varstoreIndex="04" prompt="  Non Snoop Latency Override" description="Non Snoop Latency Override for PCH PCIE.  Disabled: Disable override.  Manual: Manually enter override values.  Auto (default): Maintain default BIOS flow." size="1" offset="0x046A" depex="Sif( PciePortCfg_4 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_4 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_4 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 5/  Non Snoop Latency Override" default="0x02" CurrentVal="0x02">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Manual" value="0x1"/>
				<option text="Auto" value="0x2"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="PchPcieNonSnoopLatencyOverrideValue_4" varstoreIndex="04" prompt="    Non Snoop Latency Value" description="LTR Non Snoop Latency value of PCH PCIE" size="2" offset="0x04CE" depex="Sif( PciePortCfg_4 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_4 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_4 _EQU_ 0 ) _AND_ Sif( PchPcieNonSnoopLatencyOverrideMode_4 _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 5/    Non Snoop Latency Value" default="0x003C" CurrentVal="0x003C" min="0x0" max="0x3FF" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="PchPcieNonSnoopLatencyOverrideMultiplier_4" varstoreIndex="04" prompt="    Non Snoop Latency Multiplier" description="LTR Non Snoop Latency Multiplier of PCH PCIE" size="1" offset="0x0482" depex="Sif( PciePortCfg_4 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_4 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_4 _EQU_ 0 ) _AND_ Sif( PchPcieNonSnoopLatencyOverrideMode_4 _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 5/    Non Snoop Latency Multiplier" default="0x02" CurrentVal="0x02">
			<options>
				<option text="1 ns" value="0x0"/>
				<option text="32 ns" value="0x1"/>
				<option text="1024 ns" value="0x2"/>
				<option text="32768 ns" value="0x3"/>
				<option text="1048576 ns" value="0x4"/>
				<option text="33554432 ns" value="0x5"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchPcieForceLtrOverride_4" varstoreIndex="04" prompt="  Force LTR Override" description="Force LTR Override for PCH PCIE.  Disabled: LTR override values will not be forced.  Enable: LTR override values will be forced and LTR messages from the device will be ignored." size="1" offset="0x04FA" depex="Sif( PciePortCfg_4 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_4 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_4 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 5/  Force LTR Override" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchPcieLtrConfigLock_4" varstoreIndex="04" prompt="LTR Lock" description="PCIE LTR Configuration Lock" size="1" offset="0x0422" depex="Sif( PciePortCfg_4 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_4 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 5/LTR Lock" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchPcieDmiL1Edm_4" varstoreIndex="04" prompt="Root port Enable/Disable Dmi L1 Entry Disable Mask" description="This option enables or disables dmi l1 entry disable mask " size="1" offset="0x03EE" depex="Sif( PciePortCfg_4 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_4 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 5/Root port Enable/Disable Dmi L1 Entry Disable Mask" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Platform-POR" value="0x0"/>
				<option text="Enabled" value="0x1"/>
				<option text="Disabled" value="0x2"/>
			</options>
		</knob>
		<!-- Form: PCI Express Root Port 6 -->
		<knob  type="scalar" setupType="oneof" name="PcieRootPortEn_5" varstoreIndex="04" prompt="PCI Express Root Port 6" description="Control the PCI Express Root Port." size="1" offset="0x00FB" depex="Sif( PciePortCfg_5 _NEQ_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 6/PCI Express Root Port 6" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortGen2PllL1CgDisable_5" varstoreIndex="04" prompt="Disable Gen2 Pll Shutdown and L1 Controller Power gating " description="When Enabled, disables Gen2 PLL Shutdown and L1 Controller power gating, Enable this option if using Titan Ridge A0/Alpine Ridge thunderbolt controller " size="1" offset="0x03CC" depex="Sif( PciePortCfg_5 _NEQ_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 6/Disable Gen2 Pll Shutdown and L1 Controller Power gating " default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieTopology_5" varstoreIndex="04" prompt="  Topology" description="Identify the SATA Topology if it is Default or ISATA or Flex or DirectConnect or M2" size="1" offset="0x036B" depex="Sif( PciePortCfg_5 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_5 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 6/  Topology" default="0x05" CurrentVal="0x05">
			<options>
				<option text="Board specific" value="0x5"/>
				<option text="Unknown" value="0x0"/>
				<option text="x1" value="0x1"/>
				<option text="x4" value="0x2"/>
				<option text="Sata Express" value="0x3"/>
				<option text="M2" value="0x4"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortSI_5" varstoreIndex="04" prompt="Connection Type" description="Built-In: a built-in device is connected to this rootport. SlotImplemented bit will be clear. Slot: this rootport connects to user-accessible slot. SlotImplemented bit will be set." size="1" offset="0x0383" depex="Sif( PciePortCfg_5 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_5 _EQU_ 0x0 ) _AND_ Gif( PcieRootPortHPE_5 _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 6/Connection Type" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Built-in" value="0x0"/>
				<option text="Slot" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortAspm_5" varstoreIndex="04" prompt="ASPM 5" description="Automatically enable ASPM based on reported capabilities and known issues." size="1" offset="0x0113" depex="Sif( PciePortCfg_5 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_5 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 6/ASPM 5" default="0x04" CurrentVal="0x04">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="L0s" value="0x1"/>
				<option text="L1" value="0x2"/>
				<option text="L0sL1" value="0x3"/>
				<option text="Auto" value="0x4"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortL1SubStates_5" varstoreIndex="04" prompt="L1 Substates" description="PCI Express L1 Substates settings." size="1" offset="0x027B" depex="Sif( PciePortCfg_5 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_5 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 6/L1 Substates" default="0x02" CurrentVal="0x02">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="L1.1" value="0x1"/>
				<option text="L1.1 n L1.2" value="0x2"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortEqPh3Method_5" varstoreIndex="04" prompt="Gen3 Eq Phase3 Method" description="PCIe Gen3 Equalization Phase 3 Method" size="1" offset="0x02F3" depex="Sif( PciePortCfg_5 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_5 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 6/Gen3 Eq Phase3 Method" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Hardware" value="0x1"/>
				<option text="Static Coeff." value="0x4"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="PcieRootPortUptp_5" varstoreIndex="04" prompt="UPTP" description="Upstream Port Transmitter Preset" size="1" offset="0x030B" depex="Sif( PciePortCfg_5 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_5 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 6/UPTP" default="0x05" CurrentVal="0x05" min="0x0" max="0xA" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PcieRootPortDptp_5" varstoreIndex="04" prompt="DPTP" description="Downstream Port Transmitter Preset" size="1" offset="0x0323" depex="Sif( PciePortCfg_5 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_5 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 6/DPTP" default="0x07" CurrentVal="0x07" min="0x0" max="0xA" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortACS_5" varstoreIndex="04" prompt="ACS" description="Enable/Disable Access Control Services Extended Capability" size="1" offset="0x0293" depex="Sif( PciePortCfg_5 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_5 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 6/ACS" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortPTM_5" varstoreIndex="04" prompt="PTM" description="Enable/Disable Precision Time Measurement" size="1" offset="0x02AB" depex="Sif( PciePortCfg_5 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_5 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 6/PTM" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortDPC_5" varstoreIndex="04" prompt="DPC" description="Enable/Disable Downstream Port Containment" size="1" offset="0x02C3" depex="Sif( PciePortCfg_5 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_5 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 6/DPC" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortEDPC_5" varstoreIndex="04" prompt="EDPC" description="Enable/Disable Rootport extensions for Downstream Port Containment" size="1" offset="0x02DB" depex="Sif( PciePortCfg_5 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_5 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 6/EDPC" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortURE_5" varstoreIndex="04" prompt="  URR" description="PCI Express Unsupported Request Reporting Enable/Disable." size="1" offset="0x012B" depex="Sif( PciePortCfg_5 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_5 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 6/  URR" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortFEE_5" varstoreIndex="04" prompt="  FER" description="PCI Express Device Fatal Error Reporting Enable/Disable." size="1" offset="0x0143" depex="Sif( PciePortCfg_5 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_5 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 6/  FER" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortNFE_5" varstoreIndex="04" prompt="  NFER" description="PCI Express Device Non-Fatal Error Reporting Enable/Disable." size="1" offset="0x015B" depex="Sif( PciePortCfg_5 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_5 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 6/  NFER" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortCEE_5" varstoreIndex="04" prompt="  CER" description="PCI Express Device Correctable Error Reporting Enable/Disable." size="1" offset="0x0173" depex="Sif( PciePortCfg_5 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_5 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 6/  CER" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortCTD_5" varstoreIndex="04" prompt="  CTO" description="PCI Express Completion Timer TO Enable/Disable." size="1" offset="0x018B" depex="Sif( PciePortCfg_5 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_5 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 6/  CTO" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortSFE_5" varstoreIndex="04" prompt="  SEFE" description="Root PCI Express System Error on Fatal Error Enable/Disable." size="1" offset="0x01BB" depex="Sif( PciePortCfg_5 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_5 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 6/  SEFE" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortSNE_5" varstoreIndex="04" prompt="  SENFE" description="Root PCI Express System Error on Non-Fatal Error Enable/Disable." size="1" offset="0x01D3" depex="Sif( PciePortCfg_5 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_5 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 6/  SENFE" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortSCE_5" varstoreIndex="04" prompt="  SECE" description="Root PCI Express System Error on Correctable Error Enable/Disable." size="1" offset="0x01EB" depex="Sif( PciePortCfg_5 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_5 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 6/  SECE" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortPMCE_5" varstoreIndex="04" prompt="  PME SCI" description="PCI Express PME SCI Enable/Disable." size="1" offset="0x0203" depex="Sif( PciePortCfg_5 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_5 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 6/  PME SCI" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortHPE_5" varstoreIndex="04" prompt="  Hot Plug" description="PCI Express Hot Plug Enable/Disable." size="1" offset="0x021B" depex="Sif( PciePortCfg_5 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_5 _EQU_ 0x0 ) _AND_ Gif( PcieRootPortSI_5 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 6/  Hot Plug" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortAER_5" varstoreIndex="04" prompt="  Advanced Error Reporting" description="Advanced Error Reporting Enable/Disable." size="1" offset="0x0233" depex="Sif( PciePortCfg_5 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_5 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 6/  Advanced Error Reporting" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortSpeed_5" varstoreIndex="04" prompt="PCIe Speed" description="Configure PCIe Speed" size="1" offset="0x024B" depex="Sif( PciePortCfg_5 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_5 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 6/PCIe Speed" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Auto" value="0x0"/>
				<option text="Gen1" value="0x1"/>
				<option text="Gen2" value="0x2"/>
				<option text="Gen3" value="0x3"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortTHS_5" varstoreIndex="04" prompt="  Transmitter Half Swing" description="Transmitter Half Swing Enable/Disable." size="1" offset="0x0263" depex="Sif( PciePortCfg_5 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_5 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 6/  Transmitter Half Swing" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="PcieDetectTimeoutMs_5" varstoreIndex="04" prompt="Detect Timeout" description="The number of milliseconds reference code will wait for link to exit Detect state for enabled ports before assuming there is no device and potentially disabling the port." size="2" offset="0x03A0" depex="Sif( PciePortCfg_5 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_5 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 6/Detect Timeout" default="0x0000" CurrentVal="0x0000" min="0x0" max="0xFFFF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PcieExtraBusRsvd_5" varstoreIndex="04" prompt="Extra Bus Reserved" description="Extra Bus Reserved (0-7) for bridges behind this Root Bridge." size="1" offset="0x0515" depex="Sif( PciePortCfg_5 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_5 _EQU_ 0x0 ) _AND_ Sif( DiscreteTbtSupport _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 6/Extra Bus Reserved" default="0x00" CurrentVal="0x00" min="0x0" max="0x7" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PcieMemRsvd_5" varstoreIndex="04" prompt="Reserved Memory" description="Reserved Memory for this Root Bridge (1-20) MB" size="2" offset="0x0532" depex="Sif( PciePortCfg_5 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_5 _EQU_ 0x0 ) _AND_ Sif( DiscreteTbtSupport _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 6/Reserved Memory" default="0x000A" CurrentVal="0x000A" min="0x1" max="0x14" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PcieIoRsvd_5" varstoreIndex="04" prompt="Reserved I/O" description="Reserved I/O (4K/8K/12K/16K/20K) Range for this Root Bridge." size="1" offset="0x055D" depex="Sif( PciePortCfg_5 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_5 _EQU_ 0x0 ) _AND_ Sif( DiscreteTbtSupport _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 6/Reserved I/O" default="0x04" CurrentVal="0x04" min="0x4" max="0x14" step="0x4"/>
		<!-- PCH PCIe LTR Configuration -->
		<knob  type="scalar" setupType="oneof" name="PchPcieLtrEnable_5" varstoreIndex="04" prompt="LTR" description="PCH PCIE Latency Reporting Enable/Disable" size="1" offset="0x040B" depex="Sif( PciePortCfg_5 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_5 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 6/LTR" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchPcieSnoopLatencyOverrideMode_5" varstoreIndex="04" prompt="  Snoop Latency Override" description="Snoop Latency Override for PCH PCIE.  Disabled: Disable override.  Manual: Manually enter override values.  Auto (default): Maintain default BIOS flow." size="1" offset="0x043B" depex="Sif( PciePortCfg_5 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_5 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_5 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 6/  Snoop Latency Override" default="0x02" CurrentVal="0x02">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Manual" value="0x1"/>
				<option text="Auto" value="0x2"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="PchPcieSnoopLatencyOverrideValue_5" varstoreIndex="04" prompt="    Snoop Latency Value" description="LTR Snoop Latency value of PCH PCIE" size="2" offset="0x04A0" depex="Sif( PciePortCfg_5 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_5 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_5 _EQU_ 0 ) _AND_ Sif( PchPcieSnoopLatencyOverrideMode_5 _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 6/    Snoop Latency Value" default="0x003C" CurrentVal="0x003C" min="0x0" max="0x3FF" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="PchPcieSnoopLatencyOverrideMultiplier_5" varstoreIndex="04" prompt="    Snoop Latency Multiplier" description="LTR Snoop Latency Multiplier of PCH PCIE" size="1" offset="0x0453" depex="Sif( PciePortCfg_5 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_5 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_5 _EQU_ 0 ) _AND_ Sif( PchPcieSnoopLatencyOverrideMode_5 _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 6/    Snoop Latency Multiplier" default="0x02" CurrentVal="0x02">
			<options>
				<option text="1 ns" value="0x0"/>
				<option text="32 ns" value="0x1"/>
				<option text="1024 ns" value="0x2"/>
				<option text="32768 ns" value="0x3"/>
				<option text="1048576 ns" value="0x4"/>
				<option text="33554432 ns" value="0x5"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchPcieNonSnoopLatencyOverrideMode_5" varstoreIndex="04" prompt="  Non Snoop Latency Override" description="Non Snoop Latency Override for PCH PCIE.  Disabled: Disable override.  Manual: Manually enter override values.  Auto (default): Maintain default BIOS flow." size="1" offset="0x046B" depex="Sif( PciePortCfg_5 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_5 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_5 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 6/  Non Snoop Latency Override" default="0x02" CurrentVal="0x02">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Manual" value="0x1"/>
				<option text="Auto" value="0x2"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="PchPcieNonSnoopLatencyOverrideValue_5" varstoreIndex="04" prompt="    Non Snoop Latency Value" description="LTR Non Snoop Latency value of PCH PCIE" size="2" offset="0x04D0" depex="Sif( PciePortCfg_5 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_5 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_5 _EQU_ 0 ) _AND_ Sif( PchPcieNonSnoopLatencyOverrideMode_5 _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 6/    Non Snoop Latency Value" default="0x003C" CurrentVal="0x003C" min="0x0" max="0x3FF" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="PchPcieNonSnoopLatencyOverrideMultiplier_5" varstoreIndex="04" prompt="    Non Snoop Latency Multiplier" description="LTR Non Snoop Latency Multiplier of PCH PCIE" size="1" offset="0x0483" depex="Sif( PciePortCfg_5 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_5 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_5 _EQU_ 0 ) _AND_ Sif( PchPcieNonSnoopLatencyOverrideMode_5 _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 6/    Non Snoop Latency Multiplier" default="0x02" CurrentVal="0x02">
			<options>
				<option text="1 ns" value="0x0"/>
				<option text="32 ns" value="0x1"/>
				<option text="1024 ns" value="0x2"/>
				<option text="32768 ns" value="0x3"/>
				<option text="1048576 ns" value="0x4"/>
				<option text="33554432 ns" value="0x5"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchPcieForceLtrOverride_5" varstoreIndex="04" prompt="  Force LTR Override" description="Force LTR Override for PCH PCIE.  Disabled: LTR override values will not be forced.  Enable: LTR override values will be forced and LTR messages from the device will be ignored." size="1" offset="0x04FB" depex="Sif( PciePortCfg_5 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_5 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_5 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 6/  Force LTR Override" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchPcieLtrConfigLock_5" varstoreIndex="04" prompt="LTR Lock" description="PCIE LTR Configuration Lock" size="1" offset="0x0423" depex="Sif( PciePortCfg_5 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_5 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 6/LTR Lock" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchPcieDmiL1Edm_5" varstoreIndex="04" prompt="Root port Enable/Disable Dmi L1 Entry Disable Mask" description="This option enables or disables dmi l1 entry disable mask " size="1" offset="0x03EF" depex="Sif( PciePortCfg_5 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_5 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 6/Root port Enable/Disable Dmi L1 Entry Disable Mask" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Platform-POR" value="0x0"/>
				<option text="Enabled" value="0x1"/>
				<option text="Disabled" value="0x2"/>
			</options>
		</knob>
		<!-- Form: PCI Express Root Port 7 -->
		<knob  type="scalar" setupType="oneof" name="PcieRootPortEn_6" varstoreIndex="04" prompt="PCI Express Root Port 7" description="Control the PCI Express Root Port." size="1" offset="0x00FC" depex="Sif( PciePortCfg_6 _NEQ_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 7/PCI Express Root Port 7" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortGen2PllL1CgDisable_6" varstoreIndex="04" prompt="Disable Gen2 Pll Shutdown and L1 Controller Power gating " description="When Enabled, disables Gen2 PLL Shutdown and L1 Controller power gating, Enable this option if using Titan Ridge A0/Alpine Ridge thunderbolt controller " size="1" offset="0x03CD" depex="Sif( PciePortCfg_6 _NEQ_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 7/Disable Gen2 Pll Shutdown and L1 Controller Power gating " default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieTopology_6" varstoreIndex="04" prompt="  Topology" description="Identify the SATA Topology if it is Default or ISATA or Flex or DirectConnect or M2" size="1" offset="0x036C" depex="Sif( PciePortCfg_6 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_6 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 7/  Topology" default="0x05" CurrentVal="0x05">
			<options>
				<option text="Board specific" value="0x5"/>
				<option text="Unknown" value="0x0"/>
				<option text="x1" value="0x1"/>
				<option text="x4" value="0x2"/>
				<option text="Sata Express" value="0x3"/>
				<option text="M2" value="0x4"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortSI_6" varstoreIndex="04" prompt="Connection Type" description="Built-In: a built-in device is connected to this rootport. SlotImplemented bit will be clear. Slot: this rootport connects to user-accessible slot. SlotImplemented bit will be set." size="1" offset="0x0384" depex="Sif( PciePortCfg_6 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_6 _EQU_ 0x0 ) _AND_ Gif( PcieRootPortHPE_6 _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 7/Connection Type" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Built-in" value="0x0"/>
				<option text="Slot" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortAspm_6" varstoreIndex="04" prompt="ASPM 6" description="Automatically enable ASPM based on reported capabilities and known issues." size="1" offset="0x0114" depex="Sif( PciePortCfg_6 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_6 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 7/ASPM 6" default="0x04" CurrentVal="0x04">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="L0s" value="0x1"/>
				<option text="L1" value="0x2"/>
				<option text="L0sL1" value="0x3"/>
				<option text="Auto" value="0x4"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortL1SubStates_6" varstoreIndex="04" prompt="L1 Substates" description="PCI Express L1 Substates settings." size="1" offset="0x027C" depex="Sif( PciePortCfg_6 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_6 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 7/L1 Substates" default="0x02" CurrentVal="0x02">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="L1.1" value="0x1"/>
				<option text="L1.1 n L1.2" value="0x2"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortEqPh3Method_6" varstoreIndex="04" prompt="Gen3 Eq Phase3 Method" description="PCIe Gen3 Equalization Phase 3 Method" size="1" offset="0x02F4" depex="Sif( PciePortCfg_6 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_6 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 7/Gen3 Eq Phase3 Method" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Hardware" value="0x1"/>
				<option text="Static Coeff." value="0x4"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="PcieRootPortUptp_6" varstoreIndex="04" prompt="UPTP" description="Upstream Port Transmitter Preset" size="1" offset="0x030C" depex="Sif( PciePortCfg_6 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_6 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 7/UPTP" default="0x05" CurrentVal="0x05" min="0x0" max="0xA" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PcieRootPortDptp_6" varstoreIndex="04" prompt="DPTP" description="Downstream Port Transmitter Preset" size="1" offset="0x0324" depex="Sif( PciePortCfg_6 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_6 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 7/DPTP" default="0x07" CurrentVal="0x07" min="0x0" max="0xA" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortACS_6" varstoreIndex="04" prompt="ACS" description="Enable/Disable Access Control Services Extended Capability" size="1" offset="0x0294" depex="Sif( PciePortCfg_6 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_6 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 7/ACS" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortPTM_6" varstoreIndex="04" prompt="PTM" description="Enable/Disable Precision Time Measurement" size="1" offset="0x02AC" depex="Sif( PciePortCfg_6 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_6 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 7/PTM" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortDPC_6" varstoreIndex="04" prompt="DPC" description="Enable/Disable Downstream Port Containment" size="1" offset="0x02C4" depex="Sif( PciePortCfg_6 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_6 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 7/DPC" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortEDPC_6" varstoreIndex="04" prompt="EDPC" description="Enable/Disable Rootport extensions for Downstream Port Containment" size="1" offset="0x02DC" depex="Sif( PciePortCfg_6 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_6 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 7/EDPC" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortURE_6" varstoreIndex="04" prompt="  URR" description="PCI Express Unsupported Request Reporting Enable/Disable." size="1" offset="0x012C" depex="Sif( PciePortCfg_6 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_6 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 7/  URR" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortFEE_6" varstoreIndex="04" prompt="  FER" description="PCI Express Device Fatal Error Reporting Enable/Disable." size="1" offset="0x0144" depex="Sif( PciePortCfg_6 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_6 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 7/  FER" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortNFE_6" varstoreIndex="04" prompt="  NFER" description="PCI Express Device Non-Fatal Error Reporting Enable/Disable." size="1" offset="0x015C" depex="Sif( PciePortCfg_6 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_6 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 7/  NFER" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortCEE_6" varstoreIndex="04" prompt="  CER" description="PCI Express Device Correctable Error Reporting Enable/Disable." size="1" offset="0x0174" depex="Sif( PciePortCfg_6 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_6 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 7/  CER" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortCTD_6" varstoreIndex="04" prompt="  CTO" description="PCI Express Completion Timer TO Enable/Disable." size="1" offset="0x018C" depex="Sif( PciePortCfg_6 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_6 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 7/  CTO" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortSFE_6" varstoreIndex="04" prompt="  SEFE" description="Root PCI Express System Error on Fatal Error Enable/Disable." size="1" offset="0x01BC" depex="Sif( PciePortCfg_6 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_6 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 7/  SEFE" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortSNE_6" varstoreIndex="04" prompt="  SENFE" description="Root PCI Express System Error on Non-Fatal Error Enable/Disable." size="1" offset="0x01D4" depex="Sif( PciePortCfg_6 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_6 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 7/  SENFE" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortSCE_6" varstoreIndex="04" prompt="  SECE" description="Root PCI Express System Error on Correctable Error Enable/Disable." size="1" offset="0x01EC" depex="Sif( PciePortCfg_6 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_6 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 7/  SECE" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortPMCE_6" varstoreIndex="04" prompt="  PME SCI" description="PCI Express PME SCI Enable/Disable." size="1" offset="0x0204" depex="Sif( PciePortCfg_6 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_6 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 7/  PME SCI" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortHPE_6" varstoreIndex="04" prompt="  Hot Plug" description="PCI Express Hot Plug Enable/Disable." size="1" offset="0x021C" depex="Sif( PciePortCfg_6 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_6 _EQU_ 0x0 ) _AND_ Gif( PcieRootPortSI_6 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 7/  Hot Plug" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortAER_6" varstoreIndex="04" prompt="  Advanced Error Reporting" description="Advanced Error Reporting Enable/Disable." size="1" offset="0x0234" depex="Sif( PciePortCfg_6 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_6 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 7/  Advanced Error Reporting" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortSpeed_6" varstoreIndex="04" prompt="PCIe Speed" description="Configure PCIe Speed" size="1" offset="0x024C" depex="Sif( PciePortCfg_6 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_6 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 7/PCIe Speed" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Auto" value="0x0"/>
				<option text="Gen1" value="0x1"/>
				<option text="Gen2" value="0x2"/>
				<option text="Gen3" value="0x3"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortTHS_6" varstoreIndex="04" prompt="  Transmitter Half Swing" description="Transmitter Half Swing Enable/Disable." size="1" offset="0x0264" depex="Sif( PciePortCfg_6 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_6 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 7/  Transmitter Half Swing" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="PcieDetectTimeoutMs_6" varstoreIndex="04" prompt="Detect Timeout" description="The number of milliseconds reference code will wait for link to exit Detect state for enabled ports before assuming there is no device and potentially disabling the port." size="2" offset="0x03A2" depex="Sif( PciePortCfg_6 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_6 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 7/Detect Timeout" default="0x0000" CurrentVal="0x0000" min="0x0" max="0xFFFF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PcieExtraBusRsvd_6" varstoreIndex="04" prompt="Extra Bus Reserved" description="Extra Bus Reserved (0-7) for bridges behind this Root Bridge." size="1" offset="0x0516" depex="Sif( PciePortCfg_6 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_6 _EQU_ 0x0 ) _AND_ Sif( DiscreteTbtSupport _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 7/Extra Bus Reserved" default="0x00" CurrentVal="0x00" min="0x0" max="0x7" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PcieMemRsvd_6" varstoreIndex="04" prompt="Reserved Memory" description="Reserved Memory for this Root Bridge (1-20) MB" size="2" offset="0x0534" depex="Sif( PciePortCfg_6 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_6 _EQU_ 0x0 ) _AND_ Sif( DiscreteTbtSupport _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 7/Reserved Memory" default="0x000A" CurrentVal="0x000A" min="0x1" max="0x14" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PcieIoRsvd_6" varstoreIndex="04" prompt="Reserved I/O" description="Reserved I/O (4K/8K/12K/16K/20K) Range for this Root Bridge." size="1" offset="0x055E" depex="Sif( PciePortCfg_6 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_6 _EQU_ 0x0 ) _AND_ Sif( DiscreteTbtSupport _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 7/Reserved I/O" default="0x04" CurrentVal="0x04" min="0x4" max="0x14" step="0x4"/>
		<!-- PCH PCIe LTR Configuration -->
		<knob  type="scalar" setupType="oneof" name="PchPcieLtrEnable_6" varstoreIndex="04" prompt="LTR" description="PCH PCIE Latency Reporting Enable/Disable" size="1" offset="0x040C" depex="Sif( PciePortCfg_6 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_6 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 7/LTR" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchPcieSnoopLatencyOverrideMode_6" varstoreIndex="04" prompt="  Snoop Latency Override" description="Snoop Latency Override for PCH PCIE.  Disabled: Disable override.  Manual: Manually enter override values.  Auto (default): Maintain default BIOS flow." size="1" offset="0x043C" depex="Sif( PciePortCfg_6 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_6 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_6 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 7/  Snoop Latency Override" default="0x02" CurrentVal="0x02">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Manual" value="0x1"/>
				<option text="Auto" value="0x2"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="PchPcieSnoopLatencyOverrideValue_6" varstoreIndex="04" prompt="    Snoop Latency Value" description="LTR Snoop Latency value of PCH PCIE" size="2" offset="0x04A2" depex="Sif( PciePortCfg_6 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_6 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_6 _EQU_ 0 ) _AND_ Sif( PchPcieSnoopLatencyOverrideMode_6 _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 7/    Snoop Latency Value" default="0x003C" CurrentVal="0x003C" min="0x0" max="0x3FF" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="PchPcieSnoopLatencyOverrideMultiplier_6" varstoreIndex="04" prompt="    Snoop Latency Multiplier" description="LTR Snoop Latency Multiplier of PCH PCIE" size="1" offset="0x0454" depex="Sif( PciePortCfg_6 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_6 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_6 _EQU_ 0 ) _AND_ Sif( PchPcieSnoopLatencyOverrideMode_6 _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 7/    Snoop Latency Multiplier" default="0x02" CurrentVal="0x02">
			<options>
				<option text="1 ns" value="0x0"/>
				<option text="32 ns" value="0x1"/>
				<option text="1024 ns" value="0x2"/>
				<option text="32768 ns" value="0x3"/>
				<option text="1048576 ns" value="0x4"/>
				<option text="33554432 ns" value="0x5"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchPcieNonSnoopLatencyOverrideMode_6" varstoreIndex="04" prompt="  Non Snoop Latency Override" description="Non Snoop Latency Override for PCH PCIE.  Disabled: Disable override.  Manual: Manually enter override values.  Auto (default): Maintain default BIOS flow." size="1" offset="0x046C" depex="Sif( PciePortCfg_6 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_6 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_6 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 7/  Non Snoop Latency Override" default="0x02" CurrentVal="0x02">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Manual" value="0x1"/>
				<option text="Auto" value="0x2"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="PchPcieNonSnoopLatencyOverrideValue_6" varstoreIndex="04" prompt="    Non Snoop Latency Value" description="LTR Non Snoop Latency value of PCH PCIE" size="2" offset="0x04D2" depex="Sif( PciePortCfg_6 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_6 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_6 _EQU_ 0 ) _AND_ Sif( PchPcieNonSnoopLatencyOverrideMode_6 _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 7/    Non Snoop Latency Value" default="0x003C" CurrentVal="0x003C" min="0x0" max="0x3FF" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="PchPcieNonSnoopLatencyOverrideMultiplier_6" varstoreIndex="04" prompt="    Non Snoop Latency Multiplier" description="LTR Non Snoop Latency Multiplier of PCH PCIE" size="1" offset="0x0484" depex="Sif( PciePortCfg_6 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_6 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_6 _EQU_ 0 ) _AND_ Sif( PchPcieNonSnoopLatencyOverrideMode_6 _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 7/    Non Snoop Latency Multiplier" default="0x02" CurrentVal="0x02">
			<options>
				<option text="1 ns" value="0x0"/>
				<option text="32 ns" value="0x1"/>
				<option text="1024 ns" value="0x2"/>
				<option text="32768 ns" value="0x3"/>
				<option text="1048576 ns" value="0x4"/>
				<option text="33554432 ns" value="0x5"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchPcieForceLtrOverride_6" varstoreIndex="04" prompt="  Force LTR Override" description="Force LTR Override for PCH PCIE.  Disabled: LTR override values will not be forced.  Enable: LTR override values will be forced and LTR messages from the device will be ignored." size="1" offset="0x04FC" depex="Sif( PciePortCfg_6 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_6 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_6 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 7/  Force LTR Override" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchPcieLtrConfigLock_6" varstoreIndex="04" prompt="LTR Lock" description="PCIE LTR Configuration Lock" size="1" offset="0x0424" depex="Sif( PciePortCfg_6 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_6 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 7/LTR Lock" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchPcieDmiL1Edm_6" varstoreIndex="04" prompt="Root port Enable/Disable Dmi L1 Entry Disable Mask" description="This option enables or disables dmi l1 entry disable mask " size="1" offset="0x03F0" depex="Sif( PciePortCfg_6 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_6 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 7/Root port Enable/Disable Dmi L1 Entry Disable Mask" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Platform-POR" value="0x0"/>
				<option text="Enabled" value="0x1"/>
				<option text="Disabled" value="0x2"/>
			</options>
		</knob>
		<!-- Form: PCI Express Root Port 8 -->
		<knob  type="scalar" setupType="oneof" name="PcieRootPortEn_7" varstoreIndex="04" prompt="PCI Express Root Port 8" description="Control the PCI Express Root Port." size="1" offset="0x00FD" depex="Sif( PciePortCfg_7 _NEQ_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 8/PCI Express Root Port 8" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortGen2PllL1CgDisable_7" varstoreIndex="04" prompt="Disable Gen2 Pll Shutdown and L1 Controller Power gating " description="When Enabled, disables Gen2 PLL Shutdown and L1 Controller power gating, Enable this option if using Titan Ridge A0/Alpine Ridge thunderbolt controller " size="1" offset="0x03CE" depex="Sif( PciePortCfg_7 _NEQ_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 8/Disable Gen2 Pll Shutdown and L1 Controller Power gating " default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieTopology_7" varstoreIndex="04" prompt="  Topology" description="Identify the SATA Topology if it is Default or ISATA or Flex or DirectConnect or M2" size="1" offset="0x036D" depex="Sif( PciePortCfg_7 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_7 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 8/  Topology" default="0x05" CurrentVal="0x05">
			<options>
				<option text="Board specific" value="0x5"/>
				<option text="Unknown" value="0x0"/>
				<option text="x1" value="0x1"/>
				<option text="x4" value="0x2"/>
				<option text="Sata Express" value="0x3"/>
				<option text="M2" value="0x4"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortSI_7" varstoreIndex="04" prompt="Connection Type" description="Built-In: a built-in device is connected to this rootport. SlotImplemented bit will be clear. Slot: this rootport connects to user-accessible slot. SlotImplemented bit will be set." size="1" offset="0x0385" depex="Sif( PciePortCfg_7 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_7 _EQU_ 0x0 ) _AND_ Gif( PcieRootPortHPE_7 _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 8/Connection Type" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Built-in" value="0x0"/>
				<option text="Slot" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortAspm_7" varstoreIndex="04" prompt="ASPM 7" description="Automatically enable ASPM based on reported capabilities and known issues." size="1" offset="0x0115" depex="Sif( PciePortCfg_7 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_7 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 8/ASPM 7" default="0x04" CurrentVal="0x04">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="L0s" value="0x1"/>
				<option text="L1" value="0x2"/>
				<option text="L0sL1" value="0x3"/>
				<option text="Auto" value="0x4"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortL1SubStates_7" varstoreIndex="04" prompt="L1 Substates" description="PCI Express L1 Substates settings." size="1" offset="0x027D" depex="Sif( PciePortCfg_7 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_7 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 8/L1 Substates" default="0x02" CurrentVal="0x02">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="L1.1" value="0x1"/>
				<option text="L1.1 n L1.2" value="0x2"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortEqPh3Method_7" varstoreIndex="04" prompt="Gen3 Eq Phase3 Method" description="PCIe Gen3 Equalization Phase 3 Method" size="1" offset="0x02F5" depex="Sif( PciePortCfg_7 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_7 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 8/Gen3 Eq Phase3 Method" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Hardware" value="0x1"/>
				<option text="Static Coeff." value="0x4"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="PcieRootPortUptp_7" varstoreIndex="04" prompt="UPTP" description="Upstream Port Transmitter Preset" size="1" offset="0x030D" depex="Sif( PciePortCfg_7 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_7 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 8/UPTP" default="0x05" CurrentVal="0x05" min="0x0" max="0xA" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PcieRootPortDptp_7" varstoreIndex="04" prompt="DPTP" description="Downstream Port Transmitter Preset" size="1" offset="0x0325" depex="Sif( PciePortCfg_7 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_7 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 8/DPTP" default="0x07" CurrentVal="0x07" min="0x0" max="0xA" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortACS_7" varstoreIndex="04" prompt="ACS" description="Enable/Disable Access Control Services Extended Capability" size="1" offset="0x0295" depex="Sif( PciePortCfg_7 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_7 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 8/ACS" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortPTM_7" varstoreIndex="04" prompt="PTM" description="Enable/Disable Precision Time Measurement" size="1" offset="0x02AD" depex="Sif( PciePortCfg_7 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_7 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 8/PTM" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortDPC_7" varstoreIndex="04" prompt="DPC" description="Enable/Disable Downstream Port Containment" size="1" offset="0x02C5" depex="Sif( PciePortCfg_7 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_7 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 8/DPC" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortEDPC_7" varstoreIndex="04" prompt="EDPC" description="Enable/Disable Rootport extensions for Downstream Port Containment" size="1" offset="0x02DD" depex="Sif( PciePortCfg_7 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_7 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 8/EDPC" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortURE_7" varstoreIndex="04" prompt="  URR" description="PCI Express Unsupported Request Reporting Enable/Disable." size="1" offset="0x012D" depex="Sif( PciePortCfg_7 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_7 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 8/  URR" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortFEE_7" varstoreIndex="04" prompt="  FER" description="PCI Express Device Fatal Error Reporting Enable/Disable." size="1" offset="0x0145" depex="Sif( PciePortCfg_7 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_7 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 8/  FER" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortNFE_7" varstoreIndex="04" prompt="  NFER" description="PCI Express Device Non-Fatal Error Reporting Enable/Disable." size="1" offset="0x015D" depex="Sif( PciePortCfg_7 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_7 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 8/  NFER" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortCEE_7" varstoreIndex="04" prompt="  CER" description="PCI Express Device Correctable Error Reporting Enable/Disable." size="1" offset="0x0175" depex="Sif( PciePortCfg_7 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_7 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 8/  CER" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortCTD_7" varstoreIndex="04" prompt="  CTO" description="PCI Express Completion Timer TO Enable/Disable." size="1" offset="0x018D" depex="Sif( PciePortCfg_7 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_7 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 8/  CTO" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortSFE_7" varstoreIndex="04" prompt="  SEFE" description="Root PCI Express System Error on Fatal Error Enable/Disable." size="1" offset="0x01BD" depex="Sif( PciePortCfg_7 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_7 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 8/  SEFE" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortSNE_7" varstoreIndex="04" prompt="  SENFE" description="Root PCI Express System Error on Non-Fatal Error Enable/Disable." size="1" offset="0x01D5" depex="Sif( PciePortCfg_7 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_7 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 8/  SENFE" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortSCE_7" varstoreIndex="04" prompt="  SECE" description="Root PCI Express System Error on Correctable Error Enable/Disable." size="1" offset="0x01ED" depex="Sif( PciePortCfg_7 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_7 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 8/  SECE" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortPMCE_7" varstoreIndex="04" prompt="  PME SCI" description="PCI Express PME SCI Enable/Disable." size="1" offset="0x0205" depex="Sif( PciePortCfg_7 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_7 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 8/  PME SCI" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortHPE_7" varstoreIndex="04" prompt="  Hot Plug" description="PCI Express Hot Plug Enable/Disable." size="1" offset="0x021D" depex="Sif( PciePortCfg_7 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_7 _EQU_ 0x0 ) _AND_ Gif( PcieRootPortSI_7 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 8/  Hot Plug" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortAER_7" varstoreIndex="04" prompt="  Advanced Error Reporting" description="Advanced Error Reporting Enable/Disable." size="1" offset="0x0235" depex="Sif( PciePortCfg_7 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_7 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 8/  Advanced Error Reporting" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortSpeed_7" varstoreIndex="04" prompt="PCIe Speed" description="Configure PCIe Speed" size="1" offset="0x024D" depex="Sif( PciePortCfg_7 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_7 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 8/PCIe Speed" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Auto" value="0x0"/>
				<option text="Gen1" value="0x1"/>
				<option text="Gen2" value="0x2"/>
				<option text="Gen3" value="0x3"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortTHS_7" varstoreIndex="04" prompt="  Transmitter Half Swing" description="Transmitter Half Swing Enable/Disable." size="1" offset="0x0265" depex="Sif( PciePortCfg_7 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_7 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 8/  Transmitter Half Swing" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="PcieDetectTimeoutMs_7" varstoreIndex="04" prompt="Detect Timeout" description="The number of milliseconds reference code will wait for link to exit Detect state for enabled ports before assuming there is no device and potentially disabling the port." size="2" offset="0x03A4" depex="Sif( PciePortCfg_7 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_7 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 8/Detect Timeout" default="0x0000" CurrentVal="0x0000" min="0x0" max="0xFFFF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PcieExtraBusRsvd_7" varstoreIndex="04" prompt="Extra Bus Reserved" description="Extra Bus Reserved (0-7) for bridges behind this Root Bridge." size="1" offset="0x0517" depex="Sif( PciePortCfg_7 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_7 _EQU_ 0x0 ) _AND_ Sif( DiscreteTbtSupport _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 8/Extra Bus Reserved" default="0x00" CurrentVal="0x00" min="0x0" max="0x7" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PcieMemRsvd_7" varstoreIndex="04" prompt="Reserved Memory" description="Reserved Memory for this Root Bridge (1-20) MB" size="2" offset="0x0536" depex="Sif( PciePortCfg_7 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_7 _EQU_ 0x0 ) _AND_ Sif( DiscreteTbtSupport _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 8/Reserved Memory" default="0x000A" CurrentVal="0x000A" min="0x1" max="0x14" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PcieIoRsvd_7" varstoreIndex="04" prompt="Reserved I/O" description="Reserved I/O (4K/8K/12K/16K/20K) Range for this Root Bridge." size="1" offset="0x055F" depex="Sif( PciePortCfg_7 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_7 _EQU_ 0x0 ) _AND_ Sif( DiscreteTbtSupport _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 8/Reserved I/O" default="0x04" CurrentVal="0x04" min="0x4" max="0x14" step="0x4"/>
		<!-- PCH PCIe LTR Configuration -->
		<knob  type="scalar" setupType="oneof" name="PchPcieLtrEnable_7" varstoreIndex="04" prompt="LTR" description="PCH PCIE Latency Reporting Enable/Disable" size="1" offset="0x040D" depex="Sif( PciePortCfg_7 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_7 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 8/LTR" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchPcieSnoopLatencyOverrideMode_7" varstoreIndex="04" prompt="  Snoop Latency Override" description="Snoop Latency Override for PCH PCIE.  Disabled: Disable override.  Manual: Manually enter override values.  Auto (default): Maintain default BIOS flow." size="1" offset="0x043D" depex="Sif( PciePortCfg_7 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_7 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_7 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 8/  Snoop Latency Override" default="0x02" CurrentVal="0x02">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Manual" value="0x1"/>
				<option text="Auto" value="0x2"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="PchPcieSnoopLatencyOverrideValue_7" varstoreIndex="04" prompt="    Snoop Latency Value" description="LTR Snoop Latency value of PCH PCIE" size="2" offset="0x04A4" depex="Sif( PciePortCfg_7 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_7 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_7 _EQU_ 0 ) _AND_ Sif( PchPcieSnoopLatencyOverrideMode_7 _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 8/    Snoop Latency Value" default="0x003C" CurrentVal="0x003C" min="0x0" max="0x3FF" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="PchPcieSnoopLatencyOverrideMultiplier_7" varstoreIndex="04" prompt="    Snoop Latency Multiplier" description="LTR Snoop Latency Multiplier of PCH PCIE" size="1" offset="0x0455" depex="Sif( PciePortCfg_7 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_7 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_7 _EQU_ 0 ) _AND_ Sif( PchPcieSnoopLatencyOverrideMode_7 _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 8/    Snoop Latency Multiplier" default="0x02" CurrentVal="0x02">
			<options>
				<option text="1 ns" value="0x0"/>
				<option text="32 ns" value="0x1"/>
				<option text="1024 ns" value="0x2"/>
				<option text="32768 ns" value="0x3"/>
				<option text="1048576 ns" value="0x4"/>
				<option text="33554432 ns" value="0x5"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchPcieNonSnoopLatencyOverrideMode_7" varstoreIndex="04" prompt="  Non Snoop Latency Override" description="Non Snoop Latency Override for PCH PCIE.  Disabled: Disable override.  Manual: Manually enter override values.  Auto (default): Maintain default BIOS flow." size="1" offset="0x046D" depex="Sif( PciePortCfg_7 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_7 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_7 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 8/  Non Snoop Latency Override" default="0x02" CurrentVal="0x02">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Manual" value="0x1"/>
				<option text="Auto" value="0x2"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="PchPcieNonSnoopLatencyOverrideValue_7" varstoreIndex="04" prompt="    Non Snoop Latency Value" description="LTR Non Snoop Latency value of PCH PCIE" size="2" offset="0x04D4" depex="Sif( PciePortCfg_7 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_7 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_7 _EQU_ 0 ) _AND_ Sif( PchPcieNonSnoopLatencyOverrideMode_7 _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 8/    Non Snoop Latency Value" default="0x003C" CurrentVal="0x003C" min="0x0" max="0x3FF" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="PchPcieNonSnoopLatencyOverrideMultiplier_7" varstoreIndex="04" prompt="    Non Snoop Latency Multiplier" description="LTR Non Snoop Latency Multiplier of PCH PCIE" size="1" offset="0x0485" depex="Sif( PciePortCfg_7 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_7 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_7 _EQU_ 0 ) _AND_ Sif( PchPcieNonSnoopLatencyOverrideMode_7 _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 8/    Non Snoop Latency Multiplier" default="0x02" CurrentVal="0x02">
			<options>
				<option text="1 ns" value="0x0"/>
				<option text="32 ns" value="0x1"/>
				<option text="1024 ns" value="0x2"/>
				<option text="32768 ns" value="0x3"/>
				<option text="1048576 ns" value="0x4"/>
				<option text="33554432 ns" value="0x5"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchPcieForceLtrOverride_7" varstoreIndex="04" prompt="  Force LTR Override" description="Force LTR Override for PCH PCIE.  Disabled: LTR override values will not be forced.  Enable: LTR override values will be forced and LTR messages from the device will be ignored." size="1" offset="0x04FD" depex="Sif( PciePortCfg_7 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_7 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_7 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 8/  Force LTR Override" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchPcieLtrConfigLock_7" varstoreIndex="04" prompt="LTR Lock" description="PCIE LTR Configuration Lock" size="1" offset="0x0425" depex="Sif( PciePortCfg_7 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_7 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 8/LTR Lock" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchPcieDmiL1Edm_7" varstoreIndex="04" prompt="Root port Enable/Disable Dmi L1 Entry Disable Mask" description="This option enables or disables dmi l1 entry disable mask " size="1" offset="0x03F1" depex="Sif( PciePortCfg_7 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_7 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 8/Root port Enable/Disable Dmi L1 Entry Disable Mask" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Platform-POR" value="0x0"/>
				<option text="Enabled" value="0x1"/>
				<option text="Disabled" value="0x2"/>
			</options>
		</knob>
		<!-- Form: PCI Express Root Port 9 -->
		<knob  type="scalar" setupType="oneof" name="PcieRootPortEn_8" varstoreIndex="04" prompt="PCI Express Root Port 9" description="Control the PCI Express Root Port." size="1" offset="0x00FE" depex="Sif( PciePortCfg_8 _NEQ_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 9/PCI Express Root Port 9" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortGen2PllL1CgDisable_8" varstoreIndex="04" prompt="Disable Gen2 Pll Shutdown and L1 Controller Power gating " description="When Enabled, disables Gen2 PLL Shutdown and L1 Controller power gating, Enable this option if using Titan Ridge A0/Alpine Ridge thunderbolt controller " size="1" offset="0x03CF" depex="Sif( PciePortCfg_8 _NEQ_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 9/Disable Gen2 Pll Shutdown and L1 Controller Power gating " default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieTopology_8" varstoreIndex="04" prompt="  Topology" description="Identify the SATA Topology if it is Default or ISATA or Flex or DirectConnect or M2" size="1" offset="0x036E" depex="Sif( PciePortCfg_8 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_8 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 9/  Topology" default="0x05" CurrentVal="0x05">
			<options>
				<option text="Board specific" value="0x5"/>
				<option text="Unknown" value="0x0"/>
				<option text="x1" value="0x1"/>
				<option text="x4" value="0x2"/>
				<option text="Sata Express" value="0x3"/>
				<option text="M2" value="0x4"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortSI_8" varstoreIndex="04" prompt="Connection Type" description="Built-In: a built-in device is connected to this rootport. SlotImplemented bit will be clear. Slot: this rootport connects to user-accessible slot. SlotImplemented bit will be set." size="1" offset="0x0386" depex="Sif( PciePortCfg_8 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_8 _EQU_ 0x0 ) _AND_ Gif( PcieRootPortHPE_8 _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 9/Connection Type" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Built-in" value="0x0"/>
				<option text="Slot" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortAspm_8" varstoreIndex="04" prompt="ASPM 8" description="Automatically enable ASPM based on reported capabilities and known issues." size="1" offset="0x0116" depex="Sif( PciePortCfg_8 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_8 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 9/ASPM 8" default="0x04" CurrentVal="0x04">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="L0s" value="0x1"/>
				<option text="L1" value="0x2"/>
				<option text="L0sL1" value="0x3"/>
				<option text="Auto" value="0x4"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortL1SubStates_8" varstoreIndex="04" prompt="L1 Substates" description="PCI Express L1 Substates settings." size="1" offset="0x027E" depex="Sif( PciePortCfg_8 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_8 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 9/L1 Substates" default="0x02" CurrentVal="0x02">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="L1.1" value="0x1"/>
				<option text="L1.1 n L1.2" value="0x2"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortEqPh3Method_8" varstoreIndex="04" prompt="Gen3 Eq Phase3 Method" description="PCIe Gen3 Equalization Phase 3 Method" size="1" offset="0x02F6" depex="Sif( PciePortCfg_8 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_8 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 9/Gen3 Eq Phase3 Method" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Hardware" value="0x1"/>
				<option text="Static Coeff." value="0x4"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="PcieRootPortUptp_8" varstoreIndex="04" prompt="UPTP" description="Upstream Port Transmitter Preset" size="1" offset="0x030E" depex="Sif( PciePortCfg_8 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_8 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 9/UPTP" default="0x05" CurrentVal="0x05" min="0x0" max="0xA" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PcieRootPortDptp_8" varstoreIndex="04" prompt="DPTP" description="Downstream Port Transmitter Preset" size="1" offset="0x0326" depex="Sif( PciePortCfg_8 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_8 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 9/DPTP" default="0x07" CurrentVal="0x07" min="0x0" max="0xA" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortACS_8" varstoreIndex="04" prompt="ACS" description="Enable/Disable Access Control Services Extended Capability" size="1" offset="0x0296" depex="Sif( PciePortCfg_8 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_8 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 9/ACS" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortPTM_8" varstoreIndex="04" prompt="PTM" description="Enable/Disable Precision Time Measurement" size="1" offset="0x02AE" depex="Sif( PciePortCfg_8 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_8 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 9/PTM" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortDPC_8" varstoreIndex="04" prompt="DPC" description="Enable/Disable Downstream Port Containment" size="1" offset="0x02C6" depex="Sif( PciePortCfg_8 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_8 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 9/DPC" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortEDPC_8" varstoreIndex="04" prompt="EDPC" description="Enable/Disable Rootport extensions for Downstream Port Containment" size="1" offset="0x02DE" depex="Sif( PciePortCfg_8 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_8 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 9/EDPC" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortURE_8" varstoreIndex="04" prompt="  URR" description="PCI Express Unsupported Request Reporting Enable/Disable." size="1" offset="0x012E" depex="Sif( PciePortCfg_8 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_8 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 9/  URR" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortFEE_8" varstoreIndex="04" prompt="  FER" description="PCI Express Device Fatal Error Reporting Enable/Disable." size="1" offset="0x0146" depex="Sif( PciePortCfg_8 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_8 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 9/  FER" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortNFE_8" varstoreIndex="04" prompt="  NFER" description="PCI Express Device Non-Fatal Error Reporting Enable/Disable." size="1" offset="0x015E" depex="Sif( PciePortCfg_8 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_8 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 9/  NFER" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortCEE_8" varstoreIndex="04" prompt="  CER" description="PCI Express Device Correctable Error Reporting Enable/Disable." size="1" offset="0x0176" depex="Sif( PciePortCfg_8 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_8 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 9/  CER" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortCTD_8" varstoreIndex="04" prompt="  CTO" description="PCI Express Completion Timer TO Enable/Disable." size="1" offset="0x018E" depex="Sif( PciePortCfg_8 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_8 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 9/  CTO" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortSFE_8" varstoreIndex="04" prompt="  SEFE" description="Root PCI Express System Error on Fatal Error Enable/Disable." size="1" offset="0x01BE" depex="Sif( PciePortCfg_8 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_8 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 9/  SEFE" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortSNE_8" varstoreIndex="04" prompt="  SENFE" description="Root PCI Express System Error on Non-Fatal Error Enable/Disable." size="1" offset="0x01D6" depex="Sif( PciePortCfg_8 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_8 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 9/  SENFE" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortSCE_8" varstoreIndex="04" prompt="  SECE" description="Root PCI Express System Error on Correctable Error Enable/Disable." size="1" offset="0x01EE" depex="Sif( PciePortCfg_8 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_8 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 9/  SECE" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortPMCE_8" varstoreIndex="04" prompt="  PME SCI" description="PCI Express PME SCI Enable/Disable." size="1" offset="0x0206" depex="Sif( PciePortCfg_8 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_8 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 9/  PME SCI" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortHPE_8" varstoreIndex="04" prompt="  Hot Plug" description="PCI Express Hot Plug Enable/Disable." size="1" offset="0x021E" depex="Sif( PciePortCfg_8 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_8 _EQU_ 0x0 ) _AND_ Gif( PcieRootPortSI_8 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 9/  Hot Plug" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortAER_8" varstoreIndex="04" prompt="  Advanced Error Reporting" description="Advanced Error Reporting Enable/Disable." size="1" offset="0x0236" depex="Sif( PciePortCfg_8 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_8 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 9/  Advanced Error Reporting" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortSpeed_8" varstoreIndex="04" prompt="PCIe Speed" description="Configure PCIe Speed" size="1" offset="0x024E" depex="Sif( PciePortCfg_8 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_8 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 9/PCIe Speed" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Auto" value="0x0"/>
				<option text="Gen1" value="0x1"/>
				<option text="Gen2" value="0x2"/>
				<option text="Gen3" value="0x3"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortTHS_8" varstoreIndex="04" prompt="  Transmitter Half Swing" description="Transmitter Half Swing Enable/Disable." size="1" offset="0x0266" depex="Sif( PciePortCfg_8 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_8 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 9/  Transmitter Half Swing" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="PcieDetectTimeoutMs_8" varstoreIndex="04" prompt="Detect Timeout" description="The number of milliseconds reference code will wait for link to exit Detect state for enabled ports before assuming there is no device and potentially disabling the port." size="2" offset="0x03A6" depex="Sif( PciePortCfg_8 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_8 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 9/Detect Timeout" default="0x0000" CurrentVal="0x0000" min="0x0" max="0xFFFF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PcieExtraBusRsvd_8" varstoreIndex="04" prompt="Extra Bus Reserved" description="Extra Bus Reserved (0-7) for bridges behind this Root Bridge." size="1" offset="0x0518" depex="Sif( PciePortCfg_8 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_8 _EQU_ 0x0 ) _AND_ Sif( DiscreteTbtSupport _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 9/Extra Bus Reserved" default="0x00" CurrentVal="0x00" min="0x0" max="0x7" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PcieMemRsvd_8" varstoreIndex="04" prompt="Reserved Memory" description="Reserved Memory for this Root Bridge (1-20) MB" size="2" offset="0x0538" depex="Sif( PciePortCfg_8 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_8 _EQU_ 0x0 ) _AND_ Sif( DiscreteTbtSupport _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 9/Reserved Memory" default="0x000A" CurrentVal="0x000A" min="0x1" max="0x14" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PcieIoRsvd_8" varstoreIndex="04" prompt="Reserved I/O" description="Reserved I/O (4K/8K/12K/16K/20K) Range for this Root Bridge." size="1" offset="0x0560" depex="Sif( PciePortCfg_8 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_8 _EQU_ 0x0 ) _AND_ Sif( DiscreteTbtSupport _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 9/Reserved I/O" default="0x04" CurrentVal="0x04" min="0x4" max="0x14" step="0x4"/>
		<!-- PCH PCIe LTR Configuration -->
		<knob  type="scalar" setupType="oneof" name="PchPcieLtrEnable_8" varstoreIndex="04" prompt="LTR" description="PCH PCIE Latency Reporting Enable/Disable" size="1" offset="0x040E" depex="Sif( PciePortCfg_8 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_8 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 9/LTR" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchPcieSnoopLatencyOverrideMode_8" varstoreIndex="04" prompt="  Snoop Latency Override" description="Snoop Latency Override for PCH PCIE.  Disabled: Disable override.  Manual: Manually enter override values.  Auto (default): Maintain default BIOS flow." size="1" offset="0x043E" depex="Sif( PciePortCfg_8 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_8 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_8 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 9/  Snoop Latency Override" default="0x02" CurrentVal="0x02">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Manual" value="0x1"/>
				<option text="Auto" value="0x2"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="PchPcieSnoopLatencyOverrideValue_8" varstoreIndex="04" prompt="    Snoop Latency Value" description="LTR Snoop Latency value of PCH PCIE" size="2" offset="0x04A6" depex="Sif( PciePortCfg_8 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_8 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_8 _EQU_ 0 ) _AND_ Sif( PchPcieSnoopLatencyOverrideMode_8 _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 9/    Snoop Latency Value" default="0x003C" CurrentVal="0x003C" min="0x0" max="0x3FF" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="PchPcieSnoopLatencyOverrideMultiplier_8" varstoreIndex="04" prompt="    Snoop Latency Multiplier" description="LTR Snoop Latency Multiplier of PCH PCIE" size="1" offset="0x0456" depex="Sif( PciePortCfg_8 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_8 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_8 _EQU_ 0 ) _AND_ Sif( PchPcieSnoopLatencyOverrideMode_8 _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 9/    Snoop Latency Multiplier" default="0x02" CurrentVal="0x02">
			<options>
				<option text="1 ns" value="0x0"/>
				<option text="32 ns" value="0x1"/>
				<option text="1024 ns" value="0x2"/>
				<option text="32768 ns" value="0x3"/>
				<option text="1048576 ns" value="0x4"/>
				<option text="33554432 ns" value="0x5"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchPcieNonSnoopLatencyOverrideMode_8" varstoreIndex="04" prompt="  Non Snoop Latency Override" description="Non Snoop Latency Override for PCH PCIE.  Disabled: Disable override.  Manual: Manually enter override values.  Auto (default): Maintain default BIOS flow." size="1" offset="0x046E" depex="Sif( PciePortCfg_8 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_8 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_8 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 9/  Non Snoop Latency Override" default="0x02" CurrentVal="0x02">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Manual" value="0x1"/>
				<option text="Auto" value="0x2"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="PchPcieNonSnoopLatencyOverrideValue_8" varstoreIndex="04" prompt="    Non Snoop Latency Value" description="LTR Non Snoop Latency value of PCH PCIE" size="2" offset="0x04D6" depex="Sif( PciePortCfg_8 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_8 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_8 _EQU_ 0 ) _AND_ Sif( PchPcieNonSnoopLatencyOverrideMode_8 _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 9/    Non Snoop Latency Value" default="0x003C" CurrentVal="0x003C" min="0x0" max="0x3FF" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="PchPcieNonSnoopLatencyOverrideMultiplier_8" varstoreIndex="04" prompt="    Non Snoop Latency Multiplier" description="LTR Non Snoop Latency Multiplier of PCH PCIE" size="1" offset="0x0486" depex="Sif( PciePortCfg_8 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_8 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_8 _EQU_ 0 ) _AND_ Sif( PchPcieNonSnoopLatencyOverrideMode_8 _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 9/    Non Snoop Latency Multiplier" default="0x02" CurrentVal="0x02">
			<options>
				<option text="1 ns" value="0x0"/>
				<option text="32 ns" value="0x1"/>
				<option text="1024 ns" value="0x2"/>
				<option text="32768 ns" value="0x3"/>
				<option text="1048576 ns" value="0x4"/>
				<option text="33554432 ns" value="0x5"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchPcieForceLtrOverride_8" varstoreIndex="04" prompt="  Force LTR Override" description="Force LTR Override for PCH PCIE.  Disabled: LTR override values will not be forced.  Enable: LTR override values will be forced and LTR messages from the device will be ignored." size="1" offset="0x04FE" depex="Sif( PciePortCfg_8 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_8 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_8 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 9/  Force LTR Override" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchPcieLtrConfigLock_8" varstoreIndex="04" prompt="LTR Lock" description="PCIE LTR Configuration Lock" size="1" offset="0x0426" depex="Sif( PciePortCfg_8 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_8 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 9/LTR Lock" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchPcieDmiL1Edm_8" varstoreIndex="04" prompt="Root port Enable/Disable Dmi L1 Entry Disable Mask" description="This option enables or disables dmi l1 entry disable mask " size="1" offset="0x03F2" depex="Sif( PciePortCfg_8 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_8 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 9/Root port Enable/Disable Dmi L1 Entry Disable Mask" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Platform-POR" value="0x0"/>
				<option text="Enabled" value="0x1"/>
				<option text="Disabled" value="0x2"/>
			</options>
		</knob>
		<!-- Form: PCI Express Root Port 10 -->
		<knob  type="scalar" setupType="oneof" name="PcieRootPortEn_9" varstoreIndex="04" prompt="PCI Express Root Port 10" description="Control the PCI Express Root Port." size="1" offset="0x00FF" depex="Sif( PciePortCfg_9 _NEQ_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 10/PCI Express Root Port 10" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortGen2PllL1CgDisable_9" varstoreIndex="04" prompt="Disable Gen2 Pll Shutdown and L1 Controller Power gating " description="When Enabled, disables Gen2 PLL Shutdown and L1 Controller power gating, Enable this option if using Titan Ridge A0/Alpine Ridge thunderbolt controller " size="1" offset="0x03D0" depex="Sif( PciePortCfg_9 _NEQ_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 10/Disable Gen2 Pll Shutdown and L1 Controller Power gating " default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieTopology_9" varstoreIndex="04" prompt="  Topology" description="Identify the SATA Topology if it is Default or ISATA or Flex or DirectConnect or M2" size="1" offset="0x036F" depex="Sif( PciePortCfg_9 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_9 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 10/  Topology" default="0x05" CurrentVal="0x05">
			<options>
				<option text="Board specific" value="0x5"/>
				<option text="Unknown" value="0x0"/>
				<option text="x1" value="0x1"/>
				<option text="x4" value="0x2"/>
				<option text="Sata Express" value="0x3"/>
				<option text="M2" value="0x4"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortSI_9" varstoreIndex="04" prompt="Connection Type" description="Built-In: a built-in device is connected to this rootport. SlotImplemented bit will be clear. Slot: this rootport connects to user-accessible slot. SlotImplemented bit will be set." size="1" offset="0x0387" depex="Sif( PciePortCfg_9 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_9 _EQU_ 0x0 ) _AND_ Gif( PcieRootPortHPE_9 _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 10/Connection Type" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Built-in" value="0x0"/>
				<option text="Slot" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortAspm_9" varstoreIndex="04" prompt="ASPM 9" description="Automatically enable ASPM based on reported capabilities and known issues." size="1" offset="0x0117" depex="Sif( PciePortCfg_9 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_9 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 10/ASPM 9" default="0x04" CurrentVal="0x04">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="L0s" value="0x1"/>
				<option text="L1" value="0x2"/>
				<option text="L0sL1" value="0x3"/>
				<option text="Auto" value="0x4"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortL1SubStates_9" varstoreIndex="04" prompt="L1 Substates" description="PCI Express L1 Substates settings." size="1" offset="0x027F" depex="Sif( PciePortCfg_9 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_9 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 10/L1 Substates" default="0x02" CurrentVal="0x02">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="L1.1" value="0x1"/>
				<option text="L1.1 n L1.2" value="0x2"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortEqPh3Method_9" varstoreIndex="04" prompt="Gen3 Eq Phase3 Method" description="PCIe Gen3 Equalization Phase 3 Method" size="1" offset="0x02F7" depex="Sif( PciePortCfg_9 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_9 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 10/Gen3 Eq Phase3 Method" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Hardware" value="0x1"/>
				<option text="Static Coeff." value="0x4"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="PcieRootPortUptp_9" varstoreIndex="04" prompt="UPTP" description="Upstream Port Transmitter Preset" size="1" offset="0x030F" depex="Sif( PciePortCfg_9 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_9 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 10/UPTP" default="0x05" CurrentVal="0x05" min="0x0" max="0xA" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PcieRootPortDptp_9" varstoreIndex="04" prompt="DPTP" description="Downstream Port Transmitter Preset" size="1" offset="0x0327" depex="Sif( PciePortCfg_9 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_9 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 10/DPTP" default="0x07" CurrentVal="0x07" min="0x0" max="0xA" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortACS_9" varstoreIndex="04" prompt="ACS" description="Enable/Disable Access Control Services Extended Capability" size="1" offset="0x0297" depex="Sif( PciePortCfg_9 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_9 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 10/ACS" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortPTM_9" varstoreIndex="04" prompt="PTM" description="Enable/Disable Precision Time Measurement" size="1" offset="0x02AF" depex="Sif( PciePortCfg_9 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_9 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 10/PTM" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortDPC_9" varstoreIndex="04" prompt="DPC" description="Enable/Disable Downstream Port Containment" size="1" offset="0x02C7" depex="Sif( PciePortCfg_9 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_9 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 10/DPC" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortEDPC_9" varstoreIndex="04" prompt="EDPC" description="Enable/Disable Rootport extensions for Downstream Port Containment" size="1" offset="0x02DF" depex="Sif( PciePortCfg_9 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_9 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 10/EDPC" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortURE_9" varstoreIndex="04" prompt="  URR" description="PCI Express Unsupported Request Reporting Enable/Disable." size="1" offset="0x012F" depex="Sif( PciePortCfg_9 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_9 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 10/  URR" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortFEE_9" varstoreIndex="04" prompt="  FER" description="PCI Express Device Fatal Error Reporting Enable/Disable." size="1" offset="0x0147" depex="Sif( PciePortCfg_9 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_9 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 10/  FER" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortNFE_9" varstoreIndex="04" prompt="  NFER" description="PCI Express Device Non-Fatal Error Reporting Enable/Disable." size="1" offset="0x015F" depex="Sif( PciePortCfg_9 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_9 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 10/  NFER" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortCEE_9" varstoreIndex="04" prompt="  CER" description="PCI Express Device Correctable Error Reporting Enable/Disable." size="1" offset="0x0177" depex="Sif( PciePortCfg_9 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_9 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 10/  CER" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortCTD_9" varstoreIndex="04" prompt="  CTO" description="PCI Express Completion Timer TO Enable/Disable." size="1" offset="0x018F" depex="Sif( PciePortCfg_9 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_9 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 10/  CTO" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortSFE_9" varstoreIndex="04" prompt="  SEFE" description="Root PCI Express System Error on Fatal Error Enable/Disable." size="1" offset="0x01BF" depex="Sif( PciePortCfg_9 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_9 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 10/  SEFE" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortSNE_9" varstoreIndex="04" prompt="  SENFE" description="Root PCI Express System Error on Non-Fatal Error Enable/Disable." size="1" offset="0x01D7" depex="Sif( PciePortCfg_9 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_9 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 10/  SENFE" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortSCE_9" varstoreIndex="04" prompt="  SECE" description="Root PCI Express System Error on Correctable Error Enable/Disable." size="1" offset="0x01EF" depex="Sif( PciePortCfg_9 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_9 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 10/  SECE" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortPMCE_9" varstoreIndex="04" prompt="  PME SCI" description="PCI Express PME SCI Enable/Disable." size="1" offset="0x0207" depex="Sif( PciePortCfg_9 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_9 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 10/  PME SCI" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortHPE_9" varstoreIndex="04" prompt="  Hot Plug" description="PCI Express Hot Plug Enable/Disable." size="1" offset="0x021F" depex="Sif( PciePortCfg_9 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_9 _EQU_ 0x0 ) _AND_ Gif( PcieRootPortSI_9 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 10/  Hot Plug" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortAER_9" varstoreIndex="04" prompt="  Advanced Error Reporting" description="Advanced Error Reporting Enable/Disable." size="1" offset="0x0237" depex="Sif( PciePortCfg_9 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_9 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 10/  Advanced Error Reporting" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortSpeed_9" varstoreIndex="04" prompt="PCIe Speed" description="Configure PCIe Speed" size="1" offset="0x024F" depex="Sif( PciePortCfg_9 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_9 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 10/PCIe Speed" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Auto" value="0x0"/>
				<option text="Gen1" value="0x1"/>
				<option text="Gen2" value="0x2"/>
				<option text="Gen3" value="0x3"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortTHS_9" varstoreIndex="04" prompt="  Transmitter Half Swing" description="Transmitter Half Swing Enable/Disable." size="1" offset="0x0267" depex="Sif( PciePortCfg_9 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_9 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 10/  Transmitter Half Swing" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="PcieDetectTimeoutMs_9" varstoreIndex="04" prompt="Detect Timeout" description="The number of milliseconds reference code will wait for link to exit Detect state for enabled ports before assuming there is no device and potentially disabling the port." size="2" offset="0x03A8" depex="Sif( PciePortCfg_9 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_9 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 10/Detect Timeout" default="0x0000" CurrentVal="0x0000" min="0x0" max="0xFFFF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PcieExtraBusRsvd_9" varstoreIndex="04" prompt="Extra Bus Reserved" description="Extra Bus Reserved (0-7) for bridges behind this Root Bridge." size="1" offset="0x0519" depex="Sif( PciePortCfg_9 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_9 _EQU_ 0x0 ) _AND_ Sif( DiscreteTbtSupport _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 10/Extra Bus Reserved" default="0x00" CurrentVal="0x00" min="0x0" max="0x7" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PcieMemRsvd_9" varstoreIndex="04" prompt="Reserved Memory" description="Reserved Memory for this Root Bridge (1-20) MB" size="2" offset="0x053A" depex="Sif( PciePortCfg_9 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_9 _EQU_ 0x0 ) _AND_ Sif( DiscreteTbtSupport _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 10/Reserved Memory" default="0x000A" CurrentVal="0x000A" min="0x1" max="0x14" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PcieIoRsvd_9" varstoreIndex="04" prompt="Reserved I/O" description="Reserved I/O (4K/8K/12K/16K/20K) Range for this Root Bridge." size="1" offset="0x0561" depex="Sif( PciePortCfg_9 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_9 _EQU_ 0x0 ) _AND_ Sif( DiscreteTbtSupport _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 10/Reserved I/O" default="0x04" CurrentVal="0x04" min="0x4" max="0x14" step="0x4"/>
		<!-- PCH PCIe LTR Configuration -->
		<knob  type="scalar" setupType="oneof" name="PchPcieLtrEnable_9" varstoreIndex="04" prompt="LTR" description="PCH PCIE Latency Reporting Enable/Disable" size="1" offset="0x040F" depex="Sif( PciePortCfg_9 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_9 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 10/LTR" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchPcieSnoopLatencyOverrideMode_9" varstoreIndex="04" prompt="  Snoop Latency Override" description="Snoop Latency Override for PCH PCIE.  Disabled: Disable override.  Manual: Manually enter override values.  Auto (default): Maintain default BIOS flow." size="1" offset="0x043F" depex="Sif( PciePortCfg_9 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_9 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_9 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 10/  Snoop Latency Override" default="0x02" CurrentVal="0x02">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Manual" value="0x1"/>
				<option text="Auto" value="0x2"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="PchPcieSnoopLatencyOverrideValue_9" varstoreIndex="04" prompt="    Snoop Latency Value" description="LTR Snoop Latency value of PCH PCIE" size="2" offset="0x04A8" depex="Sif( PciePortCfg_9 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_9 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_9 _EQU_ 0 ) _AND_ Sif( PchPcieSnoopLatencyOverrideMode_9 _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 10/    Snoop Latency Value" default="0x003C" CurrentVal="0x003C" min="0x0" max="0x3FF" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="PchPcieSnoopLatencyOverrideMultiplier_9" varstoreIndex="04" prompt="    Snoop Latency Multiplier" description="LTR Snoop Latency Multiplier of PCH PCIE" size="1" offset="0x0457" depex="Sif( PciePortCfg_9 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_9 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_9 _EQU_ 0 ) _AND_ Sif( PchPcieSnoopLatencyOverrideMode_9 _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 10/    Snoop Latency Multiplier" default="0x02" CurrentVal="0x02">
			<options>
				<option text="1 ns" value="0x0"/>
				<option text="32 ns" value="0x1"/>
				<option text="1024 ns" value="0x2"/>
				<option text="32768 ns" value="0x3"/>
				<option text="1048576 ns" value="0x4"/>
				<option text="33554432 ns" value="0x5"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchPcieNonSnoopLatencyOverrideMode_9" varstoreIndex="04" prompt="  Non Snoop Latency Override" description="Non Snoop Latency Override for PCH PCIE.  Disabled: Disable override.  Manual: Manually enter override values.  Auto (default): Maintain default BIOS flow." size="1" offset="0x046F" depex="Sif( PciePortCfg_9 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_9 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_9 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 10/  Non Snoop Latency Override" default="0x02" CurrentVal="0x02">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Manual" value="0x1"/>
				<option text="Auto" value="0x2"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="PchPcieNonSnoopLatencyOverrideValue_9" varstoreIndex="04" prompt="    Non Snoop Latency Value" description="LTR Non Snoop Latency value of PCH PCIE" size="2" offset="0x04D8" depex="Sif( PciePortCfg_9 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_9 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_9 _EQU_ 0 ) _AND_ Sif( PchPcieNonSnoopLatencyOverrideMode_9 _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 10/    Non Snoop Latency Value" default="0x003C" CurrentVal="0x003C" min="0x0" max="0x3FF" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="PchPcieNonSnoopLatencyOverrideMultiplier_9" varstoreIndex="04" prompt="    Non Snoop Latency Multiplier" description="LTR Non Snoop Latency Multiplier of PCH PCIE" size="1" offset="0x0487" depex="Sif( PciePortCfg_9 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_9 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_9 _EQU_ 0 ) _AND_ Sif( PchPcieNonSnoopLatencyOverrideMode_9 _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 10/    Non Snoop Latency Multiplier" default="0x02" CurrentVal="0x02">
			<options>
				<option text="1 ns" value="0x0"/>
				<option text="32 ns" value="0x1"/>
				<option text="1024 ns" value="0x2"/>
				<option text="32768 ns" value="0x3"/>
				<option text="1048576 ns" value="0x4"/>
				<option text="33554432 ns" value="0x5"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchPcieForceLtrOverride_9" varstoreIndex="04" prompt="  Force LTR Override" description="Force LTR Override for PCH PCIE.  Disabled: LTR override values will not be forced.  Enable: LTR override values will be forced and LTR messages from the device will be ignored." size="1" offset="0x04FF" depex="Sif( PciePortCfg_9 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_9 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_9 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 10/  Force LTR Override" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchPcieLtrConfigLock_9" varstoreIndex="04" prompt="LTR Lock" description="PCIE LTR Configuration Lock" size="1" offset="0x0427" depex="Sif( PciePortCfg_9 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_9 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 10/LTR Lock" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchPcieDmiL1Edm_9" varstoreIndex="04" prompt="Root port Enable/Disable Dmi L1 Entry Disable Mask" description="This option enables or disables dmi l1 entry disable mask " size="1" offset="0x03F3" depex="Sif( PciePortCfg_9 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_9 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 10/Root port Enable/Disable Dmi L1 Entry Disable Mask" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Platform-POR" value="0x0"/>
				<option text="Enabled" value="0x1"/>
				<option text="Disabled" value="0x2"/>
			</options>
		</knob>
		<!-- Form: PCI Express Root Port 11 -->
		<knob  type="scalar" setupType="oneof" name="PcieRootPortEn_10" varstoreIndex="04" prompt="PCI Express Root Port 11" description="Control the PCI Express Root Port." size="1" offset="0x0100" depex="Sif( PciePortCfg_10 _NEQ_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 11/PCI Express Root Port 11" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortGen2PllL1CgDisable_10" varstoreIndex="04" prompt="Disable Gen2 Pll Shutdown and L1 Controller Power gating " description="When Enabled, disables Gen2 PLL Shutdown and L1 Controller power gating, Enable this option if using Titan Ridge A0/Alpine Ridge thunderbolt controller " size="1" offset="0x03D1" depex="Sif( PciePortCfg_10 _NEQ_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 11/Disable Gen2 Pll Shutdown and L1 Controller Power gating " default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieTopology_10" varstoreIndex="04" prompt="  Topology" description="Identify the SATA Topology if it is Default or ISATA or Flex or DirectConnect or M2" size="1" offset="0x0370" depex="Sif( PciePortCfg_10 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_10 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 11/  Topology" default="0x05" CurrentVal="0x05">
			<options>
				<option text="Board specific" value="0x5"/>
				<option text="Unknown" value="0x0"/>
				<option text="x1" value="0x1"/>
				<option text="x4" value="0x2"/>
				<option text="Sata Express" value="0x3"/>
				<option text="M2" value="0x4"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortSI_10" varstoreIndex="04" prompt="Connection Type" description="Built-In: a built-in device is connected to this rootport. SlotImplemented bit will be clear. Slot: this rootport connects to user-accessible slot. SlotImplemented bit will be set." size="1" offset="0x0388" depex="Sif( PciePortCfg_10 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_10 _EQU_ 0x0 ) _AND_ Gif( PcieRootPortHPE_10 _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 11/Connection Type" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Built-in" value="0x0"/>
				<option text="Slot" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortAspm_10" varstoreIndex="04" prompt="ASPM 10" description="Automatically enable ASPM based on reported capabilities and known issues." size="1" offset="0x0118" depex="Sif( PciePortCfg_10 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_10 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 11/ASPM 10" default="0x04" CurrentVal="0x04">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="L0s" value="0x1"/>
				<option text="L1" value="0x2"/>
				<option text="L0sL1" value="0x3"/>
				<option text="Auto" value="0x4"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortL1SubStates_10" varstoreIndex="04" prompt="L1 Substates" description="PCI Express L1 Substates settings." size="1" offset="0x0280" depex="Sif( PciePortCfg_10 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_10 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 11/L1 Substates" default="0x02" CurrentVal="0x02">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="L1.1" value="0x1"/>
				<option text="L1.1 n L1.2" value="0x2"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortEqPh3Method_10" varstoreIndex="04" prompt="Gen3 Eq Phase3 Method" description="PCIe Gen3 Equalization Phase 3 Method" size="1" offset="0x02F8" depex="Sif( PciePortCfg_10 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_10 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 11/Gen3 Eq Phase3 Method" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Hardware" value="0x1"/>
				<option text="Static Coeff." value="0x4"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="PcieRootPortUptp_10" varstoreIndex="04" prompt="UPTP" description="Upstream Port Transmitter Preset" size="1" offset="0x0310" depex="Sif( PciePortCfg_10 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_10 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 11/UPTP" default="0x05" CurrentVal="0x05" min="0x0" max="0xA" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PcieRootPortDptp_10" varstoreIndex="04" prompt="DPTP" description="Downstream Port Transmitter Preset" size="1" offset="0x0328" depex="Sif( PciePortCfg_10 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_10 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 11/DPTP" default="0x07" CurrentVal="0x07" min="0x0" max="0xA" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortACS_10" varstoreIndex="04" prompt="ACS" description="Enable/Disable Access Control Services Extended Capability" size="1" offset="0x0298" depex="Sif( PciePortCfg_10 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_10 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 11/ACS" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortPTM_10" varstoreIndex="04" prompt="PTM" description="Enable/Disable Precision Time Measurement" size="1" offset="0x02B0" depex="Sif( PciePortCfg_10 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_10 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 11/PTM" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortDPC_10" varstoreIndex="04" prompt="DPC" description="Enable/Disable Downstream Port Containment" size="1" offset="0x02C8" depex="Sif( PciePortCfg_10 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_10 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 11/DPC" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortEDPC_10" varstoreIndex="04" prompt="EDPC" description="Enable/Disable Rootport extensions for Downstream Port Containment" size="1" offset="0x02E0" depex="Sif( PciePortCfg_10 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_10 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 11/EDPC" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortURE_10" varstoreIndex="04" prompt="  URR" description="PCI Express Unsupported Request Reporting Enable/Disable." size="1" offset="0x0130" depex="Sif( PciePortCfg_10 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_10 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 11/  URR" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortFEE_10" varstoreIndex="04" prompt="  FER" description="PCI Express Device Fatal Error Reporting Enable/Disable." size="1" offset="0x0148" depex="Sif( PciePortCfg_10 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_10 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 11/  FER" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortNFE_10" varstoreIndex="04" prompt="  NFER" description="PCI Express Device Non-Fatal Error Reporting Enable/Disable." size="1" offset="0x0160" depex="Sif( PciePortCfg_10 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_10 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 11/  NFER" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortCEE_10" varstoreIndex="04" prompt="  CER" description="PCI Express Device Correctable Error Reporting Enable/Disable." size="1" offset="0x0178" depex="Sif( PciePortCfg_10 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_10 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 11/  CER" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortCTD_10" varstoreIndex="04" prompt="  CTO" description="PCI Express Completion Timer TO Enable/Disable." size="1" offset="0x0190" depex="Sif( PciePortCfg_10 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_10 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 11/  CTO" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortSFE_10" varstoreIndex="04" prompt="  SEFE" description="Root PCI Express System Error on Fatal Error Enable/Disable." size="1" offset="0x01C0" depex="Sif( PciePortCfg_10 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_10 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 11/  SEFE" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortSNE_10" varstoreIndex="04" prompt="  SENFE" description="Root PCI Express System Error on Non-Fatal Error Enable/Disable." size="1" offset="0x01D8" depex="Sif( PciePortCfg_10 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_10 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 11/  SENFE" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortSCE_10" varstoreIndex="04" prompt="  SECE" description="Root PCI Express System Error on Correctable Error Enable/Disable." size="1" offset="0x01F0" depex="Sif( PciePortCfg_10 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_10 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 11/  SECE" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortPMCE_10" varstoreIndex="04" prompt="  PME SCI" description="PCI Express PME SCI Enable/Disable." size="1" offset="0x0208" depex="Sif( PciePortCfg_10 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_10 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 11/  PME SCI" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortHPE_10" varstoreIndex="04" prompt="  Hot Plug" description="PCI Express Hot Plug Enable/Disable." size="1" offset="0x0220" depex="Sif( PciePortCfg_10 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_10 _EQU_ 0x0 ) _AND_ Gif( PcieRootPortSI_10 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 11/  Hot Plug" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortAER_10" varstoreIndex="04" prompt="  Advanced Error Reporting" description="Advanced Error Reporting Enable/Disable." size="1" offset="0x0238" depex="Sif( PciePortCfg_10 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_10 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 11/  Advanced Error Reporting" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortSpeed_10" varstoreIndex="04" prompt="PCIe Speed" description="Configure PCIe Speed" size="1" offset="0x0250" depex="Sif( PciePortCfg_10 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_10 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 11/PCIe Speed" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Auto" value="0x0"/>
				<option text="Gen1" value="0x1"/>
				<option text="Gen2" value="0x2"/>
				<option text="Gen3" value="0x3"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortTHS_10" varstoreIndex="04" prompt="  Transmitter Half Swing" description="Transmitter Half Swing Enable/Disable." size="1" offset="0x0268" depex="Sif( PciePortCfg_10 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_10 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 11/  Transmitter Half Swing" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="PcieDetectTimeoutMs_10" varstoreIndex="04" prompt="Detect Timeout" description="The number of milliseconds reference code will wait for link to exit Detect state for enabled ports before assuming there is no device and potentially disabling the port." size="2" offset="0x03AA" depex="Sif( PciePortCfg_10 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_10 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 11/Detect Timeout" default="0x0000" CurrentVal="0x0000" min="0x0" max="0xFFFF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PcieExtraBusRsvd_10" varstoreIndex="04" prompt="Extra Bus Reserved" description="Extra Bus Reserved (0-7) for bridges behind this Root Bridge." size="1" offset="0x051A" depex="Sif( PciePortCfg_10 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_10 _EQU_ 0x0 ) _AND_ Sif( DiscreteTbtSupport _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 11/Extra Bus Reserved" default="0x00" CurrentVal="0x00" min="0x0" max="0x7" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PcieMemRsvd_10" varstoreIndex="04" prompt="Reserved Memory" description="Reserved Memory for this Root Bridge (1-20) MB" size="2" offset="0x053C" depex="Sif( PciePortCfg_10 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_10 _EQU_ 0x0 ) _AND_ Sif( DiscreteTbtSupport _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 11/Reserved Memory" default="0x000A" CurrentVal="0x000A" min="0x1" max="0x14" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PcieIoRsvd_10" varstoreIndex="04" prompt="Reserved I/O" description="Reserved I/O (4K/8K/12K/16K/20K) Range for this Root Bridge." size="1" offset="0x0562" depex="Sif( PciePortCfg_10 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_10 _EQU_ 0x0 ) _AND_ Sif( DiscreteTbtSupport _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 11/Reserved I/O" default="0x04" CurrentVal="0x04" min="0x4" max="0x14" step="0x4"/>
		<!-- PCH PCIe LTR Configuration -->
		<knob  type="scalar" setupType="oneof" name="PchPcieLtrEnable_10" varstoreIndex="04" prompt="LTR" description="PCH PCIE Latency Reporting Enable/Disable" size="1" offset="0x0410" depex="Sif( PciePortCfg_10 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_10 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 11/LTR" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchPcieSnoopLatencyOverrideMode_10" varstoreIndex="04" prompt="  Snoop Latency Override" description="Snoop Latency Override for PCH PCIE.  Disabled: Disable override.  Manual: Manually enter override values.  Auto (default): Maintain default BIOS flow." size="1" offset="0x0440" depex="Sif( PciePortCfg_10 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_10 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_10 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 11/  Snoop Latency Override" default="0x02" CurrentVal="0x02">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Manual" value="0x1"/>
				<option text="Auto" value="0x2"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="PchPcieSnoopLatencyOverrideValue_10" varstoreIndex="04" prompt="    Snoop Latency Value" description="LTR Snoop Latency value of PCH PCIE" size="2" offset="0x04AA" depex="Sif( PciePortCfg_10 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_10 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_10 _EQU_ 0 ) _AND_ Sif( PchPcieSnoopLatencyOverrideMode_10 _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 11/    Snoop Latency Value" default="0x003C" CurrentVal="0x003C" min="0x0" max="0x3FF" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="PchPcieSnoopLatencyOverrideMultiplier_10" varstoreIndex="04" prompt="    Snoop Latency Multiplier" description="LTR Snoop Latency Multiplier of PCH PCIE" size="1" offset="0x0458" depex="Sif( PciePortCfg_10 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_10 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_10 _EQU_ 0 ) _AND_ Sif( PchPcieSnoopLatencyOverrideMode_10 _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 11/    Snoop Latency Multiplier" default="0x02" CurrentVal="0x02">
			<options>
				<option text="1 ns" value="0x0"/>
				<option text="32 ns" value="0x1"/>
				<option text="1024 ns" value="0x2"/>
				<option text="32768 ns" value="0x3"/>
				<option text="1048576 ns" value="0x4"/>
				<option text="33554432 ns" value="0x5"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchPcieNonSnoopLatencyOverrideMode_10" varstoreIndex="04" prompt="  Non Snoop Latency Override" description="Non Snoop Latency Override for PCH PCIE.  Disabled: Disable override.  Manual: Manually enter override values.  Auto (default): Maintain default BIOS flow." size="1" offset="0x0470" depex="Sif( PciePortCfg_10 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_10 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_10 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 11/  Non Snoop Latency Override" default="0x02" CurrentVal="0x02">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Manual" value="0x1"/>
				<option text="Auto" value="0x2"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="PchPcieNonSnoopLatencyOverrideValue_10" varstoreIndex="04" prompt="    Non Snoop Latency Value" description="LTR Non Snoop Latency value of PCH PCIE" size="2" offset="0x04DA" depex="Sif( PciePortCfg_10 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_10 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_10 _EQU_ 0 ) _AND_ Sif( PchPcieNonSnoopLatencyOverrideMode_10 _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 11/    Non Snoop Latency Value" default="0x003C" CurrentVal="0x003C" min="0x0" max="0x3FF" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="PchPcieNonSnoopLatencyOverrideMultiplier_10" varstoreIndex="04" prompt="    Non Snoop Latency Multiplier" description="LTR Non Snoop Latency Multiplier of PCH PCIE" size="1" offset="0x0488" depex="Sif( PciePortCfg_10 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_10 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_10 _EQU_ 0 ) _AND_ Sif( PchPcieNonSnoopLatencyOverrideMode_10 _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 11/    Non Snoop Latency Multiplier" default="0x02" CurrentVal="0x02">
			<options>
				<option text="1 ns" value="0x0"/>
				<option text="32 ns" value="0x1"/>
				<option text="1024 ns" value="0x2"/>
				<option text="32768 ns" value="0x3"/>
				<option text="1048576 ns" value="0x4"/>
				<option text="33554432 ns" value="0x5"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchPcieForceLtrOverride_10" varstoreIndex="04" prompt="  Force LTR Override" description="Force LTR Override for PCH PCIE.  Disabled: LTR override values will not be forced.  Enable: LTR override values will be forced and LTR messages from the device will be ignored." size="1" offset="0x0500" depex="Sif( PciePortCfg_10 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_10 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_10 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 11/  Force LTR Override" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchPcieLtrConfigLock_10" varstoreIndex="04" prompt="LTR Lock" description="PCIE LTR Configuration Lock" size="1" offset="0x0428" depex="Sif( PciePortCfg_10 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_10 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 11/LTR Lock" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchPcieDmiL1Edm_10" varstoreIndex="04" prompt="Root port Enable/Disable Dmi L1 Entry Disable Mask" description="This option enables or disables dmi l1 entry disable mask " size="1" offset="0x03F4" depex="Sif( PciePortCfg_10 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_10 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 11/Root port Enable/Disable Dmi L1 Entry Disable Mask" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Platform-POR" value="0x0"/>
				<option text="Enabled" value="0x1"/>
				<option text="Disabled" value="0x2"/>
			</options>
		</knob>
		<!-- Form: PCI Express Root Port 12 -->
		<knob  type="scalar" setupType="oneof" name="PcieRootPortEn_11" varstoreIndex="04" prompt="PCI Express Root Port 12" description="Control the PCI Express Root Port." size="1" offset="0x0101" depex="Sif( PciePortCfg_11 _NEQ_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 12/PCI Express Root Port 12" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortGen2PllL1CgDisable_11" varstoreIndex="04" prompt="Disable Gen2 Pll Shutdown and L1 Controller Power gating " description="When Enabled, disables Gen2 PLL Shutdown and L1 Controller power gating, Enable this option if using Titan Ridge A0/Alpine Ridge thunderbolt controller " size="1" offset="0x03D2" depex="Sif( PciePortCfg_11 _NEQ_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 12/Disable Gen2 Pll Shutdown and L1 Controller Power gating " default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieTopology_11" varstoreIndex="04" prompt="  Topology" description="Identify the SATA Topology if it is Default or ISATA or Flex or DirectConnect or M2" size="1" offset="0x0371" depex="Sif( PciePortCfg_11 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_11 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 12/  Topology" default="0x05" CurrentVal="0x05">
			<options>
				<option text="Board specific" value="0x5"/>
				<option text="Unknown" value="0x0"/>
				<option text="x1" value="0x1"/>
				<option text="x4" value="0x2"/>
				<option text="Sata Express" value="0x3"/>
				<option text="M2" value="0x4"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortSI_11" varstoreIndex="04" prompt="Connection Type" description="Built-In: a built-in device is connected to this rootport. SlotImplemented bit will be clear. Slot: this rootport connects to user-accessible slot. SlotImplemented bit will be set." size="1" offset="0x0389" depex="Sif( PciePortCfg_11 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_11 _EQU_ 0x0 ) _AND_ Gif( PcieRootPortHPE_11 _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 12/Connection Type" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Built-in" value="0x0"/>
				<option text="Slot" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortAspm_11" varstoreIndex="04" prompt="ASPM 11" description="Automatically enable ASPM based on reported capabilities and known issues." size="1" offset="0x0119" depex="Sif( PciePortCfg_11 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_11 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 12/ASPM 11" default="0x04" CurrentVal="0x04">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="L0s" value="0x1"/>
				<option text="L1" value="0x2"/>
				<option text="L0sL1" value="0x3"/>
				<option text="Auto" value="0x4"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortL1SubStates_11" varstoreIndex="04" prompt="L1 Substates" description="PCI Express L1 Substates settings." size="1" offset="0x0281" depex="Sif( PciePortCfg_11 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_11 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 12/L1 Substates" default="0x02" CurrentVal="0x02">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="L1.1" value="0x1"/>
				<option text="L1.1 n L1.2" value="0x2"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortEqPh3Method_11" varstoreIndex="04" prompt="Gen3 Eq Phase3 Method" description="PCIe Gen3 Equalization Phase 3 Method" size="1" offset="0x02F9" depex="Sif( PciePortCfg_11 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_11 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 12/Gen3 Eq Phase3 Method" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Hardware" value="0x1"/>
				<option text="Static Coeff." value="0x4"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="PcieRootPortUptp_11" varstoreIndex="04" prompt="UPTP" description="Upstream Port Transmitter Preset" size="1" offset="0x0311" depex="Sif( PciePortCfg_11 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_11 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 12/UPTP" default="0x05" CurrentVal="0x05" min="0x0" max="0xA" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PcieRootPortDptp_11" varstoreIndex="04" prompt="DPTP" description="Downstream Port Transmitter Preset" size="1" offset="0x0329" depex="Sif( PciePortCfg_11 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_11 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 12/DPTP" default="0x07" CurrentVal="0x07" min="0x0" max="0xA" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortACS_11" varstoreIndex="04" prompt="ACS" description="Enable/Disable Access Control Services Extended Capability" size="1" offset="0x0299" depex="Sif( PciePortCfg_11 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_11 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 12/ACS" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortPTM_11" varstoreIndex="04" prompt="PTM" description="Enable/Disable Precision Time Measurement" size="1" offset="0x02B1" depex="Sif( PciePortCfg_11 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_11 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 12/PTM" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortDPC_11" varstoreIndex="04" prompt="DPC" description="Enable/Disable Downstream Port Containment" size="1" offset="0x02C9" depex="Sif( PciePortCfg_11 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_11 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 12/DPC" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortEDPC_11" varstoreIndex="04" prompt="EDPC" description="Enable/Disable Rootport extensions for Downstream Port Containment" size="1" offset="0x02E1" depex="Sif( PciePortCfg_11 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_11 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 12/EDPC" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortURE_11" varstoreIndex="04" prompt="  URR" description="PCI Express Unsupported Request Reporting Enable/Disable." size="1" offset="0x0131" depex="Sif( PciePortCfg_11 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_11 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 12/  URR" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortFEE_11" varstoreIndex="04" prompt="  FER" description="PCI Express Device Fatal Error Reporting Enable/Disable." size="1" offset="0x0149" depex="Sif( PciePortCfg_11 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_11 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 12/  FER" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortNFE_11" varstoreIndex="04" prompt="  NFER" description="PCI Express Device Non-Fatal Error Reporting Enable/Disable." size="1" offset="0x0161" depex="Sif( PciePortCfg_11 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_11 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 12/  NFER" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortCEE_11" varstoreIndex="04" prompt="  CER" description="PCI Express Device Correctable Error Reporting Enable/Disable." size="1" offset="0x0179" depex="Sif( PciePortCfg_11 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_11 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 12/  CER" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortCTD_11" varstoreIndex="04" prompt="  CTO" description="PCI Express Completion Timer TO Enable/Disable." size="1" offset="0x0191" depex="Sif( PciePortCfg_11 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_11 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 12/  CTO" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortSFE_11" varstoreIndex="04" prompt="  SEFE" description="Root PCI Express System Error on Fatal Error Enable/Disable." size="1" offset="0x01C1" depex="Sif( PciePortCfg_11 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_11 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 12/  SEFE" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortSNE_11" varstoreIndex="04" prompt="  SENFE" description="Root PCI Express System Error on Non-Fatal Error Enable/Disable." size="1" offset="0x01D9" depex="Sif( PciePortCfg_11 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_11 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 12/  SENFE" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortSCE_11" varstoreIndex="04" prompt="  SECE" description="Root PCI Express System Error on Correctable Error Enable/Disable." size="1" offset="0x01F1" depex="Sif( PciePortCfg_11 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_11 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 12/  SECE" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortPMCE_11" varstoreIndex="04" prompt="  PME SCI" description="PCI Express PME SCI Enable/Disable." size="1" offset="0x0209" depex="Sif( PciePortCfg_11 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_11 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 12/  PME SCI" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortHPE_11" varstoreIndex="04" prompt="  Hot Plug" description="PCI Express Hot Plug Enable/Disable." size="1" offset="0x0221" depex="Sif( PciePortCfg_11 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_11 _EQU_ 0x0 ) _AND_ Gif( PcieRootPortSI_11 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 12/  Hot Plug" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortAER_11" varstoreIndex="04" prompt="  Advanced Error Reporting" description="Advanced Error Reporting Enable/Disable." size="1" offset="0x0239" depex="Sif( PciePortCfg_11 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_11 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 12/  Advanced Error Reporting" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortSpeed_11" varstoreIndex="04" prompt="PCIe Speed" description="Configure PCIe Speed" size="1" offset="0x0251" depex="Sif( PciePortCfg_11 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_11 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 12/PCIe Speed" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Auto" value="0x0"/>
				<option text="Gen1" value="0x1"/>
				<option text="Gen2" value="0x2"/>
				<option text="Gen3" value="0x3"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortTHS_11" varstoreIndex="04" prompt="  Transmitter Half Swing" description="Transmitter Half Swing Enable/Disable." size="1" offset="0x0269" depex="Sif( PciePortCfg_11 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_11 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 12/  Transmitter Half Swing" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="PcieDetectTimeoutMs_11" varstoreIndex="04" prompt="Detect Timeout" description="The number of milliseconds reference code will wait for link to exit Detect state for enabled ports before assuming there is no device and potentially disabling the port." size="2" offset="0x03AC" depex="Sif( PciePortCfg_11 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_11 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 12/Detect Timeout" default="0x0000" CurrentVal="0x0000" min="0x0" max="0xFFFF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PcieExtraBusRsvd_11" varstoreIndex="04" prompt="Extra Bus Reserved" description="Extra Bus Reserved (0-7) for bridges behind this Root Bridge." size="1" offset="0x051B" depex="Sif( PciePortCfg_11 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_11 _EQU_ 0x0 ) _AND_ Sif( DiscreteTbtSupport _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 12/Extra Bus Reserved" default="0x00" CurrentVal="0x00" min="0x0" max="0x7" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PcieMemRsvd_11" varstoreIndex="04" prompt="Reserved Memory" description="Reserved Memory for this Root Bridge (1-20) MB" size="2" offset="0x053E" depex="Sif( PciePortCfg_11 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_11 _EQU_ 0x0 ) _AND_ Sif( DiscreteTbtSupport _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 12/Reserved Memory" default="0x000A" CurrentVal="0x000A" min="0x1" max="0x14" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PcieIoRsvd_11" varstoreIndex="04" prompt="Reserved I/O" description="Reserved I/O (4K/8K/12K/16K/20K) Range for this Root Bridge." size="1" offset="0x0563" depex="Sif( PciePortCfg_11 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_11 _EQU_ 0x0 ) _AND_ Sif( DiscreteTbtSupport _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 12/Reserved I/O" default="0x04" CurrentVal="0x04" min="0x4" max="0x14" step="0x4"/>
		<!-- PCH PCIe LTR Configuration -->
		<knob  type="scalar" setupType="oneof" name="PchPcieLtrEnable_11" varstoreIndex="04" prompt="LTR" description="PCH PCIE Latency Reporting Enable/Disable" size="1" offset="0x0411" depex="Sif( PciePortCfg_11 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_11 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 12/LTR" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchPcieSnoopLatencyOverrideMode_11" varstoreIndex="04" prompt="  Snoop Latency Override" description="Snoop Latency Override for PCH PCIE.  Disabled: Disable override.  Manual: Manually enter override values.  Auto (default): Maintain default BIOS flow." size="1" offset="0x0441" depex="Sif( PciePortCfg_11 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_11 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_11 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 12/  Snoop Latency Override" default="0x02" CurrentVal="0x02">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Manual" value="0x1"/>
				<option text="Auto" value="0x2"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="PchPcieSnoopLatencyOverrideValue_11" varstoreIndex="04" prompt="    Snoop Latency Value" description="LTR Snoop Latency value of PCH PCIE" size="2" offset="0x04AC" depex="Sif( PciePortCfg_11 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_11 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_11 _EQU_ 0 ) _AND_ Sif( PchPcieSnoopLatencyOverrideMode_11 _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 12/    Snoop Latency Value" default="0x003C" CurrentVal="0x003C" min="0x0" max="0x3FF" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="PchPcieSnoopLatencyOverrideMultiplier_11" varstoreIndex="04" prompt="    Snoop Latency Multiplier" description="LTR Snoop Latency Multiplier of PCH PCIE" size="1" offset="0x0459" depex="Sif( PciePortCfg_11 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_11 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_11 _EQU_ 0 ) _AND_ Sif( PchPcieSnoopLatencyOverrideMode_11 _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 12/    Snoop Latency Multiplier" default="0x02" CurrentVal="0x02">
			<options>
				<option text="1 ns" value="0x0"/>
				<option text="32 ns" value="0x1"/>
				<option text="1024 ns" value="0x2"/>
				<option text="32768 ns" value="0x3"/>
				<option text="1048576 ns" value="0x4"/>
				<option text="33554432 ns" value="0x5"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchPcieNonSnoopLatencyOverrideMode_11" varstoreIndex="04" prompt="  Non Snoop Latency Override" description="Non Snoop Latency Override for PCH PCIE.  Disabled: Disable override.  Manual: Manually enter override values.  Auto (default): Maintain default BIOS flow." size="1" offset="0x0471" depex="Sif( PciePortCfg_11 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_11 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_11 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 12/  Non Snoop Latency Override" default="0x02" CurrentVal="0x02">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Manual" value="0x1"/>
				<option text="Auto" value="0x2"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="PchPcieNonSnoopLatencyOverrideValue_11" varstoreIndex="04" prompt="    Non Snoop Latency Value" description="LTR Non Snoop Latency value of PCH PCIE" size="2" offset="0x04DC" depex="Sif( PciePortCfg_11 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_11 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_11 _EQU_ 0 ) _AND_ Sif( PchPcieNonSnoopLatencyOverrideMode_11 _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 12/    Non Snoop Latency Value" default="0x003C" CurrentVal="0x003C" min="0x0" max="0x3FF" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="PchPcieNonSnoopLatencyOverrideMultiplier_11" varstoreIndex="04" prompt="    Non Snoop Latency Multiplier" description="LTR Non Snoop Latency Multiplier of PCH PCIE" size="1" offset="0x0489" depex="Sif( PciePortCfg_11 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_11 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_11 _EQU_ 0 ) _AND_ Sif( PchPcieNonSnoopLatencyOverrideMode_11 _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 12/    Non Snoop Latency Multiplier" default="0x02" CurrentVal="0x02">
			<options>
				<option text="1 ns" value="0x0"/>
				<option text="32 ns" value="0x1"/>
				<option text="1024 ns" value="0x2"/>
				<option text="32768 ns" value="0x3"/>
				<option text="1048576 ns" value="0x4"/>
				<option text="33554432 ns" value="0x5"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchPcieForceLtrOverride_11" varstoreIndex="04" prompt="  Force LTR Override" description="Force LTR Override for PCH PCIE.  Disabled: LTR override values will not be forced.  Enable: LTR override values will be forced and LTR messages from the device will be ignored." size="1" offset="0x0501" depex="Sif( PciePortCfg_11 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_11 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_11 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 12/  Force LTR Override" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchPcieLtrConfigLock_11" varstoreIndex="04" prompt="LTR Lock" description="PCIE LTR Configuration Lock" size="1" offset="0x0429" depex="Sif( PciePortCfg_11 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_11 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 12/LTR Lock" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchPcieDmiL1Edm_11" varstoreIndex="04" prompt="Root port Enable/Disable Dmi L1 Entry Disable Mask" description="This option enables or disables dmi l1 entry disable mask " size="1" offset="0x03F5" depex="Sif( PciePortCfg_11 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_11 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 12/Root port Enable/Disable Dmi L1 Entry Disable Mask" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Platform-POR" value="0x0"/>
				<option text="Enabled" value="0x1"/>
				<option text="Disabled" value="0x2"/>
			</options>
		</knob>
		<!-- Form: PCI Express Root Port 13 -->
		<knob  type="scalar" setupType="oneof" name="PcieRootPortEn_12" varstoreIndex="04" prompt="PCI Express Root Port 13" description="Control the PCI Express Root Port." size="1" offset="0x0102" depex="Sif( PciePortCfg_12 _NEQ_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 13/PCI Express Root Port 13" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortGen2PllL1CgDisable_12" varstoreIndex="04" prompt="Disable Gen2 Pll Shutdown and L1 Controller Power gating " description="When Enabled, disables Gen2 PLL Shutdown and L1 Controller power gating, Enable this option if using Titan Ridge A0/Alpine Ridge thunderbolt controller " size="1" offset="0x03D3" depex="Sif( PciePortCfg_12 _NEQ_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 13/Disable Gen2 Pll Shutdown and L1 Controller Power gating " default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieTopology_12" varstoreIndex="04" prompt="  Topology" description="Identify the SATA Topology if it is Default or ISATA or Flex or DirectConnect or M2" size="1" offset="0x0372" depex="Sif( PciePortCfg_12 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_12 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 13/  Topology" default="0x05" CurrentVal="0x05">
			<options>
				<option text="Board specific" value="0x5"/>
				<option text="Unknown" value="0x0"/>
				<option text="x1" value="0x1"/>
				<option text="x4" value="0x2"/>
				<option text="Sata Express" value="0x3"/>
				<option text="M2" value="0x4"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortSI_12" varstoreIndex="04" prompt="Connection Type" description="Built-In: a built-in device is connected to this rootport. SlotImplemented bit will be clear. Slot: this rootport connects to user-accessible slot. SlotImplemented bit will be set." size="1" offset="0x038A" depex="Sif( PciePortCfg_12 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_12 _EQU_ 0x0 ) _AND_ Gif( PcieRootPortHPE_12 _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 13/Connection Type" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Built-in" value="0x0"/>
				<option text="Slot" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortAspm_12" varstoreIndex="04" prompt="ASPM 12" description="Automatically enable ASPM based on reported capabilities and known issues." size="1" offset="0x011A" depex="Sif( PciePortCfg_12 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_12 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 13/ASPM 12" default="0x04" CurrentVal="0x04">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="L0s" value="0x1"/>
				<option text="L1" value="0x2"/>
				<option text="L0sL1" value="0x3"/>
				<option text="Auto" value="0x4"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortL1SubStates_12" varstoreIndex="04" prompt="L1 Substates" description="PCI Express L1 Substates settings." size="1" offset="0x0282" depex="Sif( PciePortCfg_12 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_12 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 13/L1 Substates" default="0x02" CurrentVal="0x02">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="L1.1" value="0x1"/>
				<option text="L1.1 n L1.2" value="0x2"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortEqPh3Method_12" varstoreIndex="04" prompt="Gen3 Eq Phase3 Method" description="PCIe Gen3 Equalization Phase 3 Method" size="1" offset="0x02FA" depex="Sif( PciePortCfg_12 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_12 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 13/Gen3 Eq Phase3 Method" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Hardware" value="0x1"/>
				<option text="Static Coeff." value="0x4"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="PcieRootPortUptp_12" varstoreIndex="04" prompt="UPTP" description="Upstream Port Transmitter Preset" size="1" offset="0x0312" depex="Sif( PciePortCfg_12 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_12 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 13/UPTP" default="0x05" CurrentVal="0x05" min="0x0" max="0xA" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PcieRootPortDptp_12" varstoreIndex="04" prompt="DPTP" description="Downstream Port Transmitter Preset" size="1" offset="0x032A" depex="Sif( PciePortCfg_12 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_12 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 13/DPTP" default="0x07" CurrentVal="0x07" min="0x0" max="0xA" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortACS_12" varstoreIndex="04" prompt="ACS" description="Enable/Disable Access Control Services Extended Capability" size="1" offset="0x029A" depex="Sif( PciePortCfg_12 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_12 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 13/ACS" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortPTM_12" varstoreIndex="04" prompt="PTM" description="Enable/Disable Precision Time Measurement" size="1" offset="0x02B2" depex="Sif( PciePortCfg_12 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_12 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 13/PTM" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortDPC_12" varstoreIndex="04" prompt="DPC" description="Enable/Disable Downstream Port Containment" size="1" offset="0x02CA" depex="Sif( PciePortCfg_12 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_12 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 13/DPC" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortEDPC_12" varstoreIndex="04" prompt="EDPC" description="Enable/Disable Rootport extensions for Downstream Port Containment" size="1" offset="0x02E2" depex="Sif( PciePortCfg_12 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_12 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 13/EDPC" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortURE_12" varstoreIndex="04" prompt="  URR" description="PCI Express Unsupported Request Reporting Enable/Disable." size="1" offset="0x0132" depex="Sif( PciePortCfg_12 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_12 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 13/  URR" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortFEE_12" varstoreIndex="04" prompt="  FER" description="PCI Express Device Fatal Error Reporting Enable/Disable." size="1" offset="0x014A" depex="Sif( PciePortCfg_12 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_12 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 13/  FER" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortNFE_12" varstoreIndex="04" prompt="  NFER" description="PCI Express Device Non-Fatal Error Reporting Enable/Disable." size="1" offset="0x0162" depex="Sif( PciePortCfg_12 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_12 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 13/  NFER" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortCEE_12" varstoreIndex="04" prompt="  CER" description="PCI Express Device Correctable Error Reporting Enable/Disable." size="1" offset="0x017A" depex="Sif( PciePortCfg_12 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_12 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 13/  CER" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortCTD_12" varstoreIndex="04" prompt="  CTO" description="PCI Express Completion Timer TO Enable/Disable." size="1" offset="0x0192" depex="Sif( PciePortCfg_12 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_12 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 13/  CTO" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortSFE_12" varstoreIndex="04" prompt="  SEFE" description="Root PCI Express System Error on Fatal Error Enable/Disable." size="1" offset="0x01C2" depex="Sif( PciePortCfg_12 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_12 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 13/  SEFE" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortSNE_12" varstoreIndex="04" prompt="  SENFE" description="Root PCI Express System Error on Non-Fatal Error Enable/Disable." size="1" offset="0x01DA" depex="Sif( PciePortCfg_12 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_12 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 13/  SENFE" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortSCE_12" varstoreIndex="04" prompt="  SECE" description="Root PCI Express System Error on Correctable Error Enable/Disable." size="1" offset="0x01F2" depex="Sif( PciePortCfg_12 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_12 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 13/  SECE" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortPMCE_12" varstoreIndex="04" prompt="  PME SCI" description="PCI Express PME SCI Enable/Disable." size="1" offset="0x020A" depex="Sif( PciePortCfg_12 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_12 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 13/  PME SCI" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortHPE_12" varstoreIndex="04" prompt="  Hot Plug" description="PCI Express Hot Plug Enable/Disable." size="1" offset="0x0222" depex="Sif( PciePortCfg_12 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_12 _EQU_ 0x0 ) _AND_ Gif( PcieRootPortSI_12 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 13/  Hot Plug" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortAER_12" varstoreIndex="04" prompt="  Advanced Error Reporting" description="Advanced Error Reporting Enable/Disable." size="1" offset="0x023A" depex="Sif( PciePortCfg_12 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_12 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 13/  Advanced Error Reporting" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortSpeed_12" varstoreIndex="04" prompt="PCIe Speed" description="Configure PCIe Speed" size="1" offset="0x0252" depex="Sif( PciePortCfg_12 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_12 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 13/PCIe Speed" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Auto" value="0x0"/>
				<option text="Gen1" value="0x1"/>
				<option text="Gen2" value="0x2"/>
				<option text="Gen3" value="0x3"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortTHS_12" varstoreIndex="04" prompt="  Transmitter Half Swing" description="Transmitter Half Swing Enable/Disable." size="1" offset="0x026A" depex="Sif( PciePortCfg_12 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_12 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 13/  Transmitter Half Swing" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="PcieDetectTimeoutMs_12" varstoreIndex="04" prompt="Detect Timeout" description="The number of milliseconds reference code will wait for link to exit Detect state for enabled ports before assuming there is no device and potentially disabling the port." size="2" offset="0x03AE" depex="Sif( PciePortCfg_12 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_12 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 13/Detect Timeout" default="0x0000" CurrentVal="0x0000" min="0x0" max="0xFFFF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PcieExtraBusRsvd_12" varstoreIndex="04" prompt="Extra Bus Reserved" description="Extra Bus Reserved (0-7) for bridges behind this Root Bridge." size="1" offset="0x051C" depex="Sif( PciePortCfg_12 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_12 _EQU_ 0x0 ) _AND_ Sif( DiscreteTbtSupport _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 13/Extra Bus Reserved" default="0x00" CurrentVal="0x00" min="0x0" max="0x7" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PcieMemRsvd_12" varstoreIndex="04" prompt="Reserved Memory" description="Reserved Memory for this Root Bridge (1-20) MB" size="2" offset="0x0540" depex="Sif( PciePortCfg_12 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_12 _EQU_ 0x0 ) _AND_ Sif( DiscreteTbtSupport _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 13/Reserved Memory" default="0x000A" CurrentVal="0x000A" min="0x1" max="0x14" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PcieIoRsvd_12" varstoreIndex="04" prompt="Reserved I/O" description="Reserved I/O (4K/8K/12K/16K/20K) Range for this Root Bridge." size="1" offset="0x0564" depex="Sif( PciePortCfg_12 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_12 _EQU_ 0x0 ) _AND_ Sif( DiscreteTbtSupport _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 13/Reserved I/O" default="0x04" CurrentVal="0x04" min="0x4" max="0x14" step="0x4"/>
		<!-- PCH PCIe LTR Configuration -->
		<knob  type="scalar" setupType="oneof" name="PchPcieLtrEnable_12" varstoreIndex="04" prompt="LTR" description="PCH PCIE Latency Reporting Enable/Disable" size="1" offset="0x0412" depex="Sif( PciePortCfg_12 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_12 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 13/LTR" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchPcieSnoopLatencyOverrideMode_12" varstoreIndex="04" prompt="  Snoop Latency Override" description="Snoop Latency Override for PCH PCIE.  Disabled: Disable override.  Manual: Manually enter override values.  Auto (default): Maintain default BIOS flow." size="1" offset="0x0442" depex="Sif( PciePortCfg_12 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_12 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_12 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 13/  Snoop Latency Override" default="0x02" CurrentVal="0x02">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Manual" value="0x1"/>
				<option text="Auto" value="0x2"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="PchPcieSnoopLatencyOverrideValue_12" varstoreIndex="04" prompt="    Snoop Latency Value" description="LTR Snoop Latency value of PCH PCIE" size="2" offset="0x04AE" depex="Sif( PciePortCfg_12 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_12 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_12 _EQU_ 0 ) _AND_ Sif( PchPcieSnoopLatencyOverrideMode_12 _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 13/    Snoop Latency Value" default="0x003C" CurrentVal="0x003C" min="0x0" max="0x3FF" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="PchPcieSnoopLatencyOverrideMultiplier_12" varstoreIndex="04" prompt="    Snoop Latency Multiplier" description="LTR Snoop Latency Multiplier of PCH PCIE" size="1" offset="0x045A" depex="Sif( PciePortCfg_12 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_12 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_12 _EQU_ 0 ) _AND_ Sif( PchPcieSnoopLatencyOverrideMode_12 _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 13/    Snoop Latency Multiplier" default="0x02" CurrentVal="0x02">
			<options>
				<option text="1 ns" value="0x0"/>
				<option text="32 ns" value="0x1"/>
				<option text="1024 ns" value="0x2"/>
				<option text="32768 ns" value="0x3"/>
				<option text="1048576 ns" value="0x4"/>
				<option text="33554432 ns" value="0x5"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchPcieNonSnoopLatencyOverrideMode_12" varstoreIndex="04" prompt="  Non Snoop Latency Override" description="Non Snoop Latency Override for PCH PCIE.  Disabled: Disable override.  Manual: Manually enter override values.  Auto (default): Maintain default BIOS flow." size="1" offset="0x0472" depex="Sif( PciePortCfg_12 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_12 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_12 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 13/  Non Snoop Latency Override" default="0x02" CurrentVal="0x02">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Manual" value="0x1"/>
				<option text="Auto" value="0x2"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="PchPcieNonSnoopLatencyOverrideValue_12" varstoreIndex="04" prompt="    Non Snoop Latency Value" description="LTR Non Snoop Latency value of PCH PCIE" size="2" offset="0x04DE" depex="Sif( PciePortCfg_12 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_12 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_12 _EQU_ 0 ) _AND_ Sif( PchPcieNonSnoopLatencyOverrideMode_12 _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 13/    Non Snoop Latency Value" default="0x003C" CurrentVal="0x003C" min="0x0" max="0x3FF" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="PchPcieNonSnoopLatencyOverrideMultiplier_12" varstoreIndex="04" prompt="    Non Snoop Latency Multiplier" description="LTR Non Snoop Latency Multiplier of PCH PCIE" size="1" offset="0x048A" depex="Sif( PciePortCfg_12 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_12 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_12 _EQU_ 0 ) _AND_ Sif( PchPcieNonSnoopLatencyOverrideMode_12 _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 13/    Non Snoop Latency Multiplier" default="0x02" CurrentVal="0x02">
			<options>
				<option text="1 ns" value="0x0"/>
				<option text="32 ns" value="0x1"/>
				<option text="1024 ns" value="0x2"/>
				<option text="32768 ns" value="0x3"/>
				<option text="1048576 ns" value="0x4"/>
				<option text="33554432 ns" value="0x5"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchPcieForceLtrOverride_12" varstoreIndex="04" prompt="  Force LTR Override" description="Force LTR Override for PCH PCIE.  Disabled: LTR override values will not be forced.  Enable: LTR override values will be forced and LTR messages from the device will be ignored." size="1" offset="0x0502" depex="Sif( PciePortCfg_12 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_12 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_12 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 13/  Force LTR Override" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchPcieLtrConfigLock_12" varstoreIndex="04" prompt="LTR Lock" description="PCIE LTR Configuration Lock" size="1" offset="0x042A" depex="Sif( PciePortCfg_12 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_12 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 13/LTR Lock" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchPcieDmiL1Edm_12" varstoreIndex="04" prompt="Root port Enable/Disable Dmi L1 Entry Disable Mask" description="This option enables or disables dmi l1 entry disable mask " size="1" offset="0x03F6" depex="Sif( PciePortCfg_12 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_12 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 13/Root port Enable/Disable Dmi L1 Entry Disable Mask" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Platform-POR" value="0x0"/>
				<option text="Enabled" value="0x1"/>
				<option text="Disabled" value="0x2"/>
			</options>
		</knob>
		<!-- Form: PCI Express Root Port 14 -->
		<knob  type="scalar" setupType="oneof" name="PcieRootPortEn_13" varstoreIndex="04" prompt="PCI Express Root Port 14" description="Control the PCI Express Root Port." size="1" offset="0x0103" depex="Sif( PciePortCfg_13 _NEQ_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 14/PCI Express Root Port 14" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortGen2PllL1CgDisable_13" varstoreIndex="04" prompt="Disable Gen2 Pll Shutdown and L1 Controller Power gating " description="When Enabled, disables Gen2 PLL Shutdown and L1 Controller power gating, Enable this option if using Titan Ridge A0/Alpine Ridge thunderbolt controller " size="1" offset="0x03D4" depex="Sif( PciePortCfg_13 _NEQ_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 14/Disable Gen2 Pll Shutdown and L1 Controller Power gating " default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieTopology_13" varstoreIndex="04" prompt="  Topology" description="Identify the SATA Topology if it is Default or ISATA or Flex or DirectConnect or M2" size="1" offset="0x0373" depex="Sif( PciePortCfg_13 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_13 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 14/  Topology" default="0x05" CurrentVal="0x05">
			<options>
				<option text="Board specific" value="0x5"/>
				<option text="Unknown" value="0x0"/>
				<option text="x1" value="0x1"/>
				<option text="x4" value="0x2"/>
				<option text="Sata Express" value="0x3"/>
				<option text="M2" value="0x4"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortSI_13" varstoreIndex="04" prompt="Connection Type" description="Built-In: a built-in device is connected to this rootport. SlotImplemented bit will be clear. Slot: this rootport connects to user-accessible slot. SlotImplemented bit will be set." size="1" offset="0x038B" depex="Sif( PciePortCfg_13 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_13 _EQU_ 0x0 ) _AND_ Gif( PcieRootPortHPE_13 _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 14/Connection Type" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Built-in" value="0x0"/>
				<option text="Slot" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortAspm_13" varstoreIndex="04" prompt="ASPM 13" description="Automatically enable ASPM based on reported capabilities and known issues." size="1" offset="0x011B" depex="Sif( PciePortCfg_13 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_13 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 14/ASPM 13" default="0x04" CurrentVal="0x04">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="L0s" value="0x1"/>
				<option text="L1" value="0x2"/>
				<option text="L0sL1" value="0x3"/>
				<option text="Auto" value="0x4"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortL1SubStates_13" varstoreIndex="04" prompt="L1 Substates" description="PCI Express L1 Substates settings." size="1" offset="0x0283" depex="Sif( PciePortCfg_13 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_13 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 14/L1 Substates" default="0x02" CurrentVal="0x02">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="L1.1" value="0x1"/>
				<option text="L1.1 n L1.2" value="0x2"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortEqPh3Method_13" varstoreIndex="04" prompt="Gen3 Eq Phase3 Method" description="PCIe Gen3 Equalization Phase 3 Method" size="1" offset="0x02FB" depex="Sif( PciePortCfg_13 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_13 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 14/Gen3 Eq Phase3 Method" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Hardware" value="0x1"/>
				<option text="Static Coeff." value="0x4"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="PcieRootPortUptp_13" varstoreIndex="04" prompt="UPTP" description="Upstream Port Transmitter Preset" size="1" offset="0x0313" depex="Sif( PciePortCfg_13 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_13 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 14/UPTP" default="0x05" CurrentVal="0x05" min="0x0" max="0xA" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PcieRootPortDptp_13" varstoreIndex="04" prompt="DPTP" description="Downstream Port Transmitter Preset" size="1" offset="0x032B" depex="Sif( PciePortCfg_13 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_13 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 14/DPTP" default="0x07" CurrentVal="0x07" min="0x0" max="0xA" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortACS_13" varstoreIndex="04" prompt="ACS" description="Enable/Disable Access Control Services Extended Capability" size="1" offset="0x029B" depex="Sif( PciePortCfg_13 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_13 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 14/ACS" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortPTM_13" varstoreIndex="04" prompt="PTM" description="Enable/Disable Precision Time Measurement" size="1" offset="0x02B3" depex="Sif( PciePortCfg_13 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_13 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 14/PTM" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortDPC_13" varstoreIndex="04" prompt="DPC" description="Enable/Disable Downstream Port Containment" size="1" offset="0x02CB" depex="Sif( PciePortCfg_13 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_13 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 14/DPC" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortEDPC_13" varstoreIndex="04" prompt="EDPC" description="Enable/Disable Rootport extensions for Downstream Port Containment" size="1" offset="0x02E3" depex="Sif( PciePortCfg_13 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_13 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 14/EDPC" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortURE_13" varstoreIndex="04" prompt="  URR" description="PCI Express Unsupported Request Reporting Enable/Disable." size="1" offset="0x0133" depex="Sif( PciePortCfg_13 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_13 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 14/  URR" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortFEE_13" varstoreIndex="04" prompt="  FER" description="PCI Express Device Fatal Error Reporting Enable/Disable." size="1" offset="0x014B" depex="Sif( PciePortCfg_13 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_13 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 14/  FER" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortNFE_13" varstoreIndex="04" prompt="  NFER" description="PCI Express Device Non-Fatal Error Reporting Enable/Disable." size="1" offset="0x0163" depex="Sif( PciePortCfg_13 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_13 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 14/  NFER" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortCEE_13" varstoreIndex="04" prompt="  CER" description="PCI Express Device Correctable Error Reporting Enable/Disable." size="1" offset="0x017B" depex="Sif( PciePortCfg_13 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_13 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 14/  CER" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortCTD_13" varstoreIndex="04" prompt="  CTO" description="PCI Express Completion Timer TO Enable/Disable." size="1" offset="0x0193" depex="Sif( PciePortCfg_13 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_13 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 14/  CTO" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortSFE_13" varstoreIndex="04" prompt="  SEFE" description="Root PCI Express System Error on Fatal Error Enable/Disable." size="1" offset="0x01C3" depex="Sif( PciePortCfg_13 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_13 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 14/  SEFE" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortSNE_13" varstoreIndex="04" prompt="  SENFE" description="Root PCI Express System Error on Non-Fatal Error Enable/Disable." size="1" offset="0x01DB" depex="Sif( PciePortCfg_13 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_13 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 14/  SENFE" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortSCE_13" varstoreIndex="04" prompt="  SECE" description="Root PCI Express System Error on Correctable Error Enable/Disable." size="1" offset="0x01F3" depex="Sif( PciePortCfg_13 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_13 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 14/  SECE" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortPMCE_13" varstoreIndex="04" prompt="  PME SCI" description="PCI Express PME SCI Enable/Disable." size="1" offset="0x020B" depex="Sif( PciePortCfg_13 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_13 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 14/  PME SCI" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortHPE_13" varstoreIndex="04" prompt="  Hot Plug" description="PCI Express Hot Plug Enable/Disable." size="1" offset="0x0223" depex="Sif( PciePortCfg_13 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_13 _EQU_ 0x0 ) _AND_ Gif( PcieRootPortSI_13 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 14/  Hot Plug" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortAER_13" varstoreIndex="04" prompt="  Advanced Error Reporting" description="Advanced Error Reporting Enable/Disable." size="1" offset="0x023B" depex="Sif( PciePortCfg_13 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_13 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 14/  Advanced Error Reporting" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortSpeed_13" varstoreIndex="04" prompt="PCIe Speed" description="Configure PCIe Speed" size="1" offset="0x0253" depex="Sif( PciePortCfg_13 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_13 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 14/PCIe Speed" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Auto" value="0x0"/>
				<option text="Gen1" value="0x1"/>
				<option text="Gen2" value="0x2"/>
				<option text="Gen3" value="0x3"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortTHS_13" varstoreIndex="04" prompt="  Transmitter Half Swing" description="Transmitter Half Swing Enable/Disable." size="1" offset="0x026B" depex="Sif( PciePortCfg_13 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_13 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 14/  Transmitter Half Swing" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="PcieDetectTimeoutMs_13" varstoreIndex="04" prompt="Detect Timeout" description="The number of milliseconds reference code will wait for link to exit Detect state for enabled ports before assuming there is no device and potentially disabling the port." size="2" offset="0x03B0" depex="Sif( PciePortCfg_13 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_13 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 14/Detect Timeout" default="0x0000" CurrentVal="0x0000" min="0x0" max="0xFFFF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PcieExtraBusRsvd_13" varstoreIndex="04" prompt="Extra Bus Reserved" description="Extra Bus Reserved (0-7) for bridges behind this Root Bridge." size="1" offset="0x051D" depex="Sif( PciePortCfg_13 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_13 _EQU_ 0x0 ) _AND_ Sif( DiscreteTbtSupport _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 14/Extra Bus Reserved" default="0x00" CurrentVal="0x00" min="0x0" max="0x7" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PcieMemRsvd_13" varstoreIndex="04" prompt="Reserved Memory" description="Reserved Memory for this Root Bridge (1-20) MB" size="2" offset="0x0542" depex="Sif( PciePortCfg_13 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_13 _EQU_ 0x0 ) _AND_ Sif( DiscreteTbtSupport _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 14/Reserved Memory" default="0x000A" CurrentVal="0x000A" min="0x1" max="0x14" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PcieIoRsvd_13" varstoreIndex="04" prompt="Reserved I/O" description="Reserved I/O (4K/8K/12K/16K/20K) Range for this Root Bridge." size="1" offset="0x0565" depex="Sif( PciePortCfg_13 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_13 _EQU_ 0x0 ) _AND_ Sif( DiscreteTbtSupport _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 14/Reserved I/O" default="0x04" CurrentVal="0x04" min="0x4" max="0x14" step="0x4"/>
		<!-- PCH PCIe LTR Configuration -->
		<knob  type="scalar" setupType="oneof" name="PchPcieLtrEnable_13" varstoreIndex="04" prompt="LTR" description="PCH PCIE Latency Reporting Enable/Disable" size="1" offset="0x0413" depex="Sif( PciePortCfg_13 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_13 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 14/LTR" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchPcieSnoopLatencyOverrideMode_13" varstoreIndex="04" prompt="  Snoop Latency Override" description="Snoop Latency Override for PCH PCIE.  Disabled: Disable override.  Manual: Manually enter override values.  Auto (default): Maintain default BIOS flow." size="1" offset="0x0443" depex="Sif( PciePortCfg_13 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_13 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_13 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 14/  Snoop Latency Override" default="0x02" CurrentVal="0x02">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Manual" value="0x1"/>
				<option text="Auto" value="0x2"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="PchPcieSnoopLatencyOverrideValue_13" varstoreIndex="04" prompt="    Snoop Latency Value" description="LTR Snoop Latency value of PCH PCIE" size="2" offset="0x04B0" depex="Sif( PciePortCfg_13 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_13 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_13 _EQU_ 0 ) _AND_ Sif( PchPcieSnoopLatencyOverrideMode_13 _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 14/    Snoop Latency Value" default="0x003C" CurrentVal="0x003C" min="0x0" max="0x3FF" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="PchPcieSnoopLatencyOverrideMultiplier_13" varstoreIndex="04" prompt="    Snoop Latency Multiplier" description="LTR Snoop Latency Multiplier of PCH PCIE" size="1" offset="0x045B" depex="Sif( PciePortCfg_13 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_13 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_13 _EQU_ 0 ) _AND_ Sif( PchPcieSnoopLatencyOverrideMode_13 _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 14/    Snoop Latency Multiplier" default="0x02" CurrentVal="0x02">
			<options>
				<option text="1 ns" value="0x0"/>
				<option text="32 ns" value="0x1"/>
				<option text="1024 ns" value="0x2"/>
				<option text="32768 ns" value="0x3"/>
				<option text="1048576 ns" value="0x4"/>
				<option text="33554432 ns" value="0x5"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchPcieNonSnoopLatencyOverrideMode_13" varstoreIndex="04" prompt="  Non Snoop Latency Override" description="Non Snoop Latency Override for PCH PCIE.  Disabled: Disable override.  Manual: Manually enter override values.  Auto (default): Maintain default BIOS flow." size="1" offset="0x0473" depex="Sif( PciePortCfg_13 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_13 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_13 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 14/  Non Snoop Latency Override" default="0x02" CurrentVal="0x02">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Manual" value="0x1"/>
				<option text="Auto" value="0x2"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="PchPcieNonSnoopLatencyOverrideValue_13" varstoreIndex="04" prompt="    Non Snoop Latency Value" description="LTR Non Snoop Latency value of PCH PCIE" size="2" offset="0x04E0" depex="Sif( PciePortCfg_13 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_13 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_13 _EQU_ 0 ) _AND_ Sif( PchPcieNonSnoopLatencyOverrideMode_13 _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 14/    Non Snoop Latency Value" default="0x003C" CurrentVal="0x003C" min="0x0" max="0x3FF" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="PchPcieNonSnoopLatencyOverrideMultiplier_13" varstoreIndex="04" prompt="    Non Snoop Latency Multiplier" description="LTR Non Snoop Latency Multiplier of PCH PCIE" size="1" offset="0x048B" depex="Sif( PciePortCfg_13 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_13 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_13 _EQU_ 0 ) _AND_ Sif( PchPcieNonSnoopLatencyOverrideMode_13 _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 14/    Non Snoop Latency Multiplier" default="0x02" CurrentVal="0x02">
			<options>
				<option text="1 ns" value="0x0"/>
				<option text="32 ns" value="0x1"/>
				<option text="1024 ns" value="0x2"/>
				<option text="32768 ns" value="0x3"/>
				<option text="1048576 ns" value="0x4"/>
				<option text="33554432 ns" value="0x5"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchPcieForceLtrOverride_13" varstoreIndex="04" prompt="  Force LTR Override" description="Force LTR Override for PCH PCIE.  Disabled: LTR override values will not be forced.  Enable: LTR override values will be forced and LTR messages from the device will be ignored." size="1" offset="0x0503" depex="Sif( PciePortCfg_13 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_13 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_13 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 14/  Force LTR Override" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchPcieLtrConfigLock_13" varstoreIndex="04" prompt="LTR Lock" description="PCIE LTR Configuration Lock" size="1" offset="0x042B" depex="Sif( PciePortCfg_13 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_13 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 14/LTR Lock" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchPcieDmiL1Edm_13" varstoreIndex="04" prompt="Root port Enable/Disable Dmi L1 Entry Disable Mask" description="This option enables or disables dmi l1 entry disable mask " size="1" offset="0x03F7" depex="Sif( PciePortCfg_13 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_13 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 14/Root port Enable/Disable Dmi L1 Entry Disable Mask" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Platform-POR" value="0x0"/>
				<option text="Enabled" value="0x1"/>
				<option text="Disabled" value="0x2"/>
			</options>
		</knob>
		<!-- Form: PCI Express Root Port 15 -->
		<knob  type="scalar" setupType="oneof" name="PcieRootPortEn_14" varstoreIndex="04" prompt="PCI Express Root Port 15" description="Control the PCI Express Root Port." size="1" offset="0x0104" depex="Sif( PciePortCfg_14 _NEQ_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 15/PCI Express Root Port 15" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortGen2PllL1CgDisable_14" varstoreIndex="04" prompt="Disable Gen2 Pll Shutdown and L1 Controller Power gating " description="When Enabled, disables Gen2 PLL Shutdown and L1 Controller power gating, Enable this option if using Titan Ridge A0/Alpine Ridge thunderbolt controller " size="1" offset="0x03D5" depex="Sif( PciePortCfg_14 _NEQ_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 15/Disable Gen2 Pll Shutdown and L1 Controller Power gating " default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieTopology_14" varstoreIndex="04" prompt="  Topology" description="Identify the SATA Topology if it is Default or ISATA or Flex or DirectConnect or M2" size="1" offset="0x0374" depex="Sif( PciePortCfg_14 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_14 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 15/  Topology" default="0x05" CurrentVal="0x05">
			<options>
				<option text="Board specific" value="0x5"/>
				<option text="Unknown" value="0x0"/>
				<option text="x1" value="0x1"/>
				<option text="x4" value="0x2"/>
				<option text="Sata Express" value="0x3"/>
				<option text="M2" value="0x4"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortSI_14" varstoreIndex="04" prompt="Connection Type" description="Built-In: a built-in device is connected to this rootport. SlotImplemented bit will be clear. Slot: this rootport connects to user-accessible slot. SlotImplemented bit will be set." size="1" offset="0x038C" depex="Sif( PciePortCfg_14 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_14 _EQU_ 0x0 ) _AND_ Gif( PcieRootPortHPE_14 _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 15/Connection Type" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Built-in" value="0x0"/>
				<option text="Slot" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortAspm_14" varstoreIndex="04" prompt="ASPM 14" description="Automatically enable ASPM based on reported capabilities and known issues." size="1" offset="0x011C" depex="Sif( PciePortCfg_14 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_14 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 15/ASPM 14" default="0x04" CurrentVal="0x04">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="L0s" value="0x1"/>
				<option text="L1" value="0x2"/>
				<option text="L0sL1" value="0x3"/>
				<option text="Auto" value="0x4"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortL1SubStates_14" varstoreIndex="04" prompt="L1 Substates" description="PCI Express L1 Substates settings." size="1" offset="0x0284" depex="Sif( PciePortCfg_14 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_14 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 15/L1 Substates" default="0x02" CurrentVal="0x02">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="L1.1" value="0x1"/>
				<option text="L1.1 n L1.2" value="0x2"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortEqPh3Method_14" varstoreIndex="04" prompt="Gen3 Eq Phase3 Method" description="PCIe Gen3 Equalization Phase 3 Method" size="1" offset="0x02FC" depex="Sif( PciePortCfg_14 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_14 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 15/Gen3 Eq Phase3 Method" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Hardware" value="0x1"/>
				<option text="Static Coeff." value="0x4"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="PcieRootPortUptp_14" varstoreIndex="04" prompt="UPTP" description="Upstream Port Transmitter Preset" size="1" offset="0x0314" depex="Sif( PciePortCfg_14 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_14 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 15/UPTP" default="0x05" CurrentVal="0x05" min="0x0" max="0xA" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PcieRootPortDptp_14" varstoreIndex="04" prompt="DPTP" description="Downstream Port Transmitter Preset" size="1" offset="0x032C" depex="Sif( PciePortCfg_14 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_14 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 15/DPTP" default="0x07" CurrentVal="0x07" min="0x0" max="0xA" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortACS_14" varstoreIndex="04" prompt="ACS" description="Enable/Disable Access Control Services Extended Capability" size="1" offset="0x029C" depex="Sif( PciePortCfg_14 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_14 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 15/ACS" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortPTM_14" varstoreIndex="04" prompt="PTM" description="Enable/Disable Precision Time Measurement" size="1" offset="0x02B4" depex="Sif( PciePortCfg_14 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_14 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 15/PTM" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortDPC_14" varstoreIndex="04" prompt="DPC" description="Enable/Disable Downstream Port Containment" size="1" offset="0x02CC" depex="Sif( PciePortCfg_14 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_14 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 15/DPC" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortEDPC_14" varstoreIndex="04" prompt="EDPC" description="Enable/Disable Rootport extensions for Downstream Port Containment" size="1" offset="0x02E4" depex="Sif( PciePortCfg_14 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_14 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 15/EDPC" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortURE_14" varstoreIndex="04" prompt="  URR" description="PCI Express Unsupported Request Reporting Enable/Disable." size="1" offset="0x0134" depex="Sif( PciePortCfg_14 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_14 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 15/  URR" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortFEE_14" varstoreIndex="04" prompt="  FER" description="PCI Express Device Fatal Error Reporting Enable/Disable." size="1" offset="0x014C" depex="Sif( PciePortCfg_14 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_14 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 15/  FER" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortNFE_14" varstoreIndex="04" prompt="  NFER" description="PCI Express Device Non-Fatal Error Reporting Enable/Disable." size="1" offset="0x0164" depex="Sif( PciePortCfg_14 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_14 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 15/  NFER" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortCEE_14" varstoreIndex="04" prompt="  CER" description="PCI Express Device Correctable Error Reporting Enable/Disable." size="1" offset="0x017C" depex="Sif( PciePortCfg_14 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_14 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 15/  CER" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortCTD_14" varstoreIndex="04" prompt="  CTO" description="PCI Express Completion Timer TO Enable/Disable." size="1" offset="0x0194" depex="Sif( PciePortCfg_14 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_14 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 15/  CTO" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortSFE_14" varstoreIndex="04" prompt="  SEFE" description="Root PCI Express System Error on Fatal Error Enable/Disable." size="1" offset="0x01C4" depex="Sif( PciePortCfg_14 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_14 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 15/  SEFE" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortSNE_14" varstoreIndex="04" prompt="  SENFE" description="Root PCI Express System Error on Non-Fatal Error Enable/Disable." size="1" offset="0x01DC" depex="Sif( PciePortCfg_14 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_14 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 15/  SENFE" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortSCE_14" varstoreIndex="04" prompt="  SECE" description="Root PCI Express System Error on Correctable Error Enable/Disable." size="1" offset="0x01F4" depex="Sif( PciePortCfg_14 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_14 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 15/  SECE" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortPMCE_14" varstoreIndex="04" prompt="  PME SCI" description="PCI Express PME SCI Enable/Disable." size="1" offset="0x020C" depex="Sif( PciePortCfg_14 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_14 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 15/  PME SCI" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortHPE_14" varstoreIndex="04" prompt="  Hot Plug" description="PCI Express Hot Plug Enable/Disable." size="1" offset="0x0224" depex="Sif( PciePortCfg_14 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_14 _EQU_ 0x0 ) _AND_ Gif( PcieRootPortSI_14 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 15/  Hot Plug" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortAER_14" varstoreIndex="04" prompt="  Advanced Error Reporting" description="Advanced Error Reporting Enable/Disable." size="1" offset="0x023C" depex="Sif( PciePortCfg_14 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_14 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 15/  Advanced Error Reporting" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortSpeed_14" varstoreIndex="04" prompt="PCIe Speed" description="Configure PCIe Speed" size="1" offset="0x0254" depex="Sif( PciePortCfg_14 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_14 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 15/PCIe Speed" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Auto" value="0x0"/>
				<option text="Gen1" value="0x1"/>
				<option text="Gen2" value="0x2"/>
				<option text="Gen3" value="0x3"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortTHS_14" varstoreIndex="04" prompt="  Transmitter Half Swing" description="Transmitter Half Swing Enable/Disable." size="1" offset="0x026C" depex="Sif( PciePortCfg_14 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_14 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 15/  Transmitter Half Swing" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="PcieDetectTimeoutMs_14" varstoreIndex="04" prompt="Detect Timeout" description="The number of milliseconds reference code will wait for link to exit Detect state for enabled ports before assuming there is no device and potentially disabling the port." size="2" offset="0x03B2" depex="Sif( PciePortCfg_14 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_14 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 15/Detect Timeout" default="0x0000" CurrentVal="0x0000" min="0x0" max="0xFFFF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PcieExtraBusRsvd_14" varstoreIndex="04" prompt="Extra Bus Reserved" description="Extra Bus Reserved (0-7) for bridges behind this Root Bridge." size="1" offset="0x051E" depex="Sif( PciePortCfg_14 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_14 _EQU_ 0x0 ) _AND_ Sif( DiscreteTbtSupport _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 15/Extra Bus Reserved" default="0x00" CurrentVal="0x00" min="0x0" max="0x7" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PcieMemRsvd_14" varstoreIndex="04" prompt="Reserved Memory" description="Reserved Memory for this Root Bridge (1-20) MB" size="2" offset="0x0544" depex="Sif( PciePortCfg_14 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_14 _EQU_ 0x0 ) _AND_ Sif( DiscreteTbtSupport _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 15/Reserved Memory" default="0x000A" CurrentVal="0x000A" min="0x1" max="0x14" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PcieIoRsvd_14" varstoreIndex="04" prompt="Reserved I/O" description="Reserved I/O (4K/8K/12K/16K/20K) Range for this Root Bridge." size="1" offset="0x0566" depex="Sif( PciePortCfg_14 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_14 _EQU_ 0x0 ) _AND_ Sif( DiscreteTbtSupport _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 15/Reserved I/O" default="0x04" CurrentVal="0x04" min="0x4" max="0x14" step="0x4"/>
		<!-- PCH PCIe LTR Configuration -->
		<knob  type="scalar" setupType="oneof" name="PchPcieLtrEnable_14" varstoreIndex="04" prompt="LTR" description="PCH PCIE Latency Reporting Enable/Disable" size="1" offset="0x0414" depex="Sif( PciePortCfg_14 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_14 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 15/LTR" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchPcieSnoopLatencyOverrideMode_14" varstoreIndex="04" prompt="  Snoop Latency Override" description="Snoop Latency Override for PCH PCIE.  Disabled: Disable override.  Manual: Manually enter override values.  Auto (default): Maintain default BIOS flow." size="1" offset="0x0444" depex="Sif( PciePortCfg_14 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_14 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_14 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 15/  Snoop Latency Override" default="0x02" CurrentVal="0x02">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Manual" value="0x1"/>
				<option text="Auto" value="0x2"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="PchPcieSnoopLatencyOverrideValue_14" varstoreIndex="04" prompt="    Snoop Latency Value" description="LTR Snoop Latency value of PCH PCIE" size="2" offset="0x04B2" depex="Sif( PciePortCfg_14 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_14 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_14 _EQU_ 0 ) _AND_ Sif( PchPcieSnoopLatencyOverrideMode_14 _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 15/    Snoop Latency Value" default="0x003C" CurrentVal="0x003C" min="0x0" max="0x3FF" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="PchPcieSnoopLatencyOverrideMultiplier_14" varstoreIndex="04" prompt="    Snoop Latency Multiplier" description="LTR Snoop Latency Multiplier of PCH PCIE" size="1" offset="0x045C" depex="Sif( PciePortCfg_14 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_14 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_14 _EQU_ 0 ) _AND_ Sif( PchPcieSnoopLatencyOverrideMode_14 _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 15/    Snoop Latency Multiplier" default="0x02" CurrentVal="0x02">
			<options>
				<option text="1 ns" value="0x0"/>
				<option text="32 ns" value="0x1"/>
				<option text="1024 ns" value="0x2"/>
				<option text="32768 ns" value="0x3"/>
				<option text="1048576 ns" value="0x4"/>
				<option text="33554432 ns" value="0x5"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchPcieNonSnoopLatencyOverrideMode_14" varstoreIndex="04" prompt="  Non Snoop Latency Override" description="Non Snoop Latency Override for PCH PCIE.  Disabled: Disable override.  Manual: Manually enter override values.  Auto (default): Maintain default BIOS flow." size="1" offset="0x0474" depex="Sif( PciePortCfg_14 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_14 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_14 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 15/  Non Snoop Latency Override" default="0x02" CurrentVal="0x02">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Manual" value="0x1"/>
				<option text="Auto" value="0x2"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="PchPcieNonSnoopLatencyOverrideValue_14" varstoreIndex="04" prompt="    Non Snoop Latency Value" description="LTR Non Snoop Latency value of PCH PCIE" size="2" offset="0x04E2" depex="Sif( PciePortCfg_14 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_14 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_14 _EQU_ 0 ) _AND_ Sif( PchPcieNonSnoopLatencyOverrideMode_14 _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 15/    Non Snoop Latency Value" default="0x003C" CurrentVal="0x003C" min="0x0" max="0x3FF" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="PchPcieNonSnoopLatencyOverrideMultiplier_14" varstoreIndex="04" prompt="    Non Snoop Latency Multiplier" description="LTR Non Snoop Latency Multiplier of PCH PCIE" size="1" offset="0x048C" depex="Sif( PciePortCfg_14 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_14 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_14 _EQU_ 0 ) _AND_ Sif( PchPcieNonSnoopLatencyOverrideMode_14 _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 15/    Non Snoop Latency Multiplier" default="0x02" CurrentVal="0x02">
			<options>
				<option text="1 ns" value="0x0"/>
				<option text="32 ns" value="0x1"/>
				<option text="1024 ns" value="0x2"/>
				<option text="32768 ns" value="0x3"/>
				<option text="1048576 ns" value="0x4"/>
				<option text="33554432 ns" value="0x5"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchPcieForceLtrOverride_14" varstoreIndex="04" prompt="  Force LTR Override" description="Force LTR Override for PCH PCIE.  Disabled: LTR override values will not be forced.  Enable: LTR override values will be forced and LTR messages from the device will be ignored." size="1" offset="0x0504" depex="Sif( PciePortCfg_14 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_14 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_14 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 15/  Force LTR Override" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchPcieLtrConfigLock_14" varstoreIndex="04" prompt="LTR Lock" description="PCIE LTR Configuration Lock" size="1" offset="0x042C" depex="Sif( PciePortCfg_14 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_14 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 15/LTR Lock" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchPcieDmiL1Edm_14" varstoreIndex="04" prompt="Root port Enable/Disable Dmi L1 Entry Disable Mask" description="This option enables or disables dmi l1 entry disable mask " size="1" offset="0x03F8" depex="Sif( PciePortCfg_14 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_14 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 15/Root port Enable/Disable Dmi L1 Entry Disable Mask" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Platform-POR" value="0x0"/>
				<option text="Enabled" value="0x1"/>
				<option text="Disabled" value="0x2"/>
			</options>
		</knob>
		<!-- Form: PCI Express Root Port 16 -->
		<knob  type="scalar" setupType="oneof" name="PcieRootPortEn_15" varstoreIndex="04" prompt="PCI Express Root Port 16" description="Control the PCI Express Root Port." size="1" offset="0x0105" depex="Sif( PciePortCfg_15 _NEQ_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 16/PCI Express Root Port 16" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortGen2PllL1CgDisable_15" varstoreIndex="04" prompt="Disable Gen2 Pll Shutdown and L1 Controller Power gating " description="When Enabled, disables Gen2 PLL Shutdown and L1 Controller power gating, Enable this option if using Titan Ridge A0/Alpine Ridge thunderbolt controller " size="1" offset="0x03D6" depex="Sif( PciePortCfg_15 _NEQ_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 16/Disable Gen2 Pll Shutdown and L1 Controller Power gating " default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieTopology_15" varstoreIndex="04" prompt="  Topology" description="Identify the SATA Topology if it is Default or ISATA or Flex or DirectConnect or M2" size="1" offset="0x0375" depex="Sif( PciePortCfg_15 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_15 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 16/  Topology" default="0x05" CurrentVal="0x05">
			<options>
				<option text="Board specific" value="0x5"/>
				<option text="Unknown" value="0x0"/>
				<option text="x1" value="0x1"/>
				<option text="x4" value="0x2"/>
				<option text="Sata Express" value="0x3"/>
				<option text="M2" value="0x4"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortSI_15" varstoreIndex="04" prompt="Connection Type" description="Built-In: a built-in device is connected to this rootport. SlotImplemented bit will be clear. Slot: this rootport connects to user-accessible slot. SlotImplemented bit will be set." size="1" offset="0x038D" depex="Sif( PciePortCfg_15 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_15 _EQU_ 0x0 ) _AND_ Gif( PcieRootPortHPE_15 _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 16/Connection Type" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Built-in" value="0x0"/>
				<option text="Slot" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortAspm_15" varstoreIndex="04" prompt="ASPM 15" description="Automatically enable ASPM based on reported capabilities and known issues." size="1" offset="0x011D" depex="Sif( PciePortCfg_15 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_15 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 16/ASPM 15" default="0x04" CurrentVal="0x04">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="L0s" value="0x1"/>
				<option text="L1" value="0x2"/>
				<option text="L0sL1" value="0x3"/>
				<option text="Auto" value="0x4"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortL1SubStates_15" varstoreIndex="04" prompt="L1 Substates" description="PCI Express L1 Substates settings." size="1" offset="0x0285" depex="Sif( PciePortCfg_15 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_15 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 16/L1 Substates" default="0x02" CurrentVal="0x02">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="L1.1" value="0x1"/>
				<option text="L1.1 n L1.2" value="0x2"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortEqPh3Method_15" varstoreIndex="04" prompt="Gen3 Eq Phase3 Method" description="PCIe Gen3 Equalization Phase 3 Method" size="1" offset="0x02FD" depex="Sif( PciePortCfg_15 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_15 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 16/Gen3 Eq Phase3 Method" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Hardware" value="0x1"/>
				<option text="Static Coeff." value="0x4"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="PcieRootPortUptp_15" varstoreIndex="04" prompt="UPTP" description="Upstream Port Transmitter Preset" size="1" offset="0x0315" depex="Sif( PciePortCfg_15 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_15 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 16/UPTP" default="0x05" CurrentVal="0x05" min="0x0" max="0xA" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PcieRootPortDptp_15" varstoreIndex="04" prompt="DPTP" description="Downstream Port Transmitter Preset" size="1" offset="0x032D" depex="Sif( PciePortCfg_15 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_15 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 16/DPTP" default="0x07" CurrentVal="0x07" min="0x0" max="0xA" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortACS_15" varstoreIndex="04" prompt="ACS" description="Enable/Disable Access Control Services Extended Capability" size="1" offset="0x029D" depex="Sif( PciePortCfg_15 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_15 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 16/ACS" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortPTM_15" varstoreIndex="04" prompt="PTM" description="Enable/Disable Precision Time Measurement" size="1" offset="0x02B5" depex="Sif( PciePortCfg_15 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_15 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 16/PTM" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortDPC_15" varstoreIndex="04" prompt="DPC" description="Enable/Disable Downstream Port Containment" size="1" offset="0x02CD" depex="Sif( PciePortCfg_15 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_15 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 16/DPC" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortEDPC_15" varstoreIndex="04" prompt="EDPC" description="Enable/Disable Rootport extensions for Downstream Port Containment" size="1" offset="0x02E5" depex="Sif( PciePortCfg_15 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_15 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 16/EDPC" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortURE_15" varstoreIndex="04" prompt="  URR" description="PCI Express Unsupported Request Reporting Enable/Disable." size="1" offset="0x0135" depex="Sif( PciePortCfg_15 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_15 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 16/  URR" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortFEE_15" varstoreIndex="04" prompt="  FER" description="PCI Express Device Fatal Error Reporting Enable/Disable." size="1" offset="0x014D" depex="Sif( PciePortCfg_15 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_15 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 16/  FER" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortNFE_15" varstoreIndex="04" prompt="  NFER" description="PCI Express Device Non-Fatal Error Reporting Enable/Disable." size="1" offset="0x0165" depex="Sif( PciePortCfg_15 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_15 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 16/  NFER" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortCEE_15" varstoreIndex="04" prompt="  CER" description="PCI Express Device Correctable Error Reporting Enable/Disable." size="1" offset="0x017D" depex="Sif( PciePortCfg_15 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_15 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 16/  CER" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortCTD_15" varstoreIndex="04" prompt="  CTO" description="PCI Express Completion Timer TO Enable/Disable." size="1" offset="0x0195" depex="Sif( PciePortCfg_15 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_15 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 16/  CTO" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortSFE_15" varstoreIndex="04" prompt="  SEFE" description="Root PCI Express System Error on Fatal Error Enable/Disable." size="1" offset="0x01C5" depex="Sif( PciePortCfg_15 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_15 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 16/  SEFE" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortSNE_15" varstoreIndex="04" prompt="  SENFE" description="Root PCI Express System Error on Non-Fatal Error Enable/Disable." size="1" offset="0x01DD" depex="Sif( PciePortCfg_15 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_15 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 16/  SENFE" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortSCE_15" varstoreIndex="04" prompt="  SECE" description="Root PCI Express System Error on Correctable Error Enable/Disable." size="1" offset="0x01F5" depex="Sif( PciePortCfg_15 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_15 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 16/  SECE" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortPMCE_15" varstoreIndex="04" prompt="  PME SCI" description="PCI Express PME SCI Enable/Disable." size="1" offset="0x020D" depex="Sif( PciePortCfg_15 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_15 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 16/  PME SCI" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortHPE_15" varstoreIndex="04" prompt="  Hot Plug" description="PCI Express Hot Plug Enable/Disable." size="1" offset="0x0225" depex="Sif( PciePortCfg_15 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_15 _EQU_ 0x0 ) _AND_ Gif( PcieRootPortSI_15 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 16/  Hot Plug" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortAER_15" varstoreIndex="04" prompt="  Advanced Error Reporting" description="Advanced Error Reporting Enable/Disable." size="1" offset="0x023D" depex="Sif( PciePortCfg_15 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_15 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 16/  Advanced Error Reporting" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortSpeed_15" varstoreIndex="04" prompt="PCIe Speed" description="Configure PCIe Speed" size="1" offset="0x0255" depex="Sif( PciePortCfg_15 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_15 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 16/PCIe Speed" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Auto" value="0x0"/>
				<option text="Gen1" value="0x1"/>
				<option text="Gen2" value="0x2"/>
				<option text="Gen3" value="0x3"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortTHS_15" varstoreIndex="04" prompt="  Transmitter Half Swing" description="Transmitter Half Swing Enable/Disable." size="1" offset="0x026D" depex="Sif( PciePortCfg_15 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_15 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 16/  Transmitter Half Swing" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="PcieDetectTimeoutMs_15" varstoreIndex="04" prompt="Detect Timeout" description="The number of milliseconds reference code will wait for link to exit Detect state for enabled ports before assuming there is no device and potentially disabling the port." size="2" offset="0x03B4" depex="Sif( PciePortCfg_15 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_15 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 16/Detect Timeout" default="0x0000" CurrentVal="0x0000" min="0x0" max="0xFFFF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PcieExtraBusRsvd_15" varstoreIndex="04" prompt="Extra Bus Reserved" description="Extra Bus Reserved (0-7) for bridges behind this Root Bridge." size="1" offset="0x051F" depex="Sif( PciePortCfg_15 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_15 _EQU_ 0x0 ) _AND_ Sif( DiscreteTbtSupport _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 16/Extra Bus Reserved" default="0x00" CurrentVal="0x00" min="0x0" max="0x7" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PcieMemRsvd_15" varstoreIndex="04" prompt="Reserved Memory" description="Reserved Memory for this Root Bridge (1-20) MB" size="2" offset="0x0546" depex="Sif( PciePortCfg_15 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_15 _EQU_ 0x0 ) _AND_ Sif( DiscreteTbtSupport _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 16/Reserved Memory" default="0x000A" CurrentVal="0x000A" min="0x1" max="0x14" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PcieIoRsvd_15" varstoreIndex="04" prompt="Reserved I/O" description="Reserved I/O (4K/8K/12K/16K/20K) Range for this Root Bridge." size="1" offset="0x0567" depex="Sif( PciePortCfg_15 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_15 _EQU_ 0x0 ) _AND_ Sif( DiscreteTbtSupport _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 16/Reserved I/O" default="0x04" CurrentVal="0x04" min="0x4" max="0x14" step="0x4"/>
		<!-- PCH PCIe LTR Configuration -->
		<knob  type="scalar" setupType="oneof" name="PchPcieLtrEnable_15" varstoreIndex="04" prompt="LTR" description="PCH PCIE Latency Reporting Enable/Disable" size="1" offset="0x0415" depex="Sif( PciePortCfg_15 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_15 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 16/LTR" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchPcieSnoopLatencyOverrideMode_15" varstoreIndex="04" prompt="  Snoop Latency Override" description="Snoop Latency Override for PCH PCIE.  Disabled: Disable override.  Manual: Manually enter override values.  Auto (default): Maintain default BIOS flow." size="1" offset="0x0445" depex="Sif( PciePortCfg_15 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_15 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_15 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 16/  Snoop Latency Override" default="0x02" CurrentVal="0x02">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Manual" value="0x1"/>
				<option text="Auto" value="0x2"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="PchPcieSnoopLatencyOverrideValue_15" varstoreIndex="04" prompt="    Snoop Latency Value" description="LTR Snoop Latency value of PCH PCIE" size="2" offset="0x04B4" depex="Sif( PciePortCfg_15 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_15 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_15 _EQU_ 0 ) _AND_ Sif( PchPcieSnoopLatencyOverrideMode_15 _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 16/    Snoop Latency Value" default="0x003C" CurrentVal="0x003C" min="0x0" max="0x3FF" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="PchPcieSnoopLatencyOverrideMultiplier_15" varstoreIndex="04" prompt="    Snoop Latency Multiplier" description="LTR Snoop Latency Multiplier of PCH PCIE" size="1" offset="0x045D" depex="Sif( PciePortCfg_15 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_15 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_15 _EQU_ 0 ) _AND_ Sif( PchPcieSnoopLatencyOverrideMode_15 _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 16/    Snoop Latency Multiplier" default="0x02" CurrentVal="0x02">
			<options>
				<option text="1 ns" value="0x0"/>
				<option text="32 ns" value="0x1"/>
				<option text="1024 ns" value="0x2"/>
				<option text="32768 ns" value="0x3"/>
				<option text="1048576 ns" value="0x4"/>
				<option text="33554432 ns" value="0x5"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchPcieNonSnoopLatencyOverrideMode_15" varstoreIndex="04" prompt="  Non Snoop Latency Override" description="Non Snoop Latency Override for PCH PCIE.  Disabled: Disable override.  Manual: Manually enter override values.  Auto (default): Maintain default BIOS flow." size="1" offset="0x0475" depex="Sif( PciePortCfg_15 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_15 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_15 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 16/  Non Snoop Latency Override" default="0x02" CurrentVal="0x02">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Manual" value="0x1"/>
				<option text="Auto" value="0x2"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="PchPcieNonSnoopLatencyOverrideValue_15" varstoreIndex="04" prompt="    Non Snoop Latency Value" description="LTR Non Snoop Latency value of PCH PCIE" size="2" offset="0x04E4" depex="Sif( PciePortCfg_15 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_15 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_15 _EQU_ 0 ) _AND_ Sif( PchPcieNonSnoopLatencyOverrideMode_15 _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 16/    Non Snoop Latency Value" default="0x003C" CurrentVal="0x003C" min="0x0" max="0x3FF" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="PchPcieNonSnoopLatencyOverrideMultiplier_15" varstoreIndex="04" prompt="    Non Snoop Latency Multiplier" description="LTR Non Snoop Latency Multiplier of PCH PCIE" size="1" offset="0x048D" depex="Sif( PciePortCfg_15 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_15 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_15 _EQU_ 0 ) _AND_ Sif( PchPcieNonSnoopLatencyOverrideMode_15 _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 16/    Non Snoop Latency Multiplier" default="0x02" CurrentVal="0x02">
			<options>
				<option text="1 ns" value="0x0"/>
				<option text="32 ns" value="0x1"/>
				<option text="1024 ns" value="0x2"/>
				<option text="32768 ns" value="0x3"/>
				<option text="1048576 ns" value="0x4"/>
				<option text="33554432 ns" value="0x5"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchPcieForceLtrOverride_15" varstoreIndex="04" prompt="  Force LTR Override" description="Force LTR Override for PCH PCIE.  Disabled: LTR override values will not be forced.  Enable: LTR override values will be forced and LTR messages from the device will be ignored." size="1" offset="0x0505" depex="Sif( PciePortCfg_15 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_15 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_15 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 16/  Force LTR Override" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchPcieLtrConfigLock_15" varstoreIndex="04" prompt="LTR Lock" description="PCIE LTR Configuration Lock" size="1" offset="0x042D" depex="Sif( PciePortCfg_15 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_15 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 16/LTR Lock" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchPcieDmiL1Edm_15" varstoreIndex="04" prompt="Root port Enable/Disable Dmi L1 Entry Disable Mask" description="This option enables or disables dmi l1 entry disable mask " size="1" offset="0x03F9" depex="Sif( PciePortCfg_15 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_15 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 16/Root port Enable/Disable Dmi L1 Entry Disable Mask" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Platform-POR" value="0x0"/>
				<option text="Enabled" value="0x1"/>
				<option text="Disabled" value="0x2"/>
			</options>
		</knob>
		<!-- Form: PCI Express Root Port 17 -->
		<knob  type="scalar" setupType="oneof" name="PcieRootPortEn_16" varstoreIndex="04" prompt="PCI Express Root Port 17" description="Control the PCI Express Root Port." size="1" offset="0x0106" depex="Sif( PciePortCfg_16 _NEQ_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 17/PCI Express Root Port 17" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortGen2PllL1CgDisable_16" varstoreIndex="04" prompt="Disable Gen2 Pll Shutdown and L1 Controller Power gating " description="When Enabled, disables Gen2 PLL Shutdown and L1 Controller power gating, Enable this option if using Titan Ridge A0/Alpine Ridge thunderbolt controller " size="1" offset="0x03D7" depex="Sif( PciePortCfg_16 _NEQ_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 17/Disable Gen2 Pll Shutdown and L1 Controller Power gating " default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieTopology_16" varstoreIndex="04" prompt="  Topology" description="Identify the SATA Topology if it is Default or ISATA or Flex or DirectConnect or M2" size="1" offset="0x0376" depex="Sif( PciePortCfg_16 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_16 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 17/  Topology" default="0x05" CurrentVal="0x05">
			<options>
				<option text="Board specific" value="0x5"/>
				<option text="Unknown" value="0x0"/>
				<option text="x1" value="0x1"/>
				<option text="x4" value="0x2"/>
				<option text="Sata Express" value="0x3"/>
				<option text="M2" value="0x4"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortSI_16" varstoreIndex="04" prompt="Connection Type" description="Built-In: a built-in device is connected to this rootport. SlotImplemented bit will be clear. Slot: this rootport connects to user-accessible slot. SlotImplemented bit will be set." size="1" offset="0x038E" depex="Sif( PciePortCfg_16 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_16 _EQU_ 0x0 ) _AND_ Gif( PcieRootPortHPE_16 _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 17/Connection Type" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Built-in" value="0x0"/>
				<option text="Slot" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortAspm_16" varstoreIndex="04" prompt="ASPM 16" description="Automatically enable ASPM based on reported capabilities and known issues." size="1" offset="0x011E" depex="Sif( PciePortCfg_16 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_16 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 17/ASPM 16" default="0x04" CurrentVal="0x04">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="L0s" value="0x1"/>
				<option text="L1" value="0x2"/>
				<option text="L0sL1" value="0x3"/>
				<option text="Auto" value="0x4"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortL1SubStates_16" varstoreIndex="04" prompt="L1 Substates" description="PCI Express L1 Substates settings." size="1" offset="0x0286" depex="Sif( PciePortCfg_16 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_16 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 17/L1 Substates" default="0x02" CurrentVal="0x02">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="L1.1" value="0x1"/>
				<option text="L1.1 n L1.2" value="0x2"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortEqPh3Method_16" varstoreIndex="04" prompt="Gen3 Eq Phase3 Method" description="PCIe Gen3 Equalization Phase 3 Method" size="1" offset="0x02FE" depex="Sif( PciePortCfg_16 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_16 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 17/Gen3 Eq Phase3 Method" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Hardware" value="0x1"/>
				<option text="Static Coeff." value="0x4"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="PcieRootPortUptp_16" varstoreIndex="04" prompt="UPTP" description="Upstream Port Transmitter Preset" size="1" offset="0x0316" depex="Sif( PciePortCfg_16 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_16 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 17/UPTP" default="0x05" CurrentVal="0x05" min="0x0" max="0xA" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PcieRootPortDptp_16" varstoreIndex="04" prompt="DPTP" description="Downstream Port Transmitter Preset" size="1" offset="0x032E" depex="Sif( PciePortCfg_16 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_16 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 17/DPTP" default="0x07" CurrentVal="0x07" min="0x0" max="0xA" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortACS_16" varstoreIndex="04" prompt="ACS" description="Enable/Disable Access Control Services Extended Capability" size="1" offset="0x029E" depex="Sif( PciePortCfg_16 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_16 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 17/ACS" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortPTM_16" varstoreIndex="04" prompt="PTM" description="Enable/Disable Precision Time Measurement" size="1" offset="0x02B6" depex="Sif( PciePortCfg_16 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_16 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 17/PTM" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortDPC_16" varstoreIndex="04" prompt="DPC" description="Enable/Disable Downstream Port Containment" size="1" offset="0x02CE" depex="Sif( PciePortCfg_16 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_16 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 17/DPC" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortEDPC_16" varstoreIndex="04" prompt="EDPC" description="Enable/Disable Rootport extensions for Downstream Port Containment" size="1" offset="0x02E6" depex="Sif( PciePortCfg_16 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_16 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 17/EDPC" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortURE_16" varstoreIndex="04" prompt="  URR" description="PCI Express Unsupported Request Reporting Enable/Disable." size="1" offset="0x0136" depex="Sif( PciePortCfg_16 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_16 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 17/  URR" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortFEE_16" varstoreIndex="04" prompt="  FER" description="PCI Express Device Fatal Error Reporting Enable/Disable." size="1" offset="0x014E" depex="Sif( PciePortCfg_16 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_16 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 17/  FER" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortNFE_16" varstoreIndex="04" prompt="  NFER" description="PCI Express Device Non-Fatal Error Reporting Enable/Disable." size="1" offset="0x0166" depex="Sif( PciePortCfg_16 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_16 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 17/  NFER" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortCEE_16" varstoreIndex="04" prompt="  CER" description="PCI Express Device Correctable Error Reporting Enable/Disable." size="1" offset="0x017E" depex="Sif( PciePortCfg_16 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_16 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 17/  CER" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortCTD_16" varstoreIndex="04" prompt="  CTO" description="PCI Express Completion Timer TO Enable/Disable." size="1" offset="0x0196" depex="Sif( PciePortCfg_16 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_16 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 17/  CTO" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortSFE_16" varstoreIndex="04" prompt="  SEFE" description="Root PCI Express System Error on Fatal Error Enable/Disable." size="1" offset="0x01C6" depex="Sif( PciePortCfg_16 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_16 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 17/  SEFE" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortSNE_16" varstoreIndex="04" prompt="  SENFE" description="Root PCI Express System Error on Non-Fatal Error Enable/Disable." size="1" offset="0x01DE" depex="Sif( PciePortCfg_16 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_16 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 17/  SENFE" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortSCE_16" varstoreIndex="04" prompt="  SECE" description="Root PCI Express System Error on Correctable Error Enable/Disable." size="1" offset="0x01F6" depex="Sif( PciePortCfg_16 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_16 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 17/  SECE" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortPMCE_16" varstoreIndex="04" prompt="  PME SCI" description="PCI Express PME SCI Enable/Disable." size="1" offset="0x020E" depex="Sif( PciePortCfg_16 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_16 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 17/  PME SCI" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortHPE_16" varstoreIndex="04" prompt="  Hot Plug" description="PCI Express Hot Plug Enable/Disable." size="1" offset="0x0226" depex="Sif( PciePortCfg_16 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_16 _EQU_ 0x0 ) _AND_ Gif( PcieRootPortSI_16 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 17/  Hot Plug" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortAER_16" varstoreIndex="04" prompt="  Advanced Error Reporting" description="Advanced Error Reporting Enable/Disable." size="1" offset="0x023E" depex="Sif( PciePortCfg_16 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_16 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 17/  Advanced Error Reporting" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortSpeed_16" varstoreIndex="04" prompt="PCIe Speed" description="Configure PCIe Speed" size="1" offset="0x0256" depex="Sif( PciePortCfg_16 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_16 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 17/PCIe Speed" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Auto" value="0x0"/>
				<option text="Gen1" value="0x1"/>
				<option text="Gen2" value="0x2"/>
				<option text="Gen3" value="0x3"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortTHS_16" varstoreIndex="04" prompt="  Transmitter Half Swing" description="Transmitter Half Swing Enable/Disable." size="1" offset="0x026E" depex="Sif( PciePortCfg_16 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_16 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 17/  Transmitter Half Swing" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="PcieDetectTimeoutMs_16" varstoreIndex="04" prompt="Detect Timeout" description="The number of milliseconds reference code will wait for link to exit Detect state for enabled ports before assuming there is no device and potentially disabling the port." size="2" offset="0x03B6" depex="Sif( PciePortCfg_16 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_16 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 17/Detect Timeout" default="0x0000" CurrentVal="0x0000" min="0x0" max="0xFFFF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PcieExtraBusRsvd_16" varstoreIndex="04" prompt="Extra Bus Reserved" description="Extra Bus Reserved (0-7) for bridges behind this Root Bridge." size="1" offset="0x0520" depex="Sif( PciePortCfg_16 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_16 _EQU_ 0x0 ) _AND_ Sif( DiscreteTbtSupport _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 17/Extra Bus Reserved" default="0x00" CurrentVal="0x00" min="0x0" max="0x7" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PcieMemRsvd_16" varstoreIndex="04" prompt="Reserved Memory" description="Reserved Memory for this Root Bridge (1-20) MB" size="2" offset="0x0548" depex="Sif( PciePortCfg_16 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_16 _EQU_ 0x0 ) _AND_ Sif( DiscreteTbtSupport _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 17/Reserved Memory" default="0x000A" CurrentVal="0x000A" min="0x1" max="0x14" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PcieIoRsvd_16" varstoreIndex="04" prompt="Reserved I/O" description="Reserved I/O (4K/8K/12K/16K/20K) Range for this Root Bridge." size="1" offset="0x0568" depex="Sif( PciePortCfg_16 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_16 _EQU_ 0x0 ) _AND_ Sif( DiscreteTbtSupport _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 17/Reserved I/O" default="0x04" CurrentVal="0x04" min="0x4" max="0x14" step="0x4"/>
		<!-- PCH PCIe LTR Configuration -->
		<knob  type="scalar" setupType="oneof" name="PchPcieLtrEnable_16" varstoreIndex="04" prompt="LTR" description="PCH PCIE Latency Reporting Enable/Disable" size="1" offset="0x0416" depex="Sif( PciePortCfg_16 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_16 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 17/LTR" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchPcieSnoopLatencyOverrideMode_16" varstoreIndex="04" prompt="  Snoop Latency Override" description="Snoop Latency Override for PCH PCIE.  Disabled: Disable override.  Manual: Manually enter override values.  Auto (default): Maintain default BIOS flow." size="1" offset="0x0446" depex="Sif( PciePortCfg_16 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_16 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_16 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 17/  Snoop Latency Override" default="0x02" CurrentVal="0x02">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Manual" value="0x1"/>
				<option text="Auto" value="0x2"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="PchPcieSnoopLatencyOverrideValue_16" varstoreIndex="04" prompt="    Snoop Latency Value" description="LTR Snoop Latency value of PCH PCIE" size="2" offset="0x04B6" depex="Sif( PciePortCfg_16 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_16 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_16 _EQU_ 0 ) _AND_ Sif( PchPcieSnoopLatencyOverrideMode_16 _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 17/    Snoop Latency Value" default="0x003C" CurrentVal="0x003C" min="0x0" max="0x3FF" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="PchPcieSnoopLatencyOverrideMultiplier_16" varstoreIndex="04" prompt="    Snoop Latency Multiplier" description="LTR Snoop Latency Multiplier of PCH PCIE" size="1" offset="0x045E" depex="Sif( PciePortCfg_16 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_16 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_16 _EQU_ 0 ) _AND_ Sif( PchPcieSnoopLatencyOverrideMode_16 _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 17/    Snoop Latency Multiplier" default="0x02" CurrentVal="0x02">
			<options>
				<option text="1 ns" value="0x0"/>
				<option text="32 ns" value="0x1"/>
				<option text="1024 ns" value="0x2"/>
				<option text="32768 ns" value="0x3"/>
				<option text="1048576 ns" value="0x4"/>
				<option text="33554432 ns" value="0x5"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchPcieNonSnoopLatencyOverrideMode_16" varstoreIndex="04" prompt="  Non Snoop Latency Override" description="Non Snoop Latency Override for PCH PCIE.  Disabled: Disable override.  Manual: Manually enter override values.  Auto (default): Maintain default BIOS flow." size="1" offset="0x0476" depex="Sif( PciePortCfg_16 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_16 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_16 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 17/  Non Snoop Latency Override" default="0x02" CurrentVal="0x02">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Manual" value="0x1"/>
				<option text="Auto" value="0x2"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="PchPcieNonSnoopLatencyOverrideValue_16" varstoreIndex="04" prompt="    Non Snoop Latency Value" description="LTR Non Snoop Latency value of PCH PCIE" size="2" offset="0x04E6" depex="Sif( PciePortCfg_16 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_16 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_16 _EQU_ 0 ) _AND_ Sif( PchPcieNonSnoopLatencyOverrideMode_16 _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 17/    Non Snoop Latency Value" default="0x003C" CurrentVal="0x003C" min="0x0" max="0x3FF" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="PchPcieNonSnoopLatencyOverrideMultiplier_16" varstoreIndex="04" prompt="    Non Snoop Latency Multiplier" description="LTR Non Snoop Latency Multiplier of PCH PCIE" size="1" offset="0x048E" depex="Sif( PciePortCfg_16 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_16 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_16 _EQU_ 0 ) _AND_ Sif( PchPcieNonSnoopLatencyOverrideMode_16 _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 17/    Non Snoop Latency Multiplier" default="0x02" CurrentVal="0x02">
			<options>
				<option text="1 ns" value="0x0"/>
				<option text="32 ns" value="0x1"/>
				<option text="1024 ns" value="0x2"/>
				<option text="32768 ns" value="0x3"/>
				<option text="1048576 ns" value="0x4"/>
				<option text="33554432 ns" value="0x5"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchPcieForceLtrOverride_16" varstoreIndex="04" prompt="  Force LTR Override" description="Force LTR Override for PCH PCIE.  Disabled: LTR override values will not be forced.  Enable: LTR override values will be forced and LTR messages from the device will be ignored." size="1" offset="0x0506" depex="Sif( PciePortCfg_16 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_16 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_16 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 17/  Force LTR Override" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchPcieLtrConfigLock_16" varstoreIndex="04" prompt="LTR Lock" description="PCIE LTR Configuration Lock" size="1" offset="0x042E" depex="Sif( PciePortCfg_16 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_16 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 17/LTR Lock" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchPcieDmiL1Edm_16" varstoreIndex="04" prompt="Root port Enable/Disable Dmi L1 Entry Disable Mask" description="This option enables or disables dmi l1 entry disable mask " size="1" offset="0x03FA" depex="Sif( PciePortCfg_16 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_16 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 17/Root port Enable/Disable Dmi L1 Entry Disable Mask" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Platform-POR" value="0x0"/>
				<option text="Enabled" value="0x1"/>
				<option text="Disabled" value="0x2"/>
			</options>
		</knob>
		<!-- Form: PCI Express Root Port 18 -->
		<knob  type="scalar" setupType="oneof" name="PcieRootPortEn_17" varstoreIndex="04" prompt="PCI Express Root Port 18" description="Control the PCI Express Root Port." size="1" offset="0x0107" depex="Sif( PciePortCfg_17 _NEQ_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 18/PCI Express Root Port 18" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortGen2PllL1CgDisable_17" varstoreIndex="04" prompt="Disable Gen2 Pll Shutdown and L1 Controller Power gating " description="When Enabled, disables Gen2 PLL Shutdown and L1 Controller power gating, Enable this option if using Titan Ridge A0/Alpine Ridge thunderbolt controller " size="1" offset="0x03D8" depex="Sif( PciePortCfg_17 _NEQ_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 18/Disable Gen2 Pll Shutdown and L1 Controller Power gating " default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieTopology_17" varstoreIndex="04" prompt="  Topology" description="Identify the SATA Topology if it is Default or ISATA or Flex or DirectConnect or M2" size="1" offset="0x0377" depex="Sif( PciePortCfg_17 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_17 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 18/  Topology" default="0x05" CurrentVal="0x05">
			<options>
				<option text="Board specific" value="0x5"/>
				<option text="Unknown" value="0x0"/>
				<option text="x1" value="0x1"/>
				<option text="x4" value="0x2"/>
				<option text="Sata Express" value="0x3"/>
				<option text="M2" value="0x4"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortSI_17" varstoreIndex="04" prompt="Connection Type" description="Built-In: a built-in device is connected to this rootport. SlotImplemented bit will be clear. Slot: this rootport connects to user-accessible slot. SlotImplemented bit will be set." size="1" offset="0x038F" depex="Sif( PciePortCfg_17 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_17 _EQU_ 0x0 ) _AND_ Gif( PcieRootPortHPE_17 _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 18/Connection Type" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Built-in" value="0x0"/>
				<option text="Slot" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortAspm_17" varstoreIndex="04" prompt="ASPM 17" description="Automatically enable ASPM based on reported capabilities and known issues." size="1" offset="0x011F" depex="Sif( PciePortCfg_17 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_17 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 18/ASPM 17" default="0x04" CurrentVal="0x04">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="L0s" value="0x1"/>
				<option text="L1" value="0x2"/>
				<option text="L0sL1" value="0x3"/>
				<option text="Auto" value="0x4"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortL1SubStates_17" varstoreIndex="04" prompt="L1 Substates" description="PCI Express L1 Substates settings." size="1" offset="0x0287" depex="Sif( PciePortCfg_17 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_17 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 18/L1 Substates" default="0x02" CurrentVal="0x02">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="L1.1" value="0x1"/>
				<option text="L1.1 n L1.2" value="0x2"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortEqPh3Method_17" varstoreIndex="04" prompt="Gen3 Eq Phase3 Method" description="PCIe Gen3 Equalization Phase 3 Method" size="1" offset="0x02FF" depex="Sif( PciePortCfg_17 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_17 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 18/Gen3 Eq Phase3 Method" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Hardware" value="0x1"/>
				<option text="Static Coeff." value="0x4"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="PcieRootPortUptp_17" varstoreIndex="04" prompt="UPTP" description="Upstream Port Transmitter Preset" size="1" offset="0x0317" depex="Sif( PciePortCfg_17 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_17 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 18/UPTP" default="0x05" CurrentVal="0x05" min="0x0" max="0xA" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PcieRootPortDptp_17" varstoreIndex="04" prompt="DPTP" description="Downstream Port Transmitter Preset" size="1" offset="0x032F" depex="Sif( PciePortCfg_17 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_17 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 18/DPTP" default="0x07" CurrentVal="0x07" min="0x0" max="0xA" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortACS_17" varstoreIndex="04" prompt="ACS" description="Enable/Disable Access Control Services Extended Capability" size="1" offset="0x029F" depex="Sif( PciePortCfg_17 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_17 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 18/ACS" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortPTM_17" varstoreIndex="04" prompt="PTM" description="Enable/Disable Precision Time Measurement" size="1" offset="0x02B7" depex="Sif( PciePortCfg_17 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_17 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 18/PTM" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortDPC_17" varstoreIndex="04" prompt="DPC" description="Enable/Disable Downstream Port Containment" size="1" offset="0x02CF" depex="Sif( PciePortCfg_17 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_17 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 18/DPC" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortEDPC_17" varstoreIndex="04" prompt="EDPC" description="Enable/Disable Rootport extensions for Downstream Port Containment" size="1" offset="0x02E7" depex="Sif( PciePortCfg_17 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_17 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 18/EDPC" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortURE_17" varstoreIndex="04" prompt="  URR" description="PCI Express Unsupported Request Reporting Enable/Disable." size="1" offset="0x0137" depex="Sif( PciePortCfg_17 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_17 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 18/  URR" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortFEE_17" varstoreIndex="04" prompt="  FER" description="PCI Express Device Fatal Error Reporting Enable/Disable." size="1" offset="0x014F" depex="Sif( PciePortCfg_17 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_17 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 18/  FER" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortNFE_17" varstoreIndex="04" prompt="  NFER" description="PCI Express Device Non-Fatal Error Reporting Enable/Disable." size="1" offset="0x0167" depex="Sif( PciePortCfg_17 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_17 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 18/  NFER" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortCEE_17" varstoreIndex="04" prompt="  CER" description="PCI Express Device Correctable Error Reporting Enable/Disable." size="1" offset="0x017F" depex="Sif( PciePortCfg_17 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_17 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 18/  CER" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortCTD_17" varstoreIndex="04" prompt="  CTO" description="PCI Express Completion Timer TO Enable/Disable." size="1" offset="0x0197" depex="Sif( PciePortCfg_17 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_17 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 18/  CTO" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortSFE_17" varstoreIndex="04" prompt="  SEFE" description="Root PCI Express System Error on Fatal Error Enable/Disable." size="1" offset="0x01C7" depex="Sif( PciePortCfg_17 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_17 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 18/  SEFE" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortSNE_17" varstoreIndex="04" prompt="  SENFE" description="Root PCI Express System Error on Non-Fatal Error Enable/Disable." size="1" offset="0x01DF" depex="Sif( PciePortCfg_17 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_17 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 18/  SENFE" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortSCE_17" varstoreIndex="04" prompt="  SECE" description="Root PCI Express System Error on Correctable Error Enable/Disable." size="1" offset="0x01F7" depex="Sif( PciePortCfg_17 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_17 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 18/  SECE" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortPMCE_17" varstoreIndex="04" prompt="  PME SCI" description="PCI Express PME SCI Enable/Disable." size="1" offset="0x020F" depex="Sif( PciePortCfg_17 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_17 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 18/  PME SCI" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortHPE_17" varstoreIndex="04" prompt="  Hot Plug" description="PCI Express Hot Plug Enable/Disable." size="1" offset="0x0227" depex="Sif( PciePortCfg_17 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_17 _EQU_ 0x0 ) _AND_ Gif( PcieRootPortSI_17 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 18/  Hot Plug" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortAER_17" varstoreIndex="04" prompt="  Advanced Error Reporting" description="Advanced Error Reporting Enable/Disable." size="1" offset="0x023F" depex="Sif( PciePortCfg_17 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_17 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 18/  Advanced Error Reporting" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortSpeed_17" varstoreIndex="04" prompt="PCIe Speed" description="Configure PCIe Speed" size="1" offset="0x0257" depex="Sif( PciePortCfg_17 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_17 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 18/PCIe Speed" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Auto" value="0x0"/>
				<option text="Gen1" value="0x1"/>
				<option text="Gen2" value="0x2"/>
				<option text="Gen3" value="0x3"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortTHS_17" varstoreIndex="04" prompt="  Transmitter Half Swing" description="Transmitter Half Swing Enable/Disable." size="1" offset="0x026F" depex="Sif( PciePortCfg_17 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_17 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 18/  Transmitter Half Swing" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="PcieDetectTimeoutMs_17" varstoreIndex="04" prompt="Detect Timeout" description="The number of milliseconds reference code will wait for link to exit Detect state for enabled ports before assuming there is no device and potentially disabling the port." size="2" offset="0x03B8" depex="Sif( PciePortCfg_17 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_17 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 18/Detect Timeout" default="0x0000" CurrentVal="0x0000" min="0x0" max="0xFFFF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PcieExtraBusRsvd_17" varstoreIndex="04" prompt="Extra Bus Reserved" description="Extra Bus Reserved (0-7) for bridges behind this Root Bridge." size="1" offset="0x0521" depex="Sif( PciePortCfg_17 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_17 _EQU_ 0x0 ) _AND_ Sif( DiscreteTbtSupport _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 18/Extra Bus Reserved" default="0x00" CurrentVal="0x00" min="0x0" max="0x7" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PcieMemRsvd_17" varstoreIndex="04" prompt="Reserved Memory" description="Reserved Memory for this Root Bridge (1-20) MB" size="2" offset="0x054A" depex="Sif( PciePortCfg_17 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_17 _EQU_ 0x0 ) _AND_ Sif( DiscreteTbtSupport _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 18/Reserved Memory" default="0x000A" CurrentVal="0x000A" min="0x1" max="0x14" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PcieIoRsvd_17" varstoreIndex="04" prompt="Reserved I/O" description="Reserved I/O (4K/8K/12K/16K/20K) Range for this Root Bridge." size="1" offset="0x0569" depex="Sif( PciePortCfg_17 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_17 _EQU_ 0x0 ) _AND_ Sif( DiscreteTbtSupport _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 18/Reserved I/O" default="0x04" CurrentVal="0x04" min="0x4" max="0x14" step="0x4"/>
		<!-- PCH PCIe LTR Configuration -->
		<knob  type="scalar" setupType="oneof" name="PchPcieLtrEnable_17" varstoreIndex="04" prompt="LTR" description="PCH PCIE Latency Reporting Enable/Disable" size="1" offset="0x0417" depex="Sif( PciePortCfg_17 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_17 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 18/LTR" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchPcieSnoopLatencyOverrideMode_17" varstoreIndex="04" prompt="  Snoop Latency Override" description="Snoop Latency Override for PCH PCIE.  Disabled: Disable override.  Manual: Manually enter override values.  Auto (default): Maintain default BIOS flow." size="1" offset="0x0447" depex="Sif( PciePortCfg_17 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_17 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_17 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 18/  Snoop Latency Override" default="0x02" CurrentVal="0x02">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Manual" value="0x1"/>
				<option text="Auto" value="0x2"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="PchPcieSnoopLatencyOverrideValue_17" varstoreIndex="04" prompt="    Snoop Latency Value" description="LTR Snoop Latency value of PCH PCIE" size="2" offset="0x04B8" depex="Sif( PciePortCfg_17 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_17 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_17 _EQU_ 0 ) _AND_ Sif( PchPcieSnoopLatencyOverrideMode_17 _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 18/    Snoop Latency Value" default="0x003C" CurrentVal="0x003C" min="0x0" max="0x3FF" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="PchPcieSnoopLatencyOverrideMultiplier_17" varstoreIndex="04" prompt="    Snoop Latency Multiplier" description="LTR Snoop Latency Multiplier of PCH PCIE" size="1" offset="0x045F" depex="Sif( PciePortCfg_17 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_17 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_17 _EQU_ 0 ) _AND_ Sif( PchPcieSnoopLatencyOverrideMode_17 _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 18/    Snoop Latency Multiplier" default="0x02" CurrentVal="0x02">
			<options>
				<option text="1 ns" value="0x0"/>
				<option text="32 ns" value="0x1"/>
				<option text="1024 ns" value="0x2"/>
				<option text="32768 ns" value="0x3"/>
				<option text="1048576 ns" value="0x4"/>
				<option text="33554432 ns" value="0x5"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchPcieNonSnoopLatencyOverrideMode_17" varstoreIndex="04" prompt="  Non Snoop Latency Override" description="Non Snoop Latency Override for PCH PCIE.  Disabled: Disable override.  Manual: Manually enter override values.  Auto (default): Maintain default BIOS flow." size="1" offset="0x0477" depex="Sif( PciePortCfg_17 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_17 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_17 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 18/  Non Snoop Latency Override" default="0x02" CurrentVal="0x02">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Manual" value="0x1"/>
				<option text="Auto" value="0x2"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="PchPcieNonSnoopLatencyOverrideValue_17" varstoreIndex="04" prompt="    Non Snoop Latency Value" description="LTR Non Snoop Latency value of PCH PCIE" size="2" offset="0x04E8" depex="Sif( PciePortCfg_17 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_17 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_17 _EQU_ 0 ) _AND_ Sif( PchPcieNonSnoopLatencyOverrideMode_17 _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 18/    Non Snoop Latency Value" default="0x003C" CurrentVal="0x003C" min="0x0" max="0x3FF" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="PchPcieNonSnoopLatencyOverrideMultiplier_17" varstoreIndex="04" prompt="    Non Snoop Latency Multiplier" description="LTR Non Snoop Latency Multiplier of PCH PCIE" size="1" offset="0x048F" depex="Sif( PciePortCfg_17 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_17 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_17 _EQU_ 0 ) _AND_ Sif( PchPcieNonSnoopLatencyOverrideMode_17 _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 18/    Non Snoop Latency Multiplier" default="0x02" CurrentVal="0x02">
			<options>
				<option text="1 ns" value="0x0"/>
				<option text="32 ns" value="0x1"/>
				<option text="1024 ns" value="0x2"/>
				<option text="32768 ns" value="0x3"/>
				<option text="1048576 ns" value="0x4"/>
				<option text="33554432 ns" value="0x5"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchPcieForceLtrOverride_17" varstoreIndex="04" prompt="  Force LTR Override" description="Force LTR Override for PCH PCIE.  Disabled: LTR override values will not be forced.  Enable: LTR override values will be forced and LTR messages from the device will be ignored." size="1" offset="0x0507" depex="Sif( PciePortCfg_17 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_17 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_17 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 18/  Force LTR Override" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchPcieLtrConfigLock_17" varstoreIndex="04" prompt="LTR Lock" description="PCIE LTR Configuration Lock" size="1" offset="0x042F" depex="Sif( PciePortCfg_17 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_17 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 18/LTR Lock" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchPcieDmiL1Edm_17" varstoreIndex="04" prompt="Root port Enable/Disable Dmi L1 Entry Disable Mask" description="This option enables or disables dmi l1 entry disable mask " size="1" offset="0x03FB" depex="Sif( PciePortCfg_17 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_17 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 18/Root port Enable/Disable Dmi L1 Entry Disable Mask" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Platform-POR" value="0x0"/>
				<option text="Enabled" value="0x1"/>
				<option text="Disabled" value="0x2"/>
			</options>
		</knob>
		<!-- Form: PCI Express Root Port 19 -->
		<knob  type="scalar" setupType="oneof" name="PcieRootPortEn_18" varstoreIndex="04" prompt="PCI Express Root Port 19" description="Control the PCI Express Root Port." size="1" offset="0x0108" depex="Sif( PciePortCfg_18 _NEQ_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 19/PCI Express Root Port 19" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortGen2PllL1CgDisable_18" varstoreIndex="04" prompt="Disable Gen2 Pll Shutdown and L1 Controller Power gating " description="When Enabled, disables Gen2 PLL Shutdown and L1 Controller power gating, Enable this option if using Titan Ridge A0/Alpine Ridge thunderbolt controller " size="1" offset="0x03D9" depex="Sif( PciePortCfg_18 _NEQ_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 19/Disable Gen2 Pll Shutdown and L1 Controller Power gating " default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieTopology_18" varstoreIndex="04" prompt="  Topology" description="Identify the SATA Topology if it is Default or ISATA or Flex or DirectConnect or M2" size="1" offset="0x0378" depex="Sif( PciePortCfg_18 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_18 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 19/  Topology" default="0x05" CurrentVal="0x05">
			<options>
				<option text="Board specific" value="0x5"/>
				<option text="Unknown" value="0x0"/>
				<option text="x1" value="0x1"/>
				<option text="x4" value="0x2"/>
				<option text="Sata Express" value="0x3"/>
				<option text="M2" value="0x4"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortSI_18" varstoreIndex="04" prompt="Connection Type" description="Built-In: a built-in device is connected to this rootport. SlotImplemented bit will be clear. Slot: this rootport connects to user-accessible slot. SlotImplemented bit will be set." size="1" offset="0x0390" depex="Sif( PciePortCfg_18 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_18 _EQU_ 0x0 ) _AND_ Gif( PcieRootPortHPE_18 _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 19/Connection Type" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Built-in" value="0x0"/>
				<option text="Slot" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortAspm_18" varstoreIndex="04" prompt="ASPM 18" description="Automatically enable ASPM based on reported capabilities and known issues." size="1" offset="0x0120" depex="Sif( PciePortCfg_18 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_18 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 19/ASPM 18" default="0x04" CurrentVal="0x04">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="L0s" value="0x1"/>
				<option text="L1" value="0x2"/>
				<option text="L0sL1" value="0x3"/>
				<option text="Auto" value="0x4"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortL1SubStates_18" varstoreIndex="04" prompt="L1 Substates" description="PCI Express L1 Substates settings." size="1" offset="0x0288" depex="Sif( PciePortCfg_18 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_18 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 19/L1 Substates" default="0x02" CurrentVal="0x02">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="L1.1" value="0x1"/>
				<option text="L1.1 n L1.2" value="0x2"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortEqPh3Method_18" varstoreIndex="04" prompt="Gen3 Eq Phase3 Method" description="PCIe Gen3 Equalization Phase 3 Method" size="1" offset="0x0300" depex="Sif( PciePortCfg_18 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_18 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 19/Gen3 Eq Phase3 Method" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Hardware" value="0x1"/>
				<option text="Static Coeff." value="0x4"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="PcieRootPortUptp_18" varstoreIndex="04" prompt="UPTP" description="Upstream Port Transmitter Preset" size="1" offset="0x0318" depex="Sif( PciePortCfg_18 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_18 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 19/UPTP" default="0x05" CurrentVal="0x05" min="0x0" max="0xA" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PcieRootPortDptp_18" varstoreIndex="04" prompt="DPTP" description="Downstream Port Transmitter Preset" size="1" offset="0x0330" depex="Sif( PciePortCfg_18 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_18 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 19/DPTP" default="0x07" CurrentVal="0x07" min="0x0" max="0xA" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortACS_18" varstoreIndex="04" prompt="ACS" description="Enable/Disable Access Control Services Extended Capability" size="1" offset="0x02A0" depex="Sif( PciePortCfg_18 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_18 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 19/ACS" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortPTM_18" varstoreIndex="04" prompt="PTM" description="Enable/Disable Precision Time Measurement" size="1" offset="0x02B8" depex="Sif( PciePortCfg_18 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_18 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 19/PTM" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortDPC_18" varstoreIndex="04" prompt="DPC" description="Enable/Disable Downstream Port Containment" size="1" offset="0x02D0" depex="Sif( PciePortCfg_18 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_18 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 19/DPC" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortEDPC_18" varstoreIndex="04" prompt="EDPC" description="Enable/Disable Rootport extensions for Downstream Port Containment" size="1" offset="0x02E8" depex="Sif( PciePortCfg_18 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_18 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 19/EDPC" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortURE_18" varstoreIndex="04" prompt="  URR" description="PCI Express Unsupported Request Reporting Enable/Disable." size="1" offset="0x0138" depex="Sif( PciePortCfg_18 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_18 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 19/  URR" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortFEE_18" varstoreIndex="04" prompt="  FER" description="PCI Express Device Fatal Error Reporting Enable/Disable." size="1" offset="0x0150" depex="Sif( PciePortCfg_18 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_18 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 19/  FER" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortNFE_18" varstoreIndex="04" prompt="  NFER" description="PCI Express Device Non-Fatal Error Reporting Enable/Disable." size="1" offset="0x0168" depex="Sif( PciePortCfg_18 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_18 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 19/  NFER" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortCEE_18" varstoreIndex="04" prompt="  CER" description="PCI Express Device Correctable Error Reporting Enable/Disable." size="1" offset="0x0180" depex="Sif( PciePortCfg_18 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_18 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 19/  CER" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortCTD_18" varstoreIndex="04" prompt="  CTO" description="PCI Express Completion Timer TO Enable/Disable." size="1" offset="0x0198" depex="Sif( PciePortCfg_18 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_18 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 19/  CTO" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortSFE_18" varstoreIndex="04" prompt="  SEFE" description="Root PCI Express System Error on Fatal Error Enable/Disable." size="1" offset="0x01C8" depex="Sif( PciePortCfg_18 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_18 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 19/  SEFE" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortSNE_18" varstoreIndex="04" prompt="  SENFE" description="Root PCI Express System Error on Non-Fatal Error Enable/Disable." size="1" offset="0x01E0" depex="Sif( PciePortCfg_18 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_18 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 19/  SENFE" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortSCE_18" varstoreIndex="04" prompt="  SECE" description="Root PCI Express System Error on Correctable Error Enable/Disable." size="1" offset="0x01F8" depex="Sif( PciePortCfg_18 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_18 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 19/  SECE" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortPMCE_18" varstoreIndex="04" prompt="  PME SCI" description="PCI Express PME SCI Enable/Disable." size="1" offset="0x0210" depex="Sif( PciePortCfg_18 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_18 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 19/  PME SCI" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortHPE_18" varstoreIndex="04" prompt="  Hot Plug" description="PCI Express Hot Plug Enable/Disable." size="1" offset="0x0228" depex="Sif( PciePortCfg_18 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_18 _EQU_ 0x0 ) _AND_ Gif( PcieRootPortSI_18 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 19/  Hot Plug" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortAER_18" varstoreIndex="04" prompt="  Advanced Error Reporting" description="Advanced Error Reporting Enable/Disable." size="1" offset="0x0240" depex="Sif( PciePortCfg_18 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_18 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 19/  Advanced Error Reporting" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortSpeed_18" varstoreIndex="04" prompt="PCIe Speed" description="Configure PCIe Speed" size="1" offset="0x0258" depex="Sif( PciePortCfg_18 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_18 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 19/PCIe Speed" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Auto" value="0x0"/>
				<option text="Gen1" value="0x1"/>
				<option text="Gen2" value="0x2"/>
				<option text="Gen3" value="0x3"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortTHS_18" varstoreIndex="04" prompt="  Transmitter Half Swing" description="Transmitter Half Swing Enable/Disable." size="1" offset="0x0270" depex="Sif( PciePortCfg_18 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_18 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 19/  Transmitter Half Swing" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="PcieDetectTimeoutMs_18" varstoreIndex="04" prompt="Detect Timeout" description="The number of milliseconds reference code will wait for link to exit Detect state for enabled ports before assuming there is no device and potentially disabling the port." size="2" offset="0x03BA" depex="Sif( PciePortCfg_18 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_18 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 19/Detect Timeout" default="0x0000" CurrentVal="0x0000" min="0x0" max="0xFFFF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PcieExtraBusRsvd_18" varstoreIndex="04" prompt="Extra Bus Reserved" description="Extra Bus Reserved (0-7) for bridges behind this Root Bridge." size="1" offset="0x0522" depex="Sif( PciePortCfg_18 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_18 _EQU_ 0x0 ) _AND_ Sif( DiscreteTbtSupport _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 19/Extra Bus Reserved" default="0x00" CurrentVal="0x00" min="0x0" max="0x7" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PcieMemRsvd_18" varstoreIndex="04" prompt="Reserved Memory" description="Reserved Memory for this Root Bridge (1-20) MB" size="2" offset="0x054C" depex="Sif( PciePortCfg_18 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_18 _EQU_ 0x0 ) _AND_ Sif( DiscreteTbtSupport _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 19/Reserved Memory" default="0x000A" CurrentVal="0x000A" min="0x1" max="0x14" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PcieIoRsvd_18" varstoreIndex="04" prompt="Reserved I/O" description="Reserved I/O (4K/8K/12K/16K/20K) Range for this Root Bridge." size="1" offset="0x056A" depex="Sif( PciePortCfg_18 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_18 _EQU_ 0x0 ) _AND_ Sif( DiscreteTbtSupport _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 19/Reserved I/O" default="0x04" CurrentVal="0x04" min="0x4" max="0x14" step="0x4"/>
		<!-- PCH PCIe LTR Configuration -->
		<knob  type="scalar" setupType="oneof" name="PchPcieLtrEnable_18" varstoreIndex="04" prompt="LTR" description="PCH PCIE Latency Reporting Enable/Disable" size="1" offset="0x0418" depex="Sif( PciePortCfg_18 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_18 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 19/LTR" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchPcieSnoopLatencyOverrideMode_18" varstoreIndex="04" prompt="  Snoop Latency Override" description="Snoop Latency Override for PCH PCIE.  Disabled: Disable override.  Manual: Manually enter override values.  Auto (default): Maintain default BIOS flow." size="1" offset="0x0448" depex="Sif( PciePortCfg_18 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_18 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_18 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 19/  Snoop Latency Override" default="0x02" CurrentVal="0x02">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Manual" value="0x1"/>
				<option text="Auto" value="0x2"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="PchPcieSnoopLatencyOverrideValue_18" varstoreIndex="04" prompt="    Snoop Latency Value" description="LTR Snoop Latency value of PCH PCIE" size="2" offset="0x04BA" depex="Sif( PciePortCfg_18 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_18 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_18 _EQU_ 0 ) _AND_ Sif( PchPcieSnoopLatencyOverrideMode_18 _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 19/    Snoop Latency Value" default="0x003C" CurrentVal="0x003C" min="0x0" max="0x3FF" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="PchPcieSnoopLatencyOverrideMultiplier_18" varstoreIndex="04" prompt="    Snoop Latency Multiplier" description="LTR Snoop Latency Multiplier of PCH PCIE" size="1" offset="0x0460" depex="Sif( PciePortCfg_18 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_18 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_18 _EQU_ 0 ) _AND_ Sif( PchPcieSnoopLatencyOverrideMode_18 _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 19/    Snoop Latency Multiplier" default="0x02" CurrentVal="0x02">
			<options>
				<option text="1 ns" value="0x0"/>
				<option text="32 ns" value="0x1"/>
				<option text="1024 ns" value="0x2"/>
				<option text="32768 ns" value="0x3"/>
				<option text="1048576 ns" value="0x4"/>
				<option text="33554432 ns" value="0x5"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchPcieNonSnoopLatencyOverrideMode_18" varstoreIndex="04" prompt="  Non Snoop Latency Override" description="Non Snoop Latency Override for PCH PCIE.  Disabled: Disable override.  Manual: Manually enter override values.  Auto (default): Maintain default BIOS flow." size="1" offset="0x0478" depex="Sif( PciePortCfg_18 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_18 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_18 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 19/  Non Snoop Latency Override" default="0x02" CurrentVal="0x02">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Manual" value="0x1"/>
				<option text="Auto" value="0x2"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="PchPcieNonSnoopLatencyOverrideValue_18" varstoreIndex="04" prompt="    Non Snoop Latency Value" description="LTR Non Snoop Latency value of PCH PCIE" size="2" offset="0x04EA" depex="Sif( PciePortCfg_18 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_18 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_18 _EQU_ 0 ) _AND_ Sif( PchPcieNonSnoopLatencyOverrideMode_18 _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 19/    Non Snoop Latency Value" default="0x003C" CurrentVal="0x003C" min="0x0" max="0x3FF" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="PchPcieNonSnoopLatencyOverrideMultiplier_18" varstoreIndex="04" prompt="    Non Snoop Latency Multiplier" description="LTR Non Snoop Latency Multiplier of PCH PCIE" size="1" offset="0x0490" depex="Sif( PciePortCfg_18 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_18 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_18 _EQU_ 0 ) _AND_ Sif( PchPcieNonSnoopLatencyOverrideMode_18 _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 19/    Non Snoop Latency Multiplier" default="0x02" CurrentVal="0x02">
			<options>
				<option text="1 ns" value="0x0"/>
				<option text="32 ns" value="0x1"/>
				<option text="1024 ns" value="0x2"/>
				<option text="32768 ns" value="0x3"/>
				<option text="1048576 ns" value="0x4"/>
				<option text="33554432 ns" value="0x5"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchPcieForceLtrOverride_18" varstoreIndex="04" prompt="  Force LTR Override" description="Force LTR Override for PCH PCIE.  Disabled: LTR override values will not be forced.  Enable: LTR override values will be forced and LTR messages from the device will be ignored." size="1" offset="0x0508" depex="Sif( PciePortCfg_18 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_18 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_18 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 19/  Force LTR Override" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchPcieLtrConfigLock_18" varstoreIndex="04" prompt="LTR Lock" description="PCIE LTR Configuration Lock" size="1" offset="0x0430" depex="Sif( PciePortCfg_18 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_18 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 19/LTR Lock" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchPcieDmiL1Edm_18" varstoreIndex="04" prompt="Root port Enable/Disable Dmi L1 Entry Disable Mask" description="This option enables or disables dmi l1 entry disable mask " size="1" offset="0x03FC" depex="Sif( PciePortCfg_18 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_18 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 19/Root port Enable/Disable Dmi L1 Entry Disable Mask" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Platform-POR" value="0x0"/>
				<option text="Enabled" value="0x1"/>
				<option text="Disabled" value="0x2"/>
			</options>
		</knob>
		<!-- Form: PCI Express Root Port 20 -->
		<knob  type="scalar" setupType="oneof" name="PcieRootPortEn_19" varstoreIndex="04" prompt="PCI Express Root Port 20" description="Control the PCI Express Root Port." size="1" offset="0x0109" depex="Sif( PciePortCfg_19 _NEQ_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 20/PCI Express Root Port 20" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortGen2PllL1CgDisable_19" varstoreIndex="04" prompt="Disable Gen2 Pll Shutdown and L1 Controller Power gating " description="When Enabled, disables Gen2 PLL Shutdown and L1 Controller power gating, Enable this option if using Titan Ridge A0/Alpine Ridge thunderbolt controller " size="1" offset="0x03DA" depex="Sif( PciePortCfg_19 _NEQ_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 20/Disable Gen2 Pll Shutdown and L1 Controller Power gating " default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieTopology_19" varstoreIndex="04" prompt="  Topology" description="Identify the SATA Topology if it is Default or ISATA or Flex or DirectConnect or M2" size="1" offset="0x0379" depex="Sif( PciePortCfg_19 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_19 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 20/  Topology" default="0x05" CurrentVal="0x05">
			<options>
				<option text="Board specific" value="0x5"/>
				<option text="Unknown" value="0x0"/>
				<option text="x1" value="0x1"/>
				<option text="x4" value="0x2"/>
				<option text="Sata Express" value="0x3"/>
				<option text="M2" value="0x4"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortSI_19" varstoreIndex="04" prompt="Connection Type" description="Built-In: a built-in device is connected to this rootport. SlotImplemented bit will be clear. Slot: this rootport connects to user-accessible slot. SlotImplemented bit will be set." size="1" offset="0x0391" depex="Sif( PciePortCfg_19 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_19 _EQU_ 0x0 ) _AND_ Gif( PcieRootPortHPE_19 _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 20/Connection Type" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Built-in" value="0x0"/>
				<option text="Slot" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortAspm_19" varstoreIndex="04" prompt="ASPM 19" description="Automatically enable ASPM based on reported capabilities and known issues." size="1" offset="0x0121" depex="Sif( PciePortCfg_19 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_19 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 20/ASPM 19" default="0x04" CurrentVal="0x04">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="L0s" value="0x1"/>
				<option text="L1" value="0x2"/>
				<option text="L0sL1" value="0x3"/>
				<option text="Auto" value="0x4"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortL1SubStates_19" varstoreIndex="04" prompt="L1 Substates" description="PCI Express L1 Substates settings." size="1" offset="0x0289" depex="Sif( PciePortCfg_19 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_19 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 20/L1 Substates" default="0x02" CurrentVal="0x02">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="L1.1" value="0x1"/>
				<option text="L1.1 n L1.2" value="0x2"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortEqPh3Method_19" varstoreIndex="04" prompt="Gen3 Eq Phase3 Method" description="PCIe Gen3 Equalization Phase 3 Method" size="1" offset="0x0301" depex="Sif( PciePortCfg_19 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_19 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 20/Gen3 Eq Phase3 Method" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Hardware" value="0x1"/>
				<option text="Static Coeff." value="0x4"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="PcieRootPortUptp_19" varstoreIndex="04" prompt="UPTP" description="Upstream Port Transmitter Preset" size="1" offset="0x0319" depex="Sif( PciePortCfg_19 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_19 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 20/UPTP" default="0x05" CurrentVal="0x05" min="0x0" max="0xA" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PcieRootPortDptp_19" varstoreIndex="04" prompt="DPTP" description="Downstream Port Transmitter Preset" size="1" offset="0x0331" depex="Sif( PciePortCfg_19 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_19 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 20/DPTP" default="0x07" CurrentVal="0x07" min="0x0" max="0xA" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortACS_19" varstoreIndex="04" prompt="ACS" description="Enable/Disable Access Control Services Extended Capability" size="1" offset="0x02A1" depex="Sif( PciePortCfg_19 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_19 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 20/ACS" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortPTM_19" varstoreIndex="04" prompt="PTM" description="Enable/Disable Precision Time Measurement" size="1" offset="0x02B9" depex="Sif( PciePortCfg_19 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_19 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 20/PTM" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortDPC_19" varstoreIndex="04" prompt="DPC" description="Enable/Disable Downstream Port Containment" size="1" offset="0x02D1" depex="Sif( PciePortCfg_19 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_19 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 20/DPC" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortEDPC_19" varstoreIndex="04" prompt="EDPC" description="Enable/Disable Rootport extensions for Downstream Port Containment" size="1" offset="0x02E9" depex="Sif( PciePortCfg_19 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_19 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 20/EDPC" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortURE_19" varstoreIndex="04" prompt="  URR" description="PCI Express Unsupported Request Reporting Enable/Disable." size="1" offset="0x0139" depex="Sif( PciePortCfg_19 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_19 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 20/  URR" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortFEE_19" varstoreIndex="04" prompt="  FER" description="PCI Express Device Fatal Error Reporting Enable/Disable." size="1" offset="0x0151" depex="Sif( PciePortCfg_19 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_19 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 20/  FER" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortNFE_19" varstoreIndex="04" prompt="  NFER" description="PCI Express Device Non-Fatal Error Reporting Enable/Disable." size="1" offset="0x0169" depex="Sif( PciePortCfg_19 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_19 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 20/  NFER" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortCEE_19" varstoreIndex="04" prompt="  CER" description="PCI Express Device Correctable Error Reporting Enable/Disable." size="1" offset="0x0181" depex="Sif( PciePortCfg_19 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_19 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 20/  CER" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortCTD_19" varstoreIndex="04" prompt="  CTO" description="PCI Express Completion Timer TO Enable/Disable." size="1" offset="0x0199" depex="Sif( PciePortCfg_19 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_19 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 20/  CTO" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortSFE_19" varstoreIndex="04" prompt="  SEFE" description="Root PCI Express System Error on Fatal Error Enable/Disable." size="1" offset="0x01C9" depex="Sif( PciePortCfg_19 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_19 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 20/  SEFE" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortSNE_19" varstoreIndex="04" prompt="  SENFE" description="Root PCI Express System Error on Non-Fatal Error Enable/Disable." size="1" offset="0x01E1" depex="Sif( PciePortCfg_19 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_19 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 20/  SENFE" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortSCE_19" varstoreIndex="04" prompt="  SECE" description="Root PCI Express System Error on Correctable Error Enable/Disable." size="1" offset="0x01F9" depex="Sif( PciePortCfg_19 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_19 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 20/  SECE" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortPMCE_19" varstoreIndex="04" prompt="  PME SCI" description="PCI Express PME SCI Enable/Disable." size="1" offset="0x0211" depex="Sif( PciePortCfg_19 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_19 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 20/  PME SCI" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortHPE_19" varstoreIndex="04" prompt="  Hot Plug" description="PCI Express Hot Plug Enable/Disable." size="1" offset="0x0229" depex="Sif( PciePortCfg_19 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_19 _EQU_ 0x0 ) _AND_ Gif( PcieRootPortSI_19 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 20/  Hot Plug" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortAER_19" varstoreIndex="04" prompt="  Advanced Error Reporting" description="Advanced Error Reporting Enable/Disable." size="1" offset="0x0241" depex="Sif( PciePortCfg_19 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_19 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 20/  Advanced Error Reporting" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortSpeed_19" varstoreIndex="04" prompt="PCIe Speed" description="Configure PCIe Speed" size="1" offset="0x0259" depex="Sif( PciePortCfg_19 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_19 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 20/PCIe Speed" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Auto" value="0x0"/>
				<option text="Gen1" value="0x1"/>
				<option text="Gen2" value="0x2"/>
				<option text="Gen3" value="0x3"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortTHS_19" varstoreIndex="04" prompt="  Transmitter Half Swing" description="Transmitter Half Swing Enable/Disable." size="1" offset="0x0271" depex="Sif( PciePortCfg_19 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_19 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 20/  Transmitter Half Swing" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="PcieDetectTimeoutMs_19" varstoreIndex="04" prompt="Detect Timeout" description="The number of milliseconds reference code will wait for link to exit Detect state for enabled ports before assuming there is no device and potentially disabling the port." size="2" offset="0x03BC" depex="Sif( PciePortCfg_19 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_19 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 20/Detect Timeout" default="0x0000" CurrentVal="0x0000" min="0x0" max="0xFFFF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PcieExtraBusRsvd_19" varstoreIndex="04" prompt="Extra Bus Reserved" description="Extra Bus Reserved (0-7) for bridges behind this Root Bridge." size="1" offset="0x0523" depex="Sif( PciePortCfg_19 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_19 _EQU_ 0x0 ) _AND_ Sif( DiscreteTbtSupport _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 20/Extra Bus Reserved" default="0x00" CurrentVal="0x00" min="0x0" max="0x7" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PcieMemRsvd_19" varstoreIndex="04" prompt="Reserved Memory" description="Reserved Memory for this Root Bridge (1-20) MB" size="2" offset="0x054E" depex="Sif( PciePortCfg_19 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_19 _EQU_ 0x0 ) _AND_ Sif( DiscreteTbtSupport _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 20/Reserved Memory" default="0x000A" CurrentVal="0x000A" min="0x1" max="0x14" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PcieIoRsvd_19" varstoreIndex="04" prompt="Reserved I/O" description="Reserved I/O (4K/8K/12K/16K/20K) Range for this Root Bridge." size="1" offset="0x056B" depex="Sif( PciePortCfg_19 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_19 _EQU_ 0x0 ) _AND_ Sif( DiscreteTbtSupport _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 20/Reserved I/O" default="0x04" CurrentVal="0x04" min="0x4" max="0x14" step="0x4"/>
		<!-- PCH PCIe LTR Configuration -->
		<knob  type="scalar" setupType="oneof" name="PchPcieLtrEnable_19" varstoreIndex="04" prompt="LTR" description="PCH PCIE Latency Reporting Enable/Disable" size="1" offset="0x0419" depex="Sif( PciePortCfg_19 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_19 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 20/LTR" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchPcieSnoopLatencyOverrideMode_19" varstoreIndex="04" prompt="  Snoop Latency Override" description="Snoop Latency Override for PCH PCIE.  Disabled: Disable override.  Manual: Manually enter override values.  Auto (default): Maintain default BIOS flow." size="1" offset="0x0449" depex="Sif( PciePortCfg_19 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_19 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_19 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 20/  Snoop Latency Override" default="0x02" CurrentVal="0x02">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Manual" value="0x1"/>
				<option text="Auto" value="0x2"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="PchPcieSnoopLatencyOverrideValue_19" varstoreIndex="04" prompt="    Snoop Latency Value" description="LTR Snoop Latency value of PCH PCIE" size="2" offset="0x04BC" depex="Sif( PciePortCfg_19 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_19 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_19 _EQU_ 0 ) _AND_ Sif( PchPcieSnoopLatencyOverrideMode_19 _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 20/    Snoop Latency Value" default="0x003C" CurrentVal="0x003C" min="0x0" max="0x3FF" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="PchPcieSnoopLatencyOverrideMultiplier_19" varstoreIndex="04" prompt="    Snoop Latency Multiplier" description="LTR Snoop Latency Multiplier of PCH PCIE" size="1" offset="0x0461" depex="Sif( PciePortCfg_19 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_19 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_19 _EQU_ 0 ) _AND_ Sif( PchPcieSnoopLatencyOverrideMode_19 _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 20/    Snoop Latency Multiplier" default="0x02" CurrentVal="0x02">
			<options>
				<option text="1 ns" value="0x0"/>
				<option text="32 ns" value="0x1"/>
				<option text="1024 ns" value="0x2"/>
				<option text="32768 ns" value="0x3"/>
				<option text="1048576 ns" value="0x4"/>
				<option text="33554432 ns" value="0x5"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchPcieNonSnoopLatencyOverrideMode_19" varstoreIndex="04" prompt="  Non Snoop Latency Override" description="Non Snoop Latency Override for PCH PCIE.  Disabled: Disable override.  Manual: Manually enter override values.  Auto (default): Maintain default BIOS flow." size="1" offset="0x0479" depex="Sif( PciePortCfg_19 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_19 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_19 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 20/  Non Snoop Latency Override" default="0x02" CurrentVal="0x02">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Manual" value="0x1"/>
				<option text="Auto" value="0x2"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="PchPcieNonSnoopLatencyOverrideValue_19" varstoreIndex="04" prompt="    Non Snoop Latency Value" description="LTR Non Snoop Latency value of PCH PCIE" size="2" offset="0x04EC" depex="Sif( PciePortCfg_19 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_19 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_19 _EQU_ 0 ) _AND_ Sif( PchPcieNonSnoopLatencyOverrideMode_19 _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 20/    Non Snoop Latency Value" default="0x003C" CurrentVal="0x003C" min="0x0" max="0x3FF" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="PchPcieNonSnoopLatencyOverrideMultiplier_19" varstoreIndex="04" prompt="    Non Snoop Latency Multiplier" description="LTR Non Snoop Latency Multiplier of PCH PCIE" size="1" offset="0x0491" depex="Sif( PciePortCfg_19 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_19 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_19 _EQU_ 0 ) _AND_ Sif( PchPcieNonSnoopLatencyOverrideMode_19 _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 20/    Non Snoop Latency Multiplier" default="0x02" CurrentVal="0x02">
			<options>
				<option text="1 ns" value="0x0"/>
				<option text="32 ns" value="0x1"/>
				<option text="1024 ns" value="0x2"/>
				<option text="32768 ns" value="0x3"/>
				<option text="1048576 ns" value="0x4"/>
				<option text="33554432 ns" value="0x5"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchPcieForceLtrOverride_19" varstoreIndex="04" prompt="  Force LTR Override" description="Force LTR Override for PCH PCIE.  Disabled: LTR override values will not be forced.  Enable: LTR override values will be forced and LTR messages from the device will be ignored." size="1" offset="0x0509" depex="Sif( PciePortCfg_19 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_19 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_19 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 20/  Force LTR Override" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchPcieLtrConfigLock_19" varstoreIndex="04" prompt="LTR Lock" description="PCIE LTR Configuration Lock" size="1" offset="0x0431" depex="Sif( PciePortCfg_19 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_19 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 20/LTR Lock" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchPcieDmiL1Edm_19" varstoreIndex="04" prompt="Root port Enable/Disable Dmi L1 Entry Disable Mask" description="This option enables or disables dmi l1 entry disable mask " size="1" offset="0x03FD" depex="Sif( PciePortCfg_19 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_19 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 20/Root port Enable/Disable Dmi L1 Entry Disable Mask" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Platform-POR" value="0x0"/>
				<option text="Enabled" value="0x1"/>
				<option text="Disabled" value="0x2"/>
			</options>
		</knob>
		<!-- Form: PCI Express Root Port 21 -->
		<knob  type="scalar" setupType="oneof" name="PcieRootPortEn_20" varstoreIndex="04" prompt="PCI Express Root Port 21" description="Control the PCI Express Root Port." size="1" offset="0x010A" depex="Sif( PciePortCfg_20 _NEQ_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 21/PCI Express Root Port 21" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortGen2PllL1CgDisable_20" varstoreIndex="04" prompt="Disable Gen2 Pll Shutdown and L1 Controller Power gating " description="When Enabled, disables Gen2 PLL Shutdown and L1 Controller power gating, Enable this option if using Titan Ridge A0/Alpine Ridge thunderbolt controller " size="1" offset="0x03DB" depex="Sif( PciePortCfg_20 _NEQ_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 21/Disable Gen2 Pll Shutdown and L1 Controller Power gating " default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieTopology_20" varstoreIndex="04" prompt="  Topology" description="Identify the SATA Topology if it is Default or ISATA or Flex or DirectConnect or M2" size="1" offset="0x037A" depex="Sif( PciePortCfg_20 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_20 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 21/  Topology" default="0x05" CurrentVal="0x05">
			<options>
				<option text="Board specific" value="0x5"/>
				<option text="Unknown" value="0x0"/>
				<option text="x1" value="0x1"/>
				<option text="x4" value="0x2"/>
				<option text="Sata Express" value="0x3"/>
				<option text="M2" value="0x4"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortSI_20" varstoreIndex="04" prompt="Connection Type" description="Built-In: a built-in device is connected to this rootport. SlotImplemented bit will be clear. Slot: this rootport connects to user-accessible slot. SlotImplemented bit will be set." size="1" offset="0x0392" depex="Sif( PciePortCfg_20 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_20 _EQU_ 0x0 ) _AND_ Gif( PcieRootPortHPE_20 _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 21/Connection Type" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Built-in" value="0x0"/>
				<option text="Slot" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortAspm_20" varstoreIndex="04" prompt="ASPM 20" description="Automatically enable ASPM based on reported capabilities and known issues." size="1" offset="0x0122" depex="Sif( PciePortCfg_20 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_20 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 21/ASPM 20" default="0x02" CurrentVal="0x02">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="L0s" value="0x1"/>
				<option text="L1" value="0x2"/>
				<option text="L0sL1" value="0x3"/>
				<option text="Auto" value="0x4"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortL1SubStates_20" varstoreIndex="04" prompt="L1 Substates" description="PCI Express L1 Substates settings." size="1" offset="0x028A" depex="Sif( PciePortCfg_20 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_20 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 21/L1 Substates" default="0x02" CurrentVal="0x02">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="L1.1" value="0x1"/>
				<option text="L1.1 n L1.2" value="0x2"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortEqPh3Method_20" varstoreIndex="04" prompt="Gen3 Eq Phase3 Method" description="PCIe Gen3 Equalization Phase 3 Method" size="1" offset="0x0302" depex="Sif( PciePortCfg_20 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_20 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 21/Gen3 Eq Phase3 Method" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Hardware" value="0x1"/>
				<option text="Static Coeff." value="0x4"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="PcieRootPortUptp_20" varstoreIndex="04" prompt="UPTP" description="Upstream Port Transmitter Preset" size="1" offset="0x031A" depex="Sif( PciePortCfg_20 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_20 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 21/UPTP" default="0x05" CurrentVal="0x05" min="0x0" max="0xA" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PcieRootPortDptp_20" varstoreIndex="04" prompt="DPTP" description="Downstream Port Transmitter Preset" size="1" offset="0x0332" depex="Sif( PciePortCfg_20 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_20 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 21/DPTP" default="0x05" CurrentVal="0x05" min="0x0" max="0xA" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortACS_20" varstoreIndex="04" prompt="ACS" description="Enable/Disable Access Control Services Extended Capability" size="1" offset="0x02A2" depex="Sif( PciePortCfg_20 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_20 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 21/ACS" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortPTM_20" varstoreIndex="04" prompt="PTM" description="Enable/Disable Precision Time Measurement" size="1" offset="0x02BA" depex="Sif( PciePortCfg_20 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_20 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 21/PTM" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortDPC_20" varstoreIndex="04" prompt="DPC" description="Enable/Disable Downstream Port Containment" size="1" offset="0x02D2" depex="Sif( PciePortCfg_20 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_20 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 21/DPC" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortEDPC_20" varstoreIndex="04" prompt="EDPC" description="Enable/Disable Rootport extensions for Downstream Port Containment" size="1" offset="0x02EA" depex="Sif( PciePortCfg_20 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_20 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 21/EDPC" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortURE_20" varstoreIndex="04" prompt="  URR" description="PCI Express Unsupported Request Reporting Enable/Disable." size="1" offset="0x013A" depex="Sif( PciePortCfg_20 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_20 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 21/  URR" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortFEE_20" varstoreIndex="04" prompt="  FER" description="PCI Express Device Fatal Error Reporting Enable/Disable." size="1" offset="0x0152" depex="Sif( PciePortCfg_20 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_20 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 21/  FER" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortNFE_20" varstoreIndex="04" prompt="  NFER" description="PCI Express Device Non-Fatal Error Reporting Enable/Disable." size="1" offset="0x016A" depex="Sif( PciePortCfg_20 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_20 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 21/  NFER" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortCEE_20" varstoreIndex="04" prompt="  CER" description="PCI Express Device Correctable Error Reporting Enable/Disable." size="1" offset="0x0182" depex="Sif( PciePortCfg_20 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_20 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 21/  CER" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortCTD_20" varstoreIndex="04" prompt="  CTO" description="PCI Express Completion Timer TO Enable/Disable." size="1" offset="0x019A" depex="Sif( PciePortCfg_20 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_20 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 21/  CTO" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortSFE_20" varstoreIndex="04" prompt="  SEFE" description="Root PCI Express System Error on Fatal Error Enable/Disable." size="1" offset="0x01CA" depex="Sif( PciePortCfg_20 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_20 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 21/  SEFE" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortSNE_20" varstoreIndex="04" prompt="  SENFE" description="Root PCI Express System Error on Non-Fatal Error Enable/Disable." size="1" offset="0x01E2" depex="Sif( PciePortCfg_20 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_20 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 21/  SENFE" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortSCE_20" varstoreIndex="04" prompt="  SECE" description="Root PCI Express System Error on Correctable Error Enable/Disable." size="1" offset="0x01FA" depex="Sif( PciePortCfg_20 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_20 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 21/  SECE" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortPMCE_20" varstoreIndex="04" prompt="  PME SCI" description="PCI Express PME SCI Enable/Disable." size="1" offset="0x0212" depex="Sif( PciePortCfg_20 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_20 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 21/  PME SCI" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortHPE_20" varstoreIndex="04" prompt="  Hot Plug" description="PCI Express Hot Plug Enable/Disable." size="1" offset="0x022A" depex="Sif( PciePortCfg_20 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_20 _EQU_ 0x0 ) _AND_ Gif( PcieRootPortSI_20 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 21/  Hot Plug" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortAER_20" varstoreIndex="04" prompt="  Advanced Error Reporting" description="Advanced Error Reporting Enable/Disable." size="1" offset="0x0242" depex="Sif( PciePortCfg_20 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_20 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 21/  Advanced Error Reporting" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortSpeed_20" varstoreIndex="04" prompt="PCIe Speed" description="Configure PCIe Speed" size="1" offset="0x025A" depex="Sif( PciePortCfg_20 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_20 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 21/PCIe Speed" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Auto" value="0x0"/>
				<option text="Gen1" value="0x1"/>
				<option text="Gen2" value="0x2"/>
				<option text="Gen3" value="0x3"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortTHS_20" varstoreIndex="04" prompt="  Transmitter Half Swing" description="Transmitter Half Swing Enable/Disable." size="1" offset="0x0272" depex="Sif( PciePortCfg_20 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_20 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 21/  Transmitter Half Swing" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="PcieDetectTimeoutMs_20" varstoreIndex="04" prompt="Detect Timeout" description="The number of milliseconds reference code will wait for link to exit Detect state for enabled ports before assuming there is no device and potentially disabling the port." size="2" offset="0x03BE" depex="Sif( PciePortCfg_20 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_20 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 21/Detect Timeout" default="0x0000" CurrentVal="0x0000" min="0x0" max="0xFFFF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PcieExtraBusRsvd_20" varstoreIndex="04" prompt="Extra Bus Reserved" description="Extra Bus Reserved (0-7) for bridges behind this Root Bridge." size="1" offset="0x0524" depex="Sif( PciePortCfg_20 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_20 _EQU_ 0x0 ) _AND_ Sif( DiscreteTbtSupport _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 21/Extra Bus Reserved" default="0x00" CurrentVal="0x00" min="0x0" max="0x7" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PcieMemRsvd_20" varstoreIndex="04" prompt="Reserved Memory" description="Reserved Memory for this Root Bridge (1-20) MB" size="2" offset="0x0550" depex="Sif( PciePortCfg_20 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_20 _EQU_ 0x0 ) _AND_ Sif( DiscreteTbtSupport _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 21/Reserved Memory" default="0x000A" CurrentVal="0x000A" min="0x1" max="0x14" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PcieIoRsvd_20" varstoreIndex="04" prompt="Reserved I/O" description="Reserved I/O (4K/8K/12K/16K/20K) Range for this Root Bridge." size="1" offset="0x056C" depex="Sif( PciePortCfg_20 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_20 _EQU_ 0x0 ) _AND_ Sif( DiscreteTbtSupport _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 21/Reserved I/O" default="0x04" CurrentVal="0x04" min="0x4" max="0x14" step="0x4"/>
		<!-- PCH PCIe LTR Configuration -->
		<knob  type="scalar" setupType="oneof" name="PchPcieLtrEnable_20" varstoreIndex="04" prompt="LTR" description="PCH PCIE Latency Reporting Enable/Disable" size="1" offset="0x041A" depex="Sif( PciePortCfg_20 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_20 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 21/LTR" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchPcieSnoopLatencyOverrideMode_20" varstoreIndex="04" prompt="  Snoop Latency Override" description="Snoop Latency Override for PCH PCIE.  Disabled: Disable override.  Manual: Manually enter override values.  Auto (default): Maintain default BIOS flow." size="1" offset="0x044A" depex="Sif( PciePortCfg_20 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_20 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_20 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 21/  Snoop Latency Override" default="0x02" CurrentVal="0x02">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Manual" value="0x1"/>
				<option text="Auto" value="0x2"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="PchPcieSnoopLatencyOverrideValue_20" varstoreIndex="04" prompt="    Snoop Latency Value" description="LTR Snoop Latency value of PCH PCIE" size="2" offset="0x04BE" depex="Sif( PciePortCfg_20 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_20 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_20 _EQU_ 0 ) _AND_ Sif( PchPcieSnoopLatencyOverrideMode_20 _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 21/    Snoop Latency Value" default="0x003C" CurrentVal="0x003C" min="0x0" max="0x3FF" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="PchPcieSnoopLatencyOverrideMultiplier_20" varstoreIndex="04" prompt="    Snoop Latency Multiplier" description="LTR Snoop Latency Multiplier of PCH PCIE" size="1" offset="0x0462" depex="Sif( PciePortCfg_20 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_20 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_20 _EQU_ 0 ) _AND_ Sif( PchPcieSnoopLatencyOverrideMode_20 _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 21/    Snoop Latency Multiplier" default="0x02" CurrentVal="0x02">
			<options>
				<option text="1 ns" value="0x0"/>
				<option text="32 ns" value="0x1"/>
				<option text="1024 ns" value="0x2"/>
				<option text="32768 ns" value="0x3"/>
				<option text="1048576 ns" value="0x4"/>
				<option text="33554432 ns" value="0x5"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchPcieNonSnoopLatencyOverrideMode_20" varstoreIndex="04" prompt="  Non Snoop Latency Override" description="Non Snoop Latency Override for PCH PCIE.  Disabled: Disable override.  Manual: Manually enter override values.  Auto (default): Maintain default BIOS flow." size="1" offset="0x047A" depex="Sif( PciePortCfg_20 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_20 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_20 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 21/  Non Snoop Latency Override" default="0x02" CurrentVal="0x02">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Manual" value="0x1"/>
				<option text="Auto" value="0x2"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="PchPcieNonSnoopLatencyOverrideValue_20" varstoreIndex="04" prompt="    Non Snoop Latency Value" description="LTR Non Snoop Latency value of PCH PCIE" size="2" offset="0x04EE" depex="Sif( PciePortCfg_20 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_20 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_20 _EQU_ 0 ) _AND_ Sif( PchPcieNonSnoopLatencyOverrideMode_20 _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 21/    Non Snoop Latency Value" default="0x003C" CurrentVal="0x003C" min="0x0" max="0x3FF" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="PchPcieNonSnoopLatencyOverrideMultiplier_20" varstoreIndex="04" prompt="    Non Snoop Latency Multiplier" description="LTR Non Snoop Latency Multiplier of PCH PCIE" size="1" offset="0x0492" depex="Sif( PciePortCfg_20 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_20 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_20 _EQU_ 0 ) _AND_ Sif( PchPcieNonSnoopLatencyOverrideMode_20 _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 21/    Non Snoop Latency Multiplier" default="0x02" CurrentVal="0x02">
			<options>
				<option text="1 ns" value="0x0"/>
				<option text="32 ns" value="0x1"/>
				<option text="1024 ns" value="0x2"/>
				<option text="32768 ns" value="0x3"/>
				<option text="1048576 ns" value="0x4"/>
				<option text="33554432 ns" value="0x5"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchPcieForceLtrOverride_20" varstoreIndex="04" prompt="  Force LTR Override" description="Force LTR Override for PCH PCIE.  Disabled: LTR override values will not be forced.  Enable: LTR override values will be forced and LTR messages from the device will be ignored." size="1" offset="0x050A" depex="Sif( PciePortCfg_20 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_20 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_20 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 21/  Force LTR Override" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchPcieLtrConfigLock_20" varstoreIndex="04" prompt="LTR Lock" description="PCIE LTR Configuration Lock" size="1" offset="0x0432" depex="Sif( PciePortCfg_20 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_20 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 21/LTR Lock" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchPcieDmiL1Edm_20" varstoreIndex="04" prompt="Root port Enable/Disable Dmi L1 Entry Disable Mask" description="This option enables or disables dmi l1 entry disable mask " size="1" offset="0x03FE" depex="Sif( PciePortCfg_20 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_20 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 21/Root port Enable/Disable Dmi L1 Entry Disable Mask" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Platform-POR" value="0x0"/>
				<option text="Enabled" value="0x1"/>
				<option text="Disabled" value="0x2"/>
			</options>
		</knob>
		<!-- Form: PCI Express Root Port 22 -->
		<knob  type="scalar" setupType="oneof" name="PcieRootPortEn_21" varstoreIndex="04" prompt="PCI Express Root Port 22" description="Control the PCI Express Root Port." size="1" offset="0x010B" depex="Sif( PciePortCfg_21 _NEQ_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 22/PCI Express Root Port 22" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortGen2PllL1CgDisable_21" varstoreIndex="04" prompt="Disable Gen2 Pll Shutdown and L1 Controller Power gating " description="When Enabled, disables Gen2 PLL Shutdown and L1 Controller power gating, Enable this option if using Titan Ridge A0/Alpine Ridge thunderbolt controller " size="1" offset="0x03DC" depex="Sif( PciePortCfg_21 _NEQ_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 22/Disable Gen2 Pll Shutdown and L1 Controller Power gating " default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieTopology_21" varstoreIndex="04" prompt="  Topology" description="Identify the SATA Topology if it is Default or ISATA or Flex or DirectConnect or M2" size="1" offset="0x037B" depex="Sif( PciePortCfg_21 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_21 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 22/  Topology" default="0x05" CurrentVal="0x05">
			<options>
				<option text="Board specific" value="0x5"/>
				<option text="Unknown" value="0x0"/>
				<option text="x1" value="0x1"/>
				<option text="x4" value="0x2"/>
				<option text="Sata Express" value="0x3"/>
				<option text="M2" value="0x4"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortSI_21" varstoreIndex="04" prompt="Connection Type" description="Built-In: a built-in device is connected to this rootport. SlotImplemented bit will be clear. Slot: this rootport connects to user-accessible slot. SlotImplemented bit will be set." size="1" offset="0x0393" depex="Sif( PciePortCfg_21 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_21 _EQU_ 0x0 ) _AND_ Gif( PcieRootPortHPE_21 _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 22/Connection Type" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Built-in" value="0x0"/>
				<option text="Slot" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortAspm_21" varstoreIndex="04" prompt="ASPM 21" description="Automatically enable ASPM based on reported capabilities and known issues." size="1" offset="0x0123" depex="Sif( PciePortCfg_21 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_21 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 22/ASPM 21" default="0x04" CurrentVal="0x04">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="L0s" value="0x1"/>
				<option text="L1" value="0x2"/>
				<option text="L0sL1" value="0x3"/>
				<option text="Auto" value="0x4"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortL1SubStates_21" varstoreIndex="04" prompt="L1 Substates" description="PCI Express L1 Substates settings." size="1" offset="0x028B" depex="Sif( PciePortCfg_21 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_21 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 22/L1 Substates" default="0x02" CurrentVal="0x02">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="L1.1" value="0x1"/>
				<option text="L1.1 n L1.2" value="0x2"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortEqPh3Method_21" varstoreIndex="04" prompt="Gen3 Eq Phase3 Method" description="PCIe Gen3 Equalization Phase 3 Method" size="1" offset="0x0303" depex="Sif( PciePortCfg_21 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_21 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 22/Gen3 Eq Phase3 Method" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Hardware" value="0x1"/>
				<option text="Static Coeff." value="0x4"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="PcieRootPortUptp_21" varstoreIndex="04" prompt="UPTP" description="Upstream Port Transmitter Preset" size="1" offset="0x031B" depex="Sif( PciePortCfg_21 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_21 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 22/UPTP" default="0x05" CurrentVal="0x05" min="0x0" max="0xA" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PcieRootPortDptp_21" varstoreIndex="04" prompt="DPTP" description="Downstream Port Transmitter Preset" size="1" offset="0x0333" depex="Sif( PciePortCfg_21 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_21 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 22/DPTP" default="0x07" CurrentVal="0x07" min="0x0" max="0xA" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortACS_21" varstoreIndex="04" prompt="ACS" description="Enable/Disable Access Control Services Extended Capability" size="1" offset="0x02A3" depex="Sif( PciePortCfg_21 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_21 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 22/ACS" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortPTM_21" varstoreIndex="04" prompt="PTM" description="Enable/Disable Precision Time Measurement" size="1" offset="0x02BB" depex="Sif( PciePortCfg_21 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_21 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 22/PTM" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortDPC_21" varstoreIndex="04" prompt="DPC" description="Enable/Disable Downstream Port Containment" size="1" offset="0x02D3" depex="Sif( PciePortCfg_21 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_21 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 22/DPC" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortEDPC_21" varstoreIndex="04" prompt="EDPC" description="Enable/Disable Rootport extensions for Downstream Port Containment" size="1" offset="0x02EB" depex="Sif( PciePortCfg_21 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_21 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 22/EDPC" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortURE_21" varstoreIndex="04" prompt="  URR" description="PCI Express Unsupported Request Reporting Enable/Disable." size="1" offset="0x013B" depex="Sif( PciePortCfg_21 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_21 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 22/  URR" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortFEE_21" varstoreIndex="04" prompt="  FER" description="PCI Express Device Fatal Error Reporting Enable/Disable." size="1" offset="0x0153" depex="Sif( PciePortCfg_21 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_21 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 22/  FER" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortNFE_21" varstoreIndex="04" prompt="  NFER" description="PCI Express Device Non-Fatal Error Reporting Enable/Disable." size="1" offset="0x016B" depex="Sif( PciePortCfg_21 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_21 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 22/  NFER" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortCEE_21" varstoreIndex="04" prompt="  CER" description="PCI Express Device Correctable Error Reporting Enable/Disable." size="1" offset="0x0183" depex="Sif( PciePortCfg_21 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_21 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 22/  CER" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortCTD_21" varstoreIndex="04" prompt="  CTO" description="PCI Express Completion Timer TO Enable/Disable." size="1" offset="0x019B" depex="Sif( PciePortCfg_21 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_21 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 22/  CTO" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortSFE_21" varstoreIndex="04" prompt="  SEFE" description="Root PCI Express System Error on Fatal Error Enable/Disable." size="1" offset="0x01CB" depex="Sif( PciePortCfg_21 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_21 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 22/  SEFE" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortSNE_21" varstoreIndex="04" prompt="  SENFE" description="Root PCI Express System Error on Non-Fatal Error Enable/Disable." size="1" offset="0x01E3" depex="Sif( PciePortCfg_21 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_21 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 22/  SENFE" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortSCE_21" varstoreIndex="04" prompt="  SECE" description="Root PCI Express System Error on Correctable Error Enable/Disable." size="1" offset="0x01FB" depex="Sif( PciePortCfg_21 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_21 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 22/  SECE" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortPMCE_21" varstoreIndex="04" prompt="  PME SCI" description="PCI Express PME SCI Enable/Disable." size="1" offset="0x0213" depex="Sif( PciePortCfg_21 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_21 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 22/  PME SCI" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortHPE_21" varstoreIndex="04" prompt="  Hot Plug" description="PCI Express Hot Plug Enable/Disable." size="1" offset="0x022B" depex="Sif( PciePortCfg_21 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_21 _EQU_ 0x0 ) _AND_ Gif( PcieRootPortSI_21 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 22/  Hot Plug" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortAER_21" varstoreIndex="04" prompt="  Advanced Error Reporting" description="Advanced Error Reporting Enable/Disable." size="1" offset="0x0243" depex="Sif( PciePortCfg_21 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_21 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 22/  Advanced Error Reporting" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortSpeed_21" varstoreIndex="04" prompt="PCIe Speed" description="Configure PCIe Speed" size="1" offset="0x025B" depex="Sif( PciePortCfg_21 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_21 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 22/PCIe Speed" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Auto" value="0x0"/>
				<option text="Gen1" value="0x1"/>
				<option text="Gen2" value="0x2"/>
				<option text="Gen3" value="0x3"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortTHS_21" varstoreIndex="04" prompt="  Transmitter Half Swing" description="Transmitter Half Swing Enable/Disable." size="1" offset="0x0273" depex="Sif( PciePortCfg_21 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_21 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 22/  Transmitter Half Swing" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="PcieDetectTimeoutMs_21" varstoreIndex="04" prompt="Detect Timeout" description="The number of milliseconds reference code will wait for link to exit Detect state for enabled ports before assuming there is no device and potentially disabling the port." size="2" offset="0x03C0" depex="Sif( PciePortCfg_21 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_21 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 22/Detect Timeout" default="0x0000" CurrentVal="0x0000" min="0x0" max="0xFFFF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PcieExtraBusRsvd_21" varstoreIndex="04" prompt="Extra Bus Reserved" description="Extra Bus Reserved (0-7) for bridges behind this Root Bridge." size="1" offset="0x0525" depex="Sif( PciePortCfg_21 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_21 _EQU_ 0x0 ) _AND_ Sif( DiscreteTbtSupport _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 22/Extra Bus Reserved" default="0x00" CurrentVal="0x00" min="0x0" max="0x7" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PcieMemRsvd_21" varstoreIndex="04" prompt="Reserved Memory" description="Reserved Memory for this Root Bridge (1-20) MB" size="2" offset="0x0552" depex="Sif( PciePortCfg_21 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_21 _EQU_ 0x0 ) _AND_ Sif( DiscreteTbtSupport _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 22/Reserved Memory" default="0x000A" CurrentVal="0x000A" min="0x1" max="0x14" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PcieIoRsvd_21" varstoreIndex="04" prompt="Reserved I/O" description="Reserved I/O (4K/8K/12K/16K/20K) Range for this Root Bridge." size="1" offset="0x056D" depex="Sif( PciePortCfg_21 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_21 _EQU_ 0x0 ) _AND_ Sif( DiscreteTbtSupport _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 22/Reserved I/O" default="0x04" CurrentVal="0x04" min="0x4" max="0x14" step="0x4"/>
		<!-- PCH PCIe LTR Configuration -->
		<knob  type="scalar" setupType="oneof" name="PchPcieLtrEnable_21" varstoreIndex="04" prompt="LTR" description="PCH PCIE Latency Reporting Enable/Disable" size="1" offset="0x041B" depex="Sif( PciePortCfg_21 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_21 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 22/LTR" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchPcieSnoopLatencyOverrideMode_21" varstoreIndex="04" prompt="  Snoop Latency Override" description="Snoop Latency Override for PCH PCIE.  Disabled: Disable override.  Manual: Manually enter override values.  Auto (default): Maintain default BIOS flow." size="1" offset="0x044B" depex="Sif( PciePortCfg_21 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_21 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_21 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 22/  Snoop Latency Override" default="0x02" CurrentVal="0x02">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Manual" value="0x1"/>
				<option text="Auto" value="0x2"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="PchPcieSnoopLatencyOverrideValue_21" varstoreIndex="04" prompt="    Snoop Latency Value" description="LTR Snoop Latency value of PCH PCIE" size="2" offset="0x04C0" depex="Sif( PciePortCfg_21 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_21 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_21 _EQU_ 0 ) _AND_ Sif( PchPcieSnoopLatencyOverrideMode_21 _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 22/    Snoop Latency Value" default="0x003C" CurrentVal="0x003C" min="0x0" max="0x3FF" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="PchPcieSnoopLatencyOverrideMultiplier_21" varstoreIndex="04" prompt="    Snoop Latency Multiplier" description="LTR Snoop Latency Multiplier of PCH PCIE" size="1" offset="0x0463" depex="Sif( PciePortCfg_21 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_21 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_21 _EQU_ 0 ) _AND_ Sif( PchPcieSnoopLatencyOverrideMode_21 _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 22/    Snoop Latency Multiplier" default="0x02" CurrentVal="0x02">
			<options>
				<option text="1 ns" value="0x0"/>
				<option text="32 ns" value="0x1"/>
				<option text="1024 ns" value="0x2"/>
				<option text="32768 ns" value="0x3"/>
				<option text="1048576 ns" value="0x4"/>
				<option text="33554432 ns" value="0x5"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchPcieNonSnoopLatencyOverrideMode_21" varstoreIndex="04" prompt="  Non Snoop Latency Override" description="Non Snoop Latency Override for PCH PCIE.  Disabled: Disable override.  Manual: Manually enter override values.  Auto (default): Maintain default BIOS flow." size="1" offset="0x047B" depex="Sif( PciePortCfg_21 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_21 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_21 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 22/  Non Snoop Latency Override" default="0x02" CurrentVal="0x02">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Manual" value="0x1"/>
				<option text="Auto" value="0x2"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="PchPcieNonSnoopLatencyOverrideValue_21" varstoreIndex="04" prompt="    Non Snoop Latency Value" description="LTR Non Snoop Latency value of PCH PCIE" size="2" offset="0x04F0" depex="Sif( PciePortCfg_21 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_21 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_21 _EQU_ 0 ) _AND_ Sif( PchPcieNonSnoopLatencyOverrideMode_21 _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 22/    Non Snoop Latency Value" default="0x003C" CurrentVal="0x003C" min="0x0" max="0x3FF" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="PchPcieNonSnoopLatencyOverrideMultiplier_21" varstoreIndex="04" prompt="    Non Snoop Latency Multiplier" description="LTR Non Snoop Latency Multiplier of PCH PCIE" size="1" offset="0x0493" depex="Sif( PciePortCfg_21 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_21 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_21 _EQU_ 0 ) _AND_ Sif( PchPcieNonSnoopLatencyOverrideMode_21 _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 22/    Non Snoop Latency Multiplier" default="0x02" CurrentVal="0x02">
			<options>
				<option text="1 ns" value="0x0"/>
				<option text="32 ns" value="0x1"/>
				<option text="1024 ns" value="0x2"/>
				<option text="32768 ns" value="0x3"/>
				<option text="1048576 ns" value="0x4"/>
				<option text="33554432 ns" value="0x5"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchPcieForceLtrOverride_21" varstoreIndex="04" prompt="  Force LTR Override" description="Force LTR Override for PCH PCIE.  Disabled: LTR override values will not be forced.  Enable: LTR override values will be forced and LTR messages from the device will be ignored." size="1" offset="0x050B" depex="Sif( PciePortCfg_21 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_21 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_21 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 22/  Force LTR Override" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchPcieLtrConfigLock_21" varstoreIndex="04" prompt="LTR Lock" description="PCIE LTR Configuration Lock" size="1" offset="0x0433" depex="Sif( PciePortCfg_21 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_21 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 22/LTR Lock" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchPcieDmiL1Edm_21" varstoreIndex="04" prompt="Root port Enable/Disable Dmi L1 Entry Disable Mask" description="This option enables or disables dmi l1 entry disable mask " size="1" offset="0x03FF" depex="Sif( PciePortCfg_21 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_21 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 22/Root port Enable/Disable Dmi L1 Entry Disable Mask" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Platform-POR" value="0x0"/>
				<option text="Enabled" value="0x1"/>
				<option text="Disabled" value="0x2"/>
			</options>
		</knob>
		<!-- Form: PCI Express Root Port 23 -->
		<knob  type="scalar" setupType="oneof" name="PcieRootPortEn_22" varstoreIndex="04" prompt="PCI Express Root Port 23" description="Control the PCI Express Root Port." size="1" offset="0x010C" depex="Sif( PciePortCfg_22 _NEQ_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 23/PCI Express Root Port 23" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortGen2PllL1CgDisable_22" varstoreIndex="04" prompt="Disable Gen2 Pll Shutdown and L1 Controller Power gating " description="When Enabled, disables Gen2 PLL Shutdown and L1 Controller power gating, Enable this option if using Titan Ridge A0/Alpine Ridge thunderbolt controller " size="1" offset="0x03DD" depex="Sif( PciePortCfg_22 _NEQ_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 23/Disable Gen2 Pll Shutdown and L1 Controller Power gating " default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieTopology_22" varstoreIndex="04" prompt="  Topology" description="Identify the SATA Topology if it is Default or ISATA or Flex or DirectConnect or M2" size="1" offset="0x037C" depex="Sif( PciePortCfg_22 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_22 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 23/  Topology" default="0x05" CurrentVal="0x05">
			<options>
				<option text="Board specific" value="0x5"/>
				<option text="Unknown" value="0x0"/>
				<option text="x1" value="0x1"/>
				<option text="x4" value="0x2"/>
				<option text="Sata Express" value="0x3"/>
				<option text="M2" value="0x4"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortSI_22" varstoreIndex="04" prompt="Connection Type" description="Built-In: a built-in device is connected to this rootport. SlotImplemented bit will be clear. Slot: this rootport connects to user-accessible slot. SlotImplemented bit will be set." size="1" offset="0x0394" depex="Sif( PciePortCfg_22 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_22 _EQU_ 0x0 ) _AND_ Gif( PcieRootPortHPE_22 _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 23/Connection Type" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Built-in" value="0x0"/>
				<option text="Slot" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortAspm_22" varstoreIndex="04" prompt="ASPM 22" description="Automatically enable ASPM based on reported capabilities and known issues." size="1" offset="0x0124" depex="Sif( PciePortCfg_22 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_22 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 23/ASPM 22" default="0x04" CurrentVal="0x04">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="L0s" value="0x1"/>
				<option text="L1" value="0x2"/>
				<option text="L0sL1" value="0x3"/>
				<option text="Auto" value="0x4"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortL1SubStates_22" varstoreIndex="04" prompt="L1 Substates" description="PCI Express L1 Substates settings." size="1" offset="0x028C" depex="Sif( PciePortCfg_22 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_22 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 23/L1 Substates" default="0x02" CurrentVal="0x02">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="L1.1" value="0x1"/>
				<option text="L1.1 n L1.2" value="0x2"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortEqPh3Method_22" varstoreIndex="04" prompt="Gen3 Eq Phase3 Method" description="PCIe Gen3 Equalization Phase 3 Method" size="1" offset="0x0304" depex="Sif( PciePortCfg_22 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_22 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 23/Gen3 Eq Phase3 Method" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Hardware" value="0x1"/>
				<option text="Static Coeff." value="0x4"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="PcieRootPortUptp_22" varstoreIndex="04" prompt="UPTP" description="Upstream Port Transmitter Preset" size="1" offset="0x031C" depex="Sif( PciePortCfg_22 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_22 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 23/UPTP" default="0x05" CurrentVal="0x05" min="0x0" max="0xA" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PcieRootPortDptp_22" varstoreIndex="04" prompt="DPTP" description="Downstream Port Transmitter Preset" size="1" offset="0x0334" depex="Sif( PciePortCfg_22 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_22 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 23/DPTP" default="0x07" CurrentVal="0x07" min="0x0" max="0xA" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortACS_22" varstoreIndex="04" prompt="ACS" description="Enable/Disable Access Control Services Extended Capability" size="1" offset="0x02A4" depex="Sif( PciePortCfg_22 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_22 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 23/ACS" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortPTM_22" varstoreIndex="04" prompt="PTM" description="Enable/Disable Precision Time Measurement" size="1" offset="0x02BC" depex="Sif( PciePortCfg_22 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_22 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 23/PTM" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortDPC_22" varstoreIndex="04" prompt="DPC" description="Enable/Disable Downstream Port Containment" size="1" offset="0x02D4" depex="Sif( PciePortCfg_22 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_22 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 23/DPC" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortEDPC_22" varstoreIndex="04" prompt="EDPC" description="Enable/Disable Rootport extensions for Downstream Port Containment" size="1" offset="0x02EC" depex="Sif( PciePortCfg_22 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_22 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 23/EDPC" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortURE_22" varstoreIndex="04" prompt="  URR" description="PCI Express Unsupported Request Reporting Enable/Disable." size="1" offset="0x013C" depex="Sif( PciePortCfg_22 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_22 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 23/  URR" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortFEE_22" varstoreIndex="04" prompt="  FER" description="PCI Express Device Fatal Error Reporting Enable/Disable." size="1" offset="0x0154" depex="Sif( PciePortCfg_22 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_22 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 23/  FER" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortNFE_22" varstoreIndex="04" prompt="  NFER" description="PCI Express Device Non-Fatal Error Reporting Enable/Disable." size="1" offset="0x016C" depex="Sif( PciePortCfg_22 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_22 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 23/  NFER" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortCEE_22" varstoreIndex="04" prompt="  CER" description="PCI Express Device Correctable Error Reporting Enable/Disable." size="1" offset="0x0184" depex="Sif( PciePortCfg_22 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_22 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 23/  CER" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortCTD_22" varstoreIndex="04" prompt="  CTO" description="PCI Express Completion Timer TO Enable/Disable." size="1" offset="0x019C" depex="Sif( PciePortCfg_22 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_22 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 23/  CTO" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortSFE_22" varstoreIndex="04" prompt="  SEFE" description="Root PCI Express System Error on Fatal Error Enable/Disable." size="1" offset="0x01CC" depex="Sif( PciePortCfg_22 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_22 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 23/  SEFE" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortSNE_22" varstoreIndex="04" prompt="  SENFE" description="Root PCI Express System Error on Non-Fatal Error Enable/Disable." size="1" offset="0x01E4" depex="Sif( PciePortCfg_22 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_22 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 23/  SENFE" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortSCE_22" varstoreIndex="04" prompt="  SECE" description="Root PCI Express System Error on Correctable Error Enable/Disable." size="1" offset="0x01FC" depex="Sif( PciePortCfg_22 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_22 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 23/  SECE" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortPMCE_22" varstoreIndex="04" prompt="  PME SCI" description="PCI Express PME SCI Enable/Disable." size="1" offset="0x0214" depex="Sif( PciePortCfg_22 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_22 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 23/  PME SCI" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortHPE_22" varstoreIndex="04" prompt="  Hot Plug" description="PCI Express Hot Plug Enable/Disable." size="1" offset="0x022C" depex="Sif( PciePortCfg_22 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_22 _EQU_ 0x0 ) _AND_ Gif( PcieRootPortSI_22 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 23/  Hot Plug" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortAER_22" varstoreIndex="04" prompt="  Advanced Error Reporting" description="Advanced Error Reporting Enable/Disable." size="1" offset="0x0244" depex="Sif( PciePortCfg_22 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_22 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 23/  Advanced Error Reporting" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortSpeed_22" varstoreIndex="04" prompt="PCIe Speed" description="Configure PCIe Speed" size="1" offset="0x025C" depex="Sif( PciePortCfg_22 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_22 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 23/PCIe Speed" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Auto" value="0x0"/>
				<option text="Gen1" value="0x1"/>
				<option text="Gen2" value="0x2"/>
				<option text="Gen3" value="0x3"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortTHS_22" varstoreIndex="04" prompt="  Transmitter Half Swing" description="Transmitter Half Swing Enable/Disable." size="1" offset="0x0274" depex="Sif( PciePortCfg_22 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_22 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 23/  Transmitter Half Swing" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="PcieDetectTimeoutMs_22" varstoreIndex="04" prompt="Detect Timeout" description="The number of milliseconds reference code will wait for link to exit Detect state for enabled ports before assuming there is no device and potentially disabling the port." size="2" offset="0x03C2" depex="Sif( PciePortCfg_22 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_22 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 23/Detect Timeout" default="0x0000" CurrentVal="0x0000" min="0x0" max="0xFFFF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PcieExtraBusRsvd_22" varstoreIndex="04" prompt="Extra Bus Reserved" description="Extra Bus Reserved (0-7) for bridges behind this Root Bridge." size="1" offset="0x0526" depex="Sif( PciePortCfg_22 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_22 _EQU_ 0x0 ) _AND_ Sif( DiscreteTbtSupport _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 23/Extra Bus Reserved" default="0x00" CurrentVal="0x00" min="0x0" max="0x7" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PcieMemRsvd_22" varstoreIndex="04" prompt="Reserved Memory" description="Reserved Memory for this Root Bridge (1-20) MB" size="2" offset="0x0554" depex="Sif( PciePortCfg_22 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_22 _EQU_ 0x0 ) _AND_ Sif( DiscreteTbtSupport _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 23/Reserved Memory" default="0x000A" CurrentVal="0x000A" min="0x1" max="0x14" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PcieIoRsvd_22" varstoreIndex="04" prompt="Reserved I/O" description="Reserved I/O (4K/8K/12K/16K/20K) Range for this Root Bridge." size="1" offset="0x056E" depex="Sif( PciePortCfg_22 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_22 _EQU_ 0x0 ) _AND_ Sif( DiscreteTbtSupport _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 23/Reserved I/O" default="0x04" CurrentVal="0x04" min="0x4" max="0x14" step="0x4"/>
		<!-- PCH PCIe LTR Configuration -->
		<knob  type="scalar" setupType="oneof" name="PchPcieLtrEnable_22" varstoreIndex="04" prompt="LTR" description="PCH PCIE Latency Reporting Enable/Disable" size="1" offset="0x041C" depex="Sif( PciePortCfg_22 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_22 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 23/LTR" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchPcieSnoopLatencyOverrideMode_22" varstoreIndex="04" prompt="  Snoop Latency Override" description="Snoop Latency Override for PCH PCIE.  Disabled: Disable override.  Manual: Manually enter override values.  Auto (default): Maintain default BIOS flow." size="1" offset="0x044C" depex="Sif( PciePortCfg_22 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_22 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_22 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 23/  Snoop Latency Override" default="0x02" CurrentVal="0x02">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Manual" value="0x1"/>
				<option text="Auto" value="0x2"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="PchPcieSnoopLatencyOverrideValue_22" varstoreIndex="04" prompt="    Snoop Latency Value" description="LTR Snoop Latency value of PCH PCIE" size="2" offset="0x04C2" depex="Sif( PciePortCfg_22 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_22 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_22 _EQU_ 0 ) _AND_ Sif( PchPcieSnoopLatencyOverrideMode_22 _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 23/    Snoop Latency Value" default="0x003C" CurrentVal="0x003C" min="0x0" max="0x3FF" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="PchPcieSnoopLatencyOverrideMultiplier_22" varstoreIndex="04" prompt="    Snoop Latency Multiplier" description="LTR Snoop Latency Multiplier of PCH PCIE" size="1" offset="0x0464" depex="Sif( PciePortCfg_22 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_22 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_22 _EQU_ 0 ) _AND_ Sif( PchPcieSnoopLatencyOverrideMode_22 _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 23/    Snoop Latency Multiplier" default="0x02" CurrentVal="0x02">
			<options>
				<option text="1 ns" value="0x0"/>
				<option text="32 ns" value="0x1"/>
				<option text="1024 ns" value="0x2"/>
				<option text="32768 ns" value="0x3"/>
				<option text="1048576 ns" value="0x4"/>
				<option text="33554432 ns" value="0x5"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchPcieNonSnoopLatencyOverrideMode_22" varstoreIndex="04" prompt="  Non Snoop Latency Override" description="Non Snoop Latency Override for PCH PCIE.  Disabled: Disable override.  Manual: Manually enter override values.  Auto (default): Maintain default BIOS flow." size="1" offset="0x047C" depex="Sif( PciePortCfg_22 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_22 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_22 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 23/  Non Snoop Latency Override" default="0x02" CurrentVal="0x02">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Manual" value="0x1"/>
				<option text="Auto" value="0x2"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="PchPcieNonSnoopLatencyOverrideValue_22" varstoreIndex="04" prompt="    Non Snoop Latency Value" description="LTR Non Snoop Latency value of PCH PCIE" size="2" offset="0x04F2" depex="Sif( PciePortCfg_22 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_22 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_22 _EQU_ 0 ) _AND_ Sif( PchPcieNonSnoopLatencyOverrideMode_22 _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 23/    Non Snoop Latency Value" default="0x003C" CurrentVal="0x003C" min="0x0" max="0x3FF" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="PchPcieNonSnoopLatencyOverrideMultiplier_22" varstoreIndex="04" prompt="    Non Snoop Latency Multiplier" description="LTR Non Snoop Latency Multiplier of PCH PCIE" size="1" offset="0x0494" depex="Sif( PciePortCfg_22 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_22 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_22 _EQU_ 0 ) _AND_ Sif( PchPcieNonSnoopLatencyOverrideMode_22 _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 23/    Non Snoop Latency Multiplier" default="0x02" CurrentVal="0x02">
			<options>
				<option text="1 ns" value="0x0"/>
				<option text="32 ns" value="0x1"/>
				<option text="1024 ns" value="0x2"/>
				<option text="32768 ns" value="0x3"/>
				<option text="1048576 ns" value="0x4"/>
				<option text="33554432 ns" value="0x5"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchPcieForceLtrOverride_22" varstoreIndex="04" prompt="  Force LTR Override" description="Force LTR Override for PCH PCIE.  Disabled: LTR override values will not be forced.  Enable: LTR override values will be forced and LTR messages from the device will be ignored." size="1" offset="0x050C" depex="Sif( PciePortCfg_22 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_22 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_22 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 23/  Force LTR Override" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchPcieLtrConfigLock_22" varstoreIndex="04" prompt="LTR Lock" description="PCIE LTR Configuration Lock" size="1" offset="0x0434" depex="Sif( PciePortCfg_22 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_22 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 23/LTR Lock" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchPcieDmiL1Edm_22" varstoreIndex="04" prompt="Root port Enable/Disable Dmi L1 Entry Disable Mask" description="This option enables or disables dmi l1 entry disable mask " size="1" offset="0x0400" depex="Sif( PciePortCfg_22 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_22 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 23/Root port Enable/Disable Dmi L1 Entry Disable Mask" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Platform-POR" value="0x0"/>
				<option text="Enabled" value="0x1"/>
				<option text="Disabled" value="0x2"/>
			</options>
		</knob>
		<!-- Form: PCI Express Root Port 24 -->
		<knob  type="scalar" setupType="oneof" name="PcieRootPortEn_23" varstoreIndex="04" prompt="PCI Express Root Port 24" description="Control the PCI Express Root Port." size="1" offset="0x010D" depex="Sif( PciePortCfg_23 _NEQ_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 24/PCI Express Root Port 24" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortGen2PllL1CgDisable_23" varstoreIndex="04" prompt="Disable Gen2 Pll Shutdown and L1 Controller Power gating " description="When Enabled, disables Gen2 PLL Shutdown and L1 Controller power gating, Enable this option if using Titan Ridge A0/Alpine Ridge thunderbolt controller " size="1" offset="0x03DE" depex="Sif( PciePortCfg_23 _NEQ_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 24/Disable Gen2 Pll Shutdown and L1 Controller Power gating " default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieTopology_23" varstoreIndex="04" prompt="  Topology" description="Identify the SATA Topology if it is Default or ISATA or Flex or DirectConnect or M2" size="1" offset="0x037D" depex="Sif( PciePortCfg_23 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_23 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 24/  Topology" default="0x05" CurrentVal="0x05">
			<options>
				<option text="Board specific" value="0x5"/>
				<option text="Unknown" value="0x0"/>
				<option text="x1" value="0x1"/>
				<option text="x4" value="0x2"/>
				<option text="Sata Express" value="0x3"/>
				<option text="M2" value="0x4"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortSI_23" varstoreIndex="04" prompt="Connection Type" description="Built-In: a built-in device is connected to this rootport. SlotImplemented bit will be clear. Slot: this rootport connects to user-accessible slot. SlotImplemented bit will be set." size="1" offset="0x0395" depex="Sif( PciePortCfg_23 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_23 _EQU_ 0x0 ) _AND_ Gif( PcieRootPortHPE_23 _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 24/Connection Type" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Built-in" value="0x0"/>
				<option text="Slot" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortAspm_23" varstoreIndex="04" prompt="ASPM 23" description="Automatically enable ASPM based on reported capabilities and known issues." size="1" offset="0x0125" depex="Sif( PciePortCfg_23 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_23 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 24/ASPM 23" default="0x04" CurrentVal="0x04">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="L0s" value="0x1"/>
				<option text="L1" value="0x2"/>
				<option text="L0sL1" value="0x3"/>
				<option text="Auto" value="0x4"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortL1SubStates_23" varstoreIndex="04" prompt="L1 Substates" description="PCI Express L1 Substates settings." size="1" offset="0x028D" depex="Sif( PciePortCfg_23 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_23 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 24/L1 Substates" default="0x02" CurrentVal="0x02">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="L1.1" value="0x1"/>
				<option text="L1.1 n L1.2" value="0x2"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortEqPh3Method_23" varstoreIndex="04" prompt="Gen3 Eq Phase3 Method" description="PCIe Gen3 Equalization Phase 3 Method" size="1" offset="0x0305" depex="Sif( PciePortCfg_23 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_23 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 24/Gen3 Eq Phase3 Method" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Hardware" value="0x1"/>
				<option text="Static Coeff." value="0x4"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="PcieRootPortUptp_23" varstoreIndex="04" prompt="UPTP" description="Upstream Port Transmitter Preset" size="1" offset="0x031D" depex="Sif( PciePortCfg_23 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_23 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 24/UPTP" default="0x05" CurrentVal="0x05" min="0x0" max="0xA" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PcieRootPortDptp_23" varstoreIndex="04" prompt="DPTP" description="Downstream Port Transmitter Preset" size="1" offset="0x0335" depex="Sif( PciePortCfg_23 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_23 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 24/DPTP" default="0x07" CurrentVal="0x07" min="0x0" max="0xA" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortACS_23" varstoreIndex="04" prompt="ACS" description="Enable/Disable Access Control Services Extended Capability" size="1" offset="0x02A5" depex="Sif( PciePortCfg_23 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_23 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 24/ACS" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortPTM_23" varstoreIndex="04" prompt="PTM" description="Enable/Disable Precision Time Measurement" size="1" offset="0x02BD" depex="Sif( PciePortCfg_23 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_23 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 24/PTM" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortDPC_23" varstoreIndex="04" prompt="DPC" description="Enable/Disable Downstream Port Containment" size="1" offset="0x02D5" depex="Sif( PciePortCfg_23 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_23 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 24/DPC" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortEDPC_23" varstoreIndex="04" prompt="EDPC" description="Enable/Disable Rootport extensions for Downstream Port Containment" size="1" offset="0x02ED" depex="Sif( PciePortCfg_23 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_23 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 24/EDPC" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortURE_23" varstoreIndex="04" prompt="  URR" description="PCI Express Unsupported Request Reporting Enable/Disable." size="1" offset="0x013D" depex="Sif( PciePortCfg_23 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_23 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 24/  URR" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortFEE_23" varstoreIndex="04" prompt="  FER" description="PCI Express Device Fatal Error Reporting Enable/Disable." size="1" offset="0x0155" depex="Sif( PciePortCfg_23 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_23 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 24/  FER" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortNFE_23" varstoreIndex="04" prompt="  NFER" description="PCI Express Device Non-Fatal Error Reporting Enable/Disable." size="1" offset="0x016D" depex="Sif( PciePortCfg_23 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_23 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 24/  NFER" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortCEE_23" varstoreIndex="04" prompt="  CER" description="PCI Express Device Correctable Error Reporting Enable/Disable." size="1" offset="0x0185" depex="Sif( PciePortCfg_23 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_23 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 24/  CER" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortCTD_23" varstoreIndex="04" prompt="  CTO" description="PCI Express Completion Timer TO Enable/Disable." size="1" offset="0x019D" depex="Sif( PciePortCfg_23 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_23 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 24/  CTO" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortSFE_23" varstoreIndex="04" prompt="  SEFE" description="Root PCI Express System Error on Fatal Error Enable/Disable." size="1" offset="0x01CD" depex="Sif( PciePortCfg_23 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_23 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 24/  SEFE" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortSNE_23" varstoreIndex="04" prompt="  SENFE" description="Root PCI Express System Error on Non-Fatal Error Enable/Disable." size="1" offset="0x01E5" depex="Sif( PciePortCfg_23 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_23 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 24/  SENFE" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortSCE_23" varstoreIndex="04" prompt="  SECE" description="Root PCI Express System Error on Correctable Error Enable/Disable." size="1" offset="0x01FD" depex="Sif( PciePortCfg_23 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_23 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 24/  SECE" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortPMCE_23" varstoreIndex="04" prompt="  PME SCI" description="PCI Express PME SCI Enable/Disable." size="1" offset="0x0215" depex="Sif( PciePortCfg_23 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_23 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 24/  PME SCI" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortHPE_23" varstoreIndex="04" prompt="  Hot Plug" description="PCI Express Hot Plug Enable/Disable." size="1" offset="0x022D" depex="Sif( PciePortCfg_23 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_23 _EQU_ 0x0 ) _AND_ Gif( PcieRootPortSI_23 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 24/  Hot Plug" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortAER_23" varstoreIndex="04" prompt="  Advanced Error Reporting" description="Advanced Error Reporting Enable/Disable." size="1" offset="0x0245" depex="Sif( PciePortCfg_23 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_23 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 24/  Advanced Error Reporting" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortSpeed_23" varstoreIndex="04" prompt="PCIe Speed" description="Configure PCIe Speed" size="1" offset="0x025D" depex="Sif( PciePortCfg_23 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_23 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 24/PCIe Speed" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Auto" value="0x0"/>
				<option text="Gen1" value="0x1"/>
				<option text="Gen2" value="0x2"/>
				<option text="Gen3" value="0x3"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieRootPortTHS_23" varstoreIndex="04" prompt="  Transmitter Half Swing" description="Transmitter Half Swing Enable/Disable." size="1" offset="0x0275" depex="Sif( PciePortCfg_23 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_23 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 24/  Transmitter Half Swing" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="PcieDetectTimeoutMs_23" varstoreIndex="04" prompt="Detect Timeout" description="The number of milliseconds reference code will wait for link to exit Detect state for enabled ports before assuming there is no device and potentially disabling the port." size="2" offset="0x03C4" depex="Sif( PciePortCfg_23 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_23 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 24/Detect Timeout" default="0x0000" CurrentVal="0x0000" min="0x0" max="0xFFFF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PcieExtraBusRsvd_23" varstoreIndex="04" prompt="Extra Bus Reserved" description="Extra Bus Reserved (0-7) for bridges behind this Root Bridge." size="1" offset="0x0527" depex="Sif( PciePortCfg_23 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_23 _EQU_ 0x0 ) _AND_ Sif( DiscreteTbtSupport _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 24/Extra Bus Reserved" default="0x00" CurrentVal="0x00" min="0x0" max="0x7" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PcieMemRsvd_23" varstoreIndex="04" prompt="Reserved Memory" description="Reserved Memory for this Root Bridge (1-20) MB" size="2" offset="0x0556" depex="Sif( PciePortCfg_23 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_23 _EQU_ 0x0 ) _AND_ Sif( DiscreteTbtSupport _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 24/Reserved Memory" default="0x000A" CurrentVal="0x000A" min="0x1" max="0x14" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PcieIoRsvd_23" varstoreIndex="04" prompt="Reserved I/O" description="Reserved I/O (4K/8K/12K/16K/20K) Range for this Root Bridge." size="1" offset="0x056F" depex="Sif( PciePortCfg_23 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_23 _EQU_ 0x0 ) _AND_ Sif( DiscreteTbtSupport _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 24/Reserved I/O" default="0x04" CurrentVal="0x04" min="0x4" max="0x14" step="0x4"/>
		<!-- PCH PCIe LTR Configuration -->
		<knob  type="scalar" setupType="oneof" name="PchPcieLtrEnable_23" varstoreIndex="04" prompt="LTR" description="PCH PCIE Latency Reporting Enable/Disable" size="1" offset="0x041D" depex="Sif( PciePortCfg_23 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_23 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 24/LTR" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchPcieSnoopLatencyOverrideMode_23" varstoreIndex="04" prompt="  Snoop Latency Override" description="Snoop Latency Override for PCH PCIE.  Disabled: Disable override.  Manual: Manually enter override values.  Auto (default): Maintain default BIOS flow." size="1" offset="0x044D" depex="Sif( PciePortCfg_23 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_23 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_23 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 24/  Snoop Latency Override" default="0x02" CurrentVal="0x02">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Manual" value="0x1"/>
				<option text="Auto" value="0x2"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="PchPcieSnoopLatencyOverrideValue_23" varstoreIndex="04" prompt="    Snoop Latency Value" description="LTR Snoop Latency value of PCH PCIE" size="2" offset="0x04C4" depex="Sif( PciePortCfg_23 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_23 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_23 _EQU_ 0 ) _AND_ Sif( PchPcieSnoopLatencyOverrideMode_23 _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 24/    Snoop Latency Value" default="0x003C" CurrentVal="0x003C" min="0x0" max="0x3FF" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="PchPcieSnoopLatencyOverrideMultiplier_23" varstoreIndex="04" prompt="    Snoop Latency Multiplier" description="LTR Snoop Latency Multiplier of PCH PCIE" size="1" offset="0x0465" depex="Sif( PciePortCfg_23 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_23 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_23 _EQU_ 0 ) _AND_ Sif( PchPcieSnoopLatencyOverrideMode_23 _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 24/    Snoop Latency Multiplier" default="0x02" CurrentVal="0x02">
			<options>
				<option text="1 ns" value="0x0"/>
				<option text="32 ns" value="0x1"/>
				<option text="1024 ns" value="0x2"/>
				<option text="32768 ns" value="0x3"/>
				<option text="1048576 ns" value="0x4"/>
				<option text="33554432 ns" value="0x5"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchPcieNonSnoopLatencyOverrideMode_23" varstoreIndex="04" prompt="  Non Snoop Latency Override" description="Non Snoop Latency Override for PCH PCIE.  Disabled: Disable override.  Manual: Manually enter override values.  Auto (default): Maintain default BIOS flow." size="1" offset="0x047D" depex="Sif( PciePortCfg_23 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_23 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_23 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 24/  Non Snoop Latency Override" default="0x02" CurrentVal="0x02">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Manual" value="0x1"/>
				<option text="Auto" value="0x2"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="PchPcieNonSnoopLatencyOverrideValue_23" varstoreIndex="04" prompt="    Non Snoop Latency Value" description="LTR Non Snoop Latency value of PCH PCIE" size="2" offset="0x04F4" depex="Sif( PciePortCfg_23 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_23 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_23 _EQU_ 0 ) _AND_ Sif( PchPcieNonSnoopLatencyOverrideMode_23 _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 24/    Non Snoop Latency Value" default="0x003C" CurrentVal="0x003C" min="0x0" max="0x3FF" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="PchPcieNonSnoopLatencyOverrideMultiplier_23" varstoreIndex="04" prompt="    Non Snoop Latency Multiplier" description="LTR Non Snoop Latency Multiplier of PCH PCIE" size="1" offset="0x0495" depex="Sif( PciePortCfg_23 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_23 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_23 _EQU_ 0 ) _AND_ Sif( PchPcieNonSnoopLatencyOverrideMode_23 _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 24/    Non Snoop Latency Multiplier" default="0x02" CurrentVal="0x02">
			<options>
				<option text="1 ns" value="0x0"/>
				<option text="32 ns" value="0x1"/>
				<option text="1024 ns" value="0x2"/>
				<option text="32768 ns" value="0x3"/>
				<option text="1048576 ns" value="0x4"/>
				<option text="33554432 ns" value="0x5"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchPcieForceLtrOverride_23" varstoreIndex="04" prompt="  Force LTR Override" description="Force LTR Override for PCH PCIE.  Disabled: LTR override values will not be forced.  Enable: LTR override values will be forced and LTR messages from the device will be ignored." size="1" offset="0x050D" depex="Sif( PciePortCfg_23 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_23 _EQU_ 0x0 ) _AND_ Sif( PchPcieLtrEnable_23 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 24/  Force LTR Override" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchPcieLtrConfigLock_23" varstoreIndex="04" prompt="LTR Lock" description="PCIE LTR Configuration Lock" size="1" offset="0x0435" depex="Sif( PciePortCfg_23 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_23 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 24/LTR Lock" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchPcieDmiL1Edm_23" varstoreIndex="04" prompt="Root port Enable/Disable Dmi L1 Entry Disable Mask" description="This option enables or disables dmi l1 entry disable mask " size="1" offset="0x0401" depex="Sif( PciePortCfg_23 _NEQ_ 0 ) _AND_ Sif( PcieRootPortEn_23 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCI Express Root Port 24/Root port Enable/Disable Dmi L1 Entry Disable Mask" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Platform-POR" value="0x0"/>
				<option text="Enabled" value="0x1"/>
				<option text="Disabled" value="0x2"/>
			</options>
		</knob>
		<!-- Form: Platform-POR - clock is assigned to PCIe port or LAN according to board layout. Enabled - keep clock enabledeven if unused. Disabled - Disable clock. -->
		<knob  type="scalar" setupType="oneof" name="PchPcieClockUsageOverride_0" varstoreIndex="04" prompt="Clock0 assignment" description="Platform-POR - clock is assigned to PCIe port or LAN according to board layout. Enabled - keep clock enabledeven if unused. Disabled - Disable clock." size="1" offset="0x00D6" depex="TRUE" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCIE clocks/Clock0 assignment" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Platform-POR" value="0x0"/>
				<option text="Enabled" value="0x1"/>
				<option text="Disabled" value="0x2"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchPcieClkReqSupport_0" varstoreIndex="04" prompt="ClkReq for Clock0" description="Platform-POR - CLKREQ signal is assigned to CLKSRC according to board layout. Disabled - CLKREQ will not be used." size="1" offset="0x00E6" depex="TRUE" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCIE clocks/ClkReq for Clock0" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Platform-POR" value="0x0"/>
				<option text="Disabled" value="0xFF"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchPcieClockUsageOverride_1" varstoreIndex="04" prompt="Clock1 assignment" description="Platform-POR - clock is assigned to PCIe port or LAN according to board layout. Enabled - keep clock enabledeven if unused. Disabled - Disable clock." size="1" offset="0x00D7" depex="TRUE" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCIE clocks/Clock1 assignment" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Platform-POR" value="0x0"/>
				<option text="Enabled" value="0x1"/>
				<option text="Disabled" value="0x2"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchPcieClkReqSupport_1" varstoreIndex="04" prompt="ClkReq for Clock1" description="Platform-POR - CLKREQ signal is assigned to CLKSRC according to board layout. Disabled - CLKREQ will not be used." size="1" offset="0x00E7" depex="TRUE" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCIE clocks/ClkReq for Clock1" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Platform-POR" value="0x0"/>
				<option text="Disabled" value="0xFF"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchPcieClockUsageOverride_2" varstoreIndex="04" prompt="Clock2 assignment" description="Platform-POR - clock is assigned to PCIe port or LAN according to board layout. Enabled - keep clock enabledeven if unused. Disabled - Disable clock." size="1" offset="0x00D8" depex="TRUE" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCIE clocks/Clock2 assignment" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Platform-POR" value="0x0"/>
				<option text="Enabled" value="0x1"/>
				<option text="Disabled" value="0x2"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchPcieClkReqSupport_2" varstoreIndex="04" prompt="ClkReq for Clock2" description="Platform-POR - CLKREQ signal is assigned to CLKSRC according to board layout. Disabled - CLKREQ will not be used." size="1" offset="0x00E8" depex="TRUE" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCIE clocks/ClkReq for Clock2" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Platform-POR" value="0x0"/>
				<option text="Disabled" value="0xFF"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchPcieClockUsageOverride_3" varstoreIndex="04" prompt="Clock3 assignment" description="Platform-POR - clock is assigned to PCIe port or LAN according to board layout. Enabled - keep clock enabledeven if unused. Disabled - Disable clock." size="1" offset="0x00D9" depex="TRUE" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCIE clocks/Clock3 assignment" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Platform-POR" value="0x0"/>
				<option text="Enabled" value="0x1"/>
				<option text="Disabled" value="0x2"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchPcieClkReqSupport_3" varstoreIndex="04" prompt="ClkReq for Clock3" description="Platform-POR - CLKREQ signal is assigned to CLKSRC according to board layout. Disabled - CLKREQ will not be used." size="1" offset="0x00E9" depex="TRUE" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCIE clocks/ClkReq for Clock3" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Platform-POR" value="0x0"/>
				<option text="Disabled" value="0xFF"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchPcieClockUsageOverride_4" varstoreIndex="04" prompt="Clock4 assignment" description="Platform-POR - clock is assigned to PCIe port or LAN according to board layout. Enabled - keep clock enabledeven if unused. Disabled - Disable clock." size="1" offset="0x00DA" depex="TRUE" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCIE clocks/Clock4 assignment" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Platform-POR" value="0x0"/>
				<option text="Enabled" value="0x1"/>
				<option text="Disabled" value="0x2"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchPcieClkReqSupport_4" varstoreIndex="04" prompt="ClkReq for Clock4" description="Platform-POR - CLKREQ signal is assigned to CLKSRC according to board layout. Disabled - CLKREQ will not be used." size="1" offset="0x00EA" depex="TRUE" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCIE clocks/ClkReq for Clock4" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Platform-POR" value="0x0"/>
				<option text="Disabled" value="0xFF"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchPcieClockUsageOverride_5" varstoreIndex="04" prompt="Clock5 assignment" description="Platform-POR - clock is assigned to PCIe port or LAN according to board layout. Enabled - keep clock enabledeven if unused. Disabled - Disable clock." size="1" offset="0x00DB" depex="TRUE" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCIE clocks/Clock5 assignment" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Platform-POR" value="0x0"/>
				<option text="Enabled" value="0x1"/>
				<option text="Disabled" value="0x2"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchPcieClkReqSupport_5" varstoreIndex="04" prompt="ClkReq for Clock5" description="Platform-POR - CLKREQ signal is assigned to CLKSRC according to board layout. Disabled - CLKREQ will not be used." size="1" offset="0x00EB" depex="TRUE" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCIE clocks/ClkReq for Clock5" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Platform-POR" value="0x0"/>
				<option text="Disabled" value="0xFF"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchPcieClockUsageOverride_6" varstoreIndex="04" prompt="Clock6 assignment" description="Platform-POR - clock is assigned to PCIe port or LAN according to board layout. Enabled - keep clock enabledeven if unused. Disabled - Disable clock." size="1" offset="0x00DC" depex="Sif( PlatformType _EQU_ 0x2 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCIE clocks/Clock6 assignment" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Platform-POR" value="0x0"/>
				<option text="Enabled" value="0x1"/>
				<option text="Disabled" value="0x2"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchPcieClkReqSupport_6" varstoreIndex="04" prompt="ClkReq for Clock6" description="Platform-POR - CLKREQ signal is assigned to CLKSRC according to board layout. Disabled - CLKREQ will not be used." size="1" offset="0x00EC" depex="Sif( PlatformType _EQU_ 0x2 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCIE clocks/ClkReq for Clock6" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Platform-POR" value="0x0"/>
				<option text="Disabled" value="0xFF"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchPcieClockUsageOverride_7" varstoreIndex="04" prompt="Clock7 assignment" description="Platform-POR - clock is assigned to PCIe port or LAN according to board layout. Enabled - keep clock enabledeven if unused. Disabled - Disable clock." size="1" offset="0x00DD" depex="Sif( PlatformType _EQU_ 0x2 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCIE clocks/Clock7 assignment" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Platform-POR" value="0x0"/>
				<option text="Enabled" value="0x1"/>
				<option text="Disabled" value="0x2"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchPcieClkReqSupport_7" varstoreIndex="04" prompt="ClkReq for Clock7" description="Platform-POR - CLKREQ signal is assigned to CLKSRC according to board layout. Disabled - CLKREQ will not be used." size="1" offset="0x00ED" depex="Sif( PlatformType _EQU_ 0x2 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCIE clocks/ClkReq for Clock7" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Platform-POR" value="0x0"/>
				<option text="Disabled" value="0xFF"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchPcieClockUsageOverride_8" varstoreIndex="04" prompt="Clock8 assignment" description="Platform-POR - clock is assigned to PCIe port or LAN according to board layout. Enabled - keep clock enabledeven if unused. Disabled - Disable clock." size="1" offset="0x00DE" depex="Sif( PlatformType _EQU_ 0x2 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCIE clocks/Clock8 assignment" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Platform-POR" value="0x0"/>
				<option text="Enabled" value="0x1"/>
				<option text="Disabled" value="0x2"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchPcieClkReqSupport_8" varstoreIndex="04" prompt="ClkReq for Clock8" description="Platform-POR - CLKREQ signal is assigned to CLKSRC according to board layout. Disabled - CLKREQ will not be used." size="1" offset="0x00EE" depex="Sif( PlatformType _EQU_ 0x2 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCIE clocks/ClkReq for Clock8" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Platform-POR" value="0x0"/>
				<option text="Disabled" value="0xFF"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchPcieClockUsageOverride_9" varstoreIndex="04" prompt="Clock9 assignment" description="Platform-POR - clock is assigned to PCIe port or LAN according to board layout. Enabled - keep clock enabledeven if unused. Disabled - Disable clock." size="1" offset="0x00DF" depex="Sif( PlatformType _EQU_ 0x2 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCIE clocks/Clock9 assignment" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Platform-POR" value="0x0"/>
				<option text="Enabled" value="0x1"/>
				<option text="Disabled" value="0x2"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchPcieClkReqSupport_9" varstoreIndex="04" prompt="ClkReq for Clock9" description="Platform-POR - CLKREQ signal is assigned to CLKSRC according to board layout. Disabled - CLKREQ will not be used." size="1" offset="0x00EF" depex="Sif( PlatformType _EQU_ 0x2 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCIE clocks/ClkReq for Clock9" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Platform-POR" value="0x0"/>
				<option text="Disabled" value="0xFF"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchPcieClockUsageOverride_10" varstoreIndex="04" prompt="Clock10 assignment" description="Platform-POR - clock is assigned to PCIe port or LAN according to board layout. Enabled - keep clock enabledeven if unused. Disabled - Disable clock." size="1" offset="0x00E0" depex="Sif( PlatformType _EQU_ 0x2 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCIE clocks/Clock10 assignment" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Platform-POR" value="0x0"/>
				<option text="Enabled" value="0x1"/>
				<option text="Disabled" value="0x2"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchPcieClkReqSupport_10" varstoreIndex="04" prompt="ClkReq for Clock10" description="Platform-POR - CLKREQ signal is assigned to CLKSRC according to board layout. Disabled - CLKREQ will not be used." size="1" offset="0x00F0" depex="Sif( PlatformType _EQU_ 0x2 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCIE clocks/ClkReq for Clock10" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Platform-POR" value="0x0"/>
				<option text="Disabled" value="0xFF"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchPcieClockUsageOverride_11" varstoreIndex="04" prompt="Clock11 assignment" description="Platform-POR - clock is assigned to PCIe port or LAN according to board layout. Enabled - keep clock enabledeven if unused. Disabled - Disable clock." size="1" offset="0x00E1" depex="Sif( PlatformType _EQU_ 0x2 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCIE clocks/Clock11 assignment" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Platform-POR" value="0x0"/>
				<option text="Enabled" value="0x1"/>
				<option text="Disabled" value="0x2"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchPcieClkReqSupport_11" varstoreIndex="04" prompt="ClkReq for Clock11" description="Platform-POR - CLKREQ signal is assigned to CLKSRC according to board layout. Disabled - CLKREQ will not be used." size="1" offset="0x00F1" depex="Sif( PlatformType _EQU_ 0x2 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCIE clocks/ClkReq for Clock11" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Platform-POR" value="0x0"/>
				<option text="Disabled" value="0xFF"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchPcieClockUsageOverride_12" varstoreIndex="04" prompt="Clock12 assignment" description="Platform-POR - clock is assigned to PCIe port or LAN according to board layout. Enabled - keep clock enabledeven if unused. Disabled - Disable clock." size="1" offset="0x00E2" depex="Sif( PlatformType _EQU_ 0x2 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCIE clocks/Clock12 assignment" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Platform-POR" value="0x0"/>
				<option text="Enabled" value="0x1"/>
				<option text="Disabled" value="0x2"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchPcieClkReqSupport_12" varstoreIndex="04" prompt="ClkReq for Clock12" description="Platform-POR - CLKREQ signal is assigned to CLKSRC according to board layout. Disabled - CLKREQ will not be used." size="1" offset="0x00F2" depex="Sif( PlatformType _EQU_ 0x2 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCIE clocks/ClkReq for Clock12" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Platform-POR" value="0x0"/>
				<option text="Disabled" value="0xFF"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchPcieClockUsageOverride_13" varstoreIndex="04" prompt="Clock13 assignment" description="Platform-POR - clock is assigned to PCIe port or LAN according to board layout. Enabled - keep clock enabledeven if unused. Disabled - Disable clock." size="1" offset="0x00E3" depex="Sif( PlatformType _EQU_ 0x2 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCIE clocks/Clock13 assignment" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Platform-POR" value="0x0"/>
				<option text="Enabled" value="0x1"/>
				<option text="Disabled" value="0x2"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchPcieClkReqSupport_13" varstoreIndex="04" prompt="ClkReq for Clock13" description="Platform-POR - CLKREQ signal is assigned to CLKSRC according to board layout. Disabled - CLKREQ will not be used." size="1" offset="0x00F3" depex="Sif( PlatformType _EQU_ 0x2 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCIE clocks/ClkReq for Clock13" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Platform-POR" value="0x0"/>
				<option text="Disabled" value="0xFF"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchPcieClockUsageOverride_14" varstoreIndex="04" prompt="Clock14 assignment" description="Platform-POR - clock is assigned to PCIe port or LAN according to board layout. Enabled - keep clock enabledeven if unused. Disabled - Disable clock." size="1" offset="0x00E4" depex="Sif( PlatformType _EQU_ 0x2 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCIE clocks/Clock14 assignment" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Platform-POR" value="0x0"/>
				<option text="Enabled" value="0x1"/>
				<option text="Disabled" value="0x2"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchPcieClkReqSupport_14" varstoreIndex="04" prompt="ClkReq for Clock14" description="Platform-POR - CLKREQ signal is assigned to CLKSRC according to board layout. Disabled - CLKREQ will not be used." size="1" offset="0x00F4" depex="Sif( PlatformType _EQU_ 0x2 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCIE clocks/ClkReq for Clock14" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Platform-POR" value="0x0"/>
				<option text="Disabled" value="0xFF"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchPcieClockUsageOverride_15" varstoreIndex="04" prompt="Clock15 assignment" description="Platform-POR - clock is assigned to PCIe port or LAN according to board layout. Enabled - keep clock enabledeven if unused. Disabled - Disable clock." size="1" offset="0x00E5" depex="Sif( PlatformType _EQU_ 0x2 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCIE clocks/Clock15 assignment" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Platform-POR" value="0x0"/>
				<option text="Enabled" value="0x1"/>
				<option text="Disabled" value="0x2"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchPcieClkReqSupport_15" varstoreIndex="04" prompt="ClkReq for Clock15" description="Platform-POR - CLKREQ signal is assigned to CLKSRC according to board layout. Disabled - CLKREQ will not be used." size="1" offset="0x00F5" depex="Sif( PlatformType _EQU_ 0x2 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/PCI Express Configuration/PCIE clocks/ClkReq for Clock15" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Platform-POR" value="0x0"/>
				<option text="Disabled" value="0xFF"/>
			</options>
		</knob>
		<!-- Form: HD Audio Configuration -->
		<!-- HD Audio Subsystem Configuration Settings -->
		<knob  type="scalar" setupType="oneof" name="PchHdAudio" varstoreIndex="04" prompt="HD Audio" description="Control Detection of the HD-Audio device.    Disabled - HDA will be unconditionally disabled    Enabled - HDA will be unconditionally enabled." size="1" offset="0x0570" depex="Sif( PlatformFlavor _EQU_ 0x4 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/HD Audio Configuration/HD Audio" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchHdAudioDsp" varstoreIndex="04" prompt=" Audio DSP" description="Enable/Disable Audio DSP." size="1" offset="0x0571" depex="Sif( PlatformFlavor _EQU_ 0x4 ) _AND_ Sif( PchHdAudio _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/HD Audio Configuration/ Audio DSP" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchHdAudioDspUaaCompliance" varstoreIndex="04" prompt=" Audio DSP Compliance Mode" description="Specifies DSP enabled system compliance:  1. Non-UAA (IntelSST driver support only - CC_040100)  2. UAA (HD Audio Inbox or IntelSST driver support - CC_040380)    Note: NHLT (DMIC/BT/I2S configuration) is published for non-UAA only." size="1" offset="0x0572" depex="Sif( PlatformFlavor _EQU_ 0x4 ) _AND_ Sif( PchHdAudio _EQU_ 0x0 ) _AND_ Sif( PchHdAudioDsp _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/HD Audio Configuration/ Audio DSP Compliance Mode" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Non-UAA (IntelSST)" value="0x0"/>
				<option text="UAA (HDA Inbox/IntelSST)" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchHdAudioLinkMode" varstoreIndex="04" prompt=" Audio Link Mode" description="Selects link mode: Intel HD Audio link, SSP (I2S) or SoundWire.  Interfaces enabled:  1) HDA: HDA-Link[SDI0-1], DMIC[0-1]  2) I2S: SSP[0-2], DMIC[0-1]  3) SNDW: SNDW[1-4]  4) Advanced: Allows to enable each interface separately.  Note: DMIC link is required to publish DMIC endpoint configuration in NHLT. SSP link is required to publish I2S/BT endpoint configuration in NHLT.  " size="1" offset="0x0575" depex="Sif( PlatformFlavor _EQU_ 0x4 ) _AND_ Sif( PchHdAudio _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/HD Audio Configuration/ Audio Link Mode" default="0x00" CurrentVal="0x00">
			<options>
				<option text="HD Audio Link" value="0x0"/>
				<option text="SSP (I2S)" value="0x1"/>
				<option text="SoundWire" value="0x2"/>
				<option text="Advanced Link Config" value="0x3"/>
			</options>
		</knob>
		<!--  Advanced Link Configuration::  -->
		<knob type="scalar" setupType="checkbox" name="PchHdAudioLinkConfig_0" varstoreIndex="04" prompt="  HDA Link" description="Muxed interfaces:  1) HDA/SSP0  2) HDA[SDI1]/SSP1  3) DMIC0/SNDW4  4) DMIC1/SNDW3  CNL only:  5) HDA/SNDW1  6) SSP1/SNDW2" size="1" offset="0x0576" depex="Sif( PlatformFlavor _EQU_ 0x4 ) _AND_ Sif( PchHdAudio _EQU_ 0x0 ) _AND_ Sif( PchHdAudioLinkMode _NEQ_ 3 ) _AND_ Gif( PchHdAudioLinkConfig_3 _EQU_ 1 OR PchHdAudioLinkConfig_9 _EQU_ 1 ) _AND_ Sif( AudioLinkSupported_0 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/HD Audio Configuration/  HDA Link" default="0x01" CurrentVal="0x01"/>
		<knob type="scalar" setupType="checkbox" name="PchHdAudioLinkConfig_1" varstoreIndex="04" prompt="  DMIC #0" description="Muxed interfaces:  1) HDA/SSP0  2) HDA[SDI1]/SSP1  3) DMIC0/SNDW4  4) DMIC1/SNDW3  CNL only:  5) HDA/SNDW1  6) SSP1/SNDW2" size="1" offset="0x0577" depex="Sif( PlatformFlavor _EQU_ 0x4 ) _AND_ Sif( PchHdAudio _EQU_ 0x0 ) _AND_ Sif( PchHdAudioLinkMode _NEQ_ 3 ) _AND_ Gif( PchHdAudioLinkConfig_12 _EQU_ 1 ) _AND_ Sif( AudioLinkSupported_1 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/HD Audio Configuration/  DMIC #0" default="0x01" CurrentVal="0x01"/>
		<knob type="scalar" setupType="checkbox" name="PchHdAudioLinkConfig_2" varstoreIndex="04" prompt="  DMIC #1" description="Muxed interfaces:  1) HDA/SSP0  2) HDA[SDI1]/SSP1  3) DMIC0/SNDW4  4) DMIC1/SNDW3  CNL only:  5) HDA/SNDW1  6) SSP1/SNDW2" size="1" offset="0x0578" depex="Sif( PlatformFlavor _EQU_ 0x4 ) _AND_ Sif( PchHdAudio _EQU_ 0x0 ) _AND_ Sif( PchHdAudioLinkMode _NEQ_ 3 ) _AND_ Gif( PchHdAudioLinkConfig_11 _EQU_ 1 ) _AND_ Sif( AudioLinkSupported_2 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/HD Audio Configuration/  DMIC #1" default="0x01" CurrentVal="0x01"/>
		<knob type="scalar" setupType="checkbox" name="PchHdAudioLinkConfig_3" varstoreIndex="04" prompt="  SSP #0" description="Muxed interfaces:  1) HDA/SSP0  2) HDA[SDI1]/SSP1  3) DMIC0/SNDW4  4) DMIC1/SNDW3  CNL only:  5) HDA/SNDW1  6) SSP1/SNDW2" size="1" offset="0x0579" depex="Sif( PlatformFlavor _EQU_ 0x4 ) _AND_ Sif( PchHdAudio _EQU_ 0x0 ) _AND_ Sif( PchHdAudioLinkMode _NEQ_ 3 ) _AND_ Gif( PchHdAudioLinkConfig_0 _EQU_ 1 ) _AND_ Sif( AudioLinkSupported_3 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/HD Audio Configuration/  SSP #0" default="0x00" CurrentVal="0x00"/>
		<knob type="scalar" setupType="checkbox" name="PchHdAudioLinkConfig_4" varstoreIndex="04" prompt="  SSP #1" description="Muxed interfaces:  1) HDA/SSP0  2) HDA[SDI1]/SSP1  3) DMIC0/SNDW4  4) DMIC1/SNDW3  CNL only:  5) HDA/SNDW1  6) SSP1/SNDW2" size="1" offset="0x057A" depex="Sif( PlatformFlavor _EQU_ 0x4 ) _AND_ Sif( PchHdAudio _EQU_ 0x0 ) _AND_ Sif( PchHdAudioLinkMode _NEQ_ 3 ) _AND_ Gif( PchHdAudioLinkConfig_10 _EQU_ 1 ) _AND_ Sif( AudioLinkSupported_4 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/HD Audio Configuration/  SSP #1" default="0x00" CurrentVal="0x00"/>
		<knob type="scalar" setupType="checkbox" name="PchHdAudioLinkConfig_5" varstoreIndex="04" prompt="  SSP #2" description="Muxed interfaces:  1) HDA/SSP0  2) HDA[SDI1]/SSP1  3) DMIC0/SNDW4  4) DMIC1/SNDW3  CNL only:  5) HDA/SNDW1  6) SSP1/SNDW2" size="1" offset="0x057B" depex="Sif( PlatformFlavor _EQU_ 0x4 ) _AND_ Sif( PchHdAudio _EQU_ 0x0 ) _AND_ Sif( PchHdAudioLinkMode _NEQ_ 3 ) _AND_ Sif( AudioLinkSupported_5 _EQU_ 0 ) _AND_ Gif( PchCnviPresent _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/HD Audio Configuration/  SSP #2" default="0x00" CurrentVal="0x00"/>
		<knob type="scalar" setupType="checkbox" name="PchHdAudioLinkConfig_6" varstoreIndex="04" prompt="  SSP #3" description="Muxed interfaces:  1) HDA/SSP0  2) HDA[SDI1]/SSP1  3) DMIC0/SNDW4  4) DMIC1/SNDW3  CNL only:  5) HDA/SNDW1  6) SSP1/SNDW2" size="1" offset="0x057C" depex="Sif( PlatformFlavor _EQU_ 0x4 ) _AND_ Sif( PchHdAudio _EQU_ 0x0 ) _AND_ Sif( PchHdAudioLinkMode _NEQ_ 3 ) _AND_ Sif( AudioLinkSupported_6 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/HD Audio Configuration/  SSP #3" default="0x00" CurrentVal="0x00"/>
		<knob type="scalar" setupType="checkbox" name="PchHdAudioLinkConfig_7" varstoreIndex="04" prompt="  SSP #4" description="Muxed interfaces:  1) HDA/SSP0  2) HDA[SDI1]/SSP1  3) DMIC0/SNDW4  4) DMIC1/SNDW3  CNL only:  5) HDA/SNDW1  6) SSP1/SNDW2" size="1" offset="0x057D" depex="Sif( PlatformFlavor _EQU_ 0x4 ) _AND_ Sif( PchHdAudio _EQU_ 0x0 ) _AND_ Sif( PchHdAudioLinkMode _NEQ_ 3 ) _AND_ Sif( AudioLinkSupported_7 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/HD Audio Configuration/  SSP #4" default="0x00" CurrentVal="0x00"/>
		<knob type="scalar" setupType="checkbox" name="PchHdAudioLinkConfig_8" varstoreIndex="04" prompt="  SSP #5" description="Muxed interfaces:  1) HDA/SSP0  2) HDA[SDI1]/SSP1  3) DMIC0/SNDW4  4) DMIC1/SNDW3  CNL only:  5) HDA/SNDW1  6) SSP1/SNDW2" size="1" offset="0x057E" depex="Sif( PlatformFlavor _EQU_ 0x4 ) _AND_ Sif( PchHdAudio _EQU_ 0x0 ) _AND_ Sif( PchHdAudioLinkMode _NEQ_ 3 ) _AND_ Sif( AudioLinkSupported_8 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/HD Audio Configuration/  SSP #5" default="0x00" CurrentVal="0x00"/>
		<knob type="scalar" setupType="checkbox" name="PchHdAudioLinkConfig_9" varstoreIndex="04" prompt="  SNDW #1" description="Muxed interfaces:  1) HDA/SSP0  2) HDA[SDI1]/SSP1  3) DMIC0/SNDW4  4) DMIC1/SNDW3  CNL only:  5) HDA/SNDW1  6) SSP1/SNDW2" size="1" offset="0x057F" depex="Sif( PlatformFlavor _EQU_ 0x4 ) _AND_ Sif( PchHdAudio _EQU_ 0x0 ) _AND_ Sif( PchHdAudioLinkMode _NEQ_ 3 ) _AND_ Gif( PchHdAudioLinkConfig_0 _EQU_ 1 ) _AND_ Sif( AudioLinkSupported_9 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/HD Audio Configuration/  SNDW #1" default="0x00" CurrentVal="0x00"/>
		<knob type="scalar" setupType="checkbox" name="PchHdAudioLinkConfig_10" varstoreIndex="04" prompt="  SNDW #2" description="Muxed interfaces:  1) HDA/SSP0  2) HDA[SDI1]/SSP1  3) DMIC0/SNDW4  4) DMIC1/SNDW3  CNL only:  5) HDA/SNDW1  6) SSP1/SNDW2" size="1" offset="0x0580" depex="Sif( PlatformFlavor _EQU_ 0x4 ) _AND_ Sif( PchHdAudio _EQU_ 0x0 ) _AND_ Sif( PchHdAudioLinkMode _NEQ_ 3 ) _AND_ Gif( PchHdAudioLinkConfig_4 _EQU_ 1 ) _AND_ Sif( AudioLinkSupported_10 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/HD Audio Configuration/  SNDW #2" default="0x00" CurrentVal="0x00"/>
		<knob type="scalar" setupType="checkbox" name="PchHdAudioLinkConfig_11" varstoreIndex="04" prompt="  SNDW #3" description="Muxed interfaces:  1) HDA/SSP0  2) HDA[SDI1]/SSP1  3) DMIC0/SNDW4  4) DMIC1/SNDW3  CNL only:  5) HDA/SNDW1  6) SSP1/SNDW2" size="1" offset="0x0581" depex="Sif( PlatformFlavor _EQU_ 0x4 ) _AND_ Sif( PchHdAudio _EQU_ 0x0 ) _AND_ Sif( PchHdAudioLinkMode _NEQ_ 3 ) _AND_ Gif( PchHdAudioLinkConfig_2 _EQU_ 1 ) _AND_ Sif( AudioLinkSupported_11 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/HD Audio Configuration/  SNDW #3" default="0x00" CurrentVal="0x00"/>
		<knob type="scalar" setupType="checkbox" name="PchHdAudioLinkConfig_12" varstoreIndex="04" prompt="  SNDW #4" description="Muxed interfaces:  1) HDA/SSP0  2) HDA[SDI1]/SSP1  3) DMIC0/SNDW4  4) DMIC1/SNDW3  CNL only:  5) HDA/SNDW1  6) SSP1/SNDW2" size="1" offset="0x0582" depex="Sif( PlatformFlavor _EQU_ 0x4 ) _AND_ Sif( PchHdAudio _EQU_ 0x0 ) _AND_ Sif( PchHdAudioLinkMode _NEQ_ 3 ) _AND_ Gif( PchHdAudioLinkConfig_1 _EQU_ 1 ) _AND_ Sif( AudioLinkSupported_12 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/HD Audio Configuration/  SNDW #4" default="0x00" CurrentVal="0x00"/>
		<knob  type="scalar" setupType="oneof" name="PchHdAudioCodecSelect" varstoreIndex="04" prompt=" HDA-Link Codec Select" description="Selects whether Platform Onboard Codec (single Verb Table installed) or External Codec Kit (multiple Verb Tables installed) will be used." size="1" offset="0x0588" depex="Sif( PlatformFlavor _EQU_ 0x4 ) _AND_ Sif( PchHdAudio _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/HD Audio Configuration/ HDA-Link Codec Select" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Platform Onboard" value="0x0"/>
				<option text="External Kit" value="0x1"/>
			</options>
		</knob>
		<!-- Form: HD Audio Advanced Configuration -->
		<!-- HD Audio Subsystem Advanced Configuration Settings -->
		<knob  type="scalar" setupType="oneof" name="PchHdaIDisplayCodecDisconnect" varstoreIndex="04" prompt="iDisplay Audio Disconnect" description="Disconnects SDI2 signal to hide/disable iDisplay Audio Codec." size="1" offset="0x0573" depex="Sif( PlatformFlavor _EQU_ 0x4 ) _AND_ Sif( PchHdAudio _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/HD Audio Configuration/HD Audio Advanced Configuration/iDisplay Audio Disconnect" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchHdAudioCodecSxWakeCapability" varstoreIndex="04" prompt="Codec Sx Wake Capability" description="Capability to detect wake initiated by a codec in Sx (eg by modem codec)" size="1" offset="0x0586" depex="Sif( PlatformFlavor _EQU_ 0x4 ) _AND_ Sif( PchHdAudio _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/HD Audio Configuration/HD Audio Advanced Configuration/Codec Sx Wake Capability" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchHdAudioPme" varstoreIndex="04" prompt="PME Enable" description="Enables PME wake of HD Audio controller during POST." size="1" offset="0x0574" depex="Sif( PlatformFlavor _EQU_ 0x4 ) _AND_ Sif( PchHdAudio _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/HD Audio Configuration/HD Audio Advanced Configuration/PME Enable" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchHdAudioSndwBufferRcomp" varstoreIndex="04" prompt="SoundWire Buffer RCOMP Setting" description="GPIO buffer RCOMP adjustment for Soundwire Clock interfaces.  1. non-ACT - 50 Ohm driver impedance when bus topology does not have the external AC termination.  2. ACT - 8 Ohm driver impedance when bus topology has the external AC termination." size="1" offset="0x0587" depex="Sif( PlatformFlavor _EQU_ 0x4 ) _AND_ Sif( PchHdAudio _EQU_ 0x0 ) _AND_ Gif( ( PchHdAudioLinkMode _NEQ_ 2 OR ( PchHdAudioLinkMode _EQU_ 3 AND ( PchHdAudioLinkConfig_9 _EQU_ 1 OR PchHdAudioLinkConfig_10 _EQU_ 1 ) ) ) )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/HD Audio Configuration/HD Audio Advanced Configuration/SoundWire Buffer RCOMP Setting" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Non-ACT Topology" value="0x0"/>
				<option text="ACT Topology" value="0x1"/>
			</options>
		</knob>
		<!-- Statically Switchable BCLK Clock Frequency Configuration::  -->
		<knob  type="scalar" setupType="oneof" name="PchHdaHdAudioLinkFreq" varstoreIndex="04" prompt=" HD Audio Link Frequency" description="Selects HD Audio Link frequency.  Applicable only if HDA codec supports selected frequency." size="1" offset="0x0583" depex="Sif( PlatformFlavor _EQU_ 0x4 ) _AND_ Sif( PchHdAudio _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/HD Audio Configuration/HD Audio Advanced Configuration/ HD Audio Link Frequency" default="0x02" CurrentVal="0x02">
			<options>
				<option text="6 MHz" value="0x0"/>
				<option text="12 MHz" value="0x1"/>
				<option text="24 MHz" value="0x2"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchHdaIDisplayLinkFreq" varstoreIndex="04" prompt=" iDisplay Audio Link Frequency" description="Selects iDisplay Link frequency." size="1" offset="0x0584" depex="Sif( PlatformFlavor _EQU_ 0x4 ) _AND_ Sif( PchHdAudio _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/HD Audio Configuration/HD Audio Advanced Configuration/ iDisplay Audio Link Frequency" default="0x04" CurrentVal="0x04">
			<options>
				<option text="48 MHz" value="0x3"/>
				<option text="96 MHz" value="0x4"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchHdaIDisplayLinkTmode" varstoreIndex="04" prompt=" iDisplay Audio Link T-Mode" description="Indicates whether SDI is operating in 1T, 2T (CNL)." size="1" offset="0x0585" depex="Sif( PlatformFlavor _EQU_ 0x4 ) _AND_ Sif( PchHdAudio _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/HD Audio Configuration/HD Audio Advanced Configuration/ iDisplay Audio Link T-Mode" default="0x00" CurrentVal="0x00">
			<options>
				<option text="2T Mode" value="0x0"/>
				<option text="1T Mode" value="0x1"/>
			</options>
		</knob>
		<!-- Form: HD Audio DSP Features Configuration -->
		<!-- HD Audio Subsystem Features Configuration (ACPI) -->
		<!-- Audio DSP NHLT Endpoints Configuration::  -->
		<knob  type="scalar" setupType="oneof" name="PchHdAudioNhltEndpointDmic" varstoreIndex="04" prompt=" DMIC" description="Selects DMIC to expose in NHLT ACPI table  " size="1" offset="0x058A" depex="Sif( PlatformFlavor _EQU_ 0x4 ) _AND_ Sif( PchHdAudio _EQU_ 0x0 ) _AND_ Sif( PchHdAudioDsp _EQU_ 0x0 ) _AND_ Gif( PchHdAudioDspUaaCompliance _NEQ_ 0x0 ) _AND_ Gif( PchHdAudioLinkMode _EQU_ 2 OR ( PchHdAudioLinkMode _EQU_ 3 AND PchHdAudioLinkConfig_1 _EQU_ 0 AND PchHdAudioLinkConfig_2 _EQU_ 0 ) )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/HD Audio Configuration/HD Audio DSP Features Configuration/ DMIC" default="0x02" CurrentVal="0x02">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="1 Mic Array" value="0x3"/>
				<option text="2 Mic Array" value="0x1"/>
				<option text="4 Mic Array" value="0x2"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchHdAudioNhltEndpointBluetooth" varstoreIndex="04" prompt=" Bluetooth" description="Enables/Disables Bluetooth Endpoint in NHLT ACPI table  " size="1" offset="0x058B" depex="Sif( PlatformFlavor _EQU_ 0x4 ) _AND_ Sif( PchHdAudio _EQU_ 0x0 ) _AND_ Sif( PchHdAudioDsp _EQU_ 0x0 ) _AND_ Gif( PchHdAudioDspUaaCompliance _NEQ_ 0x0 ) _AND_ Gif( PchHdAudioLinkMode _EQU_ 0 OR PchHdAudioLinkMode _EQU_ 2 OR ( PchHdAudioLinkMode _EQU_ 3 AND PchHdAudioLinkConfig_3 _EQU_ 0 AND PchHdAudioLinkConfig_4 _EQU_ 0 AND PchHdAudioLinkConfig_5 _EQU_ 0 ) )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/HD Audio Configuration/HD Audio DSP Features Configuration/ Bluetooth" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchHdAudioNhltEndpointI2s" varstoreIndex="04" prompt=" I2S" description="Enables/Disables I2S Endpoint in NHLT ACPI table.  " size="1" offset="0x058C" depex="Sif( PlatformFlavor _EQU_ 0x4 ) _AND_ Sif( PchHdAudio _EQU_ 0x0 ) _AND_ Sif( PchHdAudioDsp _EQU_ 0x0 ) _AND_ Gif( PchHdAudioDspUaaCompliance _NEQ_ 0x0 ) _AND_ Gif( PchHdAudioLinkMode _EQU_ 0 OR PchHdAudioLinkMode _EQU_ 2 OR ( PchHdAudioLinkMode _EQU_ 3 AND PchHdAudioLinkConfig_3 _EQU_ 0 AND PchHdAudioLinkConfig_4 _EQU_ 0 AND PchHdAudioLinkConfig_5 _EQU_ 0 ) )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/HD Audio Configuration/HD Audio DSP Features Configuration/ I2S" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchHdAudioI2sCodecSelect" varstoreIndex="04" prompt=" I2S Codec Select" description="Selects I2S Audio Codec.  Note regarding JD pin muxing:  -[CNL/CFL U/Y] SerialIo UART0  -[CFL S] SATA DevSlp  must be disabled to enable external I2S codec." size="1" offset="0x0589" depex="Sif( PlatformFlavor _EQU_ 0x4 ) _AND_ Sif( PchHdAudio _EQU_ 0x0 ) _AND_ Sif( PchHdAudioDsp _EQU_ 0x0 ) _AND_ Gif( PchHdAudioDspUaaCompliance _NEQ_ 0x0 ) _AND_ Sif( PchHdAudioNhltEndpointI2s _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/HD Audio Configuration/HD Audio DSP Features Configuration/ I2S Codec Select" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Realtek ALC274" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchHdAudioNhltDefaultFlow" varstoreIndex="04" prompt=" NHLT Default Flow" description="If set to zero new flow is enabled in other cases default flow." size="1" offset="0x06F9" depex="Sif( PlatformFlavor _EQU_ 0x4 ) _AND_ Sif( PchHdAudio _EQU_ 0x0 ) _AND_ Sif( PchHdAudioDsp _EQU_ 0x0 ) _AND_ Gif( PchHdAudioDspUaaCompliance _NEQ_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/HD Audio Configuration/HD Audio DSP Features Configuration/ NHLT Default Flow" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<!-- Audio DSP Feature Support::  -->
		<knob type="scalar" setupType="checkbox" name="PchHdAudioFeature_0" varstoreIndex="04" prompt=" WoV (Wake on Voice)" description="Enables/Disables DSP Feature.  Bitmask structure:  [BIT0] - WoV  [BIT1] - BT Sideband  [BIT2] - Codec based VAD  [BIT5] - BT Intel HFP  [BIT6] - BT Intel A2DP  [BIT7] - DSP based speech pre-processing disabled (for Intel WoV mode)  [BIT8] - WoV Mode: Intel WoV / Windows Voice Activation for Cortana" size="1" offset="0x058D" depex="Sif( PlatformFlavor _EQU_ 0x4 ) _AND_ Sif( PchHdAudio _EQU_ 0x0 ) _AND_ Sif( PchHdAudioDsp _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/HD Audio Configuration/HD Audio DSP Features Configuration/ WoV (Wake on Voice)" default="0x00" CurrentVal="0x00"/>
		<knob type="scalar" setupType="checkbox" name="PchHdAudioFeature_1" varstoreIndex="04" prompt=" Bluetooth Sideband" description="Enables/Disables DSP Feature.  Bitmask structure:  [BIT0] - WoV  [BIT1] - BT Sideband  [BIT2] - Codec based VAD  [BIT5] - BT Intel HFP  [BIT6] - BT Intel A2DP  [BIT7] - DSP based speech pre-processing disabled (for Intel WoV mode)  [BIT8] - WoV Mode: Intel WoV / Windows Voice Activation for Cortana" size="1" offset="0x058E" depex="Sif( PlatformFlavor _EQU_ 0x4 ) _AND_ Sif( PchHdAudio _EQU_ 0x0 ) _AND_ Sif( PchHdAudioDsp _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/HD Audio Configuration/HD Audio DSP Features Configuration/ Bluetooth Sideband" default="0x00" CurrentVal="0x00"/>
		<knob type="scalar" setupType="checkbox" name="PchHdAudioFeature_5" varstoreIndex="04" prompt=" BT Intel HFP" description="Enables/Disables DSP Feature.  Bitmask structure:  [BIT0] - WoV  [BIT1] - BT Sideband  [BIT2] - Codec based VAD  [BIT5] - BT Intel HFP  [BIT6] - BT Intel A2DP  [BIT7] - DSP based speech pre-processing disabled (for Intel WoV mode)  [BIT8] - WoV Mode: Intel WoV / Windows Voice Activation for Cortana" size="1" offset="0x0592" depex="Sif( PlatformFlavor _EQU_ 0x4 ) _AND_ Sif( PchHdAudio _EQU_ 0x0 ) _AND_ Sif( PchHdAudioDsp _EQU_ 0x0 ) _AND_ Gif( PchHdAudioFeature_1 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/HD Audio Configuration/HD Audio DSP Features Configuration/ BT Intel HFP" default="0x00" CurrentVal="0x00"/>
		<knob type="scalar" setupType="checkbox" name="PchHdAudioFeature_6" varstoreIndex="04" prompt=" BT Intel A2DP" description="Enables/Disables DSP Feature.  Bitmask structure:  [BIT0] - WoV  [BIT1] - BT Sideband  [BIT2] - Codec based VAD  [BIT5] - BT Intel HFP  [BIT6] - BT Intel A2DP  [BIT7] - DSP based speech pre-processing disabled (for Intel WoV mode)  [BIT8] - WoV Mode: Intel WoV / Windows Voice Activation for Cortana" size="1" offset="0x0593" depex="Sif( PlatformFlavor _EQU_ 0x4 ) _AND_ Sif( PchHdAudio _EQU_ 0x0 ) _AND_ Sif( PchHdAudioDsp _EQU_ 0x0 ) _AND_ Gif( PchHdAudioFeature_1 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/HD Audio Configuration/HD Audio DSP Features Configuration/ BT Intel A2DP" default="0x00" CurrentVal="0x00"/>
		<knob type="scalar" setupType="checkbox" name="PchHdAudioFeature_2" varstoreIndex="04" prompt=" Codec based VAD" description="Enables/Disables DSP Feature.  Bitmask structure:  [BIT0] - WoV  [BIT1] - BT Sideband  [BIT2] - Codec based VAD  [BIT5] - BT Intel HFP  [BIT6] - BT Intel A2DP  [BIT7] - DSP based speech pre-processing disabled (for Intel WoV mode)  [BIT8] - WoV Mode: Intel WoV / Windows Voice Activation for Cortana" size="1" offset="0x058F" depex="Sif( PlatformFlavor _EQU_ 0x4 ) _AND_ Sif( PchHdAudio _EQU_ 0x0 ) _AND_ Sif( PchHdAudioDsp _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/HD Audio Configuration/HD Audio DSP Features Configuration/ Codec based VAD" default="0x00" CurrentVal="0x00"/>
		<knob type="scalar" setupType="checkbox" name="PchHdAudioFeature_7" varstoreIndex="04" prompt=" DSP based Speech   Pre-Processing Disabled" description="Enables/Disables DSP Feature.  Bitmask structure:  [BIT0] - WoV  [BIT1] - BT Sideband  [BIT2] - Codec based VAD  [BIT5] - BT Intel HFP  [BIT6] - BT Intel A2DP  [BIT7] - DSP based speech pre-processing disabled (for Intel WoV mode)  [BIT8] - WoV Mode: Intel WoV / Windows Voice Activation for Cortana" size="1" offset="0x0594" depex="Sif( PlatformFlavor _EQU_ 0x4 ) _AND_ Sif( PchHdAudio _EQU_ 0x0 ) _AND_ Sif( PchHdAudioDsp _EQU_ 0x0 ) _AND_ Gif( PchHdAudioFeature_8 _EQU_ 0x1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/HD Audio Configuration/HD Audio DSP Features Configuration/ DSP based Speech   Pre-Processing Disabled" default="0x00" CurrentVal="0x00"/>
		<knob  type="scalar" setupType="oneof" name="PchHdAudioFeature_8" varstoreIndex="04" prompt=" Voice Activity Detection" description="Enables/Disables DSP Feature.  Bitmask structure:  [BIT0] - WoV  [BIT1] - BT Sideband  [BIT2] - Codec based VAD  [BIT5] - BT Intel HFP  [BIT6] - BT Intel A2DP  [BIT7] - DSP based speech pre-processing disabled (for Intel WoV mode)  [BIT8] - WoV Mode: Intel WoV / Windows Voice Activation for Cortana" size="1" offset="0x0595" depex="Sif( PlatformFlavor _EQU_ 0x4 ) _AND_ Sif( PchHdAudio _EQU_ 0x0 ) _AND_ Sif( PchHdAudioDsp _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/HD Audio Configuration/HD Audio DSP Features Configuration/ Voice Activity Detection" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Intel Wake on Voice" value="0x0"/>
				<option text="Windows 10 Voice Activation" value="0x1"/>
			</options>
		</knob>
		<!-- Audio DSP Pre/Post-Processing Module Support::  -->
		<knob type="scalar" setupType="checkbox" name="PchHdAudioPostProcessingMod_0" varstoreIndex="04" prompt=" Waves Post-process" description="Enables/Disables 3rd Party Processing Module Support (identified by GUID).  WoV must be enabled as a feature first to select relevant WoV IP." size="1" offset="0x0596" depex="Sif( PlatformFlavor _EQU_ 0x4 ) _AND_ Sif( PchHdAudio _EQU_ 0x0 ) _AND_ Sif( PchHdAudioDsp _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/HD Audio Configuration/HD Audio DSP Features Configuration/ Waves Post-process" default="0x00" CurrentVal="0x00"/>
		<knob type="scalar" setupType="checkbox" name="PchHdAudioPostProcessingMod_1" varstoreIndex="04" prompt=" DTS" description="Enables/Disables 3rd Party Processing Module Support (identified by GUID).  WoV must be enabled as a feature first to select relevant WoV IP." size="1" offset="0x0597" depex="Sif( PlatformFlavor _EQU_ 0x4 ) _AND_ Sif( PchHdAudio _EQU_ 0x0 ) _AND_ Sif( PchHdAudioDsp _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/HD Audio Configuration/HD Audio DSP Features Configuration/ DTS" default="0x00" CurrentVal="0x00"/>
		<knob type="scalar" setupType="checkbox" name="PchHdAudioPostProcessingMod_2" varstoreIndex="04" prompt=" IntelSST Speech" description="Enables/Disables 3rd Party Processing Module Support (identified by GUID).  WoV must be enabled as a feature first to select relevant WoV IP." size="1" offset="0x0598" depex="Sif( PlatformFlavor _EQU_ 0x4 ) _AND_ Sif( PchHdAudio _EQU_ 0x0 ) _AND_ Sif( PchHdAudioDsp _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/HD Audio Configuration/HD Audio DSP Features Configuration/ IntelSST Speech" default="0x00" CurrentVal="0x00"/>
		<knob type="scalar" setupType="checkbox" name="PchHdAudioPostProcessingMod_3" varstoreIndex="04" prompt=" Dolby" description="Enables/Disables 3rd Party Processing Module Support (identified by GUID).  WoV must be enabled as a feature first to select relevant WoV IP." size="1" offset="0x0599" depex="Sif( PlatformFlavor _EQU_ 0x4 ) _AND_ Sif( PchHdAudio _EQU_ 0x0 ) _AND_ Sif( PchHdAudioDsp _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/HD Audio Configuration/HD Audio DSP Features Configuration/ Dolby" default="0x00" CurrentVal="0x00"/>
		<knob type="scalar" setupType="checkbox" name="PchHdAudioPostProcessingMod_4" varstoreIndex="04" prompt=" Waves Pre-process" description="Enables/Disables 3rd Party Processing Module Support (identified by GUID).  WoV must be enabled as a feature first to select relevant WoV IP." size="1" offset="0x059A" depex="Sif( PlatformFlavor _EQU_ 0x4 ) _AND_ Sif( PchHdAudio _EQU_ 0x0 ) _AND_ Sif( PchHdAudioDsp _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/HD Audio Configuration/HD Audio DSP Features Configuration/ Waves Pre-process" default="0x00" CurrentVal="0x00"/>
		<knob type="scalar" setupType="checkbox" name="PchHdAudioPostProcessingMod_5" varstoreIndex="04" prompt=" Audyssey" description="Enables/Disables 3rd Party Processing Module Support (identified by GUID).  WoV must be enabled as a feature first to select relevant WoV IP." size="1" offset="0x059B" depex="Sif( PlatformFlavor _EQU_ 0x4 ) _AND_ Sif( PchHdAudio _EQU_ 0x0 ) _AND_ Sif( PchHdAudioDsp _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/HD Audio Configuration/HD Audio DSP Features Configuration/ Audyssey" default="0x00" CurrentVal="0x00"/>
		<knob type="scalar" setupType="checkbox" name="PchHdAudioPostProcessingMod_6" varstoreIndex="04" prompt=" Maxim Smart AMP" description="Enables/Disables 3rd Party Processing Module Support (identified by GUID).  WoV must be enabled as a feature first to select relevant WoV IP." size="1" offset="0x059C" depex="Sif( PlatformFlavor _EQU_ 0x4 ) _AND_ Sif( PchHdAudio _EQU_ 0x0 ) _AND_ Sif( PchHdAudioDsp _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/HD Audio Configuration/HD Audio DSP Features Configuration/ Maxim Smart AMP" default="0x00" CurrentVal="0x00"/>
		<knob type="scalar" setupType="checkbox" name="PchHdAudioPostProcessingMod_7" varstoreIndex="04" prompt=" ForteMedia SAMSoft" description="Enables/Disables 3rd Party Processing Module Support (identified by GUID).  WoV must be enabled as a feature first to select relevant WoV IP." size="1" offset="0x059D" depex="Sif( PlatformFlavor _EQU_ 0x4 ) _AND_ Sif( PchHdAudio _EQU_ 0x0 ) _AND_ Sif( PchHdAudioDsp _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/HD Audio Configuration/HD Audio DSP Features Configuration/ ForteMedia SAMSoft" default="0x00" CurrentVal="0x00"/>
		<knob type="scalar" setupType="checkbox" name="PchHdAudioPostProcessingMod_8" varstoreIndex="04" prompt=" Intel WoV" description="Enables/Disables 3rd Party Processing Module Support (identified by GUID).  WoV must be enabled as a feature first to select relevant WoV IP." size="1" offset="0x059E" depex="Sif( PlatformFlavor _EQU_ 0x4 ) _AND_ Sif( PchHdAudio _EQU_ 0x0 ) _AND_ Sif( PchHdAudioDsp _EQU_ 0x0 ) _AND_ Gif( PchHdAudioFeature_0 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/HD Audio Configuration/HD Audio DSP Features Configuration/ Intel WoV" default="0x00" CurrentVal="0x00"/>
		<knob type="scalar" setupType="checkbox" name="PchHdAudioPostProcessingMod_9" varstoreIndex="04" prompt=" Sound Research IP" description="Enables/Disables 3rd Party Processing Module Support (identified by GUID).  WoV must be enabled as a feature first to select relevant WoV IP." size="1" offset="0x059F" depex="Sif( PlatformFlavor _EQU_ 0x4 ) _AND_ Sif( PchHdAudio _EQU_ 0x0 ) _AND_ Sif( PchHdAudioDsp _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/HD Audio Configuration/HD Audio DSP Features Configuration/ Sound Research IP" default="0x00" CurrentVal="0x00"/>
		<knob type="scalar" setupType="checkbox" name="PchHdAudioPostProcessingMod_10" varstoreIndex="04" prompt=" Conexant Pre-Process" description="Enables/Disables 3rd Party Processing Module Support (identified by GUID).  WoV must be enabled as a feature first to select relevant WoV IP." size="1" offset="0x05A0" depex="Sif( PlatformFlavor _EQU_ 0x4 ) _AND_ Sif( PchHdAudio _EQU_ 0x0 ) _AND_ Sif( PchHdAudioDsp _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/HD Audio Configuration/HD Audio DSP Features Configuration/ Conexant Pre-Process" default="0x00" CurrentVal="0x00"/>
		<knob type="scalar" setupType="checkbox" name="PchHdAudioPostProcessingMod_11" varstoreIndex="04" prompt=" Conexant Smart Amp" description="Enables/Disables 3rd Party Processing Module Support (identified by GUID).  WoV must be enabled as a feature first to select relevant WoV IP." size="1" offset="0x05A1" depex="Sif( PlatformFlavor _EQU_ 0x4 ) _AND_ Sif( PchHdAudio _EQU_ 0x0 ) _AND_ Sif( PchHdAudioDsp _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/HD Audio Configuration/HD Audio DSP Features Configuration/ Conexant Smart Amp" default="0x00" CurrentVal="0x00"/>
		<knob type="scalar" setupType="checkbox" name="PchHdAudioPostProcessingMod_12" varstoreIndex="04" prompt=" Realtek Post-Process" description="Enables/Disables 3rd Party Processing Module Support (identified by GUID).  WoV must be enabled as a feature first to select relevant WoV IP." size="1" offset="0x05A2" depex="Sif( PlatformFlavor _EQU_ 0x4 ) _AND_ Sif( PchHdAudio _EQU_ 0x0 ) _AND_ Sif( PchHdAudioDsp _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/HD Audio Configuration/HD Audio DSP Features Configuration/ Realtek Post-Process" default="0x00" CurrentVal="0x00"/>
		<knob type="scalar" setupType="checkbox" name="PchHdAudioPostProcessingMod_13" varstoreIndex="04" prompt=" Realtek Smart Amp" description="Enables/Disables 3rd Party Processing Module Support (identified by GUID).  WoV must be enabled as a feature first to select relevant WoV IP." size="1" offset="0x05A3" depex="Sif( PlatformFlavor _EQU_ 0x4 ) _AND_ Sif( PchHdAudio _EQU_ 0x0 ) _AND_ Sif( PchHdAudioDsp _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/HD Audio Configuration/HD Audio DSP Features Configuration/ Realtek Smart Amp" default="0x00" CurrentVal="0x00"/>
		<knob type="scalar" setupType="checkbox" name="PchHdAudioPostProcessingMod_14" varstoreIndex="04" prompt=" Icepower IP MFX sub module" description="Enables/Disables 3rd Party Processing Module Support (identified by GUID).  WoV must be enabled as a feature first to select relevant WoV IP." size="1" offset="0x05A4" depex="Sif( PlatformFlavor _EQU_ 0x4 ) _AND_ Sif( PchHdAudio _EQU_ 0x0 ) _AND_ Sif( PchHdAudioDsp _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/HD Audio Configuration/HD Audio DSP Features Configuration/ Icepower IP MFX sub module" default="0x00" CurrentVal="0x00"/>
		<knob type="scalar" setupType="checkbox" name="PchHdAudioPostProcessingMod_15" varstoreIndex="04" prompt=" Icepower IP EFX sub module" description="Enables/Disables 3rd Party Processing Module Support (identified by GUID).  WoV must be enabled as a feature first to select relevant WoV IP." size="1" offset="0x05A5" depex="Sif( PlatformFlavor _EQU_ 0x4 ) _AND_ Sif( PchHdAudio _EQU_ 0x0 ) _AND_ Sif( PchHdAudioDsp _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/HD Audio Configuration/HD Audio DSP Features Configuration/ Icepower IP EFX sub module" default="0x00" CurrentVal="0x00"/>
		<knob type="scalar" setupType="checkbox" name="PchHdAudioPostProcessingMod_16" varstoreIndex="04" prompt=" Icepower IP SFX sub module" description="Enables/Disables 3rd Party Processing Module Support (identified by GUID).  WoV must be enabled as a feature first to select relevant WoV IP." size="1" offset="0x05A6" depex="Sif( PlatformFlavor _EQU_ 0x4 ) _AND_ Sif( PchHdAudio _EQU_ 0x0 ) _AND_ Sif( PchHdAudioDsp _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/HD Audio Configuration/HD Audio DSP Features Configuration/ Icepower IP SFX sub module" default="0x00" CurrentVal="0x00"/>
		<knob type="scalar" setupType="checkbox" name="PchHdAudioPostProcessingMod_17" varstoreIndex="04" prompt=" Voice Preprocessing" description="Enables/Disables 3rd Party Processing Module Support (identified by GUID).  WoV must be enabled as a feature first to select relevant WoV IP." size="1" offset="0x05A7" depex="Sif( PlatformFlavor _EQU_ 0x4 ) _AND_ Sif( PchHdAudio _EQU_ 0x0 ) _AND_ Sif( PchHdAudioDsp _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/HD Audio Configuration/HD Audio DSP Features Configuration/ Voice Preprocessing" default="0x00" CurrentVal="0x00"/>
		<knob type="scalar" setupType="checkbox" name="PchHdAudioPostProcessingMod_29" varstoreIndex="04" prompt=" Custom Module ?Alpha?" description="Enables/Disables 3rd Party Processing Module Support (identified by GUID).  WoV must be enabled as a feature first to select relevant WoV IP." size="1" offset="0x05B3" depex="Sif( PlatformFlavor _EQU_ 0x4 ) _AND_ Sif( PchHdAudio _EQU_ 0x0 ) _AND_ Sif( PchHdAudioDsp _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/HD Audio Configuration/HD Audio DSP Features Configuration/ Custom Module ?Alpha?" default="0x00" CurrentVal="0x00"/>
		<knob type="scalar" setupType="string" name="PchHdAudioPostProcessingModCustomGuid1" varstoreIndex="04" prompt=" ?Alpha? GUID:" description="Input hex digit character in aabbccdd-eeff-gghh-iijj-kkllmmnnoopp format." size="72" offset="0x05B6" depex="Sif( PlatformFlavor _EQU_ 0x4 ) _AND_ Sif( PchHdAudio _EQU_ 0x0 ) _AND_ Sif( PchHdAudioDsp _EQU_ 0x0 ) _AND_ Sif( PchHdAudioPostProcessingMod_29 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/HD Audio Configuration/HD Audio DSP Features Configuration/ ?Alpha? GUID:" default="0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" CurrentVal="0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" minsize="0x24" maxsize="0x24"/>
		<knob type="scalar" setupType="checkbox" name="PchHdAudioPostProcessingMod_30" varstoreIndex="04" prompt=" Custom Module ?Beta?" description="Enables/Disables 3rd Party Processing Module Support (identified by GUID).  WoV must be enabled as a feature first to select relevant WoV IP." size="1" offset="0x05B4" depex="Sif( PlatformFlavor _EQU_ 0x4 ) _AND_ Sif( PchHdAudio _EQU_ 0x0 ) _AND_ Sif( PchHdAudioDsp _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/HD Audio Configuration/HD Audio DSP Features Configuration/ Custom Module ?Beta?" default="0x00" CurrentVal="0x00"/>
		<knob type="scalar" setupType="string" name="PchHdAudioPostProcessingModCustomGuid2" varstoreIndex="04" prompt=" ?Beta?  GUID:" description="Input hex digit character in aabbccdd-eeff-gghh-iijj-kkllmmnnoopp format." size="72" offset="0x0600" depex="Sif( PlatformFlavor _EQU_ 0x4 ) _AND_ Sif( PchHdAudio _EQU_ 0x0 ) _AND_ Sif( PchHdAudioDsp _EQU_ 0x0 ) _AND_ Sif( PchHdAudioPostProcessingMod_30 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/HD Audio Configuration/HD Audio DSP Features Configuration/ ?Beta?  GUID:" default="0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" CurrentVal="0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" minsize="0x24" maxsize="0x24"/>
		<knob type="scalar" setupType="checkbox" name="PchHdAudioPostProcessingMod_31" varstoreIndex="04" prompt=" Custom Module ?Gamma?" description="Enables/Disables 3rd Party Processing Module Support (identified by GUID).  WoV must be enabled as a feature first to select relevant WoV IP." size="1" offset="0x05B5" depex="Sif( PlatformFlavor _EQU_ 0x4 ) _AND_ Sif( PchHdAudio _EQU_ 0x0 ) _AND_ Sif( PchHdAudioDsp _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/HD Audio Configuration/HD Audio DSP Features Configuration/ Custom Module ?Gamma?" default="0x00" CurrentVal="0x00"/>
		<knob type="scalar" setupType="string" name="PchHdAudioPostProcessingModCustomGuid3" varstoreIndex="04" prompt=" ?Gamma? GUID:" description="Input hex digit character in aabbccdd-eeff-gghh-iijj-kkllmmnnoopp format." size="72" offset="0x064A" depex="Sif( PlatformFlavor _EQU_ 0x4 ) _AND_ Sif( PchHdAudio _EQU_ 0x0 ) _AND_ Sif( PchHdAudioDsp _EQU_ 0x0 ) _AND_ Sif( PchHdAudioPostProcessingMod_31 _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/HD Audio Configuration/HD Audio DSP Features Configuration/ ?Gamma? GUID:" default="0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" CurrentVal="0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" minsize="0x24" maxsize="0x24"/>
		<!-- Form: Security Configuration -->
		<!-- Security Configuration -->
		<knob  type="scalar" setupType="oneof" name="PchRtcMemoryLock" varstoreIndex="04" prompt="RTC Memory Lock" description="Enable will lock bytes 38h-3Fh in the lower/upper 128-byte bank of RTC RAM" size="1" offset="0x0016" depex="TRUE" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/Security Configuration/RTC Memory Lock" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchBiosLock" varstoreIndex="04" prompt="BIOS Lock" description="Enable/Disable the PCH BIOS Lock Enable feature. Required to be enabled to ensure SMM protection of flash." size="1" offset="0x0017" depex="Sif( _LIST_ BiosGuard _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/Security Configuration/BIOS Lock" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="UnlockGpioPads" varstoreIndex="04" prompt="Force unlock on all GPIO pads" description="If Enabled BIOS will force all GPIO pads to be in unlocked state" size="1" offset="0x0018" depex="TRUE" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/Security Configuration/Force unlock on all GPIO pads" default="0x01" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<!-- Form: SerialIo Configuration -->
		<!-- SerialIo Configuration -->
		<knob  type="scalar" setupType="oneof" name="PchSerialIoDevice_0" varstoreIndex="04" prompt="I2C0 Controller" description="Enables/Disables SerialIo Controller  If given device is Function 0 PSF disabling is skipped. PSF default will remain and device PCI CFG Space will still be visible. This is needed to allow PCI enumerator access functions above 0 in a multifunction device.  The following devices depend on each other:  I2C0 and I2C1,2,3  UART0 and UART1,SPI0,1  UART2 and I2C4,5     UART 0 (00:30:00) cannot be disabled when:  1. Child device is enabled like CNVi Bluetooth (\_SB.PCI0.UA00.BTH0)   UART 0 (00:30:00) cannot be enabled when:  1. I2S Audio codec is enabled (\_SB.PCI0.I2C0.HDAC)" size="1" offset="0x06AD" depex="TRUE" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SerialIo Configuration/I2C0 Controller" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchSerialIoDevice_1" varstoreIndex="04" prompt="I2C1 Controller" description="Enables/Disables SerialIo Controller  If given device is Function 0 PSF disabling is skipped. PSF default will remain and device PCI CFG Space will still be visible. This is needed to allow PCI enumerator access functions above 0 in a multifunction device.  The following devices depend on each other:  I2C0 and I2C1,2,3  UART0 and UART1,SPI0,1  UART2 and I2C4,5     UART 0 (00:30:00) cannot be disabled when:  1. Child device is enabled like CNVi Bluetooth (\_SB.PCI0.UA00.BTH0)   UART 0 (00:30:00) cannot be enabled when:  1. I2S Audio codec is enabled (\_SB.PCI0.I2C0.HDAC)" size="1" offset="0x06AE" depex="TRUE" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SerialIo Configuration/I2C1 Controller" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchSerialIoDevice_2" varstoreIndex="04" prompt="I2C2 Controller" description="Enables/Disables SerialIo Controller  If given device is Function 0 PSF disabling is skipped. PSF default will remain and device PCI CFG Space will still be visible. This is needed to allow PCI enumerator access functions above 0 in a multifunction device.  The following devices depend on each other:  I2C0 and I2C1,2,3  UART0 and UART1,SPI0,1  UART2 and I2C4,5     UART 0 (00:30:00) cannot be disabled when:  1. Child device is enabled like CNVi Bluetooth (\_SB.PCI0.UA00.BTH0)   UART 0 (00:30:00) cannot be enabled when:  1. I2S Audio codec is enabled (\_SB.PCI0.I2C0.HDAC)" size="1" offset="0x06AF" depex="TRUE" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SerialIo Configuration/I2C2 Controller" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchSerialIoDevice_3" varstoreIndex="04" prompt="I2C3 Controller" description="Enables/Disables SerialIo Controller  If given device is Function 0 PSF disabling is skipped. PSF default will remain and device PCI CFG Space will still be visible. This is needed to allow PCI enumerator access functions above 0 in a multifunction device.  The following devices depend on each other:  I2C0 and I2C1,2,3  UART0 and UART1,SPI0,1  UART2 and I2C4,5     UART 0 (00:30:00) cannot be disabled when:  1. Child device is enabled like CNVi Bluetooth (\_SB.PCI0.UA00.BTH0)   UART 0 (00:30:00) cannot be enabled when:  1. I2S Audio codec is enabled (\_SB.PCI0.I2C0.HDAC)" size="1" offset="0x06B0" depex="TRUE" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SerialIo Configuration/I2C3 Controller" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchSerialIoDevice_4" varstoreIndex="04" prompt="I2C4 Controller" description="Enables/Disables SerialIo Controller  For I2C5 and UART2 to work this device has to be enabled" size="1" offset="0x06B1" depex="Sif( PlatformType _NEQ_ 0x2 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SerialIo Configuration/I2C4 Controller" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchSerialIoDevice_5" varstoreIndex="04" prompt="I2C5 Controller" description="Enables/Disables SerialIo Controller  For this device to work I2C4 has to be enabled" size="1" offset="0x06B2" depex="Sif( PlatformType _NEQ_ 0x2 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SerialIo Configuration/I2C5 Controller" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchSerialIoDevice_6" varstoreIndex="04" prompt="SPI0 Controller" description="Enables/Disables SerialIo Controller  If given device is Function 0 PSF disabling is skipped. PSF default will remain and device PCI CFG Space will still be visible. This is needed to allow PCI enumerator access functions above 0 in a multifunction device.  The following devices depend on each other:  I2C0 and I2C1,2,3  UART0 and UART1,SPI0,1  UART2 and I2C4,5     UART 0 (00:30:00) cannot be disabled when:  1. Child device is enabled like CNVi Bluetooth (\_SB.PCI0.UA00.BTH0)   UART 0 (00:30:00) cannot be enabled when:  1. I2S Audio codec is enabled (\_SB.PCI0.I2C0.HDAC)" size="1" offset="0x06B3" depex="TRUE" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SerialIo Configuration/SPI0 Controller" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchSerialIoDevice_7" varstoreIndex="04" prompt="SPI1 Controller" description="Enables/Disables SerialIo Controller  If given device is Function 0 PSF disabling is skipped. PSF default will remain and device PCI CFG Space will still be visible. This is needed to allow PCI enumerator access functions above 0 in a multifunction device.  The following devices depend on each other:  I2C0 and I2C1,2,3  UART0 and UART1,SPI0,1  UART2 and I2C4,5     UART 0 (00:30:00) cannot be disabled when:  1. Child device is enabled like CNVi Bluetooth (\_SB.PCI0.UA00.BTH0)   UART 0 (00:30:00) cannot be enabled when:  1. I2S Audio codec is enabled (\_SB.PCI0.I2C0.HDAC)" size="1" offset="0x06B4" depex="TRUE" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SerialIo Configuration/SPI1 Controller" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchSerialIoDevice_8" varstoreIndex="04" prompt="SPI2 Controller" description="Enables/Disables SerialIo SPI2 Controller  The following device depends from:  Thermal Subsystem in PCI mode  Otherwise SPI2 will not appear in the OS" size="1" offset="0x06B5" depex="TRUE" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SerialIo Configuration/SPI2 Controller" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchSerialIoDevice_9" varstoreIndex="04" prompt="UART0 Controller" description="Enables/Disables SerialIo Controller  If given device is Function 0 PSF disabling is skipped. PSF default will remain and device PCI CFG Space will still be visible. This is needed to allow PCI enumerator access functions above 0 in a multifunction device.  The following devices depend on each other:  I2C0 and I2C1,2,3  UART0 and UART1,SPI0,1  UART2 and I2C4,5     UART 0 (00:30:00) cannot be disabled when:  1. Child device is enabled like CNVi Bluetooth (\_SB.PCI0.UA00.BTH0)   UART 0 (00:30:00) cannot be enabled when:  1. I2S Audio codec is enabled (\_SB.PCI0.I2C0.HDAC)" size="1" offset="0x06B6" depex="Gif( ( PlatformType _EQU_ 0x2 AND ( _LIST_ PchHdAudioI2sCodecSelect _EQU_ 1 2 3 ) ) OR ( PchCnviMode _EQU_ 1 AND TestCnviBtUartType _EQU_ 0 )  )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SerialIo Configuration/UART0 Controller" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchSerialIoDevice_10" varstoreIndex="04" prompt="UART1 Controller" description="Enables/Disables SerialIo Controller  If given device is Function 0 PSF disabling is skipped. PSF default will remain and device PCI CFG Space will still be visible. This is needed to allow PCI enumerator access functions above 0 in a multifunction device.  The following devices depend on each other:  I2C0 and I2C1,2,3  UART0 and UART1,SPI0,1  UART2 and I2C4,5     UART 0 (00:30:00) cannot be disabled when:  1. Child device is enabled like CNVi Bluetooth (\_SB.PCI0.UA00.BTH0)   UART 0 (00:30:00) cannot be enabled when:  1. I2S Audio codec is enabled (\_SB.PCI0.I2C0.HDAC)" size="1" offset="0x06B7" depex="TRUE" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SerialIo Configuration/UART1 Controller" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchSerialIoDevice_11" varstoreIndex="04" prompt="UART2 Controller" description="Enables/Disables SerialIo Controller  For this device to work I2C4 has to be enabled" size="1" offset="0x06B8" depex="Sif( OsDebugPort _EQU_ 3 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SerialIo Configuration/UART2 Controller" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<!-- UART2 Controller: used as debug port -->
		<knob  type="scalar" setupType="oneof" name="PchGpioIrqRoute" varstoreIndex="04" prompt="GPIO IRQ Route" description="Route all GPIOs to one of the IRQ." size="1" offset="0x06BB" depex="TRUE" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SerialIo Configuration/GPIO IRQ Route" default="0x0E" CurrentVal="0x0E">
			<options>
				<option text="IRQ14" value="0xE"/>
				<option text="IRQ15" value="0xF"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchI2cWittDevice" varstoreIndex="00" prompt="WITT/MITT Test Device" description="Choose if WITT Device is used and with which controller" size="1" offset="0x02D4" depex="TRUE" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SerialIo Configuration/WITT/MITT Test Device" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled - I2C0" value="0x1"/>
				<option text="Enabled - I2C1" value="0x2"/>
				<option text="Enabled - I2C2" value="0x3"/>
				<option text="Enabled - I2C3" value="0x4"/>
				<option text="Enabled - I2C4" value="0x5"/>
				<option text="Enabled - I2C5" value="0x6"/>
				<option text="Enabled - SPI0" value="0x7"/>
				<option text="Enabled - SPI1" value="0x8"/>
				<option text="Enabled - SPI2" value="0x9"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchI2cWittVersion" varstoreIndex="00" prompt="WITT/MITT Device selection" description="Change WITT Device version" size="1" offset="0x02D5" depex="Sif( PchI2cWittDevice _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SerialIo Configuration/WITT/MITT Device selection" default="0x01" CurrentVal="0x01">
			<options>
				<option text="WITT" value="0x0"/>
				<option text="MITT" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchUartUtkDevice" varstoreIndex="00" prompt="UART Test Device" description="Choose if UART Test Device is used and with which controller" size="1" offset="0x02D6" depex="TRUE" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SerialIo Configuration/UART Test Device" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled - UART0" value="0x1"/>
				<option text="Enabled - UART1" value="0x2"/>
				<option text="Enabled - UART2" value="0x3"/>
			</options>
		</knob>
		<knob type="scalar" setupType="checkbox" name="PchAdditionalSerialIoDevices" varstoreIndex="04" prompt="Additional Serial IO devices" description="When enabled, ACPI will report additional devices connected to Serial IO." size="1" offset="0x06BC" depex="TRUE" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SerialIo Configuration/Additional Serial IO devices" default="0x00" CurrentVal="0x00"/>
		<knob type="scalar" setupType="checkbox" name="PchSerialIoUseTimingParameters" varstoreIndex="00" prompt="SerialIO timing parameters" description="Enables additional timing parameters for all SeraialIO controllers.  Defaults can be changed in each controller setting.  Platform restart required to apply changes" size="1" offset="0x02D9" depex="TRUE" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SerialIo Configuration/SerialIO timing parameters" default="0x00" CurrentVal="0x00"/>
		<!-- Form: Serial IO I2C0 Settings -->
		<!-- Serial IO I2C0 Settings -->
		<!-- Timing parameters -->
		<knob type="scalar" setupType="numeric" name="PchSerialIoTimingSSH0" varstoreIndex="00" prompt="StandardSpeed SCL High" description="Default:  1010 [DEC]    Minimum:  1 [DEC]    Maximum:  65535 [DEC]" size="2" offset="0x02DA" depex="Sif( PchSerialIoDevice_0 _EQU_ 0 ) _AND_ Sif( PchSerialIoUseTimingParameters _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SerialIo Configuration/Serial IO I2C0 Settings/StandardSpeed SCL High" default="0x03F2" CurrentVal="0x03F2" min="0x0" max="0xFFFF" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="PchSerialIoTimingSSL0" varstoreIndex="00" prompt="StandardSpeed SCL Low" description="Default:  1085 [DEC]    Minimum:  1 [DEC]    Maximum:  65535 [DEC]" size="2" offset="0x02DC" depex="Sif( PchSerialIoDevice_0 _EQU_ 0 ) _AND_ Sif( PchSerialIoUseTimingParameters _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SerialIo Configuration/Serial IO I2C0 Settings/StandardSpeed SCL Low" default="0x043D" CurrentVal="0x043D" min="0x0" max="0xFFFF" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="PchSerialIoTimingSSD0" varstoreIndex="00" prompt="StandardSpeed SDA Hold" description="Default:  28 [DEC]    Minimum:  1 [DEC]    Maximum:  65535 [DEC]" size="2" offset="0x02DE" depex="Sif( PchSerialIoDevice_0 _EQU_ 0 ) _AND_ Sif( PchSerialIoUseTimingParameters _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SerialIo Configuration/Serial IO I2C0 Settings/StandardSpeed SDA Hold" default="0x001C" CurrentVal="0x001C" min="0x0" max="0xFFFF" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="PchSerialIoTimingFMH0" varstoreIndex="00" prompt="FastSpeed SCL High" description="Default:  193 [DEC]    Minimum:  1 [DEC]    Maximum:  65535 [DEC]" size="2" offset="0x02E0" depex="Sif( PchSerialIoDevice_0 _EQU_ 0 ) _AND_ Sif( PchSerialIoUseTimingParameters _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SerialIo Configuration/Serial IO I2C0 Settings/FastSpeed SCL High" default="0x00C1" CurrentVal="0x00C1" min="0x0" max="0xFFFF" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="PchSerialIoTimingFML0" varstoreIndex="00" prompt="FastSpeed SCL Low" description="Default:  313 [DEC]    Minimum:  1 [DEC]    Maximum:  65535 [DEC]" size="2" offset="0x02E2" depex="Sif( PchSerialIoDevice_0 _EQU_ 0 ) _AND_ Sif( PchSerialIoUseTimingParameters _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SerialIo Configuration/Serial IO I2C0 Settings/FastSpeed SCL Low" default="0x0139" CurrentVal="0x0139" min="0x0" max="0xFFFF" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="PchSerialIoTimingFMD0" varstoreIndex="00" prompt="FastSpeed SDA Hold" description="Default:  30 [DEC]    Minimum:  1 [DEC]    Maximum:  65535 [DEC]" size="2" offset="0x02E4" depex="Sif( PchSerialIoDevice_0 _EQU_ 0 ) _AND_ Sif( PchSerialIoUseTimingParameters _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SerialIo Configuration/Serial IO I2C0 Settings/FastSpeed SDA Hold" default="0x001E" CurrentVal="0x001E" min="0x0" max="0xFFFF" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="PchSerialIoTimingFPH0" varstoreIndex="00" prompt="FastSpeedPlus SCL High" description="Default:  61 [DEC]    Minimum:  1 [DEC]    Maximum:  65535 [DEC]" size="2" offset="0x02E6" depex="Sif( PchSerialIoDevice_0 _EQU_ 0 ) _AND_ Sif( PchSerialIoUseTimingParameters _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SerialIo Configuration/Serial IO I2C0 Settings/FastSpeedPlus SCL High" default="0x003D" CurrentVal="0x003D" min="0x0" max="0xFFFF" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="PchSerialIoTimingFPL0" varstoreIndex="00" prompt="FastSpeedPlus SCL Low" description="Default:  132 [DEC]    Minimum:  1 [DEC]    Maximum:  65535 [DEC]" size="2" offset="0x02E8" depex="Sif( PchSerialIoDevice_0 _EQU_ 0 ) _AND_ Sif( PchSerialIoUseTimingParameters _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SerialIo Configuration/Serial IO I2C0 Settings/FastSpeedPlus SCL Low" default="0x0084" CurrentVal="0x0084" min="0x0" max="0xFFFF" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="PchSerialIoTimingFPD0" varstoreIndex="00" prompt="FastSpeedPlus SDA Hold" description="Default:  30 [DEC]    Minimum:  1 [DEC]    Maximum:  65535 [DEC]" size="2" offset="0x02EA" depex="Sif( PchSerialIoDevice_0 _EQU_ 0 ) _AND_ Sif( PchSerialIoUseTimingParameters _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SerialIo Configuration/Serial IO I2C0 Settings/FastSpeedPlus SDA Hold" default="0x001E" CurrentVal="0x001E" min="0x0" max="0xFFFF" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="PchSerialIoTimingHMH0" varstoreIndex="00" prompt="HighSpeed SCL High" description="Default:  11 [DEC]    Minimum:  1 [DEC]    Maximum:  65535 [DEC]" size="2" offset="0x02EC" depex="Sif( PchSerialIoDevice_0 _EQU_ 0 ) _AND_ Sif( PchSerialIoUseTimingParameters _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SerialIo Configuration/Serial IO I2C0 Settings/HighSpeed SCL High" default="0x000B" CurrentVal="0x000B" min="0x0" max="0xFFFF" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="PchSerialIoTimingHML0" varstoreIndex="00" prompt="HighSpeed SCL Low" description="Default:  19 [DEC]    Minimum:  1 [DEC]    Maximum:  65535 [DEC]" size="2" offset="0x02EE" depex="Sif( PchSerialIoDevice_0 _EQU_ 0 ) _AND_ Sif( PchSerialIoUseTimingParameters _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SerialIo Configuration/Serial IO I2C0 Settings/HighSpeed SCL Low" default="0x0013" CurrentVal="0x0013" min="0x0" max="0xFFFF" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="PchSerialIoTimingHMD0" varstoreIndex="00" prompt="HighSpeed SDA Hold" description="Default:  30 [DEC]    Minimum:  1 [DEC]    Maximum:  65535 [DEC]" size="2" offset="0x02F0" depex="Sif( PchSerialIoDevice_0 _EQU_ 0 ) _AND_ Sif( PchSerialIoUseTimingParameters _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SerialIo Configuration/Serial IO I2C0 Settings/HighSpeed SDA Hold" default="0x001E" CurrentVal="0x001E" min="0x0" max="0xFFFF" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="PchSerialIoTimingM0C0" varstoreIndex="00" prompt="D0-?D3 idle timeout (screen off)" description="Default:  200 [DEC]    Minimum:  1 [DEC]    Maximum:  10000 [DEC]" size="2" offset="0x036A" depex="Sif( PchSerialIoDevice_0 _EQU_ 0 ) _AND_ Sif( PchSerialIoUseTimingParameters _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SerialIo Configuration/Serial IO I2C0 Settings/D0-?D3 idle timeout (screen off)" default="0x00C8" CurrentVal="0x00C8" min="0x1" max="0x2710" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="PchSerialIoTimingM1C0" varstoreIndex="00" prompt="D0-?D3 idle timeout (screen on)" description="Default:  2000 [DEC]    Minimum:  1 [DEC]    Maximum:  10000 [DEC]" size="2" offset="0x036C" depex="Sif( PchSerialIoDevice_0 _EQU_ 0 ) _AND_ Sif( PchSerialIoUseTimingParameters _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SerialIo Configuration/Serial IO I2C0 Settings/D0-?D3 idle timeout (screen on)" default="0x07D0" CurrentVal="0x07D0" min="0x1" max="0x2710" step="0x0"/>
		<!-- Timing parameters disabled -->
		<!-- Form: Serial IO I2C1 Settings -->
		<!-- Serial IO I2C1 Settings -->
		<!-- Timing parameters -->
		<knob type="scalar" setupType="numeric" name="PchSerialIoTimingSSH1" varstoreIndex="00" prompt="StandardSpeed SCL High" description="Default:  1010 [DEC]    Minimum:  1 [DEC]    Maximum:  65535 [DEC]" size="2" offset="0x02F2" depex="Sif( PchSerialIoDevice_1 _EQU_ 0 ) _AND_ Sif( PchSerialIoUseTimingParameters _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SerialIo Configuration/Serial IO I2C1 Settings/StandardSpeed SCL High" default="0x03F2" CurrentVal="0x03F2" min="0x0" max="0xFFFF" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="PchSerialIoTimingSSL1" varstoreIndex="00" prompt="StandardSpeed SCL Low" description="Default:  1085 [DEC]    Minimum:  1 [DEC]    Maximum:  65535 [DEC]" size="2" offset="0x02F4" depex="Sif( PchSerialIoDevice_1 _EQU_ 0 ) _AND_ Sif( PchSerialIoUseTimingParameters _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SerialIo Configuration/Serial IO I2C1 Settings/StandardSpeed SCL Low" default="0x043D" CurrentVal="0x043D" min="0x0" max="0xFFFF" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="PchSerialIoTimingSSD1" varstoreIndex="00" prompt="StandardSpeed SDA Hold" description="Default:  28 [DEC]    Minimum:  1 [DEC]    Maximum:  65535 [DEC]" size="2" offset="0x02F6" depex="Sif( PchSerialIoDevice_1 _EQU_ 0 ) _AND_ Sif( PchSerialIoUseTimingParameters _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SerialIo Configuration/Serial IO I2C1 Settings/StandardSpeed SDA Hold" default="0x001C" CurrentVal="0x001C" min="0x0" max="0xFFFF" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="PchSerialIoTimingFMH1" varstoreIndex="00" prompt="FastSpeed SCL High" description="Default:  193 [DEC]    Minimum:  1 [DEC]    Maximum:  65535 [DEC]" size="2" offset="0x02F8" depex="Sif( PchSerialIoDevice_1 _EQU_ 0 ) _AND_ Sif( PchSerialIoUseTimingParameters _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SerialIo Configuration/Serial IO I2C1 Settings/FastSpeed SCL High" default="0x00C1" CurrentVal="0x00C1" min="0x0" max="0xFFFF" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="PchSerialIoTimingFML1" varstoreIndex="00" prompt="FastSpeed SCL Low" description="Default:  313 [DEC]    Minimum:  1 [DEC]    Maximum:  65535 [DEC]" size="2" offset="0x02FA" depex="Sif( PchSerialIoDevice_1 _EQU_ 0 ) _AND_ Sif( PchSerialIoUseTimingParameters _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SerialIo Configuration/Serial IO I2C1 Settings/FastSpeed SCL Low" default="0x0139" CurrentVal="0x0139" min="0x0" max="0xFFFF" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="PchSerialIoTimingFMD1" varstoreIndex="00" prompt="FastSpeed SDA Hold" description="Default:  30 [DEC]    Minimum:  1 [DEC]    Maximum:  65535 [DEC]" size="2" offset="0x02FC" depex="Sif( PchSerialIoDevice_1 _EQU_ 0 ) _AND_ Sif( PchSerialIoUseTimingParameters _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SerialIo Configuration/Serial IO I2C1 Settings/FastSpeed SDA Hold" default="0x001E" CurrentVal="0x001E" min="0x0" max="0xFFFF" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="PchSerialIoTimingFPH1" varstoreIndex="00" prompt="FastSpeedPlus SCL High" description="Default:  61 [DEC]    Minimum:  1 [DEC]    Maximum:  65535 [DEC]" size="2" offset="0x02FE" depex="Sif( PchSerialIoDevice_1 _EQU_ 0 ) _AND_ Sif( PchSerialIoUseTimingParameters _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SerialIo Configuration/Serial IO I2C1 Settings/FastSpeedPlus SCL High" default="0x003D" CurrentVal="0x003D" min="0x0" max="0xFFFF" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="PchSerialIoTimingFPL1" varstoreIndex="00" prompt="FastSpeedPlus SCL Low" description="Default:  132 [DEC]    Minimum:  1 [DEC]    Maximum:  65535 [DEC]" size="2" offset="0x0300" depex="Sif( PchSerialIoDevice_1 _EQU_ 0 ) _AND_ Sif( PchSerialIoUseTimingParameters _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SerialIo Configuration/Serial IO I2C1 Settings/FastSpeedPlus SCL Low" default="0x0084" CurrentVal="0x0084" min="0x0" max="0xFFFF" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="PchSerialIoTimingFPD1" varstoreIndex="00" prompt="FastSpeedPlus SDA Hold" description="Default:  30 [DEC]    Minimum:  1 [DEC]    Maximum:  65535 [DEC]" size="2" offset="0x0302" depex="Sif( PchSerialIoDevice_1 _EQU_ 0 ) _AND_ Sif( PchSerialIoUseTimingParameters _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SerialIo Configuration/Serial IO I2C1 Settings/FastSpeedPlus SDA Hold" default="0x001E" CurrentVal="0x001E" min="0x0" max="0xFFFF" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="PchSerialIoTimingHMH1" varstoreIndex="00" prompt="HighSpeed SCL High" description="Default:  11 [DEC]    Minimum:  1 [DEC]    Maximum:  65535 [DEC]" size="2" offset="0x0304" depex="Sif( PchSerialIoDevice_1 _EQU_ 0 ) _AND_ Sif( PchSerialIoUseTimingParameters _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SerialIo Configuration/Serial IO I2C1 Settings/HighSpeed SCL High" default="0x000B" CurrentVal="0x000B" min="0x0" max="0xFFFF" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="PchSerialIoTimingHML1" varstoreIndex="00" prompt="HighSpeed SCL Low" description="Default:  19 [DEC]    Minimum:  1 [DEC]    Maximum:  65535 [DEC]" size="2" offset="0x0306" depex="Sif( PchSerialIoDevice_1 _EQU_ 0 ) _AND_ Sif( PchSerialIoUseTimingParameters _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SerialIo Configuration/Serial IO I2C1 Settings/HighSpeed SCL Low" default="0x0013" CurrentVal="0x0013" min="0x0" max="0xFFFF" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="PchSerialIoTimingHMD1" varstoreIndex="00" prompt="HighSpeed SDA Hold" description="Default:  30 [DEC]    Minimum:  1 [DEC]    Maximum:  65535 [DEC]" size="2" offset="0x0308" depex="Sif( PchSerialIoDevice_1 _EQU_ 0 ) _AND_ Sif( PchSerialIoUseTimingParameters _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SerialIo Configuration/Serial IO I2C1 Settings/HighSpeed SDA Hold" default="0x001E" CurrentVal="0x001E" min="0x0" max="0xFFFF" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="PchSerialIoTimingM0C1" varstoreIndex="00" prompt="D0-?D3 idle timeout (screen off)" description="Default:  200 [DEC]    Minimum:  1 [DEC]    Maximum:  10000 [DEC]" size="2" offset="0x036E" depex="Sif( PchSerialIoDevice_1 _EQU_ 0 ) _AND_ Sif( PchSerialIoUseTimingParameters _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SerialIo Configuration/Serial IO I2C1 Settings/D0-?D3 idle timeout (screen off)" default="0x00C8" CurrentVal="0x00C8" min="0x1" max="0x2710" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="PchSerialIoTimingM1C1" varstoreIndex="00" prompt="D0-?D3 idle timeout (screen on)" description="Default:  2000 [DEC]    Minimum:  1 [DEC]    Maximum:  10000 [DEC]" size="2" offset="0x0370" depex="Sif( PchSerialIoDevice_1 _EQU_ 0 ) _AND_ Sif( PchSerialIoUseTimingParameters _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SerialIo Configuration/Serial IO I2C1 Settings/D0-?D3 idle timeout (screen on)" default="0x07D0" CurrentVal="0x07D0" min="0x1" max="0x2710" step="0x0"/>
		<!-- Timing parameters disabled -->
		<!-- Form: Serial IO I2C2 Settings -->
		<!-- Serial IO I2C2 Settings -->
		<!-- Timing parameters -->
		<knob type="scalar" setupType="numeric" name="PchSerialIoTimingSSH2" varstoreIndex="00" prompt="StandardSpeed SCL High" description="Default:  1010 [DEC]    Minimum:  1 [DEC]    Maximum:  65535 [DEC]" size="2" offset="0x030A" depex="Sif( PchSerialIoDevice_2 _EQU_ 0 ) _AND_ Sif( PchSerialIoUseTimingParameters _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SerialIo Configuration/Serial IO I2C2 Settings/StandardSpeed SCL High" default="0x03F2" CurrentVal="0x03F2" min="0x0" max="0xFFFF" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="PchSerialIoTimingSSL2" varstoreIndex="00" prompt="StandardSpeed SCL Low" description="Default:  1085 [DEC]    Minimum:  1 [DEC]    Maximum:  65535 [DEC]" size="2" offset="0x030C" depex="Sif( PchSerialIoDevice_2 _EQU_ 0 ) _AND_ Sif( PchSerialIoUseTimingParameters _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SerialIo Configuration/Serial IO I2C2 Settings/StandardSpeed SCL Low" default="0x043D" CurrentVal="0x043D" min="0x0" max="0xFFFF" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="PchSerialIoTimingSSD2" varstoreIndex="00" prompt="StandardSpeed SDA Hold" description="Default:  28 [DEC]    Minimum:  1 [DEC]    Maximum:  65535 [DEC]" size="2" offset="0x030E" depex="Sif( PchSerialIoDevice_2 _EQU_ 0 ) _AND_ Sif( PchSerialIoUseTimingParameters _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SerialIo Configuration/Serial IO I2C2 Settings/StandardSpeed SDA Hold" default="0x001C" CurrentVal="0x001C" min="0x0" max="0xFFFF" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="PchSerialIoTimingFMH2" varstoreIndex="00" prompt="FastSpeed SCL High" description="Default:  193 [DEC]    Minimum:  1 [DEC]    Maximum:  65535 [DEC]" size="2" offset="0x0310" depex="Sif( PchSerialIoDevice_2 _EQU_ 0 ) _AND_ Sif( PchSerialIoUseTimingParameters _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SerialIo Configuration/Serial IO I2C2 Settings/FastSpeed SCL High" default="0x00C1" CurrentVal="0x00C1" min="0x0" max="0xFFFF" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="PchSerialIoTimingFML2" varstoreIndex="00" prompt="FastSpeed SCL Low" description="Default:  313 [DEC]    Minimum:  1 [DEC]    Maximum:  65535 [DEC]" size="2" offset="0x0312" depex="Sif( PchSerialIoDevice_2 _EQU_ 0 ) _AND_ Sif( PchSerialIoUseTimingParameters _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SerialIo Configuration/Serial IO I2C2 Settings/FastSpeed SCL Low" default="0x0139" CurrentVal="0x0139" min="0x0" max="0xFFFF" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="PchSerialIoTimingFMD2" varstoreIndex="00" prompt="FastSpeed SDA Hold" description="Default:  30 [DEC]    Minimum:  1 [DEC]    Maximum:  65535 [DEC]" size="2" offset="0x0314" depex="Sif( PchSerialIoDevice_2 _EQU_ 0 ) _AND_ Sif( PchSerialIoUseTimingParameters _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SerialIo Configuration/Serial IO I2C2 Settings/FastSpeed SDA Hold" default="0x001E" CurrentVal="0x001E" min="0x0" max="0xFFFF" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="PchSerialIoTimingFPH2" varstoreIndex="00" prompt="FastSpeedPlus SCL High" description="Default:  61 [DEC]    Minimum:  1 [DEC]    Maximum:  65535 [DEC]" size="2" offset="0x0316" depex="Sif( PchSerialIoDevice_2 _EQU_ 0 ) _AND_ Sif( PchSerialIoUseTimingParameters _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SerialIo Configuration/Serial IO I2C2 Settings/FastSpeedPlus SCL High" default="0x003D" CurrentVal="0x003D" min="0x0" max="0xFFFF" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="PchSerialIoTimingFPL2" varstoreIndex="00" prompt="FastSpeedPlus SCL Low" description="Default:  132 [DEC]    Minimum:  1 [DEC]    Maximum:  65535 [DEC]" size="2" offset="0x0318" depex="Sif( PchSerialIoDevice_2 _EQU_ 0 ) _AND_ Sif( PchSerialIoUseTimingParameters _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SerialIo Configuration/Serial IO I2C2 Settings/FastSpeedPlus SCL Low" default="0x0084" CurrentVal="0x0084" min="0x0" max="0xFFFF" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="PchSerialIoTimingFPD2" varstoreIndex="00" prompt="FastSpeedPlus SDA Hold" description="Default:  30 [DEC]    Minimum:  1 [DEC]    Maximum:  65535 [DEC]" size="2" offset="0x031A" depex="Sif( PchSerialIoDevice_2 _EQU_ 0 ) _AND_ Sif( PchSerialIoUseTimingParameters _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SerialIo Configuration/Serial IO I2C2 Settings/FastSpeedPlus SDA Hold" default="0x001E" CurrentVal="0x001E" min="0x0" max="0xFFFF" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="PchSerialIoTimingHMH2" varstoreIndex="00" prompt="HighSpeed SCL High" description="Default:  11 [DEC]    Minimum:  1 [DEC]    Maximum:  65535 [DEC]" size="2" offset="0x031C" depex="Sif( PchSerialIoDevice_2 _EQU_ 0 ) _AND_ Sif( PchSerialIoUseTimingParameters _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SerialIo Configuration/Serial IO I2C2 Settings/HighSpeed SCL High" default="0x000B" CurrentVal="0x000B" min="0x0" max="0xFFFF" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="PchSerialIoTimingHML2" varstoreIndex="00" prompt="HighSpeed SCL Low" description="Default:  19 [DEC]    Minimum:  1 [DEC]    Maximum:  65535 [DEC]" size="2" offset="0x031E" depex="Sif( PchSerialIoDevice_2 _EQU_ 0 ) _AND_ Sif( PchSerialIoUseTimingParameters _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SerialIo Configuration/Serial IO I2C2 Settings/HighSpeed SCL Low" default="0x0013" CurrentVal="0x0013" min="0x0" max="0xFFFF" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="PchSerialIoTimingHMD2" varstoreIndex="00" prompt="HighSpeed SDA Hold" description="Default:  30 [DEC]    Minimum:  1 [DEC]    Maximum:  65535 [DEC]" size="2" offset="0x0320" depex="Sif( PchSerialIoDevice_2 _EQU_ 0 ) _AND_ Sif( PchSerialIoUseTimingParameters _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SerialIo Configuration/Serial IO I2C2 Settings/HighSpeed SDA Hold" default="0x001E" CurrentVal="0x001E" min="0x0" max="0xFFFF" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="PchSerialIoTimingM0C2" varstoreIndex="00" prompt="D0-?D3 idle timeout (screen off)" description="Default:  200 [DEC]    Minimum:  1 [DEC]    Maximum:  10000 [DEC]" size="2" offset="0x0372" depex="Sif( PchSerialIoDevice_2 _EQU_ 0 ) _AND_ Sif( PchSerialIoUseTimingParameters _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SerialIo Configuration/Serial IO I2C2 Settings/D0-?D3 idle timeout (screen off)" default="0x00C8" CurrentVal="0x00C8" min="0x1" max="0x2710" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="PchSerialIoTimingM1C2" varstoreIndex="00" prompt="D0-?D3 idle timeout (screen on)" description="Default:  2000 [DEC]    Minimum:  1 [DEC]    Maximum:  10000 [DEC]" size="2" offset="0x0374" depex="Sif( PchSerialIoDevice_2 _EQU_ 0 ) _AND_ Sif( PchSerialIoUseTimingParameters _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SerialIo Configuration/Serial IO I2C2 Settings/D0-?D3 idle timeout (screen on)" default="0x07D0" CurrentVal="0x07D0" min="0x1" max="0x2710" step="0x0"/>
		<!-- Timing parameters disabled -->
		<!-- Form: Serial IO I2C3 Settings -->
		<!-- Serial IO I2C3 Settings -->
		<!-- Timing parameters -->
		<knob type="scalar" setupType="numeric" name="PchSerialIoTimingSSH3" varstoreIndex="00" prompt="StandardSpeed SCL High" description="Default:  1010 [DEC]    Minimum:  1 [DEC]    Maximum:  65535 [DEC]" size="2" offset="0x0322" depex="Sif( PchSerialIoDevice_3 _EQU_ 0 ) _AND_ Sif( PchSerialIoUseTimingParameters _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SerialIo Configuration/Serial IO I2C3 Settings/StandardSpeed SCL High" default="0x03F2" CurrentVal="0x03F2" min="0x0" max="0xFFFF" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="PchSerialIoTimingSSL3" varstoreIndex="00" prompt="StandardSpeed SCL Low" description="Default:  1085 [DEC]    Minimum:  1 [DEC]    Maximum:  65535 [DEC]" size="2" offset="0x0324" depex="Sif( PchSerialIoDevice_3 _EQU_ 0 ) _AND_ Sif( PchSerialIoUseTimingParameters _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SerialIo Configuration/Serial IO I2C3 Settings/StandardSpeed SCL Low" default="0x043D" CurrentVal="0x043D" min="0x0" max="0xFFFF" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="PchSerialIoTimingSSD3" varstoreIndex="00" prompt="StandardSpeed SDA Hold" description="Default:  28 [DEC]    Minimum:  1 [DEC]    Maximum:  65535 [DEC]" size="2" offset="0x0326" depex="Sif( PchSerialIoDevice_3 _EQU_ 0 ) _AND_ Sif( PchSerialIoUseTimingParameters _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SerialIo Configuration/Serial IO I2C3 Settings/StandardSpeed SDA Hold" default="0x001C" CurrentVal="0x001C" min="0x0" max="0xFFFF" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="PchSerialIoTimingFMH3" varstoreIndex="00" prompt="FastSpeed SCL High" description="Default:  193 [DEC]    Minimum:  1 [DEC]    Maximum:  65535 [DEC]" size="2" offset="0x0328" depex="Sif( PchSerialIoDevice_3 _EQU_ 0 ) _AND_ Sif( PchSerialIoUseTimingParameters _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SerialIo Configuration/Serial IO I2C3 Settings/FastSpeed SCL High" default="0x00C1" CurrentVal="0x00C1" min="0x0" max="0xFFFF" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="PchSerialIoTimingFML3" varstoreIndex="00" prompt="FastSpeed SCL Low" description="Default:  313 [DEC]    Minimum:  1 [DEC]    Maximum:  65535 [DEC]" size="2" offset="0x032A" depex="Sif( PchSerialIoDevice_3 _EQU_ 0 ) _AND_ Sif( PchSerialIoUseTimingParameters _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SerialIo Configuration/Serial IO I2C3 Settings/FastSpeed SCL Low" default="0x0139" CurrentVal="0x0139" min="0x0" max="0xFFFF" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="PchSerialIoTimingFMD3" varstoreIndex="00" prompt="FastSpeed SDA Hold" description="Default:  30 [DEC]    Minimum:  1 [DEC]    Maximum:  65535 [DEC]" size="2" offset="0x032C" depex="Sif( PchSerialIoDevice_3 _EQU_ 0 ) _AND_ Sif( PchSerialIoUseTimingParameters _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SerialIo Configuration/Serial IO I2C3 Settings/FastSpeed SDA Hold" default="0x001E" CurrentVal="0x001E" min="0x0" max="0xFFFF" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="PchSerialIoTimingFPH3" varstoreIndex="00" prompt="FastSpeedPlus SCL High" description="Default:  61 [DEC]    Minimum:  1 [DEC]    Maximum:  65535 [DEC]" size="2" offset="0x032E" depex="Sif( PchSerialIoDevice_3 _EQU_ 0 ) _AND_ Sif( PchSerialIoUseTimingParameters _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SerialIo Configuration/Serial IO I2C3 Settings/FastSpeedPlus SCL High" default="0x003D" CurrentVal="0x003D" min="0x0" max="0xFFFF" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="PchSerialIoTimingFPL3" varstoreIndex="00" prompt="FastSpeedPlus SCL Low" description="Default:  132 [DEC]    Minimum:  1 [DEC]    Maximum:  65535 [DEC]" size="2" offset="0x0330" depex="Sif( PchSerialIoDevice_3 _EQU_ 0 ) _AND_ Sif( PchSerialIoUseTimingParameters _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SerialIo Configuration/Serial IO I2C3 Settings/FastSpeedPlus SCL Low" default="0x0084" CurrentVal="0x0084" min="0x0" max="0xFFFF" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="PchSerialIoTimingFPD3" varstoreIndex="00" prompt="FastSpeedPlus SDA Hold" description="Default:  30 [DEC]    Minimum:  1 [DEC]    Maximum:  65535 [DEC]" size="2" offset="0x0332" depex="Sif( PchSerialIoDevice_3 _EQU_ 0 ) _AND_ Sif( PchSerialIoUseTimingParameters _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SerialIo Configuration/Serial IO I2C3 Settings/FastSpeedPlus SDA Hold" default="0x001E" CurrentVal="0x001E" min="0x0" max="0xFFFF" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="PchSerialIoTimingHMH3" varstoreIndex="00" prompt="HighSpeed SCL High" description="Default:  11 [DEC]    Minimum:  1 [DEC]    Maximum:  65535 [DEC]" size="2" offset="0x0334" depex="Sif( PchSerialIoDevice_3 _EQU_ 0 ) _AND_ Sif( PchSerialIoUseTimingParameters _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SerialIo Configuration/Serial IO I2C3 Settings/HighSpeed SCL High" default="0x000B" CurrentVal="0x000B" min="0x0" max="0xFFFF" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="PchSerialIoTimingHML3" varstoreIndex="00" prompt="HighSpeed SCL Low" description="Default:  19 [DEC]    Minimum:  1 [DEC]    Maximum:  65535 [DEC]" size="2" offset="0x0336" depex="Sif( PchSerialIoDevice_3 _EQU_ 0 ) _AND_ Sif( PchSerialIoUseTimingParameters _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SerialIo Configuration/Serial IO I2C3 Settings/HighSpeed SCL Low" default="0x0013" CurrentVal="0x0013" min="0x0" max="0xFFFF" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="PchSerialIoTimingHMD3" varstoreIndex="00" prompt="HighSpeed SDA Hold" description="Default:  30 [DEC]    Minimum:  1 [DEC]    Maximum:  65535 [DEC]" size="2" offset="0x0338" depex="Sif( PchSerialIoDevice_3 _EQU_ 0 ) _AND_ Sif( PchSerialIoUseTimingParameters _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SerialIo Configuration/Serial IO I2C3 Settings/HighSpeed SDA Hold" default="0x001E" CurrentVal="0x001E" min="0x0" max="0xFFFF" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="PchSerialIoTimingM0C3" varstoreIndex="00" prompt="D0-?D3 idle timeout (screen off)" description="Default:  200 [DEC]    Minimum:  1 [DEC]    Maximum:  10000 [DEC]" size="2" offset="0x0376" depex="Sif( PchSerialIoDevice_3 _EQU_ 0 ) _AND_ Sif( PchSerialIoUseTimingParameters _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SerialIo Configuration/Serial IO I2C3 Settings/D0-?D3 idle timeout (screen off)" default="0x00C8" CurrentVal="0x00C8" min="0x1" max="0x2710" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="PchSerialIoTimingM1C3" varstoreIndex="00" prompt="D0-?D3 idle timeout (screen on)" description="Default:  2000 [DEC]    Minimum:  1 [DEC]    Maximum:  10000 [DEC]" size="2" offset="0x0378" depex="Sif( PchSerialIoDevice_3 _EQU_ 0 ) _AND_ Sif( PchSerialIoUseTimingParameters _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SerialIo Configuration/Serial IO I2C3 Settings/D0-?D3 idle timeout (screen on)" default="0x07D0" CurrentVal="0x07D0" min="0x1" max="0x2710" step="0x0"/>
		<!-- Timing parameters disabled -->
		<!-- Form: Serial IO I2C4 Settings -->
		<!-- Serial IO I2C4 Settings -->
		<!-- Timing parameters -->
		<knob type="scalar" setupType="numeric" name="PchSerialIoTimingSSH4" varstoreIndex="00" prompt="StandardSpeed SCL High" description="Default:  1010 [DEC]    Minimum:  1 [DEC]    Maximum:  65535 [DEC]" size="2" offset="0x033A" depex="Sif( PchSerialIoDevice_4 _EQU_ 0 OR PlatformType _NEQ_ 0x2 ) _AND_ Sif( PchSerialIoUseTimingParameters _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SerialIo Configuration/Serial IO I2C4 Settings/StandardSpeed SCL High" default="0x03F2" CurrentVal="0x03F2" min="0x0" max="0xFFFF" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="PchSerialIoTimingSSL4" varstoreIndex="00" prompt="StandardSpeed SCL Low" description="Default:  1085 [DEC]    Minimum:  1 [DEC]    Maximum:  65535 [DEC]" size="2" offset="0x033C" depex="Sif( PchSerialIoDevice_4 _EQU_ 0 OR PlatformType _NEQ_ 0x2 ) _AND_ Sif( PchSerialIoUseTimingParameters _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SerialIo Configuration/Serial IO I2C4 Settings/StandardSpeed SCL Low" default="0x043D" CurrentVal="0x043D" min="0x0" max="0xFFFF" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="PchSerialIoTimingSSD4" varstoreIndex="00" prompt="StandardSpeed SDA Hold" description="Default:  28 [DEC]    Minimum:  1 [DEC]    Maximum:  65535 [DEC]" size="2" offset="0x033E" depex="Sif( PchSerialIoDevice_4 _EQU_ 0 OR PlatformType _NEQ_ 0x2 ) _AND_ Sif( PchSerialIoUseTimingParameters _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SerialIo Configuration/Serial IO I2C4 Settings/StandardSpeed SDA Hold" default="0x001C" CurrentVal="0x001C" min="0x0" max="0xFFFF" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="PchSerialIoTimingFMH4" varstoreIndex="00" prompt="FastSpeed SCL High" description="Default:  193 [DEC]    Minimum:  1 [DEC]    Maximum:  65535 [DEC]" size="2" offset="0x0340" depex="Sif( PchSerialIoDevice_4 _EQU_ 0 OR PlatformType _NEQ_ 0x2 ) _AND_ Sif( PchSerialIoUseTimingParameters _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SerialIo Configuration/Serial IO I2C4 Settings/FastSpeed SCL High" default="0x00C1" CurrentVal="0x00C1" min="0x0" max="0xFFFF" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="PchSerialIoTimingFML4" varstoreIndex="00" prompt="FastSpeed SCL Low" description="Default:  313 [DEC]    Minimum:  1 [DEC]    Maximum:  65535 [DEC]" size="2" offset="0x0342" depex="Sif( PchSerialIoDevice_4 _EQU_ 0 OR PlatformType _NEQ_ 0x2 ) _AND_ Sif( PchSerialIoUseTimingParameters _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SerialIo Configuration/Serial IO I2C4 Settings/FastSpeed SCL Low" default="0x0139" CurrentVal="0x0139" min="0x0" max="0xFFFF" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="PchSerialIoTimingFMD4" varstoreIndex="00" prompt="FastSpeed SDA Hold" description="Default:  30 [DEC]    Minimum:  1 [DEC]    Maximum:  65535 [DEC]" size="2" offset="0x0344" depex="Sif( PchSerialIoDevice_4 _EQU_ 0 OR PlatformType _NEQ_ 0x2 ) _AND_ Sif( PchSerialIoUseTimingParameters _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SerialIo Configuration/Serial IO I2C4 Settings/FastSpeed SDA Hold" default="0x001E" CurrentVal="0x001E" min="0x0" max="0xFFFF" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="PchSerialIoTimingFPH4" varstoreIndex="00" prompt="FastSpeedPlus SCL High" description="Default:  61 [DEC]    Minimum:  1 [DEC]    Maximum:  65535 [DEC]" size="2" offset="0x0346" depex="Sif( PchSerialIoDevice_4 _EQU_ 0 OR PlatformType _NEQ_ 0x2 ) _AND_ Sif( PchSerialIoUseTimingParameters _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SerialIo Configuration/Serial IO I2C4 Settings/FastSpeedPlus SCL High" default="0x003D" CurrentVal="0x003D" min="0x0" max="0xFFFF" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="PchSerialIoTimingFPL4" varstoreIndex="00" prompt="FastSpeedPlus SCL Low" description="Default:  132 [DEC]    Minimum:  1 [DEC]    Maximum:  65535 [DEC]" size="2" offset="0x0348" depex="Sif( PchSerialIoDevice_4 _EQU_ 0 OR PlatformType _NEQ_ 0x2 ) _AND_ Sif( PchSerialIoUseTimingParameters _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SerialIo Configuration/Serial IO I2C4 Settings/FastSpeedPlus SCL Low" default="0x0084" CurrentVal="0x0084" min="0x0" max="0xFFFF" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="PchSerialIoTimingFPD4" varstoreIndex="00" prompt="FastSpeedPlus SDA Hold" description="Default:  30 [DEC]    Minimum:  1 [DEC]    Maximum:  65535 [DEC]" size="2" offset="0x034A" depex="Sif( PchSerialIoDevice_4 _EQU_ 0 OR PlatformType _NEQ_ 0x2 ) _AND_ Sif( PchSerialIoUseTimingParameters _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SerialIo Configuration/Serial IO I2C4 Settings/FastSpeedPlus SDA Hold" default="0x001E" CurrentVal="0x001E" min="0x0" max="0xFFFF" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="PchSerialIoTimingHMH4" varstoreIndex="00" prompt="HighSpeed SCL High" description="Default:  11 [DEC]    Minimum:  1 [DEC]    Maximum:  65535 [DEC]" size="2" offset="0x034C" depex="Sif( PchSerialIoDevice_4 _EQU_ 0 OR PlatformType _NEQ_ 0x2 ) _AND_ Sif( PchSerialIoUseTimingParameters _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SerialIo Configuration/Serial IO I2C4 Settings/HighSpeed SCL High" default="0x000B" CurrentVal="0x000B" min="0x0" max="0xFFFF" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="PchSerialIoTimingHML4" varstoreIndex="00" prompt="HighSpeed SCL Low" description="Default:  19 [DEC]    Minimum:  1 [DEC]    Maximum:  65535 [DEC]" size="2" offset="0x034E" depex="Sif( PchSerialIoDevice_4 _EQU_ 0 OR PlatformType _NEQ_ 0x2 ) _AND_ Sif( PchSerialIoUseTimingParameters _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SerialIo Configuration/Serial IO I2C4 Settings/HighSpeed SCL Low" default="0x0013" CurrentVal="0x0013" min="0x0" max="0xFFFF" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="PchSerialIoTimingHMD4" varstoreIndex="00" prompt="HighSpeed SDA Hold" description="Default:  30 [DEC]    Minimum:  1 [DEC]    Maximum:  65535 [DEC]" size="2" offset="0x0350" depex="Sif( PchSerialIoDevice_4 _EQU_ 0 OR PlatformType _NEQ_ 0x2 ) _AND_ Sif( PchSerialIoUseTimingParameters _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SerialIo Configuration/Serial IO I2C4 Settings/HighSpeed SDA Hold" default="0x001E" CurrentVal="0x001E" min="0x0" max="0xFFFF" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="PchSerialIoTimingM0C4" varstoreIndex="00" prompt="D0-?D3 idle timeout (screen off)" description="Default:  200 [DEC]    Minimum:  1 [DEC]    Maximum:  10000 [DEC]" size="2" offset="0x037A" depex="Sif( PchSerialIoDevice_4 _EQU_ 0 OR PlatformType _NEQ_ 0x2 ) _AND_ Sif( PchSerialIoUseTimingParameters _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SerialIo Configuration/Serial IO I2C4 Settings/D0-?D3 idle timeout (screen off)" default="0x00C8" CurrentVal="0x00C8" min="0x1" max="0x2710" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="PchSerialIoTimingM1C4" varstoreIndex="00" prompt="D0-?D3 idle timeout (screen on)" description="Default:  2000 [DEC]    Minimum:  1 [DEC]    Maximum:  10000 [DEC]" size="2" offset="0x037C" depex="Sif( PchSerialIoDevice_4 _EQU_ 0 OR PlatformType _NEQ_ 0x2 ) _AND_ Sif( PchSerialIoUseTimingParameters _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SerialIo Configuration/Serial IO I2C4 Settings/D0-?D3 idle timeout (screen on)" default="0x07D0" CurrentVal="0x07D0" min="0x1" max="0x2710" step="0x0"/>
		<!-- Timing parameters disabled -->
		<!-- Form: Serial IO I2C5 Settings -->
		<!-- Serial IO I2C5 Settings -->
		<!-- Timing parameters -->
		<knob type="scalar" setupType="numeric" name="PchSerialIoTimingSSH5" varstoreIndex="00" prompt="StandardSpeed SCL High" description="Default:  1010 [DEC]    Minimum:  1 [DEC]    Maximum:  65535 [DEC]" size="2" offset="0x0352" depex="Sif( PchSerialIoDevice_5 _EQU_ 0 ) _AND_ Sif( PchSerialIoUseTimingParameters _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SerialIo Configuration/Serial IO I2C5 Settings/StandardSpeed SCL High" default="0x03F2" CurrentVal="0x03F2" min="0x0" max="0xFFFF" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="PchSerialIoTimingSSL5" varstoreIndex="00" prompt="StandardSpeed SCL Low" description="Default:  1085 [DEC]    Minimum:  1 [DEC]    Maximum:  65535 [DEC]" size="2" offset="0x0354" depex="Sif( PchSerialIoDevice_5 _EQU_ 0 ) _AND_ Sif( PchSerialIoUseTimingParameters _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SerialIo Configuration/Serial IO I2C5 Settings/StandardSpeed SCL Low" default="0x043D" CurrentVal="0x043D" min="0x0" max="0xFFFF" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="PchSerialIoTimingSSD5" varstoreIndex="00" prompt="StandardSpeed SDA Hold" description="Default:  28 [DEC]    Minimum:  1 [DEC]    Maximum:  65535 [DEC]" size="2" offset="0x0356" depex="Sif( PchSerialIoDevice_5 _EQU_ 0 ) _AND_ Sif( PchSerialIoUseTimingParameters _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SerialIo Configuration/Serial IO I2C5 Settings/StandardSpeed SDA Hold" default="0x001C" CurrentVal="0x001C" min="0x0" max="0xFFFF" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="PchSerialIoTimingFMH5" varstoreIndex="00" prompt="FastSpeed SCL High" description="Default:  193 [DEC]    Minimum:  1 [DEC]    Maximum:  65535 [DEC]" size="2" offset="0x0358" depex="Sif( PchSerialIoDevice_5 _EQU_ 0 ) _AND_ Sif( PchSerialIoUseTimingParameters _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SerialIo Configuration/Serial IO I2C5 Settings/FastSpeed SCL High" default="0x00C1" CurrentVal="0x00C1" min="0x0" max="0xFFFF" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="PchSerialIoTimingFML5" varstoreIndex="00" prompt="FastSpeed SCL Low" description="Default:  313 [DEC]    Minimum:  1 [DEC]    Maximum:  65535 [DEC]" size="2" offset="0x035A" depex="Sif( PchSerialIoDevice_5 _EQU_ 0 ) _AND_ Sif( PchSerialIoUseTimingParameters _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SerialIo Configuration/Serial IO I2C5 Settings/FastSpeed SCL Low" default="0x0139" CurrentVal="0x0139" min="0x0" max="0xFFFF" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="PchSerialIoTimingFMD5" varstoreIndex="00" prompt="FastSpeed SDA Hold" description="Default:  30 [DEC]    Minimum:  1 [DEC]    Maximum:  65535 [DEC]" size="2" offset="0x035C" depex="Sif( PchSerialIoDevice_5 _EQU_ 0 ) _AND_ Sif( PchSerialIoUseTimingParameters _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SerialIo Configuration/Serial IO I2C5 Settings/FastSpeed SDA Hold" default="0x001E" CurrentVal="0x001E" min="0x0" max="0xFFFF" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="PchSerialIoTimingFPH5" varstoreIndex="00" prompt="FastSpeedPlus SCL High" description="Default:  61 [DEC]    Minimum:  1 [DEC]    Maximum:  65535 [DEC]" size="2" offset="0x035E" depex="Sif( PchSerialIoDevice_5 _EQU_ 0 ) _AND_ Sif( PchSerialIoUseTimingParameters _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SerialIo Configuration/Serial IO I2C5 Settings/FastSpeedPlus SCL High" default="0x003D" CurrentVal="0x003D" min="0x0" max="0xFFFF" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="PchSerialIoTimingFPL5" varstoreIndex="00" prompt="FastSpeedPlus SCL Low" description="Default:  132 [DEC]    Minimum:  1 [DEC]    Maximum:  65535 [DEC]" size="2" offset="0x0360" depex="Sif( PchSerialIoDevice_5 _EQU_ 0 ) _AND_ Sif( PchSerialIoUseTimingParameters _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SerialIo Configuration/Serial IO I2C5 Settings/FastSpeedPlus SCL Low" default="0x0084" CurrentVal="0x0084" min="0x0" max="0xFFFF" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="PchSerialIoTimingFPD5" varstoreIndex="00" prompt="FastSpeedPlus SDA Hold" description="Default:  30 [DEC]    Minimum:  1 [DEC]    Maximum:  65535 [DEC]" size="2" offset="0x0362" depex="Sif( PchSerialIoDevice_5 _EQU_ 0 ) _AND_ Sif( PchSerialIoUseTimingParameters _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SerialIo Configuration/Serial IO I2C5 Settings/FastSpeedPlus SDA Hold" default="0x001E" CurrentVal="0x001E" min="0x0" max="0xFFFF" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="PchSerialIoTimingHMH5" varstoreIndex="00" prompt="HighSpeed SCL High" description="Default:  11 [DEC]    Minimum:  1 [DEC]    Maximum:  65535 [DEC]" size="2" offset="0x0364" depex="Sif( PchSerialIoDevice_5 _EQU_ 0 ) _AND_ Sif( PchSerialIoUseTimingParameters _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SerialIo Configuration/Serial IO I2C5 Settings/HighSpeed SCL High" default="0x000B" CurrentVal="0x000B" min="0x0" max="0xFFFF" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="PchSerialIoTimingHML5" varstoreIndex="00" prompt="HighSpeed SCL Low" description="Default:  19 [DEC]    Minimum:  1 [DEC]    Maximum:  65535 [DEC]" size="2" offset="0x0366" depex="Sif( PchSerialIoDevice_5 _EQU_ 0 ) _AND_ Sif( PchSerialIoUseTimingParameters _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SerialIo Configuration/Serial IO I2C5 Settings/HighSpeed SCL Low" default="0x0013" CurrentVal="0x0013" min="0x0" max="0xFFFF" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="PchSerialIoTimingHMD5" varstoreIndex="00" prompt="HighSpeed SDA Hold" description="Default:  30 [DEC]    Minimum:  1 [DEC]    Maximum:  65535 [DEC]" size="2" offset="0x0368" depex="Sif( PchSerialIoDevice_5 _EQU_ 0 ) _AND_ Sif( PchSerialIoUseTimingParameters _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SerialIo Configuration/Serial IO I2C5 Settings/HighSpeed SDA Hold" default="0x001E" CurrentVal="0x001E" min="0x0" max="0xFFFF" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="PchSerialIoTimingM0C5" varstoreIndex="00" prompt="D0-?D3 idle timeout (screen off)" description="Default:  200 [DEC]    Minimum:  1 [DEC]    Maximum:  10000 [DEC]" size="2" offset="0x037E" depex="Sif( PchSerialIoDevice_5 _EQU_ 0 ) _AND_ Sif( PchSerialIoUseTimingParameters _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SerialIo Configuration/Serial IO I2C5 Settings/D0-?D3 idle timeout (screen off)" default="0x00C8" CurrentVal="0x00C8" min="0x1" max="0x2710" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="PchSerialIoTimingM1C5" varstoreIndex="00" prompt="D0-?D3 idle timeout (screen on)" description="Default:  2000 [DEC]    Minimum:  1 [DEC]    Maximum:  10000 [DEC]" size="2" offset="0x0380" depex="Sif( PchSerialIoDevice_5 _EQU_ 0 ) _AND_ Sif( PchSerialIoUseTimingParameters _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SerialIo Configuration/Serial IO I2C5 Settings/D0-?D3 idle timeout (screen on)" default="0x07D0" CurrentVal="0x07D0" min="0x1" max="0x2710" step="0x0"/>
		<!-- Timing parameters disabled -->
		<!-- Form: Serial IO SPI0 Settings -->
		<!-- Serial IO SPI0 Settings -->
		<knob  type="scalar" setupType="oneof" name="PchSpiCsPolaritySelect_0" varstoreIndex="04" prompt="ChipSelect polarity" description="Sets initial polarity for ChipSelect signal" size="1" offset="0x06C0" depex="Sif( PchSerialIoDevice_6 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SerialIo Configuration/Serial IO SPI0 Settings/ChipSelect polarity" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Active Low" value="0x0"/>
				<option text="Active High" value="0x1"/>
			</options>
		</knob>
		<!-- Timing parameters -->
		<knob type="scalar" setupType="numeric" name="PchSerialIoTimingM0C6" varstoreIndex="00" prompt="D0-?D3 idle timeout (screen off)" description="Default:  200 [DEC]    Minimum:  1 [DEC]    Maximum:  10000 [DEC]" size="2" offset="0x0382" depex="Sif( PchSerialIoDevice_6 _EQU_ 0 ) _AND_ Sif( PchSerialIoUseTimingParameters _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SerialIo Configuration/Serial IO SPI0 Settings/D0-?D3 idle timeout (screen off)" default="0x00C8" CurrentVal="0x00C8" min="0x1" max="0x2710" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="PchSerialIoTimingM1C6" varstoreIndex="00" prompt="D0-?D3 idle timeout (screen on)" description="Default:  2000 [DEC]    Minimum:  1 [DEC]    Maximum:  10000 [DEC]" size="2" offset="0x0384" depex="Sif( PchSerialIoDevice_6 _EQU_ 0 ) _AND_ Sif( PchSerialIoUseTimingParameters _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SerialIo Configuration/Serial IO SPI0 Settings/D0-?D3 idle timeout (screen on)" default="0x07D0" CurrentVal="0x07D0" min="0x1" max="0x2710" step="0x0"/>
		<!-- Timing parameters disabled -->
		<!-- Form: Serial IO SPI1 Settings -->
		<!-- Serial IO SPI1 Settings -->
		<!-- Form: Serial IO SPI2 Settings -->
		<!-- Serial IO SPI2 Settings -->
		<!-- Form: Serial IO UART0 Settings -->
		<!-- Serial IO UART0 Settings -->
		<knob  type="scalar" setupType="oneof" name="PchUartHwFlowCtrl_0" varstoreIndex="04" prompt="Hardware Flow Control" description="When enabled configures additional 2 GPIO pads for use as RTS/CTS signals for UART" size="1" offset="0x06C2" depex="Sif( PchSerialIoDevice_9 _EQU_ 0 OR OsDebugPort _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SerialIo Configuration/Serial IO UART0 Settings/Hardware Flow Control" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<!-- Timing parameters -->
		<knob type="scalar" setupType="numeric" name="PchSerialIoTimingM0C9" varstoreIndex="00" prompt="D0-?D3 idle timeout (screen off)" description="Default:  200 [DEC]    Minimum:  1 [DEC]    Maximum:  10000 [DEC]" size="2" offset="0x038E" depex="Sif( PchSerialIoDevice_9 _EQU_ 0 OR OsDebugPort _EQU_ 1 ) _AND_ Sif( PchSerialIoUseTimingParameters _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SerialIo Configuration/Serial IO UART0 Settings/D0-?D3 idle timeout (screen off)" default="0x00C8" CurrentVal="0x00C8" min="0x1" max="0x2710" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="PchSerialIoTimingM1C9" varstoreIndex="00" prompt="D0-?D3 idle timeout (screen on)" description="Default:  200 [DEC]    Minimum:  1 [DEC]    Maximum:  10000 [DEC]" size="2" offset="0x0390" depex="Sif( PchSerialIoDevice_9 _EQU_ 0 OR OsDebugPort _EQU_ 1 ) _AND_ Sif( PchSerialIoUseTimingParameters _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SerialIo Configuration/Serial IO UART0 Settings/D0-?D3 idle timeout (screen on)" default="0x00C8" CurrentVal="0x00C8" min="0x1" max="0x2710" step="0x0"/>
		<!-- Timing parameters disabled -->
		<!-- Form: Serial IO UART1 Settings -->
		<!-- Serial IO UART1 Settings -->
		<knob  type="scalar" setupType="oneof" name="PchUartHwFlowCtrl_1" varstoreIndex="04" prompt="Hardware Flow Control" description="When enabled configures additional 2 GPIO pads for use as RTS/CTS signals for UART" size="1" offset="0x06C3" depex="Sif( PchSerialIoDevice_10 _EQU_ 0 OR OsDebugPort _EQU_ 2 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SerialIo Configuration/Serial IO UART1 Settings/Hardware Flow Control" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<!-- Timing parameters -->
		<knob type="scalar" setupType="numeric" name="PchSerialIoTimingM0CA" varstoreIndex="00" prompt="D0-?D3 idle timeout (screen off)" description="Default:  200 [DEC]    Minimum:  1 [DEC]    Maximum:  10000 [DEC]" size="2" offset="0x0392" depex="Sif( PchSerialIoDevice_10 _EQU_ 0 OR OsDebugPort _EQU_ 2 ) _AND_ Sif( PchSerialIoUseTimingParameters _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SerialIo Configuration/Serial IO UART1 Settings/D0-?D3 idle timeout (screen off)" default="0x00C8" CurrentVal="0x00C8" min="0x1" max="0x2710" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="PchSerialIoTimingM1CA" varstoreIndex="00" prompt="D0-?D3 idle timeout (screen on)" description="Default:  200 [DEC]    Minimum:  1 [DEC]    Maximum:  10000 [DEC]" size="2" offset="0x0394" depex="Sif( PchSerialIoDevice_10 _EQU_ 0 OR OsDebugPort _EQU_ 2 ) _AND_ Sif( PchSerialIoUseTimingParameters _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SerialIo Configuration/Serial IO UART1 Settings/D0-?D3 idle timeout (screen on)" default="0x00C8" CurrentVal="0x00C8" min="0x1" max="0x2710" step="0x0"/>
		<!-- Timing parameters disabled -->
		<!-- Form: Serial IO UART2 Settings -->
		<!-- Serial IO UART2 Settings -->
		<knob  type="scalar" setupType="oneof" name="PchUartHwFlowCtrl_2" varstoreIndex="04" prompt="Hardware Flow Control" description="When enabled configures additional 2 GPIO pads for use as RTS/CTS signals for UART" size="1" offset="0x06C4" depex="Sif( PchSerialIoDevice_11 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SerialIo Configuration/Serial IO UART2 Settings/Hardware Flow Control" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<!-- Timing parameters -->
		<knob type="scalar" setupType="numeric" name="PchSerialIoTimingM0CB" varstoreIndex="00" prompt="D0-?D3 idle timeout (screen off)" description="Default:  200 [DEC]    Minimum:  1 [DEC]    Maximum:  10000 [DEC]" size="2" offset="0x0396" depex="Sif( PchSerialIoDevice_11 _EQU_ 0 ) _AND_ Sif( PchSerialIoUseTimingParameters _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SerialIo Configuration/Serial IO UART2 Settings/D0-?D3 idle timeout (screen off)" default="0x00C8" CurrentVal="0x00C8" min="0x1" max="0x2710" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="PchSerialIoTimingM1CB" varstoreIndex="00" prompt="D0-?D3 idle timeout (screen on)" description="Default:  200 [DEC]    Minimum:  1 [DEC]    Maximum:  10000 [DEC]" size="2" offset="0x0398" depex="Sif( PchSerialIoDevice_11 _EQU_ 0 ) _AND_ Sif( PchSerialIoUseTimingParameters _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SerialIo Configuration/Serial IO UART2 Settings/D0-?D3 idle timeout (screen on)" default="0x00C8" CurrentVal="0x00C8" min="0x1" max="0x2710" step="0x0"/>
		<!-- Timing parameters disabled -->
		<!-- Form: SCS Configuration -->
		<knob  type="scalar" setupType="oneof" name="PchScsEmmcEnabled" varstoreIndex="04" prompt="eMMC 5.0 Controller" description="Enable or Disable SCS eMMC 5.0 Controller" size="1" offset="0x0696" depex="Sif( EmmcSupported _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SCS Configuration/eMMC 5.0 Controller" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchScsEmmcHs400Enabled" varstoreIndex="04" prompt="eMMC 5.0 HS400 Mode" description="Enable or Disable SCS eMMC 5.0 HS400 Mode" size="1" offset="0x0697" depex="Sif( EmmcSupported _EQU_ 0 ) _AND_ Sif( PchScsEmmcEnabled _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SCS Configuration/eMMC 5.0 HS400 Mode" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchScsEmmcHs400DriverStrength" varstoreIndex="04" prompt="Driver Strength" description="Sets I/O driver strength" size="1" offset="0x0698" depex="Sif( EmmcSupported _EQU_ 0 ) _AND_ Sif( PchScsEmmcEnabled _EQU_ 0 ) _AND_ Gif( PchScsEmmcHs400Enabled _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SCS Configuration/Driver Strength" default="0x01" CurrentVal="0x01">
			<options>
				<option text="33 Ohm" value="0x0"/>
				<option text="40 Ohm" value="0x1"/>
				<option text="50 Ohm" value="0x2"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchScsSdCardEnabled" varstoreIndex="04" prompt="SDCard 3.0 Controller" description="Enable or Disable SCS SDHC 3.0 Controller" size="1" offset="0x0699" depex="Sif( SdCardSupported _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SCS Configuration/SDCard 3.0 Controller" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchScsUfsEnabled" varstoreIndex="04" prompt="UFS 2.0 Controller" description="Enable or Disable Scs Ufs 2.0 Controller" size="1" offset="0x069A" depex="Sif( UfsSupported _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SCS Configuration/UFS 2.0 Controller" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<!-- Form: ISH Configuration -->
		<knob  type="scalar" setupType="oneof" name="PchIshEnable" varstoreIndex="04" prompt="ISH Controller" description="Enables/Disables Integrated Sensor Hub (ISH) Device" size="1" offset="0x069B" depex="TRUE" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/ISH Configuration/ISH Controller" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob type="scalar" setupType="checkbox" name="PchIshPdtUnlock" varstoreIndex="04" prompt="PDT Unlock Message" description="Checked - Sends PDT Unlock Message to ISH.  After the message is sent the field is set back to unchecked automatically." size="1" offset="0x06AA" depex="Sif( PchIshEnable _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/ISH Configuration/PDT Unlock Message" default="0x00" CurrentVal="0x00"/>
		<!-- ISH GPIO Assignment Configuration:  -->
		<knob type="scalar" setupType="checkbox" name="PchIshSpiGpioAssign" varstoreIndex="04" prompt=" SPI" description="Checked - Pin set to ISH Native function.  Checkbox grayed out - disable conflicting SerialIo controller to set.  Shared pins:  1. ISH UART0 - LPSS I2C2(PCH-H)  2. ISH UART1 - LPSS UART1  3. ISH I2C2 - LPSS I2C5(PCH-LP) / I2C3(PCH-H)" size="1" offset="0x069C" depex="Sif( PchIshEnable _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/ISH Configuration/ SPI" default="0x00" CurrentVal="0x00"/>
		<knob type="scalar" setupType="checkbox" name="PchIshUart0GpioAssign" varstoreIndex="04" prompt=" UART0" description="Checked - Pin set to ISH Native function.  Checkbox grayed out - disable conflicting SerialIo controller to set.  Shared pins:  1. ISH UART0 - LPSS I2C2(PCH-H)  2. ISH UART1 - LPSS UART1  3. ISH I2C2 - LPSS I2C5(PCH-LP) / I2C3(PCH-H)" size="1" offset="0x069D" depex="Sif( PchIshEnable _EQU_ 0 ) _AND_ Gif( PchSerialIoDevice_2 _NEQ_ 0 AND PlatformType _EQU_ 0x1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/ISH Configuration/ UART0" default="0x00" CurrentVal="0x00"/>
		<knob type="scalar" setupType="checkbox" name="PchIshUart1GpioAssign" varstoreIndex="04" prompt=" UART1" description="Checked - Pin set to ISH Native function.  Checkbox grayed out - disable conflicting SerialIo controller to set.  Shared pins:  1. ISH UART0 - LPSS I2C2(PCH-H)  2. ISH UART1 - LPSS UART1  3. ISH I2C2 - LPSS I2C5(PCH-LP) / I2C3(PCH-H)" size="1" offset="0x069E" depex="Sif( PchIshEnable _EQU_ 0 ) _AND_ Gif( PchSerialIoDevice_10 _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/ISH Configuration/ UART1" default="0x00" CurrentVal="0x00"/>
		<knob type="scalar" setupType="checkbox" name="PchIshI2c0GpioAssign" varstoreIndex="04" prompt=" I2C0" description="Checked - Pin set to ISH Native function.  Checkbox grayed out - disable conflicting SerialIo controller to set.  Shared pins:  1. ISH UART0 - LPSS I2C2(PCH-H)  2. ISH UART1 - LPSS UART1  3. ISH I2C2 - LPSS I2C5(PCH-LP) / I2C3(PCH-H)" size="1" offset="0x069F" depex="Sif( PchIshEnable _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/ISH Configuration/ I2C0" default="0x01" CurrentVal="0x01"/>
		<knob type="scalar" setupType="checkbox" name="PchIshI2c1GpioAssign" varstoreIndex="04" prompt=" I2C1" description="Checked - Pin set to ISH Native function.  Checkbox grayed out - disable conflicting SerialIo controller to set.  Shared pins:  1. ISH UART0 - LPSS I2C2(PCH-H)  2. ISH UART1 - LPSS UART1  3. ISH I2C2 - LPSS I2C5(PCH-LP) / I2C3(PCH-H)" size="1" offset="0x06A0" depex="Sif( PchIshEnable _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/ISH Configuration/ I2C1" default="0x01" CurrentVal="0x01"/>
		<knob type="scalar" setupType="checkbox" name="PchIshI2c2GpioAssign" varstoreIndex="04" prompt=" I2C2" description="Checked - Pin set to ISH Native function.  Checkbox grayed out - disable conflicting SerialIo controller to set.  Shared pins:  1. ISH UART0 - LPSS I2C2(PCH-H)  2. ISH UART1 - LPSS UART1  3. ISH I2C2 - LPSS I2C5(PCH-LP) / I2C3(PCH-H)" size="1" offset="0x06A1" depex="Sif( PchIshEnable _EQU_ 0 ) _AND_ Gif( ( PchSerialIoDevice_5 _NEQ_ 0 AND PlatformType _EQU_ 0x2 ) OR ( PchSerialIoDevice_3 _NEQ_ 0 AND PlatformType _EQU_ 0x1 ) )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/ISH Configuration/ I2C2" default="0x00" CurrentVal="0x00"/>
		<knob type="scalar" setupType="checkbox" name="PchIshGp0GpioAssign" varstoreIndex="04" prompt=" GP_0" description="Checked - Pin set to ISH Native function.  Checkbox grayed out - disable conflicting SerialIo controller to set.  Shared pins:  1. ISH UART0 - LPSS I2C2(PCH-H)  2. ISH UART1 - LPSS UART1  3. ISH I2C2 - LPSS I2C5(PCH-LP) / I2C3(PCH-H)" size="1" offset="0x06A2" depex="Sif( PchIshEnable _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/ISH Configuration/ GP_0" default="0x01" CurrentVal="0x01"/>
		<knob type="scalar" setupType="checkbox" name="PchIshGp1GpioAssign" varstoreIndex="04" prompt=" GP_1" description="Checked - Pin set to ISH Native function.  Checkbox grayed out - disable conflicting SerialIo controller to set.  Shared pins:  1. ISH UART0 - LPSS I2C2(PCH-H)  2. ISH UART1 - LPSS UART1  3. ISH I2C2 - LPSS I2C5(PCH-LP) / I2C3(PCH-H)" size="1" offset="0x06A3" depex="Sif( PchIshEnable _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/ISH Configuration/ GP_1" default="0x01" CurrentVal="0x01"/>
		<knob type="scalar" setupType="checkbox" name="PchIshGp2GpioAssign" varstoreIndex="04" prompt=" GP_2" description="Checked - Pin set to ISH Native function.  Checkbox grayed out - disable conflicting SerialIo controller to set.  Shared pins:  1. ISH UART0 - LPSS I2C2(PCH-H)  2. ISH UART1 - LPSS UART1  3. ISH I2C2 - LPSS I2C5(PCH-LP) / I2C3(PCH-H)" size="1" offset="0x06A4" depex="Sif( PchIshEnable _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/ISH Configuration/ GP_2" default="0x01" CurrentVal="0x01"/>
		<knob type="scalar" setupType="checkbox" name="PchIshGp3GpioAssign" varstoreIndex="04" prompt=" GP_3" description="Checked - Pin set to ISH Native function.  Checkbox grayed out - disable conflicting SerialIo controller to set.  Shared pins:  1. ISH UART0 - LPSS I2C2(PCH-H)  2. ISH UART1 - LPSS UART1  3. ISH I2C2 - LPSS I2C5(PCH-LP) / I2C3(PCH-H)" size="1" offset="0x06A5" depex="Sif( PchIshEnable _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/ISH Configuration/ GP_3" default="0x01" CurrentVal="0x01"/>
		<knob type="scalar" setupType="checkbox" name="PchIshGp4GpioAssign" varstoreIndex="04" prompt=" GP_4" description="Checked - Pin set to ISH Native function.  Checkbox grayed out - disable conflicting SerialIo controller to set.  Shared pins:  1. ISH UART0 - LPSS I2C2(PCH-H)  2. ISH UART1 - LPSS UART1  3. ISH I2C2 - LPSS I2C5(PCH-LP) / I2C3(PCH-H)" size="1" offset="0x06A6" depex="Sif( PchIshEnable _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/ISH Configuration/ GP_4" default="0x01" CurrentVal="0x01"/>
		<knob type="scalar" setupType="checkbox" name="PchIshGp5GpioAssign" varstoreIndex="04" prompt=" GP_5" description="Checked - Pin set to ISH Native function.  Checkbox grayed out - disable conflicting SerialIo controller to set.  Shared pins:  1. ISH UART0 - LPSS I2C2(PCH-H)  2. ISH UART1 - LPSS UART1  3. ISH I2C2 - LPSS I2C5(PCH-LP) / I2C3(PCH-H)" size="1" offset="0x06A7" depex="Sif( PchIshEnable _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/ISH Configuration/ GP_5" default="0x01" CurrentVal="0x01"/>
		<knob type="scalar" setupType="checkbox" name="PchIshGp6GpioAssign" varstoreIndex="04" prompt=" GP_6" description="Checked - Pin set to ISH Native function.  Checkbox grayed out - disable conflicting SerialIo controller to set.  Shared pins:  1. ISH UART0 - LPSS I2C2(PCH-H)  2. ISH UART1 - LPSS UART1  3. ISH I2C2 - LPSS I2C5(PCH-LP) / I2C3(PCH-H)" size="1" offset="0x06A8" depex="Sif( PchIshEnable _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/ISH Configuration/ GP_6" default="0x01" CurrentVal="0x01"/>
		<knob type="scalar" setupType="checkbox" name="PchIshGp7GpioAssign" varstoreIndex="04" prompt=" GP_7" description="Checked - Pin set to ISH Native function.  Checkbox grayed out - disable conflicting SerialIo controller to set.  Shared pins:  1. ISH UART0 - LPSS I2C2(PCH-H)  2. ISH UART1 - LPSS UART1  3. ISH I2C2 - LPSS I2C5(PCH-LP) / I2C3(PCH-H)" size="1" offset="0x06A9" depex="Sif( PchIshEnable _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/ISH Configuration/ GP_7" default="0x00" CurrentVal="0x00"/>
		<!-- Form: Pch Thermal Throttling Control -->
		<knob  type="scalar" setupType="oneof" name="PchTtLevelSuggestSet" varstoreIndex="04" prompt="Thermal Throttling Level" description="Determine if use Intel suggested setting" size="1" offset="0x06C8" depex="TRUE" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/Pch Thermal Throttling Control/Thermal Throttling Level" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Suggested Setting" value="0x1"/>
				<option text="Manual" value="0x0"/>
			</options>
		</knob>
		<knob type="scalar" setupType="checkbox" name="PchThrmTtEnable" varstoreIndex="04" prompt="Thermal Throttling" description="Enable/Disable the thermal throttling states control" size="1" offset="0x06CF" depex="Sif( PchTtLevelSuggestSet _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/Pch Thermal Throttling Control/Thermal Throttling" default="0x00" CurrentVal="0x00"/>
		<knob type="scalar" setupType="checkbox" name="PchThrmTtState13Enable" varstoreIndex="04" prompt="TT State 13" description="PMSync state 13 will force at least T2 state" size="1" offset="0x06D0" depex="Sif( PchTtLevelSuggestSet _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/Pch Thermal Throttling Control/TT State 13" default="0x00" CurrentVal="0x00"/>
		<knob type="scalar" setupType="checkbox" name="PchThrmTtLock" varstoreIndex="04" prompt="Thermal Throttling Lock" description="Lock the entire TL register" size="1" offset="0x06D1" depex="Sif( PchTtLevelSuggestSet _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/Pch Thermal Throttling Control/Thermal Throttling Lock" default="0x00" CurrentVal="0x00"/>
		<knob type="scalar" setupType="numeric" name="PchThrmT0Level" varstoreIndex="04" prompt="T0 Level" description="If Trip Point Temperature ?- T0Level, the system is in T0 state" size="2" offset="0x06C9" depex="Sif( PchTtLevelSuggestSet _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/Pch Thermal Throttling Control/T0 Level" default="0x0000" CurrentVal="0x0000" min="0x0" max="0xFFFF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PchThrmT1Level" varstoreIndex="04" prompt="T1 Level" description="If T1Level ?- Trip Point Temperature ? T0Level, the system is in T1 state" size="2" offset="0x06CB" depex="Sif( PchTtLevelSuggestSet _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/Pch Thermal Throttling Control/T1 Level" default="0x0000" CurrentVal="0x0000" min="0x0" max="0xFFFF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PchThrmT2Level" varstoreIndex="04" prompt="T2 Level" description="If T2Level ?- Trip Point Temperature ? T1Level, the system is in T2 state" size="2" offset="0x06CD" depex="Sif( PchTtLevelSuggestSet _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/Pch Thermal Throttling Control/T2 Level" default="0x0000" CurrentVal="0x0000" min="0x0" max="0xFFFF" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="PchDmiTsSuggestSet" varstoreIndex="04" prompt="DMI Thermal Setting" description="Determine if use Intel suggested setting" size="1" offset="0x06D2" depex="TRUE" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/Pch Thermal Throttling Control/DMI Thermal Setting" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Suggested Setting" value="0x1"/>
				<option text="Manual" value="0x0"/>
			</options>
		</knob>
		<knob type="scalar" setupType="checkbox" name="PchDmiTsawEn" varstoreIndex="04" prompt="DMI Thermal Sensor Autonomous Width" description="Enable/Disable Thermal Sensor initiated Autonomous Width Negotiation" size="1" offset="0x06D7" depex="Sif( PchDmiTsSuggestSet _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/Pch Thermal Throttling Control/DMI Thermal Sensor Autonomous Width" default="0x00" CurrentVal="0x00"/>
		<knob  type="scalar" setupType="oneof" name="PchTs0Width" varstoreIndex="04" prompt="Thermal Sensor 0 Width" description="Determine the DMI Link Width when the output from the Thermal Sensor is T0" size="1" offset="0x06D3" depex="Sif( PchDmiTsSuggestSet _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/Pch Thermal Throttling Control/Thermal Sensor 0 Width" default="0x03" CurrentVal="0x03">
			<options>
				<option text="x1" value="0x0"/>
				<option text="x2" value="0x1"/>
				<option text="x4" value="0x2"/>
				<option text="x8" value="0x3"/>
				<option text="x16" value="0x4"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchTs1Width" varstoreIndex="04" prompt="Thermal Sensor 1 Width" description="Determine the DMI Link Width when the output from the Thermal Sensor is T1" size="1" offset="0x06D4" depex="Sif( PchDmiTsSuggestSet _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/Pch Thermal Throttling Control/Thermal Sensor 1 Width" default="0x02" CurrentVal="0x02">
			<options>
				<option text="x1" value="0x0"/>
				<option text="x2" value="0x1"/>
				<option text="x4" value="0x2"/>
				<option text="x8" value="0x3"/>
				<option text="x16" value="0x4"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchTs2Width" varstoreIndex="04" prompt="Thermal Sensor 2 Width" description="Determine the DMI Link Width when the output from the Thermal Sensor is T2" size="1" offset="0x06D5" depex="Sif( PchDmiTsSuggestSet _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/Pch Thermal Throttling Control/Thermal Sensor 2 Width" default="0x01" CurrentVal="0x01">
			<options>
				<option text="x1" value="0x0"/>
				<option text="x2" value="0x1"/>
				<option text="x4" value="0x2"/>
				<option text="x8" value="0x3"/>
				<option text="x16" value="0x4"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchTs3Width" varstoreIndex="04" prompt="Thermal Sensor 3 Width" description="Determine the DMI Link Width when the output from the Thermal Sensor is T3" size="1" offset="0x06D6" depex="Sif( PchDmiTsSuggestSet _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/Pch Thermal Throttling Control/Thermal Sensor 3 Width" default="0x00" CurrentVal="0x00">
			<options>
				<option text="x1" value="0x0"/>
				<option text="x2" value="0x1"/>
				<option text="x4" value="0x2"/>
				<option text="x8" value="0x3"/>
				<option text="x16" value="0x4"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchSataTsSuggestSet" varstoreIndex="04" prompt="SATA Thermal Setting" description="Determine if use Intel suggested setting" size="1" offset="0x06D8" depex="TRUE" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/Pch Thermal Throttling Control/SATA Thermal Setting" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Suggested Setting" value="0x1"/>
				<option text="Manual" value="0x0"/>
			</options>
		</knob>
		<!-- Port 0 -->
		<knob  type="scalar" setupType="oneof" name="PchP0T1M" varstoreIndex="04" prompt="T1 Multipler" description="Determine the value of SATA Port T1 Multipler" size="1" offset="0x06D9" depex="Sif( PchSataTsSuggestSet _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/Pch Thermal Throttling Control/T1 Multipler" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="x1" value="0x1"/>
				<option text="x2" value="0x2"/>
				<option text="x4" value="0x3"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchP0T2M" varstoreIndex="04" prompt="T2 Multipler" description="Determine the value of SATA Port T2 Multipler" size="1" offset="0x06DA" depex="Sif( PchSataTsSuggestSet _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/Pch Thermal Throttling Control/T2 Multipler" default="0x02" CurrentVal="0x02">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="x1" value="0x1"/>
				<option text="x2" value="0x2"/>
				<option text="x4" value="0x3"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchP0T3M" varstoreIndex="04" prompt="T3 Multipler" description="Determine the value of SATA Port T3 Multipler" size="1" offset="0x06DB" depex="Sif( PchSataTsSuggestSet _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/Pch Thermal Throttling Control/T3 Multipler" default="0x03" CurrentVal="0x03">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="x1" value="0x1"/>
				<option text="x2" value="0x2"/>
				<option text="x4" value="0x3"/>
			</options>
		</knob>
		<knob type="scalar" setupType="checkbox" name="PchP0TDispFinit" varstoreIndex="04" prompt="Alternate Fast Init Tdispatch" description="Enable/Disable SATA Port Alternate Fast Init Tdispatch" size="1" offset="0x06DE" depex="Sif( PchSataTsSuggestSet _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/Pch Thermal Throttling Control/Alternate Fast Init Tdispatch" default="0x00" CurrentVal="0x00"/>
		<knob  type="scalar" setupType="oneof" name="PchP0TDisp" varstoreIndex="04" prompt="Tdispatch" description="Determine the value of SATA Port Tdispatch" size="1" offset="0x06DC" depex="Sif( PchP0TDispFinit _EQU_ 0 OR PchSataTsSuggestSet _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/Pch Thermal Throttling Control/Tdispatch" default="0x00" CurrentVal="0x00">
			<options>
				<option text="~32us" value="0x0"/>
				<option text="~128us" value="0x1"/>
				<option text="~8us" value="0x3"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchP0Tinact" varstoreIndex="04" prompt="Tinactive" description="Determine the value of SATA Port Tinactive" size="1" offset="0x06DD" depex="Sif( PchP0TDispFinit _EQU_ 0 OR PchSataTsSuggestSet _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/Pch Thermal Throttling Control/Tinactive" default="0x00" CurrentVal="0x00">
			<options>
				<option text="~32us" value="0x0"/>
				<option text="~128us" value="0x1"/>
				<option text="~8us" value="0x3"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchP0TDisp_inst_2" varstoreIndex="04" prompt="Tdispatch" description="Determine the value of SATA Port Tdispatch" size="1" offset="0x06DC" depex="Sif( PchP0TDispFinit _EQU_ 1 OR PchSataTsSuggestSet _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/Pch Thermal Throttling Control/Tdispatch" default="0x00" CurrentVal="0x00">
			<options>
				<option text="~32ms" value="0x0"/>
				<option text="~128ms" value="0x1"/>
				<option text="~8ms" value="0x3"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchP0Tinact_inst_2" varstoreIndex="04" prompt="Tinactive" description="Determine the value of SATA Port Tinactive" size="1" offset="0x06DD" depex="Sif( PchP0TDispFinit _EQU_ 1 OR PchSataTsSuggestSet _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/Pch Thermal Throttling Control/Tinactive" default="0x00" CurrentVal="0x00">
			<options>
				<option text="~32ms" value="0x0"/>
				<option text="~128ms" value="0x1"/>
				<option text="~8ms" value="0x3"/>
			</options>
		</knob>
		<!-- Port 1 -->
		<knob  type="scalar" setupType="oneof" name="PchP1T1M" varstoreIndex="04" prompt="T1 Multipler" description="Determine the value of SATA Port T1 Multipler" size="1" offset="0x06DF" depex="Sif( PchSataTsSuggestSet _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/Pch Thermal Throttling Control/T1 Multipler" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="x1" value="0x1"/>
				<option text="x2" value="0x2"/>
				<option text="x4" value="0x3"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchP1T2M" varstoreIndex="04" prompt="T2 Multipler" description="Determine the value of SATA Port T2 Multipler" size="1" offset="0x06E0" depex="Sif( PchSataTsSuggestSet _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/Pch Thermal Throttling Control/T2 Multipler" default="0x02" CurrentVal="0x02">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="x1" value="0x1"/>
				<option text="x2" value="0x2"/>
				<option text="x4" value="0x3"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchP1T3M" varstoreIndex="04" prompt="T3 Multipler" description="Determine the value of SATA Port T3 Multipler" size="1" offset="0x06E1" depex="Sif( PchSataTsSuggestSet _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/Pch Thermal Throttling Control/T3 Multipler" default="0x03" CurrentVal="0x03">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="x1" value="0x1"/>
				<option text="x2" value="0x2"/>
				<option text="x4" value="0x3"/>
			</options>
		</knob>
		<knob type="scalar" setupType="checkbox" name="PchP1TDispFinit" varstoreIndex="04" prompt="Alternate Fast Init Tdispatch" description="Enable/Disable SATA Port Alternate Fast Init Tdispatch" size="1" offset="0x06E4" depex="Sif( PchSataTsSuggestSet _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/Pch Thermal Throttling Control/Alternate Fast Init Tdispatch" default="0x00" CurrentVal="0x00"/>
		<knob  type="scalar" setupType="oneof" name="PchP1TDisp" varstoreIndex="04" prompt="Tdispatch" description="Determine the value of SATA Port Tdispatch" size="1" offset="0x06E2" depex="Sif( PchP1TDispFinit _EQU_ 0 OR PchSataTsSuggestSet _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/Pch Thermal Throttling Control/Tdispatch" default="0x00" CurrentVal="0x00">
			<options>
				<option text="~32us" value="0x0"/>
				<option text="~128us" value="0x1"/>
				<option text="~8us" value="0x3"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchP1Tinact" varstoreIndex="04" prompt="Tinactive" description="Determine the value of SATA Port Tinactive" size="1" offset="0x06E3" depex="Sif( PchP1TDispFinit _EQU_ 0 OR PchSataTsSuggestSet _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/Pch Thermal Throttling Control/Tinactive" default="0x00" CurrentVal="0x00">
			<options>
				<option text="~32us" value="0x0"/>
				<option text="~128us" value="0x1"/>
				<option text="~8us" value="0x3"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchP1TDisp_inst_2" varstoreIndex="04" prompt="Tdispatch" description="Determine the value of SATA Port Tdispatch" size="1" offset="0x06E2" depex="Sif( PchP1TDispFinit _EQU_ 1 OR PchSataTsSuggestSet _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/Pch Thermal Throttling Control/Tdispatch" default="0x00" CurrentVal="0x00">
			<options>
				<option text="~32ms" value="0x0"/>
				<option text="~128ms" value="0x1"/>
				<option text="~8ms" value="0x3"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchP1Tinact_inst_2" varstoreIndex="04" prompt="Tinactive" description="Determine the value of SATA Port Tinactive" size="1" offset="0x06E3" depex="Sif( PchP1TDispFinit _EQU_ 1 OR PchSataTsSuggestSet _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/Pch Thermal Throttling Control/Tinactive" default="0x00" CurrentVal="0x00">
			<options>
				<option text="~32ms" value="0x0"/>
				<option text="~128ms" value="0x1"/>
				<option text="~8ms" value="0x3"/>
			</options>
		</knob>
		<!-- Form: Serial IO Touch Pad Settings -->
		<knob  type="scalar" setupType="oneof" name="PchI2cTouchPadType" varstoreIndex="00" prompt="Touch Pad" description="Indicates what type of I2C Touch Pad is connected to this SerialIo controller" size="1" offset="0x02B8" depex="Sif( PchSerialIoDevice_3 _EQU_ 0 ) _AND_ Sif( _LIST_ PchI2cSensorDevicePort_3 _NEQ_ 1 3 5 7 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SerialIo Configuration/Serial IO I2C3 Settings/Serial IO Touch Pad Settings/Touch Pad" default="0x06" CurrentVal="0x06">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Synaptics Precision Touchpad" value="0x1"/>
				<option text="Synaptics Forcepad" value="0x2"/>
				<option text="ALPS Precision Touchpad ClickPad" value="0x6"/>
				<option text="Custom device" value="0x5"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchI2cTouchPadIrqMode" varstoreIndex="00" prompt="Touch Pad Interrupt Mode" description="Selects different routing for interrupts from Touch Pad" size="1" offset="0x02B9" depex="Sif( PchSerialIoDevice_3 _EQU_ 0 ) _AND_ Sif( _LIST_ PchI2cSensorDevicePort_3 _NEQ_ 1 3 5 7 ) _AND_ Sif( PchI2cTouchPadType _EQU_ 0 OR ( PchI2cSensorDevicePort_0 _EQU_ 0x1 AND ( PchI2cTouchPadType _EQU_ 3 OR PchI2cTouchPadType _EQU_ 4  ) ) )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SerialIo Configuration/Serial IO I2C3 Settings/Serial IO Touch Pad Settings/Touch Pad Interrupt Mode" default="0x00" CurrentVal="0x00">
			<options>
				<option text="GPIO Interrupt" value="0x0"/>
				<option text="APIC Interrupt" value="0x1"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="PchI2cTouchPadBusAddress" varstoreIndex="00" prompt="Device?s bus address" description="Specify parameters of custom I2C device" size="1" offset="0x02BA" depex="Sif( PchSerialIoDevice_3 _EQU_ 0 ) _AND_ Sif( _LIST_ PchI2cSensorDevicePort_3 _NEQ_ 1 3 5 7 ) _AND_ Sif( PchI2cTouchPadType _NEQ_ 5 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SerialIo Configuration/Serial IO I2C3 Settings/Serial IO Touch Pad Settings/Device?s bus address" default="0x00" CurrentVal="0x00" min="0x0" max="0x7F" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PchI2cTouchPadHidAddress" varstoreIndex="00" prompt="Device?s HID address" description="Specify parameters of custom I2C device" size="2" offset="0x02BB" depex="Sif( PchSerialIoDevice_3 _EQU_ 0 ) _AND_ Sif( _LIST_ PchI2cSensorDevicePort_3 _NEQ_ 1 3 5 7 ) _AND_ Sif( PchI2cTouchPadType _NEQ_ 5 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SerialIo Configuration/Serial IO I2C3 Settings/Serial IO Touch Pad Settings/Device?s HID address" default="0x0000" CurrentVal="0x0000" min="0x0" max="0xFFFF" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="PchI2cTouchPadSpeed" varstoreIndex="00" prompt="Device?s bus speed" description="Specify parameters of custom I2C device" size="1" offset="0x02BD" depex="Sif( PchSerialIoDevice_3 _EQU_ 0 ) _AND_ Sif( _LIST_ PchI2cSensorDevicePort_3 _NEQ_ 1 3 5 7 ) _AND_ Sif( PchI2cTouchPadType _NEQ_ 5 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SerialIo Configuration/Serial IO I2C3 Settings/Serial IO Touch Pad Settings/Device?s bus speed" default="0x00" CurrentVal="0x00">
			<options>
				<option text="100kHz" value="0x0"/>
				<option text="400kHz" value="0x1"/>
				<option text="1MHz" value="0x2"/>
			</options>
		</knob>
		<!-- Form: Serial IO Touch Panel Settings -->
		<knob  type="scalar" setupType="oneof" name="PchI2cTouchPanelType" varstoreIndex="00" prompt="Touch Panel" description="Indicates what type of I2C Touch Panel is connected to this SerialIo controller" size="1" offset="0x02BE" depex="Sif( PchSerialIoDevice_3 _EQU_ 0 ) _AND_ Sif( _LIST_ PchI2cSensorDevicePort_3 _NEQ_ 2 3 6 7 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SerialIo Configuration/Serial IO I2C3 Settings/Serial IO Touch Panel Settings/Touch Panel" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Atmel3432 TouchPanel" value="0x1"/>
				<option text="Atmel2952 TouchPanel" value="0x2"/>
				<option text="Elan2097 TouchPanel" value="0x3"/>
				<option text="N-Trig/Samsung 13.3?" value="0x4"/>
				<option text="N-Trig/Sharp 12.5?" value="0x5"/>
				<option text="WACOM TouchPanel" value="0x6"/>
				<option text="Custom device" value="0x7"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchI2cTouchPanelIrqMode" varstoreIndex="00" prompt="Touch Panel Interrupt Mode" description="Selects different routing for interrupts from Touch Panel" size="1" offset="0x02BF" depex="Sif( PchSerialIoDevice_3 _EQU_ 0 ) _AND_ Sif( _LIST_ PchI2cSensorDevicePort_3 _NEQ_ 2 3 6 7 ) _AND_ Sif( PchI2cTouchPanelType _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SerialIo Configuration/Serial IO I2C3 Settings/Serial IO Touch Panel Settings/Touch Panel Interrupt Mode" default="0x01" CurrentVal="0x01">
			<options>
				<option text="GPIO Interrupt" value="0x0"/>
				<option text="APIC Interrupt" value="0x1"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="PchI2cTouchPanelBusAddress" varstoreIndex="00" prompt="Device?s bus address" description="Specify parameters of custom I2C device" size="1" offset="0x02C0" depex="Sif( PchSerialIoDevice_3 _EQU_ 0 ) _AND_ Sif( _LIST_ PchI2cSensorDevicePort_3 _NEQ_ 2 3 6 7 ) _AND_ Sif( PchI2cTouchPanelType _NEQ_ 7 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SerialIo Configuration/Serial IO I2C3 Settings/Serial IO Touch Panel Settings/Device?s bus address" default="0x00" CurrentVal="0x00" min="0x0" max="0x7F" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PchI2cTouchPanelHidAddress" varstoreIndex="00" prompt="Device?s HID address" description="Specify parameters of custom I2C device" size="2" offset="0x02C1" depex="Sif( PchSerialIoDevice_3 _EQU_ 0 ) _AND_ Sif( _LIST_ PchI2cSensorDevicePort_3 _NEQ_ 2 3 6 7 ) _AND_ Sif( PchI2cTouchPanelType _NEQ_ 7 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SerialIo Configuration/Serial IO I2C3 Settings/Serial IO Touch Panel Settings/Device?s HID address" default="0x0000" CurrentVal="0x0000" min="0x0" max="0xFFFF" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="PchI2cTouchPanelSpeed" varstoreIndex="00" prompt="Device?s bus speed" description="Specify parameters of custom I2C device" size="1" offset="0x02C3" depex="Sif( PchSerialIoDevice_3 _EQU_ 0 ) _AND_ Sif( _LIST_ PchI2cSensorDevicePort_3 _NEQ_ 2 3 6 7 ) _AND_ Sif( PchI2cTouchPanelType _LT_ 6 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SerialIo Configuration/Serial IO I2C3 Settings/Serial IO Touch Panel Settings/Device?s bus speed" default="0x01" CurrentVal="0x01">
			<options>
				<option text="100kHz" value="0x0"/>
				<option text="400kHz" value="0x1"/>
				<option text="1MHz" value="0x2"/>
			</options>
		</knob>
		<!-- Form: Serial IO Finger Print Settings -->
		<knob  type="scalar" setupType="oneof" name="PchSpiFingerPrintType" varstoreIndex="00" prompt="Finger Print Sensor" description="Select the HID to enable Finger Print Sensor" size="1" offset="0x02D0" depex="Sif( PchSerialIoDevice_8 _EQU_ 0 ) _AND_ Sif( _LIST_ PchSpiSensorDevicePort_8 _NEQ_ 0x1 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SerialIo Configuration/Serial IO SPI2 Settings/Serial IO Finger Print Settings/Finger Print Sensor" default="0x06" CurrentVal="0x06">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="FPC1011" value="0x1"/>
				<option text="FPC1020" value="0x2"/>
				<option text="VFSI6101" value="0x3"/>
				<option text="Synaptics VFSI7500" value="0x4"/>
				<option text="EGIS0300" value="0x5"/>
				<option text="FPC1021" value="0x6"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchSpiSensorIrqMode" varstoreIndex="00" prompt="Finger Print Interrupt Mode" description="Selects different routing for interrupts from Finger Print" size="1" offset="0x02D1" depex="Sif( PchSerialIoDevice_8 _EQU_ 0 ) _AND_ Sif( _LIST_ PchSpiSensorDevicePort_8 _NEQ_ 0x1 ) _AND_ Sif( PchSpiFingerPrintType _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SerialIo Configuration/Serial IO SPI2 Settings/Serial IO Finger Print Settings/Finger Print Interrupt Mode" default="0x01" CurrentVal="0x01">
			<options>
				<option text="GPIO Interrupt" value="0x0"/>
				<option text="APIC Interrupt" value="0x1"/>
			</options>
		</knob>
		<!-- Timing parameters -->
		<knob type="scalar" setupType="numeric" name="PchSerialIoTimingM0C7" varstoreIndex="00" prompt="D0-?D3 idle timeout (screen off)" description="Default:  200 [DEC]    Minimum:  1 [DEC]    Maximum:  10000 [DEC]" size="2" offset="0x0386" depex="Sif( PchSerialIoDevice_8 _EQU_ 0 ) _AND_ Sif( _LIST_ PchSpiSensorDevicePort_8 _NEQ_ 0x1 ) _AND_ Sif( PchSerialIoUseTimingParameters _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SerialIo Configuration/Serial IO SPI2 Settings/Serial IO Finger Print Settings/D0-?D3 idle timeout (screen off)" default="0x00C8" CurrentVal="0x00C8" min="0x1" max="0x2710" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="PchSerialIoTimingM1C7" varstoreIndex="00" prompt="D0-?D3 idle timeout (screen on)" description="Default:  2000 [DEC]    Minimum:  1 [DEC]    Maximum:  10000 [DEC]" size="2" offset="0x0388" depex="Sif( PchSerialIoDevice_8 _EQU_ 0 ) _AND_ Sif( _LIST_ PchSpiSensorDevicePort_8 _NEQ_ 0x1 ) _AND_ Sif( PchSerialIoUseTimingParameters _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SerialIo Configuration/Serial IO SPI2 Settings/Serial IO Finger Print Settings/D0-?D3 idle timeout (screen on)" default="0x07D0" CurrentVal="0x07D0" min="0x1" max="0x2710" step="0x0"/>
		<!-- Timing parameters disabled -->
		<!-- Timing parameters -->
		<knob type="scalar" setupType="numeric" name="PchSerialIoTimingM0C8" varstoreIndex="00" prompt="D0-?D3 idle timeout (screen off)" description="Default:  200 [DEC]    Minimum:  1 [DEC]    Maximum:  10000 [DEC]" size="2" offset="0x038A" depex="Sif( PchSerialIoDevice_8 _EQU_ 0 ) _AND_ Sif( _LIST_ PchSpiSensorDevicePort_8 _NEQ_ 0x1 ) _AND_ Sif( PchSerialIoUseTimingParameters _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SerialIo Configuration/Serial IO SPI2 Settings/Serial IO Finger Print Settings/D0-?D3 idle timeout (screen off)" default="0x00C8" CurrentVal="0x00C8" min="0x1" max="0x2710" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="PchSerialIoTimingM1C8" varstoreIndex="00" prompt="D0-?D3 idle timeout (screen on)" description="Default:  2000 [DEC]    Minimum:  1 [DEC]    Maximum:  10000 [DEC]" size="2" offset="0x038C" depex="Sif( PchSerialIoDevice_8 _EQU_ 0 ) _AND_ Sif( _LIST_ PchSpiSensorDevicePort_8 _NEQ_ 0x1 ) _AND_ Sif( PchSerialIoUseTimingParameters _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-IO Configuration/SerialIo Configuration/Serial IO SPI2 Settings/Serial IO Finger Print Settings/D0-?D3 idle timeout (screen on)" default="0x07D0" CurrentVal="0x07D0" min="0x1" max="0x2710" step="0x0"/>
		<!-- Timing parameters disabled -->
		<!-- Form: PCH-FW Configuration -->
		<!-- ME Firmware Version: 12.0.32.1421 -->
		<!-- ME Firmware Mode: Normal Mode -->
		<!-- ME Firmware Mode: ME ALT Disabled -->
		<!-- ME Firmware Mode: ME Temporarily Disabled -->
		<!-- ME Firmware Mode: Secovr Jmpr/Heci MSG -->
		<!-- ME Firmware Mode: ME Failed -->
		<!-- ME Firmware Mode: Normal Mode -->
		<!-- ME Firmware SKU: Consumer SKU -->
		<!-- ME Firmware Status 1: 0x90000255 -->
		<!-- ME Firmware Status 2: 0x8B100106 -->
		<knob  type="scalar" setupType="oneof" name="MeStateControl" varstoreIndex="06" prompt="ME State" description="When Disabled ME will be put into ME Temporarily Disabled Mode." size="1" offset="0x0002" depex="Gif( RemoteSessionActive _EQU_ 0x1 OR AfterEoP _EQU_ 0x1 )" SetupPgPtr="Intel Advanced Menu/PCH-FW Configuration/ME State" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="MngState" varstoreIndex="06" prompt="Manageability Features State" description="Enable/Disable Intel(R) Manageability features.    NOTE:  This option disables/enables Manageability Features support in FW.  To disable support platform must be in an unprovisioned state first." size="1" offset="0x0000" depex="Sif( MeStateControl _EQU_ 0 ) _AND_ Sif( MeImageType _NEQ_ 0x04 OR MeFirmwareInfo _NEQ_ 0x00 ) _AND_ Gif( RemoteSessionActive _EQU_ 0x1 OR AmtGlobalState _EQU_ 0 ) _AND_ Gif( AfterEoP _EQU_ 0x1 )" SetupPgPtr="Intel Advanced Menu/PCH-FW Configuration/Manageability Features State" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="Amt" varstoreIndex="05" prompt="AMT BIOS Features" description="When disabled AMT BIOS Features are no longer supported and user is no longer able to access MEBx Setup.    Note:  This option does not disable Manageability Features in FW." size="1" offset="0x0017" depex="Sif( MeStateControl _EQU_ 0 ) _AND_ Sif( MeImageType _NEQ_ 0x04 OR MeFirmwareInfo _NEQ_ 0x00 ) _AND_ Gif( RemoteSessionActive _EQU_ 0x1 OR AmtGlobalState _EQU_ 0 ) _AND_ Sif( MngState _EQU_ 0 ) _AND_ Gif( AfterEoP _EQU_ 0x1 )" SetupPgPtr="Intel Advanced Menu/PCH-FW Configuration/AMT BIOS Features" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="MeUnconfigOnRtcClear" varstoreIndex="05" prompt="ME Unconfig on RTC Clear" description="When Disabled ME will not be unconfigured on RTC Clear" size="1" offset="0x0012" depex="Sif( MeStateControl _EQU_ 0 ) _AND_ Sif( UnconfigOnRtcAvailable _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-FW Configuration/ME Unconfig on RTC Clear" default="0x7D" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="CommsHubEnable" varstoreIndex="05" prompt="Comms Hub Support" description="Enables/Disables support for Comms Hub." size="1" offset="0x0004" depex="Sif( MeStateControl _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-FW Configuration/Comms Hub Support" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="MeJhiSupport" varstoreIndex="05" prompt="JHI Support" description="Enable/Disable Intel(R) DAL Host Interface Service (JHI)" size="1" offset="0x0016" depex="Sif( MeStateControl _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-FW Configuration/JHI Support" default="0x02" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="CoreBiosDoneEnabled" varstoreIndex="05" prompt="Core Bios Done Message" description="Enable/Disable Core Bios Done message sent to ME" size="1" offset="0x0013" depex="Sif( MeStateControl _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-FW Configuration/Core Bios Done Message" default="0x48" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<!-- Form: PTT Configuration -->
		<!-- PTT Capability / State: 0 / 0 -->
		<knob  type="scalar" setupType="oneof" name="TpmDeactivate" varstoreIndex="06" prompt="TPM 1.2 Deactivate" description="Enabling this option will invoke the TPM 1.2 De-activate flow" size="1" offset="0x0006" depex="Sif( MeStateControl _EQU_ 0 ) _AND_ Gif( AfterEoP _EQU_ 0x1 ) _AND_ Sif( BootGuardSupport _EQU_ 0 OR dTpm12Present _EQU_ 0 OR MeasureBoot _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-FW Configuration/PTT Configuration/TPM 1.2 Deactivate" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<!-- Form: Firmware Update Configuration -->
		<knob  type="scalar" setupType="oneof" name="MeFwDowngrade" varstoreIndex="05" prompt="Me FW Image Re-Flash" description="Enable/Disable Me FW Image Re-Flash function." size="1" offset="0x0003" depex="Sif( MeStateControl _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-FW Configuration/Firmware Update Configuration/Me FW Image Re-Flash" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="LocalFwUpdEnabled" varstoreIndex="06" prompt="Local FW Update" description="Options for Local FW Update function." size="1" offset="0x0001" depex="Sif( MeStateControl _EQU_ 0 ) _AND_ Sif( MeImageType _NEQ_ 0x03 ) _AND_ Gif( AfterEoP _EQU_ 0x1 )" SetupPgPtr="Intel Advanced Menu/PCH-FW Configuration/Firmware Update Configuration/Local FW Update" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<!-- Form: Eye River Configuration -->
		<!-- Eye River State: N/A -->
		<knob  type="scalar" setupType="oneof" name="EyeRiverOverrideProt" varstoreIndex="06" prompt="Override Protection" description="Sends Unset All SW Sticky Arming Indications Pre EoP and Eye River Override Pre EoP Heci Messages to Eye River Client" size="1" offset="0x0009" depex="Sif( MeStateControl _EQU_ 0 ) _AND_ Sif( MeImageType _NEQ_ 0x04 ) _AND_ Gif( EyeRiverAvailable _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/PCH-FW Configuration/Eye River Configuration/Override Protection" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<!-- Form: ME Debug Configuration -->
		<knob type="scalar" setupType="checkbox" name="HeciTimeouts" varstoreIndex="05" prompt="HECI Timeouts" description="Enable/Disable HECI Send/Receive Timeouts." size="1" offset="0x0005" depex="Sif( MeStateControl _EQU_ 0 ) _AND_ Sif( HeciCommunication _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-FW Configuration/ME Debug Configuration/HECI Timeouts" default="0x00" CurrentVal="0x01"/>
		<knob  type="scalar" setupType="oneof" name="DidInitStat" varstoreIndex="05" prompt="Force ME DID Init Status" description="Forces the DID Initialization Status value." size="1" offset="0x0006" depex="Sif( MeStateControl _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-FW Configuration/ME Debug Configuration/Force ME DID Init Status" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="0 - Success" value="0x1"/>
				<option text="1 - No Memory in Channels" value="0x2"/>
				<option text="2 - Memory Init Error" value="0x3"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="DisableCpuReplacedPolling" varstoreIndex="05" prompt="CPU Replaced Polling Disable" description="Setting this option disables CPU replacement polling loop" size="1" offset="0x0007" depex="Sif( MeStateControl _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-FW Configuration/ME Debug Configuration/CPU Replaced Polling Disable" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="SendDidMsg" varstoreIndex="05" prompt="ME DID Message" description="Enable/Disable ME DID Message (disable will prevent the DID message from being sent)." size="1" offset="0x0008" depex="Sif( MeStateControl _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-FW Configuration/ME Debug Configuration/ME DID Message" default="0x00" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="DisableHeciRetry" varstoreIndex="05" prompt="HECI Retry Disable" description="Setting this option disables retry mechanism for all HECI APIs" size="1" offset="0x0009" depex="Sif( MeStateControl _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-FW Configuration/ME Debug Configuration/HECI Retry Disable" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="DisableMessageCheck" varstoreIndex="05" prompt="HECI Message check Disable" description="Setting this option disables message check for Bios Boot Path when sending" size="1" offset="0x000A" depex="Sif( MeStateControl _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-FW Configuration/ME Debug Configuration/HECI Message check Disable" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="SkipMbpHob" varstoreIndex="05" prompt="MBP HOB Skip" description="Setting this option will skip MBP HOB" size="1" offset="0x000B" depex="Sif( MeStateControl _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-FW Configuration/ME Debug Configuration/MBP HOB Skip" default="0x01" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob type="scalar" setupType="checkbox" name="HeciCommunication2" varstoreIndex="05" prompt="HECI2 Interface Communication" description="Adds and Removes HECI2 Device from PCI space." size="1" offset="0x000C" depex="Sif( MeStateControl _EQU_ 0 ) _AND_ Sif( HeciCommunication _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-FW Configuration/ME Debug Configuration/HECI2 Interface Communication" default="0x00" CurrentVal="0x00"/>
		<knob type="scalar" setupType="checkbox" name="KtDeviceEnable" varstoreIndex="05" prompt="KT Device" description="Enable/Disable KT Device" size="1" offset="0x000D" depex="Sif( MeStateControl _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-FW Configuration/ME Debug Configuration/KT Device" default="0x45" CurrentVal="0x01"/>
		<knob  type="scalar" setupType="oneof" name="EndOfPostMessage" varstoreIndex="05" prompt="End Of Post Message" description="Enable/Disable End of Post message sent to ME" size="1" offset="0x0014" depex="Sif( MeStateControl _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-FW Configuration/ME Debug Configuration/End Of Post Message" default="0x75" CurrentVal="0x02">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Send in DXE" value="0x2"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="DisableD0I3SettingForHeci" varstoreIndex="05" prompt="D0I3 Setting for HECI Disable" description="Setting this option disables setting D0I3 bit for all HECI devices" size="1" offset="0x000E" depex="Sif( MeStateControl _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-FW Configuration/ME Debug Configuration/D0I3 Setting for HECI Disable" default="0x9C" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="MctpBroadcastCycle" varstoreIndex="05" prompt="MCTP Broadcast Cycle" description="Enable/Disable Management Component Transport Protocol Broadcast Cycle and Set PMT as Bus Owner" size="1" offset="0x000F" depex="Sif( MeStateControl _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-FW Configuration/ME Debug Configuration/MCTP Broadcast Cycle" default="0x6F" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<!-- Form: Anti-Rollback SVN Configuration -->
		<!-- Minimal Allowed Anti-Rollback SVN: N/A -->
		<!-- Executing Anti-Rollback SVN: N/A -->
		<knob  type="scalar" setupType="oneof" name="AutoArbSvnCommit" varstoreIndex="05" prompt="Automatic HW-Enforced Anti-Rollback SVN" description="When enabled, hardware-enforced Anti-Rollback mechanism is automatically activated: once ME FW was successfully run on a platform, FW with lower ARB-SVN will be blocked from execution" size="1" offset="0x002B" depex="Sif( MeStateControl _EQU_ 0 ) _AND_ Gif( AfterEoP _EQU_ 0x1 )" SetupPgPtr="Intel Advanced Menu/PCH-FW Configuration/Anti-Rollback SVN Configuration/Automatic HW-Enforced Anti-Rollback SVN" default="0x5C" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="InvokeArbSvnCommit" varstoreIndex="06" prompt="Set HW-Enforced Anti-Rollback for Current SVN" description="Enable hardware-enforced Anti-Rollback mechanism for current ARB-SVN value. FW with lower ARB-SVN will be blocked from execution. The value will be restored to disable after the command is sent." size="1" offset="0x000C" depex="Sif( MeStateControl _EQU_ 0 ) _AND_ Gif( AfterEoP _EQU_ 0x1 ) _AND_ Sif( AutoArbSvnCommit _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/PCH-FW Configuration/Anti-Rollback SVN Configuration/Set HW-Enforced Anti-Rollback for Current SVN" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<!-- Form: AMT Configuration -->
		<knob  type="scalar" setupType="oneof" name="Asf" varstoreIndex="05" prompt="ASF support" description="Enable/Disable Alert Standard Format support." size="1" offset="0x0021" depex="Sif( MeStateControl _EQU_ 0 ) _AND_ Sif( MeImageType _NEQ_ 0x04 OR MeFirmwareInfo _NEQ_ 0x00 ) _AND_ Gif( RemoteSessionActive _EQU_ 0x1 OR AmtGlobalState _EQU_ 0 ) _AND_ Sif( MngState _EQU_ 0 ) _AND_ Gif( Amt _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-FW Configuration/AMT Configuration/ASF support" default="0x04" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="UsbProvision" varstoreIndex="05" prompt="USB Provisioning of AMT" description="Enable/Disable of AMT USB Provisioning." size="1" offset="0x001F" depex="Sif( MeStateControl _EQU_ 0 ) _AND_ Sif( MeImageType _NEQ_ 0x04 OR MeFirmwareInfo _NEQ_ 0x00 ) _AND_ Gif( RemoteSessionActive _EQU_ 0x1 OR AmtGlobalState _EQU_ 0 ) _AND_ Sif( MngState _EQU_ 0 ) _AND_ Gif( Amt _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-FW Configuration/AMT Configuration/USB Provisioning of AMT" default="0x45" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<!-- Form: CIRA Configuration -->
		<knob type="scalar" setupType="checkbox" name="AmtCiraRequest" varstoreIndex="05" prompt="Activate Remote Assistance Process" description="Trigger CIRA boot    Note:  Network Access must be activated first from MEBx Setup." size="1" offset="0x001D" depex="Sif( MeStateControl _EQU_ 0 ) _AND_ Sif( MeImageType _NEQ_ 0x04 OR MeFirmwareInfo _NEQ_ 0x00 ) _AND_ Gif( RemoteSessionActive _EQU_ 0x1 OR AmtGlobalState _EQU_ 0 ) _AND_ Sif( MngState _EQU_ 0 ) _AND_ Gif( Amt _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-FW Configuration/AMT Configuration/CIRA Configuration/Activate Remote Assistance Process" default="0x03" CurrentVal="0x00"/>
		<knob type="scalar" setupType="numeric" name="AmtCiraTimeout" varstoreIndex="05" prompt="CIRA Timeout" description="OEM defined timeout for MPS connection to be established.    0 - use the default timeout value of 60 seconds.     255 - MEBx waits until the connection succeeds" size="1" offset="0x001E" depex="Sif( MeStateControl _EQU_ 0 ) _AND_ Sif( MeImageType _NEQ_ 0x04 OR MeFirmwareInfo _NEQ_ 0x00 ) _AND_ Gif( RemoteSessionActive _EQU_ 0x1 OR AmtGlobalState _EQU_ 0 ) _AND_ Sif( MngState _EQU_ 0 ) _AND_ Gif( Amt _EQU_ 0 ) _AND_ Gif( AmtCiraRequest _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-FW Configuration/AMT Configuration/CIRA Configuration/CIRA Timeout" default="0x93" CurrentVal="0x00" min="0x0" max="0xFF" step="0x1"/>
		<!-- Form: ASF Configuration -->
		<knob  type="scalar" setupType="oneof" name="FwProgress" varstoreIndex="05" prompt="PET Progress" description="Enable/Disable PET Events Progress to receive PET Events." size="1" offset="0x0020" depex="Sif( MeStateControl _EQU_ 0 ) _AND_ Sif( MeImageType _NEQ_ 0x04 OR MeFirmwareInfo _NEQ_ 0x00 ) _AND_ Gif( RemoteSessionActive _EQU_ 0x1 OR AmtGlobalState _EQU_ 0 ) _AND_ Sif( MngState _EQU_ 0 ) _AND_ Gif( Amt _EQU_ 0 ) _AND_ Gif( Asf _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-FW Configuration/AMT Configuration/ASF Configuration/PET Progress" default="0x85" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="WatchDog" varstoreIndex="05" prompt="WatchDog" description="Enable/Disable WatchDog Timer." size="1" offset="0x0022" depex="Sif( MeStateControl _EQU_ 0 ) _AND_ Sif( MeImageType _NEQ_ 0x04 OR MeFirmwareInfo _NEQ_ 0x00 ) _AND_ Gif( RemoteSessionActive _EQU_ 0x1 OR AmtGlobalState _EQU_ 0 ) _AND_ Sif( MngState _EQU_ 0 ) _AND_ Gif( Amt _EQU_ 0 ) _AND_ Gif( Asf _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-FW Configuration/AMT Configuration/ASF Configuration/WatchDog" default="0x4B" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="WatchDogTimerOs" varstoreIndex="05" prompt="OS Timer" description="Set OS watchdog timer." size="2" offset="0x0023" depex="Sif( MeStateControl _EQU_ 0 ) _AND_ Sif( MeImageType _NEQ_ 0x04 OR MeFirmwareInfo _NEQ_ 0x00 ) _AND_ Gif( RemoteSessionActive _EQU_ 0x1 OR AmtGlobalState _EQU_ 0 ) _AND_ Sif( MngState _EQU_ 0 ) _AND_ Gif( Amt _EQU_ 0 ) _AND_ Gif( Asf _EQU_ 0 ) _AND_ Gif( WatchDog _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-FW Configuration/AMT Configuration/ASF Configuration/OS Timer" default="0x5EB4" CurrentVal="0x0000" min="0x0" max="0xFFFF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="WatchDogTimerBios" varstoreIndex="05" prompt="BIOS Timer" description="Set BIOS watchdog timer." size="2" offset="0x0025" depex="Sif( MeStateControl _EQU_ 0 ) _AND_ Sif( MeImageType _NEQ_ 0x04 OR MeFirmwareInfo _NEQ_ 0x00 ) _AND_ Gif( RemoteSessionActive _EQU_ 0x1 OR AmtGlobalState _EQU_ 0 ) _AND_ Sif( MngState _EQU_ 0 ) _AND_ Gif( Amt _EQU_ 0 ) _AND_ Gif( Asf _EQU_ 0 ) _AND_ Gif( WatchDog _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-FW Configuration/AMT Configuration/ASF Configuration/BIOS Timer" default="0xEB32" CurrentVal="0x0000" min="0x0" max="0xFFFF" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="AsfSensorsTable" varstoreIndex="05" prompt="ASF Sensors Table" description="Adds ASF Sensor Table into ASF! ACPI Table" size="1" offset="0x002A" depex="Sif( MeStateControl _EQU_ 0 ) _AND_ Sif( MeImageType _NEQ_ 0x04 OR MeFirmwareInfo _NEQ_ 0x00 ) _AND_ Gif( RemoteSessionActive _EQU_ 0x1 OR AmtGlobalState _EQU_ 0 ) _AND_ Sif( MngState _EQU_ 0 ) _AND_ Gif( Amt _EQU_ 0 ) _AND_ Gif( Asf _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-FW Configuration/AMT Configuration/ASF Configuration/ASF Sensors Table" default="0x0E" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<!-- Form: Secure Erase Configuration -->
		<knob  type="scalar" setupType="oneof" name="SecureEraseModeRealMode" varstoreIndex="00" prompt="Secure Erase mode" description="Change Secure Erase module behavior:  Simulated: Performs SE flow without erasing SSD  Real: Erase SSD." size="1" offset="0x053F" depex="Sif( MeStateControl _EQU_ 0 ) _AND_ Sif( MeImageType _NEQ_ 0x04 OR MeFirmwareInfo _NEQ_ 0x00 ) _AND_ Gif( RemoteSessionActive _EQU_ 0x1 OR AmtGlobalState _EQU_ 0 ) _AND_ Sif( MngState _EQU_ 0 ) _AND_ Gif( Amt _EQU_ 0 ) _AND_ Gif( Asf _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-FW Configuration/AMT Configuration/Secure Erase Configuration/Secure Erase mode" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Simulated" value="0x0"/>
				<option text="Real" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="ForceSecureErase" varstoreIndex="00" prompt="Force Secure Erase" description="Force Secure Erase on next boot" size="1" offset="0x0540" depex="Sif( MeStateControl _EQU_ 0 ) _AND_ Sif( MeImageType _NEQ_ 0x04 OR MeFirmwareInfo _NEQ_ 0x00 ) _AND_ Gif( RemoteSessionActive _EQU_ 0x1 OR AmtGlobalState _EQU_ 0 ) _AND_ Sif( MngState _EQU_ 0 ) _AND_ Gif( Amt _EQU_ 0 ) _AND_ Gif( Asf _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-FW Configuration/AMT Configuration/Secure Erase Configuration/Force Secure Erase" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<!-- Form: OEM Flags Settings -->
		<knob type="scalar" setupType="checkbox" name="AmtbxHotKeyPressed" varstoreIndex="05" prompt="MEBx hotkey Pressed" description="OEMFLag Bit 1:  Enable automatic MEBx hotkey press." size="1" offset="0x0018" depex="Sif( MeStateControl _EQU_ 0 ) _AND_ Sif( MeImageType _NEQ_ 0x04 OR MeFirmwareInfo _NEQ_ 0x00 ) _AND_ Gif( RemoteSessionActive _EQU_ 0x1 OR AmtGlobalState _EQU_ 0 ) _AND_ Sif( MngState _EQU_ 0 ) _AND_ Gif( Amt _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-FW Configuration/AMT Configuration/OEM Flags Settings/MEBx hotkey Pressed" default="0x03" CurrentVal="0x00"/>
		<knob type="scalar" setupType="checkbox" name="AmtbxSelectionScreen" varstoreIndex="05" prompt="MEBx Selection Screen" description="OEMFLag Bit 2:  Enable MEBx selection screen with 2 options:  Press 1 to enter ME Configuration Screens  Press 2 to initiate a remote connection  Note:    Network Access must be activated from MEBx Setup for this screen to be displayed." size="1" offset="0x0019" depex="Sif( MeStateControl _EQU_ 0 ) _AND_ Sif( MeImageType _NEQ_ 0x04 OR MeFirmwareInfo _NEQ_ 0x00 ) _AND_ Gif( RemoteSessionActive _EQU_ 0x1 OR AmtGlobalState _EQU_ 0 ) _AND_ Sif( MngState _EQU_ 0 ) _AND_ Gif( Amt _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-FW Configuration/AMT Configuration/OEM Flags Settings/MEBx Selection Screen" default="0x00" CurrentVal="0x00"/>
		<knob type="scalar" setupType="checkbox" name="HideUnConfigureMeConfirm" varstoreIndex="05" prompt="Hide Unconfigure ME Confirmation Prompt" description="OEMFlag Bit 6:  Hide Unconfigure ME confirmation prompt when attempting ME unconfiguration." size="1" offset="0x001A" depex="Sif( MeStateControl _EQU_ 0 ) _AND_ Sif( MeImageType _NEQ_ 0x04 OR MeFirmwareInfo _NEQ_ 0x00 ) _AND_ Gif( RemoteSessionActive _EQU_ 0x1 OR AmtGlobalState _EQU_ 0 ) _AND_ Sif( MngState _EQU_ 0 ) _AND_ Gif( Amt _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-FW Configuration/AMT Configuration/OEM Flags Settings/Hide Unconfigure ME Confirmation Prompt" default="0x01" CurrentVal="0x00"/>
		<knob type="scalar" setupType="checkbox" name="MebxDebugMsg" varstoreIndex="05" prompt="MEBx OEM Debug Menu Enable" description="OEMFlag Bit 14:  Enable OEM debug menu in MEBx." size="1" offset="0x001B" depex="Sif( MeStateControl _EQU_ 0 ) _AND_ Sif( MeImageType _NEQ_ 0x04 OR MeFirmwareInfo _NEQ_ 0x00 ) _AND_ Gif( RemoteSessionActive _EQU_ 0x1 OR AmtGlobalState _EQU_ 0 ) _AND_ Sif( MngState _EQU_ 0 ) _AND_ Gif( Amt _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-FW Configuration/AMT Configuration/OEM Flags Settings/MEBx OEM Debug Menu Enable" default="0x71" CurrentVal="0x00"/>
		<knob type="scalar" setupType="checkbox" name="UnConfigureMe" varstoreIndex="05" prompt="Unconfigure ME" description="OEMFlag Bit 15:  Unconfigure ME with resetting MEBx password to default." size="1" offset="0x001C" depex="Sif( MeStateControl _EQU_ 0 ) _AND_ Sif( MeImageType _NEQ_ 0x04 OR MeFirmwareInfo _NEQ_ 0x00 ) _AND_ Gif( RemoteSessionActive _EQU_ 0x1 OR AmtGlobalState _EQU_ 0 ) _AND_ Sif( MngState _EQU_ 0 ) _AND_ Gif( Amt _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-FW Configuration/AMT Configuration/OEM Flags Settings/Unconfigure ME" default="0x99" CurrentVal="0x00"/>
		<!-- Form: MEBx Resolution Settings -->
		<knob  type="scalar" setupType="oneof" name="MebxNonUiTextMode" varstoreIndex="05" prompt="Non-UI Mode Resolution" description="Resolution for non-UI text mode." size="1" offset="0x0027" depex="Sif( MeStateControl _EQU_ 0 ) _AND_ Sif( MeImageType _NEQ_ 0x04 OR MeFirmwareInfo _NEQ_ 0x00 ) _AND_ Gif( RemoteSessionActive _EQU_ 0x1 OR AmtGlobalState _EQU_ 0 ) _AND_ Sif( MngState _EQU_ 0 ) _AND_ Gif( Amt _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-FW Configuration/AMT Configuration/MEBx Resolution Settings/Non-UI Mode Resolution" default="0x83" CurrentVal="0x00">
			<options>
				<option text="Auto" value="0x0"/>
				<option text="80x25" value="0x1"/>
				<option text="100x31" value="0x2"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="MebxUiTextMode" varstoreIndex="05" prompt="UI Mode Resolution" description="Resolution for UI text mode." size="1" offset="0x0028" depex="Sif( MeStateControl _EQU_ 0 ) _AND_ Sif( MeImageType _NEQ_ 0x04 OR MeFirmwareInfo _NEQ_ 0x00 ) _AND_ Gif( RemoteSessionActive _EQU_ 0x1 OR AmtGlobalState _EQU_ 0 ) _AND_ Sif( MngState _EQU_ 0 ) _AND_ Gif( Amt _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-FW Configuration/AMT Configuration/MEBx Resolution Settings/UI Mode Resolution" default="0x26" CurrentVal="0x00">
			<options>
				<option text="Auto" value="0x0"/>
				<option text="80x25" value="0x1"/>
				<option text="100x31" value="0x2"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="MebxGraphicsMode" varstoreIndex="05" prompt="Graphics Mode Resolution" description="Resolution for graphics mode." size="1" offset="0x0029" depex="Sif( MeStateControl _EQU_ 0 ) _AND_ Sif( MeImageType _NEQ_ 0x04 OR MeFirmwareInfo _NEQ_ 0x00 ) _AND_ Gif( RemoteSessionActive _EQU_ 0x1 OR AmtGlobalState _EQU_ 0 ) _AND_ Sif( MngState _EQU_ 0 ) _AND_ Gif( Amt _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/PCH-FW Configuration/AMT Configuration/MEBx Resolution Settings/Graphics Mode Resolution" default="0x04" CurrentVal="0x00">
			<options>
				<option text="Auto" value="0x0"/>
				<option text="640x480" value="0x1"/>
				<option text="800x600" value="0x2"/>
				<option text="1024x768" value="0x3"/>
			</options>
		</knob>
		<!-- Form: Thermal Configuration -->
		<!-- Thermal Configuration -->
		<!-- Form: Cpu Thermal Configuration -->
		<!-- Cpu Thermal Configuration -->
		<knob  type="scalar" setupType="oneof" name="EnableDigitalThermalSensor" varstoreIndex="02" prompt="DTS SMM" description="Disabled: ACPI thermal management uses EC reported temperature values.  Enabled: ACPI thermal management uses DTS SMM mechanism to obtain CPU temperature values.  Out of Spec: ACPI Thermal Management uses EC reported temperature values and DTS SMM is used to handle Out of Spec condition." size="1" offset="0x01B6" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Thermal Configuration/CPU Thermal Configuration/DTS SMM" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
				<option text="Critical Temp Reporting (Out Of spec)" value="0x2"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="TCCActivationOffset" varstoreIndex="02" prompt="Tcc Activation Offset" description="Offset from factory set Tcc activation temprature at which the Thermal Control Circuit must be activated. Tcc will be activated at: Tcc Activation Temp - Tcc Activation Offset. Tcc Activation Offset range is 0 to 63." size="1" offset="0x007A" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Thermal Configuration/CPU Thermal Configuration/Tcc Activation Offset" default="0x00" CurrentVal="0x00" min="0x0" max="0x3F" step="0x0"/>
		<knob  type="scalar" setupType="oneof" name="TccOffsetTimeWindow" varstoreIndex="02" prompt="Tcc Offset Time Window" description="Tcc Offset Time Window for Running Average Temperature Limit(RATL) feature. The Tcc offset time window can range from 5ms to 448s" size="4" offset="0x0188" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Thermal Configuration/CPU Thermal Configuration/Tcc Offset Time Window" default="0x00000000" CurrentVal="0x00000000">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="5 ms" value="0x5"/>
				<option text="10 ms" value="0xA"/>
				<option text="55 ms" value="0x37"/>
				<option text="156 ms" value="0x9C"/>
				<option text="375 ms" value="0x177"/>
				<option text="500 ms" value="0x1F4"/>
				<option text="750 ms" value="0x2EE"/>
				<option text="1 sec" value="0x3E8"/>
				<option text="2 sec" value="0x7D0"/>
				<option text="3 sec" value="0xBB8"/>
				<option text="4 sec" value="0xFA0"/>
				<option text="5 sec" value="0x1388"/>
				<option text="6 sec" value="0x1770"/>
				<option text="7 sec" value="0x1B58"/>
				<option text="8 sec" value="0x1F40"/>
				<option text="10 sec" value="0x2710"/>
				<option text="12 sec" value="0x2EE0"/>
				<option text="14 sec" value="0x36B0"/>
				<option text="16 sec" value="0x3E80"/>
				<option text="20 sec" value="0x4E20"/>
				<option text="24 sec" value="0x5DC0"/>
				<option text="28 sec" value="0x6D60"/>
				<option text="32 sec" value="0x7D00"/>
				<option text="40 sec" value="0x9C40"/>
				<option text="48 sec" value="0xBB80"/>
				<option text="56 sec" value="0xDAC0"/>
				<option text="64 sec" value="0xFA00"/>
				<option text="80 sec" value="0x13880"/>
				<option text="96 sec" value="0x17700"/>
				<option text="112 sec" value="0x1B580"/>
				<option text="128 sec" value="0x1F400"/>
				<option text="160 sec" value="0x27100"/>
				<option text="192 sec" value="0x2EE00"/>
				<option text="224 sec" value="0x36B00"/>
				<option text="256 sec" value="0x3E800"/>
				<option text="320 sec" value="0x4E200"/>
				<option text="384 sec" value="0x5DC00"/>
				<option text="448 sec" value="0x6D600"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="TccOffsetClamp" varstoreIndex="02" prompt="Tcc Offset Clamp Enable" description="Tcc Offset Clamp bit Enable for Running Average Temperature Limit(RATL) feature to allow CPU to throttle below P1." size="1" offset="0x018C" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Thermal Configuration/CPU Thermal Configuration/Tcc Offset Clamp Enable" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="TccOffsetLock" varstoreIndex="02" prompt="Tcc Offset Lock Enable" description="Lock Enable for Running Average Temperature Limit(RATL) feature to lock Temperature Target MSR." size="1" offset="0x018D" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Thermal Configuration/CPU Thermal Configuration/Tcc Offset Lock Enable" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="EnableProcHot" varstoreIndex="02" prompt="Bi-directional PROCHOT#" description="When a processor thermal sensor trips (either core), the PROCHOT# will be driven.  If bi-direction is enabled, external agents can drive PROCHOT# to throttle the processor." size="1" offset="0x0075" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Thermal Configuration/CPU Thermal Configuration/Bi-directional PROCHOT#" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="DisableProcHotOut" varstoreIndex="02" prompt="Disable PROCHOT# Output" description="Enable/Disable PROCHOT# Output" size="1" offset="0x0076" depex="Sif( EnableProcHot _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/Thermal Configuration/CPU Thermal Configuration/Disable PROCHOT# Output" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="DisableVrThermalAlert" varstoreIndex="02" prompt="Disable VR Thermal Alert" description="Enable/Disable VR Thermal Alert" size="1" offset="0x0077" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Thermal Configuration/CPU Thermal Configuration/Disable VR Thermal Alert" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="ProcHotResponse" varstoreIndex="02" prompt="PROCHOT Response" description="Enable/Disable PROCHOT Response" size="1" offset="0x0079" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Thermal Configuration/CPU Thermal Configuration/PROCHOT Response" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="ProcHotLock" varstoreIndex="02" prompt="PROCHOT Lock " description="Enable/Disable PROCHOT Lock" size="1" offset="0x0078" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Thermal Configuration/CPU Thermal Configuration/PROCHOT Lock " default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob type="scalar" setupType="checkbox" name="TStatesEnable" varstoreIndex="02" prompt="ACPI T-States" description="Enable/Disable ACPI T-States." size="1" offset="0x0074" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Thermal Configuration/CPU Thermal Configuration/ACPI T-States" default="0x00" CurrentVal="0x00"/>
		<knob  type="scalar" setupType="oneof" name="PeciSxReset" varstoreIndex="02" prompt="PECI Reset" description="Enable/Disable PECI Reset during Sx. Enabling will trigger a PECI Reset during boot to resolve rare Sx PECI issue. Via pcode mailbox command 0x36. Default is disabled." size="1" offset="0x0235" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Thermal Configuration/CPU Thermal Configuration/PECI Reset" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PeciC10Reset" varstoreIndex="02" prompt="PECI C10 Reset" description="Enable/Disable PECI C10 Reset command. Enables a mailbox command to resolve rare PECI related C10 issues. Via pcode mailbox command 0x24. Default is disabled/ no command sent." size="1" offset="0x0234" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Thermal Configuration/CPU Thermal Configuration/PECI C10 Reset" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<!-- Form: Platform Thermal Configuration -->
		<!-- Platform Thermal Configuration -->
		<knob  type="scalar" setupType="oneof" name="AutoThermalReporting" varstoreIndex="02" prompt="Automatic Thermal Reporting" description="Configure _CRT, _PSV and _AC0 automatically based on values recommended in BWG?s Thermal Reporting for Thermal Management settings. Set to Disabled for manual configuration." size="1" offset="0x01E5" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Thermal Configuration/Platform Thermal Configuration/Automatic Thermal Reporting" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="CriticalThermalTripPoint" varstoreIndex="00" prompt="Critical Trip Point" description="This value controls the temperature of the ACPI Critical Trip Point - the point in which the OS will shut the system off.    NOTE:  119C is the Plan Of Record (POR) for all Intel mobile processors." size="1" offset="0x03A1" depex="Sif( AutoThermalReporting _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/Thermal Configuration/Platform Thermal Configuration/Critical Trip Point" default="0x77" CurrentVal="0x77">
			<options>
				<option text="15 C" value="0xF"/>
				<option text="23 C" value="0x17"/>
				<option text="31 C" value="0x1F"/>
				<option text="39 C" value="0x27"/>
				<option text="47 C" value="0x2F"/>
				<option text="55 C" value="0x37"/>
				<option text="63 C" value="0x3F"/>
				<option text="71 C" value="0x47"/>
				<option text="79 C" value="0x4F"/>
				<option text="87 C" value="0x57"/>
				<option text="95 C" value="0x5F"/>
				<option text="100 C" value="0x64"/>
				<option text="103 C" value="0x67"/>
				<option text="111 C" value="0x6F"/>
				<option text="119 C (POR)" value="0x77"/>
				<option text="127 C" value="0x7F"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="Ac0TripPoint" varstoreIndex="00" prompt="Active Trip Point 0" description="This value controls the temperature of the ACPI Active Trip Point 0 - the point in which the OS will turn the processor fan on Active Trip Point 0 Fan Speed." size="1" offset="0x039D" depex="Sif( AutoThermalReporting _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/Thermal Configuration/Platform Thermal Configuration/Active Trip Point 0" default="0x47" CurrentVal="0x47">
			<options>
				<option text="Disabled" value="0x7F"/>
				<option text="15 C" value="0xF"/>
				<option text="23 C" value="0x17"/>
				<option text="31 C" value="0x1F"/>
				<option text="39 C" value="0x27"/>
				<option text="47 C" value="0x2F"/>
				<option text="55 C" value="0x37"/>
				<option text="63 C" value="0x3F"/>
				<option text="71 C" value="0x47"/>
				<option text="79 C" value="0x4F"/>
				<option text="87 C" value="0x57"/>
				<option text="95 C" value="0x5F"/>
				<option text="103 C" value="0x67"/>
				<option text="111 C" value="0x6F"/>
				<option text="119 C (POR)" value="0x77"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="Ac0FanSpeed" varstoreIndex="00" prompt="Active Trip Point 0 Fan Speed" description="Active Trip Point 0 Fan Speed in percentage. Value must be between 0 (Fan off) - 100 (Max fan speed). This is the speed at which fan will run when Active Trip Point 0 is crossed." size="1" offset="0x039F" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Thermal Configuration/Platform Thermal Configuration/Active Trip Point 0 Fan Speed" default="0x64" CurrentVal="0x64" min="0x0" max="0x64" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="Ac1TripPoint" varstoreIndex="00" prompt="Active Trip Point 1" description="This value controls the temperature of the ACPI Active Trip Point 1 - the point in which the OS will turn the processor fan on Active Trip Point 1 Fan Speed." size="1" offset="0x039C" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Thermal Configuration/Platform Thermal Configuration/Active Trip Point 1" default="0x37" CurrentVal="0x37">
			<options>
				<option text="Disabled" value="0x7F"/>
				<option text="15 C" value="0xF"/>
				<option text="23 C" value="0x17"/>
				<option text="31 C" value="0x1F"/>
				<option text="39 C" value="0x27"/>
				<option text="47 C" value="0x2F"/>
				<option text="55 C" value="0x37"/>
				<option text="63 C" value="0x3F"/>
				<option text="71 C" value="0x47"/>
				<option text="79 C" value="0x4F"/>
				<option text="87 C" value="0x57"/>
				<option text="95 C" value="0x5F"/>
				<option text="103 C" value="0x67"/>
				<option text="111 C" value="0x6F"/>
				<option text="119 C (POR)" value="0x77"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="Ac1FanSpeed" varstoreIndex="00" prompt="Active Trip Point 1 Fan Speed" description="Active Trip Point 1 Fan Speed in percentage. Value must be between 0 (Fan off) - 100 (Max fan speed). This value must be less than Active Trip Point 0 Fan speed. This is the speed at which fan will run when Active Trip 1 is crossed." size="1" offset="0x039E" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Thermal Configuration/Platform Thermal Configuration/Active Trip Point 1 Fan Speed" default="0x4B" CurrentVal="0x4B" min="0x0" max="0x64" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="PassiveThermalTripPoint" varstoreIndex="00" prompt="Passive Trip Point" description="This value controls the temperature of the ACPI Passive Trip Point - the point in which the OS will begin throttling the processor." size="1" offset="0x03A0" depex="Sif( AutoThermalReporting _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/Thermal Configuration/Platform Thermal Configuration/Passive Trip Point" default="0x5F" CurrentVal="0x5F">
			<options>
				<option text="Disabled" value="0x7F"/>
				<option text="15 C" value="0xF"/>
				<option text="23 C" value="0x17"/>
				<option text="31 C" value="0x1F"/>
				<option text="39 C" value="0x27"/>
				<option text="47 C" value="0x2F"/>
				<option text="55 C" value="0x37"/>
				<option text="63 C" value="0x3F"/>
				<option text="71 C" value="0x47"/>
				<option text="79 C" value="0x4F"/>
				<option text="87 C" value="0x57"/>
				<option text="95 C" value="0x5F"/>
				<option text="103 C" value="0x67"/>
				<option text="111 C" value="0x6F"/>
				<option text="119 C (POR)" value="0x77"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="PassiveTc1Value" varstoreIndex="00" prompt="  Passive TC1 Value" description="This value sets the TC1 value for the ACPI Passive Cooling Formula. Range 1 - 16" size="1" offset="0x03A2" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Thermal Configuration/Platform Thermal Configuration/  Passive TC1 Value" default="0x01" CurrentVal="0x01" min="0x1" max="0x10" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PassiveTc2Value" varstoreIndex="00" prompt="  Passive TC2 Value" description="This value sets the TC2 value for the ACPI Passive Cooling Formula. Range 1 - 16" size="1" offset="0x03A3" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Thermal Configuration/Platform Thermal Configuration/  Passive TC2 Value" default="0x05" CurrentVal="0x05" min="0x1" max="0x10" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PassiveTspValue" varstoreIndex="00" prompt="  Passive TSP Value" description="This item sets the TSP value for the ACPI Passive Cooling Formula.  It represents in tenths of a second how often the OS will read the temperature when passive cooling is enabled. Range 2 - 32" size="1" offset="0x03A4" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Thermal Configuration/Platform Thermal Configuration/  Passive TSP Value" default="0x0A" CurrentVal="0x0A" min="0x2" max="0x20" step="0x2"/>
		<knob  type="scalar" setupType="oneof" name="DisableActiveTripPoints" varstoreIndex="00" prompt="Active Trip Points" description="Disable Active Trip Points" size="1" offset="0x03A5" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Thermal Configuration/Platform Thermal Configuration/Active Trip Points" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="DisablePassiveTripPoints" varstoreIndex="00" prompt="Passive Trip Points" description="Disable Passive Trip Points" size="1" offset="0x03A6" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Thermal Configuration/Platform Thermal Configuration/Passive Trip Points" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="DisableCriticalTripPoints" varstoreIndex="00" prompt="Critical Trip Points" description="Disable Critical Trip Points" size="1" offset="0x03A7" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Thermal Configuration/Platform Thermal Configuration/Critical Trip Points" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob type="scalar" setupType="checkbox" name="PCHTempReadEnable" varstoreIndex="00" prompt="PCH Temp Read" description="PCH Temperature Read Enable" size="1" offset="0x03AD" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Thermal Configuration/Platform Thermal Configuration/PCH Temp Read" default="0x01" CurrentVal="0x01"/>
		<knob type="scalar" setupType="checkbox" name="CPUEnergyReadEnable" varstoreIndex="00" prompt="CPU Energy Read" description="CPU Energy Read Enable" size="1" offset="0x03AC" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Thermal Configuration/Platform Thermal Configuration/CPU Energy Read" default="0x01" CurrentVal="0x01"/>
		<knob type="scalar" setupType="checkbox" name="CPUTempReadEnable" varstoreIndex="00" prompt="CPU Temp Read" description="CPU Temperature Read Enable" size="1" offset="0x03AB" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Thermal Configuration/Platform Thermal Configuration/CPU Temp Read" default="0x01" CurrentVal="0x01"/>
		<knob  type="scalar" setupType="oneof" name="AlertEnableLock" varstoreIndex="00" prompt="Alert Enable Lock" description="Lock all Alert Enable settings" size="1" offset="0x03AE" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Thermal Configuration/Platform Thermal Configuration/Alert Enable Lock" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PchAlert" varstoreIndex="00" prompt=" PCH Alert" description="PCH Alert pin enable" size="1" offset="0x03AF" depex="Sif( AlertEnableLock _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/Thermal Configuration/Platform Thermal Configuration/ PCH Alert" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="DimmAlert" varstoreIndex="00" prompt=" DIMM Alert" description="DIMM Alert pin enable" size="1" offset="0x03B0" depex="Sif( AlertEnableLock _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/Thermal Configuration/Platform Thermal Configuration/ DIMM Alert" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="CpuTemp" varstoreIndex="00" prompt="CPU Temp" description="Help on CPU Temperature" size="1" offset="0x03B1" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Thermal Configuration/Platform Thermal Configuration/CPU Temp" default="0x48" CurrentVal="0x48" min="0x1" max="0x6E" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="CpuFanSpeed" varstoreIndex="00" prompt="CPU Fan Speed" description="Fan speed that EC will use if OS is hung" size="1" offset="0x03B2" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Thermal Configuration/Platform Thermal Configuration/CPU Fan Speed" default="0x41" CurrentVal="0x41" min="0x1" max="0x64" step="0x1"/>
		<!-- Form: DPTF Configuration -->
		<!-- DPTF Configuration -->
		<knob  type="scalar" setupType="oneof" name="EnableDptf" varstoreIndex="00" prompt="DPTF" description="Enable/Disable Intel Dynamic Platform Thermal Framework" size="1" offset="0x03B3" depex="Sif( PlatformFlavor _EQU_ 0x2 ) _AND_ Sif( PlatformFlavor _NEQ_ 0x1 )" SetupPgPtr="Intel Advanced Menu/Thermal Configuration/DPTF Configuration/DPTF" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="EnableSaDevice" varstoreIndex="00" prompt="Processor Thermal Device" description="Enable/Disable Processor Thermal Device." size="1" offset="0x03B5" depex="Sif( PlatformFlavor _EQU_ 0x2 ) _AND_ Sif( EnableDptf _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Thermal Configuration/DPTF Configuration/Processor Thermal Device" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="SA Thermal Device" value="0x1"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="ActiveThermalTripPointSA" varstoreIndex="00" prompt=" Active Thermal Trip Point" description="This value controls the temperature of the ACPI Active Thermal Trip Point.      NOTE: a value of zero will cause the DPTF driver to disable the trip point." size="1" offset="0x03B6" depex="Sif( PlatformFlavor _EQU_ 0x2 ) _AND_ Sif( EnableDptf _EQU_ 0 ) _AND_ Sif( EnableSaDevice _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Thermal Configuration/DPTF Configuration/ Active Thermal Trip Point" default="0x5A" CurrentVal="0x5A" min="0x0" max="0x7F" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PassiveThermalTripPointSA" varstoreIndex="00" prompt=" Passive Thermal Trip Point" description="This value controls the temperature of the ACPI Passive Thermal Trip Point.     NOTE: a value of zero will cause the DPTF driver to disable the trip point." size="1" offset="0x03B7" depex="Sif( PlatformFlavor _EQU_ 0x2 ) _AND_ Sif( EnableDptf _EQU_ 0 ) _AND_ Sif( EnableSaDevice _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Thermal Configuration/DPTF Configuration/ Passive Thermal Trip Point" default="0x6E" CurrentVal="0x6E" min="0x0" max="0x7F" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="CriticalThermalTripPointSA" varstoreIndex="00" prompt=" Critical Thermal Trip Point" description="This value controls the temperature of the ACPI Critical Thermal Trip Point.    NOTE: a value of zero will cause the DPTF driver to disable the trip point." size="1" offset="0x03B8" depex="Sif( PlatformFlavor _EQU_ 0x2 ) _AND_ Sif( EnableDptf _EQU_ 0 ) _AND_ Sif( EnableSaDevice _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Thermal Configuration/DPTF Configuration/ Critical Thermal Trip Point" default="0x6E" CurrentVal="0x6E" min="0x0" max="0x7F" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="CriticalThermalTripPointSaS3" varstoreIndex="00" prompt=" S3/CS Thermal Trip Point" description="This value controls the temperature of the ACPI Critical Thermal Trip Point for entering S3 or CS.         NOTE: a value of zero will cause the DPTF driver to disable the trip point." size="1" offset="0x03B9" depex="Sif( PlatformFlavor _EQU_ 0x2 ) _AND_ Sif( EnableDptf _EQU_ 0 ) _AND_ Sif( EnableSaDevice _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Thermal Configuration/DPTF Configuration/ S3/CS Thermal Trip Point" default="0x6E" CurrentVal="0x6E" min="0x0" max="0x7F" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="HotThermalTripPointSA" varstoreIndex="00" prompt=" Hot Thermal Trip Point" description="This value controls the temperature of the ACPI Hot Thermal Trip Point.            NOTE: a value of zero will cause the DPTF driver to disable the trip point." size="1" offset="0x03BB" depex="Sif( PlatformFlavor _EQU_ 0x2 ) _AND_ Sif( EnableDptf _EQU_ 0 ) _AND_ Sif( EnableSaDevice _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Thermal Configuration/DPTF Configuration/ Hot Thermal Trip Point" default="0x6E" CurrentVal="0x6E" min="0x0" max="0x7F" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="ThermalSamplingPeriodSA" varstoreIndex="00" prompt=" Thermal Sampling Period" description="The polling interval in 10ths of seconds. A value of 0 tells the driver to use interrupts.                  NOTE: The granularity of the sampling period is 0.1 seconds. For example, if the sampling period is 30 seconds, then _TSP needs to report 300; if the sampling period is 0.5 seconds, then choose 5." size="1" offset="0x03BA" depex="Sif( PlatformFlavor _EQU_ 0x2 ) _AND_ Sif( EnableDptf _EQU_ 0 ) _AND_ Sif( EnableSaDevice _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Thermal Configuration/DPTF Configuration/ Thermal Sampling Period" default="0x00" CurrentVal="0x00" min="0x0" max="0x64" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="PpccStepSize" varstoreIndex="00" prompt=" PPCC Step Size" description="Step size for Turbo power limit (RAPL) control" size="4" offset="0x03BC" depex="Sif( PlatformFlavor _EQU_ 0x2 ) _AND_ Sif( EnableDptf _EQU_ 0 ) _AND_ Sif( EnableSaDevice _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Thermal Configuration/DPTF Configuration/ PPCC Step Size" default="0x000001F4" CurrentVal="0x000001F4">
			<options>
				<option text="0.5 Watts" value="0x1F4"/>
				<option text="1.0 Watts" value="0x3E8"/>
				<option text="1.5 Watts" value="0x5DC"/>
				<option text="2.0 Watts" value="0x7D0"/>
			</options>
		</knob>
		<!--  Maximum Power Limit 1: 45.0 -->
		<knob type="scalar" setupType="numeric" name="MinPowerLimit0" varstoreIndex="00" prompt=" Minimum Power Limit (cTDP Nom)" description="This value provides the minimum power limit in the PPCC object for this platform at cTDP Level 0 (Nominal).  Enter the value in milliwatts with 125mw granularity." size="2" offset="0x03C5" depex="Sif( PlatformFlavor _EQU_ 0x2 ) _AND_ Sif( EnableDptf _EQU_ 0 ) _AND_ Sif( EnableSaDevice _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Thermal Configuration/DPTF Configuration/ Minimum Power Limit (cTDP Nom)" default="0x007D" CurrentVal="0x007D" min="0x0" max="0x7530" step="0x7D"/>
		<knob type="scalar" setupType="numeric" name="MinPowerLimit1" varstoreIndex="00" prompt=" Minimum Power Limit (cTDP Down)" description="This value provides the minimum power limit in the PPCC object for this platform cTDP Level 1 (Down).  Enter the value in milliwatts with 125mw granularity." size="2" offset="0x03C7" depex="Sif( PlatformFlavor _EQU_ 0x2 ) _AND_ Sif( EnableDptf _EQU_ 0 ) _AND_ Sif( EnableSaDevice _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Thermal Configuration/DPTF Configuration/ Minimum Power Limit (cTDP Down)" default="0x007D" CurrentVal="0x007D" min="0x0" max="0x7530" step="0x7D"/>
		<knob type="scalar" setupType="numeric" name="MinPowerLimit2" varstoreIndex="00" prompt=" Minimum Power Limit (cTDP up)" description="This value provides the minimum power limit in the PPCC object for this platform cTDP Level 2 (Up).  Enter the value in milliwatts with 125mw granularity." size="2" offset="0x03C9" depex="Sif( PlatformFlavor _EQU_ 0x2 ) _AND_ Sif( EnableDptf _EQU_ 0 ) _AND_ Sif( EnableSaDevice _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Thermal Configuration/DPTF Configuration/ Minimum Power Limit (cTDP up)" default="0x007D" CurrentVal="0x007D" min="0x0" max="0x7530" step="0x7D"/>
		<knob  type="scalar" setupType="oneof" name="LPOEnable" varstoreIndex="00" prompt=" CLPO Enable" description="Instructs the policy to use Active Cores if they are available." size="1" offset="0x03C0" depex="Sif( PlatformFlavor _EQU_ 0x2 ) _AND_ Sif( EnableDptf _EQU_ 0 ) _AND_ Sif( EnableSaDevice _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Thermal Configuration/DPTF Configuration/ CLPO Enable" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="LPOStartPState" varstoreIndex="00" prompt=" CLPO Start PState" description="Instructs the policy when to initiate Active Core control if enabled.       Note: 16-LFM" size="1" offset="0x03C1" depex="Sif( PlatformFlavor _EQU_ 0x2 ) _AND_ Sif( EnableDptf _EQU_ 0 ) _AND_ Sif( EnableSaDevice _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Thermal Configuration/DPTF Configuration/ CLPO Start PState" default="0x10" CurrentVal="0x10" min="0x0" max="0x10" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="LPOStepSize" varstoreIndex="00" prompt=" CLPO Step Size" description="Instructs the policy to take away logical processors in the specified percentage steps." size="1" offset="0x03C2" depex="Sif( PlatformFlavor _EQU_ 0x2 ) _AND_ Sif( EnableDptf _EQU_ 0 ) _AND_ Sif( EnableSaDevice _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Thermal Configuration/DPTF Configuration/ CLPO Step Size" default="0x32" CurrentVal="0x32" min="0x0" max="0x64" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="LPOPowerControlSetting" varstoreIndex="00" prompt=" CLPO Power Control" description="Instructs the policy whether to use Core offlining or SMT offlining if Active core control is enabled to be used in P0 or when power control is applied." size="1" offset="0x03C3" depex="Sif( PlatformFlavor _EQU_ 0x2 ) _AND_ Sif( EnableDptf _EQU_ 0 ) _AND_ Sif( EnableSaDevice _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Thermal Configuration/DPTF Configuration/ CLPO Power Control" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="SMT Off lining" value="0x1"/>
				<option text="Core Off lining" value="0x2"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="LPOPerformanceControlSetting" varstoreIndex="00" prompt=" CLPO Performance Control" description="Instructs the policy whether to use Core offlining or SMT offlining if Active core control is enabled to be used in P1 or when performance control is applied." size="1" offset="0x03C4" depex="Sif( PlatformFlavor _EQU_ 0x2 ) _AND_ Sif( EnableDptf _EQU_ 0 ) _AND_ Sif( EnableSaDevice _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Thermal Configuration/DPTF Configuration/ CLPO Performance Control" default="0x02" CurrentVal="0x02">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="SMT Off lining" value="0x1"/>
				<option text="Core Off lining" value="0x2"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="EnableCtdpPolicy" varstoreIndex="00" prompt=" ConfigTDP" description="Enable/Disable Intel Configurable TDP" size="1" offset="0x03CB" depex="Sif( PlatformFlavor _EQU_ 0x2 ) _AND_ Sif( EnableDptf _EQU_ 0 ) _AND_ Sif( EnableSaDevice _EQU_ 0 OR ConfigTdpAvailable _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Thermal Configuration/DPTF Configuration/ ConfigTDP" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="EnableDCFG" varstoreIndex="00" prompt="DPTF Configuration" description="An Integer containing the DPTF Configuration bitmap:   BIT0[Generic UI Access Control](0-enable,1-disable) BIT1[Restricted UI Access Control](0-enable,1-disable) BIT2[shell Access Control](0-enable,1-disable) BIT3[Environment Monitoring Report Control](0-report,1-silent) BIT4[Thermal Mitigation Report Control](0-silent,1-report)  BIT5[Thermal Policy Report Control](0-silent,1-report)" size="1" offset="0x03B4" depex="Sif( PlatformFlavor _EQU_ 0x2 ) _AND_ Sif( EnableDptf _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Thermal Configuration/DPTF Configuration/DPTF Configuration" default="0x00" CurrentVal="0x00" min="0x0" max="0xFF" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="EnableFan1Device" varstoreIndex="00" prompt="FAN1 Device" description="Enable the Fan1 device." size="1" offset="0x03CC" depex="Sif( PlatformFlavor _EQU_ 0x2 ) _AND_ Sif( EnableDptf _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Thermal Configuration/DPTF Configuration/FAN1 Device" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="EnableDisplayParticipant" varstoreIndex="00" prompt="Display participant" description="Enable/Disable the Display participant." size="1" offset="0x03CD" depex="Sif( PlatformFlavor _EQU_ 0x2 ) _AND_ Sif( EnableDptf _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Thermal Configuration/DPTF Configuration/Display participant" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="DisplayDepthLowerLimit" varstoreIndex="00" prompt=" Display Low Limit" description=" Display Low Limit" size="1" offset="0x03CF" depex="Sif( PlatformFlavor _EQU_ 0x2 ) _AND_ Sif( EnableDptf _EQU_ 0 ) _AND_ Sif( EnableDisplayParticipant _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Thermal Configuration/DPTF Configuration/ Display Low Limit" default="0x1E" CurrentVal="0x1E" min="0x0" max="0x64" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="DisplayDepthUpperLimit" varstoreIndex="00" prompt=" Display High Limit" description="Display High Limit - Between 0% to 100%" size="1" offset="0x03CE" depex="Sif( PlatformFlavor _EQU_ 0x2 ) _AND_ Sif( EnableDptf _EQU_ 0 ) _AND_ Sif( EnableDisplayParticipant _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Thermal Configuration/DPTF Configuration/ Display High Limit" default="0x64" CurrentVal="0x64" min="0x0" max="0x64" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="EnableWrlsParticipant" varstoreIndex="00" prompt="Wireless participant" description="Enable/Disable the Wireless participant." size="1" offset="0x03D0" depex="Sif( PlatformFlavor _EQU_ 0x2 ) _AND_ Sif( EnableDptf _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Thermal Configuration/DPTF Configuration/Wireless participant" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="ActiveThermalTripPointWrls" varstoreIndex="00" prompt=" Active Thermal Trip Point" description="This value controls the temperature of the ACPI Active Thermal Trip Point.      NOTE: a value of zero will cause the DPTF driver to disable the trip point." size="1" offset="0x03D1" depex="Sif( PlatformFlavor _EQU_ 0x2 ) _AND_ Sif( EnableDptf _EQU_ 0 ) _AND_ Sif( EnableWrlsParticipant _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Thermal Configuration/DPTF Configuration/ Active Thermal Trip Point" default="0x3F" CurrentVal="0x3F" min="0x0" max="0x7F" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PassiveThermalTripPointWrls" varstoreIndex="00" prompt=" Passive Thermal Trip Point" description="This value controls the temperature of the ACPI Passive Thermal Trip Point.     NOTE: a value of zero will cause the DPTF driver to disable the trip point." size="1" offset="0x03D2" depex="Sif( PlatformFlavor _EQU_ 0x2 ) _AND_ Sif( EnableDptf _EQU_ 0 ) _AND_ Sif( EnableWrlsParticipant _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Thermal Configuration/DPTF Configuration/ Passive Thermal Trip Point" default="0x47" CurrentVal="0x47" min="0x0" max="0x7F" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="CriticalThermalTripPointWrls" varstoreIndex="00" prompt=" Critical Thermal Trip Point" description="This value controls the temperature of the ACPI Critical Thermal Trip Point.    NOTE: a value of zero will cause the DPTF driver to disable the trip point." size="1" offset="0x03D3" depex="Sif( PlatformFlavor _EQU_ 0x2 ) _AND_ Sif( EnableDptf _EQU_ 0 ) _AND_ Sif( EnableWrlsParticipant _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Thermal Configuration/DPTF Configuration/ Critical Thermal Trip Point" default="0x64" CurrentVal="0x64" min="0x0" max="0x7F" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="CriticalThermalTripPointWrlsS3" varstoreIndex="00" prompt=" S3/CS Thermal Trip Point" description="This value controls the temperature of the ACPI Critical Thermal Trip Point for entering S3 or CS.         NOTE: a value of zero will cause the DPTF driver to disable the trip point." size="1" offset="0x03D4" depex="Sif( PlatformFlavor _EQU_ 0x2 ) _AND_ Sif( EnableDptf _EQU_ 0 ) _AND_ Sif( EnableWrlsParticipant _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Thermal Configuration/DPTF Configuration/ S3/CS Thermal Trip Point" default="0x5A" CurrentVal="0x5A" min="0x0" max="0x7F" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="HotThermalTripPointWrls" varstoreIndex="00" prompt=" Hot Thermal Trip Point" description="This value controls the temperature of the ACPI Hot Thermal Trip Point.            NOTE: a value of zero will cause the DPTF driver to disable the trip point." size="1" offset="0x03D5" depex="Sif( PlatformFlavor _EQU_ 0x2 ) _AND_ Sif( EnableDptf _EQU_ 0 ) _AND_ Sif( EnableWrlsParticipant _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Thermal Configuration/DPTF Configuration/ Hot Thermal Trip Point" default="0x5F" CurrentVal="0x5F" min="0x0" max="0x7F" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="ThermalSamplingPeriodWrls" varstoreIndex="00" prompt=" Thermal Sampling Period" description="The polling interval in 10ths of seconds. A value of 0 tells the driver to use interrupts.                  NOTE: The granularity of the sampling period is 0.1 seconds. For example, if the sampling period is 30 seconds, then _TSP needs to report 300; if the sampling period is 0.5 seconds, then choose 5." size="1" offset="0x03D6" depex="Sif( PlatformFlavor _EQU_ 0x2 ) _AND_ Sif( EnableDptf _EQU_ 0 ) _AND_ Sif( EnableWrlsParticipant _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Thermal Configuration/DPTF Configuration/ Thermal Sampling Period" default="0x00" CurrentVal="0x00" min="0x0" max="0x64" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="EnableWWANParticipant" varstoreIndex="00" prompt="WWAN participant" description="Enable/Disable the WWAN participant." size="1" offset="0x03D7" depex="Sif( PlatformFlavor _EQU_ 0x2 ) _AND_ Sif( EnableDptf _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Thermal Configuration/DPTF Configuration/WWAN participant" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="ActiveThermalTripPointWWAN" varstoreIndex="00" prompt=" Active Thermal Trip Point" description="This value controls the temperature of the ACPI Active Thermal Trip Point.      NOTE: a value of zero will cause the DPTF driver to disable the trip point." size="1" offset="0x03D8" depex="Sif( PlatformFlavor _EQU_ 0x2 ) _AND_ Sif( EnableDptf _EQU_ 0 ) _AND_ Sif( EnableWWANParticipant _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Thermal Configuration/DPTF Configuration/ Active Thermal Trip Point" default="0x3F" CurrentVal="0x3F" min="0x0" max="0x7F" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PassiveThermalTripPointWWAN" varstoreIndex="00" prompt=" Passive Thermal Trip Point" description="This value controls the temperature of the ACPI Passive Thermal Trip Point.     NOTE: a value of zero will cause the DPTF driver to disable the trip point." size="1" offset="0x03D9" depex="Sif( PlatformFlavor _EQU_ 0x2 ) _AND_ Sif( EnableDptf _EQU_ 0 ) _AND_ Sif( EnableWWANParticipant _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Thermal Configuration/DPTF Configuration/ Passive Thermal Trip Point" default="0x47" CurrentVal="0x47" min="0x0" max="0x7F" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="CriticalThermalTripPointWWAN" varstoreIndex="00" prompt=" Critical Thermal Trip Point" description="This value controls the temperature of the ACPI Critical Thermal Trip Point.    NOTE: a value of zero will cause the DPTF driver to disable the trip point." size="1" offset="0x03DA" depex="Sif( PlatformFlavor _EQU_ 0x2 ) _AND_ Sif( EnableDptf _EQU_ 0 ) _AND_ Sif( EnableWWANParticipant _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Thermal Configuration/DPTF Configuration/ Critical Thermal Trip Point" default="0x64" CurrentVal="0x64" min="0x0" max="0x7F" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="CriticalThermalTripPointWwanS3" varstoreIndex="00" prompt=" S3/CS Thermal Trip Point" description="This value controls the temperature of the ACPI Critical Thermal Trip Point for entering S3 or CS.         NOTE: a value of zero will cause the DPTF driver to disable the trip point." size="1" offset="0x03DB" depex="Sif( PlatformFlavor _EQU_ 0x2 ) _AND_ Sif( EnableDptf _EQU_ 0 ) _AND_ Sif( EnableWWANParticipant _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Thermal Configuration/DPTF Configuration/ S3/CS Thermal Trip Point" default="0x5A" CurrentVal="0x5A" min="0x0" max="0x7F" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="HotThermalTripPointWWAN" varstoreIndex="00" prompt=" Hot Thermal Trip Point" description="This value controls the temperature of the ACPI Hot Thermal Trip Point.            NOTE: a value of zero will cause the DPTF driver to disable the trip point." size="1" offset="0x03DC" depex="Sif( PlatformFlavor _EQU_ 0x2 ) _AND_ Sif( EnableDptf _EQU_ 0 ) _AND_ Sif( EnableWWANParticipant _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Thermal Configuration/DPTF Configuration/ Hot Thermal Trip Point" default="0x5F" CurrentVal="0x5F" min="0x0" max="0x7F" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="EnableChargerParticipant" varstoreIndex="00" prompt="Charger participant" description="Enable/Disable Charger device" size="1" offset="0x03DD" depex="Sif( PlatformFlavor _EQU_ 0x2 ) _AND_ Sif( EnableDptf _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Thermal Configuration/DPTF Configuration/Charger participant" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="EnablePowerParticipant" varstoreIndex="00" prompt="Power participant" description="Enable/Disable the Power participant." size="1" offset="0x03DE" depex="Sif( PlatformFlavor _EQU_ 0x2 ) _AND_ Sif( EnableDptf _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Thermal Configuration/DPTF Configuration/Power participant" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="PowerParticipantPollingRate" varstoreIndex="00" prompt="DPTF Power Sampling Period" description="This power sampling period for the Power Participant Object." size="2" offset="0x03DF" depex="Sif( PlatformFlavor _EQU_ 0x2 ) _AND_ Sif( EnableDptf _EQU_ 0 ) _AND_ Sif( EnablePowerParticipant _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Thermal Configuration/DPTF Configuration/DPTF Power Sampling Period" default="0x0000" CurrentVal="0x0000" min="0x0" max="0x3E8" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="Enable2DCameraParticipant" varstoreIndex="00" prompt="2D Camera participant" description="Enable/Disable the 2D Camera Participant." size="1" offset="0x03E2" depex="Sif( PlatformFlavor _EQU_ 0x2 ) _AND_ Sif( EnableDptf _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Thermal Configuration/DPTF Configuration/2D Camera participant" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="EnableBatteryParticipant" varstoreIndex="00" prompt="Battery Participant" description="Enable/Disable the Battery Participant." size="1" offset="0x06C5" depex="Sif( PlatformFlavor _EQU_ 0x2 ) _AND_ Sif( EnableDptf _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Thermal Configuration/DPTF Configuration/Battery Participant" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="EnableStorageParticipantST1" varstoreIndex="00" prompt="Storage participant1" description="Enable/Disable Storage device" size="1" offset="0x03E3" depex="Sif( PlatformFlavor _EQU_ 0x2 ) _AND_ Sif( EnableDptf _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Thermal Configuration/DPTF Configuration/Storage participant1" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="ActiveThermalTripPointST1" varstoreIndex="00" prompt=" Active Thermal Trip Point" description="This value controls the temperature of the ACPI Active Thermal Trip Point.      NOTE: a value of zero will cause the DPTF driver to disable the trip point." size="1" offset="0x03E4" depex="Sif( PlatformFlavor _EQU_ 0x2 ) _AND_ Sif( EnableDptf _EQU_ 0 ) _AND_ Sif( EnableStorageParticipantST1 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Thermal Configuration/DPTF Configuration/ Active Thermal Trip Point" default="0x3F" CurrentVal="0x3F" min="0x0" max="0x7F" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PassiveThermalTripPointST1" varstoreIndex="00" prompt=" Passive Thermal Trip Point" description="This value controls the temperature of the ACPI Passive Thermal Trip Point.     NOTE: a value of zero will cause the DPTF driver to disable the trip point." size="1" offset="0x03E5" depex="Sif( PlatformFlavor _EQU_ 0x2 ) _AND_ Sif( EnableDptf _EQU_ 0 ) _AND_ Sif( EnableStorageParticipantST1 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Thermal Configuration/DPTF Configuration/ Passive Thermal Trip Point" default="0x47" CurrentVal="0x47" min="0x0" max="0x7F" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="CriticalThermalTripPointST1" varstoreIndex="00" prompt=" Critical Thermal Trip Point" description="This value controls the temperature of the ACPI Critical Thermal Trip Point.    NOTE: a value of zero will cause the DPTF driver to disable the trip point." size="1" offset="0x03E6" depex="Sif( PlatformFlavor _EQU_ 0x2 ) _AND_ Sif( EnableDptf _EQU_ 0 ) _AND_ Sif( EnableStorageParticipantST1 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Thermal Configuration/DPTF Configuration/ Critical Thermal Trip Point" default="0x64" CurrentVal="0x64" min="0x0" max="0x7F" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="CriticalThermalTripPointS3ST1" varstoreIndex="00" prompt=" S3/CS Thermal Trip Point" description="This value controls the temperature of the ACPI Critical Thermal Trip Point for entering S3 or CS.         NOTE: a value of zero will cause the DPTF driver to disable the trip point." size="1" offset="0x03E7" depex="Sif( PlatformFlavor _EQU_ 0x2 ) _AND_ Sif( EnableDptf _EQU_ 0 ) _AND_ Sif( EnableStorageParticipantST1 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Thermal Configuration/DPTF Configuration/ S3/CS Thermal Trip Point" default="0x5A" CurrentVal="0x5A" min="0x0" max="0x7F" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="HotThermalTripPointST1" varstoreIndex="00" prompt=" Hot Thermal Trip Point" description="This value controls the temperature of the ACPI Hot Thermal Trip Point.            NOTE: a value of zero will cause the DPTF driver to disable the trip point." size="1" offset="0x03E8" depex="Sif( PlatformFlavor _EQU_ 0x2 ) _AND_ Sif( EnableDptf _EQU_ 0 ) _AND_ Sif( EnableStorageParticipantST1 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Thermal Configuration/DPTF Configuration/ Hot Thermal Trip Point" default="0x5F" CurrentVal="0x5F" min="0x0" max="0x7F" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="EnableStorageParticipantST2" varstoreIndex="00" prompt="Storage participant2" description="Enable/Disable Storage device" size="1" offset="0x03E9" depex="Sif( PlatformFlavor _EQU_ 0x2 ) _AND_ Sif( EnableDptf _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Thermal Configuration/DPTF Configuration/Storage participant2" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="ActiveThermalTripPointST2" varstoreIndex="00" prompt=" Active Thermal Trip Point" description="This value controls the temperature of the ACPI Active Thermal Trip Point.      NOTE: a value of zero will cause the DPTF driver to disable the trip point." size="1" offset="0x03EA" depex="Sif( PlatformFlavor _EQU_ 0x2 ) _AND_ Sif( EnableDptf _EQU_ 0 ) _AND_ Sif( EnableStorageParticipantST2 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Thermal Configuration/DPTF Configuration/ Active Thermal Trip Point" default="0x3F" CurrentVal="0x3F" min="0x0" max="0x7F" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PassiveThermalTripPointST2" varstoreIndex="00" prompt=" Passive Thermal Trip Point" description="This value controls the temperature of the ACPI Passive Thermal Trip Point.     NOTE: a value of zero will cause the DPTF driver to disable the trip point." size="1" offset="0x03EB" depex="Sif( PlatformFlavor _EQU_ 0x2 ) _AND_ Sif( EnableDptf _EQU_ 0 ) _AND_ Sif( EnableStorageParticipantST2 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Thermal Configuration/DPTF Configuration/ Passive Thermal Trip Point" default="0x47" CurrentVal="0x47" min="0x0" max="0x7F" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="CriticalThermalTripPointST2" varstoreIndex="00" prompt=" Critical Thermal Trip Point" description="This value controls the temperature of the ACPI Critical Thermal Trip Point.    NOTE: a value of zero will cause the DPTF driver to disable the trip point." size="1" offset="0x03EC" depex="Sif( PlatformFlavor _EQU_ 0x2 ) _AND_ Sif( EnableDptf _EQU_ 0 ) _AND_ Sif( EnableStorageParticipantST2 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Thermal Configuration/DPTF Configuration/ Critical Thermal Trip Point" default="0x64" CurrentVal="0x64" min="0x0" max="0x7F" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="CriticalThermalTripPointS3ST2" varstoreIndex="00" prompt=" S3/CS Thermal Trip Point" description="This value controls the temperature of the ACPI Critical Thermal Trip Point for entering S3 or CS.         NOTE: a value of zero will cause the DPTF driver to disable the trip point." size="1" offset="0x03ED" depex="Sif( PlatformFlavor _EQU_ 0x2 ) _AND_ Sif( EnableDptf _EQU_ 0 ) _AND_ Sif( EnableStorageParticipantST2 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Thermal Configuration/DPTF Configuration/ S3/CS Thermal Trip Point" default="0x5A" CurrentVal="0x5A" min="0x0" max="0x7F" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="HotThermalTripPointST2" varstoreIndex="00" prompt=" Hot Thermal Trip Point" description="This value controls the temperature of the ACPI Hot Thermal Trip Point.            NOTE: a value of zero will cause the DPTF driver to disable the trip point." size="1" offset="0x03EE" depex="Sif( PlatformFlavor _EQU_ 0x2 ) _AND_ Sif( EnableDptf _EQU_ 0 ) _AND_ Sif( EnableStorageParticipantST2 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Thermal Configuration/DPTF Configuration/ Hot Thermal Trip Point" default="0x5F" CurrentVal="0x5F" min="0x0" max="0x7F" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="EnableVS1Participant" varstoreIndex="00" prompt="Virtual Sensor participant 1" description="Enable/Disable Virtual Sensor device" size="1" offset="0x03EF" depex="Sif( PlatformFlavor _EQU_ 0x2 ) _AND_ Sif( EnableDptf _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Thermal Configuration/DPTF Configuration/Virtual Sensor participant 1" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="ActiveThermalTripPointVS1" varstoreIndex="00" prompt=" Active Thermal Trip Point" description="This value controls the temperature of the ACPI Active Thermal Trip Point.      NOTE: a value of zero will cause the DPTF driver to disable the trip point." size="1" offset="0x03F0" depex="Sif( PlatformFlavor _EQU_ 0x2 ) _AND_ Sif( EnableDptf _EQU_ 0 ) _AND_ Sif( EnableVS1Participant _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Thermal Configuration/DPTF Configuration/ Active Thermal Trip Point" default="0x32" CurrentVal="0x32" min="0x0" max="0x7F" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PassiveThermalTripPointVS1" varstoreIndex="00" prompt=" Passive Thermal Trip Point" description="This value controls the temperature of the ACPI Passive Thermal Trip Point.     NOTE: a value of zero will cause the DPTF driver to disable the trip point." size="1" offset="0x03F1" depex="Sif( PlatformFlavor _EQU_ 0x2 ) _AND_ Sif( EnableDptf _EQU_ 0 ) _AND_ Sif( EnableVS1Participant _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Thermal Configuration/DPTF Configuration/ Passive Thermal Trip Point" default="0x32" CurrentVal="0x32" min="0x0" max="0x7F" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="CriticalThermalTripPointVS1" varstoreIndex="00" prompt=" Critical Thermal Trip Point" description="This value controls the temperature of the ACPI Critical Thermal Trip Point.    NOTE: a value of zero will cause the DPTF driver to disable the trip point." size="1" offset="0x03F2" depex="Sif( PlatformFlavor _EQU_ 0x2 ) _AND_ Sif( EnableDptf _EQU_ 0 ) _AND_ Sif( EnableVS1Participant _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Thermal Configuration/DPTF Configuration/ Critical Thermal Trip Point" default="0x46" CurrentVal="0x46" min="0x0" max="0x7F" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="HotThermalTripPointVS1" varstoreIndex="00" prompt=" Hot Thermal Trip Point" description="This value controls the temperature of the ACPI Hot Thermal Trip Point.            NOTE: a value of zero will cause the DPTF driver to disable the trip point." size="1" offset="0x03F4" depex="Sif( PlatformFlavor _EQU_ 0x2 ) _AND_ Sif( EnableDptf _EQU_ 0 ) _AND_ Sif( EnableVS1Participant _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Thermal Configuration/DPTF Configuration/ Hot Thermal Trip Point" default="0x41" CurrentVal="0x41" min="0x0" max="0x7F" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="CriticalThermalTripPointVS1S3" varstoreIndex="00" prompt=" S3/CS Thermal Trip Point" description="This value controls the temperature of the ACPI Critical Thermal Trip Point for entering S3 or CS.         NOTE: a value of zero will cause the DPTF driver to disable the trip point." size="1" offset="0x03F3" depex="Sif( PlatformFlavor _EQU_ 0x2 ) _AND_ Sif( EnableDptf _EQU_ 0 ) _AND_ Sif( EnableVS1Participant _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Thermal Configuration/DPTF Configuration/ S3/CS Thermal Trip Point" default="0x3C" CurrentVal="0x3C" min="0x0" max="0x7F" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="EnableVS2Participant" varstoreIndex="00" prompt="Virtual Sensor participant 2" description="Enable/Disable Virtual Sensor device" size="1" offset="0x03F5" depex="Sif( PlatformFlavor _EQU_ 0x2 ) _AND_ Sif( EnableDptf _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Thermal Configuration/DPTF Configuration/Virtual Sensor participant 2" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="ActiveThermalTripPointVS2" varstoreIndex="00" prompt=" Active Thermal Trip Point" description="This value controls the temperature of the ACPI Active Thermal Trip Point.      NOTE: a value of zero will cause the DPTF driver to disable the trip point." size="1" offset="0x03F6" depex="Sif( PlatformFlavor _EQU_ 0x2 ) _AND_ Sif( EnableDptf _EQU_ 0 ) _AND_ Sif( EnableVS2Participant _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Thermal Configuration/DPTF Configuration/ Active Thermal Trip Point" default="0x32" CurrentVal="0x32" min="0x0" max="0x7F" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PassiveThermalTripPointVS2" varstoreIndex="00" prompt=" Passive Thermal Trip Point" description="This value controls the temperature of the ACPI Passive Thermal Trip Point.     NOTE: a value of zero will cause the DPTF driver to disable the trip point." size="1" offset="0x03F7" depex="Sif( PlatformFlavor _EQU_ 0x2 ) _AND_ Sif( EnableDptf _EQU_ 0 ) _AND_ Sif( EnableVS2Participant _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Thermal Configuration/DPTF Configuration/ Passive Thermal Trip Point" default="0x32" CurrentVal="0x32" min="0x0" max="0x7F" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="CriticalThermalTripPointVS2" varstoreIndex="00" prompt=" Critical Thermal Trip Point" description="This value controls the temperature of the ACPI Critical Thermal Trip Point.    NOTE: a value of zero will cause the DPTF driver to disable the trip point." size="1" offset="0x03F8" depex="Sif( PlatformFlavor _EQU_ 0x2 ) _AND_ Sif( EnableDptf _EQU_ 0 ) _AND_ Sif( EnableVS2Participant _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Thermal Configuration/DPTF Configuration/ Critical Thermal Trip Point" default="0x46" CurrentVal="0x46" min="0x0" max="0x7F" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="HotThermalTripPointVS2" varstoreIndex="00" prompt=" Hot Thermal Trip Point" description="This value controls the temperature of the ACPI Hot Thermal Trip Point.            NOTE: a value of zero will cause the DPTF driver to disable the trip point." size="1" offset="0x03FA" depex="Sif( PlatformFlavor _EQU_ 0x2 ) _AND_ Sif( EnableDptf _EQU_ 0 ) _AND_ Sif( EnableVS2Participant _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Thermal Configuration/DPTF Configuration/ Hot Thermal Trip Point" default="0x41" CurrentVal="0x41" min="0x0" max="0x7F" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="CriticalThermalTripPointVS2S3" varstoreIndex="00" prompt=" S3/CS Thermal Trip Point" description="This value controls the temperature of the ACPI Critical Thermal Trip Point for entering S3 or CS.         NOTE: a value of zero will cause the DPTF driver to disable the trip point." size="1" offset="0x03F9" depex="Sif( PlatformFlavor _EQU_ 0x2 ) _AND_ Sif( EnableDptf _EQU_ 0 ) _AND_ Sif( EnableVS2Participant _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Thermal Configuration/DPTF Configuration/ S3/CS Thermal Trip Point" default="0x3C" CurrentVal="0x3C" min="0x0" max="0x7F" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="EnableSen1Participant" varstoreIndex="00" prompt="Sensor Device 1" description="Enable/Disable Memory Thermal Device" size="1" offset="0x03FC" depex="Sif( PlatformFlavor _EQU_ 0x2 ) _AND_ Sif( EnableDptf _EQU_ 0 ) _AND_ Sif( EnableSen1ParticipantSupport _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/Thermal Configuration/DPTF Configuration/Sensor Device 1" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="ActiveThermalTripPointSen1" varstoreIndex="00" prompt=" Active Thermal Trip Point" description="This value controls the temperature of the ACPI Active Thermal Trip Point.      NOTE: a value of zero will cause the DPTF driver to disable the trip point." size="1" offset="0x03FD" depex="Sif( PlatformFlavor _EQU_ 0x2 ) _AND_ Sif( EnableDptf _EQU_ 0 ) _AND_ Sif( EnableSen1ParticipantSupport _NEQ_ 1 ) _AND_ Sif( EnableSen1Participant _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Thermal Configuration/DPTF Configuration/ Active Thermal Trip Point" default="0x3F" CurrentVal="0x3F" min="0x0" max="0x7F" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PassiveThermalTripPointSen1" varstoreIndex="00" prompt=" Passive Thermal Trip Point" description="This value controls the temperature of the ACPI Passive Thermal Trip Point.     NOTE: a value of zero will cause the DPTF driver to disable the trip point." size="1" offset="0x03FE" depex="Sif( PlatformFlavor _EQU_ 0x2 ) _AND_ Sif( EnableDptf _EQU_ 0 ) _AND_ Sif( EnableSen1ParticipantSupport _NEQ_ 1 ) _AND_ Sif( EnableSen1Participant _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Thermal Configuration/DPTF Configuration/ Passive Thermal Trip Point" default="0x47" CurrentVal="0x47" min="0x0" max="0x7F" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="CriticalThermalTripPointSen1" varstoreIndex="00" prompt=" Critical Thermal Trip Point" description="This value controls the temperature of the ACPI Critical Thermal Trip Point.    NOTE: a value of zero will cause the DPTF driver to disable the trip point." size="1" offset="0x03FF" depex="Sif( PlatformFlavor _EQU_ 0x2 ) _AND_ Sif( EnableDptf _EQU_ 0 ) _AND_ Sif( EnableSen1ParticipantSupport _NEQ_ 1 ) _AND_ Sif( EnableSen1Participant _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Thermal Configuration/DPTF Configuration/ Critical Thermal Trip Point" default="0x67" CurrentVal="0x67" min="0x0" max="0x7F" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="CriticalThermalTripPointSen1S3" varstoreIndex="00" prompt=" S3/CS Thermal Trip Point" description="This value controls the temperature of the ACPI Critical Thermal Trip Point for entering S3 or CS.         NOTE: a value of zero will cause the DPTF driver to disable the trip point." size="1" offset="0x0400" depex="Sif( PlatformFlavor _EQU_ 0x2 ) _AND_ Sif( EnableDptf _EQU_ 0 ) _AND_ Sif( EnableSen1ParticipantSupport _NEQ_ 1 ) _AND_ Sif( EnableSen1Participant _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Thermal Configuration/DPTF Configuration/ S3/CS Thermal Trip Point" default="0x61" CurrentVal="0x61" min="0x0" max="0x7F" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="HotThermalTripPointSen1" varstoreIndex="00" prompt=" Hot Thermal Trip Point" description="This value controls the temperature of the ACPI Hot Thermal Trip Point.            NOTE: a value of zero will cause the DPTF driver to disable the trip point." size="1" offset="0x0401" depex="Sif( PlatformFlavor _EQU_ 0x2 ) _AND_ Sif( EnableDptf _EQU_ 0 ) _AND_ Sif( EnableSen1ParticipantSupport _NEQ_ 1 ) _AND_ Sif( EnableSen1Participant _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Thermal Configuration/DPTF Configuration/ Hot Thermal Trip Point" default="0x64" CurrentVal="0x64" min="0x0" max="0x7F" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="SensorSamplingPeriodSen1" varstoreIndex="00" prompt=" Thermal Sampling Period" description="The polling interval in 10ths of seconds. A value of 0 tells the driver to use interrupts.                  NOTE: The granularity of the sampling period is 0.1 seconds. For example, if the sampling period is 30 seconds, then _TSP needs to report 300; if the sampling period is 0.5 seconds, then choose 5." size="1" offset="0x0402" depex="Sif( PlatformFlavor _EQU_ 0x2 ) _AND_ Sif( EnableDptf _EQU_ 0 ) _AND_ Sif( EnableSen1ParticipantSupport _NEQ_ 1 ) _AND_ Sif( EnableSen1Participant _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Thermal Configuration/DPTF Configuration/ Thermal Sampling Period" default="0x00" CurrentVal="0x00" min="0x0" max="0x64" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="EnableSen2Participant" varstoreIndex="00" prompt="Sensor Device 2" description="Enable/Disable VR Hotspot Q50 sensor" size="1" offset="0x0403" depex="Sif( PlatformFlavor _EQU_ 0x2 ) _AND_ Sif( EnableDptf _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Thermal Configuration/DPTF Configuration/Sensor Device 2" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="ActiveThermalTripPointSen2" varstoreIndex="00" prompt=" Active Thermal Trip Point" description="This value controls the temperature of the ACPI Active Thermal Trip Point.      NOTE: a value of zero will cause the DPTF driver to disable the trip point." size="1" offset="0x0404" depex="Sif( PlatformFlavor _EQU_ 0x2 ) _AND_ Sif( EnableDptf _EQU_ 0 ) _AND_ Sif( EnableSen2Participant _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Thermal Configuration/DPTF Configuration/ Active Thermal Trip Point" default="0x3C" CurrentVal="0x3C" min="0x0" max="0x7F" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PassiveThermalTripPointSen2" varstoreIndex="00" prompt=" Passive Thermal Trip Point" description="This value controls the temperature of the ACPI Passive Thermal Trip Point.     NOTE: a value of zero will cause the DPTF driver to disable the trip point." size="1" offset="0x0405" depex="Sif( PlatformFlavor _EQU_ 0x2 ) _AND_ Sif( EnableDptf _EQU_ 0 ) _AND_ Sif( EnableSen2Participant _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Thermal Configuration/DPTF Configuration/ Passive Thermal Trip Point" default="0x41" CurrentVal="0x41" min="0x0" max="0x7F" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="CriticalThermalTripPointSen2" varstoreIndex="00" prompt=" Critical Thermal Trip Point" description="This value controls the temperature of the ACPI Critical Thermal Trip Point.    NOTE: a value of zero will cause the DPTF driver to disable the trip point." size="1" offset="0x0406" depex="Sif( PlatformFlavor _EQU_ 0x2 ) _AND_ Sif( EnableDptf _EQU_ 0 ) _AND_ Sif( EnableSen2Participant _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Thermal Configuration/DPTF Configuration/ Critical Thermal Trip Point" default="0x50" CurrentVal="0x50" min="0x0" max="0x7F" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="CriticalThermalTripPointSen2S3" varstoreIndex="00" prompt=" S3/CS Thermal Trip Point" description="This value controls the temperature of the ACPI Critical Thermal Trip Point for entering S3 or CS.         NOTE: a value of zero will cause the DPTF driver to disable the trip point." size="1" offset="0x0407" depex="Sif( PlatformFlavor _EQU_ 0x2 ) _AND_ Sif( EnableDptf _EQU_ 0 ) _AND_ Sif( EnableSen2Participant _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Thermal Configuration/DPTF Configuration/ S3/CS Thermal Trip Point" default="0x46" CurrentVal="0x46" min="0x0" max="0x7F" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="HotThermalTripPointSen2" varstoreIndex="00" prompt=" Hot Thermal Trip Point" description="This value controls the temperature of the ACPI Hot Thermal Trip Point.            NOTE: a value of zero will cause the DPTF driver to disable the trip point." size="1" offset="0x0408" depex="Sif( PlatformFlavor _EQU_ 0x2 ) _AND_ Sif( EnableDptf _EQU_ 0 ) _AND_ Sif( EnableSen2Participant _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Thermal Configuration/DPTF Configuration/ Hot Thermal Trip Point" default="0x4B" CurrentVal="0x4B" min="0x0" max="0x7F" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="SensorSamplingPeriodSen2" varstoreIndex="00" prompt=" Thermal Sampling Period" description="The polling interval in 10ths of seconds. A value of 0 tells the driver to use interrupts.                  NOTE: The granularity of the sampling period is 0.1 seconds. For example, if the sampling period is 30 seconds, then _TSP needs to report 300; if the sampling period is 0.5 seconds, then choose 5." size="1" offset="0x0409" depex="Sif( PlatformFlavor _EQU_ 0x2 ) _AND_ Sif( EnableDptf _EQU_ 0 ) _AND_ Sif( EnableSen2Participant _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Thermal Configuration/DPTF Configuration/ Thermal Sampling Period" default="0x00" CurrentVal="0x00" min="0x0" max="0x64" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="EnableSen3Participant" varstoreIndex="00" prompt="Sensor Device 3" description="Enable/Disable Skin Hotspot U50 sensor" size="1" offset="0x040A" depex="Sif( PlatformFlavor _EQU_ 0x2 ) _AND_ Sif( EnableDptf _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Thermal Configuration/DPTF Configuration/Sensor Device 3" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="ActiveThermalTripPointSen3" varstoreIndex="00" prompt=" Active Thermal Trip Point" description="This value controls the temperature of the ACPI Active Thermal Trip Point.      NOTE: a value of zero will cause the DPTF driver to disable the trip point." size="1" offset="0x040B" depex="Sif( PlatformFlavor _EQU_ 0x2 ) _AND_ Sif( EnableDptf _EQU_ 0 ) _AND_ Sif( EnableSen3Participant _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Thermal Configuration/DPTF Configuration/ Active Thermal Trip Point" default="0x3C" CurrentVal="0x3C" min="0x0" max="0x7F" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PassiveThermalTripPointSen3" varstoreIndex="00" prompt=" Passive Thermal Trip Point" description="This value controls the temperature of the ACPI Passive Thermal Trip Point.     NOTE: a value of zero will cause the DPTF driver to disable the trip point." size="1" offset="0x040C" depex="Sif( PlatformFlavor _EQU_ 0x2 ) _AND_ Sif( EnableDptf _EQU_ 0 ) _AND_ Sif( EnableSen3Participant _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Thermal Configuration/DPTF Configuration/ Passive Thermal Trip Point" default="0x41" CurrentVal="0x41" min="0x0" max="0x7F" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="CriticalThermalTripPointSen3" varstoreIndex="00" prompt=" Critical Thermal Trip Point" description="This value controls the temperature of the ACPI Critical Thermal Trip Point.    NOTE: a value of zero will cause the DPTF driver to disable the trip point." size="1" offset="0x040D" depex="Sif( PlatformFlavor _EQU_ 0x2 ) _AND_ Sif( EnableDptf _EQU_ 0 ) _AND_ Sif( EnableSen3Participant _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Thermal Configuration/DPTF Configuration/ Critical Thermal Trip Point" default="0x50" CurrentVal="0x50" min="0x0" max="0x7F" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="CriticalThermalTripPointSen3S3" varstoreIndex="00" prompt=" S3/CS Thermal Trip Point" description="This value controls the temperature of the ACPI Critical Thermal Trip Point for entering S3 or CS.         NOTE: a value of zero will cause the DPTF driver to disable the trip point." size="1" offset="0x040E" depex="Sif( PlatformFlavor _EQU_ 0x2 ) _AND_ Sif( EnableDptf _EQU_ 0 ) _AND_ Sif( EnableSen3Participant _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Thermal Configuration/DPTF Configuration/ S3/CS Thermal Trip Point" default="0x46" CurrentVal="0x46" min="0x0" max="0x7F" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="HotThermalTripPointSen3" varstoreIndex="00" prompt=" Hot Thermal Trip Point" description="This value controls the temperature of the ACPI Hot Thermal Trip Point.            NOTE: a value of zero will cause the DPTF driver to disable the trip point." size="1" offset="0x040F" depex="Sif( PlatformFlavor _EQU_ 0x2 ) _AND_ Sif( EnableDptf _EQU_ 0 ) _AND_ Sif( EnableSen3Participant _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Thermal Configuration/DPTF Configuration/ Hot Thermal Trip Point" default="0x4B" CurrentVal="0x4B" min="0x0" max="0x7F" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="SensorSamplingPeriodSen3" varstoreIndex="00" prompt=" Thermal Sampling Period" description="The polling interval in 10ths of seconds. A value of 0 tells the driver to use interrupts.                  NOTE: The granularity of the sampling period is 0.1 seconds. For example, if the sampling period is 30 seconds, then _TSP needs to report 300; if the sampling period is 0.5 seconds, then choose 5." size="1" offset="0x0410" depex="Sif( PlatformFlavor _EQU_ 0x2 ) _AND_ Sif( EnableDptf _EQU_ 0 ) _AND_ Sif( EnableSen3Participant _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Thermal Configuration/DPTF Configuration/ Thermal Sampling Period" default="0x00" CurrentVal="0x00" min="0x0" max="0x64" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="EnableSen4Participant" varstoreIndex="00" prompt="Sensor Device 4" description="Enable/Disable PMIC-MCP Hotspot Q16 sensor" size="1" offset="0x0411" depex="Sif( PlatformFlavor _EQU_ 0x2 ) _AND_ Sif( EnableDptf _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Thermal Configuration/DPTF Configuration/Sensor Device 4" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="ActiveThermalTripPointSen4" varstoreIndex="00" prompt=" Active Thermal Trip Point" description="This value controls the temperature of the ACPI Active Thermal Trip Point.      NOTE: a value of zero will cause the DPTF driver to disable the trip point." size="1" offset="0x0412" depex="Sif( PlatformFlavor _EQU_ 0x2 ) _AND_ Sif( EnableDptf _EQU_ 0 ) _AND_ Sif( EnableSen4Participant _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Thermal Configuration/DPTF Configuration/ Active Thermal Trip Point" default="0x3C" CurrentVal="0x3C" min="0x0" max="0x7F" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PassiveThermalTripPointSen4" varstoreIndex="00" prompt=" Passive Thermal Trip Point" description="This value controls the temperature of the ACPI Passive Thermal Trip Point.     NOTE: a value of zero will cause the DPTF driver to disable the trip point." size="1" offset="0x0413" depex="Sif( PlatformFlavor _EQU_ 0x2 ) _AND_ Sif( EnableDptf _EQU_ 0 ) _AND_ Sif( EnableSen4Participant _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Thermal Configuration/DPTF Configuration/ Passive Thermal Trip Point" default="0x41" CurrentVal="0x41" min="0x0" max="0x7F" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="CriticalThermalTripPointSen4" varstoreIndex="00" prompt=" Critical Thermal Trip Point" description="This value controls the temperature of the ACPI Critical Thermal Trip Point.    NOTE: a value of zero will cause the DPTF driver to disable the trip point." size="1" offset="0x0414" depex="Sif( PlatformFlavor _EQU_ 0x2 ) _AND_ Sif( EnableDptf _EQU_ 0 ) _AND_ Sif( EnableSen4Participant _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Thermal Configuration/DPTF Configuration/ Critical Thermal Trip Point" default="0x50" CurrentVal="0x50" min="0x0" max="0x7F" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="CriticalThermalTripPointSen4S3" varstoreIndex="00" prompt=" S3/CS Thermal Trip Point" description="This value controls the temperature of the ACPI Critical Thermal Trip Point for entering S3 or CS.         NOTE: a value of zero will cause the DPTF driver to disable the trip point." size="1" offset="0x0415" depex="Sif( PlatformFlavor _EQU_ 0x2 ) _AND_ Sif( EnableDptf _EQU_ 0 ) _AND_ Sif( EnableSen4Participant _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Thermal Configuration/DPTF Configuration/ S3/CS Thermal Trip Point" default="0x46" CurrentVal="0x46" min="0x0" max="0x7F" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="HotThermalTripPointSen4" varstoreIndex="00" prompt=" Hot Thermal Trip Point" description="This value controls the temperature of the ACPI Hot Thermal Trip Point.            NOTE: a value of zero will cause the DPTF driver to disable the trip point." size="1" offset="0x0416" depex="Sif( PlatformFlavor _EQU_ 0x2 ) _AND_ Sif( EnableDptf _EQU_ 0 ) _AND_ Sif( EnableSen4Participant _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Thermal Configuration/DPTF Configuration/ Hot Thermal Trip Point" default="0x4B" CurrentVal="0x4B" min="0x0" max="0x7F" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="SensorSamplingPeriodSen4" varstoreIndex="00" prompt=" Thermal Sampling Period" description="The polling interval in 10ths of seconds. A value of 0 tells the driver to use interrupts.                  NOTE: The granularity of the sampling period is 0.1 seconds. For example, if the sampling period is 30 seconds, then _TSP needs to report 300; if the sampling period is 0.5 seconds, then choose 5." size="1" offset="0x0417" depex="Sif( PlatformFlavor _EQU_ 0x2 ) _AND_ Sif( EnableDptf _EQU_ 0 ) _AND_ Sif( EnableSen4Participant _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Thermal Configuration/DPTF Configuration/ Thermal Sampling Period" default="0x00" CurrentVal="0x00" min="0x0" max="0x64" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="EnableSen5Participant" varstoreIndex="00" prompt="Sensor Device 5" description="Enable/Disable C-Skin Chassis U50 IR sensor" size="1" offset="0x0418" depex="Sif( PlatformFlavor _EQU_ 0x2 ) _AND_ Sif( EnableDptf _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Thermal Configuration/DPTF Configuration/Sensor Device 5" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="ActiveThermalTripPointSen5" varstoreIndex="00" prompt=" Active Thermal Trip Point" description="This value controls the temperature of the ACPI Active Thermal Trip Point.      NOTE: a value of zero will cause the DPTF driver to disable the trip point." size="1" offset="0x0419" depex="Sif( PlatformFlavor _EQU_ 0x2 ) _AND_ Sif( EnableDptf _EQU_ 0 ) _AND_ Sif( EnableSen5Participant _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Thermal Configuration/DPTF Configuration/ Active Thermal Trip Point" default="0x3C" CurrentVal="0x3C" min="0x0" max="0x7F" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PassiveThermalTripPointSen5" varstoreIndex="00" prompt=" Passive Thermal Trip Point" description="This value controls the temperature of the ACPI Passive Thermal Trip Point.     NOTE: a value of zero will cause the DPTF driver to disable the trip point." size="1" offset="0x041A" depex="Sif( PlatformFlavor _EQU_ 0x2 ) _AND_ Sif( EnableDptf _EQU_ 0 ) _AND_ Sif( EnableSen5Participant _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Thermal Configuration/DPTF Configuration/ Passive Thermal Trip Point" default="0x41" CurrentVal="0x41" min="0x0" max="0x7F" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="CriticalThermalTripPointSen5" varstoreIndex="00" prompt=" Critical Thermal Trip Point" description="This value controls the temperature of the ACPI Critical Thermal Trip Point.    NOTE: a value of zero will cause the DPTF driver to disable the trip point." size="1" offset="0x041B" depex="Sif( PlatformFlavor _EQU_ 0x2 ) _AND_ Sif( EnableDptf _EQU_ 0 ) _AND_ Sif( EnableSen5Participant _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Thermal Configuration/DPTF Configuration/ Critical Thermal Trip Point" default="0x50" CurrentVal="0x50" min="0x0" max="0x7F" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="CriticalThermalTripPointSen5S3" varstoreIndex="00" prompt=" S3/CS Thermal Trip Point" description="This value controls the temperature of the ACPI Critical Thermal Trip Point for entering S3 or CS.         NOTE: a value of zero will cause the DPTF driver to disable the trip point." size="1" offset="0x041C" depex="Sif( PlatformFlavor _EQU_ 0x2 ) _AND_ Sif( EnableDptf _EQU_ 0 ) _AND_ Sif( EnableSen5Participant _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Thermal Configuration/DPTF Configuration/ S3/CS Thermal Trip Point" default="0x46" CurrentVal="0x46" min="0x0" max="0x7F" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="HotThermalTripPointSen5" varstoreIndex="00" prompt=" Hot Thermal Trip Point" description="This value controls the temperature of the ACPI Hot Thermal Trip Point.            NOTE: a value of zero will cause the DPTF driver to disable the trip point." size="1" offset="0x041D" depex="Sif( PlatformFlavor _EQU_ 0x2 ) _AND_ Sif( EnableDptf _EQU_ 0 ) _AND_ Sif( EnableSen5Participant _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Thermal Configuration/DPTF Configuration/ Hot Thermal Trip Point" default="0x4B" CurrentVal="0x4B" min="0x0" max="0x7F" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="SensorSamplingPeriodSen5" varstoreIndex="00" prompt=" Thermal Sampling Period" description="The polling interval in 10ths of seconds. A value of 0 tells the driver to use interrupts.                  NOTE: The granularity of the sampling period is 0.1 seconds. For example, if the sampling period is 30 seconds, then _TSP needs to report 300; if the sampling period is 0.5 seconds, then choose 5." size="1" offset="0x041E" depex="Sif( PlatformFlavor _EQU_ 0x2 ) _AND_ Sif( EnableDptf _EQU_ 0 ) _AND_ Sif( EnableSen5Participant _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Thermal Configuration/DPTF Configuration/ Thermal Sampling Period" default="0x00" CurrentVal="0x00" min="0x0" max="0x64" step="0x1"/>
		<!-- Form: Policy Configuration -->
		<!-- Policy Configuration -->
		<knob  type="scalar" setupType="oneof" name="EnableActivePolicy" varstoreIndex="00" prompt="Active Policy" description="Enable/Disable Active Policy 1.0 or 2.0." size="1" offset="0x041F" depex="Sif( PlatformFlavor _EQU_ 0x2 ) _AND_ Sif( EnableDptf _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Thermal Configuration/DPTF Configuration/Policy Configuration/Active Policy" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Active Policy 1.0" value="0x1"/>
				<option text="Active Policy 2.0" value="0x2"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="EnablePassivePolicy" varstoreIndex="00" prompt="Passive Policy" description="Enable/Disable Passive Policy 1.0 or 2.0." size="1" offset="0x0420" depex="Sif( PlatformFlavor _EQU_ 0x2 ) _AND_ Sif( EnableDptf _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Thermal Configuration/DPTF Configuration/Policy Configuration/Passive Policy" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Passive Policy 1.0" value="0x1"/>
				<option text="Passive Policy 2.0" value="0x2"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="TrtRevision" varstoreIndex="00" prompt=" TRT Revision" description="Select the TRT influence." size="1" offset="0x0421" depex="Sif( PlatformFlavor _EQU_ 0x2 ) _AND_ Sif( EnableDptf _EQU_ 0 ) _AND_ Sif( EnablePassivePolicy _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Thermal Configuration/DPTF Configuration/Policy Configuration/ TRT Revision" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Traditional" value="0x0"/>
				<option text="Priority" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="EnableCriticalPolicy" varstoreIndex="00" prompt="Critical Policy" description="Enable/Disable Critical Policy." size="1" offset="0x0422" depex="Sif( PlatformFlavor _EQU_ 0x2 ) _AND_ Sif( EnableDptf _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Thermal Configuration/DPTF Configuration/Policy Configuration/Critical Policy" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="EnableRFIMPolicy" varstoreIndex="00" prompt="RFI Mitigation Policy" description="Enable/Disable Radio Frequency Interference Mitigation Policy." size="1" offset="0x0423" depex="Sif( PlatformFlavor _EQU_ 0x2 ) _AND_ Sif( EnableDptf _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Thermal Configuration/DPTF Configuration/Policy Configuration/RFI Mitigation Policy" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="EnablePowerBossPolicy" varstoreIndex="00" prompt="Power Boss" description="Enable/Disable Power Boss Policy." size="1" offset="0x03E1" depex="Sif( PlatformFlavor _EQU_ 0x2 ) _AND_ Sif( EnableDptf _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Thermal Configuration/DPTF Configuration/Policy Configuration/Power Boss" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="EnableAPPolicy" varstoreIndex="00" prompt="Adaptive Performance" description="Enable/Disable Adaptive Performance Policy." size="1" offset="0x0424" depex="Sif( PlatformFlavor _EQU_ 0x2 ) _AND_ Sif( EnableDptf _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Thermal Configuration/DPTF Configuration/Policy Configuration/Adaptive Performance" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="EnableVSPolicy" varstoreIndex="00" prompt="Virtual Sensor" description="Enable/Disable Virtual Sensor Policy." size="1" offset="0x0425" depex="Sif( PlatformFlavor _EQU_ 0x2 ) _AND_ Sif( EnableDptf _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Thermal Configuration/DPTF Configuration/Policy Configuration/Virtual Sensor" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="EnablePIDPolicy" varstoreIndex="00" prompt="PID Policy " description="Enable /Disable PID Policy." size="1" offset="0x0426" depex="Sif( PlatformFlavor _EQU_ 0x2 ) _AND_ Sif( EnableDptf _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Thermal Configuration/DPTF Configuration/Policy Configuration/PID Policy " default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="OemDesignVariable0" varstoreIndex="00" prompt="Design Variable 0" description="OEM Design Variable: an integer between 0-255. This allows OEM?s to customize DPTF behavior based on platform changes." size="1" offset="0x0434" depex="Sif( PlatformFlavor _EQU_ 0x2 ) _AND_ Sif( EnableDptf _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Thermal Configuration/DPTF Configuration/Policy Configuration/Design Variable 0" default="0x00" CurrentVal="0x00" min="0x0" max="0xFF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="OemDesignVariable1" varstoreIndex="00" prompt="Design Variable 1" description="OEM Design Variable: an integer between 0-255. This allows OEM?s to customize DPTF behavior based on platform changes." size="1" offset="0x0435" depex="Sif( PlatformFlavor _EQU_ 0x2 ) _AND_ Sif( EnableDptf _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Thermal Configuration/DPTF Configuration/Policy Configuration/Design Variable 1" default="0x00" CurrentVal="0x00" min="0x0" max="0xFF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="OemDesignVariable2" varstoreIndex="00" prompt="Design Variable 2" description="OEM Design Variable: an integer between 0-255. This allows OEM?s to customize DPTF behavior based on platform changes." size="1" offset="0x0436" depex="Sif( PlatformFlavor _EQU_ 0x2 ) _AND_ Sif( EnableDptf _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Thermal Configuration/DPTF Configuration/Policy Configuration/Design Variable 2" default="0x00" CurrentVal="0x00" min="0x0" max="0xFF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="OemDesignVariable3" varstoreIndex="00" prompt="Design Variable 3" description="OEM Design Variable: an integer between 0-255. This allows OEM?s to customize DPTF behavior based on platform changes." size="1" offset="0x0437" depex="Sif( PlatformFlavor _EQU_ 0x2 ) _AND_ Sif( EnableDptf _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Thermal Configuration/DPTF Configuration/Policy Configuration/Design Variable 3" default="0x00" CurrentVal="0x00" min="0x0" max="0xFF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="OemDesignVariable4" varstoreIndex="00" prompt="Design Variable 4" description="OEM Design Variable: an integer between 0-255. This allows OEM?s to customize DPTF behavior based on platform changes." size="1" offset="0x0438" depex="Sif( PlatformFlavor _EQU_ 0x2 ) _AND_ Sif( EnableDptf _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Thermal Configuration/DPTF Configuration/Policy Configuration/Design Variable 4" default="0x00" CurrentVal="0x00" min="0x0" max="0xFF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="OemDesignVariable5" varstoreIndex="00" prompt="Design Variable 5" description="OEM Design Variable: an integer between 0-255. This allows OEM?s to customize DPTF behavior based on platform changes." size="1" offset="0x0439" depex="Sif( PlatformFlavor _EQU_ 0x2 ) _AND_ Sif( EnableDptf _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Thermal Configuration/DPTF Configuration/Policy Configuration/Design Variable 5" default="0x00" CurrentVal="0x00" min="0x0" max="0xFF" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="PpccObject" varstoreIndex="00" prompt="PPCC Object" description="Enable/Disable PPCC object for validation." size="1" offset="0x0427" depex="Sif( PlatformFlavor _EQU_ 0x2 ) _AND_ Sif( EnableDptf _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Thermal Configuration/DPTF Configuration/Policy Configuration/PPCC Object" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x1"/>
				<option text="Enabled" value="0x0"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PdrtObject" varstoreIndex="00" prompt="PDRT Object" description="Enable/Disable PDRT object for validation." size="1" offset="0x0428" depex="Sif( PlatformFlavor _EQU_ 0x2 ) _AND_ Sif( EnableDptf _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Thermal Configuration/DPTF Configuration/Policy Configuration/PDRT Object" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x1"/>
				<option text="Enabled" value="0x0"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="ArtgObject" varstoreIndex="00" prompt="ARTG Object" description="Enable/Disable ARTG object for validation." size="1" offset="0x0429" depex="Sif( PlatformFlavor _EQU_ 0x2 ) _AND_ Sif( EnableDptf _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Thermal Configuration/DPTF Configuration/Policy Configuration/ARTG Object" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x1"/>
				<option text="Enabled" value="0x0"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PmaxObject" varstoreIndex="00" prompt="PMAX Object" description="Enable/Disable PMAX object for validation." size="1" offset="0x042A" depex="Sif( PlatformFlavor _EQU_ 0x2 ) _AND_ Sif( EnableDptf _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Thermal Configuration/DPTF Configuration/Policy Configuration/PMAX Object" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x1"/>
				<option text="Enabled" value="0x0"/>
			</options>
		</knob>
		<!-- Processor Thermal Device:  -->
		<knob  type="scalar" setupType="oneof" name="Tmp1Object" varstoreIndex="00" prompt="_TMP 1 Object" description="Enable/Disable _TMP 1 object for validation." size="1" offset="0x042B" depex="Sif( PlatformFlavor _EQU_ 0x2 ) _AND_ Sif( EnableDptf _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Thermal Configuration/DPTF Configuration/Policy Configuration/_TMP 1 Object" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x1"/>
				<option text="Enabled" value="0x0"/>
			</options>
		</knob>
		<!-- Form: Platform Settings -->
		<!-- Platform Settings -->
		<knob  type="scalar" setupType="oneof" name="UcsiRetryEcEnable" varstoreIndex="00" prompt="UCSI Retry Mechanism" description="Enable: As needed BIOS will retry to write parameters before EC goes out of burst mode, applicable only to DT platforms" size="1" offset="0x059B" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Platform Settings/UCSI Retry Mechanism" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="Ps2KbMsEnable" varstoreIndex="00" prompt="PS2 Keyboard and Mouse" description="Enables/Disables PS2 Keyboard and Mouse" size="1" offset="0x039A" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Platform Settings/PS2 Keyboard and Mouse" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Enabled" value="0x1"/>
				<option text="Disabled" value="0x0"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="EcChargingMethod" varstoreIndex="00" prompt="Charging Method" description="Select charging method as Normal Charging or Fast Charging." size="1" offset="0x0553" depex="Sif( PlatformFlavor _NEQ_ 0x1 AND PlatformFlavor _NEQ_ 0x5 )" SetupPgPtr="Intel Advanced Menu/Platform Settings/Charging Method" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Normal Charging" value="0x0"/>
				<option text="Fast Charging" value="0x1"/>
			</options>
		</knob>
		<knob type="scalar" setupType="checkbox" name="DevicePasswordSupport" varstoreIndex="00" prompt="Device password support" description="Support device password feature" size="1" offset="0x06C4" depex="Sif( PlatformFlavor _NEQ_ 0x1 AND PlatformFlavor _NEQ_ 0x5 )" SetupPgPtr="Intel Advanced Menu/Platform Settings/Device password support" default="0x01" CurrentVal="0x01"/>
		<knob  type="scalar" setupType="oneof" name="PmicVccLevel" varstoreIndex="00" prompt="Pmic Vcc IO Level" description="Select the Pmic Vcc IO Voltage Level" size="1" offset="0x03A8" depex="Sif( PlatformFlavor _NEQ_ 0x1 AND PlatformFlavor _NEQ_ 0x5 )" SetupPgPtr="Intel Advanced Menu/Platform Settings/Pmic Vcc IO Level" default="0x07" CurrentVal="0x07">
			<options>
				<option text="Disable" value="0x7"/>
				<option text="1.05V" value="0x0"/>
				<option text="1.071V" value="0x1"/>
				<option text="1.023V" value="0x2"/>
				<option text="0.997V" value="0x3"/>
				<option text="0.850V" value="0x4"/>
				<option text="0.900V" value="0x5"/>
				<option text="0.950V" value="0x6"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PmicVddqLevel" varstoreIndex="00" prompt="Pmic Vddq Level" description="Select the Pmic Vddq Voltage Level" size="1" offset="0x03A9" depex="Sif( PlatformFlavor _NEQ_ 0x1 AND PlatformFlavor _NEQ_ 0x5 )" SetupPgPtr="Intel Advanced Menu/Platform Settings/Pmic Vddq Level" default="0x08" CurrentVal="0x08">
			<options>
				<option text="Disable" value="0x8"/>
				<option text="0" value="0x0"/>
				<option text="1" value="0x1"/>
				<option text="2" value="0x2"/>
				<option text="3" value="0x3"/>
				<option text="4" value="0x4"/>
				<option text="5" value="0x5"/>
				<option text="6" value="0x6"/>
				<option text="7" value="0x7"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PmicSlpS0VmSupport" varstoreIndex="00" prompt="Pmic SlpS0 VM Support" description="Support to auto check Primium PMIC and disable SlpS0 voltage." size="1" offset="0x0543" depex="Sif( PlatformFlavor _NEQ_ 0x1 AND PlatformFlavor _NEQ_ 0x5 )" SetupPgPtr="Intel Advanced Menu/Platform Settings/Pmic SlpS0 VM Support" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PowerSharingManagerEnable" varstoreIndex="00" prompt="Power Sharing Manager" description="Configure the PSM ACPI objects." size="1" offset="0x0457" depex="Sif( PlatformFlavor _NEQ_ 0x1 AND PlatformFlavor _NEQ_ 0x5 )" SetupPgPtr="Intel Advanced Menu/Platform Settings/Power Sharing Manager" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="PsmSplcDomainType1" varstoreIndex="00" prompt=" Domain Type SPLC 1" description="09h: Module(M.2); 07h: WiFi/WLAN; 0Fh: WWAN; 10h WiGig; 14h: RFEM" size="1" offset="0x0458" depex="Sif( PlatformFlavor _NEQ_ 0x1 AND PlatformFlavor _NEQ_ 0x5 ) _AND_ Sif( PowerSharingManagerEnable _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Platform Settings/ Domain Type SPLC 1" default="0x09" CurrentVal="0x09" min="0x1" max="0x32" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PsmSplcPowerLimit1" varstoreIndex="00" prompt=" Default Power Limit 1 SPLC" description=" Power Limit in milliwatts; Values between 10000 and 65535 will be treated as 65535" size="4" offset="0x0459" depex="Sif( PlatformFlavor _NEQ_ 0x1 AND PlatformFlavor _NEQ_ 0x5 ) _AND_ Sif( PowerSharingManagerEnable _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Platform Settings/ Default Power Limit 1 SPLC" default="0x00000FA0" CurrentVal="0x00000FA0" min="0x1" max="0x2710" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PsmSplcTimeWindow1" varstoreIndex="00" prompt=" Default Time Window 1 SPLC" description="Time Window in milli seconds" size="4" offset="0x045D" depex="Sif( PlatformFlavor _NEQ_ 0x1 AND PlatformFlavor _NEQ_ 0x5 ) _AND_ Sif( PowerSharingManagerEnable _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Platform Settings/ Default Time Window 1 SPLC" default="0x00007530" CurrentVal="0x00007530" min="0x1" max="0x186A0" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PsmDplcDomainType1" varstoreIndex="00" prompt=" Domain Type DPLC 1" description="09h: Module(M.2); 07h: WiFi/WLAN; 0Fh: WWAN; 10h WiGig; 14h: RFEM" size="1" offset="0x046A" depex="Sif( PlatformFlavor _NEQ_ 0x1 AND PlatformFlavor _NEQ_ 0x5 ) _AND_ Sif( PowerSharingManagerEnable _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Platform Settings/ Domain Type DPLC 1" default="0x09" CurrentVal="0x09" min="0x1" max="0x32" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PsmDplcDomainPreference1" varstoreIndex="00" prompt=" Domain Preference DPLC 1" description="09h: Module(M.2); 07h: WiFi/WLAN; 0Fh: WWAN; 10h WiGig; 14h: RFEM" size="1" offset="0x046B" depex="Sif( PlatformFlavor _NEQ_ 0x1 AND PlatformFlavor _NEQ_ 0x5 ) _AND_ Sif( PowerSharingManagerEnable _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Platform Settings/ Domain Preference DPLC 1" default="0x09" CurrentVal="0x09" min="0x1" max="0x32" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PsmDplcPowerLimitIndex1" varstoreIndex="00" prompt=" Power Limit Index 1 DPLC" description="Index of the specific power limit range information" size="2" offset="0x046C" depex="Sif( PlatformFlavor _NEQ_ 0x1 AND PlatformFlavor _NEQ_ 0x5 ) _AND_ Sif( PowerSharingManagerEnable _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Platform Settings/ Power Limit Index 1 DPLC" default="0x0000" CurrentVal="0x0000" min="0x0" max="0xA" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PsmDplcDefaultPowerLimit1" varstoreIndex="00" prompt=" Default Power Limit 1 DPLC" description=" Power Limit in milliwatts; Values between 10000 and 65535 will be treated as 65535" size="2" offset="0x046E" depex="Sif( PlatformFlavor _NEQ_ 0x1 AND PlatformFlavor _NEQ_ 0x5 ) _AND_ Sif( PowerSharingManagerEnable _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Platform Settings/ Default Power Limit 1 DPLC" default="0x04B0" CurrentVal="0x04B0" min="0x1" max="0x2710" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PsmDplcDefaultTimeWindow1" varstoreIndex="00" prompt=" Default Time Window 1 DPLC" description="Time Window in milli seconds" size="4" offset="0x0470" depex="Sif( PlatformFlavor _NEQ_ 0x1 AND PlatformFlavor _NEQ_ 0x5 ) _AND_ Sif( PowerSharingManagerEnable _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Platform Settings/ Default Time Window 1 DPLC" default="0x00007530" CurrentVal="0x00007530" min="0x1" max="0x186A0" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PsmDplcMinimumPowerLimit1" varstoreIndex="00" prompt=" Minimum Power Limit 1 DPLC" description=" Power Limit in milliwatts; Values between 10000 and 65535 will be treated as 65535" size="2" offset="0x0474" depex="Sif( PlatformFlavor _NEQ_ 0x1 AND PlatformFlavor _NEQ_ 0x5 ) _AND_ Sif( PowerSharingManagerEnable _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Platform Settings/ Minimum Power Limit 1 DPLC" default="0x04B0" CurrentVal="0x04B0" min="0x1" max="0x2710" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PsmDplcMaximumPowerLimit1" varstoreIndex="00" prompt=" Maximum Power Limit 1 DPLC" description=" Power Limit in milliwatts; Values between 10000 and 65535 will be treated as 65535" size="2" offset="0x0476" depex="Sif( PlatformFlavor _NEQ_ 0x1 AND PlatformFlavor _NEQ_ 0x5 ) _AND_ Sif( PowerSharingManagerEnable _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Platform Settings/ Maximum Power Limit 1 DPLC" default="0x04B0" CurrentVal="0x04B0" min="0x1" max="0x2710" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="PsmDplcMaximumTimeWindow1" varstoreIndex="00" prompt=" Maximum Time Window 1 DPLC" description="Time Window in milli seconds" size="2" offset="0x0478" depex="Sif( PlatformFlavor _NEQ_ 0x1 AND PlatformFlavor _NEQ_ 0x5 ) _AND_ Sif( PowerSharingManagerEnable _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Platform Settings/ Maximum Time Window 1 DPLC" default="0x03E8" CurrentVal="0x03E8" min="0x1" max="0x2710" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="UsbFnEnable" varstoreIndex="00" prompt="Enable FFU Support" description="Enable/Disable FFU Support." size="1" offset="0x04F9" depex="Sif( PlatformFlavor _NEQ_ 0x1 AND PlatformFlavor _NEQ_ 0x5 )" SetupPgPtr="Intel Advanced Menu/Platform Settings/Enable FFU Support" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="I2cSarResetDelay" varstoreIndex="00" prompt="Delay to wait for WWAN device to be ready before SAR reset." description="Value between 0-255 seconds. Default is 8. Will result in Responsiveness impact. " size="1" offset="0x0548" depex="Sif( PlatformFlavor _NEQ_ 0x1 AND PlatformFlavor _NEQ_ 0x5 ) _AND_ Sif( WWANEnable _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Platform Settings/Delay to wait for WWAN device to be ready before SAR reset." default="0x08" CurrentVal="0x08" min="0x0" max="0xFF" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="UsbTypecBssbMode" varstoreIndex="00" prompt="Type-C BSSB Mode" description="Mode 0: Send debug status to EC.  Mode 1: Do not send debug status to EC." size="1" offset="0x054A" depex="Sif( PlatformFlavor _NEQ_ 0x1 AND PlatformFlavor _NEQ_ 0x5 ) _AND_ Sif( PlatformDebugConsent _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Platform Settings/Type-C BSSB Mode" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Mode 0" value="0x0"/>
				<option text="Mode 1" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="OfflineCrashDumpEnable" varstoreIndex="00" prompt="Enable OfflineCrashDump Support" description="Causes BIOS to enable OfflinelineCrashDump Support. BIOS will set BIT0 in the OfflineMemoryDumpCapable field in the Offline Crashdump Configuration Table and reserve memory for BIOS execution when the Crashdump occurs. The TCO Timer must be enabled for this feature to work." size="1" offset="0x055C" depex="Sif( PlatformFlavor _NEQ_ 0x1 AND PlatformFlavor _NEQ_ 0x5 )" SetupPgPtr="Intel Advanced Menu/Platform Settings/Enable OfflineCrashDump Support" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="AlternateModeSynchDelay" varstoreIndex="00" prompt="Alternate Mode Synch Delay" description="Add delay to make sure display alternate mode negotiation completed. Step size for 0.1 sec, Max value 50 to 5 sec." size="1" offset="0x0554" depex="Sif( PlatformFlavor _NEQ_ 0x1 AND PlatformFlavor _NEQ_ 0x5 ) _AND_ Sif( FastBoot _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/Platform Settings/Alternate Mode Synch Delay" default="0x00" CurrentVal="0x00" min="0x0" max="0x32" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="ItpxdpMux" varstoreIndex="00" prompt="Enable xdpclock " description="Enable xdpclock routing on slot1 CMU_ONE_DWORD0 bits muxsel_itpxdp " size="1" offset="0x055F" depex="Sif( PlatformFlavor _NEQ_ 0x1 AND PlatformFlavor _NEQ_ 0x5 ) _AND_ Sif( ItpxdpMuxSupport _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/Platform Settings/Enable xdpclock " default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="EpiDeviceEnable" varstoreIndex="00" prompt="Enable EPI Device" description="Enable EPI Device in ACPI with GPIO H22 as interrupt instead of Native function (WF_CAM_RESET)" size="1" offset="0x0561" depex="Sif( PlatformFlavor _NEQ_ 0x1 AND PlatformFlavor _NEQ_ 0x5 ) _AND_ Sif( EpiDeviceSupport _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/Platform Settings/Enable EPI Device" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PowermeterDeviceEnable" varstoreIndex="00" prompt="Enable PowerMeter" description="Enables/Disables PowerMeter." size="1" offset="0x0591" depex="Sif( PlatformFlavor _NEQ_ 0x1 AND PlatformFlavor _NEQ_ 0x5 ) _AND_ Sif( PowermeterDeviceSupport _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/Platform Settings/Enable PowerMeter" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="HidEventFilterDriverEnable" varstoreIndex="00" prompt="HID Event Filter Driver" description="Enables/Disables HID Event Filter Driver interface to OS." size="1" offset="0x0541" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Platform Settings/HID Event Filter Driver" default="0x01" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="HebcValue" varstoreIndex="00" prompt="HEBC value" description="HEBC value 32bit " size="4" offset="0x0544" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Platform Settings/HEBC value" default="0x000233F3" CurrentVal="0x000233F3" min="0x0" max="0xFFFFFFFF" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="PcieSlot1ToBy4Mode" varstoreIndex="00" prompt="Pcie Slot 1 to x4 Mode Rework" description="Enable to set PCIe slot 1 with CLK5 for x4 mode in F13 rework on CNL-Y LP4 . PCIe Clock 5 assignment should be Platform POR (default) or Enabled" size="1" offset="0x058D" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Platform Settings/Pcie Slot 1 to x4 Mode Rework" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Enabled" value="0x1"/>
				<option text="Disabled" value="0x0"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieSlotGSPI0CLK" varstoreIndex="00" prompt="PCIe x16 slot GSPI0_CLK Rework" description="This signal has option to go to GSPI0 header rework on CFL-H" size="1" offset="0x0599" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Platform Settings/PCIe x16 slot GSPI0_CLK Rework" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Enabled" value="0x1"/>
				<option text="Disabled" value="0x0"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PcieSlotGSXDOUT" varstoreIndex="00" prompt="PCIe x16 slot GSXDOUT Rework" description="DGPU PWR test rework on CFL-H" size="1" offset="0x059A" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Platform Settings/PCIe x16 slot GSXDOUT Rework" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Enabled" value="0x1"/>
				<option text="Disabled" value="0x0"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="DgpuPowerEnable" varstoreIndex="00" prompt="DGPU Power Enable" description="Enables to set DGPU Power Enable GPIO to be OutputLow which is requires for specific AMD graphics cards like Ellesmere card(Amethyst card) etc." size="1" offset="0x058F" depex="Sif( PlatId _NEQ_ 0x18 AND PlatId _NEQ_ 0x19 )" SetupPgPtr="Intel Advanced Menu/Platform Settings/DGPU Power Enable" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Enabled" value="0x1"/>
				<option text="Disabled" value="0x0"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="SystemTimeAndAlarmSource" varstoreIndex="00" prompt="System Time and Alarm Source" description="Select source of system time and alarm functions. ACPI Time and Alarm (default, legacy RTC disabled) or Legacy RTC support only" size="1" offset="0x059D" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Platform Settings/System Time and Alarm Source" default="0x00" CurrentVal="0x00">
			<options>
				<option text="ACPI Time and Alarm Device" value="0x0"/>
				<option text="Legacy RTC" value="0x1"/>
			</options>
		</knob>
		<!-- Form: ACPI D3Cold settings -->
		<!-- ACPI D3Cold settings -->
		<knob  type="scalar" setupType="oneof" name="Rtd3Support" varstoreIndex="00" prompt="ACPI D3Cold Support" description="Enable/Disable ACPI D3Cold (RTD3) support" size="1" offset="0x043A" depex="TRUE" SetupPgPtr="Intel Advanced Menu/ACPI D3Cold settings/ACPI D3Cold Support" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="VRRampUpDelay" varstoreIndex="00" prompt="VR Ramp up delay" description="Delay between subsequent VR ramp ups if they are all Turn ON at the same time" size="2" offset="0x0446" depex="Sif( Rtd3Support _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/ACPI D3Cold settings/VR Ramp up delay" default="0x0010" CurrentVal="0x0010" min="0x0" max="0x64" step="0x10"/>
		<knob type="scalar" setupType="numeric" name="Rtd3P0dl" varstoreIndex="00" prompt="PCIE Slot 5 Device Power-on delay in ms" description="Delay between applying core power and Deasserting PERST#" size="1" offset="0x043B" depex="Sif( Rtd3Support _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/ACPI D3Cold settings/PCIE Slot 5 Device Power-on delay in ms" default="0x64" CurrentVal="0x64" min="0x0" max="0x64" step="0x10"/>
		<knob type="scalar" setupType="numeric" name="Rtd3AudioDelay" varstoreIndex="00" prompt="Audio Delay" description="Delay after applying power to HD Audio(Realtek) codec device." size="2" offset="0x043E" depex="Sif( Rtd3Support _EQU_ 0x0 ) _AND_ Sif( PchHdAudio _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/ACPI D3Cold settings/Audio Delay" default="0x00C8" CurrentVal="0x00C8" min="0x0" max="0x3E8" step="0x10"/>
		<knob type="scalar" setupType="numeric" name="Rtd3SensorHub" varstoreIndex="00" prompt="SensorHub" description="Delay after applying power to SensorHub device." size="2" offset="0x0444" depex="Sif( Rtd3Support _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/ACPI D3Cold settings/SensorHub" default="0x0044" CurrentVal="0x0044" min="0x0" max="0x3E8" step="0x10"/>
		<knob type="scalar" setupType="numeric" name="Rtd3TouchPadDelay" varstoreIndex="00" prompt="TouchPad" description="Delay after applying power to TouchPad device." size="2" offset="0x0440" depex="Sif( Rtd3Support _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/ACPI D3Cold settings/TouchPad" default="0x0044" CurrentVal="0x0044" min="0x0" max="0x3E8" step="0x10"/>
		<knob type="scalar" setupType="numeric" name="Rtd3TouchPanelDelay" varstoreIndex="00" prompt="TouchPanel" description="Delay in PR _ON after applying power to TouchPanel device." size="2" offset="0x0442" depex="Sif( Rtd3Support _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/ACPI D3Cold settings/TouchPanel" default="0x0044" CurrentVal="0x0044" min="0x0" max="0x3E8" step="0x10"/>
		<knob  type="scalar" setupType="oneof" name="PstateCapping" varstoreIndex="00" prompt="P-state Capping" description="Set _PPC and send ACPI notification" size="1" offset="0x0448" depex="Sif( Rtd3Support _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/ACPI D3Cold settings/P-state Capping" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="Rtd3UsbPt1" varstoreIndex="00" prompt="USB Port 1" description="USB RTD3 support. Super Speed : USB3.0 devices will be exposed as RTD3 capable. High Speed: USB2.0 devices will be exposed as RTD3 capable. Disabled : USB RTD3 support disabled.     For SawtoothPeak USB Port1(Below) is Superspeed and Port2(Top) is HighSpeed. Check respective board configuration to know about USB port position." size="1" offset="0x043C" depex="Sif( Rtd3Support _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/ACPI D3Cold settings/USB Port 1" default="0x00" CurrentVal="0x00">
			<options>
				<option text="High Speed" value="0x1"/>
				<option text="Super Speed" value="0x2"/>
				<option text="Disabled" value="0x0"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="Rtd3UsbPt2" varstoreIndex="00" prompt="USB Port 2" description="USB RTD3 support. Super Speed : USB3.0 devices will be exposed as RTD3 capable. High Speed: USB2.0 devices will be exposed as RTD3 capable. Disabled : USB RTD3 support disabled.     For SawtoothPeak USB Port1(Below) is Superspeed and Port2(Top) is HighSpeed. Check respective board configuration to know about USB port position." size="1" offset="0x043D" depex="Sif( Rtd3Support _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/ACPI D3Cold settings/USB Port 2" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="High Speed" value="0x1"/>
				<option text="Super Speed" value="0x2"/>
				<option text="Super Speed WWAN" value="0x4"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="Rtd3Zpodd" varstoreIndex="00" prompt="ZPODD" description="Zero Power ODD option is applicable only for the board with ZPODD support." size="1" offset="0x044A" depex="Sif( Rtd3Support _EQU_ 0x0 ) _AND_ Sif( Rtd3ZpoddSupport _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/ACPI D3Cold settings/ZPODD" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="Rtd3WWAN" varstoreIndex="00" prompt="WWAN" description="Enable/Disable RTD3 support for WWAN" size="1" offset="0x044B" depex="Sif( Rtd3Support _EQU_ 0x0 ) _AND_ Gif( WwanEnable _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/ACPI D3Cold settings/WWAN" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="D3/L2" value="0x1"/>
				<option text="D0/L1.2" value="0x2"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="Rtd3SataPort0" varstoreIndex="00" prompt="Sata Port 0" description="Setup option to control the SATA port RTD3 functionality" size="1" offset="0x044C" depex="Sif( Rtd3Support _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/ACPI D3Cold settings/Sata Port 0" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="Rtd3SataPort1" varstoreIndex="00" prompt="Sata Port 1" description="Setup option to control the SATA port RTD3 functionality" size="1" offset="0x044D" depex="Sif( Rtd3Support _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/ACPI D3Cold settings/Sata Port 1" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="Rtd3SataPort2" varstoreIndex="00" prompt="Sata Port 2" description="Setup option to control the SATA port RTD3 functionality" size="1" offset="0x044E" depex="Sif( Rtd3Support _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/ACPI D3Cold settings/Sata Port 2" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="Rtd3SataPort3" varstoreIndex="00" prompt="Sata Port 3" description="Setup option to control the SATA port RTD3 functionality" size="1" offset="0x044F" depex="Sif( Rtd3Support _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/ACPI D3Cold settings/Sata Port 3" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="Rtd3SataPort4" varstoreIndex="00" prompt="Sata Port 4" description="Setup option to control the SATA port RTD3 functionality" size="1" offset="0x0450" depex="Sif( Rtd3Support _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/ACPI D3Cold settings/Sata Port 4" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="Rtd3SataPort5" varstoreIndex="00" prompt="Sata Port 5" description="Setup option to control the SATA port RTD3 functionality" size="1" offset="0x0451" depex="Sif( Rtd3Support _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/ACPI D3Cold settings/Sata Port 5" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="Rtd3RemapCR1" varstoreIndex="00" prompt="PCIe Remapped CR1" description="PCIe RTD3 setup conflicts with SATA RTD3. Platform specific." size="1" offset="0x0453" depex="Sif( Rtd3Support _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/ACPI D3Cold settings/PCIe Remapped CR1" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="Rtd3RemapCR2" varstoreIndex="00" prompt="PCIe Remapped CR2" description="PCIe RTD3 setup conflicts with SATA RTD3. Platform specific." size="1" offset="0x0454" depex="Sif( Rtd3Support _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/ACPI D3Cold settings/PCIe Remapped CR2" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="Rtd3RemapCR3" varstoreIndex="00" prompt="PCIe Remapped CR3" description="PCIe RTD3 setup conflicts with SATA RTD3. Platform specific." size="1" offset="0x0455" depex="Sif( Rtd3Support _EQU_ 0x0 )" SetupPgPtr="Intel Advanced Menu/ACPI D3Cold settings/PCIe Remapped CR3" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="Rtd3Tbt" varstoreIndex="00" prompt="TBT RTD3 Enable" description="Enables or Disables TBT RTD3 support" size="1" offset="0x0589" depex="Sif( Rtd3Support _EQU_ 0x0 ) _AND_ Sif( DiscreteTbtSupport _NEQ_ 1 ) _AND_ Gif( Win10Support _NEQ_ 2 )" SetupPgPtr="Intel Advanced Menu/ACPI D3Cold settings/TBT RTD3 Enable" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="Rtd3TbtOffDelay" varstoreIndex="00" prompt="TBT Power-off delay in ms" description="Specify delay in ms necessary after removing TBT power" size="2" offset="0x0587" depex="Sif( Rtd3Support _EQU_ 0x0 ) _AND_ Sif( DiscreteTbtSupport _NEQ_ 1 ) _AND_ Sif( Rtd3Tbt _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/ACPI D3Cold settings/TBT Power-off delay in ms" default="0x1388" CurrentVal="0x1388" min="0x0" max="0x3A98" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="Rtd3TbtOffDelayOpt" varstoreIndex="00" prompt="TBT Power-off Optimization" description="Specify delay Optimization for the case of no device attached" size="1" offset="0x06C6" depex="Sif( Rtd3Support _EQU_ 0x0 ) _AND_ Sif( DiscreteTbtSupport _NEQ_ 1 ) _AND_ Sif( Rtd3Tbt _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/ACPI D3Cold settings/TBT Power-off Optimization" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="Rtd3TbtClkReq" varstoreIndex="00" prompt="TBT RTD3 CLKREQ Enable" description="Enables or Disables TBT RTD3 CLKREQ mask" size="1" offset="0x058A" depex="Sif( Rtd3Support _EQU_ 0x0 ) _AND_ Sif( DiscreteTbtSupport _NEQ_ 1 ) _AND_ Sif( Rtd3Tbt _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/ACPI D3Cold settings/TBT RTD3 CLKREQ Enable" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="Rtd3TbtClkReqDelay" varstoreIndex="00" prompt="TBT RTD3 CLKREQ Delay value" description="Specify delay in ms necessary after CLKREQ mask state is changed." size="2" offset="0x058B" depex="Sif( Rtd3Support _EQU_ 0x0 ) _AND_ Sif( DiscreteTbtSupport _NEQ_ 1 ) _AND_ Sif( Rtd3Tbt _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/ACPI D3Cold settings/TBT RTD3 CLKREQ Delay value" default="0x0000" CurrentVal="0x0000" min="0x0" max="0x7D0" step="0x1"/>
		<!-- Form: System Firmware Update Config -->
		<!-- System Firmware Update Config -->
		<knob  type="scalar" setupType="oneof" name="SysFwUpdateLoadDefault" varstoreIndex="00" prompt="Restore Setup Default" description="Restore Setup default settings after System Firmware Update" size="1" offset="0x0559" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Platform Settings/System Firmware Update Config/Restore Setup Default" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="SysFwUpdateGetUserConsent" varstoreIndex="00" prompt="Get User Consent" description="Get user consent before starting System Firmware Update" size="1" offset="0x055A" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Platform Settings/System Firmware Update Config/Get User Consent" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="SysFwFullFlashUpdate" varstoreIndex="00" prompt="Full Flash Update" description="Enable a full flash update via direct SPI access. Please ensure BiosGuard is disabled and SPI Descriptor Override mode is enabled through the strap or in development stage. The image in Capsule payload should be a full IFWI binary" size="1" offset="0x055B" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Platform Settings/System Firmware Update Config/Full Flash Update" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="SysFwUpdateSkipPowerCheck" varstoreIndex="00" prompt="Skip Power Check" description="Skip AC/DC Check before System Firmware Update" size="1" offset="0x0595" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Platform Settings/System Firmware Update Config/Skip Power Check" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<!-- Form: VTIO -->
		<!-- VTIO -->
		<knob  type="scalar" setupType="oneof" name="VtioSupport" varstoreIndex="00" prompt="Enable VTIO Support" description="Enable/Disable VTIO Support." size="1" offset="0x054C" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Platform Settings/VTIO/Enable VTIO Support" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="SdevHeciEntry" varstoreIndex="00" prompt="Expose HECI SDEV Entry" description="HECI Entry in SDEV table will be exposed based on this option" size="1" offset="0x0550" depex="Sif( VtioSupport _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Platform Settings/VTIO/Expose HECI SDEV Entry" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="SdevNumberOfSensors_2" varstoreIndex="00" prompt="  Number of Sensor Entries" description="An array of Sensors Entries" size="2" offset="0x0568" depex="Sif( VtioSupport _EQU_ 0 ) _AND_ Sif( SdevHeciEntry _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Platform Settings/VTIO/  Number of Sensor Entries" default="0x0000" CurrentVal="0x0000" min="0x0" max="0x2" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="SdevSensorEntry1_2" varstoreIndex="00" prompt="  Sensor Entry 1" description="Enter HEX value    BIT[8:7] - Camera type  BIT[6]   - Plug-N-Play supported  BIT[5:2] - Port ID  BIT[1]   - Privacy Enabled Sensor present  BIT[0]   - Embedded Sensor present  " size="2" offset="0x0572" depex="Sif( VtioSupport _EQU_ 0 ) _AND_ Sif( SdevHeciEntry _EQU_ 0 ) _AND_ Sif( SdevNumberOfSensors_2 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Platform Settings/VTIO/  Sensor Entry 1" default="0x0000" CurrentVal="0x0000" min="0x0" max="0xFFFF" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="SdevSensorEntry2_2" varstoreIndex="00" prompt="  Sensor Entry 2" description="Enter HEX value    BIT[8:7] - Camera type  BIT[6]   - Plug-N-Play supported  BIT[5:2] - Port ID  BIT[1]   - Privacy Enabled Sensor present  BIT[0]   - Embedded Sensor present  " size="2" offset="0x057C" depex="Sif( VtioSupport _EQU_ 0 ) _AND_ Sif( SdevHeciEntry _EQU_ 0 ) _AND_ Sif( SdevNumberOfSensors_2 _LTE_ 1 )" SetupPgPtr="Intel Advanced Menu/Platform Settings/VTIO/  Sensor Entry 2" default="0x0000" CurrentVal="0x0000" min="0x0" max="0xFFFF" step="0x0"/>
		<knob  type="scalar" setupType="oneof" name="SdevSpi1Entry" varstoreIndex="00" prompt="Expose SPI1 Dev 1E Fun 2 SDEV Entry" description="SPI1 Entry in SDEV table will be exposed based on this option" size="1" offset="0x0551" depex="Sif( VtioSupport _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Platform Settings/VTIO/Expose SPI1 Dev 1E Fun 2 SDEV Entry" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="SdevNumberOfSensors_3" varstoreIndex="00" prompt="  Number of Sensor Entries" description="An array of Sensors Entries" size="2" offset="0x056A" depex="Sif( VtioSupport _EQU_ 0 ) _AND_ Sif( SdevSpi1Entry _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Platform Settings/VTIO/  Number of Sensor Entries" default="0x0001" CurrentVal="0x0001" min="0x0" max="0x2" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="SdevSensorEntry1_3" varstoreIndex="00" prompt="  Sensor Entry 1" description="Enter HEX value    BIT[8:7] - Camera type  BIT[6]   - Plug-N-Play supported  BIT[5:2] - Port ID  BIT[1]   - Privacy Enabled Sensor present  BIT[0]   - Embedded Sensor present  " size="2" offset="0x0574" depex="Sif( VtioSupport _EQU_ 0 ) _AND_ Sif( SdevSpi1Entry _EQU_ 0 ) _AND_ Sif( SdevNumberOfSensors_3 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Platform Settings/VTIO/  Sensor Entry 1" default="0x0001" CurrentVal="0x0001" min="0x0" max="0xFFFF" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="SdevSensorEntry2_3" varstoreIndex="00" prompt="  Sensor Entry 2" description="Enter HEX value    BIT[8:7] - Camera type  BIT[6]   - Plug-N-Play supported  BIT[5:2] - Port ID  BIT[1]   - Privacy Enabled Sensor present  BIT[0]   - Embedded Sensor present  " size="2" offset="0x057E" depex="Sif( VtioSupport _EQU_ 0 ) _AND_ Sif( SdevSpi1Entry _EQU_ 0 ) _AND_ Sif( SdevNumberOfSensors_3 _LTE_ 1 )" SetupPgPtr="Intel Advanced Menu/Platform Settings/VTIO/  Sensor Entry 2" default="0x0000" CurrentVal="0x0000" min="0x0" max="0xFFFF" step="0x0"/>
		<knob  type="scalar" setupType="oneof" name="SdevSpi2Entry" varstoreIndex="00" prompt="Expose SPI2 Dev 1E Fun 3 SDEV Entry" description="SPI2 Entry in SDEV table will be exposed based on this option" size="1" offset="0x0552" depex="Sif( VtioSupport _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Platform Settings/VTIO/Expose SPI2 Dev 1E Fun 3 SDEV Entry" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="SdevNumberOfSensors_4" varstoreIndex="00" prompt="  Number of Sensor Entries" description="An array of Sensors Entries" size="2" offset="0x056C" depex="Sif( VtioSupport _EQU_ 0 ) _AND_ Sif( SdevSpi2Entry _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Platform Settings/VTIO/  Number of Sensor Entries" default="0x0001" CurrentVal="0x0001" min="0x0" max="0x2" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="SdevSensorEntry1_4" varstoreIndex="00" prompt="  Sensor Entry 1" description="Enter HEX value    BIT[8:7] - Camera type  BIT[6]   - Plug-N-Play supported  BIT[5:2] - Port ID  BIT[1]   - Privacy Enabled Sensor present  BIT[0]   - Embedded Sensor present  " size="2" offset="0x0576" depex="Sif( VtioSupport _EQU_ 0 ) _AND_ Sif( SdevSpi2Entry _EQU_ 0 ) _AND_ Sif( SdevNumberOfSensors_4 _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Platform Settings/VTIO/  Sensor Entry 1" default="0x0001" CurrentVal="0x0001" min="0x0" max="0xFFFF" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="SdevSensorEntry2_4" varstoreIndex="00" prompt="  Sensor Entry 2" description="Enter HEX value    BIT[8:7] - Camera type  BIT[6]   - Plug-N-Play supported  BIT[5:2] - Port ID  BIT[1]   - Privacy Enabled Sensor present  BIT[0]   - Embedded Sensor present  " size="2" offset="0x0580" depex="Sif( VtioSupport _EQU_ 0 ) _AND_ Sif( SdevSpi2Entry _EQU_ 0 ) _AND_ Sif( SdevNumberOfSensors_4 _LTE_ 1 )" SetupPgPtr="Intel Advanced Menu/Platform Settings/VTIO/  Sensor Entry 2" default="0x0000" CurrentVal="0x0000" min="0x0" max="0xFFFF" step="0x0"/>
		<knob  type="scalar" setupType="oneof" name="SdevXhciEntry" varstoreIndex="00" prompt="Expose XHCI SDEV Entry" description="XHCI Entry in SDEV table will be exposed based on this option" size="1" offset="0x054F" depex="Sif( VtioSupport _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Platform Settings/VTIO/Expose XHCI SDEV Entry" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="SdevXhciNumberOfDevices" varstoreIndex="00" prompt="  Number of USB Devices" description="Number of USB Devices" size="1" offset="0x059F" depex="Sif( VtioSupport _EQU_ 0 ) _AND_ Sif( SdevXhciEntry _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Platform Settings/VTIO/  Number of USB Devices" default="0x02" CurrentVal="0x02" min="0x1" max="0x2" step="0x0"/>
		<!--   USB Device 1:  -->
		<knob type="scalar" setupType="numeric" name="SdevXhciDeviceAttributes_0" varstoreIndex="00" prompt="  Attributes" description="Enter HEX value    BIT[7:1] - Reserved.  BIT[0]   - USB Composite Device  0x0 - A single interface USB device  0x1 - A function on a USB composite device  " size="1" offset="0x05A0" depex="Sif( VtioSupport _EQU_ 0 ) _AND_ Sif( SdevXhciEntry _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Platform Settings/VTIO/  Attributes" default="0x00" CurrentVal="0x00" min="0x0" max="0xFF" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="SdevXhciRootPortNumber_0" varstoreIndex="00" prompt="  Root Port Number" description="Root port number on which the secure device is attached to the root hub." size="1" offset="0x05A2" depex="Sif( VtioSupport _EQU_ 0 ) _AND_ Sif( SdevXhciEntry _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Platform Settings/VTIO/  Root Port Number" default="0x00" CurrentVal="0x00" min="0x0" max="0xFF" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="SdevXhciVendorId_0" varstoreIndex="00" prompt="  VID" description="Vendor ID" size="2" offset="0x05A4" depex="Sif( VtioSupport _EQU_ 0 ) _AND_ Sif( SdevXhciEntry _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Platform Settings/VTIO/  VID" default="0x0000" CurrentVal="0x0000" min="0x0" max="0xFFFF" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="SdevXhciProductId_0" varstoreIndex="00" prompt="  PID" description="Product ID" size="2" offset="0x05A8" depex="Sif( VtioSupport _EQU_ 0 ) _AND_ Sif( SdevXhciEntry _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Platform Settings/VTIO/  PID" default="0x0000" CurrentVal="0x0000" min="0x0" max="0xFFFF" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="SdevXhciRevision_0" varstoreIndex="00" prompt="  Revision" description="Revision" size="2" offset="0x05AC" depex="Sif( VtioSupport _EQU_ 0 ) _AND_ Sif( SdevXhciEntry _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Platform Settings/VTIO/  Revision" default="0x0000" CurrentVal="0x0000" min="0x0" max="0xFFFF" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="SdevXhciInterfaceNumber_0" varstoreIndex="00" prompt="  Interface Number" description="Interface number (0-based) of the interface on the device that this entry corresponds to. This field is considered valid only if the Attributes indicates that the device is a composite device." size="1" offset="0x05B0" depex="Sif( VtioSupport _EQU_ 0 ) _AND_ Sif( SdevXhciEntry _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Platform Settings/VTIO/  Interface Number" default="0x00" CurrentVal="0x00" min="0x0" max="0xFF" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="SdevXhciClass_0" varstoreIndex="00" prompt="  Class" description="Class Number of the secure device" size="1" offset="0x05B2" depex="Sif( VtioSupport _EQU_ 0 ) _AND_ Sif( SdevXhciEntry _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Platform Settings/VTIO/  Class" default="0x0E" CurrentVal="0x0E" min="0x0" max="0xFF" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="SdevXhciSubClass_0" varstoreIndex="00" prompt="  Subclass" description="Subclass Number of the secure device" size="1" offset="0x05B4" depex="Sif( VtioSupport _EQU_ 0 ) _AND_ Sif( SdevXhciEntry _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Platform Settings/VTIO/  Subclass" default="0x01" CurrentVal="0x01" min="0x0" max="0xFF" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="SdevXhciProtocol_0" varstoreIndex="00" prompt="  Protocol" description="Protocol Number of the secure device" size="1" offset="0x05B6" depex="Sif( VtioSupport _EQU_ 0 ) _AND_ Sif( SdevXhciEntry _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Platform Settings/VTIO/  Protocol" default="0x01" CurrentVal="0x01" min="0x0" max="0xFF" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="SdevXhciAcpiPathStringOffset_0" varstoreIndex="00" prompt="  ACPI Path String Offset" description="Offset for fully qualified ACPI path name of the secure device from the beginning of this table" size="2" offset="0x05B8" depex="Sif( VtioSupport _EQU_ 0 ) _AND_ Sif( SdevXhciEntry _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Platform Settings/VTIO/  ACPI Path String Offset" default="0x0034" CurrentVal="0x0034" min="0x0" max="0xFFFF" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="SdevXhciFirmwareHashDevice1_3" varstoreIndex="00" prompt="  Firmware Hash [255:192]" description="  Firmware Hash [255:192]" size="8" offset="0x05D8" depex="Sif( VtioSupport _EQU_ 0 ) _AND_ Sif( SdevXhciEntry _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Platform Settings/VTIO/  Firmware Hash [255:192]" default="0x0000000000000000" CurrentVal="0x0000000000000000" min="0x0" max="0xFFFFFFFFFFFFFFFF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="SdevXhciFirmwareHashDevice1_2" varstoreIndex="00" prompt="  Firmware Hash [191:128]" description="  Firmware Hash [191:128]" size="8" offset="0x05D0" depex="Sif( VtioSupport _EQU_ 0 ) _AND_ Sif( SdevXhciEntry _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Platform Settings/VTIO/  Firmware Hash [191:128]" default="0x0000000000000000" CurrentVal="0x0000000000000000" min="0x0" max="0xFFFFFFFFFFFFFFFF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="SdevXhciFirmwareHashDevice1_1" varstoreIndex="00" prompt="  Firmware Hash [127:64]" description="  Firmware Hash [127:64]" size="8" offset="0x05C8" depex="Sif( VtioSupport _EQU_ 0 ) _AND_ Sif( SdevXhciEntry _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Platform Settings/VTIO/  Firmware Hash [127:64]" default="0x0000000000000000" CurrentVal="0x0000000000000000" min="0x0" max="0xFFFFFFFFFFFFFFFF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="SdevXhciFirmwareHashDevice1_0" varstoreIndex="00" prompt="  Firmware Hash [63:0]" description="  Firmware Hash [63:0]" size="8" offset="0x05C0" depex="Sif( VtioSupport _EQU_ 0 ) _AND_ Sif( SdevXhciEntry _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Platform Settings/VTIO/  Firmware Hash [63:0]" default="0x0000000000000000" CurrentVal="0x0000000000000000" min="0x0" max="0xFFFFFFFFFFFFFFFF" step="0x1"/>
		<knob type="scalar" setupType="string" name="SdevXhciAcpiPathNameDevice1" varstoreIndex="00" prompt="  ACPI Path Name" description="ACPI Path Name.    The default value is: \_SB.PCI0.XHC.RHUB.HS00.CRGB" size="96" offset="0x0600" depex="Sif( VtioSupport _EQU_ 0 ) _AND_ Sif( SdevXhciEntry _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Platform Settings/VTIO/  ACPI Path Name" default="0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" CurrentVal="0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" minsize="0x1" maxsize="0x30"/>
		<!--   USB Device 2:  -->
		<knob type="scalar" setupType="numeric" name="SdevXhciDeviceAttributes_1" varstoreIndex="00" prompt="  Attributes" description="Enter HEX value    BIT[7:1] - Reserved.  BIT[0]   - USB Composite Device  0x0 - A single interface USB device  0x1 - A function on a USB composite device  " size="1" offset="0x05A1" depex="Sif( VtioSupport _EQU_ 0 ) _AND_ Sif( SdevXhciEntry _EQU_ 0 ) _AND_ Sif( SdevXhciNumberOfDevices _LTE_ 1 )" SetupPgPtr="Intel Advanced Menu/Platform Settings/VTIO/  Attributes" default="0x00" CurrentVal="0x00" min="0x0" max="0xFF" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="SdevXhciRootPortNumber_1" varstoreIndex="00" prompt="  Root Port Number" description="Root port number on which the secure device is attached to the root hub." size="1" offset="0x05A3" depex="Sif( VtioSupport _EQU_ 0 ) _AND_ Sif( SdevXhciEntry _EQU_ 0 ) _AND_ Sif( SdevXhciNumberOfDevices _LTE_ 1 )" SetupPgPtr="Intel Advanced Menu/Platform Settings/VTIO/  Root Port Number" default="0x01" CurrentVal="0x01" min="0x0" max="0xFF" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="SdevXhciVendorId_1" varstoreIndex="00" prompt="  VID" description="Vendor ID" size="2" offset="0x05A6" depex="Sif( VtioSupport _EQU_ 0 ) _AND_ Sif( SdevXhciEntry _EQU_ 0 ) _AND_ Sif( SdevXhciNumberOfDevices _LTE_ 1 )" SetupPgPtr="Intel Advanced Menu/Platform Settings/VTIO/  VID" default="0x0000" CurrentVal="0x0000" min="0x0" max="0xFFFF" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="SdevXhciProductId_1" varstoreIndex="00" prompt="  PID" description="Product ID" size="2" offset="0x05AA" depex="Sif( VtioSupport _EQU_ 0 ) _AND_ Sif( SdevXhciEntry _EQU_ 0 ) _AND_ Sif( SdevXhciNumberOfDevices _LTE_ 1 )" SetupPgPtr="Intel Advanced Menu/Platform Settings/VTIO/  PID" default="0x0000" CurrentVal="0x0000" min="0x0" max="0xFFFF" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="SdevXhciRevision_1" varstoreIndex="00" prompt="  Revision" description="Revision" size="2" offset="0x05AE" depex="Sif( VtioSupport _EQU_ 0 ) _AND_ Sif( SdevXhciEntry _EQU_ 0 ) _AND_ Sif( SdevXhciNumberOfDevices _LTE_ 1 )" SetupPgPtr="Intel Advanced Menu/Platform Settings/VTIO/  Revision" default="0x0000" CurrentVal="0x0000" min="0x0" max="0xFFFF" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="SdevXhciInterfaceNumber_1" varstoreIndex="00" prompt="  Interface Number" description="Interface number (0-based) of the interface on the device that this entry corresponds to. This field is considered valid only if the Attributes indicates that the device is a composite device." size="1" offset="0x05B1" depex="Sif( VtioSupport _EQU_ 0 ) _AND_ Sif( SdevXhciEntry _EQU_ 0 ) _AND_ Sif( SdevXhciNumberOfDevices _LTE_ 1 )" SetupPgPtr="Intel Advanced Menu/Platform Settings/VTIO/  Interface Number" default="0x00" CurrentVal="0x00" min="0x0" max="0xFF" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="SdevXhciClass_1" varstoreIndex="00" prompt="  Class" description="Class Number of the secure device" size="1" offset="0x05B3" depex="Sif( VtioSupport _EQU_ 0 ) _AND_ Sif( SdevXhciEntry _EQU_ 0 ) _AND_ Sif( SdevXhciNumberOfDevices _LTE_ 1 )" SetupPgPtr="Intel Advanced Menu/Platform Settings/VTIO/  Class" default="0x0E" CurrentVal="0x0E" min="0x0" max="0xFF" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="SdevXhciSubClass_1" varstoreIndex="00" prompt="  Subclass" description="Subclass Number of the secure device" size="1" offset="0x05B5" depex="Sif( VtioSupport _EQU_ 0 ) _AND_ Sif( SdevXhciEntry _EQU_ 0 ) _AND_ Sif( SdevXhciNumberOfDevices _LTE_ 1 )" SetupPgPtr="Intel Advanced Menu/Platform Settings/VTIO/  Subclass" default="0x01" CurrentVal="0x01" min="0x0" max="0xFF" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="SdevXhciProtocol_1" varstoreIndex="00" prompt="  Protocol" description="Protocol Number of the secure device" size="1" offset="0x05B7" depex="Sif( VtioSupport _EQU_ 0 ) _AND_ Sif( SdevXhciEntry _EQU_ 0 ) _AND_ Sif( SdevXhciNumberOfDevices _LTE_ 1 )" SetupPgPtr="Intel Advanced Menu/Platform Settings/VTIO/  Protocol" default="0x01" CurrentVal="0x01" min="0x0" max="0xFF" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="SdevXhciAcpiPathStringOffset_1" varstoreIndex="00" prompt="  ACPI Path String Offset" description="Offset for fully qualified ACPI path name of the secure device from the beginning of this table" size="2" offset="0x05BA" depex="Sif( VtioSupport _EQU_ 0 ) _AND_ Sif( SdevXhciEntry _EQU_ 0 ) _AND_ Sif( SdevXhciNumberOfDevices _LTE_ 1 )" SetupPgPtr="Intel Advanced Menu/Platform Settings/VTIO/  ACPI Path String Offset" default="0x0034" CurrentVal="0x0034" min="0x0" max="0xFFFF" step="0x0"/>
		<knob type="scalar" setupType="numeric" name="SdevXhciFirmwareHashDevice2_3" varstoreIndex="00" prompt="  Firmware Hash [255:192]" description="  Firmware Hash [255:192]" size="8" offset="0x05F8" depex="Sif( VtioSupport _EQU_ 0 ) _AND_ Sif( SdevXhciEntry _EQU_ 0 ) _AND_ Sif( SdevXhciNumberOfDevices _LTE_ 1 )" SetupPgPtr="Intel Advanced Menu/Platform Settings/VTIO/  Firmware Hash [255:192]" default="0x0000000000000000" CurrentVal="0x0000000000000000" min="0x0" max="0xFFFFFFFFFFFFFFFF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="SdevXhciFirmwareHashDevice2_2" varstoreIndex="00" prompt="  Firmware Hash [191:128]" description="  Firmware Hash [191:128]" size="8" offset="0x05F0" depex="Sif( VtioSupport _EQU_ 0 ) _AND_ Sif( SdevXhciEntry _EQU_ 0 ) _AND_ Sif( SdevXhciNumberOfDevices _LTE_ 1 )" SetupPgPtr="Intel Advanced Menu/Platform Settings/VTIO/  Firmware Hash [191:128]" default="0x0000000000000000" CurrentVal="0x0000000000000000" min="0x0" max="0xFFFFFFFFFFFFFFFF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="SdevXhciFirmwareHashDevice2_1" varstoreIndex="00" prompt="  Firmware Hash [127:64]" description="  Firmware Hash [127:64]" size="8" offset="0x05E8" depex="Sif( VtioSupport _EQU_ 0 ) _AND_ Sif( SdevXhciEntry _EQU_ 0 ) _AND_ Sif( SdevXhciNumberOfDevices _LTE_ 1 )" SetupPgPtr="Intel Advanced Menu/Platform Settings/VTIO/  Firmware Hash [127:64]" default="0x0000000000000000" CurrentVal="0x0000000000000000" min="0x0" max="0xFFFFFFFFFFFFFFFF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="SdevXhciFirmwareHashDevice2_0" varstoreIndex="00" prompt="  Firmware Hash [63:0]" description="  Firmware Hash [63:0]" size="8" offset="0x05E0" depex="Sif( VtioSupport _EQU_ 0 ) _AND_ Sif( SdevXhciEntry _EQU_ 0 ) _AND_ Sif( SdevXhciNumberOfDevices _LTE_ 1 )" SetupPgPtr="Intel Advanced Menu/Platform Settings/VTIO/  Firmware Hash [63:0]" default="0x0000000000000000" CurrentVal="0x0000000000000000" min="0x0" max="0xFFFFFFFFFFFFFFFF" step="0x1"/>
		<knob type="scalar" setupType="string" name="SdevXhciAcpiPathNameDevice2" varstoreIndex="00" prompt="  ACPI Path Name" description="ACPI Path Name.    The default value is: \_SB.PCI0.XHC.RHUB.HS01.CIR" size="96" offset="0x0662" depex="Sif( VtioSupport _EQU_ 0 ) _AND_ Sif( SdevXhciEntry _EQU_ 0 ) _AND_ Sif( SdevXhciNumberOfDevices _LTE_ 1 )" SetupPgPtr="Intel Advanced Menu/Platform Settings/VTIO/  ACPI Path Name" default="0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" CurrentVal="0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" minsize="0x1" maxsize="0x30"/>
		<!-- Form: TPM Configuration -->
		<!-- TPM Configuration -->
		<knob  type="scalar" setupType="oneof" name="TpmDevice" varstoreIndex="10" prompt="Current Selected TPM Device" description="Choose current on board TPM device." size="1" offset="0x0000" depex="TRUE" SetupPgPtr="Intel Advanced Menu/TPM Configuration/Current Selected TPM Device" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="PTT (fTPM)" value="0x3"/>
				<option text="dTPM 2.0" value="0x2"/>
				<option text="dTPM 1.2" value="0x1"/>
			</options>
		</knob>
		<!-- Form: LEGACY USB Configuration -->
		<!-- LEGACY USB Configuration -->
		<!-- USB Module Version: 19 -->
		<!-- USB Controllers::  -->
		<!-- N/A -->
		<!-- USB Devices::  -->
		<!-- N/A -->
		<knob  type="scalar" setupType="oneof" name="UsbMainSupport" varstoreIndex="07" prompt="USB Support" description="USB Support Parameters" size="1" offset="0x0000" depex="Dif( CsmControl _EQU_ 1 OR CsmControl _EQU_ 2 ) _AND_ Gif( Access _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/LEGACY USB Configuration/USB Support" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="UsbLegacySupport" varstoreIndex="07" prompt="Legacy USB Support" description="Enables Legacy USB support. AUTO option disables legacy support if no USB devices are connected. DISABLE option will keep USB devices available only for EFI applications." size="1" offset="0x0001" depex="Dif( CsmControl _EQU_ 1 OR CsmControl _EQU_ 2 ) _AND_ Sif( UsbMainSupport _EQU_ 0 ) _AND_ Gif( Access _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/LEGACY USB Configuration/Legacy USB Support" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Enabled" value="0x0"/>
				<option text="Disabled" value="0x1"/>
				<option text="Auto" value="0x2"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="UsbOddLegacyBootSupport" varstoreIndex="07" prompt="USB ODD Legacy Boot Support" description="This W/A for SMM protection, BIOS need to pre-allocate memory for Usb ODD boot, but it will break memory continuity under 640KB, big option rom can?t install, so default disable to keep memory continuity under 640KB, " size="1" offset="0x0021" depex="Dif( CsmControl _EQU_ 1 OR CsmControl _EQU_ 2 )" SetupPgPtr="Intel Advanced Menu/LEGACY USB Configuration/USB ODD Legacy Boot Support" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="UsbXhciSupport" varstoreIndex="07" prompt="XHCI Legacy Support" description="Enable/Disable XHCI Controller Legacy support." size="1" offset="0x001A" depex="Dif( CsmControl _EQU_ 1 OR CsmControl _EQU_ 2 ) _AND_ Sif( UsbMainSupport _EQU_ 0 OR XhciNum _EQU_ 0 ) _AND_ Gif( Access _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/LEGACY USB Configuration/XHCI Legacy Support" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Enabled" value="0x1"/>
				<option text="Disabled" value="0x0"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="UsbXhciHandoff" varstoreIndex="07" prompt="XHCI Hand-off" description="This is a workaround for OSes without XHCI hand-off support. The XHCI ownership change should be claimed by XHCI driver." size="1" offset="0x001B" depex="Dif( CsmControl _EQU_ 1 OR CsmControl _EQU_ 2 ) _AND_ Sif( UsbMainSupport _EQU_ 0 OR XhciNum _EQU_ 0 ) _AND_ Gif( Access _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/LEGACY USB Configuration/XHCI Hand-off" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Enabled" value="0x1"/>
				<option text="Disabled" value="0x0"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="UsbEhciHandoff" varstoreIndex="07" prompt="EHCI Hand-off" description="This is a workaround for OSes without EHCI hand-off support. The EHCI ownership change should be claimed by EHCI driver." size="1" offset="0x0002" depex="Dif( CsmControl _EQU_ 1 OR CsmControl _EQU_ 2 ) _AND_ Sif( UsbMainSupport _EQU_ 0 OR EhciNum _EQU_ 0 ) _AND_ Gif( Access _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/LEGACY USB Configuration/EHCI Hand-off" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="UsbMassDriverSupport" varstoreIndex="07" prompt="USB Mass Storage Driver Support" description="Enable/Disable USB Mass Storage Driver Support." size="1" offset="0x001F" depex="Dif( CsmControl _EQU_ 1 OR CsmControl _EQU_ 2 ) _AND_ Sif( UsbMainSupport _EQU_ 0 ) _AND_ Gif( Access _EQU_ 1 OR ( UhciNum _EQU_ 0 AND OhciNum _EQU_ 0 AND EhciNum _EQU_ 0 AND XhciNum _EQU_ 0 ) )" SetupPgPtr="Intel Advanced Menu/LEGACY USB Configuration/USB Mass Storage Driver Support" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<!-- USB hardware delays and time-outs::  -->
		<knob  type="scalar" setupType="oneof" name="UsbControlTimeOut" varstoreIndex="07" prompt="USB transfer time-out" description="The time-out value for Control, Bulk, and Interrupt transfers." size="1" offset="0x0009" depex="Dif( CsmControl _EQU_ 1 OR CsmControl _EQU_ 2 ) _AND_ Sif( UsbMainSupport _EQU_ 0 ) _AND_ Gif( Access _EQU_ 1 OR ( UhciNum _EQU_ 0 AND OhciNum _EQU_ 0 AND EhciNum _EQU_ 0 AND XhciNum _EQU_ 0 ) )" SetupPgPtr="Intel Advanced Menu/LEGACY USB Configuration/USB transfer time-out" default="0x14" CurrentVal="0x14">
			<options>
				<option text="1 sec" value="0x1"/>
				<option text="5 sec" value="0x5"/>
				<option text="10 sec" value="0xA"/>
				<option text="20 sec" value="0x14"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="UsbMassResetDelay" varstoreIndex="07" prompt="Device reset time-out" description="USB mass storage device Start Unit command time-out." size="1" offset="0x0008" depex="Dif( CsmControl _EQU_ 1 OR CsmControl _EQU_ 2 ) _AND_ Sif( UsbMainSupport _EQU_ 0 ) _AND_ Gif( Access _EQU_ 1 OR ( UhciNum _EQU_ 0 AND OhciNum _EQU_ 0 AND EhciNum _EQU_ 0 AND XhciNum _EQU_ 0 ) )" SetupPgPtr="Intel Advanced Menu/LEGACY USB Configuration/Device reset time-out" default="0x01" CurrentVal="0x01">
			<options>
				<option text="10 sec" value="0x0"/>
				<option text="20 sec" value="0x1"/>
				<option text="30 sec" value="0x2"/>
				<option text="40 sec" value="0x3"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="PowerGoodDeviceDelay" varstoreIndex="07" prompt="Device power-up delay" description="Maximum time the device will take before it properly reports itself to the Host Controller. ?Auto? uses default value: for a Root port it is 100 ms, for a Hub port the delay is taken from Hub descriptor." size="1" offset="0x001C" depex="Dif( CsmControl _EQU_ 1 OR CsmControl _EQU_ 2 ) _AND_ Gif( Access _EQU_ 1 OR ( UhciNum _EQU_ 0 AND OhciNum _EQU_ 0 AND EhciNum _EQU_ 0 AND XhciNum _EQU_ 0 ) )" SetupPgPtr="Intel Advanced Menu/LEGACY USB Configuration/Device power-up delay" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Auto" value="0x0"/>
				<option text="Manual" value="0x1"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="PowerGoodDeviceNumDelay" varstoreIndex="07" prompt="Device power-up delay in seconds" description="Delay range is 1..40 seconds, in one second increments" size="1" offset="0x001D" depex="Dif( CsmControl _EQU_ 1 OR CsmControl _EQU_ 2 ) _AND_ Sif( PowerGoodDeviceDelay _EQU_ 0 ) _AND_ Gif( Access _EQU_ 1 OR ( UhciNum _EQU_ 0 AND OhciNum _EQU_ 0 AND EhciNum _EQU_ 0 AND XhciNum _EQU_ 0 ) )" SetupPgPtr="Intel Advanced Menu/LEGACY USB Configuration/Device power-up delay in seconds" default="0x05" CurrentVal="0x05" min="0x1" max="0x28" step="0x1"/>
		<!-- Mass Storage Devices::  -->
		<knob  type="scalar" setupType="oneof" name="UsbEmu1" varstoreIndex="07" prompt="N/A" description="Mass storage device emulation type. ?AUTO? enumerates devices according to their media format. Optical drives are emulated as ?CDROM?, drives with no media will be emulated according to a drive type." size="1" offset="0x000A" depex="Dif( CsmControl _EQU_ 1 OR CsmControl _EQU_ 2 ) _AND_ Sif( UsbMainSupport _EQU_ 0 OR UsbEmu1Valid _EQU_ 0 ) _AND_ Gif( Access _EQU_ 1 OR UsbLegacySupport _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/LEGACY USB Configuration/N/A" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Auto" value="0x0"/>
				<option text="Floppy" value="0x1"/>
				<option text="Forced FDD" value="0x2"/>
				<option text="Hard Disk" value="0x3"/>
				<option text="CD-ROM" value="0x4"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="UsbEmu2" varstoreIndex="07" prompt="N/A" description="Mass storage device emulation type. ?AUTO? enumerates devices according to their media format. Optical drives are emulated as ?CDROM?, drives with no media will be emulated according to a drive type." size="1" offset="0x000B" depex="Dif( CsmControl _EQU_ 1 OR CsmControl _EQU_ 2 ) _AND_ Sif( UsbMainSupport _EQU_ 0 OR UsbEmu2Valid _EQU_ 0 ) _AND_ Gif( Access _EQU_ 1 OR UsbLegacySupport _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/LEGACY USB Configuration/N/A" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Auto" value="0x0"/>
				<option text="Floppy" value="0x1"/>
				<option text="Forced FDD" value="0x2"/>
				<option text="Hard Disk" value="0x3"/>
				<option text="CD-ROM" value="0x4"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="UsbEmu3" varstoreIndex="07" prompt="N/A" description="Mass storage device emulation type. ?AUTO? enumerates devices according to their media format. Optical drives are emulated as ?CDROM?, drives with no media will be emulated according to a drive type." size="1" offset="0x000C" depex="Dif( CsmControl _EQU_ 1 OR CsmControl _EQU_ 2 ) _AND_ Sif( UsbMainSupport _EQU_ 0 OR UsbEmu3Valid _EQU_ 0 ) _AND_ Gif( Access _EQU_ 1 OR UsbLegacySupport _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/LEGACY USB Configuration/N/A" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Auto" value="0x0"/>
				<option text="Floppy" value="0x1"/>
				<option text="Forced FDD" value="0x2"/>
				<option text="Hard Disk" value="0x3"/>
				<option text="CD-ROM" value="0x4"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="UsbEmu4" varstoreIndex="07" prompt="N/A" description="Mass storage device emulation type. ?AUTO? enumerates devices according to their media format. Optical drives are emulated as ?CDROM?, drives with no media will be emulated according to a drive type." size="1" offset="0x000D" depex="Dif( CsmControl _EQU_ 1 OR CsmControl _EQU_ 2 ) _AND_ Sif( UsbMainSupport _EQU_ 0 OR UsbEmu4Valid _EQU_ 0 ) _AND_ Gif( Access _EQU_ 1 OR UsbLegacySupport _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/LEGACY USB Configuration/N/A" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Auto" value="0x0"/>
				<option text="Floppy" value="0x1"/>
				<option text="Forced FDD" value="0x2"/>
				<option text="Hard Disk" value="0x3"/>
				<option text="CD-ROM" value="0x4"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="UsbEmu5" varstoreIndex="07" prompt="N/A" description="Mass storage device emulation type. ?AUTO? enumerates devices according to their media format. Optical drives are emulated as ?CDROM?, drives with no media will be emulated according to a drive type." size="1" offset="0x000E" depex="Dif( CsmControl _EQU_ 1 OR CsmControl _EQU_ 2 ) _AND_ Sif( UsbMainSupport _EQU_ 0 OR UsbEmu5Valid _EQU_ 0 ) _AND_ Gif( Access _EQU_ 1 OR UsbLegacySupport _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/LEGACY USB Configuration/N/A" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Auto" value="0x0"/>
				<option text="Floppy" value="0x1"/>
				<option text="Forced FDD" value="0x2"/>
				<option text="Hard Disk" value="0x3"/>
				<option text="CD-ROM" value="0x4"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="UsbEmu6" varstoreIndex="07" prompt="N/A" description="Mass storage device emulation type. ?AUTO? enumerates devices according to their media format. Optical drives are emulated as ?CDROM?, drives with no media will be emulated according to a drive type." size="1" offset="0x000F" depex="Dif( CsmControl _EQU_ 1 OR CsmControl _EQU_ 2 ) _AND_ Sif( UsbMainSupport _EQU_ 0 OR UsbEmu6Valid _EQU_ 0 ) _AND_ Gif( Access _EQU_ 1 OR UsbLegacySupport _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/LEGACY USB Configuration/N/A" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Auto" value="0x0"/>
				<option text="Floppy" value="0x1"/>
				<option text="Forced FDD" value="0x2"/>
				<option text="Hard Disk" value="0x3"/>
				<option text="CD-ROM" value="0x4"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="UsbEmu7" varstoreIndex="07" prompt="N/A" description="Mass storage device emulation type. ?AUTO? enumerates devices according to their media format. Optical drives are emulated as ?CDROM?, drives with no media will be emulated according to a drive type." size="1" offset="0x0010" depex="Dif( CsmControl _EQU_ 1 OR CsmControl _EQU_ 2 ) _AND_ Sif( UsbMainSupport _EQU_ 0 OR UsbEmu7Valid _EQU_ 0 ) _AND_ Gif( Access _EQU_ 1 OR UsbLegacySupport _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/LEGACY USB Configuration/N/A" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Auto" value="0x0"/>
				<option text="Floppy" value="0x1"/>
				<option text="Forced FDD" value="0x2"/>
				<option text="Hard Disk" value="0x3"/>
				<option text="CD-ROM" value="0x4"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="UsbEmu8" varstoreIndex="07" prompt="N/A" description="Mass storage device emulation type. ?AUTO? enumerates devices according to their media format. Optical drives are emulated as ?CDROM?, drives with no media will be emulated according to a drive type." size="1" offset="0x0011" depex="Dif( CsmControl _EQU_ 1 OR CsmControl _EQU_ 2 ) _AND_ Sif( UsbMainSupport _EQU_ 0 OR UsbEmu8Valid _EQU_ 0 ) _AND_ Gif( Access _EQU_ 1 OR UsbLegacySupport _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/LEGACY USB Configuration/N/A" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Auto" value="0x0"/>
				<option text="Floppy" value="0x1"/>
				<option text="Forced FDD" value="0x2"/>
				<option text="Hard Disk" value="0x3"/>
				<option text="CD-ROM" value="0x4"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="UsbEmu9" varstoreIndex="07" prompt="N/A" description="Mass storage device emulation type. ?AUTO? enumerates devices according to their media format. Optical drives are emulated as ?CDROM?, drives with no media will be emulated according to a drive type." size="1" offset="0x0012" depex="Dif( CsmControl _EQU_ 1 OR CsmControl _EQU_ 2 ) _AND_ Sif( UsbMainSupport _EQU_ 0 OR UsbEmu9Valid _EQU_ 0 ) _AND_ Gif( Access _EQU_ 1 OR UsbLegacySupport _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/LEGACY USB Configuration/N/A" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Auto" value="0x0"/>
				<option text="Floppy" value="0x1"/>
				<option text="Forced FDD" value="0x2"/>
				<option text="Hard Disk" value="0x3"/>
				<option text="CD-ROM" value="0x4"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="UsbEmu10" varstoreIndex="07" prompt="N/A" description="Mass storage device emulation type. ?AUTO? enumerates devices according to their media format. Optical drives are emulated as ?CDROM?, drives with no media will be emulated according to a drive type." size="1" offset="0x0013" depex="Dif( CsmControl _EQU_ 1 OR CsmControl _EQU_ 2 ) _AND_ Sif( UsbMainSupport _EQU_ 0 OR UsbEmu10Valid _EQU_ 0 ) _AND_ Gif( Access _EQU_ 1 OR UsbLegacySupport _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/LEGACY USB Configuration/N/A" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Auto" value="0x0"/>
				<option text="Floppy" value="0x1"/>
				<option text="Forced FDD" value="0x2"/>
				<option text="Hard Disk" value="0x3"/>
				<option text="CD-ROM" value="0x4"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="UsbEmu11" varstoreIndex="07" prompt="N/A" description="Mass storage device emulation type. ?AUTO? enumerates devices according to their media format. Optical drives are emulated as ?CDROM?, drives with no media will be emulated according to a drive type." size="1" offset="0x0014" depex="Dif( CsmControl _EQU_ 1 OR CsmControl _EQU_ 2 ) _AND_ Sif( UsbMainSupport _EQU_ 0 OR UsbEmu11Valid _EQU_ 0 ) _AND_ Gif( Access _EQU_ 1 OR UsbLegacySupport _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/LEGACY USB Configuration/N/A" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Auto" value="0x0"/>
				<option text="Floppy" value="0x1"/>
				<option text="Forced FDD" value="0x2"/>
				<option text="Hard Disk" value="0x3"/>
				<option text="CD-ROM" value="0x4"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="UsbEmu12" varstoreIndex="07" prompt="N/A" description="Mass storage device emulation type. ?AUTO? enumerates devices according to their media format. Optical drives are emulated as ?CDROM?, drives with no media will be emulated according to a drive type." size="1" offset="0x0015" depex="Dif( CsmControl _EQU_ 1 OR CsmControl _EQU_ 2 ) _AND_ Sif( UsbMainSupport _EQU_ 0 OR UsbEmu12Valid _EQU_ 0 ) _AND_ Gif( Access _EQU_ 1 OR UsbLegacySupport _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/LEGACY USB Configuration/N/A" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Auto" value="0x0"/>
				<option text="Floppy" value="0x1"/>
				<option text="Forced FDD" value="0x2"/>
				<option text="Hard Disk" value="0x3"/>
				<option text="CD-ROM" value="0x4"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="UsbEmu13" varstoreIndex="07" prompt="N/A" description="Mass storage device emulation type. ?AUTO? enumerates devices according to their media format. Optical drives are emulated as ?CDROM?, drives with no media will be emulated according to a drive type." size="1" offset="0x0016" depex="Dif( CsmControl _EQU_ 1 OR CsmControl _EQU_ 2 ) _AND_ Sif( UsbMainSupport _EQU_ 0 OR UsbEmu13Valid _EQU_ 0 ) _AND_ Gif( Access _EQU_ 1 OR UsbLegacySupport _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/LEGACY USB Configuration/N/A" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Auto" value="0x0"/>
				<option text="Floppy" value="0x1"/>
				<option text="Forced FDD" value="0x2"/>
				<option text="Hard Disk" value="0x3"/>
				<option text="CD-ROM" value="0x4"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="UsbEmu14" varstoreIndex="07" prompt="N/A" description="Mass storage device emulation type. ?AUTO? enumerates devices according to their media format. Optical drives are emulated as ?CDROM?, drives with no media will be emulated according to a drive type." size="1" offset="0x0017" depex="Dif( CsmControl _EQU_ 1 OR CsmControl _EQU_ 2 ) _AND_ Sif( UsbMainSupport _EQU_ 0 OR UsbEmu14Valid _EQU_ 0 ) _AND_ Gif( Access _EQU_ 1 OR UsbLegacySupport _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/LEGACY USB Configuration/N/A" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Auto" value="0x0"/>
				<option text="Floppy" value="0x1"/>
				<option text="Forced FDD" value="0x2"/>
				<option text="Hard Disk" value="0x3"/>
				<option text="CD-ROM" value="0x4"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="UsbEmu15" varstoreIndex="07" prompt="N/A" description="Mass storage device emulation type. ?AUTO? enumerates devices according to their media format. Optical drives are emulated as ?CDROM?, drives with no media will be emulated according to a drive type." size="1" offset="0x0018" depex="Dif( CsmControl _EQU_ 1 OR CsmControl _EQU_ 2 ) _AND_ Sif( UsbMainSupport _EQU_ 0 OR UsbEmu15Valid _EQU_ 0 ) _AND_ Gif( Access _EQU_ 1 OR UsbLegacySupport _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/LEGACY USB Configuration/N/A" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Auto" value="0x0"/>
				<option text="Floppy" value="0x1"/>
				<option text="Forced FDD" value="0x2"/>
				<option text="Hard Disk" value="0x3"/>
				<option text="CD-ROM" value="0x4"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="UsbEmu16" varstoreIndex="07" prompt="N/A" description="Mass storage device emulation type. ?AUTO? enumerates devices according to their media format. Optical drives are emulated as ?CDROM?, drives with no media will be emulated according to a drive type." size="1" offset="0x0019" depex="Dif( CsmControl _EQU_ 1 OR CsmControl _EQU_ 2 ) _AND_ Sif( UsbMainSupport _EQU_ 0 OR UsbEmu16Valid _EQU_ 0 ) _AND_ Gif( Access _EQU_ 1 OR UsbLegacySupport _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/LEGACY USB Configuration/N/A" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Auto" value="0x0"/>
				<option text="Floppy" value="0x1"/>
				<option text="Forced FDD" value="0x2"/>
				<option text="Hard Disk" value="0x3"/>
				<option text="CD-ROM" value="0x4"/>
			</options>
		</knob>
		<!-- Form: Hardware Health Monitor -->
		<!-- Hardware Health Monitor -->
		<!-- Form: Thunderbolt(TM) Configuration -->
		<knob  type="scalar" setupType="oneof" name="DiscreteTbtSupport" varstoreIndex="00" prompt="Discrete Thunderbolt(TM) Support" description="Enable or Disable Discrete Thunderbolt(TM) Support." size="1" offset="0x0500" depex="Sif( TbtSetupFormSupport _NEQ_ 1 )" SetupPgPtr="Intel Advanced Menu/Thunderbolt(TM) Configuration/Discrete Thunderbolt(TM) Support" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="TbtVtdBaseSecurity" varstoreIndex="00" prompt="Native OS security for TBT" description="Enable Native OS security solution for Thunderbolt hosts" size="1" offset="0x0597" depex="Sif( TbtSetupFormSupport _NEQ_ 1 ) _AND_ Sif( DiscreteTbtSupport _EQU_ 0  )" SetupPgPtr="Intel Advanced Menu/Thunderbolt(TM) Configuration/Native OS security for TBT" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="ControlIommu" varstoreIndex="00" prompt="Control Iommu Pre-boot Behavior" description="Enable dTBT and PCH USB topology IOMMU in Pre-boot environment (If DMAR table is installed in DXE and If VTD_INFO_PPI is installed in PEI.) TBT tree won?t be included in the exception list." size="1" offset="0x059E" depex="Sif( TbtSetupFormSupport _NEQ_ 1 ) _AND_ Sif( DiscreteTbtSupport _EQU_ 0  ) _AND_ Gif( TbtVtdBaseSecurity _EQU_ 0 OR GrayOutControlIommu _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/Thunderbolt(TM) Configuration/Control Iommu Pre-boot Behavior" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disable IOMMU" value="0x0"/>
				<option text="Enable IOMMU during boot without exception list" value="0x1"/>
				<option text="Enable IOMMU during boot with exception list" value="0x2"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="TbtBootOn" varstoreIndex="00" prompt="Thunderbolt Boot Support" description="Enabled allows boot from Bootable devices which is present behind Thunderbolt" size="1" offset="0x0504" depex="Sif( TbtSetupFormSupport _NEQ_ 1 ) _AND_ Sif( DiscreteTbtSupport _EQU_ 0  )" SetupPgPtr="Intel Advanced Menu/Thunderbolt(TM) Configuration/Thunderbolt Boot Support" default="0x02" CurrentVal="0x02">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Boot once" value="0x1"/>
				<option text="Pre-Boot ACL" value="0x2"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="TrOsup" varstoreIndex="00" prompt="Titan Ridge Workaround for OSUP" description="Enable or Disable Titan Ridge Workaround for OSUP" size="1" offset="0x0529" depex="Sif( TbtSetupFormSupport _NEQ_ 1 ) _AND_ Sif( DiscreteTbtSupport _EQU_ 0  )" SetupPgPtr="Intel Advanced Menu/Thunderbolt(TM) Configuration/Titan Ridge Workaround for OSUP" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="TbtAcDcSwitch" varstoreIndex="00" prompt="Tbt Dynamic AC/DC L1" description="Enable or Disable Tbt Dynamic AC/DC L1 Support" size="1" offset="0x052C" depex="Sif( TbtSetupFormSupport _NEQ_ 1 ) _AND_ Sif( DiscreteTbtSupport _EQU_ 0  )" SetupPgPtr="Intel Advanced Menu/Thunderbolt(TM) Configuration/Tbt Dynamic AC/DC L1" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob type="scalar" setupType="checkbox" name="TbtWakeupSupport" varstoreIndex="00" prompt="Wake From Thunderbolt(TM) Devices" description="Enable or disable system wake from Thunderbolt(TM) devices." size="1" offset="0x0505" depex="Sif( TbtSetupFormSupport _NEQ_ 1 ) _AND_ Sif( DiscreteTbtSupport _EQU_ 0  )" SetupPgPtr="Intel Advanced Menu/Thunderbolt(TM) Configuration/Wake From Thunderbolt(TM) Devices" default="0x01" CurrentVal="0x01"/>
		<knob  type="scalar" setupType="oneof" name="TbtSkipPciOprom" varstoreIndex="00" prompt="Skip PCI OptionRom" description="Enable or Disable PCI OptionRom loading for Thunderbolt(TM) devices" size="1" offset="0x0532" depex="Sif( TbtSetupFormSupport _NEQ_ 1 ) _AND_ Sif( DiscreteTbtSupport _EQU_ 0  )" SetupPgPtr="Intel Advanced Menu/Thunderbolt(TM) Configuration/Skip PCI OptionRom" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="TbtAcpiRemovalSupport" varstoreIndex="00" prompt="ACPI Removal Object Suppport" description="Enable or Disable ACPI method _RMV support for Thunderbolt(TM) devices" size="1" offset="0x0533" depex="Sif( TbtSetupFormSupport _NEQ_ 1 ) _AND_ Sif( DiscreteTbtSupport _EQU_ 0  )" SetupPgPtr="Intel Advanced Menu/Thunderbolt(TM) Configuration/ACPI Removal Object Suppport" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="SecurityMode" varstoreIndex="00" prompt="Security Level" description="Security level selection." size="1" offset="0x0509" depex="Sif( TbtSetupFormSupport _NEQ_ 1 ) _AND_ Sif( DiscreteTbtSupport _EQU_ 0  )" SetupPgPtr="Intel Advanced Menu/Thunderbolt(TM) Configuration/Security Level" default="0x01" CurrentVal="0x00">
			<options>
				<option text="No Security" value="0x0"/>
				<option text="User Authorization" value="0x1"/>
				<option text="Secure Connect" value="0x2"/>
				<option text="Display Port only" value="0x3"/>
				<option text="USB Docking Only" value="0x4"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="TBTHotSMI" varstoreIndex="00" prompt="    SW SMI on TBT hot-plug" description="When enabled, BIOS generates software SMI to assign resource to TBT devices" size="1" offset="0x050B" depex="Sif( TbtSetupFormSupport _NEQ_ 1 ) _AND_ Sif( DiscreteTbtSupport _EQU_ 0  )" SetupPgPtr="Intel Advanced Menu/Thunderbolt(TM) Configuration/    SW SMI on TBT hot-plug" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="TBTHotNotify" varstoreIndex="00" prompt="    ACPI Notify on TBT Hot-plug" description="When enabled, BIOS generates ACPI Notify" size="1" offset="0x050D" depex="Sif( TbtSetupFormSupport _NEQ_ 1 ) _AND_ Sif( DiscreteTbtSupport _EQU_ 0  )" SetupPgPtr="Intel Advanced Menu/Thunderbolt(TM) Configuration/    ACPI Notify on TBT Hot-plug" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<!-- Form: Discrete Thunderbolt(TM) Configuration -->
		<!-- Discrete Thunderbolt(TM) Configuration -->
		<knob  type="scalar" setupType="oneof" name="TbtUsbOn" varstoreIndex="00" prompt="Thunderbolt Usb Support" description="Enabled allows boot from Usb devices which is present behind Thunderbolt" size="1" offset="0x0503" depex="Sif( TbtSetupFormSupport _NEQ_ 1 ) _AND_ Sif( DiscreteTbtSupport _EQU_ 0 ) _AND_ Sif( DiscreteTbtSupport _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Thunderbolt(TM) Configuration/Discrete Thunderbolt(TM) Configuration/Thunderbolt Usb Support" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob type="scalar" setupType="checkbox" name="Gpio3ForcePwr" varstoreIndex="00" prompt="GPIO3 Force Pwr" description="Set GPIO3 to 1/0" size="1" offset="0x0506" depex="Sif( TbtSetupFormSupport _NEQ_ 1 ) _AND_ Sif( DiscreteTbtSupport _EQU_ 0 ) _AND_ Sif( DiscreteTbtSupport _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Thunderbolt(TM) Configuration/Discrete Thunderbolt(TM) Configuration/GPIO3 Force Pwr" default="0x00" CurrentVal="0x00"/>
		<knob type="scalar" setupType="numeric" name="Gpio3ForcePwrDly" varstoreIndex="00" prompt="Wait time in ms after applying Force Pwr" description="After Force Pwr is asserted the wait time (in milli seconds) before access the TBT controller" size="2" offset="0x0507" depex="Sif( TbtSetupFormSupport _NEQ_ 1 ) _AND_ Sif( DiscreteTbtSupport _EQU_ 0 ) _AND_ Sif( DiscreteTbtSupport _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Thunderbolt(TM) Configuration/Discrete Thunderbolt(TM) Configuration/Wait time in ms after applying Force Pwr" default="0x00C8" CurrentVal="0x00C8" min="0x1" max="0x1388" step="0x0"/>
		<knob  type="scalar" setupType="oneof" name="Gpio5Filter" varstoreIndex="00" prompt="GPIO filter" description="GPIO filter is needed to avoid electrical noise on PCH GPIOs during hotplug of 12V USB devices" size="1" offset="0x050C" depex="Sif( TbtSetupFormSupport _NEQ_ 1 ) _AND_ Sif( DiscreteTbtSupport _EQU_ 0 ) _AND_ Sif( DiscreteTbtSupport _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Thunderbolt(TM) Configuration/Discrete Thunderbolt(TM) Configuration/GPIO filter" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="TBTSetClkReq" varstoreIndex="00" prompt="Enable CLK REQ" description="Enable ClkReq for all the downstreams ports and endpoints devices" size="1" offset="0x0513" depex="Sif( TbtSetupFormSupport _NEQ_ 1 ) _AND_ Sif( DiscreteTbtSupport _EQU_ 0 ) _AND_ Sif( DiscreteTbtSupport _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Thunderbolt(TM) Configuration/Discrete Thunderbolt(TM) Configuration/Enable CLK REQ" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="TbtAspm" varstoreIndex="00" prompt="Enable ASPM" description="Enable ASPM support for all the downstreams ports and endpoints devices" size="1" offset="0x0514" depex="Sif( TbtSetupFormSupport _NEQ_ 1 ) _AND_ Sif( DiscreteTbtSupport _EQU_ 0 ) _AND_ Sif( DiscreteTbtSupport _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Thunderbolt(TM) Configuration/Discrete Thunderbolt(TM) Configuration/Enable ASPM" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="L0s" value="0x1"/>
				<option text="L1" value="0x2"/>
				<option text="L0sL1" value="0x3"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="TbtLtr" varstoreIndex="00" prompt="Enable LTR" description="Enable Latency Tolerance Reporting support for all the Thunderbolt(TM) devices" size="1" offset="0x0515" depex="Sif( TbtSetupFormSupport _NEQ_ 1 ) _AND_ Sif( DiscreteTbtSupport _EQU_ 0 ) _AND_ Sif( DiscreteTbtSupport _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Thunderbolt(TM) Configuration/Discrete Thunderbolt(TM) Configuration/Enable LTR" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="TbtPtm" varstoreIndex="00" prompt="Enable PTM" description="Enable Ptm support for all the downstreams ports and endpoints devices" size="1" offset="0x052B" depex="Sif( TbtSetupFormSupport _NEQ_ 1 ) _AND_ Sif( DiscreteTbtSupport _EQU_ 0 ) _AND_ Sif( DiscreteTbtSupport _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Thunderbolt(TM) Configuration/Discrete Thunderbolt(TM) Configuration/Enable PTM" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="TbtL1SubStates" varstoreIndex="00" prompt="Enable TBT ASPM" description="Enable TBT ASPM support for all the downstreams ports and endpoints devices" size="1" offset="0x052A" depex="Sif( TbtSetupFormSupport _NEQ_ 1 ) _AND_ Sif( DiscreteTbtSupport _EQU_ 0 ) _AND_ Sif( DiscreteTbtSupport _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Thunderbolt(TM) Configuration/Discrete Thunderbolt(TM) Configuration/Enable TBT ASPM" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="L1.1" value="0x1"/>
				<option text="L1.1 n L1.2" value="0x3"/>
			</options>
		</knob>
		<!-- Form: Thunderbolt(TM) OS select -->
		<knob  type="scalar" setupType="oneof" name="Win10Support" varstoreIndex="00" prompt="Windows 10 Thunderbolt support" description="Specify Windows 10 Thunderbolt support level.    Disabled: No OS native support.    Enabled: OS Native support only, no RTD3.    Enable + RTD3: OS Native support plus RTD3." size="1" offset="0x0528" depex="Sif( TbtSetupFormSupport _NEQ_ 1 ) _AND_ Sif( DiscreteTbtSupport _EQU_ 0 ) _AND_ Sif( DiscreteTbtSupport _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Thunderbolt(TM) Configuration/Discrete Thunderbolt(TM) Configuration/Thunderbolt(TM) OS select/Windows 10 Thunderbolt support" default="0x02" CurrentVal="0x02">
			<options>
				<option text="Enable + RTD3" value="0x2"/>
				<option text="Enabled" value="0x1"/>
				<option text="Disabled" value="0x0"/>
			</options>
		</knob>
		<!-- Form:  DTBT Controller 0 Configuration -->
		<knob  type="scalar" setupType="oneof" name="DTbtController_0" varstoreIndex="00" prompt="DTBT Controller 0" description="AUTO - Default, Enable - RVP3 PCIe Root Port1, CNL RVP5 - PCIe Root Port5, CNL SDS - PCIe Root Port5" size="1" offset="0x050F" depex="Sif( TbtSetupFormSupport _NEQ_ 1 ) _AND_ Sif( DiscreteTbtSupport _EQU_ 0 ) _AND_ Sif( DiscreteTbtSupport _EQU_ 0 ) _AND_ Sif( DTbtContollersNumber _LT_ 1 )" SetupPgPtr="Intel Advanced Menu/Thunderbolt(TM) Configuration/Discrete Thunderbolt(TM) Configuration/ DTBT Controller 0 Configuration/DTBT Controller 0" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="DTbtControllerType_0" varstoreIndex="00" prompt="DTbt Root Port Type" description="Select the TBT Root Port Type. PCH or PEG" size="1" offset="0x0511" depex="Sif( TbtSetupFormSupport _NEQ_ 1 ) _AND_ Sif( DiscreteTbtSupport _EQU_ 0 ) _AND_ Sif( DiscreteTbtSupport _EQU_ 0 ) _AND_ Sif( DTbtContollersNumber _LT_ 1 ) _AND_ Sif( ( TbtSetupDTbtPegTypeSupport _NEQ_ 1 ) )" SetupPgPtr="Intel Advanced Menu/Thunderbolt(TM) Configuration/Discrete Thunderbolt(TM) Configuration/ DTBT Controller 0 Configuration/DTbt Root Port Type" default="0x01" CurrentVal="0x01">
			<options>
				<option text="PCH Root Port" value="0x1"/>
				<option text="PEG Root Port" value="0x2"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="DTbthostRouterPortNumber_0" varstoreIndex="00" prompt="TBT Host Router" description="Enable the host router based on ports available." size="1" offset="0x0516" depex="Sif( TbtSetupFormSupport _NEQ_ 1 ) _AND_ Sif( DiscreteTbtSupport _EQU_ 0 ) _AND_ Sif( DiscreteTbtSupport _EQU_ 0 ) _AND_ Sif( DTbtContollersNumber _LT_ 1 )" SetupPgPtr="Intel Advanced Menu/Thunderbolt(TM) Configuration/Discrete Thunderbolt(TM) Configuration/ DTBT Controller 0 Configuration/TBT Host Router" default="0x02" CurrentVal="0x02">
			<options>
				<option text="One port" value="0x1"/>
				<option text="Two port" value="0x2"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="DTbtPcieExtraBusRsvd_0" varstoreIndex="00" prompt="Extra Bus Reserved" description="Extra Bus Reserved 56-One port Host,106-Two port Host." size="1" offset="0x0518" depex="Sif( TbtSetupFormSupport _NEQ_ 1 ) _AND_ Sif( DiscreteTbtSupport _EQU_ 0 ) _AND_ Sif( DiscreteTbtSupport _EQU_ 0 ) _AND_ Sif( DTbtContollersNumber _LT_ 1 )" SetupPgPtr="Intel Advanced Menu/Thunderbolt(TM) Configuration/Discrete Thunderbolt(TM) Configuration/ DTBT Controller 0 Configuration/Extra Bus Reserved" default="0x6A" CurrentVal="0x6A" min="0x0" max="0xFF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="DTbtPcieMemRsvd_0" varstoreIndex="00" prompt="Reseved Memory" description="Reserved Memory for this Root Bridge (1-4096) MB" size="2" offset="0x051A" depex="Sif( TbtSetupFormSupport _NEQ_ 1 ) _AND_ Sif( DiscreteTbtSupport _EQU_ 0 ) _AND_ Sif( DiscreteTbtSupport _EQU_ 0 ) _AND_ Sif( DTbtContollersNumber _LT_ 1 )" SetupPgPtr="Intel Advanced Menu/Thunderbolt(TM) Configuration/Discrete Thunderbolt(TM) Configuration/ DTBT Controller 0 Configuration/Reseved Memory" default="0x02E1" CurrentVal="0x02E1" min="0x1" max="0x1000" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="DTbtPcieMemAddrRngMax_0" varstoreIndex="00" prompt="Memory Alignment" description="Memory Alignment (0-31 bits)" size="1" offset="0x0520" depex="Sif( TbtSetupFormSupport _NEQ_ 1 ) _AND_ Sif( DiscreteTbtSupport _EQU_ 0 ) _AND_ Sif( DiscreteTbtSupport _EQU_ 0 ) _AND_ Sif( DTbtContollersNumber _LT_ 1 )" SetupPgPtr="Intel Advanced Menu/Thunderbolt(TM) Configuration/Discrete Thunderbolt(TM) Configuration/ DTBT Controller 0 Configuration/Memory Alignment" default="0x1A" CurrentVal="0x1A" min="0x0" max="0x1F" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="DTbtPciePMemRsvd_0" varstoreIndex="00" prompt="Reserved PMemory" description="Reserved Prefetchable Memory for this Root Bridge (1-4096) MB" size="2" offset="0x0522" depex="Sif( TbtSetupFormSupport _NEQ_ 1 ) _AND_ Sif( DiscreteTbtSupport _EQU_ 0 ) _AND_ Sif( DiscreteTbtSupport _EQU_ 0 ) _AND_ Sif( DTbtContollersNumber _LT_ 1 )" SetupPgPtr="Intel Advanced Menu/Thunderbolt(TM) Configuration/Discrete Thunderbolt(TM) Configuration/ DTBT Controller 0 Configuration/Reserved PMemory" default="0x04A0" CurrentVal="0x04A0" min="0x1" max="0x1000" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="DTbtPciePMemAddrRngMax_0" varstoreIndex="00" prompt="PMemory Alignment" description="PMemory Alignment (0-31 bits)" size="1" offset="0x0526" depex="Sif( TbtSetupFormSupport _NEQ_ 1 ) _AND_ Sif( DiscreteTbtSupport _EQU_ 0 ) _AND_ Sif( DiscreteTbtSupport _EQU_ 0 ) _AND_ Sif( DTbtContollersNumber _LT_ 1 )" SetupPgPtr="Intel Advanced Menu/Thunderbolt(TM) Configuration/Discrete Thunderbolt(TM) Configuration/ DTBT Controller 0 Configuration/PMemory Alignment" default="0x1C" CurrentVal="0x1C" min="0x0" max="0x1F" step="0x1"/>
		<!-- Form:  DTBT Controller 1 Configuration -->
		<knob  type="scalar" setupType="oneof" name="DTbtController_1" varstoreIndex="00" prompt="DTBT Controller 1" description="None" size="1" offset="0x0510" depex="Sif( TbtSetupFormSupport _NEQ_ 1 ) _AND_ Sif( DiscreteTbtSupport _EQU_ 0 ) _AND_ Sif( DiscreteTbtSupport _EQU_ 0 ) _AND_ Sif( DTbtContollersNumber _LT_ 2 )" SetupPgPtr="Intel Advanced Menu/Thunderbolt(TM) Configuration/Discrete Thunderbolt(TM) Configuration/ DTBT Controller 1 Configuration/DTBT Controller 1" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="DTbtControllerType_1" varstoreIndex="00" prompt="DTbt Root Port Type" description="Select the TBT Root Port Type. PCH or PEG" size="1" offset="0x0512" depex="Sif( TbtSetupFormSupport _NEQ_ 1 ) _AND_ Sif( DiscreteTbtSupport _EQU_ 0 ) _AND_ Sif( DiscreteTbtSupport _EQU_ 0 ) _AND_ Sif( DTbtContollersNumber _LT_ 2 ) _AND_ Sif( ( TbtSetupDTbtPegTypeSupport _NEQ_ 1 ) )" SetupPgPtr="Intel Advanced Menu/Thunderbolt(TM) Configuration/Discrete Thunderbolt(TM) Configuration/ DTBT Controller 1 Configuration/DTbt Root Port Type" default="0x01" CurrentVal="0x01">
			<options>
				<option text="PCH Root Port" value="0x1"/>
				<option text="PEG Root Port" value="0x2"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="DTbthostRouterPortNumber_1" varstoreIndex="00" prompt="TBT Host Router" description="Enable the host router based on ports available." size="1" offset="0x0517" depex="Sif( TbtSetupFormSupport _NEQ_ 1 ) _AND_ Sif( DiscreteTbtSupport _EQU_ 0 ) _AND_ Sif( DiscreteTbtSupport _EQU_ 0 ) _AND_ Sif( DTbtContollersNumber _LT_ 2 )" SetupPgPtr="Intel Advanced Menu/Thunderbolt(TM) Configuration/Discrete Thunderbolt(TM) Configuration/ DTBT Controller 1 Configuration/TBT Host Router" default="0x01" CurrentVal="0x01">
			<options>
				<option text="One port" value="0x1"/>
				<option text="Two port" value="0x2"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="DTbtPcieExtraBusRsvd_1" varstoreIndex="00" prompt="Extra Bus Reserved" description="Extra Bus Reserved 56-One port Host,106-Two port Host." size="1" offset="0x0519" depex="Sif( TbtSetupFormSupport _NEQ_ 1 ) _AND_ Sif( DiscreteTbtSupport _EQU_ 0 ) _AND_ Sif( DiscreteTbtSupport _EQU_ 0 ) _AND_ Sif( DTbtContollersNumber _LT_ 2 )" SetupPgPtr="Intel Advanced Menu/Thunderbolt(TM) Configuration/Discrete Thunderbolt(TM) Configuration/ DTBT Controller 1 Configuration/Extra Bus Reserved" default="0x38" CurrentVal="0x38" min="0x0" max="0xFF" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="DTbtPcieMemRsvd_1" varstoreIndex="00" prompt="Reseved Memory" description="Reserved Memory for this Root Bridge (1-4096) MB" size="2" offset="0x051C" depex="Sif( TbtSetupFormSupport _NEQ_ 1 ) _AND_ Sif( DiscreteTbtSupport _EQU_ 0 ) _AND_ Sif( DiscreteTbtSupport _EQU_ 0 ) _AND_ Sif( DTbtContollersNumber _LT_ 2 )" SetupPgPtr="Intel Advanced Menu/Thunderbolt(TM) Configuration/Discrete Thunderbolt(TM) Configuration/ DTBT Controller 1 Configuration/Reseved Memory" default="0x0161" CurrentVal="0x0161" min="0x1" max="0x1000" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="DTbtPcieMemAddrRngMax_1" varstoreIndex="00" prompt="Memory Alignment" description="Memory Alignment (0-31 bits)" size="1" offset="0x0521" depex="Sif( TbtSetupFormSupport _NEQ_ 1 ) _AND_ Sif( DiscreteTbtSupport _EQU_ 0 ) _AND_ Sif( DiscreteTbtSupport _EQU_ 0 ) _AND_ Sif( DTbtContollersNumber _LT_ 2 )" SetupPgPtr="Intel Advanced Menu/Thunderbolt(TM) Configuration/Discrete Thunderbolt(TM) Configuration/ DTBT Controller 1 Configuration/Memory Alignment" default="0x1A" CurrentVal="0x1A" min="0x0" max="0x1F" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="DTbtPciePMemRsvd_1" varstoreIndex="00" prompt="Reserved PMemory" description="Reserved Prefetchable Memory for this Root Bridge (1-4096) MB" size="2" offset="0x0524" depex="Sif( TbtSetupFormSupport _NEQ_ 1 ) _AND_ Sif( DiscreteTbtSupport _EQU_ 0 ) _AND_ Sif( DiscreteTbtSupport _EQU_ 0 ) _AND_ Sif( DTbtContollersNumber _LT_ 2 )" SetupPgPtr="Intel Advanced Menu/Thunderbolt(TM) Configuration/Discrete Thunderbolt(TM) Configuration/ DTBT Controller 1 Configuration/Reserved PMemory" default="0x0220" CurrentVal="0x0220" min="0x1" max="0x1000" step="0x1"/>
		<knob type="scalar" setupType="numeric" name="DTbtPciePMemAddrRngMax_1" varstoreIndex="00" prompt="PMemory Alignment" description="PMemory Alignment (0-31 bits)" size="1" offset="0x0527" depex="Sif( TbtSetupFormSupport _NEQ_ 1 ) _AND_ Sif( DiscreteTbtSupport _EQU_ 0 ) _AND_ Sif( DiscreteTbtSupport _EQU_ 0 ) _AND_ Sif( DTbtContollersNumber _LT_ 2 )" SetupPgPtr="Intel Advanced Menu/Thunderbolt(TM) Configuration/Discrete Thunderbolt(TM) Configuration/ DTBT Controller 1 Configuration/PMemory Alignment" default="0x1C" CurrentVal="0x1C" min="0x0" max="0x1F" step="0x1"/>
		<!-- Form: Intel ICC -->
		<knob  type="scalar" setupType="oneof" name="IccWdtEnabled" varstoreIndex="00" prompt="ICC/OC Watchdog Timer" description="When enabled, the ICC/OC watchdog timer is exposed to OS as an ACPI device. WDT HW is always used by BIOS when clock settings are changed." size="1" offset="0x0534" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Intel ICC/ICC/OC Watchdog Timer" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="Profile" varstoreIndex="11" prompt="ICC Profile" description="Select clock profile that corresponds to the platform configuration. Profiles are defined by the OEM and platform capabilites. Tpically, profile 0 has failsafe settings. Other profiles correspond to WiMax, 3G, or Overclocking settings." size="1" offset="0x0006" depex="Gif( ShowProfile _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Intel ICC/ICC Profile" default="0x00" CurrentVal="0x00" min="0x0" max="0xF" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="IccPllShutdownEnabled" varstoreIndex="00" prompt="ICC PLL Shutdown" description="This option controls the programming of the ICC PLL shutdown flow. When enabled, this ICC PM register will be programmed on every non-Sx boot." size="1" offset="0x0539" depex="Sif( PlatformType _NEQ_ 0x2 )" SetupPgPtr="Intel Advanced Menu/Intel ICC/ICC PLL Shutdown" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<!-- BCLK Clock Settings -->
		<!--     Default Clock Settings: 100.00MHz 0.50% Downspread -->
		<!--     Frequency Range Limits: uninitialized MHz -->
		<!--     Maximum Spread %: uninitialized % -->
		<!--     Spread Mode Adjustments: Uninitialized -->
		<knob type="scalar" setupType="numeric" name="Frequency" varstoreIndex="11" prompt="    Clock Frequency" description="Frequency in 10kHz increments. Specifies new BCLK frequency to be applied. Frequency is rounded to nearest valid value. Allowed range is limited by the Max/Min supported frequencies. Changes are not applied until settings are saved and platform resets. Example: For 125.70MHz, enter 12570." size="2" offset="0x0000" depex="Sif( AllowAdvancedOptions _EQU_ 0 ) _AND_ Gif( ShowFrequency _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Intel ICC/    Clock Frequency" default="0x0018" CurrentVal="0x0018" min="0x0" max="0xFFFF" step="0x1"/>
		<knob  type="scalar" setupType="oneof" name="BclkChangeWarmReset" varstoreIndex="03" prompt="    Bclk Change Permanent" description="Changes how the BCLK frequency changes are applied permanent with warm reset. 0 - Disabled. 1 - Enabled." size="1" offset="0x0262" depex="Sif( AllowAdvancedOptions _EQU_ 0 ) _AND_ Gif( ShowFrequency _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Intel ICC/    Bclk Change Permanent" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Enabled" value="0x1"/>
				<option text="Disabled" value="0x0"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="BclkChangeContinues" varstoreIndex="03" prompt="    Bclk Change w/o Reset" description="Changes how the BCLK frequency changes are applied. 0 - Realtime. 1 - Permanent, without warm reset. NOTE: Realtime changes will be applied when ?F4? hotkey is pressed. Uses MEI SET_CLOCK_SETTINGS command 0x1B." size="1" offset="0x0263" depex="Sif( AllowAdvancedOptions _EQU_ 0 ) _AND_ Gif( ShowFrequency _EQU_ 0 ) _AND_ Sif( BclkChangeWarmReset _EQU_ 1 )" SetupPgPtr="Intel Advanced Menu/Intel ICC/    Bclk Change w/o Reset" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Real Time change" value="0x0"/>
				<option text="Permanent, no warm reset" value="0x1"/>
			</options>
		</knob>
		<knob type="scalar" setupType="numeric" name="Spread" varstoreIndex="11" prompt="    Spread %" description="Specifies the amount of spread spectrum clocking to be applied to the base clock frequency in 0.01% increments. Allowed range is limited by Maximum Spread % and supported Spread mode Adjustements. If Changes Allowed, a value between 0 and Max Spread % can be specified. Value is adjusted to settings supported by HW. If only Halt Allowed, only 0% and default spread % can be specified. Changes are not applied until settings are saved and platform resets." size="1" offset="0x0002" depex="Sif( AllowAdvancedOptions _EQU_ 0 ) _AND_ Gif( ShowSpread _EQU_ 0 )" SetupPgPtr="Intel Advanced Menu/Intel ICC/    Spread %" default="0x00" CurrentVal="0x00" min="0x0" max="0xFF" step="0x1"/>
		<!-- Form: Rework Configuration -->
		<!-- Rework Information -->
		<knob  type="scalar" setupType="oneof" name="BoardReworkComplainceEnable" varstoreIndex="00" prompt="Board Rework Compliance" description="To Enable/ Disable Board Rework Complaince Suppport." size="1" offset="0x055D" depex="TRUE" SetupPgPtr="Intel Advanced Menu/Rework Configuration/Board Rework Compliance" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<!-- Mandatory Board Rework:: Rework 01 03  -->
		<!-- Reworks present on the board:: Rework  -->
		<!-- Missing Board Reworks:: Rework 01 03  -->
		<!-- Form Set: Boot Configuration -->
		<!-- Form: Boot Configuration Menu -->
		<!-- Boot Configuration -->
		<knob  type="scalar" setupType="oneof" name="CsmControl" varstoreIndex="00" prompt="CSM Control" description="Detect Legacy VGA will enable CSM if Gfx device only implements legacy VBIOS (not UEFI GOP), otherwise CSM will be disabled." size="1" offset="0x04FA" depex="Gif( TbtVtdBaseSecurityGrayOut _EQU_ 1 ) _AND_ Gif( LowPowerS0Idle _EQU_ 1 OR SecureBoot _EQU_ 1 )" SetupPgPtr="Boot Configuration Menu/CSM Control" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Always ON" value="0x0"/>
				<option text="Always OFF" value="0x1"/>
				<option text="Detect Legacy VGA" value="0x2"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="DisplayBootMode" varstoreIndex="00" prompt="Display Boot Mode" description="Select display boot mode." size="1" offset="0x0005" depex="Sif( FastBoot _EQU_ 1 )" SetupPgPtr="Boot Configuration Menu/Display Boot Mode" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Normal Boot" value="0x0"/>
				<option text="Quiet Boot" value="0x1"/>
				<option text="Silent Boot" value="0x2"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="FastBoot" varstoreIndex="00" prompt="Fast Boot" description="Enables/Disables boot with initialization of a minimal set of devices required to launch active boot option. Has no effect for BBS boot options." size="1" offset="0x0001" depex="TRUE" SetupPgPtr="Boot Configuration Menu/Fast Boot" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="FastBootWdt" varstoreIndex="00" prompt="  Fast Boot WDT" description="Enables/Disables Fast Boot WDT (Watch Dog Timer)." size="1" offset="0x0002" depex="Sif( FastBoot _EQU_ 0 )" SetupPgPtr="Boot Configuration Menu/  Fast Boot WDT" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="SkipHIIUpdate" varstoreIndex="00" prompt="  Skip Setup HII Update" description="If Enabled, skip updating HII database strings in setup menu" size="1" offset="0x0003" depex="Sif( FastBoot _EQU_ 0 )" SetupPgPtr="Boot Configuration Menu/  Skip Setup HII Update" default="0x01" CurrentVal="0x01">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="ConInBehavior" varstoreIndex="00" prompt="  Console Input Behavior" description="Select how to enumerate console inputs.    - Windows Console: No input consoles will be enumerated.    - PS/2 Console: BIOS will check if PS/2 keyboard is connected or not. If connected, BIOS will only connect to PS/2 keyboard else BIOS will enumerate USB keyboard.    - Reconnect Last Good Input Consoles: Enumerate all Console input devices that were enumerated in previous FULL boot." size="1" offset="0x0004" depex="Sif( FastBoot _EQU_ 0 )" SetupPgPtr="Boot Configuration Menu/  Console Input Behavior" default="0x00" CurrentVal="0x00">
			<options>
				<option text="PS/2 Console" value="0x0"/>
				<option text="Reconnect Last Good Input Consoles" value="0x1"/>
				<option text="Windows Console" value="0x2"/>
			</options>
		</knob>
		<knob type="scalar" setupType="checkbox" name="LazyConIn" varstoreIndex="00" prompt="Enable Lazy ConIn" description="Enable Lazy ConIn" size="1" offset="0x0008" depex="TRUE" SetupPgPtr="Boot Configuration Menu/Enable Lazy ConIn" default="0x00" CurrentVal="0x00"/>
		<knob  type="scalar" setupType="oneof" name="VirtualKeyboard" varstoreIndex="00" prompt="Enable Virtual Keyboard" description="Enables/Disables Virtual Keyboard in BIOS" size="1" offset="0x0009" depex="TRUE" SetupPgPtr="Boot Configuration Menu/Enable Virtual Keyboard" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="BootFirstToShell" varstoreIndex="00" prompt="Enforce Shell as the first boot" description="Enforce Shell as the first boot option." size="1" offset="0x004E" depex="TRUE" SetupPgPtr="Boot Configuration Menu/Enforce Shell as the first boot" default="0x00" CurrentVal="0x00">
			<options>
				<option text="Disabled" value="0x0"/>
				<option text="Enabled" value="0x1"/>
			</options>
		</knob>
		<!-- Form Set: iSCSI Configuration -->
		<!-- Form: iSCSI Configuration -->
		<!-- Form: MAC Selection -->
		<!-- Form: Change Attempt Order -->
		<!-- Form: Delete Attempts -->
		<!-- Form: Attempt Configuration -->
		<!-- Form Set: User Password Management -->
		<!-- Form: Password Management Form -->
		<knob  type="scalar" setupType="checkbox" name="AttemptSecureBoot" varstoreIndex="12" prompt="Attempt Secure Boot" description="Enable or Disable the Secure Boot feature after platform reset" size="1" offset="0x0000" depex="TRUE" default="0x00" CurrentVal="0x00"/>
		<knob  type="scalar" setupType="oneof" name="BootOrder_0" varstoreIndex="13" prompt="Boot Order 0" description="Boot Order Index 0" size="2" offset="0x0000" depex="TRUE" default="0x0001" CurrentVal="0x0001">
			<options>
				<option text="Internal EDK Shell" value="0x1"/>
				<option text="UEFI INTEL SSDSC2CW240A3 CVCV3293000E240CGN " value="0x4"/>
				<option text="Linux bootloader" value="0x5"/>
				<option text="UEFI SanDisk Cruzer Force 4C530001100818102054" value="0x3"/>
				<option text="Boot Device List" value="0x2"/>
				<option text="Enter Setup" value="0x0"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="BootOrder_1" varstoreIndex="13" prompt="Boot Order 1" description="Boot Order Index 1" size="2" offset="0x0002" depex="TRUE" default="0x0004" CurrentVal="0x0004">
			<options>
				<option text="Internal EDK Shell" value="0x1"/>
				<option text="UEFI INTEL SSDSC2CW240A3 CVCV3293000E240CGN " value="0x4"/>
				<option text="Linux bootloader" value="0x5"/>
				<option text="UEFI SanDisk Cruzer Force 4C530001100818102054" value="0x3"/>
				<option text="Boot Device List" value="0x2"/>
				<option text="Enter Setup" value="0x0"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="BootOrder_2" varstoreIndex="13" prompt="Boot Order 2" description="Boot Order Index 2" size="2" offset="0x0004" depex="TRUE" default="0x0005" CurrentVal="0x0005">
			<options>
				<option text="Internal EDK Shell" value="0x1"/>
				<option text="UEFI INTEL SSDSC2CW240A3 CVCV3293000E240CGN " value="0x4"/>
				<option text="Linux bootloader" value="0x5"/>
				<option text="UEFI SanDisk Cruzer Force 4C530001100818102054" value="0x3"/>
				<option text="Boot Device List" value="0x2"/>
				<option text="Enter Setup" value="0x0"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="BootOrder_3" varstoreIndex="13" prompt="Boot Order 3" description="Boot Order Index 3" size="2" offset="0x0006" depex="TRUE" default="0x0003" CurrentVal="0x0003">
			<options>
				<option text="Internal EDK Shell" value="0x1"/>
				<option text="UEFI INTEL SSDSC2CW240A3 CVCV3293000E240CGN " value="0x4"/>
				<option text="Linux bootloader" value="0x5"/>
				<option text="UEFI SanDisk Cruzer Force 4C530001100818102054" value="0x3"/>
				<option text="Boot Device List" value="0x2"/>
				<option text="Enter Setup" value="0x0"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="BootOrder_4" varstoreIndex="13" prompt="Boot Order 4" description="Boot Order Index 4" size="2" offset="0x0008" depex="TRUE" default="0x0002" CurrentVal="0x0002">
			<options>
				<option text="Internal EDK Shell" value="0x1"/>
				<option text="UEFI INTEL SSDSC2CW240A3 CVCV3293000E240CGN " value="0x4"/>
				<option text="Linux bootloader" value="0x5"/>
				<option text="UEFI SanDisk Cruzer Force 4C530001100818102054" value="0x3"/>
				<option text="Boot Device List" value="0x2"/>
				<option text="Enter Setup" value="0x0"/>
			</options>
		</knob>
		<knob  type="scalar" setupType="oneof" name="BootOrder_5" varstoreIndex="13" prompt="Boot Order 5" description="Boot Order Index 5" size="2" offset="0x000A" depex="TRUE" default="0x0000" CurrentVal="0x0000">
			<options>
				<option text="Internal EDK Shell" value="0x1"/>
				<option text="UEFI INTEL SSDSC2CW240A3 CVCV3293000E240CGN " value="0x4"/>
				<option text="Linux bootloader" value="0x5"/>
				<option text="UEFI SanDisk Cruzer Force 4C530001100818102054" value="0x3"/>
				<option text="Boot Device List" value="0x2"/>
				<option text="Enter Setup" value="0x0"/>
			</options>
		</knob>
		<knob  setupType="ReadOnly" name="OpiClkGatEn" varstoreIndex="00" size="1" offset="0x07B9" default="0x01" CurrentVal="0x01"/>
		<knob  setupType="ReadOnly" name="SvPmRspDmdOverride2En" varstoreIndex="00" size="1" offset="0x084F" default="0x00" CurrentVal="0x00"/>
		<knob  setupType="ReadOnly" name="PcieVcLimLock" varstoreIndex="00" size="1" offset="0x0876" default="0x00" CurrentVal="0x00"/>
		<knob  setupType="ReadOnly" name="TestPchDmiTranCoOverEn_6" varstoreIndex="00" size="1" offset="0x0752" default="0x00" CurrentVal="0x00"/>
		<knob  setupType="ReadOnly" name="TestPchDmiTranCoOverEn_7" varstoreIndex="00" size="1" offset="0x0753" default="0x00" CurrentVal="0x00"/>
		<knob  setupType="ReadOnly" name="TestPchDmiTranCoOverEn_4" varstoreIndex="00" size="1" offset="0x0750" default="0x00" CurrentVal="0x00"/>
		<knob  setupType="ReadOnly" name="TestPchDmiTranCoOverEn_5" varstoreIndex="00" size="1" offset="0x0751" default="0x00" CurrentVal="0x00"/>
		<knob  setupType="ReadOnly" name="TestPchDmiTranCoOverEn_2" varstoreIndex="00" size="1" offset="0x074E" default="0x00" CurrentVal="0x00"/>
		<knob  setupType="ReadOnly" name="TestPchDmiTranCoOverEn_3" varstoreIndex="00" size="1" offset="0x074F" default="0x00" CurrentVal="0x00"/>
		<knob  setupType="ReadOnly" name="TestPchDmiTranCoOverEn_1" varstoreIndex="00" size="1" offset="0x074D" default="0x00" CurrentVal="0x00"/>
		<knob  setupType="ReadOnly" name="SvMaxCpuMsgLtr" varstoreIndex="00" size="1" offset="0x0859" default="0x00" CurrentVal="0x00"/>
		<knob  setupType="ReadOnly" name="TestPcieIltrOvrdNlMode" varstoreIndex="00" size="1" offset="0x0872" default="0x00" CurrentVal="0x00"/>
		<knob  setupType="ReadOnly" name="PciClkGatingEnable" varstoreIndex="00" size="1" offset="0x079F" default="0x00" CurrentVal="0x00"/>
		<knob  setupType="ReadOnly" name="TestWOPCMSupport" varstoreIndex="00" size="1" offset="0x06DA" default="0x00" CurrentVal="0x00"/>
		<knob  setupType="ReadOnly" name="SvDmiRetryBufferDepth" varstoreIndex="00" size="1" offset="0x07DB" default="0x00" CurrentVal="0x00"/>
		<knob  setupType="ReadOnly" name="ForceTxtEnable" varstoreIndex="00" size="1" offset="0x0768" default="0x00" CurrentVal="0x00"/>
		<knob  setupType="ReadOnly" name="TestDev2GtDidOverride" varstoreIndex="00" size="1" offset="0x06E7" default="0x00" CurrentVal="0x00"/>
		<knob  setupType="ReadOnly" name="RubiconCreditWA" varstoreIndex="00" size="1" offset="0x08EB" default="0x00" CurrentVal="0x00"/>
		<knob  setupType="ReadOnly" name="TestGraphicsFreqModify" varstoreIndex="00" size="1" offset="0x06D4" default="0x00" CurrentVal="0x00"/>
		<knob  setupType="ReadOnly" name="TestPchSataLtrOverride" varstoreIndex="00" size="1" offset="0x08CC" default="0x00" CurrentVal="0x00"/>
		<knob  setupType="ReadOnly" name="TestPchDmiTranCoOverEn_0" varstoreIndex="00" size="1" offset="0x074C" default="0x00" CurrentVal="0x00"/>
		<knob  setupType="ReadOnly" name="PciPwrGatingEnable" varstoreIndex="00" size="1" offset="0x07A6" default="0x00" CurrentVal="0x00"/>
		<knob  setupType="ReadOnly" name="SvAdvOBFFProgramming" varstoreIndex="00" size="1" offset="0x083B" default="0x00" CurrentVal="0x00"/>
		<knob  setupType="ReadOnly" name="TestPchSataLtrEnable" varstoreIndex="00" size="1" offset="0x08CB" default="0x00" CurrentVal="0x00"/>
		<knob  setupType="ReadOnly" name="nFTS_gen3_auto" varstoreIndex="00" size="1" offset="0x090C" default="0x01" CurrentVal="0x01"/>
		<knob  setupType="ReadOnly" name="TestCyclonePcieSwitchWA" varstoreIndex="00" size="1" offset="0x0845" default="0x00" CurrentVal="0x00"/>
		<knob  setupType="ReadOnly" name="SvCppmVrIC" varstoreIndex="00" size="1" offset="0x0854" default="0x00" CurrentVal="0x00"/>
		<knob  setupType="ReadOnly" name="SvPmRspDmdOverride1En" varstoreIndex="00" size="1" offset="0x084A" default="0x00" CurrentVal="0x00"/>
		<knob  setupType="ReadOnly" name="SvEnableDitoConfig" varstoreIndex="00" size="1" offset="0x0864" default="0x00" CurrentVal="0x00"/>
		<knob  setupType="ReadOnly" name="TestPcieIltrOvrdSxlMode" varstoreIndex="00" size="1" offset="0x086C" default="0x00" CurrentVal="0x00"/>
		<knob  setupType="ReadOnly" name="SV_nFTS_DMI_auto" varstoreIndex="00" size="1" offset="0x0906" default="0x01" CurrentVal="0x01"/>
		<knob  setupType="ReadOnly" name="nFTS_auto" varstoreIndex="00" size="1" offset="0x0908" default="0x01" CurrentVal="0x01"/>
		<knob  setupType="ReadOnly" name="SvAdvPgOverrideEn" varstoreIndex="00" size="1" offset="0x080F" default="0x00" CurrentVal="0x00"/>
		<knob  setupType="ReadOnly" name="TestDmiUpPortTranPresetEn" varstoreIndex="00" size="1" offset="0x073C" default="0x00" CurrentVal="0x00"/>
		<knob  setupType="ReadOnly" name="TestDev0DidOverride" varstoreIndex="00" size="1" offset="0x06E4" default="0x00" CurrentVal="0x00"/>
		<knob  setupType="ReadOnly" name="TestSkipPostBootSai" varstoreIndex="00" size="1" offset="0x098A" default="0x00" CurrentVal="0x00"/>
		<knob  setupType="ReadOnly" name="TestCnviBtUartType" varstoreIndex="00" size="1" offset="0x0985" default="0x03" CurrentVal="0x03"/>
		<knob  setupType="ReadOnly" name="PciTrunkClkGatingEnable" varstoreIndex="00" size="1" offset="0x07AE" default="0x00" CurrentVal="0x00"/>
		<knob  setupType="ReadOnly" name="FinalSVReset" varstoreIndex="00" size="1" offset="0x08FF" default="0x00" CurrentVal="0x00"/>
		<knob  setupType="ReadOnly" name="LtDprProgramming" varstoreIndex="02" size="1" offset="0x00BD" default="0x00" CurrentVal="0x00"/>
		<knob  setupType="ReadOnly" name="HeciCommunication" varstoreIndex="05" size="1" offset="0x002C" default="0x01" CurrentVal="0x01"/>
		<knob  setupType="ReadOnly" name="PlatformFlavor" varstoreIndex="15" size="1" offset="0x0004" default="0x01" CurrentVal="0x01"/>
		<knob  setupType="ReadOnly" name="PlatformType" varstoreIndex="15" size="1" offset="0x0005" default="0x01" CurrentVal="0x01"/>
		<knob  setupType="ReadOnly" name="DdrType" varstoreIndex="15" size="1" offset="0x0097" default="0x1A" CurrentVal="0x1A"/>
		<knob  setupType="ReadOnly" name="VTdAvailable" varstoreIndex="15" size="1" offset="0x0007" default="0x01" CurrentVal="0x01"/>
		<knob  setupType="ReadOnly" name="TbtVtdBaseSecurityGrayOut" varstoreIndex="15" size="1" offset="0x0098" default="0x00" CurrentVal="0x00"/>
		<knob  setupType="ReadOnly" name="PegPresent_0" varstoreIndex="15" size="1" offset="0x002F" default="0x00" CurrentVal="0x00"/>
		<knob  setupType="ReadOnly" name="PegPresent_1" varstoreIndex="15" size="1" offset="0x0030" default="0x00" CurrentVal="0x00"/>
		<knob  setupType="ReadOnly" name="PegPresent_2" varstoreIndex="15" size="1" offset="0x0031" default="0x00" CurrentVal="0x00"/>
		<knob  setupType="ReadOnly" name="PegPresent_3" varstoreIndex="15" size="1" offset="0x0032" default="0x00" CurrentVal="0x00"/>
		<knob  setupType="ReadOnly" name="GbeSupportByPch" varstoreIndex="15" size="1" offset="0x0009" default="0x01" CurrentVal="0x01"/>
		<knob  setupType="ReadOnly" name="GbeAvailable" varstoreIndex="15" size="1" offset="0x000A" default="0x01" CurrentVal="0x01"/>
		<knob  setupType="ReadOnly" name="PchCridSupport" varstoreIndex="15" size="1" offset="0x0093" default="0x00" CurrentVal="0x00"/>
		<knob  setupType="ReadOnly" name="CycleRouterMap_0" varstoreIndex="15" size="1" offset="0x006E" default="0x63" CurrentVal="0x63"/>
		<knob  setupType="ReadOnly" name="PcieStorageMap_0" varstoreIndex="15" size="1" offset="0x003E" default="0x00" CurrentVal="0x00"/>
		<knob  setupType="ReadOnly" name="PcieStorageProgrammingInterface_0" varstoreIndex="15" size="1" offset="0x0056" default="0x00" CurrentVal="0x00"/>
		<knob  setupType="ReadOnly" name="PcieStorageMap_1" varstoreIndex="15" size="1" offset="0x003F" default="0x00" CurrentVal="0x00"/>
		<knob  setupType="ReadOnly" name="PcieStorageProgrammingInterface_1" varstoreIndex="15" size="1" offset="0x0057" default="0x00" CurrentVal="0x00"/>
		<knob  setupType="ReadOnly" name="PcieStorageMap_2" varstoreIndex="15" size="1" offset="0x0040" default="0x00" CurrentVal="0x00"/>
		<knob  setupType="ReadOnly" name="PcieStorageProgrammingInterface_2" varstoreIndex="15" size="1" offset="0x0058" default="0x00" CurrentVal="0x00"/>
		<knob  setupType="ReadOnly" name="PcieStorageMap_3" varstoreIndex="15" size="1" offset="0x0041" default="0x00" CurrentVal="0x00"/>
		<knob  setupType="ReadOnly" name="PcieStorageProgrammingInterface_3" varstoreIndex="15" size="1" offset="0x0059" default="0x00" CurrentVal="0x00"/>
		<knob  setupType="ReadOnly" name="CycleRouterMap_1" varstoreIndex="15" size="1" offset="0x006F" default="0x63" CurrentVal="0x63"/>
		<knob  setupType="ReadOnly" name="PcieStorageMap_4" varstoreIndex="15" size="1" offset="0x0042" default="0x00" CurrentVal="0x00"/>
		<knob  setupType="ReadOnly" name="PcieStorageProgrammingInterface_4" varstoreIndex="15" size="1" offset="0x005A" default="0x00" CurrentVal="0x00"/>
		<knob  setupType="ReadOnly" name="PcieStorageMap_5" varstoreIndex="15" size="1" offset="0x0043" default="0x00" CurrentVal="0x00"/>
		<knob  setupType="ReadOnly" name="PcieStorageProgrammingInterface_5" varstoreIndex="15" size="1" offset="0x005B" default="0x00" CurrentVal="0x00"/>
		<knob  setupType="ReadOnly" name="PcieStorageMap_6" varstoreIndex="15" size="1" offset="0x0044" default="0x00" CurrentVal="0x00"/>
		<knob  setupType="ReadOnly" name="PcieStorageProgrammingInterface_6" varstoreIndex="15" size="1" offset="0x005C" default="0x00" CurrentVal="0x00"/>
		<knob  setupType="ReadOnly" name="PcieStorageMap_7" varstoreIndex="15" size="1" offset="0x0045" default="0x00" CurrentVal="0x00"/>
		<knob  setupType="ReadOnly" name="PcieStorageProgrammingInterface_7" varstoreIndex="15" size="1" offset="0x005D" default="0x00" CurrentVal="0x00"/>
		<knob  setupType="ReadOnly" name="CycleRouterMap_2" varstoreIndex="15" size="1" offset="0x0070" default="0x00" CurrentVal="0x00"/>
		<knob  setupType="ReadOnly" name="PcieStorageMap_8" varstoreIndex="15" size="1" offset="0x0046" default="0x00" CurrentVal="0x00"/>
		<knob  setupType="ReadOnly" name="PcieStorageProgrammingInterface_8" varstoreIndex="15" size="1" offset="0x005E" default="0x00" CurrentVal="0x00"/>
		<knob  setupType="ReadOnly" name="PcieStorageMap_9" varstoreIndex="15" size="1" offset="0x0047" default="0x00" CurrentVal="0x00"/>
		<knob  setupType="ReadOnly" name="PcieStorageProgrammingInterface_9" varstoreIndex="15" size="1" offset="0x005F" default="0x00" CurrentVal="0x00"/>
		<knob  setupType="ReadOnly" name="PcieStorageMap_10" varstoreIndex="15" size="1" offset="0x0048" default="0x00" CurrentVal="0x00"/>
		<knob  setupType="ReadOnly" name="PcieStorageProgrammingInterface_10" varstoreIndex="15" size="1" offset="0x0060" default="0x00" CurrentVal="0x00"/>
		<knob  setupType="ReadOnly" name="PcieStorageMap_11" varstoreIndex="15" size="1" offset="0x0049" default="0x00" CurrentVal="0x00"/>
		<knob  setupType="ReadOnly" name="PcieStorageProgrammingInterface_11" varstoreIndex="15" size="1" offset="0x0061" default="0x00" CurrentVal="0x00"/>
		<knob  setupType="ReadOnly" name="CycleRouterMap_3" varstoreIndex="15" size="1" offset="0x0071" default="0x63" CurrentVal="0x63"/>
		<knob  setupType="ReadOnly" name="PcieStorageMap_12" varstoreIndex="15" size="1" offset="0x004A" default="0x00" CurrentVal="0x00"/>
		<knob  setupType="ReadOnly" name="PcieStorageProgrammingInterface_12" varstoreIndex="15" size="1" offset="0x0062" default="0x00" CurrentVal="0x00"/>
		<knob  setupType="ReadOnly" name="PcieStorageMap_13" varstoreIndex="15" size="1" offset="0x004B" default="0x00" CurrentVal="0x00"/>
		<knob  setupType="ReadOnly" name="PcieStorageProgrammingInterface_13" varstoreIndex="15" size="1" offset="0x0063" default="0x00" CurrentVal="0x00"/>
		<knob  setupType="ReadOnly" name="PcieStorageMap_14" varstoreIndex="15" size="1" offset="0x004C" default="0x00" CurrentVal="0x00"/>
		<knob  setupType="ReadOnly" name="PcieStorageProgrammingInterface_14" varstoreIndex="15" size="1" offset="0x0064" default="0x00" CurrentVal="0x00"/>
		<knob  setupType="ReadOnly" name="PcieStorageMap_15" varstoreIndex="15" size="1" offset="0x004D" default="0x00" CurrentVal="0x00"/>
		<knob  setupType="ReadOnly" name="PcieStorageProgrammingInterface_15" varstoreIndex="15" size="1" offset="0x0065" default="0x00" CurrentVal="0x00"/>
		<knob  setupType="ReadOnly" name="CycleRouterMap_4" varstoreIndex="15" size="1" offset="0x0072" default="0x02" CurrentVal="0x02"/>
		<knob  setupType="ReadOnly" name="PcieStorageMap_16" varstoreIndex="15" size="1" offset="0x004E" default="0x00" CurrentVal="0x00"/>
		<knob  setupType="ReadOnly" name="PcieStorageProgrammingInterface_16" varstoreIndex="15" size="1" offset="0x0066" default="0x00" CurrentVal="0x00"/>
		<knob  setupType="ReadOnly" name="PcieStorageMap_17" varstoreIndex="15" size="1" offset="0x004F" default="0x00" CurrentVal="0x00"/>
		<knob  setupType="ReadOnly" name="PcieStorageProgrammingInterface_17" varstoreIndex="15" size="1" offset="0x0067" default="0x00" CurrentVal="0x00"/>
		<knob  setupType="ReadOnly" name="PcieStorageMap_18" varstoreIndex="15" size="1" offset="0x0050" default="0x00" CurrentVal="0x00"/>
		<knob  setupType="ReadOnly" name="PcieStorageProgrammingInterface_18" varstoreIndex="15" size="1" offset="0x0068" default="0x00" CurrentVal="0x00"/>
		<knob  setupType="ReadOnly" name="PcieStorageMap_19" varstoreIndex="15" size="1" offset="0x0051" default="0x00" CurrentVal="0x00"/>
		<knob  setupType="ReadOnly" name="PcieStorageProgrammingInterface_19" varstoreIndex="15" size="1" offset="0x0069" default="0x00" CurrentVal="0x00"/>
		<knob  setupType="ReadOnly" name="CycleRouterMap_5" varstoreIndex="15" size="1" offset="0x0073" default="0x01" CurrentVal="0x01"/>
		<knob  setupType="ReadOnly" name="PcieStorageMap_20" varstoreIndex="15" size="1" offset="0x0052" default="0x00" CurrentVal="0x00"/>
		<knob  setupType="ReadOnly" name="PcieStorageProgrammingInterface_20" varstoreIndex="15" size="1" offset="0x006A" default="0x00" CurrentVal="0x00"/>
		<knob  setupType="ReadOnly" name="PcieStorageMap_21" varstoreIndex="15" size="1" offset="0x0053" default="0x00" CurrentVal="0x00"/>
		<knob  setupType="ReadOnly" name="PcieStorageProgrammingInterface_21" varstoreIndex="15" size="1" offset="0x006B" default="0x00" CurrentVal="0x00"/>
		<knob  setupType="ReadOnly" name="PcieStorageMap_22" varstoreIndex="15" size="1" offset="0x0054" default="0x00" CurrentVal="0x00"/>
		<knob  setupType="ReadOnly" name="PcieStorageProgrammingInterface_22" varstoreIndex="15" size="1" offset="0x006C" default="0x00" CurrentVal="0x00"/>
		<knob  setupType="ReadOnly" name="PcieStorageMap_23" varstoreIndex="15" size="1" offset="0x0055" default="0x00" CurrentVal="0x00"/>
		<knob  setupType="ReadOnly" name="PcieStorageProgrammingInterface_23" varstoreIndex="15" size="1" offset="0x006D" default="0x00" CurrentVal="0x00"/>
		<knob  setupType="ReadOnly" name="SataMpsPresent_0" varstoreIndex="15" size="1" offset="0x0035" default="0x00" CurrentVal="0x00"/>
		<knob  setupType="ReadOnly" name="SataMpsPresent_1" varstoreIndex="15" size="1" offset="0x0036" default="0x00" CurrentVal="0x00"/>
		<knob  setupType="ReadOnly" name="SataMpsPresent_2" varstoreIndex="15" size="1" offset="0x0037" default="0x00" CurrentVal="0x00"/>
		<knob  setupType="ReadOnly" name="SataMpsPresent_3" varstoreIndex="15" size="1" offset="0x0038" default="0x00" CurrentVal="0x00"/>
		<knob  setupType="ReadOnly" name="SataMpsPresent_4" varstoreIndex="15" size="1" offset="0x0039" default="0x00" CurrentVal="0x00"/>
		<knob  setupType="ReadOnly" name="SataMpsPresent_5" varstoreIndex="15" size="1" offset="0x003A" default="0x00" CurrentVal="0x00"/>
		<knob  setupType="ReadOnly" name="SataMpsPresent_6" varstoreIndex="15" size="1" offset="0x003B" default="0x00" CurrentVal="0x00"/>
		<knob  setupType="ReadOnly" name="SataMpsPresent_7" varstoreIndex="15" size="1" offset="0x003C" default="0x00" CurrentVal="0x00"/>
		<knob  setupType="ReadOnly" name="PciePortCfg_0" varstoreIndex="15" size="1" offset="0x000F" default="0x03" CurrentVal="0x03"/>
		<knob  setupType="ReadOnly" name="PciePortCfg_1" varstoreIndex="15" size="1" offset="0x0010" default="0x03" CurrentVal="0x03"/>
		<knob  setupType="ReadOnly" name="PciePortCfg_2" varstoreIndex="15" size="1" offset="0x0011" default="0x03" CurrentVal="0x03"/>
		<knob  setupType="ReadOnly" name="PciePortCfg_3" varstoreIndex="15" size="1" offset="0x0012" default="0x03" CurrentVal="0x03"/>
		<knob  setupType="ReadOnly" name="PciePortCfg_4" varstoreIndex="15" size="1" offset="0x0013" default="0x04" CurrentVal="0x04"/>
		<knob  setupType="ReadOnly" name="PciePortCfg_5" varstoreIndex="15" size="1" offset="0x0014" default="0x00" CurrentVal="0x00"/>
		<knob  setupType="ReadOnly" name="PciePortCfg_6" varstoreIndex="15" size="1" offset="0x0015" default="0x00" CurrentVal="0x00"/>
		<knob  setupType="ReadOnly" name="PciePortCfg_7" varstoreIndex="15" size="1" offset="0x0016" default="0x00" CurrentVal="0x00"/>
		<knob  setupType="ReadOnly" name="PciePortCfg_8" varstoreIndex="15" size="1" offset="0x0017" default="0x00" CurrentVal="0x00"/>
		<knob  setupType="ReadOnly" name="PciePortCfg_9" varstoreIndex="15" size="1" offset="0x0018" default="0x02" CurrentVal="0x02"/>
		<knob  setupType="ReadOnly" name="PciePortCfg_10" varstoreIndex="15" size="1" offset="0x0019" default="0x02" CurrentVal="0x02"/>
		<knob  setupType="ReadOnly" name="PciePortCfg_11" varstoreIndex="15" size="1" offset="0x001A" default="0x02" CurrentVal="0x02"/>
		<knob  setupType="ReadOnly" name="PciePortCfg_12" varstoreIndex="15" size="1" offset="0x001B" default="0x03" CurrentVal="0x03"/>
		<knob  setupType="ReadOnly" name="PciePortCfg_13" varstoreIndex="15" size="1" offset="0x001C" default="0x03" CurrentVal="0x03"/>
		<knob  setupType="ReadOnly" name="PciePortCfg_14" varstoreIndex="15" size="1" offset="0x001D" default="0x03" CurrentVal="0x03"/>
		<knob  setupType="ReadOnly" name="PciePortCfg_15" varstoreIndex="15" size="1" offset="0x001E" default="0x03" CurrentVal="0x03"/>
		<knob  setupType="ReadOnly" name="PciePortCfg_16" varstoreIndex="15" size="1" offset="0x001F" default="0x03" CurrentVal="0x03"/>
		<knob  setupType="ReadOnly" name="PciePortCfg_17" varstoreIndex="15" size="1" offset="0x0020" default="0x03" CurrentVal="0x03"/>
		<knob  setupType="ReadOnly" name="PciePortCfg_18" varstoreIndex="15" size="1" offset="0x0021" default="0x03" CurrentVal="0x03"/>
		<knob  setupType="ReadOnly" name="PciePortCfg_19" varstoreIndex="15" size="1" offset="0x0022" default="0x03" CurrentVal="0x03"/>
		<knob  setupType="ReadOnly" name="PciePortCfg_20" varstoreIndex="15" size="1" offset="0x0023" default="0x00" CurrentVal="0x00"/>
		<knob  setupType="ReadOnly" name="PciePortCfg_21" varstoreIndex="15" size="1" offset="0x0024" default="0x02" CurrentVal="0x02"/>
		<knob  setupType="ReadOnly" name="PciePortCfg_22" varstoreIndex="15" size="1" offset="0x0025" default="0x02" CurrentVal="0x02"/>
		<knob  setupType="ReadOnly" name="PciePortCfg_23" varstoreIndex="15" size="1" offset="0x0026" default="0x02" CurrentVal="0x02"/>
		<knob  setupType="ReadOnly" name="AudioLinkSupported_0" varstoreIndex="15" size="1" offset="0x0086" default="0x01" CurrentVal="0x01"/>
		<knob  setupType="ReadOnly" name="AudioLinkSupported_1" varstoreIndex="15" size="1" offset="0x0087" default="0x01" CurrentVal="0x01"/>
		<knob  setupType="ReadOnly" name="AudioLinkSupported_2" varstoreIndex="15" size="1" offset="0x0088" default="0x01" CurrentVal="0x01"/>
		<knob  setupType="ReadOnly" name="AudioLinkSupported_3" varstoreIndex="15" size="1" offset="0x0089" default="0x01" CurrentVal="0x01"/>
		<knob  setupType="ReadOnly" name="AudioLinkSupported_4" varstoreIndex="15" size="1" offset="0x008A" default="0x01" CurrentVal="0x01"/>
		<knob  setupType="ReadOnly" name="AudioLinkSupported_5" varstoreIndex="15" size="1" offset="0x008B" default="0x01" CurrentVal="0x01"/>
		<knob  setupType="ReadOnly" name="PchCnviPresent" varstoreIndex="15" size="1" offset="0x0099" default="0x01" CurrentVal="0x01"/>
		<knob  setupType="ReadOnly" name="AudioLinkSupported_6" varstoreIndex="15" size="1" offset="0x008C" default="0x00" CurrentVal="0x00"/>
		<knob  setupType="ReadOnly" name="AudioLinkSupported_7" varstoreIndex="15" size="1" offset="0x008D" default="0x00" CurrentVal="0x00"/>
		<knob  setupType="ReadOnly" name="AudioLinkSupported_8" varstoreIndex="15" size="1" offset="0x008E" default="0x00" CurrentVal="0x00"/>
		<knob  setupType="ReadOnly" name="AudioLinkSupported_9" varstoreIndex="15" size="1" offset="0x008F" default="0x01" CurrentVal="0x01"/>
		<knob  setupType="ReadOnly" name="AudioLinkSupported_10" varstoreIndex="15" size="1" offset="0x0090" default="0x01" CurrentVal="0x01"/>
		<knob  setupType="ReadOnly" name="AudioLinkSupported_11" varstoreIndex="15" size="1" offset="0x0091" default="0x01" CurrentVal="0x01"/>
		<knob  setupType="ReadOnly" name="AudioLinkSupported_12" varstoreIndex="15" size="1" offset="0x0092" default="0x01" CurrentVal="0x01"/>
		<knob  setupType="ReadOnly" name="EmmcSupported" varstoreIndex="15" size="1" offset="0x0028" default="0x00" CurrentVal="0x00"/>
		<knob  setupType="ReadOnly" name="SdCardSupported" varstoreIndex="15" size="1" offset="0x0029" default="0x01" CurrentVal="0x01"/>
		<knob  setupType="ReadOnly" name="UfsSupported" varstoreIndex="15" size="1" offset="0x002A" default="0x00" CurrentVal="0x00"/>
		<knob  setupType="ReadOnly" name="PlatId" varstoreIndex="15" size="2" offset="0x0002" default="0x0016" CurrentVal="0x0016"/>
		<knob  setupType="ReadOnly" name="UsbEmu1Valid" varstoreIndex="16" size="1" offset="0x0000" default="0x00" CurrentVal="0x00"/>
		<knob  setupType="ReadOnly" name="UsbEmu2Valid" varstoreIndex="16" size="1" offset="0x0001" default="0x00" CurrentVal="0x00"/>
		<knob  setupType="ReadOnly" name="UsbEmu3Valid" varstoreIndex="16" size="1" offset="0x0002" default="0x00" CurrentVal="0x00"/>
		<knob  setupType="ReadOnly" name="UsbEmu4Valid" varstoreIndex="16" size="1" offset="0x0003" default="0x00" CurrentVal="0x00"/>
		<knob  setupType="ReadOnly" name="UsbEmu5Valid" varstoreIndex="16" size="1" offset="0x0004" default="0x00" CurrentVal="0x00"/>
		<knob  setupType="ReadOnly" name="UsbEmu6Valid" varstoreIndex="16" size="1" offset="0x0005" default="0x00" CurrentVal="0x00"/>
		<knob  setupType="ReadOnly" name="UsbEmu7Valid" varstoreIndex="16" size="1" offset="0x0006" default="0x00" CurrentVal="0x00"/>
		<knob  setupType="ReadOnly" name="UsbEmu8Valid" varstoreIndex="16" size="1" offset="0x0007" default="0x00" CurrentVal="0x00"/>
		<knob  setupType="ReadOnly" name="UsbEmu9Valid" varstoreIndex="16" size="1" offset="0x0008" default="0x00" CurrentVal="0x00"/>
		<knob  setupType="ReadOnly" name="UsbEmu10Valid" varstoreIndex="16" size="1" offset="0x0009" default="0x00" CurrentVal="0x00"/>
		<knob  setupType="ReadOnly" name="UsbEmu11Valid" varstoreIndex="16" size="1" offset="0x000A" default="0x00" CurrentVal="0x00"/>
		<knob  setupType="ReadOnly" name="UsbEmu12Valid" varstoreIndex="16" size="1" offset="0x000B" default="0x00" CurrentVal="0x00"/>
		<knob  setupType="ReadOnly" name="UsbEmu13Valid" varstoreIndex="16" size="1" offset="0x000C" default="0x00" CurrentVal="0x00"/>
		<knob  setupType="ReadOnly" name="UsbEmu14Valid" varstoreIndex="16" size="1" offset="0x000D" default="0x00" CurrentVal="0x00"/>
		<knob  setupType="ReadOnly" name="UsbEmu15Valid" varstoreIndex="16" size="1" offset="0x000E" default="0x00" CurrentVal="0x00"/>
		<knob  setupType="ReadOnly" name="UsbEmu16Valid" varstoreIndex="16" size="1" offset="0x000F" default="0x00" CurrentVal="0x00"/>
		<knob  setupType="ReadOnly" name="Access" varstoreIndex="17" size="1" offset="0x0000" default="0x00" CurrentVal="0x00"/>
		<knob  setupType="ReadOnly" name="GrayOutControlIommu" varstoreIndex="18" size="1" offset="0x0001" default="0x00" CurrentVal="0x00"/>
		<knob  setupType="ReadOnly" name="DTbtContollersNumber" varstoreIndex="18" size="1" offset="0x0000" default="0x01" CurrentVal="0x01"/>
		<knob  setupType="ReadOnly" name="XhciNum" varstoreIndex="19" size="1" offset="0x0003" default="0x00" CurrentVal="0x00"/>
		<knob  setupType="ReadOnly" name="EhciNum" varstoreIndex="19" size="1" offset="0x0002" default="0x00" CurrentVal="0x00"/>
		<knob  setupType="ReadOnly" name="UhciNum" varstoreIndex="19" size="1" offset="0x0000" default="0x00" CurrentVal="0x00"/>
		<knob  setupType="ReadOnly" name="OhciNum" varstoreIndex="19" size="1" offset="0x0001" default="0x00" CurrentVal="0x00"/>
		<knob  setupType="ReadOnly" name="SecureBoot" varstoreIndex="20" size="1" offset="0x0000" default="0x00" CurrentVal="0x00"/>
		<knob  setupType="ReadOnly" name="DebugInterfaceSupported" varstoreIndex="21" size="1" offset="0x0020" default="0x01" CurrentVal="0x01"/>
		<knob  setupType="ReadOnly" name="ProcTraceSupported" varstoreIndex="21" size="1" offset="0x0021" default="0x01" CurrentVal="0x01"/>
		<knob  setupType="ReadOnly" name="C6DramSupported" varstoreIndex="21" size="1" offset="0x001B" default="0x01" CurrentVal="0x01"/>
		<knob  setupType="ReadOnly" name="SgxSupported" varstoreIndex="21" size="1" offset="0x001A" default="0x01" CurrentVal="0x01"/>
		<knob  setupType="ReadOnly" name="SgxLaunchControlSupported" varstoreIndex="21" size="1" offset="0x0031" default="0x00" CurrentVal="0x00"/>
		<knob  setupType="ReadOnly" name="VTAvailable" varstoreIndex="21" size="1" offset="0x0006" default="0x01" CurrentVal="0x01"/>
		<knob  setupType="ReadOnly" name="NumCores" varstoreIndex="21" size="1" offset="0x0015" default="0x08" CurrentVal="0x08"/>
		<knob  setupType="ReadOnly" name="HTAvailable" varstoreIndex="21" size="1" offset="0x0004" default="0x01" CurrentVal="0x01"/>
		<knob  setupType="ReadOnly" name="AESAvailable" varstoreIndex="21" size="1" offset="0x0007" default="0x01" CurrentVal="0x01"/>
		<knob  setupType="ReadOnly" name="TXTAvailable" varstoreIndex="21" size="1" offset="0x0008" default="0x00" CurrentVal="0x00"/>
		<knob  setupType="ReadOnly" name="FclkSupported" varstoreIndex="21" size="1" offset="0x002D" default="0x01" CurrentVal="0x01"/>
		<knob  setupType="ReadOnly" name="HwpInterruptSupported" varstoreIndex="21" size="1" offset="0x0028" default="0x00" CurrentVal="0x00"/>
		<knob  setupType="ReadOnly" name="EISTAvailable" varstoreIndex="21" size="1" offset="0x0012" default="0x01" CurrentVal="0x01"/>
		<knob  setupType="ReadOnly" name="HwpAvailable" varstoreIndex="21" size="1" offset="0x0013" default="0x01" CurrentVal="0x01"/>
		<knob  setupType="ReadOnly" name="ItbmAvailable" varstoreIndex="21" size="1" offset="0x0014" default="0x00" CurrentVal="0x00"/>
		<knob  setupType="ReadOnly" name="TurboModeAvailable" varstoreIndex="21" size="1" offset="0x0001" default="0x01" CurrentVal="0x01"/>
		<knob  setupType="ReadOnly" name="CxAvailable" varstoreIndex="21" size="1" offset="0x0009" default="0x01" CurrentVal="0x01"/>
		<knob  setupType="ReadOnly" name="C1EAvailable" varstoreIndex="21" size="1" offset="0x000B" default="0x01" CurrentVal="0x01"/>
		<knob  setupType="ReadOnly" name="TimedMwaitSupported" varstoreIndex="21" size="1" offset="0x001F" default="0x01" CurrentVal="0x01"/>
		<knob  setupType="ReadOnly" name="ConfigTdpAvailable" varstoreIndex="21" size="1" offset="0x001D" default="0x00" CurrentVal="0x00"/>
		<knob  setupType="ReadOnly" name="CoreRatioLimitAvailable" varstoreIndex="21" size="1" offset="0x0003" default="0x01" CurrentVal="0x01"/>
		<knob  setupType="ReadOnly" name="McivrSupported" varstoreIndex="21" size="1" offset="0x002C" default="0x00" CurrentVal="0x00"/>
		<knob  setupType="ReadOnly" name="FivrSupported" varstoreIndex="21" size="1" offset="0x002B" default="0x00" CurrentVal="0x00"/>
		<knob  setupType="ReadOnly" name="CtdpUpSupported" varstoreIndex="21" size="1" offset="0x002A" default="0x00" CurrentVal="0x00"/>
		<knob  setupType="ReadOnly" name="CtdpDownSupported" varstoreIndex="21" size="1" offset="0x0029" default="0x00" CurrentVal="0x00"/>
		<knob  setupType="ReadOnly" name="LocalX2ApicAvailable" varstoreIndex="21" size="1" offset="0x0018" default="0x01" CurrentVal="0x01"/>
		<knob  setupType="ReadOnly" name="SaVrLocked" varstoreIndex="22" size="1" offset="0x0009" default="0x00" CurrentVal="0x00"/>
		<knob  setupType="ReadOnly" name="CoreVrLocked" varstoreIndex="22" size="1" offset="0x0008" default="0x00" CurrentVal="0x00"/>
		<knob  setupType="ReadOnly" name="GtVrLocked" varstoreIndex="22" size="1" offset="0x000A" default="0x00" CurrentVal="0x00"/>
		<knob  setupType="ReadOnly" name="FivrVrLocked" varstoreIndex="22" size="1" offset="0x000B" default="0x01" CurrentVal="0x01"/>
		<knob  setupType="ReadOnly" name="EdramSupported" varstoreIndex="22" size="1" offset="0x0007" default="0x00" CurrentVal="0x00"/>
		<knob  setupType="ReadOnly" name="CpuFamilyModel" varstoreIndex="22" size="2" offset="0x0000" default="0x06E0" CurrentVal="0x06E0"/>
		<knob  setupType="ReadOnly" name="CpuExtendedFamilyModel" varstoreIndex="22" size="2" offset="0x0002" default="0x0009" CurrentVal="0x0009"/>
		<knob  setupType="ReadOnly" name="CpuStepping" varstoreIndex="22" size="1" offset="0x0006" default="0x0D" CurrentVal="0x0D"/>
		<knob  setupType="ReadOnly" name="RootPortDid" varstoreIndex="23" size="2" offset="0x0002" default="0x3E20" CurrentVal="0x3E20"/>
		<knob  setupType="ReadOnly" name="AfterEoP" varstoreIndex="24" size="1" offset="0x0003" default="0x00" CurrentVal="0x00"/>
		<knob  setupType="ReadOnly" name="RemoteSessionActive" varstoreIndex="24" size="1" offset="0x0004" default="0x00" CurrentVal="0x00"/>
		<knob  setupType="ReadOnly" name="AmtGlobalState" varstoreIndex="24" size="1" offset="0x000B" default="0x01" CurrentVal="0x01"/>
		<knob  setupType="ReadOnly" name="BootGuardSupport" varstoreIndex="24" size="1" offset="0x0007" default="0x00" CurrentVal="0x00"/>
		<knob  setupType="ReadOnly" name="MeasureBoot" varstoreIndex="24" size="1" offset="0x0008" default="0x00" CurrentVal="0x00"/>
		<knob  setupType="ReadOnly" name="dTpm12Present" varstoreIndex="25" size="1" offset="0x0000" default="0x00" CurrentVal="0x00"/>
		<knob  setupType="ReadOnly" name="dTpm20Present" varstoreIndex="25" size="1" offset="0x0004" default="0x00" CurrentVal="0x00"/>
		<knob  setupType="ReadOnly" name="TpmCurrentState" varstoreIndex="25" size="1" offset="0x0002" default="0x00" CurrentVal="0x00"/>
		<knob  setupType="ReadOnly" name="NoEcLowPowerExitGpio" varstoreIndex="26" size="1" offset="0x0563" default="0x00" CurrentVal="0x00"/>
		<knob  setupType="ReadOnly" name="PchI2cSensorDevicePort_3" varstoreIndex="26" size="1" offset="0x02B5" default="0x02" CurrentVal="0x02"/>
		<knob  setupType="ReadOnly" name="PchI2cSensorDevicePort_0" varstoreIndex="26" size="1" offset="0x02B2" default="0x00" CurrentVal="0x00"/>
		<knob  setupType="ReadOnly" name="PchSpiSensorDevicePort_8" varstoreIndex="26" size="1" offset="0x02CC" default="0x01" CurrentVal="0x01"/>
		<knob  setupType="ReadOnly" name="EnableSen1ParticipantSupport" varstoreIndex="26" size="1" offset="0x03FB" default="0x00" CurrentVal="0x00"/>
		<knob  setupType="ReadOnly" name="WWANEnable" varstoreIndex="26" size="1" offset="0x0549" default="0x00" CurrentVal="0x00"/>
		<knob  setupType="ReadOnly" name="ItpxdpMuxSupport" varstoreIndex="26" size="1" offset="0x055E" default="0x00" CurrentVal="0x00"/>
		<knob  setupType="ReadOnly" name="EpiDeviceSupport" varstoreIndex="26" size="1" offset="0x0560" default="0x00" CurrentVal="0x00"/>
		<knob  setupType="ReadOnly" name="PowermeterDeviceSupport" varstoreIndex="26" size="1" offset="0x0590" default="0x01" CurrentVal="0x01"/>
		<knob  setupType="ReadOnly" name="Rtd3ZpoddSupport" varstoreIndex="26" size="1" offset="0x0449" default="0x01" CurrentVal="0x01"/>
		<knob  setupType="ReadOnly" name="TbtSetupFormSupport" varstoreIndex="26" size="1" offset="0x04FE" default="0x01" CurrentVal="0x01"/>
		<knob  setupType="ReadOnly" name="TbtSetupDTbtPegTypeSupport" varstoreIndex="26" size="1" offset="0x04FF" default="0x01" CurrentVal="0x01"/>
		<knob  setupType="ReadOnly" name="SafModeDisableBiosGuard" varstoreIndex="27" size="1" offset="0x022C" default="0x00" CurrentVal="0x00"/>
		<knob  setupType="ReadOnly" name="GtDid" varstoreIndex="28" size="2" offset="0x0038" default="0x3E9B" CurrentVal="0x3E9B"/>
		<knob  setupType="ReadOnly" name="MeImageType" varstoreIndex="29" size="1" offset="0x0002" default="0x03" CurrentVal="0x03"/>
		<knob  setupType="ReadOnly" name="MeFirmwareInfo" varstoreIndex="29" size="1" offset="0x0001" default="0x00" CurrentVal="0x00"/>
		<knob  setupType="ReadOnly" name="UnconfigOnRtcAvailable" varstoreIndex="29" size="1" offset="0x0011" default="0x01" CurrentVal="0x01"/>
		<knob  setupType="ReadOnly" name="EyeRiverAvailable" varstoreIndex="29" size="1" offset="0x0030" default="0x00" CurrentVal="0x00"/>
		<knob  setupType="ReadOnly" name="ShowProfile" varstoreIndex="30" size="1" offset="0x0005" default="0x00" CurrentVal="0x00"/>
		<knob  setupType="ReadOnly" name="AllowAdvancedOptions" varstoreIndex="30" size="1" offset="0x0007" default="0x01" CurrentVal="0x01"/>
		<knob  setupType="ReadOnly" name="ShowFrequency" varstoreIndex="30" size="1" offset="0x0003" default="0x01" CurrentVal="0x01"/>
		<knob  setupType="ReadOnly" name="ShowSpread" varstoreIndex="30" size="1" offset="0x0004" default="0x01" CurrentVal="0x01"/>
	</biosknobs>
</SYSTEM>
