// Seed: 1735990265
module module_0 (
    output tri0 id_0,
    input tri0 id_1,
    output supply1 id_2,
    input uwire id_3,
    output supply1 id_4,
    input tri1 id_5,
    input supply0 id_6,
    input supply0 id_7,
    output tri0 id_8,
    output wor id_9,
    output wand id_10
);
  assign module_1.id_3 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd33,
    parameter id_5 = 32'd87
) (
    output wire  id_0,
    input  uwire id_1,
    input  uwire _id_2,
    input  uwire id_3,
    output wor   id_4,
    input  wand  _id_5
);
  wire id_7;
  module_0 modCall_1 (
      id_4,
      id_3,
      id_4,
      id_1,
      id_4,
      id_1,
      id_3,
      id_1,
      id_4,
      id_0,
      id_4
  );
  logic [id_5 : id_2] id_8;
  ;
endmodule
