 
open_project -reset {{ hls_project_name }}
set_top {{ hls_top }}
add_files {{ hls_file_name }}  -cflags "-std=c++0x"

open_solution -reset "solution1"
set_part {xc7z020clg484-1} -tool vivado
create_clock -period {{ hls_freq }}MHz

# csim_design

csynth_design
export_design -format ip_catalog -version "1.0"

exit
