// Seed: 4185923857
module module_0 (
    output id_0,
    output id_1,
    output id_2,
    output logic id_3,
    input logic id_4,
    input reg id_5,
    input id_6,
    input id_7,
    input id_8,
    input id_9,
    input id_10,
    input id_11,
    output id_12,
    input logic id_13,
    input logic id_14,
    input id_15,
    output id_16,
    output logic id_17,
    input id_18,
    output id_19
);
  type_28(
      1, 1'b0, id_4 + 1'b0 - 1'd0, id_5
  );
  assign id_0 = id_10(1, id_10);
  logic id_20;
  reg   id_21;
  always @(negedge id_7) begin
    wait (1'b0);
    #1;
    id_21 <= id_5;
  end
endmodule
