\doxysection{Class List}
Here are the classes, structs, unions and interfaces with brief descriptions\+:\begin{DoxyCompactList}
\item\contentsline{section}{\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{\+\_\+\+\_\+\+DMA\+\_\+\+Handle\+Type\+Def}} \\*DMA handle Structure definition }{\pageref{struct_____d_m_a___handle_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_____s_p_i___handle_type_def}{\+\_\+\+\_\+\+SPI\+\_\+\+Handle\+Type\+Def}} \\*SPI handle Structure definition }{\pageref{struct_____s_p_i___handle_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_a_d_c___analog_w_d_g_conf_type_def}{ADC\+\_\+\+Analog\+WDGConf\+Type\+Def}} \\*ADC Configuration multi-\/mode structure definition ~\newline
 }{\pageref{struct_a_d_c___analog_w_d_g_conf_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_a_d_c___channel_conf_type_def}{ADC\+\_\+\+Channel\+Conf\+Type\+Def}} \\*ADC Configuration regular Channel structure definition }{\pageref{struct_a_d_c___channel_conf_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\+\_\+\+Common\+\_\+\+Type\+Def}} }{\pageref{struct_a_d_c___common___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_a_d_c___handle_type_def}{ADC\+\_\+\+Handle\+Type\+Def}} \\*ADC handle Structure definition }{\pageref{struct_a_d_c___handle_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_a_d_c___init_type_def}{ADC\+\_\+\+Init\+Type\+Def}} \\*ADC Init structure definition ~\newline
 }{\pageref{struct_a_d_c___init_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_a_d_c___injection_conf_type_def}{ADC\+\_\+\+Injection\+Conf\+Type\+Def}} \\*ADC Configuration injected Channel structure definition }{\pageref{struct_a_d_c___injection_conf_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_a_d_c___multi_mode_type_def}{ADC\+\_\+\+Multi\+Mode\+Type\+Def}} \\*ADC Configuration multi-\/mode structure definition ~\newline
 }{\pageref{struct_a_d_c___multi_mode_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} \\*Analog to Digital Converter ~\newline
 }{\pageref{struct_a_d_c___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{structanalogin__s}{analogin\+\_\+s}} }{\pageref{structanalogin__s}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_a_p_s_r___type}{APSR\+\_\+\+Type}} \\*Union type to access the Application Program Status Register (APSR) }{\pageref{union_a_p_s_r___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{classmbed_1_1_bus_in}{mbed\+::\+Bus\+In}} }{\pageref{classmbed_1_1_bus_in}}{}
\item\contentsline{section}{\mbox{\hyperlink{classmbed_1_1_bus_in_out}{mbed\+::\+Bus\+In\+Out}} }{\pageref{classmbed_1_1_bus_in_out}}{}
\item\contentsline{section}{\mbox{\hyperlink{classmbed_1_1_bus_out}{mbed\+::\+Bus\+Out}} }{\pageref{classmbed_1_1_bus_out}}{}
\item\contentsline{section}{\mbox{\hyperlink{classmbed_1_1_call_chain}{mbed\+::\+Call\+Chain}} }{\pageref{classmbed_1_1_call_chain}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_c_o_n_t_r_o_l___type}{CONTROL\+\_\+\+Type}} \\*Union type to access the Control Registers (CONTROL) }{\pageref{union_c_o_n_t_r_o_l___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_core_debug___type}{Core\+Debug\+\_\+\+Type}} \\*Structure type to access the Core Debug Register (Core\+Debug) }{\pageref{struct_core_debug___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_c_r_c___handle_type_def}{CRC\+\_\+\+Handle\+Type\+Def}} \\*CRC handle Structure definition }{\pageref{struct_c_r_c___handle_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_c_r_c___type_def}{CRC\+\_\+\+Type\+Def}} \\*CRC calculation unit }{\pageref{struct_c_r_c___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_d_b_g_m_c_u___type_def}{DBGMCU\+\_\+\+Type\+Def}} \\*Debug MCU }{\pageref{struct_d_b_g_m_c_u___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{classmbed_1_1_digital_in}{mbed\+::\+Digital\+In}} }{\pageref{classmbed_1_1_digital_in}}{}
\item\contentsline{section}{\mbox{\hyperlink{classmbed_1_1_digital_in_out}{mbed\+::\+Digital\+In\+Out}} }{\pageref{classmbed_1_1_digital_in_out}}{}
\item\contentsline{section}{\mbox{\hyperlink{classmbed_1_1_digital_out}{mbed\+::\+Digital\+Out}} }{\pageref{classmbed_1_1_digital_out}}{}
\item\contentsline{section}{\mbox{\hyperlink{structdirent}{dirent}} }{\pageref{structdirent}}{}
\item\contentsline{section}{\mbox{\hyperlink{classmbed_1_1_dir_handle}{mbed\+::\+Dir\+Handle}} }{\pageref{classmbed_1_1_dir_handle}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_d_m_a___init_type_def}{DMA\+\_\+\+Init\+Type\+Def}} \\*DMA Configuration Structure definition }{\pageref{struct_d_m_a___init_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \\*DMA Controller }{\pageref{struct_d_m_a___stream___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\+\_\+\+Type\+Def}} }{\pageref{struct_d_m_a___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{class_d_s1631}{DS1631}} }{\pageref{class_d_s1631}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_d_w_t___type}{DWT\+\_\+\+Type}} \\*Structure type to access the Data Watchpoint and Trace Register (DWT) }{\pageref{struct_d_w_t___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_e_x_t_i___type_def}{EXTI\+\_\+\+Type\+Def}} \\*External Interrupt/\+Event Controller }{\pageref{struct_e_x_t_i___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{classmbed_1_1_file_base}{mbed\+::\+File\+Base}} }{\pageref{classmbed_1_1_file_base}}{}
\item\contentsline{section}{\mbox{\hyperlink{classmbed_1_1_file_handle}{mbed\+::\+File\+Handle}} }{\pageref{classmbed_1_1_file_handle}}{}
\item\contentsline{section}{\mbox{\hyperlink{classmbed_1_1_file_like}{mbed\+::\+File\+Like}} }{\pageref{classmbed_1_1_file_like}}{}
\item\contentsline{section}{\mbox{\hyperlink{classmbed_1_1_file_path}{mbed\+::\+File\+Path}} }{\pageref{classmbed_1_1_file_path}}{}
\item\contentsline{section}{\mbox{\hyperlink{classmbed_1_1_file_system_like}{mbed\+::\+File\+System\+Like}} }{\pageref{classmbed_1_1_file_system_like}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_f_l_a_s_h___adv_o_b_program_init_type_def}{FLASH\+\_\+\+Adv\+OBProgram\+Init\+Type\+Def}} \\*FLASH Advanced Option Bytes Program structure definition }{\pageref{struct_f_l_a_s_h___adv_o_b_program_init_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_f_l_a_s_h___erase_init_type_def}{FLASH\+\_\+\+Erase\+Init\+Type\+Def}} \\*FLASH Erase structure definition }{\pageref{struct_f_l_a_s_h___erase_init_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_f_l_a_s_h___o_b_program_init_type_def}{FLASH\+\_\+\+OBProgram\+Init\+Type\+Def}} \\*FLASH Option Bytes Program structure definition }{\pageref{struct_f_l_a_s_h___o_b_program_init_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_f_l_a_s_h___process_type_def}{FLASH\+\_\+\+Process\+Type\+Def}} \\*FLASH handle Structure definition ~\newline
 }{\pageref{struct_f_l_a_s_h___process_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_f_l_a_s_h___type_def}{FLASH\+\_\+\+Type\+Def}} \\*FLASH Registers }{\pageref{struct_f_l_a_s_h___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{classmbed_1_1_function_pointer}{mbed\+::\+Function\+Pointer}} }{\pageref{classmbed_1_1_function_pointer}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_g_p_i_o___init_type_def}{GPIO\+\_\+\+Init\+Type\+Def}} \\*GPIO Init structure definition ~\newline
 }{\pageref{struct_g_p_i_o___init_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{structgpio__irq__s}{gpio\+\_\+irq\+\_\+s}} }{\pageref{structgpio__irq__s}}{}
\item\contentsline{section}{\mbox{\hyperlink{structgpio__t}{gpio\+\_\+t}} }{\pageref{structgpio__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \\*General Purpose I/O }{\pageref{struct_g_p_i_o___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_h_a_l___s_d___card_info_typedef}{HAL\+\_\+\+SD\+\_\+\+Card\+Info\+Typedef}} \\*SD Card information structure }{\pageref{struct_h_a_l___s_d___card_info_typedef}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_h_a_l___s_d___card_status_typedef}{HAL\+\_\+\+SD\+\_\+\+Card\+Status\+Typedef}} \\*SD Card Status returned by ACMD13 ~\newline
 }{\pageref{struct_h_a_l___s_d___card_status_typedef}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_h_a_l___s_d___c_i_d_typedef}{HAL\+\_\+\+SD\+\_\+\+CIDTypedef}} \\*Card Identification Data\+: CID Register ~\newline
 }{\pageref{struct_h_a_l___s_d___c_i_d_typedef}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_h_a_l___s_d___c_s_d_typedef}{HAL\+\_\+\+SD\+\_\+\+CSDTypedef}} \\*Card Specific Data\+: CSD Register ~\newline
 }{\pageref{struct_h_a_l___s_d___c_s_d_typedef}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_h_c_d___handle_type_def}{HCD\+\_\+\+Handle\+Type\+Def}} \\*HCD Handle Structure definition ~\newline
 }{\pageref{struct_h_c_d___handle_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_i2_c___handle_type_def}{I2\+C\+\_\+\+Handle\+Type\+Def}} \\*I2C handle Structure definition }{\pageref{struct_i2_c___handle_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_i2_c___init_type_def}{I2\+C\+\_\+\+Init\+Type\+Def}} \\*I2C Configuration Structure definition }{\pageref{struct_i2_c___init_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{structi2c__s}{i2c\+\_\+s}} }{\pageref{structi2c__s}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \\*Inter-\/integrated Circuit Interface }{\pageref{struct_i2_c___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_i2_s___handle_type_def}{I2\+S\+\_\+\+Handle\+Type\+Def}} \\*I2S handle Structure definition ~\newline
 }{\pageref{struct_i2_s___handle_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_i2_s___init_type_def}{I2\+S\+\_\+\+Init\+Type\+Def}} \\*I2S Init structure definition ~\newline
 }{\pageref{struct_i2_s___init_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{classmbed_1_1_interrupt_manager}{mbed\+::\+Interrupt\+Manager}} }{\pageref{classmbed_1_1_interrupt_manager}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_i_p_s_r___type}{IPSR\+\_\+\+Type}} \\*Union type to access the Interrupt Program Status Register (IPSR) }{\pageref{union_i_p_s_r___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_i_r_d_a___handle_type_def}{IRDA\+\_\+\+Handle\+Type\+Def}} \\*IRDA handle Structure definition ~\newline
 }{\pageref{struct_i_r_d_a___handle_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_i_r_d_a___init_type_def}{IRDA\+\_\+\+Init\+Type\+Def}} \\*IRDA Init Structure definition ~\newline
 }{\pageref{struct_i_r_d_a___init_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_i_t_m___type}{ITM\+\_\+\+Type}} \\*Structure type to access the Instrumentation Trace Macrocell Register (ITM) }{\pageref{struct_i_t_m___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_i_w_d_g___handle_type_def}{IWDG\+\_\+\+Handle\+Type\+Def}} \\*IWDG handle Structure definition ~\newline
 }{\pageref{struct_i_w_d_g___handle_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_i_w_d_g___init_type_def}{IWDG\+\_\+\+Init\+Type\+Def}} \\*IWDG Init structure definition ~\newline
 }{\pageref{struct_i_w_d_g___init_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_i_w_d_g___type_def}{IWDG\+\_\+\+Type\+Def}} \\*Independent WATCHDOG }{\pageref{struct_i_w_d_g___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{class_n_h_d__0216_h_z}{NHD\+\_\+0216\+HZ}} }{\pageref{class_n_h_d__0216_h_z}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_n_v_i_c___type}{NVIC\+\_\+\+Type}} \\*Structure type to access the Nested Vectored Interrupt Controller (NVIC) }{\pageref{struct_n_v_i_c___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_p_c_d___handle_type_def}{PCD\+\_\+\+Handle\+Type\+Def}} \\*PCD Handle Structure definition ~\newline
 }{\pageref{struct_p_c_d___handle_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_pin_map}{Pin\+Map}} }{\pageref{struct_pin_map}}{}
\item\contentsline{section}{\mbox{\hyperlink{structport__s}{port\+\_\+s}} }{\pageref{structport__s}}{}
\item\contentsline{section}{\mbox{\hyperlink{structpwmout__s}{pwmout\+\_\+s}} }{\pageref{structpwmout__s}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_p_w_r___p_v_d_type_def}{PWR\+\_\+\+PVDType\+Def}} \\*PWR PVD configuration structure definition }{\pageref{struct_p_w_r___p_v_d_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_p_w_r___type_def}{PWR\+\_\+\+Type\+Def}} \\*Power Control }{\pageref{struct_p_w_r___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_r_c_c___clk_init_type_def}{RCC\+\_\+\+Clk\+Init\+Type\+Def}} \\*RCC System, AHB and APB busses clock configuration structure definition ~\newline
 }{\pageref{struct_r_c_c___clk_init_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_r_c_c___osc_init_type_def}{RCC\+\_\+\+Osc\+Init\+Type\+Def}} \\*RCC Internal/\+External Oscillator (HSE, HSI, LSE and LSI) configuration structure definition ~\newline
 }{\pageref{struct_r_c_c___osc_init_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def}{RCC\+\_\+\+Periph\+CLKInit\+Type\+Def}} \\*RCC extended clocks structure definition ~\newline
 }{\pageref{struct_r_c_c___periph_c_l_k_init_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_r_c_c___p_l_l_i2_s_init_type_def}{RCC\+\_\+\+PLLI2\+SInit\+Type\+Def}} \\*PLLI2S Clock structure definition ~\newline
 }{\pageref{struct_r_c_c___p_l_l_i2_s_init_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def}{RCC\+\_\+\+PLLInit\+Type\+Def}} \\*RCC PLL configuration structure definition }{\pageref{struct_r_c_c___p_l_l_init_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_r_c_c___type_def}{RCC\+\_\+\+Type\+Def}} \\*Reset and Clock Control }{\pageref{struct_r_c_c___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_r_n_g___handle_type_def}{RNG\+\_\+\+Handle\+Type\+Def}} \\*RNG Handle Structure definition ~\newline
 }{\pageref{struct_r_n_g___handle_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_r_t_c___alarm_type_def}{RTC\+\_\+\+Alarm\+Type\+Def}} \\*RTC Alarm structure definition ~\newline
 }{\pageref{struct_r_t_c___alarm_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_r_t_c___date_type_def}{RTC\+\_\+\+Date\+Type\+Def}} \\*RTC Date structure definition ~\newline
 }{\pageref{struct_r_t_c___date_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_r_t_c___handle_type_def}{RTC\+\_\+\+Handle\+Type\+Def}} \\*Time Handle Structure definition ~\newline
 }{\pageref{struct_r_t_c___handle_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_r_t_c___init_type_def}{RTC\+\_\+\+Init\+Type\+Def}} \\*RTC Configuration Structure definition ~\newline
 }{\pageref{struct_r_t_c___init_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_r_t_c___tamper_type_def}{RTC\+\_\+\+Tamper\+Type\+Def}} \\*RTC Tamper structure definition ~\newline
 }{\pageref{struct_r_t_c___tamper_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_r_t_c___time_type_def}{RTC\+\_\+\+Time\+Type\+Def}} \\*RTC Time structure definition ~\newline
 }{\pageref{struct_r_t_c___time_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_r_t_c___type_def}{RTC\+\_\+\+Type\+Def}} \\*Real-\/\+Time Clock }{\pageref{struct_r_t_c___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_s_c_b___type}{SCB\+\_\+\+Type}} \\*Structure type to access the System Control Block (SCB) }{\pageref{struct_s_c_b___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_s_cn_s_c_b___type}{SCn\+SCB\+\_\+\+Type}} \\*Structure type to access the System Control and ID Register not in the SCB }{\pageref{struct_s_cn_s_c_b___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_s_d___handle_type_def}{SD\+\_\+\+Handle\+Type\+Def}} \\*SDIO Handle Structure definition ~\newline
 }{\pageref{struct_s_d___handle_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_s_d_i_o___cmd_init_type_def}{SDIO\+\_\+\+Cmd\+Init\+Type\+Def}} \\*SDIO Command Control structure }{\pageref{struct_s_d_i_o___cmd_init_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_s_d_i_o___data_init_type_def}{SDIO\+\_\+\+Data\+Init\+Type\+Def}} \\*SDIO Data Control structure }{\pageref{struct_s_d_i_o___data_init_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_s_d_i_o___init_type_def}{SDIO\+\_\+\+Init\+Type\+Def}} \\*SDMMC Configuration Structure definition ~\newline
 }{\pageref{struct_s_d_i_o___init_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_s_d_i_o___type_def}{SDIO\+\_\+\+Type\+Def}} \\*SD host Interface }{\pageref{struct_s_d_i_o___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{structserial__s}{serial\+\_\+s}} }{\pageref{structserial__s}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_s_m_a_r_t_c_a_r_d___handle_type_def}{SMARTCARD\+\_\+\+Handle\+Type\+Def}} \\*SMARTCARD handle Structure definition }{\pageref{struct_s_m_a_r_t_c_a_r_d___handle_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_s_m_a_r_t_c_a_r_d___init_type_def}{SMARTCARD\+\_\+\+Init\+Type\+Def}} \\*SMARTCARD Init Structure definition }{\pageref{struct_s_m_a_r_t_c_a_r_d___init_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_s_p_i___init_type_def}{SPI\+\_\+\+Init\+Type\+Def}} \\*SPI Configuration Structure definition ~\newline
 }{\pageref{struct_s_p_i___init_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{structspi__s}{spi\+\_\+s}} }{\pageref{structspi__s}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \\*Serial Peripheral Interface }{\pageref{struct_s_p_i___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{classmbed_1_1_stream}{mbed\+::\+Stream}} }{\pageref{classmbed_1_1_stream}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_s_y_s_c_f_g___type_def}{SYSCFG\+\_\+\+Type\+Def}} \\*System configuration controller }{\pageref{struct_s_y_s_c_f_g___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_sys_tick___type}{Sys\+Tick\+\_\+\+Type}} \\*Structure type to access the System Timer (Sys\+Tick) }{\pageref{struct_sys_tick___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{classmbed_1_1_ticker}{mbed\+::\+Ticker}} }{\pageref{classmbed_1_1_ticker}}{}
\item\contentsline{section}{\mbox{\hyperlink{structticker__event__s}{ticker\+\_\+event\+\_\+s}} }{\pageref{structticker__event__s}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_t_i_m___base___init_type_def}{TIM\+\_\+\+Base\+\_\+\+Init\+Type\+Def}} \\*TIM Time base Configuration Structure definition ~\newline
 }{\pageref{struct_t_i_m___base___init_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_t_i_m___break_dead_time_config_type_def}{TIM\+\_\+\+Break\+Dead\+Time\+Config\+Type\+Def}} \\*TIM Break and Dead time configuration Structure definition ~\newline
 }{\pageref{struct_t_i_m___break_dead_time_config_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_t_i_m___clear_input_config_type_def}{TIM\+\_\+\+Clear\+Input\+Config\+Type\+Def}} \\*Clear Input Configuration Handle Structure definition ~\newline
 }{\pageref{struct_t_i_m___clear_input_config_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_t_i_m___clock_config_type_def}{TIM\+\_\+\+Clock\+Config\+Type\+Def}} \\*Clock Configuration Handle Structure definition ~\newline
 }{\pageref{struct_t_i_m___clock_config_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_t_i_m___encoder___init_type_def}{TIM\+\_\+\+Encoder\+\_\+\+Init\+Type\+Def}} \\*TIM Encoder Configuration Structure definition ~\newline
 }{\pageref{struct_t_i_m___encoder___init_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_t_i_m___hall_sensor___init_type_def}{TIM\+\_\+\+Hall\+Sensor\+\_\+\+Init\+Type\+Def}} \\*TIM Hall sensor Configuration Structure definition ~\newline
 }{\pageref{struct_t_i_m___hall_sensor___init_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} \\*TIM Time Base Handle Structure definition ~\newline
 }{\pageref{struct_t_i_m___handle_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_t_i_m___i_c___init_type_def}{TIM\+\_\+\+IC\+\_\+\+Init\+Type\+Def}} \\*TIM Input Capture Configuration Structure definition ~\newline
 }{\pageref{struct_t_i_m___i_c___init_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_t_i_m___master_config_type_def}{TIM\+\_\+\+Master\+Config\+Type\+Def}} \\*TIM Master configuration Structure definition ~\newline
 }{\pageref{struct_t_i_m___master_config_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_t_i_m___o_c___init_type_def}{TIM\+\_\+\+OC\+\_\+\+Init\+Type\+Def}} \\*TIM Output Compare Configuration Structure definition ~\newline
 }{\pageref{struct_t_i_m___o_c___init_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_t_i_m___one_pulse___init_type_def}{TIM\+\_\+\+One\+Pulse\+\_\+\+Init\+Type\+Def}} \\*TIM One Pulse Mode Configuration Structure definition ~\newline
 }{\pageref{struct_t_i_m___one_pulse___init_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_t_i_m___slave_config_type_def}{TIM\+\_\+\+Slave\+Config\+Type\+Def}} \\*TIM Slave configuration Structure definition ~\newline
 }{\pageref{struct_t_i_m___slave_config_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \\*TIM }{\pageref{struct_t_i_m___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{classmbed_1_1_timeout}{mbed\+::\+Timeout}} }{\pageref{classmbed_1_1_timeout}}{}
\item\contentsline{section}{\mbox{\hyperlink{classmbed_1_1_timer}{mbed\+::\+Timer}} }{\pageref{classmbed_1_1_timer}}{}
\item\contentsline{section}{\mbox{\hyperlink{classmbed_1_1_timer_event}{mbed\+::\+Timer\+Event}} }{\pageref{classmbed_1_1_timer_event}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_t_p_i___type}{TPI\+\_\+\+Type}} \\*Structure type to access the Trace Port Interface Register (TPI) }{\pageref{struct_t_p_i___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_u_a_r_t___handle_type_def}{UART\+\_\+\+Handle\+Type\+Def}} \\*UART handle Structure definition ~\newline
 }{\pageref{struct_u_a_r_t___handle_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_u_a_r_t___init_type_def}{UART\+\_\+\+Init\+Type\+Def}} \\*UART Init Structure definition ~\newline
 }{\pageref{struct_u_a_r_t___init_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_u_s_a_r_t___handle_type_def}{USART\+\_\+\+Handle\+Type\+Def}} \\*USART handle Structure definition ~\newline
 }{\pageref{struct_u_s_a_r_t___handle_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_u_s_a_r_t___init_type_def}{USART\+\_\+\+Init\+Type\+Def}} \\*USART Init Structure definition ~\newline
 }{\pageref{struct_u_s_a_r_t___init_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \\*Universal Synchronous Asynchronous Receiver Transmitter }{\pageref{struct_u_s_a_r_t___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_u_s_b___o_t_g___cfg_type_def}{USB\+\_\+\+OTG\+\_\+\+Cfg\+Type\+Def}} \\*PCD Initialization Structure definition ~\newline
 }{\pageref{struct_u_s_b___o_t_g___cfg_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def}{USB\+\_\+\+OTG\+\_\+\+Device\+Type\+Def}} \\*\+\_\+\+\_\+device\+\_\+\+Registers }{\pageref{struct_u_s_b___o_t_g___device_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_u_s_b___o_t_g___e_p_type_def}{USB\+\_\+\+OTG\+\_\+\+EPType\+Def}} }{\pageref{struct_u_s_b___o_t_g___e_p_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def}{USB\+\_\+\+OTG\+\_\+\+Global\+Type\+Def}} \\*\+\_\+\+\_\+\+USB\+\_\+\+OTG\+\_\+\+Core\+\_\+register }{\pageref{struct_u_s_b___o_t_g___global_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_u_s_b___o_t_g___h_c_type_def}{USB\+\_\+\+OTG\+\_\+\+HCType\+Def}} }{\pageref{struct_u_s_b___o_t_g___h_c_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_u_s_b___o_t_g___host_channel_type_def}{USB\+\_\+\+OTG\+\_\+\+Host\+Channel\+Type\+Def}} \\*\+\_\+\+\_\+\+Host\+\_\+\+Channel\+\_\+\+Specific\+\_\+\+Registers }{\pageref{struct_u_s_b___o_t_g___host_channel_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_u_s_b___o_t_g___host_type_def}{USB\+\_\+\+OTG\+\_\+\+Host\+Type\+Def}} \\*\+\_\+\+\_\+\+Host\+\_\+\+Mode\+\_\+\+Register\+\_\+\+Structures }{\pageref{struct_u_s_b___o_t_g___host_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_u_s_b___o_t_g___i_n_endpoint_type_def}{USB\+\_\+\+OTG\+\_\+\+INEndpoint\+Type\+Def}} \\*\+\_\+\+\_\+\+IN\+\_\+\+Endpoint-\/\+Specific\+\_\+\+Register }{\pageref{struct_u_s_b___o_t_g___i_n_endpoint_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_u_s_b___o_t_g___o_u_t_endpoint_type_def}{USB\+\_\+\+OTG\+\_\+\+OUTEndpoint\+Type\+Def}} \\*\+\_\+\+\_\+\+OUT\+\_\+\+Endpoint-\/\+Specific\+\_\+\+Registers }{\pageref{struct_u_s_b___o_t_g___o_u_t_endpoint_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_w_w_d_g___handle_type_def}{WWDG\+\_\+\+Handle\+Type\+Def}} \\*WWDG handle Structure definition ~\newline
 }{\pageref{struct_w_w_d_g___handle_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_w_w_d_g___init_type_def}{WWDG\+\_\+\+Init\+Type\+Def}} \\*WWDG Init structure definition ~\newline
 }{\pageref{struct_w_w_d_g___init_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_w_w_d_g___type_def}{WWDG\+\_\+\+Type\+Def}} \\*Window WATCHDOG }{\pageref{struct_w_w_d_g___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{unionx_p_s_r___type}{x\+PSR\+\_\+\+Type}} \\*Union type to access the Special-\/\+Purpose Program Status Registers (x\+PSR) }{\pageref{unionx_p_s_r___type}}{}
\end{DoxyCompactList}
