module PC(input clk, input [9:0] adr, output reg [9:0] out);

	always @(posedge clk) begin
		if(init)
			out <= 10'd0;
		else
			out <=adr ;
	end
endmodule // PC