{"vcs1":{"timestamp_begin":1684328370.597445866, "rt":1.39, "ut":0.44, "st":0.21}}
{"vcselab":{"timestamp_begin":1684328372.078959436, "rt":1.45, "ut":0.43, "st":0.17}}
{"link":{"timestamp_begin":1684328373.604716461, "rt":0.47, "ut":0.24, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684328369.957098509}
{"VCS_COMP_START_TIME": 1684328369.957098509}
{"VCS_COMP_END_TIME": 1684328375.597925719}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330856}}
{"stitch_vcselab": {"peak_mem": 211888}}
