Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date              : Fri Feb 22 11:02:42 2019
| Host              : dyn14 running 64-bit Ubuntu 18.04.2 LTS
| Command           : report_timing_summary -max_paths 10 -file fpga_timing_summary_routed.rpt -pb fpga_timing_summary_routed.pb -rpx fpga_timing_summary_routed.rpx -warn_on_violation
| Design            : fpga
| Device            : xcku035-fbva676
| Speed File        : -2  PRODUCTION 1.25 10-29-2018
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.086        0.000                      0                68520        0.030        0.000                      0                68520        0.255        0.000                       0                 25083  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)           Period(ns)      Frequency(MHz)
-----                     ------------           ----------      --------------
clk_100mhz                {0.000 5.000}          10.000          100.000         
  clk_125mhz_mmcm_out     {0.000 4.000}          8.000           125.000         
  clk_200mhzmhz_mmcm_out  {0.000 2.500}          5.000           200.000         
sfp_mgt_refclk            {0.000 3.103}          6.206           161.134         
  qpll0outclk_out[0]      {0.000 0.097}          0.194           5156.301        
    rxoutclk_out[0]       {0.000 1.600}          3.200           312.503         
      gt_rxusrclk2_0      {0.000 3.200}          6.400           156.252         
    rxoutclk_out[1]       {0.000 1.600}          3.200           312.503         
      gt_rxusrclk2_1      {0.000 3.200}          6.400           156.252         
    txoutclk_out[0]       {0.000 1.600}          3.200           312.503         
      clk_156mhz_int      {0.000 3.200}          6.400           156.252         
  qpll0outrefclk_out[0]   {0.000 3.103}          6.206           161.134         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100mhz                                                                                                                                                                  2.000        0.000                       0                     3  
  clk_125mhz_mmcm_out           5.909        0.000                      0                  318        0.038        0.000                      0                  318        3.725        0.000                       0                   204  
  clk_200mhzmhz_mmcm_out        0.086        0.000                      0                61509        0.030        0.000                      0                61509        1.520        0.000                       0                 22110  
    rxoutclk_out[0]                                                                                                                                                         0.410        0.000                       0                     4  
      gt_rxusrclk2_0            2.018        0.000                      0                 1218        0.031        0.000                      0                 1218        0.585        0.000                       0                   736  
    rxoutclk_out[1]                                                                                                                                                         0.355        0.000                       0                     4  
      gt_rxusrclk2_1            1.621        0.000                      0                 1214        0.031        0.000                      0                 1214        0.759        0.000                       0                   731  
    txoutclk_out[0]                                                                                                                                                         0.255        0.000                       0                     5  
      clk_156mhz_int            1.458        0.000                      0                 2519        0.033        0.000                      0                 2519        0.304        0.000                       0                  1286  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group              From Clock              To Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------              ----------              --------                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**       clk_156mhz_int          clk_156mhz_int                4.350        0.000                      0                    7        0.245        0.000                      0                    7  
**async_default**       clk_200mhzmhz_mmcm_out  clk_200mhzmhz_mmcm_out        0.882        0.000                      0                 1721        0.271        0.000                      0                 1721  
**async_default**       gt_rxusrclk2_0          gt_rxusrclk2_0                4.780        0.000                      0                    7        0.312        0.000                      0                    7  
**async_default**       gt_rxusrclk2_0          gt_rxusrclk2_1                4.545        0.000                      0                    4        0.454        0.000                      0                    4  
**async_default**       gt_rxusrclk2_1          gt_rxusrclk2_1                4.521        0.000                      0                    3        0.593        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100mhz
  To Clock:  clk_100mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCE/I           n/a            1.379         10.000      8.621      BUFGCE_X0Y50     clk_100mhz_ibufg_BUFGCE_inst/I
Min Period        n/a     MMCME3_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCME3_ADV_X0Y1  clk_mmcm_inst/CLKIN1
Min Period        n/a     MMCME3_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCME3_ADV_X0Y2  clk_mmcm_inst2/CLKIN1
Low Pulse Width   Fast    MMCME3_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCME3_ADV_X0Y1  clk_mmcm_inst/CLKIN1
Low Pulse Width   Fast    MMCME3_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCME3_ADV_X0Y2  clk_mmcm_inst2/CLKIN1
Low Pulse Width   Slow    MMCME3_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCME3_ADV_X0Y1  clk_mmcm_inst/CLKIN1
Low Pulse Width   Slow    MMCME3_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCME3_ADV_X0Y2  clk_mmcm_inst2/CLKIN1
High Pulse Width  Slow    MMCME3_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCME3_ADV_X0Y1  clk_mmcm_inst/CLKIN1
High Pulse Width  Slow    MMCME3_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCME3_ADV_X0Y2  clk_mmcm_inst2/CLKIN1
High Pulse Width  Fast    MMCME3_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCME3_ADV_X0Y1  clk_mmcm_inst/CLKIN1
High Pulse Width  Fast    MMCME3_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCME3_ADV_X0Y2  clk_mmcm_inst2/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz_mmcm_out
  To Clock:  clk_125mhz_mmcm_out

Setup :            0  Failing Endpoints,  Worst Slack        5.909ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.909ns  (required time - arrival time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst/i_in_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mmcm_out rise@8.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        1.872ns  (logic 0.472ns (25.214%)  route 1.400ns (74.786%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.047ns = ( 14.047 - 8.000 ) 
    Source Clock Delay      (SCD):    6.330ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.919ns (routing 1.636ns, distribution 1.283ns)
  Clock Net Delay (Destination): 2.644ns (routing 1.503ns, distribution 1.141ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.727     3.122    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.891 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.437     3.328    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.411 r  clk_125mhz_bufg_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=202, routed)         2.919     6.330    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X86Y198        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst/i_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y198        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     6.444 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst/i_in_out_reg/Q
                         net (fo=1, routed)           0.645     7.089    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst/gtwiz_reset_tx_datapath_dly
    SLICE_X91Y201        LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.116     7.205 f  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst/FSM_sequential_sm_reset_tx[2]_i_6/O
                         net (fo=1, routed)           0.156     7.361    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst/FSM_sequential_sm_reset_tx_reg[0]_3
    SLICE_X92Y201        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.172     7.533 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst/FSM_sequential_sm_reset_tx[2]_i_3/O
                         net (fo=1, routed)           0.297     7.830    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst/FSM_sequential_sm_reset_tx[2]_i_3_n_0
    SLICE_X92Y201        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.070     7.900 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst/FSM_sequential_sm_reset_tx[2]_i_1/O
                         net (fo=3, routed)           0.302     8.202    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst_n_3
    SLICE_X91Y201        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     8.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     8.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     9.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.564    10.621    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335    10.956 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.372    11.328    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.403 r  clk_125mhz_bufg_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=202, routed)         2.644    14.047    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X91Y201        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[1]/C
                         clock pessimism              0.184    14.231    
                         clock uncertainty           -0.071    14.160    
    SLICE_X91Y201        FDRE (Setup_CFF2_SLICEL_C_CE)
                                                     -0.048    14.112    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[1]
  -------------------------------------------------------------------
                         required time                         14.112    
                         arrival time                          -8.202    
  -------------------------------------------------------------------
                         slack                                  5.909    

Slack (MET) :             5.909ns  (required time - arrival time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst/i_in_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mmcm_out rise@8.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        1.872ns  (logic 0.472ns (25.214%)  route 1.400ns (74.786%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.047ns = ( 14.047 - 8.000 ) 
    Source Clock Delay      (SCD):    6.330ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.919ns (routing 1.636ns, distribution 1.283ns)
  Clock Net Delay (Destination): 2.644ns (routing 1.503ns, distribution 1.141ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.727     3.122    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.891 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.437     3.328    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.411 r  clk_125mhz_bufg_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=202, routed)         2.919     6.330    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X86Y198        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst/i_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y198        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     6.444 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst/i_in_out_reg/Q
                         net (fo=1, routed)           0.645     7.089    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst/gtwiz_reset_tx_datapath_dly
    SLICE_X91Y201        LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.116     7.205 f  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst/FSM_sequential_sm_reset_tx[2]_i_6/O
                         net (fo=1, routed)           0.156     7.361    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst/FSM_sequential_sm_reset_tx_reg[0]_3
    SLICE_X92Y201        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.172     7.533 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst/FSM_sequential_sm_reset_tx[2]_i_3/O
                         net (fo=1, routed)           0.297     7.830    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst/FSM_sequential_sm_reset_tx[2]_i_3_n_0
    SLICE_X92Y201        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.070     7.900 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst/FSM_sequential_sm_reset_tx[2]_i_1/O
                         net (fo=3, routed)           0.302     8.202    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst_n_3
    SLICE_X91Y201        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     8.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     8.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     9.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.564    10.621    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335    10.956 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.372    11.328    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.403 r  clk_125mhz_bufg_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=202, routed)         2.644    14.047    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X91Y201        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[2]/C
                         clock pessimism              0.184    14.231    
                         clock uncertainty           -0.071    14.160    
    SLICE_X91Y201        FDRE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.048    14.112    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[2]
  -------------------------------------------------------------------
                         required time                         14.112    
                         arrival time                          -8.202    
  -------------------------------------------------------------------
                         slack                                  5.909    

Slack (MET) :             5.913ns  (required time - arrival time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst/i_in_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mmcm_out rise@8.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        1.869ns  (logic 0.472ns (25.254%)  route 1.397ns (74.746%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.047ns = ( 14.047 - 8.000 ) 
    Source Clock Delay      (SCD):    6.330ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.919ns (routing 1.636ns, distribution 1.283ns)
  Clock Net Delay (Destination): 2.644ns (routing 1.503ns, distribution 1.141ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.727     3.122    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.891 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.437     3.328    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.411 r  clk_125mhz_bufg_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=202, routed)         2.919     6.330    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X86Y198        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst/i_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y198        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     6.444 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst/i_in_out_reg/Q
                         net (fo=1, routed)           0.645     7.089    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst/gtwiz_reset_tx_datapath_dly
    SLICE_X91Y201        LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.116     7.205 f  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst/FSM_sequential_sm_reset_tx[2]_i_6/O
                         net (fo=1, routed)           0.156     7.361    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst/FSM_sequential_sm_reset_tx_reg[0]_3
    SLICE_X92Y201        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.172     7.533 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst/FSM_sequential_sm_reset_tx[2]_i_3/O
                         net (fo=1, routed)           0.297     7.830    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst/FSM_sequential_sm_reset_tx[2]_i_3_n_0
    SLICE_X92Y201        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.070     7.900 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst/FSM_sequential_sm_reset_tx[2]_i_1/O
                         net (fo=3, routed)           0.299     8.199    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst_n_3
    SLICE_X91Y201        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     8.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     8.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     9.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.564    10.621    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335    10.956 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.372    11.328    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.403 r  clk_125mhz_bufg_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=202, routed)         2.644    14.047    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X91Y201        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[0]/C
                         clock pessimism              0.184    14.231    
                         clock uncertainty           -0.071    14.160    
    SLICE_X91Y201        FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.047    14.113    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[0]
  -------------------------------------------------------------------
                         required time                         14.113    
                         arrival time                          -8.199    
  -------------------------------------------------------------------
                         slack                                  5.913    

Slack (MET) :             6.082ns  (required time - arrival time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_sat_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mmcm_out rise@8.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        1.846ns  (logic 0.664ns (35.970%)  route 1.182ns (64.030%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.048ns = ( 14.048 - 8.000 ) 
    Source Clock Delay      (SCD):    6.359ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.948ns (routing 1.636ns, distribution 1.312ns)
  Clock Net Delay (Destination): 2.645ns (routing 1.503ns, distribution 1.142ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.727     3.122    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.891 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.437     3.328    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.411 r  clk_125mhz_bufg_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=202, routed)         2.948     6.359    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X96Y203        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y203        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     6.473 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[2]/Q
                         net (fo=2, routed)           0.352     6.825    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[2]
    SLICE_X96Y202        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.172     6.997 f  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_10/O
                         net (fo=1, routed)           0.300     7.297    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_10_n_0
    SLICE_X96Y202        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.172     7.469 f  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_3/O
                         net (fo=27, routed)          0.495     7.964    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_1_n_0
    SLICE_X96Y207        LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.206     8.170 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_sat_i_1/O
                         net (fo=1, routed)           0.035     8.205    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_sat_i_1_n_0
    SLICE_X96Y207        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_sat_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     8.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     8.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     9.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.564    10.621    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335    10.956 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.372    11.328    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.403 r  clk_125mhz_bufg_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=202, routed)         2.645    14.048    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X96Y207        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_sat_reg/C
                         clock pessimism              0.250    14.298    
                         clock uncertainty           -0.071    14.227    
    SLICE_X96Y207        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060    14.287    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_sat_reg
  -------------------------------------------------------------------
                         required time                         14.287    
                         arrival time                          -8.205    
  -------------------------------------------------------------------
                         slack                                  6.082    

Slack (MET) :             6.150ns  (required time - arrival time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mmcm_out rise@8.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        1.656ns  (logic 0.458ns (27.657%)  route 1.198ns (72.343%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.033ns = ( 14.033 - 8.000 ) 
    Source Clock Delay      (SCD):    6.359ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.948ns (routing 1.636ns, distribution 1.312ns)
  Clock Net Delay (Destination): 2.630ns (routing 1.503ns, distribution 1.127ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.727     3.122    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.891 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.437     3.328    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.411 r  clk_125mhz_bufg_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=202, routed)         2.948     6.359    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X96Y203        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y203        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     6.473 f  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[2]/Q
                         net (fo=2, routed)           0.352     6.825    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[2]
    SLICE_X96Y202        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.172     6.997 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_10/O
                         net (fo=1, routed)           0.300     7.297    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_10_n_0
    SLICE_X96Y202        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.172     7.469 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_3/O
                         net (fo=27, routed)          0.546     8.015    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_1_n_0
    SLICE_X96Y206        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     8.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     8.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     9.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.564    10.621    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335    10.956 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.372    11.328    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.403 r  clk_125mhz_bufg_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=202, routed)         2.630    14.033    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X96Y206        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[24]/C
                         clock pessimism              0.251    14.283    
                         clock uncertainty           -0.071    14.212    
    SLICE_X96Y206        FDRE (Setup_AFF_SLICEL_C_CE)
                                                     -0.047    14.165    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[24]
  -------------------------------------------------------------------
                         required time                         14.165    
                         arrival time                          -8.015    
  -------------------------------------------------------------------
                         slack                                  6.150    

Slack (MET) :             6.150ns  (required time - arrival time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mmcm_out rise@8.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        1.656ns  (logic 0.458ns (27.657%)  route 1.198ns (72.343%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.033ns = ( 14.033 - 8.000 ) 
    Source Clock Delay      (SCD):    6.359ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.948ns (routing 1.636ns, distribution 1.312ns)
  Clock Net Delay (Destination): 2.630ns (routing 1.503ns, distribution 1.127ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.727     3.122    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.891 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.437     3.328    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.411 r  clk_125mhz_bufg_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=202, routed)         2.948     6.359    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X96Y203        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y203        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     6.473 f  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[2]/Q
                         net (fo=2, routed)           0.352     6.825    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[2]
    SLICE_X96Y202        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.172     6.997 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_10/O
                         net (fo=1, routed)           0.300     7.297    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_10_n_0
    SLICE_X96Y202        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.172     7.469 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_3/O
                         net (fo=27, routed)          0.546     8.015    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_1_n_0
    SLICE_X96Y206        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     8.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     8.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     9.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.564    10.621    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335    10.956 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.372    11.328    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.403 r  clk_125mhz_bufg_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=202, routed)         2.630    14.033    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X96Y206        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[25]/C
                         clock pessimism              0.251    14.283    
                         clock uncertainty           -0.071    14.212    
    SLICE_X96Y206        FDRE (Setup_BFF_SLICEL_C_CE)
                                                     -0.047    14.165    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[25]
  -------------------------------------------------------------------
                         required time                         14.165    
                         arrival time                          -8.015    
  -------------------------------------------------------------------
                         slack                                  6.150    

Slack (MET) :             6.151ns  (required time - arrival time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mmcm_out rise@8.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        1.661ns  (logic 0.458ns (27.574%)  route 1.203ns (72.426%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.039ns = ( 14.039 - 8.000 ) 
    Source Clock Delay      (SCD):    6.359ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.948ns (routing 1.636ns, distribution 1.312ns)
  Clock Net Delay (Destination): 2.636ns (routing 1.503ns, distribution 1.133ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.727     3.122    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.891 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.437     3.328    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.411 r  clk_125mhz_bufg_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=202, routed)         2.948     6.359    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X96Y203        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y203        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     6.473 f  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[2]/Q
                         net (fo=2, routed)           0.352     6.825    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[2]
    SLICE_X96Y202        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.172     6.997 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_10/O
                         net (fo=1, routed)           0.300     7.297    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_10_n_0
    SLICE_X96Y202        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.172     7.469 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_3/O
                         net (fo=27, routed)          0.551     8.020    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_1_n_0
    SLICE_X96Y205        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     8.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     8.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     9.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.564    10.621    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335    10.956 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.372    11.328    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.403 r  clk_125mhz_bufg_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=202, routed)         2.636    14.039    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X96Y205        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[20]/C
                         clock pessimism              0.251    14.289    
                         clock uncertainty           -0.071    14.218    
    SLICE_X96Y205        FDRE (Setup_EFF_SLICEL_C_CE)
                                                     -0.047    14.171    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[20]
  -------------------------------------------------------------------
                         required time                         14.171    
                         arrival time                          -8.020    
  -------------------------------------------------------------------
                         slack                                  6.151    

Slack (MET) :             6.151ns  (required time - arrival time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mmcm_out rise@8.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        1.661ns  (logic 0.458ns (27.574%)  route 1.203ns (72.426%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.039ns = ( 14.039 - 8.000 ) 
    Source Clock Delay      (SCD):    6.359ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.948ns (routing 1.636ns, distribution 1.312ns)
  Clock Net Delay (Destination): 2.636ns (routing 1.503ns, distribution 1.133ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.727     3.122    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.891 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.437     3.328    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.411 r  clk_125mhz_bufg_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=202, routed)         2.948     6.359    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X96Y203        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y203        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     6.473 f  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[2]/Q
                         net (fo=2, routed)           0.352     6.825    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[2]
    SLICE_X96Y202        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.172     6.997 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_10/O
                         net (fo=1, routed)           0.300     7.297    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_10_n_0
    SLICE_X96Y202        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.172     7.469 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_3/O
                         net (fo=27, routed)          0.551     8.020    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_1_n_0
    SLICE_X96Y205        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     8.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     8.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     9.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.564    10.621    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335    10.956 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.372    11.328    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.403 r  clk_125mhz_bufg_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=202, routed)         2.636    14.039    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X96Y205        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[21]/C
                         clock pessimism              0.251    14.289    
                         clock uncertainty           -0.071    14.218    
    SLICE_X96Y205        FDRE (Setup_FFF_SLICEL_C_CE)
                                                     -0.047    14.171    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[21]
  -------------------------------------------------------------------
                         required time                         14.171    
                         arrival time                          -8.020    
  -------------------------------------------------------------------
                         slack                                  6.151    

Slack (MET) :             6.151ns  (required time - arrival time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mmcm_out rise@8.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        1.661ns  (logic 0.458ns (27.574%)  route 1.203ns (72.426%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.039ns = ( 14.039 - 8.000 ) 
    Source Clock Delay      (SCD):    6.359ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.948ns (routing 1.636ns, distribution 1.312ns)
  Clock Net Delay (Destination): 2.636ns (routing 1.503ns, distribution 1.133ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.727     3.122    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.891 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.437     3.328    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.411 r  clk_125mhz_bufg_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=202, routed)         2.948     6.359    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X96Y203        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y203        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     6.473 f  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[2]/Q
                         net (fo=2, routed)           0.352     6.825    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[2]
    SLICE_X96Y202        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.172     6.997 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_10/O
                         net (fo=1, routed)           0.300     7.297    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_10_n_0
    SLICE_X96Y202        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.172     7.469 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_3/O
                         net (fo=27, routed)          0.551     8.020    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_1_n_0
    SLICE_X96Y205        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     8.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     8.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     9.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.564    10.621    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335    10.956 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.372    11.328    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.403 r  clk_125mhz_bufg_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=202, routed)         2.636    14.039    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X96Y205        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[22]/C
                         clock pessimism              0.251    14.289    
                         clock uncertainty           -0.071    14.218    
    SLICE_X96Y205        FDRE (Setup_GFF_SLICEL_C_CE)
                                                     -0.047    14.171    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[22]
  -------------------------------------------------------------------
                         required time                         14.171    
                         arrival time                          -8.020    
  -------------------------------------------------------------------
                         slack                                  6.151    

Slack (MET) :             6.151ns  (required time - arrival time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mmcm_out rise@8.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        1.661ns  (logic 0.458ns (27.574%)  route 1.203ns (72.426%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.039ns = ( 14.039 - 8.000 ) 
    Source Clock Delay      (SCD):    6.359ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.948ns (routing 1.636ns, distribution 1.312ns)
  Clock Net Delay (Destination): 2.636ns (routing 1.503ns, distribution 1.133ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.727     3.122    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.891 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.437     3.328    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.411 r  clk_125mhz_bufg_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=202, routed)         2.948     6.359    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X96Y203        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y203        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     6.473 f  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[2]/Q
                         net (fo=2, routed)           0.352     6.825    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[2]
    SLICE_X96Y202        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.172     6.997 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_10/O
                         net (fo=1, routed)           0.300     7.297    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_10_n_0
    SLICE_X96Y202        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.172     7.469 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_3/O
                         net (fo=27, routed)          0.551     8.020    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_1_n_0
    SLICE_X96Y205        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     8.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     8.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     9.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.564    10.621    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335    10.956 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.372    11.328    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.403 r  clk_125mhz_bufg_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=202, routed)         2.636    14.039    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X96Y205        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[23]/C
                         clock pessimism              0.251    14.289    
                         clock uncertainty           -0.071    14.218    
    SLICE_X96Y205        FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.047    14.171    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr_reg[23]
  -------------------------------------------------------------------
                         required time                         14.171    
                         arrival time                          -8.020    
  -------------------------------------------------------------------
                         slack                                  6.151    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.179ns  (logic 0.078ns (43.575%)  route 0.101ns (56.425%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.378ns
    Source Clock Delay      (SCD):    3.130ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Net Delay (Source):      1.372ns (routing 0.824ns, distribution 0.548ns)
  Clock Net Delay (Destination): 1.595ns (routing 0.919ns, distribution 0.676ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.703     1.294    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.564 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.731    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.758 r  clk_125mhz_bufg_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=202, routed)         1.372     3.130    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X91Y201        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y201        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.048     3.178 f  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[0]/Q
                         net (fo=16, routed)          0.085     3.263    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst/Q[0]
    SLICE_X92Y201        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.030     3.293 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst/gtwiz_reset_tx_done_int_i_1/O
                         net (fo=1, routed)           0.016     3.309    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst_n_0
    SLICE_X92Y201        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.821     1.750    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.543 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.209     1.752    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.783 r  clk_125mhz_bufg_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=202, routed)         1.595     3.378    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X92Y201        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/C
                         clock pessimism             -0.164     3.214    
    SLICE_X92Y201        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     3.270    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg
  -------------------------------------------------------------------
                         required time                         -3.270    
                         arrival time                           3.309    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/rxprogdivreset_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.064ns (39.024%)  route 0.100ns (60.976%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.365ns
    Source Clock Delay      (SCD):    3.133ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Net Delay (Source):      1.375ns (routing 0.824ns, distribution 0.551ns)
  Clock Net Delay (Destination): 1.582ns (routing 0.919ns, distribution 0.663ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.703     1.294    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.564 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.731    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.758 r  clk_125mhz_bufg_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=202, routed)         1.375     3.133    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X96Y207        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y207        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     3.182 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_rx_reg[0]/Q
                         net (fo=16, routed)          0.084     3.266    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/Q[0]
    SLICE_X98Y207        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.015     3.281 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/rxprogdivreset_out_i_1/O
                         net (fo=1, routed)           0.016     3.297    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst_n_2
    SLICE_X98Y207        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/rxprogdivreset_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.821     1.750    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.543 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.209     1.752    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.783 r  clk_125mhz_bufg_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=202, routed)         1.582     3.365    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X98Y207        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/rxprogdivreset_out_reg/C
                         clock pessimism             -0.164     3.201    
    SLICE_X98Y207        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     3.257    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/rxprogdivreset_out_reg
  -------------------------------------------------------------------
                         required time                         -3.257    
                         arrival time                           3.297    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_sat_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.063ns (43.151%)  route 0.083ns (56.849%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.362ns
    Source Clock Delay      (SCD):    3.120ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Net Delay (Source):      1.362ns (routing 0.824ns, distribution 0.538ns)
  Clock Net Delay (Destination): 1.579ns (routing 0.919ns, distribution 0.660ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.703     1.294    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.564 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.731    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.758 r  clk_125mhz_bufg_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=202, routed)         1.362     3.120    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X93Y208        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_sat_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y208        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     3.168 f  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_sat_reg/Q
                         net (fo=5, routed)           0.069     3.237    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_sat
    SLICE_X93Y207        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.015     3.252 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all[0]_i_1/O
                         net (fo=1, routed)           0.014     3.266    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all[0]_i_1_n_0
    SLICE_X93Y207        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.821     1.750    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.543 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.209     1.752    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.783 r  clk_125mhz_bufg_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=202, routed)         1.579     3.362    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X93Y207        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all_reg[0]/C
                         clock pessimism             -0.201     3.161    
    SLICE_X93Y207        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.056     3.217    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.217    
                         arrival time                           3.266    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/txuserrdy_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.063ns (32.308%)  route 0.132ns (67.692%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.381ns
    Source Clock Delay      (SCD):    3.130ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Net Delay (Source):      1.372ns (routing 0.824ns, distribution 0.548ns)
  Clock Net Delay (Destination): 1.598ns (routing 0.919ns, distribution 0.679ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.703     1.294    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.564 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.731    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.758 r  clk_125mhz_bufg_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=202, routed)         1.372     3.130    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X91Y201        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y201        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.048     3.178 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[0]/Q
                         net (fo=16, routed)          0.116     3.294    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/Q[0]
    SLICE_X93Y201        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.015     3.309 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/txuserrdy_out_i_1/O
                         net (fo=1, routed)           0.016     3.325    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst_n_2
    SLICE_X93Y201        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/txuserrdy_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.821     1.750    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.543 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.209     1.752    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.783 r  clk_125mhz_bufg_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=202, routed)         1.598     3.381    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X93Y201        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/txuserrdy_out_reg/C
                         clock pessimism             -0.164     3.217    
    SLICE_X93Y201        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     3.273    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/txuserrdy_out_reg
  -------------------------------------------------------------------
                         required time                         -3.273    
                         arrival time                           3.325    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_sat_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_sat_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.064ns (56.140%)  route 0.050ns (43.860%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.381ns
    Source Clock Delay      (SCD):    3.135ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Net Delay (Source):      1.377ns (routing 0.824ns, distribution 0.553ns)
  Clock Net Delay (Destination): 1.598ns (routing 0.919ns, distribution 0.679ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.703     1.294    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.564 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.731    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.758 r  clk_125mhz_bufg_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=202, routed)         1.377     3.135    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X93Y201        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_sat_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y201        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     3.184 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_sat_reg/Q
                         net (fo=3, routed)           0.035     3.219    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_sat
    SLICE_X93Y201        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.015     3.234 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_sat_i_1/O
                         net (fo=1, routed)           0.015     3.249    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_sat_i_1_n_0
    SLICE_X93Y201        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_sat_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.821     1.750    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.543 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.209     1.752    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.783 r  clk_125mhz_bufg_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=202, routed)         1.598     3.381    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X93Y201        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_sat_reg/C
                         clock pessimism             -0.241     3.140    
    SLICE_X93Y201        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     3.196    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_sat_reg
  -------------------------------------------------------------------
                         required time                         -3.196    
                         arrival time                           3.249    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_clr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_clr_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.064ns (56.140%)  route 0.050ns (43.860%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.383ns
    Source Clock Delay      (SCD):    3.134ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Net Delay (Source):      1.376ns (routing 0.824ns, distribution 0.552ns)
  Clock Net Delay (Destination): 1.600ns (routing 0.919ns, distribution 0.681ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.703     1.294    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.564 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.731    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.758 r  clk_125mhz_bufg_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=202, routed)         1.376     3.134    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X97Y207        FDSE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y207        FDSE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     3.183 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_clr_reg/Q
                         net (fo=28, routed)          0.035     3.218    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/sm_reset_rx_cdr_to_clr
    SLICE_X97Y207        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.015     3.233 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/sm_reset_rx_cdr_to_clr_i_1/O
                         net (fo=1, routed)           0.015     3.248    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst_n_1
    SLICE_X97Y207        FDSE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_clr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.821     1.750    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.543 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.209     1.752    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.783 r  clk_125mhz_bufg_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=202, routed)         1.600     3.383    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X97Y207        FDSE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_clr_reg/C
                         clock pessimism             -0.244     3.139    
    SLICE_X97Y207        FDSE (Hold_BFF_SLICEL_C_D)
                                                      0.056     3.195    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_clr_reg
  -------------------------------------------------------------------
                         required time                         -3.195    
                         arrival time                           3.248    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.064ns (56.140%)  route 0.050ns (43.860%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.375ns
    Source Clock Delay      (SCD):    3.131ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Net Delay (Source):      1.373ns (routing 0.824ns, distribution 0.549ns)
  Clock Net Delay (Destination): 1.592ns (routing 0.919ns, distribution 0.673ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.703     1.294    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.564 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.731    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.758 r  clk_125mhz_bufg_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=202, routed)         1.373     3.131    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X92Y204        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y204        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     3.180 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[5]/Q
                         net (fo=3, routed)           0.035     3.215    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg__0[5]
    SLICE_X92Y204        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.015     3.230 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr[5]_i_1/O
                         net (fo=1, routed)           0.015     3.245    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/p_0_in__0[5]
    SLICE_X92Y204        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.821     1.750    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.543 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.209     1.752    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.783 r  clk_125mhz_bufg_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=202, routed)         1.592     3.375    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X92Y204        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[5]/C
                         clock pessimism             -0.239     3.136    
    SLICE_X92Y204        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     3.192    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.192    
                         arrival time                           3.245    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/pllreset_tx_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/pllreset_tx_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.115ns  (logic 0.064ns (55.652%)  route 0.051ns (44.348%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.380ns
    Source Clock Delay      (SCD):    3.134ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Net Delay (Source):      1.376ns (routing 0.824ns, distribution 0.552ns)
  Clock Net Delay (Destination): 1.597ns (routing 0.919ns, distribution 0.678ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.703     1.294    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.564 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.731    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.758 r  clk_125mhz_bufg_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=202, routed)         1.376     3.134    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X93Y202        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/pllreset_tx_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y202        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     3.183 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/pllreset_tx_out_reg/Q
                         net (fo=2, routed)           0.035     3.218    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int
    SLICE_X93Y202        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.015     3.233 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/pllreset_tx_out_i_1/O
                         net (fo=1, routed)           0.016     3.249    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst_n_1
    SLICE_X93Y202        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/pllreset_tx_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.821     1.750    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.543 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.209     1.752    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.783 r  clk_125mhz_bufg_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=202, routed)         1.597     3.380    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X93Y202        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/pllreset_tx_out_reg/C
                         clock pessimism             -0.241     3.139    
    SLICE_X93Y202        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     3.195    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/pllreset_tx_out_reg
  -------------------------------------------------------------------
                         required time                         -3.195    
                         arrival time                           3.249    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/i_in_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtrxreset_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.115ns  (logic 0.064ns (55.652%)  route 0.051ns (44.348%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.363ns
    Source Clock Delay      (SCD):    3.125ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Net Delay (Source):      1.367ns (routing 0.824ns, distribution 0.543ns)
  Clock Net Delay (Destination): 1.580ns (routing 0.919ns, distribution 0.661ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.703     1.294    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.564 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.731    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.758 r  clk_125mhz_bufg_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=202, routed)         1.367     3.125    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X98Y207        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/i_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y207        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     3.174 f  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/i_in_out_reg/Q
                         net (fo=5, routed)           0.039     3.213    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/plllock_rx_sync
    SLICE_X98Y207        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.015     3.228 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtrxreset_out_i_1/O
                         net (fo=1, routed)           0.012     3.240    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst_n_2
    SLICE_X98Y207        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtrxreset_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.821     1.750    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.543 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.209     1.752    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.783 r  clk_125mhz_bufg_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=202, routed)         1.580     3.363    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X98Y207        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtrxreset_out_reg/C
                         clock pessimism             -0.234     3.129    
    SLICE_X98Y207        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.056     3.185    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtrxreset_out_reg
  -------------------------------------------------------------------
                         required time                         -3.185    
                         arrival time                           3.240    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_sat_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_sat_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.115ns  (logic 0.063ns (54.782%)  route 0.052ns (45.217%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.368ns
    Source Clock Delay      (SCD):    3.127ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Net Delay (Source):      1.369ns (routing 0.824ns, distribution 0.545ns)
  Clock Net Delay (Destination): 1.585ns (routing 0.919ns, distribution 0.666ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.703     1.294    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.564 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.167     1.731    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.758 r  clk_125mhz_bufg_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=202, routed)         1.369     3.127    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X91Y202        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_sat_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y202        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     3.175 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_sat_reg/Q
                         net (fo=7, routed)           0.036     3.211    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_sat
    SLICE_X91Y202        LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.015     3.226 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_sat_i_1/O
                         net (fo=1, routed)           0.016     3.242    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_sat_i_1_n_0
    SLICE_X91Y202        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_sat_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.821     1.750    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.543 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.209     1.752    clk_125mhz_mmcm_out
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.783 r  clk_125mhz_bufg_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=202, routed)         1.585     3.368    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X91Y202        FDRE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_sat_reg/C
                         clock pessimism             -0.237     3.131    
    SLICE_X91Y202        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.056     3.187    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_sat_reg
  -------------------------------------------------------------------
                         required time                         -3.187    
                         arrival time                           3.242    
  -------------------------------------------------------------------
                         slack                                  0.055    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_125mhz_mmcm_out
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_mmcm_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCE/I            n/a            1.379         8.000       6.621      BUFGCE_X0Y24     clk_125mhz_bufg_inst/I
Min Period        n/a     MMCME3_ADV/CLKOUT0  n/a            1.071         8.000       6.929      MMCME3_ADV_X0Y1  clk_mmcm_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.550         8.000       7.450      SLICE_X96Y202    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_meta_reg/C
Min Period        n/a     FDRE/C              n/a            0.550         8.000       7.450      SLICE_X96Y207    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_out_reg/C
Min Period        n/a     FDRE/C              n/a            0.550         8.000       7.450      SLICE_X96Y202    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_sync1_reg/C
Min Period        n/a     FDRE/C              n/a            0.550         8.000       7.450      SLICE_X96Y202    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_sync2_reg/C
Min Period        n/a     FDRE/C              n/a            0.550         8.000       7.450      SLICE_X96Y202    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_sync3_reg/C
Min Period        n/a     FDRE/C              n/a            0.550         8.000       7.450      SLICE_X91Y190    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst/i_in_meta_reg/C
Min Period        n/a     FDRE/C              n/a            0.550         8.000       7.450      SLICE_X91Y195    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst/i_in_out_reg/C
Min Period        n/a     FDRE/C              n/a            0.550         8.000       7.450      SLICE_X91Y190    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst/i_in_sync1_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         4.000       3.725      SLICE_X92Y202    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst/i_in_out_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.275         4.000       3.725      SLICE_X100Y202   sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_meta_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.275         4.000       3.725      SLICE_X100Y202   sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_sync1_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.275         4.000       3.725      SLICE_X100Y202   sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_sync2_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.275         4.000       3.725      SLICE_X100Y202   sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_sync3_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         4.000       3.725      SLICE_X96Y207    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_out_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         4.000       3.725      SLICE_X96Y207    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_out_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         4.000       3.725      SLICE_X91Y190    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst/i_in_meta_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         4.000       3.725      SLICE_X91Y195    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst/i_in_out_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         4.000       3.725      SLICE_X91Y195    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst/i_in_out_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         4.000       3.725      SLICE_X91Y190    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst/i_in_meta_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         4.000       3.725      SLICE_X91Y190    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst/i_in_sync1_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         4.000       3.725      SLICE_X91Y190    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst/i_in_sync2_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         4.000       3.725      SLICE_X91Y190    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst/i_in_sync3_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         4.000       3.725      SLICE_X99Y209    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[1].bit_synchronizer_rxresetdone_inst/i_in_out_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         4.000       3.725      SLICE_X92Y200    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[1].bit_synchronizer_txresetdone_inst/i_in_meta_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         4.000       3.725      SLICE_X92Y200    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[1].bit_synchronizer_txresetdone_inst/i_in_meta_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         4.000       3.725      SLICE_X92Y200    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[1].bit_synchronizer_txresetdone_inst/i_in_out_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         4.000       3.725      SLICE_X92Y200    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[1].bit_synchronizer_txresetdone_inst/i_in_sync1_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         4.000       3.725      SLICE_X92Y200    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[1].bit_synchronizer_txresetdone_inst/i_in_sync1_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_200mhzmhz_mmcm_out
  To Clock:  clk_200mhzmhz_mmcm_out

Setup :            0  Failing Endpoints,  Worst Slack        0.086ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.086ns  (required time - arrival time)
  Source:                 core_inst/sys/interconnect/axi_addr_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/sys/genblk1[9].RISCV/axi_ram_rd_if_inst/read_addr_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhzmhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhzmhz_mmcm_out rise@5.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        4.675ns  (logic 0.573ns (12.257%)  route 4.102ns (87.743%))
  Logic Levels:           2  (CARRY8=1 LUT3=1)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.841ns = ( 10.841 - 5.000 ) 
    Source Clock Delay      (SCD):    6.182ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.975ns (routing 1.481ns, distribution 1.494ns)
  Clock Net Delay (Destination): 2.622ns (routing 1.360ns, distribution 1.262ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.557     2.952    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.721 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.403     3.124    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.207 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=22108, routed)       2.975     6.182    core_inst/sys/interconnect/clk_200mhzmhz_int
    SLICE_X69Y156        FDRE                                         r  core_inst/sys/interconnect/axi_addr_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y156        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     6.296 r  core_inst/sys/interconnect/axi_addr_reg_reg[12]/Q
                         net (fo=48, routed)          4.061    10.357    core_inst/sys/genblk1[9].RISCV/axi_ram_rd_if_inst/read_addr_reg_reg[15]_2[10]
    SLICE_X54Y52         LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.173    10.530 r  core_inst/sys/genblk1[9].RISCV/axi_ram_rd_if_inst/i__carry__0_i_4__18/O
                         net (fo=1, routed)           0.000    10.530    core_inst/sys/genblk1[9].RISCV/axi_ram_rd_if_inst/i__carry__0_i_4__18_n_0
    SLICE_X54Y52         CARRY8 (Prop_CARRY8_SLICEL_S[4]_O[7])
                                                      0.286    10.816 r  core_inst/sys/genblk1[9].RISCV/axi_ram_rd_if_inst/read_addr_next_inferred__0/i__carry__0/O[7]
                         net (fo=1, routed)           0.041    10.857    core_inst/sys/genblk1[9].RISCV/axi_ram_rd_if_inst/read_addr_next_inferred__0/i__carry__0_n_8
    SLICE_X54Y52         FDRE                                         r  core_inst/sys/genblk1[9].RISCV/axi_ram_rd_if_inst/read_addr_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      5.000     5.000 r  
    D18                                               0.000     5.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     5.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     5.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.407     7.464    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     7.799 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.345     8.144    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.219 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=22108, routed)       2.622    10.841    core_inst/sys/genblk1[9].RISCV/axi_ram_rd_if_inst/clk_200mhzmhz_int
    SLICE_X54Y52         FDRE                                         r  core_inst/sys/genblk1[9].RISCV/axi_ram_rd_if_inst/read_addr_reg_reg[15]/C
                         clock pessimism              0.109    10.950    
                         clock uncertainty           -0.067    10.883    
    SLICE_X54Y52         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.060    10.943    core_inst/sys/genblk1[9].RISCV/axi_ram_rd_if_inst/read_addr_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         10.943    
                         arrival time                         -10.857    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.110ns  (required time - arrival time)
  Source:                 core_inst/sys/genblk1[12].RISCV/core/dmem/mem_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/sys/genblk1[12].RISCV/core/core/decode_to_execute_RS1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhzmhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhzmhz_mmcm_out rise@5.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        4.432ns  (logic 1.797ns (40.546%)  route 2.635ns (59.454%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.882ns = ( 10.882 - 5.000 ) 
    Source Clock Delay      (SCD):    6.441ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.234ns (routing 1.481ns, distribution 1.753ns)
  Clock Net Delay (Destination): 2.663ns (routing 1.360ns, distribution 1.303ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.557     2.952    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.721 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.403     3.124    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.207 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=22108, routed)       3.234     6.441    core_inst/sys/genblk1[12].RISCV/core/dmem/clk_200mhzmhz_int
    RAMB36_X5Y21         RAMB36E2                                     r  core_inst/sys/genblk1[12].RISCV/core/dmem/mem_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y21         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[7])
                                                      1.349     7.790 r  core_inst/sys/genblk1[12].RISCV/core/dmem/mem_reg_0/DOUTADOUT[7]
                         net (fo=2, routed)           1.125     8.915    core_inst/sys/genblk1[12].RISCV/core/dmem/mem_reg_0_0[7]
    SLICE_X55Y102        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.073     8.988 r  core_inst/sys/genblk1[12].RISCV/core/dmem/i___24_i_7__11/O
                         net (fo=1, routed)           0.276     9.264    core_inst/sys/genblk1[12].RISCV/core/core/p_0_in_0[0]
    SLICE_X55Y106        LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.043     9.307 r  core_inst/sys/genblk1[12].RISCV/core/core/i___24_i_3__11/O
                         net (fo=2, routed)           0.154     9.461    core_inst/sys/genblk1[12].RISCV/core_n_348
    SLICE_X55Y109        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.133     9.594 r  core_inst/sys/genblk1[12].RISCV/i___24/O
                         net (fo=9, routed)           0.258     9.852    core_inst/sys/genblk1[12].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[15]_0
    SLICE_X54Y110        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.041     9.893 r  core_inst/sys/genblk1[12].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA[31]_i_2__11/O
                         net (fo=16, routed)          0.331    10.224    core_inst/sys/genblk1[12].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA[31]_i_2__11_n_0
    SLICE_X52Y112        LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.043    10.267 r  core_inst/sys/genblk1[12].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA[31]_i_1__11/O
                         net (fo=3, routed)           0.462    10.729    core_inst/sys/genblk1[12].RISCV/core/core/_zz_71_[31]
    SLICE_X54Y120        LUT5 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.115    10.844 r  core_inst/sys/genblk1[12].RISCV/core/core/decode_to_execute_RS1[31]_i_1__11/O
                         net (fo=1, routed)           0.029    10.873    core_inst/sys/genblk1[12].RISCV/core/core/decode_RS1__0[31]
    SLICE_X54Y120        FDRE                                         r  core_inst/sys/genblk1[12].RISCV/core/core/decode_to_execute_RS1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      5.000     5.000 r  
    D18                                               0.000     5.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     5.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     5.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.407     7.464    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     7.799 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.345     8.144    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.219 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=22108, routed)       2.663    10.882    core_inst/sys/genblk1[12].RISCV/core/core/clk_200mhzmhz_int
    SLICE_X54Y120        FDRE                                         r  core_inst/sys/genblk1[12].RISCV/core/core/decode_to_execute_RS1_reg[31]/C
                         clock pessimism              0.109    10.991    
                         clock uncertainty           -0.067    10.924    
    SLICE_X54Y120        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.059    10.983    core_inst/sys/genblk1[12].RISCV/core/core/decode_to_execute_RS1_reg[31]
  -------------------------------------------------------------------
                         required time                         10.983    
                         arrival time                         -10.873    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.112ns  (required time - arrival time)
  Source:                 core_inst/sys/interconnect/axi_addr_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/sys/genblk1[9].RISCV/axi_ram_rd_if_inst/read_addr_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhzmhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhzmhz_mmcm_out rise@5.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        4.649ns  (logic 0.549ns (11.809%)  route 4.100ns (88.191%))
  Logic Levels:           2  (CARRY8=1 LUT3=1)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.841ns = ( 10.841 - 5.000 ) 
    Source Clock Delay      (SCD):    6.182ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.975ns (routing 1.481ns, distribution 1.494ns)
  Clock Net Delay (Destination): 2.622ns (routing 1.360ns, distribution 1.262ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.557     2.952    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.721 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.403     3.124    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.207 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=22108, routed)       2.975     6.182    core_inst/sys/interconnect/clk_200mhzmhz_int
    SLICE_X69Y156        FDRE                                         r  core_inst/sys/interconnect/axi_addr_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y156        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     6.296 r  core_inst/sys/interconnect/axi_addr_reg_reg[12]/Q
                         net (fo=48, routed)          4.061    10.357    core_inst/sys/genblk1[9].RISCV/axi_ram_rd_if_inst/read_addr_reg_reg[15]_2[10]
    SLICE_X54Y52         LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.173    10.530 r  core_inst/sys/genblk1[9].RISCV/axi_ram_rd_if_inst/i__carry__0_i_4__18/O
                         net (fo=1, routed)           0.000    10.530    core_inst/sys/genblk1[9].RISCV/axi_ram_rd_if_inst/i__carry__0_i_4__18_n_0
    SLICE_X54Y52         CARRY8 (Prop_CARRY8_SLICEL_S[4]_O[6])
                                                      0.262    10.792 r  core_inst/sys/genblk1[9].RISCV/axi_ram_rd_if_inst/read_addr_next_inferred__0/i__carry__0/O[6]
                         net (fo=1, routed)           0.039    10.831    core_inst/sys/genblk1[9].RISCV/axi_ram_rd_if_inst/read_addr_next_inferred__0/i__carry__0_n_9
    SLICE_X54Y52         FDRE                                         r  core_inst/sys/genblk1[9].RISCV/axi_ram_rd_if_inst/read_addr_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      5.000     5.000 r  
    D18                                               0.000     5.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     5.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     5.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.407     7.464    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     7.799 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.345     8.144    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.219 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=22108, routed)       2.622    10.841    core_inst/sys/genblk1[9].RISCV/axi_ram_rd_if_inst/clk_200mhzmhz_int
    SLICE_X54Y52         FDRE                                         r  core_inst/sys/genblk1[9].RISCV/axi_ram_rd_if_inst/read_addr_reg_reg[14]/C
                         clock pessimism              0.109    10.950    
                         clock uncertainty           -0.067    10.883    
    SLICE_X54Y52         FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.060    10.943    core_inst/sys/genblk1[9].RISCV/axi_ram_rd_if_inst/read_addr_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         10.943    
                         arrival time                         -10.831    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.134ns  (required time - arrival time)
  Source:                 core_inst/sys/interconnect/m_axi_wdata_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/sys/genblk1[8].RISCV/core/imem/mem_reg_0/DINADIN[15]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhzmhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhzmhz_mmcm_out rise@5.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        4.566ns  (logic 0.114ns (2.497%)  route 4.452ns (97.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.101ns = ( 11.101 - 5.000 ) 
    Source Clock Delay      (SCD):    6.163ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.956ns (routing 1.481ns, distribution 1.475ns)
  Clock Net Delay (Destination): 2.882ns (routing 1.360ns, distribution 1.522ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.557     2.952    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.721 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.403     3.124    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.207 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=22108, routed)       2.956     6.163    core_inst/sys/interconnect/clk_200mhzmhz_int
    SLICE_X69Y109        FDRE                                         r  core_inst/sys/interconnect/m_axi_wdata_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y109        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     6.277 r  core_inst/sys/interconnect/m_axi_wdata_reg_reg[15]/Q
                         net (fo=16, routed)          4.452    10.729    core_inst/sys/genblk1[8].RISCV/core/imem/p_1_in[15]
    RAMB36_X4Y18         RAMB36E2                                     r  core_inst/sys/genblk1[8].RISCV/core/imem/mem_reg_0/DINADIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      5.000     5.000 r  
    D18                                               0.000     5.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     5.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     5.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.407     7.464    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     7.799 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.345     8.144    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.219 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=22108, routed)       2.882    11.101    core_inst/sys/genblk1[8].RISCV/core/imem/clk_200mhzmhz_int
    RAMB36_X4Y18         RAMB36E2                                     r  core_inst/sys/genblk1[8].RISCV/core/imem/mem_reg_0/CLKARDCLK
                         clock pessimism              0.175    11.275    
                         clock uncertainty           -0.067    11.209    
    RAMB36_X4Y18         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[15])
                                                     -0.346    10.863    core_inst/sys/genblk1[8].RISCV/core/imem/mem_reg_0
  -------------------------------------------------------------------
                         required time                         10.863    
                         arrival time                         -10.729    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.136ns  (required time - arrival time)
  Source:                 core_inst/sys/genblk1[5].RISCV/core/dmem/mem_reg_6/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/sys/genblk1[5].RISCV/core/core/decode_to_execute_RS1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhzmhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhzmhz_mmcm_out rise@5.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        4.409ns  (logic 1.902ns (43.139%)  route 2.507ns (56.861%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.865ns = ( 10.865 - 5.000 ) 
    Source Clock Delay      (SCD):    6.491ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.284ns (routing 1.481ns, distribution 1.803ns)
  Clock Net Delay (Destination): 2.646ns (routing 1.360ns, distribution 1.286ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.557     2.952    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.721 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.403     3.124    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.207 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=22108, routed)       3.284     6.491    core_inst/sys/genblk1[5].RISCV/core/dmem/clk_200mhzmhz_int
    RAMB36_X5Y28         RAMB36E2                                     r  core_inst/sys/genblk1[5].RISCV/core/dmem/mem_reg_6/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y28         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[6])
                                                      1.383     7.874 r  core_inst/sys/genblk1[5].RISCV/core/dmem/mem_reg_6/DOUTADOUT[6]
                         net (fo=2, routed)           0.639     8.513    core_inst/sys/genblk1[5].RISCV/core/dmem/mem_reg_6_0[6]
    SLICE_X47Y155        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.172     8.685 r  core_inst/sys/genblk1[5].RISCV/core/dmem/memory_to_writeBack_REGFILE_WRITE_DATA[22]_i_3__4/O
                         net (fo=1, routed)           0.923     9.608    core_inst/sys/genblk1[5].RISCV/core/dmem/p_0_in_0[22]
    SLICE_X53Y145        LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.095     9.703 r  core_inst/sys/genblk1[5].RISCV/core/dmem/memory_to_writeBack_REGFILE_WRITE_DATA[22]_i_2__4/O
                         net (fo=2, routed)           0.446    10.149    core_inst/sys/genblk1[5].RISCV/core/core/dmem_read_data[6]
    SLICE_X57Y150        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.137    10.286 r  core_inst/sys/genblk1[5].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA[6]_i_1__4/O
                         net (fo=3, routed)           0.469    10.755    core_inst/sys/genblk1[5].RISCV/core/core/_zz_71_[6]
    SLICE_X50Y147        LUT5 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.115    10.870 r  core_inst/sys/genblk1[5].RISCV/core/core/decode_to_execute_RS1[6]_i_1__4/O
                         net (fo=1, routed)           0.030    10.900    core_inst/sys/genblk1[5].RISCV/core/core/decode_RS1__0[6]
    SLICE_X50Y147        FDRE                                         r  core_inst/sys/genblk1[5].RISCV/core/core/decode_to_execute_RS1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      5.000     5.000 r  
    D18                                               0.000     5.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     5.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     5.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.407     7.464    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     7.799 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.345     8.144    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.219 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=22108, routed)       2.646    10.865    core_inst/sys/genblk1[5].RISCV/core/core/clk_200mhzmhz_int
    SLICE_X50Y147        FDRE                                         r  core_inst/sys/genblk1[5].RISCV/core/core/decode_to_execute_RS1_reg[6]/C
                         clock pessimism              0.179    11.044    
                         clock uncertainty           -0.067    10.977    
    SLICE_X50Y147        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.059    11.036    core_inst/sys/genblk1[5].RISCV/core/core/decode_to_execute_RS1_reg[6]
  -------------------------------------------------------------------
                         required time                         11.036    
                         arrival time                         -10.900    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (required time - arrival time)
  Source:                 core_inst/sys/interconnect/m_axi_wdata_reg_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/sys/genblk1[11].RISCV/core/imem/mem_reg_1/DINADIN[20]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhzmhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhzmhz_mmcm_out rise@5.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        4.561ns  (logic 0.114ns (2.499%)  route 4.447ns (97.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.121ns = ( 11.121 - 5.000 ) 
    Source Clock Delay      (SCD):    6.179ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.972ns (routing 1.481ns, distribution 1.491ns)
  Clock Net Delay (Destination): 2.902ns (routing 1.360ns, distribution 1.542ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.557     2.952    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.721 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.403     3.124    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.207 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=22108, routed)       2.972     6.179    core_inst/sys/interconnect/clk_200mhzmhz_int
    SLICE_X69Y118        FDRE                                         r  core_inst/sys/interconnect/m_axi_wdata_reg_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y118        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     6.293 r  core_inst/sys/interconnect/m_axi_wdata_reg_reg[52]/Q
                         net (fo=16, routed)          4.447    10.740    core_inst/sys/genblk1[11].RISCV/core/imem/p_1_in[52]
    RAMB36_X4Y12         RAMB36E2                                     r  core_inst/sys/genblk1[11].RISCV/core/imem/mem_reg_1/DINADIN[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      5.000     5.000 r  
    D18                                               0.000     5.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     5.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     5.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.407     7.464    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     7.799 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.345     8.144    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.219 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=22108, routed)       2.902    11.121    core_inst/sys/genblk1[11].RISCV/core/imem/clk_200mhzmhz_int
    RAMB36_X4Y12         RAMB36E2                                     r  core_inst/sys/genblk1[11].RISCV/core/imem/mem_reg_1/CLKARDCLK
                         clock pessimism              0.175    11.295    
                         clock uncertainty           -0.067    11.229    
    RAMB36_X4Y12         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[20])
                                                     -0.352    10.877    core_inst/sys/genblk1[11].RISCV/core/imem/mem_reg_1
  -------------------------------------------------------------------
                         required time                         10.877    
                         arrival time                         -10.740    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.140ns  (required time - arrival time)
  Source:                 core_inst/sys/interconnect/axi_addr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/sys/genblk1[2].RISCV/axi_ram_rd_if_inst/read_addr_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhzmhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhzmhz_mmcm_out rise@5.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        4.646ns  (logic 0.836ns (17.994%)  route 3.810ns (82.006%))
  Logic Levels:           3  (CARRY8=2 LUT4=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.870ns = ( 10.870 - 5.000 ) 
    Source Clock Delay      (SCD):    6.186ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.979ns (routing 1.481ns, distribution 1.498ns)
  Clock Net Delay (Destination): 2.651ns (routing 1.360ns, distribution 1.291ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.557     2.952    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.721 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.403     3.124    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.207 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=22108, routed)       2.979     6.186    core_inst/sys/interconnect/clk_200mhzmhz_int
    SLICE_X74Y156        FDRE                                         r  core_inst/sys/interconnect/axi_addr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y156        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     6.301 r  core_inst/sys/interconnect/axi_addr_reg_reg[0]/Q
                         net (fo=32, routed)          3.742    10.043    core_inst/sys/genblk1[2].RISCV/write_addr_reg_reg[15]_0[0]
    SLICE_X73Y65         LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.185    10.228 r  core_inst/sys/genblk1[2].RISCV/i__carry_i_9__0/O
                         net (fo=1, routed)           0.000    10.228    core_inst/sys/genblk1[2].RISCV/axi_ram_rd_if_inst/S[0]
    SLICE_X73Y65         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.350    10.578 r  core_inst/sys/genblk1[2].RISCV/axi_ram_rd_if_inst/read_addr_next_inferred__0/i__carry/CO[7]
                         net (fo=1, routed)           0.027    10.605    core_inst/sys/genblk1[2].RISCV/axi_ram_rd_if_inst/read_addr_next_inferred__0/i__carry_n_0
    SLICE_X73Y66         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.186    10.791 r  core_inst/sys/genblk1[2].RISCV/axi_ram_rd_if_inst/read_addr_next_inferred__0/i__carry__0/O[7]
                         net (fo=1, routed)           0.041    10.832    core_inst/sys/genblk1[2].RISCV/axi_ram_rd_if_inst/read_addr_next_inferred__0/i__carry__0_n_8
    SLICE_X73Y66         FDRE                                         r  core_inst/sys/genblk1[2].RISCV/axi_ram_rd_if_inst/read_addr_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      5.000     5.000 r  
    D18                                               0.000     5.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     5.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     5.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.407     7.464    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     7.799 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.345     8.144    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.219 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=22108, routed)       2.651    10.870    core_inst/sys/genblk1[2].RISCV/axi_ram_rd_if_inst/clk_200mhzmhz_int
    SLICE_X73Y66         FDRE                                         r  core_inst/sys/genblk1[2].RISCV/axi_ram_rd_if_inst/read_addr_reg_reg[15]/C
                         clock pessimism              0.109    10.979    
                         clock uncertainty           -0.067    10.912    
    SLICE_X73Y66         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.060    10.972    core_inst/sys/genblk1[2].RISCV/axi_ram_rd_if_inst/read_addr_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         10.972    
                         arrival time                         -10.832    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.146ns  (required time - arrival time)
  Source:                 core_inst/sys/genblk1[12].RISCV/core/core/decode_to_execute_INSTRUCTION_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/sys/genblk1[12].RISCV/core/imem/mem_reg_0/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhzmhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhzmhz_mmcm_out rise@5.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        4.177ns  (logic 1.067ns (25.545%)  route 3.110ns (74.455%))
  Logic Levels:           10  (CARRY8=4 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.080ns = ( 11.080 - 5.000 ) 
    Source Clock Delay      (SCD):    6.156ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.949ns (routing 1.481ns, distribution 1.468ns)
  Clock Net Delay (Destination): 2.861ns (routing 1.360ns, distribution 1.501ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.557     2.952    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.721 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.403     3.124    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.207 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=22108, routed)       2.949     6.156    core_inst/sys/genblk1[12].RISCV/core/core/clk_200mhzmhz_int
    SLICE_X53Y114        FDRE                                         r  core_inst/sys/genblk1[12].RISCV/core/core/decode_to_execute_INSTRUCTION_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y114        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.117     6.273 r  core_inst/sys/genblk1[12].RISCV/core/core/decode_to_execute_INSTRUCTION_reg[7]/Q
                         net (fo=6, routed)           0.463     6.736    core_inst/sys/genblk1[12].RISCV/core_n_142
    SLICE_X53Y114        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.071     6.807 r  core_inst/sys/genblk1[12].RISCV/i___23/O
                         net (fo=1, routed)           0.315     7.122    core_inst/sys/genblk1[12].RISCV/core/core/mem_reg_7
    SLICE_X53Y115        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.379     7.501 r  core_inst/sys/genblk1[12].RISCV/core/core/execute_to_memory_MEMORY_ADDRESS_LOW_reg[1]_i_1__11/CO[7]
                         net (fo=1, routed)           0.027     7.528    core_inst/sys/genblk1[12].RISCV/core/core/execute_to_memory_MEMORY_ADDRESS_LOW_reg[1]_i_1__11_n_0
    SLICE_X53Y116        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     7.547 r  core_inst/sys/genblk1[12].RISCV/core/core/mem_reg_0_i_1__25/CO[7]
                         net (fo=1, routed)           0.027     7.574    core_inst/sys/genblk1[12].RISCV/core/core/mem_reg_0_i_1__25_n_0
    SLICE_X53Y117        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     7.593 r  core_inst/sys/genblk1[12].RISCV/core/core/execute_to_memory_REGFILE_WRITE_DATA_reg[23]_i_8__11/CO[7]
                         net (fo=1, routed)           0.027     7.620    core_inst/sys/genblk1[12].RISCV/core/core/execute_to_memory_REGFILE_WRITE_DATA_reg[23]_i_8__11_n_0
    SLICE_X53Y118        CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.186     7.806 r  core_inst/sys/genblk1[12].RISCV/core/core/execute_to_memory_REGFILE_WRITE_DATA_reg[31]_i_12__11/O[7]
                         net (fo=5, routed)           0.323     8.129    core_inst/sys/genblk1[12].RISCV/core/core/IBusSimplePlugin_rspJoin_rspBuffer_c/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_3__11_0[0]
    SLICE_X50Y120        LUT4 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.115     8.244 r  core_inst/sys/genblk1[12].RISCV/core/core/IBusSimplePlugin_rspJoin_rspBuffer_c/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_7__11/O
                         net (fo=1, routed)           0.252     8.496    core_inst/sys/genblk1[12].RISCV/core/core/IBusSimplePlugin_rspJoin_rspBuffer_c/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_7__11_n_0
    SLICE_X50Y125        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.040     8.536 r  core_inst/sys/genblk1[12].RISCV/core/core/IBusSimplePlugin_rspJoin_rspBuffer_c/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_3__11/O
                         net (fo=2, routed)           0.151     8.687    core_inst/sys/genblk1[12].RISCV/core/core/IBusSimplePlugin_rspJoin_rspBuffer_c/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_3__11_n_0
    SLICE_X49Y125        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.041     8.728 r  core_inst/sys/genblk1[12].RISCV/core/core/IBusSimplePlugin_rspJoin_rspBuffer_c/i___16_i_1__11/O
                         net (fo=54, routed)          0.693     9.421    core_inst/sys/genblk1[12].RISCV/core/core/IBusSimplePlugin_rspJoin_rspBuffer_c/decode_to_execute_BRANCH_CTRL_reg[1]
    SLICE_X48Y133        LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.040     9.461 r  core_inst/sys/genblk1[12].RISCV/core/core/IBusSimplePlugin_rspJoin_rspBuffer_c/i___11_i_1__13/O
                         net (fo=34, routed)          0.439     9.900    core_inst/sys/genblk1[12].RISCV/core/core/execute_to_memory_INSTRUCTION_reg[5]_0
    SLICE_X47Y142        LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.040     9.940 r  core_inst/sys/genblk1[12].RISCV/core/core/IBusSimplePlugin_fetchPc_pcReg[3]_i_1__11/O
                         net (fo=3, routed)           0.393    10.333    core_inst/sys/genblk1[12].RISCV/core/imem/addrb[0]
    RAMB36_X5Y30         RAMB36E2                                     r  core_inst/sys/genblk1[12].RISCV/core/imem/mem_reg_0/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      5.000     5.000 r  
    D18                                               0.000     5.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     5.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     5.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.407     7.464    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     7.799 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.345     8.144    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.219 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=22108, routed)       2.861    11.080    core_inst/sys/genblk1[12].RISCV/core/imem/clk_200mhzmhz_int
    RAMB36_X5Y30         RAMB36E2                                     r  core_inst/sys/genblk1[12].RISCV/core/imem/mem_reg_0/CLKBWRCLK
                         clock pessimism              0.109    11.189    
                         clock uncertainty           -0.067    11.122    
    RAMB36_X5Y30         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.643    10.479    core_inst/sys/genblk1[12].RISCV/core/imem/mem_reg_0
  -------------------------------------------------------------------
                         required time                         10.479    
                         arrival time                         -10.333    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.149ns  (required time - arrival time)
  Source:                 core_inst/sys/interconnect/m_axi_wdata_reg_reg[36]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/sys/genblk1[11].RISCV/core/dmem/mem_reg_4/DINBDIN[4]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhzmhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhzmhz_mmcm_out rise@5.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        4.539ns  (logic 0.114ns (2.512%)  route 4.425ns (97.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.067ns = ( 11.067 - 5.000 ) 
    Source Clock Delay      (SCD):    6.152ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.945ns (routing 1.481ns, distribution 1.464ns)
  Clock Net Delay (Destination): 2.848ns (routing 1.360ns, distribution 1.488ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.557     2.952    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.721 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.403     3.124    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.207 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=22108, routed)       2.945     6.152    core_inst/sys/interconnect/clk_200mhzmhz_int
    SLICE_X69Y117        FDRE                                         r  core_inst/sys/interconnect/m_axi_wdata_reg_reg[36]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y117        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.114     6.266 r  core_inst/sys/interconnect/m_axi_wdata_reg_reg[36]_rep/Q
                         net (fo=16, routed)          4.425    10.691    core_inst/sys/genblk1[11].RISCV/core/dmem/mem_reg_4_2[4]
    RAMB36_X5Y14         RAMB36E2                                     r  core_inst/sys/genblk1[11].RISCV/core/dmem/mem_reg_4/DINBDIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      5.000     5.000 r  
    D18                                               0.000     5.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     5.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     5.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.407     7.464    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     7.799 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.345     8.144    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.219 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=22108, routed)       2.848    11.067    core_inst/sys/genblk1[11].RISCV/core/dmem/clk_200mhzmhz_int
    RAMB36_X5Y14         RAMB36E2                                     r  core_inst/sys/genblk1[11].RISCV/core/dmem/mem_reg_4/CLKBWRCLK
                         clock pessimism              0.175    11.242    
                         clock uncertainty           -0.067    11.175    
    RAMB36_X5Y14         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[4])
                                                     -0.335    10.840    core_inst/sys/genblk1[11].RISCV/core/dmem/mem_reg_4
  -------------------------------------------------------------------
                         required time                         10.840    
                         arrival time                         -10.691    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.152ns  (required time - arrival time)
  Source:                 core_inst/sys/interconnect/m_axi_wdata_reg_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/sys/genblk1[10].RISCV/core/imem/mem_reg_1/DINADIN[8]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhzmhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhzmhz_mmcm_out rise@5.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        4.480ns  (logic 0.117ns (2.612%)  route 4.363ns (97.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.060ns = ( 11.060 - 5.000 ) 
    Source Clock Delay      (SCD):    6.147ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.940ns (routing 1.481ns, distribution 1.459ns)
  Clock Net Delay (Destination): 2.841ns (routing 1.360ns, distribution 1.481ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.557     2.952    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.721 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.403     3.124    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.207 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=22108, routed)       2.940     6.147    core_inst/sys/interconnect/clk_200mhzmhz_int
    SLICE_X68Y112        FDRE                                         r  core_inst/sys/interconnect/m_axi_wdata_reg_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y112        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     6.264 r  core_inst/sys/interconnect/m_axi_wdata_reg_reg[40]/Q
                         net (fo=16, routed)          4.363    10.627    core_inst/sys/genblk1[10].RISCV/core/imem/p_1_in[40]
    RAMB36_X5Y3          RAMB36E2                                     r  core_inst/sys/genblk1[10].RISCV/core/imem/mem_reg_1/DINADIN[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      5.000     5.000 r  
    D18                                               0.000     5.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     5.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     5.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.407     7.464    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     7.799 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.345     8.144    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.219 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=22108, routed)       2.841    11.060    core_inst/sys/genblk1[10].RISCV/core/imem/clk_200mhzmhz_int
    RAMB36_X5Y3          RAMB36E2                                     r  core_inst/sys/genblk1[10].RISCV/core/imem/mem_reg_1/CLKARDCLK
                         clock pessimism              0.109    11.169    
                         clock uncertainty           -0.067    11.102    
    RAMB36_X5Y3          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[8])
                                                     -0.323    10.779    core_inst/sys/genblk1[10].RISCV/core/imem/mem_reg_1
  -------------------------------------------------------------------
                         required time                         10.779    
                         arrival time                         -10.627    
  -------------------------------------------------------------------
                         slack                                  0.152    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 core_inst/sys/genblk1[0].RISCV/core/status_reg_reg[1][23]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/sys/genblk1[0].RISCV/core/stat_internal_read_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhzmhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhzmhz_mmcm_out rise@0.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.079ns (47.024%)  route 0.089ns (52.976%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.260ns
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      1.359ns (routing 0.753ns, distribution 0.606ns)
  Clock Net Delay (Destination): 1.579ns (routing 0.836ns, distribution 0.743ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.613     1.204    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.474 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.166     1.640    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.667 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=22108, routed)       1.359     3.026    core_inst/sys/genblk1[0].RISCV/core/clk_200mhzmhz_int
    SLICE_X75Y62         FDRE                                         r  core_inst/sys/genblk1[0].RISCV/core/status_reg_reg[1][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y62         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.048     3.074 r  core_inst/sys/genblk1[0].RISCV/core/status_reg_reg[1][23]/Q
                         net (fo=3, routed)           0.073     3.147    core_inst/sys/genblk1[0].RISCV/core/status_reg_reg[1]_0[23]
    SLICE_X74Y62         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.031     3.178 r  core_inst/sys/genblk1[0].RISCV/core/stat_internal_read[22]_i_1/O
                         net (fo=1, routed)           0.016     3.194    core_inst/sys/genblk1[0].RISCV/core/stat_internal_read[22]_i_1_n_0
    SLICE_X74Y62         FDRE                                         r  core_inst/sys/genblk1[0].RISCV/core/stat_internal_read_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.720     1.649    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.442 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.208     1.650    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.681 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=22108, routed)       1.579     3.260    core_inst/sys/genblk1[0].RISCV/core/clk_200mhzmhz_int
    SLICE_X74Y62         FDRE                                         r  core_inst/sys/genblk1[0].RISCV/core/stat_internal_read_reg[22]/C
                         clock pessimism             -0.152     3.108    
    SLICE_X74Y62         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.056     3.164    core_inst/sys/genblk1[0].RISCV/core/stat_internal_read_reg[22]
  -------------------------------------------------------------------
                         required time                         -3.164    
                         arrival time                           3.194    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 core_inst/sys/genblk1[13].RISCV/core/status_reg_reg[0][14]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/sys/genblk1[13].RISCV/core/stat_read_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhzmhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhzmhz_mmcm_out rise@0.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.079ns (46.471%)  route 0.091ns (53.529%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.259ns
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      1.357ns (routing 0.753ns, distribution 0.604ns)
  Clock Net Delay (Destination): 1.578ns (routing 0.836ns, distribution 0.742ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.613     1.204    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.474 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.166     1.640    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.667 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=22108, routed)       1.357     3.024    core_inst/sys/genblk1[13].RISCV/core/clk_200mhzmhz_int
    SLICE_X75Y104        FDRE                                         r  core_inst/sys/genblk1[13].RISCV/core/status_reg_reg[0][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y104        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     3.073 r  core_inst/sys/genblk1[13].RISCV/core/status_reg_reg[0][14]/Q
                         net (fo=4, routed)           0.075     3.148    core_inst/sys/genblk1[13].RISCV/core/status_reg_reg[0][47]_0[14]
    SLICE_X74Y104        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.030     3.178 r  core_inst/sys/genblk1[13].RISCV/core/stat_read[14]_i_1__12/O
                         net (fo=1, routed)           0.016     3.194    core_inst/sys/genblk1[13].RISCV/core/stat_read[14]_i_1__12_n_0
    SLICE_X74Y104        FDRE                                         r  core_inst/sys/genblk1[13].RISCV/core/stat_read_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.720     1.649    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.442 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.208     1.650    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.681 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=22108, routed)       1.578     3.259    core_inst/sys/genblk1[13].RISCV/core/clk_200mhzmhz_int
    SLICE_X74Y104        FDRE                                         r  core_inst/sys/genblk1[13].RISCV/core/stat_read_reg[14]/C
                         clock pessimism             -0.152     3.107    
    SLICE_X74Y104        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     3.163    core_inst/sys/genblk1[13].RISCV/core/stat_read_reg[14]
  -------------------------------------------------------------------
                         required time                         -3.163    
                         arrival time                           3.194    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 core_inst/sys/genblk1[14].RISCV/axi_ram_rd_if_inst/read_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/sys/genblk1[14].RISCV/axi_ram_rd_if_inst/read_count_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhzmhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhzmhz_mmcm_out rise@0.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.093ns (41.704%)  route 0.130ns (58.296%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.135ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.335ns
    Source Clock Delay      (SCD):    3.047ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Net Delay (Source):      1.380ns (routing 0.753ns, distribution 0.627ns)
  Clock Net Delay (Destination): 1.654ns (routing 0.836ns, distribution 0.818ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.613     1.204    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.474 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.166     1.640    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.667 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=22108, routed)       1.380     3.047    core_inst/sys/genblk1[14].RISCV/axi_ram_rd_if_inst/clk_200mhzmhz_int
    SLICE_X75Y127        FDRE                                         r  core_inst/sys/genblk1[14].RISCV/axi_ram_rd_if_inst/read_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y127        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.048     3.095 r  core_inst/sys/genblk1[14].RISCV/axi_ram_rd_if_inst/read_count_reg_reg[2]/Q
                         net (fo=5, routed)           0.116     3.211    core_inst/sys/genblk1[14].RISCV/axi_ram_rd_if_inst/read_count_reg_reg__0[2]
    SLICE_X76Y127        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.045     3.256 r  core_inst/sys/genblk1[14].RISCV/axi_ram_rd_if_inst/read_count_reg[3]_i_1__13/O
                         net (fo=1, routed)           0.014     3.270    core_inst/sys/genblk1[14].RISCV/axi_ram_rd_if_inst/read_count_next[3]
    SLICE_X76Y127        FDRE                                         r  core_inst/sys/genblk1[14].RISCV/axi_ram_rd_if_inst/read_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.720     1.649    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.442 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.208     1.650    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.681 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=22108, routed)       1.654     3.335    core_inst/sys/genblk1[14].RISCV/axi_ram_rd_if_inst/clk_200mhzmhz_int
    SLICE_X76Y127        FDRE                                         r  core_inst/sys/genblk1[14].RISCV/axi_ram_rd_if_inst/read_count_reg_reg[3]/C
                         clock pessimism             -0.154     3.181    
    SLICE_X76Y127        FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.056     3.237    core_inst/sys/genblk1[14].RISCV/axi_ram_rd_if_inst/read_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.237    
                         arrival time                           3.270    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 core_inst/sys/genblk1[11].RISCV/core/status_reg_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/sys/genblk1[11].RISCV/core/stat_read_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhzmhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhzmhz_mmcm_out rise@0.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.175ns  (logic 0.079ns (45.143%)  route 0.096ns (54.857%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.247ns
    Source Clock Delay      (SCD):    3.009ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      1.342ns (routing 0.753ns, distribution 0.589ns)
  Clock Net Delay (Destination): 1.566ns (routing 0.836ns, distribution 0.730ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.613     1.204    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.474 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.166     1.640    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.667 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=22108, routed)       1.342     3.009    core_inst/sys/genblk1[11].RISCV/core/clk_200mhzmhz_int
    SLICE_X54Y69         FDRE                                         r  core_inst/sys/genblk1[11].RISCV/core/status_reg_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y69         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     3.058 r  core_inst/sys/genblk1[11].RISCV/core/status_reg_reg[0][2]/Q
                         net (fo=4, routed)           0.080     3.138    core_inst/sys/genblk1[11].RISCV/core/status_reg_reg[0][47]_0[2]
    SLICE_X55Y69         LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.030     3.168 r  core_inst/sys/genblk1[11].RISCV/core/stat_read[2]_i_1__10/O
                         net (fo=1, routed)           0.016     3.184    core_inst/sys/genblk1[11].RISCV/core/stat_read[2]_i_1__10_n_0
    SLICE_X55Y69         FDRE                                         r  core_inst/sys/genblk1[11].RISCV/core/stat_read_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.720     1.649    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.442 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.208     1.650    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.681 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=22108, routed)       1.566     3.247    core_inst/sys/genblk1[11].RISCV/core/clk_200mhzmhz_int
    SLICE_X55Y69         FDRE                                         r  core_inst/sys/genblk1[11].RISCV/core/stat_read_reg[2]/C
                         clock pessimism             -0.152     3.095    
    SLICE_X55Y69         FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.056     3.151    core_inst/sys/genblk1[11].RISCV/core/stat_read_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.151    
                         arrival time                           3.184    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 core_inst/sys/controller/rx_desc_slot_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/sys/controller/trigger_fifo/mem_reg_0_31_0_13/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhzmhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhzmhz_mmcm_out rise@0.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.049ns (32.237%)  route 0.103ns (67.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.288ns
    Source Clock Delay      (SCD):    3.045ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Net Delay (Source):      1.378ns (routing 0.753ns, distribution 0.625ns)
  Clock Net Delay (Destination): 1.607ns (routing 0.836ns, distribution 0.771ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.613     1.204    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.474 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.166     1.640    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.667 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=22108, routed)       1.378     3.045    core_inst/sys/controller/clk_200mhzmhz_int
    SLICE_X71Y163        FDRE                                         r  core_inst/sys/controller/rx_desc_slot_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y163        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     3.094 r  core_inst/sys/controller/rx_desc_slot_addr_reg[1]/Q
                         net (fo=3, routed)           0.103     3.197    core_inst/sys/controller/trigger_fifo/mem_reg_0_31_0_13/DIA1
    SLICE_X71Y165        RAMD32                                       r  core_inst/sys/controller/trigger_fifo/mem_reg_0_31_0_13/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.720     1.649    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.442 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.208     1.650    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.681 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=22108, routed)       1.607     3.288    core_inst/sys/controller/trigger_fifo/mem_reg_0_31_0_13/WCLK
    SLICE_X71Y165        RAMD32                                       r  core_inst/sys/controller/trigger_fifo/mem_reg_0_31_0_13/RAMA_D1/CLK
                         clock pessimism             -0.186     3.102    
    SLICE_X71Y165        RAMD32 (Hold_A6LUT_SLICEM_CLK_I)
                                                      0.062     3.164    core_inst/sys/controller/trigger_fifo/mem_reg_0_31_0_13/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -3.164    
                         arrival time                           3.197    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 core_inst/sys/eth_dma_0/axi_dma_inst/axi_dma_wr_inst/temp_m_axi_wdata_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/sys/eth_dma_0/axi_dma_inst/axi_dma_wr_inst/m_axi_wdata_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhzmhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhzmhz_mmcm_out rise@0.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.094ns (40.171%)  route 0.140ns (59.829%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.293ns
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Net Delay (Source):      1.384ns (routing 0.753ns, distribution 0.631ns)
  Clock Net Delay (Destination): 1.612ns (routing 0.836ns, distribution 0.776ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.613     1.204    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.474 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.166     1.640    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.667 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=22108, routed)       1.384     3.051    core_inst/sys/eth_dma_0/axi_dma_inst/axi_dma_wr_inst/clk_200mhzmhz_int
    SLICE_X71Y179        FDRE                                         r  core_inst/sys/eth_dma_0/axi_dma_inst/axi_dma_wr_inst/temp_m_axi_wdata_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y179        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.048     3.099 r  core_inst/sys/eth_dma_0/axi_dma_inst/axi_dma_wr_inst/temp_m_axi_wdata_reg_reg[15]/Q
                         net (fo=1, routed)           0.124     3.223    core_inst/sys/eth_dma_0/axi_dma_inst/axi_dma_wr_inst/temp_m_axi_wdata_reg[15]
    SLICE_X71Y180        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.046     3.269 r  core_inst/sys/eth_dma_0/axi_dma_inst/axi_dma_wr_inst/m_axi_wdata_reg[15]_i_1__0/O
                         net (fo=1, routed)           0.016     3.285    core_inst/sys/eth_dma_0/axi_dma_inst/axi_dma_wr_inst/m_axi_wdata_reg[15]_i_1__0_n_0
    SLICE_X71Y180        FDRE                                         r  core_inst/sys/eth_dma_0/axi_dma_inst/axi_dma_wr_inst/m_axi_wdata_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.720     1.649    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.442 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.208     1.650    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.681 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=22108, routed)       1.612     3.293    core_inst/sys/eth_dma_0/axi_dma_inst/axi_dma_wr_inst/clk_200mhzmhz_int
    SLICE_X71Y180        FDRE                                         r  core_inst/sys/eth_dma_0/axi_dma_inst/axi_dma_wr_inst/m_axi_wdata_reg_reg[15]/C
                         clock pessimism             -0.097     3.196    
    SLICE_X71Y180        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.056     3.252    core_inst/sys/eth_dma_0/axi_dma_inst/axi_dma_wr_inst/m_axi_wdata_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -3.252    
                         arrival time                           3.285    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 core_inst/sys/genblk1[11].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/sys/genblk1[11].RISCV/core/core/RegFilePlugin_regFile_reg_r1_0_31_0_13/RAMG_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhzmhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhzmhz_mmcm_out rise@0.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.049ns (36.029%)  route 0.087ns (63.971%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.231ns
    Source Clock Delay      (SCD):    3.008ns
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Net Delay (Source):      1.341ns (routing 0.753ns, distribution 0.588ns)
  Clock Net Delay (Destination): 1.550ns (routing 0.836ns, distribution 0.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.613     1.204    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.474 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.166     1.640    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.667 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=22108, routed)       1.341     3.008    core_inst/sys/genblk1[11].RISCV/core/core/clk_200mhzmhz_int
    SLICE_X52Y62         FDCE                                         r  core_inst/sys/genblk1[11].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y62         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     3.057 r  core_inst/sys/genblk1[11].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[13]/Q
                         net (fo=5, routed)           0.087     3.144    core_inst/sys/genblk1[11].RISCV/core/core/RegFilePlugin_regFile_reg_r1_0_31_0_13/DIG1
    SLICE_X52Y63         RAMD32                                       r  core_inst/sys/genblk1[11].RISCV/core/core/RegFilePlugin_regFile_reg_r1_0_31_0_13/RAMG_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.720     1.649    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.442 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.208     1.650    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.681 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=22108, routed)       1.550     3.231    core_inst/sys/genblk1[11].RISCV/core/core/RegFilePlugin_regFile_reg_r1_0_31_0_13/WCLK
    SLICE_X52Y63         RAMD32                                       r  core_inst/sys/genblk1[11].RISCV/core/core/RegFilePlugin_regFile_reg_r1_0_31_0_13/RAMG_D1/CLK
                         clock pessimism             -0.183     3.048    
    SLICE_X52Y63         RAMD32 (Hold_G6LUT_SLICEM_CLK_I)
                                                      0.062     3.110    core_inst/sys/genblk1[11].RISCV/core/core/RegFilePlugin_regFile_reg_r1_0_31_0_13/RAMG_D1
  -------------------------------------------------------------------
                         required time                         -3.110    
                         arrival time                           3.144    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 core_inst/sys/interconnect/temp_s_axi_rdata_reg_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/sys/interconnect/s_axi_rdata_reg_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhzmhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhzmhz_mmcm_out rise@0.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.078ns (48.148%)  route 0.084ns (51.852%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.222ns
    Source Clock Delay      (SCD):    2.997ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Net Delay (Source):      1.330ns (routing 0.753ns, distribution 0.577ns)
  Clock Net Delay (Destination): 1.541ns (routing 0.836ns, distribution 0.705ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.613     1.204    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.474 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.166     1.640    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.667 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=22108, routed)       1.330     2.997    core_inst/sys/interconnect/clk_200mhzmhz_int
    SLICE_X65Y95         FDRE                                         r  core_inst/sys/interconnect/temp_s_axi_rdata_reg_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y95         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.048     3.045 r  core_inst/sys/interconnect/temp_s_axi_rdata_reg_reg[51]/Q
                         net (fo=1, routed)           0.070     3.115    core_inst/sys/interconnect/arb_inst/s_axi_rdata_reg_reg[63][51]
    SLICE_X66Y95         LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.030     3.145 r  core_inst/sys/interconnect/arb_inst/s_axi_rdata_reg[51]_i_1/O
                         net (fo=1, routed)           0.014     3.159    core_inst/sys/interconnect/arb_inst_n_23
    SLICE_X66Y95         FDRE                                         r  core_inst/sys/interconnect/s_axi_rdata_reg_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.720     1.649    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.442 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.208     1.650    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.681 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=22108, routed)       1.541     3.222    core_inst/sys/interconnect/clk_200mhzmhz_int
    SLICE_X66Y95         FDRE                                         r  core_inst/sys/interconnect/s_axi_rdata_reg_reg[51]/C
                         clock pessimism             -0.153     3.069    
    SLICE_X66Y95         FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.056     3.125    core_inst/sys/interconnect/s_axi_rdata_reg_reg[51]
  -------------------------------------------------------------------
                         required time                         -3.125    
                         arrival time                           3.159    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 core_inst/sys/genblk1[3].RISCV/core/status_reg_reg[1][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/sys/genblk1[3].RISCV/core/stat_internal_read_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhzmhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhzmhz_mmcm_out rise@0.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.078ns (46.707%)  route 0.089ns (53.293%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.326ns
    Source Clock Delay      (SCD):    3.089ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Net Delay (Source):      1.422ns (routing 0.753ns, distribution 0.669ns)
  Clock Net Delay (Destination): 1.645ns (routing 0.836ns, distribution 0.809ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.613     1.204    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.474 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.166     1.640    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.667 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=22108, routed)       1.422     3.089    core_inst/sys/genblk1[3].RISCV/core/clk_200mhzmhz_int
    SLICE_X84Y70         FDRE                                         r  core_inst/sys/genblk1[3].RISCV/core/status_reg_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y70         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     3.137 r  core_inst/sys/genblk1[3].RISCV/core/status_reg_reg[1][6]/Q
                         net (fo=3, routed)           0.073     3.210    core_inst/sys/genblk1[3].RISCV/core/status_reg_reg[1]_3[6]
    SLICE_X83Y70         LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.030     3.240 r  core_inst/sys/genblk1[3].RISCV/core/stat_internal_read[6]_i_1__2/O
                         net (fo=1, routed)           0.016     3.256    core_inst/sys/genblk1[3].RISCV/core/stat_internal_read[6]_i_1__2_n_0
    SLICE_X83Y70         FDRE                                         r  core_inst/sys/genblk1[3].RISCV/core/stat_internal_read_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.720     1.649    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.442 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.208     1.650    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.681 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=22108, routed)       1.645     3.326    core_inst/sys/genblk1[3].RISCV/core/clk_200mhzmhz_int
    SLICE_X83Y70         FDRE                                         r  core_inst/sys/genblk1[3].RISCV/core/stat_internal_read_reg[6]/C
                         clock pessimism             -0.161     3.166    
    SLICE_X83Y70         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     3.222    core_inst/sys/genblk1[3].RISCV/core/stat_internal_read_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.222    
                         arrival time                           3.256    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 core_inst/sys/genblk1[6].RISCV/core/status_reg_reg[1][22]/C
                            (rising edge-triggered cell FDRE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/sys/genblk1[6].RISCV/core/stat_internal_read_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200mhzmhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhzmhz_mmcm_out rise@0.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.176ns  (logic 0.079ns (44.886%)  route 0.097ns (55.114%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.284ns
    Source Clock Delay      (SCD):    3.045ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Net Delay (Source):      1.378ns (routing 0.753ns, distribution 0.625ns)
  Clock Net Delay (Destination): 1.603ns (routing 0.836ns, distribution 0.767ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.613     1.204    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.474 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.166     1.640    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.667 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=22108, routed)       1.378     3.045    core_inst/sys/genblk1[6].RISCV/core/clk_200mhzmhz_int
    SLICE_X63Y130        FDRE                                         r  core_inst/sys/genblk1[6].RISCV/core/status_reg_reg[1][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y130        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     3.094 r  core_inst/sys/genblk1[6].RISCV/core/status_reg_reg[1][22]/Q
                         net (fo=3, routed)           0.081     3.175    core_inst/sys/genblk1[6].RISCV/core/status_reg_reg[1]_6[22]
    SLICE_X64Y130        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.030     3.205 r  core_inst/sys/genblk1[6].RISCV/core/stat_internal_read[22]_i_1__5/O
                         net (fo=1, routed)           0.016     3.221    core_inst/sys/genblk1[6].RISCV/core/stat_internal_read[22]_i_1__5_n_0
    SLICE_X64Y130        FDRE                                         r  core_inst/sys/genblk1[6].RISCV/core/stat_internal_read_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.720     1.649    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.442 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.208     1.650    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.681 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=22108, routed)       1.603     3.284    core_inst/sys/genblk1[6].RISCV/core/clk_200mhzmhz_int
    SLICE_X64Y130        FDRE                                         r  core_inst/sys/genblk1[6].RISCV/core/stat_internal_read_reg[22]/C
                         clock pessimism             -0.154     3.130    
    SLICE_X64Y130        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.056     3.186    core_inst/sys/genblk1[6].RISCV/core/stat_internal_read_reg[22]
  -------------------------------------------------------------------
                         required time                         -3.186    
                         arrival time                           3.221    
  -------------------------------------------------------------------
                         slack                                  0.035    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_200mhzmhz_mmcm_out
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_mmcm_inst2/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.961         5.000       3.039      RAMB36_X6Y22  core_inst/sys/genblk1[12].RISCV/core/dmem/mem_reg_6/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.961         5.000       3.039      RAMB36_X6Y22  core_inst/sys/genblk1[12].RISCV/core/dmem/mem_reg_6/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.961         5.000       3.039      RAMB36_X8Y8   core_inst/sys/genblk1[1].RISCV/core/dmem/mem_reg_5/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.961         5.000       3.039      RAMB36_X8Y8   core_inst/sys/genblk1[1].RISCV/core/dmem/mem_reg_5/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.961         5.000       3.039      RAMB36_X6Y37  core_inst/sys/genblk1[5].RISCV/core/dmem/mem_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.961         5.000       3.039      RAMB36_X6Y37  core_inst/sys/genblk1[5].RISCV/core/dmem/mem_reg_4/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.961         5.000       3.039      RAMB36_X5Y11  core_inst/sys/genblk1[9].RISCV/core/dmem/mem_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.961         5.000       3.039      RAMB36_X5Y11  core_inst/sys/genblk1[9].RISCV/core/dmem/mem_reg_3/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.961         5.000       3.039      RAMB36_X6Y21  core_inst/sys/genblk1[12].RISCV/core/dmem/mem_reg_7/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.961         5.000       3.039      RAMB36_X6Y21  core_inst/sys/genblk1[12].RISCV/core/dmem/mem_reg_7/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.980         2.500       1.520      RAMB36_X7Y32  core_inst/sys/genblk1[5].RISCV/core/dmem/mem_reg_5/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.980         2.500       1.520      RAMB36_X5Y28  core_inst/sys/genblk1[5].RISCV/core/dmem/mem_reg_6/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.980         2.500       1.520      RAMB36_X5Y10  core_inst/sys/genblk1[9].RISCV/core/dmem/mem_reg_5/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.980         2.500       1.520      RAMB36_X5Y10  core_inst/sys/genblk1[9].RISCV/core/dmem/mem_reg_5/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.980         2.500       1.520      RAMB36_X5Y32  core_inst/sys/genblk1[5].RISCV/core/imem/mem_reg_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.980         2.500       1.520      RAMB36_X6Y11  core_inst/sys/genblk1[11].RISCV/core/dmem/mem_reg_2/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.980         2.500       1.520      RAMB36_X7Y29  core_inst/sys/genblk1[4].RISCV/core/dmem/mem_reg_1/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.980         2.500       1.520      RAMB36_X5Y17  core_inst/sys/genblk1[8].RISCV/core/dmem/mem_reg_1/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.980         2.500       1.520      RAMB36_X5Y17  core_inst/sys/genblk1[8].RISCV/core/dmem/mem_reg_1/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.980         2.500       1.520      RAMB36_X5Y17  core_inst/sys/genblk1[8].RISCV/core/dmem/mem_reg_1/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.980         2.500       1.520      RAMB36_X6Y22  core_inst/sys/genblk1[12].RISCV/core/dmem/mem_reg_6/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.980         2.500       1.520      RAMB36_X8Y8   core_inst/sys/genblk1[1].RISCV/core/dmem/mem_reg_5/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.980         2.500       1.520      RAMB36_X6Y37  core_inst/sys/genblk1[5].RISCV/core/dmem/mem_reg_4/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.980         2.500       1.520      RAMB36_X5Y11  core_inst/sys/genblk1[9].RISCV/core/dmem/mem_reg_3/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.980         2.500       1.520      RAMB36_X6Y21  core_inst/sys/genblk1[12].RISCV/core/dmem/mem_reg_7/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.980         2.500       1.520      RAMB36_X7Y8   core_inst/sys/genblk1[1].RISCV/core/dmem/mem_reg_6/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.980         2.500       1.520      RAMB36_X7Y32  core_inst/sys/genblk1[5].RISCV/core/dmem/mem_reg_5/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.980         2.500       1.520      RAMB36_X6Y10  core_inst/sys/genblk1[9].RISCV/core/dmem/mem_reg_4/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.980         2.500       1.520      RAMB36_X6Y10  core_inst/sys/genblk1[9].RISCV/core/dmem/mem_reg_4/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.980         2.500       1.520      RAMB36_X5Y28  core_inst/sys/genblk1[5].RISCV/core/dmem/mem_reg_6/CLKARDCLK



---------------------------------------------------------------------------------------------------
From Clock:  rxoutclk_out[0]
  To Clock:  rxoutclk_out[0]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.410ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rxoutclk_out[0]
Waveform(ns):       { 0.000 1.600 }
Period(ns):         3.200
Sources:            { sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     BUFG_GT/I               n/a                      1.379         3.200       1.821      BUFG_GT_X0Y84        genblk1[0].bufg_gt_rx_usrclk2_0_inst/I
Min Period        n/a     BUFG_GT/I               n/a                      1.379         3.200       1.821      BUFG_GT_X0Y85        genblk1[0].bufg_gt_rx_usrclk_0_inst/I
Min Period        n/a     FDCE/C                  n/a                      0.550         3.200       2.650      SLICE_X100Y201       genblk1[0].gt_userclk_rx_active_reg[0]/C
Low Pulse Width   Fast    FDCE/C                  n/a                      0.275         1.600       1.325      SLICE_X100Y201       genblk1[0].gt_userclk_rx_active_reg[0]/C
Low Pulse Width   Slow    FDCE/C                  n/a                      0.275         1.600       1.325      SLICE_X100Y201       genblk1[0].gt_userclk_rx_active_reg[0]/C
High Pulse Width  Slow    FDCE/C                  n/a                      0.275         1.600       1.325      SLICE_X100Y201       genblk1[0].gt_userclk_rx_active_reg[0]/C
High Pulse Width  Fast    FDCE/C                  n/a                      0.275         1.600       1.325      SLICE_X100Y201       genblk1[0].gt_userclk_rx_active_reg[0]/C
Max Skew          Fast    GTHE3_CHANNEL/RXUSRCLK  GTHE3_CHANNEL/RXUSRCLK2  0.519         0.109       0.410      GTHE3_CHANNEL_X0Y12  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK  GTHE3_CHANNEL/RXUSRCLK2  0.516         0.093       0.423      GTHE3_CHANNEL_X0Y12  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  gt_rxusrclk2_0
  To Clock:  gt_rxusrclk2_0

Setup :            0  Failing Endpoints,  Worst Slack        2.018ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.585ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.018ns  (required time - arrival time)
  Source:                 core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state_reg[14]/C
                            (rising edge-triggered cell FDSE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_0 rise@6.400ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        4.269ns  (logic 1.296ns (30.358%)  route 2.973ns (69.642%))
  Logic Levels:           8  (LUT4=1 LUT6=7)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.954ns = ( 8.354 - 6.400 ) 
    Source Clock Delay      (SCD):    2.259ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.862ns (routing 0.311ns, distribution 1.551ns)
  Clock Net Delay (Destination): 1.625ns (routing 0.278ns, distribution 1.347ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         1.862     2.259    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[0]_0
    SLICE_X71Y188        FDSE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y188        FDSE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     2.373 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state_reg[14]/Q
                         net (fo=9, routed)           0.922     3.295    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state[14]
    SLICE_X78Y179        LUT4 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.194     3.489 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3[28]_i_7__0/O
                         net (fo=5, routed)           0.225     3.714    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/eth_crc_24/m_axis_tuser_reg_i_72__0
    SLICE_X77Y179        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.174     3.888 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/eth_crc_24/i_/m_axis_tuser_reg_i_153__0/O
                         net (fo=5, routed)           0.200     4.088    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/eth_crc_24/crc_state3_reg[10]
    SLICE_X77Y178        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.115     4.203 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/eth_crc_24/i_/m_axis_tuser_reg_i_56__0/O
                         net (fo=5, routed)           0.388     4.591    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/eth_crc_24/xgmii_rxd_crc_reg[5]
    SLICE_X79Y177        LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.040     4.631 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/eth_crc_24/i_/m_axis_tuser_reg_i_53__0/O
                         net (fo=1, routed)           0.218     4.849    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/eth_crc_24_n_39
    SLICE_X79Y179        LUT6 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.191     5.040 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_i_17__0/O
                         net (fo=1, routed)           0.370     5.410    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_i_17__0_n_0
    SLICE_X78Y178        LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.177     5.587 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_i_7__0/O
                         net (fo=2, routed)           0.484     6.071    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_i_7__0_n_0
    SLICE_X75Y183        LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.176     6.247 f  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_i_2__0/O
                         net (fo=1, routed)           0.144     6.391    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_i_2__0_n_0
    SLICE_X74Y183        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.115     6.506 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_i_1__0/O
                         net (fo=1, routed)           0.022     6.528    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_next
    SLICE_X74Y183        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         1.625     8.354    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[0]_0
    SLICE_X74Y183        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_reg/C
                         clock pessimism              0.168     8.522    
                         clock uncertainty           -0.035     8.487    
    SLICE_X74Y183        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.059     8.546    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_reg
  -------------------------------------------------------------------
                         required time                          8.546    
                         arrival time                          -6.528    
  -------------------------------------------------------------------
                         slack                                  2.018    

Slack (MET) :             2.159ns  (required time - arrival time)
  Source:                 core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[34]/R
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_0 rise@6.400ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        4.090ns  (logic 1.004ns (24.548%)  route 3.086ns (75.452%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.994ns = ( 8.394 - 6.400 ) 
    Source Clock Delay      (SCD):    2.185ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.788ns (routing 0.311ns, distribution 1.477ns)
  Clock Net Delay (Destination): 1.665ns (routing 0.278ns, distribution 1.387ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         1.788     2.185    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[0]_0
    SLICE_X76Y189        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y189        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     2.299 f  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[30]/Q
                         net (fo=7, routed)           0.587     2.886    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg_n_0_[30]
    SLICE_X73Y186        LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.185     3.071 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_5__0/O
                         net (fo=1, routed)           0.282     3.353    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_5__0_n_0
    SLICE_X73Y186        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.041     3.394 f  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_2__0/O
                         net (fo=2, routed)           0.267     3.661    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_2__0_n_0
    SLICE_X74Y184        LUT2 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.150     3.811 f  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[1]_i_5__0/O
                         net (fo=2, routed)           0.285     4.096    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[1]_i_5__0_n_0
    SLICE_X74Y184        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.132     4.228 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/i___105_i_3__0/O
                         net (fo=2, routed)           0.231     4.459    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/i___105_i_3__0_n_0
    SLICE_X75Y183        LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.193     4.652 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/i___105_i_1__0/O
                         net (fo=14, routed)          0.357     5.009    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxc_d0_reg[3]_0
    SLICE_X74Y182        LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.149     5.158 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg[63]_i_2__1/O
                         net (fo=4, routed)           0.192     5.350    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg[63]_i_2__1_n_0
    SLICE_X74Y182        LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.040     5.390 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg[63]_i_1__1/O
                         net (fo=64, routed)          0.885     6.275    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg[63]_i_1__1_n_0
    SLICE_X70Y184        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[34]/R
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         1.665     8.394    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[0]_0
    SLICE_X70Y184        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[34]/C
                         clock pessimism              0.159     8.553    
                         clock uncertainty           -0.035     8.517    
    SLICE_X70Y184        FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.083     8.434    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[34]
  -------------------------------------------------------------------
                         required time                          8.434    
                         arrival time                          -6.275    
  -------------------------------------------------------------------
                         slack                                  2.159    

Slack (MET) :             2.159ns  (required time - arrival time)
  Source:                 core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[41]/R
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_0 rise@6.400ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        4.090ns  (logic 1.004ns (24.548%)  route 3.086ns (75.452%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.994ns = ( 8.394 - 6.400 ) 
    Source Clock Delay      (SCD):    2.185ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.788ns (routing 0.311ns, distribution 1.477ns)
  Clock Net Delay (Destination): 1.665ns (routing 0.278ns, distribution 1.387ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         1.788     2.185    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[0]_0
    SLICE_X76Y189        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y189        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     2.299 f  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[30]/Q
                         net (fo=7, routed)           0.587     2.886    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg_n_0_[30]
    SLICE_X73Y186        LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.185     3.071 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_5__0/O
                         net (fo=1, routed)           0.282     3.353    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_5__0_n_0
    SLICE_X73Y186        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.041     3.394 f  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_2__0/O
                         net (fo=2, routed)           0.267     3.661    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_2__0_n_0
    SLICE_X74Y184        LUT2 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.150     3.811 f  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[1]_i_5__0/O
                         net (fo=2, routed)           0.285     4.096    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[1]_i_5__0_n_0
    SLICE_X74Y184        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.132     4.228 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/i___105_i_3__0/O
                         net (fo=2, routed)           0.231     4.459    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/i___105_i_3__0_n_0
    SLICE_X75Y183        LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.193     4.652 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/i___105_i_1__0/O
                         net (fo=14, routed)          0.357     5.009    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxc_d0_reg[3]_0
    SLICE_X74Y182        LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.149     5.158 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg[63]_i_2__1/O
                         net (fo=4, routed)           0.192     5.350    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg[63]_i_2__1_n_0
    SLICE_X74Y182        LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.040     5.390 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg[63]_i_1__1/O
                         net (fo=64, routed)          0.885     6.275    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg[63]_i_1__1_n_0
    SLICE_X70Y184        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[41]/R
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         1.665     8.394    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[0]_0
    SLICE_X70Y184        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[41]/C
                         clock pessimism              0.159     8.553    
                         clock uncertainty           -0.035     8.517    
    SLICE_X70Y184        FDRE (Setup_EFF2_SLICEL_C_R)
                                                     -0.083     8.434    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[41]
  -------------------------------------------------------------------
                         required time                          8.434    
                         arrival time                          -6.275    
  -------------------------------------------------------------------
                         slack                                  2.159    

Slack (MET) :             2.221ns  (required time - arrival time)
  Source:                 core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[43]/R
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_0 rise@6.400ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        4.027ns  (logic 1.004ns (24.932%)  route 3.023ns (75.068%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.993ns = ( 8.393 - 6.400 ) 
    Source Clock Delay      (SCD):    2.185ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.788ns (routing 0.311ns, distribution 1.477ns)
  Clock Net Delay (Destination): 1.664ns (routing 0.278ns, distribution 1.386ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         1.788     2.185    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[0]_0
    SLICE_X76Y189        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y189        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     2.299 f  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[30]/Q
                         net (fo=7, routed)           0.587     2.886    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg_n_0_[30]
    SLICE_X73Y186        LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.185     3.071 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_5__0/O
                         net (fo=1, routed)           0.282     3.353    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_5__0_n_0
    SLICE_X73Y186        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.041     3.394 f  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_2__0/O
                         net (fo=2, routed)           0.267     3.661    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_2__0_n_0
    SLICE_X74Y184        LUT2 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.150     3.811 f  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[1]_i_5__0/O
                         net (fo=2, routed)           0.285     4.096    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[1]_i_5__0_n_0
    SLICE_X74Y184        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.132     4.228 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/i___105_i_3__0/O
                         net (fo=2, routed)           0.231     4.459    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/i___105_i_3__0_n_0
    SLICE_X75Y183        LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.193     4.652 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/i___105_i_1__0/O
                         net (fo=14, routed)          0.357     5.009    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxc_d0_reg[3]_0
    SLICE_X74Y182        LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.149     5.158 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg[63]_i_2__1/O
                         net (fo=4, routed)           0.192     5.350    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg[63]_i_2__1_n_0
    SLICE_X74Y182        LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.040     5.390 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg[63]_i_1__1/O
                         net (fo=64, routed)          0.822     6.212    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg[63]_i_1__1_n_0
    SLICE_X70Y185        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[43]/R
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         1.664     8.393    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[0]_0
    SLICE_X70Y185        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[43]/C
                         clock pessimism              0.159     8.552    
                         clock uncertainty           -0.035     8.516    
    SLICE_X70Y185        FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.083     8.433    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[43]
  -------------------------------------------------------------------
                         required time                          8.433    
                         arrival time                          -6.212    
  -------------------------------------------------------------------
                         slack                                  2.221    

Slack (MET) :             2.221ns  (required time - arrival time)
  Source:                 core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[57]/R
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_0 rise@6.400ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        4.027ns  (logic 1.004ns (24.932%)  route 3.023ns (75.068%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.993ns = ( 8.393 - 6.400 ) 
    Source Clock Delay      (SCD):    2.185ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.788ns (routing 0.311ns, distribution 1.477ns)
  Clock Net Delay (Destination): 1.664ns (routing 0.278ns, distribution 1.386ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         1.788     2.185    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[0]_0
    SLICE_X76Y189        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y189        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     2.299 f  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[30]/Q
                         net (fo=7, routed)           0.587     2.886    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg_n_0_[30]
    SLICE_X73Y186        LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.185     3.071 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_5__0/O
                         net (fo=1, routed)           0.282     3.353    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_5__0_n_0
    SLICE_X73Y186        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.041     3.394 f  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_2__0/O
                         net (fo=2, routed)           0.267     3.661    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_2__0_n_0
    SLICE_X74Y184        LUT2 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.150     3.811 f  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[1]_i_5__0/O
                         net (fo=2, routed)           0.285     4.096    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[1]_i_5__0_n_0
    SLICE_X74Y184        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.132     4.228 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/i___105_i_3__0/O
                         net (fo=2, routed)           0.231     4.459    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/i___105_i_3__0_n_0
    SLICE_X75Y183        LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.193     4.652 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/i___105_i_1__0/O
                         net (fo=14, routed)          0.357     5.009    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxc_d0_reg[3]_0
    SLICE_X74Y182        LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.149     5.158 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg[63]_i_2__1/O
                         net (fo=4, routed)           0.192     5.350    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg[63]_i_2__1_n_0
    SLICE_X74Y182        LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.040     5.390 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg[63]_i_1__1/O
                         net (fo=64, routed)          0.822     6.212    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg[63]_i_1__1_n_0
    SLICE_X70Y185        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[57]/R
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         1.664     8.393    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[0]_0
    SLICE_X70Y185        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[57]/C
                         clock pessimism              0.159     8.552    
                         clock uncertainty           -0.035     8.516    
    SLICE_X70Y185        FDRE (Setup_EFF2_SLICEL_C_R)
                                                     -0.083     8.433    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[57]
  -------------------------------------------------------------------
                         required time                          8.433    
                         arrival time                          -6.212    
  -------------------------------------------------------------------
                         slack                                  2.221    

Slack (MET) :             2.222ns  (required time - arrival time)
  Source:                 core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_0 rise@6.400ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        4.013ns  (logic 1.004ns (25.019%)  route 3.009ns (74.981%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.980ns = ( 8.380 - 6.400 ) 
    Source Clock Delay      (SCD):    2.185ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.788ns (routing 0.311ns, distribution 1.477ns)
  Clock Net Delay (Destination): 1.651ns (routing 0.278ns, distribution 1.373ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         1.788     2.185    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[0]_0
    SLICE_X76Y189        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y189        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     2.299 f  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[30]/Q
                         net (fo=7, routed)           0.587     2.886    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg_n_0_[30]
    SLICE_X73Y186        LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.185     3.071 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_5__0/O
                         net (fo=1, routed)           0.282     3.353    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_5__0_n_0
    SLICE_X73Y186        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.041     3.394 f  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_2__0/O
                         net (fo=2, routed)           0.267     3.661    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_2__0_n_0
    SLICE_X74Y184        LUT2 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.150     3.811 f  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[1]_i_5__0/O
                         net (fo=2, routed)           0.285     4.096    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[1]_i_5__0_n_0
    SLICE_X74Y184        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.132     4.228 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/i___105_i_3__0/O
                         net (fo=2, routed)           0.231     4.459    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/i___105_i_3__0_n_0
    SLICE_X75Y183        LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.193     4.652 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/i___105_i_1__0/O
                         net (fo=14, routed)          0.357     5.009    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxc_d0_reg[3]_0
    SLICE_X74Y182        LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.149     5.158 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg[63]_i_2__1/O
                         net (fo=4, routed)           0.192     5.350    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg[63]_i_2__1_n_0
    SLICE_X74Y182        LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.040     5.390 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg[63]_i_1__1/O
                         net (fo=64, routed)          0.808     6.198    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg[63]_i_1__1_n_0
    SLICE_X71Y186        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         1.651     8.380    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[0]_0
    SLICE_X71Y186        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[25]/C
                         clock pessimism              0.159     8.539    
                         clock uncertainty           -0.035     8.503    
    SLICE_X71Y186        FDRE (Setup_EFF_SLICEM_C_R)
                                                     -0.083     8.420    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[25]
  -------------------------------------------------------------------
                         required time                          8.420    
                         arrival time                          -6.198    
  -------------------------------------------------------------------
                         slack                                  2.222    

Slack (MET) :             2.222ns  (required time - arrival time)
  Source:                 core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_0 rise@6.400ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        4.013ns  (logic 1.004ns (25.019%)  route 3.009ns (74.981%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.980ns = ( 8.380 - 6.400 ) 
    Source Clock Delay      (SCD):    2.185ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.788ns (routing 0.311ns, distribution 1.477ns)
  Clock Net Delay (Destination): 1.651ns (routing 0.278ns, distribution 1.373ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         1.788     2.185    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[0]_0
    SLICE_X76Y189        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y189        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     2.299 f  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[30]/Q
                         net (fo=7, routed)           0.587     2.886    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg_n_0_[30]
    SLICE_X73Y186        LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.185     3.071 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_5__0/O
                         net (fo=1, routed)           0.282     3.353    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_5__0_n_0
    SLICE_X73Y186        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.041     3.394 f  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_2__0/O
                         net (fo=2, routed)           0.267     3.661    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_2__0_n_0
    SLICE_X74Y184        LUT2 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.150     3.811 f  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[1]_i_5__0/O
                         net (fo=2, routed)           0.285     4.096    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[1]_i_5__0_n_0
    SLICE_X74Y184        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.132     4.228 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/i___105_i_3__0/O
                         net (fo=2, routed)           0.231     4.459    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/i___105_i_3__0_n_0
    SLICE_X75Y183        LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.193     4.652 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/i___105_i_1__0/O
                         net (fo=14, routed)          0.357     5.009    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxc_d0_reg[3]_0
    SLICE_X74Y182        LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.149     5.158 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg[63]_i_2__1/O
                         net (fo=4, routed)           0.192     5.350    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg[63]_i_2__1_n_0
    SLICE_X74Y182        LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.040     5.390 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg[63]_i_1__1/O
                         net (fo=64, routed)          0.808     6.198    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg[63]_i_1__1_n_0
    SLICE_X71Y186        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         1.651     8.380    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[0]_0
    SLICE_X71Y186        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[26]/C
                         clock pessimism              0.159     8.539    
                         clock uncertainty           -0.035     8.503    
    SLICE_X71Y186        FDRE (Setup_EFF2_SLICEM_C_R)
                                                     -0.083     8.420    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[26]
  -------------------------------------------------------------------
                         required time                          8.420    
                         arrival time                          -6.198    
  -------------------------------------------------------------------
                         slack                                  2.222    

Slack (MET) :             2.243ns  (required time - arrival time)
  Source:                 core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_0 rise@6.400ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        3.997ns  (logic 1.004ns (25.119%)  route 2.993ns (74.881%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.986ns = ( 8.386 - 6.400 ) 
    Source Clock Delay      (SCD):    2.185ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.788ns (routing 0.311ns, distribution 1.477ns)
  Clock Net Delay (Destination): 1.657ns (routing 0.278ns, distribution 1.379ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         1.788     2.185    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[0]_0
    SLICE_X76Y189        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y189        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     2.299 f  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[30]/Q
                         net (fo=7, routed)           0.587     2.886    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg_n_0_[30]
    SLICE_X73Y186        LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.185     3.071 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_5__0/O
                         net (fo=1, routed)           0.282     3.353    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_5__0_n_0
    SLICE_X73Y186        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.041     3.394 f  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_2__0/O
                         net (fo=2, routed)           0.267     3.661    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_2__0_n_0
    SLICE_X74Y184        LUT2 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.150     3.811 f  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[1]_i_5__0/O
                         net (fo=2, routed)           0.285     4.096    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[1]_i_5__0_n_0
    SLICE_X74Y184        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.132     4.228 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/i___105_i_3__0/O
                         net (fo=2, routed)           0.231     4.459    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/i___105_i_3__0_n_0
    SLICE_X75Y183        LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.193     4.652 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/i___105_i_1__0/O
                         net (fo=14, routed)          0.357     5.009    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxc_d0_reg[3]_0
    SLICE_X74Y182        LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.149     5.158 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg[63]_i_2__1/O
                         net (fo=4, routed)           0.192     5.350    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg[63]_i_2__1_n_0
    SLICE_X74Y182        LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.040     5.390 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg[63]_i_1__1/O
                         net (fo=64, routed)          0.792     6.182    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg[63]_i_1__1_n_0
    SLICE_X72Y185        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         1.657     8.386    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[0]_0
    SLICE_X72Y185        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[7]/C
                         clock pessimism              0.159     8.545    
                         clock uncertainty           -0.035     8.509    
    SLICE_X72Y185        FDRE (Setup_AFF_SLICEM_C_R)
                                                     -0.084     8.425    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          8.425    
                         arrival time                          -6.182    
  -------------------------------------------------------------------
                         slack                                  2.243    

Slack (MET) :             2.247ns  (required time - arrival time)
  Source:                 core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_0 rise@6.400ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        3.988ns  (logic 1.004ns (25.176%)  route 2.984ns (74.824%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.980ns = ( 8.380 - 6.400 ) 
    Source Clock Delay      (SCD):    2.185ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.788ns (routing 0.311ns, distribution 1.477ns)
  Clock Net Delay (Destination): 1.651ns (routing 0.278ns, distribution 1.373ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         1.788     2.185    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[0]_0
    SLICE_X76Y189        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y189        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     2.299 f  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[30]/Q
                         net (fo=7, routed)           0.587     2.886    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg_n_0_[30]
    SLICE_X73Y186        LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.185     3.071 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_5__0/O
                         net (fo=1, routed)           0.282     3.353    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_5__0_n_0
    SLICE_X73Y186        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.041     3.394 f  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_2__0/O
                         net (fo=2, routed)           0.267     3.661    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_2__0_n_0
    SLICE_X74Y184        LUT2 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.150     3.811 f  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[1]_i_5__0/O
                         net (fo=2, routed)           0.285     4.096    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[1]_i_5__0_n_0
    SLICE_X74Y184        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.132     4.228 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/i___105_i_3__0/O
                         net (fo=2, routed)           0.231     4.459    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/i___105_i_3__0_n_0
    SLICE_X75Y183        LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.193     4.652 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/i___105_i_1__0/O
                         net (fo=14, routed)          0.357     5.009    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxc_d0_reg[3]_0
    SLICE_X74Y182        LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.149     5.158 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg[63]_i_2__1/O
                         net (fo=4, routed)           0.192     5.350    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg[63]_i_2__1_n_0
    SLICE_X74Y182        LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.040     5.390 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg[63]_i_1__1/O
                         net (fo=64, routed)          0.783     6.173    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg[63]_i_1__1_n_0
    SLICE_X73Y185        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         1.651     8.380    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[0]_0
    SLICE_X73Y185        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[11]/C
                         clock pessimism              0.159     8.539    
                         clock uncertainty           -0.035     8.503    
    SLICE_X73Y185        FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.083     8.420    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          8.420    
                         arrival time                          -6.173    
  -------------------------------------------------------------------
                         slack                                  2.247    

Slack (MET) :             2.247ns  (required time - arrival time)
  Source:                 core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_0 rise@6.400ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        3.988ns  (logic 1.004ns (25.176%)  route 2.984ns (74.824%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.980ns = ( 8.380 - 6.400 ) 
    Source Clock Delay      (SCD):    2.185ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.788ns (routing 0.311ns, distribution 1.477ns)
  Clock Net Delay (Destination): 1.651ns (routing 0.278ns, distribution 1.373ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         1.788     2.185    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[0]_0
    SLICE_X76Y189        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y189        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     2.299 f  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[30]/Q
                         net (fo=7, routed)           0.587     2.886    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg_n_0_[30]
    SLICE_X73Y186        LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.185     3.071 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_5__0/O
                         net (fo=1, routed)           0.282     3.353    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_5__0_n_0
    SLICE_X73Y186        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.041     3.394 f  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_2__0/O
                         net (fo=2, routed)           0.267     3.661    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_2__0_n_0
    SLICE_X74Y184        LUT2 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.150     3.811 f  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[1]_i_5__0/O
                         net (fo=2, routed)           0.285     4.096    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[1]_i_5__0_n_0
    SLICE_X74Y184        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.132     4.228 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/i___105_i_3__0/O
                         net (fo=2, routed)           0.231     4.459    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/i___105_i_3__0_n_0
    SLICE_X75Y183        LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.193     4.652 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/i___105_i_1__0/O
                         net (fo=14, routed)          0.357     5.009    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxc_d0_reg[3]_0
    SLICE_X74Y182        LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.149     5.158 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg[63]_i_2__1/O
                         net (fo=4, routed)           0.192     5.350    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg[63]_i_2__1_n_0
    SLICE_X74Y182        LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.040     5.390 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg[63]_i_1__1/O
                         net (fo=64, routed)          0.783     6.173    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg[63]_i_1__1_n_0
    SLICE_X73Y185        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         1.651     8.380    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[0]_0
    SLICE_X73Y185        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[12]/C
                         clock pessimism              0.159     8.539    
                         clock uncertainty           -0.035     8.503    
    SLICE_X73Y185        FDRE (Setup_EFF2_SLICEL_C_R)
                                                     -0.083     8.420    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          8.420    
                         arrival time                          -6.173    
  -------------------------------------------------------------------
                         slack                                  2.247    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_crc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_0 rise@0.000ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.079ns (43.889%)  route 0.101ns (56.111%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.099ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Net Delay (Source):      0.760ns (routing 0.158ns, distribution 0.602ns)
  Clock Net Delay (Destination): 0.934ns (routing 0.184ns, distribution 0.750ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         0.760     0.878    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[0]_0
    SLICE_X78Y183        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y183        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.048     0.926 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[32]/Q
                         net (fo=14, routed)          0.085     1.011    sfp_1_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_crc_reg[0]
    SLICE_X76Y183        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.031     1.042 r  sfp_1_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_crc[0]_i_1__0/O
                         net (fo=1, routed)           0.016     1.058    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_crc_reg[31]_0[0]
    SLICE_X76Y183        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_crc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         0.934     1.099    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[0]_0
    SLICE_X76Y183        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_crc_reg[0]/C
                         clock pessimism             -0.128     0.971    
    SLICE_X76Y183        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.056     1.027    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_crc_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.027    
                         arrival time                           1.058    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 core_inst/sys/eth_dma_0/rx_adapter/m_axis_tdata_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_0/rx_fifo/mem_reg_0/DINADIN[5]
                            (rising edge-triggered cell RAMB36E2 clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_0 rise@0.000ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.049ns (27.072%)  route 0.132ns (72.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.176ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.134ns
  Clock Net Delay (Source):      0.805ns (routing 0.158ns, distribution 0.647ns)
  Clock Net Delay (Destination): 1.011ns (routing 0.184ns, distribution 0.827ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         0.805     0.923    core_inst/sys/eth_dma_0/rx_adapter/m_axis_tuser_reg_reg[0]_2
    SLICE_X73Y181        FDRE                                         r  core_inst/sys/eth_dma_0/rx_adapter/m_axis_tdata_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y181        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     0.972 r  core_inst/sys/eth_dma_0/rx_adapter/m_axis_tdata_reg_reg[5]/Q
                         net (fo=1, routed)           0.132     1.104    core_inst/sys/eth_dma_0/rx_fifo/s_axis[5]
    RAMB36_X7Y36         RAMB36E2                                     r  core_inst/sys/eth_dma_0/rx_fifo/mem_reg_0/DINADIN[5]
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         1.011     1.176    core_inst/sys/eth_dma_0/rx_fifo/mem_reg_0_4
    RAMB36_X7Y36         RAMB36E2                                     r  core_inst/sys/eth_dma_0/rx_fifo/mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.134     1.042    
    RAMB36_X7Y36         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINADIN[5])
                                                      0.029     1.071    core_inst/sys/eth_dma_0/rx_fifo/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.071    
                         arrival time                           1.104    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 core_inst/sys/eth_dma_0/rx_adapter/m_axis_tkeep_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_0/rx_fifo/mem_reg_0/DINPADINP[0]
                            (rising edge-triggered cell RAMB36E2 clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_0 rise@0.000ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.048ns (24.870%)  route 0.145ns (75.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.176ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.134ns
  Clock Net Delay (Source):      0.795ns (routing 0.158ns, distribution 0.637ns)
  Clock Net Delay (Destination): 1.011ns (routing 0.184ns, distribution 0.827ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         0.795     0.913    core_inst/sys/eth_dma_0/rx_adapter/m_axis_tuser_reg_reg[0]_2
    SLICE_X75Y181        FDRE                                         r  core_inst/sys/eth_dma_0/rx_adapter/m_axis_tkeep_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y181        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.048     0.961 r  core_inst/sys/eth_dma_0/rx_adapter/m_axis_tkeep_reg_reg[0]/Q
                         net (fo=1, routed)           0.145     1.106    core_inst/sys/eth_dma_0/rx_fifo/s_axis[64]
    RAMB36_X7Y36         RAMB36E2                                     r  core_inst/sys/eth_dma_0/rx_fifo/mem_reg_0/DINPADINP[0]
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         1.011     1.176    core_inst/sys/eth_dma_0/rx_fifo/mem_reg_0_4
    RAMB36_X7Y36         RAMB36E2                                     r  core_inst/sys/eth_dma_0/rx_fifo/mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.134     1.042    
    RAMB36_X7Y36         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINPADINP[0])
                                                      0.029     1.071    core_inst/sys/eth_dma_0/rx_fifo/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.071    
                         arrival time                           1.106    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 core_inst/sys/eth_dma_0/rx_adapter/m_axis_tdata_reg_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_0/rx_fifo/mem_reg_0/DINBDIN[30]
                            (rising edge-triggered cell RAMB36E2 clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_0 rise@0.000ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        0.176ns  (logic 0.048ns (27.273%)  route 0.128ns (72.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.176ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.134ns
  Clock Net Delay (Source):      0.814ns (routing 0.158ns, distribution 0.656ns)
  Clock Net Delay (Destination): 1.011ns (routing 0.184ns, distribution 0.827ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         0.814     0.932    core_inst/sys/eth_dma_0/rx_adapter/m_axis_tuser_reg_reg[0]_2
    SLICE_X72Y182        FDRE                                         r  core_inst/sys/eth_dma_0/rx_adapter/m_axis_tdata_reg_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y182        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.048     0.980 r  core_inst/sys/eth_dma_0/rx_adapter/m_axis_tdata_reg_reg[62]/Q
                         net (fo=1, routed)           0.128     1.108    core_inst/sys/eth_dma_0/rx_fifo/s_axis[62]
    RAMB36_X7Y36         RAMB36E2                                     r  core_inst/sys/eth_dma_0/rx_fifo/mem_reg_0/DINBDIN[30]
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         1.011     1.176    core_inst/sys/eth_dma_0/rx_fifo/mem_reg_0_4
    RAMB36_X7Y36         RAMB36E2                                     r  core_inst/sys/eth_dma_0/rx_fifo/mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.134     1.042    
    RAMB36_X7Y36         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[30])
                                                      0.029     1.071    core_inst/sys/eth_dma_0/rx_fifo/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.071    
                         arrival time                           1.108    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 core_inst/sys/eth_dma_0/rx_adapter/m_axis_tdata_reg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_0/rx_fifo/mem_reg_0/DINADIN[27]
                            (rising edge-triggered cell RAMB36E2 clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_0 rise@0.000ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        0.179ns  (logic 0.049ns (27.374%)  route 0.130ns (72.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.176ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.134ns
  Clock Net Delay (Source):      0.812ns (routing 0.158ns, distribution 0.654ns)
  Clock Net Delay (Destination): 1.011ns (routing 0.184ns, distribution 0.827ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         0.812     0.930    core_inst/sys/eth_dma_0/rx_adapter/m_axis_tuser_reg_reg[0]_2
    SLICE_X73Y183        FDRE                                         r  core_inst/sys/eth_dma_0/rx_adapter/m_axis_tdata_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y183        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     0.979 r  core_inst/sys/eth_dma_0/rx_adapter/m_axis_tdata_reg_reg[27]/Q
                         net (fo=1, routed)           0.130     1.109    core_inst/sys/eth_dma_0/rx_fifo/s_axis[27]
    RAMB36_X7Y36         RAMB36E2                                     r  core_inst/sys/eth_dma_0/rx_fifo/mem_reg_0/DINADIN[27]
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         1.011     1.176    core_inst/sys/eth_dma_0/rx_fifo/mem_reg_0_4
    RAMB36_X7Y36         RAMB36E2                                     r  core_inst/sys/eth_dma_0/rx_fifo/mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.134     1.042    
    RAMB36_X7Y36         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINADIN[27])
                                                      0.029     1.071    core_inst/sys/eth_dma_0/rx_fifo/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.071    
                         arrival time                           1.109    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 core_inst/sys/eth_dma_0/rx_adapter/m_axis_tkeep_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_0/rx_fifo/mem_reg_0/DINPADINP[2]
                            (rising edge-triggered cell RAMB36E2 clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_0 rise@0.000ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.048ns (24.242%)  route 0.150ns (75.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.176ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.134ns
  Clock Net Delay (Source):      0.795ns (routing 0.158ns, distribution 0.637ns)
  Clock Net Delay (Destination): 1.011ns (routing 0.184ns, distribution 0.827ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         0.795     0.913    core_inst/sys/eth_dma_0/rx_adapter/m_axis_tuser_reg_reg[0]_2
    SLICE_X75Y181        FDRE                                         r  core_inst/sys/eth_dma_0/rx_adapter/m_axis_tkeep_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y181        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.048     0.961 r  core_inst/sys/eth_dma_0/rx_adapter/m_axis_tkeep_reg_reg[2]/Q
                         net (fo=1, routed)           0.150     1.111    core_inst/sys/eth_dma_0/rx_fifo/s_axis[66]
    RAMB36_X7Y36         RAMB36E2                                     r  core_inst/sys/eth_dma_0/rx_fifo/mem_reg_0/DINPADINP[2]
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         1.011     1.176    core_inst/sys/eth_dma_0/rx_fifo/mem_reg_0_4
    RAMB36_X7Y36         RAMB36E2                                     r  core_inst/sys/eth_dma_0/rx_fifo/mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.134     1.042    
    RAMB36_X7Y36         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINPADINP[2])
                                                      0.029     1.071    core_inst/sys/eth_dma_0/rx_fifo/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.071    
                         arrival time                           1.111    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/swap_rxc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxc_d0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_0 rise@0.000ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        0.139ns  (logic 0.094ns (67.626%)  route 0.045ns (32.374%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.098ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Net Delay (Source):      0.766ns (routing 0.158ns, distribution 0.608ns)
  Clock Net Delay (Destination): 0.933ns (routing 0.184ns, distribution 0.749ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         0.766     0.884    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[0]_0
    SLICE_X77Y185        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/swap_rxc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y185        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.933 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/swap_rxc_reg[3]/Q
                         net (fo=1, routed)           0.033     0.966    sfp_1_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxc_d0_reg[3][3]
    SLICE_X77Y185        LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.045     1.011 r  sfp_1_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxc_d0[3]_i_1__0/O
                         net (fo=1, routed)           0.012     1.023    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxc_d0_reg[7]_0[3]
    SLICE_X77Y185        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxc_d0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         0.933     1.098    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[0]_0
    SLICE_X77Y185        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxc_d0_reg[3]/C
                         clock pessimism             -0.172     0.926    
    SLICE_X77Y185        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056     0.982    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxc_d0_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.982    
                         arrival time                           1.023    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 core_inst/sys/eth_dma_0/rx_adapter/m_axis_tdata_reg_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_0/rx_fifo/mem_reg_0/DINBDIN[18]
                            (rising edge-triggered cell RAMB36E2 clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_0 rise@0.000ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.049ns (21.875%)  route 0.175ns (78.125%))
  Logic Levels:           0  
  Clock Path Skew:        0.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.176ns
    Source Clock Delay      (SCD):    0.949ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Net Delay (Source):      0.831ns (routing 0.158ns, distribution 0.673ns)
  Clock Net Delay (Destination): 1.011ns (routing 0.184ns, distribution 0.827ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         0.831     0.949    core_inst/sys/eth_dma_0/rx_adapter/m_axis_tuser_reg_reg[0]_2
    SLICE_X73Y179        FDRE                                         r  core_inst/sys/eth_dma_0/rx_adapter/m_axis_tdata_reg_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y179        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     0.998 r  core_inst/sys/eth_dma_0/rx_adapter/m_axis_tdata_reg_reg[50]/Q
                         net (fo=1, routed)           0.175     1.173    core_inst/sys/eth_dma_0/rx_fifo/s_axis[50]
    RAMB36_X7Y36         RAMB36E2                                     r  core_inst/sys/eth_dma_0/rx_fifo/mem_reg_0/DINBDIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         1.011     1.176    core_inst/sys/eth_dma_0/rx_fifo/mem_reg_0_4
    RAMB36_X7Y36         RAMB36E2                                     r  core_inst/sys/eth_dma_0/rx_fifo/mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.073     1.103    
    RAMB36_X7Y36         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[18])
                                                      0.029     1.132    core_inst/sys/eth_dma_0/rx_fifo/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.132    
                         arrival time                           1.173    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 core_inst/sys/eth_dma_0/rx_adapter/m_axis_tdata_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_0/rx_fifo/mem_reg_0/DINADIN[16]
                            (rising edge-triggered cell RAMB36E2 clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_0 rise@0.000ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.049ns (26.923%)  route 0.133ns (73.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.176ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.134ns
  Clock Net Delay (Source):      0.813ns (routing 0.158ns, distribution 0.655ns)
  Clock Net Delay (Destination): 1.011ns (routing 0.184ns, distribution 0.827ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         0.813     0.931    core_inst/sys/eth_dma_0/rx_adapter/m_axis_tuser_reg_reg[0]_2
    SLICE_X73Y182        FDRE                                         r  core_inst/sys/eth_dma_0/rx_adapter/m_axis_tdata_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y182        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     0.980 r  core_inst/sys/eth_dma_0/rx_adapter/m_axis_tdata_reg_reg[16]/Q
                         net (fo=1, routed)           0.133     1.113    core_inst/sys/eth_dma_0/rx_fifo/s_axis[16]
    RAMB36_X7Y36         RAMB36E2                                     r  core_inst/sys/eth_dma_0/rx_fifo/mem_reg_0/DINADIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         1.011     1.176    core_inst/sys/eth_dma_0/rx_fifo/mem_reg_0_4
    RAMB36_X7Y36         RAMB36E2                                     r  core_inst/sys/eth_dma_0/rx_fifo/mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.134     1.042    
    RAMB36_X7Y36         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINADIN[16])
                                                      0.029     1.071    core_inst/sys/eth_dma_0/rx_fifo/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.071    
                         arrival time                           1.113    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 sfp_1_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_reg_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_0 rise@0.000ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.080ns (38.462%)  route 0.128ns (61.538%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.119ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Net Delay (Source):      0.764ns (routing 0.158ns, distribution 0.606ns)
  Clock Net Delay (Destination): 0.954ns (routing 0.184ns, distribution 0.770ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         0.764     0.882    sfp_1_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/CLK
    SLICE_X76Y187        FDSE                                         r  sfp_1_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y187        FDSE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     0.931 r  sfp_1_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_reg_reg[15]/Q
                         net (fo=3, routed)           0.113     1.044    sfp_1_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/sfp_1_rxd_int[15]
    SLICE_X75Y186        LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.031     1.075 r  sfp_1_phy_inst/eth_phy_10g_rx_inst/xgmii_baser_dec_inst/xgmii_rxd_d0[15]_i_1__0/O
                         net (fo=1, routed)           0.015     1.090    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_3[15]
    SLICE_X75Y186        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         0.954     1.119    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[0]_0
    SLICE_X75Y186        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[15]/C
                         clock pessimism             -0.127     0.992    
    SLICE_X75Y186        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.056     1.048    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.048    
                         arrival time                           1.090    
  -------------------------------------------------------------------
                         slack                                  0.042    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gt_rxusrclk2_0
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { genblk1[0].bufg_gt_rx_usrclk2_0_inst/O }

Check Type        Corner  Lib Pin                  Reference Pin           Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                     1.709         6.400       4.691      RAMB36_X7Y36         core_inst/sys/eth_dma_0/rx_fifo/mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK       n/a                     1.709         6.400       4.691      RAMB18_X7Y74         core_inst/sys/eth_dma_0/rx_fifo/mem_reg_1/CLKBWRCLK
Min Period        n/a     FDRE/C                   n/a                     0.550         6.400       5.850      SLICE_X67Y186        core_inst/sys/eth_dma_0/rx_fifo/rd_ptr_gray_sync1_reg_reg[0]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         6.400       5.850      SLICE_X67Y185        core_inst/sys/eth_dma_0/rx_fifo/rd_ptr_gray_sync1_reg_reg[1]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         6.400       5.850      SLICE_X67Y186        core_inst/sys/eth_dma_0/rx_fifo/rd_ptr_gray_sync1_reg_reg[2]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         6.400       5.850      SLICE_X67Y185        core_inst/sys/eth_dma_0/rx_fifo/rd_ptr_gray_sync1_reg_reg[3]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         6.400       5.850      SLICE_X67Y186        core_inst/sys/eth_dma_0/rx_fifo/rd_ptr_gray_sync1_reg_reg[4]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         6.400       5.850      SLICE_X68Y185        core_inst/sys/eth_dma_0/rx_fifo/rd_ptr_gray_sync1_reg_reg[5]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         6.400       5.850      SLICE_X68Y187        core_inst/sys/eth_dma_0/rx_fifo/rd_ptr_gray_sync1_reg_reg[6]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         6.400       5.850      SLICE_X67Y186        core_inst/sys/eth_dma_0/rx_fifo/rd_ptr_gray_sync1_reg_reg[7]/C
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.200       2.346      RAMB36_X7Y36         core_inst/sys/eth_dma_0/rx_fifo/mem_reg_0/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK       n/a                     0.854         3.200       2.346      RAMB18_X7Y74         core_inst/sys/eth_dma_0/rx_fifo/mem_reg_1/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK       n/a                     0.854         3.200       2.346      RAMB18_X7Y74         core_inst/sys/eth_dma_0/rx_fifo/mem_reg_1/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.200       2.346      RAMB36_X7Y36         core_inst/sys/eth_dma_0/rx_fifo/mem_reg_0/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         3.200       2.925      SLICE_X68Y184        core_inst/sys/eth_dma_0/rx_fifo/wr_addr_reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         3.200       2.925      SLICE_X68Y184        core_inst/sys/eth_dma_0/rx_fifo/wr_addr_reg_reg[7]/C
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         3.200       2.925      SLICE_X69Y184        core_inst/sys/eth_dma_0/rx_fifo/wr_ptr_cur_gray_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         3.200       2.925      SLICE_X69Y184        core_inst/sys/eth_dma_0/rx_fifo/wr_ptr_cur_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         3.200       2.925      SLICE_X69Y185        core_inst/sys/eth_dma_0/rx_fifo/wr_ptr_cur_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         3.200       2.925      SLICE_X69Y185        core_inst/sys/eth_dma_0/rx_fifo/wr_ptr_cur_reg_reg[4]/C
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK       n/a                     0.854         3.200       2.346      RAMB18_X7Y74         core_inst/sys/eth_dma_0/rx_fifo/mem_reg_1/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.200       2.346      RAMB36_X7Y36         core_inst/sys/eth_dma_0/rx_fifo/mem_reg_0/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.200       2.346      RAMB36_X7Y36         core_inst/sys/eth_dma_0/rx_fifo/mem_reg_0/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK       n/a                     0.854         3.200       2.346      RAMB18_X7Y74         core_inst/sys/eth_dma_0/rx_fifo/mem_reg_1/CLKBWRCLK
High Pulse Width  Slow    FDRE/C                   n/a                     0.275         3.200       2.925      SLICE_X67Y186        core_inst/sys/eth_dma_0/rx_fifo/rd_ptr_gray_sync1_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C                   n/a                     0.275         3.200       2.925      SLICE_X67Y185        core_inst/sys/eth_dma_0/rx_fifo/rd_ptr_gray_sync1_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C                   n/a                     0.275         3.200       2.925      SLICE_X67Y186        core_inst/sys/eth_dma_0/rx_fifo/rd_ptr_gray_sync1_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C                   n/a                     0.275         3.200       2.925      SLICE_X67Y185        core_inst/sys/eth_dma_0/rx_fifo/rd_ptr_gray_sync1_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C                   n/a                     0.275         3.200       2.925      SLICE_X67Y186        core_inst/sys/eth_dma_0/rx_fifo/rd_ptr_gray_sync1_reg_reg[4]/C
High Pulse Width  Fast    FDRE/C                   n/a                     0.275         3.200       2.925      SLICE_X68Y185        core_inst/sys/eth_dma_0/rx_fifo/rd_ptr_gray_sync1_reg_reg[5]/C
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK2  GTHE3_CHANNEL/RXUSRCLK  1.005         0.420       0.585      GTHE3_CHANNEL_X0Y12  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Max Skew          Fast    GTHE3_CHANNEL/RXUSRCLK2  GTHE3_CHANNEL/RXUSRCLK  0.882         0.248       0.634      GTHE3_CHANNEL_X0Y12  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2



---------------------------------------------------------------------------------------------------
From Clock:  rxoutclk_out[1]
  To Clock:  rxoutclk_out[1]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.355ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rxoutclk_out[1]
Waveform(ns):       { 0.000 1.600 }
Period(ns):         3.200
Sources:            { sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     BUFG_GT/I               n/a                      1.379         3.200       1.821      BUFG_GT_X0Y87        genblk1[1].bufg_gt_rx_usrclk2_0_inst/I
Min Period        n/a     BUFG_GT/I               n/a                      1.379         3.200       1.821      BUFG_GT_X0Y88        genblk1[1].bufg_gt_rx_usrclk_0_inst/I
Min Period        n/a     FDCE/C                  n/a                      0.550         3.200       2.650      SLICE_X100Y201       genblk1[1].gt_userclk_rx_active_reg[1]/C
Low Pulse Width   Slow    FDCE/C                  n/a                      0.275         1.600       1.325      SLICE_X100Y201       genblk1[1].gt_userclk_rx_active_reg[1]/C
Low Pulse Width   Fast    FDCE/C                  n/a                      0.275         1.600       1.325      SLICE_X100Y201       genblk1[1].gt_userclk_rx_active_reg[1]/C
High Pulse Width  Slow    FDCE/C                  n/a                      0.275         1.600       1.325      SLICE_X100Y201       genblk1[1].gt_userclk_rx_active_reg[1]/C
High Pulse Width  Fast    FDCE/C                  n/a                      0.275         1.600       1.325      SLICE_X100Y201       genblk1[1].gt_userclk_rx_active_reg[1]/C
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK  GTHE3_CHANNEL/RXUSRCLK2  0.516         0.161       0.355      GTHE3_CHANNEL_X0Y13  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Fast    GTHE3_CHANNEL/RXUSRCLK  GTHE3_CHANNEL/RXUSRCLK2  0.519         0.098       0.421      GTHE3_CHANNEL_X0Y13  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  gt_rxusrclk2_1
  To Clock:  gt_rxusrclk2_1

Setup :            0  Failing Endpoints,  Worst Slack        1.621ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.759ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.621ns  (required time - arrival time)
  Source:                 core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_1 rise@6.400ns - gt_rxusrclk2_1 rise@0.000ns)
  Data Path Delay:        4.700ns  (logic 1.341ns (28.532%)  route 3.359ns (71.468%))
  Logic Levels:           8  (LUT5=1 LUT6=7)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.301ns = ( 7.701 - 6.400 ) 
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.090ns (routing 0.109ns, distribution 0.981ns)
  Clock Net Delay (Destination): 0.972ns (routing 0.093ns, distribution 0.879ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         1.090     1.487    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/CLK
    SLICE_X75Y199        FDRE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y199        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     1.601 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=153, routed)         0.954     2.555    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/eth_crc_32/crc_state3_reg[11][0]
    SLICE_X71Y208        LUT5 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.192     2.747 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/eth_crc_32/i_/crc_state3[22]_i_6/O
                         net (fo=9, routed)           0.593     3.340    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/eth_crc_32/i_/crc_state3[22]_i_6_n_0
    SLICE_X67Y212        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.132     3.472 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/eth_crc_32/i_/crc_state3[25]_i_3/O
                         net (fo=8, routed)           0.396     3.868    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/eth_crc_32/i_/crc_state3[25]_i_3_n_0
    SLICE_X69Y216        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.178     4.046 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/eth_crc_32/i_/crc_state3[29]_i_4/O
                         net (fo=4, routed)           0.305     4.351    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/eth_crc_32/crc_state3_reg[24]
    SLICE_X68Y213        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.116     4.467 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/eth_crc_32/i_/crc_state3[18]_i_1/O
                         net (fo=2, routed)           0.233     4.700    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_next3[18]
    SLICE_X69Y214        LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.176     4.876 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_i_32/O
                         net (fo=1, routed)           0.162     5.038    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_i_32_n_0
    SLICE_X68Y214        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.185     5.223 f  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_i_11/O
                         net (fo=1, routed)           0.567     5.790    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_i_11_n_0
    SLICE_X73Y200        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.132     5.922 f  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_i_2/O
                         net (fo=1, routed)           0.123     6.045    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_i_2_n_0
    SLICE_X73Y200        LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.116     6.161 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_i_1/O
                         net (fo=1, routed)           0.026     6.187    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_next
    SLICE_X73Y200        FDRE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         0.972     7.701    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/CLK
    SLICE_X73Y200        FDRE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_reg/C
                         clock pessimism              0.084     7.785    
                         clock uncertainty           -0.035     7.750    
    SLICE_X73Y200        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.058     7.808    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tuser_reg_reg
  -------------------------------------------------------------------
                         required time                          7.808    
                         arrival time                          -6.187    
  -------------------------------------------------------------------
                         slack                                  1.621    

Slack (MET) :             2.220ns  (required time - arrival time)
  Source:                 core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_1 rise@6.400ns - gt_rxusrclk2_1 rise@0.000ns)
  Data Path Delay:        3.962ns  (logic 1.184ns (29.884%)  route 2.778ns (70.116%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.303ns = ( 7.703 - 6.400 ) 
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.089ns (routing 0.109ns, distribution 0.980ns)
  Clock Net Delay (Destination): 0.974ns (routing 0.093ns, distribution 0.881ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         1.089     1.486    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/CLK
    SLICE_X75Y203        FDRE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y203        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117     1.603 f  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[5]/Q
                         net (fo=6, routed)           0.422     2.025    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg_n_0_[5]
    SLICE_X73Y202        LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.187     2.212 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[4]_i_3/O
                         net (fo=2, routed)           0.077     2.289    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[4]_i_3_n_0
    SLICE_X73Y202        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.132     2.421 f  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[4]_i_2/O
                         net (fo=5, routed)           0.209     2.630    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[4]_i_2_n_0
    SLICE_X73Y201        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.188     2.818 f  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_4/O
                         net (fo=3, routed)           0.233     3.051    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_4_n_0
    SLICE_X74Y201        LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.185     3.236 f  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[1]_i_2/O
                         net (fo=4, routed)           0.221     3.457    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[1]_i_2_n_0
    SLICE_X75Y200        LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.119     3.576 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[1]_i_1/O
                         net (fo=5, routed)           0.157     3.733    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/p_0_in__0[1]
    SLICE_X75Y201        LUT5 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.119     3.852 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/i___105_i_1/O
                         net (fo=14, routed)          0.316     4.168    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxc_d0_reg[3]_0
    SLICE_X72Y201        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.137     4.305 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state[31]_i_1/O
                         net (fo=65, routed)          1.143     5.448    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3
    SLICE_X69Y213        FDSE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         0.974     7.703    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/CLK
    SLICE_X69Y213        FDSE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3_reg[8]/C
                         clock pessimism              0.084     7.787    
                         clock uncertainty           -0.035     7.752    
    SLICE_X69Y213        FDSE (Setup_DFF_SLICEM_C_S)
                                                     -0.084     7.668    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3_reg[8]
  -------------------------------------------------------------------
                         required time                          7.668    
                         arrival time                          -5.448    
  -------------------------------------------------------------------
                         slack                                  2.220    

Slack (MET) :             2.229ns  (required time - arrival time)
  Source:                 core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_1 rise@6.400ns - gt_rxusrclk2_1 rise@0.000ns)
  Data Path Delay:        3.953ns  (logic 1.184ns (29.952%)  route 2.769ns (70.048%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.302ns = ( 7.702 - 6.400 ) 
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.089ns (routing 0.109ns, distribution 0.980ns)
  Clock Net Delay (Destination): 0.973ns (routing 0.093ns, distribution 0.880ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         1.089     1.486    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/CLK
    SLICE_X75Y203        FDRE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y203        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117     1.603 f  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[5]/Q
                         net (fo=6, routed)           0.422     2.025    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg_n_0_[5]
    SLICE_X73Y202        LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.187     2.212 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[4]_i_3/O
                         net (fo=2, routed)           0.077     2.289    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[4]_i_3_n_0
    SLICE_X73Y202        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.132     2.421 f  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[4]_i_2/O
                         net (fo=5, routed)           0.209     2.630    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[4]_i_2_n_0
    SLICE_X73Y201        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.188     2.818 f  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_4/O
                         net (fo=3, routed)           0.233     3.051    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_4_n_0
    SLICE_X74Y201        LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.185     3.236 f  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[1]_i_2/O
                         net (fo=4, routed)           0.221     3.457    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[1]_i_2_n_0
    SLICE_X75Y200        LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.119     3.576 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[1]_i_1/O
                         net (fo=5, routed)           0.157     3.733    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/p_0_in__0[1]
    SLICE_X75Y201        LUT5 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.119     3.852 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/i___105_i_1/O
                         net (fo=14, routed)          0.316     4.168    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxc_d0_reg[3]_0
    SLICE_X72Y201        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.137     4.305 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state[31]_i_1/O
                         net (fo=65, routed)          1.134     5.439    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3
    SLICE_X70Y213        FDSE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         0.973     7.702    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/CLK
    SLICE_X70Y213        FDSE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3_reg[1]/C
                         clock pessimism              0.084     7.786    
                         clock uncertainty           -0.035     7.751    
    SLICE_X70Y213        FDSE (Setup_EFF_SLICEL_C_S)
                                                     -0.083     7.668    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3_reg[1]
  -------------------------------------------------------------------
                         required time                          7.668    
                         arrival time                          -5.439    
  -------------------------------------------------------------------
                         slack                                  2.229    

Slack (MET) :             2.239ns  (required time - arrival time)
  Source:                 core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3_reg[20]/CE
                            (rising edge-triggered cell FDSE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_1 rise@6.400ns - gt_rxusrclk2_1 rise@0.000ns)
  Data Path Delay:        3.986ns  (logic 1.181ns (29.629%)  route 2.805ns (70.371%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.312ns = ( 7.712 - 6.400 ) 
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.089ns (routing 0.109ns, distribution 0.980ns)
  Clock Net Delay (Destination): 0.983ns (routing 0.093ns, distribution 0.890ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         1.089     1.486    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/CLK
    SLICE_X75Y203        FDRE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y203        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117     1.603 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[5]/Q
                         net (fo=6, routed)           0.422     2.025    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg_n_0_[5]
    SLICE_X73Y202        LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.187     2.212 f  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[4]_i_3/O
                         net (fo=2, routed)           0.077     2.289    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[4]_i_3_n_0
    SLICE_X73Y202        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.132     2.421 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[4]_i_2/O
                         net (fo=5, routed)           0.209     2.630    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[4]_i_2_n_0
    SLICE_X73Y201        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.188     2.818 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_4/O
                         net (fo=3, routed)           0.233     3.051    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_4_n_0
    SLICE_X74Y201        LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.185     3.236 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[1]_i_2/O
                         net (fo=4, routed)           0.221     3.457    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[1]_i_2_n_0
    SLICE_X75Y200        LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.119     3.576 f  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[1]_i_1/O
                         net (fo=5, routed)           0.157     3.733    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/p_0_in__0[1]
    SLICE_X75Y201        LUT5 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.119     3.852 f  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/i___105_i_1/O
                         net (fo=14, routed)          0.312     4.164    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxc_d0_reg[3]_0
    SLICE_X72Y201        LUT4 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.134     4.298 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state[31]_i_2/O
                         net (fo=65, routed)          1.174     5.472    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/update_crc
    SLICE_X68Y212        FDSE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         0.983     7.712    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/CLK
    SLICE_X68Y212        FDSE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3_reg[20]/C
                         clock pessimism              0.084     7.796    
                         clock uncertainty           -0.035     7.761    
    SLICE_X68Y212        FDSE (Setup_EFF2_SLICEL_C_CE)
                                                     -0.050     7.711    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3_reg[20]
  -------------------------------------------------------------------
                         required time                          7.711    
                         arrival time                          -5.472    
  -------------------------------------------------------------------
                         slack                                  2.239    

Slack (MET) :             2.244ns  (required time - arrival time)
  Source:                 core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3_reg[17]/CE
                            (rising edge-triggered cell FDSE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_1 rise@6.400ns - gt_rxusrclk2_1 rise@0.000ns)
  Data Path Delay:        3.985ns  (logic 1.181ns (29.636%)  route 2.804ns (70.364%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.313ns = ( 7.713 - 6.400 ) 
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.089ns (routing 0.109ns, distribution 0.980ns)
  Clock Net Delay (Destination): 0.984ns (routing 0.093ns, distribution 0.891ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         1.089     1.486    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/CLK
    SLICE_X75Y203        FDRE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y203        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117     1.603 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[5]/Q
                         net (fo=6, routed)           0.422     2.025    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg_n_0_[5]
    SLICE_X73Y202        LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.187     2.212 f  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[4]_i_3/O
                         net (fo=2, routed)           0.077     2.289    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[4]_i_3_n_0
    SLICE_X73Y202        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.132     2.421 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[4]_i_2/O
                         net (fo=5, routed)           0.209     2.630    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[4]_i_2_n_0
    SLICE_X73Y201        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.188     2.818 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_4/O
                         net (fo=3, routed)           0.233     3.051    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_4_n_0
    SLICE_X74Y201        LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.185     3.236 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[1]_i_2/O
                         net (fo=4, routed)           0.221     3.457    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[1]_i_2_n_0
    SLICE_X75Y200        LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.119     3.576 f  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[1]_i_1/O
                         net (fo=5, routed)           0.157     3.733    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/p_0_in__0[1]
    SLICE_X75Y201        LUT5 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.119     3.852 f  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/i___105_i_1/O
                         net (fo=14, routed)          0.312     4.164    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxc_d0_reg[3]_0
    SLICE_X72Y201        LUT4 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.134     4.298 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state[31]_i_2/O
                         net (fo=65, routed)          1.173     5.471    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/update_crc
    SLICE_X67Y212        FDSE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         0.984     7.713    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/CLK
    SLICE_X67Y212        FDSE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3_reg[17]/C
                         clock pessimism              0.084     7.797    
                         clock uncertainty           -0.035     7.762    
    SLICE_X67Y212        FDSE (Setup_DFF_SLICEM_C_CE)
                                                     -0.047     7.715    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3_reg[17]
  -------------------------------------------------------------------
                         required time                          7.715    
                         arrival time                          -5.471    
  -------------------------------------------------------------------
                         slack                                  2.244    

Slack (MET) :             2.246ns  (required time - arrival time)
  Source:                 core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3_reg[18]/CE
                            (rising edge-triggered cell FDSE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_1 rise@6.400ns - gt_rxusrclk2_1 rise@0.000ns)
  Data Path Delay:        3.982ns  (logic 1.181ns (29.658%)  route 2.801ns (70.342%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.312ns = ( 7.712 - 6.400 ) 
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.089ns (routing 0.109ns, distribution 0.980ns)
  Clock Net Delay (Destination): 0.983ns (routing 0.093ns, distribution 0.890ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         1.089     1.486    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/CLK
    SLICE_X75Y203        FDRE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y203        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117     1.603 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[5]/Q
                         net (fo=6, routed)           0.422     2.025    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg_n_0_[5]
    SLICE_X73Y202        LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.187     2.212 f  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[4]_i_3/O
                         net (fo=2, routed)           0.077     2.289    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[4]_i_3_n_0
    SLICE_X73Y202        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.132     2.421 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[4]_i_2/O
                         net (fo=5, routed)           0.209     2.630    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[4]_i_2_n_0
    SLICE_X73Y201        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.188     2.818 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_4/O
                         net (fo=3, routed)           0.233     3.051    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_4_n_0
    SLICE_X74Y201        LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.185     3.236 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[1]_i_2/O
                         net (fo=4, routed)           0.221     3.457    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[1]_i_2_n_0
    SLICE_X75Y200        LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.119     3.576 f  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[1]_i_1/O
                         net (fo=5, routed)           0.157     3.733    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/p_0_in__0[1]
    SLICE_X75Y201        LUT5 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.119     3.852 f  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/i___105_i_1/O
                         net (fo=14, routed)          0.312     4.164    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxc_d0_reg[3]_0
    SLICE_X72Y201        LUT4 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.134     4.298 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state[31]_i_2/O
                         net (fo=65, routed)          1.170     5.468    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/update_crc
    SLICE_X68Y212        FDSE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         0.983     7.712    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/CLK
    SLICE_X68Y212        FDSE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3_reg[18]/C
                         clock pessimism              0.084     7.796    
                         clock uncertainty           -0.035     7.761    
    SLICE_X68Y212        FDSE (Setup_EFF_SLICEL_C_CE)
                                                     -0.047     7.714    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3_reg[18]
  -------------------------------------------------------------------
                         required time                          7.714    
                         arrival time                          -5.468    
  -------------------------------------------------------------------
                         slack                                  2.246    

Slack (MET) :             2.249ns  (required time - arrival time)
  Source:                 core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3_reg[22]/CE
                            (rising edge-triggered cell FDSE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_1 rise@6.400ns - gt_rxusrclk2_1 rise@0.000ns)
  Data Path Delay:        3.981ns  (logic 1.181ns (29.666%)  route 2.800ns (70.334%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.314ns = ( 7.714 - 6.400 ) 
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.089ns (routing 0.109ns, distribution 0.980ns)
  Clock Net Delay (Destination): 0.985ns (routing 0.093ns, distribution 0.892ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         1.089     1.486    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/CLK
    SLICE_X75Y203        FDRE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y203        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117     1.603 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[5]/Q
                         net (fo=6, routed)           0.422     2.025    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg_n_0_[5]
    SLICE_X73Y202        LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.187     2.212 f  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[4]_i_3/O
                         net (fo=2, routed)           0.077     2.289    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[4]_i_3_n_0
    SLICE_X73Y202        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.132     2.421 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[4]_i_2/O
                         net (fo=5, routed)           0.209     2.630    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[4]_i_2_n_0
    SLICE_X73Y201        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.188     2.818 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_4/O
                         net (fo=3, routed)           0.233     3.051    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_4_n_0
    SLICE_X74Y201        LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.185     3.236 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[1]_i_2/O
                         net (fo=4, routed)           0.221     3.457    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[1]_i_2_n_0
    SLICE_X75Y200        LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.119     3.576 f  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[1]_i_1/O
                         net (fo=5, routed)           0.157     3.733    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/p_0_in__0[1]
    SLICE_X75Y201        LUT5 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.119     3.852 f  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/i___105_i_1/O
                         net (fo=14, routed)          0.312     4.164    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxc_d0_reg[3]_0
    SLICE_X72Y201        LUT4 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.134     4.298 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state[31]_i_2/O
                         net (fo=65, routed)          1.169     5.467    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/update_crc
    SLICE_X68Y212        FDSE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         0.985     7.714    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/CLK
    SLICE_X68Y212        FDSE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3_reg[22]/C
                         clock pessimism              0.084     7.798    
                         clock uncertainty           -0.035     7.763    
    SLICE_X68Y212        FDSE (Setup_DFF_SLICEL_C_CE)
                                                     -0.047     7.716    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3_reg[22]
  -------------------------------------------------------------------
                         required time                          7.716    
                         arrival time                          -5.467    
  -------------------------------------------------------------------
                         slack                                  2.249    

Slack (MET) :             2.267ns  (required time - arrival time)
  Source:                 core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_1 rise@6.400ns - gt_rxusrclk2_1 rise@0.000ns)
  Data Path Delay:        3.917ns  (logic 1.184ns (30.227%)  route 2.733ns (69.773%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.304ns = ( 7.704 - 6.400 ) 
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.089ns (routing 0.109ns, distribution 0.980ns)
  Clock Net Delay (Destination): 0.975ns (routing 0.093ns, distribution 0.882ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         1.089     1.486    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/CLK
    SLICE_X75Y203        FDRE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y203        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117     1.603 f  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[5]/Q
                         net (fo=6, routed)           0.422     2.025    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg_n_0_[5]
    SLICE_X73Y202        LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.187     2.212 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[4]_i_3/O
                         net (fo=2, routed)           0.077     2.289    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[4]_i_3_n_0
    SLICE_X73Y202        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.132     2.421 f  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[4]_i_2/O
                         net (fo=5, routed)           0.209     2.630    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[4]_i_2_n_0
    SLICE_X73Y201        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.188     2.818 f  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_4/O
                         net (fo=3, routed)           0.233     3.051    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_4_n_0
    SLICE_X74Y201        LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.185     3.236 f  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[1]_i_2/O
                         net (fo=4, routed)           0.221     3.457    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[1]_i_2_n_0
    SLICE_X75Y200        LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.119     3.576 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[1]_i_1/O
                         net (fo=5, routed)           0.157     3.733    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/p_0_in__0[1]
    SLICE_X75Y201        LUT5 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.119     3.852 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/i___105_i_1/O
                         net (fo=14, routed)          0.316     4.168    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxc_d0_reg[3]_0
    SLICE_X72Y201        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.137     4.305 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state[31]_i_1/O
                         net (fo=65, routed)          1.098     5.403    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3
    SLICE_X67Y211        FDSE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         0.975     7.704    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/CLK
    SLICE_X67Y211        FDSE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3_reg[11]/C
                         clock pessimism              0.084     7.788    
                         clock uncertainty           -0.035     7.753    
    SLICE_X67Y211        FDSE (Setup_EFF_SLICEM_C_S)
                                                     -0.083     7.670    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3_reg[11]
  -------------------------------------------------------------------
                         required time                          7.670    
                         arrival time                          -5.403    
  -------------------------------------------------------------------
                         slack                                  2.267    

Slack (MET) :             2.267ns  (required time - arrival time)
  Source:                 core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3_reg[15]/S
                            (rising edge-triggered cell FDSE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_1 rise@6.400ns - gt_rxusrclk2_1 rise@0.000ns)
  Data Path Delay:        3.917ns  (logic 1.184ns (30.227%)  route 2.733ns (69.773%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.304ns = ( 7.704 - 6.400 ) 
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.089ns (routing 0.109ns, distribution 0.980ns)
  Clock Net Delay (Destination): 0.975ns (routing 0.093ns, distribution 0.882ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         1.089     1.486    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/CLK
    SLICE_X75Y203        FDRE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y203        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117     1.603 f  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[5]/Q
                         net (fo=6, routed)           0.422     2.025    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg_n_0_[5]
    SLICE_X73Y202        LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.187     2.212 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[4]_i_3/O
                         net (fo=2, routed)           0.077     2.289    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[4]_i_3_n_0
    SLICE_X73Y202        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.132     2.421 f  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[4]_i_2/O
                         net (fo=5, routed)           0.209     2.630    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[4]_i_2_n_0
    SLICE_X73Y201        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.188     2.818 f  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_4/O
                         net (fo=3, routed)           0.233     3.051    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_4_n_0
    SLICE_X74Y201        LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.185     3.236 f  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[1]_i_2/O
                         net (fo=4, routed)           0.221     3.457    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[1]_i_2_n_0
    SLICE_X75Y200        LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.119     3.576 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[1]_i_1/O
                         net (fo=5, routed)           0.157     3.733    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/p_0_in__0[1]
    SLICE_X75Y201        LUT5 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.119     3.852 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/i___105_i_1/O
                         net (fo=14, routed)          0.316     4.168    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxc_d0_reg[3]_0
    SLICE_X72Y201        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.137     4.305 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state[31]_i_1/O
                         net (fo=65, routed)          1.098     5.403    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3
    SLICE_X67Y211        FDSE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3_reg[15]/S
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         0.975     7.704    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/CLK
    SLICE_X67Y211        FDSE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3_reg[15]/C
                         clock pessimism              0.084     7.788    
                         clock uncertainty           -0.035     7.753    
    SLICE_X67Y211        FDSE (Setup_EFF2_SLICEM_C_S)
                                                     -0.083     7.670    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3_reg[15]
  -------------------------------------------------------------------
                         required time                          7.670    
                         arrival time                          -5.403    
  -------------------------------------------------------------------
                         slack                                  2.267    

Slack (MET) :             2.270ns  (required time - arrival time)
  Source:                 core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_1 rise@6.400ns - gt_rxusrclk2_1 rise@0.000ns)
  Data Path Delay:        3.914ns  (logic 1.184ns (30.250%)  route 2.730ns (69.750%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.304ns = ( 7.704 - 6.400 ) 
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.089ns (routing 0.109ns, distribution 0.980ns)
  Clock Net Delay (Destination): 0.975ns (routing 0.093ns, distribution 0.882ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         1.089     1.486    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/CLK
    SLICE_X75Y203        FDRE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y203        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117     1.603 f  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg[5]/Q
                         net (fo=6, routed)           0.422     2.025    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d0_reg_n_0_[5]
    SLICE_X73Y202        LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.187     2.212 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[4]_i_3/O
                         net (fo=2, routed)           0.077     2.289    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[4]_i_3_n_0
    SLICE_X73Y202        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.132     2.421 f  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[4]_i_2/O
                         net (fo=5, routed)           0.209     2.630    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tkeep_reg[4]_i_2_n_0
    SLICE_X73Y201        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.188     2.818 f  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_4/O
                         net (fo=3, routed)           0.233     3.051    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[0]_i_4_n_0
    SLICE_X74Y201        LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.185     3.236 f  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[1]_i_2/O
                         net (fo=4, routed)           0.221     3.457    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[1]_i_2_n_0
    SLICE_X75Y200        LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.119     3.576 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/last_cycle_tkeep_reg[1]_i_1/O
                         net (fo=5, routed)           0.157     3.733    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/p_0_in__0[1]
    SLICE_X75Y201        LUT5 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.119     3.852 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/i___105_i_1/O
                         net (fo=14, routed)          0.316     4.168    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxc_d0_reg[3]_0
    SLICE_X72Y201        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.137     4.305 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state[31]_i_1/O
                         net (fo=65, routed)          1.095     5.400    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3
    SLICE_X68Y211        FDSE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         0.975     7.704    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/CLK
    SLICE_X68Y211        FDSE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3_reg[7]/C
                         clock pessimism              0.084     7.788    
                         clock uncertainty           -0.035     7.753    
    SLICE_X68Y211        FDSE (Setup_EFF_SLICEL_C_S)
                                                     -0.083     7.670    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3_reg[7]
  -------------------------------------------------------------------
                         required time                          7.670    
                         arrival time                          -5.400    
  -------------------------------------------------------------------
                         slack                                  2.270    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 core_inst/sys/eth_dma_1/rx_adapter/m_axis_tdata_reg_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_1/rx_fifo/mem_reg_0/DINBDIN[19]
                            (rising edge-triggered cell RAMB36E2 clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_1 rise@0.000ns - gt_rxusrclk2_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.049ns (18.491%)  route 0.216ns (81.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.809ns
    Source Clock Delay      (SCD):    0.535ns
    Clock Pessimism Removal (CPR):    0.069ns
  Clock Net Delay (Source):      0.417ns (routing 0.059ns, distribution 0.358ns)
  Clock Net Delay (Destination): 0.644ns (routing 0.075ns, distribution 0.569ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         0.417     0.535    core_inst/sys/eth_dma_1/rx_adapter/CLK
    SLICE_X76Y197        FDRE                                         r  core_inst/sys/eth_dma_1/rx_adapter/m_axis_tdata_reg_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y197        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     0.584 r  core_inst/sys/eth_dma_1/rx_adapter/m_axis_tdata_reg_reg[51]/Q
                         net (fo=1, routed)           0.216     0.800    core_inst/sys/eth_dma_1/rx_fifo/s_axis[51]
    RAMB36_X7Y38         RAMB36E2                                     r  core_inst/sys/eth_dma_1/rx_fifo/mem_reg_0/DINBDIN[19]
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         0.644     0.809    core_inst/sys/eth_dma_1/rx_fifo/CLK
    RAMB36_X7Y38         RAMB36E2                                     r  core_inst/sys/eth_dma_1/rx_fifo/mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.069     0.740    
    RAMB36_X7Y38         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[19])
                                                      0.029     0.769    core_inst/sys/eth_dma_1/rx_fifo/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -0.769    
                         arrival time                           0.800    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 core_inst/sys/eth_dma_1/rx_adapter/m_axis_tdata_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_1/rx_fifo/mem_reg_0/DINADIN[10]
                            (rising edge-triggered cell RAMB36E2 clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_1 rise@0.000ns - gt_rxusrclk2_1 rise@0.000ns)
  Data Path Delay:        0.176ns  (logic 0.049ns (27.841%)  route 0.127ns (72.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.809ns
    Source Clock Delay      (SCD):    0.606ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Net Delay (Source):      0.488ns (routing 0.059ns, distribution 0.429ns)
  Clock Net Delay (Destination): 0.644ns (routing 0.075ns, distribution 0.569ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         0.488     0.606    core_inst/sys/eth_dma_1/rx_adapter/CLK
    SLICE_X74Y198        FDRE                                         r  core_inst/sys/eth_dma_1/rx_adapter/m_axis_tdata_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y198        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     0.655 r  core_inst/sys/eth_dma_1/rx_adapter/m_axis_tdata_reg_reg[10]/Q
                         net (fo=1, routed)           0.127     0.782    core_inst/sys/eth_dma_1/rx_fifo/s_axis[10]
    RAMB36_X7Y38         RAMB36E2                                     r  core_inst/sys/eth_dma_1/rx_fifo/mem_reg_0/DINADIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         0.644     0.809    core_inst/sys/eth_dma_1/rx_fifo/CLK
    RAMB36_X7Y38         RAMB36E2                                     r  core_inst/sys/eth_dma_1/rx_fifo/mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.095     0.714    
    RAMB36_X7Y38         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINADIN[10])
                                                      0.029     0.743    core_inst/sys/eth_dma_1/rx_fifo/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -0.743    
                         arrival time                           0.782    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 core_inst/sys/eth_dma_1/rx_adapter/m_axis_tkeep_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_1/rx_fifo/mem_reg_0/DINPADINP[0]
                            (rising edge-triggered cell RAMB36E2 clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_1 rise@0.000ns - gt_rxusrclk2_1 rise@0.000ns)
  Data Path Delay:        0.179ns  (logic 0.048ns (26.816%)  route 0.131ns (73.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.809ns
    Source Clock Delay      (SCD):    0.605ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Net Delay (Source):      0.487ns (routing 0.059ns, distribution 0.428ns)
  Clock Net Delay (Destination): 0.644ns (routing 0.075ns, distribution 0.569ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         0.487     0.605    core_inst/sys/eth_dma_1/rx_adapter/CLK
    SLICE_X74Y193        FDRE                                         r  core_inst/sys/eth_dma_1/rx_adapter/m_axis_tkeep_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y193        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.048     0.653 r  core_inst/sys/eth_dma_1/rx_adapter/m_axis_tkeep_reg_reg[0]/Q
                         net (fo=1, routed)           0.131     0.784    core_inst/sys/eth_dma_1/rx_fifo/s_axis[64]
    RAMB36_X7Y38         RAMB36E2                                     r  core_inst/sys/eth_dma_1/rx_fifo/mem_reg_0/DINPADINP[0]
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         0.644     0.809    core_inst/sys/eth_dma_1/rx_fifo/CLK
    RAMB36_X7Y38         RAMB36E2                                     r  core_inst/sys/eth_dma_1/rx_fifo/mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.095     0.714    
    RAMB36_X7Y38         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINPADINP[0])
                                                      0.029     0.743    core_inst/sys/eth_dma_1/rx_fifo/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -0.743    
                         arrival time                           0.784    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 core_inst/sys/eth_dma_1/rx_fifo/wr_ptr_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_1/rx_fifo/wr_ptr_cur_gray_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_1 rise@0.000ns - gt_rxusrclk2_1 rise@0.000ns)
  Data Path Delay:        0.176ns  (logic 0.079ns (44.886%)  route 0.097ns (55.114%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.786ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    0.064ns
  Clock Net Delay (Source):      0.526ns (routing 0.059ns, distribution 0.467ns)
  Clock Net Delay (Destination): 0.621ns (routing 0.075ns, distribution 0.546ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         0.526     0.644    core_inst/sys/eth_dma_1/rx_fifo/CLK
    SLICE_X65Y195        FDRE                                         r  core_inst/sys/eth_dma_1/rx_fifo/wr_ptr_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y195        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.048     0.692 r  core_inst/sys/eth_dma_1/rx_fifo/wr_ptr_reg_reg[6]/Q
                         net (fo=5, routed)           0.081     0.773    core_inst/sys/eth_dma_1/rx_fifo/wr_ptr_cur_gray_next1[5]
    SLICE_X66Y195        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.031     0.804 r  core_inst/sys/eth_dma_1/rx_fifo/wr_ptr_cur_gray_reg[5]_i_1__0/O
                         net (fo=1, routed)           0.016     0.820    core_inst/sys/eth_dma_1/rx_fifo/wr_ptr_cur_gray_reg[5]_i_1__0_n_0
    SLICE_X66Y195        FDRE                                         r  core_inst/sys/eth_dma_1/rx_fifo/wr_ptr_cur_gray_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         0.621     0.786    core_inst/sys/eth_dma_1/rx_fifo/CLK
    SLICE_X66Y195        FDRE                                         r  core_inst/sys/eth_dma_1/rx_fifo/wr_ptr_cur_gray_reg_reg[5]/C
                         clock pessimism             -0.064     0.722    
    SLICE_X66Y195        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.056     0.778    core_inst/sys/eth_dma_1/rx_fifo/wr_ptr_cur_gray_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.778    
                         arrival time                           0.820    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 core_inst/sys/eth_dma_1/rx_adapter/m_axis_tdata_reg_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_1/rx_fifo/mem_reg_0/DINADIN[28]
                            (rising edge-triggered cell RAMB36E2 clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_1 rise@0.000ns - gt_rxusrclk2_1 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.049ns (23.113%)  route 0.163ns (76.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.809ns
    Source Clock Delay      (SCD):    0.604ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Net Delay (Source):      0.486ns (routing 0.059ns, distribution 0.427ns)
  Clock Net Delay (Destination): 0.644ns (routing 0.075ns, distribution 0.569ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         0.486     0.604    core_inst/sys/eth_dma_1/rx_adapter/CLK
    SLICE_X75Y198        FDRE                                         r  core_inst/sys/eth_dma_1/rx_adapter/m_axis_tdata_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y198        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.049     0.653 r  core_inst/sys/eth_dma_1/rx_adapter/m_axis_tdata_reg_reg[28]/Q
                         net (fo=1, routed)           0.163     0.816    core_inst/sys/eth_dma_1/rx_fifo/s_axis[28]
    RAMB36_X7Y38         RAMB36E2                                     r  core_inst/sys/eth_dma_1/rx_fifo/mem_reg_0/DINADIN[28]
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         0.644     0.809    core_inst/sys/eth_dma_1/rx_fifo/CLK
    RAMB36_X7Y38         RAMB36E2                                     r  core_inst/sys/eth_dma_1/rx_fifo/mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.065     0.744    
    RAMB36_X7Y38         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINADIN[28])
                                                      0.029     0.773    core_inst/sys/eth_dma_1/rx_fifo/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -0.773    
                         arrival time                           0.816    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 core_inst/sys/eth_dma_1/rx_adapter/m_axis_tuser_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_1/rx_fifo/mem_reg_1/DINADIN[1]
                            (rising edge-triggered cell RAMB18E2 clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_1 rise@0.000ns - gt_rxusrclk2_1 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.049ns (26.776%)  route 0.134ns (73.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.790ns
    Source Clock Delay      (SCD):    0.615ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Net Delay (Source):      0.497ns (routing 0.059ns, distribution 0.438ns)
  Clock Net Delay (Destination): 0.625ns (routing 0.075ns, distribution 0.550ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         0.497     0.615    core_inst/sys/eth_dma_1/rx_adapter/CLK
    SLICE_X73Y197        FDRE                                         r  core_inst/sys/eth_dma_1/rx_adapter/m_axis_tuser_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y197        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     0.664 r  core_inst/sys/eth_dma_1/rx_adapter/m_axis_tuser_reg_reg[0]/Q
                         net (fo=15, routed)          0.134     0.798    core_inst/sys/eth_dma_1/rx_fifo/rx_fifo_axis_tuser
    RAMB18_X7Y78         RAMB18E2                                     r  core_inst/sys/eth_dma_1/rx_fifo/mem_reg_1/DINADIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         0.625     0.790    core_inst/sys/eth_dma_1/rx_fifo/CLK
    RAMB18_X7Y78         RAMB18E2                                     r  core_inst/sys/eth_dma_1/rx_fifo/mem_reg_1/CLKBWRCLK
                         clock pessimism             -0.065     0.725    
    RAMB18_X7Y78         RAMB18E2 (Hold_RAMB18E2_L_RAMB180_CLKBWRCLK_DINADIN[1])
                                                      0.029     0.754    core_inst/sys/eth_dma_1/rx_fifo/mem_reg_1
  -------------------------------------------------------------------
                         required time                         -0.754    
                         arrival time                           0.798    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 core_inst/sys/eth_dma_1/rx_adapter/m_axis_tdata_reg_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_1/rx_fifo/mem_reg_0/DINBDIN[10]
                            (rising edge-triggered cell RAMB36E2 clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_1 rise@0.000ns - gt_rxusrclk2_1 rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.049ns (22.897%)  route 0.165ns (77.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.809ns
    Source Clock Delay      (SCD):    0.605ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Net Delay (Source):      0.487ns (routing 0.059ns, distribution 0.428ns)
  Clock Net Delay (Destination): 0.644ns (routing 0.075ns, distribution 0.569ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         0.487     0.605    core_inst/sys/eth_dma_1/rx_adapter/CLK
    SLICE_X75Y197        FDRE                                         r  core_inst/sys/eth_dma_1/rx_adapter/m_axis_tdata_reg_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y197        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     0.654 r  core_inst/sys/eth_dma_1/rx_adapter/m_axis_tdata_reg_reg[42]/Q
                         net (fo=1, routed)           0.165     0.819    core_inst/sys/eth_dma_1/rx_fifo/s_axis[42]
    RAMB36_X7Y38         RAMB36E2                                     r  core_inst/sys/eth_dma_1/rx_fifo/mem_reg_0/DINBDIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         0.644     0.809    core_inst/sys/eth_dma_1/rx_fifo/CLK
    RAMB36_X7Y38         RAMB36E2                                     r  core_inst/sys/eth_dma_1/rx_fifo/mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.065     0.744    
    RAMB36_X7Y38         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[10])
                                                      0.029     0.773    core_inst/sys/eth_dma_1/rx_fifo/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -0.773    
                         arrival time                           0.819    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 sfp_2_phy_inst/eth_phy_10g_rx_inst/scrambler_state_reg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_phy_inst/eth_phy_10g_rx_inst/encoded_rx_data_reg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_1 rise@0.000ns - gt_rxusrclk2_1 rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.094ns (65.278%)  route 0.050ns (34.722%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.671ns
    Source Clock Delay      (SCD):    0.532ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Net Delay (Source):      0.414ns (routing 0.059ns, distribution 0.355ns)
  Clock Net Delay (Destination): 0.506ns (routing 0.075ns, distribution 0.431ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         0.414     0.532    sfp_2_phy_inst/eth_phy_10g_rx_inst/CLK
    SLICE_X90Y205        FDRE                                         r  sfp_2_phy_inst/eth_phy_10g_rx_inst/scrambler_state_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y205        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     0.581 r  sfp_2_phy_inst/eth_phy_10g_rx_inst/scrambler_state_reg_reg[27]/Q
                         net (fo=2, routed)           0.034     0.615    sfp_2_phy_inst/eth_phy_10g_rx_inst/descrambler_inst/Q[27]
    SLICE_X90Y205        LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.045     0.660 r  sfp_2_phy_inst/eth_phy_10g_rx_inst/descrambler_inst/encoded_rx_data_reg[27]_i_1/O
                         net (fo=1, routed)           0.016     0.676    sfp_2_phy_inst/eth_phy_10g_rx_inst/descrambled_rx_data[27]
    SLICE_X90Y205        FDRE                                         r  sfp_2_phy_inst/eth_phy_10g_rx_inst/encoded_rx_data_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         0.506     0.671    sfp_2_phy_inst/eth_phy_10g_rx_inst/CLK
    SLICE_X90Y205        FDRE                                         r  sfp_2_phy_inst/eth_phy_10g_rx_inst/encoded_rx_data_reg_reg[27]/C
                         clock pessimism             -0.098     0.573    
    SLICE_X90Y205        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     0.629    sfp_2_phy_inst/eth_phy_10g_rx_inst/encoded_rx_data_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.629    
                         arrival time                           0.676    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d1_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_1 rise@0.000ns - gt_rxusrclk2_1 rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.049ns (34.266%)  route 0.094ns (65.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.756ns
    Source Clock Delay      (SCD):    0.617ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Net Delay (Source):      0.499ns (routing 0.059ns, distribution 0.440ns)
  Clock Net Delay (Destination): 0.591ns (routing 0.075ns, distribution 0.516ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         0.499     0.617    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/CLK
    SLICE_X73Y199        FDRE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d1_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y199        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     0.666 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d1_reg[63]/Q
                         net (fo=1, routed)           0.094     0.760    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/xgmii_rxd_d1__0[63]
    SLICE_X73Y198        FDRE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         0.591     0.756    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/CLK
    SLICE_X73Y198        FDRE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[63]/C
                         clock pessimism             -0.098     0.658    
    SLICE_X73Y198        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.055     0.713    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/m_axis_tdata_reg_reg[63]
  -------------------------------------------------------------------
                         required time                         -0.713    
                         arrival time                           0.760    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 core_inst/sys/eth_dma_1/rx_adapter/m_axis_tdata_reg_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_1/rx_fifo/mem_reg_0/DINBDIN[27]
                            (rising edge-triggered cell RAMB36E2 clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             gt_rxusrclk2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_1 rise@0.000ns - gt_rxusrclk2_1 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.049ns (17.376%)  route 0.233ns (82.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.204ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.809ns
    Source Clock Delay      (SCD):    0.536ns
    Clock Pessimism Removal (CPR):    0.069ns
  Clock Net Delay (Source):      0.418ns (routing 0.059ns, distribution 0.359ns)
  Clock Net Delay (Destination): 0.644ns (routing 0.075ns, distribution 0.569ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         0.418     0.536    core_inst/sys/eth_dma_1/rx_adapter/CLK
    SLICE_X76Y196        FDRE                                         r  core_inst/sys/eth_dma_1/rx_adapter/m_axis_tdata_reg_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y196        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     0.585 r  core_inst/sys/eth_dma_1/rx_adapter/m_axis_tdata_reg_reg[59]/Q
                         net (fo=1, routed)           0.233     0.818    core_inst/sys/eth_dma_1/rx_fifo/s_axis[59]
    RAMB36_X7Y38         RAMB36E2                                     r  core_inst/sys/eth_dma_1/rx_fifo/mem_reg_0/DINBDIN[27]
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         0.644     0.809    core_inst/sys/eth_dma_1/rx_fifo/CLK
    RAMB36_X7Y38         RAMB36E2                                     r  core_inst/sys/eth_dma_1/rx_fifo/mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.069     0.740    
    RAMB36_X7Y38         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[27])
                                                      0.029     0.769    core_inst/sys/eth_dma_1/rx_fifo/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -0.769    
                         arrival time                           0.818    
  -------------------------------------------------------------------
                         slack                                  0.049    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gt_rxusrclk2_1
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { genblk1[1].bufg_gt_rx_usrclk2_0_inst/O }

Check Type        Corner  Lib Pin                  Reference Pin           Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     RAMB18E2/CLKBWRCLK       n/a                     1.709         6.400       4.691      RAMB18_X7Y78         core_inst/sys/eth_dma_1/rx_fifo/mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                     1.709         6.400       4.691      RAMB36_X7Y38         core_inst/sys/eth_dma_1/rx_fifo/mem_reg_0/CLKBWRCLK
Min Period        n/a     FDRE/C                   n/a                     0.550         6.400       5.850      SLICE_X67Y195        core_inst/sys/eth_dma_1/rx_fifo/rd_ptr_gray_sync1_reg_reg[0]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         6.400       5.850      SLICE_X67Y195        core_inst/sys/eth_dma_1/rx_fifo/rd_ptr_gray_sync1_reg_reg[1]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         6.400       5.850      SLICE_X67Y195        core_inst/sys/eth_dma_1/rx_fifo/rd_ptr_gray_sync1_reg_reg[2]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         6.400       5.850      SLICE_X67Y195        core_inst/sys/eth_dma_1/rx_fifo/rd_ptr_gray_sync1_reg_reg[3]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         6.400       5.850      SLICE_X68Y194        core_inst/sys/eth_dma_1/rx_fifo/rd_ptr_gray_sync1_reg_reg[4]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         6.400       5.850      SLICE_X67Y195        core_inst/sys/eth_dma_1/rx_fifo/rd_ptr_gray_sync1_reg_reg[5]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         6.400       5.850      SLICE_X65Y196        core_inst/sys/eth_dma_1/rx_fifo/rd_ptr_gray_sync1_reg_reg[6]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         6.400       5.850      SLICE_X67Y193        core_inst/sys/eth_dma_1/rx_fifo/rd_ptr_gray_sync1_reg_reg[7]/C
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.200       2.346      RAMB36_X7Y38         core_inst/sys/eth_dma_1/rx_fifo/mem_reg_0/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK       n/a                     0.854         3.200       2.346      RAMB18_X7Y78         core_inst/sys/eth_dma_1/rx_fifo/mem_reg_1/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.200       2.346      RAMB36_X7Y38         core_inst/sys/eth_dma_1/rx_fifo/mem_reg_0/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK       n/a                     0.854         3.200       2.346      RAMB18_X7Y78         core_inst/sys/eth_dma_1/rx_fifo/mem_reg_1/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         3.200       2.925      SLICE_X65Y196        core_inst/sys/eth_dma_1/rx_fifo/wr_ptr_cur_gray_reg_reg[6]/C
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         3.200       2.925      SLICE_X65Y196        core_inst/sys/eth_dma_1/rx_fifo/wr_ptr_cur_gray_reg_reg[7]/C
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         3.200       2.925      SLICE_X65Y196        core_inst/sys/eth_dma_1/rx_fifo/wr_ptr_cur_reg_reg[8]/C
Low Pulse Width   Slow    FDSE/C                   n/a                     0.275         3.200       2.925      SLICE_X68Y213        core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_rx_inst/crc_state3_reg[10]/C
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         3.200       2.925      SLICE_X86Y207        sfp_2_phy_inst/eth_phy_10g_rx_inst/encoded_rx_data_reg_reg[22]/C
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         3.200       2.925      SLICE_X86Y207        sfp_2_phy_inst/eth_phy_10g_rx_inst/encoded_rx_data_reg_reg[23]/C
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK       n/a                     0.854         3.200       2.346      RAMB18_X7Y78         core_inst/sys/eth_dma_1/rx_fifo/mem_reg_1/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK       n/a                     0.854         3.200       2.346      RAMB18_X7Y78         core_inst/sys/eth_dma_1/rx_fifo/mem_reg_1/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.200       2.346      RAMB36_X7Y38         core_inst/sys/eth_dma_1/rx_fifo/mem_reg_0/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.200       2.346      RAMB36_X7Y38         core_inst/sys/eth_dma_1/rx_fifo/mem_reg_0/CLKBWRCLK
High Pulse Width  Slow    FDRE/C                   n/a                     0.275         3.200       2.925      SLICE_X67Y195        core_inst/sys/eth_dma_1/rx_fifo/rd_ptr_gray_sync1_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C                   n/a                     0.275         3.200       2.925      SLICE_X67Y195        core_inst/sys/eth_dma_1/rx_fifo/rd_ptr_gray_sync1_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C                   n/a                     0.275         3.200       2.925      SLICE_X67Y195        core_inst/sys/eth_dma_1/rx_fifo/rd_ptr_gray_sync1_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C                   n/a                     0.275         3.200       2.925      SLICE_X67Y195        core_inst/sys/eth_dma_1/rx_fifo/rd_ptr_gray_sync1_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C                   n/a                     0.275         3.200       2.925      SLICE_X65Y196        core_inst/sys/eth_dma_1/rx_fifo/rd_ptr_gray_sync1_reg_reg[6]/C
High Pulse Width  Slow    FDRE/C                   n/a                     0.275         3.200       2.925      SLICE_X67Y193        core_inst/sys/eth_dma_1/rx_fifo/rd_ptr_gray_sync1_reg_reg[7]/C
Max Skew          Fast    GTHE3_CHANNEL/RXUSRCLK2  GTHE3_CHANNEL/RXUSRCLK  0.882         0.123       0.759      GTHE3_CHANNEL_X0Y13  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK2  GTHE3_CHANNEL/RXUSRCLK  1.005         0.191       0.814      GTHE3_CHANNEL_X0Y13  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_out[0]
  To Clock:  txoutclk_out[0]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.255ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_out[0]
Waveform(ns):       { 0.000 1.600 }
Period(ns):         3.200
Sources:            { sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     BUFG_GT/I               n/a                      1.379         3.200       1.821      BUFG_GT_X0Y86        bufg_gt_tx_usrclk2_inst/I
Min Period        n/a     BUFG_GT/I               n/a                      1.379         3.200       1.821      BUFG_GT_X0Y92        bufg_gt_tx_usrclk_inst/I
Min Period        n/a     FDCE/C                  n/a                      0.550         3.200       2.650      SLICE_X93Y194        gt_userclk_tx_active_reg/C
Low Pulse Width   Fast    FDCE/C                  n/a                      0.275         1.600       1.325      SLICE_X93Y194        gt_userclk_tx_active_reg/C
Low Pulse Width   Slow    FDCE/C                  n/a                      0.275         1.600       1.325      SLICE_X93Y194        gt_userclk_tx_active_reg/C
High Pulse Width  Slow    FDCE/C                  n/a                      0.275         1.600       1.325      SLICE_X93Y194        gt_userclk_tx_active_reg/C
High Pulse Width  Fast    FDCE/C                  n/a                      0.275         1.600       1.325      SLICE_X93Y194        gt_userclk_tx_active_reg/C
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK  GTHE3_CHANNEL/TXUSRCLK2  0.516         0.261       0.255      GTHE3_CHANNEL_X0Y12  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK  GTHE3_CHANNEL/TXUSRCLK2  0.516         0.261       0.255      GTHE3_CHANNEL_X0Y13  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew          Fast    GTHE3_CHANNEL/TXUSRCLK  GTHE3_CHANNEL/TXUSRCLK2  0.520         0.182       0.338      GTHE3_CHANNEL_X0Y12  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew          Fast    GTHE3_CHANNEL/TXUSRCLK  GTHE3_CHANNEL/TXUSRCLK2  0.520         0.180       0.340      GTHE3_CHANNEL_X0Y13  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_156mhz_int
  To Clock:  clk_156mhz_int

Setup :            0  Failing Endpoints,  Worst Slack        1.458ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.304ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.458ns  (required time - arrival time)
  Source:                 core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[33]/D
                            (rising edge-triggered cell FDSE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_156mhz_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_156mhz_int rise@6.400ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        4.768ns  (logic 1.006ns (21.099%)  route 3.762ns (78.901%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.876ns = ( 8.276 - 6.400 ) 
    Source Clock Delay      (SCD):    2.174ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.777ns (routing 0.316ns, distribution 1.461ns)
  Clock Net Delay (Destination): 1.547ns (routing 0.283ns, distribution 1.264ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        1.777     2.174    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tkeep_reg_reg[0]_4
    SLICE_X87Y178        FDRE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y178        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.288 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[0]/Q
                         net (fo=31, routed)          0.943     3.231    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[0]_0
    SLICE_X92Y183        LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.115     3.346 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/i___16_i_1__15/O
                         net (fo=19, routed)          1.143     4.489    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_64/crc_state_reg[1]
    SLICE_X86Y180        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.132     4.621 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_64/i_/crc_state[1]_i_2/O
                         net (fo=1, routed)           0.233     4.854    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_64/i_/crc_state[1]_i_2_n_0
    SLICE_X86Y178        LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.115     4.969 f  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_64/i_/crc_state[1]_i_1/O
                         net (fo=2, routed)           0.542     5.511    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/crc_next7[1]
    SLICE_X88Y180        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.172     5.683 f  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[33]_i_7/O
                         net (fo=1, routed)           0.312     5.995    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[33]_i_7_n_0
    SLICE_X91Y180        LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.185     6.180 f  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[33]_i_4/O
                         net (fo=1, routed)           0.253     6.433    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[33]_i_4_n_0
    SLICE_X91Y187        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.041     6.474 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[33]_i_3/O
                         net (fo=2, routed)           0.310     6.784    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[33]_i_3_n_0
    SLICE_X91Y193        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.132     6.916 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[33]_i_1/O
                         net (fo=1, routed)           0.026     6.942    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[33]_i_1_n_0
    SLICE_X91Y193        FDSE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        1.547     8.276    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tkeep_reg_reg[0]_4
    SLICE_X91Y193        FDSE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[33]/C
                         clock pessimism              0.101     8.377    
                         clock uncertainty           -0.035     8.342    
    SLICE_X91Y193        FDSE (Setup_BFF_SLICEL_C_D)
                                                      0.058     8.400    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[33]
  -------------------------------------------------------------------
                         required time                          8.400    
                         arrival time                          -6.942    
  -------------------------------------------------------------------
                         slack                                  1.458    

Slack (MET) :             1.460ns  (required time - arrival time)
  Source:                 core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_156mhz_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_156mhz_int rise@6.400ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        4.767ns  (logic 1.004ns (21.061%)  route 3.763ns (78.939%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.876ns = ( 8.276 - 6.400 ) 
    Source Clock Delay      (SCD):    2.174ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.777ns (routing 0.316ns, distribution 1.461ns)
  Clock Net Delay (Destination): 1.547ns (routing 0.283ns, distribution 1.264ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        1.777     2.174    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tkeep_reg_reg[0]_4
    SLICE_X87Y178        FDRE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y178        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.288 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[0]/Q
                         net (fo=31, routed)          0.943     3.231    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[0]_0
    SLICE_X92Y183        LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.115     3.346 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/i___16_i_1__15/O
                         net (fo=19, routed)          1.143     4.489    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_64/crc_state_reg[1]
    SLICE_X86Y180        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.132     4.621 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_64/i_/crc_state[1]_i_2/O
                         net (fo=1, routed)           0.233     4.854    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_64/i_/crc_state[1]_i_2_n_0
    SLICE_X86Y178        LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.115     4.969 f  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_64/i_/crc_state[1]_i_1/O
                         net (fo=2, routed)           0.542     5.511    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/crc_next7[1]
    SLICE_X88Y180        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.172     5.683 f  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[33]_i_7/O
                         net (fo=1, routed)           0.312     5.995    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[33]_i_7_n_0
    SLICE_X91Y180        LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.185     6.180 f  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[33]_i_4/O
                         net (fo=1, routed)           0.253     6.433    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[33]_i_4_n_0
    SLICE_X91Y187        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.041     6.474 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[33]_i_3/O
                         net (fo=2, routed)           0.308     6.782    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[33]_i_3_n_0
    SLICE_X91Y193        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.130     6.912 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[1]_i_1/O
                         net (fo=1, routed)           0.029     6.941    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[1]_i_1_n_0
    SLICE_X91Y193        FDSE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        1.547     8.276    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tkeep_reg_reg[0]_4
    SLICE_X91Y193        FDSE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[1]/C
                         clock pessimism              0.101     8.377    
                         clock uncertainty           -0.035     8.342    
    SLICE_X91Y193        FDSE (Setup_CFF_SLICEL_C_D)
                                                      0.059     8.401    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.401    
                         arrival time                          -6.941    
  -------------------------------------------------------------------
                         slack                                  1.460    

Slack (MET) :             1.529ns  (required time - arrival time)
  Source:                 core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_156mhz_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_156mhz_int rise@6.400ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        4.766ns  (logic 0.817ns (17.142%)  route 3.949ns (82.858%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT6=6)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 8.281 - 6.400 ) 
    Source Clock Delay      (SCD):    2.172ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.775ns (routing 0.316ns, distribution 1.459ns)
  Clock Net Delay (Destination): 1.552ns (routing 0.283ns, distribution 1.269ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        1.775     2.172    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tkeep_reg_reg[0]_4
    SLICE_X87Y189        FDRE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y189        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.114     2.286 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[14]/Q
                         net (fo=26, routed)          0.616     2.902    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg[14]
    SLICE_X90Y187        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.175     3.077 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/i___2_i_6__15/O
                         net (fo=21, routed)          0.868     3.945    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_64/crc_state_reg[10]
    SLICE_X86Y176        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040     3.985 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_64/i_/crc_state[10]_i_2/O
                         net (fo=3, routed)           0.405     4.390    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_64/i_/crc_state[10]_i_2_n_0
    SLICE_X88Y176        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.040     4.430 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_64/i_/crc_state[3]_i_2/O
                         net (fo=1, routed)           0.221     4.651    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_64/i_/crc_state[3]_i_2_n_0
    SLICE_X89Y178        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.041     4.692 f  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_64/i_/crc_state[3]_i_1/O
                         net (fo=2, routed)           0.582     5.274    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/crc_next7[3]
    SLICE_X87Y180        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.040     5.314 f  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[35]_i_6/O
                         net (fo=1, routed)           0.697     6.011    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[35]_i_6_n_0
    SLICE_X92Y183        LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.115     6.126 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[35]_i_3/O
                         net (fo=1, routed)           0.315     6.441    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[35]_i_3_n_0
    SLICE_X92Y191        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.116     6.557 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[35]_i_2/O
                         net (fo=2, routed)           0.203     6.760    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[35]_i_2_n_0
    SLICE_X92Y193        LUT3 (Prop_A5LUT_SLICEL_I2_O)
                                                      0.136     6.896 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[3]_i_1/O
                         net (fo=1, routed)           0.042     6.938    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[3]_i_1_n_0
    SLICE_X92Y193        FDRE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        1.552     8.281    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tkeep_reg_reg[0]_4
    SLICE_X92Y193        FDRE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[3]/C
                         clock pessimism              0.160     8.441    
                         clock uncertainty           -0.035     8.406    
    SLICE_X92Y193        FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.061     8.467    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          8.467    
                         arrival time                          -6.938    
  -------------------------------------------------------------------
                         slack                                  1.529    

Slack (MET) :             1.567ns  (required time - arrival time)
  Source:                 core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_156mhz_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_156mhz_int rise@6.400ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        4.726ns  (logic 0.796ns (16.843%)  route 3.930ns (83.157%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT6=6)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 8.281 - 6.400 ) 
    Source Clock Delay      (SCD):    2.172ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.775ns (routing 0.316ns, distribution 1.459ns)
  Clock Net Delay (Destination): 1.552ns (routing 0.283ns, distribution 1.269ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        1.775     2.172    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tkeep_reg_reg[0]_4
    SLICE_X87Y189        FDRE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y189        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.114     2.286 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[14]/Q
                         net (fo=26, routed)          0.616     2.902    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg[14]
    SLICE_X90Y187        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.175     3.077 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/i___2_i_6__15/O
                         net (fo=21, routed)          0.868     3.945    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_64/crc_state_reg[10]
    SLICE_X86Y176        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040     3.985 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_64/i_/crc_state[10]_i_2/O
                         net (fo=3, routed)           0.405     4.390    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_64/i_/crc_state[10]_i_2_n_0
    SLICE_X88Y176        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.040     4.430 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_64/i_/crc_state[3]_i_2/O
                         net (fo=1, routed)           0.221     4.651    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_64/i_/crc_state[3]_i_2_n_0
    SLICE_X89Y178        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.041     4.692 f  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_64/i_/crc_state[3]_i_1/O
                         net (fo=2, routed)           0.582     5.274    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/crc_next7[3]
    SLICE_X87Y180        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.040     5.314 f  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[35]_i_6/O
                         net (fo=1, routed)           0.697     6.011    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[35]_i_6_n_0
    SLICE_X92Y183        LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.115     6.126 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[35]_i_3/O
                         net (fo=1, routed)           0.315     6.441    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[35]_i_3_n_0
    SLICE_X92Y191        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.116     6.557 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[35]_i_2/O
                         net (fo=2, routed)           0.203     6.760    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[35]_i_2_n_0
    SLICE_X92Y193        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.115     6.875 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[35]_i_1/O
                         net (fo=1, routed)           0.023     6.898    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[35]_i_1_n_0
    SLICE_X92Y193        FDRE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        1.552     8.281    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tkeep_reg_reg[0]_4
    SLICE_X92Y193        FDRE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[35]/C
                         clock pessimism              0.160     8.441    
                         clock uncertainty           -0.035     8.406    
    SLICE_X92Y193        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.059     8.465    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[35]
  -------------------------------------------------------------------
                         required time                          8.465    
                         arrival time                          -6.898    
  -------------------------------------------------------------------
                         slack                                  1.567    

Slack (MET) :             1.628ns  (required time - arrival time)
  Source:                 core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_156mhz_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_156mhz_int rise@6.400ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        4.680ns  (logic 0.925ns (19.765%)  route 3.755ns (80.235%))
  Logic Levels:           7  (LUT3=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.892ns = ( 8.292 - 6.400 ) 
    Source Clock Delay      (SCD):    2.172ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.775ns (routing 0.316ns, distribution 1.459ns)
  Clock Net Delay (Destination): 1.563ns (routing 0.283ns, distribution 1.280ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        1.775     2.172    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tkeep_reg_reg[0]_4
    SLICE_X87Y189        FDRE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y189        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     2.288 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[13]/Q
                         net (fo=29, routed)          1.026     3.314    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_64/crc_state_reg[13]
    SLICE_X88Y178        LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.205     3.519 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_64/i_/crc_state[24]_i_7/O
                         net (fo=7, routed)           0.522     4.041    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_64/i_/crc_state[24]_i_7_n_0
    SLICE_X87Y176        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.172     4.213 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_64/i_/crc_state[11]_i_3/O
                         net (fo=1, routed)           0.435     4.648    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_64/i_/crc_state[11]_i_3_n_0
    SLICE_X88Y176        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.070     4.718 f  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_64/i_/crc_state[11]_i_1/O
                         net (fo=2, routed)           0.635     5.353    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/crc_next7[11]
    SLICE_X86Y183        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.070     5.423 f  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[43]_i_5/O
                         net (fo=1, routed)           0.000     5.423    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[43]_i_5_n_0
    SLICE_X86Y183        MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.067     5.490 f  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[43]_i_3/O
                         net (fo=1, routed)           0.373     5.863    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[43]_i_3_n_0
    SLICE_X87Y189        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.132     5.995 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[43]_i_2/O
                         net (fo=2, routed)           0.729     6.724    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[43]_i_2_n_0
    SLICE_X95Y189        LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.093     6.817 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[43]_i_1/O
                         net (fo=1, routed)           0.035     6.852    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[43]_i_1_n_0
    SLICE_X95Y189        FDRE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        1.563     8.292    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tkeep_reg_reg[0]_4
    SLICE_X95Y189        FDRE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[43]/C
                         clock pessimism              0.160     8.452    
                         clock uncertainty           -0.035     8.417    
    SLICE_X95Y189        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     8.480    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[43]
  -------------------------------------------------------------------
                         required time                          8.480    
                         arrival time                          -6.852    
  -------------------------------------------------------------------
                         slack                                  1.628    

Slack (MET) :             1.654ns  (required time - arrival time)
  Source:                 core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_156mhz_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_156mhz_int rise@6.400ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        4.650ns  (logic 0.903ns (19.419%)  route 3.747ns (80.581%))
  Logic Levels:           7  (LUT3=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.892ns = ( 8.292 - 6.400 ) 
    Source Clock Delay      (SCD):    2.172ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.775ns (routing 0.316ns, distribution 1.459ns)
  Clock Net Delay (Destination): 1.563ns (routing 0.283ns, distribution 1.280ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        1.775     2.172    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tkeep_reg_reg[0]_4
    SLICE_X87Y189        FDRE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y189        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     2.288 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[13]/Q
                         net (fo=29, routed)          1.026     3.314    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_64/crc_state_reg[13]
    SLICE_X88Y178        LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.205     3.519 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_64/i_/crc_state[24]_i_7/O
                         net (fo=7, routed)           0.522     4.041    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_64/i_/crc_state[24]_i_7_n_0
    SLICE_X87Y176        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.172     4.213 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_64/i_/crc_state[11]_i_3/O
                         net (fo=1, routed)           0.435     4.648    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_64/i_/crc_state[11]_i_3_n_0
    SLICE_X88Y176        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.070     4.718 f  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_64/i_/crc_state[11]_i_1/O
                         net (fo=2, routed)           0.635     5.353    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/crc_next7[11]
    SLICE_X86Y183        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.070     5.423 f  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[43]_i_5/O
                         net (fo=1, routed)           0.000     5.423    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[43]_i_5_n_0
    SLICE_X86Y183        MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.067     5.490 f  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[43]_i_3/O
                         net (fo=1, routed)           0.373     5.863    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[43]_i_3_n_0
    SLICE_X87Y189        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.132     5.995 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[43]_i_2/O
                         net (fo=2, routed)           0.729     6.724    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[43]_i_2_n_0
    SLICE_X95Y189        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.071     6.795 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[11]_i_1/O
                         net (fo=1, routed)           0.027     6.822    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[11]_i_1_n_0
    SLICE_X95Y189        FDRE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        1.563     8.292    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tkeep_reg_reg[0]_4
    SLICE_X95Y189        FDRE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[11]/C
                         clock pessimism              0.160     8.452    
                         clock uncertainty           -0.035     8.417    
    SLICE_X95Y189        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059     8.476    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          8.476    
                         arrival time                          -6.822    
  -------------------------------------------------------------------
                         slack                                  1.654    

Slack (MET) :             1.679ns  (required time - arrival time)
  Source:                 core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_156mhz_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_156mhz_int rise@6.400ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        4.639ns  (logic 1.042ns (22.462%)  route 3.597ns (77.538%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.885ns = ( 8.285 - 6.400 ) 
    Source Clock Delay      (SCD):    2.152ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.755ns (routing 0.316ns, distribution 1.439ns)
  Clock Net Delay (Destination): 1.556ns (routing 0.283ns, distribution 1.273ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        1.755     2.152    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tkeep_reg_reg[0]_4
    SLICE_X92Y166        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y166        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     2.265 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[29]/Q
                         net (fo=22, routed)          0.978     3.243    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_56/s_tdata_reg[19]
    SLICE_X94Y157        LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.095     3.338 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_56/i_/i___23_i_27__0/O
                         net (fo=5, routed)           0.600     3.938    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_56/i_/i___23_i_27__0_n_0
    SLICE_X90Y158        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.172     4.110 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_56/i_/xgmii_txd_reg[39]_i_13__0/O
                         net (fo=1, routed)           0.268     4.378    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_56/i_/xgmii_txd_reg[39]_i_13__0_n_0
    SLICE_X90Y158        LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.172     4.550 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_56/i_/xgmii_txd_reg[39]_i_12__0/O
                         net (fo=1, routed)           0.338     4.888    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_56_n_59
    SLICE_X91Y155        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.130     5.018 f  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[39]_i_9__0/O
                         net (fo=1, routed)           0.000     5.018    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[39]_i_9__0_n_0
    SLICE_X91Y155        MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.067     5.085 f  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[39]_i_7__0/O
                         net (fo=1, routed)           0.376     5.461    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[39]_i_7__0_n_0
    SLICE_X95Y154        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.069     5.530 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[39]_i_3__0/O
                         net (fo=1, routed)           0.567     6.097    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[39]_i_3__0_n_0
    SLICE_X95Y167        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.072     6.169 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[39]_i_2__0/O
                         net (fo=2, routed)           0.428     6.597    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[39]_i_2__0_n_0
    SLICE_X97Y172        LUT3 (Prop_A5LUT_SLICEL_I2_O)
                                                      0.152     6.749 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[7]_i_1__0/O
                         net (fo=1, routed)           0.042     6.791    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[7]_i_1__0_n_0
    SLICE_X97Y172        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        1.556     8.285    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tkeep_reg_reg[0]_4
    SLICE_X97Y172        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[7]/C
                         clock pessimism              0.159     8.444    
                         clock uncertainty           -0.035     8.409    
    SLICE_X97Y172        FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.061     8.470    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          8.470    
                         arrival time                          -6.791    
  -------------------------------------------------------------------
                         slack                                  1.679    

Slack (MET) :             1.717ns  (required time - arrival time)
  Source:                 core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_156mhz_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_156mhz_int rise@6.400ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        4.599ns  (logic 1.021ns (22.200%)  route 3.578ns (77.800%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.885ns = ( 8.285 - 6.400 ) 
    Source Clock Delay      (SCD):    2.152ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.755ns (routing 0.316ns, distribution 1.439ns)
  Clock Net Delay (Destination): 1.556ns (routing 0.283ns, distribution 1.273ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        1.755     2.152    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tkeep_reg_reg[0]_4
    SLICE_X92Y166        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y166        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     2.265 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[29]/Q
                         net (fo=22, routed)          0.978     3.243    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_56/s_tdata_reg[19]
    SLICE_X94Y157        LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.095     3.338 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_56/i_/i___23_i_27__0/O
                         net (fo=5, routed)           0.600     3.938    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_56/i_/i___23_i_27__0_n_0
    SLICE_X90Y158        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.172     4.110 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_56/i_/xgmii_txd_reg[39]_i_13__0/O
                         net (fo=1, routed)           0.268     4.378    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_56/i_/xgmii_txd_reg[39]_i_13__0_n_0
    SLICE_X90Y158        LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.172     4.550 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_56/i_/xgmii_txd_reg[39]_i_12__0/O
                         net (fo=1, routed)           0.338     4.888    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_56_n_59
    SLICE_X91Y155        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.130     5.018 f  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[39]_i_9__0/O
                         net (fo=1, routed)           0.000     5.018    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[39]_i_9__0_n_0
    SLICE_X91Y155        MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.067     5.085 f  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[39]_i_7__0/O
                         net (fo=1, routed)           0.376     5.461    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[39]_i_7__0_n_0
    SLICE_X95Y154        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.069     5.530 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[39]_i_3__0/O
                         net (fo=1, routed)           0.567     6.097    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[39]_i_3__0_n_0
    SLICE_X95Y167        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.072     6.169 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[39]_i_2__0/O
                         net (fo=2, routed)           0.428     6.597    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[39]_i_2__0_n_0
    SLICE_X97Y172        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.131     6.728 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[39]_i_1__0/O
                         net (fo=1, routed)           0.023     6.751    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[39]_i_1__0_n_0
    SLICE_X97Y172        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        1.556     8.285    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tkeep_reg_reg[0]_4
    SLICE_X97Y172        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[39]/C
                         clock pessimism              0.159     8.444    
                         clock uncertainty           -0.035     8.409    
    SLICE_X97Y172        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.059     8.468    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[39]
  -------------------------------------------------------------------
                         required time                          8.468    
                         arrival time                          -6.751    
  -------------------------------------------------------------------
                         slack                                  1.717    

Slack (MET) :             1.725ns  (required time - arrival time)
  Source:                 core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[48]/D
                            (rising edge-triggered cell FDSE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_156mhz_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_156mhz_int rise@6.400ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        4.561ns  (logic 1.017ns (22.298%)  route 3.544ns (77.702%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.878ns = ( 8.278 - 6.400 ) 
    Source Clock Delay      (SCD):    2.178ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.781ns (routing 0.316ns, distribution 1.465ns)
  Clock Net Delay (Destination): 1.549ns (routing 0.283ns, distribution 1.266ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        1.781     2.178    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tkeep_reg_reg[0]_4
    SLICE_X90Y166        FDRE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y166        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     2.295 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[7]/Q
                         net (fo=38, routed)          0.965     3.260    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[7]_0
    SLICE_X97Y154        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.070     3.330 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/i___12_i_11__0/O
                         net (fo=10, routed)          0.881     4.211    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_32/swap_txd[20]_i_5__0_0
    SLICE_X93Y147        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.173     4.384 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_32/i_/swap_txd[16]_i_12__0/O
                         net (fo=1, routed)           0.519     4.903    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_32_n_31
    SLICE_X94Y151        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.133     5.036 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd[16]_i_5__0/O
                         net (fo=1, routed)           0.233     5.269    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd[16]_i_5__0_n_0
    SLICE_X94Y153        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.119     5.388 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd[16]_i_2__0/O
                         net (fo=1, routed)           0.514     5.902    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd[16]_i_2__0_n_0
    SLICE_X94Y167        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.191     6.093 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/swap_txd[16]_i_1__0/O
                         net (fo=2, routed)           0.387     6.480    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/p_0_in[16]
    SLICE_X95Y173        LUT3 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.214     6.694 r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[48]_i_1__0/O
                         net (fo=1, routed)           0.045     6.739    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[48]_i_1__0_n_0
    SLICE_X95Y173        FDSE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        1.549     8.278    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tkeep_reg_reg[0]_4
    SLICE_X95Y173        FDSE                                         r  core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[48]/C
                         clock pessimism              0.159     8.437    
                         clock uncertainty           -0.035     8.402    
    SLICE_X95Y173        FDSE (Setup_BFF2_SLICEL_C_D)
                                                      0.062     8.464    core_inst/sys/eth_dma_0/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[48]
  -------------------------------------------------------------------
                         required time                          8.464    
                         arrival time                          -6.739    
  -------------------------------------------------------------------
                         slack                                  1.725    

Slack (MET) :             1.815ns  (required time - arrival time)
  Source:                 core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[32]/D
                            (rising edge-triggered cell FDSE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_156mhz_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_156mhz_int rise@6.400ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        4.474ns  (logic 0.973ns (21.748%)  route 3.501ns (78.252%))
  Logic Levels:           7  (LUT3=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 8.281 - 6.400 ) 
    Source Clock Delay      (SCD):    2.179ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.782ns (routing 0.316ns, distribution 1.466ns)
  Clock Net Delay (Destination): 1.552ns (routing 0.283ns, distribution 1.269ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        1.782     2.179    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tkeep_reg_reg[0]_4
    SLICE_X86Y187        FDRE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y187        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.114     2.293 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tdata_reg_reg[8]/Q
                         net (fo=27, routed)          1.267     3.560    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_56/i_/swap_txd[24]_i_13_1
    SLICE_X91Y180        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.115     3.675 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_56/i_/xgmii_txd_reg[54]_i_10/O
                         net (fo=4, routed)           0.737     4.412    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_56/crc_state_reg[9]
    SLICE_X86Y181        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.185     4.597 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_56/i_/xgmii_txd_reg[32]_i_11/O
                         net (fo=1, routed)           0.436     5.033    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/eth_crc_56_n_61
    SLICE_X89Y181        LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.185     5.218 f  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[32]_i_8/O
                         net (fo=1, routed)           0.000     5.218    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[32]_i_8_n_0
    SLICE_X89Y181        MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.067     5.285 f  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[32]_i_6/O
                         net (fo=1, routed)           0.419     5.704    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[32]_i_6_n_0
    SLICE_X91Y184        LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.173     5.877 f  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[32]_i_4/O
                         net (fo=1, routed)           0.291     6.168    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[32]_i_4_n_0
    SLICE_X92Y185        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.041     6.209 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[32]_i_2/O
                         net (fo=2, routed)           0.316     6.525    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[32]_i_2_n_0
    SLICE_X92Y192        LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.093     6.618 r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[32]_i_1/O
                         net (fo=1, routed)           0.035     6.653    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg[32]_i_1_n_0
    SLICE_X92Y192        FDSE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        1.552     8.281    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/s_tkeep_reg_reg[0]_4
    SLICE_X92Y192        FDSE                                         r  core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[32]/C
                         clock pessimism              0.160     8.441    
                         clock uncertainty           -0.035     8.406    
    SLICE_X92Y192        FDSE (Setup_CFF2_SLICEL_C_D)
                                                      0.062     8.468    core_inst/sys/eth_dma_1/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txd_reg_reg[32]
  -------------------------------------------------------------------
                         required time                          8.468    
                         arrival time                          -6.653    
  -------------------------------------------------------------------
                         slack                                  1.815    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 sfp_2_phy_inst/eth_phy_10g_tx_inst/serdes_tx_data_reg_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXDATA[30]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_156mhz_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_156mhz_int rise@0.000ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.049ns (23.005%)  route 0.164ns (76.995%))
  Logic Levels:           0  
  Clock Path Skew:        -0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.986ns
    Source Clock Delay      (SCD):    0.863ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Net Delay (Source):      0.745ns (routing 0.163ns, distribution 0.582ns)
  Clock Net Delay (Destination): 0.821ns (routing 0.190ns, distribution 0.631ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        0.745     0.863    sfp_2_phy_inst/eth_phy_10g_tx_inst/encoded_tx_hdr_reg_reg[1]
    SLICE_X96Y202        FDRE                                         r  sfp_2_phy_inst/eth_phy_10g_tx_inst/serdes_tx_data_reg_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y202        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     0.912 r  sfp_2_phy_inst/eth_phy_10g_tx_inst/serdes_tx_data_reg_reg[33]/Q
                         net (fo=1, routed)           0.164     1.076    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txdata_in[158]
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                                r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXDATA[30]
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        0.821     0.986    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txusrclk2_in[1]
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                                r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.130     0.856    
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXDATA[30])
                                                      0.187     1.043    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -1.043    
                         arrival time                           1.076    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 sfp_2_phy_inst/eth_phy_10g_tx_inst/serdes_tx_hdr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXHEADER[1]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_156mhz_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_156mhz_int rise@0.000ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.049ns (24.873%)  route 0.148ns (75.127%))
  Logic Levels:           0  
  Clock Path Skew:        -0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.986ns
    Source Clock Delay      (SCD):    0.869ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Net Delay (Source):      0.751ns (routing 0.163ns, distribution 0.588ns)
  Clock Net Delay (Destination): 0.821ns (routing 0.190ns, distribution 0.631ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        0.751     0.869    sfp_2_phy_inst/eth_phy_10g_tx_inst/encoded_tx_hdr_reg_reg[1]
    SLICE_X95Y199        FDRE                                         r  sfp_2_phy_inst/eth_phy_10g_tx_inst/serdes_tx_hdr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y199        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.918 r  sfp_2_phy_inst/eth_phy_10g_tx_inst/serdes_tx_hdr_reg_reg[0]/Q
                         net (fo=1, routed)           0.148     1.066    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txheader_in[7]
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                                r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXHEADER[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        0.821     0.986    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txusrclk2_in[1]
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                                r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.130     0.856    
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXHEADER[1])
                                                      0.174     1.030    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -1.030    
                         arrival time                           1.066    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 sfp_2_phy_inst/eth_phy_10g_tx_inst/serdes_tx_data_reg_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXDATA[33]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_156mhz_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_156mhz_int rise@0.000ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.048ns (32.877%)  route 0.098ns (67.123%))
  Logic Levels:           0  
  Clock Path Skew:        -0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.986ns
    Source Clock Delay      (SCD):    0.859ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Net Delay (Source):      0.741ns (routing 0.163ns, distribution 0.578ns)
  Clock Net Delay (Destination): 0.821ns (routing 0.190ns, distribution 0.631ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        0.741     0.859    sfp_2_phy_inst/eth_phy_10g_tx_inst/encoded_tx_hdr_reg_reg[1]
    SLICE_X99Y203        FDRE                                         r  sfp_2_phy_inst/eth_phy_10g_tx_inst/serdes_tx_data_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y203        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     0.907 r  sfp_2_phy_inst/eth_phy_10g_tx_inst/serdes_tx_data_reg_reg[30]/Q
                         net (fo=1, routed)           0.098     1.005    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txdata_in[161]
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                                r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXDATA[33]
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        0.821     0.986    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txusrclk2_in[1]
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                                r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.130     0.856    
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXDATA[33])
                                                      0.110     0.966    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -0.966    
                         arrival time                           1.005    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 sfp_2_phy_inst/eth_phy_10g_tx_inst/serdes_tx_data_reg_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXDATA[26]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_156mhz_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_156mhz_int rise@0.000ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.049ns (23.445%)  route 0.160ns (76.555%))
  Logic Levels:           0  
  Clock Path Skew:        -0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.986ns
    Source Clock Delay      (SCD):    0.860ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Net Delay (Source):      0.742ns (routing 0.163ns, distribution 0.579ns)
  Clock Net Delay (Destination): 0.821ns (routing 0.190ns, distribution 0.631ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        0.742     0.860    sfp_2_phy_inst/eth_phy_10g_tx_inst/encoded_tx_hdr_reg_reg[1]
    SLICE_X98Y202        FDRE                                         r  sfp_2_phy_inst/eth_phy_10g_tx_inst/serdes_tx_data_reg_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y202        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     0.909 r  sfp_2_phy_inst/eth_phy_10g_tx_inst/serdes_tx_data_reg_reg[37]/Q
                         net (fo=1, routed)           0.160     1.069    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txdata_in[154]
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                                r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXDATA[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        0.821     0.986    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txusrclk2_in[1]
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                                r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.130     0.856    
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXDATA[26])
                                                      0.172     1.028    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -1.028    
                         arrival time                           1.069    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 sfp_1_phy_inst/eth_phy_10g_tx_inst/serdes_tx_data_reg_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[23]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_156mhz_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_156mhz_int rise@0.000ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.048ns (22.222%)  route 0.168ns (77.778%))
  Logic Levels:           0  
  Clock Path Skew:        -0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.997ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Net Delay (Source):      0.760ns (routing 0.163ns, distribution 0.597ns)
  Clock Net Delay (Destination): 0.832ns (routing 0.190ns, distribution 0.642ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        0.760     0.878    sfp_1_phy_inst/eth_phy_10g_tx_inst/encoded_tx_data_reg_reg[0]
    SLICE_X99Y182        FDRE                                         r  sfp_1_phy_inst/eth_phy_10g_tx_inst/serdes_tx_data_reg_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y182        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.048     0.926 r  sfp_1_phy_inst/eth_phy_10g_tx_inst/serdes_tx_data_reg_reg[40]/Q
                         net (fo=1, routed)           0.168     1.094    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txdata_in[23]
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                                r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[23]
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        0.832     0.997    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txusrclk2_in[0]
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                                r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.129     0.868    
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXDATA[23])
                                                      0.184     1.052    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -1.052    
                         arrival time                           1.094    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 sfp_2_phy_inst/eth_phy_10g_tx_inst/serdes_tx_data_reg_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXDATA[27]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_156mhz_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_156mhz_int rise@0.000ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.049ns (22.685%)  route 0.167ns (77.315%))
  Logic Levels:           0  
  Clock Path Skew:        -0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.986ns
    Source Clock Delay      (SCD):    0.870ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Net Delay (Source):      0.752ns (routing 0.163ns, distribution 0.589ns)
  Clock Net Delay (Destination): 0.821ns (routing 0.190ns, distribution 0.631ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        0.752     0.870    sfp_2_phy_inst/eth_phy_10g_tx_inst/encoded_tx_hdr_reg_reg[1]
    SLICE_X99Y200        FDRE                                         r  sfp_2_phy_inst/eth_phy_10g_tx_inst/serdes_tx_data_reg_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y200        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.919 r  sfp_2_phy_inst/eth_phy_10g_tx_inst/serdes_tx_data_reg_reg[36]/Q
                         net (fo=1, routed)           0.167     1.086    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txdata_in[155]
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                                r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXDATA[27]
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        0.821     0.986    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txusrclk2_in[1]
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                                r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.130     0.856    
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXDATA[27])
                                                      0.187     1.043    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -1.043    
                         arrival time                           1.086    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 core_inst/sys/eth_dma_1/tx_fifo/rd_addr_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_1/tx_fifo/mem_reg_0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_156mhz_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_156mhz_int rise@0.000ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.049ns (21.212%)  route 0.182ns (78.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.174ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Net Delay (Source):      0.771ns (routing 0.163ns, distribution 0.608ns)
  Clock Net Delay (Destination): 1.009ns (routing 0.190ns, distribution 0.819ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        0.771     0.889    core_inst/sys/eth_dma_1/tx_fifo/mem_reg_0_0
    SLICE_X84Y181        FDRE                                         r  core_inst/sys/eth_dma_1/tx_fifo/rd_addr_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y181        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     0.938 r  core_inst/sys/eth_dma_1/tx_fifo/rd_addr_reg_reg[7]/Q
                         net (fo=2, routed)           0.182     1.120    core_inst/sys/eth_dma_1/tx_fifo/rd_addr_reg[7]
    RAMB36_X8Y35         RAMB36E2                                     r  core_inst/sys/eth_dma_1/tx_fifo/mem_reg_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        1.009     1.174    core_inst/sys/eth_dma_1/tx_fifo/mem_reg_0_0
    RAMB36_X8Y35         RAMB36E2                                     r  core_inst/sys/eth_dma_1/tx_fifo/mem_reg_0/CLKARDCLK
                         clock pessimism             -0.074     1.100    
    RAMB36_X8Y35         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.023     1.077    core_inst/sys/eth_dma_1/tx_fifo/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.077    
                         arrival time                           1.120    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 core_inst/sys/eth_dma_0/tx_adapter/temp_m_axis_tdata_reg_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_0/tx_adapter/m_axis_tdata_reg_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_156mhz_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_156mhz_int rise@0.000ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.093ns (65.035%)  route 0.050ns (34.965%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.103ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Net Delay (Source):      0.774ns (routing 0.163ns, distribution 0.611ns)
  Clock Net Delay (Destination): 0.938ns (routing 0.190ns, distribution 0.748ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        0.774     0.892    core_inst/sys/eth_dma_0/tx_adapter/m_axis_tuser_reg_reg[0]_3
    SLICE_X90Y167        FDRE                                         r  core_inst/sys/eth_dma_0/tx_adapter/temp_m_axis_tdata_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y167        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     0.940 r  core_inst/sys/eth_dma_0/tx_adapter/temp_m_axis_tdata_reg_reg[28]/Q
                         net (fo=1, routed)           0.034     0.974    core_inst/sys/eth_dma_0/tx_adapter/temp_m_axis_tdata_reg[28]
    SLICE_X90Y167        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.045     1.019 r  core_inst/sys/eth_dma_0/tx_adapter/m_axis_tdata_reg[28]_i_1__0/O
                         net (fo=1, routed)           0.016     1.035    core_inst/sys/eth_dma_0/tx_adapter/m_axis_tdata_reg[28]_i_1__0_n_0
    SLICE_X90Y167        FDRE                                         r  core_inst/sys/eth_dma_0/tx_adapter/m_axis_tdata_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        0.938     1.103    core_inst/sys/eth_dma_0/tx_adapter/m_axis_tuser_reg_reg[0]_3
    SLICE_X90Y167        FDRE                                         r  core_inst/sys/eth_dma_0/tx_adapter/m_axis_tdata_reg_reg[28]/C
                         clock pessimism             -0.169     0.934    
    SLICE_X90Y167        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     0.990    core_inst/sys/eth_dma_0/tx_adapter/m_axis_tdata_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.990    
                         arrival time                           1.035    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 core_inst/sys/eth_dma_0/tx_adapter/temp_m_axis_tdata_reg_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_0/tx_adapter/m_axis_tdata_reg_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_156mhz_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_156mhz_int rise@0.000ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.093ns (65.035%)  route 0.050ns (34.965%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.103ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Net Delay (Source):      0.774ns (routing 0.163ns, distribution 0.611ns)
  Clock Net Delay (Destination): 0.938ns (routing 0.190ns, distribution 0.748ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        0.774     0.892    core_inst/sys/eth_dma_0/tx_adapter/m_axis_tuser_reg_reg[0]_3
    SLICE_X90Y168        FDRE                                         r  core_inst/sys/eth_dma_0/tx_adapter/temp_m_axis_tdata_reg_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y168        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     0.940 r  core_inst/sys/eth_dma_0/tx_adapter/temp_m_axis_tdata_reg_reg[33]/Q
                         net (fo=1, routed)           0.034     0.974    core_inst/sys/eth_dma_0/tx_adapter/temp_m_axis_tdata_reg[33]
    SLICE_X90Y168        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.045     1.019 r  core_inst/sys/eth_dma_0/tx_adapter/m_axis_tdata_reg[33]_i_1__0/O
                         net (fo=1, routed)           0.016     1.035    core_inst/sys/eth_dma_0/tx_adapter/m_axis_tdata_reg[33]_i_1__0_n_0
    SLICE_X90Y168        FDRE                                         r  core_inst/sys/eth_dma_0/tx_adapter/m_axis_tdata_reg_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        0.938     1.103    core_inst/sys/eth_dma_0/tx_adapter/m_axis_tuser_reg_reg[0]_3
    SLICE_X90Y168        FDRE                                         r  core_inst/sys/eth_dma_0/tx_adapter/m_axis_tdata_reg_reg[33]/C
                         clock pessimism             -0.169     0.934    
    SLICE_X90Y168        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     0.990    core_inst/sys/eth_dma_0/tx_adapter/m_axis_tdata_reg_reg[33]
  -------------------------------------------------------------------
                         required time                         -0.990    
                         arrival time                           1.035    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 core_inst/sys/eth_dma_1/tx_adapter/temp_m_axis_tdata_reg_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_1/tx_adapter/m_axis_tdata_reg_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_156mhz_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_156mhz_int rise@0.000ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.093ns (65.035%)  route 0.050ns (34.965%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.135ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Net Delay (Source):      0.804ns (routing 0.163ns, distribution 0.641ns)
  Clock Net Delay (Destination): 0.970ns (routing 0.190ns, distribution 0.780ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        0.804     0.922    core_inst/sys/eth_dma_1/tx_adapter/m_axis_tuser_reg_reg[0]_3
    SLICE_X85Y175        FDRE                                         r  core_inst/sys/eth_dma_1/tx_adapter/temp_m_axis_tdata_reg_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y175        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     0.970 r  core_inst/sys/eth_dma_1/tx_adapter/temp_m_axis_tdata_reg_reg[46]/Q
                         net (fo=1, routed)           0.034     1.004    core_inst/sys/eth_dma_1/tx_adapter/temp_m_axis_tdata_reg[46]
    SLICE_X85Y175        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.045     1.049 r  core_inst/sys/eth_dma_1/tx_adapter/m_axis_tdata_reg[46]_i_1/O
                         net (fo=1, routed)           0.016     1.065    core_inst/sys/eth_dma_1/tx_adapter/m_axis_tdata_reg[46]_i_1_n_0
    SLICE_X85Y175        FDRE                                         r  core_inst/sys/eth_dma_1/tx_adapter/m_axis_tdata_reg_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        0.970     1.135    core_inst/sys/eth_dma_1/tx_adapter/m_axis_tuser_reg_reg[0]_3
    SLICE_X85Y175        FDRE                                         r  core_inst/sys/eth_dma_1/tx_adapter/m_axis_tdata_reg_reg[46]/C
                         clock pessimism             -0.171     0.964    
    SLICE_X85Y175        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     1.020    core_inst/sys/eth_dma_1/tx_adapter/m_axis_tdata_reg_reg[46]
  -------------------------------------------------------------------
                         required time                         -1.020    
                         arrival time                           1.065    
  -------------------------------------------------------------------
                         slack                                  0.045    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_156mhz_int
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { bufg_gt_tx_usrclk2_inst/O }

Check Type        Corner  Lib Pin                  Reference Pin           Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X8Y33         core_inst/sys/eth_dma_0/tx_fifo/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB18_X8Y68         core_inst/sys/eth_dma_0/tx_fifo/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X8Y35         core_inst/sys/eth_dma_1/tx_fifo/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB18_X8Y72         core_inst/sys/eth_dma_1/tx_fifo/mem_reg_1/CLKARDCLK
Min Period        n/a     FDRE/C                   n/a                     0.550         6.400       5.850      SLICE_X87Y165        core_inst/sys/eth_dma_0/tx_adapter/m_axis_tdata_reg_reg[0]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         6.400       5.850      SLICE_X88Y166        core_inst/sys/eth_dma_0/tx_adapter/m_axis_tdata_reg_reg[10]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         6.400       5.850      SLICE_X88Y168        core_inst/sys/eth_dma_0/tx_adapter/m_axis_tdata_reg_reg[11]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         6.400       5.850      SLICE_X89Y167        core_inst/sys/eth_dma_0/tx_adapter/m_axis_tdata_reg_reg[12]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         6.400       5.850      SLICE_X86Y167        core_inst/sys/eth_dma_0/tx_adapter/m_axis_tdata_reg_reg[13]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         6.400       5.850      SLICE_X89Y167        core_inst/sys/eth_dma_0/tx_adapter/m_axis_tdata_reg_reg[14]/C
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB18_X8Y68         core_inst/sys/eth_dma_0/tx_fifo/mem_reg_1/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB18_X8Y72         core_inst/sys/eth_dma_1/tx_fifo/mem_reg_1/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X8Y35         core_inst/sys/eth_dma_1/tx_fifo/mem_reg_0/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB18_X8Y72         core_inst/sys/eth_dma_1/tx_fifo/mem_reg_1/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X8Y33         core_inst/sys/eth_dma_0/tx_fifo/mem_reg_0/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB18_X8Y68         core_inst/sys/eth_dma_0/tx_fifo/mem_reg_1/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X8Y33         core_inst/sys/eth_dma_0/tx_fifo/mem_reg_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X8Y35         core_inst/sys/eth_dma_1/tx_fifo/mem_reg_0/CLKARDCLK
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         3.200       2.925      SLICE_X89Y168        core_inst/sys/eth_dma_0/tx_adapter/m_axis_tdata_reg_reg[31]/C
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         3.200       2.925      SLICE_X90Y167        core_inst/sys/eth_dma_0/tx_adapter/m_axis_tdata_reg_reg[3]/C
High Pulse Width  Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X8Y33         core_inst/sys/eth_dma_0/tx_fifo/mem_reg_0/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB18_X8Y68         core_inst/sys/eth_dma_0/tx_fifo/mem_reg_1/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X8Y35         core_inst/sys/eth_dma_1/tx_fifo/mem_reg_0/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB18_X8Y72         core_inst/sys/eth_dma_1/tx_fifo/mem_reg_1/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB18_X8Y72         core_inst/sys/eth_dma_1/tx_fifo/mem_reg_1/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X8Y33         core_inst/sys/eth_dma_0/tx_fifo/mem_reg_0/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB18_X8Y68         core_inst/sys/eth_dma_0/tx_fifo/mem_reg_1/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X8Y35         core_inst/sys/eth_dma_1/tx_fifo/mem_reg_0/CLKARDCLK
High Pulse Width  Slow    FDRE/C                   n/a                     0.275         3.200       2.925      SLICE_X87Y165        core_inst/sys/eth_dma_0/tx_adapter/m_axis_tdata_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C                   n/a                     0.275         3.200       2.925      SLICE_X88Y166        core_inst/sys/eth_dma_0/tx_adapter/m_axis_tdata_reg_reg[10]/C
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK2  GTHE3_CHANNEL/TXUSRCLK  0.575         0.271       0.304      GTHE3_CHANNEL_X0Y12  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK2  GTHE3_CHANNEL/TXUSRCLK  0.575         0.270       0.305      GTHE3_CHANNEL_X0Y13  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Max Skew          Fast    GTHE3_CHANNEL/TXUSRCLK2  GTHE3_CHANNEL/TXUSRCLK  0.914         0.188       0.726      GTHE3_CHANNEL_X0Y12  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Max Skew          Fast    GTHE3_CHANNEL/TXUSRCLK2  GTHE3_CHANNEL/TXUSRCLK  0.914         0.187       0.727      GTHE3_CHANNEL_X0Y13  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_156mhz_int
  To Clock:  clk_156mhz_int

Setup :            0  Failing Endpoints,  Worst Slack        4.350ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.245ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.350ns  (required time - arrival time)
  Source:                 sync_reset_156mhz_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_1/tx_fifo/m_rst_sync1_reg_reg/PRE
                            (recovery check against rising-edge clock clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_156mhz_int rise@6.400ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        1.791ns  (logic 0.248ns (13.847%)  route 1.543ns (86.153%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.896ns = ( 8.296 - 6.400 ) 
    Source Clock Delay      (SCD):    2.139ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.742ns (routing 0.316ns, distribution 1.426ns)
  Clock Net Delay (Destination): 1.567ns (routing 0.283ns, distribution 1.284ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        1.742     2.139    sync_reset_156mhz_inst/sync_reg_reg[0]_0
    SLICE_X89Y185        FDPE                                         r  sync_reset_156mhz_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y185        FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     2.254 f  sync_reset_156mhz_inst/sync_reg_reg[3]/Q
                         net (fo=213, routed)         1.029     3.283    sync_reset_156mhz_inst/Q[0]
    SLICE_X81Y172        LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.133     3.416 f  sync_reset_156mhz_inst/m_rst_sync1_reg_i_1__1/O
                         net (fo=6, routed)           0.514     3.930    core_inst/sys/eth_dma_1/tx_fifo/async_rst00_out
    SLICE_X81Y172        FDPE                                         f  core_inst/sys/eth_dma_1/tx_fifo/m_rst_sync1_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        1.567     8.296    core_inst/sys/eth_dma_1/tx_fifo/mem_reg_0_0
    SLICE_X81Y172        FDPE                                         r  core_inst/sys/eth_dma_1/tx_fifo/m_rst_sync1_reg_reg/C
                         clock pessimism              0.101     8.397    
                         clock uncertainty           -0.035     8.362    
    SLICE_X81Y172        FDPE (Recov_AFF_SLICEM_C_PRE)
                                                     -0.082     8.280    core_inst/sys/eth_dma_1/tx_fifo/m_rst_sync1_reg_reg
  -------------------------------------------------------------------
                         required time                          8.280    
                         arrival time                          -3.930    
  -------------------------------------------------------------------
                         slack                                  4.350    

Slack (MET) :             4.350ns  (required time - arrival time)
  Source:                 sync_reset_156mhz_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_1/tx_fifo/m_rst_sync2_reg_reg/PRE
                            (recovery check against rising-edge clock clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_156mhz_int rise@6.400ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        1.791ns  (logic 0.248ns (13.847%)  route 1.543ns (86.153%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.896ns = ( 8.296 - 6.400 ) 
    Source Clock Delay      (SCD):    2.139ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.742ns (routing 0.316ns, distribution 1.426ns)
  Clock Net Delay (Destination): 1.567ns (routing 0.283ns, distribution 1.284ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        1.742     2.139    sync_reset_156mhz_inst/sync_reg_reg[0]_0
    SLICE_X89Y185        FDPE                                         r  sync_reset_156mhz_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y185        FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     2.254 f  sync_reset_156mhz_inst/sync_reg_reg[3]/Q
                         net (fo=213, routed)         1.029     3.283    sync_reset_156mhz_inst/Q[0]
    SLICE_X81Y172        LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.133     3.416 f  sync_reset_156mhz_inst/m_rst_sync1_reg_i_1__1/O
                         net (fo=6, routed)           0.514     3.930    core_inst/sys/eth_dma_1/tx_fifo/async_rst00_out
    SLICE_X81Y172        FDPE                                         f  core_inst/sys/eth_dma_1/tx_fifo/m_rst_sync2_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        1.567     8.296    core_inst/sys/eth_dma_1/tx_fifo/mem_reg_0_0
    SLICE_X81Y172        FDPE                                         r  core_inst/sys/eth_dma_1/tx_fifo/m_rst_sync2_reg_reg/C
                         clock pessimism              0.101     8.397    
                         clock uncertainty           -0.035     8.362    
    SLICE_X81Y172        FDPE (Recov_AFF2_SLICEM_C_PRE)
                                                     -0.082     8.280    core_inst/sys/eth_dma_1/tx_fifo/m_rst_sync2_reg_reg
  -------------------------------------------------------------------
                         required time                          8.280    
                         arrival time                          -3.930    
  -------------------------------------------------------------------
                         slack                                  4.350    

Slack (MET) :             4.350ns  (required time - arrival time)
  Source:                 sync_reset_156mhz_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_1/tx_fifo/m_rst_sync3_reg_reg/PRE
                            (recovery check against rising-edge clock clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_156mhz_int rise@6.400ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        1.791ns  (logic 0.248ns (13.847%)  route 1.543ns (86.153%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.896ns = ( 8.296 - 6.400 ) 
    Source Clock Delay      (SCD):    2.139ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.742ns (routing 0.316ns, distribution 1.426ns)
  Clock Net Delay (Destination): 1.567ns (routing 0.283ns, distribution 1.284ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        1.742     2.139    sync_reset_156mhz_inst/sync_reg_reg[0]_0
    SLICE_X89Y185        FDPE                                         r  sync_reset_156mhz_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y185        FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     2.254 f  sync_reset_156mhz_inst/sync_reg_reg[3]/Q
                         net (fo=213, routed)         1.029     3.283    sync_reset_156mhz_inst/Q[0]
    SLICE_X81Y172        LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.133     3.416 f  sync_reset_156mhz_inst/m_rst_sync1_reg_i_1__1/O
                         net (fo=6, routed)           0.514     3.930    core_inst/sys/eth_dma_1/tx_fifo/async_rst00_out
    SLICE_X81Y172        FDPE                                         f  core_inst/sys/eth_dma_1/tx_fifo/m_rst_sync3_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        1.567     8.296    core_inst/sys/eth_dma_1/tx_fifo/mem_reg_0_0
    SLICE_X81Y172        FDPE                                         r  core_inst/sys/eth_dma_1/tx_fifo/m_rst_sync3_reg_reg/C
                         clock pessimism              0.101     8.397    
                         clock uncertainty           -0.035     8.362    
    SLICE_X81Y172        FDPE (Recov_BFF_SLICEM_C_PRE)
                                                     -0.082     8.280    core_inst/sys/eth_dma_1/tx_fifo/m_rst_sync3_reg_reg
  -------------------------------------------------------------------
                         required time                          8.280    
                         arrival time                          -3.930    
  -------------------------------------------------------------------
                         slack                                  4.350    

Slack (MET) :             5.083ns  (required time - arrival time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sync_reset_156mhz_inst/sync_reg_reg[3]/PRE
                            (recovery check against rising-edge clock clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_156mhz_int rise@6.400ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        1.140ns  (logic 0.114ns (10.000%)  route 1.026ns (90.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 8.263 - 6.400 ) 
    Source Clock Delay      (SCD):    2.145ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.748ns (routing 0.316ns, distribution 1.432ns)
  Clock Net Delay (Destination): 1.534ns (routing 0.283ns, distribution 1.251ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        1.748     2.145    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/txusrclk2_in[0]
    SLICE_X90Y201        FDCE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y201        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.259 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/Q
                         net (fo=4, routed)           1.026     3.285    sync_reset_156mhz_inst/gtwiz_reset_tx_done_out[0]
    SLICE_X89Y185        FDPE                                         f  sync_reset_156mhz_inst/sync_reg_reg[3]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        1.534     8.263    sync_reset_156mhz_inst/sync_reg_reg[0]_0
    SLICE_X89Y185        FDPE                                         r  sync_reset_156mhz_inst/sync_reg_reg[3]/C
                         clock pessimism              0.223     8.486    
                         clock uncertainty           -0.035     8.450    
    SLICE_X89Y185        FDPE (Recov_AFF_SLICEL_C_PRE)
                                                     -0.082     8.368    sync_reset_156mhz_inst/sync_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          8.368    
                         arrival time                          -3.285    
  -------------------------------------------------------------------
                         slack                                  5.083    

Slack (MET) :             5.597ns  (required time - arrival time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sync_reset_156mhz_inst/sync_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_156mhz_int rise@6.400ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.114ns (18.211%)  route 0.512ns (81.789%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 8.263 - 6.400 ) 
    Source Clock Delay      (SCD):    2.145ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.748ns (routing 0.316ns, distribution 1.432ns)
  Clock Net Delay (Destination): 1.534ns (routing 0.283ns, distribution 1.251ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        1.748     2.145    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/txusrclk2_in[0]
    SLICE_X90Y201        FDCE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y201        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.259 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/Q
                         net (fo=4, routed)           0.512     2.771    sync_reset_156mhz_inst/gtwiz_reset_tx_done_out[0]
    SLICE_X89Y194        FDPE                                         f  sync_reset_156mhz_inst/sync_reg_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        1.534     8.263    sync_reset_156mhz_inst/sync_reg_reg[0]_0
    SLICE_X89Y194        FDPE                                         r  sync_reset_156mhz_inst/sync_reg_reg[0]/C
                         clock pessimism              0.223     8.486    
                         clock uncertainty           -0.035     8.450    
    SLICE_X89Y194        FDPE (Recov_EFF_SLICEL_C_PRE)
                                                     -0.082     8.368    sync_reset_156mhz_inst/sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.368    
                         arrival time                          -2.771    
  -------------------------------------------------------------------
                         slack                                  5.597    

Slack (MET) :             5.597ns  (required time - arrival time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sync_reset_156mhz_inst/sync_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_156mhz_int rise@6.400ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.114ns (18.211%)  route 0.512ns (81.789%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 8.263 - 6.400 ) 
    Source Clock Delay      (SCD):    2.145ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.748ns (routing 0.316ns, distribution 1.432ns)
  Clock Net Delay (Destination): 1.534ns (routing 0.283ns, distribution 1.251ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        1.748     2.145    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/txusrclk2_in[0]
    SLICE_X90Y201        FDCE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y201        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.259 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/Q
                         net (fo=4, routed)           0.512     2.771    sync_reset_156mhz_inst/gtwiz_reset_tx_done_out[0]
    SLICE_X89Y194        FDPE                                         f  sync_reset_156mhz_inst/sync_reg_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        1.534     8.263    sync_reset_156mhz_inst/sync_reg_reg[0]_0
    SLICE_X89Y194        FDPE                                         r  sync_reset_156mhz_inst/sync_reg_reg[1]/C
                         clock pessimism              0.223     8.486    
                         clock uncertainty           -0.035     8.450    
    SLICE_X89Y194        FDPE (Recov_EFF2_SLICEL_C_PRE)
                                                     -0.082     8.368    sync_reset_156mhz_inst/sync_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.368    
                         arrival time                          -2.771    
  -------------------------------------------------------------------
                         slack                                  5.597    

Slack (MET) :             5.597ns  (required time - arrival time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sync_reset_156mhz_inst/sync_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_156mhz_int rise@6.400ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.114ns (18.211%)  route 0.512ns (81.789%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 8.263 - 6.400 ) 
    Source Clock Delay      (SCD):    2.145ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.748ns (routing 0.316ns, distribution 1.432ns)
  Clock Net Delay (Destination): 1.534ns (routing 0.283ns, distribution 1.251ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        1.748     2.145    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/txusrclk2_in[0]
    SLICE_X90Y201        FDCE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y201        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.259 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/Q
                         net (fo=4, routed)           0.512     2.771    sync_reset_156mhz_inst/gtwiz_reset_tx_done_out[0]
    SLICE_X89Y194        FDPE                                         f  sync_reset_156mhz_inst/sync_reg_reg[2]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        1.534     8.263    sync_reset_156mhz_inst/sync_reg_reg[0]_0
    SLICE_X89Y194        FDPE                                         r  sync_reset_156mhz_inst/sync_reg_reg[2]/C
                         clock pessimism              0.223     8.486    
                         clock uncertainty           -0.035     8.450    
    SLICE_X89Y194        FDPE (Recov_FFF_SLICEL_C_PRE)
                                                     -0.082     8.368    sync_reset_156mhz_inst/sync_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.368    
                         arrival time                          -2.771    
  -------------------------------------------------------------------
                         slack                                  5.597    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sync_reset_156mhz_inst/sync_reg_reg[0]/PRE
                            (removal check against rising-edge clock clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_156mhz_int rise@0.000ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.049ns (16.667%)  route 0.245ns (83.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.059ns
    Source Clock Delay      (SCD):    0.856ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Net Delay (Source):      0.738ns (routing 0.163ns, distribution 0.575ns)
  Clock Net Delay (Destination): 0.894ns (routing 0.190ns, distribution 0.704ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        0.738     0.856    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/txusrclk2_in[0]
    SLICE_X90Y201        FDCE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y201        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.905 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/Q
                         net (fo=4, routed)           0.245     1.150    sync_reset_156mhz_inst/gtwiz_reset_tx_done_out[0]
    SLICE_X89Y194        FDPE                                         f  sync_reset_156mhz_inst/sync_reg_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        0.894     1.059    sync_reset_156mhz_inst/sync_reg_reg[0]_0
    SLICE_X89Y194        FDPE                                         r  sync_reset_156mhz_inst/sync_reg_reg[0]/C
                         clock pessimism             -0.159     0.900    
    SLICE_X89Y194        FDPE (Remov_EFF_SLICEL_C_PRE)
                                                      0.005     0.905    sync_reset_156mhz_inst/sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.905    
                         arrival time                           1.150    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sync_reset_156mhz_inst/sync_reg_reg[1]/PRE
                            (removal check against rising-edge clock clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_156mhz_int rise@0.000ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.049ns (16.667%)  route 0.245ns (83.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.059ns
    Source Clock Delay      (SCD):    0.856ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Net Delay (Source):      0.738ns (routing 0.163ns, distribution 0.575ns)
  Clock Net Delay (Destination): 0.894ns (routing 0.190ns, distribution 0.704ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        0.738     0.856    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/txusrclk2_in[0]
    SLICE_X90Y201        FDCE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y201        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.905 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/Q
                         net (fo=4, routed)           0.245     1.150    sync_reset_156mhz_inst/gtwiz_reset_tx_done_out[0]
    SLICE_X89Y194        FDPE                                         f  sync_reset_156mhz_inst/sync_reg_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        0.894     1.059    sync_reset_156mhz_inst/sync_reg_reg[0]_0
    SLICE_X89Y194        FDPE                                         r  sync_reset_156mhz_inst/sync_reg_reg[1]/C
                         clock pessimism             -0.159     0.900    
    SLICE_X89Y194        FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                      0.005     0.905    sync_reset_156mhz_inst/sync_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.905    
                         arrival time                           1.150    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sync_reset_156mhz_inst/sync_reg_reg[2]/PRE
                            (removal check against rising-edge clock clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_156mhz_int rise@0.000ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.049ns (16.667%)  route 0.245ns (83.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.059ns
    Source Clock Delay      (SCD):    0.856ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Net Delay (Source):      0.738ns (routing 0.163ns, distribution 0.575ns)
  Clock Net Delay (Destination): 0.894ns (routing 0.190ns, distribution 0.704ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        0.738     0.856    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/txusrclk2_in[0]
    SLICE_X90Y201        FDCE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y201        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.905 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/Q
                         net (fo=4, routed)           0.245     1.150    sync_reset_156mhz_inst/gtwiz_reset_tx_done_out[0]
    SLICE_X89Y194        FDPE                                         f  sync_reset_156mhz_inst/sync_reg_reg[2]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        0.894     1.059    sync_reset_156mhz_inst/sync_reg_reg[0]_0
    SLICE_X89Y194        FDPE                                         r  sync_reset_156mhz_inst/sync_reg_reg[2]/C
                         clock pessimism             -0.159     0.900    
    SLICE_X89Y194        FDPE (Remov_FFF_SLICEL_C_PRE)
                                                      0.005     0.905    sync_reset_156mhz_inst/sync_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.905    
                         arrival time                           1.150    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.522ns  (arrival time - required time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sync_reset_156mhz_inst/sync_reg_reg[3]/PRE
                            (removal check against rising-edge clock clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_156mhz_int rise@0.000ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.049ns (8.627%)  route 0.519ns (91.373%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.056ns
    Source Clock Delay      (SCD):    0.856ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Net Delay (Source):      0.738ns (routing 0.163ns, distribution 0.575ns)
  Clock Net Delay (Destination): 0.891ns (routing 0.190ns, distribution 0.701ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        0.738     0.856    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/txusrclk2_in[0]
    SLICE_X90Y201        FDCE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y201        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.905 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/Q
                         net (fo=4, routed)           0.519     1.424    sync_reset_156mhz_inst/gtwiz_reset_tx_done_out[0]
    SLICE_X89Y185        FDPE                                         f  sync_reset_156mhz_inst/sync_reg_reg[3]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        0.891     1.056    sync_reset_156mhz_inst/sync_reg_reg[0]_0
    SLICE_X89Y185        FDPE                                         r  sync_reset_156mhz_inst/sync_reg_reg[3]/C
                         clock pessimism             -0.159     0.897    
    SLICE_X89Y185        FDPE (Remov_AFF_SLICEL_C_PRE)
                                                      0.005     0.902    sync_reset_156mhz_inst/sync_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.902    
                         arrival time                           1.424    
  -------------------------------------------------------------------
                         slack                                  0.522    

Slack (MET) :             0.685ns  (arrival time - required time)
  Source:                 sync_reset_156mhz_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_1/tx_fifo/m_rst_sync1_reg_reg/PRE
                            (removal check against rising-edge clock clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_156mhz_int rise@0.000ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        0.870ns  (logic 0.101ns (11.609%)  route 0.769ns (88.391%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.115ns
    Source Clock Delay      (SCD):    0.861ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Net Delay (Source):      0.743ns (routing 0.163ns, distribution 0.580ns)
  Clock Net Delay (Destination): 0.950ns (routing 0.190ns, distribution 0.760ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        0.743     0.861    sync_reset_156mhz_inst/sync_reg_reg[0]_0
    SLICE_X89Y185        FDPE                                         r  sync_reset_156mhz_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y185        FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     0.910 f  sync_reset_156mhz_inst/sync_reg_reg[3]/Q
                         net (fo=213, routed)         0.523     1.433    sync_reset_156mhz_inst/Q[0]
    SLICE_X81Y172        LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.052     1.485 f  sync_reset_156mhz_inst/m_rst_sync1_reg_i_1__1/O
                         net (fo=6, routed)           0.246     1.731    core_inst/sys/eth_dma_1/tx_fifo/async_rst00_out
    SLICE_X81Y172        FDPE                                         f  core_inst/sys/eth_dma_1/tx_fifo/m_rst_sync1_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        0.950     1.115    core_inst/sys/eth_dma_1/tx_fifo/mem_reg_0_0
    SLICE_X81Y172        FDPE                                         r  core_inst/sys/eth_dma_1/tx_fifo/m_rst_sync1_reg_reg/C
                         clock pessimism             -0.074     1.041    
    SLICE_X81Y172        FDPE (Remov_AFF_SLICEM_C_PRE)
                                                      0.005     1.046    core_inst/sys/eth_dma_1/tx_fifo/m_rst_sync1_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.046    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.685    

Slack (MET) :             0.685ns  (arrival time - required time)
  Source:                 sync_reset_156mhz_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_1/tx_fifo/m_rst_sync2_reg_reg/PRE
                            (removal check against rising-edge clock clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_156mhz_int rise@0.000ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        0.870ns  (logic 0.101ns (11.609%)  route 0.769ns (88.391%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.115ns
    Source Clock Delay      (SCD):    0.861ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Net Delay (Source):      0.743ns (routing 0.163ns, distribution 0.580ns)
  Clock Net Delay (Destination): 0.950ns (routing 0.190ns, distribution 0.760ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        0.743     0.861    sync_reset_156mhz_inst/sync_reg_reg[0]_0
    SLICE_X89Y185        FDPE                                         r  sync_reset_156mhz_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y185        FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     0.910 f  sync_reset_156mhz_inst/sync_reg_reg[3]/Q
                         net (fo=213, routed)         0.523     1.433    sync_reset_156mhz_inst/Q[0]
    SLICE_X81Y172        LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.052     1.485 f  sync_reset_156mhz_inst/m_rst_sync1_reg_i_1__1/O
                         net (fo=6, routed)           0.246     1.731    core_inst/sys/eth_dma_1/tx_fifo/async_rst00_out
    SLICE_X81Y172        FDPE                                         f  core_inst/sys/eth_dma_1/tx_fifo/m_rst_sync2_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        0.950     1.115    core_inst/sys/eth_dma_1/tx_fifo/mem_reg_0_0
    SLICE_X81Y172        FDPE                                         r  core_inst/sys/eth_dma_1/tx_fifo/m_rst_sync2_reg_reg/C
                         clock pessimism             -0.074     1.041    
    SLICE_X81Y172        FDPE (Remov_AFF2_SLICEM_C_PRE)
                                                      0.005     1.046    core_inst/sys/eth_dma_1/tx_fifo/m_rst_sync2_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.046    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.685    

Slack (MET) :             0.685ns  (arrival time - required time)
  Source:                 sync_reset_156mhz_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_1/tx_fifo/m_rst_sync3_reg_reg/PRE
                            (removal check against rising-edge clock clk_156mhz_int  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_156mhz_int rise@0.000ns - clk_156mhz_int rise@0.000ns)
  Data Path Delay:        0.870ns  (logic 0.101ns (11.609%)  route 0.769ns (88.391%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.115ns
    Source Clock Delay      (SCD):    0.861ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Net Delay (Source):      0.743ns (routing 0.163ns, distribution 0.580ns)
  Clock Net Delay (Destination): 0.950ns (routing 0.190ns, distribution 0.760ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        0.743     0.861    sync_reset_156mhz_inst/sync_reg_reg[0]_0
    SLICE_X89Y185        FDPE                                         r  sync_reset_156mhz_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y185        FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     0.910 f  sync_reset_156mhz_inst/sync_reg_reg[3]/Q
                         net (fo=213, routed)         0.523     1.433    sync_reset_156mhz_inst/Q[0]
    SLICE_X81Y172        LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.052     1.485 f  sync_reset_156mhz_inst/m_rst_sync1_reg_i_1__1/O
                         net (fo=6, routed)           0.246     1.731    core_inst/sys/eth_dma_1/tx_fifo/async_rst00_out
    SLICE_X81Y172        FDPE                                         f  core_inst/sys/eth_dma_1/tx_fifo/m_rst_sync3_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_156mhz_int rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_txclkout
    BUFG_GT_X0Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  bufg_gt_tx_usrclk2_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=1286, routed)        0.950     1.115    core_inst/sys/eth_dma_1/tx_fifo/mem_reg_0_0
    SLICE_X81Y172        FDPE                                         r  core_inst/sys/eth_dma_1/tx_fifo/m_rst_sync3_reg_reg/C
                         clock pessimism             -0.074     1.041    
    SLICE_X81Y172        FDPE (Remov_BFF_SLICEM_C_PRE)
                                                      0.005     1.046    core_inst/sys/eth_dma_1/tx_fifo/m_rst_sync3_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.046    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.685    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_200mhzmhz_mmcm_out
  To Clock:  clk_200mhzmhz_mmcm_out

Setup :            0  Failing Endpoints,  Worst Slack        0.882ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.271ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.882ns  (required time - arrival time)
  Source:                 sync_reset_200mhzmhz_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/sys/eth_dma_0/rx_fifo/m_rst_sync2_reg_reg/PRE
                            (recovery check against rising-edge clock clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhzmhz_mmcm_out rise@5.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        3.820ns  (logic 0.306ns (8.010%)  route 3.514ns (91.990%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.887ns = ( 10.887 - 5.000 ) 
    Source Clock Delay      (SCD):    6.207ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.000ns (routing 1.481ns, distribution 1.519ns)
  Clock Net Delay (Destination): 2.668ns (routing 1.360ns, distribution 1.308ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.557     2.952    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.721 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.403     3.124    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.207 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=22108, routed)       3.000     6.207    sync_reset_200mhzmhz_inst/CLK
    SLICE_X67Y130        FDPE                                         r  sync_reset_200mhzmhz_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y130        FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     6.322 f  sync_reset_200mhzmhz_inst/sync_reg_reg[3]/Q
                         net (fo=714, routed)         2.825     9.147    sfp_1_rx_rst_reset_sync_inst/m_rst_sync3_reg_reg[0]
    SLICE_X82Y175        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.191     9.338 f  sfp_1_rx_rst_reset_sync_inst/m_rst_sync1_reg_i_1__0/O
                         net (fo=6, routed)           0.689    10.027    core_inst/sys/eth_dma_0/rx_fifo/m_rst_sync3_reg_reg_0
    SLICE_X69Y175        FDPE                                         f  core_inst/sys/eth_dma_0/rx_fifo/m_rst_sync2_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      5.000     5.000 r  
    D18                                               0.000     5.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     5.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     5.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.407     7.464    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     7.799 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.345     8.144    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.219 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=22108, routed)       2.668    10.887    core_inst/sys/eth_dma_0/rx_fifo/clk_200mhzmhz_int
    SLICE_X69Y175        FDPE                                         r  core_inst/sys/eth_dma_0/rx_fifo/m_rst_sync2_reg_reg/C
                         clock pessimism              0.171    11.058    
                         clock uncertainty           -0.067    10.991    
    SLICE_X69Y175        FDPE (Recov_AFF_SLICEM_C_PRE)
                                                     -0.082    10.909    core_inst/sys/eth_dma_0/rx_fifo/m_rst_sync2_reg_reg
  -------------------------------------------------------------------
                         required time                         10.909    
                         arrival time                         -10.027    
  -------------------------------------------------------------------
                         slack                                  0.882    

Slack (MET) :             0.882ns  (required time - arrival time)
  Source:                 sync_reset_200mhzmhz_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/sys/eth_dma_0/rx_fifo/m_rst_sync3_reg_reg/PRE
                            (recovery check against rising-edge clock clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhzmhz_mmcm_out rise@5.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        3.820ns  (logic 0.306ns (8.010%)  route 3.514ns (91.990%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.887ns = ( 10.887 - 5.000 ) 
    Source Clock Delay      (SCD):    6.207ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.000ns (routing 1.481ns, distribution 1.519ns)
  Clock Net Delay (Destination): 2.668ns (routing 1.360ns, distribution 1.308ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.557     2.952    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.721 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.403     3.124    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.207 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=22108, routed)       3.000     6.207    sync_reset_200mhzmhz_inst/CLK
    SLICE_X67Y130        FDPE                                         r  sync_reset_200mhzmhz_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y130        FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     6.322 f  sync_reset_200mhzmhz_inst/sync_reg_reg[3]/Q
                         net (fo=714, routed)         2.825     9.147    sfp_1_rx_rst_reset_sync_inst/m_rst_sync3_reg_reg[0]
    SLICE_X82Y175        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.191     9.338 f  sfp_1_rx_rst_reset_sync_inst/m_rst_sync1_reg_i_1__0/O
                         net (fo=6, routed)           0.689    10.027    core_inst/sys/eth_dma_0/rx_fifo/m_rst_sync3_reg_reg_0
    SLICE_X69Y175        FDPE                                         f  core_inst/sys/eth_dma_0/rx_fifo/m_rst_sync3_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      5.000     5.000 r  
    D18                                               0.000     5.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     5.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     5.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.407     7.464    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     7.799 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.345     8.144    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.219 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=22108, routed)       2.668    10.887    core_inst/sys/eth_dma_0/rx_fifo/clk_200mhzmhz_int
    SLICE_X69Y175        FDPE                                         r  core_inst/sys/eth_dma_0/rx_fifo/m_rst_sync3_reg_reg/C
                         clock pessimism              0.171    11.058    
                         clock uncertainty           -0.067    10.991    
    SLICE_X69Y175        FDPE (Recov_AFF2_SLICEM_C_PRE)
                                                     -0.082    10.909    core_inst/sys/eth_dma_0/rx_fifo/m_rst_sync3_reg_reg
  -------------------------------------------------------------------
                         required time                         10.909    
                         arrival time                         -10.027    
  -------------------------------------------------------------------
                         slack                                  0.882    

Slack (MET) :             0.977ns  (required time - arrival time)
  Source:                 core_inst/sys/genblk1[7].RISCV/core_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/sys/genblk1[7].RISCV/core/core/CsrPlugin_mstatus_MPP_reg[0]/PRE
                            (recovery check against rising-edge clock clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhzmhz_mmcm_out rise@5.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        3.705ns  (logic 0.117ns (3.158%)  route 3.588ns (96.842%))
  Logic Levels:           0  
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.863ns = ( 10.863 - 5.000 ) 
    Source Clock Delay      (SCD):    6.141ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.934ns (routing 1.481ns, distribution 1.453ns)
  Clock Net Delay (Destination): 2.644ns (routing 1.360ns, distribution 1.284ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.557     2.952    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.721 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.403     3.124    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.207 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=22108, routed)       2.934     6.141    core_inst/sys/genblk1[7].RISCV/clk_200mhzmhz_int
    SLICE_X64Y114        FDSE                                         r  core_inst/sys/genblk1[7].RISCV/core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y114        FDSE (Prop_FFF2_SLICEM_C_Q)
                                                      0.117     6.258 f  core_inst/sys/genblk1[7].RISCV/core_reset_reg/Q
                         net (fo=244, routed)         3.588     9.846    core_inst/sys/genblk1[7].RISCV/core/core/AR[0]
    SLICE_X49Y141        FDPE                                         f  core_inst/sys/genblk1[7].RISCV/core/core/CsrPlugin_mstatus_MPP_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      5.000     5.000 r  
    D18                                               0.000     5.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     5.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     5.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.407     7.464    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     7.799 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.345     8.144    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.219 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=22108, routed)       2.644    10.863    core_inst/sys/genblk1[7].RISCV/core/core/clk_200mhzmhz_int
    SLICE_X49Y141        FDPE                                         r  core_inst/sys/genblk1[7].RISCV/core/core/CsrPlugin_mstatus_MPP_reg[0]/C
                         clock pessimism              0.109    10.972    
                         clock uncertainty           -0.067    10.905    
    SLICE_X49Y141        FDPE (Recov_CFF_SLICEL_C_PRE)
                                                     -0.082    10.823    core_inst/sys/genblk1[7].RISCV/core/core/CsrPlugin_mstatus_MPP_reg[0]
  -------------------------------------------------------------------
                         required time                         10.823    
                         arrival time                          -9.846    
  -------------------------------------------------------------------
                         slack                                  0.977    

Slack (MET) :             0.977ns  (required time - arrival time)
  Source:                 core_inst/sys/genblk1[7].RISCV/core_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/sys/genblk1[7].RISCV/core/core/CsrPlugin_mstatus_MPP_reg[1]/PRE
                            (recovery check against rising-edge clock clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhzmhz_mmcm_out rise@5.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        3.705ns  (logic 0.117ns (3.158%)  route 3.588ns (96.842%))
  Logic Levels:           0  
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.863ns = ( 10.863 - 5.000 ) 
    Source Clock Delay      (SCD):    6.141ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.934ns (routing 1.481ns, distribution 1.453ns)
  Clock Net Delay (Destination): 2.644ns (routing 1.360ns, distribution 1.284ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.557     2.952    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.721 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.403     3.124    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.207 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=22108, routed)       2.934     6.141    core_inst/sys/genblk1[7].RISCV/clk_200mhzmhz_int
    SLICE_X64Y114        FDSE                                         r  core_inst/sys/genblk1[7].RISCV/core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y114        FDSE (Prop_FFF2_SLICEM_C_Q)
                                                      0.117     6.258 f  core_inst/sys/genblk1[7].RISCV/core_reset_reg/Q
                         net (fo=244, routed)         3.588     9.846    core_inst/sys/genblk1[7].RISCV/core/core/AR[0]
    SLICE_X49Y141        FDPE                                         f  core_inst/sys/genblk1[7].RISCV/core/core/CsrPlugin_mstatus_MPP_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      5.000     5.000 r  
    D18                                               0.000     5.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     5.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     5.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.407     7.464    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     7.799 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.345     8.144    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.219 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=22108, routed)       2.644    10.863    core_inst/sys/genblk1[7].RISCV/core/core/clk_200mhzmhz_int
    SLICE_X49Y141        FDPE                                         r  core_inst/sys/genblk1[7].RISCV/core/core/CsrPlugin_mstatus_MPP_reg[1]/C
                         clock pessimism              0.109    10.972    
                         clock uncertainty           -0.067    10.905    
    SLICE_X49Y141        FDPE (Recov_DFF_SLICEL_C_PRE)
                                                     -0.082    10.823    core_inst/sys/genblk1[7].RISCV/core/core/CsrPlugin_mstatus_MPP_reg[1]
  -------------------------------------------------------------------
                         required time                         10.823    
                         arrival time                          -9.846    
  -------------------------------------------------------------------
                         slack                                  0.977    

Slack (MET) :             0.985ns  (required time - arrival time)
  Source:                 core_inst/sys/genblk1[7].RISCV/core_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/sys/genblk1[7].RISCV/core/core/CsrPlugin_mip_MSIP_reg/CLR
                            (recovery check against rising-edge clock clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhzmhz_mmcm_out rise@5.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        3.695ns  (logic 0.117ns (3.166%)  route 3.578ns (96.834%))
  Logic Levels:           0  
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.861ns = ( 10.861 - 5.000 ) 
    Source Clock Delay      (SCD):    6.141ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.934ns (routing 1.481ns, distribution 1.453ns)
  Clock Net Delay (Destination): 2.642ns (routing 1.360ns, distribution 1.282ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.557     2.952    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.721 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.403     3.124    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.207 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=22108, routed)       2.934     6.141    core_inst/sys/genblk1[7].RISCV/clk_200mhzmhz_int
    SLICE_X64Y114        FDSE                                         r  core_inst/sys/genblk1[7].RISCV/core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y114        FDSE (Prop_FFF2_SLICEM_C_Q)
                                                      0.117     6.258 f  core_inst/sys/genblk1[7].RISCV/core_reset_reg/Q
                         net (fo=244, routed)         3.578     9.836    core_inst/sys/genblk1[7].RISCV/core/core/AR[0]
    SLICE_X49Y141        FDCE                                         f  core_inst/sys/genblk1[7].RISCV/core/core/CsrPlugin_mip_MSIP_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      5.000     5.000 r  
    D18                                               0.000     5.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     5.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     5.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.407     7.464    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     7.799 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.345     8.144    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.219 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=22108, routed)       2.642    10.861    core_inst/sys/genblk1[7].RISCV/core/core/clk_200mhzmhz_int
    SLICE_X49Y141        FDCE                                         r  core_inst/sys/genblk1[7].RISCV/core/core/CsrPlugin_mip_MSIP_reg/C
                         clock pessimism              0.109    10.970    
                         clock uncertainty           -0.067    10.903    
    SLICE_X49Y141        FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.082    10.821    core_inst/sys/genblk1[7].RISCV/core/core/CsrPlugin_mip_MSIP_reg
  -------------------------------------------------------------------
                         required time                         10.821    
                         arrival time                          -9.836    
  -------------------------------------------------------------------
                         slack                                  0.985    

Slack (MET) :             1.035ns  (required time - arrival time)
  Source:                 core_inst/sys/genblk1[11].RISCV/core_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/sys/genblk1[11].RISCV/core/core/IBusSimplePlugin_fetchPc_pcReg_reg[15]/CLR
                            (recovery check against rising-edge clock clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhzmhz_mmcm_out rise@5.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        3.936ns  (logic 0.116ns (2.947%)  route 3.820ns (97.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.086ns = ( 11.086 - 5.000 ) 
    Source Clock Delay      (SCD):    6.141ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.934ns (routing 1.481ns, distribution 1.453ns)
  Clock Net Delay (Destination): 2.867ns (routing 1.360ns, distribution 1.507ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.557     2.952    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.721 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.403     3.124    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.207 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=22108, routed)       2.934     6.141    core_inst/sys/genblk1[11].RISCV/clk_200mhzmhz_int
    SLICE_X64Y114        FDSE                                         r  core_inst/sys/genblk1[11].RISCV/core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y114        FDSE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     6.257 f  core_inst/sys/genblk1[11].RISCV/core_reset_reg/Q
                         net (fo=244, routed)         3.820    10.077    core_inst/sys/genblk1[11].RISCV/core/core/AR[0]
    SLICE_X45Y67         FDCE                                         f  core_inst/sys/genblk1[11].RISCV/core/core/IBusSimplePlugin_fetchPc_pcReg_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      5.000     5.000 r  
    D18                                               0.000     5.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     5.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     5.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.407     7.464    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     7.799 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.345     8.144    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.219 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=22108, routed)       2.867    11.086    core_inst/sys/genblk1[11].RISCV/core/core/clk_200mhzmhz_int
    SLICE_X45Y67         FDCE                                         r  core_inst/sys/genblk1[11].RISCV/core/core/IBusSimplePlugin_fetchPc_pcReg_reg[15]/C
                         clock pessimism              0.175    11.261    
                         clock uncertainty           -0.067    11.194    
    SLICE_X45Y67         FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.082    11.112    core_inst/sys/genblk1[11].RISCV/core/core/IBusSimplePlugin_fetchPc_pcReg_reg[15]
  -------------------------------------------------------------------
                         required time                         11.112    
                         arrival time                         -10.077    
  -------------------------------------------------------------------
                         slack                                  1.035    

Slack (MET) :             1.035ns  (required time - arrival time)
  Source:                 core_inst/sys/genblk1[11].RISCV/core_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/sys/genblk1[11].RISCV/core/core/IBusSimplePlugin_fetchPc_pcReg_reg[28]/CLR
                            (recovery check against rising-edge clock clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhzmhz_mmcm_out rise@5.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        3.936ns  (logic 0.116ns (2.947%)  route 3.820ns (97.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.086ns = ( 11.086 - 5.000 ) 
    Source Clock Delay      (SCD):    6.141ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.934ns (routing 1.481ns, distribution 1.453ns)
  Clock Net Delay (Destination): 2.867ns (routing 1.360ns, distribution 1.507ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.557     2.952    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.721 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.403     3.124    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.207 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=22108, routed)       2.934     6.141    core_inst/sys/genblk1[11].RISCV/clk_200mhzmhz_int
    SLICE_X64Y114        FDSE                                         r  core_inst/sys/genblk1[11].RISCV/core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y114        FDSE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     6.257 f  core_inst/sys/genblk1[11].RISCV/core_reset_reg/Q
                         net (fo=244, routed)         3.820    10.077    core_inst/sys/genblk1[11].RISCV/core/core/AR[0]
    SLICE_X45Y67         FDCE                                         f  core_inst/sys/genblk1[11].RISCV/core/core/IBusSimplePlugin_fetchPc_pcReg_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      5.000     5.000 r  
    D18                                               0.000     5.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     5.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     5.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.407     7.464    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     7.799 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.345     8.144    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.219 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=22108, routed)       2.867    11.086    core_inst/sys/genblk1[11].RISCV/core/core/clk_200mhzmhz_int
    SLICE_X45Y67         FDCE                                         r  core_inst/sys/genblk1[11].RISCV/core/core/IBusSimplePlugin_fetchPc_pcReg_reg[28]/C
                         clock pessimism              0.175    11.261    
                         clock uncertainty           -0.067    11.194    
    SLICE_X45Y67         FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.082    11.112    core_inst/sys/genblk1[11].RISCV/core/core/IBusSimplePlugin_fetchPc_pcReg_reg[28]
  -------------------------------------------------------------------
                         required time                         11.112    
                         arrival time                         -10.077    
  -------------------------------------------------------------------
                         slack                                  1.035    

Slack (MET) :             1.052ns  (required time - arrival time)
  Source:                 core_inst/sys/genblk1[7].RISCV/core_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/sys/genblk1[7].RISCV/core/core/CsrPlugin_privilege_reg[0]/PRE
                            (recovery check against rising-edge clock clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhzmhz_mmcm_out rise@5.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        3.626ns  (logic 0.117ns (3.227%)  route 3.509ns (96.773%))
  Logic Levels:           0  
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.859ns = ( 10.859 - 5.000 ) 
    Source Clock Delay      (SCD):    6.141ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.934ns (routing 1.481ns, distribution 1.453ns)
  Clock Net Delay (Destination): 2.640ns (routing 1.360ns, distribution 1.280ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.557     2.952    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.721 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.403     3.124    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.207 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=22108, routed)       2.934     6.141    core_inst/sys/genblk1[7].RISCV/clk_200mhzmhz_int
    SLICE_X64Y114        FDSE                                         r  core_inst/sys/genblk1[7].RISCV/core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y114        FDSE (Prop_FFF2_SLICEM_C_Q)
                                                      0.117     6.258 f  core_inst/sys/genblk1[7].RISCV/core_reset_reg/Q
                         net (fo=244, routed)         3.509     9.767    core_inst/sys/genblk1[7].RISCV/core/core/AR[0]
    SLICE_X49Y139        FDPE                                         f  core_inst/sys/genblk1[7].RISCV/core/core/CsrPlugin_privilege_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      5.000     5.000 r  
    D18                                               0.000     5.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     5.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     5.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.407     7.464    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     7.799 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.345     8.144    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.219 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=22108, routed)       2.640    10.859    core_inst/sys/genblk1[7].RISCV/core/core/clk_200mhzmhz_int
    SLICE_X49Y139        FDPE                                         r  core_inst/sys/genblk1[7].RISCV/core/core/CsrPlugin_privilege_reg[0]/C
                         clock pessimism              0.109    10.968    
                         clock uncertainty           -0.067    10.901    
    SLICE_X49Y139        FDPE (Recov_CFF_SLICEL_C_PRE)
                                                     -0.082    10.819    core_inst/sys/genblk1[7].RISCV/core/core/CsrPlugin_privilege_reg[0]
  -------------------------------------------------------------------
                         required time                         10.819    
                         arrival time                          -9.767    
  -------------------------------------------------------------------
                         slack                                  1.052    

Slack (MET) :             1.052ns  (required time - arrival time)
  Source:                 core_inst/sys/genblk1[7].RISCV/core_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/sys/genblk1[7].RISCV/core/core/CsrPlugin_privilege_reg[1]/PRE
                            (recovery check against rising-edge clock clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhzmhz_mmcm_out rise@5.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        3.626ns  (logic 0.117ns (3.227%)  route 3.509ns (96.773%))
  Logic Levels:           0  
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.859ns = ( 10.859 - 5.000 ) 
    Source Clock Delay      (SCD):    6.141ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.934ns (routing 1.481ns, distribution 1.453ns)
  Clock Net Delay (Destination): 2.640ns (routing 1.360ns, distribution 1.280ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.557     2.952    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.721 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.403     3.124    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.207 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=22108, routed)       2.934     6.141    core_inst/sys/genblk1[7].RISCV/clk_200mhzmhz_int
    SLICE_X64Y114        FDSE                                         r  core_inst/sys/genblk1[7].RISCV/core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y114        FDSE (Prop_FFF2_SLICEM_C_Q)
                                                      0.117     6.258 f  core_inst/sys/genblk1[7].RISCV/core_reset_reg/Q
                         net (fo=244, routed)         3.509     9.767    core_inst/sys/genblk1[7].RISCV/core/core/AR[0]
    SLICE_X49Y139        FDPE                                         f  core_inst/sys/genblk1[7].RISCV/core/core/CsrPlugin_privilege_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      5.000     5.000 r  
    D18                                               0.000     5.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     5.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     5.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.407     7.464    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     7.799 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.345     8.144    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.219 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=22108, routed)       2.640    10.859    core_inst/sys/genblk1[7].RISCV/core/core/clk_200mhzmhz_int
    SLICE_X49Y139        FDPE                                         r  core_inst/sys/genblk1[7].RISCV/core/core/CsrPlugin_privilege_reg[1]/C
                         clock pessimism              0.109    10.968    
                         clock uncertainty           -0.067    10.901    
    SLICE_X49Y139        FDPE (Recov_DFF_SLICEL_C_PRE)
                                                     -0.082    10.819    core_inst/sys/genblk1[7].RISCV/core/core/CsrPlugin_privilege_reg[1]
  -------------------------------------------------------------------
                         required time                         10.819    
                         arrival time                          -9.767    
  -------------------------------------------------------------------
                         slack                                  1.052    

Slack (MET) :             1.068ns  (required time - arrival time)
  Source:                 sync_reset_200mhzmhz_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/sys/eth_dma_0/rx_fifo/m_rst_sync1_reg_reg/PRE
                            (recovery check against rising-edge clock clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200mhzmhz_mmcm_out rise@5.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        3.707ns  (logic 0.306ns (8.255%)  route 3.401ns (91.745%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.961ns = ( 10.961 - 5.000 ) 
    Source Clock Delay      (SCD):    6.207ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.000ns (routing 1.481ns, distribution 1.519ns)
  Clock Net Delay (Destination): 2.742ns (routing 1.360ns, distribution 1.382ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.506     0.506 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.596    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.596 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.312    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.395 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.557     2.952    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     2.721 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.403     3.124    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.207 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=22108, routed)       3.000     6.207    sync_reset_200mhzmhz_inst/CLK
    SLICE_X67Y130        FDPE                                         r  sync_reset_200mhzmhz_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y130        FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     6.322 f  sync_reset_200mhzmhz_inst/sync_reg_reg[3]/Q
                         net (fo=714, routed)         2.825     9.147    sfp_1_rx_rst_reset_sync_inst/m_rst_sync3_reg_reg[0]
    SLICE_X82Y175        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.191     9.338 f  sfp_1_rx_rst_reset_sync_inst/m_rst_sync1_reg_i_1__0/O
                         net (fo=6, routed)           0.576     9.914    core_inst/sys/eth_dma_0/rx_fifo/m_rst_sync3_reg_reg_0
    SLICE_X78Y176        FDPE                                         f  core_inst/sys/eth_dma_0/rx_fifo/m_rst_sync1_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      5.000     5.000 r  
    D18                                               0.000     5.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.309     5.309 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.360    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.360 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     5.982    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.057 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           1.407     7.464    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335     7.799 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.345     8.144    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.219 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=22108, routed)       2.742    10.961    core_inst/sys/eth_dma_0/rx_fifo/clk_200mhzmhz_int
    SLICE_X78Y176        FDPE                                         r  core_inst/sys/eth_dma_0/rx_fifo/m_rst_sync1_reg_reg/C
                         clock pessimism              0.170    11.131    
                         clock uncertainty           -0.067    11.064    
    SLICE_X78Y176        FDPE (Recov_AFF_SLICEM_C_PRE)
                                                     -0.082    10.982    core_inst/sys/eth_dma_0/rx_fifo/m_rst_sync1_reg_reg
  -------------------------------------------------------------------
                         required time                         10.982    
                         arrival time                          -9.914    
  -------------------------------------------------------------------
                         slack                                  1.068    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 core_inst/sys/genblk1[6].RISCV/core_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/sys/genblk1[6].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[15]/CLR
                            (removal check against rising-edge clock clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhzmhz_mmcm_out rise@0.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.049ns (10.987%)  route 0.397ns (89.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.282ns
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Net Delay (Source):      1.348ns (routing 0.753ns, distribution 0.595ns)
  Clock Net Delay (Destination): 1.601ns (routing 0.836ns, distribution 0.765ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.613     1.204    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.474 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.166     1.640    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.667 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=22108, routed)       1.348     3.015    core_inst/sys/genblk1[6].RISCV/clk_200mhzmhz_int
    SLICE_X64Y114        FDSE                                         r  core_inst/sys/genblk1[6].RISCV/core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y114        FDSE (Prop_FFF_SLICEM_C_Q)
                                                      0.049     3.064 f  core_inst/sys/genblk1[6].RISCV/core_reset_reg/Q
                         net (fo=244, routed)         0.397     3.461    core_inst/sys/genblk1[6].RISCV/core/core/AR[0]
    SLICE_X64Y135        FDCE                                         f  core_inst/sys/genblk1[6].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.720     1.649    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.442 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.208     1.650    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.681 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=22108, routed)       1.601     3.282    core_inst/sys/genblk1[6].RISCV/core/core/clk_200mhzmhz_int
    SLICE_X64Y135        FDCE                                         r  core_inst/sys/genblk1[6].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[15]/C
                         clock pessimism             -0.097     3.185    
    SLICE_X64Y135        FDCE (Remov_AFF_SLICEM_C_CLR)
                                                      0.005     3.190    core_inst/sys/genblk1[6].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[15]
  -------------------------------------------------------------------
                         required time                         -3.190    
                         arrival time                           3.461    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 core_inst/sys/genblk1[6].RISCV/core_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/sys/genblk1[6].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[18]/CLR
                            (removal check against rising-edge clock clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhzmhz_mmcm_out rise@0.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.049ns (10.987%)  route 0.397ns (89.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.282ns
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Net Delay (Source):      1.348ns (routing 0.753ns, distribution 0.595ns)
  Clock Net Delay (Destination): 1.601ns (routing 0.836ns, distribution 0.765ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.613     1.204    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.474 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.166     1.640    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.667 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=22108, routed)       1.348     3.015    core_inst/sys/genblk1[6].RISCV/clk_200mhzmhz_int
    SLICE_X64Y114        FDSE                                         r  core_inst/sys/genblk1[6].RISCV/core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y114        FDSE (Prop_FFF_SLICEM_C_Q)
                                                      0.049     3.064 f  core_inst/sys/genblk1[6].RISCV/core_reset_reg/Q
                         net (fo=244, routed)         0.397     3.461    core_inst/sys/genblk1[6].RISCV/core/core/AR[0]
    SLICE_X64Y135        FDCE                                         f  core_inst/sys/genblk1[6].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.720     1.649    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.442 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.208     1.650    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.681 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=22108, routed)       1.601     3.282    core_inst/sys/genblk1[6].RISCV/core/core/clk_200mhzmhz_int
    SLICE_X64Y135        FDCE                                         r  core_inst/sys/genblk1[6].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[18]/C
                         clock pessimism             -0.097     3.185    
    SLICE_X64Y135        FDCE (Remov_AFF2_SLICEM_C_CLR)
                                                      0.005     3.190    core_inst/sys/genblk1[6].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[18]
  -------------------------------------------------------------------
                         required time                         -3.190    
                         arrival time                           3.461    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 core_inst/sys/genblk1[6].RISCV/core_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/sys/genblk1[6].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[19]/CLR
                            (removal check against rising-edge clock clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhzmhz_mmcm_out rise@0.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.049ns (10.987%)  route 0.397ns (89.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.282ns
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Net Delay (Source):      1.348ns (routing 0.753ns, distribution 0.595ns)
  Clock Net Delay (Destination): 1.601ns (routing 0.836ns, distribution 0.765ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.613     1.204    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.474 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.166     1.640    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.667 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=22108, routed)       1.348     3.015    core_inst/sys/genblk1[6].RISCV/clk_200mhzmhz_int
    SLICE_X64Y114        FDSE                                         r  core_inst/sys/genblk1[6].RISCV/core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y114        FDSE (Prop_FFF_SLICEM_C_Q)
                                                      0.049     3.064 f  core_inst/sys/genblk1[6].RISCV/core_reset_reg/Q
                         net (fo=244, routed)         0.397     3.461    core_inst/sys/genblk1[6].RISCV/core/core/AR[0]
    SLICE_X64Y135        FDCE                                         f  core_inst/sys/genblk1[6].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.720     1.649    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.442 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.208     1.650    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.681 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=22108, routed)       1.601     3.282    core_inst/sys/genblk1[6].RISCV/core/core/clk_200mhzmhz_int
    SLICE_X64Y135        FDCE                                         r  core_inst/sys/genblk1[6].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[19]/C
                         clock pessimism             -0.097     3.185    
    SLICE_X64Y135        FDCE (Remov_BFF_SLICEM_C_CLR)
                                                      0.005     3.190    core_inst/sys/genblk1[6].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[19]
  -------------------------------------------------------------------
                         required time                         -3.190    
                         arrival time                           3.461    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 core_inst/sys/genblk1[6].RISCV/core_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/sys/genblk1[6].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[21]/CLR
                            (removal check against rising-edge clock clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhzmhz_mmcm_out rise@0.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.049ns (11.086%)  route 0.393ns (88.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.278ns
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Net Delay (Source):      1.348ns (routing 0.753ns, distribution 0.595ns)
  Clock Net Delay (Destination): 1.597ns (routing 0.836ns, distribution 0.761ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.613     1.204    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.474 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.166     1.640    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.667 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=22108, routed)       1.348     3.015    core_inst/sys/genblk1[6].RISCV/clk_200mhzmhz_int
    SLICE_X64Y114        FDSE                                         r  core_inst/sys/genblk1[6].RISCV/core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y114        FDSE (Prop_FFF_SLICEM_C_Q)
                                                      0.049     3.064 f  core_inst/sys/genblk1[6].RISCV/core_reset_reg/Q
                         net (fo=244, routed)         0.393     3.457    core_inst/sys/genblk1[6].RISCV/core/core/AR[0]
    SLICE_X65Y135        FDCE                                         f  core_inst/sys/genblk1[6].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.720     1.649    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.442 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.208     1.650    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.681 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=22108, routed)       1.597     3.278    core_inst/sys/genblk1[6].RISCV/core/core/clk_200mhzmhz_int
    SLICE_X65Y135        FDCE                                         r  core_inst/sys/genblk1[6].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[21]/C
                         clock pessimism             -0.097     3.181    
    SLICE_X65Y135        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                      0.005     3.186    core_inst/sys/genblk1[6].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[21]
  -------------------------------------------------------------------
                         required time                         -3.186    
                         arrival time                           3.457    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 core_inst/sys/genblk1[6].RISCV/core_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/sys/genblk1[6].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[2]/CLR
                            (removal check against rising-edge clock clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhzmhz_mmcm_out rise@0.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.049ns (9.761%)  route 0.453ns (90.239%))
  Logic Levels:           0  
  Clock Path Skew:        0.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.266ns
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Net Delay (Source):      1.348ns (routing 0.753ns, distribution 0.595ns)
  Clock Net Delay (Destination): 1.585ns (routing 0.836ns, distribution 0.749ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.613     1.204    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.474 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.166     1.640    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.667 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=22108, routed)       1.348     3.015    core_inst/sys/genblk1[6].RISCV/clk_200mhzmhz_int
    SLICE_X64Y114        FDSE                                         r  core_inst/sys/genblk1[6].RISCV/core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y114        FDSE (Prop_FFF_SLICEM_C_Q)
                                                      0.049     3.064 f  core_inst/sys/genblk1[6].RISCV/core_reset_reg/Q
                         net (fo=244, routed)         0.453     3.517    core_inst/sys/genblk1[6].RISCV/core/core/AR[0]
    SLICE_X66Y135        FDCE                                         f  core_inst/sys/genblk1[6].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.720     1.649    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.442 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.208     1.650    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.681 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=22108, routed)       1.585     3.266    core_inst/sys/genblk1[6].RISCV/core/core/clk_200mhzmhz_int
    SLICE_X66Y135        FDCE                                         r  core_inst/sys/genblk1[6].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[2]/C
                         clock pessimism             -0.097     3.169    
    SLICE_X66Y135        FDCE (Remov_EFF_SLICEM_C_CLR)
                                                      0.005     3.174    core_inst/sys/genblk1[6].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.174    
                         arrival time                           3.517    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 core_inst/sys/genblk1[6].RISCV/core_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/sys/genblk1[6].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[16]/CLR
                            (removal check against rising-edge clock clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhzmhz_mmcm_out rise@0.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.049ns (9.722%)  route 0.455ns (90.278%))
  Logic Levels:           0  
  Clock Path Skew:        0.153ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.265ns
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Net Delay (Source):      1.348ns (routing 0.753ns, distribution 0.595ns)
  Clock Net Delay (Destination): 1.584ns (routing 0.836ns, distribution 0.748ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.613     1.204    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.474 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.166     1.640    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.667 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=22108, routed)       1.348     3.015    core_inst/sys/genblk1[6].RISCV/clk_200mhzmhz_int
    SLICE_X64Y114        FDSE                                         r  core_inst/sys/genblk1[6].RISCV/core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y114        FDSE (Prop_FFF_SLICEM_C_Q)
                                                      0.049     3.064 f  core_inst/sys/genblk1[6].RISCV/core_reset_reg/Q
                         net (fo=244, routed)         0.455     3.519    core_inst/sys/genblk1[6].RISCV/core/core/AR[0]
    SLICE_X66Y136        FDCE                                         f  core_inst/sys/genblk1[6].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.720     1.649    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.442 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.208     1.650    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.681 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=22108, routed)       1.584     3.265    core_inst/sys/genblk1[6].RISCV/core/core/clk_200mhzmhz_int
    SLICE_X66Y136        FDCE                                         r  core_inst/sys/genblk1[6].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[16]/C
                         clock pessimism             -0.097     3.168    
    SLICE_X66Y136        FDCE (Remov_EFF_SLICEM_C_CLR)
                                                      0.005     3.173    core_inst/sys/genblk1[6].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[16]
  -------------------------------------------------------------------
                         required time                         -3.173    
                         arrival time                           3.519    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 core_inst/sys/genblk1[6].RISCV/core_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/sys/genblk1[6].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[1]/CLR
                            (removal check against rising-edge clock clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhzmhz_mmcm_out rise@0.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.049ns (9.722%)  route 0.455ns (90.278%))
  Logic Levels:           0  
  Clock Path Skew:        0.153ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.265ns
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Net Delay (Source):      1.348ns (routing 0.753ns, distribution 0.595ns)
  Clock Net Delay (Destination): 1.584ns (routing 0.836ns, distribution 0.748ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.613     1.204    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.474 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.166     1.640    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.667 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=22108, routed)       1.348     3.015    core_inst/sys/genblk1[6].RISCV/clk_200mhzmhz_int
    SLICE_X64Y114        FDSE                                         r  core_inst/sys/genblk1[6].RISCV/core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y114        FDSE (Prop_FFF_SLICEM_C_Q)
                                                      0.049     3.064 f  core_inst/sys/genblk1[6].RISCV/core_reset_reg/Q
                         net (fo=244, routed)         0.455     3.519    core_inst/sys/genblk1[6].RISCV/core/core/AR[0]
    SLICE_X66Y136        FDCE                                         f  core_inst/sys/genblk1[6].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.720     1.649    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.442 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.208     1.650    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.681 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=22108, routed)       1.584     3.265    core_inst/sys/genblk1[6].RISCV/core/core/clk_200mhzmhz_int
    SLICE_X66Y136        FDCE                                         r  core_inst/sys/genblk1[6].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[1]/C
                         clock pessimism             -0.097     3.168    
    SLICE_X66Y136        FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                      0.005     3.173    core_inst/sys/genblk1[6].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.173    
                         arrival time                           3.519    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 core_inst/sys/genblk1[6].RISCV/core_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/sys/genblk1[6].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[8]/CLR
                            (removal check against rising-edge clock clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhzmhz_mmcm_out rise@0.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.049ns (9.423%)  route 0.471ns (90.577%))
  Logic Levels:           0  
  Clock Path Skew:        0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.278ns
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Net Delay (Source):      1.348ns (routing 0.753ns, distribution 0.595ns)
  Clock Net Delay (Destination): 1.597ns (routing 0.836ns, distribution 0.761ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.613     1.204    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.474 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.166     1.640    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.667 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=22108, routed)       1.348     3.015    core_inst/sys/genblk1[6].RISCV/clk_200mhzmhz_int
    SLICE_X64Y114        FDSE                                         r  core_inst/sys/genblk1[6].RISCV/core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y114        FDSE (Prop_FFF_SLICEM_C_Q)
                                                      0.049     3.064 f  core_inst/sys/genblk1[6].RISCV/core_reset_reg/Q
                         net (fo=244, routed)         0.471     3.535    core_inst/sys/genblk1[6].RISCV/core/core/AR[0]
    SLICE_X68Y135        FDCE                                         f  core_inst/sys/genblk1[6].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.720     1.649    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.442 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.208     1.650    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.681 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=22108, routed)       1.597     3.278    core_inst/sys/genblk1[6].RISCV/core/core/clk_200mhzmhz_int
    SLICE_X68Y135        FDCE                                         r  core_inst/sys/genblk1[6].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[8]/C
                         clock pessimism             -0.097     3.181    
    SLICE_X68Y135        FDCE (Remov_AFF_SLICEL_C_CLR)
                                                      0.005     3.186    core_inst/sys/genblk1[6].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.186    
                         arrival time                           3.535    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 core_inst/sys/genblk1[6].RISCV/core_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/sys/genblk1[6].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[0]/CLR
                            (removal check against rising-edge clock clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhzmhz_mmcm_out rise@0.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.049ns (9.459%)  route 0.469ns (90.541%))
  Logic Levels:           0  
  Clock Path Skew:        0.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.274ns
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Net Delay (Source):      1.348ns (routing 0.753ns, distribution 0.595ns)
  Clock Net Delay (Destination): 1.593ns (routing 0.836ns, distribution 0.757ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.613     1.204    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.474 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.166     1.640    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.667 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=22108, routed)       1.348     3.015    core_inst/sys/genblk1[6].RISCV/clk_200mhzmhz_int
    SLICE_X64Y114        FDSE                                         r  core_inst/sys/genblk1[6].RISCV/core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y114        FDSE (Prop_FFF_SLICEM_C_Q)
                                                      0.049     3.064 f  core_inst/sys/genblk1[6].RISCV/core_reset_reg/Q
                         net (fo=244, routed)         0.469     3.533    core_inst/sys/genblk1[6].RISCV/core/core/AR[0]
    SLICE_X68Y136        FDCE                                         f  core_inst/sys/genblk1[6].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.720     1.649    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.442 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.208     1.650    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.681 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=22108, routed)       1.593     3.274    core_inst/sys/genblk1[6].RISCV/core/core/clk_200mhzmhz_int
    SLICE_X68Y136        FDCE                                         r  core_inst/sys/genblk1[6].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[0]/C
                         clock pessimism             -0.097     3.177    
    SLICE_X68Y136        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                      0.005     3.182    core_inst/sys/genblk1[6].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.182    
                         arrival time                           3.533    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 core_inst/sys/genblk1[6].RISCV/core_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_inst/sys/genblk1[6].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[5]/CLR
                            (removal check against rising-edge clock clk_200mhzmhz_mmcm_out  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200mhzmhz_mmcm_out rise@0.000ns - clk_200mhzmhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.049ns (9.459%)  route 0.469ns (90.541%))
  Logic Levels:           0  
  Clock Path Skew:        0.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.274ns
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Net Delay (Source):      1.348ns (routing 0.753ns, distribution 0.595ns)
  Clock Net Delay (Destination): 1.593ns (routing 0.836ns, distribution 0.757ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.187     0.187 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.215    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.215 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.564    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.591 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.613     1.204    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.474 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.166     1.640    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.667 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=22108, routed)       1.348     3.015    core_inst/sys/genblk1[6].RISCV/clk_200mhzmhz_int
    SLICE_X64Y114        FDSE                                         r  core_inst/sys/genblk1[6].RISCV/core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y114        FDSE (Prop_FFF_SLICEM_C_Q)
                                                      0.049     3.064 f  core_inst/sys/genblk1[6].RISCV/core_reset_reg/Q
                         net (fo=244, routed)         0.469     3.533    core_inst/sys/genblk1[6].RISCV/core/core/AR[0]
    SLICE_X68Y136        FDCE                                         f  core_inst/sys/genblk1[6].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200mhzmhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_100mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_ibufg_inst/I
    HPIOBDIFFINBUF_X0Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.442 r  clk_100mhz_ibufg_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.490    clk_100mhz_ibufg_inst/OUT
    D18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.490 r  clk_100mhz_ibufg_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.898    clk_100mhz_ibufg
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.929 r  clk_100mhz_ibufg_BUFGCE_inst/O
                         net (fo=2, routed)           0.720     1.649    clk_100mhz_ibufg_BUFGCE
    MMCME3_ADV_X0Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.442 r  clk_mmcm_inst2/CLKOUT0
                         net (fo=1, routed)           0.208     1.650    clk_200mhzmhz_mmcm_out
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.681 r  clk_200mhzmhz_bufg_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=22108, routed)       1.593     3.274    core_inst/sys/genblk1[6].RISCV/core/core/clk_200mhzmhz_int
    SLICE_X68Y136        FDCE                                         r  core_inst/sys/genblk1[6].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[5]/C
                         clock pessimism             -0.097     3.177    
    SLICE_X68Y136        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                      0.005     3.182    core_inst/sys/genblk1[6].RISCV/core/core/memory_to_writeBack_REGFILE_WRITE_DATA_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.182    
                         arrival time                           3.533    
  -------------------------------------------------------------------
                         slack                                  0.351    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  gt_rxusrclk2_0
  To Clock:  gt_rxusrclk2_0

Setup :            0  Failing Endpoints,  Worst Slack        4.780ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.312ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.780ns  (required time - arrival time)
  Source:                 sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_0/rx_fifo/s_rst_sync2_reg_reg/PRE
                            (recovery check against rising-edge clock gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_0 rise@6.400ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        1.427ns  (logic 0.188ns (13.174%)  route 1.239ns (86.825%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.983ns = ( 8.383 - 6.400 ) 
    Source Clock Delay      (SCD):    2.160ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.763ns (routing 0.311ns, distribution 1.452ns)
  Clock Net Delay (Destination): 1.654ns (routing 0.278ns, distribution 1.376ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         1.763     2.160    sfp_1_rx_rst_reset_sync_inst/CLK
    SLICE_X79Y183        FDPE                                         r  sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y183        FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     2.275 f  sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[3]/Q
                         net (fo=31, routed)          0.556     2.831    sfp_1_rx_rst_reset_sync_inst/Q[0]
    SLICE_X82Y175        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.073     2.904 f  sfp_1_rx_rst_reset_sync_inst/m_rst_sync1_reg_i_1__0/O
                         net (fo=6, routed)           0.683     3.587    core_inst/sys/eth_dma_0/rx_fifo/m_rst_sync3_reg_reg_0
    SLICE_X69Y175        FDPE                                         f  core_inst/sys/eth_dma_0/rx_fifo/s_rst_sync2_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         1.654     8.383    core_inst/sys/eth_dma_0/rx_fifo/mem_reg_0_4
    SLICE_X69Y175        FDPE                                         r  core_inst/sys/eth_dma_0/rx_fifo/s_rst_sync2_reg_reg/C
                         clock pessimism              0.101     8.484    
                         clock uncertainty           -0.035     8.449    
    SLICE_X69Y175        FDPE (Recov_EFF_SLICEM_C_PRE)
                                                     -0.082     8.367    core_inst/sys/eth_dma_0/rx_fifo/s_rst_sync2_reg_reg
  -------------------------------------------------------------------
                         required time                          8.367    
                         arrival time                          -3.587    
  -------------------------------------------------------------------
                         slack                                  4.780    

Slack (MET) :             4.780ns  (required time - arrival time)
  Source:                 sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_0/rx_fifo/s_rst_sync3_reg_reg/PRE
                            (recovery check against rising-edge clock gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_0 rise@6.400ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        1.427ns  (logic 0.188ns (13.174%)  route 1.239ns (86.825%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.983ns = ( 8.383 - 6.400 ) 
    Source Clock Delay      (SCD):    2.160ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.763ns (routing 0.311ns, distribution 1.452ns)
  Clock Net Delay (Destination): 1.654ns (routing 0.278ns, distribution 1.376ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         1.763     2.160    sfp_1_rx_rst_reset_sync_inst/CLK
    SLICE_X79Y183        FDPE                                         r  sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y183        FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     2.275 f  sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[3]/Q
                         net (fo=31, routed)          0.556     2.831    sfp_1_rx_rst_reset_sync_inst/Q[0]
    SLICE_X82Y175        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.073     2.904 f  sfp_1_rx_rst_reset_sync_inst/m_rst_sync1_reg_i_1__0/O
                         net (fo=6, routed)           0.683     3.587    core_inst/sys/eth_dma_0/rx_fifo/m_rst_sync3_reg_reg_0
    SLICE_X69Y175        FDPE                                         f  core_inst/sys/eth_dma_0/rx_fifo/s_rst_sync3_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         1.654     8.383    core_inst/sys/eth_dma_0/rx_fifo/mem_reg_0_4
    SLICE_X69Y175        FDPE                                         r  core_inst/sys/eth_dma_0/rx_fifo/s_rst_sync3_reg_reg/C
                         clock pessimism              0.101     8.484    
                         clock uncertainty           -0.035     8.449    
    SLICE_X69Y175        FDPE (Recov_EFF2_SLICEM_C_PRE)
                                                     -0.082     8.367    core_inst/sys/eth_dma_0/rx_fifo/s_rst_sync3_reg_reg
  -------------------------------------------------------------------
                         required time                          8.367    
                         arrival time                          -3.587    
  -------------------------------------------------------------------
                         slack                                  4.780    

Slack (MET) :             4.791ns  (required time - arrival time)
  Source:                 sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_0/rx_fifo/s_rst_sync1_reg_reg/PRE
                            (recovery check against rising-edge clock gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_0 rise@6.400ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        1.314ns  (logic 0.188ns (14.307%)  route 1.126ns (85.693%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 8.281 - 6.400 ) 
    Source Clock Delay      (SCD):    2.160ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.763ns (routing 0.311ns, distribution 1.452ns)
  Clock Net Delay (Destination): 1.552ns (routing 0.278ns, distribution 1.274ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         1.763     2.160    sfp_1_rx_rst_reset_sync_inst/CLK
    SLICE_X79Y183        FDPE                                         r  sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y183        FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     2.275 f  sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[3]/Q
                         net (fo=31, routed)          0.556     2.831    sfp_1_rx_rst_reset_sync_inst/Q[0]
    SLICE_X82Y175        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.073     2.904 f  sfp_1_rx_rst_reset_sync_inst/m_rst_sync1_reg_i_1__0/O
                         net (fo=6, routed)           0.570     3.474    core_inst/sys/eth_dma_0/rx_fifo/m_rst_sync3_reg_reg_0
    SLICE_X78Y176        FDPE                                         f  core_inst/sys/eth_dma_0/rx_fifo/s_rst_sync1_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         1.552     8.281    core_inst/sys/eth_dma_0/rx_fifo/mem_reg_0_4
    SLICE_X78Y176        FDPE                                         r  core_inst/sys/eth_dma_0/rx_fifo/s_rst_sync1_reg_reg/C
                         clock pessimism              0.101     8.382    
                         clock uncertainty           -0.035     8.347    
    SLICE_X78Y176        FDPE (Recov_EFF_SLICEM_C_PRE)
                                                     -0.082     8.265    core_inst/sys/eth_dma_0/rx_fifo/s_rst_sync1_reg_reg
  -------------------------------------------------------------------
                         required time                          8.265    
                         arrival time                          -3.474    
  -------------------------------------------------------------------
                         slack                                  4.791    

Slack (MET) :             5.006ns  (required time - arrival time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[3]/PRE
                            (recovery check against rising-edge clock gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_0 rise@6.400ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        1.160ns  (logic 0.114ns (9.828%)  route 1.046ns (90.172%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.877ns = ( 8.277 - 6.400 ) 
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.757ns (routing 0.311ns, distribution 1.446ns)
  Clock Net Delay (Destination): 1.548ns (routing 0.278ns, distribution 1.270ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         1.757     2.154    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X84Y197        FDCE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y197        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.268 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=8, routed)           1.046     3.314    sfp_1_rx_rst_reset_sync_inst/AS[0]
    SLICE_X79Y183        FDPE                                         f  sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[3]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         1.548     8.277    sfp_1_rx_rst_reset_sync_inst/CLK
    SLICE_X79Y183        FDPE                                         r  sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[3]/C
                         clock pessimism              0.160     8.437    
                         clock uncertainty           -0.035     8.402    
    SLICE_X79Y183        FDPE (Recov_AFF_SLICEM_C_PRE)
                                                     -0.082     8.320    sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          8.320    
                         arrival time                          -3.314    
  -------------------------------------------------------------------
                         slack                                  5.006    

Slack (MET) :             5.322ns  (required time - arrival time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[0]/PRE
                            (recovery check against rising-edge clock gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_0 rise@6.400ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        0.845ns  (logic 0.114ns (13.491%)  route 0.731ns (86.509%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.878ns = ( 8.278 - 6.400 ) 
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.757ns (routing 0.311ns, distribution 1.446ns)
  Clock Net Delay (Destination): 1.549ns (routing 0.278ns, distribution 1.271ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         1.757     2.154    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X84Y197        FDCE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y197        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.268 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=8, routed)           0.731     2.999    sfp_1_rx_rst_reset_sync_inst/AS[0]
    SLICE_X81Y189        FDPE                                         f  sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         1.549     8.278    sfp_1_rx_rst_reset_sync_inst/CLK
    SLICE_X81Y189        FDPE                                         r  sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[0]/C
                         clock pessimism              0.160     8.438    
                         clock uncertainty           -0.035     8.403    
    SLICE_X81Y189        FDPE (Recov_EFF_SLICEM_C_PRE)
                                                     -0.082     8.321    sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.321    
                         arrival time                          -2.999    
  -------------------------------------------------------------------
                         slack                                  5.322    

Slack (MET) :             5.322ns  (required time - arrival time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[1]/PRE
                            (recovery check against rising-edge clock gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_0 rise@6.400ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        0.845ns  (logic 0.114ns (13.491%)  route 0.731ns (86.509%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.878ns = ( 8.278 - 6.400 ) 
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.757ns (routing 0.311ns, distribution 1.446ns)
  Clock Net Delay (Destination): 1.549ns (routing 0.278ns, distribution 1.271ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         1.757     2.154    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X84Y197        FDCE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y197        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.268 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=8, routed)           0.731     2.999    sfp_1_rx_rst_reset_sync_inst/AS[0]
    SLICE_X81Y189        FDPE                                         f  sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         1.549     8.278    sfp_1_rx_rst_reset_sync_inst/CLK
    SLICE_X81Y189        FDPE                                         r  sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[1]/C
                         clock pessimism              0.160     8.438    
                         clock uncertainty           -0.035     8.403    
    SLICE_X81Y189        FDPE (Recov_EFF2_SLICEM_C_PRE)
                                                     -0.082     8.321    sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.321    
                         arrival time                          -2.999    
  -------------------------------------------------------------------
                         slack                                  5.322    

Slack (MET) :             5.322ns  (required time - arrival time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[2]/PRE
                            (recovery check against rising-edge clock gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_0 rise@6.400ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        0.845ns  (logic 0.114ns (13.491%)  route 0.731ns (86.509%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.878ns = ( 8.278 - 6.400 ) 
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.757ns (routing 0.311ns, distribution 1.446ns)
  Clock Net Delay (Destination): 1.549ns (routing 0.278ns, distribution 1.271ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         1.757     2.154    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X84Y197        FDCE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y197        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.268 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=8, routed)           0.731     2.999    sfp_1_rx_rst_reset_sync_inst/AS[0]
    SLICE_X81Y189        FDPE                                         f  sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[2]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         1.549     8.278    sfp_1_rx_rst_reset_sync_inst/CLK
    SLICE_X81Y189        FDPE                                         r  sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[2]/C
                         clock pessimism              0.160     8.438    
                         clock uncertainty           -0.035     8.403    
    SLICE_X81Y189        FDPE (Recov_FFF_SLICEM_C_PRE)
                                                     -0.082     8.321    sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.321    
                         arrival time                          -2.999    
  -------------------------------------------------------------------
                         slack                                  5.322    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[0]/PRE
                            (removal check against rising-edge clock gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_0 rise@0.000ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.049ns (12.343%)  route 0.348ns (87.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.073ns
    Source Clock Delay      (SCD):    0.865ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Net Delay (Source):      0.747ns (routing 0.158ns, distribution 0.589ns)
  Clock Net Delay (Destination): 0.908ns (routing 0.184ns, distribution 0.724ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         0.747     0.865    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X84Y197        FDCE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y197        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.914 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=8, routed)           0.348     1.262    sfp_1_rx_rst_reset_sync_inst/AS[0]
    SLICE_X81Y189        FDPE                                         f  sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         0.908     1.073    sfp_1_rx_rst_reset_sync_inst/CLK
    SLICE_X81Y189        FDPE                                         r  sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[0]/C
                         clock pessimism             -0.128     0.945    
    SLICE_X81Y189        FDPE (Remov_EFF_SLICEM_C_PRE)
                                                      0.005     0.950    sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.950    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[1]/PRE
                            (removal check against rising-edge clock gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_0 rise@0.000ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.049ns (12.343%)  route 0.348ns (87.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.073ns
    Source Clock Delay      (SCD):    0.865ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Net Delay (Source):      0.747ns (routing 0.158ns, distribution 0.589ns)
  Clock Net Delay (Destination): 0.908ns (routing 0.184ns, distribution 0.724ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         0.747     0.865    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X84Y197        FDCE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y197        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.914 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=8, routed)           0.348     1.262    sfp_1_rx_rst_reset_sync_inst/AS[0]
    SLICE_X81Y189        FDPE                                         f  sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         0.908     1.073    sfp_1_rx_rst_reset_sync_inst/CLK
    SLICE_X81Y189        FDPE                                         r  sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[1]/C
                         clock pessimism             -0.128     0.945    
    SLICE_X81Y189        FDPE (Remov_EFF2_SLICEM_C_PRE)
                                                      0.005     0.950    sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.950    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[2]/PRE
                            (removal check against rising-edge clock gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_0 rise@0.000ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.049ns (12.343%)  route 0.348ns (87.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.073ns
    Source Clock Delay      (SCD):    0.865ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Net Delay (Source):      0.747ns (routing 0.158ns, distribution 0.589ns)
  Clock Net Delay (Destination): 0.908ns (routing 0.184ns, distribution 0.724ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         0.747     0.865    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X84Y197        FDCE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y197        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.914 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=8, routed)           0.348     1.262    sfp_1_rx_rst_reset_sync_inst/AS[0]
    SLICE_X81Y189        FDPE                                         f  sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[2]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         0.908     1.073    sfp_1_rx_rst_reset_sync_inst/CLK
    SLICE_X81Y189        FDPE                                         r  sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[2]/C
                         clock pessimism             -0.128     0.945    
    SLICE_X81Y189        FDPE (Remov_FFF_SLICEM_C_PRE)
                                                      0.005     0.950    sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.950    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.461ns  (arrival time - required time)
  Source:                 sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_0/rx_fifo/s_rst_sync1_reg_reg/PRE
                            (removal check against rising-edge clock gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_0 rise@0.000ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.081ns (13.149%)  route 0.535ns (86.851%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.096ns
    Source Clock Delay      (SCD):    0.873ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Net Delay (Source):      0.755ns (routing 0.158ns, distribution 0.597ns)
  Clock Net Delay (Destination): 0.931ns (routing 0.184ns, distribution 0.747ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         0.755     0.873    sfp_1_rx_rst_reset_sync_inst/CLK
    SLICE_X79Y183        FDPE                                         r  sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y183        FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     0.922 f  sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[3]/Q
                         net (fo=31, routed)          0.267     1.189    sfp_1_rx_rst_reset_sync_inst/Q[0]
    SLICE_X82Y175        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.032     1.221 f  sfp_1_rx_rst_reset_sync_inst/m_rst_sync1_reg_i_1__0/O
                         net (fo=6, routed)           0.268     1.489    core_inst/sys/eth_dma_0/rx_fifo/m_rst_sync3_reg_reg_0
    SLICE_X78Y176        FDPE                                         f  core_inst/sys/eth_dma_0/rx_fifo/s_rst_sync1_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         0.931     1.096    core_inst/sys/eth_dma_0/rx_fifo/mem_reg_0_4
    SLICE_X78Y176        FDPE                                         r  core_inst/sys/eth_dma_0/rx_fifo/s_rst_sync1_reg_reg/C
                         clock pessimism             -0.073     1.023    
    SLICE_X78Y176        FDPE (Remov_EFF_SLICEM_C_PRE)
                                                      0.005     1.028    core_inst/sys/eth_dma_0/rx_fifo/s_rst_sync1_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.028    
                         arrival time                           1.489    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_0/rx_fifo/s_rst_sync2_reg_reg/PRE
                            (removal check against rising-edge clock gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_0 rise@0.000ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.081ns (11.912%)  route 0.599ns (88.088%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.159ns
    Source Clock Delay      (SCD):    0.873ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Net Delay (Source):      0.755ns (routing 0.158ns, distribution 0.597ns)
  Clock Net Delay (Destination): 0.994ns (routing 0.184ns, distribution 0.810ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         0.755     0.873    sfp_1_rx_rst_reset_sync_inst/CLK
    SLICE_X79Y183        FDPE                                         r  sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y183        FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     0.922 f  sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[3]/Q
                         net (fo=31, routed)          0.267     1.189    sfp_1_rx_rst_reset_sync_inst/Q[0]
    SLICE_X82Y175        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.032     1.221 f  sfp_1_rx_rst_reset_sync_inst/m_rst_sync1_reg_i_1__0/O
                         net (fo=6, routed)           0.332     1.553    core_inst/sys/eth_dma_0/rx_fifo/m_rst_sync3_reg_reg_0
    SLICE_X69Y175        FDPE                                         f  core_inst/sys/eth_dma_0/rx_fifo/s_rst_sync2_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         0.994     1.159    core_inst/sys/eth_dma_0/rx_fifo/mem_reg_0_4
    SLICE_X69Y175        FDPE                                         r  core_inst/sys/eth_dma_0/rx_fifo/s_rst_sync2_reg_reg/C
                         clock pessimism             -0.073     1.086    
    SLICE_X69Y175        FDPE (Remov_EFF_SLICEM_C_PRE)
                                                      0.005     1.091    core_inst/sys/eth_dma_0/rx_fifo/s_rst_sync2_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.091    
                         arrival time                           1.553    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_0/rx_fifo/s_rst_sync3_reg_reg/PRE
                            (removal check against rising-edge clock gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_0 rise@0.000ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.081ns (11.912%)  route 0.599ns (88.088%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.159ns
    Source Clock Delay      (SCD):    0.873ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Net Delay (Source):      0.755ns (routing 0.158ns, distribution 0.597ns)
  Clock Net Delay (Destination): 0.994ns (routing 0.184ns, distribution 0.810ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         0.755     0.873    sfp_1_rx_rst_reset_sync_inst/CLK
    SLICE_X79Y183        FDPE                                         r  sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y183        FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     0.922 f  sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[3]/Q
                         net (fo=31, routed)          0.267     1.189    sfp_1_rx_rst_reset_sync_inst/Q[0]
    SLICE_X82Y175        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.032     1.221 f  sfp_1_rx_rst_reset_sync_inst/m_rst_sync1_reg_i_1__0/O
                         net (fo=6, routed)           0.332     1.553    core_inst/sys/eth_dma_0/rx_fifo/m_rst_sync3_reg_reg_0
    SLICE_X69Y175        FDPE                                         f  core_inst/sys/eth_dma_0/rx_fifo/s_rst_sync3_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         0.994     1.159    core_inst/sys/eth_dma_0/rx_fifo/mem_reg_0_4
    SLICE_X69Y175        FDPE                                         r  core_inst/sys/eth_dma_0/rx_fifo/s_rst_sync3_reg_reg/C
                         clock pessimism             -0.073     1.086    
    SLICE_X69Y175        FDPE (Remov_EFF2_SLICEM_C_PRE)
                                                      0.005     1.091    core_inst/sys/eth_dma_0/rx_fifo/s_rst_sync3_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.091    
                         arrival time                           1.553    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.470ns  (arrival time - required time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[3]/PRE
                            (removal check against rising-edge clock gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_0 rise@0.000ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.049ns (8.829%)  route 0.506ns (91.171%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.073ns
    Source Clock Delay      (SCD):    0.865ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Net Delay (Source):      0.747ns (routing 0.158ns, distribution 0.589ns)
  Clock Net Delay (Destination): 0.908ns (routing 0.184ns, distribution 0.724ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         0.747     0.865    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X84Y197        FDCE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y197        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.914 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=8, routed)           0.506     1.420    sfp_1_rx_rst_reset_sync_inst/AS[0]
    SLICE_X79Y183        FDPE                                         f  sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[3]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         0.908     1.073    sfp_1_rx_rst_reset_sync_inst/CLK
    SLICE_X79Y183        FDPE                                         r  sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[3]/C
                         clock pessimism             -0.128     0.945    
    SLICE_X79Y183        FDPE (Remov_AFF_SLICEM_C_PRE)
                                                      0.005     0.950    sfp_1_rx_rst_reset_sync_inst/sync_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.950    
                         arrival time                           1.420    
  -------------------------------------------------------------------
                         slack                                  0.470    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  gt_rxusrclk2_0
  To Clock:  gt_rxusrclk2_1

Setup :            0  Failing Endpoints,  Worst Slack        4.545ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.454ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.545ns  (required time - arrival time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[3]/PRE
                            (recovery check against rising-edge clock gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_1 rise@6.400ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        0.718ns  (logic 0.114ns (15.877%)  route 0.604ns (84.123%))
  Logic Levels:           0  
  Clock Path Skew:        -1.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.134ns = ( 7.534 - 6.400 ) 
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.757ns (routing 0.311ns, distribution 1.446ns)
  Clock Net Delay (Destination): 0.805ns (routing 0.093ns, distribution 0.712ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         1.757     2.154    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X84Y197        FDCE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y197        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.268 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=8, routed)           0.604     2.872    sfp_2_rx_rst_reset_sync_inst/gtwiz_reset_rx_done_out[0]
    SLICE_X79Y199        FDPE                                         f  sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[3]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         0.805     7.534    sfp_2_rx_rst_reset_sync_inst/CLK
    SLICE_X79Y199        FDPE                                         r  sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[3]/C
                         clock pessimism              0.000     7.534    
                         clock uncertainty           -0.035     7.499    
    SLICE_X79Y199        FDPE (Recov_AFF_SLICEM_C_PRE)
                                                     -0.082     7.417    sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          7.417    
                         arrival time                          -2.872    
  -------------------------------------------------------------------
                         slack                                  4.545    

Slack (MET) :             4.721ns  (required time - arrival time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[0]/PRE
                            (recovery check against rising-edge clock gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_1 rise@6.400ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.114ns (21.033%)  route 0.428ns (78.967%))
  Logic Levels:           0  
  Clock Path Skew:        -1.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.134ns = ( 7.534 - 6.400 ) 
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.757ns (routing 0.311ns, distribution 1.446ns)
  Clock Net Delay (Destination): 0.805ns (routing 0.093ns, distribution 0.712ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         1.757     2.154    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X84Y197        FDCE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y197        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.268 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=8, routed)           0.428     2.696    sfp_2_rx_rst_reset_sync_inst/gtwiz_reset_rx_done_out[0]
    SLICE_X82Y198        FDPE                                         f  sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         0.805     7.534    sfp_2_rx_rst_reset_sync_inst/CLK
    SLICE_X82Y198        FDPE                                         r  sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[0]/C
                         clock pessimism              0.000     7.534    
                         clock uncertainty           -0.035     7.499    
    SLICE_X82Y198        FDPE (Recov_EFF_SLICEM_C_PRE)
                                                     -0.082     7.417    sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          7.417    
                         arrival time                          -2.696    
  -------------------------------------------------------------------
                         slack                                  4.721    

Slack (MET) :             4.721ns  (required time - arrival time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[1]/PRE
                            (recovery check against rising-edge clock gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_1 rise@6.400ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.114ns (21.033%)  route 0.428ns (78.967%))
  Logic Levels:           0  
  Clock Path Skew:        -1.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.134ns = ( 7.534 - 6.400 ) 
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.757ns (routing 0.311ns, distribution 1.446ns)
  Clock Net Delay (Destination): 0.805ns (routing 0.093ns, distribution 0.712ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         1.757     2.154    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X84Y197        FDCE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y197        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.268 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=8, routed)           0.428     2.696    sfp_2_rx_rst_reset_sync_inst/gtwiz_reset_rx_done_out[0]
    SLICE_X82Y198        FDPE                                         f  sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         0.805     7.534    sfp_2_rx_rst_reset_sync_inst/CLK
    SLICE_X82Y198        FDPE                                         r  sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[1]/C
                         clock pessimism              0.000     7.534    
                         clock uncertainty           -0.035     7.499    
    SLICE_X82Y198        FDPE (Recov_EFF2_SLICEM_C_PRE)
                                                     -0.082     7.417    sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          7.417    
                         arrival time                          -2.696    
  -------------------------------------------------------------------
                         slack                                  4.721    

Slack (MET) :             4.721ns  (required time - arrival time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[2]/PRE
                            (recovery check against rising-edge clock gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_1 rise@6.400ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.114ns (21.033%)  route 0.428ns (78.967%))
  Logic Levels:           0  
  Clock Path Skew:        -1.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.134ns = ( 7.534 - 6.400 ) 
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.757ns (routing 0.311ns, distribution 1.446ns)
  Clock Net Delay (Destination): 0.805ns (routing 0.093ns, distribution 0.712ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         1.757     2.154    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X84Y197        FDCE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y197        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.268 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=8, routed)           0.428     2.696    sfp_2_rx_rst_reset_sync_inst/gtwiz_reset_rx_done_out[0]
    SLICE_X82Y198        FDPE                                         f  sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[2]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         0.805     7.534    sfp_2_rx_rst_reset_sync_inst/CLK
    SLICE_X82Y198        FDPE                                         r  sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[2]/C
                         clock pessimism              0.000     7.534    
                         clock uncertainty           -0.035     7.499    
    SLICE_X82Y198        FDPE (Recov_FFF_SLICEM_C_PRE)
                                                     -0.082     7.417    sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          7.417    
                         arrival time                          -2.696    
  -------------------------------------------------------------------
                         slack                                  4.721    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.454ns  (arrival time - required time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[0]/PRE
                            (removal check against rising-edge clock gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_1 rise@0.000ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.049ns (19.758%)  route 0.199ns (80.242%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.654ns
    Source Clock Delay      (SCD):    0.865ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.747ns (routing 0.158ns, distribution 0.589ns)
  Clock Net Delay (Destination): 0.489ns (routing 0.075ns, distribution 0.414ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         0.747     0.865    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X84Y197        FDCE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y197        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.914 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=8, routed)           0.199     1.113    sfp_2_rx_rst_reset_sync_inst/gtwiz_reset_rx_done_out[0]
    SLICE_X82Y198        FDPE                                         f  sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         0.489     0.654    sfp_2_rx_rst_reset_sync_inst/CLK
    SLICE_X82Y198        FDPE                                         r  sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[0]/C
                         clock pessimism              0.000     0.654    
    SLICE_X82Y198        FDPE (Remov_EFF_SLICEM_C_PRE)
                                                      0.005     0.659    sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.659    
                         arrival time                           1.113    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.454ns  (arrival time - required time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[1]/PRE
                            (removal check against rising-edge clock gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_1 rise@0.000ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.049ns (19.758%)  route 0.199ns (80.242%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.654ns
    Source Clock Delay      (SCD):    0.865ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.747ns (routing 0.158ns, distribution 0.589ns)
  Clock Net Delay (Destination): 0.489ns (routing 0.075ns, distribution 0.414ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         0.747     0.865    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X84Y197        FDCE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y197        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.914 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=8, routed)           0.199     1.113    sfp_2_rx_rst_reset_sync_inst/gtwiz_reset_rx_done_out[0]
    SLICE_X82Y198        FDPE                                         f  sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         0.489     0.654    sfp_2_rx_rst_reset_sync_inst/CLK
    SLICE_X82Y198        FDPE                                         r  sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[1]/C
                         clock pessimism              0.000     0.654    
    SLICE_X82Y198        FDPE (Remov_EFF2_SLICEM_C_PRE)
                                                      0.005     0.659    sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.659    
                         arrival time                           1.113    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.454ns  (arrival time - required time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[2]/PRE
                            (removal check against rising-edge clock gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_1 rise@0.000ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.049ns (19.758%)  route 0.199ns (80.242%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.654ns
    Source Clock Delay      (SCD):    0.865ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.747ns (routing 0.158ns, distribution 0.589ns)
  Clock Net Delay (Destination): 0.489ns (routing 0.075ns, distribution 0.414ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         0.747     0.865    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X84Y197        FDCE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y197        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.914 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=8, routed)           0.199     1.113    sfp_2_rx_rst_reset_sync_inst/gtwiz_reset_rx_done_out[0]
    SLICE_X82Y198        FDPE                                         f  sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[2]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         0.489     0.654    sfp_2_rx_rst_reset_sync_inst/CLK
    SLICE_X82Y198        FDPE                                         r  sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[2]/C
                         clock pessimism              0.000     0.654    
    SLICE_X82Y198        FDPE (Remov_FFF_SLICEM_C_PRE)
                                                      0.005     0.659    sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.659    
                         arrival time                           1.113    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.544ns  (arrival time - required time)
  Source:                 sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by gt_rxusrclk2_0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[3]/PRE
                            (removal check against rising-edge clock gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_1 rise@0.000ns - gt_rxusrclk2_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.049ns (14.454%)  route 0.290ns (85.546%))
  Logic Levels:           0  
  Clock Path Skew:        -0.210ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.655ns
    Source Clock Delay      (SCD):    0.865ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.747ns (routing 0.158ns, distribution 0.589ns)
  Clock Net Delay (Destination): 0.490ns (routing 0.075ns, distribution 0.415ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_0 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y12  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[0]
    BUFG_GT_X0Y84        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[0].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=736, routed)         0.747     0.865    sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X84Y197        FDCE                                         r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y197        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.914 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=8, routed)           0.290     1.204    sfp_2_rx_rst_reset_sync_inst/gtwiz_reset_rx_done_out[0]
    SLICE_X79Y199        FDPE                                         f  sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[3]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         0.490     0.655    sfp_2_rx_rst_reset_sync_inst/CLK
    SLICE_X79Y199        FDPE                                         r  sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[3]/C
                         clock pessimism              0.000     0.655    
    SLICE_X79Y199        FDPE (Remov_AFF_SLICEM_C_PRE)
                                                      0.005     0.660    sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.660    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.544    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  gt_rxusrclk2_1
  To Clock:  gt_rxusrclk2_1

Setup :            0  Failing Endpoints,  Worst Slack        4.521ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.593ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.521ns  (required time - arrival time)
  Source:                 sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_1/rx_fifo/s_rst_sync2_reg_reg/PRE
                            (recovery check against rising-edge clock gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_1 rise@6.400ns - gt_rxusrclk2_1 rise@0.000ns)
  Data Path Delay:        1.833ns  (logic 0.292ns (15.930%)  route 1.541ns (84.070%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.313ns = ( 7.713 - 6.400 ) 
    Source Clock Delay      (SCD):    1.327ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.930ns (routing 0.109ns, distribution 0.821ns)
  Clock Net Delay (Destination): 0.984ns (routing 0.093ns, distribution 0.891ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         0.930     1.327    sfp_2_rx_rst_reset_sync_inst/CLK
    SLICE_X79Y199        FDPE                                         r  sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y199        FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     1.442 f  sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[3]/Q
                         net (fo=31, routed)          0.639     2.081    sfp_2_rx_rst_reset_sync_inst/Q[0]
    SLICE_X82Y197        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.177     2.258 f  sfp_2_rx_rst_reset_sync_inst/m_rst_sync1_reg_i_1/O
                         net (fo=6, routed)           0.902     3.160    core_inst/sys/eth_dma_1/rx_fifo/async_rst
    SLICE_X68Y203        FDPE                                         f  core_inst/sys/eth_dma_1/rx_fifo/s_rst_sync2_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         0.984     7.713    core_inst/sys/eth_dma_1/rx_fifo/CLK
    SLICE_X68Y203        FDPE                                         r  core_inst/sys/eth_dma_1/rx_fifo/s_rst_sync2_reg_reg/C
                         clock pessimism              0.086     7.799    
                         clock uncertainty           -0.035     7.763    
    SLICE_X68Y203        FDPE (Recov_EFF_SLICEL_C_PRE)
                                                     -0.082     7.681    core_inst/sys/eth_dma_1/rx_fifo/s_rst_sync2_reg_reg
  -------------------------------------------------------------------
                         required time                          7.681    
                         arrival time                          -3.160    
  -------------------------------------------------------------------
                         slack                                  4.521    

Slack (MET) :             4.521ns  (required time - arrival time)
  Source:                 sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_1/rx_fifo/s_rst_sync3_reg_reg/PRE
                            (recovery check against rising-edge clock gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_1 rise@6.400ns - gt_rxusrclk2_1 rise@0.000ns)
  Data Path Delay:        1.833ns  (logic 0.292ns (15.930%)  route 1.541ns (84.070%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.313ns = ( 7.713 - 6.400 ) 
    Source Clock Delay      (SCD):    1.327ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.930ns (routing 0.109ns, distribution 0.821ns)
  Clock Net Delay (Destination): 0.984ns (routing 0.093ns, distribution 0.891ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         0.930     1.327    sfp_2_rx_rst_reset_sync_inst/CLK
    SLICE_X79Y199        FDPE                                         r  sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y199        FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     1.442 f  sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[3]/Q
                         net (fo=31, routed)          0.639     2.081    sfp_2_rx_rst_reset_sync_inst/Q[0]
    SLICE_X82Y197        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.177     2.258 f  sfp_2_rx_rst_reset_sync_inst/m_rst_sync1_reg_i_1/O
                         net (fo=6, routed)           0.902     3.160    core_inst/sys/eth_dma_1/rx_fifo/async_rst
    SLICE_X68Y203        FDPE                                         f  core_inst/sys/eth_dma_1/rx_fifo/s_rst_sync3_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         0.984     7.713    core_inst/sys/eth_dma_1/rx_fifo/CLK
    SLICE_X68Y203        FDPE                                         r  core_inst/sys/eth_dma_1/rx_fifo/s_rst_sync3_reg_reg/C
                         clock pessimism              0.086     7.799    
                         clock uncertainty           -0.035     7.763    
    SLICE_X68Y203        FDPE (Recov_EFF2_SLICEL_C_PRE)
                                                     -0.082     7.681    core_inst/sys/eth_dma_1/rx_fifo/s_rst_sync3_reg_reg
  -------------------------------------------------------------------
                         required time                          7.681    
                         arrival time                          -3.160    
  -------------------------------------------------------------------
                         slack                                  4.521    

Slack (MET) :             4.760ns  (required time - arrival time)
  Source:                 sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_1/rx_fifo/s_rst_sync1_reg_reg/PRE
                            (recovery check against rising-edge clock gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (gt_rxusrclk2_1 rise@6.400ns - gt_rxusrclk2_1 rise@0.000ns)
  Data Path Delay:        1.419ns  (logic 0.292ns (20.578%)  route 1.127ns (79.422%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.130ns = ( 7.530 - 6.400 ) 
    Source Clock Delay      (SCD):    1.327ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.930ns (routing 0.109ns, distribution 0.821ns)
  Clock Net Delay (Destination): 0.801ns (routing 0.093ns, distribution 0.708ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         0.930     1.327    sfp_2_rx_rst_reset_sync_inst/CLK
    SLICE_X79Y199        FDPE                                         r  sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y199        FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     1.442 f  sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[3]/Q
                         net (fo=31, routed)          0.639     2.081    sfp_2_rx_rst_reset_sync_inst/Q[0]
    SLICE_X82Y197        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.177     2.258 f  sfp_2_rx_rst_reset_sync_inst/m_rst_sync1_reg_i_1/O
                         net (fo=6, routed)           0.488     2.746    core_inst/sys/eth_dma_1/rx_fifo/async_rst
    SLICE_X81Y202        FDPE                                         f  core_inst/sys/eth_dma_1/rx_fifo/s_rst_sync1_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     6.400 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         0.801     7.530    core_inst/sys/eth_dma_1/rx_fifo/CLK
    SLICE_X81Y202        FDPE                                         r  core_inst/sys/eth_dma_1/rx_fifo/s_rst_sync1_reg_reg/C
                         clock pessimism              0.093     7.623    
                         clock uncertainty           -0.035     7.588    
    SLICE_X81Y202        FDPE (Recov_EFF_SLICEM_C_PRE)
                                                     -0.082     7.506    core_inst/sys/eth_dma_1/rx_fifo/s_rst_sync1_reg_reg
  -------------------------------------------------------------------
                         required time                          7.506    
                         arrival time                          -2.746    
  -------------------------------------------------------------------
                         slack                                  4.760    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.593ns  (arrival time - required time)
  Source:                 sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_1/rx_fifo/s_rst_sync1_reg_reg/PRE
                            (removal check against rising-edge clock gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_1 rise@0.000ns - gt_rxusrclk2_1 rise@0.000ns)
  Data Path Delay:        0.650ns  (logic 0.113ns (17.385%)  route 0.537ns (82.615%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.650ns
    Source Clock Delay      (SCD):    0.529ns
    Clock Pessimism Removal (CPR):    0.069ns
  Clock Net Delay (Source):      0.411ns (routing 0.059ns, distribution 0.352ns)
  Clock Net Delay (Destination): 0.485ns (routing 0.075ns, distribution 0.410ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         0.411     0.529    sfp_2_rx_rst_reset_sync_inst/CLK
    SLICE_X79Y199        FDPE                                         r  sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y199        FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     0.578 f  sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[3]/Q
                         net (fo=31, routed)          0.307     0.885    sfp_2_rx_rst_reset_sync_inst/Q[0]
    SLICE_X82Y197        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.064     0.949 f  sfp_2_rx_rst_reset_sync_inst/m_rst_sync1_reg_i_1/O
                         net (fo=6, routed)           0.230     1.179    core_inst/sys/eth_dma_1/rx_fifo/async_rst
    SLICE_X81Y202        FDPE                                         f  core_inst/sys/eth_dma_1/rx_fifo/s_rst_sync1_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         0.485     0.650    core_inst/sys/eth_dma_1/rx_fifo/CLK
    SLICE_X81Y202        FDPE                                         r  core_inst/sys/eth_dma_1/rx_fifo/s_rst_sync1_reg_reg/C
                         clock pessimism             -0.069     0.581    
    SLICE_X81Y202        FDPE (Remov_EFF_SLICEM_C_PRE)
                                                      0.005     0.586    core_inst/sys/eth_dma_1/rx_fifo/s_rst_sync1_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.586    
                         arrival time                           1.179    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.689ns  (arrival time - required time)
  Source:                 sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_1/rx_fifo/s_rst_sync2_reg_reg/PRE
                            (removal check against rising-edge clock gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_1 rise@0.000ns - gt_rxusrclk2_1 rise@0.000ns)
  Data Path Delay:        0.869ns  (logic 0.113ns (13.003%)  route 0.756ns (86.997%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.769ns
    Source Clock Delay      (SCD):    0.529ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Net Delay (Source):      0.411ns (routing 0.059ns, distribution 0.352ns)
  Clock Net Delay (Destination): 0.604ns (routing 0.075ns, distribution 0.529ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         0.411     0.529    sfp_2_rx_rst_reset_sync_inst/CLK
    SLICE_X79Y199        FDPE                                         r  sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y199        FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     0.578 f  sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[3]/Q
                         net (fo=31, routed)          0.307     0.885    sfp_2_rx_rst_reset_sync_inst/Q[0]
    SLICE_X82Y197        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.064     0.949 f  sfp_2_rx_rst_reset_sync_inst/m_rst_sync1_reg_i_1/O
                         net (fo=6, routed)           0.449     1.398    core_inst/sys/eth_dma_1/rx_fifo/async_rst
    SLICE_X68Y203        FDPE                                         f  core_inst/sys/eth_dma_1/rx_fifo/s_rst_sync2_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         0.604     0.769    core_inst/sys/eth_dma_1/rx_fifo/CLK
    SLICE_X68Y203        FDPE                                         r  core_inst/sys/eth_dma_1/rx_fifo/s_rst_sync2_reg_reg/C
                         clock pessimism             -0.065     0.704    
    SLICE_X68Y203        FDPE (Remov_EFF_SLICEL_C_PRE)
                                                      0.005     0.709    core_inst/sys/eth_dma_1/rx_fifo/s_rst_sync2_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.709    
                         arrival time                           1.398    
  -------------------------------------------------------------------
                         slack                                  0.689    

Slack (MET) :             0.689ns  (arrival time - required time)
  Source:                 sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/sys/eth_dma_1/rx_fifo/s_rst_sync3_reg_reg/PRE
                            (removal check against rising-edge clock gt_rxusrclk2_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_rxusrclk2_1 rise@0.000ns - gt_rxusrclk2_1 rise@0.000ns)
  Data Path Delay:        0.869ns  (logic 0.113ns (13.003%)  route 0.756ns (86.997%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.769ns
    Source Clock Delay      (SCD):    0.529ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Net Delay (Source):      0.411ns (routing 0.059ns, distribution 0.352ns)
  Clock Net Delay (Destination): 0.604ns (routing 0.075ns, distribution 0.529ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         0.411     0.529    sfp_2_rx_rst_reset_sync_inst/CLK
    SLICE_X79Y199        FDPE                                         r  sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y199        FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     0.578 f  sfp_2_rx_rst_reset_sync_inst/sync_reg_reg[3]/Q
                         net (fo=31, routed)          0.307     0.885    sfp_2_rx_rst_reset_sync_inst/Q[0]
    SLICE_X82Y197        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.064     0.949 f  sfp_2_rx_rst_reset_sync_inst/m_rst_sync1_reg_i_1/O
                         net (fo=6, routed)           0.449     1.398    core_inst/sys/eth_dma_1/rx_fifo/async_rst
    SLICE_X68Y203        FDPE                                         f  core_inst/sys/eth_dma_1/rx_fifo/s_rst_sync3_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gt_rxusrclk2_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y13  GTHE3_CHANNEL                0.000     0.000 r  sfp_gth_inst/inst/gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    gt_rxclkout[1]
    BUFG_GT_X0Y87        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  genblk1[1].bufg_gt_rx_usrclk2_0_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=731, routed)         0.604     0.769    core_inst/sys/eth_dma_1/rx_fifo/CLK
    SLICE_X68Y203        FDPE                                         r  core_inst/sys/eth_dma_1/rx_fifo/s_rst_sync3_reg_reg/C
                         clock pessimism             -0.065     0.704    
    SLICE_X68Y203        FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                      0.005     0.709    core_inst/sys/eth_dma_1/rx_fifo/s_rst_sync3_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.709    
                         arrival time                           1.398    
  -------------------------------------------------------------------
                         slack                                  0.689    





