// Seed: 2030608791
module module_0 #(
    parameter id_5 = 32'd58
) (
    output supply0 id_0,
    output supply1 id_1,
    input uwire id_2,
    input wand id_3
);
  wire _id_5;
  assign id_0 = 'h0;
  reg [1 : id_5] id_6;
  assign id_6 = 1;
  wire id_7;
  for (id_8 = id_7; id_7; id_6 = -1'b0 == id_3 - id_3) begin : LABEL_0
    for (id_9 = 1; id_3; id_8 = 1 + id_9) begin : LABEL_1
      wire id_10;
    end
  end
  logic id_11;
  wire  id_12 = id_12 == 1;
endmodule
module module_1 (
    output wor   id_0,
    input  wand  id_1,
    output wand  id_2,
    output wire  id_3,
    output wand  id_4,
    input  tri0  id_5,
    input  uwire id_6,
    input  wor   id_7,
    input  wor   id_8,
    input  tri1  id_9,
    input  tri0  id_10,
    output tri   id_11,
    output wor   id_12,
    output wire  id_13
);
  assign id_3 = (id_7) / 1 - (id_7);
  nor primCall (id_12, id_8, id_5, id_6, id_1, id_10);
  module_0 modCall_1 (
      id_3,
      id_4,
      id_6,
      id_9
  );
  assign modCall_1.id_12 = 0;
endmodule
