#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
S_0x631c7c6847a0 .scope module, "ramDmaCiTestBench" "ramDmaCiTestBench" 2 2;
 .timescale -12 -12;
v0x631c7c6b2010_0 .var "ciN", 7 0;
v0x631c7c6b20f0_0 .var "clock", 0 0;
v0x631c7c6b2190_0 .var "reset", 0 0;
v0x631c7c6b2230_0 .var "start", 0 0;
v0x631c7c6b2300_0 .var "valueA", 31 0;
v0x631c7c6b23f0_0 .var "valueB", 31 0;
E_0x631c7c682830 .event negedge, v0x631c7c6b19f0_0;
S_0x631c7c684930 .scope module, "DUT" "ramDmaCi" 2 25, 3 27 0, S_0x631c7c6847a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "start";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "valueA";
    .port_info 4 /INPUT 32 "valueB";
    .port_info 5 /INPUT 8 "iseId";
    .port_info 6 /OUTPUT 32 "result";
    .port_info 7 /OUTPUT 1 "done";
P_0x631c7c675890 .param/l "customInstructionId" 0 3 27, C4<00001101>;
L_0x631c7c67ab60 .functor AND 1, L_0x631c7c6b2650, L_0x631c7c6b27e0, C4<1>, C4<1>;
L_0x631c7c67b2c0 .functor OR 1, L_0x631c7c67ab60, v0x631c7c6b1870_0, C4<0>, C4<0>;
L_0x7ea40c088018 .functor BUFT 1, C4<00001101>, C4<0>, C4<0>, C4<0>;
v0x631c7c6b1100_0 .net/2u *"_ivl_0", 7 0, L_0x7ea40c088018;  1 drivers
v0x631c7c6b1200_0 .net *"_ivl_12", 0 0, L_0x631c7c67ab60;  1 drivers
L_0x7ea40c0880a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x631c7c6b12e0_0 .net/2u *"_ivl_16", 31 0, L_0x7ea40c0880a8;  1 drivers
v0x631c7c6b13a0_0 .net *"_ivl_2", 0 0, L_0x631c7c6b24e0;  1 drivers
L_0x7ea40c088060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x631c7c6b1460_0 .net/2u *"_ivl_4", 0 0, L_0x7ea40c088060;  1 drivers
v0x631c7c6b1540_0 .net "addressCPU", 8 0, L_0x631c7c6b2920;  1 drivers
v0x631c7c6b1600_0 .net "clock", 0 0, v0x631c7c6b20f0_0;  1 drivers
v0x631c7c6b16a0_0 .net "dataOutCPU", 31 0, v0x631c7c6757f0_0;  1 drivers
v0x631c7c6b1740_0 .net "done", 0 0, L_0x631c7c67b2c0;  1 drivers
v0x631c7c6b1870_0 .var "finish_next_cc", 0 0;
v0x631c7c6b1910_0 .net "iseId", 7 0, v0x631c7c6b2010_0;  1 drivers
v0x631c7c6b19f0_0 .net "reset", 0 0, v0x631c7c6b2190_0;  1 drivers
v0x631c7c6b1ab0_0 .net "result", 31 0, L_0x631c7c6c2af0;  1 drivers
v0x631c7c6b1b90_0 .net "s_isMyIse", 0 0, L_0x631c7c6b2650;  1 drivers
v0x631c7c6b1c50_0 .net "start", 0 0, v0x631c7c6b2230_0;  1 drivers
v0x631c7c6b1d10_0 .net "valueA", 31 0, v0x631c7c6b2300_0;  1 drivers
v0x631c7c6b1df0_0 .net "valueB", 31 0, v0x631c7c6b23f0_0;  1 drivers
v0x631c7c6b1eb0_0 .net "writeEnableCPU", 0 0, L_0x631c7c6b27e0;  1 drivers
L_0x631c7c6b24e0 .cmp/eq 8, v0x631c7c6b2010_0, L_0x7ea40c088018;
L_0x631c7c6b2650 .functor MUXZ 1, L_0x7ea40c088060, v0x631c7c6b2230_0, L_0x631c7c6b24e0, C4<>;
L_0x631c7c6b27e0 .part v0x631c7c6b2300_0, 9, 1;
L_0x631c7c6b2920 .part v0x631c7c6b2300_0, 0, 9;
L_0x631c7c6c2af0 .functor MUXZ 32, L_0x7ea40c0880a8, v0x631c7c6757f0_0, v0x631c7c6b1870_0, C4<>;
S_0x631c7c68a0a0 .scope module, "ram" "dualPortSSRAM" 3 42, 3 2 0, S_0x631c7c684930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clockA";
    .port_info 1 /INPUT 1 "clockB";
    .port_info 2 /INPUT 1 "writeEnableA";
    .port_info 3 /INPUT 1 "writeEnableB";
    .port_info 4 /INPUT 9 "addressA";
    .port_info 5 /INPUT 9 "addressB";
    .port_info 6 /INPUT 32 "dataInA";
    .port_info 7 /INPUT 32 "dataInB";
    .port_info 8 /OUTPUT 32 "dataOutA";
    .port_info 9 /OUTPUT 32 "dataOutB";
P_0x631c7c675c90 .param/l "bitwidth" 0 3 2, C4<0000000000100000>;
P_0x631c7c675cd0 .param/l "nrOfEntries" 0 3 3, C4<0000001000000000>;
v0x631c7c67ad00_0 .net "addressA", 8 0, L_0x631c7c6b2920;  alias, 1 drivers
o0x7ea40c0d1048 .functor BUFZ 9, C4<zzzzzzzzz>; HiZ drive
v0x631c7c67b460_0 .net "addressB", 8 0, o0x7ea40c0d1048;  0 drivers
v0x631c7c67b8c0_0 .net "clockA", 0 0, v0x631c7c6b20f0_0;  alias, 1 drivers
o0x7ea40c0d10a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x631c7c67c020_0 .net "clockB", 0 0, o0x7ea40c0d10a8;  0 drivers
v0x631c7c67c480_0 .net "dataInA", 31 0, v0x631c7c6b23f0_0;  alias, 1 drivers
o0x7ea40c0d1108 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x631c7c67c680_0 .net "dataInB", 31 0, o0x7ea40c0d1108;  0 drivers
v0x631c7c6757f0_0 .var "dataOutA", 31 0;
v0x631c7c6b0bb0_0 .var "dataOutB", 31 0;
v0x631c7c6b0c90 .array "memoryContent", 0 511, 31 0;
v0x631c7c6b0de0_0 .net "writeEnableA", 0 0, L_0x631c7c6b27e0;  alias, 1 drivers
o0x7ea40c0d11c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x631c7c6b0ea0_0 .net "writeEnableB", 0 0, o0x7ea40c0d11c8;  0 drivers
E_0x631c7c682f80 .event posedge, v0x631c7c67c020_0;
E_0x631c7c648c80 .event posedge, v0x631c7c67b8c0_0;
    .scope S_0x631c7c68a0a0;
T_0 ;
    %wait E_0x631c7c648c80;
    %load/vec4 v0x631c7c6b0de0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v0x631c7c67c480_0;
    %load/vec4 v0x631c7c67ad00_0;
    %pad/u 11;
    %ix/vec4 4;
    %store/vec4a v0x631c7c6b0c90, 4, 0;
T_0.0 ;
    %load/vec4 v0x631c7c67ad00_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x631c7c6b0c90, 4;
    %store/vec4 v0x631c7c6757f0_0, 0, 32;
    %jmp T_0;
    .thread T_0;
    .scope S_0x631c7c68a0a0;
T_1 ;
    %wait E_0x631c7c682f80;
    %load/vec4 v0x631c7c6b0ea0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0x631c7c67c680_0;
    %load/vec4 v0x631c7c67b460_0;
    %pad/u 11;
    %ix/vec4 4;
    %store/vec4a v0x631c7c6b0c90, 4, 0;
T_1.0 ;
    %load/vec4 v0x631c7c67b460_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x631c7c6b0c90, 4;
    %store/vec4 v0x631c7c6b0bb0_0, 0, 32;
    %jmp T_1;
    .thread T_1;
    .scope S_0x631c7c684930;
T_2 ;
    %wait E_0x631c7c648c80;
    %load/vec4 v0x631c7c6b1b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x631c7c6b1eb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x631c7c6b1870_0, 0;
T_2.2 ;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x631c7c6b1870_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x631c7c6847a0;
T_3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x631c7c6b2190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x631c7c6b20f0_0, 0, 1;
    %pushi/vec4 4, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 5, 0;
    %load/vec4 v0x631c7c6b20f0_0;
    %inv;
    %store/vec4 v0x631c7c6b20f0_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x631c7c6b2190_0, 0, 1;
T_3.2 ;
    %delay 5, 0;
    %load/vec4 v0x631c7c6b20f0_0;
    %inv;
    %store/vec4 v0x631c7c6b20f0_0, 0, 1;
    %jmp T_3.2;
    %end;
    .thread T_3;
    .scope S_0x631c7c6847a0;
T_4 ;
    %vpi_call 2 35 "$dumpfile", "fifoSignals.vcd" {0 0 0};
    %vpi_call 2 36 "$dumpvars", 32'sb00000000000000000000000000000001, S_0x631c7c684930 {0 0 0};
    %vpi_call 2 37 "$dumpvars", 32'sb00000000000000000000000000000001, &A<v0x631c7c6b0c90, 0>, &A<v0x631c7c6b0c90, 1>, &A<v0x631c7c6b0c90, 2>, &A<v0x631c7c6b0c90, 3> {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x631c7c6847a0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x631c7c6b2230_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x631c7c6b2300_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x631c7c6b23f0_0, 0;
    %wait E_0x631c7c682830;
    %pushi/vec4 2, 0, 32;
T_5.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.1, 5;
    %jmp/1 T_5.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x631c7c648c80;
    %jmp T_5.0;
T_5.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x631c7c6b2230_0, 0;
    %pushi/vec4 512, 0, 32;
    %assign/vec4 v0x631c7c6b2300_0, 0;
    %pushi/vec4 254, 0, 32;
    %assign/vec4 v0x631c7c6b23f0_0, 0;
    %pushi/vec4 13, 0, 8;
    %assign/vec4 v0x631c7c6b2010_0, 0;
    %wait E_0x631c7c648c80;
    %pushi/vec4 513, 0, 32;
    %assign/vec4 v0x631c7c6b2300_0, 0;
    %pushi/vec4 23, 0, 32;
    %assign/vec4 v0x631c7c6b23f0_0, 0;
    %pushi/vec4 13, 0, 8;
    %assign/vec4 v0x631c7c6b2010_0, 0;
    %wait E_0x631c7c648c80;
    %pushi/vec4 514, 0, 32;
    %assign/vec4 v0x631c7c6b2300_0, 0;
    %pushi/vec4 24, 0, 32;
    %assign/vec4 v0x631c7c6b23f0_0, 0;
    %pushi/vec4 13, 0, 8;
    %assign/vec4 v0x631c7c6b2010_0, 0;
    %wait E_0x631c7c648c80;
    %pushi/vec4 515, 0, 32;
    %assign/vec4 v0x631c7c6b2300_0, 0;
    %pushi/vec4 25, 0, 32;
    %assign/vec4 v0x631c7c6b23f0_0, 0;
    %pushi/vec4 13, 0, 8;
    %assign/vec4 v0x631c7c6b2010_0, 0;
    %wait E_0x631c7c648c80;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x631c7c6b2230_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v0x631c7c6b2300_0, 0;
    %pushi/vec4 34, 0, 32;
    %assign/vec4 v0x631c7c6b23f0_0, 0;
    %pushi/vec4 13, 0, 8;
    %assign/vec4 v0x631c7c6b2010_0, 0;
    %wait E_0x631c7c648c80;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x631c7c6b2230_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x631c7c6b2010_0, 0;
    %wait E_0x631c7c648c80;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x631c7c6b2230_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x631c7c6b2300_0, 0;
    %pushi/vec4 35, 0, 32;
    %assign/vec4 v0x631c7c6b23f0_0, 0;
    %pushi/vec4 13, 0, 8;
    %assign/vec4 v0x631c7c6b2010_0, 0;
    %wait E_0x631c7c648c80;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x631c7c6b2230_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x631c7c6b2010_0, 0;
    %wait E_0x631c7c648c80;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x631c7c6b2230_0, 0;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v0x631c7c6b2300_0, 0;
    %pushi/vec4 36, 0, 32;
    %assign/vec4 v0x631c7c6b23f0_0, 0;
    %pushi/vec4 13, 0, 8;
    %assign/vec4 v0x631c7c6b2010_0, 0;
    %wait E_0x631c7c648c80;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x631c7c6b2230_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x631c7c6b2010_0, 0;
    %wait E_0x631c7c648c80;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x631c7c6b2230_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x631c7c6b2300_0, 0;
    %pushi/vec4 36, 0, 32;
    %assign/vec4 v0x631c7c6b23f0_0, 0;
    %pushi/vec4 13, 0, 8;
    %assign/vec4 v0x631c7c6b2010_0, 0;
    %wait E_0x631c7c648c80;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x631c7c6b2230_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x631c7c6b2010_0, 0;
    %wait E_0x631c7c648c80;
    %pushi/vec4 2, 0, 32;
T_5.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.3, 5;
    %jmp/1 T_5.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x631c7c648c80;
    %jmp T_5.2;
T_5.3 ;
    %pop/vec4 1;
    %vpi_call 2 108 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_ramDmaCi.v";
    "ramDmaCi.v";
