{ "" "" "" "Verilog HDL assignment warning at timer.sv(61): truncated value with size 8 to match size of target (3)" {  } {  } 0 10230 "" 0 0 "Quartus II" 0 -1 0 ""}
{ "" "" "" "*" {  } {  } 0 10230 "" 0 0 "Quartus II" 0 -1 0 ""}
