toc = [ {
  "chapterTitle" : "",
  "dirName" : "",
  "items" : [ {
    "chapterTitle" : "",
    "pageTitle" : "",
    "pageMeta" : { },
    "dirName" : "",
    "fileName" : "index",
    "fileExtension" : "",
    "viewOnRelativePath" : null,
    "pageSectionIdTitles" : [ ]
  } ]
}, {
  "chapterTitle" : "Introduction",
  "dirName" : "introduction",
  "items" : [ {
    "chapterTitle" : "Introduction",
    "pageTitle" : "1.1 Why Hardcaml",
    "pageMeta" : {
      "parent" : [ "introduction.mdx" ],
      "title" : [ "1.1 Why Hardcaml" ],
      "uuid" : [ "8482bb88-5175-3da2-e519-f3c06f649be2" ]
    },
    "dirName" : "introduction",
    "fileName" : "why",
    "fileExtension" : "md",
    "viewOnRelativePath" : null,
    "pageSectionIdTitles" : [ {
      "title" : "Ways to Design Hardware",
      "id" : "ways-to-design-hardware",
      "customAnchorId" : "ways-to-design-hardware"
    }, {
      "title" : "Why use Hardcaml?",
      "id" : "why-use-hardcaml",
      "customAnchorId" : "why-use-hardcaml"
    } ]
  }, {
    "chapterTitle" : "Introduction",
    "pageTitle" : "1.2 Installing the Opensource Release",
    "pageMeta" : {
      "parent" : [ "./introduction.mdx" ],
      "title" : [ "1.2 Installing the Opensource Release" ],
      "uuid" : [ "5fc4ecaa-0279-37a4-f22d-73277649e821" ]
    },
    "dirName" : "introduction",
    "fileName" : "installing_with_opam",
    "fileExtension" : "md",
    "viewOnRelativePath" : null,
    "pageSectionIdTitles" : [ {
      "title" : "Basic Usage",
      "id" : "basic-usage",
      "customAnchorId" : "basic-usage"
    }, {
      "title" : "Dune",
      "id" : "dune",
      "customAnchorId" : "dune"
    } ]
  }, {
    "chapterTitle" : "Introduction",
    "pageTitle" : "1.3 Quick Overview",
    "pageMeta" : {
      "parent" : [ "./introduction.mdx" ],
      "title" : [ "1.3 Quick Overview" ],
      "uuid" : [ "4f2a36a2-7df0-37d4-7695-81a1e2f6ed7a" ]
    },
    "dirName" : "introduction",
    "fileName" : "quick_overview",
    "fileExtension" : "md",
    "viewOnRelativePath" : null,
    "pageSectionIdTitles" : [ {
      "title" : "Library Overview",
      "id" : "library-overview",
      "customAnchorId" : "library-overview"
    }, {
      "title" : "Getting Working Hardware",
      "id" : "getting-working-hardware",
      "customAnchorId" : "getting-working-hardware"
    } ]
  } ]
}, {
  "chapterTitle" : "Designing Circuits",
  "dirName" : "designing-circuits",
  "items" : [ {
    "chapterTitle" : "Designing Circuits",
    "pageTitle" : "2.1 Combinational Logic",
    "pageMeta" : {
      "parent" : [ "designing_circuits.mdx" ],
      "title" : [ "2.1 Combinational Logic" ],
      "uuid" : [ "c7e1f2e0-5606-347e-65e3-382d91c00c2f" ]
    },
    "dirName" : "designing-circuits",
    "fileName" : "combinational_logic",
    "fileExtension" : "md",
    "viewOnRelativePath" : null,
    "pageSectionIdTitles" : [ {
      "title" : "Vectors and Widths",
      "id" : "vectors-and-widths",
      "customAnchorId" : "vectors-and-widths"
    }, {
      "title" : "Binary Constants and Converting to OCaml Ints",
      "id" : "binary-constants-and-converting-to-ocaml-ints",
      "customAnchorId" : "binary-constants-and-converting-to-ocaml-ints"
    }, {
      "title" : "Richer Constants",
      "id" : "richer-constants",
      "customAnchorId" : "richer-constants"
    }, {
      "title" : "Operators, Widths, and Their Names",
      "id" : "operators-widths-and-their-names",
      "customAnchorId" : "operators-widths-and-their-names"
    }, {
      "title" : "API Tour",
      "id" : "api-tour",
      "customAnchorId" : "api-tour"
    }, {
      "title" : "Integer Arguments",
      "id" : "integer-arguments",
      "customAnchorId" : "integer-arguments"
    }, {
      "title" : "Richer Operations on Vectors",
      "id" : "richer-operations-on-vectors",
      "customAnchorId" : "richer-operations-on-vectors"
    } ]
  }, {
    "chapterTitle" : "Designing Circuits",
    "pageTitle" : "2.1.1 ROM",
    "pageMeta" : {
      "parent" : [ "combinational_logic.mdx" ],
      "title" : [ "2.1.1 ROM" ],
      "uuid" : [ "1314caa7-4615-3549-13c8-6b1397c65c93" ]
    },
    "dirName" : "designing-circuits",
    "fileName" : "rom",
    "fileExtension" : "md",
    "viewOnRelativePath" : null,
    "pageSectionIdTitles" : [ {
      "title" : "Rom",
      "id" : "rom",
      "customAnchorId" : "rom"
    } ]
  }, {
    "chapterTitle" : "Designing Circuits",
    "pageTitle" : "2.1.2 Mux4",
    "pageMeta" : {
      "parent" : [ "combinational_logic.mdx" ],
      "title" : [ "2.1.2 Mux4" ],
      "uuid" : [ "c8aa673f-615d-3ba3-2bf5-b10deabfd403" ]
    },
    "dirName" : "designing-circuits",
    "fileName" : "mux4",
    "fileExtension" : "md",
    "viewOnRelativePath" : null,
    "pageSectionIdTitles" : [ {
      "title" : "Mux 4 to 1",
      "id" : "mux-4-to-1",
      "customAnchorId" : "mux-4-to-1"
    } ]
  }, {
    "chapterTitle" : "Designing Circuits",
    "pageTitle" : "2.1.3 Priority Encoder",
    "pageMeta" : {
      "parent" : [ "combinational_logic.mdx" ],
      "title" : [ "2.1.3 Priority Encoder" ],
      "uuid" : [ "765a2517-4523-3fe6-662f-1db88cd67471" ]
    },
    "dirName" : "designing-circuits",
    "fileName" : "priority_encoder",
    "fileExtension" : "md",
    "viewOnRelativePath" : null,
    "pageSectionIdTitles" : [ {
      "title" : "Priority Encoder",
      "id" : "priority-encoder",
      "customAnchorId" : "priority-encoder"
    } ]
  }, {
    "chapterTitle" : "Designing Circuits",
    "pageTitle" : "2.1.4 Parity",
    "pageMeta" : {
      "parent" : [ "combinational_logic.mdx" ],
      "title" : [ "2.1.4 Parity" ],
      "uuid" : [ "d2540449-6e8a-38f5-118e-2abbcf209f9f" ]
    },
    "dirName" : "designing-circuits",
    "fileName" : "parity",
    "fileExtension" : "md",
    "viewOnRelativePath" : null,
    "pageSectionIdTitles" : [ {
      "title" : "Parity",
      "id" : "parity",
      "customAnchorId" : "parity"
    } ]
  }, {
    "chapterTitle" : "Designing Circuits",
    "pageTitle" : "2.1.5 ALU",
    "pageMeta" : {
      "parent" : [ "combinational_logic.mdx" ],
      "title" : [ "2.1.5 ALU" ],
      "uuid" : [ "918f1070-0018-3261-d4d6-2bfa014130af" ]
    },
    "dirName" : "designing-circuits",
    "fileName" : "alu",
    "fileExtension" : "md",
    "viewOnRelativePath" : null,
    "pageSectionIdTitles" : [ {
      "title" : "A Simple 8-bit ALU",
      "id" : "a-simple-8-bit-alu",
      "customAnchorId" : "a-simple-8-bit-alu"
    } ]
  }, {
    "chapterTitle" : "Designing Circuits",
    "pageTitle" : "2.2 Sequential Logic",
    "pageMeta" : {
      "parent" : [ "designing_circuits.mdx" ],
      "title" : [ "2.2 Sequential Logic" ],
      "uuid" : [ "a7b1145b-f22e-343d-f4df-c564df972017" ]
    },
    "dirName" : "designing-circuits",
    "fileName" : "sequential_logic",
    "fileExtension" : "md",
    "viewOnRelativePath" : null,
    "pageSectionIdTitles" : [ {
      "title" : "Reg_spec",
      "id" : "reg_spec",
      "customAnchorId" : "reg_spec"
    }, {
      "title" : "Registers, Pipelines",
      "id" : "registers-pipelines",
      "customAnchorId" : "registers-pipelines"
    }, {
      "title" : "Registers with Feedback",
      "id" : "registers-with-feedback",
      "customAnchorId" : "registers-with-feedback"
    }, {
      "title" : "Wires",
      "id" : "wires",
      "customAnchorId" : "wires"
    }, {
      "title" : "State Machines",
      "id" : "state-machines",
      "customAnchorId" : "state-machines"
    }, {
      "title" : "Memories",
      "id" : "memories",
      "customAnchorId" : "memories"
    } ]
  }, {
    "chapterTitle" : "Designing Circuits",
    "pageTitle" : "2.2.1 JK Flip Flop",
    "pageMeta" : {
      "parent" : [ "sequential_logic.mdx" ],
      "title" : [ "2.2.1 JK Flip Flop" ],
      "uuid" : [ "9ec701d4-e716-3da1-06aa-d86a11bd163c" ]
    },
    "dirName" : "designing-circuits",
    "fileName" : "jk_flip_flop",
    "fileExtension" : "md",
    "viewOnRelativePath" : null,
    "pageSectionIdTitles" : [ {
      "title" : "JK Flip Flop",
      "id" : "jk-flip-flop",
      "customAnchorId" : "jk-flip-flop"
    } ]
  }, {
    "chapterTitle" : "Designing Circuits",
    "pageTitle" : "2.2.2 T Flip Flop",
    "pageMeta" : {
      "parent" : [ "sequential_logic.mdx" ],
      "title" : [ "2.2.2 T Flip Flop" ],
      "uuid" : [ "50028be6-12e9-3c32-c0a3-0030dab394af" ]
    },
    "dirName" : "designing-circuits",
    "fileName" : "t_flip_flop",
    "fileExtension" : "md",
    "viewOnRelativePath" : null,
    "pageSectionIdTitles" : [ {
      "title" : "T Flip Flop",
      "id" : "t-flip-flop",
      "customAnchorId" : "t-flip-flop"
    } ]
  }, {
    "chapterTitle" : "Designing Circuits",
    "pageTitle" : "2.2.3 D Flip Flop",
    "pageMeta" : {
      "parent" : [ "sequential_logic.mdx" ],
      "title" : [ "2.2.3 D Flip Flop" ],
      "uuid" : [ "095dc8fe-6457-3165-c533-28ae8dbaf764" ]
    },
    "dirName" : "designing-circuits",
    "fileName" : "d_flip_flop",
    "fileExtension" : "md",
    "viewOnRelativePath" : null,
    "pageSectionIdTitles" : [ {
      "title" : "D Flip Flop",
      "id" : "d-flip-flop",
      "customAnchorId" : "d-flip-flop"
    } ]
  }, {
    "chapterTitle" : "Designing Circuits",
    "pageTitle" : "2.2.4 Ring Counter",
    "pageMeta" : {
      "parent" : [ "sequential_logic.mdx" ],
      "title" : [ "2.2.4 Ring Counter" ],
      "uuid" : [ "ffc7545c-613b-3811-fed2-6e8995deac66" ]
    },
    "dirName" : "designing-circuits",
    "fileName" : "ring_counter",
    "fileExtension" : "md",
    "viewOnRelativePath" : null,
    "pageSectionIdTitles" : [ {
      "title" : "Ring Counter",
      "id" : "ring-counter",
      "customAnchorId" : "ring-counter"
    } ]
  }, {
    "chapterTitle" : "Designing Circuits",
    "pageTitle" : "2.2.5 Mobius Counter",
    "pageMeta" : {
      "parent" : [ "sequential_logic.mdx" ],
      "title" : [ "2.2.5 Mobius Counter" ],
      "uuid" : [ "d1a19840-1b9d-3a48-04ea-78581500c658" ]
    },
    "dirName" : "designing-circuits",
    "fileName" : "mobius_counter",
    "fileExtension" : "md",
    "viewOnRelativePath" : null,
    "pageSectionIdTitles" : [ {
      "title" : "Mobius Counter",
      "id" : "mobius-counter",
      "customAnchorId" : "mobius-counter"
    } ]
  }, {
    "chapterTitle" : "Designing Circuits",
    "pageTitle" : "2.2.6 Modulo N Counter",
    "pageMeta" : {
      "parent" : [ "sequential_logic.mdx" ],
      "title" : [ "2.2.6 Modulo N Counter" ],
      "uuid" : [ "3356eed6-1cb0-3bb1-f6e5-d1f462605ac9" ]
    },
    "dirName" : "designing-circuits",
    "fileName" : "modulo_n_counter",
    "fileExtension" : "md",
    "viewOnRelativePath" : null,
    "pageSectionIdTitles" : [ {
      "title" : "Modulo N Counter",
      "id" : "modulo-n-counter",
      "customAnchorId" : "modulo-n-counter"
    } ]
  }, {
    "chapterTitle" : "Designing Circuits",
    "pageTitle" : "2.2.7 Gray Counter",
    "pageMeta" : {
      "parent" : [ "sequential_logic.mdx" ],
      "title" : [ "2.2.7 Gray Counter" ],
      "uuid" : [ "26e3d25f-3f3a-3cdc-bb0d-a4c300a0b5d4" ]
    },
    "dirName" : "designing-circuits",
    "fileName" : "gray_counter",
    "fileExtension" : "md",
    "viewOnRelativePath" : null,
    "pageSectionIdTitles" : [ {
      "title" : "Gray Counter",
      "id" : "gray-counter",
      "customAnchorId" : "gray-counter"
    } ]
  }, {
    "chapterTitle" : "Designing Circuits",
    "pageTitle" : "2.2.8 Bidirectional Shift Register",
    "pageMeta" : {
      "parent" : [ "sequential_logic.mdx" ],
      "title" : [ "2.2.8 Bidirectional Shift Register" ],
      "uuid" : [ "8ea9e441-f98b-3e2a-ed3e-c8b3f9e6d07c" ]
    },
    "dirName" : "designing-circuits",
    "fileName" : "bidirectional_shift_reg",
    "fileExtension" : "md",
    "viewOnRelativePath" : null,
    "pageSectionIdTitles" : [ {
      "title" : "Bidirectional Shift Register",
      "id" : "bidirectional-shift-register",
      "customAnchorId" : "bidirectional-shift-register"
    } ]
  }, {
    "chapterTitle" : "Designing Circuits",
    "pageTitle" : "2.2.9 Single Port RAM",
    "pageMeta" : {
      "parent" : [ "sequential_logic.mdx" ],
      "title" : [ "2.2.9 Single Port RAM" ],
      "uuid" : [ "b6122f4f-c9e4-3a44-0820-71e365fe12a9" ]
    },
    "dirName" : "designing-circuits",
    "fileName" : "single_port_ram",
    "fileExtension" : "md",
    "viewOnRelativePath" : null,
    "pageSectionIdTitles" : [ {
      "title" : "Single Port RAM",
      "id" : "single-port-ram",
      "customAnchorId" : "single-port-ram"
    } ]
  }, {
    "chapterTitle" : "Designing Circuits",
    "pageTitle" : "2.2.10 Synchronous FIFO",
    "pageMeta" : {
      "parent" : [ "sequential_logic.mdx" ],
      "title" : [ "2.2.10 Synchronous FIFO" ],
      "uuid" : [ "34b3ffff-d244-3b60-7a99-3cfb1e70a769" ]
    },
    "dirName" : "designing-circuits",
    "fileName" : "sync_fifo",
    "fileExtension" : "md",
    "viewOnRelativePath" : null,
    "pageSectionIdTitles" : [ {
      "title" : "Synchronous FIFO",
      "id" : "synchronous-fifo",
      "customAnchorId" : "synchronous-fifo"
    } ]
  }, {
    "chapterTitle" : "Designing Circuits",
    "pageTitle" : "2.3 Circuits",
    "pageMeta" : {
      "parent" : [ "designing_circuits.mdx" ],
      "title" : [ "2.3 Circuits" ],
      "uuid" : [ "dc9bad60-93b1-3e00-aed8-139dbc2da9cd" ]
    },
    "dirName" : "designing-circuits",
    "fileName" : "circuits",
    "fileExtension" : "md",
    "viewOnRelativePath" : null,
    "pageSectionIdTitles" : [ {
      "title" : "Creating a Circuit",
      "id" : "creating-a-circuit",
      "customAnchorId" : "creating-a-circuit"
    } ]
  }, {
    "chapterTitle" : "Designing Circuits",
    "pageTitle" : "2.4 RTL Generation",
    "pageMeta" : {
      "parent" : [ "designing_circuits.mdx" ],
      "title" : [ "2.4 RTL Generation" ],
      "uuid" : [ "95751f4c-28dc-38d4-445e-c07c27e160bd" ]
    },
    "dirName" : "designing-circuits",
    "fileName" : "rtl_generation",
    "fileExtension" : "md",
    "viewOnRelativePath" : null,
    "pageSectionIdTitles" : [ {
      "title" : "Instantiations",
      "id" : "instantiations",
      "customAnchorId" : "instantiations"
    }, {
      "title" : "Printing Circuits",
      "id" : "printing-circuits",
      "customAnchorId" : "printing-circuits"
    }, {
      "title" : "Low Level Control",
      "id" : "low-level-control",
      "customAnchorId" : "low-level-control"
    } ]
  } ]
}, {
  "chapterTitle" : "Simulating Circuits",
  "dirName" : "simulating-circuits",
  "items" : [ {
    "chapterTitle" : "Simulating Circuits",
    "pageTitle" : "3.1 Simulating with Cyclesim",
    "pageMeta" : {
      "parent" : [ "simulating_circuits.mdx" ],
      "title" : [ "3.1 Simulating with Cyclesim" ],
      "uuid" : [ "70fe5fd2-1da7-36c5-a0af-2a50d1b08f42" ]
    },
    "dirName" : "simulating-circuits",
    "fileName" : "simulation",
    "fileExtension" : "md",
    "viewOnRelativePath" : null,
    "pageSectionIdTitles" : [ {
      "title" : "Working with Simulators",
      "id" : "working-with-simulators",
      "customAnchorId" : "working-with-simulators"
    }, {
      "title" : "Limitations",
      "id" : "limitations",
      "customAnchorId" : "limitations"
    } ]
  }, {
    "chapterTitle" : "Simulating Circuits",
    "pageTitle" : "3.2 Waveforms",
    "pageMeta" : {
      "parent" : [ "simulating_circuits.mdx" ],
      "title" : [ "3.2 Waveforms" ],
      "uuid" : [ "37d1dde1-693e-36a9-1a6a-09548678c014" ]
    },
    "dirName" : "simulating-circuits",
    "fileName" : "waveforms",
    "fileExtension" : "md",
    "viewOnRelativePath" : null,
    "pageSectionIdTitles" : [ {
      "title" : "Hardcaml Waveterm",
      "id" : "hardcaml-waveterm",
      "customAnchorId" : "hardcaml-waveterm"
    }, {
      "title" : "Generating VCDs",
      "id" : "generating-vcds",
      "customAnchorId" : "generating-vcds"
    } ]
  }, {
    "chapterTitle" : "Simulating Circuits",
    "pageTitle" : "3.3 Interactive Viewer",
    "pageMeta" : {
      "parent" : [ "simulating_circuits.mdx" ],
      "title" : [ "3.3 Interactive Viewer" ],
      "uuid" : [ "1f38c61f-c790-3c87-737e-c7f38b3fd27f" ]
    },
    "dirName" : "simulating-circuits",
    "fileName" : "waveterm_interactive_viewer",
    "fileExtension" : "md",
    "viewOnRelativePath" : null,
    "pageSectionIdTitles" : [ {
      "title" : "Building a Simulation Application",
      "id" : "building-a-simulation-application",
      "customAnchorId" : "building-a-simulation-application"
    }, {
      "title" : "Using the Waveform Viewer",
      "id" : "using-the-waveform-viewer",
      "customAnchorId" : "using-the-waveform-viewer"
    }, {
      "title" : "Interactive Waveforms from Expect Tests",
      "id" : "interactive-waveforms-from-expect-tests",
      "customAnchorId" : "interactive-waveforms-from-expect-tests"
    } ]
  } ]
}, {
  "chapterTitle" : "More On Circuit Design",
  "dirName" : "more-on-circuit-design",
  "items" : [ {
    "chapterTitle" : "More On Circuit Design",
    "pageTitle" : "4.1 Naming",
    "pageMeta" : {
      "parent" : [ "more_design.mdx" ],
      "title" : [ "4.1 Naming" ],
      "uuid" : [ "c43f95bd-310f-32a6-19c6-3158c4441f9e" ]
    },
    "dirName" : "more-on-circuit-design",
    "fileName" : "naming",
    "fileExtension" : "md",
    "viewOnRelativePath" : null,
    "pageSectionIdTitles" : [ {
      "title" : "Naming Signals",
      "id" : "naming-signals",
      "customAnchorId" : "naming-signals"
    } ]
  }, {
    "chapterTitle" : "More On Circuit Design",
    "pageTitle" : "4.2 Always DSL",
    "pageMeta" : {
      "parent" : [ "more_design.mdx" ],
      "title" : [ "4.2 Always DSL" ],
      "uuid" : [ "77a88612-8b18-3290-41a2-84f75434e824" ]
    },
    "dirName" : "more-on-circuit-design",
    "fileName" : "always",
    "fileExtension" : "md",
    "viewOnRelativePath" : null,
    "pageSectionIdTitles" : [ {
      "title" : "The Always DSL",
      "id" : "the-always-dsl",
      "customAnchorId" : "the-always-dsl"
    } ]
  }, {
    "chapterTitle" : "More On Circuit Design",
    "pageTitle" : "4.2.1 BCD Conversion",
    "pageMeta" : {
      "parent" : [ "always.mdx" ],
      "title" : [ "4.2.1 BCD Conversion" ],
      "uuid" : [ "19f5e4b4-0c6a-3ef8-69f6-9f84cea5ca55" ]
    },
    "dirName" : "more-on-circuit-design",
    "fileName" : "binary_coded_decimal",
    "fileExtension" : "md",
    "viewOnRelativePath" : null,
    "pageSectionIdTitles" : [ {
      "title" : "Converting to Binary",
      "id" : "converting-to-binary",
      "customAnchorId" : "converting-to-binary"
    }, {
      "title" : "Implementing in Hardware",
      "id" : "implementing-in-hardware",
      "customAnchorId" : "implementing-in-hardware"
    }, {
      "title" : "Testbench",
      "id" : "testbench",
      "customAnchorId" : "testbench"
    }, {
      "title" : "Tests",
      "id" : "tests",
      "customAnchorId" : "tests"
    } ]
  }, {
    "chapterTitle" : "More On Circuit Design",
    "pageTitle" : "4.2.2 Cylon Eye",
    "pageMeta" : {
      "parent" : [ "always.mdx" ],
      "title" : [ "4.2.2 Cylon Eye" ],
      "uuid" : [ "e4a336f2-0962-3b32-0066-8b93b3e7dd70" ]
    },
    "dirName" : "more-on-circuit-design",
    "fileName" : "cylon_eye",
    "fileExtension" : "md",
    "viewOnRelativePath" : null,
    "pageSectionIdTitles" : [ {
      "title" : "Implementation",
      "id" : "implementation",
      "customAnchorId" : "implementation"
    }, {
      "title" : "Testing",
      "id" : "testing",
      "customAnchorId" : "testing"
    }, {
      "title" : "Real World Considerations",
      "id" : "real-world-considerations",
      "customAnchorId" : "real-world-considerations"
    } ]
  }, {
    "chapterTitle" : "More On Circuit Design",
    "pageTitle" : "4.3 Designing State Machines",
    "pageMeta" : {
      "parent" : [ "more_design.mdx" ],
      "title" : [ "4.3 Designing State Machines" ],
      "uuid" : [ "16db66d0-f5cb-3457-82c3-07088c26797c" ]
    },
    "dirName" : "more-on-circuit-design",
    "fileName" : "state_machine_always_api",
    "fileExtension" : "md",
    "viewOnRelativePath" : null,
    "pageSectionIdTitles" : [ {
      "title" : "Writing State Machines",
      "id" : "writing-state-machines",
      "customAnchorId" : "writing-state-machines"
    }, {
      "title" : "Metaprogramming with the Always DSL",
      "id" : "metaprogramming-with-the-always-dsl",
      "customAnchorId" : "metaprogramming-with-the-always-dsl"
    } ]
  }, {
    "chapterTitle" : "More On Circuit Design",
    "pageTitle" : "4.3.1 Sequence Detector",
    "pageMeta" : {
      "parent" : [ "state_machine_always_api.mdx" ],
      "title" : [ "4.3.1 Sequence Detector" ],
      "uuid" : [ "7916e3b7-e702-3832-4328-5f135816945f" ]
    },
    "dirName" : "more-on-circuit-design",
    "fileName" : "sequence_detector",
    "fileExtension" : "md",
    "viewOnRelativePath" : null,
    "pageSectionIdTitles" : [ {
      "title" : "Testing",
      "id" : "testing",
      "customAnchorId" : "testing"
    }, {
      "title" : "Parameterizing over the Sequence",
      "id" : "parameterizing-over-the-sequence",
      "customAnchorId" : "parameterizing-over-the-sequence"
    }, {
      "title" : "Fixing the Matching Problem",
      "id" : "fixing-the-matching-problem",
      "customAnchorId" : "fixing-the-matching-problem"
    }, {
      "title" : "Building a Test Harness",
      "id" : "building-a-test-harness",
      "customAnchorId" : "building-a-test-harness"
    } ]
  }, {
    "chapterTitle" : "More On Circuit Design",
    "pageTitle" : "4.3.2 Double Dabble",
    "pageMeta" : {
      "parent" : [ "state_machine_always_api.mdx" ],
      "title" : [ "4.3.2 Double Dabble" ],
      "uuid" : [ "eaaa4bce-21f3-3f45-2ef9-590c98a09851" ]
    },
    "dirName" : "more-on-circuit-design",
    "fileName" : "double_dabble",
    "fileExtension" : "md",
    "viewOnRelativePath" : null,
    "pageSectionIdTitles" : [ {
      "title" : "Double, then Dabble",
      "id" : "double-then-dabble",
      "customAnchorId" : "double-then-dabble"
    }, {
      "title" : "Implementing the Hardware",
      "id" : "implementing-the-hardware",
      "customAnchorId" : "implementing-the-hardware"
    }, {
      "title" : "Testing",
      "id" : "testing",
      "customAnchorId" : "testing"
    } ]
  }, {
    "chapterTitle" : "More On Circuit Design",
    "pageTitle" : "4.4 Instantiation",
    "pageMeta" : {
      "parent" : [ "more_design.mdx" ],
      "title" : [ "4.4 Instantiation" ],
      "uuid" : [ "f4593ef9-be16-306e-b76f-720dc5c061bf" ]
    },
    "dirName" : "more-on-circuit-design",
    "fileName" : "instantiation",
    "fileExtension" : "md",
    "viewOnRelativePath" : null,
    "pageSectionIdTitles" : [ ]
  }, {
    "chapterTitle" : "More On Circuit Design",
    "pageTitle" : "4.5 Working with Structural",
    "pageMeta" : {
      "parent" : [ "more_design.mdx" ],
      "title" : [ "4.5 Working with Structural" ],
      "uuid" : [ "8be661fd-fa65-396c-8b5a-661ef81afa58" ]
    },
    "dirName" : "more-on-circuit-design",
    "fileName" : "structural",
    "fileExtension" : "md",
    "viewOnRelativePath" : null,
    "pageSectionIdTitles" : [ {
      "title" : "What is it?",
      "id" : "what-is-it",
      "customAnchorId" : "what-is-it"
    }, {
      "title" : "API",
      "id" : "api",
      "customAnchorId" : "api"
    } ]
  }, {
    "chapterTitle" : "More On Circuit Design",
    "pageTitle" : "4.6 How Hardcaml Converts Signals",
    "pageMeta" : {
      "parent" : [ "more_design.mdx" ],
      "title" : [ "4.6 How Hardcaml Converts Signals" ],
      "uuid" : [ "fdac4970-6add-369c-6fc6-1c7d6dd71390" ]
    },
    "dirName" : "more-on-circuit-design",
    "fileName" : "conversion-to-rtl",
    "fileExtension" : "md",
    "viewOnRelativePath" : null,
    "pageSectionIdTitles" : [ {
      "title" : "Simple Operations",
      "id" : "simple-operations",
      "customAnchorId" : "simple-operations"
    }, {
      "title" : "Arithmetic Operators",
      "id" : "arithmetic-operators",
      "customAnchorId" : "arithmetic-operators"
    }, {
      "title" : "Logical Operators",
      "id" : "logical-operators",
      "customAnchorId" : "logical-operators"
    }, {
      "title" : "Comparison Operators",
      "id" : "comparison-operators",
      "customAnchorId" : "comparison-operators"
    }, {
      "title" : "Mux",
      "id" : "mux",
      "customAnchorId" : "mux"
    }, {
      "title" : "Cases",
      "id" : "cases",
      "customAnchorId" : "cases"
    }, {
      "title" : "Registers",
      "id" : "registers",
      "customAnchorId" : "registers"
    }, {
      "title" : "Memories",
      "id" : "memories",
      "customAnchorId" : "memories"
    }, {
      "title" : "Instantiations",
      "id" : "instantiations",
      "customAnchorId" : "instantiations"
    } ]
  } ]
}, {
  "chapterTitle" : "Using Interfaces",
  "dirName" : "using-interfaces",
  "items" : [ {
    "chapterTitle" : "Using Interfaces",
    "pageTitle" : "5.1 Hardcaml Interfaces",
    "pageMeta" : {
      "parent" : [ "using_interfaces.mdx" ],
      "title" : [ "5.1 Hardcaml Interfaces" ],
      "uuid" : [ "f97124f7-069b-32e1-d699-d81b87d34d3b" ]
    },
    "dirName" : "using-interfaces",
    "fileName" : "hardcaml_interfaces",
    "fileExtension" : "md",
    "viewOnRelativePath" : null,
    "pageSectionIdTitles" : [ {
      "title" : "Complete Interface API",
      "id" : "complete-interface-api",
      "customAnchorId" : "complete-interface-api"
    } ]
  }, {
    "chapterTitle" : "Using Interfaces",
    "pageTitle" : "5.2 Interfaces with ppx_hardcaml",
    "pageMeta" : {
      "parent" : [ "using_interfaces.mdx" ],
      "title" : [ "5.2 Interfaces with ppx_hardcaml" ],
      "uuid" : [ "48ef0dfa-1472-3118-1663-8302a7b49110" ]
    },
    "dirName" : "using-interfaces",
    "fileName" : "interfaces_with_ppx_hardcaml",
    "fileExtension" : "md",
    "viewOnRelativePath" : null,
    "pageSectionIdTitles" : [ {
      "title" : "Interfaces with ppx_hardcaml",
      "id" : "interfaces-with-ppx_hardcaml",
      "customAnchorId" : "interfaces-with-ppx_hardcaml"
    }, {
      "title" : "Naming",
      "id" : "naming",
      "customAnchorId" : "naming"
    } ]
  }, {
    "chapterTitle" : "Using Interfaces",
    "pageTitle" : "5.3 Module Interfaces",
    "pageMeta" : {
      "parent" : [ "using_interfaces.mdx" ],
      "title" : [ "5.3 Module Interfaces" ],
      "uuid" : [ "3e42e133-1951-3dfd-442a-433342e680a5" ]
    },
    "dirName" : "using-interfaces",
    "fileName" : "module_interfaces",
    "fileExtension" : "md",
    "viewOnRelativePath" : null,
    "pageSectionIdTitles" : [ {
      "title" : "Module Interfaces",
      "id" : "module-interfaces",
      "customAnchorId" : "module-interfaces"
    } ]
  }, {
    "chapterTitle" : "Using Interfaces",
    "pageTitle" : "5.4 Simulating with Interfaces",
    "pageMeta" : {
      "parent" : [ "using_interfaces.mdx" ],
      "title" : [ "5.4 Simulating with Interfaces" ],
      "uuid" : [ "256cce50-2166-3727-3beb-ab7d28d16a62" ]
    },
    "dirName" : "using-interfaces",
    "fileName" : "simulating_with_interfaces",
    "fileExtension" : "md",
    "viewOnRelativePath" : null,
    "pageSectionIdTitles" : [ ]
  }, {
    "chapterTitle" : "Using Interfaces",
    "pageTitle" : "5.5 Enums in Hardcaml",
    "pageMeta" : {
      "parent" : [ "using_interfaces.mdx" ],
      "title" : [ "5.5 Enums in Hardcaml" ],
      "uuid" : [ "27e11f7a-7f68-33eb-4afb-7aa13b7785bd" ]
    },
    "dirName" : "using-interfaces",
    "fileName" : "enums_in_hardcaml",
    "fileExtension" : "md",
    "viewOnRelativePath" : null,
    "pageSectionIdTitles" : [ ]
  }, {
    "chapterTitle" : "Using Interfaces",
    "pageTitle" : "5.5.1 Typed ALU",
    "pageMeta" : {
      "parent" : [ "enums.mdx" ],
      "title" : [ "5.5.1 Typed ALU" ],
      "uuid" : [ "d1a5eb35-3ddf-3ca6-8d31-9d9900b0cffc" ]
    },
    "dirName" : "using-interfaces",
    "fileName" : "typed_alu",
    "fileExtension" : "md",
    "viewOnRelativePath" : null,
    "pageSectionIdTitles" : [ ]
  }, {
    "chapterTitle" : "Using Interfaces",
    "pageTitle" : "5.6 Scopes",
    "pageMeta" : {
      "parent" : [ "using_interfaces.mdx" ],
      "title" : [ "5.6 Scopes" ],
      "uuid" : [ "10a3debf-e820-35f5-5239-a8c435568edc" ]
    },
    "dirName" : "using-interfaces",
    "fileName" : "scopes",
    "fileExtension" : "md",
    "viewOnRelativePath" : null,
    "pageSectionIdTitles" : [ ]
  }, {
    "chapterTitle" : "Using Interfaces",
    "pageTitle" : "5.7 Module Hierarchies",
    "pageMeta" : {
      "parent" : [ "using_interfaces.mdx" ],
      "title" : [ "5.7 Module Hierarchies" ],
      "uuid" : [ "f91e686c-452e-3009-465e-c14ac99c3d78" ]
    },
    "dirName" : "using-interfaces",
    "fileName" : "module_hierarchies",
    "fileExtension" : "md",
    "viewOnRelativePath" : null,
    "pageSectionIdTitles" : [ {
      "title" : "A Design Pattern for Circuits",
      "id" : "a-design-pattern-for-circuits",
      "customAnchorId" : "a-design-pattern-for-circuits"
    }, {
      "title" : "Summary",
      "id" : "summary",
      "customAnchorId" : "summary"
    } ]
  }, {
    "chapterTitle" : "Using Interfaces",
    "pageTitle" : "5.8 Naming with ppx_hardcaml",
    "pageMeta" : {
      "parent" : [ "using_interfaces.mdx" ],
      "title" : [ "5.8 Naming with ppx_hardcaml" ],
      "uuid" : [ "15860b19-465d-3f71-fcd7-2b2ef0c48503" ]
    },
    "dirName" : "using-interfaces",
    "fileName" : "naming_with_ppx_hardcaml",
    "fileExtension" : "md",
    "viewOnRelativePath" : null,
    "pageSectionIdTitles" : [ {
      "title" : "Naming with ppx_hardcaml",
      "id" : "naming-with-ppx_hardcaml",
      "customAnchorId" : "naming-with-ppx_hardcaml"
    }, {
      "title" : "Tuples",
      "id" : "tuples",
      "customAnchorId" : "tuples"
    }, {
      "title" : "Lists, Arrays, and Iarrays",
      "id" : "lists-arrays-and-iarrays",
      "customAnchorId" : "lists-arrays-and-iarrays"
    } ]
  } ]
}, {
  "chapterTitle" : "Examples",
  "dirName" : "examples",
  "items" : [ {
    "chapterTitle" : "Examples",
    "pageTitle" : "6.1 Counter",
    "pageMeta" : {
      "parent" : [ "examples.mdx" ],
      "title" : [ "6.1 Counter" ],
      "uuid" : [ "7173c9ab-66c0-3eea-32c4-0fb788d7850e" ]
    },
    "dirName" : "examples",
    "fileName" : "counter",
    "fileExtension" : "md",
    "viewOnRelativePath" : null,
    "pageSectionIdTitles" : [ ]
  }, {
    "chapterTitle" : "Examples",
    "pageTitle" : "6.2 Serial Multipler",
    "pageMeta" : {
      "parent" : [ "examples.mdx" ],
      "title" : [ "6.2 Serial Multipler" ],
      "uuid" : [ "6ee57d03-6283-3f55-aa1d-980301b708d7" ]
    },
    "dirName" : "examples",
    "fileName" : "serial_multiplier",
    "fileExtension" : "md",
    "viewOnRelativePath" : null,
    "pageSectionIdTitles" : [ {
      "title" : "Algorithm",
      "id" : "algorithm",
      "customAnchorId" : "algorithm"
    }, {
      "title" : "Hardware implementation",
      "id" : "hardware-implementation",
      "customAnchorId" : "hardware-implementation"
    }, {
      "title" : "Testbench",
      "id" : "testbench",
      "customAnchorId" : "testbench"
    } ]
  }, {
    "chapterTitle" : "Examples",
    "pageTitle" : "6.3 Fibonacci Numbers",
    "pageMeta" : {
      "parent" : [ "examples.mdx" ],
      "title" : [ "6.3 Fibonacci Numbers" ],
      "uuid" : [ "445561d5-fcf1-37e8-7643-0c6e0189edca" ]
    },
    "dirName" : "examples",
    "fileName" : "fibonacci_numbers",
    "fileExtension" : "md",
    "viewOnRelativePath" : null,
    "pageSectionIdTitles" : [ ]
  }, {
    "chapterTitle" : "Examples",
    "pageTitle" : "6.4 FFT",
    "pageMeta" : {
      "parent" : [ "examples.mdx" ],
      "title" : [ "6.4 FFT" ],
      "uuid" : [ "d4d44c81-9748-325a-2b32-4780a6161d9a" ]
    },
    "dirName" : "examples",
    "fileName" : "fft",
    "fileExtension" : "md",
    "viewOnRelativePath" : null,
    "pageSectionIdTitles" : [ {
      "title" : "Fast Fourier Transform",
      "id" : "fast-fourier-transform",
      "customAnchorId" : "fast-fourier-transform"
    }, {
      "title" : "Software Implementation",
      "id" : "software-implementation",
      "customAnchorId" : "software-implementation"
    }, {
      "title" : "Hardware Implementation",
      "id" : "hardware-implementation",
      "customAnchorId" : "hardware-implementation"
    }, {
      "title" : "Testing the Design",
      "id" : "testing-the-design",
      "customAnchorId" : "testing-the-design"
    }, {
      "title" : "Improving the Design",
      "id" : "improving-the-design",
      "customAnchorId" : "improving-the-design"
    } ]
  }, {
    "chapterTitle" : "Examples",
    "pageTitle" : "6.5 Binary Search",
    "pageMeta" : {
      "parent" : [ "examples.mdx" ],
      "title" : [ "6.5 Binary Search" ],
      "uuid" : [ "fd00fcfb-2558-3b73-f13a-4bc939eca093" ]
    },
    "dirName" : "examples",
    "fileName" : "binary_search",
    "fileExtension" : "md",
    "viewOnRelativePath" : null,
    "pageSectionIdTitles" : [ {
      "title" : "Binary Search",
      "id" : "binary-search",
      "customAnchorId" : "binary-search"
    }, {
      "title" : "Designing the Hardware Interface",
      "id" : "designing-the-hardware-interface",
      "customAnchorId" : "designing-the-hardware-interface"
    }, {
      "title" : "Implementing the Search",
      "id" : "implementing-the-search",
      "customAnchorId" : "implementing-the-search"
    }, {
      "title" : "Testing",
      "id" : "testing",
      "customAnchorId" : "testing"
    } ]
  }, {
    "chapterTitle" : "Examples",
    "pageTitle" : "6.6 Quicksort",
    "pageMeta" : {
      "parent" : [ "examples.mdx" ],
      "title" : [ "6.6 Quicksort" ],
      "uuid" : [ "3d4d99d8-9e5a-3cfb-204c-0eba57ef2956" ]
    },
    "dirName" : "examples",
    "fileName" : "quicksort",
    "fileExtension" : "md",
    "viewOnRelativePath" : null,
    "pageSectionIdTitles" : [ {
      "title" : "Quicksort",
      "id" : "quicksort",
      "customAnchorId" : "quicksort"
    }, {
      "title" : "Hardware Design",
      "id" : "hardware-design",
      "customAnchorId" : "hardware-design"
    }, {
      "title" : "Quicksort Design",
      "id" : "quicksort-design",
      "customAnchorId" : "quicksort-design"
    } ]
  } ]
}, {
  "chapterTitle" : "Libraries",
  "dirName" : "libraries",
  "items" : [ {
    "chapterTitle" : "Libraries",
    "pageTitle" : "7.1 High Performance Simulation Backends",
    "pageMeta" : {
      "parent" : [ "libraries.mdx" ],
      "title" : [ "7.1 High Performance Simulation Backends" ],
      "uuid" : [ "1e88a449-912e-3457-91f8-b08e1f0ed98e" ]
    },
    "dirName" : "libraries",
    "fileName" : "high_performance_simulation_backends",
    "fileExtension" : "md",
    "viewOnRelativePath" : null,
    "pageSectionIdTitles" : [ {
      "title" : "Hardcaml_verilator",
      "id" : "hardcaml_verilator",
      "customAnchorId" : "hardcaml_verilator"
    }, {
      "title" : "Hardcaml_c",
      "id" : "hardcaml_c",
      "customAnchorId" : "hardcaml_c"
    } ]
  } ]
} ]