Release 14.1 - xst P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to C:\Users\baneg\Desktop\SE\practicas\P4\otro\synthesis\xst_temp_dir\


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.41 secs
 
--> 
TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "system1_xst.prj"
Verilog Include Directory          : {"C:\Users\baneg\Desktop\SE\practicas\P4\otro\pcores\" "C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxBFMinterface\pcores\" "C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\" }

---- Target Parameters
Target Device                      : xc3s1000ft256-5
Output File Name                   : "../implementation/system1.ngc"

---- Source Options
Top Module Name                    : system1

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 10000

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" in Library work.
Entity <system1> compiled.
Entity <system1> (Architecture <STRUCTURE>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <system1> in library <work> (architecture <STRUCTURE>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <system1> in library <work> (Architecture <STRUCTURE>).
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'INTERRUPT_ACK' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'MB_Halted' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'MB_Error' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'LOCKSTEP_MASTER_OUT' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'LOCKSTEP_OUT' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'INSTR_ADDR' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'IFETCH' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'I_AS' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'DATA_WRITE' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'DATA_ADDR' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'D_AS' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'READ_STROBE' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'WRITE_STROBE' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'BYTE_ENABLE' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'M_AXI_IP_AWID' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'M_AXI_IP_AWADDR' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'M_AXI_IP_AWLEN' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'M_AXI_IP_AWSIZE' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'M_AXI_IP_AWBURST' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'M_AXI_IP_AWLOCK' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'M_AXI_IP_AWCACHE' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'M_AXI_IP_AWPROT' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'M_AXI_IP_AWQOS' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'M_AXI_IP_AWVALID' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'M_AXI_IP_WDATA' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'M_AXI_IP_WSTRB' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'M_AXI_IP_WLAST' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'M_AXI_IP_WVALID' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'M_AXI_IP_BREADY' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'M_AXI_IP_ARID' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'M_AXI_IP_ARADDR' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'M_AXI_IP_ARLEN' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'M_AXI_IP_ARSIZE' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'M_AXI_IP_ARBURST' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'M_AXI_IP_ARLOCK' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'M_AXI_IP_ARCACHE' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'M_AXI_IP_ARPROT' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'M_AXI_IP_ARQOS' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'M_AXI_IP_ARVALID' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'M_AXI_IP_RREADY' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'M_AXI_DP_AWID' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'M_AXI_DP_AWADDR' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'M_AXI_DP_AWLEN' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'M_AXI_DP_AWSIZE' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'M_AXI_DP_AWBURST' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'M_AXI_DP_AWLOCK' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'M_AXI_DP_AWCACHE' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'M_AXI_DP_AWPROT' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'M_AXI_DP_AWQOS' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'M_AXI_DP_AWVALID' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'M_AXI_DP_WDATA' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'M_AXI_DP_WSTRB' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'M_AXI_DP_WLAST' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'M_AXI_DP_WVALID' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'M_AXI_DP_BREADY' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'M_AXI_DP_ARID' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'M_AXI_DP_ARADDR' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'M_AXI_DP_ARLEN' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'M_AXI_DP_ARSIZE' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'M_AXI_DP_ARBURST' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'M_AXI_DP_ARLOCK' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'M_AXI_DP_ARCACHE' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'M_AXI_DP_ARPROT' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'M_AXI_DP_ARQOS' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'M_AXI_DP_ARVALID' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'M_AXI_DP_RREADY' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'M_AXI_IC_AWID' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'M_AXI_IC_AWADDR' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'M_AXI_IC_AWLEN' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'M_AXI_IC_AWSIZE' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'M_AXI_IC_AWBURST' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'M_AXI_IC_AWLOCK' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'M_AXI_IC_AWCACHE' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'M_AXI_IC_AWPROT' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'M_AXI_IC_AWQOS' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'M_AXI_IC_AWVALID' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'M_AXI_IC_AWUSER' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'M_AXI_IC_WDATA' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'M_AXI_IC_WSTRB' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'M_AXI_IC_WLAST' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'M_AXI_IC_WVALID' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'M_AXI_IC_WUSER' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'M_AXI_IC_BREADY' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'M_AXI_IC_ARID' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'M_AXI_IC_ARADDR' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'M_AXI_IC_ARLEN' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'M_AXI_IC_ARSIZE' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'M_AXI_IC_ARBURST' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'M_AXI_IC_ARLOCK' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'M_AXI_IC_ARCACHE' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'M_AXI_IC_ARPROT' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'M_AXI_IC_ARQOS' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'M_AXI_IC_ARVALID' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'M_AXI_IC_ARUSER' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'M_AXI_IC_RREADY' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'M_AXI_DC_AWID' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'M_AXI_DC_AWADDR' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'M_AXI_DC_AWLEN' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'M_AXI_DC_AWSIZE' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'M_AXI_DC_AWBURST' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'M_AXI_DC_AWLOCK' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'M_AXI_DC_AWCACHE' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'M_AXI_DC_AWPROT' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'M_AXI_DC_AWQOS' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'M_AXI_DC_AWVALID' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'M_AXI_DC_AWUSER' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'M_AXI_DC_WDATA' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'M_AXI_DC_WSTRB' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'M_AXI_DC_WLAST' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'M_AXI_DC_WVALID' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'M_AXI_DC_WUSER' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'M_AXI_DC_BREADY' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'M_AXI_DC_ARID' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'M_AXI_DC_ARADDR' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'M_AXI_DC_ARLEN' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'M_AXI_DC_ARSIZE' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'M_AXI_DC_ARBURST' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'M_AXI_DC_ARLOCK' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'M_AXI_DC_ARCACHE' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'M_AXI_DC_ARPROT' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'M_AXI_DC_ARQOS' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'M_AXI_DC_ARVALID' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'M_AXI_DC_ARUSER' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'M_AXI_DC_RREADY' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'DBG_TDO' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'Trace_Instruction' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'Trace_Valid_Instr' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'Trace_PC' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'Trace_Reg_Write' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'Trace_Reg_Addr' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'Trace_MSR_Reg' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'Trace_PID_Reg' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'Trace_New_Reg_Value' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'Trace_Exception_Taken' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'Trace_Exception_Kind' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'Trace_Jump_Taken' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'Trace_Delay_Slot' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'Trace_Data_Address' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'Trace_Data_Access' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'Trace_Data_Read' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'Trace_Data_Write' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'Trace_Data_Write_Value' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'Trace_Data_Byte_Enable' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'Trace_DCache_Req' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'Trace_DCache_Hit' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'Trace_DCache_Rdy' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'Trace_DCache_Read' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'Trace_ICache_Req' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'Trace_ICache_Hit' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'Trace_ICache_Rdy' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'Trace_OF_PipeRun' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'Trace_EX_PipeRun' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'Trace_MEM_PipeRun' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'Trace_MB_Halted' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'Trace_Jump_Hit' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'FSL0_S_CLK' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'FSL0_S_READ' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'FSL0_M_CLK' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'FSL0_M_WRITE' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'FSL0_M_DATA' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'FSL0_M_CONTROL' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'FSL1_S_CLK' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'FSL1_S_READ' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'FSL1_M_CLK' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'FSL1_M_WRITE' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'FSL1_M_DATA' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'FSL1_M_CONTROL' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'FSL2_S_CLK' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'FSL2_S_READ' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'FSL2_M_CLK' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'FSL2_M_WRITE' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'FSL2_M_DATA' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'FSL2_M_CONTROL' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'FSL3_S_CLK' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'FSL3_S_READ' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'FSL3_M_CLK' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'FSL3_M_WRITE' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'FSL3_M_DATA' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'FSL3_M_CONTROL' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'FSL4_S_CLK' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'FSL4_S_READ' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'FSL4_M_CLK' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'FSL4_M_WRITE' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'FSL4_M_DATA' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'FSL4_M_CONTROL' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'FSL5_S_CLK' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'FSL5_S_READ' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'FSL5_M_CLK' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'FSL5_M_WRITE' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'FSL5_M_DATA' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'FSL5_M_CONTROL' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'FSL6_S_CLK' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'FSL6_S_READ' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'FSL6_M_CLK' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'FSL6_M_WRITE' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'FSL6_M_DATA' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'FSL6_M_CONTROL' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'FSL7_S_CLK' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'FSL7_S_READ' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'FSL7_M_CLK' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'FSL7_M_WRITE' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'FSL7_M_DATA' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'FSL7_M_CONTROL' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'FSL8_S_CLK' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'FSL8_S_READ' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'FSL8_M_CLK' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'FSL8_M_WRITE' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'FSL8_M_DATA' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'FSL8_M_CONTROL' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'FSL9_S_CLK' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'FSL9_S_READ' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'FSL9_M_CLK' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'FSL9_M_WRITE' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'FSL9_M_DATA' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'FSL9_M_CONTROL' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'FSL10_S_CLK' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'FSL10_S_READ' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'FSL10_M_CLK' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'FSL10_M_WRITE' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'FSL10_M_DATA' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'FSL10_M_CONTROL' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'FSL11_S_CLK' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'FSL11_S_READ' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'FSL11_M_CLK' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'FSL11_M_WRITE' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'FSL11_M_DATA' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'FSL11_M_CONTROL' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'FSL12_S_CLK' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'FSL12_S_READ' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'FSL12_M_CLK' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'FSL12_M_WRITE' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'FSL12_M_DATA' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'FSL12_M_CONTROL' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'FSL13_S_CLK' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'FSL13_S_READ' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'FSL13_M_CLK' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'FSL13_M_WRITE' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'FSL13_M_DATA' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'FSL13_M_CONTROL' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'FSL14_S_CLK' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'FSL14_S_READ' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'FSL14_M_CLK' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'FSL14_M_WRITE' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'FSL14_M_DATA' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'FSL14_M_CONTROL' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'FSL15_S_CLK' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'FSL15_S_READ' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'FSL15_M_CLK' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'FSL15_M_WRITE' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'FSL15_M_DATA' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'FSL15_M_CONTROL' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'M0_AXIS_TLAST' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'M0_AXIS_TDATA' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'M0_AXIS_TVALID' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'S0_AXIS_TREADY' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'M1_AXIS_TLAST' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'M1_AXIS_TDATA' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'M1_AXIS_TVALID' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'S1_AXIS_TREADY' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'M2_AXIS_TLAST' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'M2_AXIS_TDATA' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'M2_AXIS_TVALID' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'S2_AXIS_TREADY' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'M3_AXIS_TLAST' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'M3_AXIS_TDATA' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'M3_AXIS_TVALID' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'S3_AXIS_TREADY' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'M4_AXIS_TLAST' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'M4_AXIS_TDATA' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'M4_AXIS_TVALID' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'S4_AXIS_TREADY' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'M5_AXIS_TLAST' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'M5_AXIS_TDATA' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'M5_AXIS_TVALID' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'S5_AXIS_TREADY' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'M6_AXIS_TLAST' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'M6_AXIS_TDATA' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'M6_AXIS_TVALID' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'S6_AXIS_TREADY' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'M7_AXIS_TLAST' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'M7_AXIS_TDATA' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'M7_AXIS_TVALID' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'S7_AXIS_TREADY' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'M8_AXIS_TLAST' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'M8_AXIS_TDATA' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'M8_AXIS_TVALID' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'S8_AXIS_TREADY' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'M9_AXIS_TLAST' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'M9_AXIS_TDATA' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'M9_AXIS_TVALID' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'S9_AXIS_TREADY' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'M10_AXIS_TLAST' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'M10_AXIS_TDATA' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'M10_AXIS_TVALID' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'S10_AXIS_TREADY' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'M11_AXIS_TLAST' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'M11_AXIS_TDATA' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'M11_AXIS_TVALID' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'S11_AXIS_TREADY' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'M12_AXIS_TLAST' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'M12_AXIS_TDATA' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'M12_AXIS_TVALID' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'S12_AXIS_TREADY' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'M13_AXIS_TLAST' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'M13_AXIS_TDATA' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'M13_AXIS_TVALID' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'S13_AXIS_TREADY' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'M14_AXIS_TLAST' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'M14_AXIS_TDATA' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'M14_AXIS_TVALID' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'S14_AXIS_TREADY' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'M15_AXIS_TLAST' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'M15_AXIS_TDATA' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'M15_AXIS_TVALID' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'S15_AXIS_TREADY' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'ICACHE_FSL_IN_CLK' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'ICACHE_FSL_IN_READ' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'ICACHE_FSL_OUT_CLK' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'ICACHE_FSL_OUT_WRITE' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'ICACHE_FSL_OUT_DATA' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'ICACHE_FSL_OUT_CONTROL' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'DCACHE_FSL_IN_CLK' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'DCACHE_FSL_IN_READ' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'DCACHE_FSL_OUT_CLK' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'DCACHE_FSL_OUT_WRITE' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'DCACHE_FSL_OUT_DATA' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1034: Unconnected output port 'DCACHE_FSL_OUT_CONTROL' of component 'system1_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1635: Unconnected output port 'BRAM_Din_B' of component 'system1_bram_block_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1706: Unconnected output port 'PLB_Rst' of component 'system1_plb_v46_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1706: Unconnected output port 'MPLB_Rst' of component 'system1_plb_v46_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1706: Unconnected output port 'PLB_dcrAck' of component 'system1_plb_v46_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1706: Unconnected output port 'PLB_dcrDBus' of component 'system1_plb_v46_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1706: Unconnected output port 'PLB_SaddrAck' of component 'system1_plb_v46_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1706: Unconnected output port 'PLB_SMRdErr' of component 'system1_plb_v46_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1706: Unconnected output port 'PLB_SMWrErr' of component 'system1_plb_v46_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1706: Unconnected output port 'PLB_SMBusy' of component 'system1_plb_v46_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1706: Unconnected output port 'PLB_SrdBTerm' of component 'system1_plb_v46_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1706: Unconnected output port 'PLB_SrdComp' of component 'system1_plb_v46_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1706: Unconnected output port 'PLB_SrdDAck' of component 'system1_plb_v46_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1706: Unconnected output port 'PLB_SrdDBus' of component 'system1_plb_v46_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1706: Unconnected output port 'PLB_SrdWdAddr' of component 'system1_plb_v46_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1706: Unconnected output port 'PLB_Srearbitrate' of component 'system1_plb_v46_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1706: Unconnected output port 'PLB_Sssize' of component 'system1_plb_v46_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1706: Unconnected output port 'PLB_Swait' of component 'system1_plb_v46_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1706: Unconnected output port 'PLB_SwrBTerm' of component 'system1_plb_v46_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1706: Unconnected output port 'PLB_SwrComp' of component 'system1_plb_v46_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1706: Unconnected output port 'PLB_SwrDAck' of component 'system1_plb_v46_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1706: Unconnected output port 'Bus_Error_Det' of component 'system1_plb_v46_0_wrapper'.
WARNING:Xst:753 - "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd" line 1807: Unconnected output port 'Interrupt' of component 'system1_xps_uartlite_0_wrapper'.
Entity <system1> analyzed. Unit <system1> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <system1>.
    Related source file is "C:/Users/baneg/Desktop/SE/practicas/P4/otro/hdl/system1.vhd".
WARNING:Xst:647 - Input <microblaze_0_MB_RESET_pin> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <system1> synthesized.


=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <../implementation/system1_microblaze_0_wrapper.ngc>.
Reading core <../implementation/system1_bram_block_0_wrapper.ngc>.
Reading core <../implementation/system1_xps_bram_if_cntlr_0_wrapper.ngc>.
Reading core <../implementation/system1_plb_v46_0_wrapper.ngc>.
Reading core <../implementation/system1_xps_uartlite_0_wrapper.ngc>.
Reading core <../implementation/system1_pantalla_0_wrapper.ngc>.
Loading core <system1_microblaze_0_wrapper> for timing and area information for instance <microblaze_0>.
Loading core <system1_bram_block_0_wrapper> for timing and area information for instance <bram_block_0>.
Loading core <system1_xps_bram_if_cntlr_0_wrapper> for timing and area information for instance <xps_bram_if_cntlr_0>.
Loading core <system1_plb_v46_0_wrapper> for timing and area information for instance <plb_v46_0>.
Loading core <system1_xps_uartlite_0_wrapper> for timing and area information for instance <xps_uartlite_0>.
Loading core <system1_pantalla_0_wrapper> for timing and area information for instance <pantalla_0>.

=========================================================================
Advanced HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:1901 - Instance ramb16_s2_s2_0 in unit ramb16_s2_s2_0 of type RAMB16_S2_S2 has been replaced by RAMB16
INFO:Xst:1901 - Instance ramb16_s2_s2_1 in unit ramb16_s2_s2_1 of type RAMB16_S2_S2 has been replaced by RAMB16
INFO:Xst:1901 - Instance ramb16_s2_s2_2 in unit ramb16_s2_s2_2 of type RAMB16_S2_S2 has been replaced by RAMB16
INFO:Xst:1901 - Instance ramb16_s2_s2_3 in unit ramb16_s2_s2_3 of type RAMB16_S2_S2 has been replaced by RAMB16
INFO:Xst:1901 - Instance ramb16_s2_s2_4 in unit ramb16_s2_s2_4 of type RAMB16_S2_S2 has been replaced by RAMB16
INFO:Xst:1901 - Instance ramb16_s2_s2_5 in unit ramb16_s2_s2_5 of type RAMB16_S2_S2 has been replaced by RAMB16
INFO:Xst:1901 - Instance ramb16_s2_s2_6 in unit ramb16_s2_s2_6 of type RAMB16_S2_S2 has been replaced by RAMB16
INFO:Xst:1901 - Instance ramb16_s2_s2_7 in unit ramb16_s2_s2_7 of type RAMB16_S2_S2 has been replaced by RAMB16
INFO:Xst:1901 - Instance ramb16_s2_s2_8 in unit ramb16_s2_s2_8 of type RAMB16_S2_S2 has been replaced by RAMB16
INFO:Xst:1901 - Instance ramb16_s2_s2_9 in unit ramb16_s2_s2_9 of type RAMB16_S2_S2 has been replaced by RAMB16
INFO:Xst:1901 - Instance ramb16_s2_s2_10 in unit ramb16_s2_s2_10 of type RAMB16_S2_S2 has been replaced by RAMB16
INFO:Xst:1901 - Instance ramb16_s2_s2_11 in unit ramb16_s2_s2_11 of type RAMB16_S2_S2 has been replaced by RAMB16
INFO:Xst:1901 - Instance ramb16_s2_s2_12 in unit ramb16_s2_s2_12 of type RAMB16_S2_S2 has been replaced by RAMB16
INFO:Xst:1901 - Instance ramb16_s2_s2_13 in unit ramb16_s2_s2_13 of type RAMB16_S2_S2 has been replaced by RAMB16
INFO:Xst:1901 - Instance ramb16_s2_s2_14 in unit ramb16_s2_s2_14 of type RAMB16_S2_S2 has been replaced by RAMB16
INFO:Xst:1901 - Instance ramb16_s2_s2_15 in unit ramb16_s2_s2_15 of type RAMB16_S2_S2 has been replaced by RAMB16
INFO:Xst:1901 - Instance pantalla_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.GEN_BRAM_NOT_V6_S6.I_DP_CORE/Using_RAMB16_S36_S36.BRAM_LOOP[1].I_DPB16_512x32 in unit pantalla_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.GEN_BRAM_NOT_V6_S6.I_DP_CORE/Using_RAMB16_S36_S36.BRAM_LOOP[1].I_DPB16_512x32 of type RAMB16_S36_S36 has been replaced by RAMB16

Optimizing unit <system1> ...

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_gpr_write_addr_2> in Unit <microblaze_0> is equivalent to the following 2 FFs/Latches : <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_gpr_write_addr_2_1> <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_gpr_write_addr_2_2> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/sync_reset> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/MicroBlaze_Core_I/sync_reset_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_gpr_write_addr_4> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_gpr_write_addr_4_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_gpr_write_addr_1> in Unit <microblaze_0> is equivalent to the following 2 FFs/Latches : <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_gpr_write_addr_1_1> <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_gpr_write_addr_1_2> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_gpr_write_addr_3> in Unit <microblaze_0> is equivalent to the following 2 FFs/Latches : <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_gpr_write_addr_3_1> <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_gpr_write_addr_3_2> 
INFO:Xst:2260 - The FF/Latch <xps_bram_if_cntlr_0/SINGLES_ONLY_SUPPORT.I_SLAVE_SINGLE_ATTACH/I_FLOP_ADDRACK> in Unit <xps_bram_if_cntlr_0> is equivalent to the following FF/Latch : <xps_bram_if_cntlr_0/SINGLES_ONLY_SUPPORT.I_SLAVE_SINGLE_ATTACH/I_FLOP_SET_SLBUSY> 
INFO:Xst:2260 - The FF/Latch <plb_v46_0/GEN_MPLB_RST[1].I_MPLB_RST> in Unit <plb_v46_0> is equivalent to the following 5 FFs/Latches : <plb_v46_0/GEN_MPLB_RST[0].I_MPLB_RST> <plb_v46_0/GEN_SPLB_RST[2].I_SPLB_RST> <plb_v46_0/GEN_SPLB_RST[1].I_SPLB_RST> <plb_v46_0/GEN_SPLB_RST[0].I_SPLB_RST> <plb_v46_0/I_PLB_RST> 
INFO:Xst:2260 - The FF/Latch <plb_v46_0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd3> in Unit <plb_v46_0> is equivalent to the following FF/Latch : <plb_v46_0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd3_1> 
INFO:Xst:2260 - The FF/Latch <plb_v46_0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0> in Unit <plb_v46_0> is equivalent to the following 2 FFs/Latches : <plb_v46_0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_1> <plb_v46_0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_2> 
INFO:Xst:2260 - The FF/Latch <plb_v46_0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd2> in Unit <plb_v46_0> is equivalent to the following FF/Latch : <plb_v46_0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd2_1> 
INFO:Xst:2260 - The FF/Latch <plb_v46_0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1> in Unit <plb_v46_0> is equivalent to the following 2 FFs/Latches : <plb_v46_0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_1> <plb_v46_0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_2> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_gpr_write_addr_2> in Unit <microblaze_0> is equivalent to the following 2 FFs/Latches : <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_gpr_write_addr_2_1> <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_gpr_write_addr_2_2> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/sync_reset> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/MicroBlaze_Core_I/sync_reset_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_gpr_write_addr_4> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_gpr_write_addr_4_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_gpr_write_addr_1> in Unit <microblaze_0> is equivalent to the following 2 FFs/Latches : <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_gpr_write_addr_1_1> <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_gpr_write_addr_1_2> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_gpr_write_addr_3> in Unit <microblaze_0> is equivalent to the following 2 FFs/Latches : <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_gpr_write_addr_3_1> <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_gpr_write_addr_3_2> 
INFO:Xst:2260 - The FF/Latch <xps_bram_if_cntlr_0/SINGLES_ONLY_SUPPORT.I_SLAVE_SINGLE_ATTACH/I_FLOP_ADDRACK> in Unit <xps_bram_if_cntlr_0> is equivalent to the following FF/Latch : <xps_bram_if_cntlr_0/SINGLES_ONLY_SUPPORT.I_SLAVE_SINGLE_ATTACH/I_FLOP_SET_SLBUSY> 
INFO:Xst:2260 - The FF/Latch <plb_v46_0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1> in Unit <plb_v46_0> is equivalent to the following 2 FFs/Latches : <plb_v46_0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_1> <plb_v46_0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_2> 
INFO:Xst:2260 - The FF/Latch <plb_v46_0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0> in Unit <plb_v46_0> is equivalent to the following 2 FFs/Latches : <plb_v46_0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_1> <plb_v46_0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_2> 
INFO:Xst:2260 - The FF/Latch <plb_v46_0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd2> in Unit <plb_v46_0> is equivalent to the following FF/Latch : <plb_v46_0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd2_1> 
INFO:Xst:2260 - The FF/Latch <plb_v46_0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd3> in Unit <plb_v46_0> is equivalent to the following FF/Latch : <plb_v46_0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd3_1> 
INFO:Xst:2260 - The FF/Latch <plb_v46_0/GEN_MPLB_RST[1].I_MPLB_RST> in Unit <plb_v46_0> is equivalent to the following 5 FFs/Latches : <plb_v46_0/GEN_MPLB_RST[0].I_MPLB_RST> <plb_v46_0/GEN_SPLB_RST[2].I_SPLB_RST> <plb_v46_0/GEN_SPLB_RST[1].I_SPLB_RST> <plb_v46_0/GEN_SPLB_RST[0].I_SPLB_RST> <plb_v46_0/I_PLB_RST> 

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
Top Level Output File Name         : ../implementation/system1.ngc
Output Format                      : ngc
Optimization Goal                  : speed
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 18

Cell Usage :
# BELS                             : 3347
#      GND                         : 23
#      INV                         : 29
#      LUT1                        : 69
#      LUT2                        : 207
#      LUT2_D                      : 12
#      LUT2_L                      : 21
#      LUT3                        : 864
#      LUT3_D                      : 26
#      LUT3_L                      : 29
#      LUT4                        : 1017
#      LUT4_D                      : 23
#      LUT4_L                      : 39
#      MULT_AND                    : 34
#      MUXCY                       : 212
#      MUXCY_L                     : 161
#      MUXF5                       : 331
#      MUXF6                       : 9
#      VCC                         : 5
#      XORCY                       : 236
# FlipFlops/Latches                : 1949
#      FD                          : 5
#      FDC                         : 23
#      FDCE                        : 32
#      FDE                         : 200
#      FDP                         : 6
#      FDPE                        : 16
#      FDR                         : 768
#      FDRE                        : 797
#      FDRS                        : 15
#      FDRSE                       : 4
#      FDS                         : 35
#      FDSE                        : 45
#      LDCP                        : 3
# RAMS                             : 281
#      RAM16X1D                    : 264
#      RAMB16                      : 17
# Shift Registers                  : 84
#      SRL16E                      : 84
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 16
#      IBUF                        : 4
#      OBUF                        : 12
# MULTs                            : 3
#      MULT18X18S                  : 3
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1000ft256-5 

 Number of Slices:                     1852  out of   7680    24%  
 Number of Slice Flip Flops:           1949  out of  15360    12%  
 Number of 4 input LUTs:               2948  out of  15360    19%  
    Number used as logic:              2336
    Number used as Shift registers:      84
    Number used as RAMs:                528
 Number of IOs:                          18
 Number of bonded IOBs:                  17  out of    173     9%  
 Number of BRAMs:                        17  out of     24    70%  
 Number of MULT18X18s:                    3  out of     24    12%  
 Number of GCLKs:                         2  out of      8    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+-------+
Clock Signal                                                                                                               | Clock buffer(FF name)                                        | Load  |
---------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+-------+
plb_v46_0_PLB_Clk_pin                                                                                                      | BUFGP                                                        | 2169  |
N0                                                                                                                         | NONE(bram_block_0/bram_block_0/ramb16_s2_s2_0/ramb16_s2_s2_0)| 16    |
pantalla_0/pantalla_0/USER_LOGIC_I/clock1                                                                                  | BUFG                                                         | 134   |
pantalla_0/hsync                                                                                                           | NONE(pantalla_0/pantalla_0/USER_LOGIC_I/vga/vcnt_9)          | 11    |
pantalla_0/pantalla_0/USER_LOGIC_I/vga/botonDer(pantalla_0/pantalla_0/USER_LOGIC_I/vga/ini_debouncerDer/xDebFallingEdge1:O)| NONE(*)(pantalla_0/pantalla_0/USER_LOGIC_I/vga/puntero_2)    | 3     |
---------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                     | Buffer(FF name)                                                                                                                                      | Load  |
---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
plb_v46_0/SPLB_Rst<2>(plb_v46_0/plb_v46_0/GEN_SPLB_RST[2].I_SPLB_RST:Q)                                                                            | NONE(pantalla_0/pantalla_0/USER_LOGIC_I/cuenta_0)                                                                                                    | 77    |
microblaze_0/Trace_EX_PipeRun(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[2].OF_Piperun_Stage/Using_FPGA.MUXCY_I:LO)| NONE(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_MULT18x18_Architecture.Using_FPGA.MULT18x18S_AD)| 3     |
microblaze_0/microblaze_0/MicroBlaze_Core_I/sync_reset_1(microblaze_0/microblaze_0/MicroBlaze_Core_I/sync_reset_1:Q)                               | NONE(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_MULT18x18_Architecture.Using_FPGA.MULT18x18S_AD)| 3     |
pantalla_0/pantalla_0/USER_LOGIC_I/vga/puntero_0__and0000(pantalla_0/pantalla_0/USER_LOGIC_I/vga/puntero_0__and000011:O)                           | NONE(pantalla_0/pantalla_0/USER_LOGIC_I/vga/puntero_0)                                                                                               | 1     |
pantalla_0/pantalla_0/USER_LOGIC_I/vga/puntero_0__and0001(pantalla_0/pantalla_0/USER_LOGIC_I/vga/puntero_0__and000111:O)                           | NONE(pantalla_0/pantalla_0/USER_LOGIC_I/vga/puntero_0)                                                                                               | 1     |
pantalla_0/pantalla_0/USER_LOGIC_I/vga/puntero_1__and0000(pantalla_0/pantalla_0/USER_LOGIC_I/vga/puntero_1__and000011:O)                           | NONE(pantalla_0/pantalla_0/USER_LOGIC_I/vga/puntero_1)                                                                                               | 1     |
pantalla_0/pantalla_0/USER_LOGIC_I/vga/puntero_1__and0001(pantalla_0/pantalla_0/USER_LOGIC_I/vga/puntero_1__and000111:O)                           | NONE(pantalla_0/pantalla_0/USER_LOGIC_I/vga/puntero_1)                                                                                               | 1     |
pantalla_0/pantalla_0/USER_LOGIC_I/vga/puntero_2__and0000(pantalla_0/pantalla_0/USER_LOGIC_I/vga/puntero_2__and000011:O)                           | NONE(pantalla_0/pantalla_0/USER_LOGIC_I/vga/puntero_2)                                                                                               | 1     |
pantalla_0/pantalla_0/USER_LOGIC_I/vga/puntero_2__and0001(pantalla_0/pantalla_0/USER_LOGIC_I/vga/puntero_2__and000111:O)                           | NONE(pantalla_0/pantalla_0/USER_LOGIC_I/vga/puntero_2)                                                                                               | 1     |
---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 11.888ns (Maximum Frequency: 84.119MHz)
   Minimum input arrival time before clock: 4.458ns
   Maximum output required time after clock: 11.645ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'plb_v46_0_PLB_Clk_pin'
  Clock period: 11.888ns (frequency: 84.119MHz)
  Total number of paths / destination ports: 180838 / 6921
-------------------------------------------------------------------------
Delay:               11.888ns (Levels of Logic = 6)
  Source:            microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[7].Gen_Instr_DFF (FF)
  Destination:       microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/keep_jump_taken_with_ds_0 (FF)
  Source Clock:      plb_v46_0_PLB_Clk_pin rising
  Destination Clock: plb_v46_0_PLB_Clk_pin rising

  Data Path: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[7].Gen_Instr_DFF to microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/keep_jump_taken_with_ds_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             71   0.626   1.824  microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[7].Gen_Instr_DFF (microblaze_0/MicroBlaze_Core_I/of_gpr_op3_rd_addr<1>)
     LUT4:I2->O            1   0.479   0.740  microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_read_mem_write_op3_conflict_0_and000075_SW0 (N321)
     LUT4_L:I2->LO         1   0.479   0.123  microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_read_mem_write_op3_conflict_0_and000088_SW0 (N403)
     LUT4:I3->O            3   0.479   0.830  microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_read_mem_write_op3_conflict_0_and000088 (microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_read_mem_write_op3_conflict)
     LUT3:I2->O            1   0.479   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_pipe_ctrl_9_mux00001 (microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_pipe_ctrl<9>)
     MUXCY_L:S->LO       360   0.435   3.342  microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[9].OF_Piperun_Stage/Using_FPGA.MUXCY_I (Trace_OF_PipeRun)
     LUT2:I1->O            1   0.479   0.681  microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/keep_jump_taken_with_ds_0_or00001 (microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/keep_jump_taken_with_ds_0_or0000)
     FDRE:R                    0.892          microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/keep_jump_taken_with_ds_0
    ----------------------------------------
    Total                     11.888ns (4.348ns logic, 7.540ns route)
                                       (36.6% logic, 63.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'pantalla_0/pantalla_0/USER_LOGIC_I/clock1'
  Clock period: 6.631ns (frequency: 150.804MHz)
  Total number of paths / destination ports: 3732 / 106
-------------------------------------------------------------------------
Delay:               6.631ns (Levels of Logic = 12)
  Source:            pantalla_0/pantalla_0/USER_LOGIC_I/vga/hcnt_3 (FF)
  Destination:       pantalla_0/pantalla_0/USER_LOGIC_I/vga/hcnt_8 (FF)
  Source Clock:      pantalla_0/pantalla_0/USER_LOGIC_I/clock1 rising
  Destination Clock: pantalla_0/pantalla_0/USER_LOGIC_I/clock1 rising

  Data Path: pantalla_0/pantalla_0/USER_LOGIC_I/vga/hcnt_3 to pantalla_0/pantalla_0/USER_LOGIC_I/vga/hcnt_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             40   0.626   1.637  pantalla_0/USER_LOGIC_I/vga/hcnt_3 (pantalla_0/USER_LOGIC_I/vga/hcnt<3>)
     LUT4_D:I3->LO         1   0.479   0.123  pantalla_0/USER_LOGIC_I/vga/hcnt_not0001_inv1_SW0 (N46)
     LUT4:I3->O            6   0.479   1.023  pantalla_0/USER_LOGIC_I/vga/hcnt_not00011 (pantalla_0/USER_LOGIC_I/vga/hcnt_not0001)
     LUT2:I1->O            1   0.479   0.000  pantalla_0/USER_LOGIC_I/vga/Mcount_hcnt_lut<0> (pantalla_0/USER_LOGIC_I/vga/Mcount_hcnt_lut<0>)
     MUXCY:S->O            1   0.435   0.000  pantalla_0/USER_LOGIC_I/vga/Mcount_hcnt_cy<0> (pantalla_0/USER_LOGIC_I/vga/Mcount_hcnt_cy<0>)
     MUXCY:CI->O           1   0.056   0.000  pantalla_0/USER_LOGIC_I/vga/Mcount_hcnt_cy<1> (pantalla_0/USER_LOGIC_I/vga/Mcount_hcnt_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  pantalla_0/USER_LOGIC_I/vga/Mcount_hcnt_cy<2> (pantalla_0/USER_LOGIC_I/vga/Mcount_hcnt_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  pantalla_0/USER_LOGIC_I/vga/Mcount_hcnt_cy<3> (pantalla_0/USER_LOGIC_I/vga/Mcount_hcnt_cy<3>)
     MUXCY:CI->O           1   0.056   0.000  pantalla_0/USER_LOGIC_I/vga/Mcount_hcnt_cy<4> (pantalla_0/USER_LOGIC_I/vga/Mcount_hcnt_cy<4>)
     MUXCY:CI->O           1   0.056   0.000  pantalla_0/USER_LOGIC_I/vga/Mcount_hcnt_cy<5> (pantalla_0/USER_LOGIC_I/vga/Mcount_hcnt_cy<5>)
     MUXCY:CI->O           1   0.056   0.000  pantalla_0/USER_LOGIC_I/vga/Mcount_hcnt_cy<6> (pantalla_0/USER_LOGIC_I/vga/Mcount_hcnt_cy<6>)
     MUXCY:CI->O           0   0.056   0.000  pantalla_0/USER_LOGIC_I/vga/Mcount_hcnt_cy<7> (pantalla_0/USER_LOGIC_I/vga/Mcount_hcnt_cy<7>)
     XORCY:CI->O           1   0.786   0.000  pantalla_0/USER_LOGIC_I/vga/Mcount_hcnt_xor<8> (pantalla_0/USER_LOGIC_I/vga/Mcount_hcnt8)
     FDC:D                     0.176          pantalla_0/USER_LOGIC_I/vga/hcnt_8
    ----------------------------------------
    Total                      6.631ns (3.849ns logic, 2.783ns route)
                                       (58.0% logic, 42.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'pantalla_0/hsync'
  Clock period: 7.420ns (frequency: 134.766MHz)
  Total number of paths / destination ports: 702 / 11
-------------------------------------------------------------------------
Delay:               7.420ns (Levels of Logic = 8)
  Source:            pantalla_0/pantalla_0/USER_LOGIC_I/vga/vcnt_7 (FF)
  Destination:       pantalla_0/pantalla_0/USER_LOGIC_I/vga/vcnt_9 (FF)
  Source Clock:      pantalla_0/hsync rising
  Destination Clock: pantalla_0/hsync rising

  Data Path: pantalla_0/pantalla_0/USER_LOGIC_I/vga/vcnt_7 to pantalla_0/pantalla_0/USER_LOGIC_I/vga/vcnt_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             76   0.626   2.084  pantalla_0/USER_LOGIC_I/vga/vcnt_7 (pantalla_0/USER_LOGIC_I/vga/vcnt<7>)
     LUT4_D:I0->O          2   0.479   0.768  pantalla_0/USER_LOGIC_I/vga/vcnt_not0001_inv251_SW0 (N27)
     LUT4:I3->O            3   0.479   0.941  pantalla_0/USER_LOGIC_I/vga/vcnt_not00011 (pantalla_0/USER_LOGIC_I/vga/vcnt_not0001)
     LUT2:I1->O            1   0.479   0.000  pantalla_0/USER_LOGIC_I/vga/Mcount_vcnt_lut<5> (pantalla_0/USER_LOGIC_I/vga/Mcount_vcnt_lut<5>)
     MUXCY:S->O            1   0.435   0.000  pantalla_0/USER_LOGIC_I/vga/Mcount_vcnt_cy<5> (pantalla_0/USER_LOGIC_I/vga/Mcount_vcnt_cy<5>)
     MUXCY:CI->O           1   0.056   0.000  pantalla_0/USER_LOGIC_I/vga/Mcount_vcnt_cy<6> (pantalla_0/USER_LOGIC_I/vga/Mcount_vcnt_cy<6>)
     MUXCY:CI->O           1   0.056   0.000  pantalla_0/USER_LOGIC_I/vga/Mcount_vcnt_cy<7> (pantalla_0/USER_LOGIC_I/vga/Mcount_vcnt_cy<7>)
     MUXCY:CI->O           0   0.056   0.000  pantalla_0/USER_LOGIC_I/vga/Mcount_vcnt_cy<8> (pantalla_0/USER_LOGIC_I/vga/Mcount_vcnt_cy<8>)
     XORCY:CI->O           1   0.786   0.000  pantalla_0/USER_LOGIC_I/vga/Mcount_vcnt_xor<9> (pantalla_0/USER_LOGIC_I/vga/Mcount_vcnt9)
     FDC:D                     0.176          pantalla_0/USER_LOGIC_I/vga/vcnt_9
    ----------------------------------------
    Total                      7.420ns (3.627ns logic, 3.794ns route)
                                       (48.9% logic, 51.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'pantalla_0/pantalla_0/USER_LOGIC_I/vga/botonDer'
  Clock period: 2.851ns (frequency: 350.785MHz)
  Total number of paths / destination ports: 7 / 3
-------------------------------------------------------------------------
Delay:               2.851ns (Levels of Logic = 1)
  Source:            pantalla_0/pantalla_0/USER_LOGIC_I/vga/puntero_0 (LATCH)
  Destination:       pantalla_0/pantalla_0/USER_LOGIC_I/vga/puntero_0 (LATCH)
  Source Clock:      pantalla_0/pantalla_0/USER_LOGIC_I/vga/botonDer falling
  Destination Clock: pantalla_0/pantalla_0/USER_LOGIC_I/vga/botonDer falling

  Data Path: pantalla_0/pantalla_0/USER_LOGIC_I/vga/puntero_0 to pantalla_0/pantalla_0/USER_LOGIC_I/vga/puntero_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCP:G->Q            10   0.551   0.964  pantalla_0/USER_LOGIC_I/vga/puntero_0 (pantalla_0/USER_LOGIC_I/vga/puntero<0>)
     INV:I->O              1   0.479   0.681  pantalla_0/USER_LOGIC_I/vga/puntero_mux0001<0>1_INV_0 (pantalla_0/USER_LOGIC_I/vga/puntero_mux0001<0>)
     LDCP:D                    0.176          pantalla_0/USER_LOGIC_I/vga/puntero_0
    ----------------------------------------
    Total                      2.851ns (1.206ns logic, 1.645ns route)
                                       (42.3% logic, 57.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'plb_v46_0_PLB_Clk_pin'
  Total number of paths / destination ports: 296 / 296
-------------------------------------------------------------------------
Offset:              4.458ns (Levels of Logic = 2)
  Source:            plb_v46_0_SYS_Rst_pin (PAD)
  Destination:       microblaze_0/microblaze_0/LOCKSTEP_Out_3765 (FF)
  Destination Clock: plb_v46_0_PLB_Clk_pin rising

  Data Path: plb_v46_0_SYS_Rst_pin to microblaze_0/microblaze_0/LOCKSTEP_Out_3765
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           294   0.715   2.851  plb_v46_0_SYS_Rst_pin_IBUF (plb_v46_0_SYS_Rst_pin_IBUF)
     begin scope: 'microblaze_0'
     FDR:R                     0.892          microblaze_0/LOCKSTEP_Out_111
    ----------------------------------------
    Total                      4.458ns (1.607ns logic, 2.851ns route)
                                       (36.0% logic, 64.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'pantalla_0/pantalla_0/USER_LOGIC_I/clock1'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              1.572ns (Levels of Logic = 2)
  Source:            pantalla_0_botonIz_pin (PAD)
  Destination:       pantalla_0/pantalla_0/USER_LOGIC_I/vga/ini_debouncerIz/aux1 (FF)
  Destination Clock: pantalla_0/pantalla_0/USER_LOGIC_I/clock1 rising

  Data Path: pantalla_0_botonIz_pin to pantalla_0/pantalla_0/USER_LOGIC_I/vga/ini_debouncerIz/aux1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.715   0.681  pantalla_0_botonIz_pin_IBUF (pantalla_0_botonIz_pin_IBUF)
     begin scope: 'pantalla_0'
     FDP:D                     0.176          pantalla_0/USER_LOGIC_I/vga/ini_debouncerIz/aux1
    ----------------------------------------
    Total                      1.572ns (0.891ns logic, 0.681ns route)
                                       (56.7% logic, 43.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'plb_v46_0_PLB_Clk_pin'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              6.216ns (Levels of Logic = 2)
  Source:            xps_uartlite_0/xps_uartlite_0/UARTLITE_CORE_I/UARTLITE_TX_I/TX (FF)
  Destination:       xps_uartlite_0_TX_pin (PAD)
  Source Clock:      plb_v46_0_PLB_Clk_pin rising

  Data Path: xps_uartlite_0/xps_uartlite_0/UARTLITE_CORE_I/UARTLITE_TX_I/TX to xps_uartlite_0_TX_pin
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              1   0.626   0.681  xps_uartlite_0/UARTLITE_CORE_I/UARTLITE_TX_I/TX (TX)
     end scope: 'xps_uartlite_0'
     OBUF:I->O                 4.909          xps_uartlite_0_TX_pin_OBUF (xps_uartlite_0_TX_pin)
    ----------------------------------------
    Total                      6.216ns (5.535ns logic, 0.681ns route)
                                       (89.0% logic, 11.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'pantalla_0/pantalla_0/USER_LOGIC_I/clock1'
  Total number of paths / destination ports: 163 / 10
-------------------------------------------------------------------------
Offset:              10.435ns (Levels of Logic = 6)
  Source:            pantalla_0/pantalla_0/USER_LOGIC_I/vga/hcnt_3 (FF)
  Destination:       pantalla_0_p_rgb_pin<0> (PAD)
  Source Clock:      pantalla_0/pantalla_0/USER_LOGIC_I/clock1 rising

  Data Path: pantalla_0/pantalla_0/USER_LOGIC_I/vga/hcnt_3 to pantalla_0_p_rgb_pin<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             40   0.626   1.909  pantalla_0/USER_LOGIC_I/vga/hcnt_3 (pantalla_0/USER_LOGIC_I/vga/hcnt<3>)
     LUT3:I0->O            1   0.479   0.000  pantalla_0/USER_LOGIC_I/vga/inst_LPM_MUX1_4 (pantalla_0/USER_LOGIC_I/vga/inst_LPM_MUX1_4)
     MUXF5:I1->O           1   0.314   0.000  pantalla_0/USER_LOGIC_I/vga/inst_LPM_MUX1_3_f5 (pantalla_0/USER_LOGIC_I/vga/inst_LPM_MUX1_3_f5)
     MUXF6:I1->O           1   0.298   0.740  pantalla_0/USER_LOGIC_I/vga/inst_LPM_MUX1_2_f6 (pantalla_0/USER_LOGIC_I/vga/_varindex0000<1>)
     LUT3:I2->O            1   0.479   0.681  pantalla_0/USER_LOGIC_I/vga/rgb<1>1 (p_rgb<7>)
     end scope: 'pantalla_0'
     OBUF:I->O                 4.909          pantalla_0_p_rgb_pin_7_OBUF (pantalla_0_p_rgb_pin<7>)
    ----------------------------------------
    Total                     10.435ns (7.105ns logic, 3.330ns route)
                                       (68.1% logic, 31.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'pantalla_0/hsync'
  Total number of paths / destination ports: 307 / 10
-------------------------------------------------------------------------
Offset:              11.645ns (Levels of Logic = 7)
  Source:            pantalla_0/pantalla_0/USER_LOGIC_I/vga/vcnt_5 (FF)
  Destination:       pantalla_0_p_rgb_pin<0> (PAD)
  Source Clock:      pantalla_0/hsync rising

  Data Path: pantalla_0/pantalla_0/USER_LOGIC_I/vga/vcnt_5 to pantalla_0_p_rgb_pin<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             76   0.626   1.789  pantalla_0/USER_LOGIC_I/vga/vcnt_5 (pantalla_0/USER_LOGIC_I/vga/vcnt<5>)
     RAM16X1D:DPRA1->DPO    1   0.479   0.851  pantalla_0/USER_LOGIC_I/vga/Mram_RAM1 (pantalla_0/USER_LOGIC_I/vga/N11)
     LUT3:I1->O            1   0.479   0.000  pantalla_0/USER_LOGIC_I/vga/inst_LPM_MUX_6 (pantalla_0/USER_LOGIC_I/vga/inst_LPM_MUX_6)
     MUXF5:I0->O           1   0.314   0.000  pantalla_0/USER_LOGIC_I/vga/inst_LPM_MUX_4_f5 (pantalla_0/USER_LOGIC_I/vga/inst_LPM_MUX_4_f5)
     MUXF6:I0->O           1   0.298   0.740  pantalla_0/USER_LOGIC_I/vga/inst_LPM_MUX_2_f6 (pantalla_0/USER_LOGIC_I/vga/_varindex0000<0>)
     LUT3:I2->O            1   0.479   0.681  pantalla_0/USER_LOGIC_I/vga/rgb<0>1 (p_rgb<8>)
     end scope: 'pantalla_0'
     OBUF:I->O                 4.909          pantalla_0_p_rgb_pin_8_OBUF (pantalla_0_p_rgb_pin<8>)
    ----------------------------------------
    Total                     11.645ns (7.584ns logic, 4.061ns route)
                                       (65.1% logic, 34.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'pantalla_0/pantalla_0/USER_LOGIC_I/vga/botonDer'
  Total number of paths / destination ports: 27 / 9
-------------------------------------------------------------------------
Offset:              9.425ns (Levels of Logic = 4)
  Source:            pantalla_0/pantalla_0/USER_LOGIC_I/vga/puntero_2 (LATCH)
  Destination:       pantalla_0_p_rgb_pin<0> (PAD)
  Source Clock:      pantalla_0/pantalla_0/USER_LOGIC_I/vga/botonDer falling

  Data Path: pantalla_0/pantalla_0/USER_LOGIC_I/vga/puntero_2 to pantalla_0_p_rgb_pin<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCP:G->Q             7   0.551   1.076  pantalla_0/USER_LOGIC_I/vga/puntero_2 (pantalla_0/USER_LOGIC_I/vga/puntero<2>)
     LUT4:I1->O            9   0.479   1.250  pantalla_0/USER_LOGIC_I/vga/rgb_and000026 (pantalla_0/USER_LOGIC_I/vga/rgb_and000026)
     LUT3:I0->O            1   0.479   0.681  pantalla_0/USER_LOGIC_I/vga/rgb<8>1 (p_rgb<0>)
     end scope: 'pantalla_0'
     OBUF:I->O                 4.909          pantalla_0_p_rgb_pin_0_OBUF (pantalla_0_p_rgb_pin<0>)
    ----------------------------------------
    Total                      9.425ns (6.418ns logic, 3.007ns route)
                                       (68.1% logic, 31.9% route)

=========================================================================


Total REAL time to Xst completion: 204.00 secs
Total CPU time to Xst completion: 203.45 secs
 
--> 

Total memory usage is 4577024 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  350 (   0 filtered)
Number of infos    :   40 (   0 filtered)

