// Seed: 275274165
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  always @(negedge 1 - 1'b0) $display(id_1);
  or primCall (id_7, id_6, id_1, id_2);
  module_2 modCall_1 (
      id_1,
      id_6,
      id_7
  );
endmodule
module module_1 (
    input tri1 id_0,
    input tri1 id_1,
    input tri1 id_2
);
  wire id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_4, id_5;
endmodule
