INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/confreg/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/openmips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
WARNING: [VRFC 10-3248] data object 'ex_wreg_i' is already declared [F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/openmips.v:67]
WARNING: [VRFC 10-3703] second declaration of 'ex_wreg_i' ignored [F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/openmips.v:67]
WARNING: [VRFC 10-3248] data object 'ex_wd_i' is already declared [F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/openmips.v:68]
WARNING: [VRFC 10-3703] second declaration of 'ex_wd_i' ignored [F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/openmips.v:68]
INFO: [VRFC 10-2458] undeclared symbol wb_wd_i, assumed default net type wire [F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/openmips.v:281]
INFO: [VRFC 10-2458] undeclared symbol wb_wreg_i, assumed default net type wire [F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/openmips.v:282]
INFO: [VRFC 10-2458] undeclared symbol wb_wdata_i, assumed default net type wire [F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/openmips.v:283]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/single_cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sources_1/new/myCPU/wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/d41/cpu_pipline/single_cycle/single_cycle.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
