/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/

/*
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.
*/

VECTOR("C:/Users/ndlis/Desktop/ca2/ARM_System_Syn/db/ARM_System.sim.cvwf")
{
	ZOOM{
		ZBEGIN = 740448;
		ZEND = 1000000;
		NUMERATOR = 978;
		DENOMINATOR = 221696;
		TOP_INDEX = 0;
	}
	CLOCK{
		PERIOD = 10000;
		OFFSET = 0;
		DUTY_CYCLE = 50;
	}
	RANDOM_VALUE{
		INTERVAL_TYPE = HALF_GRID;
	}
	LINE{
		SIGNAL = "CLOCK_27";
		INDEX = 0;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "KEY[0]";
		INDEX = 1;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|mdr";
		INDEX = 2;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|mdr[31]";
		INDEX = 3;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|mdr[30]";
		INDEX = 4;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|mdr[29]";
		INDEX = 5;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|mdr[28]";
		INDEX = 6;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|mdr[27]";
		INDEX = 7;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|mdr[26]";
		INDEX = 8;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|mdr[25]";
		INDEX = 9;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|mdr[24]";
		INDEX = 10;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|mdr[23]";
		INDEX = 11;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|mdr[22]";
		INDEX = 12;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|mdr[21]";
		INDEX = 13;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|mdr[20]";
		INDEX = 14;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|mdr[19]";
		INDEX = 15;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|mdr[18]";
		INDEX = 16;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|mdr[17]";
		INDEX = 17;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|mdr[16]";
		INDEX = 18;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|mdr[15]";
		INDEX = 19;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|mdr[14]";
		INDEX = 20;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|mdr[13]";
		INDEX = 21;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|mdr[12]";
		INDEX = 22;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|mdr[11]";
		INDEX = 23;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|mdr[10]";
		INDEX = 24;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|mdr[9]";
		INDEX = 25;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|mdr[8]";
		INDEX = 26;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|mdr[7]";
		INDEX = 27;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|mdr[6]";
		INDEX = 28;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|mdr[5]";
		INDEX = 29;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|mdr[4]";
		INDEX = 30;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|mdr[3]";
		INDEX = 31;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|mdr[2]";
		INDEX = 32;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|mdr[1]";
		INDEX = 33;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|mdr[0]";
		INDEX = 34;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|instructions";
		INDEX = 35;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|instructions[31]";
		INDEX = 36;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|instructions[30]";
		INDEX = 37;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|instructions[29]";
		INDEX = 38;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|instructions[28]";
		INDEX = 39;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|instructions[27]";
		INDEX = 40;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|instructions[26]";
		INDEX = 41;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|instructions[25]";
		INDEX = 42;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|instructions[24]";
		INDEX = 43;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|instructions[23]";
		INDEX = 44;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|instructions[22]";
		INDEX = 45;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|instructions[21]";
		INDEX = 46;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|instructions[20]";
		INDEX = 47;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|instructions[19]";
		INDEX = 48;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|instructions[18]";
		INDEX = 49;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|instructions[17]";
		INDEX = 50;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|instructions[16]";
		INDEX = 51;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|instructions[15]";
		INDEX = 52;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|instructions[14]";
		INDEX = 53;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|instructions[13]";
		INDEX = 54;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|instructions[12]";
		INDEX = 55;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|instructions[11]";
		INDEX = 56;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|instructions[10]";
		INDEX = 57;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|instructions[9]";
		INDEX = 58;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|instructions[8]";
		INDEX = 59;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|instructions[7]";
		INDEX = 60;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|instructions[6]";
		INDEX = 61;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|instructions[5]";
		INDEX = 62;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|instructions[4]";
		INDEX = 63;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|instructions[3]";
		INDEX = 64;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|instructions[2]";
		INDEX = 65;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|instructions[1]";
		INDEX = 66;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|instructions[0]";
		INDEX = 67;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|A";
		INDEX = 68;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|A[31]";
		INDEX = 69;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|A[30]";
		INDEX = 70;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|A[29]";
		INDEX = 71;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|A[28]";
		INDEX = 72;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|A[27]";
		INDEX = 73;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|A[26]";
		INDEX = 74;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|A[25]";
		INDEX = 75;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|A[24]";
		INDEX = 76;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|A[23]";
		INDEX = 77;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|A[22]";
		INDEX = 78;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|A[21]";
		INDEX = 79;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|A[20]";
		INDEX = 80;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|A[19]";
		INDEX = 81;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|A[18]";
		INDEX = 82;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|A[17]";
		INDEX = 83;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|A[16]";
		INDEX = 84;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|A[15]";
		INDEX = 85;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|A[14]";
		INDEX = 86;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|A[13]";
		INDEX = 87;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|A[12]";
		INDEX = 88;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|A[11]";
		INDEX = 89;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|A[10]";
		INDEX = 90;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|A[9]";
		INDEX = 91;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|A[8]";
		INDEX = 92;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|A[7]";
		INDEX = 93;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|A[6]";
		INDEX = 94;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|A[5]";
		INDEX = 95;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|A[4]";
		INDEX = 96;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|A[3]";
		INDEX = 97;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|A[2]";
		INDEX = 98;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|A[1]";
		INDEX = 99;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|A[0]";
		INDEX = 100;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|B";
		INDEX = 101;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|B[31]";
		INDEX = 102;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|B[30]";
		INDEX = 103;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|B[29]";
		INDEX = 104;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|B[28]";
		INDEX = 105;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|B[27]";
		INDEX = 106;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|B[26]";
		INDEX = 107;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|B[25]";
		INDEX = 108;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|B[24]";
		INDEX = 109;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|B[23]";
		INDEX = 110;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|B[22]";
		INDEX = 111;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|B[21]";
		INDEX = 112;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|B[20]";
		INDEX = 113;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|B[19]";
		INDEX = 114;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|B[18]";
		INDEX = 115;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|B[17]";
		INDEX = 116;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|B[16]";
		INDEX = 117;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|B[15]";
		INDEX = 118;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|B[14]";
		INDEX = 119;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|B[13]";
		INDEX = 120;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|B[12]";
		INDEX = 121;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|B[11]";
		INDEX = 122;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|B[10]";
		INDEX = 123;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|B[9]";
		INDEX = 124;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|B[8]";
		INDEX = 125;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|B[7]";
		INDEX = 126;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|B[6]";
		INDEX = 127;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|B[5]";
		INDEX = 128;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|B[4]";
		INDEX = 129;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|B[3]";
		INDEX = 130;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|B[2]";
		INDEX = 131;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|B[1]";
		INDEX = 132;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|B[0]";
		INDEX = 133;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|signalunit:SignalControl|step";
		INDEX = 134;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|signalunit:SignalControl|step[2]";
		INDEX = 135;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|signalunit:SignalControl|step[1]";
		INDEX = 136;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|signalunit:SignalControl|step[0]";
		INDEX = 137;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[0]";
		INDEX = 138;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[0][31]";
		INDEX = 139;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[0][30]";
		INDEX = 140;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[0][29]";
		INDEX = 141;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[0][28]";
		INDEX = 142;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[0][27]";
		INDEX = 143;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[0][26]";
		INDEX = 144;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[0][25]";
		INDEX = 145;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[0][24]";
		INDEX = 146;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[0][23]";
		INDEX = 147;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[0][22]";
		INDEX = 148;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[0][21]";
		INDEX = 149;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[0][20]";
		INDEX = 150;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[0][19]";
		INDEX = 151;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[0][18]";
		INDEX = 152;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[0][17]";
		INDEX = 153;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[0][16]";
		INDEX = 154;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[0][15]";
		INDEX = 155;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[0][14]";
		INDEX = 156;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[0][13]";
		INDEX = 157;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[0][12]";
		INDEX = 158;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[0][11]";
		INDEX = 159;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[0][10]";
		INDEX = 160;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[0][9]";
		INDEX = 161;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[0][8]";
		INDEX = 162;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[0][7]";
		INDEX = 163;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[0][6]";
		INDEX = 164;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[0][5]";
		INDEX = 165;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[0][4]";
		INDEX = 166;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[0][3]";
		INDEX = 167;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[0][2]";
		INDEX = 168;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[0][1]";
		INDEX = 169;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[0][0]";
		INDEX = 170;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[1]";
		INDEX = 171;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[1][31]";
		INDEX = 172;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[1][30]";
		INDEX = 173;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[1][29]";
		INDEX = 174;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[1][28]";
		INDEX = 175;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[1][27]";
		INDEX = 176;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[1][26]";
		INDEX = 177;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[1][25]";
		INDEX = 178;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[1][24]";
		INDEX = 179;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[1][23]";
		INDEX = 180;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[1][22]";
		INDEX = 181;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[1][21]";
		INDEX = 182;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[1][20]";
		INDEX = 183;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[1][19]";
		INDEX = 184;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[1][18]";
		INDEX = 185;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[1][17]";
		INDEX = 186;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[1][16]";
		INDEX = 187;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[1][15]";
		INDEX = 188;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[1][14]";
		INDEX = 189;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[1][13]";
		INDEX = 190;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[1][12]";
		INDEX = 191;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[1][11]";
		INDEX = 192;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[1][10]";
		INDEX = 193;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[1][9]";
		INDEX = 194;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[1][8]";
		INDEX = 195;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[1][7]";
		INDEX = 196;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[1][6]";
		INDEX = 197;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[1][5]";
		INDEX = 198;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[1][4]";
		INDEX = 199;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[1][3]";
		INDEX = 200;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[1][2]";
		INDEX = 201;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[1][1]";
		INDEX = 202;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[1][0]";
		INDEX = 203;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[2]";
		INDEX = 204;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[2][31]";
		INDEX = 205;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[2][30]";
		INDEX = 206;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[2][29]";
		INDEX = 207;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[2][28]";
		INDEX = 208;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[2][27]";
		INDEX = 209;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[2][26]";
		INDEX = 210;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[2][25]";
		INDEX = 211;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[2][24]";
		INDEX = 212;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[2][23]";
		INDEX = 213;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[2][22]";
		INDEX = 214;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[2][21]";
		INDEX = 215;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[2][20]";
		INDEX = 216;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[2][19]";
		INDEX = 217;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[2][18]";
		INDEX = 218;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[2][17]";
		INDEX = 219;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[2][16]";
		INDEX = 220;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[2][15]";
		INDEX = 221;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[2][14]";
		INDEX = 222;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[2][13]";
		INDEX = 223;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[2][12]";
		INDEX = 224;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[2][11]";
		INDEX = 225;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[2][10]";
		INDEX = 226;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[2][9]";
		INDEX = 227;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[2][8]";
		INDEX = 228;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[2][7]";
		INDEX = 229;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[2][6]";
		INDEX = 230;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[2][5]";
		INDEX = 231;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[2][4]";
		INDEX = 232;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[2][3]";
		INDEX = 233;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[2][2]";
		INDEX = 234;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[2][1]";
		INDEX = 235;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[2][0]";
		INDEX = 236;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[3]";
		INDEX = 237;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[3][31]";
		INDEX = 238;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[3][30]";
		INDEX = 239;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[3][29]";
		INDEX = 240;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[3][28]";
		INDEX = 241;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[3][27]";
		INDEX = 242;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[3][26]";
		INDEX = 243;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[3][25]";
		INDEX = 244;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[3][24]";
		INDEX = 245;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[3][23]";
		INDEX = 246;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[3][22]";
		INDEX = 247;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[3][21]";
		INDEX = 248;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[3][20]";
		INDEX = 249;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[3][19]";
		INDEX = 250;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[3][18]";
		INDEX = 251;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[3][17]";
		INDEX = 252;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[3][16]";
		INDEX = 253;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[3][15]";
		INDEX = 254;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[3][14]";
		INDEX = 255;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[3][13]";
		INDEX = 256;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[3][12]";
		INDEX = 257;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[3][11]";
		INDEX = 258;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[3][10]";
		INDEX = 259;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[3][9]";
		INDEX = 260;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[3][8]";
		INDEX = 261;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[3][7]";
		INDEX = 262;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[3][6]";
		INDEX = 263;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[3][5]";
		INDEX = 264;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[3][4]";
		INDEX = 265;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[3][3]";
		INDEX = 266;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[3][2]";
		INDEX = 267;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[3][1]";
		INDEX = 268;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[3][0]";
		INDEX = 269;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[4]";
		INDEX = 270;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[4][31]";
		INDEX = 271;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[4][30]";
		INDEX = 272;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[4][29]";
		INDEX = 273;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[4][28]";
		INDEX = 274;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[4][27]";
		INDEX = 275;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[4][26]";
		INDEX = 276;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[4][25]";
		INDEX = 277;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[4][24]";
		INDEX = 278;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[4][23]";
		INDEX = 279;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[4][22]";
		INDEX = 280;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[4][21]";
		INDEX = 281;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[4][20]";
		INDEX = 282;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[4][19]";
		INDEX = 283;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[4][18]";
		INDEX = 284;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[4][17]";
		INDEX = 285;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[4][16]";
		INDEX = 286;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[4][15]";
		INDEX = 287;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[4][14]";
		INDEX = 288;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[4][13]";
		INDEX = 289;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[4][12]";
		INDEX = 290;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[4][11]";
		INDEX = 291;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[4][10]";
		INDEX = 292;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[4][9]";
		INDEX = 293;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[4][8]";
		INDEX = 294;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[4][7]";
		INDEX = 295;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[4][6]";
		INDEX = 296;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[4][5]";
		INDEX = 297;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[4][4]";
		INDEX = 298;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[4][3]";
		INDEX = 299;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[4][2]";
		INDEX = 300;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[4][1]";
		INDEX = 301;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[4][0]";
		INDEX = 302;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[5]";
		INDEX = 303;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[5][31]";
		INDEX = 304;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[5][30]";
		INDEX = 305;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[5][29]";
		INDEX = 306;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[5][28]";
		INDEX = 307;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[5][27]";
		INDEX = 308;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[5][26]";
		INDEX = 309;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[5][25]";
		INDEX = 310;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[5][24]";
		INDEX = 311;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[5][23]";
		INDEX = 312;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[5][22]";
		INDEX = 313;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[5][21]";
		INDEX = 314;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[5][20]";
		INDEX = 315;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[5][19]";
		INDEX = 316;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[5][18]";
		INDEX = 317;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[5][17]";
		INDEX = 318;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[5][16]";
		INDEX = 319;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[5][15]";
		INDEX = 320;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[5][14]";
		INDEX = 321;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[5][13]";
		INDEX = 322;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[5][12]";
		INDEX = 323;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[5][11]";
		INDEX = 324;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[5][10]";
		INDEX = 325;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[5][9]";
		INDEX = 326;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[5][8]";
		INDEX = 327;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[5][7]";
		INDEX = 328;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[5][6]";
		INDEX = 329;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[5][5]";
		INDEX = 330;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[5][4]";
		INDEX = 331;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[5][3]";
		INDEX = 332;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[5][2]";
		INDEX = 333;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[5][1]";
		INDEX = 334;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[5][0]";
		INDEX = 335;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[6]";
		INDEX = 336;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[6][31]";
		INDEX = 337;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[6][30]";
		INDEX = 338;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[6][29]";
		INDEX = 339;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[6][28]";
		INDEX = 340;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[6][27]";
		INDEX = 341;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[6][26]";
		INDEX = 342;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[6][25]";
		INDEX = 343;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[6][24]";
		INDEX = 344;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[6][23]";
		INDEX = 345;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[6][22]";
		INDEX = 346;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[6][21]";
		INDEX = 347;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[6][20]";
		INDEX = 348;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[6][19]";
		INDEX = 349;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[6][18]";
		INDEX = 350;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[6][17]";
		INDEX = 351;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[6][16]";
		INDEX = 352;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[6][15]";
		INDEX = 353;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[6][14]";
		INDEX = 354;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[6][13]";
		INDEX = 355;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[6][12]";
		INDEX = 356;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[6][11]";
		INDEX = 357;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[6][10]";
		INDEX = 358;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[6][9]";
		INDEX = 359;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[6][8]";
		INDEX = 360;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[6][7]";
		INDEX = 361;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[6][6]";
		INDEX = 362;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[6][5]";
		INDEX = 363;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[6][4]";
		INDEX = 364;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[6][3]";
		INDEX = 365;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[6][2]";
		INDEX = 366;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[6][1]";
		INDEX = 367;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[6][0]";
		INDEX = 368;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[7]";
		INDEX = 369;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[7][31]";
		INDEX = 370;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[7][30]";
		INDEX = 371;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[7][29]";
		INDEX = 372;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[7][28]";
		INDEX = 373;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[7][27]";
		INDEX = 374;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[7][26]";
		INDEX = 375;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[7][25]";
		INDEX = 376;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[7][24]";
		INDEX = 377;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[7][23]";
		INDEX = 378;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[7][22]";
		INDEX = 379;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[7][21]";
		INDEX = 380;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[7][20]";
		INDEX = 381;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[7][19]";
		INDEX = 382;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[7][18]";
		INDEX = 383;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[7][17]";
		INDEX = 384;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[7][16]";
		INDEX = 385;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[7][15]";
		INDEX = 386;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[7][14]";
		INDEX = 387;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[7][13]";
		INDEX = 388;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[7][12]";
		INDEX = 389;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[7][11]";
		INDEX = 390;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[7][10]";
		INDEX = 391;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[7][9]";
		INDEX = 392;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[7][8]";
		INDEX = 393;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[7][7]";
		INDEX = 394;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[7][6]";
		INDEX = 395;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[7][5]";
		INDEX = 396;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[7][4]";
		INDEX = 397;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[7][3]";
		INDEX = 398;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[7][2]";
		INDEX = 399;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[7][1]";
		INDEX = 400;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[7][0]";
		INDEX = 401;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[8]";
		INDEX = 402;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[8][31]";
		INDEX = 403;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[8][30]";
		INDEX = 404;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[8][29]";
		INDEX = 405;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[8][28]";
		INDEX = 406;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[8][27]";
		INDEX = 407;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[8][26]";
		INDEX = 408;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[8][25]";
		INDEX = 409;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[8][24]";
		INDEX = 410;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[8][23]";
		INDEX = 411;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[8][22]";
		INDEX = 412;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[8][21]";
		INDEX = 413;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[8][20]";
		INDEX = 414;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[8][19]";
		INDEX = 415;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[8][18]";
		INDEX = 416;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[8][17]";
		INDEX = 417;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[8][16]";
		INDEX = 418;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[8][15]";
		INDEX = 419;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[8][14]";
		INDEX = 420;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[8][13]";
		INDEX = 421;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[8][12]";
		INDEX = 422;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[8][11]";
		INDEX = 423;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[8][10]";
		INDEX = 424;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[8][9]";
		INDEX = 425;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[8][8]";
		INDEX = 426;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[8][7]";
		INDEX = 427;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[8][6]";
		INDEX = 428;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[8][5]";
		INDEX = 429;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[8][4]";
		INDEX = 430;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[8][3]";
		INDEX = 431;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[8][2]";
		INDEX = 432;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[8][1]";
		INDEX = 433;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[8][0]";
		INDEX = 434;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[9]";
		INDEX = 435;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[9][31]";
		INDEX = 436;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[9][30]";
		INDEX = 437;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[9][29]";
		INDEX = 438;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[9][28]";
		INDEX = 439;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[9][27]";
		INDEX = 440;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[9][26]";
		INDEX = 441;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[9][25]";
		INDEX = 442;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[9][24]";
		INDEX = 443;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[9][23]";
		INDEX = 444;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[9][22]";
		INDEX = 445;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[9][21]";
		INDEX = 446;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[9][20]";
		INDEX = 447;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[9][19]";
		INDEX = 448;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[9][18]";
		INDEX = 449;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[9][17]";
		INDEX = 450;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[9][16]";
		INDEX = 451;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[9][15]";
		INDEX = 452;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[9][14]";
		INDEX = 453;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[9][13]";
		INDEX = 454;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[9][12]";
		INDEX = 455;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[9][11]";
		INDEX = 456;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[9][10]";
		INDEX = 457;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[9][9]";
		INDEX = 458;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[9][8]";
		INDEX = 459;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[9][7]";
		INDEX = 460;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[9][6]";
		INDEX = 461;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[9][5]";
		INDEX = 462;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[9][4]";
		INDEX = 463;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[9][3]";
		INDEX = 464;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[9][2]";
		INDEX = 465;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[9][1]";
		INDEX = 466;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[9][0]";
		INDEX = 467;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[10]";
		INDEX = 468;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[10][31]";
		INDEX = 469;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[10][30]";
		INDEX = 470;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[10][29]";
		INDEX = 471;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[10][28]";
		INDEX = 472;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[10][27]";
		INDEX = 473;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[10][26]";
		INDEX = 474;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[10][25]";
		INDEX = 475;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[10][24]";
		INDEX = 476;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[10][23]";
		INDEX = 477;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[10][22]";
		INDEX = 478;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[10][21]";
		INDEX = 479;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[10][20]";
		INDEX = 480;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[10][19]";
		INDEX = 481;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[10][18]";
		INDEX = 482;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[10][17]";
		INDEX = 483;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[10][16]";
		INDEX = 484;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[10][15]";
		INDEX = 485;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[10][14]";
		INDEX = 486;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[10][13]";
		INDEX = 487;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[10][12]";
		INDEX = 488;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[10][11]";
		INDEX = 489;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[10][10]";
		INDEX = 490;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[10][9]";
		INDEX = 491;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[10][8]";
		INDEX = 492;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[10][7]";
		INDEX = 493;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[10][6]";
		INDEX = 494;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[10][5]";
		INDEX = 495;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[10][4]";
		INDEX = 496;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[10][3]";
		INDEX = 497;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[10][2]";
		INDEX = 498;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[10][1]";
		INDEX = 499;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[10][0]";
		INDEX = 500;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[11]";
		INDEX = 501;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[11][31]";
		INDEX = 502;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[11][30]";
		INDEX = 503;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[11][29]";
		INDEX = 504;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[11][28]";
		INDEX = 505;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[11][27]";
		INDEX = 506;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[11][26]";
		INDEX = 507;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[11][25]";
		INDEX = 508;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[11][24]";
		INDEX = 509;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[11][23]";
		INDEX = 510;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[11][22]";
		INDEX = 511;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[11][21]";
		INDEX = 512;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[11][20]";
		INDEX = 513;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[11][19]";
		INDEX = 514;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[11][18]";
		INDEX = 515;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[11][17]";
		INDEX = 516;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[11][16]";
		INDEX = 517;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[11][15]";
		INDEX = 518;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[11][14]";
		INDEX = 519;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[11][13]";
		INDEX = 520;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[11][12]";
		INDEX = 521;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[11][11]";
		INDEX = 522;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[11][10]";
		INDEX = 523;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[11][9]";
		INDEX = 524;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[11][8]";
		INDEX = 525;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[11][7]";
		INDEX = 526;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[11][6]";
		INDEX = 527;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[11][5]";
		INDEX = 528;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[11][4]";
		INDEX = 529;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[11][3]";
		INDEX = 530;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[11][2]";
		INDEX = 531;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[11][1]";
		INDEX = 532;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[11][0]";
		INDEX = 533;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[12]";
		INDEX = 534;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[12][31]";
		INDEX = 535;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[12][30]";
		INDEX = 536;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[12][29]";
		INDEX = 537;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[12][28]";
		INDEX = 538;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[12][27]";
		INDEX = 539;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[12][26]";
		INDEX = 540;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[12][25]";
		INDEX = 541;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[12][24]";
		INDEX = 542;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[12][23]";
		INDEX = 543;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[12][22]";
		INDEX = 544;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[12][21]";
		INDEX = 545;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[12][20]";
		INDEX = 546;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[12][19]";
		INDEX = 547;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[12][18]";
		INDEX = 548;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[12][17]";
		INDEX = 549;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[12][16]";
		INDEX = 550;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[12][15]";
		INDEX = 551;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[12][14]";
		INDEX = 552;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[12][13]";
		INDEX = 553;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[12][12]";
		INDEX = 554;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[12][11]";
		INDEX = 555;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[12][10]";
		INDEX = 556;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[12][9]";
		INDEX = 557;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[12][8]";
		INDEX = 558;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[12][7]";
		INDEX = 559;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[12][6]";
		INDEX = 560;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[12][5]";
		INDEX = 561;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[12][4]";
		INDEX = 562;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[12][3]";
		INDEX = 563;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[12][2]";
		INDEX = 564;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[12][1]";
		INDEX = 565;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[12][0]";
		INDEX = 566;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[13]";
		INDEX = 567;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[13][31]";
		INDEX = 568;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[13][30]";
		INDEX = 569;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[13][29]";
		INDEX = 570;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[13][28]";
		INDEX = 571;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[13][27]";
		INDEX = 572;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[13][26]";
		INDEX = 573;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[13][25]";
		INDEX = 574;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[13][24]";
		INDEX = 575;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[13][23]";
		INDEX = 576;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[13][22]";
		INDEX = 577;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[13][21]";
		INDEX = 578;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[13][20]";
		INDEX = 579;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[13][19]";
		INDEX = 580;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[13][18]";
		INDEX = 581;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[13][17]";
		INDEX = 582;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[13][16]";
		INDEX = 583;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[13][15]";
		INDEX = 584;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[13][14]";
		INDEX = 585;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[13][13]";
		INDEX = 586;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[13][12]";
		INDEX = 587;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[13][11]";
		INDEX = 588;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[13][10]";
		INDEX = 589;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[13][9]";
		INDEX = 590;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[13][8]";
		INDEX = 591;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[13][7]";
		INDEX = 592;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[13][6]";
		INDEX = 593;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[13][5]";
		INDEX = 594;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[13][4]";
		INDEX = 595;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[13][3]";
		INDEX = 596;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[13][2]";
		INDEX = 597;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[13][1]";
		INDEX = 598;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[13][0]";
		INDEX = 599;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[14]";
		INDEX = 600;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[14][31]";
		INDEX = 601;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[14][30]";
		INDEX = 602;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[14][29]";
		INDEX = 603;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[14][28]";
		INDEX = 604;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[14][27]";
		INDEX = 605;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[14][26]";
		INDEX = 606;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[14][25]";
		INDEX = 607;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[14][24]";
		INDEX = 608;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[14][23]";
		INDEX = 609;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[14][22]";
		INDEX = 610;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[14][21]";
		INDEX = 611;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[14][20]";
		INDEX = 612;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[14][19]";
		INDEX = 613;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[14][18]";
		INDEX = 614;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[14][17]";
		INDEX = 615;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[14][16]";
		INDEX = 616;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[14][15]";
		INDEX = 617;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[14][14]";
		INDEX = 618;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[14][13]";
		INDEX = 619;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[14][12]";
		INDEX = 620;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[14][11]";
		INDEX = 621;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[14][10]";
		INDEX = 622;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[14][9]";
		INDEX = 623;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[14][8]";
		INDEX = 624;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[14][7]";
		INDEX = 625;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[14][6]";
		INDEX = 626;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[14][5]";
		INDEX = 627;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[14][4]";
		INDEX = 628;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[14][3]";
		INDEX = 629;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[14][2]";
		INDEX = 630;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[14][1]";
		INDEX = 631;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[14][0]";
		INDEX = 632;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[15]";
		INDEX = 633;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[15][31]";
		INDEX = 634;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[15][30]";
		INDEX = 635;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[15][29]";
		INDEX = 636;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[15][28]";
		INDEX = 637;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[15][27]";
		INDEX = 638;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[15][26]";
		INDEX = 639;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[15][25]";
		INDEX = 640;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[15][24]";
		INDEX = 641;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[15][23]";
		INDEX = 642;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[15][22]";
		INDEX = 643;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[15][21]";
		INDEX = 644;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[15][20]";
		INDEX = 645;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[15][19]";
		INDEX = 646;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[15][18]";
		INDEX = 647;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[15][17]";
		INDEX = 648;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[15][16]";
		INDEX = 649;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[15][15]";
		INDEX = 650;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[15][14]";
		INDEX = 651;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[15][13]";
		INDEX = 652;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[15][12]";
		INDEX = 653;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[15][11]";
		INDEX = 654;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[15][10]";
		INDEX = 655;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[15][9]";
		INDEX = 656;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[15][8]";
		INDEX = 657;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[15][7]";
		INDEX = 658;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[15][6]";
		INDEX = 659;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[15][5]";
		INDEX = 660;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[15][4]";
		INDEX = 661;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[15][3]";
		INDEX = 662;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[15][2]";
		INDEX = 663;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[15][1]";
		INDEX = 664;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[15][0]";
		INDEX = 665;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALUout";
		INDEX = 666;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALUout[31]";
		INDEX = 667;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALUout[30]";
		INDEX = 668;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALUout[29]";
		INDEX = 669;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALUout[28]";
		INDEX = 670;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALUout[27]";
		INDEX = 671;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALUout[26]";
		INDEX = 672;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALUout[25]";
		INDEX = 673;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALUout[24]";
		INDEX = 674;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALUout[23]";
		INDEX = 675;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALUout[22]";
		INDEX = 676;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALUout[21]";
		INDEX = 677;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALUout[20]";
		INDEX = 678;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALUout[19]";
		INDEX = 679;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALUout[18]";
		INDEX = 680;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALUout[17]";
		INDEX = 681;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALUout[16]";
		INDEX = 682;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALUout[15]";
		INDEX = 683;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALUout[14]";
		INDEX = 684;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALUout[13]";
		INDEX = 685;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALUout[12]";
		INDEX = 686;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALUout[11]";
		INDEX = 687;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALUout[10]";
		INDEX = 688;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALUout[9]";
		INDEX = 689;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALUout[8]";
		INDEX = 690;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALUout[7]";
		INDEX = 691;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALUout[6]";
		INDEX = 692;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALUout[5]";
		INDEX = 693;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALUout[4]";
		INDEX = 694;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALUout[3]";
		INDEX = 695;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALUout[2]";
		INDEX = 696;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALUout[1]";
		INDEX = 697;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALUout[0]";
		INDEX = 698;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|nzcv";
		INDEX = 699;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|nzcv[2]";
		INDEX = 700;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|nzcv[1]";
		INDEX = 701;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|nzcv[0]";
		INDEX = 702;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "UART_TXD";
		INDEX = 703;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX7[0]";
		INDEX = 704;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX7[1]";
		INDEX = 705;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX7[2]";
		INDEX = 706;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX7[3]";
		INDEX = 707;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX7[4]";
		INDEX = 708;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX7[5]";
		INDEX = 709;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX7[6]";
		INDEX = 710;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX6[0]";
		INDEX = 711;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX6[1]";
		INDEX = 712;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX6[2]";
		INDEX = 713;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX6[3]";
		INDEX = 714;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX6[4]";
		INDEX = 715;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX6[5]";
		INDEX = 716;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX6[6]";
		INDEX = 717;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX5[0]";
		INDEX = 718;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX5[1]";
		INDEX = 719;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX5[2]";
		INDEX = 720;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX5[3]";
		INDEX = 721;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX5[4]";
		INDEX = 722;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX5[5]";
		INDEX = 723;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX5[6]";
		INDEX = 724;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX4[0]";
		INDEX = 725;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX4[1]";
		INDEX = 726;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX4[2]";
		INDEX = 727;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX4[3]";
		INDEX = 728;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX4[4]";
		INDEX = 729;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX4[5]";
		INDEX = 730;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX4[6]";
		INDEX = 731;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX3[0]";
		INDEX = 732;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX3[1]";
		INDEX = 733;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX3[2]";
		INDEX = 734;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX3[3]";
		INDEX = 735;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX3[4]";
		INDEX = 736;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX3[5]";
		INDEX = 737;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX3[6]";
		INDEX = 738;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX2[0]";
		INDEX = 739;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX2[1]";
		INDEX = 740;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX2[2]";
		INDEX = 741;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX2[3]";
		INDEX = 742;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX2[4]";
		INDEX = 743;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX2[5]";
		INDEX = 744;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX2[6]";
		INDEX = 745;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX1[0]";
		INDEX = 746;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX1[1]";
		INDEX = 747;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX1[2]";
		INDEX = 748;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX1[3]";
		INDEX = 749;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX1[4]";
		INDEX = 750;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX1[5]";
		INDEX = 751;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX1[6]";
		INDEX = 752;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX0[0]";
		INDEX = 753;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX0[1]";
		INDEX = 754;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX0[2]";
		INDEX = 755;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX0[3]";
		INDEX = 756;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX0[4]";
		INDEX = 757;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX0[5]";
		INDEX = 758;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX0[6]";
		INDEX = 759;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "LEDR[0]";
		INDEX = 760;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "LEDR[1]";
		INDEX = 761;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "LEDR[2]";
		INDEX = 762;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "LEDR[3]";
		INDEX = 763;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "LEDR[4]";
		INDEX = 764;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "LEDR[5]";
		INDEX = 765;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "LEDR[6]";
		INDEX = 766;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "LEDR[7]";
		INDEX = 767;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "LEDR[8]";
		INDEX = 768;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "LEDR[9]";
		INDEX = 769;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "LEDR[10]";
		INDEX = 770;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "LEDR[11]";
		INDEX = 771;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "LEDR[12]";
		INDEX = 772;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "LEDR[13]";
		INDEX = 773;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "LEDR[14]";
		INDEX = 774;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "LEDR[15]";
		INDEX = 775;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "LEDR[16]";
		INDEX = 776;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "LEDR[17]";
		INDEX = 777;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "LEDG[0]";
		INDEX = 778;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "LEDG[1]";
		INDEX = 779;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "LEDG[2]";
		INDEX = 780;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "LEDG[3]";
		INDEX = 781;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "LEDG[4]";
		INDEX = 782;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "LEDG[5]";
		INDEX = 783;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "LEDG[6]";
		INDEX = 784;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "LEDG[7]";
		INDEX = 785;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "LEDG[8]";
		INDEX = 786;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
}

VECTOR("C:/Users/ndlis/Desktop/ca2/ARM_System/ARM/ARM_System.vwf")
{
	ZOOM{
		ZBEGIN = 943850;
		ZEND = 1000000;
		NUMERATOR = 20;
		DENOMINATOR = 1000;
		TOP_INDEX = 791;
	}
	CLOCK{
		PERIOD = 33333;
		OFFSET = 0;
		DUTY_CYCLE = 50;
	}
	RANDOM_VALUE{
		INTERVAL_TYPE = HALF_GRID;
	}
	LINE{
		SIGNAL = "CLOCK_27";
		INDEX = 0;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "KEY[0]";
		INDEX = 1;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|mdr";
		INDEX = 2;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|mdr[31]";
		INDEX = 3;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|mdr[30]";
		INDEX = 4;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|mdr[29]";
		INDEX = 5;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|mdr[28]";
		INDEX = 6;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|mdr[27]";
		INDEX = 7;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|mdr[26]";
		INDEX = 8;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|mdr[25]";
		INDEX = 9;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|mdr[24]";
		INDEX = 10;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|mdr[23]";
		INDEX = 11;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|mdr[22]";
		INDEX = 12;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|mdr[21]";
		INDEX = 13;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|mdr[20]";
		INDEX = 14;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|mdr[19]";
		INDEX = 15;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|mdr[18]";
		INDEX = 16;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|mdr[17]";
		INDEX = 17;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|mdr[16]";
		INDEX = 18;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|mdr[15]";
		INDEX = 19;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|mdr[14]";
		INDEX = 20;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|mdr[13]";
		INDEX = 21;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|mdr[12]";
		INDEX = 22;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|mdr[11]";
		INDEX = 23;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|mdr[10]";
		INDEX = 24;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|mdr[9]";
		INDEX = 25;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|mdr[8]";
		INDEX = 26;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|mdr[7]";
		INDEX = 27;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|mdr[6]";
		INDEX = 28;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|mdr[5]";
		INDEX = 29;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|mdr[4]";
		INDEX = 30;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|mdr[3]";
		INDEX = 31;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|mdr[2]";
		INDEX = 32;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|mdr[1]";
		INDEX = 33;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|mdr[0]";
		INDEX = 34;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|instructions";
		INDEX = 35;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|instructions[31]";
		INDEX = 36;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|instructions[30]";
		INDEX = 37;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|instructions[29]";
		INDEX = 38;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|instructions[28]";
		INDEX = 39;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|instructions[27]";
		INDEX = 40;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|instructions[26]";
		INDEX = 41;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|instructions[25]";
		INDEX = 42;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|instructions[24]";
		INDEX = 43;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|instructions[23]";
		INDEX = 44;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|instructions[22]";
		INDEX = 45;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|instructions[21]";
		INDEX = 46;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|instructions[20]";
		INDEX = 47;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|instructions[19]";
		INDEX = 48;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|instructions[18]";
		INDEX = 49;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|instructions[17]";
		INDEX = 50;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|instructions[16]";
		INDEX = 51;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|instructions[15]";
		INDEX = 52;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|instructions[14]";
		INDEX = 53;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|instructions[13]";
		INDEX = 54;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|instructions[12]";
		INDEX = 55;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|instructions[11]";
		INDEX = 56;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|instructions[10]";
		INDEX = 57;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|instructions[9]";
		INDEX = 58;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|instructions[8]";
		INDEX = 59;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|instructions[7]";
		INDEX = 60;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|instructions[6]";
		INDEX = 61;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|instructions[5]";
		INDEX = 62;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|instructions[4]";
		INDEX = 63;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|instructions[3]";
		INDEX = 64;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|instructions[2]";
		INDEX = 65;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|instructions[1]";
		INDEX = 66;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|instructions[0]";
		INDEX = 67;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register";
		INDEX = 68;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[15]";
		INDEX = 69;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[15][31]";
		INDEX = 70;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[15][30]";
		INDEX = 71;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[15][29]";
		INDEX = 72;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[15][28]";
		INDEX = 73;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[15][27]";
		INDEX = 74;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[15][26]";
		INDEX = 75;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[15][25]";
		INDEX = 76;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[15][24]";
		INDEX = 77;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[15][23]";
		INDEX = 78;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[15][22]";
		INDEX = 79;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[15][21]";
		INDEX = 80;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[15][20]";
		INDEX = 81;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[15][19]";
		INDEX = 82;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[15][18]";
		INDEX = 83;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[15][17]";
		INDEX = 84;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[15][16]";
		INDEX = 85;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[15][15]";
		INDEX = 86;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[15][14]";
		INDEX = 87;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[15][13]";
		INDEX = 88;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[15][12]";
		INDEX = 89;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[15][11]";
		INDEX = 90;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[15][10]";
		INDEX = 91;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[15][9]";
		INDEX = 92;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[15][8]";
		INDEX = 93;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[15][7]";
		INDEX = 94;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[15][6]";
		INDEX = 95;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[15][5]";
		INDEX = 96;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[15][4]";
		INDEX = 97;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[15][3]";
		INDEX = 98;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[15][2]";
		INDEX = 99;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[15][1]";
		INDEX = 100;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[15][0]";
		INDEX = 101;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[14]";
		INDEX = 102;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[14][31]";
		INDEX = 103;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[14][30]";
		INDEX = 104;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[14][29]";
		INDEX = 105;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[14][28]";
		INDEX = 106;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[14][27]";
		INDEX = 107;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[14][26]";
		INDEX = 108;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[14][25]";
		INDEX = 109;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[14][24]";
		INDEX = 110;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[14][23]";
		INDEX = 111;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[14][22]";
		INDEX = 112;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[14][21]";
		INDEX = 113;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[14][20]";
		INDEX = 114;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[14][19]";
		INDEX = 115;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[14][18]";
		INDEX = 116;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[14][17]";
		INDEX = 117;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[14][16]";
		INDEX = 118;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[14][15]";
		INDEX = 119;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[14][14]";
		INDEX = 120;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[14][13]";
		INDEX = 121;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[14][12]";
		INDEX = 122;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[14][11]";
		INDEX = 123;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[14][10]";
		INDEX = 124;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[14][9]";
		INDEX = 125;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[14][8]";
		INDEX = 126;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[14][7]";
		INDEX = 127;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[14][6]";
		INDEX = 128;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[14][5]";
		INDEX = 129;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[14][4]";
		INDEX = 130;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[14][3]";
		INDEX = 131;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[14][2]";
		INDEX = 132;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[14][1]";
		INDEX = 133;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[14][0]";
		INDEX = 134;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[13]";
		INDEX = 135;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[13][31]";
		INDEX = 136;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[13][30]";
		INDEX = 137;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[13][29]";
		INDEX = 138;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[13][28]";
		INDEX = 139;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[13][27]";
		INDEX = 140;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[13][26]";
		INDEX = 141;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[13][25]";
		INDEX = 142;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[13][24]";
		INDEX = 143;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[13][23]";
		INDEX = 144;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[13][22]";
		INDEX = 145;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[13][21]";
		INDEX = 146;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[13][20]";
		INDEX = 147;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[13][19]";
		INDEX = 148;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[13][18]";
		INDEX = 149;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[13][17]";
		INDEX = 150;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[13][16]";
		INDEX = 151;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[13][15]";
		INDEX = 152;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[13][14]";
		INDEX = 153;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[13][13]";
		INDEX = 154;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[13][12]";
		INDEX = 155;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[13][11]";
		INDEX = 156;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[13][10]";
		INDEX = 157;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[13][9]";
		INDEX = 158;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[13][8]";
		INDEX = 159;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[13][7]";
		INDEX = 160;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[13][6]";
		INDEX = 161;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[13][5]";
		INDEX = 162;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[13][4]";
		INDEX = 163;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[13][3]";
		INDEX = 164;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[13][2]";
		INDEX = 165;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[13][1]";
		INDEX = 166;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[13][0]";
		INDEX = 167;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[12]";
		INDEX = 168;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[12][31]";
		INDEX = 169;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[12][30]";
		INDEX = 170;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[12][29]";
		INDEX = 171;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[12][28]";
		INDEX = 172;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[12][27]";
		INDEX = 173;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[12][26]";
		INDEX = 174;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[12][25]";
		INDEX = 175;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[12][24]";
		INDEX = 176;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[12][23]";
		INDEX = 177;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[12][22]";
		INDEX = 178;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[12][21]";
		INDEX = 179;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[12][20]";
		INDEX = 180;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[12][19]";
		INDEX = 181;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[12][18]";
		INDEX = 182;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[12][17]";
		INDEX = 183;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[12][16]";
		INDEX = 184;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[12][15]";
		INDEX = 185;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[12][14]";
		INDEX = 186;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[12][13]";
		INDEX = 187;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[12][12]";
		INDEX = 188;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[12][11]";
		INDEX = 189;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[12][10]";
		INDEX = 190;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[12][9]";
		INDEX = 191;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[12][8]";
		INDEX = 192;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[12][7]";
		INDEX = 193;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[12][6]";
		INDEX = 194;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[12][5]";
		INDEX = 195;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[12][4]";
		INDEX = 196;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[12][3]";
		INDEX = 197;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[12][2]";
		INDEX = 198;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[12][1]";
		INDEX = 199;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[12][0]";
		INDEX = 200;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[11]";
		INDEX = 201;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[11][31]";
		INDEX = 202;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[11][30]";
		INDEX = 203;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[11][29]";
		INDEX = 204;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[11][28]";
		INDEX = 205;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[11][27]";
		INDEX = 206;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[11][26]";
		INDEX = 207;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[11][25]";
		INDEX = 208;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[11][24]";
		INDEX = 209;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[11][23]";
		INDEX = 210;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[11][22]";
		INDEX = 211;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[11][21]";
		INDEX = 212;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[11][20]";
		INDEX = 213;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[11][19]";
		INDEX = 214;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[11][18]";
		INDEX = 215;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[11][17]";
		INDEX = 216;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[11][16]";
		INDEX = 217;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[11][15]";
		INDEX = 218;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[11][14]";
		INDEX = 219;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[11][13]";
		INDEX = 220;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[11][12]";
		INDEX = 221;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[11][11]";
		INDEX = 222;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[11][10]";
		INDEX = 223;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[11][9]";
		INDEX = 224;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[11][8]";
		INDEX = 225;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[11][7]";
		INDEX = 226;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[11][6]";
		INDEX = 227;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[11][5]";
		INDEX = 228;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[11][4]";
		INDEX = 229;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[11][3]";
		INDEX = 230;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[11][2]";
		INDEX = 231;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[11][1]";
		INDEX = 232;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[11][0]";
		INDEX = 233;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[10]";
		INDEX = 234;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[10][31]";
		INDEX = 235;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[10][30]";
		INDEX = 236;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[10][29]";
		INDEX = 237;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[10][28]";
		INDEX = 238;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[10][27]";
		INDEX = 239;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[10][26]";
		INDEX = 240;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[10][25]";
		INDEX = 241;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[10][24]";
		INDEX = 242;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[10][23]";
		INDEX = 243;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[10][22]";
		INDEX = 244;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[10][21]";
		INDEX = 245;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[10][20]";
		INDEX = 246;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[10][19]";
		INDEX = 247;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[10][18]";
		INDEX = 248;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[10][17]";
		INDEX = 249;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[10][16]";
		INDEX = 250;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[10][15]";
		INDEX = 251;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[10][14]";
		INDEX = 252;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[10][13]";
		INDEX = 253;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[10][12]";
		INDEX = 254;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[10][11]";
		INDEX = 255;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[10][10]";
		INDEX = 256;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[10][9]";
		INDEX = 257;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[10][8]";
		INDEX = 258;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[10][7]";
		INDEX = 259;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[10][6]";
		INDEX = 260;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[10][5]";
		INDEX = 261;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[10][4]";
		INDEX = 262;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[10][3]";
		INDEX = 263;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[10][2]";
		INDEX = 264;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[10][1]";
		INDEX = 265;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[10][0]";
		INDEX = 266;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[9]";
		INDEX = 267;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[9][31]";
		INDEX = 268;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[9][30]";
		INDEX = 269;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[9][29]";
		INDEX = 270;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[9][28]";
		INDEX = 271;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[9][27]";
		INDEX = 272;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[9][26]";
		INDEX = 273;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[9][25]";
		INDEX = 274;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[9][24]";
		INDEX = 275;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[9][23]";
		INDEX = 276;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[9][22]";
		INDEX = 277;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[9][21]";
		INDEX = 278;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[9][20]";
		INDEX = 279;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[9][19]";
		INDEX = 280;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[9][18]";
		INDEX = 281;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[9][17]";
		INDEX = 282;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[9][16]";
		INDEX = 283;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[9][15]";
		INDEX = 284;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[9][14]";
		INDEX = 285;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[9][13]";
		INDEX = 286;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[9][12]";
		INDEX = 287;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[9][11]";
		INDEX = 288;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[9][10]";
		INDEX = 289;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[9][9]";
		INDEX = 290;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[9][8]";
		INDEX = 291;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[9][7]";
		INDEX = 292;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[9][6]";
		INDEX = 293;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[9][5]";
		INDEX = 294;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[9][4]";
		INDEX = 295;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[9][3]";
		INDEX = 296;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[9][2]";
		INDEX = 297;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[9][1]";
		INDEX = 298;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[9][0]";
		INDEX = 299;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[8]";
		INDEX = 300;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[8][31]";
		INDEX = 301;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[8][30]";
		INDEX = 302;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[8][29]";
		INDEX = 303;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[8][28]";
		INDEX = 304;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[8][27]";
		INDEX = 305;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[8][26]";
		INDEX = 306;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[8][25]";
		INDEX = 307;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[8][24]";
		INDEX = 308;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[8][23]";
		INDEX = 309;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[8][22]";
		INDEX = 310;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[8][21]";
		INDEX = 311;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[8][20]";
		INDEX = 312;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[8][19]";
		INDEX = 313;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[8][18]";
		INDEX = 314;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[8][17]";
		INDEX = 315;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[8][16]";
		INDEX = 316;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[8][15]";
		INDEX = 317;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[8][14]";
		INDEX = 318;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[8][13]";
		INDEX = 319;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[8][12]";
		INDEX = 320;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[8][11]";
		INDEX = 321;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[8][10]";
		INDEX = 322;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[8][9]";
		INDEX = 323;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[8][8]";
		INDEX = 324;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[8][7]";
		INDEX = 325;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[8][6]";
		INDEX = 326;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[8][5]";
		INDEX = 327;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[8][4]";
		INDEX = 328;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[8][3]";
		INDEX = 329;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[8][2]";
		INDEX = 330;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[8][1]";
		INDEX = 331;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[8][0]";
		INDEX = 332;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[7]";
		INDEX = 333;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[7][31]";
		INDEX = 334;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[7][30]";
		INDEX = 335;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[7][29]";
		INDEX = 336;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[7][28]";
		INDEX = 337;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[7][27]";
		INDEX = 338;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[7][26]";
		INDEX = 339;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[7][25]";
		INDEX = 340;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[7][24]";
		INDEX = 341;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[7][23]";
		INDEX = 342;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[7][22]";
		INDEX = 343;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[7][21]";
		INDEX = 344;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[7][20]";
		INDEX = 345;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[7][19]";
		INDEX = 346;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[7][18]";
		INDEX = 347;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[7][17]";
		INDEX = 348;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[7][16]";
		INDEX = 349;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[7][15]";
		INDEX = 350;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[7][14]";
		INDEX = 351;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[7][13]";
		INDEX = 352;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[7][12]";
		INDEX = 353;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[7][11]";
		INDEX = 354;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[7][10]";
		INDEX = 355;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[7][9]";
		INDEX = 356;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[7][8]";
		INDEX = 357;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[7][7]";
		INDEX = 358;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[7][6]";
		INDEX = 359;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[7][5]";
		INDEX = 360;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[7][4]";
		INDEX = 361;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[7][3]";
		INDEX = 362;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[7][2]";
		INDEX = 363;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[7][1]";
		INDEX = 364;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[7][0]";
		INDEX = 365;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[6]";
		INDEX = 366;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[6][31]";
		INDEX = 367;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[6][30]";
		INDEX = 368;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[6][29]";
		INDEX = 369;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[6][28]";
		INDEX = 370;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[6][27]";
		INDEX = 371;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[6][26]";
		INDEX = 372;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[6][25]";
		INDEX = 373;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[6][24]";
		INDEX = 374;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[6][23]";
		INDEX = 375;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[6][22]";
		INDEX = 376;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[6][21]";
		INDEX = 377;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[6][20]";
		INDEX = 378;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[6][19]";
		INDEX = 379;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[6][18]";
		INDEX = 380;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[6][17]";
		INDEX = 381;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[6][16]";
		INDEX = 382;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[6][15]";
		INDEX = 383;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[6][14]";
		INDEX = 384;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[6][13]";
		INDEX = 385;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[6][12]";
		INDEX = 386;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[6][11]";
		INDEX = 387;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[6][10]";
		INDEX = 388;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[6][9]";
		INDEX = 389;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[6][8]";
		INDEX = 390;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[6][7]";
		INDEX = 391;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[6][6]";
		INDEX = 392;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[6][5]";
		INDEX = 393;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[6][4]";
		INDEX = 394;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[6][3]";
		INDEX = 395;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[6][2]";
		INDEX = 396;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[6][1]";
		INDEX = 397;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[6][0]";
		INDEX = 398;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[5]";
		INDEX = 399;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[5][31]";
		INDEX = 400;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[5][30]";
		INDEX = 401;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[5][29]";
		INDEX = 402;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[5][28]";
		INDEX = 403;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[5][27]";
		INDEX = 404;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[5][26]";
		INDEX = 405;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[5][25]";
		INDEX = 406;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[5][24]";
		INDEX = 407;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[5][23]";
		INDEX = 408;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[5][22]";
		INDEX = 409;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[5][21]";
		INDEX = 410;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[5][20]";
		INDEX = 411;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[5][19]";
		INDEX = 412;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[5][18]";
		INDEX = 413;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[5][17]";
		INDEX = 414;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[5][16]";
		INDEX = 415;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[5][15]";
		INDEX = 416;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[5][14]";
		INDEX = 417;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[5][13]";
		INDEX = 418;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[5][12]";
		INDEX = 419;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[5][11]";
		INDEX = 420;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[5][10]";
		INDEX = 421;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[5][9]";
		INDEX = 422;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[5][8]";
		INDEX = 423;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[5][7]";
		INDEX = 424;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[5][6]";
		INDEX = 425;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[5][5]";
		INDEX = 426;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[5][4]";
		INDEX = 427;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[5][3]";
		INDEX = 428;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[5][2]";
		INDEX = 429;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[5][1]";
		INDEX = 430;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[5][0]";
		INDEX = 431;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[4]";
		INDEX = 432;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[4][31]";
		INDEX = 433;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[4][30]";
		INDEX = 434;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[4][29]";
		INDEX = 435;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[4][28]";
		INDEX = 436;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[4][27]";
		INDEX = 437;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[4][26]";
		INDEX = 438;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[4][25]";
		INDEX = 439;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[4][24]";
		INDEX = 440;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[4][23]";
		INDEX = 441;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[4][22]";
		INDEX = 442;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[4][21]";
		INDEX = 443;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[4][20]";
		INDEX = 444;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[4][19]";
		INDEX = 445;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[4][18]";
		INDEX = 446;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[4][17]";
		INDEX = 447;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[4][16]";
		INDEX = 448;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[4][15]";
		INDEX = 449;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[4][14]";
		INDEX = 450;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[4][13]";
		INDEX = 451;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[4][12]";
		INDEX = 452;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[4][11]";
		INDEX = 453;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[4][10]";
		INDEX = 454;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[4][9]";
		INDEX = 455;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[4][8]";
		INDEX = 456;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[4][7]";
		INDEX = 457;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[4][6]";
		INDEX = 458;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[4][5]";
		INDEX = 459;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[4][4]";
		INDEX = 460;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[4][3]";
		INDEX = 461;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[4][2]";
		INDEX = 462;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[4][1]";
		INDEX = 463;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[4][0]";
		INDEX = 464;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[3]";
		INDEX = 465;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[3][31]";
		INDEX = 466;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[3][30]";
		INDEX = 467;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[3][29]";
		INDEX = 468;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[3][28]";
		INDEX = 469;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[3][27]";
		INDEX = 470;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[3][26]";
		INDEX = 471;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[3][25]";
		INDEX = 472;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[3][24]";
		INDEX = 473;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[3][23]";
		INDEX = 474;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[3][22]";
		INDEX = 475;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[3][21]";
		INDEX = 476;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[3][20]";
		INDEX = 477;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[3][19]";
		INDEX = 478;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[3][18]";
		INDEX = 479;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[3][17]";
		INDEX = 480;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[3][16]";
		INDEX = 481;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[3][15]";
		INDEX = 482;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[3][14]";
		INDEX = 483;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[3][13]";
		INDEX = 484;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[3][12]";
		INDEX = 485;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[3][11]";
		INDEX = 486;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[3][10]";
		INDEX = 487;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[3][9]";
		INDEX = 488;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[3][8]";
		INDEX = 489;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[3][7]";
		INDEX = 490;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[3][6]";
		INDEX = 491;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[3][5]";
		INDEX = 492;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[3][4]";
		INDEX = 493;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[3][3]";
		INDEX = 494;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[3][2]";
		INDEX = 495;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[3][1]";
		INDEX = 496;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[3][0]";
		INDEX = 497;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[2]";
		INDEX = 498;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[2][31]";
		INDEX = 499;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[2][30]";
		INDEX = 500;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[2][29]";
		INDEX = 501;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[2][28]";
		INDEX = 502;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[2][27]";
		INDEX = 503;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[2][26]";
		INDEX = 504;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[2][25]";
		INDEX = 505;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[2][24]";
		INDEX = 506;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[2][23]";
		INDEX = 507;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[2][22]";
		INDEX = 508;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[2][21]";
		INDEX = 509;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[2][20]";
		INDEX = 510;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[2][19]";
		INDEX = 511;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[2][18]";
		INDEX = 512;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[2][17]";
		INDEX = 513;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[2][16]";
		INDEX = 514;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[2][15]";
		INDEX = 515;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[2][14]";
		INDEX = 516;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[2][13]";
		INDEX = 517;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[2][12]";
		INDEX = 518;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[2][11]";
		INDEX = 519;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[2][10]";
		INDEX = 520;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[2][9]";
		INDEX = 521;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[2][8]";
		INDEX = 522;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[2][7]";
		INDEX = 523;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[2][6]";
		INDEX = 524;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[2][5]";
		INDEX = 525;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[2][4]";
		INDEX = 526;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[2][3]";
		INDEX = 527;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[2][2]";
		INDEX = 528;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[2][1]";
		INDEX = 529;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[2][0]";
		INDEX = 530;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[1]";
		INDEX = 531;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[1][31]";
		INDEX = 532;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[1][30]";
		INDEX = 533;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[1][29]";
		INDEX = 534;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[1][28]";
		INDEX = 535;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[1][27]";
		INDEX = 536;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[1][26]";
		INDEX = 537;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[1][25]";
		INDEX = 538;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[1][24]";
		INDEX = 539;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[1][23]";
		INDEX = 540;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[1][22]";
		INDEX = 541;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[1][21]";
		INDEX = 542;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[1][20]";
		INDEX = 543;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[1][19]";
		INDEX = 544;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[1][18]";
		INDEX = 545;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[1][17]";
		INDEX = 546;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[1][16]";
		INDEX = 547;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[1][15]";
		INDEX = 548;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[1][14]";
		INDEX = 549;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[1][13]";
		INDEX = 550;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[1][12]";
		INDEX = 551;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[1][11]";
		INDEX = 552;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[1][10]";
		INDEX = 553;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[1][9]";
		INDEX = 554;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[1][8]";
		INDEX = 555;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[1][7]";
		INDEX = 556;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[1][6]";
		INDEX = 557;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[1][5]";
		INDEX = 558;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[1][4]";
		INDEX = 559;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[1][3]";
		INDEX = 560;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[1][2]";
		INDEX = 561;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[1][1]";
		INDEX = 562;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[1][0]";
		INDEX = 563;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[0]";
		INDEX = 564;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[0][31]";
		INDEX = 565;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[0][30]";
		INDEX = 566;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[0][29]";
		INDEX = 567;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[0][28]";
		INDEX = 568;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[0][27]";
		INDEX = 569;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[0][26]";
		INDEX = 570;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[0][25]";
		INDEX = 571;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[0][24]";
		INDEX = 572;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[0][23]";
		INDEX = 573;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[0][22]";
		INDEX = 574;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[0][21]";
		INDEX = 575;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[0][20]";
		INDEX = 576;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[0][19]";
		INDEX = 577;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[0][18]";
		INDEX = 578;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[0][17]";
		INDEX = 579;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[0][16]";
		INDEX = 580;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[0][15]";
		INDEX = 581;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[0][14]";
		INDEX = 582;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[0][13]";
		INDEX = 583;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[0][12]";
		INDEX = 584;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[0][11]";
		INDEX = 585;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[0][10]";
		INDEX = 586;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[0][9]";
		INDEX = 587;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[0][8]";
		INDEX = 588;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[0][7]";
		INDEX = 589;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[0][6]";
		INDEX = 590;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[0][5]";
		INDEX = 591;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[0][4]";
		INDEX = 592;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[0][3]";
		INDEX = 593;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[0][2]";
		INDEX = 594;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[0][1]";
		INDEX = 595;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[0][0]";
		INDEX = 596;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|A";
		INDEX = 597;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|A[31]";
		INDEX = 598;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|A[30]";
		INDEX = 599;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|A[29]";
		INDEX = 600;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|A[28]";
		INDEX = 601;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|A[27]";
		INDEX = 602;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|A[26]";
		INDEX = 603;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|A[25]";
		INDEX = 604;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|A[24]";
		INDEX = 605;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|A[23]";
		INDEX = 606;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|A[22]";
		INDEX = 607;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|A[21]";
		INDEX = 608;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|A[20]";
		INDEX = 609;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|A[19]";
		INDEX = 610;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|A[18]";
		INDEX = 611;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|A[17]";
		INDEX = 612;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|A[16]";
		INDEX = 613;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|A[15]";
		INDEX = 614;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|A[14]";
		INDEX = 615;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|A[13]";
		INDEX = 616;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|A[12]";
		INDEX = 617;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|A[11]";
		INDEX = 618;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|A[10]";
		INDEX = 619;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|A[9]";
		INDEX = 620;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|A[8]";
		INDEX = 621;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|A[7]";
		INDEX = 622;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|A[6]";
		INDEX = 623;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|A[5]";
		INDEX = 624;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|A[4]";
		INDEX = 625;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|A[3]";
		INDEX = 626;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|A[2]";
		INDEX = 627;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|A[1]";
		INDEX = 628;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|A[0]";
		INDEX = 629;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|B";
		INDEX = 630;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|B[31]";
		INDEX = 631;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|B[30]";
		INDEX = 632;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|B[29]";
		INDEX = 633;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|B[28]";
		INDEX = 634;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|B[27]";
		INDEX = 635;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|B[26]";
		INDEX = 636;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|B[25]";
		INDEX = 637;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|B[24]";
		INDEX = 638;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|B[23]";
		INDEX = 639;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|B[22]";
		INDEX = 640;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|B[21]";
		INDEX = 641;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|B[20]";
		INDEX = 642;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|B[19]";
		INDEX = 643;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|B[18]";
		INDEX = 644;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|B[17]";
		INDEX = 645;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|B[16]";
		INDEX = 646;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|B[15]";
		INDEX = 647;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|B[14]";
		INDEX = 648;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|B[13]";
		INDEX = 649;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|B[12]";
		INDEX = 650;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|B[11]";
		INDEX = 651;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|B[10]";
		INDEX = 652;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|B[9]";
		INDEX = 653;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|B[8]";
		INDEX = 654;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|B[7]";
		INDEX = 655;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|B[6]";
		INDEX = 656;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|B[5]";
		INDEX = 657;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|B[4]";
		INDEX = 658;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|B[3]";
		INDEX = 659;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|B[2]";
		INDEX = 660;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|B[1]";
		INDEX = 661;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|B[0]";
		INDEX = 662;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|signalunit:SignalControl|step";
		INDEX = 663;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|signalunit:SignalControl|step[2]";
		INDEX = 664;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|signalunit:SignalControl|step[1]";
		INDEX = 665;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|signalunit:SignalControl|step[0]";
		INDEX = 666;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[0]";
		INDEX = 667;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[0][31]";
		INDEX = 668;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[0][30]";
		INDEX = 669;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[0][29]";
		INDEX = 670;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[0][28]";
		INDEX = 671;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[0][27]";
		INDEX = 672;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[0][26]";
		INDEX = 673;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[0][25]";
		INDEX = 674;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[0][24]";
		INDEX = 675;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[0][23]";
		INDEX = 676;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[0][22]";
		INDEX = 677;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[0][21]";
		INDEX = 678;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[0][20]";
		INDEX = 679;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[0][19]";
		INDEX = 680;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[0][18]";
		INDEX = 681;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[0][17]";
		INDEX = 682;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[0][16]";
		INDEX = 683;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[0][15]";
		INDEX = 684;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[0][14]";
		INDEX = 685;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[0][13]";
		INDEX = 686;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[0][12]";
		INDEX = 687;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[0][11]";
		INDEX = 688;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[0][10]";
		INDEX = 689;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[0][9]";
		INDEX = 690;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[0][8]";
		INDEX = 691;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[0][7]";
		INDEX = 692;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[0][6]";
		INDEX = 693;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[0][5]";
		INDEX = 694;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[0][4]";
		INDEX = 695;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[0][3]";
		INDEX = 696;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[0][2]";
		INDEX = 697;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[0][1]";
		INDEX = 698;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[0][0]";
		INDEX = 699;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[1]";
		INDEX = 700;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[1][31]";
		INDEX = 701;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[1][30]";
		INDEX = 702;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[1][29]";
		INDEX = 703;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[1][28]";
		INDEX = 704;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[1][27]";
		INDEX = 705;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[1][26]";
		INDEX = 706;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[1][25]";
		INDEX = 707;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[1][24]";
		INDEX = 708;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[1][23]";
		INDEX = 709;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[1][22]";
		INDEX = 710;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[1][21]";
		INDEX = 711;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[1][20]";
		INDEX = 712;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[1][19]";
		INDEX = 713;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[1][18]";
		INDEX = 714;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[1][17]";
		INDEX = 715;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[1][16]";
		INDEX = 716;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[1][15]";
		INDEX = 717;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[1][14]";
		INDEX = 718;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[1][13]";
		INDEX = 719;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[1][12]";
		INDEX = 720;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[1][11]";
		INDEX = 721;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[1][10]";
		INDEX = 722;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[1][9]";
		INDEX = 723;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[1][8]";
		INDEX = 724;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[1][7]";
		INDEX = 725;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[1][6]";
		INDEX = 726;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[1][5]";
		INDEX = 727;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[1][4]";
		INDEX = 728;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[1][3]";
		INDEX = 729;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[1][2]";
		INDEX = 730;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[1][1]";
		INDEX = 731;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[1][0]";
		INDEX = 732;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[2]";
		INDEX = 733;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[2][31]";
		INDEX = 734;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[2][30]";
		INDEX = 735;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[2][29]";
		INDEX = 736;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[2][28]";
		INDEX = 737;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[2][27]";
		INDEX = 738;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[2][26]";
		INDEX = 739;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[2][25]";
		INDEX = 740;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[2][24]";
		INDEX = 741;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[2][23]";
		INDEX = 742;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[2][22]";
		INDEX = 743;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[2][21]";
		INDEX = 744;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[2][20]";
		INDEX = 745;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[2][19]";
		INDEX = 746;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[2][18]";
		INDEX = 747;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[2][17]";
		INDEX = 748;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[2][16]";
		INDEX = 749;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[2][15]";
		INDEX = 750;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[2][14]";
		INDEX = 751;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[2][13]";
		INDEX = 752;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[2][12]";
		INDEX = 753;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[2][11]";
		INDEX = 754;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[2][10]";
		INDEX = 755;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[2][9]";
		INDEX = 756;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[2][8]";
		INDEX = 757;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[2][7]";
		INDEX = 758;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[2][6]";
		INDEX = 759;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[2][5]";
		INDEX = 760;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[2][4]";
		INDEX = 761;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[2][3]";
		INDEX = 762;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[2][2]";
		INDEX = 763;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[2][1]";
		INDEX = 764;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[2][0]";
		INDEX = 765;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[3]";
		INDEX = 766;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[3][31]";
		INDEX = 767;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[3][30]";
		INDEX = 768;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[3][29]";
		INDEX = 769;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[3][28]";
		INDEX = 770;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[3][27]";
		INDEX = 771;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[3][26]";
		INDEX = 772;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[3][25]";
		INDEX = 773;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[3][24]";
		INDEX = 774;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[3][23]";
		INDEX = 775;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[3][22]";
		INDEX = 776;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[3][21]";
		INDEX = 777;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[3][20]";
		INDEX = 778;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[3][19]";
		INDEX = 779;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[3][18]";
		INDEX = 780;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[3][17]";
		INDEX = 781;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[3][16]";
		INDEX = 782;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[3][15]";
		INDEX = 783;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[3][14]";
		INDEX = 784;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[3][13]";
		INDEX = 785;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[3][12]";
		INDEX = 786;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[3][11]";
		INDEX = 787;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[3][10]";
		INDEX = 788;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[3][9]";
		INDEX = 789;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[3][8]";
		INDEX = 790;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[3][7]";
		INDEX = 791;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[3][6]";
		INDEX = 792;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[3][5]";
		INDEX = 793;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[3][4]";
		INDEX = 794;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[3][3]";
		INDEX = 795;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[3][2]";
		INDEX = 796;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[3][1]";
		INDEX = 797;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[3][0]";
		INDEX = 798;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[4]";
		INDEX = 799;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[4][31]";
		INDEX = 800;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[4][30]";
		INDEX = 801;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[4][29]";
		INDEX = 802;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[4][28]";
		INDEX = 803;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[4][27]";
		INDEX = 804;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[4][26]";
		INDEX = 805;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[4][25]";
		INDEX = 806;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[4][24]";
		INDEX = 807;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[4][23]";
		INDEX = 808;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[4][22]";
		INDEX = 809;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[4][21]";
		INDEX = 810;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[4][20]";
		INDEX = 811;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[4][19]";
		INDEX = 812;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[4][18]";
		INDEX = 813;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[4][17]";
		INDEX = 814;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[4][16]";
		INDEX = 815;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[4][15]";
		INDEX = 816;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[4][14]";
		INDEX = 817;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[4][13]";
		INDEX = 818;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[4][12]";
		INDEX = 819;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[4][11]";
		INDEX = 820;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[4][10]";
		INDEX = 821;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[4][9]";
		INDEX = 822;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[4][8]";
		INDEX = 823;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[4][7]";
		INDEX = 824;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[4][6]";
		INDEX = 825;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[4][5]";
		INDEX = 826;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[4][4]";
		INDEX = 827;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[4][3]";
		INDEX = 828;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[4][2]";
		INDEX = 829;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[4][1]";
		INDEX = 830;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[4][0]";
		INDEX = 831;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[5]";
		INDEX = 832;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[5][31]";
		INDEX = 833;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[5][30]";
		INDEX = 834;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[5][29]";
		INDEX = 835;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[5][28]";
		INDEX = 836;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[5][27]";
		INDEX = 837;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[5][26]";
		INDEX = 838;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[5][25]";
		INDEX = 839;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[5][24]";
		INDEX = 840;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[5][23]";
		INDEX = 841;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[5][22]";
		INDEX = 842;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[5][21]";
		INDEX = 843;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[5][20]";
		INDEX = 844;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[5][19]";
		INDEX = 845;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[5][18]";
		INDEX = 846;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[5][17]";
		INDEX = 847;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[5][16]";
		INDEX = 848;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[5][15]";
		INDEX = 849;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[5][14]";
		INDEX = 850;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[5][13]";
		INDEX = 851;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[5][12]";
		INDEX = 852;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[5][11]";
		INDEX = 853;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[5][10]";
		INDEX = 854;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[5][9]";
		INDEX = 855;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[5][8]";
		INDEX = 856;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[5][7]";
		INDEX = 857;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[5][6]";
		INDEX = 858;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[5][5]";
		INDEX = 859;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[5][4]";
		INDEX = 860;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[5][3]";
		INDEX = 861;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[5][2]";
		INDEX = 862;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[5][1]";
		INDEX = 863;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[5][0]";
		INDEX = 864;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[6]";
		INDEX = 865;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[6][31]";
		INDEX = 866;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[6][30]";
		INDEX = 867;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[6][29]";
		INDEX = 868;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[6][28]";
		INDEX = 869;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[6][27]";
		INDEX = 870;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[6][26]";
		INDEX = 871;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[6][25]";
		INDEX = 872;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[6][24]";
		INDEX = 873;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[6][23]";
		INDEX = 874;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[6][22]";
		INDEX = 875;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[6][21]";
		INDEX = 876;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[6][20]";
		INDEX = 877;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[6][19]";
		INDEX = 878;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[6][18]";
		INDEX = 879;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[6][17]";
		INDEX = 880;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[6][16]";
		INDEX = 881;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[6][15]";
		INDEX = 882;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[6][14]";
		INDEX = 883;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[6][13]";
		INDEX = 884;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[6][12]";
		INDEX = 885;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[6][11]";
		INDEX = 886;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[6][10]";
		INDEX = 887;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[6][9]";
		INDEX = 888;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[6][8]";
		INDEX = 889;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[6][7]";
		INDEX = 890;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[6][6]";
		INDEX = 891;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[6][5]";
		INDEX = 892;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[6][4]";
		INDEX = 893;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[6][3]";
		INDEX = 894;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[6][2]";
		INDEX = 895;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[6][1]";
		INDEX = 896;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[6][0]";
		INDEX = 897;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[7]";
		INDEX = 898;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[7][31]";
		INDEX = 899;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[7][30]";
		INDEX = 900;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[7][29]";
		INDEX = 901;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[7][28]";
		INDEX = 902;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[7][27]";
		INDEX = 903;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[7][26]";
		INDEX = 904;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[7][25]";
		INDEX = 905;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[7][24]";
		INDEX = 906;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[7][23]";
		INDEX = 907;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[7][22]";
		INDEX = 908;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[7][21]";
		INDEX = 909;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[7][20]";
		INDEX = 910;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[7][19]";
		INDEX = 911;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[7][18]";
		INDEX = 912;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[7][17]";
		INDEX = 913;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[7][16]";
		INDEX = 914;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[7][15]";
		INDEX = 915;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[7][14]";
		INDEX = 916;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[7][13]";
		INDEX = 917;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[7][12]";
		INDEX = 918;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[7][11]";
		INDEX = 919;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[7][10]";
		INDEX = 920;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[7][9]";
		INDEX = 921;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[7][8]";
		INDEX = 922;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[7][7]";
		INDEX = 923;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[7][6]";
		INDEX = 924;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[7][5]";
		INDEX = 925;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[7][4]";
		INDEX = 926;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[7][3]";
		INDEX = 927;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[7][2]";
		INDEX = 928;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[7][1]";
		INDEX = 929;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[7][0]";
		INDEX = 930;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[8]";
		INDEX = 931;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[8][31]";
		INDEX = 932;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[8][30]";
		INDEX = 933;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[8][29]";
		INDEX = 934;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[8][28]";
		INDEX = 935;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[8][27]";
		INDEX = 936;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[8][26]";
		INDEX = 937;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[8][25]";
		INDEX = 938;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[8][24]";
		INDEX = 939;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[8][23]";
		INDEX = 940;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[8][22]";
		INDEX = 941;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[8][21]";
		INDEX = 942;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[8][20]";
		INDEX = 943;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[8][19]";
		INDEX = 944;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[8][18]";
		INDEX = 945;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[8][17]";
		INDEX = 946;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[8][16]";
		INDEX = 947;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[8][15]";
		INDEX = 948;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[8][14]";
		INDEX = 949;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[8][13]";
		INDEX = 950;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[8][12]";
		INDEX = 951;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[8][11]";
		INDEX = 952;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[8][10]";
		INDEX = 953;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[8][9]";
		INDEX = 954;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[8][8]";
		INDEX = 955;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[8][7]";
		INDEX = 956;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[8][6]";
		INDEX = 957;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[8][5]";
		INDEX = 958;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[8][4]";
		INDEX = 959;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[8][3]";
		INDEX = 960;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[8][2]";
		INDEX = 961;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[8][1]";
		INDEX = 962;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[8][0]";
		INDEX = 963;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[9]";
		INDEX = 964;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[9][31]";
		INDEX = 965;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[9][30]";
		INDEX = 966;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[9][29]";
		INDEX = 967;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[9][28]";
		INDEX = 968;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[9][27]";
		INDEX = 969;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[9][26]";
		INDEX = 970;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[9][25]";
		INDEX = 971;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[9][24]";
		INDEX = 972;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[9][23]";
		INDEX = 973;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[9][22]";
		INDEX = 974;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[9][21]";
		INDEX = 975;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[9][20]";
		INDEX = 976;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[9][19]";
		INDEX = 977;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[9][18]";
		INDEX = 978;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[9][17]";
		INDEX = 979;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[9][16]";
		INDEX = 980;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[9][15]";
		INDEX = 981;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[9][14]";
		INDEX = 982;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[9][13]";
		INDEX = 983;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[9][12]";
		INDEX = 984;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[9][11]";
		INDEX = 985;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[9][10]";
		INDEX = 986;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[9][9]";
		INDEX = 987;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[9][8]";
		INDEX = 988;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[9][7]";
		INDEX = 989;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[9][6]";
		INDEX = 990;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[9][5]";
		INDEX = 991;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[9][4]";
		INDEX = 992;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[9][3]";
		INDEX = 993;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[9][2]";
		INDEX = 994;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[9][1]";
		INDEX = 995;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[9][0]";
		INDEX = 996;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[10]";
		INDEX = 997;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[10][31]";
		INDEX = 998;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[10][30]";
		INDEX = 999;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[10][29]";
		INDEX = 1000;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[10][28]";
		INDEX = 1001;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[10][27]";
		INDEX = 1002;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[10][26]";
		INDEX = 1003;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[10][25]";
		INDEX = 1004;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[10][24]";
		INDEX = 1005;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[10][23]";
		INDEX = 1006;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[10][22]";
		INDEX = 1007;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[10][21]";
		INDEX = 1008;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[10][20]";
		INDEX = 1009;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[10][19]";
		INDEX = 1010;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[10][18]";
		INDEX = 1011;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[10][17]";
		INDEX = 1012;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[10][16]";
		INDEX = 1013;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[10][15]";
		INDEX = 1014;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[10][14]";
		INDEX = 1015;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[10][13]";
		INDEX = 1016;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[10][12]";
		INDEX = 1017;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[10][11]";
		INDEX = 1018;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[10][10]";
		INDEX = 1019;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[10][9]";
		INDEX = 1020;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[10][8]";
		INDEX = 1021;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[10][7]";
		INDEX = 1022;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[10][6]";
		INDEX = 1023;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[10][5]";
		INDEX = 1024;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[10][4]";
		INDEX = 1025;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[10][3]";
		INDEX = 1026;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[10][2]";
		INDEX = 1027;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[10][1]";
		INDEX = 1028;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[10][0]";
		INDEX = 1029;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[11]";
		INDEX = 1030;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[11][31]";
		INDEX = 1031;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[11][30]";
		INDEX = 1032;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[11][29]";
		INDEX = 1033;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[11][28]";
		INDEX = 1034;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[11][27]";
		INDEX = 1035;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[11][26]";
		INDEX = 1036;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[11][25]";
		INDEX = 1037;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[11][24]";
		INDEX = 1038;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[11][23]";
		INDEX = 1039;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[11][22]";
		INDEX = 1040;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[11][21]";
		INDEX = 1041;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[11][20]";
		INDEX = 1042;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[11][19]";
		INDEX = 1043;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[11][18]";
		INDEX = 1044;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[11][17]";
		INDEX = 1045;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[11][16]";
		INDEX = 1046;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[11][15]";
		INDEX = 1047;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[11][14]";
		INDEX = 1048;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[11][13]";
		INDEX = 1049;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[11][12]";
		INDEX = 1050;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[11][11]";
		INDEX = 1051;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[11][10]";
		INDEX = 1052;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[11][9]";
		INDEX = 1053;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[11][8]";
		INDEX = 1054;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[11][7]";
		INDEX = 1055;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[11][6]";
		INDEX = 1056;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[11][5]";
		INDEX = 1057;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[11][4]";
		INDEX = 1058;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[11][3]";
		INDEX = 1059;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[11][2]";
		INDEX = 1060;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[11][1]";
		INDEX = 1061;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[11][0]";
		INDEX = 1062;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[12]";
		INDEX = 1063;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[12][31]";
		INDEX = 1064;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[12][30]";
		INDEX = 1065;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[12][29]";
		INDEX = 1066;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[12][28]";
		INDEX = 1067;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[12][27]";
		INDEX = 1068;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[12][26]";
		INDEX = 1069;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[12][25]";
		INDEX = 1070;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[12][24]";
		INDEX = 1071;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[12][23]";
		INDEX = 1072;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[12][22]";
		INDEX = 1073;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[12][21]";
		INDEX = 1074;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[12][20]";
		INDEX = 1075;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[12][19]";
		INDEX = 1076;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[12][18]";
		INDEX = 1077;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[12][17]";
		INDEX = 1078;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[12][16]";
		INDEX = 1079;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[12][15]";
		INDEX = 1080;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[12][14]";
		INDEX = 1081;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[12][13]";
		INDEX = 1082;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[12][12]";
		INDEX = 1083;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[12][11]";
		INDEX = 1084;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[12][10]";
		INDEX = 1085;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[12][9]";
		INDEX = 1086;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[12][8]";
		INDEX = 1087;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[12][7]";
		INDEX = 1088;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[12][6]";
		INDEX = 1089;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[12][5]";
		INDEX = 1090;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[12][4]";
		INDEX = 1091;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[12][3]";
		INDEX = 1092;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[12][2]";
		INDEX = 1093;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[12][1]";
		INDEX = 1094;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[12][0]";
		INDEX = 1095;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[13]";
		INDEX = 1096;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[13][31]";
		INDEX = 1097;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[13][30]";
		INDEX = 1098;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[13][29]";
		INDEX = 1099;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[13][28]";
		INDEX = 1100;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[13][27]";
		INDEX = 1101;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[13][26]";
		INDEX = 1102;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[13][25]";
		INDEX = 1103;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[13][24]";
		INDEX = 1104;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[13][23]";
		INDEX = 1105;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[13][22]";
		INDEX = 1106;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[13][21]";
		INDEX = 1107;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[13][20]";
		INDEX = 1108;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[13][19]";
		INDEX = 1109;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[13][18]";
		INDEX = 1110;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[13][17]";
		INDEX = 1111;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[13][16]";
		INDEX = 1112;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[13][15]";
		INDEX = 1113;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[13][14]";
		INDEX = 1114;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[13][13]";
		INDEX = 1115;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[13][12]";
		INDEX = 1116;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[13][11]";
		INDEX = 1117;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[13][10]";
		INDEX = 1118;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[13][9]";
		INDEX = 1119;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[13][8]";
		INDEX = 1120;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[13][7]";
		INDEX = 1121;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[13][6]";
		INDEX = 1122;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[13][5]";
		INDEX = 1123;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[13][4]";
		INDEX = 1124;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[13][3]";
		INDEX = 1125;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[13][2]";
		INDEX = 1126;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[13][1]";
		INDEX = 1127;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[13][0]";
		INDEX = 1128;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[14]";
		INDEX = 1129;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[14][31]";
		INDEX = 1130;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[14][30]";
		INDEX = 1131;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[14][29]";
		INDEX = 1132;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[14][28]";
		INDEX = 1133;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[14][27]";
		INDEX = 1134;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[14][26]";
		INDEX = 1135;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[14][25]";
		INDEX = 1136;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[14][24]";
		INDEX = 1137;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[14][23]";
		INDEX = 1138;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[14][22]";
		INDEX = 1139;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[14][21]";
		INDEX = 1140;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[14][20]";
		INDEX = 1141;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[14][19]";
		INDEX = 1142;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[14][18]";
		INDEX = 1143;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[14][17]";
		INDEX = 1144;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[14][16]";
		INDEX = 1145;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[14][15]";
		INDEX = 1146;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[14][14]";
		INDEX = 1147;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[14][13]";
		INDEX = 1148;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[14][12]";
		INDEX = 1149;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[14][11]";
		INDEX = 1150;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[14][10]";
		INDEX = 1151;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[14][9]";
		INDEX = 1152;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[14][8]";
		INDEX = 1153;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[14][7]";
		INDEX = 1154;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[14][6]";
		INDEX = 1155;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[14][5]";
		INDEX = 1156;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[14][4]";
		INDEX = 1157;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[14][3]";
		INDEX = 1158;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[14][2]";
		INDEX = 1159;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[14][1]";
		INDEX = 1160;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[14][0]";
		INDEX = 1161;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[15]";
		INDEX = 1162;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[15][31]";
		INDEX = 1163;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[15][30]";
		INDEX = 1164;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[15][29]";
		INDEX = 1165;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[15][28]";
		INDEX = 1166;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[15][27]";
		INDEX = 1167;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[15][26]";
		INDEX = 1168;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[15][25]";
		INDEX = 1169;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[15][24]";
		INDEX = 1170;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[15][23]";
		INDEX = 1171;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[15][22]";
		INDEX = 1172;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[15][21]";
		INDEX = 1173;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[15][20]";
		INDEX = 1174;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[15][19]";
		INDEX = 1175;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[15][18]";
		INDEX = 1176;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[15][17]";
		INDEX = 1177;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[15][16]";
		INDEX = 1178;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[15][15]";
		INDEX = 1179;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[15][14]";
		INDEX = 1180;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[15][13]";
		INDEX = 1181;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[15][12]";
		INDEX = 1182;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[15][11]";
		INDEX = 1183;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[15][10]";
		INDEX = 1184;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[15][9]";
		INDEX = 1185;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[15][8]";
		INDEX = 1186;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[15][7]";
		INDEX = 1187;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[15][6]";
		INDEX = 1188;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[15][5]";
		INDEX = 1189;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[15][4]";
		INDEX = 1190;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[15][3]";
		INDEX = 1191;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[15][2]";
		INDEX = 1192;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[15][1]";
		INDEX = 1193;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[15][0]";
		INDEX = 1194;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|pc";
		INDEX = 1195;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|pc[31]";
		INDEX = 1196;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|pc[30]";
		INDEX = 1197;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|pc[29]";
		INDEX = 1198;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|pc[28]";
		INDEX = 1199;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|pc[27]";
		INDEX = 1200;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|pc[26]";
		INDEX = 1201;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|pc[25]";
		INDEX = 1202;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|pc[24]";
		INDEX = 1203;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|pc[23]";
		INDEX = 1204;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|pc[22]";
		INDEX = 1205;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|pc[21]";
		INDEX = 1206;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|pc[20]";
		INDEX = 1207;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|pc[19]";
		INDEX = 1208;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|pc[18]";
		INDEX = 1209;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|pc[17]";
		INDEX = 1210;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|pc[16]";
		INDEX = 1211;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|pc[15]";
		INDEX = 1212;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|pc[14]";
		INDEX = 1213;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|pc[13]";
		INDEX = 1214;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|pc[12]";
		INDEX = 1215;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|pc[11]";
		INDEX = 1216;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|pc[10]";
		INDEX = 1217;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|pc[9]";
		INDEX = 1218;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|pc[8]";
		INDEX = 1219;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|pc[7]";
		INDEX = 1220;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|pc[6]";
		INDEX = 1221;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|pc[5]";
		INDEX = 1222;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|pc[4]";
		INDEX = 1223;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|pc[3]";
		INDEX = 1224;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|pc[2]";
		INDEX = 1225;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|pc[1]";
		INDEX = 1226;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|pc[0]";
		INDEX = 1227;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALUout";
		INDEX = 1228;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALUout[31]";
		INDEX = 1229;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALUout[30]";
		INDEX = 1230;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALUout[29]";
		INDEX = 1231;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALUout[28]";
		INDEX = 1232;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALUout[27]";
		INDEX = 1233;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALUout[26]";
		INDEX = 1234;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALUout[25]";
		INDEX = 1235;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALUout[24]";
		INDEX = 1236;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALUout[23]";
		INDEX = 1237;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALUout[22]";
		INDEX = 1238;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALUout[21]";
		INDEX = 1239;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALUout[20]";
		INDEX = 1240;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALUout[19]";
		INDEX = 1241;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALUout[18]";
		INDEX = 1242;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALUout[17]";
		INDEX = 1243;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALUout[16]";
		INDEX = 1244;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALUout[15]";
		INDEX = 1245;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALUout[14]";
		INDEX = 1246;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALUout[13]";
		INDEX = 1247;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALUout[12]";
		INDEX = 1248;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALUout[11]";
		INDEX = 1249;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALUout[10]";
		INDEX = 1250;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALUout[9]";
		INDEX = 1251;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALUout[8]";
		INDEX = 1252;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALUout[7]";
		INDEX = 1253;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALUout[6]";
		INDEX = 1254;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALUout[5]";
		INDEX = 1255;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALUout[4]";
		INDEX = 1256;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALUout[3]";
		INDEX = 1257;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALUout[2]";
		INDEX = 1258;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALUout[1]";
		INDEX = 1259;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALUout[0]";
		INDEX = 1260;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|nzcv";
		INDEX = 1261;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|nzcv[3]";
		INDEX = 1262;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|nzcv[2]";
		INDEX = 1263;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|nzcv[1]";
		INDEX = 1264;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|nzcv[0]";
		INDEX = 1265;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
}


VECTOR("C:/Documents and Settings/Pegasus02/ /CA_Project/ARM_System/ARM/ARM_System.vwf")
{
	ZOOM{
		ZBEGIN = 24976875;
		ZEND = 25000000;
		NUMERATOR = 642;
		DENOMINATOR = 30930;
		TOP_INDEX = 0;
	}
	CLOCK{
		PERIOD = 37037;
		OFFSET = 0;
		DUTY_CYCLE = 50;
	}
	RANDOM_VALUE{
		INTERVAL_TYPE = HALF_GRID;
	}
	LINE{
		SIGNAL = "CLOCK_27";
		INDEX = 0;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R";
		INDEX = 1;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[31]";
		INDEX = 2;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[30]";
		INDEX = 3;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[29]";
		INDEX = 4;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[28]";
		INDEX = 5;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[27]";
		INDEX = 6;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[26]";
		INDEX = 7;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[25]";
		INDEX = 8;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[24]";
		INDEX = 9;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[23]";
		INDEX = 10;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[22]";
		INDEX = 11;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[21]";
		INDEX = 12;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[20]";
		INDEX = 13;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[19]";
		INDEX = 14;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[18]";
		INDEX = 15;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[17]";
		INDEX = 16;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[16]";
		INDEX = 17;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[15]";
		INDEX = 18;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[14]";
		INDEX = 19;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[13]";
		INDEX = 20;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[12]";
		INDEX = 21;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[11]";
		INDEX = 22;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[10]";
		INDEX = 23;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[9]";
		INDEX = 24;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[8]";
		INDEX = 25;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[7]";
		INDEX = 26;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[6]";
		INDEX = 27;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[5]";
		INDEX = 28;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[4]";
		INDEX = 29;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[3]";
		INDEX = 30;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[2]";
		INDEX = 31;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[1]";
		INDEX = 32;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[0]";
		INDEX = 33;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R";
		INDEX = 34;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[31]";
		INDEX = 35;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[30]";
		INDEX = 36;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[29]";
		INDEX = 37;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[28]";
		INDEX = 38;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[27]";
		INDEX = 39;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[26]";
		INDEX = 40;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[25]";
		INDEX = 41;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[24]";
		INDEX = 42;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[23]";
		INDEX = 43;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[22]";
		INDEX = 44;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[21]";
		INDEX = 45;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[20]";
		INDEX = 46;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[19]";
		INDEX = 47;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[18]";
		INDEX = 48;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[17]";
		INDEX = 49;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[16]";
		INDEX = 50;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[15]";
		INDEX = 51;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[14]";
		INDEX = 52;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[13]";
		INDEX = 53;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[12]";
		INDEX = 54;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[11]";
		INDEX = 55;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[10]";
		INDEX = 56;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[9]";
		INDEX = 57;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[8]";
		INDEX = 58;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[7]";
		INDEX = 59;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[6]";
		INDEX = 60;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[5]";
		INDEX = 61;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[4]";
		INDEX = 62;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[3]";
		INDEX = 63;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[2]";
		INDEX = 64;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[1]";
		INDEX = 65;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[0]";
		INDEX = 66;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R";
		INDEX = 67;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[31]";
		INDEX = 68;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[30]";
		INDEX = 69;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[29]";
		INDEX = 70;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[28]";
		INDEX = 71;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[27]";
		INDEX = 72;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[26]";
		INDEX = 73;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[25]";
		INDEX = 74;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[24]";
		INDEX = 75;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[23]";
		INDEX = 76;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[22]";
		INDEX = 77;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[21]";
		INDEX = 78;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[20]";
		INDEX = 79;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[19]";
		INDEX = 80;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[18]";
		INDEX = 81;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[17]";
		INDEX = 82;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[16]";
		INDEX = 83;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[15]";
		INDEX = 84;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[14]";
		INDEX = 85;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[13]";
		INDEX = 86;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[12]";
		INDEX = 87;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[11]";
		INDEX = 88;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[10]";
		INDEX = 89;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[9]";
		INDEX = 90;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[8]";
		INDEX = 91;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[7]";
		INDEX = 92;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[6]";
		INDEX = 93;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[5]";
		INDEX = 94;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[4]";
		INDEX = 95;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[3]";
		INDEX = 96;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[2]";
		INDEX = 97;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[1]";
		INDEX = 98;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[0]";
		INDEX = 99;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R";
		INDEX = 100;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[31]";
		INDEX = 101;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[30]";
		INDEX = 102;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[29]";
		INDEX = 103;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[28]";
		INDEX = 104;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[27]";
		INDEX = 105;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[26]";
		INDEX = 106;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[25]";
		INDEX = 107;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[24]";
		INDEX = 108;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[23]";
		INDEX = 109;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[22]";
		INDEX = 110;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[21]";
		INDEX = 111;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[20]";
		INDEX = 112;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[19]";
		INDEX = 113;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[18]";
		INDEX = 114;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[17]";
		INDEX = 115;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[16]";
		INDEX = 116;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[15]";
		INDEX = 117;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[14]";
		INDEX = 118;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[13]";
		INDEX = 119;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[12]";
		INDEX = 120;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[11]";
		INDEX = 121;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[10]";
		INDEX = 122;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[9]";
		INDEX = 123;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[8]";
		INDEX = 124;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[7]";
		INDEX = 125;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[6]";
		INDEX = 126;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[5]";
		INDEX = 127;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[4]";
		INDEX = 128;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[3]";
		INDEX = 129;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[2]";
		INDEX = 130;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[1]";
		INDEX = 131;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[0]";
		INDEX = 132;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R";
		INDEX = 133;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[31]";
		INDEX = 134;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[30]";
		INDEX = 135;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[29]";
		INDEX = 136;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[28]";
		INDEX = 137;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[27]";
		INDEX = 138;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[26]";
		INDEX = 139;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[25]";
		INDEX = 140;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[24]";
		INDEX = 141;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[23]";
		INDEX = 142;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[22]";
		INDEX = 143;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[21]";
		INDEX = 144;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[20]";
		INDEX = 145;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[19]";
		INDEX = 146;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[18]";
		INDEX = 147;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[17]";
		INDEX = 148;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[16]";
		INDEX = 149;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[15]";
		INDEX = 150;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[14]";
		INDEX = 151;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[13]";
		INDEX = 152;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[12]";
		INDEX = 153;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[11]";
		INDEX = 154;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[10]";
		INDEX = 155;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[9]";
		INDEX = 156;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[8]";
		INDEX = 157;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[7]";
		INDEX = 158;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[6]";
		INDEX = 159;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[5]";
		INDEX = 160;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[4]";
		INDEX = 161;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[3]";
		INDEX = 162;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[2]";
		INDEX = 163;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[1]";
		INDEX = 164;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[0]";
		INDEX = 165;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R";
		INDEX = 166;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[31]";
		INDEX = 167;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[30]";
		INDEX = 168;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[29]";
		INDEX = 169;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[28]";
		INDEX = 170;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[27]";
		INDEX = 171;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[26]";
		INDEX = 172;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[25]";
		INDEX = 173;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[24]";
		INDEX = 174;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[23]";
		INDEX = 175;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[22]";
		INDEX = 176;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[21]";
		INDEX = 177;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[20]";
		INDEX = 178;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[19]";
		INDEX = 179;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[18]";
		INDEX = 180;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[17]";
		INDEX = 181;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[16]";
		INDEX = 182;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[15]";
		INDEX = 183;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[14]";
		INDEX = 184;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[13]";
		INDEX = 185;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[12]";
		INDEX = 186;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[11]";
		INDEX = 187;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[10]";
		INDEX = 188;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[9]";
		INDEX = 189;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[8]";
		INDEX = 190;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[7]";
		INDEX = 191;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[6]";
		INDEX = 192;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[5]";
		INDEX = 193;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[4]";
		INDEX = 194;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[3]";
		INDEX = 195;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[2]";
		INDEX = 196;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[1]";
		INDEX = 197;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[0]";
		INDEX = 198;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R";
		INDEX = 199;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[31]";
		INDEX = 200;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[30]";
		INDEX = 201;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[29]";
		INDEX = 202;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[28]";
		INDEX = 203;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[27]";
		INDEX = 204;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[26]";
		INDEX = 205;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[25]";
		INDEX = 206;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[24]";
		INDEX = 207;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[23]";
		INDEX = 208;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[22]";
		INDEX = 209;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[21]";
		INDEX = 210;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[20]";
		INDEX = 211;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[19]";
		INDEX = 212;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[18]";
		INDEX = 213;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[17]";
		INDEX = 214;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[16]";
		INDEX = 215;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[15]";
		INDEX = 216;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[14]";
		INDEX = 217;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[13]";
		INDEX = 218;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[12]";
		INDEX = 219;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[11]";
		INDEX = 220;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[10]";
		INDEX = 221;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[9]";
		INDEX = 222;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[8]";
		INDEX = 223;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[7]";
		INDEX = 224;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[6]";
		INDEX = 225;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[5]";
		INDEX = 226;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[4]";
		INDEX = 227;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[3]";
		INDEX = 228;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[2]";
		INDEX = 229;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[1]";
		INDEX = 230;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[0]";
		INDEX = 231;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R";
		INDEX = 232;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[31]";
		INDEX = 233;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[30]";
		INDEX = 234;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[29]";
		INDEX = 235;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[28]";
		INDEX = 236;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[27]";
		INDEX = 237;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[26]";
		INDEX = 238;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[25]";
		INDEX = 239;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[24]";
		INDEX = 240;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[23]";
		INDEX = 241;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[22]";
		INDEX = 242;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[21]";
		INDEX = 243;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[20]";
		INDEX = 244;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[19]";
		INDEX = 245;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[18]";
		INDEX = 246;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[17]";
		INDEX = 247;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[16]";
		INDEX = 248;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[15]";
		INDEX = 249;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[14]";
		INDEX = 250;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[13]";
		INDEX = 251;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[12]";
		INDEX = 252;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[11]";
		INDEX = 253;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[10]";
		INDEX = 254;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[9]";
		INDEX = 255;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[8]";
		INDEX = 256;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[7]";
		INDEX = 257;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[6]";
		INDEX = 258;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[5]";
		INDEX = 259;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[4]";
		INDEX = 260;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[3]";
		INDEX = 261;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[2]";
		INDEX = 262;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[1]";
		INDEX = 263;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[0]";
		INDEX = 264;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "KEY[0]";
		INDEX = 265;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|mdr";
		INDEX = 266;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|mdr[31]";
		INDEX = 267;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|mdr[30]";
		INDEX = 268;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|mdr[29]";
		INDEX = 269;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|mdr[28]";
		INDEX = 270;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|mdr[27]";
		INDEX = 271;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|mdr[26]";
		INDEX = 272;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|mdr[25]";
		INDEX = 273;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|mdr[24]";
		INDEX = 274;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|mdr[23]";
		INDEX = 275;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|mdr[22]";
		INDEX = 276;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|mdr[21]";
		INDEX = 277;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|mdr[20]";
		INDEX = 278;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|mdr[19]";
		INDEX = 279;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|mdr[18]";
		INDEX = 280;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|mdr[17]";
		INDEX = 281;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|mdr[16]";
		INDEX = 282;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|mdr[15]";
		INDEX = 283;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|mdr[14]";
		INDEX = 284;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|mdr[13]";
		INDEX = 285;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|mdr[12]";
		INDEX = 286;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|mdr[11]";
		INDEX = 287;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|mdr[10]";
		INDEX = 288;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|mdr[9]";
		INDEX = 289;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|mdr[8]";
		INDEX = 290;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|mdr[7]";
		INDEX = 291;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|mdr[6]";
		INDEX = 292;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|mdr[5]";
		INDEX = 293;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|mdr[4]";
		INDEX = 294;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|mdr[3]";
		INDEX = 295;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|mdr[2]";
		INDEX = 296;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|mdr[1]";
		INDEX = 297;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|mdr[0]";
		INDEX = 298;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|instructions";
		INDEX = 299;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|instructions[31]";
		INDEX = 300;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|instructions[30]";
		INDEX = 301;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|instructions[29]";
		INDEX = 302;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|instructions[28]";
		INDEX = 303;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|instructions[27]";
		INDEX = 304;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|instructions[26]";
		INDEX = 305;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|instructions[25]";
		INDEX = 306;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|instructions[24]";
		INDEX = 307;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|instructions[23]";
		INDEX = 308;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|instructions[22]";
		INDEX = 309;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|instructions[21]";
		INDEX = 310;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|instructions[20]";
		INDEX = 311;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|instructions[19]";
		INDEX = 312;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|instructions[18]";
		INDEX = 313;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|instructions[17]";
		INDEX = 314;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|instructions[16]";
		INDEX = 315;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|instructions[15]";
		INDEX = 316;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|instructions[14]";
		INDEX = 317;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|instructions[13]";
		INDEX = 318;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|instructions[12]";
		INDEX = 319;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|instructions[11]";
		INDEX = 320;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|instructions[10]";
		INDEX = 321;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|instructions[9]";
		INDEX = 322;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|instructions[8]";
		INDEX = 323;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|instructions[7]";
		INDEX = 324;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|instructions[6]";
		INDEX = 325;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|instructions[5]";
		INDEX = 326;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|instructions[4]";
		INDEX = 327;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|instructions[3]";
		INDEX = 328;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|instructions[2]";
		INDEX = 329;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|instructions[1]";
		INDEX = 330;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|instructions[0]";
		INDEX = 331;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register";
		INDEX = 332;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[15]";
		INDEX = 333;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[15][31]";
		INDEX = 334;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[15][30]";
		INDEX = 335;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[15][29]";
		INDEX = 336;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[15][28]";
		INDEX = 337;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[15][27]";
		INDEX = 338;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[15][26]";
		INDEX = 339;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[15][25]";
		INDEX = 340;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[15][24]";
		INDEX = 341;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[15][23]";
		INDEX = 342;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[15][22]";
		INDEX = 343;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[15][21]";
		INDEX = 344;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[15][20]";
		INDEX = 345;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[15][19]";
		INDEX = 346;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[15][18]";
		INDEX = 347;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[15][17]";
		INDEX = 348;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[15][16]";
		INDEX = 349;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[15][15]";
		INDEX = 350;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[15][14]";
		INDEX = 351;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[15][13]";
		INDEX = 352;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[15][12]";
		INDEX = 353;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[15][11]";
		INDEX = 354;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[15][10]";
		INDEX = 355;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[15][9]";
		INDEX = 356;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[15][8]";
		INDEX = 357;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[15][7]";
		INDEX = 358;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[15][6]";
		INDEX = 359;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[15][5]";
		INDEX = 360;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[15][4]";
		INDEX = 361;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[15][3]";
		INDEX = 362;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[15][2]";
		INDEX = 363;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[15][1]";
		INDEX = 364;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[15][0]";
		INDEX = 365;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[14]";
		INDEX = 366;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[14][31]";
		INDEX = 367;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[14][30]";
		INDEX = 368;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[14][29]";
		INDEX = 369;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[14][28]";
		INDEX = 370;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[14][27]";
		INDEX = 371;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[14][26]";
		INDEX = 372;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[14][25]";
		INDEX = 373;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[14][24]";
		INDEX = 374;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[14][23]";
		INDEX = 375;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[14][22]";
		INDEX = 376;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[14][21]";
		INDEX = 377;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[14][20]";
		INDEX = 378;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[14][19]";
		INDEX = 379;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[14][18]";
		INDEX = 380;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[14][17]";
		INDEX = 381;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[14][16]";
		INDEX = 382;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[14][15]";
		INDEX = 383;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[14][14]";
		INDEX = 384;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[14][13]";
		INDEX = 385;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[14][12]";
		INDEX = 386;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[14][11]";
		INDEX = 387;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[14][10]";
		INDEX = 388;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[14][9]";
		INDEX = 389;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[14][8]";
		INDEX = 390;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[14][7]";
		INDEX = 391;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[14][6]";
		INDEX = 392;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[14][5]";
		INDEX = 393;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[14][4]";
		INDEX = 394;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[14][3]";
		INDEX = 395;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[14][2]";
		INDEX = 396;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[14][1]";
		INDEX = 397;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[14][0]";
		INDEX = 398;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[13]";
		INDEX = 399;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[13][31]";
		INDEX = 400;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[13][30]";
		INDEX = 401;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[13][29]";
		INDEX = 402;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[13][28]";
		INDEX = 403;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[13][27]";
		INDEX = 404;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[13][26]";
		INDEX = 405;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[13][25]";
		INDEX = 406;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[13][24]";
		INDEX = 407;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[13][23]";
		INDEX = 408;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[13][22]";
		INDEX = 409;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[13][21]";
		INDEX = 410;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[13][20]";
		INDEX = 411;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[13][19]";
		INDEX = 412;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[13][18]";
		INDEX = 413;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[13][17]";
		INDEX = 414;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[13][16]";
		INDEX = 415;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[13][15]";
		INDEX = 416;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[13][14]";
		INDEX = 417;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[13][13]";
		INDEX = 418;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[13][12]";
		INDEX = 419;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[13][11]";
		INDEX = 420;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[13][10]";
		INDEX = 421;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[13][9]";
		INDEX = 422;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[13][8]";
		INDEX = 423;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[13][7]";
		INDEX = 424;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[13][6]";
		INDEX = 425;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[13][5]";
		INDEX = 426;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[13][4]";
		INDEX = 427;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[13][3]";
		INDEX = 428;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[13][2]";
		INDEX = 429;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[13][1]";
		INDEX = 430;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[13][0]";
		INDEX = 431;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[12]";
		INDEX = 432;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[12][31]";
		INDEX = 433;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[12][30]";
		INDEX = 434;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[12][29]";
		INDEX = 435;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[12][28]";
		INDEX = 436;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[12][27]";
		INDEX = 437;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[12][26]";
		INDEX = 438;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[12][25]";
		INDEX = 439;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[12][24]";
		INDEX = 440;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[12][23]";
		INDEX = 441;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[12][22]";
		INDEX = 442;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[12][21]";
		INDEX = 443;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[12][20]";
		INDEX = 444;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[12][19]";
		INDEX = 445;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[12][18]";
		INDEX = 446;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[12][17]";
		INDEX = 447;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[12][16]";
		INDEX = 448;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[12][15]";
		INDEX = 449;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[12][14]";
		INDEX = 450;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[12][13]";
		INDEX = 451;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[12][12]";
		INDEX = 452;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[12][11]";
		INDEX = 453;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[12][10]";
		INDEX = 454;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[12][9]";
		INDEX = 455;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[12][8]";
		INDEX = 456;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[12][7]";
		INDEX = 457;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[12][6]";
		INDEX = 458;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[12][5]";
		INDEX = 459;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[12][4]";
		INDEX = 460;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[12][3]";
		INDEX = 461;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[12][2]";
		INDEX = 462;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[12][1]";
		INDEX = 463;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[12][0]";
		INDEX = 464;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[11]";
		INDEX = 465;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[11][31]";
		INDEX = 466;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[11][30]";
		INDEX = 467;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[11][29]";
		INDEX = 468;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[11][28]";
		INDEX = 469;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[11][27]";
		INDEX = 470;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[11][26]";
		INDEX = 471;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[11][25]";
		INDEX = 472;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[11][24]";
		INDEX = 473;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[11][23]";
		INDEX = 474;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[11][22]";
		INDEX = 475;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[11][21]";
		INDEX = 476;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[11][20]";
		INDEX = 477;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[11][19]";
		INDEX = 478;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[11][18]";
		INDEX = 479;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[11][17]";
		INDEX = 480;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[11][16]";
		INDEX = 481;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[11][15]";
		INDEX = 482;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[11][14]";
		INDEX = 483;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[11][13]";
		INDEX = 484;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[11][12]";
		INDEX = 485;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[11][11]";
		INDEX = 486;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[11][10]";
		INDEX = 487;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[11][9]";
		INDEX = 488;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[11][8]";
		INDEX = 489;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[11][7]";
		INDEX = 490;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[11][6]";
		INDEX = 491;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[11][5]";
		INDEX = 492;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[11][4]";
		INDEX = 493;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[11][3]";
		INDEX = 494;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[11][2]";
		INDEX = 495;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[11][1]";
		INDEX = 496;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[11][0]";
		INDEX = 497;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[10]";
		INDEX = 498;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[10][31]";
		INDEX = 499;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[10][30]";
		INDEX = 500;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[10][29]";
		INDEX = 501;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[10][28]";
		INDEX = 502;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[10][27]";
		INDEX = 503;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[10][26]";
		INDEX = 504;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[10][25]";
		INDEX = 505;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[10][24]";
		INDEX = 506;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[10][23]";
		INDEX = 507;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[10][22]";
		INDEX = 508;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[10][21]";
		INDEX = 509;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[10][20]";
		INDEX = 510;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[10][19]";
		INDEX = 511;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[10][18]";
		INDEX = 512;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[10][17]";
		INDEX = 513;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[10][16]";
		INDEX = 514;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[10][15]";
		INDEX = 515;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[10][14]";
		INDEX = 516;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[10][13]";
		INDEX = 517;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[10][12]";
		INDEX = 518;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[10][11]";
		INDEX = 519;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[10][10]";
		INDEX = 520;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[10][9]";
		INDEX = 521;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[10][8]";
		INDEX = 522;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[10][7]";
		INDEX = 523;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[10][6]";
		INDEX = 524;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[10][5]";
		INDEX = 525;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[10][4]";
		INDEX = 526;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[10][3]";
		INDEX = 527;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[10][2]";
		INDEX = 528;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[10][1]";
		INDEX = 529;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[10][0]";
		INDEX = 530;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[9]";
		INDEX = 531;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[9][31]";
		INDEX = 532;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[9][30]";
		INDEX = 533;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[9][29]";
		INDEX = 534;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[9][28]";
		INDEX = 535;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[9][27]";
		INDEX = 536;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[9][26]";
		INDEX = 537;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[9][25]";
		INDEX = 538;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[9][24]";
		INDEX = 539;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[9][23]";
		INDEX = 540;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[9][22]";
		INDEX = 541;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[9][21]";
		INDEX = 542;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[9][20]";
		INDEX = 543;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[9][19]";
		INDEX = 544;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[9][18]";
		INDEX = 545;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[9][17]";
		INDEX = 546;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[9][16]";
		INDEX = 547;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[9][15]";
		INDEX = 548;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[9][14]";
		INDEX = 549;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[9][13]";
		INDEX = 550;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[9][12]";
		INDEX = 551;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[9][11]";
		INDEX = 552;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[9][10]";
		INDEX = 553;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[9][9]";
		INDEX = 554;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[9][8]";
		INDEX = 555;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[9][7]";
		INDEX = 556;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[9][6]";
		INDEX = 557;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[9][5]";
		INDEX = 558;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[9][4]";
		INDEX = 559;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[9][3]";
		INDEX = 560;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[9][2]";
		INDEX = 561;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[9][1]";
		INDEX = 562;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[9][0]";
		INDEX = 563;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[8]";
		INDEX = 564;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[8][31]";
		INDEX = 565;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[8][30]";
		INDEX = 566;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[8][29]";
		INDEX = 567;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[8][28]";
		INDEX = 568;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[8][27]";
		INDEX = 569;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[8][26]";
		INDEX = 570;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[8][25]";
		INDEX = 571;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[8][24]";
		INDEX = 572;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[8][23]";
		INDEX = 573;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[8][22]";
		INDEX = 574;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[8][21]";
		INDEX = 575;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[8][20]";
		INDEX = 576;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[8][19]";
		INDEX = 577;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[8][18]";
		INDEX = 578;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[8][17]";
		INDEX = 579;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[8][16]";
		INDEX = 580;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[8][15]";
		INDEX = 581;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[8][14]";
		INDEX = 582;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[8][13]";
		INDEX = 583;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[8][12]";
		INDEX = 584;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[8][11]";
		INDEX = 585;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[8][10]";
		INDEX = 586;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[8][9]";
		INDEX = 587;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[8][8]";
		INDEX = 588;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[8][7]";
		INDEX = 589;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[8][6]";
		INDEX = 590;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[8][5]";
		INDEX = 591;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[8][4]";
		INDEX = 592;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[8][3]";
		INDEX = 593;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[8][2]";
		INDEX = 594;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[8][1]";
		INDEX = 595;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[8][0]";
		INDEX = 596;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[7]";
		INDEX = 597;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[7][31]";
		INDEX = 598;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[7][30]";
		INDEX = 599;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[7][29]";
		INDEX = 600;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[7][28]";
		INDEX = 601;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[7][27]";
		INDEX = 602;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[7][26]";
		INDEX = 603;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[7][25]";
		INDEX = 604;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[7][24]";
		INDEX = 605;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[7][23]";
		INDEX = 606;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[7][22]";
		INDEX = 607;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[7][21]";
		INDEX = 608;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[7][20]";
		INDEX = 609;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[7][19]";
		INDEX = 610;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[7][18]";
		INDEX = 611;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[7][17]";
		INDEX = 612;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[7][16]";
		INDEX = 613;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[7][15]";
		INDEX = 614;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[7][14]";
		INDEX = 615;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[7][13]";
		INDEX = 616;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[7][12]";
		INDEX = 617;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[7][11]";
		INDEX = 618;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[7][10]";
		INDEX = 619;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[7][9]";
		INDEX = 620;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[7][8]";
		INDEX = 621;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[7][7]";
		INDEX = 622;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[7][6]";
		INDEX = 623;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[7][5]";
		INDEX = 624;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[7][4]";
		INDEX = 625;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[7][3]";
		INDEX = 626;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[7][2]";
		INDEX = 627;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[7][1]";
		INDEX = 628;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[7][0]";
		INDEX = 629;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[6]";
		INDEX = 630;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[6][31]";
		INDEX = 631;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[6][30]";
		INDEX = 632;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[6][29]";
		INDEX = 633;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[6][28]";
		INDEX = 634;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[6][27]";
		INDEX = 635;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[6][26]";
		INDEX = 636;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[6][25]";
		INDEX = 637;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[6][24]";
		INDEX = 638;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[6][23]";
		INDEX = 639;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[6][22]";
		INDEX = 640;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[6][21]";
		INDEX = 641;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[6][20]";
		INDEX = 642;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[6][19]";
		INDEX = 643;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[6][18]";
		INDEX = 644;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[6][17]";
		INDEX = 645;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[6][16]";
		INDEX = 646;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[6][15]";
		INDEX = 647;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[6][14]";
		INDEX = 648;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[6][13]";
		INDEX = 649;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[6][12]";
		INDEX = 650;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[6][11]";
		INDEX = 651;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[6][10]";
		INDEX = 652;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[6][9]";
		INDEX = 653;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[6][8]";
		INDEX = 654;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[6][7]";
		INDEX = 655;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[6][6]";
		INDEX = 656;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[6][5]";
		INDEX = 657;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[6][4]";
		INDEX = 658;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[6][3]";
		INDEX = 659;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[6][2]";
		INDEX = 660;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[6][1]";
		INDEX = 661;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[6][0]";
		INDEX = 662;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[5]";
		INDEX = 663;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[5][31]";
		INDEX = 664;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[5][30]";
		INDEX = 665;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[5][29]";
		INDEX = 666;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[5][28]";
		INDEX = 667;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[5][27]";
		INDEX = 668;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[5][26]";
		INDEX = 669;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[5][25]";
		INDEX = 670;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[5][24]";
		INDEX = 671;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[5][23]";
		INDEX = 672;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[5][22]";
		INDEX = 673;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[5][21]";
		INDEX = 674;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[5][20]";
		INDEX = 675;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[5][19]";
		INDEX = 676;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[5][18]";
		INDEX = 677;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[5][17]";
		INDEX = 678;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[5][16]";
		INDEX = 679;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[5][15]";
		INDEX = 680;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[5][14]";
		INDEX = 681;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[5][13]";
		INDEX = 682;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[5][12]";
		INDEX = 683;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[5][11]";
		INDEX = 684;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[5][10]";
		INDEX = 685;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[5][9]";
		INDEX = 686;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[5][8]";
		INDEX = 687;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[5][7]";
		INDEX = 688;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[5][6]";
		INDEX = 689;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[5][5]";
		INDEX = 690;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[5][4]";
		INDEX = 691;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[5][3]";
		INDEX = 692;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[5][2]";
		INDEX = 693;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[5][1]";
		INDEX = 694;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[5][0]";
		INDEX = 695;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[4]";
		INDEX = 696;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[4][31]";
		INDEX = 697;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[4][30]";
		INDEX = 698;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[4][29]";
		INDEX = 699;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[4][28]";
		INDEX = 700;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[4][27]";
		INDEX = 701;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[4][26]";
		INDEX = 702;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[4][25]";
		INDEX = 703;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[4][24]";
		INDEX = 704;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[4][23]";
		INDEX = 705;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[4][22]";
		INDEX = 706;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[4][21]";
		INDEX = 707;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[4][20]";
		INDEX = 708;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[4][19]";
		INDEX = 709;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[4][18]";
		INDEX = 710;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[4][17]";
		INDEX = 711;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[4][16]";
		INDEX = 712;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[4][15]";
		INDEX = 713;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[4][14]";
		INDEX = 714;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[4][13]";
		INDEX = 715;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[4][12]";
		INDEX = 716;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[4][11]";
		INDEX = 717;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[4][10]";
		INDEX = 718;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[4][9]";
		INDEX = 719;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[4][8]";
		INDEX = 720;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[4][7]";
		INDEX = 721;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[4][6]";
		INDEX = 722;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[4][5]";
		INDEX = 723;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[4][4]";
		INDEX = 724;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[4][3]";
		INDEX = 725;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[4][2]";
		INDEX = 726;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[4][1]";
		INDEX = 727;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[4][0]";
		INDEX = 728;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[3]";
		INDEX = 729;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[3][31]";
		INDEX = 730;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[3][30]";
		INDEX = 731;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[3][29]";
		INDEX = 732;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[3][28]";
		INDEX = 733;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[3][27]";
		INDEX = 734;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[3][26]";
		INDEX = 735;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[3][25]";
		INDEX = 736;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[3][24]";
		INDEX = 737;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[3][23]";
		INDEX = 738;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[3][22]";
		INDEX = 739;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[3][21]";
		INDEX = 740;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[3][20]";
		INDEX = 741;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[3][19]";
		INDEX = 742;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[3][18]";
		INDEX = 743;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[3][17]";
		INDEX = 744;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[3][16]";
		INDEX = 745;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[3][15]";
		INDEX = 746;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[3][14]";
		INDEX = 747;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[3][13]";
		INDEX = 748;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[3][12]";
		INDEX = 749;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[3][11]";
		INDEX = 750;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[3][10]";
		INDEX = 751;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[3][9]";
		INDEX = 752;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[3][8]";
		INDEX = 753;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[3][7]";
		INDEX = 754;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[3][6]";
		INDEX = 755;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[3][5]";
		INDEX = 756;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[3][4]";
		INDEX = 757;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[3][3]";
		INDEX = 758;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[3][2]";
		INDEX = 759;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[3][1]";
		INDEX = 760;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[3][0]";
		INDEX = 761;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[2]";
		INDEX = 762;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[2][31]";
		INDEX = 763;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[2][30]";
		INDEX = 764;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[2][29]";
		INDEX = 765;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[2][28]";
		INDEX = 766;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[2][27]";
		INDEX = 767;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[2][26]";
		INDEX = 768;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[2][25]";
		INDEX = 769;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[2][24]";
		INDEX = 770;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[2][23]";
		INDEX = 771;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[2][22]";
		INDEX = 772;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[2][21]";
		INDEX = 773;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[2][20]";
		INDEX = 774;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[2][19]";
		INDEX = 775;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[2][18]";
		INDEX = 776;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[2][17]";
		INDEX = 777;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[2][16]";
		INDEX = 778;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[2][15]";
		INDEX = 779;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[2][14]";
		INDEX = 780;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[2][13]";
		INDEX = 781;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[2][12]";
		INDEX = 782;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[2][11]";
		INDEX = 783;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[2][10]";
		INDEX = 784;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[2][9]";
		INDEX = 785;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[2][8]";
		INDEX = 786;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[2][7]";
		INDEX = 787;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[2][6]";
		INDEX = 788;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[2][5]";
		INDEX = 789;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[2][4]";
		INDEX = 790;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[2][3]";
		INDEX = 791;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[2][2]";
		INDEX = 792;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[2][1]";
		INDEX = 793;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[2][0]";
		INDEX = 794;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[1]";
		INDEX = 795;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[1][31]";
		INDEX = 796;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[1][30]";
		INDEX = 797;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[1][29]";
		INDEX = 798;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[1][28]";
		INDEX = 799;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[1][27]";
		INDEX = 800;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[1][26]";
		INDEX = 801;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[1][25]";
		INDEX = 802;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[1][24]";
		INDEX = 803;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[1][23]";
		INDEX = 804;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[1][22]";
		INDEX = 805;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[1][21]";
		INDEX = 806;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[1][20]";
		INDEX = 807;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[1][19]";
		INDEX = 808;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[1][18]";
		INDEX = 809;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[1][17]";
		INDEX = 810;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[1][16]";
		INDEX = 811;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[1][15]";
		INDEX = 812;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[1][14]";
		INDEX = 813;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[1][13]";
		INDEX = 814;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[1][12]";
		INDEX = 815;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[1][11]";
		INDEX = 816;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[1][10]";
		INDEX = 817;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[1][9]";
		INDEX = 818;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[1][8]";
		INDEX = 819;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[1][7]";
		INDEX = 820;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[1][6]";
		INDEX = 821;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[1][5]";
		INDEX = 822;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[1][4]";
		INDEX = 823;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[1][3]";
		INDEX = 824;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[1][2]";
		INDEX = 825;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[1][1]";
		INDEX = 826;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[1][0]";
		INDEX = 827;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[0]";
		INDEX = 828;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[0][31]";
		INDEX = 829;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[0][30]";
		INDEX = 830;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[0][29]";
		INDEX = 831;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[0][28]";
		INDEX = 832;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[0][27]";
		INDEX = 833;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[0][26]";
		INDEX = 834;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[0][25]";
		INDEX = 835;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[0][24]";
		INDEX = 836;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[0][23]";
		INDEX = 837;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[0][22]";
		INDEX = 838;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[0][21]";
		INDEX = 839;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[0][20]";
		INDEX = 840;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[0][19]";
		INDEX = 841;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[0][18]";
		INDEX = 842;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[0][17]";
		INDEX = 843;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[0][16]";
		INDEX = 844;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[0][15]";
		INDEX = 845;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[0][14]";
		INDEX = 846;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[0][13]";
		INDEX = 847;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[0][12]";
		INDEX = 848;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[0][11]";
		INDEX = 849;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[0][10]";
		INDEX = 850;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[0][9]";
		INDEX = 851;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[0][8]";
		INDEX = 852;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[0][7]";
		INDEX = 853;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[0][6]";
		INDEX = 854;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[0][5]";
		INDEX = 855;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[0][4]";
		INDEX = 856;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[0][3]";
		INDEX = 857;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[0][2]";
		INDEX = 858;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[0][1]";
		INDEX = 859;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[0][0]";
		INDEX = 860;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|A";
		INDEX = 861;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|A[31]";
		INDEX = 862;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|A[30]";
		INDEX = 863;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|A[29]";
		INDEX = 864;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|A[28]";
		INDEX = 865;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|A[27]";
		INDEX = 866;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|A[26]";
		INDEX = 867;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|A[25]";
		INDEX = 868;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|A[24]";
		INDEX = 869;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|A[23]";
		INDEX = 870;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|A[22]";
		INDEX = 871;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|A[21]";
		INDEX = 872;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|A[20]";
		INDEX = 873;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|A[19]";
		INDEX = 874;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|A[18]";
		INDEX = 875;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|A[17]";
		INDEX = 876;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|A[16]";
		INDEX = 877;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|A[15]";
		INDEX = 878;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|A[14]";
		INDEX = 879;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|A[13]";
		INDEX = 880;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|A[12]";
		INDEX = 881;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|A[11]";
		INDEX = 882;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|A[10]";
		INDEX = 883;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|A[9]";
		INDEX = 884;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|A[8]";
		INDEX = 885;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|A[7]";
		INDEX = 886;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|A[6]";
		INDEX = 887;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|A[5]";
		INDEX = 888;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|A[4]";
		INDEX = 889;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|A[3]";
		INDEX = 890;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|A[2]";
		INDEX = 891;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|A[1]";
		INDEX = 892;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|A[0]";
		INDEX = 893;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|B";
		INDEX = 894;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|B[31]";
		INDEX = 895;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|B[30]";
		INDEX = 896;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|B[29]";
		INDEX = 897;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|B[28]";
		INDEX = 898;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|B[27]";
		INDEX = 899;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|B[26]";
		INDEX = 900;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|B[25]";
		INDEX = 901;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|B[24]";
		INDEX = 902;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|B[23]";
		INDEX = 903;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|B[22]";
		INDEX = 904;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|B[21]";
		INDEX = 905;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|B[20]";
		INDEX = 906;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|B[19]";
		INDEX = 907;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|B[18]";
		INDEX = 908;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|B[17]";
		INDEX = 909;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|B[16]";
		INDEX = 910;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|B[15]";
		INDEX = 911;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|B[14]";
		INDEX = 912;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|B[13]";
		INDEX = 913;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|B[12]";
		INDEX = 914;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|B[11]";
		INDEX = 915;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|B[10]";
		INDEX = 916;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|B[9]";
		INDEX = 917;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|B[8]";
		INDEX = 918;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|B[7]";
		INDEX = 919;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|B[6]";
		INDEX = 920;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|B[5]";
		INDEX = 921;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|B[4]";
		INDEX = 922;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|B[3]";
		INDEX = 923;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|B[2]";
		INDEX = 924;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|B[1]";
		INDEX = 925;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|B[0]";
		INDEX = 926;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[0]";
		INDEX = 927;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[0][31]";
		INDEX = 928;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[0][30]";
		INDEX = 929;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[0][29]";
		INDEX = 930;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[0][28]";
		INDEX = 931;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[0][27]";
		INDEX = 932;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[0][26]";
		INDEX = 933;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[0][25]";
		INDEX = 934;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[0][24]";
		INDEX = 935;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[0][23]";
		INDEX = 936;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[0][22]";
		INDEX = 937;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[0][21]";
		INDEX = 938;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[0][20]";
		INDEX = 939;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[0][19]";
		INDEX = 940;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[0][18]";
		INDEX = 941;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[0][17]";
		INDEX = 942;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[0][16]";
		INDEX = 943;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[0][15]";
		INDEX = 944;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[0][14]";
		INDEX = 945;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[0][13]";
		INDEX = 946;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[0][12]";
		INDEX = 947;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[0][11]";
		INDEX = 948;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[0][10]";
		INDEX = 949;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[0][9]";
		INDEX = 950;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[0][8]";
		INDEX = 951;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[0][7]";
		INDEX = 952;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[0][6]";
		INDEX = 953;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[0][5]";
		INDEX = 954;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[0][4]";
		INDEX = 955;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[0][3]";
		INDEX = 956;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[0][2]";
		INDEX = 957;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[0][1]";
		INDEX = 958;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[0][0]";
		INDEX = 959;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CompareR";
		INDEX = 960;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CompareR[31]";
		INDEX = 961;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CompareR[30]";
		INDEX = 962;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CompareR[29]";
		INDEX = 963;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CompareR[28]";
		INDEX = 964;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CompareR[27]";
		INDEX = 965;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CompareR[26]";
		INDEX = 966;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CompareR[25]";
		INDEX = 967;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CompareR[24]";
		INDEX = 968;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CompareR[23]";
		INDEX = 969;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CompareR[22]";
		INDEX = 970;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CompareR[21]";
		INDEX = 971;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CompareR[20]";
		INDEX = 972;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CompareR[19]";
		INDEX = 973;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CompareR[18]";
		INDEX = 974;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CompareR[17]";
		INDEX = 975;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CompareR[16]";
		INDEX = 976;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CompareR[15]";
		INDEX = 977;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CompareR[14]";
		INDEX = 978;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CompareR[13]";
		INDEX = 979;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CompareR[12]";
		INDEX = 980;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CompareR[11]";
		INDEX = 981;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CompareR[10]";
		INDEX = 982;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CompareR[9]";
		INDEX = 983;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CompareR[8]";
		INDEX = 984;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CompareR[7]";
		INDEX = 985;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CompareR[6]";
		INDEX = 986;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CompareR[5]";
		INDEX = 987;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CompareR[4]";
		INDEX = 988;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CompareR[3]";
		INDEX = 989;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CompareR[2]";
		INDEX = 990;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CompareR[1]";
		INDEX = 991;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CompareR[0]";
		INDEX = 992;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CounterR";
		INDEX = 993;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CounterR[31]";
		INDEX = 994;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CounterR[30]";
		INDEX = 995;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CounterR[29]";
		INDEX = 996;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CounterR[28]";
		INDEX = 997;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CounterR[27]";
		INDEX = 998;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CounterR[26]";
		INDEX = 999;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CounterR[25]";
		INDEX = 1000;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CounterR[24]";
		INDEX = 1001;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CounterR[23]";
		INDEX = 1002;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CounterR[22]";
		INDEX = 1003;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CounterR[21]";
		INDEX = 1004;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CounterR[20]";
		INDEX = 1005;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CounterR[19]";
		INDEX = 1006;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CounterR[18]";
		INDEX = 1007;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CounterR[17]";
		INDEX = 1008;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CounterR[16]";
		INDEX = 1009;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CounterR[15]";
		INDEX = 1010;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CounterR[14]";
		INDEX = 1011;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CounterR[13]";
		INDEX = 1012;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CounterR[12]";
		INDEX = 1013;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CounterR[11]";
		INDEX = 1014;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CounterR[10]";
		INDEX = 1015;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CounterR[9]";
		INDEX = 1016;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CounterR[8]";
		INDEX = 1017;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CounterR[7]";
		INDEX = 1018;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CounterR[6]";
		INDEX = 1019;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CounterR[5]";
		INDEX = 1020;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CounterR[4]";
		INDEX = 1021;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CounterR[3]";
		INDEX = 1022;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CounterR[2]";
		INDEX = 1023;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CounterR[1]";
		INDEX = 1024;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CounterR[0]";
		INDEX = 1025;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|StatusR";
		INDEX = 1026;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|StatusR[31]";
		INDEX = 1027;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|StatusR[30]";
		INDEX = 1028;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|StatusR[29]";
		INDEX = 1029;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|StatusR[28]";
		INDEX = 1030;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|StatusR[27]";
		INDEX = 1031;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|StatusR[26]";
		INDEX = 1032;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|StatusR[25]";
		INDEX = 1033;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|StatusR[24]";
		INDEX = 1034;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|StatusR[23]";
		INDEX = 1035;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|StatusR[22]";
		INDEX = 1036;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|StatusR[21]";
		INDEX = 1037;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|StatusR[20]";
		INDEX = 1038;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|StatusR[19]";
		INDEX = 1039;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|StatusR[18]";
		INDEX = 1040;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|StatusR[17]";
		INDEX = 1041;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|StatusR[16]";
		INDEX = 1042;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|StatusR[15]";
		INDEX = 1043;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|StatusR[14]";
		INDEX = 1044;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|StatusR[13]";
		INDEX = 1045;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|StatusR[12]";
		INDEX = 1046;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|StatusR[11]";
		INDEX = 1047;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|StatusR[10]";
		INDEX = 1048;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|StatusR[9]";
		INDEX = 1049;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|StatusR[8]";
		INDEX = 1050;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|StatusR[7]";
		INDEX = 1051;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|StatusR[6]";
		INDEX = 1052;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|StatusR[5]";
		INDEX = 1053;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|StatusR[4]";
		INDEX = 1054;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|StatusR[3]";
		INDEX = 1055;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|StatusR[2]";
		INDEX = 1056;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|StatusR[1]";
		INDEX = 1057;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|StatusR[0]";
		INDEX = 1058;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[1]";
		INDEX = 1059;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[1][31]";
		INDEX = 1060;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[1][30]";
		INDEX = 1061;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[1][29]";
		INDEX = 1062;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[1][28]";
		INDEX = 1063;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[1][27]";
		INDEX = 1064;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[1][26]";
		INDEX = 1065;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[1][25]";
		INDEX = 1066;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[1][24]";
		INDEX = 1067;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[1][23]";
		INDEX = 1068;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[1][22]";
		INDEX = 1069;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[1][21]";
		INDEX = 1070;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[1][20]";
		INDEX = 1071;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[1][19]";
		INDEX = 1072;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[1][18]";
		INDEX = 1073;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[1][17]";
		INDEX = 1074;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[1][16]";
		INDEX = 1075;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[1][15]";
		INDEX = 1076;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[1][14]";
		INDEX = 1077;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[1][13]";
		INDEX = 1078;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[1][12]";
		INDEX = 1079;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[1][11]";
		INDEX = 1080;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[1][10]";
		INDEX = 1081;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[1][9]";
		INDEX = 1082;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[1][8]";
		INDEX = 1083;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[1][7]";
		INDEX = 1084;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[1][6]";
		INDEX = 1085;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[1][5]";
		INDEX = 1086;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[1][4]";
		INDEX = 1087;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[1][3]";
		INDEX = 1088;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[1][2]";
		INDEX = 1089;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[1][1]";
		INDEX = 1090;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[1][0]";
		INDEX = 1091;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[2]";
		INDEX = 1092;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[2][31]";
		INDEX = 1093;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[2][30]";
		INDEX = 1094;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[2][29]";
		INDEX = 1095;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[2][28]";
		INDEX = 1096;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[2][27]";
		INDEX = 1097;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[2][26]";
		INDEX = 1098;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[2][25]";
		INDEX = 1099;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[2][24]";
		INDEX = 1100;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[2][23]";
		INDEX = 1101;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[2][22]";
		INDEX = 1102;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[2][21]";
		INDEX = 1103;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[2][20]";
		INDEX = 1104;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[2][19]";
		INDEX = 1105;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[2][18]";
		INDEX = 1106;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[2][17]";
		INDEX = 1107;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[2][16]";
		INDEX = 1108;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[2][15]";
		INDEX = 1109;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[2][14]";
		INDEX = 1110;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[2][13]";
		INDEX = 1111;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[2][12]";
		INDEX = 1112;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[2][11]";
		INDEX = 1113;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[2][10]";
		INDEX = 1114;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[2][9]";
		INDEX = 1115;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[2][8]";
		INDEX = 1116;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[2][7]";
		INDEX = 1117;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[2][6]";
		INDEX = 1118;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[2][5]";
		INDEX = 1119;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[2][4]";
		INDEX = 1120;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[2][3]";
		INDEX = 1121;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[2][2]";
		INDEX = 1122;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[2][1]";
		INDEX = 1123;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[2][0]";
		INDEX = 1124;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[3]";
		INDEX = 1125;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[3][31]";
		INDEX = 1126;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[3][30]";
		INDEX = 1127;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[3][29]";
		INDEX = 1128;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[3][28]";
		INDEX = 1129;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[3][27]";
		INDEX = 1130;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[3][26]";
		INDEX = 1131;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[3][25]";
		INDEX = 1132;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[3][24]";
		INDEX = 1133;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[3][23]";
		INDEX = 1134;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[3][22]";
		INDEX = 1135;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[3][21]";
		INDEX = 1136;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[3][20]";
		INDEX = 1137;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[3][19]";
		INDEX = 1138;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[3][18]";
		INDEX = 1139;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[3][17]";
		INDEX = 1140;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[3][16]";
		INDEX = 1141;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[3][15]";
		INDEX = 1142;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[3][14]";
		INDEX = 1143;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[3][13]";
		INDEX = 1144;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[3][12]";
		INDEX = 1145;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[3][11]";
		INDEX = 1146;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[3][10]";
		INDEX = 1147;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[3][9]";
		INDEX = 1148;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[3][8]";
		INDEX = 1149;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[3][7]";
		INDEX = 1150;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[3][6]";
		INDEX = 1151;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[3][5]";
		INDEX = 1152;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[3][4]";
		INDEX = 1153;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[3][3]";
		INDEX = 1154;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[3][2]";
		INDEX = 1155;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[3][1]";
		INDEX = 1156;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[3][0]";
		INDEX = 1157;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[4]";
		INDEX = 1158;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[4][31]";
		INDEX = 1159;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[4][30]";
		INDEX = 1160;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[4][29]";
		INDEX = 1161;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[4][28]";
		INDEX = 1162;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[4][27]";
		INDEX = 1163;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[4][26]";
		INDEX = 1164;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[4][25]";
		INDEX = 1165;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[4][24]";
		INDEX = 1166;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[4][23]";
		INDEX = 1167;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[4][22]";
		INDEX = 1168;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[4][21]";
		INDEX = 1169;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[4][20]";
		INDEX = 1170;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[4][19]";
		INDEX = 1171;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[4][18]";
		INDEX = 1172;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[4][17]";
		INDEX = 1173;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[4][16]";
		INDEX = 1174;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[4][15]";
		INDEX = 1175;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[4][14]";
		INDEX = 1176;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[4][13]";
		INDEX = 1177;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[4][12]";
		INDEX = 1178;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[4][11]";
		INDEX = 1179;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[4][10]";
		INDEX = 1180;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[4][9]";
		INDEX = 1181;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[4][8]";
		INDEX = 1182;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[4][7]";
		INDEX = 1183;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[4][6]";
		INDEX = 1184;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[4][5]";
		INDEX = 1185;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[4][4]";
		INDEX = 1186;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[4][3]";
		INDEX = 1187;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[4][2]";
		INDEX = 1188;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[4][1]";
		INDEX = 1189;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[4][0]";
		INDEX = 1190;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[5]";
		INDEX = 1191;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[5][31]";
		INDEX = 1192;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[5][30]";
		INDEX = 1193;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[5][29]";
		INDEX = 1194;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[5][28]";
		INDEX = 1195;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[5][27]";
		INDEX = 1196;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[5][26]";
		INDEX = 1197;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[5][25]";
		INDEX = 1198;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[5][24]";
		INDEX = 1199;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[5][23]";
		INDEX = 1200;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[5][22]";
		INDEX = 1201;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[5][21]";
		INDEX = 1202;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[5][20]";
		INDEX = 1203;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[5][19]";
		INDEX = 1204;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[5][18]";
		INDEX = 1205;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[5][17]";
		INDEX = 1206;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[5][16]";
		INDEX = 1207;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[5][15]";
		INDEX = 1208;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[5][14]";
		INDEX = 1209;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[5][13]";
		INDEX = 1210;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[5][12]";
		INDEX = 1211;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[5][11]";
		INDEX = 1212;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[5][10]";
		INDEX = 1213;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[5][9]";
		INDEX = 1214;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[5][8]";
		INDEX = 1215;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[5][7]";
		INDEX = 1216;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[5][6]";
		INDEX = 1217;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[5][5]";
		INDEX = 1218;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[5][4]";
		INDEX = 1219;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[5][3]";
		INDEX = 1220;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[5][2]";
		INDEX = 1221;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[5][1]";
		INDEX = 1222;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[5][0]";
		INDEX = 1223;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[6]";
		INDEX = 1224;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[6][31]";
		INDEX = 1225;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[6][30]";
		INDEX = 1226;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[6][29]";
		INDEX = 1227;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[6][28]";
		INDEX = 1228;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[6][27]";
		INDEX = 1229;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[6][26]";
		INDEX = 1230;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[6][25]";
		INDEX = 1231;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[6][24]";
		INDEX = 1232;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[6][23]";
		INDEX = 1233;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[6][22]";
		INDEX = 1234;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[6][21]";
		INDEX = 1235;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[6][20]";
		INDEX = 1236;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[6][19]";
		INDEX = 1237;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[6][18]";
		INDEX = 1238;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[6][17]";
		INDEX = 1239;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[6][16]";
		INDEX = 1240;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[6][15]";
		INDEX = 1241;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[6][14]";
		INDEX = 1242;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[6][13]";
		INDEX = 1243;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[6][12]";
		INDEX = 1244;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[6][11]";
		INDEX = 1245;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[6][10]";
		INDEX = 1246;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[6][9]";
		INDEX = 1247;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[6][8]";
		INDEX = 1248;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[6][7]";
		INDEX = 1249;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[6][6]";
		INDEX = 1250;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[6][5]";
		INDEX = 1251;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[6][4]";
		INDEX = 1252;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[6][3]";
		INDEX = 1253;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[6][2]";
		INDEX = 1254;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[6][1]";
		INDEX = 1255;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[6][0]";
		INDEX = 1256;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[7]";
		INDEX = 1257;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[7][31]";
		INDEX = 1258;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[7][30]";
		INDEX = 1259;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[7][29]";
		INDEX = 1260;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[7][28]";
		INDEX = 1261;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[7][27]";
		INDEX = 1262;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[7][26]";
		INDEX = 1263;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[7][25]";
		INDEX = 1264;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[7][24]";
		INDEX = 1265;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[7][23]";
		INDEX = 1266;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[7][22]";
		INDEX = 1267;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[7][21]";
		INDEX = 1268;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[7][20]";
		INDEX = 1269;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[7][19]";
		INDEX = 1270;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[7][18]";
		INDEX = 1271;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[7][17]";
		INDEX = 1272;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[7][16]";
		INDEX = 1273;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[7][15]";
		INDEX = 1274;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[7][14]";
		INDEX = 1275;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[7][13]";
		INDEX = 1276;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[7][12]";
		INDEX = 1277;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[7][11]";
		INDEX = 1278;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[7][10]";
		INDEX = 1279;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[7][9]";
		INDEX = 1280;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[7][8]";
		INDEX = 1281;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[7][7]";
		INDEX = 1282;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[7][6]";
		INDEX = 1283;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[7][5]";
		INDEX = 1284;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[7][4]";
		INDEX = 1285;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[7][3]";
		INDEX = 1286;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[7][2]";
		INDEX = 1287;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[7][1]";
		INDEX = 1288;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[7][0]";
		INDEX = 1289;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[8]";
		INDEX = 1290;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[8][31]";
		INDEX = 1291;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[8][30]";
		INDEX = 1292;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[8][29]";
		INDEX = 1293;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[8][28]";
		INDEX = 1294;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[8][27]";
		INDEX = 1295;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[8][26]";
		INDEX = 1296;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[8][25]";
		INDEX = 1297;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[8][24]";
		INDEX = 1298;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[8][23]";
		INDEX = 1299;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[8][22]";
		INDEX = 1300;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[8][21]";
		INDEX = 1301;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[8][20]";
		INDEX = 1302;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[8][19]";
		INDEX = 1303;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[8][18]";
		INDEX = 1304;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[8][17]";
		INDEX = 1305;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[8][16]";
		INDEX = 1306;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[8][15]";
		INDEX = 1307;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[8][14]";
		INDEX = 1308;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[8][13]";
		INDEX = 1309;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[8][12]";
		INDEX = 1310;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[8][11]";
		INDEX = 1311;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[8][10]";
		INDEX = 1312;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[8][9]";
		INDEX = 1313;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[8][8]";
		INDEX = 1314;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[8][7]";
		INDEX = 1315;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[8][6]";
		INDEX = 1316;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[8][5]";
		INDEX = 1317;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[8][4]";
		INDEX = 1318;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[8][3]";
		INDEX = 1319;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[8][2]";
		INDEX = 1320;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[8][1]";
		INDEX = 1321;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[8][0]";
		INDEX = 1322;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[9]";
		INDEX = 1323;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[9][31]";
		INDEX = 1324;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[9][30]";
		INDEX = 1325;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[9][29]";
		INDEX = 1326;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[9][28]";
		INDEX = 1327;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[9][27]";
		INDEX = 1328;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[9][26]";
		INDEX = 1329;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[9][25]";
		INDEX = 1330;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[9][24]";
		INDEX = 1331;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[9][23]";
		INDEX = 1332;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[9][22]";
		INDEX = 1333;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[9][21]";
		INDEX = 1334;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[9][20]";
		INDEX = 1335;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[9][19]";
		INDEX = 1336;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[9][18]";
		INDEX = 1337;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[9][17]";
		INDEX = 1338;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[9][16]";
		INDEX = 1339;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[9][15]";
		INDEX = 1340;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[9][14]";
		INDEX = 1341;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[9][13]";
		INDEX = 1342;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[9][12]";
		INDEX = 1343;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[9][11]";
		INDEX = 1344;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[9][10]";
		INDEX = 1345;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[9][9]";
		INDEX = 1346;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[9][8]";
		INDEX = 1347;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[9][7]";
		INDEX = 1348;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[9][6]";
		INDEX = 1349;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[9][5]";
		INDEX = 1350;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[9][4]";
		INDEX = 1351;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[9][3]";
		INDEX = 1352;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[9][2]";
		INDEX = 1353;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[9][1]";
		INDEX = 1354;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[9][0]";
		INDEX = 1355;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[10]";
		INDEX = 1356;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[10][31]";
		INDEX = 1357;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[10][30]";
		INDEX = 1358;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[10][29]";
		INDEX = 1359;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[10][28]";
		INDEX = 1360;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[10][27]";
		INDEX = 1361;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[10][26]";
		INDEX = 1362;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[10][25]";
		INDEX = 1363;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[10][24]";
		INDEX = 1364;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[10][23]";
		INDEX = 1365;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[10][22]";
		INDEX = 1366;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[10][21]";
		INDEX = 1367;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[10][20]";
		INDEX = 1368;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[10][19]";
		INDEX = 1369;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[10][18]";
		INDEX = 1370;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[10][17]";
		INDEX = 1371;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[10][16]";
		INDEX = 1372;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[10][15]";
		INDEX = 1373;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[10][14]";
		INDEX = 1374;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[10][13]";
		INDEX = 1375;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[10][12]";
		INDEX = 1376;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[10][11]";
		INDEX = 1377;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[10][10]";
		INDEX = 1378;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[10][9]";
		INDEX = 1379;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[10][8]";
		INDEX = 1380;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[10][7]";
		INDEX = 1381;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[10][6]";
		INDEX = 1382;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[10][5]";
		INDEX = 1383;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[10][4]";
		INDEX = 1384;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[10][3]";
		INDEX = 1385;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[10][2]";
		INDEX = 1386;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[10][1]";
		INDEX = 1387;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[10][0]";
		INDEX = 1388;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[11]";
		INDEX = 1389;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[11][31]";
		INDEX = 1390;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[11][30]";
		INDEX = 1391;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[11][29]";
		INDEX = 1392;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[11][28]";
		INDEX = 1393;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[11][27]";
		INDEX = 1394;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[11][26]";
		INDEX = 1395;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[11][25]";
		INDEX = 1396;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[11][24]";
		INDEX = 1397;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[11][23]";
		INDEX = 1398;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[11][22]";
		INDEX = 1399;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[11][21]";
		INDEX = 1400;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[11][20]";
		INDEX = 1401;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[11][19]";
		INDEX = 1402;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[11][18]";
		INDEX = 1403;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[11][17]";
		INDEX = 1404;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[11][16]";
		INDEX = 1405;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[11][15]";
		INDEX = 1406;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[11][14]";
		INDEX = 1407;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[11][13]";
		INDEX = 1408;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[11][12]";
		INDEX = 1409;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[11][11]";
		INDEX = 1410;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[11][10]";
		INDEX = 1411;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[11][9]";
		INDEX = 1412;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[11][8]";
		INDEX = 1413;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[11][7]";
		INDEX = 1414;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[11][6]";
		INDEX = 1415;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[11][5]";
		INDEX = 1416;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[11][4]";
		INDEX = 1417;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[11][3]";
		INDEX = 1418;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[11][2]";
		INDEX = 1419;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[11][1]";
		INDEX = 1420;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[11][0]";
		INDEX = 1421;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[12]";
		INDEX = 1422;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[12][31]";
		INDEX = 1423;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[12][30]";
		INDEX = 1424;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[12][29]";
		INDEX = 1425;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[12][28]";
		INDEX = 1426;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[12][27]";
		INDEX = 1427;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[12][26]";
		INDEX = 1428;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[12][25]";
		INDEX = 1429;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[12][24]";
		INDEX = 1430;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[12][23]";
		INDEX = 1431;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[12][22]";
		INDEX = 1432;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[12][21]";
		INDEX = 1433;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[12][20]";
		INDEX = 1434;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[12][19]";
		INDEX = 1435;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[12][18]";
		INDEX = 1436;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[12][17]";
		INDEX = 1437;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[12][16]";
		INDEX = 1438;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[12][15]";
		INDEX = 1439;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[12][14]";
		INDEX = 1440;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[12][13]";
		INDEX = 1441;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[12][12]";
		INDEX = 1442;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[12][11]";
		INDEX = 1443;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[12][10]";
		INDEX = 1444;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[12][9]";
		INDEX = 1445;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[12][8]";
		INDEX = 1446;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[12][7]";
		INDEX = 1447;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[12][6]";
		INDEX = 1448;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[12][5]";
		INDEX = 1449;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[12][4]";
		INDEX = 1450;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[12][3]";
		INDEX = 1451;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[12][2]";
		INDEX = 1452;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[12][1]";
		INDEX = 1453;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[12][0]";
		INDEX = 1454;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[13]";
		INDEX = 1455;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[13][31]";
		INDEX = 1456;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[13][30]";
		INDEX = 1457;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[13][29]";
		INDEX = 1458;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[13][28]";
		INDEX = 1459;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[13][27]";
		INDEX = 1460;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[13][26]";
		INDEX = 1461;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[13][25]";
		INDEX = 1462;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[13][24]";
		INDEX = 1463;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[13][23]";
		INDEX = 1464;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[13][22]";
		INDEX = 1465;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[13][21]";
		INDEX = 1466;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[13][20]";
		INDEX = 1467;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[13][19]";
		INDEX = 1468;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[13][18]";
		INDEX = 1469;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[13][17]";
		INDEX = 1470;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[13][16]";
		INDEX = 1471;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[13][15]";
		INDEX = 1472;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[13][14]";
		INDEX = 1473;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[13][13]";
		INDEX = 1474;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[13][12]";
		INDEX = 1475;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[13][11]";
		INDEX = 1476;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[13][10]";
		INDEX = 1477;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[13][9]";
		INDEX = 1478;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[13][8]";
		INDEX = 1479;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[13][7]";
		INDEX = 1480;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[13][6]";
		INDEX = 1481;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[13][5]";
		INDEX = 1482;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[13][4]";
		INDEX = 1483;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[13][3]";
		INDEX = 1484;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[13][2]";
		INDEX = 1485;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[13][1]";
		INDEX = 1486;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[13][0]";
		INDEX = 1487;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[14]";
		INDEX = 1488;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[14][31]";
		INDEX = 1489;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[14][30]";
		INDEX = 1490;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[14][29]";
		INDEX = 1491;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[14][28]";
		INDEX = 1492;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[14][27]";
		INDEX = 1493;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[14][26]";
		INDEX = 1494;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[14][25]";
		INDEX = 1495;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[14][24]";
		INDEX = 1496;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[14][23]";
		INDEX = 1497;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[14][22]";
		INDEX = 1498;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[14][21]";
		INDEX = 1499;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[14][20]";
		INDEX = 1500;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[14][19]";
		INDEX = 1501;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[14][18]";
		INDEX = 1502;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[14][17]";
		INDEX = 1503;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[14][16]";
		INDEX = 1504;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[14][15]";
		INDEX = 1505;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[14][14]";
		INDEX = 1506;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[14][13]";
		INDEX = 1507;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[14][12]";
		INDEX = 1508;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[14][11]";
		INDEX = 1509;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[14][10]";
		INDEX = 1510;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[14][9]";
		INDEX = 1511;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[14][8]";
		INDEX = 1512;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[14][7]";
		INDEX = 1513;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[14][6]";
		INDEX = 1514;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[14][5]";
		INDEX = 1515;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[14][4]";
		INDEX = 1516;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[14][3]";
		INDEX = 1517;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[14][2]";
		INDEX = 1518;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[14][1]";
		INDEX = 1519;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[14][0]";
		INDEX = 1520;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[15]";
		INDEX = 1521;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[15][31]";
		INDEX = 1522;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[15][30]";
		INDEX = 1523;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[15][29]";
		INDEX = 1524;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[15][28]";
		INDEX = 1525;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[15][27]";
		INDEX = 1526;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[15][26]";
		INDEX = 1527;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[15][25]";
		INDEX = 1528;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[15][24]";
		INDEX = 1529;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[15][23]";
		INDEX = 1530;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[15][22]";
		INDEX = 1531;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[15][21]";
		INDEX = 1532;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[15][20]";
		INDEX = 1533;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[15][19]";
		INDEX = 1534;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[15][18]";
		INDEX = 1535;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[15][17]";
		INDEX = 1536;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[15][16]";
		INDEX = 1537;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[15][15]";
		INDEX = 1538;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[15][14]";
		INDEX = 1539;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[15][13]";
		INDEX = 1540;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[15][12]";
		INDEX = 1541;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[15][11]";
		INDEX = 1542;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[15][10]";
		INDEX = 1543;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[15][9]";
		INDEX = 1544;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[15][8]";
		INDEX = 1545;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[15][7]";
		INDEX = 1546;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[15][6]";
		INDEX = 1547;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[15][5]";
		INDEX = 1548;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[15][4]";
		INDEX = 1549;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[15][3]";
		INDEX = 1550;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[15][2]";
		INDEX = 1551;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[15][1]";
		INDEX = 1552;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register[15][0]";
		INDEX = 1553;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|signalunit:SignalControl|step";
		INDEX = 1554;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|signalunit:SignalControl|step[2]";
		INDEX = 1555;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|signalunit:SignalControl|step[1]";
		INDEX = 1556;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|signalunit:SignalControl|step[0]";
		INDEX = 1557;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|pc";
		INDEX = 1558;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|pc[31]";
		INDEX = 1559;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|pc[30]";
		INDEX = 1560;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|pc[29]";
		INDEX = 1561;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|pc[28]";
		INDEX = 1562;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|pc[27]";
		INDEX = 1563;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|pc[26]";
		INDEX = 1564;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|pc[25]";
		INDEX = 1565;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|pc[24]";
		INDEX = 1566;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|pc[23]";
		INDEX = 1567;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|pc[22]";
		INDEX = 1568;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|pc[21]";
		INDEX = 1569;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|pc[20]";
		INDEX = 1570;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|pc[19]";
		INDEX = 1571;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|pc[18]";
		INDEX = 1572;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|pc[17]";
		INDEX = 1573;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|pc[16]";
		INDEX = 1574;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|pc[15]";
		INDEX = 1575;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|pc[14]";
		INDEX = 1576;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|pc[13]";
		INDEX = 1577;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|pc[12]";
		INDEX = 1578;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|pc[11]";
		INDEX = 1579;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|pc[10]";
		INDEX = 1580;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|pc[9]";
		INDEX = 1581;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|pc[8]";
		INDEX = 1582;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|pc[7]";
		INDEX = 1583;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|pc[6]";
		INDEX = 1584;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|pc[5]";
		INDEX = 1585;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|pc[4]";
		INDEX = 1586;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|pc[3]";
		INDEX = 1587;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|pc[2]";
		INDEX = 1588;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|pc[1]";
		INDEX = 1589;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|pc[0]";
		INDEX = 1590;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALUout";
		INDEX = 1591;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALUout[31]";
		INDEX = 1592;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALUout[30]";
		INDEX = 1593;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALUout[29]";
		INDEX = 1594;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALUout[28]";
		INDEX = 1595;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALUout[27]";
		INDEX = 1596;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALUout[26]";
		INDEX = 1597;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALUout[25]";
		INDEX = 1598;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALUout[24]";
		INDEX = 1599;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALUout[23]";
		INDEX = 1600;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALUout[22]";
		INDEX = 1601;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALUout[21]";
		INDEX = 1602;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALUout[20]";
		INDEX = 1603;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALUout[19]";
		INDEX = 1604;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALUout[18]";
		INDEX = 1605;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALUout[17]";
		INDEX = 1606;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALUout[16]";
		INDEX = 1607;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALUout[15]";
		INDEX = 1608;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALUout[14]";
		INDEX = 1609;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALUout[13]";
		INDEX = 1610;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALUout[12]";
		INDEX = 1611;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALUout[11]";
		INDEX = 1612;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALUout[10]";
		INDEX = 1613;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALUout[9]";
		INDEX = 1614;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALUout[8]";
		INDEX = 1615;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALUout[7]";
		INDEX = 1616;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALUout[6]";
		INDEX = 1617;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALUout[5]";
		INDEX = 1618;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALUout[4]";
		INDEX = 1619;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALUout[3]";
		INDEX = 1620;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALUout[2]";
		INDEX = 1621;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALUout[1]";
		INDEX = 1622;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALUout[0]";
		INDEX = 1623;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|c";
		INDEX = 1624;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|z";
		INDEX = 1625;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|nzcv";
		INDEX = 1626;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|nzcv[3]";
		INDEX = 1627;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|nzcv[2]";
		INDEX = 1628;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|nzcv[1]";
		INDEX = 1629;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|nzcv[0]";
		INDEX = 1630;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
}

VECTOR("C:/Documents and Settings/Pegasus02/ /CA_Project/ARM_System_Syn/db/ARM_System.sim.cvwf")
{
	ZOOM{
		ZBEGIN = 0;
		ZEND = 143226;
		NUMERATOR = 757;
		DENOMINATOR = 123911;
		TOP_INDEX = 0;
	}
	CLOCK{
		PERIOD = 10000;
		OFFSET = 0;
		DUTY_CYCLE = 50;
	}
	RANDOM_VALUE{
		INTERVAL_TYPE = HALF_GRID;
	}
	LINE{
		SIGNAL = "CLOCK_27";
		INDEX = 0;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R";
		INDEX = 1;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[6]";
		INDEX = 2;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[5]";
		INDEX = 3;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[4]";
		INDEX = 4;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[3]";
		INDEX = 5;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[2]";
		INDEX = 6;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[1]";
		INDEX = 7;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[0]";
		INDEX = 8;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R";
		INDEX = 9;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[6]";
		INDEX = 10;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[5]";
		INDEX = 11;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[4]";
		INDEX = 12;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[3]";
		INDEX = 13;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[2]";
		INDEX = 14;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[1]";
		INDEX = 15;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[0]";
		INDEX = 16;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R";
		INDEX = 17;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[6]";
		INDEX = 18;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[5]";
		INDEX = 19;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[4]";
		INDEX = 20;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[3]";
		INDEX = 21;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[2]";
		INDEX = 22;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[1]";
		INDEX = 23;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[0]";
		INDEX = 24;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R";
		INDEX = 25;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[6]";
		INDEX = 26;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[5]";
		INDEX = 27;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[4]";
		INDEX = 28;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[3]";
		INDEX = 29;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[2]";
		INDEX = 30;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[1]";
		INDEX = 31;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[0]";
		INDEX = 32;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R";
		INDEX = 33;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[6]";
		INDEX = 34;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[5]";
		INDEX = 35;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[4]";
		INDEX = 36;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[3]";
		INDEX = 37;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[2]";
		INDEX = 38;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[1]";
		INDEX = 39;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[0]";
		INDEX = 40;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R";
		INDEX = 41;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[6]";
		INDEX = 42;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[5]";
		INDEX = 43;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[4]";
		INDEX = 44;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[3]";
		INDEX = 45;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[2]";
		INDEX = 46;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[1]";
		INDEX = 47;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[0]";
		INDEX = 48;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R";
		INDEX = 49;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[6]";
		INDEX = 50;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[5]";
		INDEX = 51;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[4]";
		INDEX = 52;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[3]";
		INDEX = 53;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[2]";
		INDEX = 54;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[1]";
		INDEX = 55;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[0]";
		INDEX = 56;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R";
		INDEX = 57;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[6]";
		INDEX = 58;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[5]";
		INDEX = 59;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[4]";
		INDEX = 60;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[3]";
		INDEX = 61;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[2]";
		INDEX = 62;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[1]";
		INDEX = 63;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[0]";
		INDEX = 64;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "KEY[0]";
		INDEX = 65;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CompareR";
		INDEX = 66;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CompareR[31]";
		INDEX = 67;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CompareR[30]";
		INDEX = 68;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CompareR[29]";
		INDEX = 69;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CompareR[28]";
		INDEX = 70;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CompareR[27]";
		INDEX = 71;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CompareR[26]";
		INDEX = 72;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CompareR[25]";
		INDEX = 73;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CompareR[24]";
		INDEX = 74;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CompareR[23]";
		INDEX = 75;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CompareR[22]";
		INDEX = 76;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CompareR[21]";
		INDEX = 77;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CompareR[20]";
		INDEX = 78;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CompareR[19]";
		INDEX = 79;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CompareR[18]";
		INDEX = 80;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CompareR[17]";
		INDEX = 81;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CompareR[16]";
		INDEX = 82;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CompareR[15]";
		INDEX = 83;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CompareR[14]";
		INDEX = 84;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CompareR[13]";
		INDEX = 85;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CompareR[12]";
		INDEX = 86;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CompareR[11]";
		INDEX = 87;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CompareR[10]";
		INDEX = 88;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CompareR[9]";
		INDEX = 89;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CompareR[8]";
		INDEX = 90;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CompareR[7]";
		INDEX = 91;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CompareR[6]";
		INDEX = 92;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CompareR[5]";
		INDEX = 93;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CompareR[4]";
		INDEX = 94;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CompareR[3]";
		INDEX = 95;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CompareR[2]";
		INDEX = 96;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CompareR[1]";
		INDEX = 97;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CompareR[0]";
		INDEX = 98;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CounterR";
		INDEX = 99;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CounterR[31]";
		INDEX = 100;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CounterR[30]";
		INDEX = 101;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CounterR[29]";
		INDEX = 102;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CounterR[28]";
		INDEX = 103;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CounterR[27]";
		INDEX = 104;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CounterR[26]";
		INDEX = 105;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CounterR[25]";
		INDEX = 106;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CounterR[24]";
		INDEX = 107;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CounterR[23]";
		INDEX = 108;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CounterR[22]";
		INDEX = 109;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CounterR[21]";
		INDEX = 110;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CounterR[20]";
		INDEX = 111;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CounterR[19]";
		INDEX = 112;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CounterR[18]";
		INDEX = 113;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CounterR[17]";
		INDEX = 114;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CounterR[16]";
		INDEX = 115;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CounterR[15]";
		INDEX = 116;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CounterR[14]";
		INDEX = 117;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CounterR[13]";
		INDEX = 118;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CounterR[12]";
		INDEX = 119;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CounterR[11]";
		INDEX = 120;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CounterR[10]";
		INDEX = 121;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CounterR[9]";
		INDEX = 122;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CounterR[8]";
		INDEX = 123;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CounterR[7]";
		INDEX = 124;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CounterR[6]";
		INDEX = 125;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CounterR[5]";
		INDEX = 126;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CounterR[4]";
		INDEX = 127;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CounterR[3]";
		INDEX = 128;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CounterR[2]";
		INDEX = 129;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CounterR[1]";
		INDEX = 130;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CounterR[0]";
		INDEX = 131;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|StatusR";
		INDEX = 132;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|StatusR[0]";
		INDEX = 133;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|signalunit:SignalControl|step";
		INDEX = 134;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|signalunit:SignalControl|step[2]";
		INDEX = 135;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|signalunit:SignalControl|step[1]";
		INDEX = 136;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|signalunit:SignalControl|step[0]";
		INDEX = 137;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout";
		INDEX = 138;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[31]";
		INDEX = 139;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[30]";
		INDEX = 140;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[29]";
		INDEX = 141;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[28]";
		INDEX = 142;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[27]";
		INDEX = 143;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[26]";
		INDEX = 144;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[25]";
		INDEX = 145;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[24]";
		INDEX = 146;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[23]";
		INDEX = 147;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[22]";
		INDEX = 148;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[21]";
		INDEX = 149;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[20]";
		INDEX = 150;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[19]";
		INDEX = 151;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[18]";
		INDEX = 152;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[17]";
		INDEX = 153;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[16]";
		INDEX = 154;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[15]";
		INDEX = 155;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[14]";
		INDEX = 156;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[13]";
		INDEX = 157;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[12]";
		INDEX = 158;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[11]";
		INDEX = 159;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[10]";
		INDEX = 160;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[9]";
		INDEX = 161;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[8]";
		INDEX = 162;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[7]";
		INDEX = 163;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[6]";
		INDEX = 164;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[5]";
		INDEX = 165;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[4]";
		INDEX = 166;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[3]";
		INDEX = 167;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[2]";
		INDEX = 168;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[1]";
		INDEX = 169;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[0]";
		INDEX = 170;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout";
		INDEX = 171;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[31]";
		INDEX = 172;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[30]";
		INDEX = 173;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[29]";
		INDEX = 174;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[28]";
		INDEX = 175;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[27]";
		INDEX = 176;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[26]";
		INDEX = 177;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[25]";
		INDEX = 178;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[24]";
		INDEX = 179;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[23]";
		INDEX = 180;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[22]";
		INDEX = 181;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[21]";
		INDEX = 182;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[20]";
		INDEX = 183;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[19]";
		INDEX = 184;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[18]";
		INDEX = 185;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[17]";
		INDEX = 186;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[16]";
		INDEX = 187;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[15]";
		INDEX = 188;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[14]";
		INDEX = 189;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[13]";
		INDEX = 190;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[12]";
		INDEX = 191;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[11]";
		INDEX = 192;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[10]";
		INDEX = 193;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[9]";
		INDEX = 194;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[8]";
		INDEX = 195;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[7]";
		INDEX = 196;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[6]";
		INDEX = 197;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[5]";
		INDEX = 198;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[4]";
		INDEX = 199;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[3]";
		INDEX = 200;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[2]";
		INDEX = 201;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[1]";
		INDEX = 202;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[0]";
		INDEX = 203;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout";
		INDEX = 204;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[31]";
		INDEX = 205;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[30]";
		INDEX = 206;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[29]";
		INDEX = 207;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[28]";
		INDEX = 208;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[27]";
		INDEX = 209;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[26]";
		INDEX = 210;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[25]";
		INDEX = 211;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[24]";
		INDEX = 212;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[23]";
		INDEX = 213;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[22]";
		INDEX = 214;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[21]";
		INDEX = 215;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[20]";
		INDEX = 216;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[19]";
		INDEX = 217;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[18]";
		INDEX = 218;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[17]";
		INDEX = 219;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[16]";
		INDEX = 220;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[15]";
		INDEX = 221;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[14]";
		INDEX = 222;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[13]";
		INDEX = 223;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[12]";
		INDEX = 224;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[11]";
		INDEX = 225;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[10]";
		INDEX = 226;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[9]";
		INDEX = 227;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[8]";
		INDEX = 228;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[7]";
		INDEX = 229;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[6]";
		INDEX = 230;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[5]";
		INDEX = 231;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[4]";
		INDEX = 232;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[3]";
		INDEX = 233;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[2]";
		INDEX = 234;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[1]";
		INDEX = 235;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[0]";
		INDEX = 236;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout";
		INDEX = 237;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[31]";
		INDEX = 238;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[30]";
		INDEX = 239;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[29]";
		INDEX = 240;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[28]";
		INDEX = 241;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[27]";
		INDEX = 242;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[26]";
		INDEX = 243;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[25]";
		INDEX = 244;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[24]";
		INDEX = 245;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[23]";
		INDEX = 246;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[22]";
		INDEX = 247;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[21]";
		INDEX = 248;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[20]";
		INDEX = 249;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[19]";
		INDEX = 250;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[18]";
		INDEX = 251;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[17]";
		INDEX = 252;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[16]";
		INDEX = 253;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[15]";
		INDEX = 254;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[14]";
		INDEX = 255;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[13]";
		INDEX = 256;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[12]";
		INDEX = 257;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[11]";
		INDEX = 258;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[10]";
		INDEX = 259;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[9]";
		INDEX = 260;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[8]";
		INDEX = 261;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[7]";
		INDEX = 262;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[6]";
		INDEX = 263;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[5]";
		INDEX = 264;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[4]";
		INDEX = 265;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[3]";
		INDEX = 266;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[2]";
		INDEX = 267;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[1]";
		INDEX = 268;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[0]";
		INDEX = 269;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout";
		INDEX = 270;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[31]";
		INDEX = 271;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[30]";
		INDEX = 272;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[29]";
		INDEX = 273;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[28]";
		INDEX = 274;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[27]";
		INDEX = 275;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[26]";
		INDEX = 276;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[25]";
		INDEX = 277;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[24]";
		INDEX = 278;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[23]";
		INDEX = 279;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[22]";
		INDEX = 280;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[21]";
		INDEX = 281;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[20]";
		INDEX = 282;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[19]";
		INDEX = 283;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[18]";
		INDEX = 284;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[17]";
		INDEX = 285;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[16]";
		INDEX = 286;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[15]";
		INDEX = 287;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[14]";
		INDEX = 288;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[13]";
		INDEX = 289;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[12]";
		INDEX = 290;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[11]";
		INDEX = 291;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[10]";
		INDEX = 292;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[9]";
		INDEX = 293;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[8]";
		INDEX = 294;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[7]";
		INDEX = 295;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[6]";
		INDEX = 296;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[5]";
		INDEX = 297;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[4]";
		INDEX = 298;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[3]";
		INDEX = 299;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[2]";
		INDEX = 300;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[1]";
		INDEX = 301;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[0]";
		INDEX = 302;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout";
		INDEX = 303;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[31]";
		INDEX = 304;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[30]";
		INDEX = 305;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[29]";
		INDEX = 306;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[28]";
		INDEX = 307;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[27]";
		INDEX = 308;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[26]";
		INDEX = 309;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[25]";
		INDEX = 310;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[24]";
		INDEX = 311;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[23]";
		INDEX = 312;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[22]";
		INDEX = 313;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[21]";
		INDEX = 314;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[20]";
		INDEX = 315;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[19]";
		INDEX = 316;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[18]";
		INDEX = 317;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[17]";
		INDEX = 318;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[16]";
		INDEX = 319;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[15]";
		INDEX = 320;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[14]";
		INDEX = 321;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[13]";
		INDEX = 322;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[12]";
		INDEX = 323;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[11]";
		INDEX = 324;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[10]";
		INDEX = 325;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[9]";
		INDEX = 326;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[8]";
		INDEX = 327;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[7]";
		INDEX = 328;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[6]";
		INDEX = 329;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[5]";
		INDEX = 330;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[4]";
		INDEX = 331;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[3]";
		INDEX = 332;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[2]";
		INDEX = 333;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[1]";
		INDEX = 334;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[0]";
		INDEX = 335;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout";
		INDEX = 336;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[31]";
		INDEX = 337;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[30]";
		INDEX = 338;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[29]";
		INDEX = 339;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[28]";
		INDEX = 340;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[27]";
		INDEX = 341;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[26]";
		INDEX = 342;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[25]";
		INDEX = 343;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[24]";
		INDEX = 344;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[23]";
		INDEX = 345;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[22]";
		INDEX = 346;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[21]";
		INDEX = 347;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[20]";
		INDEX = 348;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[19]";
		INDEX = 349;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[18]";
		INDEX = 350;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[17]";
		INDEX = 351;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[16]";
		INDEX = 352;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[15]";
		INDEX = 353;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[14]";
		INDEX = 354;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[13]";
		INDEX = 355;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[12]";
		INDEX = 356;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[11]";
		INDEX = 357;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[10]";
		INDEX = 358;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[9]";
		INDEX = 359;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[8]";
		INDEX = 360;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[7]";
		INDEX = 361;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[6]";
		INDEX = 362;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[5]";
		INDEX = 363;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[4]";
		INDEX = 364;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[3]";
		INDEX = 365;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[2]";
		INDEX = 366;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[1]";
		INDEX = 367;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[0]";
		INDEX = 368;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout";
		INDEX = 369;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[31]";
		INDEX = 370;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[30]";
		INDEX = 371;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[29]";
		INDEX = 372;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[28]";
		INDEX = 373;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[27]";
		INDEX = 374;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[26]";
		INDEX = 375;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[25]";
		INDEX = 376;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[24]";
		INDEX = 377;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[23]";
		INDEX = 378;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[22]";
		INDEX = 379;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[21]";
		INDEX = 380;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[20]";
		INDEX = 381;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[19]";
		INDEX = 382;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[18]";
		INDEX = 383;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[17]";
		INDEX = 384;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[16]";
		INDEX = 385;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[15]";
		INDEX = 386;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[14]";
		INDEX = 387;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[13]";
		INDEX = 388;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[12]";
		INDEX = 389;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[11]";
		INDEX = 390;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[10]";
		INDEX = 391;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[9]";
		INDEX = 392;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[8]";
		INDEX = 393;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[7]";
		INDEX = 394;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[6]";
		INDEX = 395;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[5]";
		INDEX = 396;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[4]";
		INDEX = 397;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[3]";
		INDEX = 398;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[2]";
		INDEX = 399;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[1]";
		INDEX = 400;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[0]";
		INDEX = 401;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout";
		INDEX = 402;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[31]";
		INDEX = 403;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[30]";
		INDEX = 404;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[29]";
		INDEX = 405;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[28]";
		INDEX = 406;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[27]";
		INDEX = 407;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[26]";
		INDEX = 408;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[25]";
		INDEX = 409;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[24]";
		INDEX = 410;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[23]";
		INDEX = 411;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[22]";
		INDEX = 412;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[21]";
		INDEX = 413;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[20]";
		INDEX = 414;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[19]";
		INDEX = 415;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[18]";
		INDEX = 416;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[17]";
		INDEX = 417;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[16]";
		INDEX = 418;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[15]";
		INDEX = 419;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[14]";
		INDEX = 420;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[13]";
		INDEX = 421;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[12]";
		INDEX = 422;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[11]";
		INDEX = 423;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[10]";
		INDEX = 424;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[9]";
		INDEX = 425;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[8]";
		INDEX = 426;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[7]";
		INDEX = 427;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[6]";
		INDEX = 428;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[5]";
		INDEX = 429;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[4]";
		INDEX = 430;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[3]";
		INDEX = 431;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[2]";
		INDEX = 432;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[1]";
		INDEX = 433;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[0]";
		INDEX = 434;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout";
		INDEX = 435;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[31]";
		INDEX = 436;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[30]";
		INDEX = 437;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[29]";
		INDEX = 438;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[28]";
		INDEX = 439;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[27]";
		INDEX = 440;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[26]";
		INDEX = 441;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[25]";
		INDEX = 442;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[24]";
		INDEX = 443;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[23]";
		INDEX = 444;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[22]";
		INDEX = 445;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[21]";
		INDEX = 446;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[20]";
		INDEX = 447;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[19]";
		INDEX = 448;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[18]";
		INDEX = 449;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[17]";
		INDEX = 450;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[16]";
		INDEX = 451;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[15]";
		INDEX = 452;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[14]";
		INDEX = 453;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[13]";
		INDEX = 454;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[12]";
		INDEX = 455;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[11]";
		INDEX = 456;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[10]";
		INDEX = 457;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[9]";
		INDEX = 458;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[8]";
		INDEX = 459;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[7]";
		INDEX = 460;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[6]";
		INDEX = 461;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[5]";
		INDEX = 462;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[4]";
		INDEX = 463;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[3]";
		INDEX = 464;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[2]";
		INDEX = 465;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[1]";
		INDEX = 466;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[0]";
		INDEX = 467;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout";
		INDEX = 468;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[31]";
		INDEX = 469;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[30]";
		INDEX = 470;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[29]";
		INDEX = 471;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[28]";
		INDEX = 472;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[27]";
		INDEX = 473;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[26]";
		INDEX = 474;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[25]";
		INDEX = 475;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[24]";
		INDEX = 476;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[23]";
		INDEX = 477;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[22]";
		INDEX = 478;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[21]";
		INDEX = 479;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[20]";
		INDEX = 480;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[19]";
		INDEX = 481;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[18]";
		INDEX = 482;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[17]";
		INDEX = 483;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[16]";
		INDEX = 484;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[15]";
		INDEX = 485;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[14]";
		INDEX = 486;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[13]";
		INDEX = 487;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[12]";
		INDEX = 488;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[11]";
		INDEX = 489;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[10]";
		INDEX = 490;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[9]";
		INDEX = 491;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[8]";
		INDEX = 492;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[7]";
		INDEX = 493;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[6]";
		INDEX = 494;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[5]";
		INDEX = 495;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[4]";
		INDEX = 496;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[3]";
		INDEX = 497;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[2]";
		INDEX = 498;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[1]";
		INDEX = 499;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[0]";
		INDEX = 500;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "UART_TXD";
		INDEX = 501;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX7[0]";
		INDEX = 502;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX7[1]";
		INDEX = 503;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX7[2]";
		INDEX = 504;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX7[3]";
		INDEX = 505;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX7[4]";
		INDEX = 506;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX7[5]";
		INDEX = 507;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX7[6]";
		INDEX = 508;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX6[0]";
		INDEX = 509;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX6[1]";
		INDEX = 510;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX6[2]";
		INDEX = 511;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX6[3]";
		INDEX = 512;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX6[4]";
		INDEX = 513;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX6[5]";
		INDEX = 514;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX6[6]";
		INDEX = 515;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX5[0]";
		INDEX = 516;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX5[1]";
		INDEX = 517;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX5[2]";
		INDEX = 518;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX5[3]";
		INDEX = 519;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX5[4]";
		INDEX = 520;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX5[5]";
		INDEX = 521;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX5[6]";
		INDEX = 522;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX4[0]";
		INDEX = 523;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX4[1]";
		INDEX = 524;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX4[2]";
		INDEX = 525;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX4[3]";
		INDEX = 526;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX4[4]";
		INDEX = 527;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX4[5]";
		INDEX = 528;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX4[6]";
		INDEX = 529;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX3[0]";
		INDEX = 530;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX3[1]";
		INDEX = 531;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX3[2]";
		INDEX = 532;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX3[3]";
		INDEX = 533;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX3[4]";
		INDEX = 534;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX3[5]";
		INDEX = 535;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX3[6]";
		INDEX = 536;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX2[0]";
		INDEX = 537;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX2[1]";
		INDEX = 538;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX2[2]";
		INDEX = 539;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX2[3]";
		INDEX = 540;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX2[4]";
		INDEX = 541;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX2[5]";
		INDEX = 542;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX2[6]";
		INDEX = 543;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX1[0]";
		INDEX = 544;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX1[1]";
		INDEX = 545;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX1[2]";
		INDEX = 546;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX1[3]";
		INDEX = 547;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX1[4]";
		INDEX = 548;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX1[5]";
		INDEX = 549;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX1[6]";
		INDEX = 550;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX0[0]";
		INDEX = 551;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX0[1]";
		INDEX = 552;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX0[2]";
		INDEX = 553;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX0[3]";
		INDEX = 554;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX0[4]";
		INDEX = 555;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX0[5]";
		INDEX = 556;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX0[6]";
		INDEX = 557;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "LEDR[0]";
		INDEX = 558;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "LEDR[1]";
		INDEX = 559;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "LEDR[2]";
		INDEX = 560;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "LEDR[3]";
		INDEX = 561;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "LEDR[4]";
		INDEX = 562;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "LEDR[5]";
		INDEX = 563;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "LEDR[6]";
		INDEX = 564;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "LEDR[7]";
		INDEX = 565;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "LEDR[8]";
		INDEX = 566;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "LEDR[9]";
		INDEX = 567;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "LEDR[10]";
		INDEX = 568;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "LEDR[11]";
		INDEX = 569;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "LEDR[12]";
		INDEX = 570;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "LEDR[13]";
		INDEX = 571;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "LEDR[14]";
		INDEX = 572;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "LEDR[15]";
		INDEX = 573;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "LEDR[16]";
		INDEX = 574;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "LEDR[17]";
		INDEX = 575;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "LEDG[0]";
		INDEX = 576;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "LEDG[1]";
		INDEX = 577;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "LEDG[2]";
		INDEX = 578;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "LEDG[3]";
		INDEX = 579;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "LEDG[4]";
		INDEX = 580;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "LEDG[5]";
		INDEX = 581;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "LEDG[6]";
		INDEX = 582;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "LEDG[7]";
		INDEX = 583;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "LEDG[8]";
		INDEX = 584;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
}

VECTOR("C:/Users/tarto/Documents/  /CA_Project/ARM_System/ARM/ARM_System.vwf")
{
	ZOOM{
		ZBEGIN = 0;
		ZEND = 25000000;
		NUMERATOR = 20;
		DENOMINATOR = 1000;
		TOP_INDEX = 469;
	}
	CLOCK{
		PERIOD = 10000;
		OFFSET = 0;
		DUTY_CYCLE = 50;
	}
	RANDOM_VALUE{
		INTERVAL_TYPE = HALF_GRID;
	}
	LINE{
		SIGNAL = "CLOCK_27";
		INDEX = 0;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R";
		INDEX = 1;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[31]";
		INDEX = 2;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[30]";
		INDEX = 3;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[29]";
		INDEX = 4;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[28]";
		INDEX = 5;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[27]";
		INDEX = 6;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[26]";
		INDEX = 7;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[25]";
		INDEX = 8;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[24]";
		INDEX = 9;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[23]";
		INDEX = 10;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[22]";
		INDEX = 11;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[21]";
		INDEX = 12;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[20]";
		INDEX = 13;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[19]";
		INDEX = 14;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[18]";
		INDEX = 15;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[17]";
		INDEX = 16;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[16]";
		INDEX = 17;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[15]";
		INDEX = 18;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[14]";
		INDEX = 19;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[13]";
		INDEX = 20;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[12]";
		INDEX = 21;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[11]";
		INDEX = 22;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[10]";
		INDEX = 23;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[9]";
		INDEX = 24;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[8]";
		INDEX = 25;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[7]";
		INDEX = 26;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[6]";
		INDEX = 27;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[5]";
		INDEX = 28;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[4]";
		INDEX = 29;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[3]";
		INDEX = 30;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[2]";
		INDEX = 31;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[1]";
		INDEX = 32;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[0]";
		INDEX = 33;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R";
		INDEX = 34;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[31]";
		INDEX = 35;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[30]";
		INDEX = 36;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[29]";
		INDEX = 37;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[28]";
		INDEX = 38;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[27]";
		INDEX = 39;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[26]";
		INDEX = 40;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[25]";
		INDEX = 41;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[24]";
		INDEX = 42;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[23]";
		INDEX = 43;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[22]";
		INDEX = 44;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[21]";
		INDEX = 45;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[20]";
		INDEX = 46;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[19]";
		INDEX = 47;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[18]";
		INDEX = 48;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[17]";
		INDEX = 49;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[16]";
		INDEX = 50;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[15]";
		INDEX = 51;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[14]";
		INDEX = 52;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[13]";
		INDEX = 53;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[12]";
		INDEX = 54;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[11]";
		INDEX = 55;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[10]";
		INDEX = 56;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[9]";
		INDEX = 57;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[8]";
		INDEX = 58;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[7]";
		INDEX = 59;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[6]";
		INDEX = 60;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[5]";
		INDEX = 61;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[4]";
		INDEX = 62;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[3]";
		INDEX = 63;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[2]";
		INDEX = 64;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[1]";
		INDEX = 65;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[0]";
		INDEX = 66;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R";
		INDEX = 67;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[31]";
		INDEX = 68;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[30]";
		INDEX = 69;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[29]";
		INDEX = 70;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[28]";
		INDEX = 71;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[27]";
		INDEX = 72;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[26]";
		INDEX = 73;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[25]";
		INDEX = 74;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[24]";
		INDEX = 75;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[23]";
		INDEX = 76;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[22]";
		INDEX = 77;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[21]";
		INDEX = 78;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[20]";
		INDEX = 79;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[19]";
		INDEX = 80;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[18]";
		INDEX = 81;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[17]";
		INDEX = 82;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[16]";
		INDEX = 83;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[15]";
		INDEX = 84;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[14]";
		INDEX = 85;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[13]";
		INDEX = 86;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[12]";
		INDEX = 87;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[11]";
		INDEX = 88;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[10]";
		INDEX = 89;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[9]";
		INDEX = 90;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[8]";
		INDEX = 91;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[7]";
		INDEX = 92;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[6]";
		INDEX = 93;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[5]";
		INDEX = 94;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[4]";
		INDEX = 95;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[3]";
		INDEX = 96;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[2]";
		INDEX = 97;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[1]";
		INDEX = 98;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[0]";
		INDEX = 99;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R";
		INDEX = 100;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[31]";
		INDEX = 101;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[30]";
		INDEX = 102;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[29]";
		INDEX = 103;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[28]";
		INDEX = 104;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[27]";
		INDEX = 105;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[26]";
		INDEX = 106;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[25]";
		INDEX = 107;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[24]";
		INDEX = 108;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[23]";
		INDEX = 109;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[22]";
		INDEX = 110;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[21]";
		INDEX = 111;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[20]";
		INDEX = 112;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[19]";
		INDEX = 113;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[18]";
		INDEX = 114;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[17]";
		INDEX = 115;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[16]";
		INDEX = 116;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[15]";
		INDEX = 117;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[14]";
		INDEX = 118;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[13]";
		INDEX = 119;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[12]";
		INDEX = 120;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[11]";
		INDEX = 121;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[10]";
		INDEX = 122;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[9]";
		INDEX = 123;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[8]";
		INDEX = 124;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[7]";
		INDEX = 125;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[6]";
		INDEX = 126;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[5]";
		INDEX = 127;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[4]";
		INDEX = 128;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[3]";
		INDEX = 129;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[2]";
		INDEX = 130;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[1]";
		INDEX = 131;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[0]";
		INDEX = 132;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R";
		INDEX = 133;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[31]";
		INDEX = 134;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[30]";
		INDEX = 135;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[29]";
		INDEX = 136;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[28]";
		INDEX = 137;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[27]";
		INDEX = 138;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[26]";
		INDEX = 139;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[25]";
		INDEX = 140;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[24]";
		INDEX = 141;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[23]";
		INDEX = 142;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[22]";
		INDEX = 143;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[21]";
		INDEX = 144;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[20]";
		INDEX = 145;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[19]";
		INDEX = 146;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[18]";
		INDEX = 147;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[17]";
		INDEX = 148;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[16]";
		INDEX = 149;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[15]";
		INDEX = 150;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[14]";
		INDEX = 151;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[13]";
		INDEX = 152;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[12]";
		INDEX = 153;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[11]";
		INDEX = 154;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[10]";
		INDEX = 155;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[9]";
		INDEX = 156;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[8]";
		INDEX = 157;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[7]";
		INDEX = 158;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[6]";
		INDEX = 159;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[5]";
		INDEX = 160;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[4]";
		INDEX = 161;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[3]";
		INDEX = 162;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[2]";
		INDEX = 163;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[1]";
		INDEX = 164;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[0]";
		INDEX = 165;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R";
		INDEX = 166;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[31]";
		INDEX = 167;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[30]";
		INDEX = 168;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[29]";
		INDEX = 169;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[28]";
		INDEX = 170;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[27]";
		INDEX = 171;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[26]";
		INDEX = 172;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[25]";
		INDEX = 173;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[24]";
		INDEX = 174;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[23]";
		INDEX = 175;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[22]";
		INDEX = 176;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[21]";
		INDEX = 177;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[20]";
		INDEX = 178;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[19]";
		INDEX = 179;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[18]";
		INDEX = 180;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[17]";
		INDEX = 181;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[16]";
		INDEX = 182;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[15]";
		INDEX = 183;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[14]";
		INDEX = 184;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[13]";
		INDEX = 185;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[12]";
		INDEX = 186;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[11]";
		INDEX = 187;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[10]";
		INDEX = 188;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[9]";
		INDEX = 189;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[8]";
		INDEX = 190;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[7]";
		INDEX = 191;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[6]";
		INDEX = 192;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[5]";
		INDEX = 193;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[4]";
		INDEX = 194;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[3]";
		INDEX = 195;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[2]";
		INDEX = 196;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[1]";
		INDEX = 197;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[0]";
		INDEX = 198;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R";
		INDEX = 199;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[31]";
		INDEX = 200;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[30]";
		INDEX = 201;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[29]";
		INDEX = 202;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[28]";
		INDEX = 203;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[27]";
		INDEX = 204;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[26]";
		INDEX = 205;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[25]";
		INDEX = 206;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[24]";
		INDEX = 207;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[23]";
		INDEX = 208;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[22]";
		INDEX = 209;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[21]";
		INDEX = 210;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[20]";
		INDEX = 211;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[19]";
		INDEX = 212;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[18]";
		INDEX = 213;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[17]";
		INDEX = 214;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[16]";
		INDEX = 215;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[15]";
		INDEX = 216;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[14]";
		INDEX = 217;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[13]";
		INDEX = 218;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[12]";
		INDEX = 219;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[11]";
		INDEX = 220;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[10]";
		INDEX = 221;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[9]";
		INDEX = 222;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[8]";
		INDEX = 223;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[7]";
		INDEX = 224;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[6]";
		INDEX = 225;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[5]";
		INDEX = 226;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[4]";
		INDEX = 227;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[3]";
		INDEX = 228;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[2]";
		INDEX = 229;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[1]";
		INDEX = 230;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[0]";
		INDEX = 231;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R";
		INDEX = 232;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[31]";
		INDEX = 233;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[30]";
		INDEX = 234;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[29]";
		INDEX = 235;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[28]";
		INDEX = 236;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[27]";
		INDEX = 237;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[26]";
		INDEX = 238;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[25]";
		INDEX = 239;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[24]";
		INDEX = 240;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[23]";
		INDEX = 241;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[22]";
		INDEX = 242;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[21]";
		INDEX = 243;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[20]";
		INDEX = 244;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[19]";
		INDEX = 245;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[18]";
		INDEX = 246;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[17]";
		INDEX = 247;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[16]";
		INDEX = 248;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[15]";
		INDEX = 249;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[14]";
		INDEX = 250;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[13]";
		INDEX = 251;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[12]";
		INDEX = 252;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[11]";
		INDEX = 253;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[10]";
		INDEX = 254;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[9]";
		INDEX = 255;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[8]";
		INDEX = 256;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[7]";
		INDEX = 257;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[6]";
		INDEX = 258;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[5]";
		INDEX = 259;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[4]";
		INDEX = 260;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[3]";
		INDEX = 261;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[2]";
		INDEX = 262;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[1]";
		INDEX = 263;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[0]";
		INDEX = 264;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "KEY[0]";
		INDEX = 265;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout";
		INDEX = 266;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[31]";
		INDEX = 267;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[30]";
		INDEX = 268;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[29]";
		INDEX = 269;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[28]";
		INDEX = 270;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[27]";
		INDEX = 271;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[26]";
		INDEX = 272;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[25]";
		INDEX = 273;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[24]";
		INDEX = 274;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[23]";
		INDEX = 275;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[22]";
		INDEX = 276;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[21]";
		INDEX = 277;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[20]";
		INDEX = 278;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[19]";
		INDEX = 279;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[18]";
		INDEX = 280;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[17]";
		INDEX = 281;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[16]";
		INDEX = 282;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[15]";
		INDEX = 283;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[14]";
		INDEX = 284;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[13]";
		INDEX = 285;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[12]";
		INDEX = 286;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[11]";
		INDEX = 287;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[10]";
		INDEX = 288;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[9]";
		INDEX = 289;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[8]";
		INDEX = 290;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[7]";
		INDEX = 291;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[6]";
		INDEX = 292;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[5]";
		INDEX = 293;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[4]";
		INDEX = 294;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[3]";
		INDEX = 295;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[2]";
		INDEX = 296;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[1]";
		INDEX = 297;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[0]";
		INDEX = 298;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout";
		INDEX = 299;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[31]";
		INDEX = 300;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[30]";
		INDEX = 301;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[29]";
		INDEX = 302;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[28]";
		INDEX = 303;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[27]";
		INDEX = 304;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[26]";
		INDEX = 305;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[25]";
		INDEX = 306;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[24]";
		INDEX = 307;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[23]";
		INDEX = 308;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[22]";
		INDEX = 309;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[21]";
		INDEX = 310;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[20]";
		INDEX = 311;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[19]";
		INDEX = 312;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[18]";
		INDEX = 313;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[17]";
		INDEX = 314;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[16]";
		INDEX = 315;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[15]";
		INDEX = 316;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[14]";
		INDEX = 317;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[13]";
		INDEX = 318;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[12]";
		INDEX = 319;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[11]";
		INDEX = 320;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[10]";
		INDEX = 321;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[9]";
		INDEX = 322;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[8]";
		INDEX = 323;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[7]";
		INDEX = 324;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[6]";
		INDEX = 325;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[5]";
		INDEX = 326;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[4]";
		INDEX = 327;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[3]";
		INDEX = 328;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[2]";
		INDEX = 329;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[1]";
		INDEX = 330;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[0]";
		INDEX = 331;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout";
		INDEX = 332;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[31]";
		INDEX = 333;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[30]";
		INDEX = 334;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[29]";
		INDEX = 335;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[28]";
		INDEX = 336;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[27]";
		INDEX = 337;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[26]";
		INDEX = 338;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[25]";
		INDEX = 339;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[24]";
		INDEX = 340;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[23]";
		INDEX = 341;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[22]";
		INDEX = 342;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[21]";
		INDEX = 343;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[20]";
		INDEX = 344;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[19]";
		INDEX = 345;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[18]";
		INDEX = 346;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[17]";
		INDEX = 347;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[16]";
		INDEX = 348;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[15]";
		INDEX = 349;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[14]";
		INDEX = 350;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[13]";
		INDEX = 351;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[12]";
		INDEX = 352;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[11]";
		INDEX = 353;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[10]";
		INDEX = 354;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[9]";
		INDEX = 355;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[8]";
		INDEX = 356;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[7]";
		INDEX = 357;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[6]";
		INDEX = 358;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[5]";
		INDEX = 359;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[4]";
		INDEX = 360;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[3]";
		INDEX = 361;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[2]";
		INDEX = 362;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[1]";
		INDEX = 363;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[0]";
		INDEX = 364;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout";
		INDEX = 365;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout[31]";
		INDEX = 366;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout[30]";
		INDEX = 367;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout[29]";
		INDEX = 368;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout[28]";
		INDEX = 369;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout[27]";
		INDEX = 370;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout[26]";
		INDEX = 371;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout[25]";
		INDEX = 372;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout[24]";
		INDEX = 373;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout[23]";
		INDEX = 374;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout[22]";
		INDEX = 375;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout[21]";
		INDEX = 376;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout[20]";
		INDEX = 377;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout[19]";
		INDEX = 378;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout[18]";
		INDEX = 379;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout[17]";
		INDEX = 380;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout[16]";
		INDEX = 381;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout[15]";
		INDEX = 382;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout[14]";
		INDEX = 383;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout[13]";
		INDEX = 384;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout[12]";
		INDEX = 385;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout[11]";
		INDEX = 386;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout[10]";
		INDEX = 387;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout[9]";
		INDEX = 388;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout[8]";
		INDEX = 389;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout[7]";
		INDEX = 390;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout[6]";
		INDEX = 391;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout[5]";
		INDEX = 392;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout[4]";
		INDEX = 393;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout[3]";
		INDEX = 394;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout[2]";
		INDEX = 395;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout[1]";
		INDEX = 396;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout[0]";
		INDEX = 397;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout";
		INDEX = 398;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[31]";
		INDEX = 399;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[30]";
		INDEX = 400;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[29]";
		INDEX = 401;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[28]";
		INDEX = 402;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[27]";
		INDEX = 403;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[26]";
		INDEX = 404;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[25]";
		INDEX = 405;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[24]";
		INDEX = 406;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[23]";
		INDEX = 407;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[22]";
		INDEX = 408;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[21]";
		INDEX = 409;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[20]";
		INDEX = 410;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[19]";
		INDEX = 411;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[18]";
		INDEX = 412;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[17]";
		INDEX = 413;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[16]";
		INDEX = 414;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[15]";
		INDEX = 415;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[14]";
		INDEX = 416;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[13]";
		INDEX = 417;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[12]";
		INDEX = 418;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[11]";
		INDEX = 419;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[10]";
		INDEX = 420;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[9]";
		INDEX = 421;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[8]";
		INDEX = 422;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[7]";
		INDEX = 423;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[6]";
		INDEX = 424;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[5]";
		INDEX = 425;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[4]";
		INDEX = 426;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[3]";
		INDEX = 427;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[2]";
		INDEX = 428;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[1]";
		INDEX = 429;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[0]";
		INDEX = 430;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|NZCVregister:NZCV|regout";
		INDEX = 431;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|NZCVregister:NZCV|regout[3]";
		INDEX = 432;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|NZCVregister:NZCV|regout[2]";
		INDEX = 433;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|NZCVregister:NZCV|regout[1]";
		INDEX = 434;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|NZCVregister:NZCV|regout[0]";
		INDEX = 435;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout";
		INDEX = 436;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[31]";
		INDEX = 437;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[30]";
		INDEX = 438;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[29]";
		INDEX = 439;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[28]";
		INDEX = 440;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[27]";
		INDEX = 441;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[26]";
		INDEX = 442;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[25]";
		INDEX = 443;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[24]";
		INDEX = 444;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[23]";
		INDEX = 445;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[22]";
		INDEX = 446;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[21]";
		INDEX = 447;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[20]";
		INDEX = 448;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[19]";
		INDEX = 449;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[18]";
		INDEX = 450;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[17]";
		INDEX = 451;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[16]";
		INDEX = 452;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[15]";
		INDEX = 453;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[14]";
		INDEX = 454;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[13]";
		INDEX = 455;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[12]";
		INDEX = 456;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[11]";
		INDEX = 457;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[10]";
		INDEX = 458;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[9]";
		INDEX = 459;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[8]";
		INDEX = 460;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[7]";
		INDEX = 461;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[6]";
		INDEX = 462;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[5]";
		INDEX = 463;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[4]";
		INDEX = 464;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[3]";
		INDEX = 465;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[2]";
		INDEX = 466;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[1]";
		INDEX = 467;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[0]";
		INDEX = 468;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout";
		INDEX = 469;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[31]";
		INDEX = 470;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[30]";
		INDEX = 471;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[29]";
		INDEX = 472;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[28]";
		INDEX = 473;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[27]";
		INDEX = 474;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[26]";
		INDEX = 475;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[25]";
		INDEX = 476;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[24]";
		INDEX = 477;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[23]";
		INDEX = 478;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[22]";
		INDEX = 479;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[21]";
		INDEX = 480;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[20]";
		INDEX = 481;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[19]";
		INDEX = 482;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[18]";
		INDEX = 483;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[17]";
		INDEX = 484;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[16]";
		INDEX = 485;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[15]";
		INDEX = 486;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[14]";
		INDEX = 487;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[13]";
		INDEX = 488;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[12]";
		INDEX = 489;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[11]";
		INDEX = 490;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[10]";
		INDEX = 491;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[9]";
		INDEX = 492;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[8]";
		INDEX = 493;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[7]";
		INDEX = 494;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[6]";
		INDEX = 495;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[5]";
		INDEX = 496;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[4]";
		INDEX = 497;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[3]";
		INDEX = 498;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[2]";
		INDEX = 499;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[1]";
		INDEX = 500;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[0]";
		INDEX = 501;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout";
		INDEX = 502;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[31]";
		INDEX = 503;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[30]";
		INDEX = 504;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[29]";
		INDEX = 505;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[28]";
		INDEX = 506;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[27]";
		INDEX = 507;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[26]";
		INDEX = 508;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[25]";
		INDEX = 509;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[24]";
		INDEX = 510;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[23]";
		INDEX = 511;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[22]";
		INDEX = 512;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[21]";
		INDEX = 513;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[20]";
		INDEX = 514;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[19]";
		INDEX = 515;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[18]";
		INDEX = 516;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[17]";
		INDEX = 517;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[16]";
		INDEX = 518;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[15]";
		INDEX = 519;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[14]";
		INDEX = 520;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[13]";
		INDEX = 521;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[12]";
		INDEX = 522;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[11]";
		INDEX = 523;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[10]";
		INDEX = 524;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[9]";
		INDEX = 525;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[8]";
		INDEX = 526;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[7]";
		INDEX = 527;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[6]";
		INDEX = 528;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[5]";
		INDEX = 529;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[4]";
		INDEX = 530;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[3]";
		INDEX = 531;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[2]";
		INDEX = 532;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[1]";
		INDEX = 533;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[0]";
		INDEX = 534;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout";
		INDEX = 535;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[31]";
		INDEX = 536;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[30]";
		INDEX = 537;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[29]";
		INDEX = 538;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[28]";
		INDEX = 539;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[27]";
		INDEX = 540;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[26]";
		INDEX = 541;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[25]";
		INDEX = 542;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[24]";
		INDEX = 543;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[23]";
		INDEX = 544;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[22]";
		INDEX = 545;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[21]";
		INDEX = 546;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[20]";
		INDEX = 547;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[19]";
		INDEX = 548;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[18]";
		INDEX = 549;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[17]";
		INDEX = 550;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[16]";
		INDEX = 551;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[15]";
		INDEX = 552;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[14]";
		INDEX = 553;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[13]";
		INDEX = 554;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[12]";
		INDEX = 555;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[11]";
		INDEX = 556;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[10]";
		INDEX = 557;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[9]";
		INDEX = 558;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[8]";
		INDEX = 559;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[7]";
		INDEX = 560;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[6]";
		INDEX = 561;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[5]";
		INDEX = 562;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[4]";
		INDEX = 563;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[3]";
		INDEX = 564;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[2]";
		INDEX = 565;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[1]";
		INDEX = 566;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[0]";
		INDEX = 567;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout";
		INDEX = 568;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[31]";
		INDEX = 569;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[30]";
		INDEX = 570;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[29]";
		INDEX = 571;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[28]";
		INDEX = 572;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[27]";
		INDEX = 573;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[26]";
		INDEX = 574;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[25]";
		INDEX = 575;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[24]";
		INDEX = 576;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[23]";
		INDEX = 577;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[22]";
		INDEX = 578;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[21]";
		INDEX = 579;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[20]";
		INDEX = 580;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[19]";
		INDEX = 581;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[18]";
		INDEX = 582;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[17]";
		INDEX = 583;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[16]";
		INDEX = 584;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[15]";
		INDEX = 585;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[14]";
		INDEX = 586;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[13]";
		INDEX = 587;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[12]";
		INDEX = 588;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[11]";
		INDEX = 589;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[10]";
		INDEX = 590;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[9]";
		INDEX = 591;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[8]";
		INDEX = 592;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[7]";
		INDEX = 593;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[6]";
		INDEX = 594;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[5]";
		INDEX = 595;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[4]";
		INDEX = 596;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[3]";
		INDEX = 597;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[2]";
		INDEX = 598;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[1]";
		INDEX = 599;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[0]";
		INDEX = 600;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout";
		INDEX = 601;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[31]";
		INDEX = 602;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[30]";
		INDEX = 603;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[29]";
		INDEX = 604;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[28]";
		INDEX = 605;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[27]";
		INDEX = 606;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[26]";
		INDEX = 607;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[25]";
		INDEX = 608;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[24]";
		INDEX = 609;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[23]";
		INDEX = 610;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[22]";
		INDEX = 611;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[21]";
		INDEX = 612;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[20]";
		INDEX = 613;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[19]";
		INDEX = 614;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[18]";
		INDEX = 615;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[17]";
		INDEX = 616;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[16]";
		INDEX = 617;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[15]";
		INDEX = 618;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[14]";
		INDEX = 619;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[13]";
		INDEX = 620;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[12]";
		INDEX = 621;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[11]";
		INDEX = 622;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[10]";
		INDEX = 623;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[9]";
		INDEX = 624;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[8]";
		INDEX = 625;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[7]";
		INDEX = 626;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[6]";
		INDEX = 627;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[5]";
		INDEX = 628;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[4]";
		INDEX = 629;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[3]";
		INDEX = 630;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[2]";
		INDEX = 631;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[1]";
		INDEX = 632;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[0]";
		INDEX = 633;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout";
		INDEX = 634;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[31]";
		INDEX = 635;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[30]";
		INDEX = 636;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[29]";
		INDEX = 637;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[28]";
		INDEX = 638;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[27]";
		INDEX = 639;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[26]";
		INDEX = 640;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[25]";
		INDEX = 641;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[24]";
		INDEX = 642;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[23]";
		INDEX = 643;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[22]";
		INDEX = 644;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[21]";
		INDEX = 645;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[20]";
		INDEX = 646;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[19]";
		INDEX = 647;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[18]";
		INDEX = 648;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[17]";
		INDEX = 649;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[16]";
		INDEX = 650;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[15]";
		INDEX = 651;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[14]";
		INDEX = 652;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[13]";
		INDEX = 653;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[12]";
		INDEX = 654;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[11]";
		INDEX = 655;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[10]";
		INDEX = 656;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[9]";
		INDEX = 657;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[8]";
		INDEX = 658;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[7]";
		INDEX = 659;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[6]";
		INDEX = 660;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[5]";
		INDEX = 661;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[4]";
		INDEX = 662;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[3]";
		INDEX = 663;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[2]";
		INDEX = 664;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[1]";
		INDEX = 665;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[0]";
		INDEX = 666;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout";
		INDEX = 667;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[31]";
		INDEX = 668;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[30]";
		INDEX = 669;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[29]";
		INDEX = 670;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[28]";
		INDEX = 671;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[27]";
		INDEX = 672;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[26]";
		INDEX = 673;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[25]";
		INDEX = 674;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[24]";
		INDEX = 675;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[23]";
		INDEX = 676;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[22]";
		INDEX = 677;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[21]";
		INDEX = 678;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[20]";
		INDEX = 679;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[19]";
		INDEX = 680;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[18]";
		INDEX = 681;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[17]";
		INDEX = 682;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[16]";
		INDEX = 683;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[15]";
		INDEX = 684;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[14]";
		INDEX = 685;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[13]";
		INDEX = 686;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[12]";
		INDEX = 687;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[11]";
		INDEX = 688;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[10]";
		INDEX = 689;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[9]";
		INDEX = 690;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[8]";
		INDEX = 691;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[7]";
		INDEX = 692;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[6]";
		INDEX = 693;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[5]";
		INDEX = 694;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[4]";
		INDEX = 695;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[3]";
		INDEX = 696;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[2]";
		INDEX = 697;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[1]";
		INDEX = 698;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[0]";
		INDEX = 699;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout";
		INDEX = 700;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[31]";
		INDEX = 701;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[30]";
		INDEX = 702;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[29]";
		INDEX = 703;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[28]";
		INDEX = 704;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[27]";
		INDEX = 705;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[26]";
		INDEX = 706;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[25]";
		INDEX = 707;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[24]";
		INDEX = 708;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[23]";
		INDEX = 709;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[22]";
		INDEX = 710;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[21]";
		INDEX = 711;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[20]";
		INDEX = 712;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[19]";
		INDEX = 713;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[18]";
		INDEX = 714;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[17]";
		INDEX = 715;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[16]";
		INDEX = 716;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[15]";
		INDEX = 717;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[14]";
		INDEX = 718;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[13]";
		INDEX = 719;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[12]";
		INDEX = 720;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[11]";
		INDEX = 721;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[10]";
		INDEX = 722;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[9]";
		INDEX = 723;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[8]";
		INDEX = 724;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[7]";
		INDEX = 725;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[6]";
		INDEX = 726;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[5]";
		INDEX = 727;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[4]";
		INDEX = 728;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[3]";
		INDEX = 729;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[2]";
		INDEX = 730;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[1]";
		INDEX = 731;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[0]";
		INDEX = 732;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout";
		INDEX = 733;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[31]";
		INDEX = 734;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[30]";
		INDEX = 735;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[29]";
		INDEX = 736;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[28]";
		INDEX = 737;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[27]";
		INDEX = 738;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[26]";
		INDEX = 739;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[25]";
		INDEX = 740;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[24]";
		INDEX = 741;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[23]";
		INDEX = 742;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[22]";
		INDEX = 743;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[21]";
		INDEX = 744;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[20]";
		INDEX = 745;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[19]";
		INDEX = 746;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[18]";
		INDEX = 747;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[17]";
		INDEX = 748;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[16]";
		INDEX = 749;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[15]";
		INDEX = 750;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[14]";
		INDEX = 751;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[13]";
		INDEX = 752;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[12]";
		INDEX = 753;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[11]";
		INDEX = 754;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[10]";
		INDEX = 755;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[9]";
		INDEX = 756;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[8]";
		INDEX = 757;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[7]";
		INDEX = 758;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[6]";
		INDEX = 759;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[5]";
		INDEX = 760;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[4]";
		INDEX = 761;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[3]";
		INDEX = 762;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[2]";
		INDEX = 763;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[1]";
		INDEX = 764;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[0]";
		INDEX = 765;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout";
		INDEX = 766;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[31]";
		INDEX = 767;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[30]";
		INDEX = 768;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[29]";
		INDEX = 769;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[28]";
		INDEX = 770;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[27]";
		INDEX = 771;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[26]";
		INDEX = 772;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[25]";
		INDEX = 773;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[24]";
		INDEX = 774;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[23]";
		INDEX = 775;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[22]";
		INDEX = 776;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[21]";
		INDEX = 777;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[20]";
		INDEX = 778;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[19]";
		INDEX = 779;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[18]";
		INDEX = 780;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[17]";
		INDEX = 781;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[16]";
		INDEX = 782;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[15]";
		INDEX = 783;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[14]";
		INDEX = 784;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[13]";
		INDEX = 785;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[12]";
		INDEX = 786;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[11]";
		INDEX = 787;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[10]";
		INDEX = 788;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[9]";
		INDEX = 789;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[8]";
		INDEX = 790;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[7]";
		INDEX = 791;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[6]";
		INDEX = 792;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[5]";
		INDEX = 793;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[4]";
		INDEX = 794;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[3]";
		INDEX = 795;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[2]";
		INDEX = 796;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[1]";
		INDEX = 797;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[0]";
		INDEX = 798;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout";
		INDEX = 799;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[31]";
		INDEX = 800;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[30]";
		INDEX = 801;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[29]";
		INDEX = 802;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[28]";
		INDEX = 803;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[27]";
		INDEX = 804;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[26]";
		INDEX = 805;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[25]";
		INDEX = 806;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[24]";
		INDEX = 807;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[23]";
		INDEX = 808;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[22]";
		INDEX = 809;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[21]";
		INDEX = 810;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[20]";
		INDEX = 811;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[19]";
		INDEX = 812;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[18]";
		INDEX = 813;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[17]";
		INDEX = 814;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[16]";
		INDEX = 815;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[15]";
		INDEX = 816;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[14]";
		INDEX = 817;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[13]";
		INDEX = 818;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[12]";
		INDEX = 819;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[11]";
		INDEX = 820;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[10]";
		INDEX = 821;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[9]";
		INDEX = 822;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[8]";
		INDEX = 823;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[7]";
		INDEX = 824;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[6]";
		INDEX = 825;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[5]";
		INDEX = 826;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[4]";
		INDEX = 827;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[3]";
		INDEX = 828;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[2]";
		INDEX = 829;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[1]";
		INDEX = 830;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[0]";
		INDEX = 831;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout";
		INDEX = 832;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[31]";
		INDEX = 833;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[30]";
		INDEX = 834;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[29]";
		INDEX = 835;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[28]";
		INDEX = 836;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[27]";
		INDEX = 837;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[26]";
		INDEX = 838;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[25]";
		INDEX = 839;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[24]";
		INDEX = 840;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[23]";
		INDEX = 841;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[22]";
		INDEX = 842;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[21]";
		INDEX = 843;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[20]";
		INDEX = 844;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[19]";
		INDEX = 845;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[18]";
		INDEX = 846;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[17]";
		INDEX = 847;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[16]";
		INDEX = 848;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[15]";
		INDEX = 849;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[14]";
		INDEX = 850;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[13]";
		INDEX = 851;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[12]";
		INDEX = 852;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[11]";
		INDEX = 853;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[10]";
		INDEX = 854;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[9]";
		INDEX = 855;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[8]";
		INDEX = 856;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[7]";
		INDEX = 857;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[6]";
		INDEX = 858;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[5]";
		INDEX = 859;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[4]";
		INDEX = 860;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[3]";
		INDEX = 861;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[2]";
		INDEX = 862;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[1]";
		INDEX = 863;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[0]";
		INDEX = 864;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout";
		INDEX = 865;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[31]";
		INDEX = 866;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[30]";
		INDEX = 867;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[29]";
		INDEX = 868;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[28]";
		INDEX = 869;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[27]";
		INDEX = 870;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[26]";
		INDEX = 871;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[25]";
		INDEX = 872;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[24]";
		INDEX = 873;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[23]";
		INDEX = 874;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[22]";
		INDEX = 875;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[21]";
		INDEX = 876;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[20]";
		INDEX = 877;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[19]";
		INDEX = 878;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[18]";
		INDEX = 879;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[17]";
		INDEX = 880;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[16]";
		INDEX = 881;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[15]";
		INDEX = 882;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[14]";
		INDEX = 883;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[13]";
		INDEX = 884;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[12]";
		INDEX = 885;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[11]";
		INDEX = 886;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[10]";
		INDEX = 887;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[9]";
		INDEX = 888;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[8]";
		INDEX = 889;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[7]";
		INDEX = 890;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[6]";
		INDEX = 891;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[5]";
		INDEX = 892;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[4]";
		INDEX = 893;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[3]";
		INDEX = 894;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[2]";
		INDEX = 895;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[1]";
		INDEX = 896;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[0]";
		INDEX = 897;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout";
		INDEX = 898;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[31]";
		INDEX = 899;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[30]";
		INDEX = 900;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[29]";
		INDEX = 901;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[28]";
		INDEX = 902;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[27]";
		INDEX = 903;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[26]";
		INDEX = 904;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[25]";
		INDEX = 905;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[24]";
		INDEX = 906;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[23]";
		INDEX = 907;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[22]";
		INDEX = 908;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[21]";
		INDEX = 909;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[20]";
		INDEX = 910;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[19]";
		INDEX = 911;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[18]";
		INDEX = 912;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[17]";
		INDEX = 913;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[16]";
		INDEX = 914;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[15]";
		INDEX = 915;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[14]";
		INDEX = 916;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[13]";
		INDEX = 917;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[12]";
		INDEX = 918;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[11]";
		INDEX = 919;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[10]";
		INDEX = 920;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[9]";
		INDEX = 921;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[8]";
		INDEX = 922;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[7]";
		INDEX = 923;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[6]";
		INDEX = 924;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[5]";
		INDEX = 925;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[4]";
		INDEX = 926;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[3]";
		INDEX = 927;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[2]";
		INDEX = 928;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[1]";
		INDEX = 929;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[0]";
		INDEX = 930;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout";
		INDEX = 931;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[31]";
		INDEX = 932;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[30]";
		INDEX = 933;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[29]";
		INDEX = 934;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[28]";
		INDEX = 935;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[27]";
		INDEX = 936;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[26]";
		INDEX = 937;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[25]";
		INDEX = 938;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[24]";
		INDEX = 939;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[23]";
		INDEX = 940;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[22]";
		INDEX = 941;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[21]";
		INDEX = 942;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[20]";
		INDEX = 943;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[19]";
		INDEX = 944;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[18]";
		INDEX = 945;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[17]";
		INDEX = 946;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[16]";
		INDEX = 947;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[15]";
		INDEX = 948;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[14]";
		INDEX = 949;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[13]";
		INDEX = 950;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[12]";
		INDEX = 951;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[11]";
		INDEX = 952;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[10]";
		INDEX = 953;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[9]";
		INDEX = 954;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[8]";
		INDEX = 955;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[7]";
		INDEX = 956;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[6]";
		INDEX = 957;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[5]";
		INDEX = 958;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[4]";
		INDEX = 959;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[3]";
		INDEX = 960;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[2]";
		INDEX = 961;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[1]";
		INDEX = 962;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[0]";
		INDEX = 963;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|signalunit:SignalControl|oneAdder:Step|regout";
		INDEX = 964;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|signalunit:SignalControl|oneAdder:Step|regout[2]";
		INDEX = 965;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|signalunit:SignalControl|oneAdder:Step|regout[1]";
		INDEX = 966;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|signalunit:SignalControl|oneAdder:Step|regout[0]";
		INDEX = 967;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
}

VECTOR("C:/Users/tarto/Documents/  /CA_Project/ARM_System_Syn/db/ARM_System.sim.cvwf")
{
	ZOOM{
		ZBEGIN = 0;
		ZEND = 7864;
		NUMERATOR = 605;
		DENOMINATOR = 7864;
		TOP_INDEX = 528;
	}
	CLOCK{
		PERIOD = 10000;
		OFFSET = 0;
		DUTY_CYCLE = 50;
	}
	RANDOM_VALUE{
		INTERVAL_TYPE = HALF_GRID;
	}
	LINE{
		SIGNAL = "CLOCK_27";
		INDEX = 0;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R";
		INDEX = 1;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[6]";
		INDEX = 2;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[5]";
		INDEX = 3;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[4]";
		INDEX = 4;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[3]";
		INDEX = 5;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[2]";
		INDEX = 6;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[1]";
		INDEX = 7;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[0]";
		INDEX = 8;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R";
		INDEX = 9;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[6]";
		INDEX = 10;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[5]";
		INDEX = 11;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[4]";
		INDEX = 12;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[3]";
		INDEX = 13;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[2]";
		INDEX = 14;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[1]";
		INDEX = 15;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[0]";
		INDEX = 16;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R";
		INDEX = 17;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[6]";
		INDEX = 18;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[5]";
		INDEX = 19;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[4]";
		INDEX = 20;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[3]";
		INDEX = 21;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[2]";
		INDEX = 22;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[1]";
		INDEX = 23;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[0]";
		INDEX = 24;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R";
		INDEX = 25;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[6]";
		INDEX = 26;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[5]";
		INDEX = 27;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[4]";
		INDEX = 28;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[3]";
		INDEX = 29;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[2]";
		INDEX = 30;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[1]";
		INDEX = 31;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[0]";
		INDEX = 32;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R";
		INDEX = 33;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[6]";
		INDEX = 34;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[5]";
		INDEX = 35;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[4]";
		INDEX = 36;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[3]";
		INDEX = 37;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[2]";
		INDEX = 38;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[1]";
		INDEX = 39;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[0]";
		INDEX = 40;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R";
		INDEX = 41;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[6]";
		INDEX = 42;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[5]";
		INDEX = 43;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[4]";
		INDEX = 44;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[3]";
		INDEX = 45;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[2]";
		INDEX = 46;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[1]";
		INDEX = 47;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[0]";
		INDEX = 48;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R";
		INDEX = 49;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[6]";
		INDEX = 50;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[5]";
		INDEX = 51;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[4]";
		INDEX = 52;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[3]";
		INDEX = 53;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[2]";
		INDEX = 54;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[1]";
		INDEX = 55;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[0]";
		INDEX = 56;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R";
		INDEX = 57;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[6]";
		INDEX = 58;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[5]";
		INDEX = 59;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[4]";
		INDEX = 60;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[3]";
		INDEX = 61;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[2]";
		INDEX = 62;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[1]";
		INDEX = 63;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[0]";
		INDEX = 64;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "KEY[0]";
		INDEX = 65;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout";
		INDEX = 66;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[31]";
		INDEX = 67;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[30]";
		INDEX = 68;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[29]";
		INDEX = 69;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[28]";
		INDEX = 70;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[27]";
		INDEX = 71;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[26]";
		INDEX = 72;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[25]";
		INDEX = 73;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[24]";
		INDEX = 74;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[23]";
		INDEX = 75;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[22]";
		INDEX = 76;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[21]";
		INDEX = 77;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[20]";
		INDEX = 78;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[19]";
		INDEX = 79;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[18]";
		INDEX = 80;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[17]";
		INDEX = 81;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[16]";
		INDEX = 82;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[15]";
		INDEX = 83;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[14]";
		INDEX = 84;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[13]";
		INDEX = 85;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[12]";
		INDEX = 86;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[11]";
		INDEX = 87;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[10]";
		INDEX = 88;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[9]";
		INDEX = 89;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[8]";
		INDEX = 90;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[7]";
		INDEX = 91;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[6]";
		INDEX = 92;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[5]";
		INDEX = 93;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[4]";
		INDEX = 94;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[3]";
		INDEX = 95;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[2]";
		INDEX = 96;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[1]";
		INDEX = 97;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[0]";
		INDEX = 98;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout";
		INDEX = 99;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[31]";
		INDEX = 100;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[30]";
		INDEX = 101;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[29]";
		INDEX = 102;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[28]";
		INDEX = 103;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[27]";
		INDEX = 104;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[26]";
		INDEX = 105;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[25]";
		INDEX = 106;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[24]";
		INDEX = 107;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[23]";
		INDEX = 108;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[22]";
		INDEX = 109;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[21]";
		INDEX = 110;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[20]";
		INDEX = 111;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[19]";
		INDEX = 112;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[18]";
		INDEX = 113;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[17]";
		INDEX = 114;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[16]";
		INDEX = 115;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[15]";
		INDEX = 116;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[14]";
		INDEX = 117;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[13]";
		INDEX = 118;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[12]";
		INDEX = 119;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[11]";
		INDEX = 120;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[10]";
		INDEX = 121;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[9]";
		INDEX = 122;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[8]";
		INDEX = 123;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[7]";
		INDEX = 124;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[6]";
		INDEX = 125;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[5]";
		INDEX = 126;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[4]";
		INDEX = 127;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[3]";
		INDEX = 128;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[2]";
		INDEX = 129;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[1]";
		INDEX = 130;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[0]";
		INDEX = 131;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout";
		INDEX = 132;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[31]";
		INDEX = 133;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[30]";
		INDEX = 134;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[29]";
		INDEX = 135;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[28]";
		INDEX = 136;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[27]";
		INDEX = 137;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[26]";
		INDEX = 138;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[25]";
		INDEX = 139;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[24]";
		INDEX = 140;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[23]";
		INDEX = 141;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[22]";
		INDEX = 142;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[21]";
		INDEX = 143;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[20]";
		INDEX = 144;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[19]";
		INDEX = 145;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[18]";
		INDEX = 146;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[17]";
		INDEX = 147;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[16]";
		INDEX = 148;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[15]";
		INDEX = 149;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[14]";
		INDEX = 150;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[13]";
		INDEX = 151;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[12]";
		INDEX = 152;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[11]";
		INDEX = 153;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[10]";
		INDEX = 154;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[9]";
		INDEX = 155;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[8]";
		INDEX = 156;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[7]";
		INDEX = 157;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[6]";
		INDEX = 158;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[5]";
		INDEX = 159;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[4]";
		INDEX = 160;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[3]";
		INDEX = 161;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[2]";
		INDEX = 162;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[1]";
		INDEX = 163;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[0]";
		INDEX = 164;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout";
		INDEX = 165;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout[31]";
		INDEX = 166;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout[30]";
		INDEX = 167;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout[29]";
		INDEX = 168;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout[28]";
		INDEX = 169;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout[27]";
		INDEX = 170;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout[26]";
		INDEX = 171;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout[25]";
		INDEX = 172;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout[24]";
		INDEX = 173;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout[23]";
		INDEX = 174;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout[22]";
		INDEX = 175;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout[21]";
		INDEX = 176;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout[20]";
		INDEX = 177;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout[19]";
		INDEX = 178;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout[18]";
		INDEX = 179;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout[17]";
		INDEX = 180;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout[16]";
		INDEX = 181;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout[15]";
		INDEX = 182;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout[14]";
		INDEX = 183;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout[13]";
		INDEX = 184;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout[12]";
		INDEX = 185;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout[11]";
		INDEX = 186;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout[10]";
		INDEX = 187;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout[9]";
		INDEX = 188;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout[8]";
		INDEX = 189;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout[7]";
		INDEX = 190;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout[6]";
		INDEX = 191;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout[5]";
		INDEX = 192;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout[4]";
		INDEX = 193;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout[3]";
		INDEX = 194;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout[2]";
		INDEX = 195;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout[1]";
		INDEX = 196;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout[0]";
		INDEX = 197;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout";
		INDEX = 198;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[31]";
		INDEX = 199;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[30]";
		INDEX = 200;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[29]";
		INDEX = 201;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[28]";
		INDEX = 202;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[27]";
		INDEX = 203;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[26]";
		INDEX = 204;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[25]";
		INDEX = 205;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[24]";
		INDEX = 206;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[23]";
		INDEX = 207;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[22]";
		INDEX = 208;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[21]";
		INDEX = 209;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[20]";
		INDEX = 210;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[19]";
		INDEX = 211;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[18]";
		INDEX = 212;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[17]";
		INDEX = 213;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[16]";
		INDEX = 214;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[15]";
		INDEX = 215;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[14]";
		INDEX = 216;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[13]";
		INDEX = 217;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[12]";
		INDEX = 218;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[11]";
		INDEX = 219;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[10]";
		INDEX = 220;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[9]";
		INDEX = 221;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[8]";
		INDEX = 222;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[7]";
		INDEX = 223;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[6]";
		INDEX = 224;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[5]";
		INDEX = 225;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[4]";
		INDEX = 226;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[3]";
		INDEX = 227;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[2]";
		INDEX = 228;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[1]";
		INDEX = 229;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[0]";
		INDEX = 230;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout";
		INDEX = 231;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[31]";
		INDEX = 232;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[30]";
		INDEX = 233;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[29]";
		INDEX = 234;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[28]";
		INDEX = 235;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[27]";
		INDEX = 236;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[26]";
		INDEX = 237;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[25]";
		INDEX = 238;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[24]";
		INDEX = 239;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[23]";
		INDEX = 240;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[22]";
		INDEX = 241;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[21]";
		INDEX = 242;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[20]";
		INDEX = 243;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[19]";
		INDEX = 244;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[18]";
		INDEX = 245;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[17]";
		INDEX = 246;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[16]";
		INDEX = 247;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[15]";
		INDEX = 248;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[14]";
		INDEX = 249;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[13]";
		INDEX = 250;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[12]";
		INDEX = 251;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[11]";
		INDEX = 252;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[10]";
		INDEX = 253;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[9]";
		INDEX = 254;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[8]";
		INDEX = 255;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[7]";
		INDEX = 256;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[6]";
		INDEX = 257;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[5]";
		INDEX = 258;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[4]";
		INDEX = 259;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[3]";
		INDEX = 260;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[2]";
		INDEX = 261;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[1]";
		INDEX = 262;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[0]";
		INDEX = 263;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout";
		INDEX = 264;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[31]";
		INDEX = 265;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[30]";
		INDEX = 266;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[29]";
		INDEX = 267;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[28]";
		INDEX = 268;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[27]";
		INDEX = 269;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[26]";
		INDEX = 270;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[25]";
		INDEX = 271;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[24]";
		INDEX = 272;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[23]";
		INDEX = 273;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[22]";
		INDEX = 274;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[21]";
		INDEX = 275;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[20]";
		INDEX = 276;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[19]";
		INDEX = 277;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[18]";
		INDEX = 278;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[17]";
		INDEX = 279;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[16]";
		INDEX = 280;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[15]";
		INDEX = 281;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[14]";
		INDEX = 282;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[13]";
		INDEX = 283;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[12]";
		INDEX = 284;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[11]";
		INDEX = 285;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[10]";
		INDEX = 286;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[9]";
		INDEX = 287;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[8]";
		INDEX = 288;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[7]";
		INDEX = 289;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[6]";
		INDEX = 290;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[5]";
		INDEX = 291;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[4]";
		INDEX = 292;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[3]";
		INDEX = 293;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[2]";
		INDEX = 294;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[1]";
		INDEX = 295;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[0]";
		INDEX = 296;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout";
		INDEX = 297;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[31]";
		INDEX = 298;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[30]";
		INDEX = 299;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[29]";
		INDEX = 300;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[28]";
		INDEX = 301;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[27]";
		INDEX = 302;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[26]";
		INDEX = 303;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[25]";
		INDEX = 304;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[24]";
		INDEX = 305;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[23]";
		INDEX = 306;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[22]";
		INDEX = 307;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[21]";
		INDEX = 308;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[20]";
		INDEX = 309;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[19]";
		INDEX = 310;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[18]";
		INDEX = 311;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[17]";
		INDEX = 312;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[16]";
		INDEX = 313;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[15]";
		INDEX = 314;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[14]";
		INDEX = 315;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[13]";
		INDEX = 316;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[12]";
		INDEX = 317;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[11]";
		INDEX = 318;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[10]";
		INDEX = 319;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[9]";
		INDEX = 320;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[8]";
		INDEX = 321;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[7]";
		INDEX = 322;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[6]";
		INDEX = 323;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[5]";
		INDEX = 324;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[4]";
		INDEX = 325;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[3]";
		INDEX = 326;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[2]";
		INDEX = 327;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[1]";
		INDEX = 328;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[0]";
		INDEX = 329;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout";
		INDEX = 330;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[31]";
		INDEX = 331;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[30]";
		INDEX = 332;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[29]";
		INDEX = 333;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[28]";
		INDEX = 334;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[27]";
		INDEX = 335;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[26]";
		INDEX = 336;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[25]";
		INDEX = 337;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[24]";
		INDEX = 338;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[23]";
		INDEX = 339;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[22]";
		INDEX = 340;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[21]";
		INDEX = 341;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[20]";
		INDEX = 342;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[19]";
		INDEX = 343;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[18]";
		INDEX = 344;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[17]";
		INDEX = 345;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[16]";
		INDEX = 346;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[15]";
		INDEX = 347;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[14]";
		INDEX = 348;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[13]";
		INDEX = 349;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[12]";
		INDEX = 350;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[11]";
		INDEX = 351;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[10]";
		INDEX = 352;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[9]";
		INDEX = 353;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[8]";
		INDEX = 354;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[7]";
		INDEX = 355;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[6]";
		INDEX = 356;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[5]";
		INDEX = 357;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[4]";
		INDEX = 358;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[3]";
		INDEX = 359;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[2]";
		INDEX = 360;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[1]";
		INDEX = 361;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[0]";
		INDEX = 362;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout";
		INDEX = 363;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[31]";
		INDEX = 364;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[30]";
		INDEX = 365;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[29]";
		INDEX = 366;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[28]";
		INDEX = 367;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[27]";
		INDEX = 368;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[26]";
		INDEX = 369;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[25]";
		INDEX = 370;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[24]";
		INDEX = 371;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[23]";
		INDEX = 372;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[22]";
		INDEX = 373;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[21]";
		INDEX = 374;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[20]";
		INDEX = 375;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[19]";
		INDEX = 376;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[18]";
		INDEX = 377;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[17]";
		INDEX = 378;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[16]";
		INDEX = 379;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[15]";
		INDEX = 380;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[14]";
		INDEX = 381;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[13]";
		INDEX = 382;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[12]";
		INDEX = 383;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[11]";
		INDEX = 384;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[10]";
		INDEX = 385;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[9]";
		INDEX = 386;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[8]";
		INDEX = 387;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[7]";
		INDEX = 388;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[6]";
		INDEX = 389;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[5]";
		INDEX = 390;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[4]";
		INDEX = 391;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[3]";
		INDEX = 392;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[2]";
		INDEX = 393;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[1]";
		INDEX = 394;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[0]";
		INDEX = 395;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout";
		INDEX = 396;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[31]";
		INDEX = 397;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[30]";
		INDEX = 398;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[29]";
		INDEX = 399;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[28]";
		INDEX = 400;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[27]";
		INDEX = 401;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[26]";
		INDEX = 402;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[25]";
		INDEX = 403;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[24]";
		INDEX = 404;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[23]";
		INDEX = 405;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[22]";
		INDEX = 406;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[21]";
		INDEX = 407;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[20]";
		INDEX = 408;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[19]";
		INDEX = 409;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[18]";
		INDEX = 410;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[17]";
		INDEX = 411;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[16]";
		INDEX = 412;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[15]";
		INDEX = 413;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[14]";
		INDEX = 414;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[13]";
		INDEX = 415;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[12]";
		INDEX = 416;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[11]";
		INDEX = 417;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[10]";
		INDEX = 418;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[9]";
		INDEX = 419;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[8]";
		INDEX = 420;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[7]";
		INDEX = 421;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[6]";
		INDEX = 422;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[5]";
		INDEX = 423;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[4]";
		INDEX = 424;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[3]";
		INDEX = 425;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[2]";
		INDEX = 426;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[1]";
		INDEX = 427;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[0]";
		INDEX = 428;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout";
		INDEX = 429;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[31]";
		INDEX = 430;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[30]";
		INDEX = 431;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[29]";
		INDEX = 432;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[28]";
		INDEX = 433;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[27]";
		INDEX = 434;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[26]";
		INDEX = 435;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[25]";
		INDEX = 436;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[24]";
		INDEX = 437;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[23]";
		INDEX = 438;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[22]";
		INDEX = 439;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[21]";
		INDEX = 440;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[20]";
		INDEX = 441;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[19]";
		INDEX = 442;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[18]";
		INDEX = 443;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[17]";
		INDEX = 444;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[16]";
		INDEX = 445;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[15]";
		INDEX = 446;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[14]";
		INDEX = 447;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[13]";
		INDEX = 448;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[12]";
		INDEX = 449;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[11]";
		INDEX = 450;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[10]";
		INDEX = 451;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[9]";
		INDEX = 452;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[8]";
		INDEX = 453;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[7]";
		INDEX = 454;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[6]";
		INDEX = 455;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[5]";
		INDEX = 456;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[4]";
		INDEX = 457;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[3]";
		INDEX = 458;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[2]";
		INDEX = 459;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[1]";
		INDEX = 460;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[0]";
		INDEX = 461;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout";
		INDEX = 462;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[31]";
		INDEX = 463;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[30]";
		INDEX = 464;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[29]";
		INDEX = 465;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[28]";
		INDEX = 466;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[27]";
		INDEX = 467;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[26]";
		INDEX = 468;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[25]";
		INDEX = 469;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[24]";
		INDEX = 470;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[23]";
		INDEX = 471;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[22]";
		INDEX = 472;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[21]";
		INDEX = 473;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[20]";
		INDEX = 474;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[19]";
		INDEX = 475;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[18]";
		INDEX = 476;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[17]";
		INDEX = 477;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[16]";
		INDEX = 478;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[15]";
		INDEX = 479;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[14]";
		INDEX = 480;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[13]";
		INDEX = 481;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[12]";
		INDEX = 482;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[11]";
		INDEX = 483;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[10]";
		INDEX = 484;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[9]";
		INDEX = 485;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[8]";
		INDEX = 486;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[7]";
		INDEX = 487;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[6]";
		INDEX = 488;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[5]";
		INDEX = 489;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[4]";
		INDEX = 490;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[3]";
		INDEX = 491;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[2]";
		INDEX = 492;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[1]";
		INDEX = 493;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[0]";
		INDEX = 494;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout";
		INDEX = 495;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[31]";
		INDEX = 496;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[30]";
		INDEX = 497;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[29]";
		INDEX = 498;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[28]";
		INDEX = 499;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[27]";
		INDEX = 500;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[26]";
		INDEX = 501;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[25]";
		INDEX = 502;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[24]";
		INDEX = 503;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[23]";
		INDEX = 504;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[22]";
		INDEX = 505;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[21]";
		INDEX = 506;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[20]";
		INDEX = 507;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[19]";
		INDEX = 508;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[18]";
		INDEX = 509;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[17]";
		INDEX = 510;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[16]";
		INDEX = 511;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[15]";
		INDEX = 512;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[14]";
		INDEX = 513;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[13]";
		INDEX = 514;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[12]";
		INDEX = 515;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[11]";
		INDEX = 516;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[10]";
		INDEX = 517;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[9]";
		INDEX = 518;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[8]";
		INDEX = 519;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[7]";
		INDEX = 520;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[6]";
		INDEX = 521;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[5]";
		INDEX = 522;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[4]";
		INDEX = 523;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[3]";
		INDEX = 524;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[2]";
		INDEX = 525;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[1]";
		INDEX = 526;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[0]";
		INDEX = 527;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout";
		INDEX = 528;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[31]";
		INDEX = 529;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[30]";
		INDEX = 530;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[29]";
		INDEX = 531;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[28]";
		INDEX = 532;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[27]";
		INDEX = 533;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[26]";
		INDEX = 534;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[25]";
		INDEX = 535;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[24]";
		INDEX = 536;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[23]";
		INDEX = 537;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[22]";
		INDEX = 538;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[21]";
		INDEX = 539;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[20]";
		INDEX = 540;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[19]";
		INDEX = 541;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[18]";
		INDEX = 542;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[17]";
		INDEX = 543;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[16]";
		INDEX = 544;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[15]";
		INDEX = 545;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[14]";
		INDEX = 546;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[13]";
		INDEX = 547;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[12]";
		INDEX = 548;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[11]";
		INDEX = 549;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[10]";
		INDEX = 550;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[9]";
		INDEX = 551;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[8]";
		INDEX = 552;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[7]";
		INDEX = 553;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[6]";
		INDEX = 554;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[5]";
		INDEX = 555;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[4]";
		INDEX = 556;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[3]";
		INDEX = 557;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[2]";
		INDEX = 558;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[1]";
		INDEX = 559;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[0]";
		INDEX = 560;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout";
		INDEX = 561;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[31]";
		INDEX = 562;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[30]";
		INDEX = 563;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[29]";
		INDEX = 564;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[28]";
		INDEX = 565;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[27]";
		INDEX = 566;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[26]";
		INDEX = 567;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[25]";
		INDEX = 568;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[24]";
		INDEX = 569;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[23]";
		INDEX = 570;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[22]";
		INDEX = 571;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[21]";
		INDEX = 572;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[20]";
		INDEX = 573;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[19]";
		INDEX = 574;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[18]";
		INDEX = 575;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[17]";
		INDEX = 576;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[16]";
		INDEX = 577;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[15]";
		INDEX = 578;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[14]";
		INDEX = 579;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[13]";
		INDEX = 580;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[12]";
		INDEX = 581;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[11]";
		INDEX = 582;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[10]";
		INDEX = 583;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[9]";
		INDEX = 584;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[8]";
		INDEX = 585;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[7]";
		INDEX = 586;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[6]";
		INDEX = 587;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[5]";
		INDEX = 588;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[4]";
		INDEX = 589;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[3]";
		INDEX = 590;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[2]";
		INDEX = 591;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[1]";
		INDEX = 592;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[0]";
		INDEX = 593;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout";
		INDEX = 594;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[31]";
		INDEX = 595;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[30]";
		INDEX = 596;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[29]";
		INDEX = 597;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[28]";
		INDEX = 598;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[27]";
		INDEX = 599;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[26]";
		INDEX = 600;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[25]";
		INDEX = 601;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[24]";
		INDEX = 602;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[23]";
		INDEX = 603;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[22]";
		INDEX = 604;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[21]";
		INDEX = 605;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[20]";
		INDEX = 606;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[19]";
		INDEX = 607;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[18]";
		INDEX = 608;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[17]";
		INDEX = 609;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[16]";
		INDEX = 610;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[15]";
		INDEX = 611;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[14]";
		INDEX = 612;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[13]";
		INDEX = 613;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[12]";
		INDEX = 614;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[11]";
		INDEX = 615;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[10]";
		INDEX = 616;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[9]";
		INDEX = 617;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[8]";
		INDEX = 618;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[7]";
		INDEX = 619;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[6]";
		INDEX = 620;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[5]";
		INDEX = 621;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[4]";
		INDEX = 622;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[3]";
		INDEX = 623;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[2]";
		INDEX = 624;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[1]";
		INDEX = 625;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[0]";
		INDEX = 626;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout";
		INDEX = 627;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[31]";
		INDEX = 628;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[30]";
		INDEX = 629;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[29]";
		INDEX = 630;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[28]";
		INDEX = 631;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[27]";
		INDEX = 632;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[26]";
		INDEX = 633;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[25]";
		INDEX = 634;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[24]";
		INDEX = 635;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[23]";
		INDEX = 636;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[22]";
		INDEX = 637;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[21]";
		INDEX = 638;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[20]";
		INDEX = 639;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[19]";
		INDEX = 640;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[18]";
		INDEX = 641;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[17]";
		INDEX = 642;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[16]";
		INDEX = 643;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[15]";
		INDEX = 644;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[14]";
		INDEX = 645;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[13]";
		INDEX = 646;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[12]";
		INDEX = 647;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[11]";
		INDEX = 648;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[10]";
		INDEX = 649;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[9]";
		INDEX = 650;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[8]";
		INDEX = 651;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[7]";
		INDEX = 652;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[6]";
		INDEX = 653;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[5]";
		INDEX = 654;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[4]";
		INDEX = 655;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[3]";
		INDEX = 656;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[2]";
		INDEX = 657;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[1]";
		INDEX = 658;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[0]";
		INDEX = 659;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout";
		INDEX = 660;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[31]";
		INDEX = 661;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[30]";
		INDEX = 662;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[29]";
		INDEX = 663;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[28]";
		INDEX = 664;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[27]";
		INDEX = 665;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[26]";
		INDEX = 666;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[25]";
		INDEX = 667;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[24]";
		INDEX = 668;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[23]";
		INDEX = 669;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[22]";
		INDEX = 670;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[21]";
		INDEX = 671;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[20]";
		INDEX = 672;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[19]";
		INDEX = 673;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[18]";
		INDEX = 674;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[17]";
		INDEX = 675;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[16]";
		INDEX = 676;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[15]";
		INDEX = 677;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[14]";
		INDEX = 678;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[13]";
		INDEX = 679;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[12]";
		INDEX = 680;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[11]";
		INDEX = 681;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[10]";
		INDEX = 682;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[9]";
		INDEX = 683;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[8]";
		INDEX = 684;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[7]";
		INDEX = 685;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[6]";
		INDEX = 686;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[5]";
		INDEX = 687;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[4]";
		INDEX = 688;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[3]";
		INDEX = 689;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[2]";
		INDEX = 690;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[1]";
		INDEX = 691;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[0]";
		INDEX = 692;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout";
		INDEX = 693;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[31]";
		INDEX = 694;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[30]";
		INDEX = 695;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[29]";
		INDEX = 696;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[28]";
		INDEX = 697;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[27]";
		INDEX = 698;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[26]";
		INDEX = 699;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[25]";
		INDEX = 700;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[24]";
		INDEX = 701;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[23]";
		INDEX = 702;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[22]";
		INDEX = 703;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[21]";
		INDEX = 704;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[20]";
		INDEX = 705;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[19]";
		INDEX = 706;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[18]";
		INDEX = 707;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[17]";
		INDEX = 708;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[16]";
		INDEX = 709;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[15]";
		INDEX = 710;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[14]";
		INDEX = 711;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[13]";
		INDEX = 712;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[12]";
		INDEX = 713;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[11]";
		INDEX = 714;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[10]";
		INDEX = 715;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[9]";
		INDEX = 716;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[8]";
		INDEX = 717;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[7]";
		INDEX = 718;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[6]";
		INDEX = 719;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[5]";
		INDEX = 720;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[4]";
		INDEX = 721;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[3]";
		INDEX = 722;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[2]";
		INDEX = 723;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[1]";
		INDEX = 724;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[0]";
		INDEX = 725;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout";
		INDEX = 726;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[31]";
		INDEX = 727;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[30]";
		INDEX = 728;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[29]";
		INDEX = 729;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[28]";
		INDEX = 730;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[27]";
		INDEX = 731;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[26]";
		INDEX = 732;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[25]";
		INDEX = 733;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[24]";
		INDEX = 734;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[23]";
		INDEX = 735;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[22]";
		INDEX = 736;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[21]";
		INDEX = 737;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[20]";
		INDEX = 738;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[19]";
		INDEX = 739;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[18]";
		INDEX = 740;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[17]";
		INDEX = 741;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[16]";
		INDEX = 742;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[15]";
		INDEX = 743;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[14]";
		INDEX = 744;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[13]";
		INDEX = 745;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[12]";
		INDEX = 746;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[11]";
		INDEX = 747;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[10]";
		INDEX = 748;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[9]";
		INDEX = 749;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[8]";
		INDEX = 750;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[7]";
		INDEX = 751;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[6]";
		INDEX = 752;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[5]";
		INDEX = 753;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[4]";
		INDEX = 754;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[3]";
		INDEX = 755;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[2]";
		INDEX = 756;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[1]";
		INDEX = 757;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[0]";
		INDEX = 758;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|signalunit:SignalControl|oneAdder:Step|regout";
		INDEX = 759;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|signalunit:SignalControl|oneAdder:Step|regout[2]";
		INDEX = 760;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|signalunit:SignalControl|oneAdder:Step|regout[1]";
		INDEX = 761;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|signalunit:SignalControl|oneAdder:Step|regout[0]";
		INDEX = 762;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "UART_TXD";
		INDEX = 763;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX7[0]";
		INDEX = 764;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX7[1]";
		INDEX = 765;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX7[2]";
		INDEX = 766;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX7[3]";
		INDEX = 767;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX7[4]";
		INDEX = 768;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX7[5]";
		INDEX = 769;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX7[6]";
		INDEX = 770;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX6[0]";
		INDEX = 771;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX6[1]";
		INDEX = 772;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX6[2]";
		INDEX = 773;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX6[3]";
		INDEX = 774;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX6[4]";
		INDEX = 775;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX6[5]";
		INDEX = 776;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX6[6]";
		INDEX = 777;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX5[0]";
		INDEX = 778;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX5[1]";
		INDEX = 779;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX5[2]";
		INDEX = 780;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX5[3]";
		INDEX = 781;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX5[4]";
		INDEX = 782;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX5[5]";
		INDEX = 783;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX5[6]";
		INDEX = 784;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX4[0]";
		INDEX = 785;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX4[1]";
		INDEX = 786;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX4[2]";
		INDEX = 787;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX4[3]";
		INDEX = 788;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX4[4]";
		INDEX = 789;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX4[5]";
		INDEX = 790;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX4[6]";
		INDEX = 791;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX3[0]";
		INDEX = 792;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX3[1]";
		INDEX = 793;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX3[2]";
		INDEX = 794;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX3[3]";
		INDEX = 795;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX3[4]";
		INDEX = 796;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX3[5]";
		INDEX = 797;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX3[6]";
		INDEX = 798;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX2[0]";
		INDEX = 799;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX2[1]";
		INDEX = 800;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX2[2]";
		INDEX = 801;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX2[3]";
		INDEX = 802;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX2[4]";
		INDEX = 803;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX2[5]";
		INDEX = 804;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX2[6]";
		INDEX = 805;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX1[0]";
		INDEX = 806;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX1[1]";
		INDEX = 807;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX1[2]";
		INDEX = 808;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX1[3]";
		INDEX = 809;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX1[4]";
		INDEX = 810;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX1[5]";
		INDEX = 811;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX1[6]";
		INDEX = 812;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX0[0]";
		INDEX = 813;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX0[1]";
		INDEX = 814;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX0[2]";
		INDEX = 815;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX0[3]";
		INDEX = 816;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX0[4]";
		INDEX = 817;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX0[5]";
		INDEX = 818;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX0[6]";
		INDEX = 819;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "LEDR[0]";
		INDEX = 820;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "LEDR[1]";
		INDEX = 821;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "LEDR[2]";
		INDEX = 822;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "LEDR[3]";
		INDEX = 823;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "LEDR[4]";
		INDEX = 824;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "LEDR[5]";
		INDEX = 825;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "LEDR[6]";
		INDEX = 826;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "LEDR[7]";
		INDEX = 827;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "LEDR[8]";
		INDEX = 828;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "LEDR[9]";
		INDEX = 829;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "LEDR[10]";
		INDEX = 830;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "LEDR[11]";
		INDEX = 831;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "LEDR[12]";
		INDEX = 832;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "LEDR[13]";
		INDEX = 833;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "LEDR[14]";
		INDEX = 834;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "LEDR[15]";
		INDEX = 835;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "LEDR[16]";
		INDEX = 836;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "LEDR[17]";
		INDEX = 837;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "LEDG[0]";
		INDEX = 838;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "LEDG[1]";
		INDEX = 839;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "LEDG[2]";
		INDEX = 840;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "LEDG[3]";
		INDEX = 841;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "LEDG[4]";
		INDEX = 842;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "LEDG[5]";
		INDEX = 843;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "LEDG[6]";
		INDEX = 844;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "LEDG[7]";
		INDEX = 845;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "LEDG[8]";
		INDEX = 846;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
}

VECTOR("D:/CA/2007210083_Termproject_2007210083/TermProject/ARM_System/ARM/ARM_System.vwf")
{
	ZOOM{
		ZBEGIN = 0;
		ZEND = 0;
		NUMERATOR = 0;
		DENOMINATOR = 0;
		TOP_INDEX = 0;
	}
	CLOCK{
		PERIOD = 10000;
		OFFSET = 0;
		DUTY_CYCLE = 50;
	}
	RANDOM_VALUE{
		INTERVAL_TYPE = HALF_GRID;
	}
	LINE{
		SIGNAL = "CLOCK_27";
		INDEX = 0;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Add0~0";
		INDEX = 1;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R";
		INDEX = 2;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[31]";
		INDEX = 3;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[30]";
		INDEX = 4;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[29]";
		INDEX = 5;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[28]";
		INDEX = 6;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[27]";
		INDEX = 7;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[26]";
		INDEX = 8;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[25]";
		INDEX = 9;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[24]";
		INDEX = 10;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[23]";
		INDEX = 11;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[22]";
		INDEX = 12;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[21]";
		INDEX = 13;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[20]";
		INDEX = 14;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[19]";
		INDEX = 15;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[18]";
		INDEX = 16;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[17]";
		INDEX = 17;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[16]";
		INDEX = 18;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[15]";
		INDEX = 19;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[14]";
		INDEX = 20;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[13]";
		INDEX = 21;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[12]";
		INDEX = 22;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[11]";
		INDEX = 23;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[10]";
		INDEX = 24;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[9]";
		INDEX = 25;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[8]";
		INDEX = 26;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[7]";
		INDEX = 27;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[6]";
		INDEX = 28;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[5]";
		INDEX = 29;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[4]";
		INDEX = 30;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[3]";
		INDEX = 31;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[2]";
		INDEX = 32;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[1]";
		INDEX = 33;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[0]";
		INDEX = 34;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R";
		INDEX = 35;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[31]";
		INDEX = 36;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[30]";
		INDEX = 37;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[29]";
		INDEX = 38;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[28]";
		INDEX = 39;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[27]";
		INDEX = 40;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[26]";
		INDEX = 41;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[25]";
		INDEX = 42;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[24]";
		INDEX = 43;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[23]";
		INDEX = 44;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[22]";
		INDEX = 45;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[21]";
		INDEX = 46;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[20]";
		INDEX = 47;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[19]";
		INDEX = 48;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[18]";
		INDEX = 49;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[17]";
		INDEX = 50;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[16]";
		INDEX = 51;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[15]";
		INDEX = 52;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[14]";
		INDEX = 53;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[13]";
		INDEX = 54;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[12]";
		INDEX = 55;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[11]";
		INDEX = 56;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[10]";
		INDEX = 57;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[9]";
		INDEX = 58;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[8]";
		INDEX = 59;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[7]";
		INDEX = 60;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[6]";
		INDEX = 61;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[5]";
		INDEX = 62;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[4]";
		INDEX = 63;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[3]";
		INDEX = 64;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[2]";
		INDEX = 65;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[1]";
		INDEX = 66;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[0]";
		INDEX = 67;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R";
		INDEX = 68;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[31]";
		INDEX = 69;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[30]";
		INDEX = 70;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[29]";
		INDEX = 71;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[28]";
		INDEX = 72;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[27]";
		INDEX = 73;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[26]";
		INDEX = 74;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[25]";
		INDEX = 75;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[24]";
		INDEX = 76;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[23]";
		INDEX = 77;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[22]";
		INDEX = 78;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[21]";
		INDEX = 79;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[20]";
		INDEX = 80;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[19]";
		INDEX = 81;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[18]";
		INDEX = 82;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[17]";
		INDEX = 83;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[16]";
		INDEX = 84;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[15]";
		INDEX = 85;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[14]";
		INDEX = 86;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[13]";
		INDEX = 87;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[12]";
		INDEX = 88;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[11]";
		INDEX = 89;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[10]";
		INDEX = 90;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[9]";
		INDEX = 91;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[8]";
		INDEX = 92;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[7]";
		INDEX = 93;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[6]";
		INDEX = 94;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[5]";
		INDEX = 95;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[4]";
		INDEX = 96;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[3]";
		INDEX = 97;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[2]";
		INDEX = 98;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[1]";
		INDEX = 99;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[0]";
		INDEX = 100;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R";
		INDEX = 101;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[31]";
		INDEX = 102;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[30]";
		INDEX = 103;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[29]";
		INDEX = 104;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[28]";
		INDEX = 105;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[27]";
		INDEX = 106;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[26]";
		INDEX = 107;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[25]";
		INDEX = 108;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[24]";
		INDEX = 109;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[23]";
		INDEX = 110;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[22]";
		INDEX = 111;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[21]";
		INDEX = 112;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[20]";
		INDEX = 113;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[19]";
		INDEX = 114;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[18]";
		INDEX = 115;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[17]";
		INDEX = 116;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[16]";
		INDEX = 117;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[15]";
		INDEX = 118;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[14]";
		INDEX = 119;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[13]";
		INDEX = 120;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[12]";
		INDEX = 121;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[11]";
		INDEX = 122;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[10]";
		INDEX = 123;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[9]";
		INDEX = 124;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[8]";
		INDEX = 125;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[7]";
		INDEX = 126;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[6]";
		INDEX = 127;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[5]";
		INDEX = 128;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[4]";
		INDEX = 129;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[3]";
		INDEX = 130;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[2]";
		INDEX = 131;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[1]";
		INDEX = 132;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[0]";
		INDEX = 133;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R";
		INDEX = 134;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[31]";
		INDEX = 135;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[30]";
		INDEX = 136;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[29]";
		INDEX = 137;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[28]";
		INDEX = 138;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[27]";
		INDEX = 139;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[26]";
		INDEX = 140;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[25]";
		INDEX = 141;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[24]";
		INDEX = 142;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[23]";
		INDEX = 143;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[22]";
		INDEX = 144;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[21]";
		INDEX = 145;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[20]";
		INDEX = 146;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[19]";
		INDEX = 147;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[18]";
		INDEX = 148;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[17]";
		INDEX = 149;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[16]";
		INDEX = 150;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[15]";
		INDEX = 151;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[14]";
		INDEX = 152;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[13]";
		INDEX = 153;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[12]";
		INDEX = 154;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[11]";
		INDEX = 155;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[10]";
		INDEX = 156;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[9]";
		INDEX = 157;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[8]";
		INDEX = 158;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[7]";
		INDEX = 159;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[6]";
		INDEX = 160;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[5]";
		INDEX = 161;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[4]";
		INDEX = 162;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[3]";
		INDEX = 163;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[2]";
		INDEX = 164;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[1]";
		INDEX = 165;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[0]";
		INDEX = 166;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R";
		INDEX = 167;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[31]";
		INDEX = 168;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[30]";
		INDEX = 169;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[29]";
		INDEX = 170;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[28]";
		INDEX = 171;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[27]";
		INDEX = 172;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[26]";
		INDEX = 173;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[25]";
		INDEX = 174;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[24]";
		INDEX = 175;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[23]";
		INDEX = 176;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[22]";
		INDEX = 177;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[21]";
		INDEX = 178;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[20]";
		INDEX = 179;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[19]";
		INDEX = 180;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[18]";
		INDEX = 181;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[17]";
		INDEX = 182;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[16]";
		INDEX = 183;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[15]";
		INDEX = 184;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[14]";
		INDEX = 185;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[13]";
		INDEX = 186;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[12]";
		INDEX = 187;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[11]";
		INDEX = 188;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[10]";
		INDEX = 189;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[9]";
		INDEX = 190;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[8]";
		INDEX = 191;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[7]";
		INDEX = 192;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[6]";
		INDEX = 193;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[5]";
		INDEX = 194;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[4]";
		INDEX = 195;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[3]";
		INDEX = 196;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[2]";
		INDEX = 197;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[1]";
		INDEX = 198;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[0]";
		INDEX = 199;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R";
		INDEX = 200;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[31]";
		INDEX = 201;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[30]";
		INDEX = 202;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[29]";
		INDEX = 203;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[28]";
		INDEX = 204;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[27]";
		INDEX = 205;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[26]";
		INDEX = 206;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[25]";
		INDEX = 207;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[24]";
		INDEX = 208;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[23]";
		INDEX = 209;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[22]";
		INDEX = 210;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[21]";
		INDEX = 211;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[20]";
		INDEX = 212;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[19]";
		INDEX = 213;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[18]";
		INDEX = 214;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[17]";
		INDEX = 215;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[16]";
		INDEX = 216;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[15]";
		INDEX = 217;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[14]";
		INDEX = 218;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[13]";
		INDEX = 219;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[12]";
		INDEX = 220;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[11]";
		INDEX = 221;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[10]";
		INDEX = 222;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[9]";
		INDEX = 223;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[8]";
		INDEX = 224;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[7]";
		INDEX = 225;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[6]";
		INDEX = 226;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[5]";
		INDEX = 227;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[4]";
		INDEX = 228;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[3]";
		INDEX = 229;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[2]";
		INDEX = 230;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[1]";
		INDEX = 231;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[0]";
		INDEX = 232;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R";
		INDEX = 233;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[31]";
		INDEX = 234;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[30]";
		INDEX = 235;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[29]";
		INDEX = 236;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[28]";
		INDEX = 237;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[27]";
		INDEX = 238;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[26]";
		INDEX = 239;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[25]";
		INDEX = 240;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[24]";
		INDEX = 241;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[23]";
		INDEX = 242;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[22]";
		INDEX = 243;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[21]";
		INDEX = 244;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[20]";
		INDEX = 245;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[19]";
		INDEX = 246;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[18]";
		INDEX = 247;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[17]";
		INDEX = 248;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[16]";
		INDEX = 249;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[15]";
		INDEX = 250;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[14]";
		INDEX = 251;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[13]";
		INDEX = 252;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[12]";
		INDEX = 253;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[11]";
		INDEX = 254;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[10]";
		INDEX = 255;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[9]";
		INDEX = 256;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[8]";
		INDEX = 257;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[7]";
		INDEX = 258;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[6]";
		INDEX = 259;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[5]";
		INDEX = 260;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[4]";
		INDEX = 261;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[3]";
		INDEX = 262;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[2]";
		INDEX = 263;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[1]";
		INDEX = 264;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[0]";
		INDEX = 265;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "KEY[0]";
		INDEX = 266;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout";
		INDEX = 267;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[31]";
		INDEX = 268;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[30]";
		INDEX = 269;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[29]";
		INDEX = 270;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[28]";
		INDEX = 271;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[27]";
		INDEX = 272;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[26]";
		INDEX = 273;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[25]";
		INDEX = 274;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[24]";
		INDEX = 275;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[23]";
		INDEX = 276;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[22]";
		INDEX = 277;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[21]";
		INDEX = 278;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[20]";
		INDEX = 279;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[19]";
		INDEX = 280;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[18]";
		INDEX = 281;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[17]";
		INDEX = 282;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[16]";
		INDEX = 283;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[15]";
		INDEX = 284;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[14]";
		INDEX = 285;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[13]";
		INDEX = 286;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[12]";
		INDEX = 287;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[11]";
		INDEX = 288;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[10]";
		INDEX = 289;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[9]";
		INDEX = 290;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[8]";
		INDEX = 291;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[7]";
		INDEX = 292;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[6]";
		INDEX = 293;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[5]";
		INDEX = 294;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[4]";
		INDEX = 295;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[3]";
		INDEX = 296;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[2]";
		INDEX = 297;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[1]";
		INDEX = 298;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[0]";
		INDEX = 299;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout";
		INDEX = 300;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[31]";
		INDEX = 301;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[30]";
		INDEX = 302;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[29]";
		INDEX = 303;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[28]";
		INDEX = 304;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[27]";
		INDEX = 305;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[26]";
		INDEX = 306;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[25]";
		INDEX = 307;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[24]";
		INDEX = 308;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[23]";
		INDEX = 309;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[22]";
		INDEX = 310;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[21]";
		INDEX = 311;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[20]";
		INDEX = 312;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[19]";
		INDEX = 313;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[18]";
		INDEX = 314;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[17]";
		INDEX = 315;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[16]";
		INDEX = 316;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[15]";
		INDEX = 317;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[14]";
		INDEX = 318;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[13]";
		INDEX = 319;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[12]";
		INDEX = 320;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[11]";
		INDEX = 321;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[10]";
		INDEX = 322;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[9]";
		INDEX = 323;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[8]";
		INDEX = 324;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[7]";
		INDEX = 325;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[6]";
		INDEX = 326;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[5]";
		INDEX = 327;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[4]";
		INDEX = 328;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[3]";
		INDEX = 329;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[2]";
		INDEX = 330;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[1]";
		INDEX = 331;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[0]";
		INDEX = 332;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout";
		INDEX = 333;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[31]";
		INDEX = 334;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[30]";
		INDEX = 335;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[29]";
		INDEX = 336;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[28]";
		INDEX = 337;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[27]";
		INDEX = 338;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[26]";
		INDEX = 339;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[25]";
		INDEX = 340;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[24]";
		INDEX = 341;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[23]";
		INDEX = 342;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[22]";
		INDEX = 343;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[21]";
		INDEX = 344;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[20]";
		INDEX = 345;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[19]";
		INDEX = 346;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[18]";
		INDEX = 347;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[17]";
		INDEX = 348;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[16]";
		INDEX = 349;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[15]";
		INDEX = 350;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[14]";
		INDEX = 351;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[13]";
		INDEX = 352;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[12]";
		INDEX = 353;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[11]";
		INDEX = 354;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[10]";
		INDEX = 355;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[9]";
		INDEX = 356;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[8]";
		INDEX = 357;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[7]";
		INDEX = 358;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[6]";
		INDEX = 359;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[5]";
		INDEX = 360;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[4]";
		INDEX = 361;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[3]";
		INDEX = 362;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[2]";
		INDEX = 363;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[1]";
		INDEX = 364;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[0]";
		INDEX = 365;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout";
		INDEX = 366;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout[31]";
		INDEX = 367;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout[30]";
		INDEX = 368;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout[29]";
		INDEX = 369;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout[28]";
		INDEX = 370;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout[27]";
		INDEX = 371;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout[26]";
		INDEX = 372;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout[25]";
		INDEX = 373;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout[24]";
		INDEX = 374;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout[23]";
		INDEX = 375;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout[22]";
		INDEX = 376;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout[21]";
		INDEX = 377;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout[20]";
		INDEX = 378;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout[19]";
		INDEX = 379;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout[18]";
		INDEX = 380;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout[17]";
		INDEX = 381;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout[16]";
		INDEX = 382;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout[15]";
		INDEX = 383;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout[14]";
		INDEX = 384;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout[13]";
		INDEX = 385;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout[12]";
		INDEX = 386;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout[11]";
		INDEX = 387;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout[10]";
		INDEX = 388;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout[9]";
		INDEX = 389;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout[8]";
		INDEX = 390;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout[7]";
		INDEX = 391;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout[6]";
		INDEX = 392;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout[5]";
		INDEX = 393;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout[4]";
		INDEX = 394;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout[3]";
		INDEX = 395;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout[2]";
		INDEX = 396;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout[1]";
		INDEX = 397;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout[0]";
		INDEX = 398;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout";
		INDEX = 399;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[31]";
		INDEX = 400;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[30]";
		INDEX = 401;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[29]";
		INDEX = 402;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[28]";
		INDEX = 403;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[27]";
		INDEX = 404;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[26]";
		INDEX = 405;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[25]";
		INDEX = 406;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[24]";
		INDEX = 407;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[23]";
		INDEX = 408;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[22]";
		INDEX = 409;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[21]";
		INDEX = 410;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[20]";
		INDEX = 411;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[19]";
		INDEX = 412;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[18]";
		INDEX = 413;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[17]";
		INDEX = 414;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[16]";
		INDEX = 415;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[15]";
		INDEX = 416;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[14]";
		INDEX = 417;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[13]";
		INDEX = 418;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[12]";
		INDEX = 419;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[11]";
		INDEX = 420;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[10]";
		INDEX = 421;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[9]";
		INDEX = 422;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[8]";
		INDEX = 423;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[7]";
		INDEX = 424;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[6]";
		INDEX = 425;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[5]";
		INDEX = 426;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[4]";
		INDEX = 427;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[3]";
		INDEX = 428;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[2]";
		INDEX = 429;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[1]";
		INDEX = 430;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[0]";
		INDEX = 431;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|NZCVregister:NZCV|regout";
		INDEX = 432;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|NZCVregister:NZCV|regout[3]";
		INDEX = 433;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|NZCVregister:NZCV|regout[2]";
		INDEX = 434;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|NZCVregister:NZCV|regout[1]";
		INDEX = 435;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|NZCVregister:NZCV|regout[0]";
		INDEX = 436;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout";
		INDEX = 437;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[31]";
		INDEX = 438;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[30]";
		INDEX = 439;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[29]";
		INDEX = 440;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[28]";
		INDEX = 441;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[27]";
		INDEX = 442;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[26]";
		INDEX = 443;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[25]";
		INDEX = 444;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[24]";
		INDEX = 445;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[23]";
		INDEX = 446;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[22]";
		INDEX = 447;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[21]";
		INDEX = 448;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[20]";
		INDEX = 449;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[19]";
		INDEX = 450;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[18]";
		INDEX = 451;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[17]";
		INDEX = 452;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[16]";
		INDEX = 453;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[15]";
		INDEX = 454;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[14]";
		INDEX = 455;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[13]";
		INDEX = 456;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[12]";
		INDEX = 457;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[11]";
		INDEX = 458;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[10]";
		INDEX = 459;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[9]";
		INDEX = 460;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[8]";
		INDEX = 461;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[7]";
		INDEX = 462;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[6]";
		INDEX = 463;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[5]";
		INDEX = 464;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[4]";
		INDEX = 465;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[3]";
		INDEX = 466;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[2]";
		INDEX = 467;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[1]";
		INDEX = 468;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[0]";
		INDEX = 469;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout";
		INDEX = 470;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[31]";
		INDEX = 471;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[30]";
		INDEX = 472;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[29]";
		INDEX = 473;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[28]";
		INDEX = 474;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[27]";
		INDEX = 475;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[26]";
		INDEX = 476;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[25]";
		INDEX = 477;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[24]";
		INDEX = 478;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[23]";
		INDEX = 479;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[22]";
		INDEX = 480;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[21]";
		INDEX = 481;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[20]";
		INDEX = 482;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[19]";
		INDEX = 483;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[18]";
		INDEX = 484;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[17]";
		INDEX = 485;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[16]";
		INDEX = 486;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[15]";
		INDEX = 487;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[14]";
		INDEX = 488;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[13]";
		INDEX = 489;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[12]";
		INDEX = 490;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[11]";
		INDEX = 491;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[10]";
		INDEX = 492;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[9]";
		INDEX = 493;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[8]";
		INDEX = 494;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[7]";
		INDEX = 495;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[6]";
		INDEX = 496;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[5]";
		INDEX = 497;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[4]";
		INDEX = 498;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[3]";
		INDEX = 499;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[2]";
		INDEX = 500;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[1]";
		INDEX = 501;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[0]";
		INDEX = 502;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout";
		INDEX = 503;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[31]";
		INDEX = 504;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[30]";
		INDEX = 505;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[29]";
		INDEX = 506;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[28]";
		INDEX = 507;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[27]";
		INDEX = 508;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[26]";
		INDEX = 509;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[25]";
		INDEX = 510;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[24]";
		INDEX = 511;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[23]";
		INDEX = 512;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[22]";
		INDEX = 513;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[21]";
		INDEX = 514;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[20]";
		INDEX = 515;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[19]";
		INDEX = 516;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[18]";
		INDEX = 517;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[17]";
		INDEX = 518;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[16]";
		INDEX = 519;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[15]";
		INDEX = 520;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[14]";
		INDEX = 521;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[13]";
		INDEX = 522;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[12]";
		INDEX = 523;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[11]";
		INDEX = 524;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[10]";
		INDEX = 525;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[9]";
		INDEX = 526;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[8]";
		INDEX = 527;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[7]";
		INDEX = 528;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[6]";
		INDEX = 529;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[5]";
		INDEX = 530;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[4]";
		INDEX = 531;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[3]";
		INDEX = 532;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[2]";
		INDEX = 533;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[1]";
		INDEX = 534;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[0]";
		INDEX = 535;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout";
		INDEX = 536;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[31]";
		INDEX = 537;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[30]";
		INDEX = 538;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[29]";
		INDEX = 539;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[28]";
		INDEX = 540;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[27]";
		INDEX = 541;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[26]";
		INDEX = 542;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[25]";
		INDEX = 543;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[24]";
		INDEX = 544;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[23]";
		INDEX = 545;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[22]";
		INDEX = 546;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[21]";
		INDEX = 547;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[20]";
		INDEX = 548;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[19]";
		INDEX = 549;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[18]";
		INDEX = 550;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[17]";
		INDEX = 551;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[16]";
		INDEX = 552;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[15]";
		INDEX = 553;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[14]";
		INDEX = 554;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[13]";
		INDEX = 555;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[12]";
		INDEX = 556;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[11]";
		INDEX = 557;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[10]";
		INDEX = 558;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[9]";
		INDEX = 559;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[8]";
		INDEX = 560;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[7]";
		INDEX = 561;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[6]";
		INDEX = 562;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[5]";
		INDEX = 563;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[4]";
		INDEX = 564;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[3]";
		INDEX = 565;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[2]";
		INDEX = 566;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[1]";
		INDEX = 567;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[0]";
		INDEX = 568;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout";
		INDEX = 569;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[31]";
		INDEX = 570;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[30]";
		INDEX = 571;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[29]";
		INDEX = 572;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[28]";
		INDEX = 573;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[27]";
		INDEX = 574;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[26]";
		INDEX = 575;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[25]";
		INDEX = 576;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[24]";
		INDEX = 577;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[23]";
		INDEX = 578;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[22]";
		INDEX = 579;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[21]";
		INDEX = 580;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[20]";
		INDEX = 581;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[19]";
		INDEX = 582;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[18]";
		INDEX = 583;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[17]";
		INDEX = 584;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[16]";
		INDEX = 585;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[15]";
		INDEX = 586;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[14]";
		INDEX = 587;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[13]";
		INDEX = 588;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[12]";
		INDEX = 589;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[11]";
		INDEX = 590;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[10]";
		INDEX = 591;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[9]";
		INDEX = 592;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[8]";
		INDEX = 593;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[7]";
		INDEX = 594;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[6]";
		INDEX = 595;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[5]";
		INDEX = 596;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[4]";
		INDEX = 597;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[3]";
		INDEX = 598;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[2]";
		INDEX = 599;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[1]";
		INDEX = 600;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[0]";
		INDEX = 601;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout";
		INDEX = 602;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[31]";
		INDEX = 603;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[30]";
		INDEX = 604;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[29]";
		INDEX = 605;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[28]";
		INDEX = 606;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[27]";
		INDEX = 607;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[26]";
		INDEX = 608;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[25]";
		INDEX = 609;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[24]";
		INDEX = 610;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[23]";
		INDEX = 611;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[22]";
		INDEX = 612;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[21]";
		INDEX = 613;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[20]";
		INDEX = 614;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[19]";
		INDEX = 615;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[18]";
		INDEX = 616;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[17]";
		INDEX = 617;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[16]";
		INDEX = 618;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[15]";
		INDEX = 619;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[14]";
		INDEX = 620;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[13]";
		INDEX = 621;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[12]";
		INDEX = 622;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[11]";
		INDEX = 623;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[10]";
		INDEX = 624;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[9]";
		INDEX = 625;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[8]";
		INDEX = 626;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[7]";
		INDEX = 627;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[6]";
		INDEX = 628;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[5]";
		INDEX = 629;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[4]";
		INDEX = 630;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[3]";
		INDEX = 631;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[2]";
		INDEX = 632;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[1]";
		INDEX = 633;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[0]";
		INDEX = 634;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout";
		INDEX = 635;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[31]";
		INDEX = 636;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[30]";
		INDEX = 637;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[29]";
		INDEX = 638;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[28]";
		INDEX = 639;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[27]";
		INDEX = 640;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[26]";
		INDEX = 641;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[25]";
		INDEX = 642;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[24]";
		INDEX = 643;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[23]";
		INDEX = 644;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[22]";
		INDEX = 645;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[21]";
		INDEX = 646;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[20]";
		INDEX = 647;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[19]";
		INDEX = 648;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[18]";
		INDEX = 649;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[17]";
		INDEX = 650;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[16]";
		INDEX = 651;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[15]";
		INDEX = 652;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[14]";
		INDEX = 653;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[13]";
		INDEX = 654;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[12]";
		INDEX = 655;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[11]";
		INDEX = 656;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[10]";
		INDEX = 657;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[9]";
		INDEX = 658;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[8]";
		INDEX = 659;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[7]";
		INDEX = 660;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[6]";
		INDEX = 661;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[5]";
		INDEX = 662;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[4]";
		INDEX = 663;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[3]";
		INDEX = 664;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[2]";
		INDEX = 665;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[1]";
		INDEX = 666;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[0]";
		INDEX = 667;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout";
		INDEX = 668;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[31]";
		INDEX = 669;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[30]";
		INDEX = 670;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[29]";
		INDEX = 671;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[28]";
		INDEX = 672;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[27]";
		INDEX = 673;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[26]";
		INDEX = 674;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[25]";
		INDEX = 675;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[24]";
		INDEX = 676;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[23]";
		INDEX = 677;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[22]";
		INDEX = 678;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[21]";
		INDEX = 679;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[20]";
		INDEX = 680;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[19]";
		INDEX = 681;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[18]";
		INDEX = 682;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[17]";
		INDEX = 683;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[16]";
		INDEX = 684;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[15]";
		INDEX = 685;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[14]";
		INDEX = 686;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[13]";
		INDEX = 687;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[12]";
		INDEX = 688;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[11]";
		INDEX = 689;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[10]";
		INDEX = 690;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[9]";
		INDEX = 691;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[8]";
		INDEX = 692;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[7]";
		INDEX = 693;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[6]";
		INDEX = 694;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[5]";
		INDEX = 695;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[4]";
		INDEX = 696;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[3]";
		INDEX = 697;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[2]";
		INDEX = 698;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[1]";
		INDEX = 699;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[0]";
		INDEX = 700;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout";
		INDEX = 701;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[31]";
		INDEX = 702;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[30]";
		INDEX = 703;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[29]";
		INDEX = 704;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[28]";
		INDEX = 705;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[27]";
		INDEX = 706;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[26]";
		INDEX = 707;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[25]";
		INDEX = 708;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[24]";
		INDEX = 709;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[23]";
		INDEX = 710;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[22]";
		INDEX = 711;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[21]";
		INDEX = 712;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[20]";
		INDEX = 713;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[19]";
		INDEX = 714;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[18]";
		INDEX = 715;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[17]";
		INDEX = 716;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[16]";
		INDEX = 717;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[15]";
		INDEX = 718;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[14]";
		INDEX = 719;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[13]";
		INDEX = 720;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[12]";
		INDEX = 721;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[11]";
		INDEX = 722;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[10]";
		INDEX = 723;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[9]";
		INDEX = 724;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[8]";
		INDEX = 725;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[7]";
		INDEX = 726;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[6]";
		INDEX = 727;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[5]";
		INDEX = 728;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[4]";
		INDEX = 729;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[3]";
		INDEX = 730;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[2]";
		INDEX = 731;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[1]";
		INDEX = 732;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[0]";
		INDEX = 733;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout";
		INDEX = 734;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[31]";
		INDEX = 735;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[30]";
		INDEX = 736;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[29]";
		INDEX = 737;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[28]";
		INDEX = 738;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[27]";
		INDEX = 739;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[26]";
		INDEX = 740;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[25]";
		INDEX = 741;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[24]";
		INDEX = 742;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[23]";
		INDEX = 743;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[22]";
		INDEX = 744;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[21]";
		INDEX = 745;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[20]";
		INDEX = 746;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[19]";
		INDEX = 747;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[18]";
		INDEX = 748;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[17]";
		INDEX = 749;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[16]";
		INDEX = 750;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[15]";
		INDEX = 751;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[14]";
		INDEX = 752;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[13]";
		INDEX = 753;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[12]";
		INDEX = 754;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[11]";
		INDEX = 755;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[10]";
		INDEX = 756;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[9]";
		INDEX = 757;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[8]";
		INDEX = 758;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[7]";
		INDEX = 759;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[6]";
		INDEX = 760;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[5]";
		INDEX = 761;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[4]";
		INDEX = 762;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[3]";
		INDEX = 763;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[2]";
		INDEX = 764;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[1]";
		INDEX = 765;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[0]";
		INDEX = 766;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout";
		INDEX = 767;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[31]";
		INDEX = 768;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[30]";
		INDEX = 769;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[29]";
		INDEX = 770;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[28]";
		INDEX = 771;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[27]";
		INDEX = 772;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[26]";
		INDEX = 773;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[25]";
		INDEX = 774;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[24]";
		INDEX = 775;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[23]";
		INDEX = 776;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[22]";
		INDEX = 777;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[21]";
		INDEX = 778;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[20]";
		INDEX = 779;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[19]";
		INDEX = 780;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[18]";
		INDEX = 781;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[17]";
		INDEX = 782;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[16]";
		INDEX = 783;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[15]";
		INDEX = 784;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[14]";
		INDEX = 785;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[13]";
		INDEX = 786;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[12]";
		INDEX = 787;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[11]";
		INDEX = 788;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[10]";
		INDEX = 789;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[9]";
		INDEX = 790;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[8]";
		INDEX = 791;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[7]";
		INDEX = 792;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[6]";
		INDEX = 793;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[5]";
		INDEX = 794;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[4]";
		INDEX = 795;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[3]";
		INDEX = 796;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[2]";
		INDEX = 797;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[1]";
		INDEX = 798;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[0]";
		INDEX = 799;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout";
		INDEX = 800;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[31]";
		INDEX = 801;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[30]";
		INDEX = 802;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[29]";
		INDEX = 803;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[28]";
		INDEX = 804;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[27]";
		INDEX = 805;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[26]";
		INDEX = 806;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[25]";
		INDEX = 807;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[24]";
		INDEX = 808;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[23]";
		INDEX = 809;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[22]";
		INDEX = 810;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[21]";
		INDEX = 811;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[20]";
		INDEX = 812;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[19]";
		INDEX = 813;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[18]";
		INDEX = 814;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[17]";
		INDEX = 815;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[16]";
		INDEX = 816;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[15]";
		INDEX = 817;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[14]";
		INDEX = 818;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[13]";
		INDEX = 819;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[12]";
		INDEX = 820;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[11]";
		INDEX = 821;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[10]";
		INDEX = 822;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[9]";
		INDEX = 823;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[8]";
		INDEX = 824;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[7]";
		INDEX = 825;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[6]";
		INDEX = 826;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[5]";
		INDEX = 827;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[4]";
		INDEX = 828;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[3]";
		INDEX = 829;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[2]";
		INDEX = 830;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[1]";
		INDEX = 831;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[0]";
		INDEX = 832;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout";
		INDEX = 833;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[31]";
		INDEX = 834;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[30]";
		INDEX = 835;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[29]";
		INDEX = 836;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[28]";
		INDEX = 837;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[27]";
		INDEX = 838;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[26]";
		INDEX = 839;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[25]";
		INDEX = 840;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[24]";
		INDEX = 841;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[23]";
		INDEX = 842;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[22]";
		INDEX = 843;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[21]";
		INDEX = 844;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[20]";
		INDEX = 845;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[19]";
		INDEX = 846;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[18]";
		INDEX = 847;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[17]";
		INDEX = 848;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[16]";
		INDEX = 849;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[15]";
		INDEX = 850;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[14]";
		INDEX = 851;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[13]";
		INDEX = 852;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[12]";
		INDEX = 853;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[11]";
		INDEX = 854;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[10]";
		INDEX = 855;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[9]";
		INDEX = 856;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[8]";
		INDEX = 857;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[7]";
		INDEX = 858;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[6]";
		INDEX = 859;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[5]";
		INDEX = 860;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[4]";
		INDEX = 861;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[3]";
		INDEX = 862;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[2]";
		INDEX = 863;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[1]";
		INDEX = 864;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[0]";
		INDEX = 865;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout";
		INDEX = 866;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[31]";
		INDEX = 867;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[30]";
		INDEX = 868;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[29]";
		INDEX = 869;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[28]";
		INDEX = 870;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[27]";
		INDEX = 871;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[26]";
		INDEX = 872;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[25]";
		INDEX = 873;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[24]";
		INDEX = 874;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[23]";
		INDEX = 875;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[22]";
		INDEX = 876;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[21]";
		INDEX = 877;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[20]";
		INDEX = 878;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[19]";
		INDEX = 879;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[18]";
		INDEX = 880;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[17]";
		INDEX = 881;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[16]";
		INDEX = 882;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[15]";
		INDEX = 883;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[14]";
		INDEX = 884;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[13]";
		INDEX = 885;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[12]";
		INDEX = 886;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[11]";
		INDEX = 887;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[10]";
		INDEX = 888;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[9]";
		INDEX = 889;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[8]";
		INDEX = 890;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[7]";
		INDEX = 891;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[6]";
		INDEX = 892;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[5]";
		INDEX = 893;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[4]";
		INDEX = 894;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[3]";
		INDEX = 895;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[2]";
		INDEX = 896;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[1]";
		INDEX = 897;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[0]";
		INDEX = 898;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout";
		INDEX = 899;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[31]";
		INDEX = 900;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[30]";
		INDEX = 901;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[29]";
		INDEX = 902;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[28]";
		INDEX = 903;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[27]";
		INDEX = 904;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[26]";
		INDEX = 905;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[25]";
		INDEX = 906;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[24]";
		INDEX = 907;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[23]";
		INDEX = 908;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[22]";
		INDEX = 909;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[21]";
		INDEX = 910;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[20]";
		INDEX = 911;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[19]";
		INDEX = 912;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[18]";
		INDEX = 913;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[17]";
		INDEX = 914;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[16]";
		INDEX = 915;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[15]";
		INDEX = 916;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[14]";
		INDEX = 917;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[13]";
		INDEX = 918;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[12]";
		INDEX = 919;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[11]";
		INDEX = 920;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[10]";
		INDEX = 921;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[9]";
		INDEX = 922;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[8]";
		INDEX = 923;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[7]";
		INDEX = 924;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[6]";
		INDEX = 925;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[5]";
		INDEX = 926;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[4]";
		INDEX = 927;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[3]";
		INDEX = 928;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[2]";
		INDEX = 929;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[1]";
		INDEX = 930;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[0]";
		INDEX = 931;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout";
		INDEX = 932;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[31]";
		INDEX = 933;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[30]";
		INDEX = 934;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[29]";
		INDEX = 935;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[28]";
		INDEX = 936;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[27]";
		INDEX = 937;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[26]";
		INDEX = 938;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[25]";
		INDEX = 939;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[24]";
		INDEX = 940;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[23]";
		INDEX = 941;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[22]";
		INDEX = 942;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[21]";
		INDEX = 943;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[20]";
		INDEX = 944;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[19]";
		INDEX = 945;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[18]";
		INDEX = 946;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[17]";
		INDEX = 947;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[16]";
		INDEX = 948;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[15]";
		INDEX = 949;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[14]";
		INDEX = 950;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[13]";
		INDEX = 951;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[12]";
		INDEX = 952;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[11]";
		INDEX = 953;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[10]";
		INDEX = 954;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[9]";
		INDEX = 955;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[8]";
		INDEX = 956;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[7]";
		INDEX = 957;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[6]";
		INDEX = 958;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[5]";
		INDEX = 959;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[4]";
		INDEX = 960;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[3]";
		INDEX = 961;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[2]";
		INDEX = 962;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[1]";
		INDEX = 963;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[0]";
		INDEX = 964;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|signalunit:SignalControl|oneAdder:Step|regout";
		INDEX = 965;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|signalunit:SignalControl|oneAdder:Step|regout[2]";
		INDEX = 966;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|signalunit:SignalControl|oneAdder:Step|regout[1]";
		INDEX = 967;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|signalunit:SignalControl|oneAdder:Step|regout[0]";
		INDEX = 968;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
}

VECTOR("D:/CA/2007210083_Termproject_2007210083/TermProject/ARM_System_Syn/db/ARM_System.sim.cvwf")
{
	ZOOM{
		ZBEGIN = 2207251;
		ZEND = 2273485;
		NUMERATOR = 585;
		DENOMINATOR = 66234;
		TOP_INDEX = 0;
	}
	CLOCK{
		PERIOD = 10000;
		OFFSET = 0;
		DUTY_CYCLE = 50;
	}
	RANDOM_VALUE{
		INTERVAL_TYPE = HALF_GRID;
	}
	LINE{
		SIGNAL = "CLOCK_27";
		INDEX = 0;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R";
		INDEX = 1;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[6]";
		INDEX = 2;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[5]";
		INDEX = 3;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[4]";
		INDEX = 4;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[3]";
		INDEX = 5;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[2]";
		INDEX = 6;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[1]";
		INDEX = 7;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[0]";
		INDEX = 8;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R";
		INDEX = 9;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[6]";
		INDEX = 10;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[5]";
		INDEX = 11;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[4]";
		INDEX = 12;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[3]";
		INDEX = 13;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[2]";
		INDEX = 14;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[1]";
		INDEX = 15;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[0]";
		INDEX = 16;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R";
		INDEX = 17;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[6]";
		INDEX = 18;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[5]";
		INDEX = 19;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[4]";
		INDEX = 20;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[3]";
		INDEX = 21;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[2]";
		INDEX = 22;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[1]";
		INDEX = 23;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[0]";
		INDEX = 24;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R";
		INDEX = 25;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[6]";
		INDEX = 26;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[5]";
		INDEX = 27;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[4]";
		INDEX = 28;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[3]";
		INDEX = 29;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[2]";
		INDEX = 30;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[1]";
		INDEX = 31;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[0]";
		INDEX = 32;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R";
		INDEX = 33;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[6]";
		INDEX = 34;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[5]";
		INDEX = 35;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[4]";
		INDEX = 36;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[3]";
		INDEX = 37;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[2]";
		INDEX = 38;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[1]";
		INDEX = 39;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[0]";
		INDEX = 40;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R";
		INDEX = 41;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[6]";
		INDEX = 42;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[5]";
		INDEX = 43;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[4]";
		INDEX = 44;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[3]";
		INDEX = 45;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[2]";
		INDEX = 46;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[1]";
		INDEX = 47;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[0]";
		INDEX = 48;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R";
		INDEX = 49;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[6]";
		INDEX = 50;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[5]";
		INDEX = 51;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[4]";
		INDEX = 52;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[3]";
		INDEX = 53;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[2]";
		INDEX = 54;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[1]";
		INDEX = 55;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[0]";
		INDEX = 56;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R";
		INDEX = 57;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[6]";
		INDEX = 58;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[5]";
		INDEX = 59;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[4]";
		INDEX = 60;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[3]";
		INDEX = 61;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[2]";
		INDEX = 62;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[1]";
		INDEX = 63;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[0]";
		INDEX = 64;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "KEY[0]";
		INDEX = 65;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout";
		INDEX = 66;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[31]";
		INDEX = 67;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[30]";
		INDEX = 68;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[29]";
		INDEX = 69;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[28]";
		INDEX = 70;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[27]";
		INDEX = 71;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[26]";
		INDEX = 72;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[25]";
		INDEX = 73;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[24]";
		INDEX = 74;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[23]";
		INDEX = 75;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[22]";
		INDEX = 76;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[21]";
		INDEX = 77;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[20]";
		INDEX = 78;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[19]";
		INDEX = 79;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[18]";
		INDEX = 80;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[17]";
		INDEX = 81;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[16]";
		INDEX = 82;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[15]";
		INDEX = 83;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[14]";
		INDEX = 84;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[13]";
		INDEX = 85;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[12]";
		INDEX = 86;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[11]";
		INDEX = 87;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[10]";
		INDEX = 88;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[9]";
		INDEX = 89;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[8]";
		INDEX = 90;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[7]";
		INDEX = 91;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[6]";
		INDEX = 92;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[5]";
		INDEX = 93;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[4]";
		INDEX = 94;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[3]";
		INDEX = 95;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[2]";
		INDEX = 96;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[1]";
		INDEX = 97;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[0]";
		INDEX = 98;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout";
		INDEX = 99;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[31]";
		INDEX = 100;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[30]";
		INDEX = 101;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[29]";
		INDEX = 102;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[28]";
		INDEX = 103;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[27]";
		INDEX = 104;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[26]";
		INDEX = 105;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[25]";
		INDEX = 106;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[24]";
		INDEX = 107;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[23]";
		INDEX = 108;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[22]";
		INDEX = 109;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[21]";
		INDEX = 110;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[20]";
		INDEX = 111;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[19]";
		INDEX = 112;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[18]";
		INDEX = 113;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[17]";
		INDEX = 114;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[16]";
		INDEX = 115;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[15]";
		INDEX = 116;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[14]";
		INDEX = 117;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[13]";
		INDEX = 118;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[12]";
		INDEX = 119;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[11]";
		INDEX = 120;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[10]";
		INDEX = 121;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[9]";
		INDEX = 122;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[8]";
		INDEX = 123;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[7]";
		INDEX = 124;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[6]";
		INDEX = 125;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[5]";
		INDEX = 126;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[4]";
		INDEX = 127;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[3]";
		INDEX = 128;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[2]";
		INDEX = 129;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[1]";
		INDEX = 130;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[0]";
		INDEX = 131;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout";
		INDEX = 132;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[31]";
		INDEX = 133;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[30]";
		INDEX = 134;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[29]";
		INDEX = 135;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[28]";
		INDEX = 136;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[27]";
		INDEX = 137;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[26]";
		INDEX = 138;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[25]";
		INDEX = 139;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[24]";
		INDEX = 140;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[23]";
		INDEX = 141;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[22]";
		INDEX = 142;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[21]";
		INDEX = 143;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[20]";
		INDEX = 144;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[19]";
		INDEX = 145;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[18]";
		INDEX = 146;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[17]";
		INDEX = 147;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[16]";
		INDEX = 148;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[15]";
		INDEX = 149;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[14]";
		INDEX = 150;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[13]";
		INDEX = 151;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[12]";
		INDEX = 152;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[11]";
		INDEX = 153;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[10]";
		INDEX = 154;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[9]";
		INDEX = 155;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[8]";
		INDEX = 156;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[7]";
		INDEX = 157;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[6]";
		INDEX = 158;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[5]";
		INDEX = 159;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[4]";
		INDEX = 160;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[3]";
		INDEX = 161;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[2]";
		INDEX = 162;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[1]";
		INDEX = 163;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[0]";
		INDEX = 164;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout";
		INDEX = 165;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[31]";
		INDEX = 166;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[30]";
		INDEX = 167;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[29]";
		INDEX = 168;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[28]";
		INDEX = 169;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[27]";
		INDEX = 170;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[26]";
		INDEX = 171;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[25]";
		INDEX = 172;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[24]";
		INDEX = 173;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[23]";
		INDEX = 174;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[22]";
		INDEX = 175;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[21]";
		INDEX = 176;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[20]";
		INDEX = 177;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[19]";
		INDEX = 178;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[18]";
		INDEX = 179;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[17]";
		INDEX = 180;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[16]";
		INDEX = 181;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[15]";
		INDEX = 182;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[14]";
		INDEX = 183;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[13]";
		INDEX = 184;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[12]";
		INDEX = 185;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[11]";
		INDEX = 186;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[10]";
		INDEX = 187;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[9]";
		INDEX = 188;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[8]";
		INDEX = 189;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[7]";
		INDEX = 190;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[6]";
		INDEX = 191;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[5]";
		INDEX = 192;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[4]";
		INDEX = 193;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[3]";
		INDEX = 194;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[2]";
		INDEX = 195;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[1]";
		INDEX = 196;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[0]";
		INDEX = 197;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout";
		INDEX = 198;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[31]";
		INDEX = 199;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[30]";
		INDEX = 200;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[29]";
		INDEX = 201;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[28]";
		INDEX = 202;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[27]";
		INDEX = 203;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[26]";
		INDEX = 204;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[25]";
		INDEX = 205;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[24]";
		INDEX = 206;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[23]";
		INDEX = 207;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[22]";
		INDEX = 208;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[21]";
		INDEX = 209;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[20]";
		INDEX = 210;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[19]";
		INDEX = 211;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[18]";
		INDEX = 212;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[17]";
		INDEX = 213;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[16]";
		INDEX = 214;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[15]";
		INDEX = 215;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[14]";
		INDEX = 216;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[13]";
		INDEX = 217;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[12]";
		INDEX = 218;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[11]";
		INDEX = 219;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[10]";
		INDEX = 220;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[9]";
		INDEX = 221;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[8]";
		INDEX = 222;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[7]";
		INDEX = 223;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[6]";
		INDEX = 224;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[5]";
		INDEX = 225;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[4]";
		INDEX = 226;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[3]";
		INDEX = 227;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[2]";
		INDEX = 228;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[1]";
		INDEX = 229;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[0]";
		INDEX = 230;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout";
		INDEX = 231;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[31]";
		INDEX = 232;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[30]";
		INDEX = 233;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[29]";
		INDEX = 234;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[28]";
		INDEX = 235;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[27]";
		INDEX = 236;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[26]";
		INDEX = 237;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[25]";
		INDEX = 238;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[24]";
		INDEX = 239;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[23]";
		INDEX = 240;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[22]";
		INDEX = 241;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[21]";
		INDEX = 242;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[20]";
		INDEX = 243;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[19]";
		INDEX = 244;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[18]";
		INDEX = 245;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[17]";
		INDEX = 246;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[16]";
		INDEX = 247;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[15]";
		INDEX = 248;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[14]";
		INDEX = 249;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[13]";
		INDEX = 250;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[12]";
		INDEX = 251;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[11]";
		INDEX = 252;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[10]";
		INDEX = 253;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[9]";
		INDEX = 254;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[8]";
		INDEX = 255;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[7]";
		INDEX = 256;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[6]";
		INDEX = 257;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[5]";
		INDEX = 258;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[4]";
		INDEX = 259;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[3]";
		INDEX = 260;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[2]";
		INDEX = 261;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[1]";
		INDEX = 262;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[0]";
		INDEX = 263;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout";
		INDEX = 264;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[31]";
		INDEX = 265;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[30]";
		INDEX = 266;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[29]";
		INDEX = 267;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[28]";
		INDEX = 268;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[27]";
		INDEX = 269;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[26]";
		INDEX = 270;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[25]";
		INDEX = 271;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[24]";
		INDEX = 272;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[23]";
		INDEX = 273;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[22]";
		INDEX = 274;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[21]";
		INDEX = 275;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[20]";
		INDEX = 276;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[19]";
		INDEX = 277;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[18]";
		INDEX = 278;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[17]";
		INDEX = 279;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[16]";
		INDEX = 280;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[15]";
		INDEX = 281;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[14]";
		INDEX = 282;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[13]";
		INDEX = 283;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[12]";
		INDEX = 284;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[11]";
		INDEX = 285;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[10]";
		INDEX = 286;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[9]";
		INDEX = 287;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[8]";
		INDEX = 288;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[7]";
		INDEX = 289;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[6]";
		INDEX = 290;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[5]";
		INDEX = 291;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[4]";
		INDEX = 292;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[3]";
		INDEX = 293;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[2]";
		INDEX = 294;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[1]";
		INDEX = 295;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[0]";
		INDEX = 296;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout";
		INDEX = 297;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[31]";
		INDEX = 298;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[30]";
		INDEX = 299;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[29]";
		INDEX = 300;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[28]";
		INDEX = 301;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[27]";
		INDEX = 302;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[26]";
		INDEX = 303;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[25]";
		INDEX = 304;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[24]";
		INDEX = 305;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[23]";
		INDEX = 306;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[22]";
		INDEX = 307;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[21]";
		INDEX = 308;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[20]";
		INDEX = 309;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[19]";
		INDEX = 310;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[18]";
		INDEX = 311;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[17]";
		INDEX = 312;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[16]";
		INDEX = 313;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[15]";
		INDEX = 314;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[14]";
		INDEX = 315;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[13]";
		INDEX = 316;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[12]";
		INDEX = 317;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[11]";
		INDEX = 318;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[10]";
		INDEX = 319;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[9]";
		INDEX = 320;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[8]";
		INDEX = 321;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[7]";
		INDEX = 322;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[6]";
		INDEX = 323;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[5]";
		INDEX = 324;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[4]";
		INDEX = 325;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[3]";
		INDEX = 326;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[2]";
		INDEX = 327;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[1]";
		INDEX = 328;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[0]";
		INDEX = 329;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout";
		INDEX = 330;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[31]";
		INDEX = 331;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[30]";
		INDEX = 332;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[29]";
		INDEX = 333;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[28]";
		INDEX = 334;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[27]";
		INDEX = 335;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[26]";
		INDEX = 336;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[25]";
		INDEX = 337;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[24]";
		INDEX = 338;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[23]";
		INDEX = 339;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[22]";
		INDEX = 340;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[21]";
		INDEX = 341;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[20]";
		INDEX = 342;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[19]";
		INDEX = 343;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[18]";
		INDEX = 344;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[17]";
		INDEX = 345;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[16]";
		INDEX = 346;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[15]";
		INDEX = 347;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[14]";
		INDEX = 348;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[13]";
		INDEX = 349;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[12]";
		INDEX = 350;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[11]";
		INDEX = 351;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[10]";
		INDEX = 352;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[9]";
		INDEX = 353;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[8]";
		INDEX = 354;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[7]";
		INDEX = 355;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[6]";
		INDEX = 356;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[5]";
		INDEX = 357;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[4]";
		INDEX = 358;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[3]";
		INDEX = 359;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[2]";
		INDEX = 360;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[1]";
		INDEX = 361;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[0]";
		INDEX = 362;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout";
		INDEX = 363;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[31]";
		INDEX = 364;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[30]";
		INDEX = 365;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[29]";
		INDEX = 366;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[28]";
		INDEX = 367;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[27]";
		INDEX = 368;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[26]";
		INDEX = 369;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[25]";
		INDEX = 370;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[24]";
		INDEX = 371;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[23]";
		INDEX = 372;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[22]";
		INDEX = 373;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[21]";
		INDEX = 374;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[20]";
		INDEX = 375;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[19]";
		INDEX = 376;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[18]";
		INDEX = 377;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[17]";
		INDEX = 378;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[16]";
		INDEX = 379;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[15]";
		INDEX = 380;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[14]";
		INDEX = 381;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[13]";
		INDEX = 382;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[12]";
		INDEX = 383;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[11]";
		INDEX = 384;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[10]";
		INDEX = 385;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[9]";
		INDEX = 386;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[8]";
		INDEX = 387;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[7]";
		INDEX = 388;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[6]";
		INDEX = 389;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[5]";
		INDEX = 390;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[4]";
		INDEX = 391;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[3]";
		INDEX = 392;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[2]";
		INDEX = 393;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[1]";
		INDEX = 394;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[0]";
		INDEX = 395;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout";
		INDEX = 396;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[31]";
		INDEX = 397;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[30]";
		INDEX = 398;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[29]";
		INDEX = 399;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[28]";
		INDEX = 400;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[27]";
		INDEX = 401;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[26]";
		INDEX = 402;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[25]";
		INDEX = 403;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[24]";
		INDEX = 404;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[23]";
		INDEX = 405;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[22]";
		INDEX = 406;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[21]";
		INDEX = 407;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[20]";
		INDEX = 408;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[19]";
		INDEX = 409;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[18]";
		INDEX = 410;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[17]";
		INDEX = 411;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[16]";
		INDEX = 412;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[15]";
		INDEX = 413;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[14]";
		INDEX = 414;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[13]";
		INDEX = 415;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[12]";
		INDEX = 416;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[11]";
		INDEX = 417;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[10]";
		INDEX = 418;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[9]";
		INDEX = 419;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[8]";
		INDEX = 420;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[7]";
		INDEX = 421;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[6]";
		INDEX = 422;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[5]";
		INDEX = 423;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[4]";
		INDEX = 424;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[3]";
		INDEX = 425;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[2]";
		INDEX = 426;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[1]";
		INDEX = 427;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[0]";
		INDEX = 428;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout";
		INDEX = 429;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[31]";
		INDEX = 430;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[30]";
		INDEX = 431;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[29]";
		INDEX = 432;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[28]";
		INDEX = 433;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[27]";
		INDEX = 434;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[26]";
		INDEX = 435;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[25]";
		INDEX = 436;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[24]";
		INDEX = 437;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[23]";
		INDEX = 438;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[22]";
		INDEX = 439;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[21]";
		INDEX = 440;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[20]";
		INDEX = 441;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[19]";
		INDEX = 442;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[18]";
		INDEX = 443;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[17]";
		INDEX = 444;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[16]";
		INDEX = 445;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[15]";
		INDEX = 446;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[14]";
		INDEX = 447;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[13]";
		INDEX = 448;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[12]";
		INDEX = 449;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[11]";
		INDEX = 450;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[10]";
		INDEX = 451;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[9]";
		INDEX = 452;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[8]";
		INDEX = 453;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[7]";
		INDEX = 454;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[6]";
		INDEX = 455;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[5]";
		INDEX = 456;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[4]";
		INDEX = 457;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[3]";
		INDEX = 458;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[2]";
		INDEX = 459;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[1]";
		INDEX = 460;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[0]";
		INDEX = 461;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout";
		INDEX = 462;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[31]";
		INDEX = 463;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[30]";
		INDEX = 464;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[29]";
		INDEX = 465;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[28]";
		INDEX = 466;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[27]";
		INDEX = 467;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[26]";
		INDEX = 468;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[25]";
		INDEX = 469;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[24]";
		INDEX = 470;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[23]";
		INDEX = 471;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[22]";
		INDEX = 472;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[21]";
		INDEX = 473;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[20]";
		INDEX = 474;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[19]";
		INDEX = 475;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[18]";
		INDEX = 476;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[17]";
		INDEX = 477;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[16]";
		INDEX = 478;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[15]";
		INDEX = 479;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[14]";
		INDEX = 480;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[13]";
		INDEX = 481;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[12]";
		INDEX = 482;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[11]";
		INDEX = 483;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[10]";
		INDEX = 484;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[9]";
		INDEX = 485;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[8]";
		INDEX = 486;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[7]";
		INDEX = 487;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[6]";
		INDEX = 488;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[5]";
		INDEX = 489;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[4]";
		INDEX = 490;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[3]";
		INDEX = 491;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[2]";
		INDEX = 492;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[1]";
		INDEX = 493;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[0]";
		INDEX = 494;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout";
		INDEX = 495;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[31]";
		INDEX = 496;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[30]";
		INDEX = 497;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[29]";
		INDEX = 498;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[28]";
		INDEX = 499;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[27]";
		INDEX = 500;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[26]";
		INDEX = 501;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[25]";
		INDEX = 502;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[24]";
		INDEX = 503;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[23]";
		INDEX = 504;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[22]";
		INDEX = 505;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[21]";
		INDEX = 506;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[20]";
		INDEX = 507;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[19]";
		INDEX = 508;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[18]";
		INDEX = 509;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[17]";
		INDEX = 510;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[16]";
		INDEX = 511;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[15]";
		INDEX = 512;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[14]";
		INDEX = 513;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[13]";
		INDEX = 514;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[12]";
		INDEX = 515;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[11]";
		INDEX = 516;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[10]";
		INDEX = 517;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[9]";
		INDEX = 518;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[8]";
		INDEX = 519;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[7]";
		INDEX = 520;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[6]";
		INDEX = 521;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[5]";
		INDEX = 522;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[4]";
		INDEX = 523;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[3]";
		INDEX = 524;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[2]";
		INDEX = 525;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[1]";
		INDEX = 526;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[0]";
		INDEX = 527;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout";
		INDEX = 528;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[31]";
		INDEX = 529;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[30]";
		INDEX = 530;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[29]";
		INDEX = 531;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[28]";
		INDEX = 532;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[27]";
		INDEX = 533;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[26]";
		INDEX = 534;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[25]";
		INDEX = 535;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[24]";
		INDEX = 536;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[23]";
		INDEX = 537;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[22]";
		INDEX = 538;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[21]";
		INDEX = 539;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[20]";
		INDEX = 540;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[19]";
		INDEX = 541;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[18]";
		INDEX = 542;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[17]";
		INDEX = 543;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[16]";
		INDEX = 544;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[15]";
		INDEX = 545;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[14]";
		INDEX = 546;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[13]";
		INDEX = 547;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[12]";
		INDEX = 548;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[11]";
		INDEX = 549;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[10]";
		INDEX = 550;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[9]";
		INDEX = 551;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[8]";
		INDEX = 552;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[7]";
		INDEX = 553;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[6]";
		INDEX = 554;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[5]";
		INDEX = 555;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[4]";
		INDEX = 556;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[3]";
		INDEX = 557;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[2]";
		INDEX = 558;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[1]";
		INDEX = 559;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[0]";
		INDEX = 560;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout";
		INDEX = 561;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[31]";
		INDEX = 562;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[30]";
		INDEX = 563;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[29]";
		INDEX = 564;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[28]";
		INDEX = 565;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[27]";
		INDEX = 566;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[26]";
		INDEX = 567;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[25]";
		INDEX = 568;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[24]";
		INDEX = 569;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[23]";
		INDEX = 570;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[22]";
		INDEX = 571;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[21]";
		INDEX = 572;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[20]";
		INDEX = 573;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[19]";
		INDEX = 574;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[18]";
		INDEX = 575;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[17]";
		INDEX = 576;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[16]";
		INDEX = 577;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[15]";
		INDEX = 578;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[14]";
		INDEX = 579;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[13]";
		INDEX = 580;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[12]";
		INDEX = 581;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[11]";
		INDEX = 582;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[10]";
		INDEX = 583;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[9]";
		INDEX = 584;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[8]";
		INDEX = 585;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[7]";
		INDEX = 586;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[6]";
		INDEX = 587;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[5]";
		INDEX = 588;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[4]";
		INDEX = 589;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[3]";
		INDEX = 590;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[2]";
		INDEX = 591;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[1]";
		INDEX = 592;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[0]";
		INDEX = 593;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "UART_TXD";
		INDEX = 594;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX7[0]";
		INDEX = 595;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX7[1]";
		INDEX = 596;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX7[2]";
		INDEX = 597;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX7[3]";
		INDEX = 598;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX7[4]";
		INDEX = 599;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX7[5]";
		INDEX = 600;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX7[6]";
		INDEX = 601;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX6[0]";
		INDEX = 602;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX6[1]";
		INDEX = 603;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX6[2]";
		INDEX = 604;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX6[3]";
		INDEX = 605;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX6[4]";
		INDEX = 606;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX6[5]";
		INDEX = 607;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX6[6]";
		INDEX = 608;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX5[0]";
		INDEX = 609;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX5[1]";
		INDEX = 610;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX5[2]";
		INDEX = 611;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX5[3]";
		INDEX = 612;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX5[4]";
		INDEX = 613;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX5[5]";
		INDEX = 614;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX5[6]";
		INDEX = 615;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX4[0]";
		INDEX = 616;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX4[1]";
		INDEX = 617;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX4[2]";
		INDEX = 618;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX4[3]";
		INDEX = 619;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX4[4]";
		INDEX = 620;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX4[5]";
		INDEX = 621;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX4[6]";
		INDEX = 622;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX3[0]";
		INDEX = 623;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX3[1]";
		INDEX = 624;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX3[2]";
		INDEX = 625;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX3[3]";
		INDEX = 626;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX3[4]";
		INDEX = 627;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX3[5]";
		INDEX = 628;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX3[6]";
		INDEX = 629;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX2[0]";
		INDEX = 630;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX2[1]";
		INDEX = 631;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX2[2]";
		INDEX = 632;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX2[3]";
		INDEX = 633;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX2[4]";
		INDEX = 634;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX2[5]";
		INDEX = 635;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX2[6]";
		INDEX = 636;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX1[0]";
		INDEX = 637;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX1[1]";
		INDEX = 638;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX1[2]";
		INDEX = 639;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX1[3]";
		INDEX = 640;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX1[4]";
		INDEX = 641;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX1[5]";
		INDEX = 642;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX1[6]";
		INDEX = 643;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX0[0]";
		INDEX = 644;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX0[1]";
		INDEX = 645;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX0[2]";
		INDEX = 646;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX0[3]";
		INDEX = 647;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX0[4]";
		INDEX = 648;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX0[5]";
		INDEX = 649;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX0[6]";
		INDEX = 650;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "LEDR[0]";
		INDEX = 651;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "LEDR[1]";
		INDEX = 652;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "LEDR[2]";
		INDEX = 653;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "LEDR[3]";
		INDEX = 654;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "LEDR[4]";
		INDEX = 655;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "LEDR[5]";
		INDEX = 656;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "LEDR[6]";
		INDEX = 657;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "LEDR[7]";
		INDEX = 658;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "LEDR[8]";
		INDEX = 659;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "LEDR[9]";
		INDEX = 660;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "LEDR[10]";
		INDEX = 661;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "LEDR[11]";
		INDEX = 662;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "LEDR[12]";
		INDEX = 663;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "LEDR[13]";
		INDEX = 664;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "LEDR[14]";
		INDEX = 665;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "LEDR[15]";
		INDEX = 666;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "LEDR[16]";
		INDEX = 667;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "LEDR[17]";
		INDEX = 668;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "LEDG[0]";
		INDEX = 669;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "LEDG[1]";
		INDEX = 670;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "LEDG[2]";
		INDEX = 671;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "LEDG[3]";
		INDEX = 672;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "LEDG[4]";
		INDEX = 673;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "LEDG[5]";
		INDEX = 674;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "LEDG[6]";
		INDEX = 675;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "LEDG[7]";
		INDEX = 676;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "LEDG[8]";
		INDEX = 677;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
}

VECTOR("C:/Freq_down_TermProject (1)/ARM_System_Syn/db/ARM_System.sim.cvwf")
{
	ZOOM{
		ZBEGIN = 0;
		ZEND = 25000000;
		NUMERATOR = 20;
		DENOMINATOR = 1000;
		TOP_INDEX = 0;
	}
	CLOCK{
		PERIOD = 10000;
		OFFSET = 0;
		DUTY_CYCLE = 50;
	}
	RANDOM_VALUE{
		INTERVAL_TYPE = HALF_GRID;
	}
	LINE{
		SIGNAL = "CLOCK_27";
		INDEX = 0;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R";
		INDEX = 1;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[6]";
		INDEX = 2;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[5]";
		INDEX = 3;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[4]";
		INDEX = 4;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[3]";
		INDEX = 5;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[2]";
		INDEX = 6;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[1]";
		INDEX = 7;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[0]";
		INDEX = 8;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R";
		INDEX = 9;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[6]";
		INDEX = 10;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[5]";
		INDEX = 11;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[4]";
		INDEX = 12;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[3]";
		INDEX = 13;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[2]";
		INDEX = 14;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[1]";
		INDEX = 15;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[0]";
		INDEX = 16;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R";
		INDEX = 17;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[6]";
		INDEX = 18;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[5]";
		INDEX = 19;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[4]";
		INDEX = 20;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[3]";
		INDEX = 21;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[2]";
		INDEX = 22;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[1]";
		INDEX = 23;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[0]";
		INDEX = 24;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R";
		INDEX = 25;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[6]";
		INDEX = 26;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[5]";
		INDEX = 27;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[4]";
		INDEX = 28;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[3]";
		INDEX = 29;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[2]";
		INDEX = 30;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[1]";
		INDEX = 31;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[0]";
		INDEX = 32;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R";
		INDEX = 33;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[6]";
		INDEX = 34;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[5]";
		INDEX = 35;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[4]";
		INDEX = 36;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[3]";
		INDEX = 37;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[2]";
		INDEX = 38;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[1]";
		INDEX = 39;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[0]";
		INDEX = 40;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R";
		INDEX = 41;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[6]";
		INDEX = 42;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[5]";
		INDEX = 43;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[4]";
		INDEX = 44;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[3]";
		INDEX = 45;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[2]";
		INDEX = 46;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[1]";
		INDEX = 47;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[0]";
		INDEX = 48;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R";
		INDEX = 49;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[6]";
		INDEX = 50;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[5]";
		INDEX = 51;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[4]";
		INDEX = 52;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[3]";
		INDEX = 53;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[2]";
		INDEX = 54;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[1]";
		INDEX = 55;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[0]";
		INDEX = 56;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R";
		INDEX = 57;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[6]";
		INDEX = 58;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[5]";
		INDEX = 59;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[4]";
		INDEX = 60;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[3]";
		INDEX = 61;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[2]";
		INDEX = 62;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[1]";
		INDEX = 63;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[0]";
		INDEX = 64;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "KEY[0]";
		INDEX = 65;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout";
		INDEX = 66;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[31]";
		INDEX = 67;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[30]";
		INDEX = 68;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[29]";
		INDEX = 69;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[28]";
		INDEX = 70;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[27]";
		INDEX = 71;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[26]";
		INDEX = 72;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[25]";
		INDEX = 73;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[24]";
		INDEX = 74;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[23]";
		INDEX = 75;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[22]";
		INDEX = 76;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[21]";
		INDEX = 77;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[20]";
		INDEX = 78;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[19]";
		INDEX = 79;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[18]";
		INDEX = 80;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[17]";
		INDEX = 81;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[16]";
		INDEX = 82;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[15]";
		INDEX = 83;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[14]";
		INDEX = 84;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[13]";
		INDEX = 85;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[12]";
		INDEX = 86;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[11]";
		INDEX = 87;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[10]";
		INDEX = 88;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[9]";
		INDEX = 89;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[8]";
		INDEX = 90;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[7]";
		INDEX = 91;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[6]";
		INDEX = 92;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[5]";
		INDEX = 93;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[4]";
		INDEX = 94;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[3]";
		INDEX = 95;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[2]";
		INDEX = 96;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[1]";
		INDEX = 97;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[0]";
		INDEX = 98;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout";
		INDEX = 99;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[31]";
		INDEX = 100;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[30]";
		INDEX = 101;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[29]";
		INDEX = 102;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[28]";
		INDEX = 103;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[27]";
		INDEX = 104;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[26]";
		INDEX = 105;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[25]";
		INDEX = 106;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[24]";
		INDEX = 107;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[23]";
		INDEX = 108;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[22]";
		INDEX = 109;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[21]";
		INDEX = 110;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[20]";
		INDEX = 111;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[19]";
		INDEX = 112;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[18]";
		INDEX = 113;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[17]";
		INDEX = 114;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[16]";
		INDEX = 115;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[15]";
		INDEX = 116;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[14]";
		INDEX = 117;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[13]";
		INDEX = 118;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[12]";
		INDEX = 119;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[11]";
		INDEX = 120;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[10]";
		INDEX = 121;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[9]";
		INDEX = 122;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[8]";
		INDEX = 123;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[7]";
		INDEX = 124;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[6]";
		INDEX = 125;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[5]";
		INDEX = 126;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[4]";
		INDEX = 127;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[3]";
		INDEX = 128;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[2]";
		INDEX = 129;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[1]";
		INDEX = 130;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[0]";
		INDEX = 131;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout";
		INDEX = 132;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[31]";
		INDEX = 133;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[30]";
		INDEX = 134;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[29]";
		INDEX = 135;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[28]";
		INDEX = 136;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[27]";
		INDEX = 137;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[26]";
		INDEX = 138;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[25]";
		INDEX = 139;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[24]";
		INDEX = 140;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[23]";
		INDEX = 141;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[22]";
		INDEX = 142;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[21]";
		INDEX = 143;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[20]";
		INDEX = 144;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[19]";
		INDEX = 145;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[18]";
		INDEX = 146;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[17]";
		INDEX = 147;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[16]";
		INDEX = 148;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[15]";
		INDEX = 149;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[14]";
		INDEX = 150;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[13]";
		INDEX = 151;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[12]";
		INDEX = 152;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[11]";
		INDEX = 153;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[10]";
		INDEX = 154;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[9]";
		INDEX = 155;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[8]";
		INDEX = 156;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[7]";
		INDEX = 157;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[6]";
		INDEX = 158;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[5]";
		INDEX = 159;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[4]";
		INDEX = 160;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[3]";
		INDEX = 161;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[2]";
		INDEX = 162;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[1]";
		INDEX = 163;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[0]";
		INDEX = 164;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout";
		INDEX = 165;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[31]";
		INDEX = 166;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[30]";
		INDEX = 167;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[29]";
		INDEX = 168;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[28]";
		INDEX = 169;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[27]";
		INDEX = 170;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[26]";
		INDEX = 171;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[25]";
		INDEX = 172;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[24]";
		INDEX = 173;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[23]";
		INDEX = 174;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[22]";
		INDEX = 175;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[21]";
		INDEX = 176;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[20]";
		INDEX = 177;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[19]";
		INDEX = 178;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[18]";
		INDEX = 179;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[17]";
		INDEX = 180;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[16]";
		INDEX = 181;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[15]";
		INDEX = 182;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[14]";
		INDEX = 183;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[13]";
		INDEX = 184;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[12]";
		INDEX = 185;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[11]";
		INDEX = 186;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[10]";
		INDEX = 187;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[9]";
		INDEX = 188;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[8]";
		INDEX = 189;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[7]";
		INDEX = 190;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[6]";
		INDEX = 191;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[5]";
		INDEX = 192;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[4]";
		INDEX = 193;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[3]";
		INDEX = 194;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[2]";
		INDEX = 195;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[1]";
		INDEX = 196;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[0]";
		INDEX = 197;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout";
		INDEX = 198;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[31]";
		INDEX = 199;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[30]";
		INDEX = 200;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[29]";
		INDEX = 201;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[28]";
		INDEX = 202;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[27]";
		INDEX = 203;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[26]";
		INDEX = 204;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[25]";
		INDEX = 205;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[24]";
		INDEX = 206;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[23]";
		INDEX = 207;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[22]";
		INDEX = 208;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[21]";
		INDEX = 209;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[20]";
		INDEX = 210;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[19]";
		INDEX = 211;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[18]";
		INDEX = 212;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[17]";
		INDEX = 213;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[16]";
		INDEX = 214;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[15]";
		INDEX = 215;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[14]";
		INDEX = 216;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[13]";
		INDEX = 217;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[12]";
		INDEX = 218;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[11]";
		INDEX = 219;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[10]";
		INDEX = 220;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[9]";
		INDEX = 221;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[8]";
		INDEX = 222;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[7]";
		INDEX = 223;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[6]";
		INDEX = 224;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[5]";
		INDEX = 225;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[4]";
		INDEX = 226;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[3]";
		INDEX = 227;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[2]";
		INDEX = 228;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[1]";
		INDEX = 229;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[0]";
		INDEX = 230;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout";
		INDEX = 231;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[31]";
		INDEX = 232;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[30]";
		INDEX = 233;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[29]";
		INDEX = 234;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[28]";
		INDEX = 235;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[27]";
		INDEX = 236;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[26]";
		INDEX = 237;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[25]";
		INDEX = 238;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[24]";
		INDEX = 239;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[23]";
		INDEX = 240;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[22]";
		INDEX = 241;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[21]";
		INDEX = 242;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[20]";
		INDEX = 243;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[19]";
		INDEX = 244;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[18]";
		INDEX = 245;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[17]";
		INDEX = 246;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[16]";
		INDEX = 247;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[15]";
		INDEX = 248;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[14]";
		INDEX = 249;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[13]";
		INDEX = 250;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[12]";
		INDEX = 251;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[11]";
		INDEX = 252;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[10]";
		INDEX = 253;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[9]";
		INDEX = 254;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[8]";
		INDEX = 255;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[7]";
		INDEX = 256;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[6]";
		INDEX = 257;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[5]";
		INDEX = 258;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[4]";
		INDEX = 259;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[3]";
		INDEX = 260;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[2]";
		INDEX = 261;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[1]";
		INDEX = 262;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[0]";
		INDEX = 263;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout";
		INDEX = 264;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[31]";
		INDEX = 265;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[30]";
		INDEX = 266;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[29]";
		INDEX = 267;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[28]";
		INDEX = 268;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[27]";
		INDEX = 269;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[26]";
		INDEX = 270;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[25]";
		INDEX = 271;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[24]";
		INDEX = 272;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[23]";
		INDEX = 273;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[22]";
		INDEX = 274;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[21]";
		INDEX = 275;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[20]";
		INDEX = 276;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[19]";
		INDEX = 277;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[18]";
		INDEX = 278;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[17]";
		INDEX = 279;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[16]";
		INDEX = 280;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[15]";
		INDEX = 281;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[14]";
		INDEX = 282;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[13]";
		INDEX = 283;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[12]";
		INDEX = 284;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[11]";
		INDEX = 285;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[10]";
		INDEX = 286;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[9]";
		INDEX = 287;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[8]";
		INDEX = 288;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[7]";
		INDEX = 289;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[6]";
		INDEX = 290;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[5]";
		INDEX = 291;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[4]";
		INDEX = 292;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[3]";
		INDEX = 293;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[2]";
		INDEX = 294;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[1]";
		INDEX = 295;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[0]";
		INDEX = 296;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout";
		INDEX = 297;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[31]";
		INDEX = 298;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[30]";
		INDEX = 299;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[29]";
		INDEX = 300;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[28]";
		INDEX = 301;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[27]";
		INDEX = 302;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[26]";
		INDEX = 303;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[25]";
		INDEX = 304;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[24]";
		INDEX = 305;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[23]";
		INDEX = 306;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[22]";
		INDEX = 307;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[21]";
		INDEX = 308;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[20]";
		INDEX = 309;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[19]";
		INDEX = 310;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[18]";
		INDEX = 311;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[17]";
		INDEX = 312;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[16]";
		INDEX = 313;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[15]";
		INDEX = 314;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[14]";
		INDEX = 315;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[13]";
		INDEX = 316;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[12]";
		INDEX = 317;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[11]";
		INDEX = 318;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[10]";
		INDEX = 319;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[9]";
		INDEX = 320;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[8]";
		INDEX = 321;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[7]";
		INDEX = 322;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[6]";
		INDEX = 323;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[5]";
		INDEX = 324;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[4]";
		INDEX = 325;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[3]";
		INDEX = 326;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[2]";
		INDEX = 327;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[1]";
		INDEX = 328;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[0]";
		INDEX = 329;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout";
		INDEX = 330;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[31]";
		INDEX = 331;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[30]";
		INDEX = 332;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[29]";
		INDEX = 333;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[28]";
		INDEX = 334;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[27]";
		INDEX = 335;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[26]";
		INDEX = 336;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[25]";
		INDEX = 337;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[24]";
		INDEX = 338;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[23]";
		INDEX = 339;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[22]";
		INDEX = 340;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[21]";
		INDEX = 341;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[20]";
		INDEX = 342;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[19]";
		INDEX = 343;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[18]";
		INDEX = 344;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[17]";
		INDEX = 345;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[16]";
		INDEX = 346;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[15]";
		INDEX = 347;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[14]";
		INDEX = 348;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[13]";
		INDEX = 349;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[12]";
		INDEX = 350;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[11]";
		INDEX = 351;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[10]";
		INDEX = 352;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[9]";
		INDEX = 353;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[8]";
		INDEX = 354;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[7]";
		INDEX = 355;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[6]";
		INDEX = 356;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[5]";
		INDEX = 357;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[4]";
		INDEX = 358;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[3]";
		INDEX = 359;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[2]";
		INDEX = 360;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[1]";
		INDEX = 361;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[0]";
		INDEX = 362;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout";
		INDEX = 363;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[31]";
		INDEX = 364;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[30]";
		INDEX = 365;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[29]";
		INDEX = 366;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[28]";
		INDEX = 367;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[27]";
		INDEX = 368;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[26]";
		INDEX = 369;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[25]";
		INDEX = 370;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[24]";
		INDEX = 371;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[23]";
		INDEX = 372;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[22]";
		INDEX = 373;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[21]";
		INDEX = 374;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[20]";
		INDEX = 375;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[19]";
		INDEX = 376;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[18]";
		INDEX = 377;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[17]";
		INDEX = 378;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[16]";
		INDEX = 379;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[15]";
		INDEX = 380;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[14]";
		INDEX = 381;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[13]";
		INDEX = 382;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[12]";
		INDEX = 383;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[11]";
		INDEX = 384;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[10]";
		INDEX = 385;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[9]";
		INDEX = 386;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[8]";
		INDEX = 387;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[7]";
		INDEX = 388;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[6]";
		INDEX = 389;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[5]";
		INDEX = 390;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[4]";
		INDEX = 391;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[3]";
		INDEX = 392;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[2]";
		INDEX = 393;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[1]";
		INDEX = 394;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[0]";
		INDEX = 395;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout";
		INDEX = 396;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[31]";
		INDEX = 397;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[30]";
		INDEX = 398;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[29]";
		INDEX = 399;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[28]";
		INDEX = 400;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[27]";
		INDEX = 401;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[26]";
		INDEX = 402;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[25]";
		INDEX = 403;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[24]";
		INDEX = 404;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[23]";
		INDEX = 405;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[22]";
		INDEX = 406;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[21]";
		INDEX = 407;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[20]";
		INDEX = 408;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[19]";
		INDEX = 409;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[18]";
		INDEX = 410;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[17]";
		INDEX = 411;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[16]";
		INDEX = 412;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[15]";
		INDEX = 413;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[14]";
		INDEX = 414;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[13]";
		INDEX = 415;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[12]";
		INDEX = 416;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[11]";
		INDEX = 417;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[10]";
		INDEX = 418;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[9]";
		INDEX = 419;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[8]";
		INDEX = 420;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[7]";
		INDEX = 421;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[6]";
		INDEX = 422;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[5]";
		INDEX = 423;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[4]";
		INDEX = 424;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[3]";
		INDEX = 425;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[2]";
		INDEX = 426;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[1]";
		INDEX = 427;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[0]";
		INDEX = 428;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout";
		INDEX = 429;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[31]";
		INDEX = 430;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[30]";
		INDEX = 431;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[29]";
		INDEX = 432;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[28]";
		INDEX = 433;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[27]";
		INDEX = 434;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[26]";
		INDEX = 435;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[25]";
		INDEX = 436;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[24]";
		INDEX = 437;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[23]";
		INDEX = 438;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[22]";
		INDEX = 439;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[21]";
		INDEX = 440;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[20]";
		INDEX = 441;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[19]";
		INDEX = 442;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[18]";
		INDEX = 443;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[17]";
		INDEX = 444;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[16]";
		INDEX = 445;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[15]";
		INDEX = 446;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[14]";
		INDEX = 447;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[13]";
		INDEX = 448;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[12]";
		INDEX = 449;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[11]";
		INDEX = 450;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[10]";
		INDEX = 451;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[9]";
		INDEX = 452;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[8]";
		INDEX = 453;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[7]";
		INDEX = 454;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[6]";
		INDEX = 455;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[5]";
		INDEX = 456;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[4]";
		INDEX = 457;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[3]";
		INDEX = 458;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[2]";
		INDEX = 459;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[1]";
		INDEX = 460;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[0]";
		INDEX = 461;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout";
		INDEX = 462;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[31]";
		INDEX = 463;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[30]";
		INDEX = 464;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[29]";
		INDEX = 465;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[28]";
		INDEX = 466;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[27]";
		INDEX = 467;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[26]";
		INDEX = 468;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[25]";
		INDEX = 469;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[24]";
		INDEX = 470;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[23]";
		INDEX = 471;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[22]";
		INDEX = 472;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[21]";
		INDEX = 473;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[20]";
		INDEX = 474;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[19]";
		INDEX = 475;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[18]";
		INDEX = 476;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[17]";
		INDEX = 477;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[16]";
		INDEX = 478;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[15]";
		INDEX = 479;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[14]";
		INDEX = 480;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[13]";
		INDEX = 481;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[12]";
		INDEX = 482;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[11]";
		INDEX = 483;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[10]";
		INDEX = 484;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[9]";
		INDEX = 485;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[8]";
		INDEX = 486;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[7]";
		INDEX = 487;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[6]";
		INDEX = 488;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[5]";
		INDEX = 489;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[4]";
		INDEX = 490;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[3]";
		INDEX = 491;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[2]";
		INDEX = 492;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[1]";
		INDEX = 493;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[0]";
		INDEX = 494;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout";
		INDEX = 495;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[31]";
		INDEX = 496;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[30]";
		INDEX = 497;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[29]";
		INDEX = 498;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[28]";
		INDEX = 499;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[27]";
		INDEX = 500;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[26]";
		INDEX = 501;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[25]";
		INDEX = 502;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[24]";
		INDEX = 503;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[23]";
		INDEX = 504;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[22]";
		INDEX = 505;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[21]";
		INDEX = 506;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[20]";
		INDEX = 507;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[19]";
		INDEX = 508;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[18]";
		INDEX = 509;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[17]";
		INDEX = 510;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[16]";
		INDEX = 511;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[15]";
		INDEX = 512;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[14]";
		INDEX = 513;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[13]";
		INDEX = 514;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[12]";
		INDEX = 515;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[11]";
		INDEX = 516;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[10]";
		INDEX = 517;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[9]";
		INDEX = 518;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[8]";
		INDEX = 519;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[7]";
		INDEX = 520;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[6]";
		INDEX = 521;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[5]";
		INDEX = 522;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[4]";
		INDEX = 523;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[3]";
		INDEX = 524;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[2]";
		INDEX = 525;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[1]";
		INDEX = 526;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[0]";
		INDEX = 527;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout";
		INDEX = 528;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[31]";
		INDEX = 529;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[30]";
		INDEX = 530;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[29]";
		INDEX = 531;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[28]";
		INDEX = 532;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[27]";
		INDEX = 533;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[26]";
		INDEX = 534;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[25]";
		INDEX = 535;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[24]";
		INDEX = 536;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[23]";
		INDEX = 537;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[22]";
		INDEX = 538;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[21]";
		INDEX = 539;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[20]";
		INDEX = 540;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[19]";
		INDEX = 541;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[18]";
		INDEX = 542;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[17]";
		INDEX = 543;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[16]";
		INDEX = 544;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[15]";
		INDEX = 545;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[14]";
		INDEX = 546;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[13]";
		INDEX = 547;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[12]";
		INDEX = 548;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[11]";
		INDEX = 549;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[10]";
		INDEX = 550;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[9]";
		INDEX = 551;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[8]";
		INDEX = 552;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[7]";
		INDEX = 553;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[6]";
		INDEX = 554;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[5]";
		INDEX = 555;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[4]";
		INDEX = 556;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[3]";
		INDEX = 557;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[2]";
		INDEX = 558;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[1]";
		INDEX = 559;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[0]";
		INDEX = 560;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout";
		INDEX = 561;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[31]";
		INDEX = 562;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[30]";
		INDEX = 563;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[29]";
		INDEX = 564;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[28]";
		INDEX = 565;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[27]";
		INDEX = 566;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[26]";
		INDEX = 567;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[25]";
		INDEX = 568;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[24]";
		INDEX = 569;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[23]";
		INDEX = 570;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[22]";
		INDEX = 571;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[21]";
		INDEX = 572;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[20]";
		INDEX = 573;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[19]";
		INDEX = 574;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[18]";
		INDEX = 575;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[17]";
		INDEX = 576;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[16]";
		INDEX = 577;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[15]";
		INDEX = 578;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[14]";
		INDEX = 579;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[13]";
		INDEX = 580;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[12]";
		INDEX = 581;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[11]";
		INDEX = 582;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[10]";
		INDEX = 583;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[9]";
		INDEX = 584;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[8]";
		INDEX = 585;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[7]";
		INDEX = 586;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[6]";
		INDEX = 587;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[5]";
		INDEX = 588;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[4]";
		INDEX = 589;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[3]";
		INDEX = 590;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[2]";
		INDEX = 591;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[1]";
		INDEX = 592;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[0]";
		INDEX = 593;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
}

VECTOR("C:/ARM/ARM_System_Syn/db/ARM_System.sim.cvwf")
{
	ZOOM{
		ZBEGIN = 468975;
		ZEND = 511234;
		NUMERATOR = 900;
		DENOMINATOR = 37070;
		TOP_INDEX = 0;
	}
	CLOCK{
		PERIOD = 10000;
		OFFSET = 0;
		DUTY_CYCLE = 50;
	}
	RANDOM_VALUE{
		INTERVAL_TYPE = HALF_GRID;
	}
	LINE{
		SIGNAL = "CLOCK_27";
		INDEX = 0;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R";
		INDEX = 1;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[6]";
		INDEX = 2;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[5]";
		INDEX = 3;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[4]";
		INDEX = 4;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[3]";
		INDEX = 5;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[2]";
		INDEX = 6;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[1]";
		INDEX = 7;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[0]";
		INDEX = 8;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R";
		INDEX = 9;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[6]";
		INDEX = 10;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[5]";
		INDEX = 11;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[4]";
		INDEX = 12;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[3]";
		INDEX = 13;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[2]";
		INDEX = 14;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[1]";
		INDEX = 15;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[0]";
		INDEX = 16;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R";
		INDEX = 17;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[6]";
		INDEX = 18;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[5]";
		INDEX = 19;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[4]";
		INDEX = 20;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[3]";
		INDEX = 21;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[2]";
		INDEX = 22;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[1]";
		INDEX = 23;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[0]";
		INDEX = 24;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R";
		INDEX = 25;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[6]";
		INDEX = 26;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[5]";
		INDEX = 27;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[4]";
		INDEX = 28;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[3]";
		INDEX = 29;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[2]";
		INDEX = 30;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[1]";
		INDEX = 31;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[0]";
		INDEX = 32;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R";
		INDEX = 33;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[6]";
		INDEX = 34;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[5]";
		INDEX = 35;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[4]";
		INDEX = 36;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[3]";
		INDEX = 37;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[2]";
		INDEX = 38;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[1]";
		INDEX = 39;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[0]";
		INDEX = 40;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R";
		INDEX = 41;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[6]";
		INDEX = 42;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[5]";
		INDEX = 43;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[4]";
		INDEX = 44;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[3]";
		INDEX = 45;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[2]";
		INDEX = 46;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[1]";
		INDEX = 47;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[0]";
		INDEX = 48;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R";
		INDEX = 49;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[6]";
		INDEX = 50;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[5]";
		INDEX = 51;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[4]";
		INDEX = 52;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[3]";
		INDEX = 53;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[2]";
		INDEX = 54;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[1]";
		INDEX = 55;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[0]";
		INDEX = 56;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R";
		INDEX = 57;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[6]";
		INDEX = 58;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[5]";
		INDEX = 59;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[4]";
		INDEX = 60;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[3]";
		INDEX = 61;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[2]";
		INDEX = 62;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[1]";
		INDEX = 63;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[0]";
		INDEX = 64;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "KEY[0]";
		INDEX = 65;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout";
		INDEX = 66;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[31]";
		INDEX = 67;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[30]";
		INDEX = 68;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[29]";
		INDEX = 69;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[28]";
		INDEX = 70;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[27]";
		INDEX = 71;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[26]";
		INDEX = 72;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[25]";
		INDEX = 73;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[24]";
		INDEX = 74;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[23]";
		INDEX = 75;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[22]";
		INDEX = 76;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[21]";
		INDEX = 77;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[20]";
		INDEX = 78;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[19]";
		INDEX = 79;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[18]";
		INDEX = 80;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[17]";
		INDEX = 81;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[16]";
		INDEX = 82;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[15]";
		INDEX = 83;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[14]";
		INDEX = 84;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[13]";
		INDEX = 85;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[12]";
		INDEX = 86;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[11]";
		INDEX = 87;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[10]";
		INDEX = 88;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[9]";
		INDEX = 89;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[8]";
		INDEX = 90;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[7]";
		INDEX = 91;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[6]";
		INDEX = 92;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[5]";
		INDEX = 93;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[4]";
		INDEX = 94;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[3]";
		INDEX = 95;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[2]";
		INDEX = 96;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[1]";
		INDEX = 97;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[0]";
		INDEX = 98;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout";
		INDEX = 99;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[31]";
		INDEX = 100;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[30]";
		INDEX = 101;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[29]";
		INDEX = 102;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[28]";
		INDEX = 103;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[27]";
		INDEX = 104;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[26]";
		INDEX = 105;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[25]";
		INDEX = 106;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[24]";
		INDEX = 107;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[23]";
		INDEX = 108;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[22]";
		INDEX = 109;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[21]";
		INDEX = 110;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[20]";
		INDEX = 111;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[19]";
		INDEX = 112;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[18]";
		INDEX = 113;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[17]";
		INDEX = 114;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[16]";
		INDEX = 115;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[15]";
		INDEX = 116;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[14]";
		INDEX = 117;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[13]";
		INDEX = 118;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[12]";
		INDEX = 119;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[11]";
		INDEX = 120;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[10]";
		INDEX = 121;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[9]";
		INDEX = 122;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[8]";
		INDEX = 123;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[7]";
		INDEX = 124;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[6]";
		INDEX = 125;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[5]";
		INDEX = 126;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[4]";
		INDEX = 127;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[3]";
		INDEX = 128;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[2]";
		INDEX = 129;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[1]";
		INDEX = 130;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[0]";
		INDEX = 131;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout";
		INDEX = 132;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[31]";
		INDEX = 133;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[30]";
		INDEX = 134;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[29]";
		INDEX = 135;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[28]";
		INDEX = 136;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[27]";
		INDEX = 137;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[26]";
		INDEX = 138;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[25]";
		INDEX = 139;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[24]";
		INDEX = 140;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[23]";
		INDEX = 141;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[22]";
		INDEX = 142;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[21]";
		INDEX = 143;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[20]";
		INDEX = 144;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[19]";
		INDEX = 145;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[18]";
		INDEX = 146;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[17]";
		INDEX = 147;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[16]";
		INDEX = 148;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[15]";
		INDEX = 149;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[14]";
		INDEX = 150;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[13]";
		INDEX = 151;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[12]";
		INDEX = 152;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[11]";
		INDEX = 153;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[10]";
		INDEX = 154;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[9]";
		INDEX = 155;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[8]";
		INDEX = 156;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[7]";
		INDEX = 157;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[6]";
		INDEX = 158;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[5]";
		INDEX = 159;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[4]";
		INDEX = 160;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[3]";
		INDEX = 161;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[2]";
		INDEX = 162;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[1]";
		INDEX = 163;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[0]";
		INDEX = 164;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout";
		INDEX = 165;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[31]";
		INDEX = 166;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[30]";
		INDEX = 167;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[29]";
		INDEX = 168;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[28]";
		INDEX = 169;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[27]";
		INDEX = 170;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[26]";
		INDEX = 171;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[25]";
		INDEX = 172;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[24]";
		INDEX = 173;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[23]";
		INDEX = 174;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[22]";
		INDEX = 175;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[21]";
		INDEX = 176;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[20]";
		INDEX = 177;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[19]";
		INDEX = 178;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[18]";
		INDEX = 179;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[17]";
		INDEX = 180;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[16]";
		INDEX = 181;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[15]";
		INDEX = 182;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[14]";
		INDEX = 183;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[13]";
		INDEX = 184;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[12]";
		INDEX = 185;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[11]";
		INDEX = 186;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[10]";
		INDEX = 187;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[9]";
		INDEX = 188;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[8]";
		INDEX = 189;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[7]";
		INDEX = 190;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[6]";
		INDEX = 191;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[5]";
		INDEX = 192;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[4]";
		INDEX = 193;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[3]";
		INDEX = 194;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[2]";
		INDEX = 195;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[1]";
		INDEX = 196;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[0]";
		INDEX = 197;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout";
		INDEX = 198;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[31]";
		INDEX = 199;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[30]";
		INDEX = 200;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[29]";
		INDEX = 201;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[28]";
		INDEX = 202;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[27]";
		INDEX = 203;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[26]";
		INDEX = 204;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[25]";
		INDEX = 205;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[24]";
		INDEX = 206;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[23]";
		INDEX = 207;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[22]";
		INDEX = 208;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[21]";
		INDEX = 209;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[20]";
		INDEX = 210;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[19]";
		INDEX = 211;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[18]";
		INDEX = 212;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[17]";
		INDEX = 213;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[16]";
		INDEX = 214;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[15]";
		INDEX = 215;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[14]";
		INDEX = 216;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[13]";
		INDEX = 217;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[12]";
		INDEX = 218;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[11]";
		INDEX = 219;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[10]";
		INDEX = 220;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[9]";
		INDEX = 221;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[8]";
		INDEX = 222;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[7]";
		INDEX = 223;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[6]";
		INDEX = 224;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[5]";
		INDEX = 225;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[4]";
		INDEX = 226;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[3]";
		INDEX = 227;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[2]";
		INDEX = 228;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[1]";
		INDEX = 229;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[0]";
		INDEX = 230;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout";
		INDEX = 231;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[31]";
		INDEX = 232;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[30]";
		INDEX = 233;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[29]";
		INDEX = 234;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[28]";
		INDEX = 235;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[27]";
		INDEX = 236;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[26]";
		INDEX = 237;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[25]";
		INDEX = 238;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[24]";
		INDEX = 239;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[23]";
		INDEX = 240;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[22]";
		INDEX = 241;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[21]";
		INDEX = 242;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[20]";
		INDEX = 243;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[19]";
		INDEX = 244;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[18]";
		INDEX = 245;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[17]";
		INDEX = 246;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[16]";
		INDEX = 247;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[15]";
		INDEX = 248;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[14]";
		INDEX = 249;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[13]";
		INDEX = 250;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[12]";
		INDEX = 251;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[11]";
		INDEX = 252;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[10]";
		INDEX = 253;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[9]";
		INDEX = 254;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[8]";
		INDEX = 255;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[7]";
		INDEX = 256;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[6]";
		INDEX = 257;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[5]";
		INDEX = 258;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[4]";
		INDEX = 259;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[3]";
		INDEX = 260;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[2]";
		INDEX = 261;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[1]";
		INDEX = 262;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[0]";
		INDEX = 263;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout";
		INDEX = 264;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[31]";
		INDEX = 265;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[30]";
		INDEX = 266;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[29]";
		INDEX = 267;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[28]";
		INDEX = 268;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[27]";
		INDEX = 269;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[26]";
		INDEX = 270;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[25]";
		INDEX = 271;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[24]";
		INDEX = 272;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[23]";
		INDEX = 273;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[22]";
		INDEX = 274;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[21]";
		INDEX = 275;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[20]";
		INDEX = 276;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[19]";
		INDEX = 277;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[18]";
		INDEX = 278;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[17]";
		INDEX = 279;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[16]";
		INDEX = 280;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[15]";
		INDEX = 281;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[14]";
		INDEX = 282;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[13]";
		INDEX = 283;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[12]";
		INDEX = 284;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[11]";
		INDEX = 285;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[10]";
		INDEX = 286;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[9]";
		INDEX = 287;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[8]";
		INDEX = 288;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[7]";
		INDEX = 289;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[6]";
		INDEX = 290;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[5]";
		INDEX = 291;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[4]";
		INDEX = 292;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[3]";
		INDEX = 293;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[2]";
		INDEX = 294;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[1]";
		INDEX = 295;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[0]";
		INDEX = 296;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout";
		INDEX = 297;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[31]";
		INDEX = 298;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[30]";
		INDEX = 299;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[29]";
		INDEX = 300;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[28]";
		INDEX = 301;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[27]";
		INDEX = 302;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[26]";
		INDEX = 303;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[25]";
		INDEX = 304;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[24]";
		INDEX = 305;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[23]";
		INDEX = 306;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[22]";
		INDEX = 307;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[21]";
		INDEX = 308;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[20]";
		INDEX = 309;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[19]";
		INDEX = 310;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[18]";
		INDEX = 311;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[17]";
		INDEX = 312;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[16]";
		INDEX = 313;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[15]";
		INDEX = 314;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[14]";
		INDEX = 315;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[13]";
		INDEX = 316;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[12]";
		INDEX = 317;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[11]";
		INDEX = 318;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[10]";
		INDEX = 319;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[9]";
		INDEX = 320;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[8]";
		INDEX = 321;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[7]";
		INDEX = 322;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[6]";
		INDEX = 323;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[5]";
		INDEX = 324;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[4]";
		INDEX = 325;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[3]";
		INDEX = 326;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[2]";
		INDEX = 327;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[1]";
		INDEX = 328;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[0]";
		INDEX = 329;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout";
		INDEX = 330;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[31]";
		INDEX = 331;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[30]";
		INDEX = 332;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[29]";
		INDEX = 333;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[28]";
		INDEX = 334;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[27]";
		INDEX = 335;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[26]";
		INDEX = 336;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[25]";
		INDEX = 337;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[24]";
		INDEX = 338;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[23]";
		INDEX = 339;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[22]";
		INDEX = 340;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[21]";
		INDEX = 341;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[20]";
		INDEX = 342;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[19]";
		INDEX = 343;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[18]";
		INDEX = 344;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[17]";
		INDEX = 345;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[16]";
		INDEX = 346;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[15]";
		INDEX = 347;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[14]";
		INDEX = 348;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[13]";
		INDEX = 349;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[12]";
		INDEX = 350;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[11]";
		INDEX = 351;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[10]";
		INDEX = 352;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[9]";
		INDEX = 353;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[8]";
		INDEX = 354;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[7]";
		INDEX = 355;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[6]";
		INDEX = 356;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[5]";
		INDEX = 357;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[4]";
		INDEX = 358;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[3]";
		INDEX = 359;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[2]";
		INDEX = 360;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[1]";
		INDEX = 361;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[0]";
		INDEX = 362;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout";
		INDEX = 363;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[31]";
		INDEX = 364;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[30]";
		INDEX = 365;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[29]";
		INDEX = 366;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[28]";
		INDEX = 367;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[27]";
		INDEX = 368;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[26]";
		INDEX = 369;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[25]";
		INDEX = 370;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[24]";
		INDEX = 371;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[23]";
		INDEX = 372;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[22]";
		INDEX = 373;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[21]";
		INDEX = 374;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[20]";
		INDEX = 375;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[19]";
		INDEX = 376;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[18]";
		INDEX = 377;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[17]";
		INDEX = 378;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[16]";
		INDEX = 379;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[15]";
		INDEX = 380;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[14]";
		INDEX = 381;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[13]";
		INDEX = 382;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[12]";
		INDEX = 383;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[11]";
		INDEX = 384;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[10]";
		INDEX = 385;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[9]";
		INDEX = 386;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[8]";
		INDEX = 387;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[7]";
		INDEX = 388;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[6]";
		INDEX = 389;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[5]";
		INDEX = 390;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[4]";
		INDEX = 391;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[3]";
		INDEX = 392;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[2]";
		INDEX = 393;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[1]";
		INDEX = 394;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[0]";
		INDEX = 395;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout";
		INDEX = 396;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[31]";
		INDEX = 397;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[30]";
		INDEX = 398;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[29]";
		INDEX = 399;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[28]";
		INDEX = 400;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[27]";
		INDEX = 401;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[26]";
		INDEX = 402;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[25]";
		INDEX = 403;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[24]";
		INDEX = 404;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[23]";
		INDEX = 405;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[22]";
		INDEX = 406;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[21]";
		INDEX = 407;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[20]";
		INDEX = 408;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[19]";
		INDEX = 409;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[18]";
		INDEX = 410;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[17]";
		INDEX = 411;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[16]";
		INDEX = 412;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[15]";
		INDEX = 413;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[14]";
		INDEX = 414;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[13]";
		INDEX = 415;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[12]";
		INDEX = 416;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[11]";
		INDEX = 417;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[10]";
		INDEX = 418;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[9]";
		INDEX = 419;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[8]";
		INDEX = 420;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[7]";
		INDEX = 421;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[6]";
		INDEX = 422;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[5]";
		INDEX = 423;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[4]";
		INDEX = 424;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[3]";
		INDEX = 425;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[2]";
		INDEX = 426;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[1]";
		INDEX = 427;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[0]";
		INDEX = 428;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout";
		INDEX = 429;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[31]";
		INDEX = 430;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[30]";
		INDEX = 431;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[29]";
		INDEX = 432;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[28]";
		INDEX = 433;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[27]";
		INDEX = 434;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[26]";
		INDEX = 435;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[25]";
		INDEX = 436;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[24]";
		INDEX = 437;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[23]";
		INDEX = 438;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[22]";
		INDEX = 439;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[21]";
		INDEX = 440;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[20]";
		INDEX = 441;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[19]";
		INDEX = 442;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[18]";
		INDEX = 443;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[17]";
		INDEX = 444;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[16]";
		INDEX = 445;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[15]";
		INDEX = 446;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[14]";
		INDEX = 447;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[13]";
		INDEX = 448;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[12]";
		INDEX = 449;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[11]";
		INDEX = 450;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[10]";
		INDEX = 451;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[9]";
		INDEX = 452;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[8]";
		INDEX = 453;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[7]";
		INDEX = 454;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[6]";
		INDEX = 455;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[5]";
		INDEX = 456;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[4]";
		INDEX = 457;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[3]";
		INDEX = 458;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[2]";
		INDEX = 459;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[1]";
		INDEX = 460;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[0]";
		INDEX = 461;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout";
		INDEX = 462;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[31]";
		INDEX = 463;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[30]";
		INDEX = 464;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[29]";
		INDEX = 465;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[28]";
		INDEX = 466;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[27]";
		INDEX = 467;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[26]";
		INDEX = 468;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[25]";
		INDEX = 469;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[24]";
		INDEX = 470;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[23]";
		INDEX = 471;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[22]";
		INDEX = 472;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[21]";
		INDEX = 473;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[20]";
		INDEX = 474;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[19]";
		INDEX = 475;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[18]";
		INDEX = 476;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[17]";
		INDEX = 477;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[16]";
		INDEX = 478;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[15]";
		INDEX = 479;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[14]";
		INDEX = 480;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[13]";
		INDEX = 481;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[12]";
		INDEX = 482;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[11]";
		INDEX = 483;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[10]";
		INDEX = 484;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[9]";
		INDEX = 485;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[8]";
		INDEX = 486;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[7]";
		INDEX = 487;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[6]";
		INDEX = 488;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[5]";
		INDEX = 489;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[4]";
		INDEX = 490;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[3]";
		INDEX = 491;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[2]";
		INDEX = 492;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[1]";
		INDEX = 493;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[0]";
		INDEX = 494;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout";
		INDEX = 495;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[31]";
		INDEX = 496;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[30]";
		INDEX = 497;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[29]";
		INDEX = 498;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[28]";
		INDEX = 499;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[27]";
		INDEX = 500;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[26]";
		INDEX = 501;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[25]";
		INDEX = 502;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[24]";
		INDEX = 503;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[23]";
		INDEX = 504;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[22]";
		INDEX = 505;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[21]";
		INDEX = 506;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[20]";
		INDEX = 507;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[19]";
		INDEX = 508;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[18]";
		INDEX = 509;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[17]";
		INDEX = 510;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[16]";
		INDEX = 511;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[15]";
		INDEX = 512;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[14]";
		INDEX = 513;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[13]";
		INDEX = 514;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[12]";
		INDEX = 515;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[11]";
		INDEX = 516;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[10]";
		INDEX = 517;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[9]";
		INDEX = 518;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[8]";
		INDEX = 519;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[7]";
		INDEX = 520;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[6]";
		INDEX = 521;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[5]";
		INDEX = 522;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[4]";
		INDEX = 523;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[3]";
		INDEX = 524;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[2]";
		INDEX = 525;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[1]";
		INDEX = 526;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[0]";
		INDEX = 527;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout";
		INDEX = 528;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[31]";
		INDEX = 529;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[30]";
		INDEX = 530;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[29]";
		INDEX = 531;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[28]";
		INDEX = 532;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[27]";
		INDEX = 533;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[26]";
		INDEX = 534;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[25]";
		INDEX = 535;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[24]";
		INDEX = 536;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[23]";
		INDEX = 537;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[22]";
		INDEX = 538;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[21]";
		INDEX = 539;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[20]";
		INDEX = 540;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[19]";
		INDEX = 541;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[18]";
		INDEX = 542;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[17]";
		INDEX = 543;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[16]";
		INDEX = 544;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[15]";
		INDEX = 545;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[14]";
		INDEX = 546;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[13]";
		INDEX = 547;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[12]";
		INDEX = 548;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[11]";
		INDEX = 549;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[10]";
		INDEX = 550;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[9]";
		INDEX = 551;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[8]";
		INDEX = 552;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[7]";
		INDEX = 553;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[6]";
		INDEX = 554;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[5]";
		INDEX = 555;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[4]";
		INDEX = 556;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[3]";
		INDEX = 557;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[2]";
		INDEX = 558;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[1]";
		INDEX = 559;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[0]";
		INDEX = 560;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout";
		INDEX = 561;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[31]";
		INDEX = 562;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[30]";
		INDEX = 563;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[29]";
		INDEX = 564;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[28]";
		INDEX = 565;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[27]";
		INDEX = 566;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[26]";
		INDEX = 567;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[25]";
		INDEX = 568;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[24]";
		INDEX = 569;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[23]";
		INDEX = 570;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[22]";
		INDEX = 571;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[21]";
		INDEX = 572;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[20]";
		INDEX = 573;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[19]";
		INDEX = 574;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[18]";
		INDEX = 575;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[17]";
		INDEX = 576;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[16]";
		INDEX = 577;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[15]";
		INDEX = 578;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[14]";
		INDEX = 579;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[13]";
		INDEX = 580;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[12]";
		INDEX = 581;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[11]";
		INDEX = 582;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[10]";
		INDEX = 583;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[9]";
		INDEX = 584;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[8]";
		INDEX = 585;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[7]";
		INDEX = 586;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[6]";
		INDEX = 587;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[5]";
		INDEX = 588;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[4]";
		INDEX = 589;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[3]";
		INDEX = 590;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[2]";
		INDEX = 591;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[1]";
		INDEX = 592;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[0]";
		INDEX = 593;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
}

VECTOR("C:/Users/Eun Ji Lee/Desktop/Forwarding/ARM_System/ARM/ARM_System.vwf")
{
	ZOOM{
		ZBEGIN = 0;
		ZEND = 0;
		NUMERATOR = 0;
		DENOMINATOR = 0;
		TOP_INDEX = 0;
	}
	CLOCK{
		PERIOD = 10000;
		OFFSET = 0;
		DUTY_CYCLE = 50;
	}
	RANDOM_VALUE{
		INTERVAL_TYPE = HALF_GRID;
	}
	LINE{
		SIGNAL = "CLOCK_27";
		INDEX = 0;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R";
		INDEX = 1;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[31]";
		INDEX = 2;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[30]";
		INDEX = 3;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[29]";
		INDEX = 4;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[28]";
		INDEX = 5;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[27]";
		INDEX = 6;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[26]";
		INDEX = 7;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[25]";
		INDEX = 8;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[24]";
		INDEX = 9;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[23]";
		INDEX = 10;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[22]";
		INDEX = 11;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[21]";
		INDEX = 12;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[20]";
		INDEX = 13;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[19]";
		INDEX = 14;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[18]";
		INDEX = 15;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[17]";
		INDEX = 16;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[16]";
		INDEX = 17;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[15]";
		INDEX = 18;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[14]";
		INDEX = 19;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[13]";
		INDEX = 20;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[12]";
		INDEX = 21;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[11]";
		INDEX = 22;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[10]";
		INDEX = 23;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[9]";
		INDEX = 24;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[8]";
		INDEX = 25;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[7]";
		INDEX = 26;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[6]";
		INDEX = 27;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[5]";
		INDEX = 28;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[4]";
		INDEX = 29;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[3]";
		INDEX = 30;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[2]";
		INDEX = 31;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[1]";
		INDEX = 32;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[0]";
		INDEX = 33;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R";
		INDEX = 34;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[31]";
		INDEX = 35;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[30]";
		INDEX = 36;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[29]";
		INDEX = 37;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[28]";
		INDEX = 38;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[27]";
		INDEX = 39;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[26]";
		INDEX = 40;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[25]";
		INDEX = 41;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[24]";
		INDEX = 42;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[23]";
		INDEX = 43;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[22]";
		INDEX = 44;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[21]";
		INDEX = 45;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[20]";
		INDEX = 46;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[19]";
		INDEX = 47;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[18]";
		INDEX = 48;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[17]";
		INDEX = 49;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[16]";
		INDEX = 50;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[15]";
		INDEX = 51;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[14]";
		INDEX = 52;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[13]";
		INDEX = 53;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[12]";
		INDEX = 54;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[11]";
		INDEX = 55;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[10]";
		INDEX = 56;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[9]";
		INDEX = 57;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[8]";
		INDEX = 58;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[7]";
		INDEX = 59;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[6]";
		INDEX = 60;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[5]";
		INDEX = 61;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[4]";
		INDEX = 62;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[3]";
		INDEX = 63;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[2]";
		INDEX = 64;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[1]";
		INDEX = 65;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[0]";
		INDEX = 66;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R";
		INDEX = 67;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[31]";
		INDEX = 68;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[30]";
		INDEX = 69;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[29]";
		INDEX = 70;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[28]";
		INDEX = 71;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[27]";
		INDEX = 72;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[26]";
		INDEX = 73;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[25]";
		INDEX = 74;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[24]";
		INDEX = 75;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[23]";
		INDEX = 76;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[22]";
		INDEX = 77;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[21]";
		INDEX = 78;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[20]";
		INDEX = 79;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[19]";
		INDEX = 80;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[18]";
		INDEX = 81;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[17]";
		INDEX = 82;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[16]";
		INDEX = 83;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[15]";
		INDEX = 84;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[14]";
		INDEX = 85;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[13]";
		INDEX = 86;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[12]";
		INDEX = 87;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[11]";
		INDEX = 88;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[10]";
		INDEX = 89;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[9]";
		INDEX = 90;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[8]";
		INDEX = 91;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[7]";
		INDEX = 92;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[6]";
		INDEX = 93;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[5]";
		INDEX = 94;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[4]";
		INDEX = 95;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[3]";
		INDEX = 96;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[2]";
		INDEX = 97;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[1]";
		INDEX = 98;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[0]";
		INDEX = 99;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R";
		INDEX = 100;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[31]";
		INDEX = 101;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[30]";
		INDEX = 102;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[29]";
		INDEX = 103;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[28]";
		INDEX = 104;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[27]";
		INDEX = 105;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[26]";
		INDEX = 106;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[25]";
		INDEX = 107;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[24]";
		INDEX = 108;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[23]";
		INDEX = 109;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[22]";
		INDEX = 110;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[21]";
		INDEX = 111;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[20]";
		INDEX = 112;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[19]";
		INDEX = 113;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[18]";
		INDEX = 114;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[17]";
		INDEX = 115;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[16]";
		INDEX = 116;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[15]";
		INDEX = 117;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[14]";
		INDEX = 118;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[13]";
		INDEX = 119;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[12]";
		INDEX = 120;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[11]";
		INDEX = 121;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[10]";
		INDEX = 122;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[9]";
		INDEX = 123;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[8]";
		INDEX = 124;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[7]";
		INDEX = 125;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[6]";
		INDEX = 126;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[5]";
		INDEX = 127;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[4]";
		INDEX = 128;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[3]";
		INDEX = 129;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[2]";
		INDEX = 130;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[1]";
		INDEX = 131;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[0]";
		INDEX = 132;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R";
		INDEX = 133;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[31]";
		INDEX = 134;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[30]";
		INDEX = 135;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[29]";
		INDEX = 136;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[28]";
		INDEX = 137;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[27]";
		INDEX = 138;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[26]";
		INDEX = 139;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[25]";
		INDEX = 140;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[24]";
		INDEX = 141;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[23]";
		INDEX = 142;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[22]";
		INDEX = 143;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[21]";
		INDEX = 144;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[20]";
		INDEX = 145;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[19]";
		INDEX = 146;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[18]";
		INDEX = 147;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[17]";
		INDEX = 148;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[16]";
		INDEX = 149;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[15]";
		INDEX = 150;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[14]";
		INDEX = 151;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[13]";
		INDEX = 152;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[12]";
		INDEX = 153;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[11]";
		INDEX = 154;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[10]";
		INDEX = 155;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[9]";
		INDEX = 156;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[8]";
		INDEX = 157;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[7]";
		INDEX = 158;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[6]";
		INDEX = 159;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[5]";
		INDEX = 160;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[4]";
		INDEX = 161;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[3]";
		INDEX = 162;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[2]";
		INDEX = 163;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[1]";
		INDEX = 164;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[0]";
		INDEX = 165;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R";
		INDEX = 166;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[31]";
		INDEX = 167;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[30]";
		INDEX = 168;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[29]";
		INDEX = 169;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[28]";
		INDEX = 170;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[27]";
		INDEX = 171;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[26]";
		INDEX = 172;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[25]";
		INDEX = 173;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[24]";
		INDEX = 174;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[23]";
		INDEX = 175;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[22]";
		INDEX = 176;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[21]";
		INDEX = 177;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[20]";
		INDEX = 178;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[19]";
		INDEX = 179;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[18]";
		INDEX = 180;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[17]";
		INDEX = 181;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[16]";
		INDEX = 182;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[15]";
		INDEX = 183;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[14]";
		INDEX = 184;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[13]";
		INDEX = 185;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[12]";
		INDEX = 186;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[11]";
		INDEX = 187;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[10]";
		INDEX = 188;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[9]";
		INDEX = 189;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[8]";
		INDEX = 190;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[7]";
		INDEX = 191;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[6]";
		INDEX = 192;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[5]";
		INDEX = 193;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[4]";
		INDEX = 194;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[3]";
		INDEX = 195;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[2]";
		INDEX = 196;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[1]";
		INDEX = 197;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[0]";
		INDEX = 198;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R";
		INDEX = 199;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[31]";
		INDEX = 200;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[30]";
		INDEX = 201;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[29]";
		INDEX = 202;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[28]";
		INDEX = 203;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[27]";
		INDEX = 204;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[26]";
		INDEX = 205;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[25]";
		INDEX = 206;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[24]";
		INDEX = 207;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[23]";
		INDEX = 208;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[22]";
		INDEX = 209;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[21]";
		INDEX = 210;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[20]";
		INDEX = 211;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[19]";
		INDEX = 212;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[18]";
		INDEX = 213;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[17]";
		INDEX = 214;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[16]";
		INDEX = 215;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[15]";
		INDEX = 216;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[14]";
		INDEX = 217;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[13]";
		INDEX = 218;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[12]";
		INDEX = 219;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[11]";
		INDEX = 220;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[10]";
		INDEX = 221;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[9]";
		INDEX = 222;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[8]";
		INDEX = 223;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[7]";
		INDEX = 224;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[6]";
		INDEX = 225;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[5]";
		INDEX = 226;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[4]";
		INDEX = 227;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[3]";
		INDEX = 228;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[2]";
		INDEX = 229;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[1]";
		INDEX = 230;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[0]";
		INDEX = 231;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R";
		INDEX = 232;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[31]";
		INDEX = 233;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[30]";
		INDEX = 234;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[29]";
		INDEX = 235;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[28]";
		INDEX = 236;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[27]";
		INDEX = 237;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[26]";
		INDEX = 238;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[25]";
		INDEX = 239;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[24]";
		INDEX = 240;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[23]";
		INDEX = 241;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[22]";
		INDEX = 242;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[21]";
		INDEX = 243;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[20]";
		INDEX = 244;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[19]";
		INDEX = 245;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[18]";
		INDEX = 246;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[17]";
		INDEX = 247;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[16]";
		INDEX = 248;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[15]";
		INDEX = 249;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[14]";
		INDEX = 250;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[13]";
		INDEX = 251;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[12]";
		INDEX = 252;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[11]";
		INDEX = 253;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[10]";
		INDEX = 254;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[9]";
		INDEX = 255;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[8]";
		INDEX = 256;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[7]";
		INDEX = 257;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[6]";
		INDEX = 258;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[5]";
		INDEX = 259;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[4]";
		INDEX = 260;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[3]";
		INDEX = 261;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[2]";
		INDEX = 262;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[1]";
		INDEX = 263;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[0]";
		INDEX = 264;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "KEY[0]";
		INDEX = 265;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout";
		INDEX = 266;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[31]";
		INDEX = 267;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[30]";
		INDEX = 268;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[29]";
		INDEX = 269;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[28]";
		INDEX = 270;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[27]";
		INDEX = 271;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[26]";
		INDEX = 272;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[25]";
		INDEX = 273;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[24]";
		INDEX = 274;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[23]";
		INDEX = 275;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[22]";
		INDEX = 276;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[21]";
		INDEX = 277;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[20]";
		INDEX = 278;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[19]";
		INDEX = 279;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[18]";
		INDEX = 280;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[17]";
		INDEX = 281;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[16]";
		INDEX = 282;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[15]";
		INDEX = 283;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[14]";
		INDEX = 284;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[13]";
		INDEX = 285;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[12]";
		INDEX = 286;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[11]";
		INDEX = 287;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[10]";
		INDEX = 288;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[9]";
		INDEX = 289;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[8]";
		INDEX = 290;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[7]";
		INDEX = 291;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[6]";
		INDEX = 292;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[5]";
		INDEX = 293;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[4]";
		INDEX = 294;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[3]";
		INDEX = 295;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[2]";
		INDEX = 296;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[1]";
		INDEX = 297;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[0]";
		INDEX = 298;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout";
		INDEX = 299;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[31]";
		INDEX = 300;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[30]";
		INDEX = 301;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[29]";
		INDEX = 302;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[28]";
		INDEX = 303;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[27]";
		INDEX = 304;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[26]";
		INDEX = 305;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[25]";
		INDEX = 306;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[24]";
		INDEX = 307;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[23]";
		INDEX = 308;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[22]";
		INDEX = 309;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[21]";
		INDEX = 310;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[20]";
		INDEX = 311;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[19]";
		INDEX = 312;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[18]";
		INDEX = 313;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[17]";
		INDEX = 314;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[16]";
		INDEX = 315;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[15]";
		INDEX = 316;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[14]";
		INDEX = 317;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[13]";
		INDEX = 318;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[12]";
		INDEX = 319;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[11]";
		INDEX = 320;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[10]";
		INDEX = 321;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[9]";
		INDEX = 322;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[8]";
		INDEX = 323;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[7]";
		INDEX = 324;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[6]";
		INDEX = 325;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[5]";
		INDEX = 326;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[4]";
		INDEX = 327;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[3]";
		INDEX = 328;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[2]";
		INDEX = 329;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[1]";
		INDEX = 330;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[0]";
		INDEX = 331;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout";
		INDEX = 332;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[31]";
		INDEX = 333;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[30]";
		INDEX = 334;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[29]";
		INDEX = 335;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[28]";
		INDEX = 336;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[27]";
		INDEX = 337;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[26]";
		INDEX = 338;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[25]";
		INDEX = 339;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[24]";
		INDEX = 340;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[23]";
		INDEX = 341;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[22]";
		INDEX = 342;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[21]";
		INDEX = 343;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[20]";
		INDEX = 344;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[19]";
		INDEX = 345;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[18]";
		INDEX = 346;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[17]";
		INDEX = 347;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[16]";
		INDEX = 348;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[15]";
		INDEX = 349;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[14]";
		INDEX = 350;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[13]";
		INDEX = 351;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[12]";
		INDEX = 352;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[11]";
		INDEX = 353;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[10]";
		INDEX = 354;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[9]";
		INDEX = 355;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[8]";
		INDEX = 356;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[7]";
		INDEX = 357;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[6]";
		INDEX = 358;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[5]";
		INDEX = 359;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[4]";
		INDEX = 360;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[3]";
		INDEX = 361;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[2]";
		INDEX = 362;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[1]";
		INDEX = 363;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[0]";
		INDEX = 364;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout";
		INDEX = 365;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout[31]";
		INDEX = 366;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout[30]";
		INDEX = 367;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout[29]";
		INDEX = 368;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout[28]";
		INDEX = 369;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout[27]";
		INDEX = 370;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout[26]";
		INDEX = 371;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout[25]";
		INDEX = 372;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout[24]";
		INDEX = 373;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout[23]";
		INDEX = 374;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout[22]";
		INDEX = 375;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout[21]";
		INDEX = 376;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout[20]";
		INDEX = 377;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout[19]";
		INDEX = 378;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout[18]";
		INDEX = 379;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout[17]";
		INDEX = 380;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout[16]";
		INDEX = 381;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout[15]";
		INDEX = 382;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout[14]";
		INDEX = 383;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout[13]";
		INDEX = 384;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout[12]";
		INDEX = 385;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout[11]";
		INDEX = 386;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout[10]";
		INDEX = 387;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout[9]";
		INDEX = 388;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout[8]";
		INDEX = 389;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout[7]";
		INDEX = 390;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout[6]";
		INDEX = 391;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout[5]";
		INDEX = 392;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout[4]";
		INDEX = 393;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout[3]";
		INDEX = 394;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout[2]";
		INDEX = 395;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout[1]";
		INDEX = 396;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout[0]";
		INDEX = 397;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout";
		INDEX = 398;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[31]";
		INDEX = 399;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[30]";
		INDEX = 400;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[29]";
		INDEX = 401;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[28]";
		INDEX = 402;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[27]";
		INDEX = 403;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[26]";
		INDEX = 404;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[25]";
		INDEX = 405;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[24]";
		INDEX = 406;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[23]";
		INDEX = 407;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[22]";
		INDEX = 408;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[21]";
		INDEX = 409;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[20]";
		INDEX = 410;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[19]";
		INDEX = 411;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[18]";
		INDEX = 412;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[17]";
		INDEX = 413;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[16]";
		INDEX = 414;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[15]";
		INDEX = 415;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[14]";
		INDEX = 416;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[13]";
		INDEX = 417;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[12]";
		INDEX = 418;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[11]";
		INDEX = 419;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[10]";
		INDEX = 420;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[9]";
		INDEX = 421;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[8]";
		INDEX = 422;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[7]";
		INDEX = 423;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[6]";
		INDEX = 424;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[5]";
		INDEX = 425;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[4]";
		INDEX = 426;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[3]";
		INDEX = 427;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[2]";
		INDEX = 428;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[1]";
		INDEX = 429;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[0]";
		INDEX = 430;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|NZCVregister:NZCV|regout";
		INDEX = 431;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|NZCVregister:NZCV|regout[3]";
		INDEX = 432;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|NZCVregister:NZCV|regout[2]";
		INDEX = 433;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|NZCVregister:NZCV|regout[1]";
		INDEX = 434;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|NZCVregister:NZCV|regout[0]";
		INDEX = 435;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout";
		INDEX = 436;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[31]";
		INDEX = 437;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[30]";
		INDEX = 438;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[29]";
		INDEX = 439;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[28]";
		INDEX = 440;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[27]";
		INDEX = 441;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[26]";
		INDEX = 442;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[25]";
		INDEX = 443;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[24]";
		INDEX = 444;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[23]";
		INDEX = 445;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[22]";
		INDEX = 446;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[21]";
		INDEX = 447;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[20]";
		INDEX = 448;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[19]";
		INDEX = 449;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[18]";
		INDEX = 450;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[17]";
		INDEX = 451;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[16]";
		INDEX = 452;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[15]";
		INDEX = 453;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[14]";
		INDEX = 454;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[13]";
		INDEX = 455;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[12]";
		INDEX = 456;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[11]";
		INDEX = 457;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[10]";
		INDEX = 458;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[9]";
		INDEX = 459;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[8]";
		INDEX = 460;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[7]";
		INDEX = 461;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[6]";
		INDEX = 462;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[5]";
		INDEX = 463;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[4]";
		INDEX = 464;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[3]";
		INDEX = 465;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[2]";
		INDEX = 466;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[1]";
		INDEX = 467;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[0]";
		INDEX = 468;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout";
		INDEX = 469;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[31]";
		INDEX = 470;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[30]";
		INDEX = 471;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[29]";
		INDEX = 472;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[28]";
		INDEX = 473;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[27]";
		INDEX = 474;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[26]";
		INDEX = 475;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[25]";
		INDEX = 476;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[24]";
		INDEX = 477;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[23]";
		INDEX = 478;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[22]";
		INDEX = 479;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[21]";
		INDEX = 480;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[20]";
		INDEX = 481;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[19]";
		INDEX = 482;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[18]";
		INDEX = 483;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[17]";
		INDEX = 484;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[16]";
		INDEX = 485;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[15]";
		INDEX = 486;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[14]";
		INDEX = 487;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[13]";
		INDEX = 488;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[12]";
		INDEX = 489;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[11]";
		INDEX = 490;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[10]";
		INDEX = 491;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[9]";
		INDEX = 492;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[8]";
		INDEX = 493;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[7]";
		INDEX = 494;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[6]";
		INDEX = 495;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[5]";
		INDEX = 496;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[4]";
		INDEX = 497;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[3]";
		INDEX = 498;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[2]";
		INDEX = 499;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[1]";
		INDEX = 500;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[0]";
		INDEX = 501;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout";
		INDEX = 502;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[31]";
		INDEX = 503;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[30]";
		INDEX = 504;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[29]";
		INDEX = 505;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[28]";
		INDEX = 506;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[27]";
		INDEX = 507;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[26]";
		INDEX = 508;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[25]";
		INDEX = 509;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[24]";
		INDEX = 510;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[23]";
		INDEX = 511;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[22]";
		INDEX = 512;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[21]";
		INDEX = 513;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[20]";
		INDEX = 514;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[19]";
		INDEX = 515;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[18]";
		INDEX = 516;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[17]";
		INDEX = 517;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[16]";
		INDEX = 518;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[15]";
		INDEX = 519;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[14]";
		INDEX = 520;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[13]";
		INDEX = 521;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[12]";
		INDEX = 522;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[11]";
		INDEX = 523;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[10]";
		INDEX = 524;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[9]";
		INDEX = 525;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[8]";
		INDEX = 526;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[7]";
		INDEX = 527;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[6]";
		INDEX = 528;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[5]";
		INDEX = 529;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[4]";
		INDEX = 530;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[3]";
		INDEX = 531;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[2]";
		INDEX = 532;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[1]";
		INDEX = 533;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[0]";
		INDEX = 534;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout";
		INDEX = 535;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[31]";
		INDEX = 536;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[30]";
		INDEX = 537;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[29]";
		INDEX = 538;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[28]";
		INDEX = 539;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[27]";
		INDEX = 540;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[26]";
		INDEX = 541;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[25]";
		INDEX = 542;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[24]";
		INDEX = 543;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[23]";
		INDEX = 544;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[22]";
		INDEX = 545;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[21]";
		INDEX = 546;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[20]";
		INDEX = 547;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[19]";
		INDEX = 548;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[18]";
		INDEX = 549;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[17]";
		INDEX = 550;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[16]";
		INDEX = 551;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[15]";
		INDEX = 552;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[14]";
		INDEX = 553;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[13]";
		INDEX = 554;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[12]";
		INDEX = 555;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[11]";
		INDEX = 556;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[10]";
		INDEX = 557;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[9]";
		INDEX = 558;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[8]";
		INDEX = 559;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[7]";
		INDEX = 560;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[6]";
		INDEX = 561;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[5]";
		INDEX = 562;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[4]";
		INDEX = 563;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[3]";
		INDEX = 564;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[2]";
		INDEX = 565;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[1]";
		INDEX = 566;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[0]";
		INDEX = 567;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout";
		INDEX = 568;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[31]";
		INDEX = 569;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[30]";
		INDEX = 570;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[29]";
		INDEX = 571;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[28]";
		INDEX = 572;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[27]";
		INDEX = 573;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[26]";
		INDEX = 574;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[25]";
		INDEX = 575;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[24]";
		INDEX = 576;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[23]";
		INDEX = 577;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[22]";
		INDEX = 578;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[21]";
		INDEX = 579;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[20]";
		INDEX = 580;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[19]";
		INDEX = 581;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[18]";
		INDEX = 582;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[17]";
		INDEX = 583;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[16]";
		INDEX = 584;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[15]";
		INDEX = 585;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[14]";
		INDEX = 586;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[13]";
		INDEX = 587;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[12]";
		INDEX = 588;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[11]";
		INDEX = 589;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[10]";
		INDEX = 590;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[9]";
		INDEX = 591;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[8]";
		INDEX = 592;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[7]";
		INDEX = 593;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[6]";
		INDEX = 594;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[5]";
		INDEX = 595;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[4]";
		INDEX = 596;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[3]";
		INDEX = 597;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[2]";
		INDEX = 598;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[1]";
		INDEX = 599;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[0]";
		INDEX = 600;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout";
		INDEX = 601;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[31]";
		INDEX = 602;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[30]";
		INDEX = 603;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[29]";
		INDEX = 604;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[28]";
		INDEX = 605;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[27]";
		INDEX = 606;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[26]";
		INDEX = 607;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[25]";
		INDEX = 608;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[24]";
		INDEX = 609;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[23]";
		INDEX = 610;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[22]";
		INDEX = 611;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[21]";
		INDEX = 612;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[20]";
		INDEX = 613;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[19]";
		INDEX = 614;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[18]";
		INDEX = 615;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[17]";
		INDEX = 616;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[16]";
		INDEX = 617;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[15]";
		INDEX = 618;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[14]";
		INDEX = 619;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[13]";
		INDEX = 620;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[12]";
		INDEX = 621;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[11]";
		INDEX = 622;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[10]";
		INDEX = 623;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[9]";
		INDEX = 624;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[8]";
		INDEX = 625;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[7]";
		INDEX = 626;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[6]";
		INDEX = 627;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[5]";
		INDEX = 628;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[4]";
		INDEX = 629;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[3]";
		INDEX = 630;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[2]";
		INDEX = 631;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[1]";
		INDEX = 632;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[0]";
		INDEX = 633;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout";
		INDEX = 634;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[31]";
		INDEX = 635;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[30]";
		INDEX = 636;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[29]";
		INDEX = 637;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[28]";
		INDEX = 638;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[27]";
		INDEX = 639;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[26]";
		INDEX = 640;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[25]";
		INDEX = 641;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[24]";
		INDEX = 642;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[23]";
		INDEX = 643;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[22]";
		INDEX = 644;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[21]";
		INDEX = 645;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[20]";
		INDEX = 646;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[19]";
		INDEX = 647;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[18]";
		INDEX = 648;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[17]";
		INDEX = 649;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[16]";
		INDEX = 650;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[15]";
		INDEX = 651;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[14]";
		INDEX = 652;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[13]";
		INDEX = 653;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[12]";
		INDEX = 654;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[11]";
		INDEX = 655;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[10]";
		INDEX = 656;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[9]";
		INDEX = 657;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[8]";
		INDEX = 658;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[7]";
		INDEX = 659;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[6]";
		INDEX = 660;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[5]";
		INDEX = 661;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[4]";
		INDEX = 662;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[3]";
		INDEX = 663;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[2]";
		INDEX = 664;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[1]";
		INDEX = 665;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[0]";
		INDEX = 666;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout";
		INDEX = 667;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[31]";
		INDEX = 668;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[30]";
		INDEX = 669;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[29]";
		INDEX = 670;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[28]";
		INDEX = 671;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[27]";
		INDEX = 672;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[26]";
		INDEX = 673;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[25]";
		INDEX = 674;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[24]";
		INDEX = 675;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[23]";
		INDEX = 676;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[22]";
		INDEX = 677;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[21]";
		INDEX = 678;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[20]";
		INDEX = 679;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[19]";
		INDEX = 680;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[18]";
		INDEX = 681;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[17]";
		INDEX = 682;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[16]";
		INDEX = 683;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[15]";
		INDEX = 684;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[14]";
		INDEX = 685;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[13]";
		INDEX = 686;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[12]";
		INDEX = 687;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[11]";
		INDEX = 688;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[10]";
		INDEX = 689;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[9]";
		INDEX = 690;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[8]";
		INDEX = 691;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[7]";
		INDEX = 692;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[6]";
		INDEX = 693;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[5]";
		INDEX = 694;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[4]";
		INDEX = 695;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[3]";
		INDEX = 696;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[2]";
		INDEX = 697;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[1]";
		INDEX = 698;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[0]";
		INDEX = 699;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout";
		INDEX = 700;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[31]";
		INDEX = 701;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[30]";
		INDEX = 702;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[29]";
		INDEX = 703;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[28]";
		INDEX = 704;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[27]";
		INDEX = 705;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[26]";
		INDEX = 706;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[25]";
		INDEX = 707;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[24]";
		INDEX = 708;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[23]";
		INDEX = 709;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[22]";
		INDEX = 710;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[21]";
		INDEX = 711;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[20]";
		INDEX = 712;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[19]";
		INDEX = 713;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[18]";
		INDEX = 714;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[17]";
		INDEX = 715;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[16]";
		INDEX = 716;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[15]";
		INDEX = 717;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[14]";
		INDEX = 718;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[13]";
		INDEX = 719;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[12]";
		INDEX = 720;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[11]";
		INDEX = 721;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[10]";
		INDEX = 722;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[9]";
		INDEX = 723;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[8]";
		INDEX = 724;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[7]";
		INDEX = 725;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[6]";
		INDEX = 726;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[5]";
		INDEX = 727;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[4]";
		INDEX = 728;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[3]";
		INDEX = 729;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[2]";
		INDEX = 730;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[1]";
		INDEX = 731;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[0]";
		INDEX = 732;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout";
		INDEX = 733;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[31]";
		INDEX = 734;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[30]";
		INDEX = 735;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[29]";
		INDEX = 736;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[28]";
		INDEX = 737;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[27]";
		INDEX = 738;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[26]";
		INDEX = 739;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[25]";
		INDEX = 740;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[24]";
		INDEX = 741;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[23]";
		INDEX = 742;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[22]";
		INDEX = 743;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[21]";
		INDEX = 744;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[20]";
		INDEX = 745;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[19]";
		INDEX = 746;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[18]";
		INDEX = 747;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[17]";
		INDEX = 748;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[16]";
		INDEX = 749;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[15]";
		INDEX = 750;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[14]";
		INDEX = 751;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[13]";
		INDEX = 752;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[12]";
		INDEX = 753;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[11]";
		INDEX = 754;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[10]";
		INDEX = 755;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[9]";
		INDEX = 756;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[8]";
		INDEX = 757;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[7]";
		INDEX = 758;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[6]";
		INDEX = 759;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[5]";
		INDEX = 760;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[4]";
		INDEX = 761;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[3]";
		INDEX = 762;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[2]";
		INDEX = 763;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[1]";
		INDEX = 764;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[0]";
		INDEX = 765;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout";
		INDEX = 766;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[31]";
		INDEX = 767;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[30]";
		INDEX = 768;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[29]";
		INDEX = 769;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[28]";
		INDEX = 770;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[27]";
		INDEX = 771;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[26]";
		INDEX = 772;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[25]";
		INDEX = 773;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[24]";
		INDEX = 774;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[23]";
		INDEX = 775;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[22]";
		INDEX = 776;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[21]";
		INDEX = 777;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[20]";
		INDEX = 778;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[19]";
		INDEX = 779;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[18]";
		INDEX = 780;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[17]";
		INDEX = 781;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[16]";
		INDEX = 782;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[15]";
		INDEX = 783;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[14]";
		INDEX = 784;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[13]";
		INDEX = 785;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[12]";
		INDEX = 786;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[11]";
		INDEX = 787;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[10]";
		INDEX = 788;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[9]";
		INDEX = 789;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[8]";
		INDEX = 790;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[7]";
		INDEX = 791;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[6]";
		INDEX = 792;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[5]";
		INDEX = 793;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[4]";
		INDEX = 794;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[3]";
		INDEX = 795;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[2]";
		INDEX = 796;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[1]";
		INDEX = 797;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[0]";
		INDEX = 798;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout";
		INDEX = 799;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[31]";
		INDEX = 800;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[30]";
		INDEX = 801;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[29]";
		INDEX = 802;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[28]";
		INDEX = 803;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[27]";
		INDEX = 804;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[26]";
		INDEX = 805;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[25]";
		INDEX = 806;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[24]";
		INDEX = 807;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[23]";
		INDEX = 808;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[22]";
		INDEX = 809;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[21]";
		INDEX = 810;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[20]";
		INDEX = 811;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[19]";
		INDEX = 812;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[18]";
		INDEX = 813;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[17]";
		INDEX = 814;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[16]";
		INDEX = 815;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[15]";
		INDEX = 816;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[14]";
		INDEX = 817;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[13]";
		INDEX = 818;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[12]";
		INDEX = 819;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[11]";
		INDEX = 820;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[10]";
		INDEX = 821;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[9]";
		INDEX = 822;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[8]";
		INDEX = 823;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[7]";
		INDEX = 824;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[6]";
		INDEX = 825;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[5]";
		INDEX = 826;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[4]";
		INDEX = 827;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[3]";
		INDEX = 828;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[2]";
		INDEX = 829;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[1]";
		INDEX = 830;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[0]";
		INDEX = 831;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout";
		INDEX = 832;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[31]";
		INDEX = 833;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[30]";
		INDEX = 834;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[29]";
		INDEX = 835;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[28]";
		INDEX = 836;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[27]";
		INDEX = 837;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[26]";
		INDEX = 838;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[25]";
		INDEX = 839;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[24]";
		INDEX = 840;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[23]";
		INDEX = 841;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[22]";
		INDEX = 842;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[21]";
		INDEX = 843;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[20]";
		INDEX = 844;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[19]";
		INDEX = 845;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[18]";
		INDEX = 846;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[17]";
		INDEX = 847;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[16]";
		INDEX = 848;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[15]";
		INDEX = 849;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[14]";
		INDEX = 850;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[13]";
		INDEX = 851;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[12]";
		INDEX = 852;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[11]";
		INDEX = 853;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[10]";
		INDEX = 854;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[9]";
		INDEX = 855;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[8]";
		INDEX = 856;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[7]";
		INDEX = 857;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[6]";
		INDEX = 858;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[5]";
		INDEX = 859;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[4]";
		INDEX = 860;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[3]";
		INDEX = 861;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[2]";
		INDEX = 862;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[1]";
		INDEX = 863;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[0]";
		INDEX = 864;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout";
		INDEX = 865;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[31]";
		INDEX = 866;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[30]";
		INDEX = 867;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[29]";
		INDEX = 868;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[28]";
		INDEX = 869;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[27]";
		INDEX = 870;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[26]";
		INDEX = 871;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[25]";
		INDEX = 872;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[24]";
		INDEX = 873;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[23]";
		INDEX = 874;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[22]";
		INDEX = 875;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[21]";
		INDEX = 876;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[20]";
		INDEX = 877;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[19]";
		INDEX = 878;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[18]";
		INDEX = 879;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[17]";
		INDEX = 880;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[16]";
		INDEX = 881;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[15]";
		INDEX = 882;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[14]";
		INDEX = 883;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[13]";
		INDEX = 884;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[12]";
		INDEX = 885;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[11]";
		INDEX = 886;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[10]";
		INDEX = 887;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[9]";
		INDEX = 888;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[8]";
		INDEX = 889;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[7]";
		INDEX = 890;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[6]";
		INDEX = 891;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[5]";
		INDEX = 892;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[4]";
		INDEX = 893;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[3]";
		INDEX = 894;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[2]";
		INDEX = 895;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[1]";
		INDEX = 896;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[0]";
		INDEX = 897;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout";
		INDEX = 898;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[31]";
		INDEX = 899;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[30]";
		INDEX = 900;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[29]";
		INDEX = 901;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[28]";
		INDEX = 902;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[27]";
		INDEX = 903;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[26]";
		INDEX = 904;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[25]";
		INDEX = 905;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[24]";
		INDEX = 906;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[23]";
		INDEX = 907;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[22]";
		INDEX = 908;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[21]";
		INDEX = 909;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[20]";
		INDEX = 910;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[19]";
		INDEX = 911;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[18]";
		INDEX = 912;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[17]";
		INDEX = 913;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[16]";
		INDEX = 914;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[15]";
		INDEX = 915;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[14]";
		INDEX = 916;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[13]";
		INDEX = 917;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[12]";
		INDEX = 918;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[11]";
		INDEX = 919;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[10]";
		INDEX = 920;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[9]";
		INDEX = 921;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[8]";
		INDEX = 922;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[7]";
		INDEX = 923;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[6]";
		INDEX = 924;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[5]";
		INDEX = 925;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[4]";
		INDEX = 926;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[3]";
		INDEX = 927;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[2]";
		INDEX = 928;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[1]";
		INDEX = 929;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[0]";
		INDEX = 930;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout";
		INDEX = 931;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[31]";
		INDEX = 932;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[30]";
		INDEX = 933;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[29]";
		INDEX = 934;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[28]";
		INDEX = 935;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[27]";
		INDEX = 936;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[26]";
		INDEX = 937;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[25]";
		INDEX = 938;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[24]";
		INDEX = 939;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[23]";
		INDEX = 940;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[22]";
		INDEX = 941;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[21]";
		INDEX = 942;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[20]";
		INDEX = 943;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[19]";
		INDEX = 944;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[18]";
		INDEX = 945;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[17]";
		INDEX = 946;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[16]";
		INDEX = 947;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[15]";
		INDEX = 948;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[14]";
		INDEX = 949;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[13]";
		INDEX = 950;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[12]";
		INDEX = 951;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[11]";
		INDEX = 952;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[10]";
		INDEX = 953;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[9]";
		INDEX = 954;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[8]";
		INDEX = 955;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[7]";
		INDEX = 956;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[6]";
		INDEX = 957;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[5]";
		INDEX = 958;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[4]";
		INDEX = 959;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[3]";
		INDEX = 960;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[2]";
		INDEX = 961;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[1]";
		INDEX = 962;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[0]";
		INDEX = 963;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|signalunit:SignalControl|oneAdder:Step|regout";
		INDEX = 964;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|signalunit:SignalControl|oneAdder:Step|regout[2]";
		INDEX = 965;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|signalunit:SignalControl|oneAdder:Step|regout[1]";
		INDEX = 966;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|signalunit:SignalControl|oneAdder:Step|regout[0]";
		INDEX = 967;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ifidregister:ifid|instout";
		INDEX = 968;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ifidregister:ifid|instout[31]";
		INDEX = 969;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ifidregister:ifid|instout[30]";
		INDEX = 970;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ifidregister:ifid|instout[29]";
		INDEX = 971;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ifidregister:ifid|instout[28]";
		INDEX = 972;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ifidregister:ifid|instout[27]";
		INDEX = 973;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ifidregister:ifid|instout[26]";
		INDEX = 974;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ifidregister:ifid|instout[25]";
		INDEX = 975;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ifidregister:ifid|instout[24]";
		INDEX = 976;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ifidregister:ifid|instout[23]";
		INDEX = 977;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ifidregister:ifid|instout[22]";
		INDEX = 978;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ifidregister:ifid|instout[21]";
		INDEX = 979;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ifidregister:ifid|instout[20]";
		INDEX = 980;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ifidregister:ifid|instout[19]";
		INDEX = 981;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ifidregister:ifid|instout[18]";
		INDEX = 982;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ifidregister:ifid|instout[17]";
		INDEX = 983;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ifidregister:ifid|instout[16]";
		INDEX = 984;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ifidregister:ifid|instout[15]";
		INDEX = 985;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ifidregister:ifid|instout[14]";
		INDEX = 986;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ifidregister:ifid|instout[13]";
		INDEX = 987;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ifidregister:ifid|instout[12]";
		INDEX = 988;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ifidregister:ifid|instout[11]";
		INDEX = 989;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ifidregister:ifid|instout[10]";
		INDEX = 990;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ifidregister:ifid|instout[9]";
		INDEX = 991;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ifidregister:ifid|instout[8]";
		INDEX = 992;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ifidregister:ifid|instout[7]";
		INDEX = 993;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ifidregister:ifid|instout[6]";
		INDEX = 994;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ifidregister:ifid|instout[5]";
		INDEX = 995;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ifidregister:ifid|instout[4]";
		INDEX = 996;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ifidregister:ifid|instout[3]";
		INDEX = 997;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ifidregister:ifid|instout[2]";
		INDEX = 998;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ifidregister:ifid|instout[1]";
		INDEX = 999;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ifidregister:ifid|instout[0]";
		INDEX = 1000;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|rfdstout";
		INDEX = 1001;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|rfdstout[3]";
		INDEX = 1002;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|rfdstout[2]";
		INDEX = 1003;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|rfdstout[1]";
		INDEX = 1004;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|rfdstout[0]";
		INDEX = 1005;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Aout";
		INDEX = 1006;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Aout[31]";
		INDEX = 1007;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Aout[30]";
		INDEX = 1008;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Aout[29]";
		INDEX = 1009;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Aout[28]";
		INDEX = 1010;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Aout[27]";
		INDEX = 1011;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Aout[26]";
		INDEX = 1012;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Aout[25]";
		INDEX = 1013;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Aout[24]";
		INDEX = 1014;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Aout[23]";
		INDEX = 1015;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Aout[22]";
		INDEX = 1016;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Aout[21]";
		INDEX = 1017;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Aout[20]";
		INDEX = 1018;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Aout[19]";
		INDEX = 1019;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Aout[18]";
		INDEX = 1020;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Aout[17]";
		INDEX = 1021;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Aout[16]";
		INDEX = 1022;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Aout[15]";
		INDEX = 1023;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Aout[14]";
		INDEX = 1024;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Aout[13]";
		INDEX = 1025;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Aout[12]";
		INDEX = 1026;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Aout[11]";
		INDEX = 1027;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Aout[10]";
		INDEX = 1028;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Aout[9]";
		INDEX = 1029;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Aout[8]";
		INDEX = 1030;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Aout[7]";
		INDEX = 1031;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Aout[6]";
		INDEX = 1032;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Aout[5]";
		INDEX = 1033;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Aout[4]";
		INDEX = 1034;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Aout[3]";
		INDEX = 1035;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Aout[2]";
		INDEX = 1036;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Aout[1]";
		INDEX = 1037;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Aout[0]";
		INDEX = 1038;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Bout";
		INDEX = 1039;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Bout[31]";
		INDEX = 1040;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Bout[30]";
		INDEX = 1041;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Bout[29]";
		INDEX = 1042;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Bout[28]";
		INDEX = 1043;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Bout[27]";
		INDEX = 1044;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Bout[26]";
		INDEX = 1045;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Bout[25]";
		INDEX = 1046;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Bout[24]";
		INDEX = 1047;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Bout[23]";
		INDEX = 1048;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Bout[22]";
		INDEX = 1049;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Bout[21]";
		INDEX = 1050;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Bout[20]";
		INDEX = 1051;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Bout[19]";
		INDEX = 1052;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Bout[18]";
		INDEX = 1053;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Bout[17]";
		INDEX = 1054;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Bout[16]";
		INDEX = 1055;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Bout[15]";
		INDEX = 1056;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Bout[14]";
		INDEX = 1057;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Bout[13]";
		INDEX = 1058;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Bout[12]";
		INDEX = 1059;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Bout[11]";
		INDEX = 1060;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Bout[10]";
		INDEX = 1061;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Bout[9]";
		INDEX = 1062;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Bout[8]";
		INDEX = 1063;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Bout[7]";
		INDEX = 1064;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Bout[6]";
		INDEX = 1065;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Bout[5]";
		INDEX = 1066;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Bout[4]";
		INDEX = 1067;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Bout[3]";
		INDEX = 1068;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Bout[2]";
		INDEX = 1069;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Bout[1]";
		INDEX = 1070;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Bout[0]";
		INDEX = 1071;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|wbout";
		INDEX = 1072;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|wbout[31]";
		INDEX = 1073;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|wbout[30]";
		INDEX = 1074;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|wbout[29]";
		INDEX = 1075;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|wbout[28]";
		INDEX = 1076;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|wbout[27]";
		INDEX = 1077;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|wbout[26]";
		INDEX = 1078;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|wbout[25]";
		INDEX = 1079;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|wbout[24]";
		INDEX = 1080;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|wbout[23]";
		INDEX = 1081;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|wbout[22]";
		INDEX = 1082;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|wbout[21]";
		INDEX = 1083;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|wbout[20]";
		INDEX = 1084;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|wbout[19]";
		INDEX = 1085;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|wbout[18]";
		INDEX = 1086;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|wbout[17]";
		INDEX = 1087;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|wbout[16]";
		INDEX = 1088;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|wbout[15]";
		INDEX = 1089;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|wbout[14]";
		INDEX = 1090;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|wbout[13]";
		INDEX = 1091;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|wbout[12]";
		INDEX = 1092;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|wbout[11]";
		INDEX = 1093;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|wbout[10]";
		INDEX = 1094;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|wbout[9]";
		INDEX = 1095;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|wbout[8]";
		INDEX = 1096;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|wbout[7]";
		INDEX = 1097;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|wbout[6]";
		INDEX = 1098;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|wbout[5]";
		INDEX = 1099;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|wbout[4]";
		INDEX = 1100;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|wbout[3]";
		INDEX = 1101;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|wbout[2]";
		INDEX = 1102;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|wbout[1]";
		INDEX = 1103;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|wbout[0]";
		INDEX = 1104;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|fwAout";
		INDEX = 1105;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|fwAout[2]";
		INDEX = 1106;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|fwAout[1]";
		INDEX = 1107;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|fwAout[0]";
		INDEX = 1108;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|fwBout";
		INDEX = 1109;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|fwBout[2]";
		INDEX = 1110;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|fwBout[1]";
		INDEX = 1111;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|fwBout[0]";
		INDEX = 1112;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|rfdstout";
		INDEX = 1113;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|rfdstout[3]";
		INDEX = 1114;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|rfdstout[2]";
		INDEX = 1115;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|rfdstout[1]";
		INDEX = 1116;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|rfdstout[0]";
		INDEX = 1117;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|ALUout";
		INDEX = 1118;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|ALUout[31]";
		INDEX = 1119;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|ALUout[30]";
		INDEX = 1120;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|ALUout[29]";
		INDEX = 1121;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|ALUout[28]";
		INDEX = 1122;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|ALUout[27]";
		INDEX = 1123;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|ALUout[26]";
		INDEX = 1124;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|ALUout[25]";
		INDEX = 1125;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|ALUout[24]";
		INDEX = 1126;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|ALUout[23]";
		INDEX = 1127;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|ALUout[22]";
		INDEX = 1128;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|ALUout[21]";
		INDEX = 1129;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|ALUout[20]";
		INDEX = 1130;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|ALUout[19]";
		INDEX = 1131;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|ALUout[18]";
		INDEX = 1132;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|ALUout[17]";
		INDEX = 1133;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|ALUout[16]";
		INDEX = 1134;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|ALUout[15]";
		INDEX = 1135;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|ALUout[14]";
		INDEX = 1136;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|ALUout[13]";
		INDEX = 1137;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|ALUout[12]";
		INDEX = 1138;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|ALUout[11]";
		INDEX = 1139;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|ALUout[10]";
		INDEX = 1140;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|ALUout[9]";
		INDEX = 1141;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|ALUout[8]";
		INDEX = 1142;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|ALUout[7]";
		INDEX = 1143;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|ALUout[6]";
		INDEX = 1144;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|ALUout[5]";
		INDEX = 1145;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|ALUout[4]";
		INDEX = 1146;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|ALUout[3]";
		INDEX = 1147;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|ALUout[2]";
		INDEX = 1148;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|ALUout[1]";
		INDEX = 1149;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|ALUout[0]";
		INDEX = 1150;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|Bout";
		INDEX = 1151;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|Bout[31]";
		INDEX = 1152;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|Bout[30]";
		INDEX = 1153;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|Bout[29]";
		INDEX = 1154;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|Bout[28]";
		INDEX = 1155;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|Bout[27]";
		INDEX = 1156;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|Bout[26]";
		INDEX = 1157;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|Bout[25]";
		INDEX = 1158;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|Bout[24]";
		INDEX = 1159;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|Bout[23]";
		INDEX = 1160;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|Bout[22]";
		INDEX = 1161;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|Bout[21]";
		INDEX = 1162;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|Bout[20]";
		INDEX = 1163;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|Bout[19]";
		INDEX = 1164;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|Bout[18]";
		INDEX = 1165;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|Bout[17]";
		INDEX = 1166;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|Bout[16]";
		INDEX = 1167;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|Bout[15]";
		INDEX = 1168;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|Bout[14]";
		INDEX = 1169;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|Bout[13]";
		INDEX = 1170;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|Bout[12]";
		INDEX = 1171;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|Bout[11]";
		INDEX = 1172;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|Bout[10]";
		INDEX = 1173;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|Bout[9]";
		INDEX = 1174;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|Bout[8]";
		INDEX = 1175;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|Bout[7]";
		INDEX = 1176;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|Bout[6]";
		INDEX = 1177;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|Bout[5]";
		INDEX = 1178;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|Bout[4]";
		INDEX = 1179;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|Bout[3]";
		INDEX = 1180;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|Bout[2]";
		INDEX = 1181;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|Bout[1]";
		INDEX = 1182;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|Bout[0]";
		INDEX = 1183;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|rfdstout";
		INDEX = 1184;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|rfdstout[3]";
		INDEX = 1185;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|rfdstout[2]";
		INDEX = 1186;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|rfdstout[1]";
		INDEX = 1187;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|rfdstout[0]";
		INDEX = 1188;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|MDR";
		INDEX = 1189;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|MDR[31]";
		INDEX = 1190;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|MDR[30]";
		INDEX = 1191;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|MDR[29]";
		INDEX = 1192;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|MDR[28]";
		INDEX = 1193;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|MDR[27]";
		INDEX = 1194;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|MDR[26]";
		INDEX = 1195;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|MDR[25]";
		INDEX = 1196;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|MDR[24]";
		INDEX = 1197;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|MDR[23]";
		INDEX = 1198;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|MDR[22]";
		INDEX = 1199;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|MDR[21]";
		INDEX = 1200;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|MDR[20]";
		INDEX = 1201;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|MDR[19]";
		INDEX = 1202;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|MDR[18]";
		INDEX = 1203;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|MDR[17]";
		INDEX = 1204;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|MDR[16]";
		INDEX = 1205;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|MDR[15]";
		INDEX = 1206;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|MDR[14]";
		INDEX = 1207;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|MDR[13]";
		INDEX = 1208;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|MDR[12]";
		INDEX = 1209;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|MDR[11]";
		INDEX = 1210;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|MDR[10]";
		INDEX = 1211;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|MDR[9]";
		INDEX = 1212;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|MDR[8]";
		INDEX = 1213;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|MDR[7]";
		INDEX = 1214;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|MDR[6]";
		INDEX = 1215;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|MDR[5]";
		INDEX = 1216;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|MDR[4]";
		INDEX = 1217;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|MDR[3]";
		INDEX = 1218;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|MDR[2]";
		INDEX = 1219;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|MDR[1]";
		INDEX = 1220;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|MDR[0]";
		INDEX = 1221;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|Bout";
		INDEX = 1222;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|Bout[31]";
		INDEX = 1223;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|Bout[30]";
		INDEX = 1224;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|Bout[29]";
		INDEX = 1225;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|Bout[28]";
		INDEX = 1226;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|Bout[27]";
		INDEX = 1227;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|Bout[26]";
		INDEX = 1228;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|Bout[25]";
		INDEX = 1229;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|Bout[24]";
		INDEX = 1230;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|Bout[23]";
		INDEX = 1231;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|Bout[22]";
		INDEX = 1232;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|Bout[21]";
		INDEX = 1233;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|Bout[20]";
		INDEX = 1234;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|Bout[19]";
		INDEX = 1235;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|Bout[18]";
		INDEX = 1236;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|Bout[17]";
		INDEX = 1237;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|Bout[16]";
		INDEX = 1238;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|Bout[15]";
		INDEX = 1239;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|Bout[14]";
		INDEX = 1240;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|Bout[13]";
		INDEX = 1241;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|Bout[12]";
		INDEX = 1242;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|Bout[11]";
		INDEX = 1243;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|Bout[10]";
		INDEX = 1244;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|Bout[9]";
		INDEX = 1245;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|Bout[8]";
		INDEX = 1246;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|Bout[7]";
		INDEX = 1247;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|Bout[6]";
		INDEX = 1248;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|Bout[5]";
		INDEX = 1249;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|Bout[4]";
		INDEX = 1250;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|Bout[3]";
		INDEX = 1251;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|Bout[2]";
		INDEX = 1252;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|Bout[1]";
		INDEX = 1253;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|Bout[0]";
		INDEX = 1254;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|ALUout";
		INDEX = 1255;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|ALUout[31]";
		INDEX = 1256;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|ALUout[30]";
		INDEX = 1257;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|ALUout[29]";
		INDEX = 1258;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|ALUout[28]";
		INDEX = 1259;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|ALUout[27]";
		INDEX = 1260;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|ALUout[26]";
		INDEX = 1261;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|ALUout[25]";
		INDEX = 1262;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|ALUout[24]";
		INDEX = 1263;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|ALUout[23]";
		INDEX = 1264;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|ALUout[22]";
		INDEX = 1265;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|ALUout[21]";
		INDEX = 1266;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|ALUout[20]";
		INDEX = 1267;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|ALUout[19]";
		INDEX = 1268;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|ALUout[18]";
		INDEX = 1269;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|ALUout[17]";
		INDEX = 1270;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|ALUout[16]";
		INDEX = 1271;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|ALUout[15]";
		INDEX = 1272;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|ALUout[14]";
		INDEX = 1273;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|ALUout[13]";
		INDEX = 1274;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|ALUout[12]";
		INDEX = 1275;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|ALUout[11]";
		INDEX = 1276;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|ALUout[10]";
		INDEX = 1277;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|ALUout[9]";
		INDEX = 1278;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|ALUout[8]";
		INDEX = 1279;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|ALUout[7]";
		INDEX = 1280;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|ALUout[6]";
		INDEX = 1281;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|ALUout[5]";
		INDEX = 1282;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|ALUout[4]";
		INDEX = 1283;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|ALUout[3]";
		INDEX = 1284;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|ALUout[2]";
		INDEX = 1285;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|ALUout[1]";
		INDEX = 1286;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|ALUout[0]";
		INDEX = 1287;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
}

VECTOR("C:/Users/Eun Ji Lee/Desktop/Forwarding/ARM_System_Syn/db/ARM_System.sim.cvwf")
{
	ZOOM{
		ZBEGIN = 1487639;
		ZEND = 2388825;
		NUMERATOR = 514;
		DENOMINATOR = 491730;
		TOP_INDEX = 0;
	}
	CLOCK{
		PERIOD = 10000;
		OFFSET = 0;
		DUTY_CYCLE = 50;
	}
	RANDOM_VALUE{
		INTERVAL_TYPE = HALF_GRID;
	}
	LINE{
		SIGNAL = "CLOCK_27";
		INDEX = 0;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R";
		INDEX = 1;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[6]";
		INDEX = 2;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[5]";
		INDEX = 3;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[4]";
		INDEX = 4;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[3]";
		INDEX = 5;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[2]";
		INDEX = 6;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[1]";
		INDEX = 7;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[0]";
		INDEX = 8;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R";
		INDEX = 9;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[6]";
		INDEX = 10;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[5]";
		INDEX = 11;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[4]";
		INDEX = 12;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[3]";
		INDEX = 13;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[2]";
		INDEX = 14;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[1]";
		INDEX = 15;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[0]";
		INDEX = 16;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R";
		INDEX = 17;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[6]";
		INDEX = 18;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[5]";
		INDEX = 19;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[4]";
		INDEX = 20;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[3]";
		INDEX = 21;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[2]";
		INDEX = 22;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[1]";
		INDEX = 23;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[0]";
		INDEX = 24;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R";
		INDEX = 25;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[6]";
		INDEX = 26;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[5]";
		INDEX = 27;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[4]";
		INDEX = 28;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[3]";
		INDEX = 29;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[2]";
		INDEX = 30;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[1]";
		INDEX = 31;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[0]";
		INDEX = 32;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R";
		INDEX = 33;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[6]";
		INDEX = 34;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[5]";
		INDEX = 35;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[4]";
		INDEX = 36;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[3]";
		INDEX = 37;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[2]";
		INDEX = 38;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[1]";
		INDEX = 39;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[0]";
		INDEX = 40;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R";
		INDEX = 41;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[6]";
		INDEX = 42;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[5]";
		INDEX = 43;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[4]";
		INDEX = 44;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[3]";
		INDEX = 45;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[2]";
		INDEX = 46;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[1]";
		INDEX = 47;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[0]";
		INDEX = 48;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R";
		INDEX = 49;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[6]";
		INDEX = 50;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[5]";
		INDEX = 51;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[4]";
		INDEX = 52;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[3]";
		INDEX = 53;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[2]";
		INDEX = 54;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[1]";
		INDEX = 55;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[0]";
		INDEX = 56;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R";
		INDEX = 57;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[6]";
		INDEX = 58;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[5]";
		INDEX = 59;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[4]";
		INDEX = 60;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[3]";
		INDEX = 61;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[2]";
		INDEX = 62;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[1]";
		INDEX = 63;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[0]";
		INDEX = 64;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "KEY[0]";
		INDEX = 65;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout";
		INDEX = 66;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[31]";
		INDEX = 67;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[30]";
		INDEX = 68;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[29]";
		INDEX = 69;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[28]";
		INDEX = 70;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[27]";
		INDEX = 71;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[26]";
		INDEX = 72;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[25]";
		INDEX = 73;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[24]";
		INDEX = 74;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[23]";
		INDEX = 75;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[22]";
		INDEX = 76;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[21]";
		INDEX = 77;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[20]";
		INDEX = 78;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[19]";
		INDEX = 79;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[18]";
		INDEX = 80;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[17]";
		INDEX = 81;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[16]";
		INDEX = 82;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[15]";
		INDEX = 83;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[14]";
		INDEX = 84;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[13]";
		INDEX = 85;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[12]";
		INDEX = 86;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[11]";
		INDEX = 87;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[10]";
		INDEX = 88;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[9]";
		INDEX = 89;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[8]";
		INDEX = 90;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[7]";
		INDEX = 91;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[6]";
		INDEX = 92;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[5]";
		INDEX = 93;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[4]";
		INDEX = 94;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[3]";
		INDEX = 95;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[2]";
		INDEX = 96;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[1]";
		INDEX = 97;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[0]";
		INDEX = 98;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout";
		INDEX = 99;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[31]";
		INDEX = 100;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[30]";
		INDEX = 101;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[29]";
		INDEX = 102;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[28]";
		INDEX = 103;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[27]";
		INDEX = 104;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[26]";
		INDEX = 105;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[25]";
		INDEX = 106;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[24]";
		INDEX = 107;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[23]";
		INDEX = 108;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[22]";
		INDEX = 109;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[21]";
		INDEX = 110;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[20]";
		INDEX = 111;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[19]";
		INDEX = 112;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[18]";
		INDEX = 113;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[17]";
		INDEX = 114;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[16]";
		INDEX = 115;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[15]";
		INDEX = 116;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[14]";
		INDEX = 117;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[13]";
		INDEX = 118;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[12]";
		INDEX = 119;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[11]";
		INDEX = 120;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[10]";
		INDEX = 121;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[9]";
		INDEX = 122;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[8]";
		INDEX = 123;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[7]";
		INDEX = 124;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[6]";
		INDEX = 125;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[5]";
		INDEX = 126;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[4]";
		INDEX = 127;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[3]";
		INDEX = 128;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[2]";
		INDEX = 129;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[1]";
		INDEX = 130;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[0]";
		INDEX = 131;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout";
		INDEX = 132;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[31]";
		INDEX = 133;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[30]";
		INDEX = 134;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[29]";
		INDEX = 135;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[28]";
		INDEX = 136;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[27]";
		INDEX = 137;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[26]";
		INDEX = 138;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[25]";
		INDEX = 139;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[24]";
		INDEX = 140;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[23]";
		INDEX = 141;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[22]";
		INDEX = 142;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[21]";
		INDEX = 143;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[20]";
		INDEX = 144;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[19]";
		INDEX = 145;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[18]";
		INDEX = 146;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[17]";
		INDEX = 147;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[16]";
		INDEX = 148;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[15]";
		INDEX = 149;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[14]";
		INDEX = 150;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[13]";
		INDEX = 151;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[12]";
		INDEX = 152;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[11]";
		INDEX = 153;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[10]";
		INDEX = 154;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[9]";
		INDEX = 155;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[8]";
		INDEX = 156;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[7]";
		INDEX = 157;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[6]";
		INDEX = 158;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[5]";
		INDEX = 159;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[4]";
		INDEX = 160;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[3]";
		INDEX = 161;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[2]";
		INDEX = 162;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[1]";
		INDEX = 163;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[0]";
		INDEX = 164;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout";
		INDEX = 165;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[31]";
		INDEX = 166;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[30]";
		INDEX = 167;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[29]";
		INDEX = 168;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[28]";
		INDEX = 169;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[27]";
		INDEX = 170;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[26]";
		INDEX = 171;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[25]";
		INDEX = 172;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[24]";
		INDEX = 173;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[23]";
		INDEX = 174;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[22]";
		INDEX = 175;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[21]";
		INDEX = 176;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[20]";
		INDEX = 177;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[19]";
		INDEX = 178;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[18]";
		INDEX = 179;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[17]";
		INDEX = 180;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[16]";
		INDEX = 181;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[15]";
		INDEX = 182;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[14]";
		INDEX = 183;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[13]";
		INDEX = 184;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[12]";
		INDEX = 185;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[11]";
		INDEX = 186;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[10]";
		INDEX = 187;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[9]";
		INDEX = 188;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[8]";
		INDEX = 189;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[7]";
		INDEX = 190;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[6]";
		INDEX = 191;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[5]";
		INDEX = 192;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[4]";
		INDEX = 193;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[3]";
		INDEX = 194;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[2]";
		INDEX = 195;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[1]";
		INDEX = 196;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[0]";
		INDEX = 197;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout";
		INDEX = 198;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[31]";
		INDEX = 199;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[30]";
		INDEX = 200;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[29]";
		INDEX = 201;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[28]";
		INDEX = 202;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[27]";
		INDEX = 203;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[26]";
		INDEX = 204;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[25]";
		INDEX = 205;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[24]";
		INDEX = 206;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[23]";
		INDEX = 207;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[22]";
		INDEX = 208;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[21]";
		INDEX = 209;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[20]";
		INDEX = 210;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[19]";
		INDEX = 211;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[18]";
		INDEX = 212;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[17]";
		INDEX = 213;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[16]";
		INDEX = 214;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[15]";
		INDEX = 215;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[14]";
		INDEX = 216;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[13]";
		INDEX = 217;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[12]";
		INDEX = 218;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[11]";
		INDEX = 219;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[10]";
		INDEX = 220;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[9]";
		INDEX = 221;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[8]";
		INDEX = 222;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[7]";
		INDEX = 223;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[6]";
		INDEX = 224;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[5]";
		INDEX = 225;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[4]";
		INDEX = 226;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[3]";
		INDEX = 227;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[2]";
		INDEX = 228;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[1]";
		INDEX = 229;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[0]";
		INDEX = 230;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout";
		INDEX = 231;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[31]";
		INDEX = 232;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[30]";
		INDEX = 233;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[29]";
		INDEX = 234;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[28]";
		INDEX = 235;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[27]";
		INDEX = 236;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[26]";
		INDEX = 237;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[25]";
		INDEX = 238;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[24]";
		INDEX = 239;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[23]";
		INDEX = 240;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[22]";
		INDEX = 241;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[21]";
		INDEX = 242;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[20]";
		INDEX = 243;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[19]";
		INDEX = 244;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[18]";
		INDEX = 245;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[17]";
		INDEX = 246;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[16]";
		INDEX = 247;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[15]";
		INDEX = 248;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[14]";
		INDEX = 249;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[13]";
		INDEX = 250;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[12]";
		INDEX = 251;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[11]";
		INDEX = 252;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[10]";
		INDEX = 253;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[9]";
		INDEX = 254;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[8]";
		INDEX = 255;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[7]";
		INDEX = 256;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[6]";
		INDEX = 257;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[5]";
		INDEX = 258;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[4]";
		INDEX = 259;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[3]";
		INDEX = 260;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[2]";
		INDEX = 261;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[1]";
		INDEX = 262;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[0]";
		INDEX = 263;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout";
		INDEX = 264;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[31]";
		INDEX = 265;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[30]";
		INDEX = 266;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[29]";
		INDEX = 267;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[28]";
		INDEX = 268;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[27]";
		INDEX = 269;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[26]";
		INDEX = 270;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[25]";
		INDEX = 271;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[24]";
		INDEX = 272;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[23]";
		INDEX = 273;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[22]";
		INDEX = 274;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[21]";
		INDEX = 275;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[20]";
		INDEX = 276;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[19]";
		INDEX = 277;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[18]";
		INDEX = 278;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[17]";
		INDEX = 279;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[16]";
		INDEX = 280;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[15]";
		INDEX = 281;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[14]";
		INDEX = 282;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[13]";
		INDEX = 283;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[12]";
		INDEX = 284;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[11]";
		INDEX = 285;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[10]";
		INDEX = 286;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[9]";
		INDEX = 287;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[8]";
		INDEX = 288;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[7]";
		INDEX = 289;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[6]";
		INDEX = 290;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[5]";
		INDEX = 291;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[4]";
		INDEX = 292;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[3]";
		INDEX = 293;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[2]";
		INDEX = 294;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[1]";
		INDEX = 295;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[0]";
		INDEX = 296;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout";
		INDEX = 297;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[31]";
		INDEX = 298;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[30]";
		INDEX = 299;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[29]";
		INDEX = 300;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[28]";
		INDEX = 301;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[27]";
		INDEX = 302;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[26]";
		INDEX = 303;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[25]";
		INDEX = 304;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[24]";
		INDEX = 305;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[23]";
		INDEX = 306;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[22]";
		INDEX = 307;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[21]";
		INDEX = 308;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[20]";
		INDEX = 309;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[19]";
		INDEX = 310;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[18]";
		INDEX = 311;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[17]";
		INDEX = 312;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[16]";
		INDEX = 313;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[15]";
		INDEX = 314;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[14]";
		INDEX = 315;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[13]";
		INDEX = 316;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[12]";
		INDEX = 317;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[11]";
		INDEX = 318;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[10]";
		INDEX = 319;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[9]";
		INDEX = 320;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[8]";
		INDEX = 321;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[7]";
		INDEX = 322;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[6]";
		INDEX = 323;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[5]";
		INDEX = 324;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[4]";
		INDEX = 325;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[3]";
		INDEX = 326;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[2]";
		INDEX = 327;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[1]";
		INDEX = 328;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[0]";
		INDEX = 329;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout";
		INDEX = 330;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[31]";
		INDEX = 331;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[30]";
		INDEX = 332;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[29]";
		INDEX = 333;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[28]";
		INDEX = 334;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[27]";
		INDEX = 335;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[26]";
		INDEX = 336;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[25]";
		INDEX = 337;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[24]";
		INDEX = 338;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[23]";
		INDEX = 339;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[22]";
		INDEX = 340;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[21]";
		INDEX = 341;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[20]";
		INDEX = 342;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[19]";
		INDEX = 343;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[18]";
		INDEX = 344;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[17]";
		INDEX = 345;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[16]";
		INDEX = 346;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[15]";
		INDEX = 347;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[14]";
		INDEX = 348;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[13]";
		INDEX = 349;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[12]";
		INDEX = 350;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[11]";
		INDEX = 351;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[10]";
		INDEX = 352;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[9]";
		INDEX = 353;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[8]";
		INDEX = 354;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[7]";
		INDEX = 355;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[6]";
		INDEX = 356;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[5]";
		INDEX = 357;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[4]";
		INDEX = 358;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[3]";
		INDEX = 359;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[2]";
		INDEX = 360;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[1]";
		INDEX = 361;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[0]";
		INDEX = 362;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout";
		INDEX = 363;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[31]";
		INDEX = 364;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[30]";
		INDEX = 365;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[29]";
		INDEX = 366;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[28]";
		INDEX = 367;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[27]";
		INDEX = 368;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[26]";
		INDEX = 369;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[25]";
		INDEX = 370;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[24]";
		INDEX = 371;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[23]";
		INDEX = 372;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[22]";
		INDEX = 373;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[21]";
		INDEX = 374;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[20]";
		INDEX = 375;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[19]";
		INDEX = 376;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[18]";
		INDEX = 377;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[17]";
		INDEX = 378;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[16]";
		INDEX = 379;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[15]";
		INDEX = 380;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[14]";
		INDEX = 381;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[13]";
		INDEX = 382;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[12]";
		INDEX = 383;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[11]";
		INDEX = 384;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[10]";
		INDEX = 385;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[9]";
		INDEX = 386;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[8]";
		INDEX = 387;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[7]";
		INDEX = 388;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[6]";
		INDEX = 389;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[5]";
		INDEX = 390;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[4]";
		INDEX = 391;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[3]";
		INDEX = 392;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[2]";
		INDEX = 393;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[1]";
		INDEX = 394;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[0]";
		INDEX = 395;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout";
		INDEX = 396;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[31]";
		INDEX = 397;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[30]";
		INDEX = 398;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[29]";
		INDEX = 399;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[28]";
		INDEX = 400;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[27]";
		INDEX = 401;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[26]";
		INDEX = 402;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[25]";
		INDEX = 403;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[24]";
		INDEX = 404;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[23]";
		INDEX = 405;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[22]";
		INDEX = 406;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[21]";
		INDEX = 407;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[20]";
		INDEX = 408;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[19]";
		INDEX = 409;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[18]";
		INDEX = 410;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[17]";
		INDEX = 411;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[16]";
		INDEX = 412;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[15]";
		INDEX = 413;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[14]";
		INDEX = 414;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[13]";
		INDEX = 415;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[12]";
		INDEX = 416;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[11]";
		INDEX = 417;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[10]";
		INDEX = 418;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[9]";
		INDEX = 419;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[8]";
		INDEX = 420;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[7]";
		INDEX = 421;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[6]";
		INDEX = 422;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[5]";
		INDEX = 423;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[4]";
		INDEX = 424;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[3]";
		INDEX = 425;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[2]";
		INDEX = 426;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[1]";
		INDEX = 427;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[0]";
		INDEX = 428;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout";
		INDEX = 429;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[31]";
		INDEX = 430;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[30]";
		INDEX = 431;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[29]";
		INDEX = 432;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[28]";
		INDEX = 433;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[27]";
		INDEX = 434;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[26]";
		INDEX = 435;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[25]";
		INDEX = 436;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[24]";
		INDEX = 437;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[23]";
		INDEX = 438;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[22]";
		INDEX = 439;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[21]";
		INDEX = 440;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[20]";
		INDEX = 441;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[19]";
		INDEX = 442;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[18]";
		INDEX = 443;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[17]";
		INDEX = 444;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[16]";
		INDEX = 445;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[15]";
		INDEX = 446;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[14]";
		INDEX = 447;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[13]";
		INDEX = 448;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[12]";
		INDEX = 449;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[11]";
		INDEX = 450;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[10]";
		INDEX = 451;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[9]";
		INDEX = 452;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[8]";
		INDEX = 453;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[7]";
		INDEX = 454;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[6]";
		INDEX = 455;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[5]";
		INDEX = 456;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[4]";
		INDEX = 457;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[3]";
		INDEX = 458;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[2]";
		INDEX = 459;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[1]";
		INDEX = 460;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[0]";
		INDEX = 461;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout";
		INDEX = 462;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[31]";
		INDEX = 463;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[30]";
		INDEX = 464;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[29]";
		INDEX = 465;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[28]";
		INDEX = 466;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[27]";
		INDEX = 467;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[26]";
		INDEX = 468;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[25]";
		INDEX = 469;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[24]";
		INDEX = 470;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[23]";
		INDEX = 471;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[22]";
		INDEX = 472;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[21]";
		INDEX = 473;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[20]";
		INDEX = 474;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[19]";
		INDEX = 475;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[18]";
		INDEX = 476;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[17]";
		INDEX = 477;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[16]";
		INDEX = 478;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[15]";
		INDEX = 479;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[14]";
		INDEX = 480;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[13]";
		INDEX = 481;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[12]";
		INDEX = 482;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[11]";
		INDEX = 483;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[10]";
		INDEX = 484;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[9]";
		INDEX = 485;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[8]";
		INDEX = 486;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[7]";
		INDEX = 487;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[6]";
		INDEX = 488;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[5]";
		INDEX = 489;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[4]";
		INDEX = 490;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[3]";
		INDEX = 491;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[2]";
		INDEX = 492;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[1]";
		INDEX = 493;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[0]";
		INDEX = 494;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout";
		INDEX = 495;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[31]";
		INDEX = 496;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[30]";
		INDEX = 497;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[29]";
		INDEX = 498;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[28]";
		INDEX = 499;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[27]";
		INDEX = 500;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[26]";
		INDEX = 501;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[25]";
		INDEX = 502;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[24]";
		INDEX = 503;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[23]";
		INDEX = 504;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[22]";
		INDEX = 505;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[21]";
		INDEX = 506;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[20]";
		INDEX = 507;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[19]";
		INDEX = 508;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[18]";
		INDEX = 509;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[17]";
		INDEX = 510;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[16]";
		INDEX = 511;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[15]";
		INDEX = 512;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[14]";
		INDEX = 513;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[13]";
		INDEX = 514;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[12]";
		INDEX = 515;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[11]";
		INDEX = 516;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[10]";
		INDEX = 517;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[9]";
		INDEX = 518;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[8]";
		INDEX = 519;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[7]";
		INDEX = 520;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[6]";
		INDEX = 521;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[5]";
		INDEX = 522;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[4]";
		INDEX = 523;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[3]";
		INDEX = 524;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[2]";
		INDEX = 525;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[1]";
		INDEX = 526;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[0]";
		INDEX = 527;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout";
		INDEX = 528;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[31]";
		INDEX = 529;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[30]";
		INDEX = 530;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[29]";
		INDEX = 531;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[28]";
		INDEX = 532;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[27]";
		INDEX = 533;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[26]";
		INDEX = 534;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[25]";
		INDEX = 535;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[24]";
		INDEX = 536;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[23]";
		INDEX = 537;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[22]";
		INDEX = 538;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[21]";
		INDEX = 539;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[20]";
		INDEX = 540;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[19]";
		INDEX = 541;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[18]";
		INDEX = 542;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[17]";
		INDEX = 543;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[16]";
		INDEX = 544;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[15]";
		INDEX = 545;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[14]";
		INDEX = 546;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[13]";
		INDEX = 547;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[12]";
		INDEX = 548;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[11]";
		INDEX = 549;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[10]";
		INDEX = 550;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[9]";
		INDEX = 551;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[8]";
		INDEX = 552;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[7]";
		INDEX = 553;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[6]";
		INDEX = 554;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[5]";
		INDEX = 555;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[4]";
		INDEX = 556;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[3]";
		INDEX = 557;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[2]";
		INDEX = 558;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[1]";
		INDEX = 559;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[0]";
		INDEX = 560;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout";
		INDEX = 561;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[31]";
		INDEX = 562;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[30]";
		INDEX = 563;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[29]";
		INDEX = 564;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[28]";
		INDEX = 565;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[27]";
		INDEX = 566;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[26]";
		INDEX = 567;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[25]";
		INDEX = 568;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[24]";
		INDEX = 569;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[23]";
		INDEX = 570;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[22]";
		INDEX = 571;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[21]";
		INDEX = 572;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[20]";
		INDEX = 573;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[19]";
		INDEX = 574;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[18]";
		INDEX = 575;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[17]";
		INDEX = 576;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[16]";
		INDEX = 577;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[15]";
		INDEX = 578;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[14]";
		INDEX = 579;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[13]";
		INDEX = 580;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[12]";
		INDEX = 581;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[11]";
		INDEX = 582;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[10]";
		INDEX = 583;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[9]";
		INDEX = 584;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[8]";
		INDEX = 585;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[7]";
		INDEX = 586;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[6]";
		INDEX = 587;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[5]";
		INDEX = 588;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[4]";
		INDEX = 589;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[3]";
		INDEX = 590;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[2]";
		INDEX = 591;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[1]";
		INDEX = 592;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[0]";
		INDEX = 593;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ifidregister:ifid|instout";
		INDEX = 594;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ifidregister:ifid|instout[31]";
		INDEX = 595;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ifidregister:ifid|instout[30]";
		INDEX = 596;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ifidregister:ifid|instout[29]";
		INDEX = 597;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ifidregister:ifid|instout[28]";
		INDEX = 598;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ifidregister:ifid|instout[27]";
		INDEX = 599;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ifidregister:ifid|instout[26]";
		INDEX = 600;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ifidregister:ifid|instout[25]";
		INDEX = 601;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ifidregister:ifid|instout[24]";
		INDEX = 602;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ifidregister:ifid|instout[23]";
		INDEX = 603;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ifidregister:ifid|instout[22]";
		INDEX = 604;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ifidregister:ifid|instout[21]";
		INDEX = 605;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ifidregister:ifid|instout[20]";
		INDEX = 606;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ifidregister:ifid|instout[19]";
		INDEX = 607;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ifidregister:ifid|instout[18]";
		INDEX = 608;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ifidregister:ifid|instout[17]";
		INDEX = 609;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ifidregister:ifid|instout[16]";
		INDEX = 610;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ifidregister:ifid|instout[15]";
		INDEX = 611;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ifidregister:ifid|instout[14]";
		INDEX = 612;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ifidregister:ifid|instout[13]";
		INDEX = 613;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ifidregister:ifid|instout[12]";
		INDEX = 614;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ifidregister:ifid|instout[11]";
		INDEX = 615;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ifidregister:ifid|instout[10]";
		INDEX = 616;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ifidregister:ifid|instout[9]";
		INDEX = 617;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ifidregister:ifid|instout[8]";
		INDEX = 618;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ifidregister:ifid|instout[7]";
		INDEX = 619;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ifidregister:ifid|instout[6]";
		INDEX = 620;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ifidregister:ifid|instout[5]";
		INDEX = 621;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ifidregister:ifid|instout[4]";
		INDEX = 622;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ifidregister:ifid|instout[3]";
		INDEX = 623;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ifidregister:ifid|instout[2]";
		INDEX = 624;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ifidregister:ifid|instout[1]";
		INDEX = 625;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ifidregister:ifid|instout[0]";
		INDEX = 626;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|rfdstout";
		INDEX = 627;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|rfdstout[3]";
		INDEX = 628;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|rfdstout[2]";
		INDEX = 629;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|rfdstout[1]";
		INDEX = 630;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|rfdstout[0]";
		INDEX = 631;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Aout";
		INDEX = 632;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Aout[31]";
		INDEX = 633;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Aout[30]";
		INDEX = 634;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Aout[29]";
		INDEX = 635;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Aout[28]";
		INDEX = 636;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Aout[27]";
		INDEX = 637;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Aout[26]";
		INDEX = 638;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Aout[25]";
		INDEX = 639;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Aout[24]";
		INDEX = 640;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Aout[23]";
		INDEX = 641;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Aout[22]";
		INDEX = 642;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Aout[21]";
		INDEX = 643;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Aout[20]";
		INDEX = 644;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Aout[19]";
		INDEX = 645;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Aout[18]";
		INDEX = 646;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Aout[17]";
		INDEX = 647;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Aout[16]";
		INDEX = 648;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Aout[15]";
		INDEX = 649;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Aout[14]";
		INDEX = 650;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Aout[13]";
		INDEX = 651;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Aout[12]";
		INDEX = 652;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Aout[11]";
		INDEX = 653;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Aout[10]";
		INDEX = 654;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Aout[9]";
		INDEX = 655;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Aout[8]";
		INDEX = 656;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Aout[7]";
		INDEX = 657;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Aout[6]";
		INDEX = 658;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Aout[5]";
		INDEX = 659;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Aout[4]";
		INDEX = 660;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Aout[3]";
		INDEX = 661;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Aout[2]";
		INDEX = 662;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Aout[1]";
		INDEX = 663;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Aout[0]";
		INDEX = 664;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Bout";
		INDEX = 665;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Bout[31]";
		INDEX = 666;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Bout[30]";
		INDEX = 667;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Bout[29]";
		INDEX = 668;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Bout[28]";
		INDEX = 669;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Bout[27]";
		INDEX = 670;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Bout[26]";
		INDEX = 671;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Bout[25]";
		INDEX = 672;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Bout[24]";
		INDEX = 673;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Bout[23]";
		INDEX = 674;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Bout[22]";
		INDEX = 675;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Bout[21]";
		INDEX = 676;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Bout[20]";
		INDEX = 677;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Bout[19]";
		INDEX = 678;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Bout[18]";
		INDEX = 679;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Bout[17]";
		INDEX = 680;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Bout[16]";
		INDEX = 681;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Bout[15]";
		INDEX = 682;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Bout[14]";
		INDEX = 683;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Bout[13]";
		INDEX = 684;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Bout[12]";
		INDEX = 685;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Bout[11]";
		INDEX = 686;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Bout[10]";
		INDEX = 687;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Bout[9]";
		INDEX = 688;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Bout[8]";
		INDEX = 689;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Bout[7]";
		INDEX = 690;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Bout[6]";
		INDEX = 691;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Bout[5]";
		INDEX = 692;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Bout[4]";
		INDEX = 693;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Bout[3]";
		INDEX = 694;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Bout[2]";
		INDEX = 695;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Bout[1]";
		INDEX = 696;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Bout[0]";
		INDEX = 697;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|wbout";
		INDEX = 698;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|wbout[31]";
		INDEX = 699;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|wbout[30]";
		INDEX = 700;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|wbout[29]";
		INDEX = 701;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|wbout[28]";
		INDEX = 702;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|wbout[27]";
		INDEX = 703;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|wbout[26]";
		INDEX = 704;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|wbout[25]";
		INDEX = 705;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|wbout[24]";
		INDEX = 706;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|wbout[23]";
		INDEX = 707;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|wbout[22]";
		INDEX = 708;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|wbout[21]";
		INDEX = 709;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|wbout[20]";
		INDEX = 710;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|wbout[19]";
		INDEX = 711;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|wbout[18]";
		INDEX = 712;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|wbout[17]";
		INDEX = 713;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|wbout[16]";
		INDEX = 714;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|wbout[15]";
		INDEX = 715;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|wbout[14]";
		INDEX = 716;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|wbout[13]";
		INDEX = 717;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|wbout[12]";
		INDEX = 718;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|wbout[11]";
		INDEX = 719;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|wbout[10]";
		INDEX = 720;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|wbout[9]";
		INDEX = 721;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|wbout[8]";
		INDEX = 722;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|wbout[7]";
		INDEX = 723;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|wbout[6]";
		INDEX = 724;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|wbout[5]";
		INDEX = 725;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|wbout[4]";
		INDEX = 726;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|wbout[3]";
		INDEX = 727;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|wbout[2]";
		INDEX = 728;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|wbout[1]";
		INDEX = 729;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|wbout[0]";
		INDEX = 730;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|fwAout";
		INDEX = 731;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|fwAout[2]";
		INDEX = 732;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|fwAout[1]";
		INDEX = 733;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|fwAout[0]";
		INDEX = 734;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|fwBout";
		INDEX = 735;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|fwBout[2]";
		INDEX = 736;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|fwBout[1]";
		INDEX = 737;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|fwBout[0]";
		INDEX = 738;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|rfdstout";
		INDEX = 739;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|rfdstout[3]";
		INDEX = 740;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|rfdstout[2]";
		INDEX = 741;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|rfdstout[1]";
		INDEX = 742;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|rfdstout[0]";
		INDEX = 743;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|ALUout";
		INDEX = 744;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|ALUout[31]";
		INDEX = 745;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|ALUout[30]";
		INDEX = 746;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|ALUout[29]";
		INDEX = 747;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|ALUout[28]";
		INDEX = 748;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|ALUout[27]";
		INDEX = 749;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|ALUout[26]";
		INDEX = 750;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|ALUout[25]";
		INDEX = 751;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|ALUout[24]";
		INDEX = 752;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|ALUout[23]";
		INDEX = 753;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|ALUout[22]";
		INDEX = 754;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|ALUout[21]";
		INDEX = 755;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|ALUout[20]";
		INDEX = 756;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|ALUout[19]";
		INDEX = 757;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|ALUout[18]";
		INDEX = 758;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|ALUout[17]";
		INDEX = 759;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|ALUout[16]";
		INDEX = 760;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|ALUout[15]";
		INDEX = 761;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|ALUout[14]";
		INDEX = 762;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|ALUout[13]";
		INDEX = 763;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|ALUout[12]";
		INDEX = 764;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|ALUout[11]";
		INDEX = 765;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|ALUout[10]";
		INDEX = 766;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|ALUout[9]";
		INDEX = 767;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|ALUout[8]";
		INDEX = 768;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|ALUout[7]";
		INDEX = 769;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|ALUout[6]";
		INDEX = 770;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|ALUout[5]";
		INDEX = 771;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|ALUout[4]";
		INDEX = 772;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|ALUout[3]";
		INDEX = 773;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|ALUout[2]";
		INDEX = 774;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|ALUout[1]";
		INDEX = 775;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|ALUout[0]";
		INDEX = 776;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|Bout";
		INDEX = 777;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|Bout[31]";
		INDEX = 778;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|Bout[30]";
		INDEX = 779;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|Bout[29]";
		INDEX = 780;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|Bout[28]";
		INDEX = 781;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|Bout[27]";
		INDEX = 782;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|Bout[26]";
		INDEX = 783;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|Bout[25]";
		INDEX = 784;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|Bout[24]";
		INDEX = 785;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|Bout[23]";
		INDEX = 786;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|Bout[22]";
		INDEX = 787;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|Bout[21]";
		INDEX = 788;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|Bout[20]";
		INDEX = 789;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|Bout[19]";
		INDEX = 790;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|Bout[18]";
		INDEX = 791;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|Bout[17]";
		INDEX = 792;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|Bout[16]";
		INDEX = 793;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|Bout[15]";
		INDEX = 794;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|Bout[14]";
		INDEX = 795;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|Bout[13]";
		INDEX = 796;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|Bout[12]";
		INDEX = 797;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|Bout[11]";
		INDEX = 798;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|Bout[10]";
		INDEX = 799;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|Bout[9]";
		INDEX = 800;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|Bout[8]";
		INDEX = 801;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|Bout[7]";
		INDEX = 802;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|Bout[6]";
		INDEX = 803;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|Bout[5]";
		INDEX = 804;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|Bout[4]";
		INDEX = 805;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|Bout[3]";
		INDEX = 806;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|Bout[2]";
		INDEX = 807;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|Bout[1]";
		INDEX = 808;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|Bout[0]";
		INDEX = 809;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|rfdstout";
		INDEX = 810;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|rfdstout[3]";
		INDEX = 811;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|rfdstout[2]";
		INDEX = 812;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|rfdstout[1]";
		INDEX = 813;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|rfdstout[0]";
		INDEX = 814;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|MDR";
		INDEX = 815;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|MDR[31]";
		INDEX = 816;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|MDR[30]";
		INDEX = 817;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|MDR[29]";
		INDEX = 818;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|MDR[28]";
		INDEX = 819;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|MDR[27]";
		INDEX = 820;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|MDR[26]";
		INDEX = 821;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|MDR[25]";
		INDEX = 822;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|MDR[24]";
		INDEX = 823;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|MDR[23]";
		INDEX = 824;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|MDR[22]";
		INDEX = 825;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|MDR[21]";
		INDEX = 826;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|MDR[20]";
		INDEX = 827;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|MDR[19]";
		INDEX = 828;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|MDR[18]";
		INDEX = 829;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|MDR[17]";
		INDEX = 830;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|MDR[16]";
		INDEX = 831;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|MDR[15]";
		INDEX = 832;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|MDR[14]";
		INDEX = 833;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|MDR[13]";
		INDEX = 834;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|MDR[12]";
		INDEX = 835;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|MDR[11]";
		INDEX = 836;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|MDR[10]";
		INDEX = 837;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|MDR[9]";
		INDEX = 838;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|MDR[8]";
		INDEX = 839;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|MDR[7]";
		INDEX = 840;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|MDR[6]";
		INDEX = 841;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|MDR[5]";
		INDEX = 842;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|MDR[4]";
		INDEX = 843;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|MDR[3]";
		INDEX = 844;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|MDR[2]";
		INDEX = 845;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|MDR[1]";
		INDEX = 846;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|MDR[0]";
		INDEX = 847;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|Bout";
		INDEX = 848;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|Bout[31]";
		INDEX = 849;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|Bout[30]";
		INDEX = 850;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|Bout[29]";
		INDEX = 851;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|Bout[28]";
		INDEX = 852;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|Bout[27]";
		INDEX = 853;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|Bout[26]";
		INDEX = 854;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|Bout[25]";
		INDEX = 855;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|Bout[24]";
		INDEX = 856;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|Bout[23]";
		INDEX = 857;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|Bout[22]";
		INDEX = 858;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|Bout[21]";
		INDEX = 859;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|Bout[20]";
		INDEX = 860;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|Bout[19]";
		INDEX = 861;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|Bout[18]";
		INDEX = 862;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|Bout[17]";
		INDEX = 863;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|Bout[16]";
		INDEX = 864;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|Bout[15]";
		INDEX = 865;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|Bout[14]";
		INDEX = 866;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|Bout[13]";
		INDEX = 867;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|Bout[12]";
		INDEX = 868;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|Bout[11]";
		INDEX = 869;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|Bout[10]";
		INDEX = 870;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|Bout[9]";
		INDEX = 871;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|Bout[8]";
		INDEX = 872;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|Bout[7]";
		INDEX = 873;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|Bout[6]";
		INDEX = 874;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|Bout[5]";
		INDEX = 875;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|Bout[4]";
		INDEX = 876;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|Bout[3]";
		INDEX = 877;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|Bout[2]";
		INDEX = 878;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|Bout[1]";
		INDEX = 879;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|Bout[0]";
		INDEX = 880;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|ALUout";
		INDEX = 881;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|ALUout[31]";
		INDEX = 882;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|ALUout[30]";
		INDEX = 883;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|ALUout[29]";
		INDEX = 884;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|ALUout[28]";
		INDEX = 885;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|ALUout[27]";
		INDEX = 886;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|ALUout[26]";
		INDEX = 887;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|ALUout[25]";
		INDEX = 888;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|ALUout[24]";
		INDEX = 889;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|ALUout[23]";
		INDEX = 890;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|ALUout[22]";
		INDEX = 891;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|ALUout[21]";
		INDEX = 892;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|ALUout[20]";
		INDEX = 893;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|ALUout[19]";
		INDEX = 894;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|ALUout[18]";
		INDEX = 895;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|ALUout[17]";
		INDEX = 896;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|ALUout[16]";
		INDEX = 897;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|ALUout[15]";
		INDEX = 898;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|ALUout[14]";
		INDEX = 899;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|ALUout[13]";
		INDEX = 900;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|ALUout[12]";
		INDEX = 901;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|ALUout[11]";
		INDEX = 902;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|ALUout[10]";
		INDEX = 903;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|ALUout[9]";
		INDEX = 904;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|ALUout[8]";
		INDEX = 905;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|ALUout[7]";
		INDEX = 906;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|ALUout[6]";
		INDEX = 907;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|ALUout[5]";
		INDEX = 908;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|ALUout[4]";
		INDEX = 909;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|ALUout[3]";
		INDEX = 910;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|ALUout[2]";
		INDEX = 911;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|ALUout[1]";
		INDEX = 912;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|ALUout[0]";
		INDEX = 913;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
}

VECTOR("C:/Users/sunwoo/Desktop/forwarding/ARM_System_Syn/db/ARM_System.sim.cvwf")
{
	ZOOM{
		ZBEGIN = 526371;
		ZEND = 531437;
		NUMERATOR = 992;
		DENOMINATOR = 4884;
		TOP_INDEX = 0;
	}
	CLOCK{
		PERIOD = 10000;
		OFFSET = 0;
		DUTY_CYCLE = 50;
	}
	RANDOM_VALUE{
		INTERVAL_TYPE = HALF_GRID;
	}
	LINE{
		SIGNAL = "CLOCK_27";
		INDEX = 0;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R";
		INDEX = 1;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[6]";
		INDEX = 2;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[5]";
		INDEX = 3;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[4]";
		INDEX = 4;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[3]";
		INDEX = 5;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[2]";
		INDEX = 6;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[1]";
		INDEX = 7;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[0]";
		INDEX = 8;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R";
		INDEX = 9;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[6]";
		INDEX = 10;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[5]";
		INDEX = 11;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[4]";
		INDEX = 12;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[3]";
		INDEX = 13;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[2]";
		INDEX = 14;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[1]";
		INDEX = 15;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[0]";
		INDEX = 16;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R";
		INDEX = 17;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[6]";
		INDEX = 18;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[5]";
		INDEX = 19;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[4]";
		INDEX = 20;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[3]";
		INDEX = 21;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[2]";
		INDEX = 22;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[1]";
		INDEX = 23;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[0]";
		INDEX = 24;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R";
		INDEX = 25;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[6]";
		INDEX = 26;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[5]";
		INDEX = 27;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[4]";
		INDEX = 28;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[3]";
		INDEX = 29;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[2]";
		INDEX = 30;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[1]";
		INDEX = 31;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[0]";
		INDEX = 32;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R";
		INDEX = 33;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[6]";
		INDEX = 34;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[5]";
		INDEX = 35;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[4]";
		INDEX = 36;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[3]";
		INDEX = 37;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[2]";
		INDEX = 38;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[1]";
		INDEX = 39;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[0]";
		INDEX = 40;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R";
		INDEX = 41;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[6]";
		INDEX = 42;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[5]";
		INDEX = 43;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[4]";
		INDEX = 44;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[3]";
		INDEX = 45;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[2]";
		INDEX = 46;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[1]";
		INDEX = 47;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[0]";
		INDEX = 48;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R";
		INDEX = 49;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[6]";
		INDEX = 50;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[5]";
		INDEX = 51;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[4]";
		INDEX = 52;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[3]";
		INDEX = 53;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[2]";
		INDEX = 54;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[1]";
		INDEX = 55;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[0]";
		INDEX = 56;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R";
		INDEX = 57;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[6]";
		INDEX = 58;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[5]";
		INDEX = 59;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[4]";
		INDEX = 60;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[3]";
		INDEX = 61;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[2]";
		INDEX = 62;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[1]";
		INDEX = 63;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[0]";
		INDEX = 64;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "KEY[0]";
		INDEX = 65;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout";
		INDEX = 66;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[31]";
		INDEX = 67;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[30]";
		INDEX = 68;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[29]";
		INDEX = 69;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[28]";
		INDEX = 70;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[27]";
		INDEX = 71;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[26]";
		INDEX = 72;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[25]";
		INDEX = 73;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[24]";
		INDEX = 74;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[23]";
		INDEX = 75;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[22]";
		INDEX = 76;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[21]";
		INDEX = 77;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[20]";
		INDEX = 78;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[19]";
		INDEX = 79;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[18]";
		INDEX = 80;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[17]";
		INDEX = 81;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[16]";
		INDEX = 82;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[15]";
		INDEX = 83;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[14]";
		INDEX = 84;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[13]";
		INDEX = 85;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[12]";
		INDEX = 86;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[11]";
		INDEX = 87;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[10]";
		INDEX = 88;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[9]";
		INDEX = 89;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[8]";
		INDEX = 90;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[7]";
		INDEX = 91;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[6]";
		INDEX = 92;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[5]";
		INDEX = 93;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[4]";
		INDEX = 94;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[3]";
		INDEX = 95;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[2]";
		INDEX = 96;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[1]";
		INDEX = 97;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[0]";
		INDEX = 98;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout";
		INDEX = 99;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[31]";
		INDEX = 100;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[30]";
		INDEX = 101;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[29]";
		INDEX = 102;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[28]";
		INDEX = 103;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[27]";
		INDEX = 104;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[26]";
		INDEX = 105;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[25]";
		INDEX = 106;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[24]";
		INDEX = 107;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[23]";
		INDEX = 108;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[22]";
		INDEX = 109;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[21]";
		INDEX = 110;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[20]";
		INDEX = 111;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[19]";
		INDEX = 112;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[18]";
		INDEX = 113;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[17]";
		INDEX = 114;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[16]";
		INDEX = 115;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[15]";
		INDEX = 116;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[14]";
		INDEX = 117;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[13]";
		INDEX = 118;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[12]";
		INDEX = 119;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[11]";
		INDEX = 120;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[10]";
		INDEX = 121;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[9]";
		INDEX = 122;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[8]";
		INDEX = 123;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[7]";
		INDEX = 124;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[6]";
		INDEX = 125;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[5]";
		INDEX = 126;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[4]";
		INDEX = 127;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[3]";
		INDEX = 128;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[2]";
		INDEX = 129;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[1]";
		INDEX = 130;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[0]";
		INDEX = 131;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout";
		INDEX = 132;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[31]";
		INDEX = 133;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[30]";
		INDEX = 134;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[29]";
		INDEX = 135;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[28]";
		INDEX = 136;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[27]";
		INDEX = 137;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[26]";
		INDEX = 138;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[25]";
		INDEX = 139;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[24]";
		INDEX = 140;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[23]";
		INDEX = 141;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[22]";
		INDEX = 142;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[21]";
		INDEX = 143;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[20]";
		INDEX = 144;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[19]";
		INDEX = 145;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[18]";
		INDEX = 146;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[17]";
		INDEX = 147;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[16]";
		INDEX = 148;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[15]";
		INDEX = 149;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[14]";
		INDEX = 150;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[13]";
		INDEX = 151;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[12]";
		INDEX = 152;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[11]";
		INDEX = 153;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[10]";
		INDEX = 154;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[9]";
		INDEX = 155;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[8]";
		INDEX = 156;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[7]";
		INDEX = 157;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[6]";
		INDEX = 158;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[5]";
		INDEX = 159;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[4]";
		INDEX = 160;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[3]";
		INDEX = 161;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[2]";
		INDEX = 162;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[1]";
		INDEX = 163;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[0]";
		INDEX = 164;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout";
		INDEX = 165;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[31]";
		INDEX = 166;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[30]";
		INDEX = 167;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[29]";
		INDEX = 168;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[28]";
		INDEX = 169;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[27]";
		INDEX = 170;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[26]";
		INDEX = 171;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[25]";
		INDEX = 172;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[24]";
		INDEX = 173;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[23]";
		INDEX = 174;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[22]";
		INDEX = 175;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[21]";
		INDEX = 176;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[20]";
		INDEX = 177;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[19]";
		INDEX = 178;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[18]";
		INDEX = 179;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[17]";
		INDEX = 180;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[16]";
		INDEX = 181;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[15]";
		INDEX = 182;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[14]";
		INDEX = 183;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[13]";
		INDEX = 184;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[12]";
		INDEX = 185;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[11]";
		INDEX = 186;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[10]";
		INDEX = 187;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[9]";
		INDEX = 188;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[8]";
		INDEX = 189;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[7]";
		INDEX = 190;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[6]";
		INDEX = 191;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[5]";
		INDEX = 192;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[4]";
		INDEX = 193;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[3]";
		INDEX = 194;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[2]";
		INDEX = 195;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[1]";
		INDEX = 196;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[0]";
		INDEX = 197;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout";
		INDEX = 198;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[31]";
		INDEX = 199;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[30]";
		INDEX = 200;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[29]";
		INDEX = 201;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[28]";
		INDEX = 202;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[27]";
		INDEX = 203;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[26]";
		INDEX = 204;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[25]";
		INDEX = 205;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[24]";
		INDEX = 206;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[23]";
		INDEX = 207;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[22]";
		INDEX = 208;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[21]";
		INDEX = 209;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[20]";
		INDEX = 210;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[19]";
		INDEX = 211;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[18]";
		INDEX = 212;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[17]";
		INDEX = 213;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[16]";
		INDEX = 214;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[15]";
		INDEX = 215;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[14]";
		INDEX = 216;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[13]";
		INDEX = 217;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[12]";
		INDEX = 218;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[11]";
		INDEX = 219;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[10]";
		INDEX = 220;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[9]";
		INDEX = 221;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[8]";
		INDEX = 222;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[7]";
		INDEX = 223;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[6]";
		INDEX = 224;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[5]";
		INDEX = 225;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[4]";
		INDEX = 226;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[3]";
		INDEX = 227;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[2]";
		INDEX = 228;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[1]";
		INDEX = 229;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[0]";
		INDEX = 230;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout";
		INDEX = 231;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[31]";
		INDEX = 232;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[30]";
		INDEX = 233;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[29]";
		INDEX = 234;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[28]";
		INDEX = 235;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[27]";
		INDEX = 236;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[26]";
		INDEX = 237;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[25]";
		INDEX = 238;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[24]";
		INDEX = 239;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[23]";
		INDEX = 240;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[22]";
		INDEX = 241;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[21]";
		INDEX = 242;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[20]";
		INDEX = 243;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[19]";
		INDEX = 244;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[18]";
		INDEX = 245;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[17]";
		INDEX = 246;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[16]";
		INDEX = 247;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[15]";
		INDEX = 248;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[14]";
		INDEX = 249;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[13]";
		INDEX = 250;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[12]";
		INDEX = 251;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[11]";
		INDEX = 252;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[10]";
		INDEX = 253;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[9]";
		INDEX = 254;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[8]";
		INDEX = 255;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[7]";
		INDEX = 256;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[6]";
		INDEX = 257;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[5]";
		INDEX = 258;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[4]";
		INDEX = 259;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[3]";
		INDEX = 260;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[2]";
		INDEX = 261;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[1]";
		INDEX = 262;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[0]";
		INDEX = 263;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout";
		INDEX = 264;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[31]";
		INDEX = 265;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[30]";
		INDEX = 266;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[29]";
		INDEX = 267;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[28]";
		INDEX = 268;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[27]";
		INDEX = 269;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[26]";
		INDEX = 270;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[25]";
		INDEX = 271;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[24]";
		INDEX = 272;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[23]";
		INDEX = 273;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[22]";
		INDEX = 274;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[21]";
		INDEX = 275;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[20]";
		INDEX = 276;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[19]";
		INDEX = 277;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[18]";
		INDEX = 278;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[17]";
		INDEX = 279;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[16]";
		INDEX = 280;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[15]";
		INDEX = 281;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[14]";
		INDEX = 282;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[13]";
		INDEX = 283;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[12]";
		INDEX = 284;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[11]";
		INDEX = 285;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[10]";
		INDEX = 286;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[9]";
		INDEX = 287;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[8]";
		INDEX = 288;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[7]";
		INDEX = 289;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[6]";
		INDEX = 290;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[5]";
		INDEX = 291;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[4]";
		INDEX = 292;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[3]";
		INDEX = 293;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[2]";
		INDEX = 294;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[1]";
		INDEX = 295;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[0]";
		INDEX = 296;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout";
		INDEX = 297;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[31]";
		INDEX = 298;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[30]";
		INDEX = 299;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[29]";
		INDEX = 300;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[28]";
		INDEX = 301;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[27]";
		INDEX = 302;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[26]";
		INDEX = 303;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[25]";
		INDEX = 304;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[24]";
		INDEX = 305;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[23]";
		INDEX = 306;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[22]";
		INDEX = 307;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[21]";
		INDEX = 308;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[20]";
		INDEX = 309;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[19]";
		INDEX = 310;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[18]";
		INDEX = 311;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[17]";
		INDEX = 312;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[16]";
		INDEX = 313;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[15]";
		INDEX = 314;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[14]";
		INDEX = 315;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[13]";
		INDEX = 316;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[12]";
		INDEX = 317;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[11]";
		INDEX = 318;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[10]";
		INDEX = 319;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[9]";
		INDEX = 320;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[8]";
		INDEX = 321;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[7]";
		INDEX = 322;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[6]";
		INDEX = 323;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[5]";
		INDEX = 324;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[4]";
		INDEX = 325;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[3]";
		INDEX = 326;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[2]";
		INDEX = 327;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[1]";
		INDEX = 328;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[0]";
		INDEX = 329;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout";
		INDEX = 330;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[31]";
		INDEX = 331;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[30]";
		INDEX = 332;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[29]";
		INDEX = 333;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[28]";
		INDEX = 334;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[27]";
		INDEX = 335;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[26]";
		INDEX = 336;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[25]";
		INDEX = 337;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[24]";
		INDEX = 338;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[23]";
		INDEX = 339;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[22]";
		INDEX = 340;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[21]";
		INDEX = 341;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[20]";
		INDEX = 342;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[19]";
		INDEX = 343;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[18]";
		INDEX = 344;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[17]";
		INDEX = 345;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[16]";
		INDEX = 346;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[15]";
		INDEX = 347;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[14]";
		INDEX = 348;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[13]";
		INDEX = 349;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[12]";
		INDEX = 350;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[11]";
		INDEX = 351;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[10]";
		INDEX = 352;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[9]";
		INDEX = 353;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[8]";
		INDEX = 354;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[7]";
		INDEX = 355;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[6]";
		INDEX = 356;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[5]";
		INDEX = 357;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[4]";
		INDEX = 358;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[3]";
		INDEX = 359;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[2]";
		INDEX = 360;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[1]";
		INDEX = 361;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[0]";
		INDEX = 362;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout";
		INDEX = 363;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[31]";
		INDEX = 364;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[30]";
		INDEX = 365;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[29]";
		INDEX = 366;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[28]";
		INDEX = 367;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[27]";
		INDEX = 368;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[26]";
		INDEX = 369;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[25]";
		INDEX = 370;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[24]";
		INDEX = 371;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[23]";
		INDEX = 372;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[22]";
		INDEX = 373;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[21]";
		INDEX = 374;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[20]";
		INDEX = 375;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[19]";
		INDEX = 376;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[18]";
		INDEX = 377;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[17]";
		INDEX = 378;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[16]";
		INDEX = 379;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[15]";
		INDEX = 380;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[14]";
		INDEX = 381;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[13]";
		INDEX = 382;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[12]";
		INDEX = 383;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[11]";
		INDEX = 384;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[10]";
		INDEX = 385;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[9]";
		INDEX = 386;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[8]";
		INDEX = 387;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[7]";
		INDEX = 388;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[6]";
		INDEX = 389;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[5]";
		INDEX = 390;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[4]";
		INDEX = 391;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[3]";
		INDEX = 392;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[2]";
		INDEX = 393;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[1]";
		INDEX = 394;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[0]";
		INDEX = 395;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout";
		INDEX = 396;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[31]";
		INDEX = 397;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[30]";
		INDEX = 398;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[29]";
		INDEX = 399;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[28]";
		INDEX = 400;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[27]";
		INDEX = 401;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[26]";
		INDEX = 402;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[25]";
		INDEX = 403;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[24]";
		INDEX = 404;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[23]";
		INDEX = 405;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[22]";
		INDEX = 406;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[21]";
		INDEX = 407;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[20]";
		INDEX = 408;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[19]";
		INDEX = 409;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[18]";
		INDEX = 410;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[17]";
		INDEX = 411;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[16]";
		INDEX = 412;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[15]";
		INDEX = 413;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[14]";
		INDEX = 414;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[13]";
		INDEX = 415;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[12]";
		INDEX = 416;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[11]";
		INDEX = 417;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[10]";
		INDEX = 418;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[9]";
		INDEX = 419;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[8]";
		INDEX = 420;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[7]";
		INDEX = 421;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[6]";
		INDEX = 422;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[5]";
		INDEX = 423;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[4]";
		INDEX = 424;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[3]";
		INDEX = 425;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[2]";
		INDEX = 426;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[1]";
		INDEX = 427;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[0]";
		INDEX = 428;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout";
		INDEX = 429;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[31]";
		INDEX = 430;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[30]";
		INDEX = 431;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[29]";
		INDEX = 432;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[28]";
		INDEX = 433;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[27]";
		INDEX = 434;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[26]";
		INDEX = 435;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[25]";
		INDEX = 436;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[24]";
		INDEX = 437;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[23]";
		INDEX = 438;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[22]";
		INDEX = 439;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[21]";
		INDEX = 440;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[20]";
		INDEX = 441;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[19]";
		INDEX = 442;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[18]";
		INDEX = 443;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[17]";
		INDEX = 444;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[16]";
		INDEX = 445;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[15]";
		INDEX = 446;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[14]";
		INDEX = 447;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[13]";
		INDEX = 448;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[12]";
		INDEX = 449;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[11]";
		INDEX = 450;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[10]";
		INDEX = 451;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[9]";
		INDEX = 452;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[8]";
		INDEX = 453;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[7]";
		INDEX = 454;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[6]";
		INDEX = 455;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[5]";
		INDEX = 456;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[4]";
		INDEX = 457;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[3]";
		INDEX = 458;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[2]";
		INDEX = 459;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[1]";
		INDEX = 460;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[0]";
		INDEX = 461;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout";
		INDEX = 462;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[31]";
		INDEX = 463;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[30]";
		INDEX = 464;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[29]";
		INDEX = 465;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[28]";
		INDEX = 466;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[27]";
		INDEX = 467;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[26]";
		INDEX = 468;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[25]";
		INDEX = 469;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[24]";
		INDEX = 470;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[23]";
		INDEX = 471;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[22]";
		INDEX = 472;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[21]";
		INDEX = 473;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[20]";
		INDEX = 474;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[19]";
		INDEX = 475;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[18]";
		INDEX = 476;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[17]";
		INDEX = 477;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[16]";
		INDEX = 478;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[15]";
		INDEX = 479;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[14]";
		INDEX = 480;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[13]";
		INDEX = 481;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[12]";
		INDEX = 482;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[11]";
		INDEX = 483;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[10]";
		INDEX = 484;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[9]";
		INDEX = 485;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[8]";
		INDEX = 486;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[7]";
		INDEX = 487;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[6]";
		INDEX = 488;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[5]";
		INDEX = 489;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[4]";
		INDEX = 490;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[3]";
		INDEX = 491;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[2]";
		INDEX = 492;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[1]";
		INDEX = 493;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[0]";
		INDEX = 494;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout";
		INDEX = 495;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[31]";
		INDEX = 496;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[30]";
		INDEX = 497;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[29]";
		INDEX = 498;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[28]";
		INDEX = 499;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[27]";
		INDEX = 500;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[26]";
		INDEX = 501;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[25]";
		INDEX = 502;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[24]";
		INDEX = 503;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[23]";
		INDEX = 504;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[22]";
		INDEX = 505;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[21]";
		INDEX = 506;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[20]";
		INDEX = 507;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[19]";
		INDEX = 508;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[18]";
		INDEX = 509;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[17]";
		INDEX = 510;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[16]";
		INDEX = 511;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[15]";
		INDEX = 512;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[14]";
		INDEX = 513;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[13]";
		INDEX = 514;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[12]";
		INDEX = 515;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[11]";
		INDEX = 516;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[10]";
		INDEX = 517;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[9]";
		INDEX = 518;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[8]";
		INDEX = 519;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[7]";
		INDEX = 520;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[6]";
		INDEX = 521;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[5]";
		INDEX = 522;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[4]";
		INDEX = 523;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[3]";
		INDEX = 524;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[2]";
		INDEX = 525;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[1]";
		INDEX = 526;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[0]";
		INDEX = 527;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout";
		INDEX = 528;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[31]";
		INDEX = 529;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[30]";
		INDEX = 530;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[29]";
		INDEX = 531;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[28]";
		INDEX = 532;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[27]";
		INDEX = 533;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[26]";
		INDEX = 534;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[25]";
		INDEX = 535;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[24]";
		INDEX = 536;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[23]";
		INDEX = 537;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[22]";
		INDEX = 538;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[21]";
		INDEX = 539;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[20]";
		INDEX = 540;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[19]";
		INDEX = 541;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[18]";
		INDEX = 542;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[17]";
		INDEX = 543;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[16]";
		INDEX = 544;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[15]";
		INDEX = 545;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[14]";
		INDEX = 546;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[13]";
		INDEX = 547;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[12]";
		INDEX = 548;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[11]";
		INDEX = 549;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[10]";
		INDEX = 550;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[9]";
		INDEX = 551;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[8]";
		INDEX = 552;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[7]";
		INDEX = 553;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[6]";
		INDEX = 554;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[5]";
		INDEX = 555;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[4]";
		INDEX = 556;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[3]";
		INDEX = 557;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[2]";
		INDEX = 558;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[1]";
		INDEX = 559;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[0]";
		INDEX = 560;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout";
		INDEX = 561;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[31]";
		INDEX = 562;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[30]";
		INDEX = 563;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[29]";
		INDEX = 564;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[28]";
		INDEX = 565;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[27]";
		INDEX = 566;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[26]";
		INDEX = 567;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[25]";
		INDEX = 568;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[24]";
		INDEX = 569;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[23]";
		INDEX = 570;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[22]";
		INDEX = 571;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[21]";
		INDEX = 572;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[20]";
		INDEX = 573;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[19]";
		INDEX = 574;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[18]";
		INDEX = 575;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[17]";
		INDEX = 576;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[16]";
		INDEX = 577;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[15]";
		INDEX = 578;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[14]";
		INDEX = 579;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[13]";
		INDEX = 580;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[12]";
		INDEX = 581;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[11]";
		INDEX = 582;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[10]";
		INDEX = 583;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[9]";
		INDEX = 584;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[8]";
		INDEX = 585;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[7]";
		INDEX = 586;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[6]";
		INDEX = 587;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[5]";
		INDEX = 588;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[4]";
		INDEX = 589;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[3]";
		INDEX = 590;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[2]";
		INDEX = 591;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[1]";
		INDEX = 592;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[0]";
		INDEX = 593;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ifidregister:ifid|instout";
		INDEX = 594;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ifidregister:ifid|instout[31]";
		INDEX = 595;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ifidregister:ifid|instout[30]";
		INDEX = 596;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ifidregister:ifid|instout[29]";
		INDEX = 597;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ifidregister:ifid|instout[28]";
		INDEX = 598;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ifidregister:ifid|instout[27]";
		INDEX = 599;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ifidregister:ifid|instout[26]";
		INDEX = 600;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ifidregister:ifid|instout[25]";
		INDEX = 601;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ifidregister:ifid|instout[24]";
		INDEX = 602;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ifidregister:ifid|instout[23]";
		INDEX = 603;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ifidregister:ifid|instout[22]";
		INDEX = 604;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ifidregister:ifid|instout[21]";
		INDEX = 605;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ifidregister:ifid|instout[20]";
		INDEX = 606;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ifidregister:ifid|instout[19]";
		INDEX = 607;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ifidregister:ifid|instout[18]";
		INDEX = 608;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ifidregister:ifid|instout[17]";
		INDEX = 609;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ifidregister:ifid|instout[16]";
		INDEX = 610;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ifidregister:ifid|instout[15]";
		INDEX = 611;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ifidregister:ifid|instout[14]";
		INDEX = 612;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ifidregister:ifid|instout[13]";
		INDEX = 613;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ifidregister:ifid|instout[12]";
		INDEX = 614;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ifidregister:ifid|instout[11]";
		INDEX = 615;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ifidregister:ifid|instout[10]";
		INDEX = 616;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ifidregister:ifid|instout[9]";
		INDEX = 617;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ifidregister:ifid|instout[8]";
		INDEX = 618;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ifidregister:ifid|instout[7]";
		INDEX = 619;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ifidregister:ifid|instout[6]";
		INDEX = 620;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ifidregister:ifid|instout[5]";
		INDEX = 621;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ifidregister:ifid|instout[4]";
		INDEX = 622;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ifidregister:ifid|instout[3]";
		INDEX = 623;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ifidregister:ifid|instout[2]";
		INDEX = 624;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ifidregister:ifid|instout[1]";
		INDEX = 625;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ifidregister:ifid|instout[0]";
		INDEX = 626;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|rfdstout";
		INDEX = 627;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|rfdstout[3]";
		INDEX = 628;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|rfdstout[2]";
		INDEX = 629;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|rfdstout[1]";
		INDEX = 630;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|rfdstout[0]";
		INDEX = 631;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Aout";
		INDEX = 632;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Aout[31]";
		INDEX = 633;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Aout[30]";
		INDEX = 634;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Aout[29]";
		INDEX = 635;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Aout[28]";
		INDEX = 636;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Aout[27]";
		INDEX = 637;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Aout[26]";
		INDEX = 638;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Aout[25]";
		INDEX = 639;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Aout[24]";
		INDEX = 640;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Aout[23]";
		INDEX = 641;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Aout[22]";
		INDEX = 642;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Aout[21]";
		INDEX = 643;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Aout[20]";
		INDEX = 644;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Aout[19]";
		INDEX = 645;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Aout[18]";
		INDEX = 646;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Aout[17]";
		INDEX = 647;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Aout[16]";
		INDEX = 648;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Aout[15]";
		INDEX = 649;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Aout[14]";
		INDEX = 650;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Aout[13]";
		INDEX = 651;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Aout[12]";
		INDEX = 652;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Aout[11]";
		INDEX = 653;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Aout[10]";
		INDEX = 654;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Aout[9]";
		INDEX = 655;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Aout[8]";
		INDEX = 656;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Aout[7]";
		INDEX = 657;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Aout[6]";
		INDEX = 658;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Aout[5]";
		INDEX = 659;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Aout[4]";
		INDEX = 660;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Aout[3]";
		INDEX = 661;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Aout[2]";
		INDEX = 662;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Aout[1]";
		INDEX = 663;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Aout[0]";
		INDEX = 664;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Bout";
		INDEX = 665;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Bout[31]";
		INDEX = 666;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Bout[30]";
		INDEX = 667;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Bout[29]";
		INDEX = 668;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Bout[28]";
		INDEX = 669;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Bout[27]";
		INDEX = 670;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Bout[26]";
		INDEX = 671;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Bout[25]";
		INDEX = 672;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Bout[24]";
		INDEX = 673;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Bout[23]";
		INDEX = 674;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Bout[22]";
		INDEX = 675;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Bout[21]";
		INDEX = 676;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Bout[20]";
		INDEX = 677;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Bout[19]";
		INDEX = 678;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Bout[18]";
		INDEX = 679;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Bout[17]";
		INDEX = 680;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Bout[16]";
		INDEX = 681;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Bout[15]";
		INDEX = 682;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Bout[14]";
		INDEX = 683;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Bout[13]";
		INDEX = 684;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Bout[12]";
		INDEX = 685;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Bout[11]";
		INDEX = 686;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Bout[10]";
		INDEX = 687;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Bout[9]";
		INDEX = 688;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Bout[8]";
		INDEX = 689;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Bout[7]";
		INDEX = 690;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Bout[6]";
		INDEX = 691;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Bout[5]";
		INDEX = 692;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Bout[4]";
		INDEX = 693;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Bout[3]";
		INDEX = 694;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Bout[2]";
		INDEX = 695;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Bout[1]";
		INDEX = 696;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Bout[0]";
		INDEX = 697;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|wbout";
		INDEX = 698;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|wbout[31]";
		INDEX = 699;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|wbout[30]";
		INDEX = 700;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|wbout[29]";
		INDEX = 701;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|wbout[28]";
		INDEX = 702;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|wbout[27]";
		INDEX = 703;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|wbout[26]";
		INDEX = 704;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|wbout[25]";
		INDEX = 705;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|wbout[24]";
		INDEX = 706;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|wbout[23]";
		INDEX = 707;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|wbout[22]";
		INDEX = 708;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|wbout[21]";
		INDEX = 709;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|wbout[20]";
		INDEX = 710;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|wbout[19]";
		INDEX = 711;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|wbout[18]";
		INDEX = 712;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|wbout[17]";
		INDEX = 713;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|wbout[16]";
		INDEX = 714;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|wbout[15]";
		INDEX = 715;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|wbout[14]";
		INDEX = 716;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|wbout[13]";
		INDEX = 717;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|wbout[12]";
		INDEX = 718;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|wbout[11]";
		INDEX = 719;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|wbout[10]";
		INDEX = 720;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|wbout[9]";
		INDEX = 721;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|wbout[8]";
		INDEX = 722;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|wbout[7]";
		INDEX = 723;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|wbout[6]";
		INDEX = 724;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|wbout[5]";
		INDEX = 725;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|wbout[4]";
		INDEX = 726;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|wbout[3]";
		INDEX = 727;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|wbout[2]";
		INDEX = 728;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|wbout[1]";
		INDEX = 729;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|wbout[0]";
		INDEX = 730;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|fwAout";
		INDEX = 731;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|fwAout[1]";
		INDEX = 732;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|fwAout[0]";
		INDEX = 733;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|fwBout";
		INDEX = 734;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|fwBout[1]";
		INDEX = 735;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|fwBout[0]";
		INDEX = 736;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|rfdstout";
		INDEX = 737;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|rfdstout[3]";
		INDEX = 738;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|rfdstout[2]";
		INDEX = 739;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|rfdstout[1]";
		INDEX = 740;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|rfdstout[0]";
		INDEX = 741;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|ALUout";
		INDEX = 742;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|ALUout[31]";
		INDEX = 743;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|ALUout[30]";
		INDEX = 744;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|ALUout[29]";
		INDEX = 745;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|ALUout[28]";
		INDEX = 746;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|ALUout[27]";
		INDEX = 747;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|ALUout[26]";
		INDEX = 748;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|ALUout[25]";
		INDEX = 749;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|ALUout[24]";
		INDEX = 750;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|ALUout[23]";
		INDEX = 751;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|ALUout[22]";
		INDEX = 752;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|ALUout[21]";
		INDEX = 753;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|ALUout[20]";
		INDEX = 754;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|ALUout[19]";
		INDEX = 755;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|ALUout[18]";
		INDEX = 756;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|ALUout[17]";
		INDEX = 757;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|ALUout[16]";
		INDEX = 758;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|ALUout[15]";
		INDEX = 759;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|ALUout[14]";
		INDEX = 760;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|ALUout[13]";
		INDEX = 761;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|ALUout[12]";
		INDEX = 762;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|ALUout[11]";
		INDEX = 763;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|ALUout[10]";
		INDEX = 764;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|ALUout[9]";
		INDEX = 765;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|ALUout[8]";
		INDEX = 766;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|ALUout[7]";
		INDEX = 767;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|ALUout[6]";
		INDEX = 768;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|ALUout[5]";
		INDEX = 769;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|ALUout[4]";
		INDEX = 770;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|ALUout[3]";
		INDEX = 771;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|ALUout[2]";
		INDEX = 772;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|ALUout[1]";
		INDEX = 773;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|ALUout[0]";
		INDEX = 774;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|Bout";
		INDEX = 775;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|Bout[31]";
		INDEX = 776;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|Bout[30]";
		INDEX = 777;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|Bout[29]";
		INDEX = 778;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|Bout[28]";
		INDEX = 779;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|Bout[27]";
		INDEX = 780;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|Bout[26]";
		INDEX = 781;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|Bout[25]";
		INDEX = 782;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|Bout[24]";
		INDEX = 783;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|Bout[23]";
		INDEX = 784;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|Bout[22]";
		INDEX = 785;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|Bout[21]";
		INDEX = 786;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|Bout[20]";
		INDEX = 787;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|Bout[19]";
		INDEX = 788;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|Bout[18]";
		INDEX = 789;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|Bout[17]";
		INDEX = 790;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|Bout[16]";
		INDEX = 791;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|Bout[15]";
		INDEX = 792;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|Bout[14]";
		INDEX = 793;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|Bout[13]";
		INDEX = 794;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|Bout[12]";
		INDEX = 795;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|Bout[11]";
		INDEX = 796;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|Bout[10]";
		INDEX = 797;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|Bout[9]";
		INDEX = 798;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|Bout[8]";
		INDEX = 799;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|Bout[7]";
		INDEX = 800;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|Bout[6]";
		INDEX = 801;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|Bout[5]";
		INDEX = 802;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|Bout[4]";
		INDEX = 803;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|Bout[3]";
		INDEX = 804;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|Bout[2]";
		INDEX = 805;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|Bout[1]";
		INDEX = 806;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|Bout[0]";
		INDEX = 807;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|rfdstout";
		INDEX = 808;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|rfdstout[3]";
		INDEX = 809;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|rfdstout[2]";
		INDEX = 810;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|rfdstout[1]";
		INDEX = 811;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|rfdstout[0]";
		INDEX = 812;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|MDR";
		INDEX = 813;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|MDR[31]";
		INDEX = 814;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|MDR[30]";
		INDEX = 815;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|MDR[29]";
		INDEX = 816;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|MDR[28]";
		INDEX = 817;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|MDR[27]";
		INDEX = 818;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|MDR[26]";
		INDEX = 819;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|MDR[25]";
		INDEX = 820;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|MDR[24]";
		INDEX = 821;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|MDR[23]";
		INDEX = 822;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|MDR[22]";
		INDEX = 823;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|MDR[21]";
		INDEX = 824;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|MDR[20]";
		INDEX = 825;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|MDR[19]";
		INDEX = 826;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|MDR[18]";
		INDEX = 827;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|MDR[17]";
		INDEX = 828;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|MDR[16]";
		INDEX = 829;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|MDR[15]";
		INDEX = 830;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|MDR[14]";
		INDEX = 831;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|MDR[13]";
		INDEX = 832;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|MDR[12]";
		INDEX = 833;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|MDR[11]";
		INDEX = 834;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|MDR[10]";
		INDEX = 835;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|MDR[9]";
		INDEX = 836;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|MDR[8]";
		INDEX = 837;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|MDR[7]";
		INDEX = 838;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|MDR[6]";
		INDEX = 839;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|MDR[5]";
		INDEX = 840;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|MDR[4]";
		INDEX = 841;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|MDR[3]";
		INDEX = 842;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|MDR[2]";
		INDEX = 843;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|MDR[1]";
		INDEX = 844;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|MDR[0]";
		INDEX = 845;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|Bout";
		INDEX = 846;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|Bout[31]";
		INDEX = 847;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|Bout[30]";
		INDEX = 848;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|Bout[29]";
		INDEX = 849;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|Bout[28]";
		INDEX = 850;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|Bout[27]";
		INDEX = 851;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|Bout[26]";
		INDEX = 852;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|Bout[25]";
		INDEX = 853;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|Bout[24]";
		INDEX = 854;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|Bout[23]";
		INDEX = 855;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|Bout[22]";
		INDEX = 856;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|Bout[21]";
		INDEX = 857;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|Bout[20]";
		INDEX = 858;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|Bout[19]";
		INDEX = 859;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|Bout[18]";
		INDEX = 860;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|Bout[17]";
		INDEX = 861;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|Bout[16]";
		INDEX = 862;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|Bout[15]";
		INDEX = 863;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|Bout[14]";
		INDEX = 864;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|Bout[13]";
		INDEX = 865;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|Bout[12]";
		INDEX = 866;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|Bout[11]";
		INDEX = 867;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|Bout[10]";
		INDEX = 868;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|Bout[9]";
		INDEX = 869;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|Bout[8]";
		INDEX = 870;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|Bout[7]";
		INDEX = 871;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|Bout[6]";
		INDEX = 872;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|Bout[5]";
		INDEX = 873;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|Bout[4]";
		INDEX = 874;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|Bout[3]";
		INDEX = 875;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|Bout[2]";
		INDEX = 876;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|Bout[1]";
		INDEX = 877;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|Bout[0]";
		INDEX = 878;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|ALUout";
		INDEX = 879;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|ALUout[31]";
		INDEX = 880;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|ALUout[30]";
		INDEX = 881;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|ALUout[29]";
		INDEX = 882;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|ALUout[28]";
		INDEX = 883;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|ALUout[27]";
		INDEX = 884;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|ALUout[26]";
		INDEX = 885;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|ALUout[25]";
		INDEX = 886;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|ALUout[24]";
		INDEX = 887;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|ALUout[23]";
		INDEX = 888;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|ALUout[22]";
		INDEX = 889;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|ALUout[21]";
		INDEX = 890;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|ALUout[20]";
		INDEX = 891;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|ALUout[19]";
		INDEX = 892;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|ALUout[18]";
		INDEX = 893;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|ALUout[17]";
		INDEX = 894;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|ALUout[16]";
		INDEX = 895;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|ALUout[15]";
		INDEX = 896;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|ALUout[14]";
		INDEX = 897;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|ALUout[13]";
		INDEX = 898;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|ALUout[12]";
		INDEX = 899;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|ALUout[11]";
		INDEX = 900;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|ALUout[10]";
		INDEX = 901;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|ALUout[9]";
		INDEX = 902;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|ALUout[8]";
		INDEX = 903;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|ALUout[7]";
		INDEX = 904;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|ALUout[6]";
		INDEX = 905;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|ALUout[5]";
		INDEX = 906;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|ALUout[4]";
		INDEX = 907;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|ALUout[3]";
		INDEX = 908;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|ALUout[2]";
		INDEX = 909;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|ALUout[1]";
		INDEX = 910;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|ALUout[0]";
		INDEX = 911;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
}

VECTOR("C:/Users/sunwoo/Desktop/forwarding/ARM_System/ARM/ARM_System.vwf")
{
	ZOOM{
		ZBEGIN = 0;
		ZEND = 67500;
		NUMERATOR = 1350;
		DENOMINATOR = 67500;
		TOP_INDEX = 0;
	}
	CLOCK{
		PERIOD = 10000;
		OFFSET = 0;
		DUTY_CYCLE = 50;
	}
	RANDOM_VALUE{
		INTERVAL_TYPE = HALF_GRID;
	}
	LINE{
		SIGNAL = "CLOCK_27";
		INDEX = 0;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R";
		INDEX = 1;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[31]";
		INDEX = 2;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[30]";
		INDEX = 3;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[29]";
		INDEX = 4;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[28]";
		INDEX = 5;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[27]";
		INDEX = 6;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[26]";
		INDEX = 7;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[25]";
		INDEX = 8;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[24]";
		INDEX = 9;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[23]";
		INDEX = 10;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[22]";
		INDEX = 11;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[21]";
		INDEX = 12;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[20]";
		INDEX = 13;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[19]";
		INDEX = 14;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[18]";
		INDEX = 15;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[17]";
		INDEX = 16;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[16]";
		INDEX = 17;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[15]";
		INDEX = 18;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[14]";
		INDEX = 19;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[13]";
		INDEX = 20;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[12]";
		INDEX = 21;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[11]";
		INDEX = 22;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[10]";
		INDEX = 23;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[9]";
		INDEX = 24;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[8]";
		INDEX = 25;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[7]";
		INDEX = 26;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[6]";
		INDEX = 27;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[5]";
		INDEX = 28;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[4]";
		INDEX = 29;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[3]";
		INDEX = 30;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[2]";
		INDEX = 31;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[1]";
		INDEX = 32;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX0_R[0]";
		INDEX = 33;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R";
		INDEX = 34;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[31]";
		INDEX = 35;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[30]";
		INDEX = 36;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[29]";
		INDEX = 37;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[28]";
		INDEX = 38;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[27]";
		INDEX = 39;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[26]";
		INDEX = 40;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[25]";
		INDEX = 41;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[24]";
		INDEX = 42;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[23]";
		INDEX = 43;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[22]";
		INDEX = 44;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[21]";
		INDEX = 45;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[20]";
		INDEX = 46;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[19]";
		INDEX = 47;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[18]";
		INDEX = 48;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[17]";
		INDEX = 49;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[16]";
		INDEX = 50;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[15]";
		INDEX = 51;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[14]";
		INDEX = 52;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[13]";
		INDEX = 53;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[12]";
		INDEX = 54;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[11]";
		INDEX = 55;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[10]";
		INDEX = 56;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[9]";
		INDEX = 57;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[8]";
		INDEX = 58;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[7]";
		INDEX = 59;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[6]";
		INDEX = 60;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[5]";
		INDEX = 61;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[4]";
		INDEX = 62;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[3]";
		INDEX = 63;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[2]";
		INDEX = 64;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[1]";
		INDEX = 65;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX1_R[0]";
		INDEX = 66;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R";
		INDEX = 67;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[31]";
		INDEX = 68;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[30]";
		INDEX = 69;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[29]";
		INDEX = 70;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[28]";
		INDEX = 71;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[27]";
		INDEX = 72;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[26]";
		INDEX = 73;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[25]";
		INDEX = 74;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[24]";
		INDEX = 75;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[23]";
		INDEX = 76;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[22]";
		INDEX = 77;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[21]";
		INDEX = 78;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[20]";
		INDEX = 79;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[19]";
		INDEX = 80;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[18]";
		INDEX = 81;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[17]";
		INDEX = 82;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[16]";
		INDEX = 83;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[15]";
		INDEX = 84;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[14]";
		INDEX = 85;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[13]";
		INDEX = 86;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[12]";
		INDEX = 87;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[11]";
		INDEX = 88;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[10]";
		INDEX = 89;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[9]";
		INDEX = 90;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[8]";
		INDEX = 91;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[7]";
		INDEX = 92;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[6]";
		INDEX = 93;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[5]";
		INDEX = 94;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[4]";
		INDEX = 95;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[3]";
		INDEX = 96;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[2]";
		INDEX = 97;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[1]";
		INDEX = 98;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX2_R[0]";
		INDEX = 99;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R";
		INDEX = 100;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[31]";
		INDEX = 101;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[30]";
		INDEX = 102;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[29]";
		INDEX = 103;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[28]";
		INDEX = 104;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[27]";
		INDEX = 105;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[26]";
		INDEX = 106;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[25]";
		INDEX = 107;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[24]";
		INDEX = 108;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[23]";
		INDEX = 109;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[22]";
		INDEX = 110;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[21]";
		INDEX = 111;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[20]";
		INDEX = 112;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[19]";
		INDEX = 113;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[18]";
		INDEX = 114;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[17]";
		INDEX = 115;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[16]";
		INDEX = 116;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[15]";
		INDEX = 117;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[14]";
		INDEX = 118;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[13]";
		INDEX = 119;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[12]";
		INDEX = 120;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[11]";
		INDEX = 121;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[10]";
		INDEX = 122;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[9]";
		INDEX = 123;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[8]";
		INDEX = 124;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[7]";
		INDEX = 125;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[6]";
		INDEX = 126;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[5]";
		INDEX = 127;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[4]";
		INDEX = 128;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[3]";
		INDEX = 129;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[2]";
		INDEX = 130;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[1]";
		INDEX = 131;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX3_R[0]";
		INDEX = 132;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R";
		INDEX = 133;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[31]";
		INDEX = 134;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[30]";
		INDEX = 135;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[29]";
		INDEX = 136;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[28]";
		INDEX = 137;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[27]";
		INDEX = 138;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[26]";
		INDEX = 139;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[25]";
		INDEX = 140;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[24]";
		INDEX = 141;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[23]";
		INDEX = 142;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[22]";
		INDEX = 143;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[21]";
		INDEX = 144;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[20]";
		INDEX = 145;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[19]";
		INDEX = 146;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[18]";
		INDEX = 147;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[17]";
		INDEX = 148;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[16]";
		INDEX = 149;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[15]";
		INDEX = 150;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[14]";
		INDEX = 151;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[13]";
		INDEX = 152;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[12]";
		INDEX = 153;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[11]";
		INDEX = 154;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[10]";
		INDEX = 155;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[9]";
		INDEX = 156;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[8]";
		INDEX = 157;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[7]";
		INDEX = 158;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[6]";
		INDEX = 159;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[5]";
		INDEX = 160;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[4]";
		INDEX = 161;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[3]";
		INDEX = 162;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[2]";
		INDEX = 163;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[1]";
		INDEX = 164;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX4_R[0]";
		INDEX = 165;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R";
		INDEX = 166;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[31]";
		INDEX = 167;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[30]";
		INDEX = 168;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[29]";
		INDEX = 169;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[28]";
		INDEX = 170;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[27]";
		INDEX = 171;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[26]";
		INDEX = 172;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[25]";
		INDEX = 173;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[24]";
		INDEX = 174;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[23]";
		INDEX = 175;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[22]";
		INDEX = 176;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[21]";
		INDEX = 177;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[20]";
		INDEX = 178;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[19]";
		INDEX = 179;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[18]";
		INDEX = 180;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[17]";
		INDEX = 181;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[16]";
		INDEX = 182;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[15]";
		INDEX = 183;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[14]";
		INDEX = 184;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[13]";
		INDEX = 185;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[12]";
		INDEX = 186;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[11]";
		INDEX = 187;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[10]";
		INDEX = 188;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[9]";
		INDEX = 189;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[8]";
		INDEX = 190;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[7]";
		INDEX = 191;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[6]";
		INDEX = 192;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[5]";
		INDEX = 193;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[4]";
		INDEX = 194;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[3]";
		INDEX = 195;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[2]";
		INDEX = 196;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[1]";
		INDEX = 197;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX5_R[0]";
		INDEX = 198;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R";
		INDEX = 199;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[31]";
		INDEX = 200;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[30]";
		INDEX = 201;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[29]";
		INDEX = 202;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[28]";
		INDEX = 203;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[27]";
		INDEX = 204;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[26]";
		INDEX = 205;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[25]";
		INDEX = 206;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[24]";
		INDEX = 207;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[23]";
		INDEX = 208;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[22]";
		INDEX = 209;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[21]";
		INDEX = 210;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[20]";
		INDEX = 211;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[19]";
		INDEX = 212;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[18]";
		INDEX = 213;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[17]";
		INDEX = 214;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[16]";
		INDEX = 215;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[15]";
		INDEX = 216;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[14]";
		INDEX = 217;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[13]";
		INDEX = 218;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[12]";
		INDEX = 219;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[11]";
		INDEX = 220;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[10]";
		INDEX = 221;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[9]";
		INDEX = 222;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[8]";
		INDEX = 223;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[7]";
		INDEX = 224;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[6]";
		INDEX = 225;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[5]";
		INDEX = 226;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[4]";
		INDEX = 227;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[3]";
		INDEX = 228;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[2]";
		INDEX = 229;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[1]";
		INDEX = 230;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX6_R[0]";
		INDEX = 231;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R";
		INDEX = 232;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[31]";
		INDEX = 233;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[30]";
		INDEX = 234;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[29]";
		INDEX = 235;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[28]";
		INDEX = 236;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[27]";
		INDEX = 237;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[26]";
		INDEX = 238;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[25]";
		INDEX = 239;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[24]";
		INDEX = 240;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[23]";
		INDEX = 241;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[22]";
		INDEX = 242;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[21]";
		INDEX = 243;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[20]";
		INDEX = 244;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[19]";
		INDEX = 245;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[18]";
		INDEX = 246;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[17]";
		INDEX = 247;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[16]";
		INDEX = 248;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[15]";
		INDEX = 249;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[14]";
		INDEX = 250;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[13]";
		INDEX = 251;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[12]";
		INDEX = 252;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[11]";
		INDEX = 253;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[10]";
		INDEX = 254;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[9]";
		INDEX = 255;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[8]";
		INDEX = 256;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[7]";
		INDEX = 257;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[6]";
		INDEX = 258;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[5]";
		INDEX = 259;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[4]";
		INDEX = 260;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[3]";
		INDEX = 261;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[2]";
		INDEX = 262;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[1]";
		INDEX = 263;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "GPIO:uGPIO|HEX7_R[0]";
		INDEX = 264;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "KEY[0]";
		INDEX = 265;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout";
		INDEX = 266;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[31]";
		INDEX = 267;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[30]";
		INDEX = 268;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[29]";
		INDEX = 269;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[28]";
		INDEX = 270;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[27]";
		INDEX = 271;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[26]";
		INDEX = 272;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[25]";
		INDEX = 273;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[24]";
		INDEX = 274;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[23]";
		INDEX = 275;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[22]";
		INDEX = 276;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[21]";
		INDEX = 277;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[20]";
		INDEX = 278;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[19]";
		INDEX = 279;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[18]";
		INDEX = 280;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[17]";
		INDEX = 281;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[16]";
		INDEX = 282;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[15]";
		INDEX = 283;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[14]";
		INDEX = 284;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[13]";
		INDEX = 285;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[12]";
		INDEX = 286;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[11]";
		INDEX = 287;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[10]";
		INDEX = 288;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[9]";
		INDEX = 289;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[8]";
		INDEX = 290;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[7]";
		INDEX = 291;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[6]";
		INDEX = 292;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[5]";
		INDEX = 293;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[4]";
		INDEX = 294;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[3]";
		INDEX = 295;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[2]";
		INDEX = 296;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[1]";
		INDEX = 297;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:ALUoutRegister|regout[0]";
		INDEX = 298;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout";
		INDEX = 299;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[31]";
		INDEX = 300;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[30]";
		INDEX = 301;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[29]";
		INDEX = 302;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[28]";
		INDEX = 303;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[27]";
		INDEX = 304;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[26]";
		INDEX = 305;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[25]";
		INDEX = 306;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[24]";
		INDEX = 307;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[23]";
		INDEX = 308;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[22]";
		INDEX = 309;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[21]";
		INDEX = 310;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[20]";
		INDEX = 311;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[19]";
		INDEX = 312;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[18]";
		INDEX = 313;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[17]";
		INDEX = 314;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[16]";
		INDEX = 315;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[15]";
		INDEX = 316;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[14]";
		INDEX = 317;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[13]";
		INDEX = 318;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[12]";
		INDEX = 319;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[11]";
		INDEX = 320;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[10]";
		INDEX = 321;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[9]";
		INDEX = 322;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[8]";
		INDEX = 323;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[7]";
		INDEX = 324;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[6]";
		INDEX = 325;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[5]";
		INDEX = 326;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[4]";
		INDEX = 327;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[3]";
		INDEX = 328;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[2]";
		INDEX = 329;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[1]";
		INDEX = 330;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:A_Register|regout[0]";
		INDEX = 331;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout";
		INDEX = 332;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[31]";
		INDEX = 333;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[30]";
		INDEX = 334;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[29]";
		INDEX = 335;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[28]";
		INDEX = 336;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[27]";
		INDEX = 337;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[26]";
		INDEX = 338;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[25]";
		INDEX = 339;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[24]";
		INDEX = 340;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[23]";
		INDEX = 341;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[22]";
		INDEX = 342;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[21]";
		INDEX = 343;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[20]";
		INDEX = 344;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[19]";
		INDEX = 345;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[18]";
		INDEX = 346;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[17]";
		INDEX = 347;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[16]";
		INDEX = 348;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[15]";
		INDEX = 349;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[14]";
		INDEX = 350;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[13]";
		INDEX = 351;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[12]";
		INDEX = 352;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[11]";
		INDEX = 353;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[10]";
		INDEX = 354;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[9]";
		INDEX = 355;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[8]";
		INDEX = 356;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[7]";
		INDEX = 357;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[6]";
		INDEX = 358;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[5]";
		INDEX = 359;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[4]";
		INDEX = 360;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[3]";
		INDEX = 361;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[2]";
		INDEX = 362;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[1]";
		INDEX = 363;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:B_Register|regout[0]";
		INDEX = 364;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout";
		INDEX = 365;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout[31]";
		INDEX = 366;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout[30]";
		INDEX = 367;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout[29]";
		INDEX = 368;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout[28]";
		INDEX = 369;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout[27]";
		INDEX = 370;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout[26]";
		INDEX = 371;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout[25]";
		INDEX = 372;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout[24]";
		INDEX = 373;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout[23]";
		INDEX = 374;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout[22]";
		INDEX = 375;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout[21]";
		INDEX = 376;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout[20]";
		INDEX = 377;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout[19]";
		INDEX = 378;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout[18]";
		INDEX = 379;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout[17]";
		INDEX = 380;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout[16]";
		INDEX = 381;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout[15]";
		INDEX = 382;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout[14]";
		INDEX = 383;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout[13]";
		INDEX = 384;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout[12]";
		INDEX = 385;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout[11]";
		INDEX = 386;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout[10]";
		INDEX = 387;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout[9]";
		INDEX = 388;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout[8]";
		INDEX = 389;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout[7]";
		INDEX = 390;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout[6]";
		INDEX = 391;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout[5]";
		INDEX = 392;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout[4]";
		INDEX = 393;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout[3]";
		INDEX = 394;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout[2]";
		INDEX = 395;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout[1]";
		INDEX = 396;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:InstructionRegister|regout[0]";
		INDEX = 397;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout";
		INDEX = 398;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[31]";
		INDEX = 399;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[30]";
		INDEX = 400;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[29]";
		INDEX = 401;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[28]";
		INDEX = 402;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[27]";
		INDEX = 403;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[26]";
		INDEX = 404;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[25]";
		INDEX = 405;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[24]";
		INDEX = 406;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[23]";
		INDEX = 407;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[22]";
		INDEX = 408;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[21]";
		INDEX = 409;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[20]";
		INDEX = 410;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[19]";
		INDEX = 411;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[18]";
		INDEX = 412;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[17]";
		INDEX = 413;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[16]";
		INDEX = 414;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[15]";
		INDEX = 415;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[14]";
		INDEX = 416;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[13]";
		INDEX = 417;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[12]";
		INDEX = 418;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[11]";
		INDEX = 419;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[10]";
		INDEX = 420;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[9]";
		INDEX = 421;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[8]";
		INDEX = 422;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[7]";
		INDEX = 423;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[6]";
		INDEX = 424;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[5]";
		INDEX = 425;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[4]";
		INDEX = 426;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[3]";
		INDEX = 427;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[2]";
		INDEX = 428;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[1]";
		INDEX = 429;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|register:MDR|regout[0]";
		INDEX = 430;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|NZCVregister:NZCV|regout";
		INDEX = 431;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|NZCVregister:NZCV|regout[3]";
		INDEX = 432;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|NZCVregister:NZCV|regout[2]";
		INDEX = 433;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|NZCVregister:NZCV|regout[1]";
		INDEX = 434;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|NZCVregister:NZCV|regout[0]";
		INDEX = 435;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout";
		INDEX = 436;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[31]";
		INDEX = 437;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[30]";
		INDEX = 438;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[29]";
		INDEX = 439;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[28]";
		INDEX = 440;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[27]";
		INDEX = 441;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[26]";
		INDEX = 442;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[25]";
		INDEX = 443;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[24]";
		INDEX = 444;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[23]";
		INDEX = 445;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[22]";
		INDEX = 446;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[21]";
		INDEX = 447;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[20]";
		INDEX = 448;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[19]";
		INDEX = 449;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[18]";
		INDEX = 450;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[17]";
		INDEX = 451;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[16]";
		INDEX = 452;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[15]";
		INDEX = 453;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[14]";
		INDEX = 454;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[13]";
		INDEX = 455;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[12]";
		INDEX = 456;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[11]";
		INDEX = 457;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[10]";
		INDEX = 458;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[9]";
		INDEX = 459;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[8]";
		INDEX = 460;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[7]";
		INDEX = 461;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[6]";
		INDEX = 462;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[5]";
		INDEX = 463;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[4]";
		INDEX = 464;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[3]";
		INDEX = 465;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[2]";
		INDEX = 466;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[1]";
		INDEX = 467;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register0|regout[0]";
		INDEX = 468;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout";
		INDEX = 469;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[31]";
		INDEX = 470;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[30]";
		INDEX = 471;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[29]";
		INDEX = 472;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[28]";
		INDEX = 473;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[27]";
		INDEX = 474;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[26]";
		INDEX = 475;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[25]";
		INDEX = 476;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[24]";
		INDEX = 477;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[23]";
		INDEX = 478;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[22]";
		INDEX = 479;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[21]";
		INDEX = 480;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[20]";
		INDEX = 481;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[19]";
		INDEX = 482;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[18]";
		INDEX = 483;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[17]";
		INDEX = 484;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[16]";
		INDEX = 485;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[15]";
		INDEX = 486;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[14]";
		INDEX = 487;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[13]";
		INDEX = 488;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[12]";
		INDEX = 489;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[11]";
		INDEX = 490;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[10]";
		INDEX = 491;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[9]";
		INDEX = 492;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[8]";
		INDEX = 493;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[7]";
		INDEX = 494;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[6]";
		INDEX = 495;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[5]";
		INDEX = 496;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[4]";
		INDEX = 497;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[3]";
		INDEX = 498;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[2]";
		INDEX = 499;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[1]";
		INDEX = 500;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register1|regout[0]";
		INDEX = 501;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout";
		INDEX = 502;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[31]";
		INDEX = 503;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[30]";
		INDEX = 504;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[29]";
		INDEX = 505;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[28]";
		INDEX = 506;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[27]";
		INDEX = 507;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[26]";
		INDEX = 508;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[25]";
		INDEX = 509;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[24]";
		INDEX = 510;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[23]";
		INDEX = 511;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[22]";
		INDEX = 512;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[21]";
		INDEX = 513;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[20]";
		INDEX = 514;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[19]";
		INDEX = 515;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[18]";
		INDEX = 516;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[17]";
		INDEX = 517;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[16]";
		INDEX = 518;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[15]";
		INDEX = 519;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[14]";
		INDEX = 520;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[13]";
		INDEX = 521;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[12]";
		INDEX = 522;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[11]";
		INDEX = 523;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[10]";
		INDEX = 524;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[9]";
		INDEX = 525;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[8]";
		INDEX = 526;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[7]";
		INDEX = 527;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[6]";
		INDEX = 528;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[5]";
		INDEX = 529;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[4]";
		INDEX = 530;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[3]";
		INDEX = 531;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[2]";
		INDEX = 532;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[1]";
		INDEX = 533;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register2|regout[0]";
		INDEX = 534;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout";
		INDEX = 535;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[31]";
		INDEX = 536;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[30]";
		INDEX = 537;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[29]";
		INDEX = 538;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[28]";
		INDEX = 539;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[27]";
		INDEX = 540;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[26]";
		INDEX = 541;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[25]";
		INDEX = 542;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[24]";
		INDEX = 543;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[23]";
		INDEX = 544;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[22]";
		INDEX = 545;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[21]";
		INDEX = 546;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[20]";
		INDEX = 547;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[19]";
		INDEX = 548;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[18]";
		INDEX = 549;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[17]";
		INDEX = 550;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[16]";
		INDEX = 551;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[15]";
		INDEX = 552;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[14]";
		INDEX = 553;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[13]";
		INDEX = 554;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[12]";
		INDEX = 555;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[11]";
		INDEX = 556;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[10]";
		INDEX = 557;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[9]";
		INDEX = 558;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[8]";
		INDEX = 559;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[7]";
		INDEX = 560;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[6]";
		INDEX = 561;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[5]";
		INDEX = 562;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[4]";
		INDEX = 563;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[3]";
		INDEX = 564;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[2]";
		INDEX = 565;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[1]";
		INDEX = 566;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register3|regout[0]";
		INDEX = 567;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout";
		INDEX = 568;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[31]";
		INDEX = 569;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[30]";
		INDEX = 570;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[29]";
		INDEX = 571;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[28]";
		INDEX = 572;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[27]";
		INDEX = 573;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[26]";
		INDEX = 574;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[25]";
		INDEX = 575;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[24]";
		INDEX = 576;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[23]";
		INDEX = 577;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[22]";
		INDEX = 578;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[21]";
		INDEX = 579;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[20]";
		INDEX = 580;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[19]";
		INDEX = 581;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[18]";
		INDEX = 582;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[17]";
		INDEX = 583;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[16]";
		INDEX = 584;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[15]";
		INDEX = 585;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[14]";
		INDEX = 586;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[13]";
		INDEX = 587;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[12]";
		INDEX = 588;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[11]";
		INDEX = 589;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[10]";
		INDEX = 590;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[9]";
		INDEX = 591;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[8]";
		INDEX = 592;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[7]";
		INDEX = 593;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[6]";
		INDEX = 594;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[5]";
		INDEX = 595;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[4]";
		INDEX = 596;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[3]";
		INDEX = 597;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[2]";
		INDEX = 598;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[1]";
		INDEX = 599;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register4|regout[0]";
		INDEX = 600;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout";
		INDEX = 601;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[31]";
		INDEX = 602;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[30]";
		INDEX = 603;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[29]";
		INDEX = 604;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[28]";
		INDEX = 605;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[27]";
		INDEX = 606;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[26]";
		INDEX = 607;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[25]";
		INDEX = 608;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[24]";
		INDEX = 609;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[23]";
		INDEX = 610;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[22]";
		INDEX = 611;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[21]";
		INDEX = 612;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[20]";
		INDEX = 613;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[19]";
		INDEX = 614;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[18]";
		INDEX = 615;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[17]";
		INDEX = 616;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[16]";
		INDEX = 617;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[15]";
		INDEX = 618;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[14]";
		INDEX = 619;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[13]";
		INDEX = 620;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[12]";
		INDEX = 621;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[11]";
		INDEX = 622;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[10]";
		INDEX = 623;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[9]";
		INDEX = 624;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[8]";
		INDEX = 625;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[7]";
		INDEX = 626;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[6]";
		INDEX = 627;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[5]";
		INDEX = 628;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[4]";
		INDEX = 629;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[3]";
		INDEX = 630;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[2]";
		INDEX = 631;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[1]";
		INDEX = 632;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register5|regout[0]";
		INDEX = 633;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout";
		INDEX = 634;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[31]";
		INDEX = 635;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[30]";
		INDEX = 636;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[29]";
		INDEX = 637;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[28]";
		INDEX = 638;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[27]";
		INDEX = 639;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[26]";
		INDEX = 640;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[25]";
		INDEX = 641;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[24]";
		INDEX = 642;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[23]";
		INDEX = 643;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[22]";
		INDEX = 644;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[21]";
		INDEX = 645;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[20]";
		INDEX = 646;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[19]";
		INDEX = 647;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[18]";
		INDEX = 648;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[17]";
		INDEX = 649;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[16]";
		INDEX = 650;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[15]";
		INDEX = 651;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[14]";
		INDEX = 652;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[13]";
		INDEX = 653;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[12]";
		INDEX = 654;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[11]";
		INDEX = 655;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[10]";
		INDEX = 656;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[9]";
		INDEX = 657;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[8]";
		INDEX = 658;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[7]";
		INDEX = 659;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[6]";
		INDEX = 660;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[5]";
		INDEX = 661;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[4]";
		INDEX = 662;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[3]";
		INDEX = 663;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[2]";
		INDEX = 664;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[1]";
		INDEX = 665;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register6|regout[0]";
		INDEX = 666;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout";
		INDEX = 667;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[31]";
		INDEX = 668;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[30]";
		INDEX = 669;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[29]";
		INDEX = 670;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[28]";
		INDEX = 671;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[27]";
		INDEX = 672;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[26]";
		INDEX = 673;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[25]";
		INDEX = 674;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[24]";
		INDEX = 675;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[23]";
		INDEX = 676;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[22]";
		INDEX = 677;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[21]";
		INDEX = 678;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[20]";
		INDEX = 679;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[19]";
		INDEX = 680;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[18]";
		INDEX = 681;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[17]";
		INDEX = 682;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[16]";
		INDEX = 683;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[15]";
		INDEX = 684;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[14]";
		INDEX = 685;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[13]";
		INDEX = 686;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[12]";
		INDEX = 687;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[11]";
		INDEX = 688;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[10]";
		INDEX = 689;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[9]";
		INDEX = 690;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[8]";
		INDEX = 691;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[7]";
		INDEX = 692;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[6]";
		INDEX = 693;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[5]";
		INDEX = 694;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[4]";
		INDEX = 695;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[3]";
		INDEX = 696;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[2]";
		INDEX = 697;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[1]";
		INDEX = 698;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register7|regout[0]";
		INDEX = 699;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout";
		INDEX = 700;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[31]";
		INDEX = 701;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[30]";
		INDEX = 702;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[29]";
		INDEX = 703;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[28]";
		INDEX = 704;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[27]";
		INDEX = 705;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[26]";
		INDEX = 706;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[25]";
		INDEX = 707;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[24]";
		INDEX = 708;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[23]";
		INDEX = 709;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[22]";
		INDEX = 710;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[21]";
		INDEX = 711;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[20]";
		INDEX = 712;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[19]";
		INDEX = 713;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[18]";
		INDEX = 714;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[17]";
		INDEX = 715;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[16]";
		INDEX = 716;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[15]";
		INDEX = 717;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[14]";
		INDEX = 718;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[13]";
		INDEX = 719;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[12]";
		INDEX = 720;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[11]";
		INDEX = 721;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[10]";
		INDEX = 722;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[9]";
		INDEX = 723;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[8]";
		INDEX = 724;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[7]";
		INDEX = 725;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[6]";
		INDEX = 726;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[5]";
		INDEX = 727;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[4]";
		INDEX = 728;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[3]";
		INDEX = 729;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[2]";
		INDEX = 730;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[1]";
		INDEX = 731;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register8|regout[0]";
		INDEX = 732;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout";
		INDEX = 733;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[31]";
		INDEX = 734;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[30]";
		INDEX = 735;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[29]";
		INDEX = 736;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[28]";
		INDEX = 737;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[27]";
		INDEX = 738;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[26]";
		INDEX = 739;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[25]";
		INDEX = 740;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[24]";
		INDEX = 741;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[23]";
		INDEX = 742;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[22]";
		INDEX = 743;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[21]";
		INDEX = 744;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[20]";
		INDEX = 745;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[19]";
		INDEX = 746;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[18]";
		INDEX = 747;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[17]";
		INDEX = 748;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[16]";
		INDEX = 749;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[15]";
		INDEX = 750;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[14]";
		INDEX = 751;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[13]";
		INDEX = 752;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[12]";
		INDEX = 753;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[11]";
		INDEX = 754;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[10]";
		INDEX = 755;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[9]";
		INDEX = 756;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[8]";
		INDEX = 757;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[7]";
		INDEX = 758;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[6]";
		INDEX = 759;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[5]";
		INDEX = 760;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[4]";
		INDEX = 761;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[3]";
		INDEX = 762;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[2]";
		INDEX = 763;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[1]";
		INDEX = 764;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register9|regout[0]";
		INDEX = 765;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout";
		INDEX = 766;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[31]";
		INDEX = 767;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[30]";
		INDEX = 768;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[29]";
		INDEX = 769;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[28]";
		INDEX = 770;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[27]";
		INDEX = 771;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[26]";
		INDEX = 772;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[25]";
		INDEX = 773;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[24]";
		INDEX = 774;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[23]";
		INDEX = 775;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[22]";
		INDEX = 776;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[21]";
		INDEX = 777;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[20]";
		INDEX = 778;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[19]";
		INDEX = 779;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[18]";
		INDEX = 780;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[17]";
		INDEX = 781;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[16]";
		INDEX = 782;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[15]";
		INDEX = 783;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[14]";
		INDEX = 784;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[13]";
		INDEX = 785;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[12]";
		INDEX = 786;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[11]";
		INDEX = 787;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[10]";
		INDEX = 788;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[9]";
		INDEX = 789;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[8]";
		INDEX = 790;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[7]";
		INDEX = 791;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[6]";
		INDEX = 792;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[5]";
		INDEX = 793;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[4]";
		INDEX = 794;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[3]";
		INDEX = 795;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[2]";
		INDEX = 796;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[1]";
		INDEX = 797;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register10|regout[0]";
		INDEX = 798;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout";
		INDEX = 799;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[31]";
		INDEX = 800;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[30]";
		INDEX = 801;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[29]";
		INDEX = 802;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[28]";
		INDEX = 803;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[27]";
		INDEX = 804;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[26]";
		INDEX = 805;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[25]";
		INDEX = 806;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[24]";
		INDEX = 807;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[23]";
		INDEX = 808;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[22]";
		INDEX = 809;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[21]";
		INDEX = 810;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[20]";
		INDEX = 811;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[19]";
		INDEX = 812;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[18]";
		INDEX = 813;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[17]";
		INDEX = 814;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[16]";
		INDEX = 815;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[15]";
		INDEX = 816;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[14]";
		INDEX = 817;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[13]";
		INDEX = 818;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[12]";
		INDEX = 819;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[11]";
		INDEX = 820;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[10]";
		INDEX = 821;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[9]";
		INDEX = 822;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[8]";
		INDEX = 823;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[7]";
		INDEX = 824;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[6]";
		INDEX = 825;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[5]";
		INDEX = 826;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[4]";
		INDEX = 827;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[3]";
		INDEX = 828;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[2]";
		INDEX = 829;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[1]";
		INDEX = 830;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register11|regout[0]";
		INDEX = 831;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout";
		INDEX = 832;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[31]";
		INDEX = 833;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[30]";
		INDEX = 834;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[29]";
		INDEX = 835;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[28]";
		INDEX = 836;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[27]";
		INDEX = 837;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[26]";
		INDEX = 838;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[25]";
		INDEX = 839;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[24]";
		INDEX = 840;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[23]";
		INDEX = 841;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[22]";
		INDEX = 842;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[21]";
		INDEX = 843;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[20]";
		INDEX = 844;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[19]";
		INDEX = 845;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[18]";
		INDEX = 846;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[17]";
		INDEX = 847;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[16]";
		INDEX = 848;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[15]";
		INDEX = 849;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[14]";
		INDEX = 850;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[13]";
		INDEX = 851;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[12]";
		INDEX = 852;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[11]";
		INDEX = 853;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[10]";
		INDEX = 854;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[9]";
		INDEX = 855;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[8]";
		INDEX = 856;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[7]";
		INDEX = 857;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[6]";
		INDEX = 858;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[5]";
		INDEX = 859;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[4]";
		INDEX = 860;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[3]";
		INDEX = 861;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[2]";
		INDEX = 862;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[1]";
		INDEX = 863;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register12|regout[0]";
		INDEX = 864;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout";
		INDEX = 865;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[31]";
		INDEX = 866;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[30]";
		INDEX = 867;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[29]";
		INDEX = 868;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[28]";
		INDEX = 869;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[27]";
		INDEX = 870;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[26]";
		INDEX = 871;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[25]";
		INDEX = 872;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[24]";
		INDEX = 873;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[23]";
		INDEX = 874;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[22]";
		INDEX = 875;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[21]";
		INDEX = 876;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[20]";
		INDEX = 877;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[19]";
		INDEX = 878;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[18]";
		INDEX = 879;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[17]";
		INDEX = 880;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[16]";
		INDEX = 881;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[15]";
		INDEX = 882;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[14]";
		INDEX = 883;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[13]";
		INDEX = 884;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[12]";
		INDEX = 885;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[11]";
		INDEX = 886;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[10]";
		INDEX = 887;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[9]";
		INDEX = 888;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[8]";
		INDEX = 889;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[7]";
		INDEX = 890;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[6]";
		INDEX = 891;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[5]";
		INDEX = 892;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[4]";
		INDEX = 893;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[3]";
		INDEX = 894;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[2]";
		INDEX = 895;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[1]";
		INDEX = 896;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register13|regout[0]";
		INDEX = 897;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout";
		INDEX = 898;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[31]";
		INDEX = 899;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[30]";
		INDEX = 900;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[29]";
		INDEX = 901;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[28]";
		INDEX = 902;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[27]";
		INDEX = 903;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[26]";
		INDEX = 904;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[25]";
		INDEX = 905;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[24]";
		INDEX = 906;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[23]";
		INDEX = 907;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[22]";
		INDEX = 908;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[21]";
		INDEX = 909;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[20]";
		INDEX = 910;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[19]";
		INDEX = 911;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[18]";
		INDEX = 912;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[17]";
		INDEX = 913;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[16]";
		INDEX = 914;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[15]";
		INDEX = 915;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[14]";
		INDEX = 916;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[13]";
		INDEX = 917;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[12]";
		INDEX = 918;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[11]";
		INDEX = 919;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[10]";
		INDEX = 920;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[9]";
		INDEX = 921;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[8]";
		INDEX = 922;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[7]";
		INDEX = 923;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[6]";
		INDEX = 924;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[5]";
		INDEX = 925;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[4]";
		INDEX = 926;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[3]";
		INDEX = 927;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[2]";
		INDEX = 928;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[1]";
		INDEX = 929;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register14|regout[0]";
		INDEX = 930;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout";
		INDEX = 931;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[31]";
		INDEX = 932;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[30]";
		INDEX = 933;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[29]";
		INDEX = 934;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[28]";
		INDEX = 935;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[27]";
		INDEX = 936;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[26]";
		INDEX = 937;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[25]";
		INDEX = 938;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[24]";
		INDEX = 939;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[23]";
		INDEX = 940;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[22]";
		INDEX = 941;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[21]";
		INDEX = 942;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[20]";
		INDEX = 943;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[19]";
		INDEX = 944;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[18]";
		INDEX = 945;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[17]";
		INDEX = 946;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[16]";
		INDEX = 947;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[15]";
		INDEX = 948;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[14]";
		INDEX = 949;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[13]";
		INDEX = 950;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[12]";
		INDEX = 951;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[11]";
		INDEX = 952;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[10]";
		INDEX = 953;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[9]";
		INDEX = 954;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[8]";
		INDEX = 955;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[7]";
		INDEX = 956;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[6]";
		INDEX = 957;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[5]";
		INDEX = 958;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[4]";
		INDEX = 959;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[3]";
		INDEX = 960;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[2]";
		INDEX = 961;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[1]";
		INDEX = 962;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|registerfile:RegisterFile|register:register15|regout[0]";
		INDEX = 963;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|signalunit:SignalControl|oneAdder:Step|regout";
		INDEX = 964;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|signalunit:SignalControl|oneAdder:Step|regout[2]";
		INDEX = 965;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|signalunit:SignalControl|oneAdder:Step|regout[1]";
		INDEX = 966;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|signalunit:SignalControl|oneAdder:Step|regout[0]";
		INDEX = 967;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ifidregister:ifid|instout";
		INDEX = 968;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ifidregister:ifid|instout[31]";
		INDEX = 969;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ifidregister:ifid|instout[30]";
		INDEX = 970;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ifidregister:ifid|instout[29]";
		INDEX = 971;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ifidregister:ifid|instout[28]";
		INDEX = 972;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ifidregister:ifid|instout[27]";
		INDEX = 973;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ifidregister:ifid|instout[26]";
		INDEX = 974;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ifidregister:ifid|instout[25]";
		INDEX = 975;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ifidregister:ifid|instout[24]";
		INDEX = 976;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ifidregister:ifid|instout[23]";
		INDEX = 977;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ifidregister:ifid|instout[22]";
		INDEX = 978;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ifidregister:ifid|instout[21]";
		INDEX = 979;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ifidregister:ifid|instout[20]";
		INDEX = 980;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ifidregister:ifid|instout[19]";
		INDEX = 981;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ifidregister:ifid|instout[18]";
		INDEX = 982;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ifidregister:ifid|instout[17]";
		INDEX = 983;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ifidregister:ifid|instout[16]";
		INDEX = 984;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ifidregister:ifid|instout[15]";
		INDEX = 985;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ifidregister:ifid|instout[14]";
		INDEX = 986;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ifidregister:ifid|instout[13]";
		INDEX = 987;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ifidregister:ifid|instout[12]";
		INDEX = 988;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ifidregister:ifid|instout[11]";
		INDEX = 989;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ifidregister:ifid|instout[10]";
		INDEX = 990;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ifidregister:ifid|instout[9]";
		INDEX = 991;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ifidregister:ifid|instout[8]";
		INDEX = 992;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ifidregister:ifid|instout[7]";
		INDEX = 993;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ifidregister:ifid|instout[6]";
		INDEX = 994;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ifidregister:ifid|instout[5]";
		INDEX = 995;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ifidregister:ifid|instout[4]";
		INDEX = 996;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ifidregister:ifid|instout[3]";
		INDEX = 997;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ifidregister:ifid|instout[2]";
		INDEX = 998;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ifidregister:ifid|instout[1]";
		INDEX = 999;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ifidregister:ifid|instout[0]";
		INDEX = 1000;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|rfdstout";
		INDEX = 1001;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|rfdstout[3]";
		INDEX = 1002;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|rfdstout[2]";
		INDEX = 1003;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|rfdstout[1]";
		INDEX = 1004;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|rfdstout[0]";
		INDEX = 1005;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Aout";
		INDEX = 1006;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Aout[31]";
		INDEX = 1007;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Aout[30]";
		INDEX = 1008;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Aout[29]";
		INDEX = 1009;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Aout[28]";
		INDEX = 1010;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Aout[27]";
		INDEX = 1011;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Aout[26]";
		INDEX = 1012;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Aout[25]";
		INDEX = 1013;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Aout[24]";
		INDEX = 1014;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Aout[23]";
		INDEX = 1015;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Aout[22]";
		INDEX = 1016;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Aout[21]";
		INDEX = 1017;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Aout[20]";
		INDEX = 1018;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Aout[19]";
		INDEX = 1019;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Aout[18]";
		INDEX = 1020;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Aout[17]";
		INDEX = 1021;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Aout[16]";
		INDEX = 1022;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Aout[15]";
		INDEX = 1023;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Aout[14]";
		INDEX = 1024;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Aout[13]";
		INDEX = 1025;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Aout[12]";
		INDEX = 1026;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Aout[11]";
		INDEX = 1027;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Aout[10]";
		INDEX = 1028;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Aout[9]";
		INDEX = 1029;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Aout[8]";
		INDEX = 1030;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Aout[7]";
		INDEX = 1031;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Aout[6]";
		INDEX = 1032;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Aout[5]";
		INDEX = 1033;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Aout[4]";
		INDEX = 1034;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Aout[3]";
		INDEX = 1035;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Aout[2]";
		INDEX = 1036;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Aout[1]";
		INDEX = 1037;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Aout[0]";
		INDEX = 1038;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Bout";
		INDEX = 1039;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Bout[31]";
		INDEX = 1040;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Bout[30]";
		INDEX = 1041;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Bout[29]";
		INDEX = 1042;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Bout[28]";
		INDEX = 1043;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Bout[27]";
		INDEX = 1044;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Bout[26]";
		INDEX = 1045;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Bout[25]";
		INDEX = 1046;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Bout[24]";
		INDEX = 1047;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Bout[23]";
		INDEX = 1048;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Bout[22]";
		INDEX = 1049;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Bout[21]";
		INDEX = 1050;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Bout[20]";
		INDEX = 1051;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Bout[19]";
		INDEX = 1052;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Bout[18]";
		INDEX = 1053;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Bout[17]";
		INDEX = 1054;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Bout[16]";
		INDEX = 1055;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Bout[15]";
		INDEX = 1056;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Bout[14]";
		INDEX = 1057;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Bout[13]";
		INDEX = 1058;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Bout[12]";
		INDEX = 1059;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Bout[11]";
		INDEX = 1060;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Bout[10]";
		INDEX = 1061;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Bout[9]";
		INDEX = 1062;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Bout[8]";
		INDEX = 1063;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Bout[7]";
		INDEX = 1064;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Bout[6]";
		INDEX = 1065;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Bout[5]";
		INDEX = 1066;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Bout[4]";
		INDEX = 1067;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Bout[3]";
		INDEX = 1068;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Bout[2]";
		INDEX = 1069;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Bout[1]";
		INDEX = 1070;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|Bout[0]";
		INDEX = 1071;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|wbout";
		INDEX = 1072;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|wbout[31]";
		INDEX = 1073;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|wbout[30]";
		INDEX = 1074;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|wbout[29]";
		INDEX = 1075;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|wbout[28]";
		INDEX = 1076;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|wbout[27]";
		INDEX = 1077;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|wbout[26]";
		INDEX = 1078;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|wbout[25]";
		INDEX = 1079;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|wbout[24]";
		INDEX = 1080;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|wbout[23]";
		INDEX = 1081;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|wbout[22]";
		INDEX = 1082;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|wbout[21]";
		INDEX = 1083;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|wbout[20]";
		INDEX = 1084;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|wbout[19]";
		INDEX = 1085;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|wbout[18]";
		INDEX = 1086;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|wbout[17]";
		INDEX = 1087;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|wbout[16]";
		INDEX = 1088;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|wbout[15]";
		INDEX = 1089;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|wbout[14]";
		INDEX = 1090;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|wbout[13]";
		INDEX = 1091;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|wbout[12]";
		INDEX = 1092;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|wbout[11]";
		INDEX = 1093;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|wbout[10]";
		INDEX = 1094;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|wbout[9]";
		INDEX = 1095;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|wbout[8]";
		INDEX = 1096;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|wbout[7]";
		INDEX = 1097;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|wbout[6]";
		INDEX = 1098;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|wbout[5]";
		INDEX = 1099;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|wbout[4]";
		INDEX = 1100;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|wbout[3]";
		INDEX = 1101;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|wbout[2]";
		INDEX = 1102;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|wbout[1]";
		INDEX = 1103;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|wbout[0]";
		INDEX = 1104;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|fwAout";
		INDEX = 1105;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|fwAout[2]";
		INDEX = 1106;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|fwAout[1]";
		INDEX = 1107;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|fwAout[0]";
		INDEX = 1108;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|fwBout";
		INDEX = 1109;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|fwBout[2]";
		INDEX = 1110;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|fwBout[1]";
		INDEX = 1111;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|idexregister:idex|fwBout[0]";
		INDEX = 1112;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|rfdstout";
		INDEX = 1113;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|rfdstout[3]";
		INDEX = 1114;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|rfdstout[2]";
		INDEX = 1115;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|rfdstout[1]";
		INDEX = 1116;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|rfdstout[0]";
		INDEX = 1117;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|ALUout";
		INDEX = 1118;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|ALUout[31]";
		INDEX = 1119;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|ALUout[30]";
		INDEX = 1120;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|ALUout[29]";
		INDEX = 1121;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|ALUout[28]";
		INDEX = 1122;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|ALUout[27]";
		INDEX = 1123;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|ALUout[26]";
		INDEX = 1124;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|ALUout[25]";
		INDEX = 1125;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|ALUout[24]";
		INDEX = 1126;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|ALUout[23]";
		INDEX = 1127;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|ALUout[22]";
		INDEX = 1128;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|ALUout[21]";
		INDEX = 1129;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|ALUout[20]";
		INDEX = 1130;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|ALUout[19]";
		INDEX = 1131;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|ALUout[18]";
		INDEX = 1132;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|ALUout[17]";
		INDEX = 1133;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|ALUout[16]";
		INDEX = 1134;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|ALUout[15]";
		INDEX = 1135;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|ALUout[14]";
		INDEX = 1136;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|ALUout[13]";
		INDEX = 1137;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|ALUout[12]";
		INDEX = 1138;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|ALUout[11]";
		INDEX = 1139;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|ALUout[10]";
		INDEX = 1140;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|ALUout[9]";
		INDEX = 1141;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|ALUout[8]";
		INDEX = 1142;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|ALUout[7]";
		INDEX = 1143;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|ALUout[6]";
		INDEX = 1144;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|ALUout[5]";
		INDEX = 1145;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|ALUout[4]";
		INDEX = 1146;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|ALUout[3]";
		INDEX = 1147;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|ALUout[2]";
		INDEX = 1148;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|ALUout[1]";
		INDEX = 1149;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|ALUout[0]";
		INDEX = 1150;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|Bout";
		INDEX = 1151;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|Bout[31]";
		INDEX = 1152;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|Bout[30]";
		INDEX = 1153;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|Bout[29]";
		INDEX = 1154;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|Bout[28]";
		INDEX = 1155;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|Bout[27]";
		INDEX = 1156;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|Bout[26]";
		INDEX = 1157;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|Bout[25]";
		INDEX = 1158;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|Bout[24]";
		INDEX = 1159;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|Bout[23]";
		INDEX = 1160;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|Bout[22]";
		INDEX = 1161;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|Bout[21]";
		INDEX = 1162;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|Bout[20]";
		INDEX = 1163;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|Bout[19]";
		INDEX = 1164;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|Bout[18]";
		INDEX = 1165;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|Bout[17]";
		INDEX = 1166;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|Bout[16]";
		INDEX = 1167;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|Bout[15]";
		INDEX = 1168;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|Bout[14]";
		INDEX = 1169;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|Bout[13]";
		INDEX = 1170;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|Bout[12]";
		INDEX = 1171;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|Bout[11]";
		INDEX = 1172;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|Bout[10]";
		INDEX = 1173;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|Bout[9]";
		INDEX = 1174;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|Bout[8]";
		INDEX = 1175;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|Bout[7]";
		INDEX = 1176;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|Bout[6]";
		INDEX = 1177;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|Bout[5]";
		INDEX = 1178;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|Bout[4]";
		INDEX = 1179;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|Bout[3]";
		INDEX = 1180;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|Bout[2]";
		INDEX = 1181;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|Bout[1]";
		INDEX = 1182;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|exmemregister:exmem|Bout[0]";
		INDEX = 1183;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|rfdstout";
		INDEX = 1184;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|rfdstout[3]";
		INDEX = 1185;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|rfdstout[2]";
		INDEX = 1186;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|rfdstout[1]";
		INDEX = 1187;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|rfdstout[0]";
		INDEX = 1188;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|MDR";
		INDEX = 1189;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|MDR[31]";
		INDEX = 1190;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|MDR[30]";
		INDEX = 1191;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|MDR[29]";
		INDEX = 1192;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|MDR[28]";
		INDEX = 1193;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|MDR[27]";
		INDEX = 1194;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|MDR[26]";
		INDEX = 1195;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|MDR[25]";
		INDEX = 1196;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|MDR[24]";
		INDEX = 1197;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|MDR[23]";
		INDEX = 1198;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|MDR[22]";
		INDEX = 1199;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|MDR[21]";
		INDEX = 1200;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|MDR[20]";
		INDEX = 1201;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|MDR[19]";
		INDEX = 1202;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|MDR[18]";
		INDEX = 1203;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|MDR[17]";
		INDEX = 1204;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|MDR[16]";
		INDEX = 1205;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|MDR[15]";
		INDEX = 1206;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|MDR[14]";
		INDEX = 1207;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|MDR[13]";
		INDEX = 1208;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|MDR[12]";
		INDEX = 1209;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|MDR[11]";
		INDEX = 1210;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|MDR[10]";
		INDEX = 1211;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|MDR[9]";
		INDEX = 1212;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|MDR[8]";
		INDEX = 1213;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|MDR[7]";
		INDEX = 1214;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|MDR[6]";
		INDEX = 1215;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|MDR[5]";
		INDEX = 1216;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|MDR[4]";
		INDEX = 1217;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|MDR[3]";
		INDEX = 1218;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|MDR[2]";
		INDEX = 1219;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|MDR[1]";
		INDEX = 1220;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|MDR[0]";
		INDEX = 1221;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|Bout";
		INDEX = 1222;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|Bout[31]";
		INDEX = 1223;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|Bout[30]";
		INDEX = 1224;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|Bout[29]";
		INDEX = 1225;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|Bout[28]";
		INDEX = 1226;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|Bout[27]";
		INDEX = 1227;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|Bout[26]";
		INDEX = 1228;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|Bout[25]";
		INDEX = 1229;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|Bout[24]";
		INDEX = 1230;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|Bout[23]";
		INDEX = 1231;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|Bout[22]";
		INDEX = 1232;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|Bout[21]";
		INDEX = 1233;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|Bout[20]";
		INDEX = 1234;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|Bout[19]";
		INDEX = 1235;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|Bout[18]";
		INDEX = 1236;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|Bout[17]";
		INDEX = 1237;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|Bout[16]";
		INDEX = 1238;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|Bout[15]";
		INDEX = 1239;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|Bout[14]";
		INDEX = 1240;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|Bout[13]";
		INDEX = 1241;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|Bout[12]";
		INDEX = 1242;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|Bout[11]";
		INDEX = 1243;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|Bout[10]";
		INDEX = 1244;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|Bout[9]";
		INDEX = 1245;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|Bout[8]";
		INDEX = 1246;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|Bout[7]";
		INDEX = 1247;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|Bout[6]";
		INDEX = 1248;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|Bout[5]";
		INDEX = 1249;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|Bout[4]";
		INDEX = 1250;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|Bout[3]";
		INDEX = 1251;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|Bout[2]";
		INDEX = 1252;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|Bout[1]";
		INDEX = 1253;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|Bout[0]";
		INDEX = 1254;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|ALUout";
		INDEX = 1255;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|ALUout[31]";
		INDEX = 1256;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|ALUout[30]";
		INDEX = 1257;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|ALUout[29]";
		INDEX = 1258;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|ALUout[28]";
		INDEX = 1259;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|ALUout[27]";
		INDEX = 1260;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|ALUout[26]";
		INDEX = 1261;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|ALUout[25]";
		INDEX = 1262;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|ALUout[24]";
		INDEX = 1263;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|ALUout[23]";
		INDEX = 1264;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|ALUout[22]";
		INDEX = 1265;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|ALUout[21]";
		INDEX = 1266;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|ALUout[20]";
		INDEX = 1267;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|ALUout[19]";
		INDEX = 1268;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|ALUout[18]";
		INDEX = 1269;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|ALUout[17]";
		INDEX = 1270;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|ALUout[16]";
		INDEX = 1271;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|ALUout[15]";
		INDEX = 1272;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|ALUout[14]";
		INDEX = 1273;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|ALUout[13]";
		INDEX = 1274;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|ALUout[12]";
		INDEX = 1275;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|ALUout[11]";
		INDEX = 1276;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|ALUout[10]";
		INDEX = 1277;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|ALUout[9]";
		INDEX = 1278;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|ALUout[8]";
		INDEX = 1279;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|ALUout[7]";
		INDEX = 1280;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|ALUout[6]";
		INDEX = 1281;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|ALUout[5]";
		INDEX = 1282;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|ALUout[4]";
		INDEX = 1283;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|ALUout[3]";
		INDEX = 1284;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|ALUout[2]";
		INDEX = 1285;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|ALUout[1]";
		INDEX = 1286;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|memwbregister:memwb|ALUout[0]";
		INDEX = 1287;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
}

VECTOR("C:/Users/leeyo/Desktop/204/ARM single cycle/singlecycle/ARM_System_Syn/db/ARM_System.sim.cvwf")
{
	ZOOM{
		ZBEGIN = 24339164;
		ZEND = 25000000;
		NUMERATOR = 1327;
		DENOMINATOR = 660836;
		TOP_INDEX = 0;
	}
	CLOCK{
		PERIOD = 10000;
		OFFSET = 0;
		DUTY_CYCLE = 50;
	}
	RANDOM_VALUE{
		INTERVAL_TYPE = HALF_GRID;
	}
	LINE{
		SIGNAL = "CLOCK_27";
		INDEX = 0;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "KEY[0]";
		INDEX = 1;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX0";
		INDEX = 2;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX0[6]";
		INDEX = 3;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX0[5]";
		INDEX = 4;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX0[4]";
		INDEX = 5;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX0[3]";
		INDEX = 6;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX0[2]";
		INDEX = 7;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX0[1]";
		INDEX = 8;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX0[0]";
		INDEX = 9;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX1";
		INDEX = 10;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX1[6]";
		INDEX = 11;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX1[5]";
		INDEX = 12;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX1[4]";
		INDEX = 13;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX1[3]";
		INDEX = 14;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX1[2]";
		INDEX = 15;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX1[1]";
		INDEX = 16;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX1[0]";
		INDEX = 17;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX2";
		INDEX = 18;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX2[6]";
		INDEX = 19;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX2[5]";
		INDEX = 20;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX2[4]";
		INDEX = 21;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX2[3]";
		INDEX = 22;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX2[2]";
		INDEX = 23;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX2[1]";
		INDEX = 24;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX2[0]";
		INDEX = 25;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX3";
		INDEX = 26;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX3[6]";
		INDEX = 27;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX3[5]";
		INDEX = 28;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX3[4]";
		INDEX = 29;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX3[3]";
		INDEX = 30;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX3[2]";
		INDEX = 31;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX3[1]";
		INDEX = 32;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX3[0]";
		INDEX = 33;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX4";
		INDEX = 34;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX4[6]";
		INDEX = 35;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX4[5]";
		INDEX = 36;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX4[4]";
		INDEX = 37;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX4[3]";
		INDEX = 38;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX4[2]";
		INDEX = 39;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX4[1]";
		INDEX = 40;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX4[0]";
		INDEX = 41;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX5";
		INDEX = 42;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX5[6]";
		INDEX = 43;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX5[5]";
		INDEX = 44;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX5[4]";
		INDEX = 45;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX5[3]";
		INDEX = 46;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX5[2]";
		INDEX = 47;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX5[1]";
		INDEX = 48;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX5[0]";
		INDEX = 49;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX6";
		INDEX = 50;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX6[6]";
		INDEX = 51;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX6[5]";
		INDEX = 52;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX6[4]";
		INDEX = 53;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX6[3]";
		INDEX = 54;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX6[2]";
		INDEX = 55;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX6[1]";
		INDEX = 56;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX6[0]";
		INDEX = 57;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX7";
		INDEX = 58;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX7[6]";
		INDEX = 59;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX7[5]";
		INDEX = 60;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX7[4]";
		INDEX = 61;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX7[3]";
		INDEX = 62;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX7[2]";
		INDEX = 63;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX7[1]";
		INDEX = 64;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX7[0]";
		INDEX = 65;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a";
		INDEX = 66;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[31]";
		INDEX = 67;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[30]";
		INDEX = 68;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[29]";
		INDEX = 69;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[28]";
		INDEX = 70;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[27]";
		INDEX = 71;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[26]";
		INDEX = 72;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[25]";
		INDEX = 73;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[24]";
		INDEX = 74;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[23]";
		INDEX = 75;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[22]";
		INDEX = 76;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[21]";
		INDEX = 77;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[20]";
		INDEX = 78;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[19]";
		INDEX = 79;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[18]";
		INDEX = 80;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[17]";
		INDEX = 81;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[16]";
		INDEX = 82;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[15]";
		INDEX = 83;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[14]";
		INDEX = 84;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[13]";
		INDEX = 85;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[12]";
		INDEX = 86;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[11]";
		INDEX = 87;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[10]";
		INDEX = 88;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[9]";
		INDEX = 89;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[8]";
		INDEX = 90;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[7]";
		INDEX = 91;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[6]";
		INDEX = 92;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[5]";
		INDEX = 93;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[4]";
		INDEX = 94;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[3]";
		INDEX = 95;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[2]";
		INDEX = 96;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[1]";
		INDEX = 97;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[0]";
		INDEX = 98;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b";
		INDEX = 99;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[31]";
		INDEX = 100;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[30]";
		INDEX = 101;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[29]";
		INDEX = 102;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[28]";
		INDEX = 103;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[27]";
		INDEX = 104;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[26]";
		INDEX = 105;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[25]";
		INDEX = 106;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[24]";
		INDEX = 107;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[23]";
		INDEX = 108;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[22]";
		INDEX = 109;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[21]";
		INDEX = 110;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[20]";
		INDEX = 111;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[19]";
		INDEX = 112;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[18]";
		INDEX = 113;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[17]";
		INDEX = 114;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[16]";
		INDEX = 115;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[15]";
		INDEX = 116;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[14]";
		INDEX = 117;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[13]";
		INDEX = 118;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[12]";
		INDEX = 119;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[11]";
		INDEX = 120;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[10]";
		INDEX = 121;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[9]";
		INDEX = 122;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[8]";
		INDEX = 123;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[7]";
		INDEX = 124;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[6]";
		INDEX = 125;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[5]";
		INDEX = 126;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[4]";
		INDEX = 127;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[3]";
		INDEX = 128;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[2]";
		INDEX = 129;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[1]";
		INDEX = 130;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[0]";
		INDEX = 131;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUFlags";
		INDEX = 132;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUFlags[2]";
		INDEX = 133;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUFlags[1]";
		INDEX = 134;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUFlags[0]";
		INDEX = 135;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult";
		INDEX = 136;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[31]";
		INDEX = 137;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[30]";
		INDEX = 138;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[29]";
		INDEX = 139;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[28]";
		INDEX = 140;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[27]";
		INDEX = 141;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[26]";
		INDEX = 142;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[25]";
		INDEX = 143;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[24]";
		INDEX = 144;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[23]";
		INDEX = 145;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[22]";
		INDEX = 146;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[21]";
		INDEX = 147;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[20]";
		INDEX = 148;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[19]";
		INDEX = 149;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[18]";
		INDEX = 150;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[17]";
		INDEX = 151;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[16]";
		INDEX = 152;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[15]";
		INDEX = 153;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[14]";
		INDEX = 154;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[13]";
		INDEX = 155;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[12]";
		INDEX = 156;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[11]";
		INDEX = 157;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[10]";
		INDEX = 158;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[9]";
		INDEX = 159;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[8]";
		INDEX = 160;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[7]";
		INDEX = 161;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[6]";
		INDEX = 162;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[5]";
		INDEX = 163;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[4]";
		INDEX = 164;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[3]";
		INDEX = 165;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[2]";
		INDEX = 166;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[1]";
		INDEX = 167;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[0]";
		INDEX = 168;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data1";
		INDEX = 169;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data1[31]";
		INDEX = 170;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data1[30]";
		INDEX = 171;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data1[29]";
		INDEX = 172;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data1[28]";
		INDEX = 173;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data1[27]";
		INDEX = 174;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data1[26]";
		INDEX = 175;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data1[25]";
		INDEX = 176;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data1[24]";
		INDEX = 177;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data1[23]";
		INDEX = 178;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data1[22]";
		INDEX = 179;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data1[21]";
		INDEX = 180;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data1[20]";
		INDEX = 181;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data1[19]";
		INDEX = 182;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data1[18]";
		INDEX = 183;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data1[17]";
		INDEX = 184;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data1[16]";
		INDEX = 185;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data1[15]";
		INDEX = 186;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data1[14]";
		INDEX = 187;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data1[13]";
		INDEX = 188;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data1[12]";
		INDEX = 189;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data1[11]";
		INDEX = 190;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data1[10]";
		INDEX = 191;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data1[9]";
		INDEX = 192;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data1[8]";
		INDEX = 193;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data1[7]";
		INDEX = 194;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data1[6]";
		INDEX = 195;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data1[5]";
		INDEX = 196;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data1[4]";
		INDEX = 197;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data1[3]";
		INDEX = 198;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data1[2]";
		INDEX = 199;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data1[1]";
		INDEX = 200;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data1[0]";
		INDEX = 201;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data2";
		INDEX = 202;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data2[31]";
		INDEX = 203;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data2[30]";
		INDEX = 204;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data2[29]";
		INDEX = 205;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data2[28]";
		INDEX = 206;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data2[27]";
		INDEX = 207;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data2[26]";
		INDEX = 208;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data2[25]";
		INDEX = 209;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data2[24]";
		INDEX = 210;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data2[23]";
		INDEX = 211;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data2[22]";
		INDEX = 212;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data2[21]";
		INDEX = 213;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data2[20]";
		INDEX = 214;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data2[19]";
		INDEX = 215;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data2[18]";
		INDEX = 216;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data2[17]";
		INDEX = 217;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data2[16]";
		INDEX = 218;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data2[15]";
		INDEX = 219;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data2[14]";
		INDEX = 220;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data2[13]";
		INDEX = 221;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data2[12]";
		INDEX = 222;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data2[11]";
		INDEX = 223;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data2[10]";
		INDEX = 224;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data2[9]";
		INDEX = 225;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data2[8]";
		INDEX = 226;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data2[7]";
		INDEX = 227;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data2[6]";
		INDEX = 228;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data2[5]";
		INDEX = 229;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data2[4]";
		INDEX = 230;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data2[3]";
		INDEX = 231;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data2[2]";
		INDEX = 232;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data2[1]";
		INDEX = 233;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data2[0]";
		INDEX = 234;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data3";
		INDEX = 235;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data3[31]";
		INDEX = 236;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data3[30]";
		INDEX = 237;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data3[29]";
		INDEX = 238;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data3[28]";
		INDEX = 239;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data3[27]";
		INDEX = 240;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data3[26]";
		INDEX = 241;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data3[25]";
		INDEX = 242;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data3[24]";
		INDEX = 243;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data3[23]";
		INDEX = 244;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data3[22]";
		INDEX = 245;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data3[21]";
		INDEX = 246;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data3[20]";
		INDEX = 247;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data3[19]";
		INDEX = 248;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data3[18]";
		INDEX = 249;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data3[17]";
		INDEX = 250;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data3[16]";
		INDEX = 251;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data3[15]";
		INDEX = 252;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data3[14]";
		INDEX = 253;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data3[13]";
		INDEX = 254;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data3[12]";
		INDEX = 255;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data3[11]";
		INDEX = 256;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data3[10]";
		INDEX = 257;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data3[9]";
		INDEX = 258;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data3[8]";
		INDEX = 259;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data3[7]";
		INDEX = 260;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data3[6]";
		INDEX = 261;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data3[5]";
		INDEX = 262;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data3[4]";
		INDEX = 263;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data3[3]";
		INDEX = 264;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data3[2]";
		INDEX = 265;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data3[1]";
		INDEX = 266;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data3[0]";
		INDEX = 267;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result";
		INDEX = 268;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[31]";
		INDEX = 269;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[30]";
		INDEX = 270;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[29]";
		INDEX = 271;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[28]";
		INDEX = 272;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[27]";
		INDEX = 273;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[26]";
		INDEX = 274;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[25]";
		INDEX = 275;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[24]";
		INDEX = 276;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[23]";
		INDEX = 277;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[22]";
		INDEX = 278;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[21]";
		INDEX = 279;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[20]";
		INDEX = 280;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[19]";
		INDEX = 281;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[18]";
		INDEX = 282;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[17]";
		INDEX = 283;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[16]";
		INDEX = 284;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[15]";
		INDEX = 285;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[14]";
		INDEX = 286;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[13]";
		INDEX = 287;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[12]";
		INDEX = 288;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[11]";
		INDEX = 289;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[10]";
		INDEX = 290;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[9]";
		INDEX = 291;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[8]";
		INDEX = 292;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[7]";
		INDEX = 293;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[6]";
		INDEX = 294;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[5]";
		INDEX = 295;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[4]";
		INDEX = 296;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[3]";
		INDEX = 297;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[2]";
		INDEX = 298;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[1]";
		INDEX = 299;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[0]";
		INDEX = 300;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[0]";
		INDEX = 301;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[0][31]";
		INDEX = 302;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[0][30]";
		INDEX = 303;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[0][29]";
		INDEX = 304;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[0][28]";
		INDEX = 305;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[0][27]";
		INDEX = 306;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[0][26]";
		INDEX = 307;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[0][25]";
		INDEX = 308;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[0][24]";
		INDEX = 309;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[0][23]";
		INDEX = 310;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[0][22]";
		INDEX = 311;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[0][21]";
		INDEX = 312;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[0][20]";
		INDEX = 313;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[0][19]";
		INDEX = 314;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[0][18]";
		INDEX = 315;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[0][17]";
		INDEX = 316;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[0][16]";
		INDEX = 317;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[0][15]";
		INDEX = 318;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[0][14]";
		INDEX = 319;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[0][13]";
		INDEX = 320;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[0][12]";
		INDEX = 321;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[0][11]";
		INDEX = 322;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[0][10]";
		INDEX = 323;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[0][9]";
		INDEX = 324;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[0][8]";
		INDEX = 325;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[0][7]";
		INDEX = 326;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[0][6]";
		INDEX = 327;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[0][5]";
		INDEX = 328;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[0][4]";
		INDEX = 329;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[0][3]";
		INDEX = 330;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[0][2]";
		INDEX = 331;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[0][1]";
		INDEX = 332;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[0][0]";
		INDEX = 333;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[1]";
		INDEX = 334;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[1][31]";
		INDEX = 335;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[1][30]";
		INDEX = 336;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[1][29]";
		INDEX = 337;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[1][28]";
		INDEX = 338;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[1][27]";
		INDEX = 339;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[1][26]";
		INDEX = 340;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[1][25]";
		INDEX = 341;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[1][24]";
		INDEX = 342;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[1][23]";
		INDEX = 343;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[1][22]";
		INDEX = 344;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[1][21]";
		INDEX = 345;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[1][20]";
		INDEX = 346;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[1][19]";
		INDEX = 347;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[1][18]";
		INDEX = 348;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[1][17]";
		INDEX = 349;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[1][16]";
		INDEX = 350;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[1][15]";
		INDEX = 351;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[1][14]";
		INDEX = 352;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[1][13]";
		INDEX = 353;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[1][12]";
		INDEX = 354;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[1][11]";
		INDEX = 355;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[1][10]";
		INDEX = 356;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[1][9]";
		INDEX = 357;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[1][8]";
		INDEX = 358;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[1][7]";
		INDEX = 359;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[1][6]";
		INDEX = 360;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[1][5]";
		INDEX = 361;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[1][4]";
		INDEX = 362;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[1][3]";
		INDEX = 363;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[1][2]";
		INDEX = 364;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[1][1]";
		INDEX = 365;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[1][0]";
		INDEX = 366;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[2]";
		INDEX = 367;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[2][31]";
		INDEX = 368;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[2][30]";
		INDEX = 369;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[2][29]";
		INDEX = 370;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[2][28]";
		INDEX = 371;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[2][27]";
		INDEX = 372;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[2][26]";
		INDEX = 373;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[2][25]";
		INDEX = 374;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[2][24]";
		INDEX = 375;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[2][23]";
		INDEX = 376;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[2][22]";
		INDEX = 377;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[2][21]";
		INDEX = 378;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[2][20]";
		INDEX = 379;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[2][19]";
		INDEX = 380;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[2][18]";
		INDEX = 381;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[2][17]";
		INDEX = 382;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[2][16]";
		INDEX = 383;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[2][15]";
		INDEX = 384;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[2][14]";
		INDEX = 385;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[2][13]";
		INDEX = 386;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[2][12]";
		INDEX = 387;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[2][11]";
		INDEX = 388;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[2][10]";
		INDEX = 389;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[2][9]";
		INDEX = 390;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[2][8]";
		INDEX = 391;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[2][7]";
		INDEX = 392;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[2][6]";
		INDEX = 393;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[2][5]";
		INDEX = 394;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[2][4]";
		INDEX = 395;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[2][3]";
		INDEX = 396;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[2][2]";
		INDEX = 397;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[2][1]";
		INDEX = 398;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[2][0]";
		INDEX = 399;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[3]";
		INDEX = 400;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[3][31]";
		INDEX = 401;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[3][30]";
		INDEX = 402;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[3][29]";
		INDEX = 403;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[3][28]";
		INDEX = 404;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[3][27]";
		INDEX = 405;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[3][26]";
		INDEX = 406;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[3][25]";
		INDEX = 407;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[3][24]";
		INDEX = 408;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[3][23]";
		INDEX = 409;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[3][22]";
		INDEX = 410;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[3][21]";
		INDEX = 411;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[3][20]";
		INDEX = 412;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[3][19]";
		INDEX = 413;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[3][18]";
		INDEX = 414;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[3][17]";
		INDEX = 415;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[3][16]";
		INDEX = 416;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[3][15]";
		INDEX = 417;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[3][14]";
		INDEX = 418;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[3][13]";
		INDEX = 419;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[3][12]";
		INDEX = 420;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[3][11]";
		INDEX = 421;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[3][10]";
		INDEX = 422;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[3][9]";
		INDEX = 423;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[3][8]";
		INDEX = 424;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[3][7]";
		INDEX = 425;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[3][6]";
		INDEX = 426;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[3][5]";
		INDEX = 427;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[3][4]";
		INDEX = 428;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[3][3]";
		INDEX = 429;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[3][2]";
		INDEX = 430;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[3][1]";
		INDEX = 431;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[3][0]";
		INDEX = 432;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[9]";
		INDEX = 433;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[9][31]";
		INDEX = 434;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[9][30]";
		INDEX = 435;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[9][29]";
		INDEX = 436;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[9][28]";
		INDEX = 437;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[9][27]";
		INDEX = 438;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[9][26]";
		INDEX = 439;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[9][25]";
		INDEX = 440;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[9][24]";
		INDEX = 441;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[9][23]";
		INDEX = 442;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[9][22]";
		INDEX = 443;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[9][21]";
		INDEX = 444;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[9][20]";
		INDEX = 445;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[9][19]";
		INDEX = 446;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[9][18]";
		INDEX = 447;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[9][17]";
		INDEX = 448;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[9][16]";
		INDEX = 449;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[9][15]";
		INDEX = 450;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[9][14]";
		INDEX = 451;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[9][13]";
		INDEX = 452;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[9][12]";
		INDEX = 453;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[9][11]";
		INDEX = 454;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[9][10]";
		INDEX = 455;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[9][9]";
		INDEX = 456;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[9][8]";
		INDEX = 457;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[9][7]";
		INDEX = 458;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[9][6]";
		INDEX = 459;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[9][5]";
		INDEX = 460;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[9][4]";
		INDEX = 461;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[9][3]";
		INDEX = 462;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[9][2]";
		INDEX = 463;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[9][1]";
		INDEX = 464;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[9][0]";
		INDEX = 465;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[14]";
		INDEX = 466;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[14][31]";
		INDEX = 467;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[14][30]";
		INDEX = 468;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[14][29]";
		INDEX = 469;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[14][28]";
		INDEX = 470;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[14][27]";
		INDEX = 471;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[14][26]";
		INDEX = 472;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[14][25]";
		INDEX = 473;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[14][24]";
		INDEX = 474;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[14][23]";
		INDEX = 475;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[14][22]";
		INDEX = 476;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[14][21]";
		INDEX = 477;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[14][20]";
		INDEX = 478;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[14][19]";
		INDEX = 479;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[14][18]";
		INDEX = 480;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[14][17]";
		INDEX = 481;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[14][16]";
		INDEX = 482;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[14][15]";
		INDEX = 483;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[14][14]";
		INDEX = 484;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[14][13]";
		INDEX = 485;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[14][12]";
		INDEX = 486;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[14][11]";
		INDEX = 487;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[14][10]";
		INDEX = 488;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[14][9]";
		INDEX = 489;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[14][8]";
		INDEX = 490;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[14][7]";
		INDEX = 491;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[14][6]";
		INDEX = 492;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[14][5]";
		INDEX = 493;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[14][4]";
		INDEX = 494;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[14][3]";
		INDEX = 495;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[14][2]";
		INDEX = 496;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[14][1]";
		INDEX = 497;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[14][0]";
		INDEX = 498;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[15]";
		INDEX = 499;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[15][31]";
		INDEX = 500;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[15][30]";
		INDEX = 501;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[15][29]";
		INDEX = 502;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[15][28]";
		INDEX = 503;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[15][27]";
		INDEX = 504;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[15][26]";
		INDEX = 505;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[15][25]";
		INDEX = 506;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[15][24]";
		INDEX = 507;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[15][23]";
		INDEX = 508;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[15][22]";
		INDEX = 509;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[15][21]";
		INDEX = 510;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[15][20]";
		INDEX = 511;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[15][19]";
		INDEX = 512;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[15][18]";
		INDEX = 513;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[15][17]";
		INDEX = 514;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[15][16]";
		INDEX = 515;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[15][15]";
		INDEX = 516;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[15][14]";
		INDEX = 517;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[15][13]";
		INDEX = 518;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[15][12]";
		INDEX = 519;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[15][11]";
		INDEX = 520;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[15][10]";
		INDEX = 521;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[15][9]";
		INDEX = 522;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[15][8]";
		INDEX = 523;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[15][7]";
		INDEX = 524;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[15][6]";
		INDEX = 525;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[15][5]";
		INDEX = 526;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[15][4]";
		INDEX = 527;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[15][3]";
		INDEX = 528;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[15][2]";
		INDEX = 529;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[15][1]";
		INDEX = 530;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[15][0]";
		INDEX = 531;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ctrlSig:_ctrlSig|Decoder:_decoder|ALUOp";
		INDEX = 532;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ctrlSig:_ctrlSig|Decoder:_decoder|ALUOp[3]";
		INDEX = 533;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ctrlSig:_ctrlSig|Decoder:_decoder|ALUOp[2]";
		INDEX = 534;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ctrlSig:_ctrlSig|Decoder:_decoder|ALUOp[1]";
		INDEX = 535;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ctrlSig:_ctrlSig|Decoder:_decoder|ALUOp[0]";
		INDEX = 536;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ctrlSig:_ctrlSig|Decoder:_decoder|ALUSrc";
		INDEX = 537;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ctrlSig:_ctrlSig|Decoder:_decoder|ImmSrc";
		INDEX = 538;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ctrlSig:_ctrlSig|Decoder:_decoder|ImmSrc[0]";
		INDEX = 539;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ctrlSig:_ctrlSig|Decoder:_decoder|RegSrc";
		INDEX = 540;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ctrlSig:_ctrlSig|Decoder:_decoder|RegSrc[0]";
		INDEX = 541;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ctrlSig:_ctrlSig|Decoder:_decoder|Svalue";
		INDEX = 542;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ctrlSig:_ctrlSig|ConditionalLogic:_conditional|MemWrite";
		INDEX = 543;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ctrlSig:_ctrlSig|ConditionalLogic:_conditional|condEx";
		INDEX = 544;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
}

VECTOR("C:/Users/leeyo/Desktop/204/ARM single cycle/singlecycle/ARM_System/ARM/ARM_System.vwf")
{
	ZOOM{
		ZBEGIN = 0;
		ZEND = 461600;
		NUMERATOR = 1154;
		DENOMINATOR = 461600;
		TOP_INDEX = 0;
	}
	CLOCK{
		PERIOD = 100000;
		OFFSET = 0;
		DUTY_CYCLE = 50;
	}
	RANDOM_VALUE{
		INTERVAL_TYPE = HALF_GRID;
	}
	LINE{
		SIGNAL = "CLOCK_27";
		INDEX = 0;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "KEY[0]";
		INDEX = 1;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX0";
		INDEX = 2;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX0[6]";
		INDEX = 3;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX0[5]";
		INDEX = 4;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX0[4]";
		INDEX = 5;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX0[3]";
		INDEX = 6;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX0[2]";
		INDEX = 7;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX0[1]";
		INDEX = 8;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX0[0]";
		INDEX = 9;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX1";
		INDEX = 10;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX1[6]";
		INDEX = 11;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX1[5]";
		INDEX = 12;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX1[4]";
		INDEX = 13;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX1[3]";
		INDEX = 14;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX1[2]";
		INDEX = 15;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX1[1]";
		INDEX = 16;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX1[0]";
		INDEX = 17;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX2";
		INDEX = 18;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX2[6]";
		INDEX = 19;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX2[5]";
		INDEX = 20;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX2[4]";
		INDEX = 21;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX2[3]";
		INDEX = 22;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX2[2]";
		INDEX = 23;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX2[1]";
		INDEX = 24;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX2[0]";
		INDEX = 25;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX3";
		INDEX = 26;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX3[6]";
		INDEX = 27;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX3[5]";
		INDEX = 28;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX3[4]";
		INDEX = 29;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX3[3]";
		INDEX = 30;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX3[2]";
		INDEX = 31;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX3[1]";
		INDEX = 32;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX3[0]";
		INDEX = 33;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX4";
		INDEX = 34;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX4[6]";
		INDEX = 35;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX4[5]";
		INDEX = 36;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX4[4]";
		INDEX = 37;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX4[3]";
		INDEX = 38;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX4[2]";
		INDEX = 39;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX4[1]";
		INDEX = 40;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX4[0]";
		INDEX = 41;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX5";
		INDEX = 42;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX5[6]";
		INDEX = 43;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX5[5]";
		INDEX = 44;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX5[4]";
		INDEX = 45;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX5[3]";
		INDEX = 46;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX5[2]";
		INDEX = 47;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX5[1]";
		INDEX = 48;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX5[0]";
		INDEX = 49;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX6";
		INDEX = 50;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX6[6]";
		INDEX = 51;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX6[5]";
		INDEX = 52;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX6[4]";
		INDEX = 53;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX6[3]";
		INDEX = 54;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX6[2]";
		INDEX = 55;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX6[1]";
		INDEX = 56;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX6[0]";
		INDEX = 57;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX7";
		INDEX = 58;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX7[6]";
		INDEX = 59;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX7[5]";
		INDEX = 60;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX7[4]";
		INDEX = 61;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX7[3]";
		INDEX = 62;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX7[2]";
		INDEX = 63;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX7[1]";
		INDEX = 64;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX7[0]";
		INDEX = 65;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a";
		INDEX = 66;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[31]";
		INDEX = 67;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[30]";
		INDEX = 68;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[29]";
		INDEX = 69;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[28]";
		INDEX = 70;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[27]";
		INDEX = 71;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[26]";
		INDEX = 72;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[25]";
		INDEX = 73;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[24]";
		INDEX = 74;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[23]";
		INDEX = 75;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[22]";
		INDEX = 76;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[21]";
		INDEX = 77;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[20]";
		INDEX = 78;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[19]";
		INDEX = 79;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[18]";
		INDEX = 80;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[17]";
		INDEX = 81;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[16]";
		INDEX = 82;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[15]";
		INDEX = 83;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[14]";
		INDEX = 84;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[13]";
		INDEX = 85;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[12]";
		INDEX = 86;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[11]";
		INDEX = 87;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[10]";
		INDEX = 88;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[9]";
		INDEX = 89;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[8]";
		INDEX = 90;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[7]";
		INDEX = 91;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[6]";
		INDEX = 92;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[5]";
		INDEX = 93;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[4]";
		INDEX = 94;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[3]";
		INDEX = 95;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[2]";
		INDEX = 96;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[1]";
		INDEX = 97;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[0]";
		INDEX = 98;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b";
		INDEX = 99;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[31]";
		INDEX = 100;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[30]";
		INDEX = 101;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[29]";
		INDEX = 102;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[28]";
		INDEX = 103;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[27]";
		INDEX = 104;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[26]";
		INDEX = 105;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[25]";
		INDEX = 106;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[24]";
		INDEX = 107;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[23]";
		INDEX = 108;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[22]";
		INDEX = 109;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[21]";
		INDEX = 110;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[20]";
		INDEX = 111;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[19]";
		INDEX = 112;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[18]";
		INDEX = 113;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[17]";
		INDEX = 114;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[16]";
		INDEX = 115;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[15]";
		INDEX = 116;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[14]";
		INDEX = 117;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[13]";
		INDEX = 118;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[12]";
		INDEX = 119;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[11]";
		INDEX = 120;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[10]";
		INDEX = 121;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[9]";
		INDEX = 122;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[8]";
		INDEX = 123;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[7]";
		INDEX = 124;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[6]";
		INDEX = 125;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[5]";
		INDEX = 126;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[4]";
		INDEX = 127;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[3]";
		INDEX = 128;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[2]";
		INDEX = 129;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[1]";
		INDEX = 130;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[0]";
		INDEX = 131;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUFlags";
		INDEX = 132;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUFlags[3]";
		INDEX = 133;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUFlags[2]";
		INDEX = 134;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUFlags[1]";
		INDEX = 135;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUFlags[0]";
		INDEX = 136;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult";
		INDEX = 137;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[31]";
		INDEX = 138;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[30]";
		INDEX = 139;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[29]";
		INDEX = 140;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[28]";
		INDEX = 141;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[27]";
		INDEX = 142;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[26]";
		INDEX = 143;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[25]";
		INDEX = 144;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[24]";
		INDEX = 145;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[23]";
		INDEX = 146;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[22]";
		INDEX = 147;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[21]";
		INDEX = 148;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[20]";
		INDEX = 149;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[19]";
		INDEX = 150;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[18]";
		INDEX = 151;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[17]";
		INDEX = 152;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[16]";
		INDEX = 153;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[15]";
		INDEX = 154;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[14]";
		INDEX = 155;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[13]";
		INDEX = 156;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[12]";
		INDEX = 157;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[11]";
		INDEX = 158;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[10]";
		INDEX = 159;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[9]";
		INDEX = 160;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[8]";
		INDEX = 161;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[7]";
		INDEX = 162;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[6]";
		INDEX = 163;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[5]";
		INDEX = 164;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[4]";
		INDEX = 165;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[3]";
		INDEX = 166;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[2]";
		INDEX = 167;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[1]";
		INDEX = 168;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[0]";
		INDEX = 169;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data1";
		INDEX = 170;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data1[31]";
		INDEX = 171;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data1[30]";
		INDEX = 172;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data1[29]";
		INDEX = 173;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data1[28]";
		INDEX = 174;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data1[27]";
		INDEX = 175;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data1[26]";
		INDEX = 176;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data1[25]";
		INDEX = 177;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data1[24]";
		INDEX = 178;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data1[23]";
		INDEX = 179;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data1[22]";
		INDEX = 180;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data1[21]";
		INDEX = 181;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data1[20]";
		INDEX = 182;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data1[19]";
		INDEX = 183;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data1[18]";
		INDEX = 184;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data1[17]";
		INDEX = 185;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data1[16]";
		INDEX = 186;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data1[15]";
		INDEX = 187;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data1[14]";
		INDEX = 188;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data1[13]";
		INDEX = 189;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data1[12]";
		INDEX = 190;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data1[11]";
		INDEX = 191;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data1[10]";
		INDEX = 192;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data1[9]";
		INDEX = 193;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data1[8]";
		INDEX = 194;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data1[7]";
		INDEX = 195;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data1[6]";
		INDEX = 196;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data1[5]";
		INDEX = 197;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data1[4]";
		INDEX = 198;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data1[3]";
		INDEX = 199;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data1[2]";
		INDEX = 200;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data1[1]";
		INDEX = 201;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data1[0]";
		INDEX = 202;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data2";
		INDEX = 203;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data2[31]";
		INDEX = 204;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data2[30]";
		INDEX = 205;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data2[29]";
		INDEX = 206;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data2[28]";
		INDEX = 207;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data2[27]";
		INDEX = 208;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data2[26]";
		INDEX = 209;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data2[25]";
		INDEX = 210;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data2[24]";
		INDEX = 211;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data2[23]";
		INDEX = 212;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data2[22]";
		INDEX = 213;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data2[21]";
		INDEX = 214;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data2[20]";
		INDEX = 215;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data2[19]";
		INDEX = 216;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data2[18]";
		INDEX = 217;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data2[17]";
		INDEX = 218;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data2[16]";
		INDEX = 219;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data2[15]";
		INDEX = 220;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data2[14]";
		INDEX = 221;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data2[13]";
		INDEX = 222;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data2[12]";
		INDEX = 223;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data2[11]";
		INDEX = 224;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data2[10]";
		INDEX = 225;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data2[9]";
		INDEX = 226;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data2[8]";
		INDEX = 227;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data2[7]";
		INDEX = 228;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data2[6]";
		INDEX = 229;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data2[5]";
		INDEX = 230;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data2[4]";
		INDEX = 231;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data2[3]";
		INDEX = 232;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data2[2]";
		INDEX = 233;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data2[1]";
		INDEX = 234;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data2[0]";
		INDEX = 235;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data3";
		INDEX = 236;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data3[31]";
		INDEX = 237;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data3[30]";
		INDEX = 238;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data3[29]";
		INDEX = 239;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data3[28]";
		INDEX = 240;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data3[27]";
		INDEX = 241;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data3[26]";
		INDEX = 242;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data3[25]";
		INDEX = 243;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data3[24]";
		INDEX = 244;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data3[23]";
		INDEX = 245;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data3[22]";
		INDEX = 246;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data3[21]";
		INDEX = 247;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data3[20]";
		INDEX = 248;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data3[19]";
		INDEX = 249;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data3[18]";
		INDEX = 250;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data3[17]";
		INDEX = 251;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data3[16]";
		INDEX = 252;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data3[15]";
		INDEX = 253;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data3[14]";
		INDEX = 254;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data3[13]";
		INDEX = 255;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data3[12]";
		INDEX = 256;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data3[11]";
		INDEX = 257;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data3[10]";
		INDEX = 258;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data3[9]";
		INDEX = 259;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data3[8]";
		INDEX = 260;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data3[7]";
		INDEX = 261;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data3[6]";
		INDEX = 262;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data3[5]";
		INDEX = 263;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data3[4]";
		INDEX = 264;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data3[3]";
		INDEX = 265;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data3[2]";
		INDEX = 266;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data3[1]";
		INDEX = 267;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data3[0]";
		INDEX = 268;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result";
		INDEX = 269;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[31]";
		INDEX = 270;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[30]";
		INDEX = 271;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[29]";
		INDEX = 272;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[28]";
		INDEX = 273;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[27]";
		INDEX = 274;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[26]";
		INDEX = 275;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[25]";
		INDEX = 276;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[24]";
		INDEX = 277;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[23]";
		INDEX = 278;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[22]";
		INDEX = 279;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[21]";
		INDEX = 280;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[20]";
		INDEX = 281;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[19]";
		INDEX = 282;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[18]";
		INDEX = 283;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[17]";
		INDEX = 284;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[16]";
		INDEX = 285;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[15]";
		INDEX = 286;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[14]";
		INDEX = 287;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[13]";
		INDEX = 288;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[12]";
		INDEX = 289;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[11]";
		INDEX = 290;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[10]";
		INDEX = 291;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[9]";
		INDEX = 292;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[8]";
		INDEX = 293;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[7]";
		INDEX = 294;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[6]";
		INDEX = 295;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[5]";
		INDEX = 296;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[4]";
		INDEX = 297;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[3]";
		INDEX = 298;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[2]";
		INDEX = 299;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[1]";
		INDEX = 300;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[0]";
		INDEX = 301;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[0]";
		INDEX = 302;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[0][31]";
		INDEX = 303;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[0][30]";
		INDEX = 304;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[0][29]";
		INDEX = 305;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[0][28]";
		INDEX = 306;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[0][27]";
		INDEX = 307;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[0][26]";
		INDEX = 308;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[0][25]";
		INDEX = 309;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[0][24]";
		INDEX = 310;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[0][23]";
		INDEX = 311;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[0][22]";
		INDEX = 312;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[0][21]";
		INDEX = 313;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[0][20]";
		INDEX = 314;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[0][19]";
		INDEX = 315;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[0][18]";
		INDEX = 316;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[0][17]";
		INDEX = 317;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[0][16]";
		INDEX = 318;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[0][15]";
		INDEX = 319;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[0][14]";
		INDEX = 320;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[0][13]";
		INDEX = 321;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[0][12]";
		INDEX = 322;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[0][11]";
		INDEX = 323;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[0][10]";
		INDEX = 324;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[0][9]";
		INDEX = 325;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[0][8]";
		INDEX = 326;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[0][7]";
		INDEX = 327;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[0][6]";
		INDEX = 328;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[0][5]";
		INDEX = 329;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[0][4]";
		INDEX = 330;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[0][3]";
		INDEX = 331;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[0][2]";
		INDEX = 332;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[0][1]";
		INDEX = 333;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[0][0]";
		INDEX = 334;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[1]";
		INDEX = 335;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[1][31]";
		INDEX = 336;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[1][30]";
		INDEX = 337;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[1][29]";
		INDEX = 338;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[1][28]";
		INDEX = 339;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[1][27]";
		INDEX = 340;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[1][26]";
		INDEX = 341;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[1][25]";
		INDEX = 342;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[1][24]";
		INDEX = 343;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[1][23]";
		INDEX = 344;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[1][22]";
		INDEX = 345;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[1][21]";
		INDEX = 346;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[1][20]";
		INDEX = 347;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[1][19]";
		INDEX = 348;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[1][18]";
		INDEX = 349;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[1][17]";
		INDEX = 350;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[1][16]";
		INDEX = 351;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[1][15]";
		INDEX = 352;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[1][14]";
		INDEX = 353;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[1][13]";
		INDEX = 354;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[1][12]";
		INDEX = 355;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[1][11]";
		INDEX = 356;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[1][10]";
		INDEX = 357;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[1][9]";
		INDEX = 358;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[1][8]";
		INDEX = 359;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[1][7]";
		INDEX = 360;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[1][6]";
		INDEX = 361;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[1][5]";
		INDEX = 362;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[1][4]";
		INDEX = 363;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[1][3]";
		INDEX = 364;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[1][2]";
		INDEX = 365;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[1][1]";
		INDEX = 366;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[1][0]";
		INDEX = 367;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[2]";
		INDEX = 368;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[2][31]";
		INDEX = 369;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[2][30]";
		INDEX = 370;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[2][29]";
		INDEX = 371;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[2][28]";
		INDEX = 372;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[2][27]";
		INDEX = 373;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[2][26]";
		INDEX = 374;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[2][25]";
		INDEX = 375;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[2][24]";
		INDEX = 376;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[2][23]";
		INDEX = 377;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[2][22]";
		INDEX = 378;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[2][21]";
		INDEX = 379;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[2][20]";
		INDEX = 380;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[2][19]";
		INDEX = 381;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[2][18]";
		INDEX = 382;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[2][17]";
		INDEX = 383;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[2][16]";
		INDEX = 384;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[2][15]";
		INDEX = 385;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[2][14]";
		INDEX = 386;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[2][13]";
		INDEX = 387;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[2][12]";
		INDEX = 388;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[2][11]";
		INDEX = 389;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[2][10]";
		INDEX = 390;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[2][9]";
		INDEX = 391;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[2][8]";
		INDEX = 392;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[2][7]";
		INDEX = 393;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[2][6]";
		INDEX = 394;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[2][5]";
		INDEX = 395;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[2][4]";
		INDEX = 396;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[2][3]";
		INDEX = 397;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[2][2]";
		INDEX = 398;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[2][1]";
		INDEX = 399;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[2][0]";
		INDEX = 400;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[3]";
		INDEX = 401;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[3][31]";
		INDEX = 402;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[3][30]";
		INDEX = 403;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[3][29]";
		INDEX = 404;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[3][28]";
		INDEX = 405;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[3][27]";
		INDEX = 406;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[3][26]";
		INDEX = 407;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[3][25]";
		INDEX = 408;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[3][24]";
		INDEX = 409;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[3][23]";
		INDEX = 410;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[3][22]";
		INDEX = 411;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[3][21]";
		INDEX = 412;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[3][20]";
		INDEX = 413;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[3][19]";
		INDEX = 414;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[3][18]";
		INDEX = 415;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[3][17]";
		INDEX = 416;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[3][16]";
		INDEX = 417;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[3][15]";
		INDEX = 418;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[3][14]";
		INDEX = 419;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[3][13]";
		INDEX = 420;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[3][12]";
		INDEX = 421;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[3][11]";
		INDEX = 422;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[3][10]";
		INDEX = 423;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[3][9]";
		INDEX = 424;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[3][8]";
		INDEX = 425;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[3][7]";
		INDEX = 426;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[3][6]";
		INDEX = 427;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[3][5]";
		INDEX = 428;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[3][4]";
		INDEX = 429;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[3][3]";
		INDEX = 430;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[3][2]";
		INDEX = 431;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[3][1]";
		INDEX = 432;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[3][0]";
		INDEX = 433;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[9]";
		INDEX = 434;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[9][31]";
		INDEX = 435;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[9][30]";
		INDEX = 436;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[9][29]";
		INDEX = 437;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[9][28]";
		INDEX = 438;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[9][27]";
		INDEX = 439;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[9][26]";
		INDEX = 440;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[9][25]";
		INDEX = 441;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[9][24]";
		INDEX = 442;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[9][23]";
		INDEX = 443;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[9][22]";
		INDEX = 444;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[9][21]";
		INDEX = 445;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[9][20]";
		INDEX = 446;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[9][19]";
		INDEX = 447;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[9][18]";
		INDEX = 448;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[9][17]";
		INDEX = 449;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[9][16]";
		INDEX = 450;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[9][15]";
		INDEX = 451;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[9][14]";
		INDEX = 452;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[9][13]";
		INDEX = 453;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[9][12]";
		INDEX = 454;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[9][11]";
		INDEX = 455;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[9][10]";
		INDEX = 456;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[9][9]";
		INDEX = 457;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[9][8]";
		INDEX = 458;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[9][7]";
		INDEX = 459;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[9][6]";
		INDEX = 460;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[9][5]";
		INDEX = 461;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[9][4]";
		INDEX = 462;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[9][3]";
		INDEX = 463;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[9][2]";
		INDEX = 464;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[9][1]";
		INDEX = 465;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[9][0]";
		INDEX = 466;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[14]";
		INDEX = 467;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[14][31]";
		INDEX = 468;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[14][30]";
		INDEX = 469;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[14][29]";
		INDEX = 470;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[14][28]";
		INDEX = 471;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[14][27]";
		INDEX = 472;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[14][26]";
		INDEX = 473;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[14][25]";
		INDEX = 474;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[14][24]";
		INDEX = 475;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[14][23]";
		INDEX = 476;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[14][22]";
		INDEX = 477;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[14][21]";
		INDEX = 478;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[14][20]";
		INDEX = 479;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[14][19]";
		INDEX = 480;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[14][18]";
		INDEX = 481;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[14][17]";
		INDEX = 482;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[14][16]";
		INDEX = 483;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[14][15]";
		INDEX = 484;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[14][14]";
		INDEX = 485;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[14][13]";
		INDEX = 486;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[14][12]";
		INDEX = 487;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[14][11]";
		INDEX = 488;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[14][10]";
		INDEX = 489;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[14][9]";
		INDEX = 490;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[14][8]";
		INDEX = 491;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[14][7]";
		INDEX = 492;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[14][6]";
		INDEX = 493;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[14][5]";
		INDEX = 494;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[14][4]";
		INDEX = 495;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[14][3]";
		INDEX = 496;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[14][2]";
		INDEX = 497;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[14][1]";
		INDEX = 498;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[14][0]";
		INDEX = 499;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[15]";
		INDEX = 500;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[15][31]";
		INDEX = 501;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[15][30]";
		INDEX = 502;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[15][29]";
		INDEX = 503;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[15][28]";
		INDEX = 504;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[15][27]";
		INDEX = 505;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[15][26]";
		INDEX = 506;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[15][25]";
		INDEX = 507;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[15][24]";
		INDEX = 508;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[15][23]";
		INDEX = 509;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[15][22]";
		INDEX = 510;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[15][21]";
		INDEX = 511;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[15][20]";
		INDEX = 512;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[15][19]";
		INDEX = 513;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[15][18]";
		INDEX = 514;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[15][17]";
		INDEX = 515;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[15][16]";
		INDEX = 516;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[15][15]";
		INDEX = 517;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[15][14]";
		INDEX = 518;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[15][13]";
		INDEX = 519;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[15][12]";
		INDEX = 520;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[15][11]";
		INDEX = 521;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[15][10]";
		INDEX = 522;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[15][9]";
		INDEX = 523;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[15][8]";
		INDEX = 524;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[15][7]";
		INDEX = 525;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[15][6]";
		INDEX = 526;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[15][5]";
		INDEX = 527;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[15][4]";
		INDEX = 528;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[15][3]";
		INDEX = 529;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[15][2]";
		INDEX = 530;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[15][1]";
		INDEX = 531;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[15][0]";
		INDEX = 532;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ctrlSig:_ctrlSig|Decoder:_decoder|ALUOp";
		INDEX = 533;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ctrlSig:_ctrlSig|Decoder:_decoder|ALUOp[3]";
		INDEX = 534;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ctrlSig:_ctrlSig|Decoder:_decoder|ALUOp[2]";
		INDEX = 535;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ctrlSig:_ctrlSig|Decoder:_decoder|ALUOp[1]";
		INDEX = 536;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ctrlSig:_ctrlSig|Decoder:_decoder|ALUOp[0]";
		INDEX = 537;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ctrlSig:_ctrlSig|Decoder:_decoder|ALUSrc";
		INDEX = 538;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ctrlSig:_ctrlSig|Decoder:_decoder|ImmSrc";
		INDEX = 539;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ctrlSig:_ctrlSig|Decoder:_decoder|ImmSrc[1]";
		INDEX = 540;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ctrlSig:_ctrlSig|Decoder:_decoder|ImmSrc[0]";
		INDEX = 541;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ctrlSig:_ctrlSig|Decoder:_decoder|RegSrc";
		INDEX = 542;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ctrlSig:_ctrlSig|Decoder:_decoder|RegSrc[1]";
		INDEX = 543;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ctrlSig:_ctrlSig|Decoder:_decoder|RegSrc[0]";
		INDEX = 544;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ctrlSig:_ctrlSig|Decoder:_decoder|Svalue";
		INDEX = 545;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ctrlSig:_ctrlSig|ConditionalLogic:_conditional|MemWrite";
		INDEX = 546;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ctrlSig:_ctrlSig|ConditionalLogic:_conditional|condEx";
		INDEX = 547;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
}

VECTOR("C:/Users/leeyo/Desktop/204/ARM single cycle/ARMprocessor_singlecycle_204 (2)/ARM_System_Syn/ARM_System.vwf")
{
	ZOOM{
		ZBEGIN = 0;
		ZEND = 0;
		NUMERATOR = 0;
		DENOMINATOR = 0;
		TOP_INDEX = 0;
	}
	CLOCK{
		PERIOD = 10000;
		OFFSET = 0;
		DUTY_CYCLE = 50;
	}
	RANDOM_VALUE{
		INTERVAL_TYPE = HALF_GRID;
	}
	LINE{
		SIGNAL = "CLOCK_27";
		INDEX = 0;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "KEY[0]";
		INDEX = 1;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALUnum1";
		INDEX = 2;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALUnum1[2]";
		INDEX = 3;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALUnum1[1]";
		INDEX = 4;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALUnum1[0]";
		INDEX = 5;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|B";
		INDEX = 6;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|B[31]";
		INDEX = 7;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|B[30]";
		INDEX = 8;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|B[29]";
		INDEX = 9;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|B[28]";
		INDEX = 10;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|B[27]";
		INDEX = 11;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|B[26]";
		INDEX = 12;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|B[25]";
		INDEX = 13;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|B[24]";
		INDEX = 14;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|B[23]";
		INDEX = 15;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|B[22]";
		INDEX = 16;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|B[21]";
		INDEX = 17;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|B[20]";
		INDEX = 18;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|B[19]";
		INDEX = 19;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|B[18]";
		INDEX = 20;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|B[17]";
		INDEX = 21;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|B[16]";
		INDEX = 22;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|B[15]";
		INDEX = 23;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|B[14]";
		INDEX = 24;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|B[13]";
		INDEX = 25;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|B[12]";
		INDEX = 26;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|B[11]";
		INDEX = 27;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|B[10]";
		INDEX = 28;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|B[9]";
		INDEX = 29;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|B[8]";
		INDEX = 30;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|B[7]";
		INDEX = 31;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|B[6]";
		INDEX = 32;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|B[5]";
		INDEX = 33;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|B[4]";
		INDEX = 34;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|B[3]";
		INDEX = 35;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|B[2]";
		INDEX = 36;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|B[1]";
		INDEX = 37;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|B[0]";
		INDEX = 38;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|A";
		INDEX = 39;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|A[31]";
		INDEX = 40;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|A[30]";
		INDEX = 41;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|A[29]";
		INDEX = 42;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|A[28]";
		INDEX = 43;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|A[27]";
		INDEX = 44;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|A[26]";
		INDEX = 45;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|A[25]";
		INDEX = 46;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|A[24]";
		INDEX = 47;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|A[23]";
		INDEX = 48;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|A[22]";
		INDEX = 49;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|A[21]";
		INDEX = 50;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|A[20]";
		INDEX = 51;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|A[19]";
		INDEX = 52;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|A[18]";
		INDEX = 53;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|A[17]";
		INDEX = 54;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|A[16]";
		INDEX = 55;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|A[15]";
		INDEX = 56;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|A[14]";
		INDEX = 57;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|A[13]";
		INDEX = 58;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|A[12]";
		INDEX = 59;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|A[11]";
		INDEX = 60;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|A[10]";
		INDEX = 61;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|A[9]";
		INDEX = 62;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|A[8]";
		INDEX = 63;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|A[7]";
		INDEX = 64;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|A[6]";
		INDEX = 65;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|A[5]";
		INDEX = 66;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|A[4]";
		INDEX = 67;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|A[3]";
		INDEX = 68;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|A[2]";
		INDEX = 69;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|A[1]";
		INDEX = 70;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|A[0]";
		INDEX = 71;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|signalunit:SignalControl|step";
		INDEX = 72;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|signalunit:SignalControl|step[2]";
		INDEX = 73;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|signalunit:SignalControl|step[1]";
		INDEX = 74;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|signalunit:SignalControl|step[0]";
		INDEX = 75;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALUout";
		INDEX = 76;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALUout[31]";
		INDEX = 77;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALUout[30]";
		INDEX = 78;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALUout[29]";
		INDEX = 79;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALUout[28]";
		INDEX = 80;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALUout[27]";
		INDEX = 81;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALUout[26]";
		INDEX = 82;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALUout[25]";
		INDEX = 83;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALUout[24]";
		INDEX = 84;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALUout[23]";
		INDEX = 85;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALUout[22]";
		INDEX = 86;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALUout[21]";
		INDEX = 87;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALUout[20]";
		INDEX = 88;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALUout[19]";
		INDEX = 89;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALUout[18]";
		INDEX = 90;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALUout[17]";
		INDEX = 91;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALUout[16]";
		INDEX = 92;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALUout[15]";
		INDEX = 93;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALUout[14]";
		INDEX = 94;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALUout[13]";
		INDEX = 95;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALUout[12]";
		INDEX = 96;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALUout[11]";
		INDEX = 97;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALUout[10]";
		INDEX = 98;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALUout[9]";
		INDEX = 99;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALUout[8]";
		INDEX = 100;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALUout[7]";
		INDEX = 101;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALUout[6]";
		INDEX = 102;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALUout[5]";
		INDEX = 103;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALUout[4]";
		INDEX = 104;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALUout[3]";
		INDEX = 105;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALUout[2]";
		INDEX = 106;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALUout[1]";
		INDEX = 107;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALUout[0]";
		INDEX = 108;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register";
		INDEX = 109;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[15]";
		INDEX = 110;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[15][31]";
		INDEX = 111;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[15][30]";
		INDEX = 112;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[15][29]";
		INDEX = 113;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[15][28]";
		INDEX = 114;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[15][27]";
		INDEX = 115;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[15][26]";
		INDEX = 116;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[15][25]";
		INDEX = 117;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[15][24]";
		INDEX = 118;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[15][23]";
		INDEX = 119;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[15][22]";
		INDEX = 120;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[15][21]";
		INDEX = 121;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[15][20]";
		INDEX = 122;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[15][19]";
		INDEX = 123;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[15][18]";
		INDEX = 124;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[15][17]";
		INDEX = 125;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[15][16]";
		INDEX = 126;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[15][15]";
		INDEX = 127;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[15][14]";
		INDEX = 128;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[15][13]";
		INDEX = 129;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[15][12]";
		INDEX = 130;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[15][11]";
		INDEX = 131;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[15][10]";
		INDEX = 132;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[15][9]";
		INDEX = 133;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[15][8]";
		INDEX = 134;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[15][7]";
		INDEX = 135;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[15][6]";
		INDEX = 136;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[15][5]";
		INDEX = 137;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[15][4]";
		INDEX = 138;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[15][3]";
		INDEX = 139;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[15][2]";
		INDEX = 140;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[15][1]";
		INDEX = 141;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[15][0]";
		INDEX = 142;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[14]";
		INDEX = 143;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[14][31]";
		INDEX = 144;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[14][30]";
		INDEX = 145;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[14][29]";
		INDEX = 146;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[14][28]";
		INDEX = 147;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[14][27]";
		INDEX = 148;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[14][26]";
		INDEX = 149;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[14][25]";
		INDEX = 150;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[14][24]";
		INDEX = 151;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[14][23]";
		INDEX = 152;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[14][22]";
		INDEX = 153;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[14][21]";
		INDEX = 154;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[14][20]";
		INDEX = 155;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[14][19]";
		INDEX = 156;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[14][18]";
		INDEX = 157;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[14][17]";
		INDEX = 158;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[14][16]";
		INDEX = 159;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[14][15]";
		INDEX = 160;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[14][14]";
		INDEX = 161;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[14][13]";
		INDEX = 162;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[14][12]";
		INDEX = 163;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[14][11]";
		INDEX = 164;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[14][10]";
		INDEX = 165;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[14][9]";
		INDEX = 166;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[14][8]";
		INDEX = 167;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[14][7]";
		INDEX = 168;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[14][6]";
		INDEX = 169;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[14][5]";
		INDEX = 170;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[14][4]";
		INDEX = 171;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[14][3]";
		INDEX = 172;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[14][2]";
		INDEX = 173;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[14][1]";
		INDEX = 174;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[14][0]";
		INDEX = 175;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[13]";
		INDEX = 176;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[13][31]";
		INDEX = 177;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[13][30]";
		INDEX = 178;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[13][29]";
		INDEX = 179;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[13][28]";
		INDEX = 180;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[13][27]";
		INDEX = 181;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[13][26]";
		INDEX = 182;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[13][25]";
		INDEX = 183;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[13][24]";
		INDEX = 184;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[13][23]";
		INDEX = 185;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[13][22]";
		INDEX = 186;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[13][21]";
		INDEX = 187;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[13][20]";
		INDEX = 188;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[13][19]";
		INDEX = 189;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[13][18]";
		INDEX = 190;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[13][17]";
		INDEX = 191;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[13][16]";
		INDEX = 192;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[13][15]";
		INDEX = 193;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[13][14]";
		INDEX = 194;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[13][13]";
		INDEX = 195;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[13][12]";
		INDEX = 196;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[13][11]";
		INDEX = 197;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[13][10]";
		INDEX = 198;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[13][9]";
		INDEX = 199;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[13][8]";
		INDEX = 200;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[13][7]";
		INDEX = 201;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[13][6]";
		INDEX = 202;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[13][5]";
		INDEX = 203;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[13][4]";
		INDEX = 204;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[13][3]";
		INDEX = 205;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[13][2]";
		INDEX = 206;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[13][1]";
		INDEX = 207;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[13][0]";
		INDEX = 208;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[12]";
		INDEX = 209;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[12][31]";
		INDEX = 210;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[12][30]";
		INDEX = 211;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[12][29]";
		INDEX = 212;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[12][28]";
		INDEX = 213;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[12][27]";
		INDEX = 214;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[12][26]";
		INDEX = 215;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[12][25]";
		INDEX = 216;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[12][24]";
		INDEX = 217;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[12][23]";
		INDEX = 218;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[12][22]";
		INDEX = 219;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[12][21]";
		INDEX = 220;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[12][20]";
		INDEX = 221;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[12][19]";
		INDEX = 222;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[12][18]";
		INDEX = 223;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[12][17]";
		INDEX = 224;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[12][16]";
		INDEX = 225;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[12][15]";
		INDEX = 226;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[12][14]";
		INDEX = 227;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[12][13]";
		INDEX = 228;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[12][12]";
		INDEX = 229;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[12][11]";
		INDEX = 230;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[12][10]";
		INDEX = 231;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[12][9]";
		INDEX = 232;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[12][8]";
		INDEX = 233;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[12][7]";
		INDEX = 234;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[12][6]";
		INDEX = 235;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[12][5]";
		INDEX = 236;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[12][4]";
		INDEX = 237;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[12][3]";
		INDEX = 238;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[12][2]";
		INDEX = 239;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[12][1]";
		INDEX = 240;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[12][0]";
		INDEX = 241;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[11]";
		INDEX = 242;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[11][31]";
		INDEX = 243;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[11][30]";
		INDEX = 244;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[11][29]";
		INDEX = 245;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[11][28]";
		INDEX = 246;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[11][27]";
		INDEX = 247;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[11][26]";
		INDEX = 248;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[11][25]";
		INDEX = 249;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[11][24]";
		INDEX = 250;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[11][23]";
		INDEX = 251;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[11][22]";
		INDEX = 252;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[11][21]";
		INDEX = 253;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[11][20]";
		INDEX = 254;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[11][19]";
		INDEX = 255;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[11][18]";
		INDEX = 256;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[11][17]";
		INDEX = 257;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[11][16]";
		INDEX = 258;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[11][15]";
		INDEX = 259;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[11][14]";
		INDEX = 260;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[11][13]";
		INDEX = 261;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[11][12]";
		INDEX = 262;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[11][11]";
		INDEX = 263;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[11][10]";
		INDEX = 264;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[11][9]";
		INDEX = 265;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[11][8]";
		INDEX = 266;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[11][7]";
		INDEX = 267;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[11][6]";
		INDEX = 268;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[11][5]";
		INDEX = 269;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[11][4]";
		INDEX = 270;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[11][3]";
		INDEX = 271;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[11][2]";
		INDEX = 272;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[11][1]";
		INDEX = 273;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[11][0]";
		INDEX = 274;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[10]";
		INDEX = 275;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[10][31]";
		INDEX = 276;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[10][30]";
		INDEX = 277;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[10][29]";
		INDEX = 278;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[10][28]";
		INDEX = 279;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[10][27]";
		INDEX = 280;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[10][26]";
		INDEX = 281;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[10][25]";
		INDEX = 282;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[10][24]";
		INDEX = 283;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[10][23]";
		INDEX = 284;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[10][22]";
		INDEX = 285;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[10][21]";
		INDEX = 286;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[10][20]";
		INDEX = 287;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[10][19]";
		INDEX = 288;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[10][18]";
		INDEX = 289;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[10][17]";
		INDEX = 290;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[10][16]";
		INDEX = 291;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[10][15]";
		INDEX = 292;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[10][14]";
		INDEX = 293;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[10][13]";
		INDEX = 294;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[10][12]";
		INDEX = 295;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[10][11]";
		INDEX = 296;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[10][10]";
		INDEX = 297;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[10][9]";
		INDEX = 298;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[10][8]";
		INDEX = 299;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[10][7]";
		INDEX = 300;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[10][6]";
		INDEX = 301;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[10][5]";
		INDEX = 302;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[10][4]";
		INDEX = 303;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[10][3]";
		INDEX = 304;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[10][2]";
		INDEX = 305;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[10][1]";
		INDEX = 306;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[10][0]";
		INDEX = 307;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[9]";
		INDEX = 308;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[9][31]";
		INDEX = 309;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[9][30]";
		INDEX = 310;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[9][29]";
		INDEX = 311;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[9][28]";
		INDEX = 312;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[9][27]";
		INDEX = 313;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[9][26]";
		INDEX = 314;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[9][25]";
		INDEX = 315;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[9][24]";
		INDEX = 316;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[9][23]";
		INDEX = 317;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[9][22]";
		INDEX = 318;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[9][21]";
		INDEX = 319;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[9][20]";
		INDEX = 320;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[9][19]";
		INDEX = 321;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[9][18]";
		INDEX = 322;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[9][17]";
		INDEX = 323;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[9][16]";
		INDEX = 324;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[9][15]";
		INDEX = 325;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[9][14]";
		INDEX = 326;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[9][13]";
		INDEX = 327;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[9][12]";
		INDEX = 328;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[9][11]";
		INDEX = 329;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[9][10]";
		INDEX = 330;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[9][9]";
		INDEX = 331;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[9][8]";
		INDEX = 332;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[9][7]";
		INDEX = 333;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[9][6]";
		INDEX = 334;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[9][5]";
		INDEX = 335;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[9][4]";
		INDEX = 336;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[9][3]";
		INDEX = 337;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[9][2]";
		INDEX = 338;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[9][1]";
		INDEX = 339;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[9][0]";
		INDEX = 340;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[8]";
		INDEX = 341;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[8][31]";
		INDEX = 342;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[8][30]";
		INDEX = 343;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[8][29]";
		INDEX = 344;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[8][28]";
		INDEX = 345;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[8][27]";
		INDEX = 346;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[8][26]";
		INDEX = 347;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[8][25]";
		INDEX = 348;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[8][24]";
		INDEX = 349;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[8][23]";
		INDEX = 350;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[8][22]";
		INDEX = 351;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[8][21]";
		INDEX = 352;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[8][20]";
		INDEX = 353;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[8][19]";
		INDEX = 354;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[8][18]";
		INDEX = 355;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[8][17]";
		INDEX = 356;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[8][16]";
		INDEX = 357;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[8][15]";
		INDEX = 358;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[8][14]";
		INDEX = 359;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[8][13]";
		INDEX = 360;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[8][12]";
		INDEX = 361;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[8][11]";
		INDEX = 362;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[8][10]";
		INDEX = 363;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[8][9]";
		INDEX = 364;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[8][8]";
		INDEX = 365;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[8][7]";
		INDEX = 366;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[8][6]";
		INDEX = 367;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[8][5]";
		INDEX = 368;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[8][4]";
		INDEX = 369;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[8][3]";
		INDEX = 370;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[8][2]";
		INDEX = 371;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[8][1]";
		INDEX = 372;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[8][0]";
		INDEX = 373;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[7]";
		INDEX = 374;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[7][31]";
		INDEX = 375;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[7][30]";
		INDEX = 376;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[7][29]";
		INDEX = 377;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[7][28]";
		INDEX = 378;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[7][27]";
		INDEX = 379;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[7][26]";
		INDEX = 380;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[7][25]";
		INDEX = 381;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[7][24]";
		INDEX = 382;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[7][23]";
		INDEX = 383;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[7][22]";
		INDEX = 384;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[7][21]";
		INDEX = 385;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[7][20]";
		INDEX = 386;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[7][19]";
		INDEX = 387;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[7][18]";
		INDEX = 388;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[7][17]";
		INDEX = 389;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[7][16]";
		INDEX = 390;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[7][15]";
		INDEX = 391;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[7][14]";
		INDEX = 392;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[7][13]";
		INDEX = 393;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[7][12]";
		INDEX = 394;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[7][11]";
		INDEX = 395;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[7][10]";
		INDEX = 396;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[7][9]";
		INDEX = 397;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[7][8]";
		INDEX = 398;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[7][7]";
		INDEX = 399;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[7][6]";
		INDEX = 400;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[7][5]";
		INDEX = 401;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[7][4]";
		INDEX = 402;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[7][3]";
		INDEX = 403;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[7][2]";
		INDEX = 404;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[7][1]";
		INDEX = 405;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[7][0]";
		INDEX = 406;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[6]";
		INDEX = 407;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[6][31]";
		INDEX = 408;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[6][30]";
		INDEX = 409;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[6][29]";
		INDEX = 410;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[6][28]";
		INDEX = 411;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[6][27]";
		INDEX = 412;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[6][26]";
		INDEX = 413;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[6][25]";
		INDEX = 414;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[6][24]";
		INDEX = 415;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[6][23]";
		INDEX = 416;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[6][22]";
		INDEX = 417;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[6][21]";
		INDEX = 418;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[6][20]";
		INDEX = 419;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[6][19]";
		INDEX = 420;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[6][18]";
		INDEX = 421;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[6][17]";
		INDEX = 422;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[6][16]";
		INDEX = 423;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[6][15]";
		INDEX = 424;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[6][14]";
		INDEX = 425;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[6][13]";
		INDEX = 426;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[6][12]";
		INDEX = 427;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[6][11]";
		INDEX = 428;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[6][10]";
		INDEX = 429;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[6][9]";
		INDEX = 430;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[6][8]";
		INDEX = 431;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[6][7]";
		INDEX = 432;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[6][6]";
		INDEX = 433;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[6][5]";
		INDEX = 434;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[6][4]";
		INDEX = 435;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[6][3]";
		INDEX = 436;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[6][2]";
		INDEX = 437;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[6][1]";
		INDEX = 438;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[6][0]";
		INDEX = 439;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[5]";
		INDEX = 440;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[5][31]";
		INDEX = 441;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[5][30]";
		INDEX = 442;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[5][29]";
		INDEX = 443;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[5][28]";
		INDEX = 444;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[5][27]";
		INDEX = 445;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[5][26]";
		INDEX = 446;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[5][25]";
		INDEX = 447;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[5][24]";
		INDEX = 448;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[5][23]";
		INDEX = 449;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[5][22]";
		INDEX = 450;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[5][21]";
		INDEX = 451;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[5][20]";
		INDEX = 452;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[5][19]";
		INDEX = 453;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[5][18]";
		INDEX = 454;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[5][17]";
		INDEX = 455;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[5][16]";
		INDEX = 456;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[5][15]";
		INDEX = 457;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[5][14]";
		INDEX = 458;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[5][13]";
		INDEX = 459;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[5][12]";
		INDEX = 460;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[5][11]";
		INDEX = 461;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[5][10]";
		INDEX = 462;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[5][9]";
		INDEX = 463;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[5][8]";
		INDEX = 464;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[5][7]";
		INDEX = 465;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[5][6]";
		INDEX = 466;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[5][5]";
		INDEX = 467;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[5][4]";
		INDEX = 468;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[5][3]";
		INDEX = 469;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[5][2]";
		INDEX = 470;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[5][1]";
		INDEX = 471;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[5][0]";
		INDEX = 472;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[4]";
		INDEX = 473;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[4][31]";
		INDEX = 474;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[4][30]";
		INDEX = 475;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[4][29]";
		INDEX = 476;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[4][28]";
		INDEX = 477;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[4][27]";
		INDEX = 478;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[4][26]";
		INDEX = 479;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[4][25]";
		INDEX = 480;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[4][24]";
		INDEX = 481;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[4][23]";
		INDEX = 482;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[4][22]";
		INDEX = 483;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[4][21]";
		INDEX = 484;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[4][20]";
		INDEX = 485;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[4][19]";
		INDEX = 486;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[4][18]";
		INDEX = 487;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[4][17]";
		INDEX = 488;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[4][16]";
		INDEX = 489;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[4][15]";
		INDEX = 490;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[4][14]";
		INDEX = 491;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[4][13]";
		INDEX = 492;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[4][12]";
		INDEX = 493;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[4][11]";
		INDEX = 494;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[4][10]";
		INDEX = 495;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[4][9]";
		INDEX = 496;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[4][8]";
		INDEX = 497;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[4][7]";
		INDEX = 498;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[4][6]";
		INDEX = 499;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[4][5]";
		INDEX = 500;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[4][4]";
		INDEX = 501;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[4][3]";
		INDEX = 502;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[4][2]";
		INDEX = 503;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[4][1]";
		INDEX = 504;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[4][0]";
		INDEX = 505;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[3]";
		INDEX = 506;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[3][31]";
		INDEX = 507;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[3][30]";
		INDEX = 508;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[3][29]";
		INDEX = 509;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[3][28]";
		INDEX = 510;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[3][27]";
		INDEX = 511;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[3][26]";
		INDEX = 512;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[3][25]";
		INDEX = 513;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[3][24]";
		INDEX = 514;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[3][23]";
		INDEX = 515;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[3][22]";
		INDEX = 516;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[3][21]";
		INDEX = 517;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[3][20]";
		INDEX = 518;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[3][19]";
		INDEX = 519;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[3][18]";
		INDEX = 520;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[3][17]";
		INDEX = 521;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[3][16]";
		INDEX = 522;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[3][15]";
		INDEX = 523;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[3][14]";
		INDEX = 524;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[3][13]";
		INDEX = 525;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[3][12]";
		INDEX = 526;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[3][11]";
		INDEX = 527;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[3][10]";
		INDEX = 528;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[3][9]";
		INDEX = 529;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[3][8]";
		INDEX = 530;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[3][7]";
		INDEX = 531;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[3][6]";
		INDEX = 532;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[3][5]";
		INDEX = 533;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[3][4]";
		INDEX = 534;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[3][3]";
		INDEX = 535;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[3][2]";
		INDEX = 536;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[3][1]";
		INDEX = 537;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[3][0]";
		INDEX = 538;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[2]";
		INDEX = 539;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[2][31]";
		INDEX = 540;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[2][30]";
		INDEX = 541;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[2][29]";
		INDEX = 542;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[2][28]";
		INDEX = 543;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[2][27]";
		INDEX = 544;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[2][26]";
		INDEX = 545;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[2][25]";
		INDEX = 546;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[2][24]";
		INDEX = 547;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[2][23]";
		INDEX = 548;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[2][22]";
		INDEX = 549;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[2][21]";
		INDEX = 550;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[2][20]";
		INDEX = 551;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[2][19]";
		INDEX = 552;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[2][18]";
		INDEX = 553;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[2][17]";
		INDEX = 554;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[2][16]";
		INDEX = 555;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[2][15]";
		INDEX = 556;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[2][14]";
		INDEX = 557;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[2][13]";
		INDEX = 558;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[2][12]";
		INDEX = 559;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[2][11]";
		INDEX = 560;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[2][10]";
		INDEX = 561;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[2][9]";
		INDEX = 562;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[2][8]";
		INDEX = 563;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[2][7]";
		INDEX = 564;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[2][6]";
		INDEX = 565;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[2][5]";
		INDEX = 566;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[2][4]";
		INDEX = 567;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[2][3]";
		INDEX = 568;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[2][2]";
		INDEX = 569;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[2][1]";
		INDEX = 570;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[2][0]";
		INDEX = 571;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[1]";
		INDEX = 572;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[1][31]";
		INDEX = 573;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[1][30]";
		INDEX = 574;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[1][29]";
		INDEX = 575;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[1][28]";
		INDEX = 576;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[1][27]";
		INDEX = 577;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[1][26]";
		INDEX = 578;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[1][25]";
		INDEX = 579;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[1][24]";
		INDEX = 580;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[1][23]";
		INDEX = 581;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[1][22]";
		INDEX = 582;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[1][21]";
		INDEX = 583;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[1][20]";
		INDEX = 584;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[1][19]";
		INDEX = 585;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[1][18]";
		INDEX = 586;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[1][17]";
		INDEX = 587;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[1][16]";
		INDEX = 588;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[1][15]";
		INDEX = 589;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[1][14]";
		INDEX = 590;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[1][13]";
		INDEX = 591;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[1][12]";
		INDEX = 592;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[1][11]";
		INDEX = 593;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[1][10]";
		INDEX = 594;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[1][9]";
		INDEX = 595;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[1][8]";
		INDEX = 596;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[1][7]";
		INDEX = 597;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[1][6]";
		INDEX = 598;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[1][5]";
		INDEX = 599;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[1][4]";
		INDEX = 600;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[1][3]";
		INDEX = 601;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[1][2]";
		INDEX = 602;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[1][1]";
		INDEX = 603;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[1][0]";
		INDEX = 604;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[0]";
		INDEX = 605;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[0][31]";
		INDEX = 606;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[0][30]";
		INDEX = 607;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[0][29]";
		INDEX = 608;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[0][28]";
		INDEX = 609;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[0][27]";
		INDEX = 610;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[0][26]";
		INDEX = 611;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[0][25]";
		INDEX = 612;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[0][24]";
		INDEX = 613;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[0][23]";
		INDEX = 614;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[0][22]";
		INDEX = 615;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[0][21]";
		INDEX = 616;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[0][20]";
		INDEX = 617;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[0][19]";
		INDEX = 618;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[0][18]";
		INDEX = 619;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[0][17]";
		INDEX = 620;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[0][16]";
		INDEX = 621;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[0][15]";
		INDEX = 622;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[0][14]";
		INDEX = 623;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[0][13]";
		INDEX = 624;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[0][12]";
		INDEX = 625;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[0][11]";
		INDEX = 626;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[0][10]";
		INDEX = 627;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[0][9]";
		INDEX = 628;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[0][8]";
		INDEX = 629;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[0][7]";
		INDEX = 630;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[0][6]";
		INDEX = 631;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[0][5]";
		INDEX = 632;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[0][4]";
		INDEX = 633;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[0][3]";
		INDEX = 634;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[0][2]";
		INDEX = 635;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[0][1]";
		INDEX = 636;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:RegisterFile|register[0][0]";
		INDEX = 637;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|nzcv";
		INDEX = 638;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|nzcv[3]";
		INDEX = 639;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|nzcv[2]";
		INDEX = 640;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|nzcv[1]";
		INDEX = 641;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|nzcv[0]";
		INDEX = 642;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
}

VECTOR("C:/Users/leeyo/Desktop/204/ARM single cycle/ARMprocessor_singlecycle_204 (2)/ARM_System_Syn/db/ARM_System.sim.cvwf")
{
	ZOOM{
		ZBEGIN = 0;
		ZEND = 1000000;
		NUMERATOR = 1296;
		DENOMINATOR = 1000000;
		TOP_INDEX = 18;
	}
	CLOCK{
		PERIOD = 10000;
		OFFSET = 0;
		DUTY_CYCLE = 50;
	}
	RANDOM_VALUE{
		INTERVAL_TYPE = HALF_GRID;
	}
	LINE{
		SIGNAL = "CLOCK_27";
		INDEX = 0;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "KEY[0]";
		INDEX = 1;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX0";
		INDEX = 2;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX0[6]";
		INDEX = 3;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX0[5]";
		INDEX = 4;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX0[4]";
		INDEX = 5;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX0[3]";
		INDEX = 6;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX0[2]";
		INDEX = 7;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX0[1]";
		INDEX = 8;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX0[0]";
		INDEX = 9;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX1";
		INDEX = 10;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX1[6]";
		INDEX = 11;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX1[5]";
		INDEX = 12;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX1[4]";
		INDEX = 13;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX1[3]";
		INDEX = 14;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX1[2]";
		INDEX = 15;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX1[1]";
		INDEX = 16;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX1[0]";
		INDEX = 17;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX2";
		INDEX = 18;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX2[6]";
		INDEX = 19;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX2[5]";
		INDEX = 20;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX2[4]";
		INDEX = 21;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX2[3]";
		INDEX = 22;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX2[2]";
		INDEX = 23;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX2[1]";
		INDEX = 24;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX2[0]";
		INDEX = 25;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX3";
		INDEX = 26;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX3[6]";
		INDEX = 27;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX3[5]";
		INDEX = 28;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX3[4]";
		INDEX = 29;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX3[3]";
		INDEX = 30;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX3[2]";
		INDEX = 31;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX3[1]";
		INDEX = 32;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX3[0]";
		INDEX = 33;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX4";
		INDEX = 34;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX4[6]";
		INDEX = 35;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX4[5]";
		INDEX = 36;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX4[4]";
		INDEX = 37;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX4[3]";
		INDEX = 38;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX4[2]";
		INDEX = 39;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX4[1]";
		INDEX = 40;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX4[0]";
		INDEX = 41;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX5";
		INDEX = 42;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX5[6]";
		INDEX = 43;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX5[5]";
		INDEX = 44;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX5[4]";
		INDEX = 45;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX5[3]";
		INDEX = 46;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX5[2]";
		INDEX = 47;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX5[1]";
		INDEX = 48;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX5[0]";
		INDEX = 49;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX6";
		INDEX = 50;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX6[6]";
		INDEX = 51;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX6[5]";
		INDEX = 52;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX6[4]";
		INDEX = 53;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX6[3]";
		INDEX = 54;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX6[2]";
		INDEX = 55;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX6[1]";
		INDEX = 56;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX6[0]";
		INDEX = 57;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX7";
		INDEX = 58;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX7[6]";
		INDEX = 59;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX7[5]";
		INDEX = 60;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX7[4]";
		INDEX = 61;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX7[3]";
		INDEX = 62;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX7[2]";
		INDEX = 63;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX7[1]";
		INDEX = 64;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX7[0]";
		INDEX = 65;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a";
		INDEX = 66;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[31]";
		INDEX = 67;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[30]";
		INDEX = 68;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[29]";
		INDEX = 69;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[28]";
		INDEX = 70;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[27]";
		INDEX = 71;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[26]";
		INDEX = 72;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[25]";
		INDEX = 73;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[24]";
		INDEX = 74;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[23]";
		INDEX = 75;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[22]";
		INDEX = 76;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[21]";
		INDEX = 77;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[20]";
		INDEX = 78;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[19]";
		INDEX = 79;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[18]";
		INDEX = 80;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[17]";
		INDEX = 81;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[16]";
		INDEX = 82;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[15]";
		INDEX = 83;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[14]";
		INDEX = 84;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[13]";
		INDEX = 85;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[12]";
		INDEX = 86;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[11]";
		INDEX = 87;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[10]";
		INDEX = 88;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[9]";
		INDEX = 89;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[8]";
		INDEX = 90;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[7]";
		INDEX = 91;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[6]";
		INDEX = 92;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[5]";
		INDEX = 93;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[4]";
		INDEX = 94;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[3]";
		INDEX = 95;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[2]";
		INDEX = 96;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[1]";
		INDEX = 97;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[0]";
		INDEX = 98;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b";
		INDEX = 99;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[31]";
		INDEX = 100;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[30]";
		INDEX = 101;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[29]";
		INDEX = 102;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[28]";
		INDEX = 103;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[27]";
		INDEX = 104;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[26]";
		INDEX = 105;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[25]";
		INDEX = 106;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[24]";
		INDEX = 107;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[23]";
		INDEX = 108;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[22]";
		INDEX = 109;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[21]";
		INDEX = 110;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[20]";
		INDEX = 111;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[19]";
		INDEX = 112;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[18]";
		INDEX = 113;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[17]";
		INDEX = 114;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[16]";
		INDEX = 115;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[15]";
		INDEX = 116;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[14]";
		INDEX = 117;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[13]";
		INDEX = 118;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[12]";
		INDEX = 119;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[11]";
		INDEX = 120;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[10]";
		INDEX = 121;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[9]";
		INDEX = 122;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[8]";
		INDEX = 123;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[7]";
		INDEX = 124;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[6]";
		INDEX = 125;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[5]";
		INDEX = 126;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[4]";
		INDEX = 127;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[3]";
		INDEX = 128;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[2]";
		INDEX = 129;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[1]";
		INDEX = 130;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[0]";
		INDEX = 131;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUFlags";
		INDEX = 132;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUFlags[2]";
		INDEX = 133;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUFlags[1]";
		INDEX = 134;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUFlags[0]";
		INDEX = 135;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult";
		INDEX = 136;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[31]";
		INDEX = 137;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[30]";
		INDEX = 138;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[29]";
		INDEX = 139;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[28]";
		INDEX = 140;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[27]";
		INDEX = 141;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[26]";
		INDEX = 142;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[25]";
		INDEX = 143;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[24]";
		INDEX = 144;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[23]";
		INDEX = 145;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[22]";
		INDEX = 146;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[21]";
		INDEX = 147;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[20]";
		INDEX = 148;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[19]";
		INDEX = 149;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[18]";
		INDEX = 150;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[17]";
		INDEX = 151;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[16]";
		INDEX = 152;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[15]";
		INDEX = 153;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[14]";
		INDEX = 154;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[13]";
		INDEX = 155;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[12]";
		INDEX = 156;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[11]";
		INDEX = 157;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[10]";
		INDEX = 158;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[9]";
		INDEX = 159;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[8]";
		INDEX = 160;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[7]";
		INDEX = 161;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[6]";
		INDEX = 162;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[5]";
		INDEX = 163;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[4]";
		INDEX = 164;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[3]";
		INDEX = 165;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[2]";
		INDEX = 166;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[1]";
		INDEX = 167;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[0]";
		INDEX = 168;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data1";
		INDEX = 169;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data1[31]";
		INDEX = 170;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data1[30]";
		INDEX = 171;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data1[29]";
		INDEX = 172;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data1[28]";
		INDEX = 173;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data1[27]";
		INDEX = 174;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data1[26]";
		INDEX = 175;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data1[25]";
		INDEX = 176;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data1[24]";
		INDEX = 177;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data1[23]";
		INDEX = 178;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data1[22]";
		INDEX = 179;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data1[21]";
		INDEX = 180;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data1[20]";
		INDEX = 181;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data1[19]";
		INDEX = 182;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data1[18]";
		INDEX = 183;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data1[17]";
		INDEX = 184;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data1[16]";
		INDEX = 185;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data1[15]";
		INDEX = 186;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data1[14]";
		INDEX = 187;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data1[13]";
		INDEX = 188;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data1[12]";
		INDEX = 189;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data1[11]";
		INDEX = 190;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data1[10]";
		INDEX = 191;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data1[9]";
		INDEX = 192;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data1[8]";
		INDEX = 193;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data1[7]";
		INDEX = 194;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data1[6]";
		INDEX = 195;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data1[5]";
		INDEX = 196;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data1[4]";
		INDEX = 197;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data1[3]";
		INDEX = 198;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data1[2]";
		INDEX = 199;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data1[1]";
		INDEX = 200;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data1[0]";
		INDEX = 201;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data2";
		INDEX = 202;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data2[31]";
		INDEX = 203;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data2[30]";
		INDEX = 204;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data2[29]";
		INDEX = 205;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data2[28]";
		INDEX = 206;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data2[27]";
		INDEX = 207;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data2[26]";
		INDEX = 208;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data2[25]";
		INDEX = 209;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data2[24]";
		INDEX = 210;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data2[23]";
		INDEX = 211;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data2[22]";
		INDEX = 212;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data2[21]";
		INDEX = 213;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data2[20]";
		INDEX = 214;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data2[19]";
		INDEX = 215;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data2[18]";
		INDEX = 216;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data2[17]";
		INDEX = 217;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data2[16]";
		INDEX = 218;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data2[15]";
		INDEX = 219;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data2[14]";
		INDEX = 220;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data2[13]";
		INDEX = 221;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data2[12]";
		INDEX = 222;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data2[11]";
		INDEX = 223;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data2[10]";
		INDEX = 224;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data2[9]";
		INDEX = 225;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data2[8]";
		INDEX = 226;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data2[7]";
		INDEX = 227;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data2[6]";
		INDEX = 228;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data2[5]";
		INDEX = 229;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data2[4]";
		INDEX = 230;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data2[3]";
		INDEX = 231;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data2[2]";
		INDEX = 232;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data2[1]";
		INDEX = 233;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data2[0]";
		INDEX = 234;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data3";
		INDEX = 235;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data3[31]";
		INDEX = 236;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data3[30]";
		INDEX = 237;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data3[29]";
		INDEX = 238;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data3[28]";
		INDEX = 239;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data3[27]";
		INDEX = 240;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data3[26]";
		INDEX = 241;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data3[25]";
		INDEX = 242;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data3[24]";
		INDEX = 243;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data3[23]";
		INDEX = 244;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data3[22]";
		INDEX = 245;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data3[21]";
		INDEX = 246;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data3[20]";
		INDEX = 247;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data3[19]";
		INDEX = 248;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data3[18]";
		INDEX = 249;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data3[17]";
		INDEX = 250;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data3[16]";
		INDEX = 251;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data3[15]";
		INDEX = 252;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data3[14]";
		INDEX = 253;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data3[13]";
		INDEX = 254;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data3[12]";
		INDEX = 255;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data3[11]";
		INDEX = 256;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data3[10]";
		INDEX = 257;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data3[9]";
		INDEX = 258;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data3[8]";
		INDEX = 259;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data3[7]";
		INDEX = 260;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data3[6]";
		INDEX = 261;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data3[5]";
		INDEX = 262;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data3[4]";
		INDEX = 263;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data3[3]";
		INDEX = 264;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data3[2]";
		INDEX = 265;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data3[1]";
		INDEX = 266;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data3[0]";
		INDEX = 267;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result";
		INDEX = 268;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[31]";
		INDEX = 269;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[30]";
		INDEX = 270;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[29]";
		INDEX = 271;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[28]";
		INDEX = 272;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[27]";
		INDEX = 273;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[26]";
		INDEX = 274;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[25]";
		INDEX = 275;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[24]";
		INDEX = 276;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[23]";
		INDEX = 277;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[22]";
		INDEX = 278;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[21]";
		INDEX = 279;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[20]";
		INDEX = 280;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[19]";
		INDEX = 281;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[18]";
		INDEX = 282;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[7]";
		INDEX = 283;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[6]";
		INDEX = 284;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[5]";
		INDEX = 285;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[4]";
		INDEX = 286;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[3]";
		INDEX = 287;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[2]";
		INDEX = 288;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[1]";
		INDEX = 289;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[0]";
		INDEX = 290;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[0]";
		INDEX = 291;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[0][31]";
		INDEX = 292;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[0][30]";
		INDEX = 293;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[0][29]";
		INDEX = 294;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[0][28]";
		INDEX = 295;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[0][27]";
		INDEX = 296;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[0][26]";
		INDEX = 297;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[0][25]";
		INDEX = 298;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[0][24]";
		INDEX = 299;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[0][23]";
		INDEX = 300;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[0][22]";
		INDEX = 301;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[0][21]";
		INDEX = 302;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[0][20]";
		INDEX = 303;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[0][19]";
		INDEX = 304;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[0][18]";
		INDEX = 305;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[0][17]";
		INDEX = 306;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[0][16]";
		INDEX = 307;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[0][15]";
		INDEX = 308;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[0][14]";
		INDEX = 309;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[0][13]";
		INDEX = 310;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[0][12]";
		INDEX = 311;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[0][11]";
		INDEX = 312;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[0][10]";
		INDEX = 313;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[0][9]";
		INDEX = 314;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[0][8]";
		INDEX = 315;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[0][7]";
		INDEX = 316;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[0][6]";
		INDEX = 317;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[0][5]";
		INDEX = 318;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[0][4]";
		INDEX = 319;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[0][3]";
		INDEX = 320;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[0][2]";
		INDEX = 321;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[0][1]";
		INDEX = 322;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[0][0]";
		INDEX = 323;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[1]";
		INDEX = 324;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[1][31]";
		INDEX = 325;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[1][30]";
		INDEX = 326;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[1][29]";
		INDEX = 327;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[1][28]";
		INDEX = 328;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[1][27]";
		INDEX = 329;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[1][26]";
		INDEX = 330;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[1][25]";
		INDEX = 331;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[1][24]";
		INDEX = 332;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[1][23]";
		INDEX = 333;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[1][22]";
		INDEX = 334;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[1][21]";
		INDEX = 335;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[1][20]";
		INDEX = 336;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[1][19]";
		INDEX = 337;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[1][18]";
		INDEX = 338;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[1][17]";
		INDEX = 339;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[1][16]";
		INDEX = 340;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[1][15]";
		INDEX = 341;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[1][14]";
		INDEX = 342;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[1][13]";
		INDEX = 343;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[1][12]";
		INDEX = 344;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[1][11]";
		INDEX = 345;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[1][10]";
		INDEX = 346;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[1][9]";
		INDEX = 347;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[1][8]";
		INDEX = 348;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[1][7]";
		INDEX = 349;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[1][6]";
		INDEX = 350;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[1][5]";
		INDEX = 351;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[1][4]";
		INDEX = 352;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[1][3]";
		INDEX = 353;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[1][2]";
		INDEX = 354;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[1][1]";
		INDEX = 355;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[1][0]";
		INDEX = 356;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[2]";
		INDEX = 357;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[2][31]";
		INDEX = 358;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[2][30]";
		INDEX = 359;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[2][29]";
		INDEX = 360;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[2][28]";
		INDEX = 361;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[2][27]";
		INDEX = 362;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[2][26]";
		INDEX = 363;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[2][25]";
		INDEX = 364;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[2][24]";
		INDEX = 365;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[2][23]";
		INDEX = 366;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[2][22]";
		INDEX = 367;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[2][21]";
		INDEX = 368;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[2][20]";
		INDEX = 369;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[2][19]";
		INDEX = 370;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[2][18]";
		INDEX = 371;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[2][17]";
		INDEX = 372;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[2][16]";
		INDEX = 373;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[2][15]";
		INDEX = 374;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[2][14]";
		INDEX = 375;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[2][13]";
		INDEX = 376;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[2][12]";
		INDEX = 377;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[2][11]";
		INDEX = 378;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[2][10]";
		INDEX = 379;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[2][9]";
		INDEX = 380;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[2][8]";
		INDEX = 381;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[2][7]";
		INDEX = 382;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[2][6]";
		INDEX = 383;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[2][5]";
		INDEX = 384;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[2][4]";
		INDEX = 385;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[2][3]";
		INDEX = 386;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[2][2]";
		INDEX = 387;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[2][1]";
		INDEX = 388;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[2][0]";
		INDEX = 389;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[3]";
		INDEX = 390;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[3][31]";
		INDEX = 391;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[3][30]";
		INDEX = 392;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[3][29]";
		INDEX = 393;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[3][28]";
		INDEX = 394;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[3][27]";
		INDEX = 395;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[3][26]";
		INDEX = 396;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[3][25]";
		INDEX = 397;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[3][24]";
		INDEX = 398;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[3][23]";
		INDEX = 399;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[3][22]";
		INDEX = 400;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[3][21]";
		INDEX = 401;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[3][20]";
		INDEX = 402;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[3][19]";
		INDEX = 403;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[3][18]";
		INDEX = 404;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[3][17]";
		INDEX = 405;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[3][16]";
		INDEX = 406;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[3][15]";
		INDEX = 407;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[3][14]";
		INDEX = 408;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[3][13]";
		INDEX = 409;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[3][12]";
		INDEX = 410;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[3][11]";
		INDEX = 411;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[3][10]";
		INDEX = 412;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[3][9]";
		INDEX = 413;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[3][8]";
		INDEX = 414;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[3][7]";
		INDEX = 415;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[3][6]";
		INDEX = 416;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[3][5]";
		INDEX = 417;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[3][4]";
		INDEX = 418;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[3][3]";
		INDEX = 419;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[3][2]";
		INDEX = 420;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[3][1]";
		INDEX = 421;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[3][0]";
		INDEX = 422;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[9]";
		INDEX = 423;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[9][31]";
		INDEX = 424;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[9][30]";
		INDEX = 425;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[9][29]";
		INDEX = 426;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[9][28]";
		INDEX = 427;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[9][27]";
		INDEX = 428;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[9][26]";
		INDEX = 429;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[9][25]";
		INDEX = 430;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[9][24]";
		INDEX = 431;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[9][23]";
		INDEX = 432;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[9][22]";
		INDEX = 433;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[9][21]";
		INDEX = 434;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[9][20]";
		INDEX = 435;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[9][19]";
		INDEX = 436;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[9][18]";
		INDEX = 437;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[9][17]";
		INDEX = 438;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[9][16]";
		INDEX = 439;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[9][15]";
		INDEX = 440;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[9][14]";
		INDEX = 441;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[9][13]";
		INDEX = 442;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[9][12]";
		INDEX = 443;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[9][11]";
		INDEX = 444;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[9][10]";
		INDEX = 445;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[9][9]";
		INDEX = 446;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[9][8]";
		INDEX = 447;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[9][7]";
		INDEX = 448;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[9][6]";
		INDEX = 449;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[9][5]";
		INDEX = 450;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[9][4]";
		INDEX = 451;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[9][3]";
		INDEX = 452;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[9][2]";
		INDEX = 453;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[9][1]";
		INDEX = 454;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[9][0]";
		INDEX = 455;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[14]";
		INDEX = 456;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[14][31]";
		INDEX = 457;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[14][30]";
		INDEX = 458;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[14][29]";
		INDEX = 459;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[14][28]";
		INDEX = 460;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[14][27]";
		INDEX = 461;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[14][26]";
		INDEX = 462;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[14][25]";
		INDEX = 463;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[14][24]";
		INDEX = 464;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[14][23]";
		INDEX = 465;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[14][22]";
		INDEX = 466;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[14][21]";
		INDEX = 467;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[14][20]";
		INDEX = 468;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[14][19]";
		INDEX = 469;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[14][18]";
		INDEX = 470;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[14][17]";
		INDEX = 471;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[14][16]";
		INDEX = 472;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[14][15]";
		INDEX = 473;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[14][14]";
		INDEX = 474;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[14][13]";
		INDEX = 475;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[14][12]";
		INDEX = 476;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[14][11]";
		INDEX = 477;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[14][10]";
		INDEX = 478;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[14][9]";
		INDEX = 479;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[14][8]";
		INDEX = 480;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[14][7]";
		INDEX = 481;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[14][6]";
		INDEX = 482;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[14][5]";
		INDEX = 483;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[14][4]";
		INDEX = 484;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[14][3]";
		INDEX = 485;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[14][2]";
		INDEX = 486;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[14][1]";
		INDEX = 487;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[14][0]";
		INDEX = 488;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[15]";
		INDEX = 489;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[15][31]";
		INDEX = 490;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[15][30]";
		INDEX = 491;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[15][29]";
		INDEX = 492;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[15][28]";
		INDEX = 493;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[15][27]";
		INDEX = 494;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[15][26]";
		INDEX = 495;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[15][25]";
		INDEX = 496;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[15][24]";
		INDEX = 497;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[15][23]";
		INDEX = 498;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[15][22]";
		INDEX = 499;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[15][21]";
		INDEX = 500;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[15][20]";
		INDEX = 501;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[15][19]";
		INDEX = 502;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[15][18]";
		INDEX = 503;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[15][17]";
		INDEX = 504;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[15][16]";
		INDEX = 505;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[15][15]";
		INDEX = 506;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[15][14]";
		INDEX = 507;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[15][13]";
		INDEX = 508;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[15][12]";
		INDEX = 509;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[15][11]";
		INDEX = 510;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[15][10]";
		INDEX = 511;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[15][9]";
		INDEX = 512;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[15][8]";
		INDEX = 513;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[15][7]";
		INDEX = 514;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[15][6]";
		INDEX = 515;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[15][5]";
		INDEX = 516;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[15][4]";
		INDEX = 517;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[15][3]";
		INDEX = 518;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[15][2]";
		INDEX = 519;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[15][1]";
		INDEX = 520;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[15][0]";
		INDEX = 521;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ctrlSig:_ctrlSig|Decoder:_decoder|ALUOp";
		INDEX = 522;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ctrlSig:_ctrlSig|Decoder:_decoder|ALUOp[3]";
		INDEX = 523;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ctrlSig:_ctrlSig|Decoder:_decoder|ALUOp[2]";
		INDEX = 524;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ctrlSig:_ctrlSig|Decoder:_decoder|ALUOp[1]";
		INDEX = 525;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ctrlSig:_ctrlSig|Decoder:_decoder|ALUOp[0]";
		INDEX = 526;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ctrlSig:_ctrlSig|Decoder:_decoder|ALUSrc";
		INDEX = 527;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ctrlSig:_ctrlSig|Decoder:_decoder|ImmSrc";
		INDEX = 528;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ctrlSig:_ctrlSig|Decoder:_decoder|ImmSrc[1]";
		INDEX = 529;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ctrlSig:_ctrlSig|Decoder:_decoder|ImmSrc[0]";
		INDEX = 530;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ctrlSig:_ctrlSig|Decoder:_decoder|Svalue";
		INDEX = 531;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ctrlSig:_ctrlSig|ConditionalLogic:_conditional|MemWrite";
		INDEX = 532;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ctrlSig:_ctrlSig|ConditionalLogic:_conditional|condEx";
		INDEX = 533;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
}

VECTOR("C:/Users/leeyo/Desktop/204/ARM single cycle/ARMprocessor_singlecycle_204 (2)/ARM_System/ARM/ARM_System.vwf")
{
	ZOOM{
		ZBEGIN = 0;
		ZEND = 1000000;
		NUMERATOR = 1367;
		DENOMINATOR = 1000000;
		TOP_INDEX = 0;
	}
	CLOCK{
		PERIOD = 10000;
		OFFSET = 0;
		DUTY_CYCLE = 50;
	}
	RANDOM_VALUE{
		INTERVAL_TYPE = HALF_GRID;
	}
	LINE{
		SIGNAL = "CLOCK_27";
		INDEX = 0;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "KEY[0]";
		INDEX = 1;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX0";
		INDEX = 2;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX0[6]";
		INDEX = 3;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX0[5]";
		INDEX = 4;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX0[4]";
		INDEX = 5;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX0[3]";
		INDEX = 6;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX0[2]";
		INDEX = 7;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX0[1]";
		INDEX = 8;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX0[0]";
		INDEX = 9;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX1";
		INDEX = 10;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX1[6]";
		INDEX = 11;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX1[5]";
		INDEX = 12;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX1[4]";
		INDEX = 13;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX1[3]";
		INDEX = 14;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX1[2]";
		INDEX = 15;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX1[1]";
		INDEX = 16;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX1[0]";
		INDEX = 17;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX2";
		INDEX = 18;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX2[6]";
		INDEX = 19;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX2[5]";
		INDEX = 20;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX2[4]";
		INDEX = 21;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX2[3]";
		INDEX = 22;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX2[2]";
		INDEX = 23;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX2[1]";
		INDEX = 24;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX2[0]";
		INDEX = 25;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX3";
		INDEX = 26;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX3[6]";
		INDEX = 27;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX3[5]";
		INDEX = 28;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX3[4]";
		INDEX = 29;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX3[3]";
		INDEX = 30;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX3[2]";
		INDEX = 31;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX3[1]";
		INDEX = 32;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX3[0]";
		INDEX = 33;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX4";
		INDEX = 34;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX4[6]";
		INDEX = 35;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX4[5]";
		INDEX = 36;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX4[4]";
		INDEX = 37;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX4[3]";
		INDEX = 38;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX4[2]";
		INDEX = 39;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX4[1]";
		INDEX = 40;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX4[0]";
		INDEX = 41;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX5";
		INDEX = 42;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX5[6]";
		INDEX = 43;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX5[5]";
		INDEX = 44;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX5[4]";
		INDEX = 45;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX5[3]";
		INDEX = 46;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX5[2]";
		INDEX = 47;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX5[1]";
		INDEX = 48;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX5[0]";
		INDEX = 49;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX6";
		INDEX = 50;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX6[6]";
		INDEX = 51;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX6[5]";
		INDEX = 52;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX6[4]";
		INDEX = 53;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX6[3]";
		INDEX = 54;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX6[2]";
		INDEX = 55;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX6[1]";
		INDEX = 56;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX6[0]";
		INDEX = 57;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX7";
		INDEX = 58;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX7[6]";
		INDEX = 59;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX7[5]";
		INDEX = 60;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX7[4]";
		INDEX = 61;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX7[3]";
		INDEX = 62;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX7[2]";
		INDEX = 63;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX7[1]";
		INDEX = 64;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX7[0]";
		INDEX = 65;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a";
		INDEX = 66;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[31]";
		INDEX = 67;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[30]";
		INDEX = 68;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[29]";
		INDEX = 69;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[28]";
		INDEX = 70;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[27]";
		INDEX = 71;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[26]";
		INDEX = 72;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[25]";
		INDEX = 73;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[24]";
		INDEX = 74;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[23]";
		INDEX = 75;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[22]";
		INDEX = 76;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[21]";
		INDEX = 77;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[20]";
		INDEX = 78;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[19]";
		INDEX = 79;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[18]";
		INDEX = 80;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[17]";
		INDEX = 81;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[16]";
		INDEX = 82;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[15]";
		INDEX = 83;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[14]";
		INDEX = 84;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[13]";
		INDEX = 85;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[12]";
		INDEX = 86;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[11]";
		INDEX = 87;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[10]";
		INDEX = 88;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[9]";
		INDEX = 89;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[8]";
		INDEX = 90;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[7]";
		INDEX = 91;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[6]";
		INDEX = 92;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[5]";
		INDEX = 93;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[4]";
		INDEX = 94;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[3]";
		INDEX = 95;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[2]";
		INDEX = 96;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[1]";
		INDEX = 97;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[0]";
		INDEX = 98;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b";
		INDEX = 99;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[31]";
		INDEX = 100;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[30]";
		INDEX = 101;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[29]";
		INDEX = 102;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[28]";
		INDEX = 103;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[27]";
		INDEX = 104;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[26]";
		INDEX = 105;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[25]";
		INDEX = 106;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[24]";
		INDEX = 107;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[23]";
		INDEX = 108;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[22]";
		INDEX = 109;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[21]";
		INDEX = 110;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[20]";
		INDEX = 111;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[19]";
		INDEX = 112;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[18]";
		INDEX = 113;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[17]";
		INDEX = 114;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[16]";
		INDEX = 115;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[15]";
		INDEX = 116;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[14]";
		INDEX = 117;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[13]";
		INDEX = 118;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[12]";
		INDEX = 119;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[11]";
		INDEX = 120;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[10]";
		INDEX = 121;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[9]";
		INDEX = 122;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[8]";
		INDEX = 123;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[7]";
		INDEX = 124;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[6]";
		INDEX = 125;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[5]";
		INDEX = 126;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[4]";
		INDEX = 127;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[3]";
		INDEX = 128;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[2]";
		INDEX = 129;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[1]";
		INDEX = 130;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[0]";
		INDEX = 131;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUFlags";
		INDEX = 132;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUFlags[3]";
		INDEX = 133;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUFlags[2]";
		INDEX = 134;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUFlags[1]";
		INDEX = 135;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUFlags[0]";
		INDEX = 136;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult";
		INDEX = 137;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[31]";
		INDEX = 138;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[30]";
		INDEX = 139;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[29]";
		INDEX = 140;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[28]";
		INDEX = 141;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[27]";
		INDEX = 142;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[26]";
		INDEX = 143;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[25]";
		INDEX = 144;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[24]";
		INDEX = 145;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[23]";
		INDEX = 146;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[22]";
		INDEX = 147;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[21]";
		INDEX = 148;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[20]";
		INDEX = 149;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[19]";
		INDEX = 150;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[18]";
		INDEX = 151;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[17]";
		INDEX = 152;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[16]";
		INDEX = 153;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[15]";
		INDEX = 154;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[14]";
		INDEX = 155;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[13]";
		INDEX = 156;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[12]";
		INDEX = 157;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[11]";
		INDEX = 158;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[10]";
		INDEX = 159;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[9]";
		INDEX = 160;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[8]";
		INDEX = 161;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[7]";
		INDEX = 162;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[6]";
		INDEX = 163;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[5]";
		INDEX = 164;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[4]";
		INDEX = 165;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[3]";
		INDEX = 166;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[2]";
		INDEX = 167;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[1]";
		INDEX = 168;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU32bit:_ALU32bit|ALUResult[0]";
		INDEX = 169;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data1";
		INDEX = 170;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data1[31]";
		INDEX = 171;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data1[30]";
		INDEX = 172;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data1[29]";
		INDEX = 173;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data1[28]";
		INDEX = 174;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data1[27]";
		INDEX = 175;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data1[26]";
		INDEX = 176;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data1[25]";
		INDEX = 177;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data1[24]";
		INDEX = 178;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data1[23]";
		INDEX = 179;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data1[22]";
		INDEX = 180;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data1[21]";
		INDEX = 181;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data1[20]";
		INDEX = 182;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data1[19]";
		INDEX = 183;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data1[18]";
		INDEX = 184;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data1[17]";
		INDEX = 185;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data1[16]";
		INDEX = 186;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data1[15]";
		INDEX = 187;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data1[14]";
		INDEX = 188;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data1[13]";
		INDEX = 189;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data1[12]";
		INDEX = 190;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data1[11]";
		INDEX = 191;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data1[10]";
		INDEX = 192;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data1[9]";
		INDEX = 193;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data1[8]";
		INDEX = 194;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data1[7]";
		INDEX = 195;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data1[6]";
		INDEX = 196;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data1[5]";
		INDEX = 197;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data1[4]";
		INDEX = 198;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data1[3]";
		INDEX = 199;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data1[2]";
		INDEX = 200;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data1[1]";
		INDEX = 201;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data1[0]";
		INDEX = 202;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data2";
		INDEX = 203;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data2[31]";
		INDEX = 204;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data2[30]";
		INDEX = 205;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data2[29]";
		INDEX = 206;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data2[28]";
		INDEX = 207;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data2[27]";
		INDEX = 208;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data2[26]";
		INDEX = 209;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data2[25]";
		INDEX = 210;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data2[24]";
		INDEX = 211;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data2[23]";
		INDEX = 212;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data2[22]";
		INDEX = 213;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data2[21]";
		INDEX = 214;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data2[20]";
		INDEX = 215;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data2[19]";
		INDEX = 216;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data2[18]";
		INDEX = 217;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data2[17]";
		INDEX = 218;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data2[16]";
		INDEX = 219;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data2[15]";
		INDEX = 220;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data2[14]";
		INDEX = 221;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data2[13]";
		INDEX = 222;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data2[12]";
		INDEX = 223;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data2[11]";
		INDEX = 224;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data2[10]";
		INDEX = 225;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data2[9]";
		INDEX = 226;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data2[8]";
		INDEX = 227;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data2[7]";
		INDEX = 228;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data2[6]";
		INDEX = 229;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data2[5]";
		INDEX = 230;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data2[4]";
		INDEX = 231;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data2[3]";
		INDEX = 232;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data2[2]";
		INDEX = 233;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data2[1]";
		INDEX = 234;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data2[0]";
		INDEX = 235;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data3";
		INDEX = 236;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data3[31]";
		INDEX = 237;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data3[30]";
		INDEX = 238;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data3[29]";
		INDEX = 239;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data3[28]";
		INDEX = 240;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data3[27]";
		INDEX = 241;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data3[26]";
		INDEX = 242;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data3[25]";
		INDEX = 243;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data3[24]";
		INDEX = 244;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data3[23]";
		INDEX = 245;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data3[22]";
		INDEX = 246;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data3[21]";
		INDEX = 247;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data3[20]";
		INDEX = 248;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data3[19]";
		INDEX = 249;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data3[18]";
		INDEX = 250;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data3[17]";
		INDEX = 251;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data3[16]";
		INDEX = 252;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data3[15]";
		INDEX = 253;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data3[14]";
		INDEX = 254;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data3[13]";
		INDEX = 255;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data3[12]";
		INDEX = 256;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data3[11]";
		INDEX = 257;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data3[10]";
		INDEX = 258;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data3[9]";
		INDEX = 259;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data3[8]";
		INDEX = 260;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data3[7]";
		INDEX = 261;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data3[6]";
		INDEX = 262;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data3[5]";
		INDEX = 263;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data3[4]";
		INDEX = 264;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data3[3]";
		INDEX = 265;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data3[2]";
		INDEX = 266;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data3[1]";
		INDEX = 267;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|data3[0]";
		INDEX = 268;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result";
		INDEX = 269;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[31]";
		INDEX = 270;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[30]";
		INDEX = 271;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[29]";
		INDEX = 272;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[28]";
		INDEX = 273;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[27]";
		INDEX = 274;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[26]";
		INDEX = 275;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[25]";
		INDEX = 276;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[24]";
		INDEX = 277;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[23]";
		INDEX = 278;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[22]";
		INDEX = 279;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[21]";
		INDEX = 280;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[20]";
		INDEX = 281;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[19]";
		INDEX = 282;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[18]";
		INDEX = 283;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[17]";
		INDEX = 284;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[16]";
		INDEX = 285;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[15]";
		INDEX = 286;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[14]";
		INDEX = 287;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[13]";
		INDEX = 288;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[12]";
		INDEX = 289;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[11]";
		INDEX = 290;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[10]";
		INDEX = 291;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[9]";
		INDEX = 292;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[8]";
		INDEX = 293;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[7]";
		INDEX = 294;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[6]";
		INDEX = 295;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[5]";
		INDEX = 296;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[4]";
		INDEX = 297;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[3]";
		INDEX = 298;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[2]";
		INDEX = 299;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[1]";
		INDEX = 300;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[0]";
		INDEX = 301;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[0]";
		INDEX = 302;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[0][31]";
		INDEX = 303;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[0][30]";
		INDEX = 304;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[0][29]";
		INDEX = 305;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[0][28]";
		INDEX = 306;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[0][27]";
		INDEX = 307;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[0][26]";
		INDEX = 308;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[0][25]";
		INDEX = 309;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[0][24]";
		INDEX = 310;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[0][23]";
		INDEX = 311;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[0][22]";
		INDEX = 312;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[0][21]";
		INDEX = 313;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[0][20]";
		INDEX = 314;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[0][19]";
		INDEX = 315;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[0][18]";
		INDEX = 316;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[0][17]";
		INDEX = 317;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[0][16]";
		INDEX = 318;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[0][15]";
		INDEX = 319;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[0][14]";
		INDEX = 320;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[0][13]";
		INDEX = 321;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[0][12]";
		INDEX = 322;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[0][11]";
		INDEX = 323;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[0][10]";
		INDEX = 324;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[0][9]";
		INDEX = 325;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[0][8]";
		INDEX = 326;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[0][7]";
		INDEX = 327;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[0][6]";
		INDEX = 328;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[0][5]";
		INDEX = 329;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[0][4]";
		INDEX = 330;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[0][3]";
		INDEX = 331;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[0][2]";
		INDEX = 332;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[0][1]";
		INDEX = 333;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[0][0]";
		INDEX = 334;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[1]";
		INDEX = 335;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[1][31]";
		INDEX = 336;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[1][30]";
		INDEX = 337;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[1][29]";
		INDEX = 338;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[1][28]";
		INDEX = 339;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[1][27]";
		INDEX = 340;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[1][26]";
		INDEX = 341;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[1][25]";
		INDEX = 342;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[1][24]";
		INDEX = 343;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[1][23]";
		INDEX = 344;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[1][22]";
		INDEX = 345;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[1][21]";
		INDEX = 346;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[1][20]";
		INDEX = 347;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[1][19]";
		INDEX = 348;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[1][18]";
		INDEX = 349;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[1][17]";
		INDEX = 350;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[1][16]";
		INDEX = 351;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[1][15]";
		INDEX = 352;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[1][14]";
		INDEX = 353;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[1][13]";
		INDEX = 354;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[1][12]";
		INDEX = 355;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[1][11]";
		INDEX = 356;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[1][10]";
		INDEX = 357;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[1][9]";
		INDEX = 358;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[1][8]";
		INDEX = 359;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[1][7]";
		INDEX = 360;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[1][6]";
		INDEX = 361;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[1][5]";
		INDEX = 362;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[1][4]";
		INDEX = 363;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[1][3]";
		INDEX = 364;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[1][2]";
		INDEX = 365;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[1][1]";
		INDEX = 366;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[1][0]";
		INDEX = 367;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[2]";
		INDEX = 368;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[2][31]";
		INDEX = 369;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[2][30]";
		INDEX = 370;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[2][29]";
		INDEX = 371;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[2][28]";
		INDEX = 372;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[2][27]";
		INDEX = 373;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[2][26]";
		INDEX = 374;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[2][25]";
		INDEX = 375;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[2][24]";
		INDEX = 376;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[2][23]";
		INDEX = 377;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[2][22]";
		INDEX = 378;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[2][21]";
		INDEX = 379;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[2][20]";
		INDEX = 380;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[2][19]";
		INDEX = 381;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[2][18]";
		INDEX = 382;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[2][17]";
		INDEX = 383;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[2][16]";
		INDEX = 384;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[2][15]";
		INDEX = 385;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[2][14]";
		INDEX = 386;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[2][13]";
		INDEX = 387;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[2][12]";
		INDEX = 388;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[2][11]";
		INDEX = 389;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[2][10]";
		INDEX = 390;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[2][9]";
		INDEX = 391;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[2][8]";
		INDEX = 392;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[2][7]";
		INDEX = 393;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[2][6]";
		INDEX = 394;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[2][5]";
		INDEX = 395;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[2][4]";
		INDEX = 396;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[2][3]";
		INDEX = 397;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[2][2]";
		INDEX = 398;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[2][1]";
		INDEX = 399;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[2][0]";
		INDEX = 400;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[3]";
		INDEX = 401;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[3][31]";
		INDEX = 402;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[3][30]";
		INDEX = 403;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[3][29]";
		INDEX = 404;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[3][28]";
		INDEX = 405;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[3][27]";
		INDEX = 406;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[3][26]";
		INDEX = 407;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[3][25]";
		INDEX = 408;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[3][24]";
		INDEX = 409;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[3][23]";
		INDEX = 410;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[3][22]";
		INDEX = 411;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[3][21]";
		INDEX = 412;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[3][20]";
		INDEX = 413;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[3][19]";
		INDEX = 414;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[3][18]";
		INDEX = 415;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[3][17]";
		INDEX = 416;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[3][16]";
		INDEX = 417;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[3][15]";
		INDEX = 418;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[3][14]";
		INDEX = 419;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[3][13]";
		INDEX = 420;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[3][12]";
		INDEX = 421;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[3][11]";
		INDEX = 422;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[3][10]";
		INDEX = 423;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[3][9]";
		INDEX = 424;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[3][8]";
		INDEX = 425;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[3][7]";
		INDEX = 426;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[3][6]";
		INDEX = 427;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[3][5]";
		INDEX = 428;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[3][4]";
		INDEX = 429;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[3][3]";
		INDEX = 430;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[3][2]";
		INDEX = 431;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[3][1]";
		INDEX = 432;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[3][0]";
		INDEX = 433;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[9]";
		INDEX = 434;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[9][31]";
		INDEX = 435;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[9][30]";
		INDEX = 436;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[9][29]";
		INDEX = 437;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[9][28]";
		INDEX = 438;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[9][27]";
		INDEX = 439;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[9][26]";
		INDEX = 440;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[9][25]";
		INDEX = 441;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[9][24]";
		INDEX = 442;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[9][23]";
		INDEX = 443;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[9][22]";
		INDEX = 444;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[9][21]";
		INDEX = 445;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[9][20]";
		INDEX = 446;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[9][19]";
		INDEX = 447;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[9][18]";
		INDEX = 448;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[9][17]";
		INDEX = 449;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[9][16]";
		INDEX = 450;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[9][15]";
		INDEX = 451;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[9][14]";
		INDEX = 452;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[9][13]";
		INDEX = 453;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[9][12]";
		INDEX = 454;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[9][11]";
		INDEX = 455;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[9][10]";
		INDEX = 456;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[9][9]";
		INDEX = 457;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[9][8]";
		INDEX = 458;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[9][7]";
		INDEX = 459;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[9][6]";
		INDEX = 460;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[9][5]";
		INDEX = 461;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[9][4]";
		INDEX = 462;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[9][3]";
		INDEX = 463;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[9][2]";
		INDEX = 464;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[9][1]";
		INDEX = 465;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[9][0]";
		INDEX = 466;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[14]";
		INDEX = 467;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[14][31]";
		INDEX = 468;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[14][30]";
		INDEX = 469;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[14][29]";
		INDEX = 470;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[14][28]";
		INDEX = 471;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[14][27]";
		INDEX = 472;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[14][26]";
		INDEX = 473;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[14][25]";
		INDEX = 474;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[14][24]";
		INDEX = 475;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[14][23]";
		INDEX = 476;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[14][22]";
		INDEX = 477;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[14][21]";
		INDEX = 478;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[14][20]";
		INDEX = 479;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[14][19]";
		INDEX = 480;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[14][18]";
		INDEX = 481;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[14][17]";
		INDEX = 482;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[14][16]";
		INDEX = 483;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[14][15]";
		INDEX = 484;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[14][14]";
		INDEX = 485;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[14][13]";
		INDEX = 486;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[14][12]";
		INDEX = 487;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[14][11]";
		INDEX = 488;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[14][10]";
		INDEX = 489;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[14][9]";
		INDEX = 490;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[14][8]";
		INDEX = 491;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[14][7]";
		INDEX = 492;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[14][6]";
		INDEX = 493;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[14][5]";
		INDEX = 494;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[14][4]";
		INDEX = 495;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[14][3]";
		INDEX = 496;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[14][2]";
		INDEX = 497;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[14][1]";
		INDEX = 498;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[14][0]";
		INDEX = 499;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[15]";
		INDEX = 500;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[15][31]";
		INDEX = 501;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[15][30]";
		INDEX = 502;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[15][29]";
		INDEX = 503;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[15][28]";
		INDEX = 504;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[15][27]";
		INDEX = 505;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[15][26]";
		INDEX = 506;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[15][25]";
		INDEX = 507;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[15][24]";
		INDEX = 508;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[15][23]";
		INDEX = 509;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[15][22]";
		INDEX = 510;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[15][21]";
		INDEX = 511;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[15][20]";
		INDEX = 512;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[15][19]";
		INDEX = 513;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[15][18]";
		INDEX = 514;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[15][17]";
		INDEX = 515;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[15][16]";
		INDEX = 516;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[15][15]";
		INDEX = 517;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[15][14]";
		INDEX = 518;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[15][13]";
		INDEX = 519;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[15][12]";
		INDEX = 520;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[15][11]";
		INDEX = 521;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[15][10]";
		INDEX = 522;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[15][9]";
		INDEX = 523;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[15][8]";
		INDEX = 524;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[15][7]";
		INDEX = 525;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[15][6]";
		INDEX = 526;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[15][5]";
		INDEX = 527;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[15][4]";
		INDEX = 528;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[15][3]";
		INDEX = 529;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[15][2]";
		INDEX = 530;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[15][1]";
		INDEX = 531;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:_RegisterFile|registers[15][0]";
		INDEX = 532;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ctrlSig:_ctrlSig|Decoder:_decoder|ALUOp";
		INDEX = 533;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ctrlSig:_ctrlSig|Decoder:_decoder|ALUOp[3]";
		INDEX = 534;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ctrlSig:_ctrlSig|Decoder:_decoder|ALUOp[2]";
		INDEX = 535;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ctrlSig:_ctrlSig|Decoder:_decoder|ALUOp[1]";
		INDEX = 536;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ctrlSig:_ctrlSig|Decoder:_decoder|ALUOp[0]";
		INDEX = 537;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ctrlSig:_ctrlSig|Decoder:_decoder|ALUSrc";
		INDEX = 538;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ctrlSig:_ctrlSig|Decoder:_decoder|ImmSrc";
		INDEX = 539;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ctrlSig:_ctrlSig|Decoder:_decoder|ImmSrc[1]";
		INDEX = 540;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ctrlSig:_ctrlSig|Decoder:_decoder|ImmSrc[0]";
		INDEX = 541;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ctrlSig:_ctrlSig|Decoder:_decoder|RegSrc";
		INDEX = 542;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ctrlSig:_ctrlSig|Decoder:_decoder|RegSrc[1]";
		INDEX = 543;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ctrlSig:_ctrlSig|Decoder:_decoder|RegSrc[0]";
		INDEX = 544;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ctrlSig:_ctrlSig|Decoder:_decoder|Svalue";
		INDEX = 545;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ctrlSig:_ctrlSig|ConditionalLogic:_conditional|MemWrite";
		INDEX = 546;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ctrlSig:_ctrlSig|ConditionalLogic:_conditional|condEx";
		INDEX = 547;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
}

VECTOR("D:/Dropbox// (2018-2)/CA_2nd_simulation/ARM_System_Syn/db/ARM_System.sim.cvwf")
{
	ZOOM{
		ZBEGIN = 0;
		ZEND = 354256;
		NUMERATOR = 698;
		DENOMINATOR = 354256;
		TOP_INDEX = 0;
	}
	CLOCK{
		PERIOD = 10000;
		OFFSET = 0;
		DUTY_CYCLE = 50;
	}
	RANDOM_VALUE{
		INTERVAL_TYPE = HALF_GRID;
	}
	LINE{
		SIGNAL = "CLOCK_27";
		INDEX = 0;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "KEY[0]";
		INDEX = 1;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
}

VECTOR("D:/ (2018-2)/CA_2nd_simulation/ARM_System/ARM_System.vwf")
{
	ZOOM{
		ZBEGIN = 0;
		ZEND = 45150;
		NUMERATOR = 0;
		DENOMINATOR = 0;
		TOP_INDEX = 0;
	}
	CLOCK{
		PERIOD = 10000;
		OFFSET = 0;
		DUTY_CYCLE = 50;
	}
	RANDOM_VALUE{
		INTERVAL_TYPE = HALF_GRID;
	}
	LINE{
		SIGNAL = "CLOCK_27";
		INDEX = 0;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "KEY[0]";
		INDEX = 1;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:mainRegFile|register1:register0";
		INDEX = 2;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:mainRegFile|register1:register1";
		INDEX = 3;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:mainRegFile|register1:register2";
		INDEX = 4;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:mainRegFile|register1:register3";
		INDEX = 5;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:mainRegFile|register1:register4";
		INDEX = 6;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:mainRegFile|register1:register5";
		INDEX = 7;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:mainRegFile|register1:register6";
		INDEX = 8;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:mainRegFile|register1:register7";
		INDEX = 9;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:mainRegFile|register1:register8";
		INDEX = 10;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:mainRegFile|register1:register9";
		INDEX = 11;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:mainRegFile|register1:register10";
		INDEX = 12;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:mainRegFile|register1:register11";
		INDEX = 13;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:mainRegFile|register1:register12";
		INDEX = 14;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:mainRegFile|register1:register13";
		INDEX = 15;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:mainRegFile|register1:register14";
		INDEX = 16;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|regfile:mainRegFile|register1:register15";
		INDEX = 17;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
}

VECTOR("D:/ (2018-2)/CA_2nd_simulation/ARM_System_Syn/db/ARM_System.sim.cvwf")
{
	ZOOM{
		ZBEGIN = 0;
		ZEND = 354256;
		NUMERATOR = 496;
		DENOMINATOR = 354256;
		TOP_INDEX = 0;
	}
	CLOCK{
		PERIOD = 10000;
		OFFSET = 0;
		DUTY_CYCLE = 50;
	}
	RANDOM_VALUE{
		INTERVAL_TYPE = HALF_GRID;
	}
	LINE{
		SIGNAL = "CLOCK_27";
		INDEX = 0;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "KEY[0]";
		INDEX = 1;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
}

VECTOR("D:/ (2018-2)/CA_2nd_simulation/ARM_System_Syn/ARM_System.vwf")
{
	ZOOM{
		ZBEGIN = 0;
		ZEND = 33900;
		NUMERATOR = 20;
		DENOMINATOR = 1000;
		TOP_INDEX = 0;
	}
	CLOCK{
		PERIOD = 10000;
		OFFSET = 0;
		DUTY_CYCLE = 50;
	}
	RANDOM_VALUE{
		INTERVAL_TYPE = HALF_GRID;
	}
	LINE{
		SIGNAL = "CLOCK_27";
		INDEX = 0;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "KEY[0]";
		INDEX = 1;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
}

VECTOR("D:/ (2018-2)/CA_2nd_simulation - /ARM_System_Syn/ARM_System.vwf")
{
	ZOOM{
		ZBEGIN = 0;
		ZEND = 361200;
		NUMERATOR = 903;
		DENOMINATOR = 361200;
		TOP_INDEX = 0;
	}
	CLOCK{
		PERIOD = 10000;
		OFFSET = 0;
		DUTY_CYCLE = 50;
	}
	RANDOM_VALUE{
		INTERVAL_TYPE = HALF_GRID;
	}
	LINE{
		SIGNAL = "CLOCK_27";
		INDEX = 0;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "KEY[0]";
		INDEX = 1;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PCReg";
		INDEX = 2;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PCReg[31]";
		INDEX = 3;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PCReg[30]";
		INDEX = 4;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PCReg[29]";
		INDEX = 5;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PCReg[28]";
		INDEX = 6;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PCReg[27]";
		INDEX = 7;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PCReg[26]";
		INDEX = 8;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PCReg[25]";
		INDEX = 9;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PCReg[24]";
		INDEX = 10;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PCReg[23]";
		INDEX = 11;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PCReg[22]";
		INDEX = 12;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PCReg[21]";
		INDEX = 13;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PCReg[20]";
		INDEX = 14;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PCReg[19]";
		INDEX = 15;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PCReg[18]";
		INDEX = 16;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PCReg[17]";
		INDEX = 17;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PCReg[16]";
		INDEX = 18;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PCReg[15]";
		INDEX = 19;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PCReg[14]";
		INDEX = 20;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PCReg[13]";
		INDEX = 21;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PCReg[12]";
		INDEX = 22;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PCReg[11]";
		INDEX = 23;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PCReg[10]";
		INDEX = 24;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PCReg[9]";
		INDEX = 25;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PCReg[8]";
		INDEX = 26;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PCReg[7]";
		INDEX = 27;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PCReg[6]";
		INDEX = 28;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PCReg[5]";
		INDEX = 29;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PCReg[4]";
		INDEX = 30;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PCReg[3]";
		INDEX = 31;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PCReg[2]";
		INDEX = 32;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PCReg[1]";
		INDEX = 33;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PCReg[0]";
		INDEX = 34;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
}

VECTOR("C:/Users/jtkim/Dropbox/temp//_/2/term_original/ARM_System_Syn/db/ARM_System.sim.cvwf")
{
	ZOOM{
		ZBEGIN = 0;
		ZEND = 391752;
		NUMERATOR = 779;
		DENOMINATOR = 391752;
		TOP_INDEX = 0;
	}
	CLOCK{
		PERIOD = 10000;
		OFFSET = 0;
		DUTY_CYCLE = 50;
	}
	RANDOM_VALUE{
		INTERVAL_TYPE = HALF_GRID;
	}
	LINE{
		SIGNAL = "CLOCK_27";
		INDEX = 0;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "KEY[0]";
		INDEX = 1;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
}

VECTOR("C:/Users/jtkim/Dropbox/temp//_/2/term_original/ARM_System_Syn/ARM_System.vwf")
{
	ZOOM{
		ZBEGIN = 0;
		ZEND = 193000;
		NUMERATOR = 965;
		DENOMINATOR = 193000;
		TOP_INDEX = 0;
	}
	CLOCK{
		PERIOD = 10000;
		OFFSET = 0;
		DUTY_CYCLE = 50;
	}
	RANDOM_VALUE{
		INTERVAL_TYPE = HALF_GRID;
	}
	LINE{
		SIGNAL = "CLOCK_27";
		INDEX = 0;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "KEY[0]";
		INDEX = 1;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
}

VECTOR("C:/Users/Tel2_501c/Dropbox/temp//_/2/term_original/ARM_System_Syn/ARM_System.vwf")
{
	ZOOM{
		ZBEGIN = 364038446;
		ZEND = 369132846;
		NUMERATOR = 796;
		DENOMINATOR = 5094400;
		TOP_INDEX = 35;
	}
	CLOCK{
		PERIOD = 10000;
		OFFSET = 0;
		DUTY_CYCLE = 50;
	}
	RANDOM_VALUE{
		INTERVAL_TYPE = HALF_GRID;
	}
	LINE{
		SIGNAL = "CLOCK_27";
		INDEX = 0;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "KEY[0]";
		INDEX = 1;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PC";
		INDEX = 2;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PC[31]";
		INDEX = 3;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PC[30]";
		INDEX = 4;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PC[29]";
		INDEX = 5;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PC[28]";
		INDEX = 6;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PC[27]";
		INDEX = 7;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PC[26]";
		INDEX = 8;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PC[25]";
		INDEX = 9;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PC[24]";
		INDEX = 10;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PC[23]";
		INDEX = 11;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PC[22]";
		INDEX = 12;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PC[21]";
		INDEX = 13;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PC[20]";
		INDEX = 14;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PC[19]";
		INDEX = 15;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PC[18]";
		INDEX = 16;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PC[17]";
		INDEX = 17;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PC[16]";
		INDEX = 18;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PC[15]";
		INDEX = 19;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PC[14]";
		INDEX = 20;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PC[13]";
		INDEX = 21;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PC[12]";
		INDEX = 22;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PC[11]";
		INDEX = 23;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PC[10]";
		INDEX = 24;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PC[9]";
		INDEX = 25;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PC[8]";
		INDEX = 26;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PC[7]";
		INDEX = 27;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PC[6]";
		INDEX = 28;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PC[5]";
		INDEX = 29;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PC[4]";
		INDEX = 30;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PC[3]";
		INDEX = 31;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PC[2]";
		INDEX = 32;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PC[1]";
		INDEX = 33;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PC[0]";
		INDEX = 34;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_a";
		INDEX = 35;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_a[31]";
		INDEX = 36;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_a[30]";
		INDEX = 37;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_a[29]";
		INDEX = 38;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_a[28]";
		INDEX = 39;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_a[27]";
		INDEX = 40;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_a[26]";
		INDEX = 41;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_a[25]";
		INDEX = 42;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_a[24]";
		INDEX = 43;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_a[23]";
		INDEX = 44;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_a[22]";
		INDEX = 45;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_a[21]";
		INDEX = 46;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_a[20]";
		INDEX = 47;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_a[19]";
		INDEX = 48;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_a[18]";
		INDEX = 49;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_a[17]";
		INDEX = 50;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_a[16]";
		INDEX = 51;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_a[15]";
		INDEX = 52;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_a[14]";
		INDEX = 53;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_a[13]";
		INDEX = 54;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_a[12]";
		INDEX = 55;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_a[11]";
		INDEX = 56;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_a[10]";
		INDEX = 57;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_a[9]";
		INDEX = 58;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_a[8]";
		INDEX = 59;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_a[7]";
		INDEX = 60;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_a[6]";
		INDEX = 61;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_a[5]";
		INDEX = 62;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_a[4]";
		INDEX = 63;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_a[3]";
		INDEX = 64;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_a[2]";
		INDEX = 65;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_a[1]";
		INDEX = 66;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_a[0]";
		INDEX = 67;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "divider 2468";
		INDEX = 68;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX7";
		INDEX = 69;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX7[6]";
		INDEX = 70;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX7[5]";
		INDEX = 71;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX7[4]";
		INDEX = 72;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX7[3]";
		INDEX = 73;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX7[2]";
		INDEX = 74;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX7[1]";
		INDEX = 75;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX7[0]";
		INDEX = 76;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX6";
		INDEX = 77;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX6[6]";
		INDEX = 78;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX6[5]";
		INDEX = 79;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX6[4]";
		INDEX = 80;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX6[3]";
		INDEX = 81;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX6[2]";
		INDEX = 82;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX6[1]";
		INDEX = 83;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX6[0]";
		INDEX = 84;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX5";
		INDEX = 85;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX5[6]";
		INDEX = 86;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX5[5]";
		INDEX = 87;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX5[4]";
		INDEX = 88;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX5[3]";
		INDEX = 89;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX5[2]";
		INDEX = 90;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX5[1]";
		INDEX = 91;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX5[0]";
		INDEX = 92;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX4";
		INDEX = 93;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX4[6]";
		INDEX = 94;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX4[5]";
		INDEX = 95;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX4[4]";
		INDEX = 96;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX4[3]";
		INDEX = 97;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX4[2]";
		INDEX = 98;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX4[1]";
		INDEX = 99;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX4[0]";
		INDEX = 100;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX3";
		INDEX = 101;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX3[6]";
		INDEX = 102;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX3[5]";
		INDEX = 103;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX3[4]";
		INDEX = 104;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX3[3]";
		INDEX = 105;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX3[2]";
		INDEX = 106;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX3[1]";
		INDEX = 107;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX3[0]";
		INDEX = 108;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX2";
		INDEX = 109;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX2[6]";
		INDEX = 110;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX2[5]";
		INDEX = 111;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX2[4]";
		INDEX = 112;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX2[3]";
		INDEX = 113;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX2[2]";
		INDEX = 114;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX2[1]";
		INDEX = 115;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX2[0]";
		INDEX = 116;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX1";
		INDEX = 117;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX1[6]";
		INDEX = 118;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX1[5]";
		INDEX = 119;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX1[4]";
		INDEX = 120;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX1[3]";
		INDEX = 121;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX1[2]";
		INDEX = 122;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX1[1]";
		INDEX = 123;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX1[0]";
		INDEX = 124;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX0";
		INDEX = 125;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX0[6]";
		INDEX = 126;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX0[5]";
		INDEX = 127;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX0[4]";
		INDEX = 128;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX0[3]";
		INDEX = 129;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX0[2]";
		INDEX = 130;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX0[1]";
		INDEX = 131;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX0[0]";
		INDEX = 132;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result";
		INDEX = 133;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[31]";
		INDEX = 134;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[30]";
		INDEX = 135;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[29]";
		INDEX = 136;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[28]";
		INDEX = 137;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[27]";
		INDEX = 138;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[26]";
		INDEX = 139;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[25]";
		INDEX = 140;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[24]";
		INDEX = 141;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[23]";
		INDEX = 142;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[22]";
		INDEX = 143;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[21]";
		INDEX = 144;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[20]";
		INDEX = 145;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[19]";
		INDEX = 146;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[18]";
		INDEX = 147;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[17]";
		INDEX = 148;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[16]";
		INDEX = 149;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[15]";
		INDEX = 150;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[14]";
		INDEX = 151;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[13]";
		INDEX = 152;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[12]";
		INDEX = 153;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[11]";
		INDEX = 154;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[10]";
		INDEX = 155;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[9]";
		INDEX = 156;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[8]";
		INDEX = 157;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[7]";
		INDEX = 158;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[6]";
		INDEX = 159;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[5]";
		INDEX = 160;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[4]";
		INDEX = 161;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[3]";
		INDEX = 162;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[2]";
		INDEX = 163;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[1]";
		INDEX = 164;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[0]";
		INDEX = 165;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|RD1";
		INDEX = 166;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|RD1[31]";
		INDEX = 167;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|RD1[30]";
		INDEX = 168;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|RD1[29]";
		INDEX = 169;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|RD1[28]";
		INDEX = 170;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|RD1[27]";
		INDEX = 171;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|RD1[26]";
		INDEX = 172;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|RD1[25]";
		INDEX = 173;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|RD1[24]";
		INDEX = 174;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|RD1[23]";
		INDEX = 175;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|RD1[22]";
		INDEX = 176;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|RD1[21]";
		INDEX = 177;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|RD1[20]";
		INDEX = 178;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|RD1[19]";
		INDEX = 179;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|RD1[18]";
		INDEX = 180;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|RD1[17]";
		INDEX = 181;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|RD1[16]";
		INDEX = 182;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|RD1[15]";
		INDEX = 183;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|RD1[14]";
		INDEX = 184;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|RD1[13]";
		INDEX = 185;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|RD1[12]";
		INDEX = 186;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|RD1[11]";
		INDEX = 187;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|RD1[10]";
		INDEX = 188;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|RD1[9]";
		INDEX = 189;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|RD1[8]";
		INDEX = 190;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|RD1[7]";
		INDEX = 191;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|RD1[6]";
		INDEX = 192;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|RD1[5]";
		INDEX = 193;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|RD1[4]";
		INDEX = 194;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|RD1[3]";
		INDEX = 195;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|RD1[2]";
		INDEX = 196;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|RD1[1]";
		INDEX = 197;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|RD1[0]";
		INDEX = 198;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU:alu|ALUResult[18]~0";
		INDEX = 199;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
}

VECTOR("C:/Users/Tel2_501c/Dropbox/temp//_/2/term_original/ARM_System_Syn/db/ARM_System.sim.cvwf")
{
	ZOOM{
		ZBEGIN = 0;
		ZEND = 1562500;
		NUMERATOR = 1371;
		DENOMINATOR = 1562500;
		TOP_INDEX = 60;
	}
	CLOCK{
		PERIOD = 10000;
		OFFSET = 0;
		DUTY_CYCLE = 50;
	}
	RANDOM_VALUE{
		INTERVAL_TYPE = HALF_GRID;
	}
	LINE{
		SIGNAL = "CLOCK_27";
		INDEX = 0;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "KEY[0]";
		INDEX = 1;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "divider 2468";
		INDEX = 2;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX7";
		INDEX = 3;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX7[6]";
		INDEX = 4;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX7[5]";
		INDEX = 5;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX7[4]";
		INDEX = 6;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX7[3]";
		INDEX = 7;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX7[2]";
		INDEX = 8;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX7[1]";
		INDEX = 9;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX7[0]";
		INDEX = 10;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX6";
		INDEX = 11;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX6[6]";
		INDEX = 12;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX6[5]";
		INDEX = 13;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX6[4]";
		INDEX = 14;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX6[3]";
		INDEX = 15;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX6[2]";
		INDEX = 16;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX6[1]";
		INDEX = 17;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX6[0]";
		INDEX = 18;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX5";
		INDEX = 19;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX5[6]";
		INDEX = 20;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX5[5]";
		INDEX = 21;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX5[4]";
		INDEX = 22;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX5[3]";
		INDEX = 23;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX5[2]";
		INDEX = 24;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX5[1]";
		INDEX = 25;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX5[0]";
		INDEX = 26;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX4";
		INDEX = 27;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX4[6]";
		INDEX = 28;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX4[5]";
		INDEX = 29;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX4[4]";
		INDEX = 30;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX4[3]";
		INDEX = 31;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX4[2]";
		INDEX = 32;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX4[1]";
		INDEX = 33;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX4[0]";
		INDEX = 34;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX3";
		INDEX = 35;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX3[6]";
		INDEX = 36;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX3[5]";
		INDEX = 37;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX3[4]";
		INDEX = 38;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX3[3]";
		INDEX = 39;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX3[2]";
		INDEX = 40;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX3[1]";
		INDEX = 41;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX3[0]";
		INDEX = 42;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX2";
		INDEX = 43;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX2[6]";
		INDEX = 44;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX2[5]";
		INDEX = 45;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX2[4]";
		INDEX = 46;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX2[3]";
		INDEX = 47;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX2[2]";
		INDEX = 48;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX2[1]";
		INDEX = 49;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX2[0]";
		INDEX = 50;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX1";
		INDEX = 51;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX1[6]";
		INDEX = 52;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX1[5]";
		INDEX = 53;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX1[4]";
		INDEX = 54;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX1[3]";
		INDEX = 55;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX1[2]";
		INDEX = 56;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX1[1]";
		INDEX = 57;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX1[0]";
		INDEX = 58;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX0";
		INDEX = 59;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX0[6]";
		INDEX = 60;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX0[5]";
		INDEX = 61;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX0[4]";
		INDEX = 62;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX0[3]";
		INDEX = 63;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX0[2]";
		INDEX = 64;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX0[1]";
		INDEX = 65;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX0[0]";
		INDEX = 66;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|RD1";
		INDEX = 67;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|RD1[31]";
		INDEX = 68;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|RD1[30]";
		INDEX = 69;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|RD1[29]";
		INDEX = 70;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|RD1[28]";
		INDEX = 71;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|RD1[27]";
		INDEX = 72;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|RD1[26]";
		INDEX = 73;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|RD1[25]";
		INDEX = 74;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|RD1[24]";
		INDEX = 75;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|RD1[23]";
		INDEX = 76;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|RD1[22]";
		INDEX = 77;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|RD1[21]";
		INDEX = 78;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|RD1[20]";
		INDEX = 79;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|RD1[19]";
		INDEX = 80;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|RD1[18]";
		INDEX = 81;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|RD1[17]";
		INDEX = 82;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|RD1[16]";
		INDEX = 83;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|RD1[15]";
		INDEX = 84;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|RD1[14]";
		INDEX = 85;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|RD1[13]";
		INDEX = 86;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|RD1[12]";
		INDEX = 87;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|RD1[11]";
		INDEX = 88;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|RD1[10]";
		INDEX = 89;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|RD1[9]";
		INDEX = 90;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|RD1[8]";
		INDEX = 91;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|RD1[7]";
		INDEX = 92;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|RD1[6]";
		INDEX = 93;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|RD1[5]";
		INDEX = 94;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|RD1[4]";
		INDEX = 95;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|RD1[3]";
		INDEX = 96;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|RD1[2]";
		INDEX = 97;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|RD1[1]";
		INDEX = 98;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|RD1[0]";
		INDEX = 99;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ControlUnit:controlunit|ALUSrc";
		INDEX = 100;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ControlUnit:controlunit|MemtoReg";
		INDEX = 101;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result";
		INDEX = 102;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[31]";
		INDEX = 103;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[30]";
		INDEX = 104;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[29]";
		INDEX = 105;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[28]";
		INDEX = 106;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[27]";
		INDEX = 107;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[26]";
		INDEX = 108;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[25]";
		INDEX = 109;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[24]";
		INDEX = 110;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[23]";
		INDEX = 111;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[22]";
		INDEX = 112;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[21]";
		INDEX = 113;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[20]";
		INDEX = 114;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[19]";
		INDEX = 115;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[18]";
		INDEX = 116;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[7]";
		INDEX = 117;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[6]";
		INDEX = 118;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[5]";
		INDEX = 119;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[4]";
		INDEX = 120;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[3]";
		INDEX = 121;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[2]";
		INDEX = 122;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[1]";
		INDEX = 123;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[0]";
		INDEX = 124;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_b";
		INDEX = 125;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_b[31]";
		INDEX = 126;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_b[30]";
		INDEX = 127;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_b[29]";
		INDEX = 128;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_b[28]";
		INDEX = 129;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_b[27]";
		INDEX = 130;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_b[26]";
		INDEX = 131;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_b[25]";
		INDEX = 132;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_b[24]";
		INDEX = 133;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_b[23]";
		INDEX = 134;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_b[22]";
		INDEX = 135;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_b[21]";
		INDEX = 136;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_b[20]";
		INDEX = 137;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_b[19]";
		INDEX = 138;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_b[18]";
		INDEX = 139;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_b[17]";
		INDEX = 140;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_b[16]";
		INDEX = 141;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_b[15]";
		INDEX = 142;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_b[14]";
		INDEX = 143;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_b[13]";
		INDEX = 144;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_b[12]";
		INDEX = 145;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_b[11]";
		INDEX = 146;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_b[10]";
		INDEX = 147;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_b[9]";
		INDEX = 148;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_b[8]";
		INDEX = 149;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_b[7]";
		INDEX = 150;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_b[6]";
		INDEX = 151;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_b[5]";
		INDEX = 152;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_b[4]";
		INDEX = 153;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_b[3]";
		INDEX = 154;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_b[2]";
		INDEX = 155;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_b[1]";
		INDEX = 156;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_b[0]";
		INDEX = 157;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "divider 1739";
		INDEX = 158;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PC";
		INDEX = 159;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PC[31]";
		INDEX = 160;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PC[30]";
		INDEX = 161;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PC[29]";
		INDEX = 162;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PC[28]";
		INDEX = 163;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PC[27]";
		INDEX = 164;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PC[26]";
		INDEX = 165;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PC[25]";
		INDEX = 166;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PC[24]";
		INDEX = 167;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PC[23]";
		INDEX = 168;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PC[22]";
		INDEX = 169;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PC[21]";
		INDEX = 170;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PC[20]";
		INDEX = 171;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PC[19]";
		INDEX = 172;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PC[18]";
		INDEX = 173;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PC[17]";
		INDEX = 174;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PC[16]";
		INDEX = 175;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PC[15]";
		INDEX = 176;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PC[14]";
		INDEX = 177;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PC[13]";
		INDEX = 178;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PC[12]";
		INDEX = 179;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PC[11]";
		INDEX = 180;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PC[10]";
		INDEX = 181;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PC[9]";
		INDEX = 182;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PC[8]";
		INDEX = 183;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PC[7]";
		INDEX = 184;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PC[6]";
		INDEX = 185;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PC[5]";
		INDEX = 186;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PC[4]";
		INDEX = 187;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PC[3]";
		INDEX = 188;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PC[2]";
		INDEX = 189;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PC[1]";
		INDEX = 190;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PC[0]";
		INDEX = 191;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_a";
		INDEX = 192;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_a[31]";
		INDEX = 193;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_a[30]";
		INDEX = 194;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_a[29]";
		INDEX = 195;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_a[28]";
		INDEX = 196;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_a[27]";
		INDEX = 197;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_a[26]";
		INDEX = 198;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_a[25]";
		INDEX = 199;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_a[24]";
		INDEX = 200;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_a[23]";
		INDEX = 201;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_a[22]";
		INDEX = 202;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_a[21]";
		INDEX = 203;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_a[20]";
		INDEX = 204;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_a[19]";
		INDEX = 205;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_a[18]";
		INDEX = 206;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_a[17]";
		INDEX = 207;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_a[16]";
		INDEX = 208;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_a[15]";
		INDEX = 209;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_a[14]";
		INDEX = 210;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_a[13]";
		INDEX = 211;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_a[12]";
		INDEX = 212;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_a[11]";
		INDEX = 213;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_a[10]";
		INDEX = 214;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_a[9]";
		INDEX = 215;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_a[8]";
		INDEX = 216;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_a[7]";
		INDEX = 217;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_a[6]";
		INDEX = 218;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_a[5]";
		INDEX = 219;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_a[4]";
		INDEX = 220;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_a[3]";
		INDEX = 221;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_a[2]";
		INDEX = 222;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_a[1]";
		INDEX = 223;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_a[0]";
		INDEX = 224;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ControlUnit:controlunit|RegWrite";
		INDEX = 225;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ControlUnit:controlunit|RegWrite[1]";
		INDEX = 226;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ControlUnit:controlunit|RegWrite[0]";
		INDEX = 227;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[0]";
		INDEX = 228;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[0][31]";
		INDEX = 229;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[0][30]";
		INDEX = 230;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[0][29]";
		INDEX = 231;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[0][28]";
		INDEX = 232;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[0][27]";
		INDEX = 233;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[0][26]";
		INDEX = 234;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[0][25]";
		INDEX = 235;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[0][24]";
		INDEX = 236;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[0][23]";
		INDEX = 237;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[0][22]";
		INDEX = 238;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[0][21]";
		INDEX = 239;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[0][20]";
		INDEX = 240;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[0][19]";
		INDEX = 241;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[0][18]";
		INDEX = 242;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[0][17]";
		INDEX = 243;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[0][16]";
		INDEX = 244;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[0][15]";
		INDEX = 245;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[0][14]";
		INDEX = 246;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[0][13]";
		INDEX = 247;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[0][12]";
		INDEX = 248;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[0][11]";
		INDEX = 249;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[0][10]";
		INDEX = 250;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[0][9]";
		INDEX = 251;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[0][8]";
		INDEX = 252;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[0][7]";
		INDEX = 253;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[0][6]";
		INDEX = 254;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[0][5]";
		INDEX = 255;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[0][4]";
		INDEX = 256;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[0][3]";
		INDEX = 257;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[0][2]";
		INDEX = 258;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[0][1]";
		INDEX = 259;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[0][0]";
		INDEX = 260;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[1]";
		INDEX = 261;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[1][31]";
		INDEX = 262;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[1][30]";
		INDEX = 263;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[1][29]";
		INDEX = 264;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[1][28]";
		INDEX = 265;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[1][27]";
		INDEX = 266;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[1][26]";
		INDEX = 267;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[1][25]";
		INDEX = 268;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[1][24]";
		INDEX = 269;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[1][23]";
		INDEX = 270;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[1][22]";
		INDEX = 271;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[1][21]";
		INDEX = 272;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[1][20]";
		INDEX = 273;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[1][19]";
		INDEX = 274;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[1][18]";
		INDEX = 275;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[1][17]";
		INDEX = 276;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[1][16]";
		INDEX = 277;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[1][15]";
		INDEX = 278;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[1][14]";
		INDEX = 279;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[1][13]";
		INDEX = 280;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[1][12]";
		INDEX = 281;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[1][11]";
		INDEX = 282;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[1][10]";
		INDEX = 283;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[1][9]";
		INDEX = 284;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[1][8]";
		INDEX = 285;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[1][7]";
		INDEX = 286;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[1][6]";
		INDEX = 287;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[1][5]";
		INDEX = 288;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[1][4]";
		INDEX = 289;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[1][3]";
		INDEX = 290;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[1][2]";
		INDEX = 291;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[1][1]";
		INDEX = 292;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[1][0]";
		INDEX = 293;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[2]";
		INDEX = 294;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[2][31]";
		INDEX = 295;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[2][30]";
		INDEX = 296;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[2][29]";
		INDEX = 297;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[2][28]";
		INDEX = 298;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[2][27]";
		INDEX = 299;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[2][26]";
		INDEX = 300;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[2][25]";
		INDEX = 301;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[2][24]";
		INDEX = 302;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[2][23]";
		INDEX = 303;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[2][22]";
		INDEX = 304;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[2][21]";
		INDEX = 305;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[2][20]";
		INDEX = 306;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[2][19]";
		INDEX = 307;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[2][18]";
		INDEX = 308;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[2][17]";
		INDEX = 309;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[2][16]";
		INDEX = 310;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[2][15]";
		INDEX = 311;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[2][14]";
		INDEX = 312;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[2][13]";
		INDEX = 313;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[2][12]";
		INDEX = 314;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[2][11]";
		INDEX = 315;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[2][10]";
		INDEX = 316;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[2][9]";
		INDEX = 317;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[2][8]";
		INDEX = 318;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[2][7]";
		INDEX = 319;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[2][6]";
		INDEX = 320;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[2][5]";
		INDEX = 321;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[2][4]";
		INDEX = 322;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[2][3]";
		INDEX = 323;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[2][2]";
		INDEX = 324;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[2][1]";
		INDEX = 325;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[2][0]";
		INDEX = 326;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[3]";
		INDEX = 327;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[3][31]";
		INDEX = 328;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[3][30]";
		INDEX = 329;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[3][29]";
		INDEX = 330;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[3][28]";
		INDEX = 331;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[3][27]";
		INDEX = 332;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[3][26]";
		INDEX = 333;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[3][25]";
		INDEX = 334;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[3][24]";
		INDEX = 335;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[3][23]";
		INDEX = 336;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[3][22]";
		INDEX = 337;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[3][21]";
		INDEX = 338;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[3][20]";
		INDEX = 339;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[3][19]";
		INDEX = 340;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[3][18]";
		INDEX = 341;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[3][17]";
		INDEX = 342;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[3][16]";
		INDEX = 343;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[3][15]";
		INDEX = 344;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[3][14]";
		INDEX = 345;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[3][13]";
		INDEX = 346;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[3][12]";
		INDEX = 347;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[3][11]";
		INDEX = 348;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[3][10]";
		INDEX = 349;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[3][9]";
		INDEX = 350;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[3][8]";
		INDEX = 351;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[3][7]";
		INDEX = 352;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[3][6]";
		INDEX = 353;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[3][5]";
		INDEX = 354;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[3][4]";
		INDEX = 355;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[3][3]";
		INDEX = 356;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[3][2]";
		INDEX = 357;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[3][1]";
		INDEX = 358;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[3][0]";
		INDEX = 359;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[4]";
		INDEX = 360;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[4][31]";
		INDEX = 361;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[4][30]";
		INDEX = 362;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[4][29]";
		INDEX = 363;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[4][28]";
		INDEX = 364;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[4][27]";
		INDEX = 365;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[4][26]";
		INDEX = 366;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[4][25]";
		INDEX = 367;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[4][24]";
		INDEX = 368;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[4][23]";
		INDEX = 369;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[4][22]";
		INDEX = 370;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[4][21]";
		INDEX = 371;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[4][20]";
		INDEX = 372;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[4][19]";
		INDEX = 373;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[4][18]";
		INDEX = 374;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[4][17]";
		INDEX = 375;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[4][16]";
		INDEX = 376;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[4][15]";
		INDEX = 377;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[4][14]";
		INDEX = 378;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[4][13]";
		INDEX = 379;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[4][12]";
		INDEX = 380;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[4][11]";
		INDEX = 381;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[4][10]";
		INDEX = 382;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[4][9]";
		INDEX = 383;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[4][8]";
		INDEX = 384;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[4][7]";
		INDEX = 385;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[4][6]";
		INDEX = 386;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[4][5]";
		INDEX = 387;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[4][4]";
		INDEX = 388;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[4][3]";
		INDEX = 389;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[4][2]";
		INDEX = 390;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[4][1]";
		INDEX = 391;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[4][0]";
		INDEX = 392;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[5]";
		INDEX = 393;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[5][31]";
		INDEX = 394;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[5][30]";
		INDEX = 395;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[5][29]";
		INDEX = 396;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[5][28]";
		INDEX = 397;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[5][27]";
		INDEX = 398;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[5][26]";
		INDEX = 399;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[5][25]";
		INDEX = 400;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[5][24]";
		INDEX = 401;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[5][23]";
		INDEX = 402;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[5][22]";
		INDEX = 403;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[5][21]";
		INDEX = 404;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[5][20]";
		INDEX = 405;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[5][19]";
		INDEX = 406;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[5][18]";
		INDEX = 407;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[5][17]";
		INDEX = 408;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[5][16]";
		INDEX = 409;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[5][15]";
		INDEX = 410;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[5][14]";
		INDEX = 411;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[5][13]";
		INDEX = 412;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[5][12]";
		INDEX = 413;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[5][11]";
		INDEX = 414;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[5][10]";
		INDEX = 415;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[5][9]";
		INDEX = 416;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[5][8]";
		INDEX = 417;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[5][7]";
		INDEX = 418;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[5][6]";
		INDEX = 419;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[5][5]";
		INDEX = 420;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[5][4]";
		INDEX = 421;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[5][3]";
		INDEX = 422;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[5][2]";
		INDEX = 423;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[5][1]";
		INDEX = 424;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[5][0]";
		INDEX = 425;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[6]";
		INDEX = 426;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[6][31]";
		INDEX = 427;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[6][30]";
		INDEX = 428;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[6][29]";
		INDEX = 429;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[6][28]";
		INDEX = 430;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[6][27]";
		INDEX = 431;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[6][26]";
		INDEX = 432;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[6][25]";
		INDEX = 433;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[6][24]";
		INDEX = 434;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[6][23]";
		INDEX = 435;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[6][22]";
		INDEX = 436;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[6][21]";
		INDEX = 437;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[6][20]";
		INDEX = 438;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[6][19]";
		INDEX = 439;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[6][18]";
		INDEX = 440;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[6][17]";
		INDEX = 441;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[6][16]";
		INDEX = 442;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[6][15]";
		INDEX = 443;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[6][14]";
		INDEX = 444;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[6][13]";
		INDEX = 445;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[6][12]";
		INDEX = 446;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[6][11]";
		INDEX = 447;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[6][10]";
		INDEX = 448;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[6][9]";
		INDEX = 449;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[6][8]";
		INDEX = 450;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[6][7]";
		INDEX = 451;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[6][6]";
		INDEX = 452;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[6][5]";
		INDEX = 453;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[6][4]";
		INDEX = 454;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[6][3]";
		INDEX = 455;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[6][2]";
		INDEX = 456;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[6][1]";
		INDEX = 457;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[6][0]";
		INDEX = 458;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[7]";
		INDEX = 459;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[7][31]";
		INDEX = 460;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[7][30]";
		INDEX = 461;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[7][29]";
		INDEX = 462;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[7][28]";
		INDEX = 463;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[7][27]";
		INDEX = 464;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[7][26]";
		INDEX = 465;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[7][25]";
		INDEX = 466;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[7][24]";
		INDEX = 467;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[7][23]";
		INDEX = 468;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[7][22]";
		INDEX = 469;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[7][21]";
		INDEX = 470;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[7][20]";
		INDEX = 471;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[7][19]";
		INDEX = 472;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[7][18]";
		INDEX = 473;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[7][17]";
		INDEX = 474;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[7][16]";
		INDEX = 475;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[7][15]";
		INDEX = 476;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[7][14]";
		INDEX = 477;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[7][13]";
		INDEX = 478;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[7][12]";
		INDEX = 479;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[7][11]";
		INDEX = 480;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[7][10]";
		INDEX = 481;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[7][9]";
		INDEX = 482;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[7][8]";
		INDEX = 483;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[7][7]";
		INDEX = 484;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[7][6]";
		INDEX = 485;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[7][5]";
		INDEX = 486;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[7][4]";
		INDEX = 487;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[7][3]";
		INDEX = 488;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[7][2]";
		INDEX = 489;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[7][1]";
		INDEX = 490;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[7][0]";
		INDEX = 491;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[8]";
		INDEX = 492;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[8][31]";
		INDEX = 493;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[8][30]";
		INDEX = 494;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[8][29]";
		INDEX = 495;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[8][28]";
		INDEX = 496;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[8][27]";
		INDEX = 497;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[8][26]";
		INDEX = 498;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[8][25]";
		INDEX = 499;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[8][24]";
		INDEX = 500;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[8][23]";
		INDEX = 501;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[8][22]";
		INDEX = 502;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[8][21]";
		INDEX = 503;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[8][20]";
		INDEX = 504;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[8][19]";
		INDEX = 505;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[8][18]";
		INDEX = 506;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[8][17]";
		INDEX = 507;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[8][16]";
		INDEX = 508;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[8][15]";
		INDEX = 509;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[8][14]";
		INDEX = 510;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[8][13]";
		INDEX = 511;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[8][12]";
		INDEX = 512;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[8][11]";
		INDEX = 513;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[8][10]";
		INDEX = 514;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[8][9]";
		INDEX = 515;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[8][8]";
		INDEX = 516;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[8][7]";
		INDEX = 517;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[8][6]";
		INDEX = 518;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[8][5]";
		INDEX = 519;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[8][4]";
		INDEX = 520;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[8][3]";
		INDEX = 521;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[8][2]";
		INDEX = 522;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[8][1]";
		INDEX = 523;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[8][0]";
		INDEX = 524;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[9]";
		INDEX = 525;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[9][31]";
		INDEX = 526;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[9][30]";
		INDEX = 527;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[9][29]";
		INDEX = 528;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[9][28]";
		INDEX = 529;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[9][27]";
		INDEX = 530;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[9][26]";
		INDEX = 531;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[9][25]";
		INDEX = 532;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[9][24]";
		INDEX = 533;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[9][23]";
		INDEX = 534;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[9][22]";
		INDEX = 535;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[9][21]";
		INDEX = 536;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[9][20]";
		INDEX = 537;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[9][19]";
		INDEX = 538;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[9][18]";
		INDEX = 539;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[9][17]";
		INDEX = 540;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[9][16]";
		INDEX = 541;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[9][15]";
		INDEX = 542;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[9][14]";
		INDEX = 543;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[9][13]";
		INDEX = 544;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[9][12]";
		INDEX = 545;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[9][11]";
		INDEX = 546;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[9][10]";
		INDEX = 547;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[9][9]";
		INDEX = 548;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[9][8]";
		INDEX = 549;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[9][7]";
		INDEX = 550;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[9][6]";
		INDEX = 551;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[9][5]";
		INDEX = 552;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[9][4]";
		INDEX = 553;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[9][3]";
		INDEX = 554;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[9][2]";
		INDEX = 555;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[9][1]";
		INDEX = 556;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[9][0]";
		INDEX = 557;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[10]";
		INDEX = 558;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[10][31]";
		INDEX = 559;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[10][30]";
		INDEX = 560;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[10][29]";
		INDEX = 561;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[10][28]";
		INDEX = 562;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[10][27]";
		INDEX = 563;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[10][26]";
		INDEX = 564;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[10][25]";
		INDEX = 565;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[10][24]";
		INDEX = 566;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[10][23]";
		INDEX = 567;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[10][22]";
		INDEX = 568;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[10][21]";
		INDEX = 569;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[10][20]";
		INDEX = 570;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[10][19]";
		INDEX = 571;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[10][18]";
		INDEX = 572;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[10][17]";
		INDEX = 573;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[10][16]";
		INDEX = 574;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[10][15]";
		INDEX = 575;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[10][14]";
		INDEX = 576;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[10][13]";
		INDEX = 577;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[10][12]";
		INDEX = 578;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[10][11]";
		INDEX = 579;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[10][10]";
		INDEX = 580;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[10][9]";
		INDEX = 581;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[10][8]";
		INDEX = 582;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[10][7]";
		INDEX = 583;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[10][6]";
		INDEX = 584;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[10][5]";
		INDEX = 585;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[10][4]";
		INDEX = 586;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[10][3]";
		INDEX = 587;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[10][2]";
		INDEX = 588;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[10][1]";
		INDEX = 589;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[10][0]";
		INDEX = 590;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[11]";
		INDEX = 591;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[11][31]";
		INDEX = 592;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[11][30]";
		INDEX = 593;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[11][29]";
		INDEX = 594;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[11][28]";
		INDEX = 595;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[11][27]";
		INDEX = 596;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[11][26]";
		INDEX = 597;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[11][25]";
		INDEX = 598;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[11][24]";
		INDEX = 599;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[11][23]";
		INDEX = 600;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[11][22]";
		INDEX = 601;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[11][21]";
		INDEX = 602;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[11][20]";
		INDEX = 603;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[11][19]";
		INDEX = 604;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[11][18]";
		INDEX = 605;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[11][17]";
		INDEX = 606;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[11][16]";
		INDEX = 607;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[11][15]";
		INDEX = 608;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[11][14]";
		INDEX = 609;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[11][13]";
		INDEX = 610;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[11][12]";
		INDEX = 611;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[11][11]";
		INDEX = 612;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[11][10]";
		INDEX = 613;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[11][9]";
		INDEX = 614;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[11][8]";
		INDEX = 615;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[11][7]";
		INDEX = 616;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[11][6]";
		INDEX = 617;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[11][5]";
		INDEX = 618;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[11][4]";
		INDEX = 619;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[11][3]";
		INDEX = 620;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[11][2]";
		INDEX = 621;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[11][1]";
		INDEX = 622;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[11][0]";
		INDEX = 623;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[12]";
		INDEX = 624;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[12][31]";
		INDEX = 625;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[12][30]";
		INDEX = 626;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[12][29]";
		INDEX = 627;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[12][28]";
		INDEX = 628;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[12][27]";
		INDEX = 629;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[12][26]";
		INDEX = 630;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[12][25]";
		INDEX = 631;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[12][24]";
		INDEX = 632;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[12][23]";
		INDEX = 633;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[12][22]";
		INDEX = 634;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[12][21]";
		INDEX = 635;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[12][20]";
		INDEX = 636;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[12][19]";
		INDEX = 637;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[12][18]";
		INDEX = 638;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[12][17]";
		INDEX = 639;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[12][16]";
		INDEX = 640;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[12][15]";
		INDEX = 641;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[12][14]";
		INDEX = 642;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[12][13]";
		INDEX = 643;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[12][12]";
		INDEX = 644;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[12][11]";
		INDEX = 645;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[12][10]";
		INDEX = 646;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[12][9]";
		INDEX = 647;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[12][8]";
		INDEX = 648;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[12][7]";
		INDEX = 649;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[12][6]";
		INDEX = 650;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[12][5]";
		INDEX = 651;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[12][4]";
		INDEX = 652;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[12][3]";
		INDEX = 653;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[12][2]";
		INDEX = 654;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[12][1]";
		INDEX = 655;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[12][0]";
		INDEX = 656;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[13]";
		INDEX = 657;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[13][31]";
		INDEX = 658;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[13][30]";
		INDEX = 659;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[13][29]";
		INDEX = 660;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[13][28]";
		INDEX = 661;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[13][27]";
		INDEX = 662;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[13][26]";
		INDEX = 663;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[13][25]";
		INDEX = 664;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[13][24]";
		INDEX = 665;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[13][23]";
		INDEX = 666;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[13][22]";
		INDEX = 667;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[13][21]";
		INDEX = 668;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[13][20]";
		INDEX = 669;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[13][19]";
		INDEX = 670;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[13][18]";
		INDEX = 671;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[13][17]";
		INDEX = 672;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[13][16]";
		INDEX = 673;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[13][15]";
		INDEX = 674;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[13][14]";
		INDEX = 675;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[13][13]";
		INDEX = 676;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[13][12]";
		INDEX = 677;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[13][11]";
		INDEX = 678;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[13][10]";
		INDEX = 679;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[13][9]";
		INDEX = 680;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[13][8]";
		INDEX = 681;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[13][7]";
		INDEX = 682;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[13][6]";
		INDEX = 683;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[13][5]";
		INDEX = 684;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[13][4]";
		INDEX = 685;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[13][3]";
		INDEX = 686;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[13][2]";
		INDEX = 687;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[13][1]";
		INDEX = 688;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[13][0]";
		INDEX = 689;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[14]";
		INDEX = 690;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[14][31]";
		INDEX = 691;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[14][30]";
		INDEX = 692;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[14][29]";
		INDEX = 693;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[14][28]";
		INDEX = 694;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[14][27]";
		INDEX = 695;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[14][26]";
		INDEX = 696;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[14][25]";
		INDEX = 697;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[14][24]";
		INDEX = 698;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[14][23]";
		INDEX = 699;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[14][22]";
		INDEX = 700;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[14][21]";
		INDEX = 701;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[14][20]";
		INDEX = 702;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[14][19]";
		INDEX = 703;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[14][18]";
		INDEX = 704;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[14][17]";
		INDEX = 705;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[14][16]";
		INDEX = 706;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[14][15]";
		INDEX = 707;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[14][14]";
		INDEX = 708;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[14][13]";
		INDEX = 709;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[14][12]";
		INDEX = 710;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[14][11]";
		INDEX = 711;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[14][10]";
		INDEX = 712;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[14][9]";
		INDEX = 713;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[14][8]";
		INDEX = 714;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[14][7]";
		INDEX = 715;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[14][6]";
		INDEX = 716;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[14][5]";
		INDEX = 717;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[14][4]";
		INDEX = 718;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[14][3]";
		INDEX = 719;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[14][2]";
		INDEX = 720;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[14][1]";
		INDEX = 721;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[14][0]";
		INDEX = 722;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[15]";
		INDEX = 723;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[15][31]";
		INDEX = 724;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[15][30]";
		INDEX = 725;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[15][29]";
		INDEX = 726;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[15][28]";
		INDEX = 727;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[15][27]";
		INDEX = 728;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[15][26]";
		INDEX = 729;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[15][25]";
		INDEX = 730;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[15][24]";
		INDEX = 731;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[15][23]";
		INDEX = 732;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[15][22]";
		INDEX = 733;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[15][21]";
		INDEX = 734;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[15][20]";
		INDEX = 735;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[15][19]";
		INDEX = 736;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[15][18]";
		INDEX = 737;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[15][17]";
		INDEX = 738;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[15][16]";
		INDEX = 739;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[15][15]";
		INDEX = 740;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[15][14]";
		INDEX = 741;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[15][13]";
		INDEX = 742;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[15][12]";
		INDEX = 743;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[15][11]";
		INDEX = 744;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[15][10]";
		INDEX = 745;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[15][9]";
		INDEX = 746;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[15][8]";
		INDEX = 747;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[15][7]";
		INDEX = 748;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[15][6]";
		INDEX = 749;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[15][5]";
		INDEX = 750;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[15][4]";
		INDEX = 751;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[15][3]";
		INDEX = 752;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[15][2]";
		INDEX = 753;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[15][1]";
		INDEX = 754;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[15][0]";
		INDEX = 755;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
}

VECTOR("C:/Users/Tel2_501c/Dropbox/temp//_/2/term_original/ARM_System_Syn/db/ARM_System.sim.cvwf")
{
	ZOOM{
		ZBEGIN = 0;
		ZEND = 1250000;
		NUMERATOR = 1371;
		DENOMINATOR = 1250000;
		TOP_INDEX = 2;
	}
	CLOCK{
		PERIOD = 10000;
		OFFSET = 0;
		DUTY_CYCLE = 50;
	}
	RANDOM_VALUE{
		INTERVAL_TYPE = HALF_GRID;
	}
	LINE{
		SIGNAL = "CLOCK_27";
		INDEX = 0;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "KEY[0]";
		INDEX = 1;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "divider 2468";
		INDEX = 2;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX7";
		INDEX = 3;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX7[6]";
		INDEX = 4;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX7[5]";
		INDEX = 5;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX7[4]";
		INDEX = 6;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX7[3]";
		INDEX = 7;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX7[2]";
		INDEX = 8;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX7[1]";
		INDEX = 9;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX7[0]";
		INDEX = 10;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX6";
		INDEX = 11;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX6[6]";
		INDEX = 12;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX6[5]";
		INDEX = 13;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX6[4]";
		INDEX = 14;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX6[3]";
		INDEX = 15;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX6[2]";
		INDEX = 16;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX6[1]";
		INDEX = 17;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX6[0]";
		INDEX = 18;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX5";
		INDEX = 19;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX5[6]";
		INDEX = 20;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX5[5]";
		INDEX = 21;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX5[4]";
		INDEX = 22;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX5[3]";
		INDEX = 23;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX5[2]";
		INDEX = 24;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX5[1]";
		INDEX = 25;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX5[0]";
		INDEX = 26;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX4";
		INDEX = 27;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX4[6]";
		INDEX = 28;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX4[5]";
		INDEX = 29;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX4[4]";
		INDEX = 30;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX4[3]";
		INDEX = 31;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX4[2]";
		INDEX = 32;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX4[1]";
		INDEX = 33;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX4[0]";
		INDEX = 34;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX3";
		INDEX = 35;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX3[6]";
		INDEX = 36;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX3[5]";
		INDEX = 37;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX3[4]";
		INDEX = 38;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX3[3]";
		INDEX = 39;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX3[2]";
		INDEX = 40;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX3[1]";
		INDEX = 41;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX3[0]";
		INDEX = 42;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX2";
		INDEX = 43;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX2[6]";
		INDEX = 44;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX2[5]";
		INDEX = 45;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX2[4]";
		INDEX = 46;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX2[3]";
		INDEX = 47;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX2[2]";
		INDEX = 48;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX2[1]";
		INDEX = 49;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX2[0]";
		INDEX = 50;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX1";
		INDEX = 51;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX1[6]";
		INDEX = 52;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX1[5]";
		INDEX = 53;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX1[4]";
		INDEX = 54;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX1[3]";
		INDEX = 55;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX1[2]";
		INDEX = 56;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX1[1]";
		INDEX = 57;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX1[0]";
		INDEX = 58;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX0";
		INDEX = 59;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX0[6]";
		INDEX = 60;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX0[5]";
		INDEX = 61;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX0[4]";
		INDEX = 62;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX0[3]";
		INDEX = 63;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX0[2]";
		INDEX = 64;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX0[1]";
		INDEX = 65;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "HEX0[0]";
		INDEX = 66;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|RD1";
		INDEX = 67;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|RD1[31]";
		INDEX = 68;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|RD1[30]";
		INDEX = 69;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|RD1[29]";
		INDEX = 70;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|RD1[28]";
		INDEX = 71;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|RD1[27]";
		INDEX = 72;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|RD1[26]";
		INDEX = 73;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|RD1[25]";
		INDEX = 74;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|RD1[24]";
		INDEX = 75;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|RD1[23]";
		INDEX = 76;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|RD1[22]";
		INDEX = 77;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|RD1[21]";
		INDEX = 78;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|RD1[20]";
		INDEX = 79;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|RD1[19]";
		INDEX = 80;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|RD1[18]";
		INDEX = 81;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|RD1[17]";
		INDEX = 82;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|RD1[16]";
		INDEX = 83;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|RD1[15]";
		INDEX = 84;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|RD1[14]";
		INDEX = 85;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|RD1[13]";
		INDEX = 86;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|RD1[12]";
		INDEX = 87;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|RD1[11]";
		INDEX = 88;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|RD1[10]";
		INDEX = 89;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|RD1[9]";
		INDEX = 90;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|RD1[8]";
		INDEX = 91;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|RD1[7]";
		INDEX = 92;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|RD1[6]";
		INDEX = 93;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|RD1[5]";
		INDEX = 94;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|RD1[4]";
		INDEX = 95;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|RD1[3]";
		INDEX = 96;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|RD1[2]";
		INDEX = 97;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|RD1[1]";
		INDEX = 98;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|RD1[0]";
		INDEX = 99;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ControlUnit:controlunit|ALUSrc";
		INDEX = 100;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ControlUnit:controlunit|MemtoReg";
		INDEX = 101;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result";
		INDEX = 102;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[31]";
		INDEX = 103;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[30]";
		INDEX = 104;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[29]";
		INDEX = 105;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[28]";
		INDEX = 106;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[27]";
		INDEX = 107;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[26]";
		INDEX = 108;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[25]";
		INDEX = 109;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[24]";
		INDEX = 110;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[23]";
		INDEX = 111;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[22]";
		INDEX = 112;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[21]";
		INDEX = 113;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[20]";
		INDEX = 114;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[19]";
		INDEX = 115;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[18]";
		INDEX = 116;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[7]";
		INDEX = 117;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[6]";
		INDEX = 118;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[5]";
		INDEX = 119;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[4]";
		INDEX = 120;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[3]";
		INDEX = 121;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[2]";
		INDEX = 122;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[1]";
		INDEX = 123;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[0]";
		INDEX = 124;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_b";
		INDEX = 125;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_b[31]";
		INDEX = 126;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_b[30]";
		INDEX = 127;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_b[29]";
		INDEX = 128;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_b[28]";
		INDEX = 129;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_b[27]";
		INDEX = 130;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_b[26]";
		INDEX = 131;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_b[25]";
		INDEX = 132;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_b[24]";
		INDEX = 133;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_b[23]";
		INDEX = 134;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_b[22]";
		INDEX = 135;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_b[21]";
		INDEX = 136;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_b[20]";
		INDEX = 137;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_b[19]";
		INDEX = 138;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_b[18]";
		INDEX = 139;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_b[17]";
		INDEX = 140;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_b[16]";
		INDEX = 141;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_b[15]";
		INDEX = 142;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_b[14]";
		INDEX = 143;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_b[13]";
		INDEX = 144;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_b[12]";
		INDEX = 145;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_b[11]";
		INDEX = 146;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_b[10]";
		INDEX = 147;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_b[9]";
		INDEX = 148;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_b[8]";
		INDEX = 149;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_b[7]";
		INDEX = 150;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_b[6]";
		INDEX = 151;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_b[5]";
		INDEX = 152;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_b[4]";
		INDEX = 153;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_b[3]";
		INDEX = 154;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_b[2]";
		INDEX = 155;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_b[1]";
		INDEX = 156;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_b[0]";
		INDEX = 157;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "divider 1739";
		INDEX = 158;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PC";
		INDEX = 159;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PC[31]";
		INDEX = 160;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PC[30]";
		INDEX = 161;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PC[29]";
		INDEX = 162;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PC[28]";
		INDEX = 163;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PC[27]";
		INDEX = 164;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PC[26]";
		INDEX = 165;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PC[25]";
		INDEX = 166;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PC[24]";
		INDEX = 167;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PC[23]";
		INDEX = 168;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PC[22]";
		INDEX = 169;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PC[21]";
		INDEX = 170;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PC[20]";
		INDEX = 171;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PC[19]";
		INDEX = 172;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PC[18]";
		INDEX = 173;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PC[17]";
		INDEX = 174;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PC[16]";
		INDEX = 175;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PC[15]";
		INDEX = 176;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PC[14]";
		INDEX = 177;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PC[13]";
		INDEX = 178;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PC[12]";
		INDEX = 179;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PC[11]";
		INDEX = 180;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PC[10]";
		INDEX = 181;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PC[9]";
		INDEX = 182;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PC[8]";
		INDEX = 183;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PC[7]";
		INDEX = 184;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PC[6]";
		INDEX = 185;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PC[5]";
		INDEX = 186;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PC[4]";
		INDEX = 187;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PC[3]";
		INDEX = 188;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PC[2]";
		INDEX = 189;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PC[1]";
		INDEX = 190;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PC[0]";
		INDEX = 191;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_a";
		INDEX = 192;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_a[31]";
		INDEX = 193;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_a[30]";
		INDEX = 194;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_a[29]";
		INDEX = 195;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_a[28]";
		INDEX = 196;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_a[27]";
		INDEX = 197;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_a[26]";
		INDEX = 198;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_a[25]";
		INDEX = 199;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_a[24]";
		INDEX = 200;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_a[23]";
		INDEX = 201;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_a[22]";
		INDEX = 202;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_a[21]";
		INDEX = 203;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_a[20]";
		INDEX = 204;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_a[19]";
		INDEX = 205;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_a[18]";
		INDEX = 206;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_a[17]";
		INDEX = 207;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_a[16]";
		INDEX = 208;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_a[15]";
		INDEX = 209;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_a[14]";
		INDEX = 210;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_a[13]";
		INDEX = 211;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_a[12]";
		INDEX = 212;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_a[11]";
		INDEX = 213;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_a[10]";
		INDEX = 214;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_a[9]";
		INDEX = 215;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_a[8]";
		INDEX = 216;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_a[7]";
		INDEX = 217;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_a[6]";
		INDEX = 218;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_a[5]";
		INDEX = 219;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_a[4]";
		INDEX = 220;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_a[3]";
		INDEX = 221;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_a[2]";
		INDEX = 222;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_a[1]";
		INDEX = 223;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_a[0]";
		INDEX = 224;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ControlUnit:controlunit|RegWrite";
		INDEX = 225;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ControlUnit:controlunit|RegWrite[1]";
		INDEX = 226;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ControlUnit:controlunit|RegWrite[0]";
		INDEX = 227;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[0]";
		INDEX = 228;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[0][31]";
		INDEX = 229;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[0][30]";
		INDEX = 230;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[0][29]";
		INDEX = 231;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[0][28]";
		INDEX = 232;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[0][27]";
		INDEX = 233;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[0][26]";
		INDEX = 234;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[0][25]";
		INDEX = 235;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[0][24]";
		INDEX = 236;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[0][23]";
		INDEX = 237;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[0][22]";
		INDEX = 238;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[0][21]";
		INDEX = 239;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[0][20]";
		INDEX = 240;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[0][19]";
		INDEX = 241;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[0][18]";
		INDEX = 242;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[0][17]";
		INDEX = 243;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[0][16]";
		INDEX = 244;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[0][15]";
		INDEX = 245;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[0][14]";
		INDEX = 246;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[0][13]";
		INDEX = 247;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[0][12]";
		INDEX = 248;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[0][11]";
		INDEX = 249;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[0][10]";
		INDEX = 250;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[0][9]";
		INDEX = 251;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[0][8]";
		INDEX = 252;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[0][7]";
		INDEX = 253;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[0][6]";
		INDEX = 254;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[0][5]";
		INDEX = 255;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[0][4]";
		INDEX = 256;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[0][3]";
		INDEX = 257;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[0][2]";
		INDEX = 258;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[0][1]";
		INDEX = 259;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[0][0]";
		INDEX = 260;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[1]";
		INDEX = 261;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[1][31]";
		INDEX = 262;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[1][30]";
		INDEX = 263;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[1][29]";
		INDEX = 264;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[1][28]";
		INDEX = 265;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[1][27]";
		INDEX = 266;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[1][26]";
		INDEX = 267;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[1][25]";
		INDEX = 268;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[1][24]";
		INDEX = 269;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[1][23]";
		INDEX = 270;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[1][22]";
		INDEX = 271;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[1][21]";
		INDEX = 272;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[1][20]";
		INDEX = 273;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[1][19]";
		INDEX = 274;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[1][18]";
		INDEX = 275;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[1][17]";
		INDEX = 276;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[1][16]";
		INDEX = 277;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[1][15]";
		INDEX = 278;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[1][14]";
		INDEX = 279;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[1][13]";
		INDEX = 280;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[1][12]";
		INDEX = 281;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[1][11]";
		INDEX = 282;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[1][10]";
		INDEX = 283;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[1][9]";
		INDEX = 284;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[1][8]";
		INDEX = 285;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[1][7]";
		INDEX = 286;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[1][6]";
		INDEX = 287;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[1][5]";
		INDEX = 288;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[1][4]";
		INDEX = 289;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[1][3]";
		INDEX = 290;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[1][2]";
		INDEX = 291;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[1][1]";
		INDEX = 292;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[1][0]";
		INDEX = 293;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[2]";
		INDEX = 294;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[2][31]";
		INDEX = 295;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[2][30]";
		INDEX = 296;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[2][29]";
		INDEX = 297;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[2][28]";
		INDEX = 298;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[2][27]";
		INDEX = 299;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[2][26]";
		INDEX = 300;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[2][25]";
		INDEX = 301;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[2][24]";
		INDEX = 302;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[2][23]";
		INDEX = 303;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[2][22]";
		INDEX = 304;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[2][21]";
		INDEX = 305;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[2][20]";
		INDEX = 306;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[2][19]";
		INDEX = 307;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[2][18]";
		INDEX = 308;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[2][17]";
		INDEX = 309;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[2][16]";
		INDEX = 310;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[2][15]";
		INDEX = 311;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[2][14]";
		INDEX = 312;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[2][13]";
		INDEX = 313;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[2][12]";
		INDEX = 314;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[2][11]";
		INDEX = 315;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[2][10]";
		INDEX = 316;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[2][9]";
		INDEX = 317;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[2][8]";
		INDEX = 318;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[2][7]";
		INDEX = 319;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[2][6]";
		INDEX = 320;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[2][5]";
		INDEX = 321;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[2][4]";
		INDEX = 322;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[2][3]";
		INDEX = 323;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[2][2]";
		INDEX = 324;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[2][1]";
		INDEX = 325;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[2][0]";
		INDEX = 326;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[3]";
		INDEX = 327;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[3][31]";
		INDEX = 328;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[3][30]";
		INDEX = 329;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[3][29]";
		INDEX = 330;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[3][28]";
		INDEX = 331;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[3][27]";
		INDEX = 332;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[3][26]";
		INDEX = 333;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[3][25]";
		INDEX = 334;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[3][24]";
		INDEX = 335;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[3][23]";
		INDEX = 336;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[3][22]";
		INDEX = 337;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[3][21]";
		INDEX = 338;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[3][20]";
		INDEX = 339;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[3][19]";
		INDEX = 340;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[3][18]";
		INDEX = 341;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[3][17]";
		INDEX = 342;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[3][16]";
		INDEX = 343;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[3][15]";
		INDEX = 344;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[3][14]";
		INDEX = 345;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[3][13]";
		INDEX = 346;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[3][12]";
		INDEX = 347;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[3][11]";
		INDEX = 348;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[3][10]";
		INDEX = 349;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[3][9]";
		INDEX = 350;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[3][8]";
		INDEX = 351;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[3][7]";
		INDEX = 352;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[3][6]";
		INDEX = 353;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[3][5]";
		INDEX = 354;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[3][4]";
		INDEX = 355;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[3][3]";
		INDEX = 356;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[3][2]";
		INDEX = 357;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[3][1]";
		INDEX = 358;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[3][0]";
		INDEX = 359;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[4]";
		INDEX = 360;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[4][31]";
		INDEX = 361;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[4][30]";
		INDEX = 362;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[4][29]";
		INDEX = 363;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[4][28]";
		INDEX = 364;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[4][27]";
		INDEX = 365;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[4][26]";
		INDEX = 366;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[4][25]";
		INDEX = 367;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[4][24]";
		INDEX = 368;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[4][23]";
		INDEX = 369;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[4][22]";
		INDEX = 370;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[4][21]";
		INDEX = 371;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[4][20]";
		INDEX = 372;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[4][19]";
		INDEX = 373;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[4][18]";
		INDEX = 374;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[4][17]";
		INDEX = 375;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[4][16]";
		INDEX = 376;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[4][15]";
		INDEX = 377;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[4][14]";
		INDEX = 378;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[4][13]";
		INDEX = 379;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[4][12]";
		INDEX = 380;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[4][11]";
		INDEX = 381;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[4][10]";
		INDEX = 382;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[4][9]";
		INDEX = 383;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[4][8]";
		INDEX = 384;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[4][7]";
		INDEX = 385;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[4][6]";
		INDEX = 386;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[4][5]";
		INDEX = 387;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[4][4]";
		INDEX = 388;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[4][3]";
		INDEX = 389;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[4][2]";
		INDEX = 390;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[4][1]";
		INDEX = 391;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[4][0]";
		INDEX = 392;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[5]";
		INDEX = 393;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[5][31]";
		INDEX = 394;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[5][30]";
		INDEX = 395;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[5][29]";
		INDEX = 396;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[5][28]";
		INDEX = 397;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[5][27]";
		INDEX = 398;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[5][26]";
		INDEX = 399;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[5][25]";
		INDEX = 400;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[5][24]";
		INDEX = 401;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[5][23]";
		INDEX = 402;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[5][22]";
		INDEX = 403;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[5][21]";
		INDEX = 404;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[5][20]";
		INDEX = 405;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[5][19]";
		INDEX = 406;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[5][18]";
		INDEX = 407;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[5][17]";
		INDEX = 408;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[5][16]";
		INDEX = 409;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[5][15]";
		INDEX = 410;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[5][14]";
		INDEX = 411;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[5][13]";
		INDEX = 412;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[5][12]";
		INDEX = 413;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[5][11]";
		INDEX = 414;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[5][10]";
		INDEX = 415;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[5][9]";
		INDEX = 416;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[5][8]";
		INDEX = 417;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[5][7]";
		INDEX = 418;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[5][6]";
		INDEX = 419;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[5][5]";
		INDEX = 420;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[5][4]";
		INDEX = 421;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[5][3]";
		INDEX = 422;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[5][2]";
		INDEX = 423;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[5][1]";
		INDEX = 424;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[5][0]";
		INDEX = 425;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[6]";
		INDEX = 426;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[6][31]";
		INDEX = 427;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[6][30]";
		INDEX = 428;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[6][29]";
		INDEX = 429;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[6][28]";
		INDEX = 430;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[6][27]";
		INDEX = 431;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[6][26]";
		INDEX = 432;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[6][25]";
		INDEX = 433;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[6][24]";
		INDEX = 434;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[6][23]";
		INDEX = 435;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[6][22]";
		INDEX = 436;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[6][21]";
		INDEX = 437;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[6][20]";
		INDEX = 438;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[6][19]";
		INDEX = 439;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[6][18]";
		INDEX = 440;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[6][17]";
		INDEX = 441;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[6][16]";
		INDEX = 442;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[6][15]";
		INDEX = 443;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[6][14]";
		INDEX = 444;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[6][13]";
		INDEX = 445;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[6][12]";
		INDEX = 446;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[6][11]";
		INDEX = 447;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[6][10]";
		INDEX = 448;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[6][9]";
		INDEX = 449;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[6][8]";
		INDEX = 450;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[6][7]";
		INDEX = 451;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[6][6]";
		INDEX = 452;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[6][5]";
		INDEX = 453;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[6][4]";
		INDEX = 454;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[6][3]";
		INDEX = 455;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[6][2]";
		INDEX = 456;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[6][1]";
		INDEX = 457;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[6][0]";
		INDEX = 458;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[7]";
		INDEX = 459;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[7][31]";
		INDEX = 460;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[7][30]";
		INDEX = 461;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[7][29]";
		INDEX = 462;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[7][28]";
		INDEX = 463;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[7][27]";
		INDEX = 464;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[7][26]";
		INDEX = 465;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[7][25]";
		INDEX = 466;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[7][24]";
		INDEX = 467;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[7][23]";
		INDEX = 468;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[7][22]";
		INDEX = 469;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[7][21]";
		INDEX = 470;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[7][20]";
		INDEX = 471;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[7][19]";
		INDEX = 472;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[7][18]";
		INDEX = 473;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[7][17]";
		INDEX = 474;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[7][16]";
		INDEX = 475;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[7][15]";
		INDEX = 476;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[7][14]";
		INDEX = 477;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[7][13]";
		INDEX = 478;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[7][12]";
		INDEX = 479;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[7][11]";
		INDEX = 480;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[7][10]";
		INDEX = 481;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[7][9]";
		INDEX = 482;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[7][8]";
		INDEX = 483;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[7][7]";
		INDEX = 484;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[7][6]";
		INDEX = 485;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[7][5]";
		INDEX = 486;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[7][4]";
		INDEX = 487;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[7][3]";
		INDEX = 488;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[7][2]";
		INDEX = 489;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[7][1]";
		INDEX = 490;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[7][0]";
		INDEX = 491;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[8]";
		INDEX = 492;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[8][31]";
		INDEX = 493;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[8][30]";
		INDEX = 494;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[8][29]";
		INDEX = 495;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[8][28]";
		INDEX = 496;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[8][27]";
		INDEX = 497;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[8][26]";
		INDEX = 498;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[8][25]";
		INDEX = 499;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[8][24]";
		INDEX = 500;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[8][23]";
		INDEX = 501;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[8][22]";
		INDEX = 502;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[8][21]";
		INDEX = 503;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[8][20]";
		INDEX = 504;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[8][19]";
		INDEX = 505;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[8][18]";
		INDEX = 506;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[8][17]";
		INDEX = 507;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[8][16]";
		INDEX = 508;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[8][15]";
		INDEX = 509;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[8][14]";
		INDEX = 510;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[8][13]";
		INDEX = 511;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[8][12]";
		INDEX = 512;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[8][11]";
		INDEX = 513;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[8][10]";
		INDEX = 514;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[8][9]";
		INDEX = 515;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[8][8]";
		INDEX = 516;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[8][7]";
		INDEX = 517;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[8][6]";
		INDEX = 518;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[8][5]";
		INDEX = 519;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[8][4]";
		INDEX = 520;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[8][3]";
		INDEX = 521;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[8][2]";
		INDEX = 522;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[8][1]";
		INDEX = 523;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[8][0]";
		INDEX = 524;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[9]";
		INDEX = 525;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[9][31]";
		INDEX = 526;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[9][30]";
		INDEX = 527;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[9][29]";
		INDEX = 528;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[9][28]";
		INDEX = 529;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[9][27]";
		INDEX = 530;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[9][26]";
		INDEX = 531;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[9][25]";
		INDEX = 532;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[9][24]";
		INDEX = 533;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[9][23]";
		INDEX = 534;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[9][22]";
		INDEX = 535;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[9][21]";
		INDEX = 536;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[9][20]";
		INDEX = 537;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[9][19]";
		INDEX = 538;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[9][18]";
		INDEX = 539;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[9][17]";
		INDEX = 540;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[9][16]";
		INDEX = 541;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[9][15]";
		INDEX = 542;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[9][14]";
		INDEX = 543;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[9][13]";
		INDEX = 544;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[9][12]";
		INDEX = 545;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[9][11]";
		INDEX = 546;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[9][10]";
		INDEX = 547;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[9][9]";
		INDEX = 548;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[9][8]";
		INDEX = 549;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[9][7]";
		INDEX = 550;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[9][6]";
		INDEX = 551;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[9][5]";
		INDEX = 552;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[9][4]";
		INDEX = 553;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[9][3]";
		INDEX = 554;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[9][2]";
		INDEX = 555;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[9][1]";
		INDEX = 556;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[9][0]";
		INDEX = 557;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[10]";
		INDEX = 558;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[10][31]";
		INDEX = 559;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[10][30]";
		INDEX = 560;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[10][29]";
		INDEX = 561;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[10][28]";
		INDEX = 562;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[10][27]";
		INDEX = 563;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[10][26]";
		INDEX = 564;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[10][25]";
		INDEX = 565;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[10][24]";
		INDEX = 566;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[10][23]";
		INDEX = 567;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[10][22]";
		INDEX = 568;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[10][21]";
		INDEX = 569;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[10][20]";
		INDEX = 570;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[10][19]";
		INDEX = 571;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[10][18]";
		INDEX = 572;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[10][17]";
		INDEX = 573;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[10][16]";
		INDEX = 574;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[10][15]";
		INDEX = 575;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[10][14]";
		INDEX = 576;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[10][13]";
		INDEX = 577;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[10][12]";
		INDEX = 578;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[10][11]";
		INDEX = 579;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[10][10]";
		INDEX = 580;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[10][9]";
		INDEX = 581;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[10][8]";
		INDEX = 582;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[10][7]";
		INDEX = 583;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[10][6]";
		INDEX = 584;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[10][5]";
		INDEX = 585;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[10][4]";
		INDEX = 586;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[10][3]";
		INDEX = 587;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[10][2]";
		INDEX = 588;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[10][1]";
		INDEX = 589;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[10][0]";
		INDEX = 590;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[11]";
		INDEX = 591;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[11][31]";
		INDEX = 592;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[11][30]";
		INDEX = 593;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[11][29]";
		INDEX = 594;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[11][28]";
		INDEX = 595;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[11][27]";
		INDEX = 596;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[11][26]";
		INDEX = 597;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[11][25]";
		INDEX = 598;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[11][24]";
		INDEX = 599;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[11][23]";
		INDEX = 600;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[11][22]";
		INDEX = 601;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[11][21]";
		INDEX = 602;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[11][20]";
		INDEX = 603;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[11][19]";
		INDEX = 604;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[11][18]";
		INDEX = 605;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[11][17]";
		INDEX = 606;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[11][16]";
		INDEX = 607;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[11][15]";
		INDEX = 608;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[11][14]";
		INDEX = 609;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[11][13]";
		INDEX = 610;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[11][12]";
		INDEX = 611;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[11][11]";
		INDEX = 612;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[11][10]";
		INDEX = 613;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[11][9]";
		INDEX = 614;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[11][8]";
		INDEX = 615;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[11][7]";
		INDEX = 616;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[11][6]";
		INDEX = 617;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[11][5]";
		INDEX = 618;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[11][4]";
		INDEX = 619;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[11][3]";
		INDEX = 620;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[11][2]";
		INDEX = 621;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[11][1]";
		INDEX = 622;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[11][0]";
		INDEX = 623;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[12]";
		INDEX = 624;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[12][31]";
		INDEX = 625;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[12][30]";
		INDEX = 626;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[12][29]";
		INDEX = 627;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[12][28]";
		INDEX = 628;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[12][27]";
		INDEX = 629;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[12][26]";
		INDEX = 630;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[12][25]";
		INDEX = 631;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[12][24]";
		INDEX = 632;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[12][23]";
		INDEX = 633;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[12][22]";
		INDEX = 634;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[12][21]";
		INDEX = 635;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[12][20]";
		INDEX = 636;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[12][19]";
		INDEX = 637;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[12][18]";
		INDEX = 638;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[12][17]";
		INDEX = 639;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[12][16]";
		INDEX = 640;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[12][15]";
		INDEX = 641;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[12][14]";
		INDEX = 642;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[12][13]";
		INDEX = 643;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[12][12]";
		INDEX = 644;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[12][11]";
		INDEX = 645;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[12][10]";
		INDEX = 646;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[12][9]";
		INDEX = 647;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[12][8]";
		INDEX = 648;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[12][7]";
		INDEX = 649;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[12][6]";
		INDEX = 650;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[12][5]";
		INDEX = 651;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[12][4]";
		INDEX = 652;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[12][3]";
		INDEX = 653;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[12][2]";
		INDEX = 654;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[12][1]";
		INDEX = 655;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[12][0]";
		INDEX = 656;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[13]";
		INDEX = 657;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[13][31]";
		INDEX = 658;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[13][30]";
		INDEX = 659;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[13][29]";
		INDEX = 660;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[13][28]";
		INDEX = 661;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[13][27]";
		INDEX = 662;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[13][26]";
		INDEX = 663;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[13][25]";
		INDEX = 664;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[13][24]";
		INDEX = 665;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[13][23]";
		INDEX = 666;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[13][22]";
		INDEX = 667;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[13][21]";
		INDEX = 668;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[13][20]";
		INDEX = 669;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[13][19]";
		INDEX = 670;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[13][18]";
		INDEX = 671;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[13][17]";
		INDEX = 672;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[13][16]";
		INDEX = 673;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[13][15]";
		INDEX = 674;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[13][14]";
		INDEX = 675;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[13][13]";
		INDEX = 676;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[13][12]";
		INDEX = 677;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[13][11]";
		INDEX = 678;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[13][10]";
		INDEX = 679;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[13][9]";
		INDEX = 680;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[13][8]";
		INDEX = 681;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[13][7]";
		INDEX = 682;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[13][6]";
		INDEX = 683;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[13][5]";
		INDEX = 684;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[13][4]";
		INDEX = 685;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[13][3]";
		INDEX = 686;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[13][2]";
		INDEX = 687;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[13][1]";
		INDEX = 688;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[13][0]";
		INDEX = 689;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[14]";
		INDEX = 690;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[14][31]";
		INDEX = 691;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[14][30]";
		INDEX = 692;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[14][29]";
		INDEX = 693;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[14][28]";
		INDEX = 694;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[14][27]";
		INDEX = 695;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[14][26]";
		INDEX = 696;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[14][25]";
		INDEX = 697;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[14][24]";
		INDEX = 698;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[14][23]";
		INDEX = 699;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[14][22]";
		INDEX = 700;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[14][21]";
		INDEX = 701;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[14][20]";
		INDEX = 702;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[14][19]";
		INDEX = 703;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[14][18]";
		INDEX = 704;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[14][17]";
		INDEX = 705;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[14][16]";
		INDEX = 706;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[14][15]";
		INDEX = 707;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[14][14]";
		INDEX = 708;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[14][13]";
		INDEX = 709;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[14][12]";
		INDEX = 710;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[14][11]";
		INDEX = 711;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[14][10]";
		INDEX = 712;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[14][9]";
		INDEX = 713;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[14][8]";
		INDEX = 714;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[14][7]";
		INDEX = 715;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[14][6]";
		INDEX = 716;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[14][5]";
		INDEX = 717;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[14][4]";
		INDEX = 718;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[14][3]";
		INDEX = 719;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[14][2]";
		INDEX = 720;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[14][1]";
		INDEX = 721;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[14][0]";
		INDEX = 722;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[15]";
		INDEX = 723;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[15][31]";
		INDEX = 724;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[15][30]";
		INDEX = 725;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[15][29]";
		INDEX = 726;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[15][28]";
		INDEX = 727;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[15][27]";
		INDEX = 728;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[15][26]";
		INDEX = 729;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[15][25]";
		INDEX = 730;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[15][24]";
		INDEX = 731;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[15][23]";
		INDEX = 732;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[15][22]";
		INDEX = 733;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[15][21]";
		INDEX = 734;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[15][20]";
		INDEX = 735;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[15][19]";
		INDEX = 736;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[15][18]";
		INDEX = 737;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[15][17]";
		INDEX = 738;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[15][16]";
		INDEX = 739;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[15][15]";
		INDEX = 740;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[15][14]";
		INDEX = 741;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[15][13]";
		INDEX = 742;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[15][12]";
		INDEX = 743;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[15][11]";
		INDEX = 744;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[15][10]";
		INDEX = 745;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[15][9]";
		INDEX = 746;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[15][8]";
		INDEX = 747;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[15][7]";
		INDEX = 748;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[15][6]";
		INDEX = 749;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[15][5]";
		INDEX = 750;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[15][4]";
		INDEX = 751;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[15][3]";
		INDEX = 752;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[15][2]";
		INDEX = 753;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[15][1]";
		INDEX = 754;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[15][0]";
		INDEX = 755;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
}

VECTOR("C:/Users//Desktop/term_original/arm_system_syn/db/ARM_System.sim.cvwf")
{
	ZOOM{
		ZBEGIN = 0;
		ZEND = 2160449;
		NUMERATOR = 1102;
		DENOMINATOR = 2160449;
		TOP_INDEX = 510;
	}
	CLOCK{
		PERIOD = 10000;
		OFFSET = 0;
		DUTY_CYCLE = 50;
	}
	RANDOM_VALUE{
		INTERVAL_TYPE = HALF_GRID;
	}
	LINE{
		SIGNAL = "CLOCK_27";
		INDEX = 0;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "KEY[0]";
		INDEX = 1;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PC";
		INDEX = 2;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PC[31]";
		INDEX = 3;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PC[30]";
		INDEX = 4;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PC[29]";
		INDEX = 5;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PC[28]";
		INDEX = 6;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PC[27]";
		INDEX = 7;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PC[26]";
		INDEX = 8;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PC[25]";
		INDEX = 9;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PC[24]";
		INDEX = 10;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PC[23]";
		INDEX = 11;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PC[22]";
		INDEX = 12;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PC[21]";
		INDEX = 13;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PC[20]";
		INDEX = 14;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PC[19]";
		INDEX = 15;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PC[18]";
		INDEX = 16;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PC[17]";
		INDEX = 17;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PC[16]";
		INDEX = 18;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PC[15]";
		INDEX = 19;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PC[14]";
		INDEX = 20;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PC[13]";
		INDEX = 21;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PC[12]";
		INDEX = 22;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PC[11]";
		INDEX = 23;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PC[10]";
		INDEX = 24;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PC[9]";
		INDEX = 25;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PC[8]";
		INDEX = 26;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PC[7]";
		INDEX = 27;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PC[6]";
		INDEX = 28;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PC[5]";
		INDEX = 29;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PC[4]";
		INDEX = 30;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PC[3]";
		INDEX = 31;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PC[2]";
		INDEX = 32;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PC[1]";
		INDEX = 33;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|PC[0]";
		INDEX = 34;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_a";
		INDEX = 35;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_a[31]";
		INDEX = 36;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_a[30]";
		INDEX = 37;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_a[29]";
		INDEX = 38;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_a[28]";
		INDEX = 39;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_a[27]";
		INDEX = 40;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_a[26]";
		INDEX = 41;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_a[25]";
		INDEX = 42;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_a[24]";
		INDEX = 43;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_a[23]";
		INDEX = 44;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_a[22]";
		INDEX = 45;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_a[21]";
		INDEX = 46;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_a[20]";
		INDEX = 47;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_a[19]";
		INDEX = 48;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_a[18]";
		INDEX = 49;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_a[17]";
		INDEX = 50;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_a[16]";
		INDEX = 51;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_a[15]";
		INDEX = 52;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_a[14]";
		INDEX = 53;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_a[13]";
		INDEX = 54;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_a[12]";
		INDEX = 55;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_a[11]";
		INDEX = 56;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_a[10]";
		INDEX = 57;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_a[9]";
		INDEX = 58;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_a[8]";
		INDEX = 59;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_a[7]";
		INDEX = 60;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_a[6]";
		INDEX = 61;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_a[5]";
		INDEX = 62;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_a[4]";
		INDEX = 63;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_a[3]";
		INDEX = 64;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_a[2]";
		INDEX = 65;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_a[1]";
		INDEX = 66;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_a[0]";
		INDEX = 67;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "divider 2468";
		INDEX = 68;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CompareR";
		INDEX = 69;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CompareR[31]";
		INDEX = 70;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CompareR[30]";
		INDEX = 71;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CompareR[29]";
		INDEX = 72;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CompareR[28]";
		INDEX = 73;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CompareR[27]";
		INDEX = 74;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CompareR[26]";
		INDEX = 75;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CompareR[25]";
		INDEX = 76;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CompareR[24]";
		INDEX = 77;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CompareR[23]";
		INDEX = 78;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CompareR[22]";
		INDEX = 79;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CompareR[21]";
		INDEX = 80;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CompareR[20]";
		INDEX = 81;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CompareR[19]";
		INDEX = 82;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CompareR[18]";
		INDEX = 83;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CompareR[17]";
		INDEX = 84;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CompareR[16]";
		INDEX = 85;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CompareR[15]";
		INDEX = 86;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CompareR[14]";
		INDEX = 87;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CompareR[13]";
		INDEX = 88;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CompareR[12]";
		INDEX = 89;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CompareR[11]";
		INDEX = 90;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CompareR[10]";
		INDEX = 91;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CompareR[9]";
		INDEX = 92;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CompareR[8]";
		INDEX = 93;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CompareR[7]";
		INDEX = 94;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CompareR[6]";
		INDEX = 95;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CompareR[5]";
		INDEX = 96;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CompareR[4]";
		INDEX = 97;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CompareR[3]";
		INDEX = 98;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CompareR[2]";
		INDEX = 99;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CompareR[1]";
		INDEX = 100;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CompareR[0]";
		INDEX = 101;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CounterR";
		INDEX = 102;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CounterR[31]";
		INDEX = 103;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CounterR[30]";
		INDEX = 104;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CounterR[29]";
		INDEX = 105;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CounterR[28]";
		INDEX = 106;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CounterR[27]";
		INDEX = 107;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CounterR[26]";
		INDEX = 108;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CounterR[25]";
		INDEX = 109;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CounterR[24]";
		INDEX = 110;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CounterR[23]";
		INDEX = 111;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CounterR[22]";
		INDEX = 112;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CounterR[21]";
		INDEX = 113;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CounterR[20]";
		INDEX = 114;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CounterR[19]";
		INDEX = 115;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CounterR[18]";
		INDEX = 116;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CounterR[17]";
		INDEX = 117;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CounterR[16]";
		INDEX = 118;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CounterR[15]";
		INDEX = 119;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CounterR[14]";
		INDEX = 120;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CounterR[13]";
		INDEX = 121;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CounterR[12]";
		INDEX = 122;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CounterR[11]";
		INDEX = 123;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CounterR[10]";
		INDEX = 124;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CounterR[9]";
		INDEX = 125;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CounterR[8]";
		INDEX = 126;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CounterR[7]";
		INDEX = 127;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CounterR[6]";
		INDEX = 128;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CounterR[5]";
		INDEX = 129;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CounterR[4]";
		INDEX = 130;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CounterR[3]";
		INDEX = 131;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CounterR[2]";
		INDEX = 132;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CounterR[1]";
		INDEX = 133;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "TimerCounter:Timer|CounterR[0]";
		INDEX = 134;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "divider 647";
		INDEX = 135;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ControlUnit:controlunit|PCSrc";
		INDEX = 136;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ControlUnit:controlunit|MemtoReg";
		INDEX = 137;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ControlUnit:controlunit|ALUControl";
		INDEX = 138;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ControlUnit:controlunit|ALUControl[2]";
		INDEX = 139;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ControlUnit:controlunit|ALUControl[1]";
		INDEX = 140;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ControlUnit:controlunit|ALUControl[0]";
		INDEX = 141;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ControlUnit:controlunit|MemWrite";
		INDEX = 142;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ControlUnit:controlunit|ALUSrc";
		INDEX = 143;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ControlUnit:controlunit|ImmSrc";
		INDEX = 144;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ControlUnit:controlunit|ImmSrc[1]";
		INDEX = 145;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ControlUnit:controlunit|ImmSrc[0]";
		INDEX = 146;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ControlUnit:controlunit|RegWrite";
		INDEX = 147;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ControlUnit:controlunit|RegWrite[1]";
		INDEX = 148;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ControlUnit:controlunit|RegWrite[0]";
		INDEX = 149;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ControlUnit:controlunit|RegSrc";
		INDEX = 150;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ControlUnit:controlunit|RegSrc[1]";
		INDEX = 151;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ControlUnit:controlunit|RegSrc[0]";
		INDEX = 152;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "divider 743";
		INDEX = 153;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU:alu|ALUFlags";
		INDEX = 154;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "divider 2759";
		INDEX = 155;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|RD1";
		INDEX = 156;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|RD1[31]";
		INDEX = 157;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|RD1[30]";
		INDEX = 158;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|RD1[29]";
		INDEX = 159;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|RD1[28]";
		INDEX = 160;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|RD1[27]";
		INDEX = 161;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|RD1[26]";
		INDEX = 162;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|RD1[25]";
		INDEX = 163;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|RD1[24]";
		INDEX = 164;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|RD1[23]";
		INDEX = 165;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|RD1[22]";
		INDEX = 166;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|RD1[21]";
		INDEX = 167;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|RD1[20]";
		INDEX = 168;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|RD1[19]";
		INDEX = 169;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|RD1[18]";
		INDEX = 170;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|RD1[17]";
		INDEX = 171;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|RD1[16]";
		INDEX = 172;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|RD1[15]";
		INDEX = 173;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|RD1[14]";
		INDEX = 174;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|RD1[13]";
		INDEX = 175;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|RD1[12]";
		INDEX = 176;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|RD1[11]";
		INDEX = 177;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|RD1[10]";
		INDEX = 178;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|RD1[9]";
		INDEX = 179;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|RD1[8]";
		INDEX = 180;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|RD1[7]";
		INDEX = 181;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|RD1[6]";
		INDEX = 182;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|RD1[5]";
		INDEX = 183;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|RD1[4]";
		INDEX = 184;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|RD1[3]";
		INDEX = 185;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|RD1[2]";
		INDEX = 186;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|RD1[1]";
		INDEX = 187;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|RD1[0]";
		INDEX = 188;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU:alu|ALUResult";
		INDEX = 189;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU:alu|ALUResult[31]";
		INDEX = 190;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU:alu|ALUResult[30]";
		INDEX = 191;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU:alu|ALUResult[29]";
		INDEX = 192;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU:alu|ALUResult[28]";
		INDEX = 193;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU:alu|ALUResult[27]";
		INDEX = 194;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU:alu|ALUResult[26]";
		INDEX = 195;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU:alu|ALUResult[25]";
		INDEX = 196;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU:alu|ALUResult[24]";
		INDEX = 197;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU:alu|ALUResult[23]";
		INDEX = 198;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU:alu|ALUResult[22]";
		INDEX = 199;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU:alu|ALUResult[21]";
		INDEX = 200;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU:alu|ALUResult[20]";
		INDEX = 201;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU:alu|ALUResult[19]";
		INDEX = 202;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU:alu|ALUResult[18]";
		INDEX = 203;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU:alu|ALUResult[17]";
		INDEX = 204;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU:alu|ALUResult[16]";
		INDEX = 205;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU:alu|ALUResult[15]";
		INDEX = 206;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU:alu|ALUResult[14]";
		INDEX = 207;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU:alu|ALUResult[13]";
		INDEX = 208;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU:alu|ALUResult[12]";
		INDEX = 209;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU:alu|ALUResult[11]";
		INDEX = 210;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU:alu|ALUResult[10]";
		INDEX = 211;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU:alu|ALUResult[9]";
		INDEX = 212;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU:alu|ALUResult[8]";
		INDEX = 213;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU:alu|ALUResult[7]";
		INDEX = 214;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU:alu|ALUResult[6]";
		INDEX = 215;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU:alu|ALUResult[5]";
		INDEX = 216;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU:alu|ALUResult[4]";
		INDEX = 217;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU:alu|ALUResult[3]";
		INDEX = 218;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU:alu|ALUResult[2]";
		INDEX = 219;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU:alu|ALUResult[1]";
		INDEX = 220;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|ALU:alu|ALUResult[0]";
		INDEX = 221;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result";
		INDEX = 222;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[31]";
		INDEX = 223;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[30]";
		INDEX = 224;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[29]";
		INDEX = 225;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[28]";
		INDEX = 226;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[27]";
		INDEX = 227;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[26]";
		INDEX = 228;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[25]";
		INDEX = 229;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[24]";
		INDEX = 230;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[23]";
		INDEX = 231;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[22]";
		INDEX = 232;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[21]";
		INDEX = 233;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[20]";
		INDEX = 234;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[19]";
		INDEX = 235;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[18]";
		INDEX = 236;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[7]";
		INDEX = 237;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[6]";
		INDEX = 238;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[5]";
		INDEX = 239;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[4]";
		INDEX = 240;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[3]";
		INDEX = 241;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[2]";
		INDEX = 242;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[1]";
		INDEX = 243;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|Result[0]";
		INDEX = 244;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "divider 1739";
		INDEX = 245;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_b";
		INDEX = 246;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_b[31]";
		INDEX = 247;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_b[30]";
		INDEX = 248;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_b[29]";
		INDEX = 249;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_b[28]";
		INDEX = 250;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_b[27]";
		INDEX = 251;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_b[26]";
		INDEX = 252;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_b[25]";
		INDEX = 253;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_b[24]";
		INDEX = 254;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_b[23]";
		INDEX = 255;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_b[22]";
		INDEX = 256;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_b[21]";
		INDEX = 257;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_b[20]";
		INDEX = 258;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_b[19]";
		INDEX = 259;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_b[18]";
		INDEX = 260;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_b[17]";
		INDEX = 261;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_b[16]";
		INDEX = 262;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_b[15]";
		INDEX = 263;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_b[14]";
		INDEX = 264;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_b[13]";
		INDEX = 265;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_b[12]";
		INDEX = 266;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_b[11]";
		INDEX = 267;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_b[10]";
		INDEX = 268;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_b[9]";
		INDEX = 269;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_b[8]";
		INDEX = 270;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_b[7]";
		INDEX = 271;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_b[6]";
		INDEX = 272;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_b[5]";
		INDEX = 273;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_b[4]";
		INDEX = 274;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_b[3]";
		INDEX = 275;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_b[2]";
		INDEX = 276;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_b[1]";
		INDEX = 277;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_a5d2:auto_generated|q_b[0]";
		INDEX = 278;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[0]";
		INDEX = 279;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[0][31]";
		INDEX = 280;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[0][30]";
		INDEX = 281;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[0][29]";
		INDEX = 282;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[0][28]";
		INDEX = 283;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[0][27]";
		INDEX = 284;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[0][26]";
		INDEX = 285;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[0][25]";
		INDEX = 286;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[0][24]";
		INDEX = 287;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[0][23]";
		INDEX = 288;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[0][22]";
		INDEX = 289;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[0][21]";
		INDEX = 290;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[0][20]";
		INDEX = 291;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[0][19]";
		INDEX = 292;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[0][18]";
		INDEX = 293;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[0][17]";
		INDEX = 294;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[0][16]";
		INDEX = 295;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[0][15]";
		INDEX = 296;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[0][14]";
		INDEX = 297;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[0][13]";
		INDEX = 298;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[0][12]";
		INDEX = 299;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[0][11]";
		INDEX = 300;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[0][10]";
		INDEX = 301;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[0][9]";
		INDEX = 302;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[0][8]";
		INDEX = 303;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[0][7]";
		INDEX = 304;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[0][6]";
		INDEX = 305;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[0][5]";
		INDEX = 306;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[0][4]";
		INDEX = 307;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[0][3]";
		INDEX = 308;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[0][2]";
		INDEX = 309;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[0][1]";
		INDEX = 310;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[0][0]";
		INDEX = 311;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[1]";
		INDEX = 312;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[1][31]";
		INDEX = 313;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[1][30]";
		INDEX = 314;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[1][29]";
		INDEX = 315;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[1][28]";
		INDEX = 316;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[1][27]";
		INDEX = 317;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[1][26]";
		INDEX = 318;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[1][25]";
		INDEX = 319;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[1][24]";
		INDEX = 320;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[1][23]";
		INDEX = 321;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[1][22]";
		INDEX = 322;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[1][21]";
		INDEX = 323;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[1][20]";
		INDEX = 324;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[1][19]";
		INDEX = 325;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[1][18]";
		INDEX = 326;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[1][17]";
		INDEX = 327;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[1][16]";
		INDEX = 328;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[1][15]";
		INDEX = 329;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[1][14]";
		INDEX = 330;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[1][13]";
		INDEX = 331;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[1][12]";
		INDEX = 332;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[1][11]";
		INDEX = 333;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[1][10]";
		INDEX = 334;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[1][9]";
		INDEX = 335;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[1][8]";
		INDEX = 336;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[1][7]";
		INDEX = 337;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[1][6]";
		INDEX = 338;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[1][5]";
		INDEX = 339;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[1][4]";
		INDEX = 340;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[1][3]";
		INDEX = 341;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[1][2]";
		INDEX = 342;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[1][1]";
		INDEX = 343;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[1][0]";
		INDEX = 344;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[2]";
		INDEX = 345;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[2][31]";
		INDEX = 346;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[2][30]";
		INDEX = 347;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[2][29]";
		INDEX = 348;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[2][28]";
		INDEX = 349;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[2][27]";
		INDEX = 350;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[2][26]";
		INDEX = 351;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[2][25]";
		INDEX = 352;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[2][24]";
		INDEX = 353;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[2][23]";
		INDEX = 354;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[2][22]";
		INDEX = 355;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[2][21]";
		INDEX = 356;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[2][20]";
		INDEX = 357;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[2][19]";
		INDEX = 358;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[2][18]";
		INDEX = 359;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[2][17]";
		INDEX = 360;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[2][16]";
		INDEX = 361;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[2][15]";
		INDEX = 362;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[2][14]";
		INDEX = 363;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[2][13]";
		INDEX = 364;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[2][12]";
		INDEX = 365;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[2][11]";
		INDEX = 366;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[2][10]";
		INDEX = 367;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[2][9]";
		INDEX = 368;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[2][8]";
		INDEX = 369;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[2][7]";
		INDEX = 370;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[2][6]";
		INDEX = 371;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[2][5]";
		INDEX = 372;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[2][4]";
		INDEX = 373;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[2][3]";
		INDEX = 374;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[2][2]";
		INDEX = 375;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[2][1]";
		INDEX = 376;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[2][0]";
		INDEX = 377;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[3]";
		INDEX = 378;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[3][31]";
		INDEX = 379;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[3][30]";
		INDEX = 380;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[3][29]";
		INDEX = 381;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[3][28]";
		INDEX = 382;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[3][27]";
		INDEX = 383;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[3][26]";
		INDEX = 384;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[3][25]";
		INDEX = 385;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[3][24]";
		INDEX = 386;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[3][23]";
		INDEX = 387;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[3][22]";
		INDEX = 388;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[3][21]";
		INDEX = 389;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[3][20]";
		INDEX = 390;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[3][19]";
		INDEX = 391;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[3][18]";
		INDEX = 392;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[3][17]";
		INDEX = 393;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[3][16]";
		INDEX = 394;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[3][15]";
		INDEX = 395;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[3][14]";
		INDEX = 396;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[3][13]";
		INDEX = 397;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[3][12]";
		INDEX = 398;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[3][11]";
		INDEX = 399;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[3][10]";
		INDEX = 400;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[3][9]";
		INDEX = 401;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[3][8]";
		INDEX = 402;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[3][7]";
		INDEX = 403;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[3][6]";
		INDEX = 404;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[3][5]";
		INDEX = 405;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[3][4]";
		INDEX = 406;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[3][3]";
		INDEX = 407;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[3][2]";
		INDEX = 408;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[3][1]";
		INDEX = 409;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[3][0]";
		INDEX = 410;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[4]";
		INDEX = 411;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[4][31]";
		INDEX = 412;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[4][30]";
		INDEX = 413;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[4][29]";
		INDEX = 414;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[4][28]";
		INDEX = 415;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[4][27]";
		INDEX = 416;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[4][26]";
		INDEX = 417;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[4][25]";
		INDEX = 418;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[4][24]";
		INDEX = 419;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[4][23]";
		INDEX = 420;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[4][22]";
		INDEX = 421;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[4][21]";
		INDEX = 422;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[4][20]";
		INDEX = 423;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[4][19]";
		INDEX = 424;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[4][18]";
		INDEX = 425;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[4][17]";
		INDEX = 426;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[4][16]";
		INDEX = 427;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[4][15]";
		INDEX = 428;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[4][14]";
		INDEX = 429;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[4][13]";
		INDEX = 430;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[4][12]";
		INDEX = 431;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[4][11]";
		INDEX = 432;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[4][10]";
		INDEX = 433;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[4][9]";
		INDEX = 434;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[4][8]";
		INDEX = 435;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[4][7]";
		INDEX = 436;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[4][6]";
		INDEX = 437;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[4][5]";
		INDEX = 438;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[4][4]";
		INDEX = 439;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[4][3]";
		INDEX = 440;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[4][2]";
		INDEX = 441;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[4][1]";
		INDEX = 442;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[4][0]";
		INDEX = 443;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[5]";
		INDEX = 444;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[5][31]";
		INDEX = 445;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[5][30]";
		INDEX = 446;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[5][29]";
		INDEX = 447;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[5][28]";
		INDEX = 448;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[5][27]";
		INDEX = 449;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[5][26]";
		INDEX = 450;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[5][25]";
		INDEX = 451;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[5][24]";
		INDEX = 452;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[5][23]";
		INDEX = 453;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[5][22]";
		INDEX = 454;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[5][21]";
		INDEX = 455;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[5][20]";
		INDEX = 456;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[5][19]";
		INDEX = 457;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[5][18]";
		INDEX = 458;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[5][17]";
		INDEX = 459;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[5][16]";
		INDEX = 460;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[5][15]";
		INDEX = 461;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[5][14]";
		INDEX = 462;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[5][13]";
		INDEX = 463;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[5][12]";
		INDEX = 464;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[5][11]";
		INDEX = 465;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[5][10]";
		INDEX = 466;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[5][9]";
		INDEX = 467;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[5][8]";
		INDEX = 468;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[5][7]";
		INDEX = 469;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[5][6]";
		INDEX = 470;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[5][5]";
		INDEX = 471;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[5][4]";
		INDEX = 472;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[5][3]";
		INDEX = 473;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[5][2]";
		INDEX = 474;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[5][1]";
		INDEX = 475;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[5][0]";
		INDEX = 476;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[6]";
		INDEX = 477;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[6][31]";
		INDEX = 478;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[6][30]";
		INDEX = 479;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[6][29]";
		INDEX = 480;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[6][28]";
		INDEX = 481;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[6][27]";
		INDEX = 482;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[6][26]";
		INDEX = 483;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[6][25]";
		INDEX = 484;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[6][24]";
		INDEX = 485;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[6][23]";
		INDEX = 486;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[6][22]";
		INDEX = 487;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[6][21]";
		INDEX = 488;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[6][20]";
		INDEX = 489;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[6][19]";
		INDEX = 490;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[6][18]";
		INDEX = 491;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[6][17]";
		INDEX = 492;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[6][16]";
		INDEX = 493;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[6][15]";
		INDEX = 494;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[6][14]";
		INDEX = 495;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[6][13]";
		INDEX = 496;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[6][12]";
		INDEX = 497;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[6][11]";
		INDEX = 498;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[6][10]";
		INDEX = 499;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[6][9]";
		INDEX = 500;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[6][8]";
		INDEX = 501;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[6][7]";
		INDEX = 502;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[6][6]";
		INDEX = 503;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[6][5]";
		INDEX = 504;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[6][4]";
		INDEX = 505;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[6][3]";
		INDEX = 506;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[6][2]";
		INDEX = 507;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[6][1]";
		INDEX = 508;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[6][0]";
		INDEX = 509;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[7]";
		INDEX = 510;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[7][31]";
		INDEX = 511;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[7][30]";
		INDEX = 512;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[7][29]";
		INDEX = 513;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[7][28]";
		INDEX = 514;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[7][27]";
		INDEX = 515;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[7][26]";
		INDEX = 516;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[7][25]";
		INDEX = 517;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[7][24]";
		INDEX = 518;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[7][23]";
		INDEX = 519;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[7][22]";
		INDEX = 520;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[7][21]";
		INDEX = 521;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[7][20]";
		INDEX = 522;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[7][19]";
		INDEX = 523;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[7][18]";
		INDEX = 524;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[7][17]";
		INDEX = 525;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[7][16]";
		INDEX = 526;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[7][15]";
		INDEX = 527;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[7][14]";
		INDEX = 528;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[7][13]";
		INDEX = 529;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[7][12]";
		INDEX = 530;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[7][11]";
		INDEX = 531;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[7][10]";
		INDEX = 532;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[7][9]";
		INDEX = 533;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[7][8]";
		INDEX = 534;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[7][7]";
		INDEX = 535;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[7][6]";
		INDEX = 536;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[7][5]";
		INDEX = 537;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[7][4]";
		INDEX = 538;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[7][3]";
		INDEX = 539;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[7][2]";
		INDEX = 540;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[7][1]";
		INDEX = 541;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[7][0]";
		INDEX = 542;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[8]";
		INDEX = 543;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[8][31]";
		INDEX = 544;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[8][30]";
		INDEX = 545;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[8][29]";
		INDEX = 546;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[8][28]";
		INDEX = 547;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[8][27]";
		INDEX = 548;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[8][26]";
		INDEX = 549;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[8][25]";
		INDEX = 550;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[8][24]";
		INDEX = 551;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[8][23]";
		INDEX = 552;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[8][22]";
		INDEX = 553;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[8][21]";
		INDEX = 554;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[8][20]";
		INDEX = 555;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[8][19]";
		INDEX = 556;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[8][18]";
		INDEX = 557;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[8][17]";
		INDEX = 558;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[8][16]";
		INDEX = 559;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[8][15]";
		INDEX = 560;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[8][14]";
		INDEX = 561;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[8][13]";
		INDEX = 562;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[8][12]";
		INDEX = 563;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[8][11]";
		INDEX = 564;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[8][10]";
		INDEX = 565;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[8][9]";
		INDEX = 566;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[8][8]";
		INDEX = 567;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[8][7]";
		INDEX = 568;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[8][6]";
		INDEX = 569;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[8][5]";
		INDEX = 570;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[8][4]";
		INDEX = 571;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[8][3]";
		INDEX = 572;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[8][2]";
		INDEX = 573;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[8][1]";
		INDEX = 574;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[8][0]";
		INDEX = 575;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[9]";
		INDEX = 576;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[9][31]";
		INDEX = 577;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[9][30]";
		INDEX = 578;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[9][29]";
		INDEX = 579;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[9][28]";
		INDEX = 580;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[9][27]";
		INDEX = 581;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[9][26]";
		INDEX = 582;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[9][25]";
		INDEX = 583;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[9][24]";
		INDEX = 584;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[9][23]";
		INDEX = 585;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[9][22]";
		INDEX = 586;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[9][21]";
		INDEX = 587;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[9][20]";
		INDEX = 588;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[9][19]";
		INDEX = 589;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[9][18]";
		INDEX = 590;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[9][17]";
		INDEX = 591;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[9][16]";
		INDEX = 592;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[9][15]";
		INDEX = 593;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[9][14]";
		INDEX = 594;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[9][13]";
		INDEX = 595;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[9][12]";
		INDEX = 596;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[9][11]";
		INDEX = 597;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[9][10]";
		INDEX = 598;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[9][9]";
		INDEX = 599;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[9][8]";
		INDEX = 600;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[9][7]";
		INDEX = 601;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[9][6]";
		INDEX = 602;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[9][5]";
		INDEX = 603;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[9][4]";
		INDEX = 604;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[9][3]";
		INDEX = 605;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[9][2]";
		INDEX = 606;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[9][1]";
		INDEX = 607;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[9][0]";
		INDEX = 608;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[10]";
		INDEX = 609;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[10][31]";
		INDEX = 610;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[10][30]";
		INDEX = 611;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[10][29]";
		INDEX = 612;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[10][28]";
		INDEX = 613;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[10][27]";
		INDEX = 614;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[10][26]";
		INDEX = 615;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[10][25]";
		INDEX = 616;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[10][24]";
		INDEX = 617;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[10][23]";
		INDEX = 618;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[10][22]";
		INDEX = 619;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[10][21]";
		INDEX = 620;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[10][20]";
		INDEX = 621;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[10][19]";
		INDEX = 622;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[10][18]";
		INDEX = 623;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[10][17]";
		INDEX = 624;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[10][16]";
		INDEX = 625;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[10][15]";
		INDEX = 626;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[10][14]";
		INDEX = 627;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[10][13]";
		INDEX = 628;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[10][12]";
		INDEX = 629;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[10][11]";
		INDEX = 630;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[10][10]";
		INDEX = 631;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[10][9]";
		INDEX = 632;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[10][8]";
		INDEX = 633;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[10][7]";
		INDEX = 634;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[10][6]";
		INDEX = 635;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[10][5]";
		INDEX = 636;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[10][4]";
		INDEX = 637;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[10][3]";
		INDEX = 638;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[10][2]";
		INDEX = 639;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[10][1]";
		INDEX = 640;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[10][0]";
		INDEX = 641;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[11]";
		INDEX = 642;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[11][31]";
		INDEX = 643;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[11][30]";
		INDEX = 644;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[11][29]";
		INDEX = 645;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[11][28]";
		INDEX = 646;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[11][27]";
		INDEX = 647;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[11][26]";
		INDEX = 648;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[11][25]";
		INDEX = 649;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[11][24]";
		INDEX = 650;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[11][23]";
		INDEX = 651;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[11][22]";
		INDEX = 652;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[11][21]";
		INDEX = 653;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[11][20]";
		INDEX = 654;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[11][19]";
		INDEX = 655;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[11][18]";
		INDEX = 656;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[11][17]";
		INDEX = 657;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[11][16]";
		INDEX = 658;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[11][15]";
		INDEX = 659;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[11][14]";
		INDEX = 660;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[11][13]";
		INDEX = 661;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[11][12]";
		INDEX = 662;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[11][11]";
		INDEX = 663;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[11][10]";
		INDEX = 664;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[11][9]";
		INDEX = 665;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[11][8]";
		INDEX = 666;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[11][7]";
		INDEX = 667;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[11][6]";
		INDEX = 668;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[11][5]";
		INDEX = 669;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[11][4]";
		INDEX = 670;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[11][3]";
		INDEX = 671;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[11][2]";
		INDEX = 672;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[11][1]";
		INDEX = 673;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[11][0]";
		INDEX = 674;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[12]";
		INDEX = 675;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[12][31]";
		INDEX = 676;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[12][30]";
		INDEX = 677;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[12][29]";
		INDEX = 678;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[12][28]";
		INDEX = 679;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[12][27]";
		INDEX = 680;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[12][26]";
		INDEX = 681;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[12][25]";
		INDEX = 682;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[12][24]";
		INDEX = 683;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[12][23]";
		INDEX = 684;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[12][22]";
		INDEX = 685;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[12][21]";
		INDEX = 686;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[12][20]";
		INDEX = 687;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[12][19]";
		INDEX = 688;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[12][18]";
		INDEX = 689;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[12][17]";
		INDEX = 690;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[12][16]";
		INDEX = 691;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[12][15]";
		INDEX = 692;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[12][14]";
		INDEX = 693;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[12][13]";
		INDEX = 694;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[12][12]";
		INDEX = 695;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[12][11]";
		INDEX = 696;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[12][10]";
		INDEX = 697;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[12][9]";
		INDEX = 698;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[12][8]";
		INDEX = 699;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[12][7]";
		INDEX = 700;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[12][6]";
		INDEX = 701;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[12][5]";
		INDEX = 702;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[12][4]";
		INDEX = 703;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[12][3]";
		INDEX = 704;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[12][2]";
		INDEX = 705;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[12][1]";
		INDEX = 706;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[12][0]";
		INDEX = 707;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[13]";
		INDEX = 708;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[13][31]";
		INDEX = 709;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[13][30]";
		INDEX = 710;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[13][29]";
		INDEX = 711;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[13][28]";
		INDEX = 712;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[13][27]";
		INDEX = 713;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[13][26]";
		INDEX = 714;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[13][25]";
		INDEX = 715;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[13][24]";
		INDEX = 716;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[13][23]";
		INDEX = 717;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[13][22]";
		INDEX = 718;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[13][21]";
		INDEX = 719;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[13][20]";
		INDEX = 720;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[13][19]";
		INDEX = 721;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[13][18]";
		INDEX = 722;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[13][17]";
		INDEX = 723;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[13][16]";
		INDEX = 724;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[13][15]";
		INDEX = 725;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[13][14]";
		INDEX = 726;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[13][13]";
		INDEX = 727;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[13][12]";
		INDEX = 728;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[13][11]";
		INDEX = 729;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[13][10]";
		INDEX = 730;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[13][9]";
		INDEX = 731;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[13][8]";
		INDEX = 732;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[13][7]";
		INDEX = 733;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[13][6]";
		INDEX = 734;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[13][5]";
		INDEX = 735;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[13][4]";
		INDEX = 736;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[13][3]";
		INDEX = 737;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[13][2]";
		INDEX = 738;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[13][1]";
		INDEX = 739;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[13][0]";
		INDEX = 740;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[14]";
		INDEX = 741;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[14][31]";
		INDEX = 742;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[14][30]";
		INDEX = 743;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[14][29]";
		INDEX = 744;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[14][28]";
		INDEX = 745;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[14][27]";
		INDEX = 746;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[14][26]";
		INDEX = 747;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[14][25]";
		INDEX = 748;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[14][24]";
		INDEX = 749;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[14][23]";
		INDEX = 750;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[14][22]";
		INDEX = 751;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[14][21]";
		INDEX = 752;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[14][20]";
		INDEX = 753;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[14][19]";
		INDEX = 754;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[14][18]";
		INDEX = 755;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[14][17]";
		INDEX = 756;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[14][16]";
		INDEX = 757;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[14][15]";
		INDEX = 758;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[14][14]";
		INDEX = 759;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[14][13]";
		INDEX = 760;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[14][12]";
		INDEX = 761;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[14][11]";
		INDEX = 762;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[14][10]";
		INDEX = 763;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[14][9]";
		INDEX = 764;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[14][8]";
		INDEX = 765;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[14][7]";
		INDEX = 766;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[14][6]";
		INDEX = 767;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[14][5]";
		INDEX = 768;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[14][4]";
		INDEX = 769;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[14][3]";
		INDEX = 770;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[14][2]";
		INDEX = 771;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[14][1]";
		INDEX = 772;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[14][0]";
		INDEX = 773;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[15]";
		INDEX = 774;
		FORMAT = T;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[15][31]";
		INDEX = 775;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[15][30]";
		INDEX = 776;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[15][29]";
		INDEX = 777;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[15][28]";
		INDEX = 778;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[15][27]";
		INDEX = 779;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[15][26]";
		INDEX = 780;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[15][25]";
		INDEX = 781;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[15][24]";
		INDEX = 782;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[15][23]";
		INDEX = 783;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[15][22]";
		INDEX = 784;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[15][21]";
		INDEX = 785;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[15][20]";
		INDEX = 786;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[15][19]";
		INDEX = 787;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[15][18]";
		INDEX = 788;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[15][17]";
		INDEX = 789;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[15][16]";
		INDEX = 790;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[15][15]";
		INDEX = 791;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[15][14]";
		INDEX = 792;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[15][13]";
		INDEX = 793;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[15][12]";
		INDEX = 794;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[15][11]";
		INDEX = 795;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[15][10]";
		INDEX = 796;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[15][9]";
		INDEX = 797;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[15][8]";
		INDEX = 798;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[15][7]";
		INDEX = 799;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[15][6]";
		INDEX = 800;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[15][5]";
		INDEX = 801;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[15][4]";
		INDEX = 802;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[15][3]";
		INDEX = 803;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[15][2]";
		INDEX = 804;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[15][1]";
		INDEX = 805;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
	LINE{
		SIGNAL = "armreduced:arm_cpu|RegisterFile:registerfile|Rf[15][0]";
		INDEX = 806;
		FORMAT = E;
		SCALE = 1;
		VISIBLE = Y;
		FLAG = N;
	}
}
