// Seed: 3897142846
module module_0 ();
  wire id_1;
endmodule
macromodule module_1 (
    input supply0 id_0
);
  assign id_2 = -1;
  always begin : LABEL_0
    id_3 <= #1 id_2;
  end
  wire id_4;
  assign id_2 = -1 == -1;
  module_0 modCall_1 ();
  wire id_5;
endmodule
module module_2 (
    input wire  id_0,
    input uwire id_1,
    input wire  id_2,
    input wor   id_3,
    input tri   id_4,
    input uwire id_5
);
  assign id_7 = (-1);
  wire id_8, id_9;
  wire id_10, id_11;
  module_0 modCall_1 ();
endmodule
