 
****************************************
Report : qor
Design : usb_phy
Version: W-2024.09-SP4-1
Date   : Tue Apr 29 11:32:10 2025
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:               5.00
  Critical Path Length:          7.11
  Critical Path Slack:           2.62
  Critical Path Clk Period:     10.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.17
  Total Hold Violation:         -1.58
  No. of Hold Violations:       24.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          2
  Hierarchical Port Count:         37
  Leaf Cell Count:                313
  Buf/Inv Cell Count:              29
  Buf Cell Count:                   1
  Inv Cell Count:                  28
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       215
  Sequential Cell Count:           98
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      478.044867
  Noncombinational Area:   647.558933
  Buf/Inv Area:             37.613312
  Total Buffer Area:             2.03
  Total Inverter Area:          35.58
  Macro/Black Box Area:      0.000000
  Net Area:                207.397611
  -----------------------------------
  Cell Area:              1125.603801
  Design Area:            1333.001411


  Design Rules
  -----------------------------------
  Total Number of Nets:           359
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: xunil-03.coe.drexel.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.67
  Logic Optimization:                  1.61
  Mapping Optimization:                1.10
  -----------------------------------------
  Overall Compile Time:                5.95
  Overall Compile Wall Clock Time:     7.09

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.17  TNS: 1.58  Number of Violating Paths: 24

  --------------------------------------------------------------------


1
