/***************************************************************************
 *     Copyright (c) 1999-2007, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_pci_gen.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 7/23/07 3:45p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Mon Jul 23 12:02:35 2007
 *                 MD5 Checksum         61f9c4d8dcdcd06017506dddbf23f434
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008004
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7400/rdb/d0/bchp_pci_gen.h $
 * 
 * Hydra_Software_Devel/1   7/23/07 3:45p maivu
 * PR 32842: Initial revision
 *
 ***************************************************************************/

#ifndef BCHP_PCI_GEN_H__
#define BCHP_PCI_GEN_H__

/***************************************************************************
 *PCI_GEN - PCI General Control Registers
 ***************************************************************************/
#define BCHP_PCI_GEN_PCI_CTRL                    0x00000100 /* PCI Control */
#define BCHP_PCI_GEN_BUS_NUM                     0x00000104 /* PCI Bus Number */
#define BCHP_PCI_GEN_MSLV_RETRY_ADDR             0x00000108 /* PCI Memory Slave Retry Address */
#define BCHP_PCI_GEN_MSLV_RETRY_STATUS           0x0000010c /* PCI Memory Slave Retry Status */
#define BCHP_PCI_GEN_GSLV_RETRY_ADDR             0x00000110 /* PCI GISB Slave Retry Address */
#define BCHP_PCI_GEN_GSLV_RETRY_STATUS           0x00000114 /* PCI GISB Slave Retry Status */
#define BCHP_PCI_GEN_REVISION                    0x00000118 /* PCI Revision Register */
#define BCHP_PCI_GEN_PCI_SCRATCH0                0x00000120 /* PCI Scratch register 0 */
#define BCHP_PCI_GEN_PCI_DEBUG                   0x00000124 /* PCI Debug register */
#define BCHP_PCI_GEN_GISB_WINDOW_SIZE            0x00000128 /* PCI GISB Window Size Register */

/***************************************************************************
 *PCI_CTRL - PCI Control
 ***************************************************************************/
/* PCI_GEN :: PCI_CTRL :: reserved0 [31:20] */
#define BCHP_PCI_GEN_PCI_CTRL_reserved0_MASK                       0xfff00000
#define BCHP_PCI_GEN_PCI_CTRL_reserved0_SHIFT                      20

/* PCI_GEN :: PCI_CTRL :: ARB_PROTOCOL_SEL3 [19:19] */
#define BCHP_PCI_GEN_PCI_CTRL_ARB_PROTOCOL_SEL3_MASK               0x00080000
#define BCHP_PCI_GEN_PCI_CTRL_ARB_PROTOCOL_SEL3_SHIFT              19
#define BCHP_PCI_GEN_PCI_CTRL_ARB_PROTOCOL_SEL3_EBI_PROTOCOL       1
#define BCHP_PCI_GEN_PCI_CTRL_ARB_PROTOCOL_SEL3_PCI_PROTOCOL       0

/* PCI_GEN :: PCI_CTRL :: ARB_PROTOCOL_SEL2 [18:18] */
#define BCHP_PCI_GEN_PCI_CTRL_ARB_PROTOCOL_SEL2_MASK               0x00040000
#define BCHP_PCI_GEN_PCI_CTRL_ARB_PROTOCOL_SEL2_SHIFT              18
#define BCHP_PCI_GEN_PCI_CTRL_ARB_PROTOCOL_SEL2_EBI_PROTOCOL       1
#define BCHP_PCI_GEN_PCI_CTRL_ARB_PROTOCOL_SEL2_PCI_PROTOCOL       0

/* PCI_GEN :: PCI_CTRL :: ARB_PROTOCOL_SEL1 [17:17] */
#define BCHP_PCI_GEN_PCI_CTRL_ARB_PROTOCOL_SEL1_MASK               0x00020000
#define BCHP_PCI_GEN_PCI_CTRL_ARB_PROTOCOL_SEL1_SHIFT              17
#define BCHP_PCI_GEN_PCI_CTRL_ARB_PROTOCOL_SEL1_EBI_PROTOCOL       1
#define BCHP_PCI_GEN_PCI_CTRL_ARB_PROTOCOL_SEL1_PCI_PROTOCOL       0

/* PCI_GEN :: PCI_CTRL :: ARB_PROTOCOL_SEL0 [16:16] */
#define BCHP_PCI_GEN_PCI_CTRL_ARB_PROTOCOL_SEL0_MASK               0x00010000
#define BCHP_PCI_GEN_PCI_CTRL_ARB_PROTOCOL_SEL0_SHIFT              16
#define BCHP_PCI_GEN_PCI_CTRL_ARB_PROTOCOL_SEL0_EBI_PROTOCOL       1
#define BCHP_PCI_GEN_PCI_CTRL_ARB_PROTOCOL_SEL0_PCI_PROTOCOL       0

/* PCI_GEN :: PCI_CTRL :: reserved1 [15:11] */
#define BCHP_PCI_GEN_PCI_CTRL_reserved1_MASK                       0x0000f800
#define BCHP_PCI_GEN_PCI_CTRL_reserved1_SHIFT                      11

/* PCI_GEN :: PCI_CTRL :: GEN_TAR_ABORT [10:10] */
#define BCHP_PCI_GEN_PCI_CTRL_GEN_TAR_ABORT_MASK                   0x00000400
#define BCHP_PCI_GEN_PCI_CTRL_GEN_TAR_ABORT_SHIFT                  10

/* PCI_GEN :: PCI_CTRL :: CFG_SWAP [09:09] */
#define BCHP_PCI_GEN_PCI_CTRL_CFG_SWAP_MASK                        0x00000200
#define BCHP_PCI_GEN_PCI_CTRL_CFG_SWAP_SHIFT                       9

/* PCI_GEN :: PCI_CTRL :: CFG_BYTE_ALIGN [08:08] */
#define BCHP_PCI_GEN_PCI_CTRL_CFG_BYTE_ALIGN_MASK                  0x00000100
#define BCHP_PCI_GEN_PCI_CTRL_CFG_BYTE_ALIGN_SHIFT                 8

/* PCI_GEN :: PCI_CTRL :: ARB_PARK_ID [07:01] */
#define BCHP_PCI_GEN_PCI_CTRL_ARB_PARK_ID_MASK                     0x000000fe
#define BCHP_PCI_GEN_PCI_CTRL_ARB_PARK_ID_SHIFT                    1

/* PCI_GEN :: PCI_CTRL :: reserved2 [00:00] */
#define BCHP_PCI_GEN_PCI_CTRL_reserved2_MASK                       0x00000001
#define BCHP_PCI_GEN_PCI_CTRL_reserved2_SHIFT                      0

/***************************************************************************
 *BUS_NUM - PCI Bus Number
 ***************************************************************************/
/* PCI_GEN :: BUS_NUM :: reserved0 [31:16] */
#define BCHP_PCI_GEN_BUS_NUM_reserved0_MASK                        0xffff0000
#define BCHP_PCI_GEN_BUS_NUM_reserved0_SHIFT                       16

/* PCI_GEN :: BUS_NUM :: SUB [15:08] */
#define BCHP_PCI_GEN_BUS_NUM_SUB_MASK                              0x0000ff00
#define BCHP_PCI_GEN_BUS_NUM_SUB_SHIFT                             8

/* PCI_GEN :: BUS_NUM :: PRIME [07:00] */
#define BCHP_PCI_GEN_BUS_NUM_PRIME_MASK                            0x000000ff
#define BCHP_PCI_GEN_BUS_NUM_PRIME_SHIFT                           0

/***************************************************************************
 *MSLV_RETRY_ADDR - PCI Memory Slave Retry Address
 ***************************************************************************/
/* PCI_GEN :: MSLV_RETRY_ADDR :: ADDR [31:00] */
#define BCHP_PCI_GEN_MSLV_RETRY_ADDR_ADDR_MASK                     0xffffffff
#define BCHP_PCI_GEN_MSLV_RETRY_ADDR_ADDR_SHIFT                    0

/***************************************************************************
 *MSLV_RETRY_STATUS - PCI Memory Slave Retry Status
 ***************************************************************************/
/* PCI_GEN :: MSLV_RETRY_STATUS :: reserved0 [31:08] */
#define BCHP_PCI_GEN_MSLV_RETRY_STATUS_reserved0_MASK              0xffffff00
#define BCHP_PCI_GEN_MSLV_RETRY_STATUS_reserved0_SHIFT             8

/* PCI_GEN :: MSLV_RETRY_STATUS :: BYTE_EN [07:04] */
#define BCHP_PCI_GEN_MSLV_RETRY_STATUS_BYTE_EN_MASK                0x000000f0
#define BCHP_PCI_GEN_MSLV_RETRY_STATUS_BYTE_EN_SHIFT               4

/* PCI_GEN :: MSLV_RETRY_STATUS :: CMD [03:00] */
#define BCHP_PCI_GEN_MSLV_RETRY_STATUS_CMD_MASK                    0x0000000f
#define BCHP_PCI_GEN_MSLV_RETRY_STATUS_CMD_SHIFT                   0

/***************************************************************************
 *GSLV_RETRY_ADDR - PCI GISB Slave Retry Address
 ***************************************************************************/
/* PCI_GEN :: GSLV_RETRY_ADDR :: ADDR [31:00] */
#define BCHP_PCI_GEN_GSLV_RETRY_ADDR_ADDR_MASK                     0xffffffff
#define BCHP_PCI_GEN_GSLV_RETRY_ADDR_ADDR_SHIFT                    0

/***************************************************************************
 *GSLV_RETRY_STATUS - PCI GISB Slave Retry Status
 ***************************************************************************/
/* PCI_GEN :: GSLV_RETRY_STATUS :: reserved0 [31:08] */
#define BCHP_PCI_GEN_GSLV_RETRY_STATUS_reserved0_MASK              0xffffff00
#define BCHP_PCI_GEN_GSLV_RETRY_STATUS_reserved0_SHIFT             8

/* PCI_GEN :: GSLV_RETRY_STATUS :: BYTE_EN [07:04] */
#define BCHP_PCI_GEN_GSLV_RETRY_STATUS_BYTE_EN_MASK                0x000000f0
#define BCHP_PCI_GEN_GSLV_RETRY_STATUS_BYTE_EN_SHIFT               4

/* PCI_GEN :: GSLV_RETRY_STATUS :: CMD [03:00] */
#define BCHP_PCI_GEN_GSLV_RETRY_STATUS_CMD_MASK                    0x0000000f
#define BCHP_PCI_GEN_GSLV_RETRY_STATUS_CMD_SHIFT                   0

/***************************************************************************
 *REVISION - PCI Revision Register
 ***************************************************************************/
/* PCI_GEN :: REVISION :: reserved0 [31:16] */
#define BCHP_PCI_GEN_REVISION_reserved0_MASK                       0xffff0000
#define BCHP_PCI_GEN_REVISION_reserved0_SHIFT                      16

/* PCI_GEN :: REVISION :: MAJOR [15:08] */
#define BCHP_PCI_GEN_REVISION_MAJOR_MASK                           0x0000ff00
#define BCHP_PCI_GEN_REVISION_MAJOR_SHIFT                          8

/* PCI_GEN :: REVISION :: MINOR [07:00] */
#define BCHP_PCI_GEN_REVISION_MINOR_MASK                           0x000000ff
#define BCHP_PCI_GEN_REVISION_MINOR_SHIFT                          0

/***************************************************************************
 *PCI_SCRATCH0 - PCI Scratch register 0
 ***************************************************************************/
/* PCI_GEN :: PCI_SCRATCH0 :: DATA [31:00] */
#define BCHP_PCI_GEN_PCI_SCRATCH0_DATA_MASK                        0xffffffff
#define BCHP_PCI_GEN_PCI_SCRATCH0_DATA_SHIFT                       0

/***************************************************************************
 *PCI_DEBUG - PCI Debug register
 ***************************************************************************/
/* PCI_GEN :: PCI_DEBUG :: reserved0 [31:02] */
#define BCHP_PCI_GEN_PCI_DEBUG_reserved0_MASK                      0xfffffffc
#define BCHP_PCI_GEN_PCI_DEBUG_reserved0_SHIFT                     2

/* PCI_GEN :: PCI_DEBUG :: GISB_WR_TRHU [01:01] */
#define BCHP_PCI_GEN_PCI_DEBUG_GISB_WR_TRHU_MASK                   0x00000002
#define BCHP_PCI_GEN_PCI_DEBUG_GISB_WR_TRHU_SHIFT                  1

/* PCI_GEN :: PCI_DEBUG :: SCB_WR_TRHU [00:00] */
#define BCHP_PCI_GEN_PCI_DEBUG_SCB_WR_TRHU_MASK                    0x00000001
#define BCHP_PCI_GEN_PCI_DEBUG_SCB_WR_TRHU_SHIFT                   0

/***************************************************************************
 *GISB_WINDOW_SIZE - PCI GISB Window Size Register
 ***************************************************************************/
/* PCI_GEN :: GISB_WINDOW_SIZE :: reserved0 [31:01] */
#define BCHP_PCI_GEN_GISB_WINDOW_SIZE_reserved0_MASK               0xfffffffe
#define BCHP_PCI_GEN_GISB_WINDOW_SIZE_reserved0_SHIFT              1

/* PCI_GEN :: GISB_WINDOW_SIZE :: ENABLE_256MB_GISB_WINDOW [00:00] */
#define BCHP_PCI_GEN_GISB_WINDOW_SIZE_ENABLE_256MB_GISB_WINDOW_MASK 0x00000001
#define BCHP_PCI_GEN_GISB_WINDOW_SIZE_ENABLE_256MB_GISB_WINDOW_SHIFT 0

#endif /* #ifndef BCHP_PCI_GEN_H__ */

/* End of File */
