<!DOCTYPE html>
<html lang="zh-CN">
<head>
  <meta charset="UTF-8">
<meta name="viewport" content="width=device-width">
<meta name="theme-color" content="#222"><meta name="generator" content="Hexo 6.1.0">


  <link rel="apple-touch-icon" sizes="180x180" href="/images/apple-touch-icon-next.png">
  <link rel="icon" type="image/png" sizes="32x32" href="/images/favicon-32x32-next.png">
  <link rel="icon" type="image/png" sizes="16x16" href="/images/favicon-16x16-next.png">
  <link rel="mask-icon" href="/images/logo.svg" color="#222">

<link rel="stylesheet" href="/css/main.css">



<link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fortawesome/fontawesome-free@6.1.1/css/all.min.css" integrity="sha256-DfWjNxDkM94fVBWx1H5BMMp0Zq7luBlV8QRcSES7s+0=" crossorigin="anonymous">
  <link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/animate.css@3.1.1/animate.min.css" integrity="sha256-PR7ttpcvz8qrF57fur/yAx1qXMFJeJFiA6pSzWi0OIE=" crossorigin="anonymous">
  <link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/pace-js@1.2.4/themes/blue/pace-theme-minimal.css">
  <script src="https://cdn.jsdelivr.net/npm/pace-js@1.2.4/pace.min.js" integrity="sha256-gqd7YTjg/BtfqWSwsJOvndl0Bxc8gFImLEkXQT8+qj0=" crossorigin="anonymous"></script>

<script class="next-config" data-name="main" type="application/json">{"hostname":"example.com","root":"/","images":"/images","scheme":"Muse","darkmode":false,"version":"8.11.0","exturl":false,"sidebar":{"position":"left","display":"post","padding":18,"offset":12},"copycode":false,"bookmark":{"enable":false,"color":"#222","save":"auto"},"mediumzoom":false,"lazyload":false,"pangu":false,"comments":{"style":"tabs","active":null,"storage":true,"lazyload":false,"nav":null},"stickytabs":false,"motion":{"enable":true,"async":false,"transition":{"post_block":"fadeIn","post_header":"fadeInDown","post_body":"fadeInDown","coll_header":"fadeInLeft","sidebar":"fadeInUp"}},"prism":false,"i18n":{"placeholder":"搜索...","empty":"没有找到任何搜索结果：${query}","hits_time":"找到 ${hits} 个搜索结果（用时 ${time} 毫秒）","hits":"找到 ${hits} 个搜索结果"},"path":"/search.xml","localsearch":{"enable":true,"trigger":"auto","top_n_per_article":1,"unescape":false,"preload":false}}</script><script src="/js/config.js"></script>

    <meta name="description" content="VL24 边沿检测code  1234567891011121314151617181920212223242526272829&#96;timescale 1ns&#x2F;1nsmodule edge_detect(	input clk,	input rst_n,	input a,		output reg rise,	output reg down);    reg past;        always@(p">
<meta property="og:type" content="article">
<meta property="og:title" content="牛客网Verilog刷题笔记">
<meta property="og:url" content="http://example.com/2022/04/26/nowcoder-24/index.html">
<meta property="og:site_name" content="Clover&#39;s blog">
<meta property="og:description" content="VL24 边沿检测code  1234567891011121314151617181920212223242526272829&#96;timescale 1ns&#x2F;1nsmodule edge_detect(	input clk,	input rst_n,	input a,		output reg rise,	output reg down);    reg past;        always@(p">
<meta property="og:locale" content="zh_CN">
<meta property="article:published_time" content="2022-04-26T10:12:24.000Z">
<meta property="article:modified_time" content="2022-04-28T09:09:17.868Z">
<meta property="article:author" content="Clover">
<meta property="article:tag" content="Verilog">
<meta name="twitter:card" content="summary">


<link rel="canonical" href="http://example.com/2022/04/26/nowcoder-24/">



<script class="next-config" data-name="page" type="application/json">{"sidebar":"","isHome":false,"isPost":true,"lang":"zh-CN","comments":true,"permalink":"http://example.com/2022/04/26/nowcoder-24/","path":"2022/04/26/nowcoder-24/","title":"牛客网Verilog刷题笔记"}</script>

<script class="next-config" data-name="calendar" type="application/json">""</script>
<title>牛客网Verilog刷题笔记 | Clover's blog</title>
  





  <noscript>
    <link rel="stylesheet" href="/css/noscript.css">
  </noscript>
</head>

<body itemscope itemtype="http://schema.org/WebPage" class="use-motion">
  <div class="headband"></div>

  <main class="main">
    <header class="header" itemscope itemtype="http://schema.org/WPHeader">
      <div class="header-inner"><div class="site-brand-container">
  <div class="site-nav-toggle">
    <div class="toggle" aria-label="切换导航栏" role="button">
        <span class="toggle-line"></span>
        <span class="toggle-line"></span>
        <span class="toggle-line"></span>
    </div>
  </div>

  <div class="site-meta">

    <a href="/" class="brand" rel="start">
      <i class="logo-line"></i>
      <p class="site-title">Clover's blog</p>
      <i class="logo-line"></i>
    </a>
      <p class="site-subtitle" itemprop="description">什么，您是哪里来的闯入者？</p>
  </div>

  <div class="site-nav-right">
    <div class="toggle popup-trigger">
        <i class="fa fa-search fa-fw fa-lg"></i>
    </div>
  </div>
</div>



<nav class="site-nav">
  <ul class="main-menu menu"><li class="menu-item menu-item-home"><a href="/" rel="section"><i class="fa fa-home fa-fw"></i>首页</a></li><li class="menu-item menu-item-about"><a href="/about/" rel="section"><i class="fa fa-user fa-fw"></i>关于</a></li><li class="menu-item menu-item-tags"><a href="/tags/" rel="section"><i class="fa fa-tags fa-fw"></i>标签</a></li><li class="menu-item menu-item-categories"><a href="/categories/" rel="section"><i class="fa fa-th fa-fw"></i>分类</a></li><li class="menu-item menu-item-archives"><a href="/archives/" rel="section"><i class="fa fa-archive fa-fw"></i>归档</a></li>
      <li class="menu-item menu-item-search">
        <a role="button" class="popup-trigger"><i class="fa fa-search fa-fw"></i>搜索
        </a>
      </li>
  </ul>
</nav>



  <div class="search-pop-overlay">
    <div class="popup search-popup"><div class="search-header">
  <span class="search-icon">
    <i class="fa fa-search"></i>
  </span>
  <div class="search-input-container">
    <input autocomplete="off" autocapitalize="off" maxlength="80"
           placeholder="搜索..." spellcheck="false"
           type="search" class="search-input">
  </div>
  <span class="popup-btn-close" role="button">
    <i class="fa fa-times-circle"></i>
  </span>
</div>
<div class="search-result-container no-result">
  <div class="search-result-icon">
    <i class="fa fa-spinner fa-pulse fa-5x"></i>
  </div>
</div>

    </div>
  </div>

</div>
        
  
  <div class="toggle sidebar-toggle" role="button">
    <span class="toggle-line"></span>
    <span class="toggle-line"></span>
    <span class="toggle-line"></span>
  </div>

  <aside class="sidebar">

    <div class="sidebar-inner sidebar-nav-active sidebar-toc-active">
      <ul class="sidebar-nav">
        <li class="sidebar-nav-toc">
          文章目录
        </li>
        <li class="sidebar-nav-overview">
          站点概览
        </li>
      </ul>

      <div class="sidebar-panel-container">
        <!--noindex-->
        <div class="post-toc-wrap sidebar-panel">
            <div class="post-toc animated"><ol class="nav"><li class="nav-item nav-level-3"><a class="nav-link" href="#VL24-%E8%BE%B9%E6%B2%BF%E6%A3%80%E6%B5%8B"><span class="nav-number">1.</span> <span class="nav-text">VL24 边沿检测</span></a></li></ol></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E8%BF%9B%E9%98%B6%E6%8C%91%E6%88%98"><span class="nav-number"></span> <span class="nav-text">进阶挑战</span></a><ol class="nav-child"><li class="nav-item nav-level-3"><a class="nav-link" href="#VL2-%E5%90%AB%E6%9C%89%E6%97%A0%E5%85%B3%E9%A1%B9%E7%9A%84%E5%BA%8F%E5%88%97%E6%A3%80%E6%B5%8B"><span class="nav-number">1.</span> <span class="nav-text">VL2 含有无关项的序列检测</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#VL3-%E4%B8%8D%E9%87%8D%E5%8F%A0%E5%BA%8F%E5%88%97%E6%A3%80%E6%B5%8B"><span class="nav-number">2.</span> <span class="nav-text">VL3 不重叠序列检测</span></a><ol class="nav-child"><li class="nav-item nav-level-4"><a class="nav-link" href="#%E7%A7%BB%E4%BD%8D%E5%AF%84%E5%AD%98%E5%99%A8%E6%96%B9%E6%B3%95"><span class="nav-number">2.1.</span> <span class="nav-text">移位寄存器方法</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#%E7%8A%B6%E6%80%81%E6%9C%BA%E6%96%B9%E6%B3%95"><span class="nav-number">2.2.</span> <span class="nav-text">状态机方法</span></a></li></ol></li><li class="nav-item nav-level-3"><a class="nav-link" href="#VL4-%E8%BE%93%E5%85%A5%E5%BA%8F%E5%88%97%E4%B8%8D%E8%BF%9E%E7%BB%AD%E7%9A%84%E5%BA%8F%E5%88%97%E6%A3%80%E6%B5%8B"><span class="nav-number">3.</span> <span class="nav-text">VL4 输入序列不连续的序列检测</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#VL5-%E4%BF%A1%E5%8F%B7%E5%8F%91%E7%94%9F%E5%99%A8-%EF%BC%88%E8%BF%99%E9%81%93%E9%A2%98%E8%9B%AE%E9%9A%BE%E7%9A%84%EF%BC%89"><span class="nav-number">4.</span> <span class="nav-text">VL5 信号发生器 （这道题蛮难的）</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#VL6-%E6%95%B0%E6%8D%AE%E4%B8%B2%E8%BD%AC%E5%B9%B6%E7%94%B5%E8%B7%AF"><span class="nav-number">5.</span> <span class="nav-text">VL6 数据串转并电路</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#VL7-%E6%95%B0%E6%8D%AE%E7%B4%AF%E5%8A%A0%E8%BE%93%E5%87%BA-%EF%BC%88%E6%8A%84%E7%9A%84%E7%AD%94%E6%A1%88%EF%BC%8C%E8%BF%99%E9%A2%98%E8%BF%98%E9%9C%80%E5%8A%A0%E6%B7%B1%E7%90%86%E8%A7%A3%EF%BC%89"><span class="nav-number">6.</span> <span class="nav-text">VL7 数据累加输出 （抄的答案，这题还需加深理解）</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#VL8-%E9%9D%9E%E6%95%B4%E6%95%B0%E5%80%8D%E6%95%B0%E6%8D%AE%E4%BD%8D%E5%AE%BD%E8%BD%AC%E6%8D%A224to128-%EF%BC%88%E7%9C%8B%E6%87%82%E4%BA%86VL7%EF%BC%8C%E8%BF%99%E9%A2%98%E5%B0%B1%E6%84%9F%E8%A7%89%E8%9B%AE%E7%AE%80%E5%8D%95%E4%BA%86%EF%BC%89"><span class="nav-number">7.</span> <span class="nav-text">VL8 非整数倍数据位宽转换24to128 （看懂了VL7，这题就感觉蛮简单了）</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#VL9-%E9%9D%9E%E6%95%B4%E6%95%B0%E5%80%8D%E6%95%B0%E6%8D%AE%E4%BD%8D%E5%AE%BD%E8%BD%AC%E6%8D%A28to12"><span class="nav-number">8.</span> <span class="nav-text">VL9 非整数倍数据位宽转换8to12</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#VL10-%E6%95%B4%E6%95%B0%E5%80%8D%E6%95%B0%E6%8D%AE%E4%BD%8D%E5%AE%BD%E8%BD%AC%E6%8D%A28to16"><span class="nav-number">9.</span> <span class="nav-text">VL10 整数倍数据位宽转换8to16</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#VL11-%E7%8A%B6%E6%80%81%E6%9C%BA-%E9%9D%9E%E9%87%8D%E5%8F%A0%E7%9A%84%E5%BA%8F%E5%88%97%E6%A3%80%E6%B5%8B"><span class="nav-number">10.</span> <span class="nav-text">VL11 状态机-非重叠的序列检测</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#VL12-%E7%8A%B6%E6%80%81%E6%9C%BA-%E9%87%8D%E5%8F%A0%E5%BA%8F%E5%88%97%E6%A3%80%E6%B5%8B"><span class="nav-number">11.</span> <span class="nav-text">VL12 状态机-重叠序列检测</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#VL13-%E6%97%B6%E9%92%9F%E5%88%86%E9%A2%91%EF%BC%88%E5%81%B6%E6%95%B0%EF%BC%89"><span class="nav-number">12.</span> <span class="nav-text">VL13 时钟分频（偶数）</span></a></li></ol></div>
        </div>
        <!--/noindex-->

        <div class="site-overview-wrap sidebar-panel">
          <div class="site-author site-overview-item animated" itemprop="author" itemscope itemtype="http://schema.org/Person">
    <img class="site-author-image" itemprop="image" alt="Clover"
      src="/images/avatar.jpg">
  <p class="site-author-name" itemprop="name">Clover</p>
  <div class="site-description" itemprop="description">这个少年还在迷茫...</div>
</div>
<div class="site-state-wrap site-overview-item animated">
  <nav class="site-state">
      <div class="site-state-item site-state-posts">
        <a href="/archives/">
          <span class="site-state-item-count">13</span>
          <span class="site-state-item-name">日志</span>
        </a>
      </div>
      <div class="site-state-item site-state-tags">
          <a href="/tags/">
        <span class="site-state-item-count">4</span>
        <span class="site-state-item-name">标签</span></a>
      </div>
  </nav>
</div>



        </div>
      </div>
    </div>
  </aside>
  <div class="sidebar-dimmer"></div>


    </header>

    
  <div class="back-to-top" role="button" aria-label="返回顶部">
    <i class="fa fa-arrow-up"></i>
    <span>0%</span>
  </div>

<noscript>
  <div class="noscript-warning">Theme NexT works best with JavaScript enabled</div>
</noscript>


    <div class="main-inner post posts-expand">


  


<div class="post-block">
  
  

  <article itemscope itemtype="http://schema.org/Article" class="post-content" lang="zh-CN">
    <link itemprop="mainEntityOfPage" href="http://example.com/2022/04/26/nowcoder-24/">

    <span hidden itemprop="author" itemscope itemtype="http://schema.org/Person">
      <meta itemprop="image" content="/images/avatar.jpg">
      <meta itemprop="name" content="Clover">
    </span>

    <span hidden itemprop="publisher" itemscope itemtype="http://schema.org/Organization">
      <meta itemprop="name" content="Clover's blog">
      <meta itemprop="description" content="这个少年还在迷茫...">
    </span>

    <span hidden itemprop="post" itemscope itemtype="http://schema.org/CreativeWork">
      <meta itemprop="name" content="牛客网Verilog刷题笔记 | Clover's blog">
      <meta itemprop="description" content="">
    </span>
      <header class="post-header">
        <h1 class="post-title" itemprop="name headline">
          牛客网Verilog刷题笔记
        </h1>

        <div class="post-meta-container">
          <div class="post-meta">
    <span class="post-meta-item">
      <span class="post-meta-item-icon">
        <i class="far fa-calendar"></i>
      </span>
      <span class="post-meta-item-text">发表于</span>

      <time title="创建时间：2022-04-26 18:12:24" itemprop="dateCreated datePublished" datetime="2022-04-26T18:12:24+08:00">2022-04-26</time>
    </span>
    <span class="post-meta-item">
      <span class="post-meta-item-icon">
        <i class="far fa-calendar-check"></i>
      </span>
      <span class="post-meta-item-text">更新于</span>
      <time title="修改时间：2022-04-28 17:09:17" itemprop="dateModified" datetime="2022-04-28T17:09:17+08:00">2022-04-28</time>
    </span>

  
</div>

        </div>
      </header>

    
    
    
    <div class="post-body" itemprop="articleBody">
        <h3 id="VL24-边沿检测"><a href="#VL24-边沿检测" class="headerlink" title="VL24 边沿检测"></a>VL24 边沿检测</h3><details class="note info no-icon"><summary><p>code</p>
</summary>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns/1ns</span></span><br><span class="line"><span class="keyword">module</span> edge_detect(</span><br><span class="line">	<span class="keyword">input</span> clk,</span><br><span class="line">	<span class="keyword">input</span> rst_n,</span><br><span class="line">	<span class="keyword">input</span> a,</span><br><span class="line">	</span><br><span class="line">	<span class="keyword">output</span> <span class="keyword">reg</span> rise,</span><br><span class="line">	<span class="keyword">output</span> <span class="keyword">reg</span> down</span><br><span class="line">);</span><br><span class="line">    <span class="keyword">reg</span> past;</span><br><span class="line">    </span><br><span class="line">    <span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n)</span><br><span class="line">            past &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">else</span></span><br><span class="line">            past &lt;= a;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    </span><br><span class="line">    <span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n) <span class="keyword">begin</span></span><br><span class="line">            rise &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">            down &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            rise &lt;= ((~past &amp; a) === <span class="number">1&#x27;b1</span>)? <span class="number">1</span> : <span class="number">0</span>;		<span class="comment">//使用全等于，避免未知态带来的影响</span></span><br><span class="line">            down &lt;= ((past &amp; ~a) === <span class="number">1&#x27;b1</span>)? <span class="number">1</span> : <span class="number">0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

</details>

<h2 id="进阶挑战"><a href="#进阶挑战" class="headerlink" title="进阶挑战"></a>进阶挑战</h2><h3 id="VL2-含有无关项的序列检测"><a href="#VL2-含有无关项的序列检测" class="headerlink" title="VL2 含有无关项的序列检测"></a>VL2 含有无关项的序列检测</h3><details class="note info no-icon"><summary><p>code</p>
</summary>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns/1ns</span></span><br><span class="line"><span class="keyword">module</span> sequence_detect(</span><br><span class="line">    <span class="keyword">input</span> clk,</span><br><span class="line">    <span class="keyword">input</span> rst_n,</span><br><span class="line">    <span class="keyword">input</span> a,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> match</span><br><span class="line">    );</span><br><span class="line">	<span class="comment">//因为存在三位无关项，用状态机需要用到太多状态了，实现起来较为困难</span></span><br><span class="line">    <span class="comment">//故使用9位移位寄存器实现</span></span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">8</span>:<span class="number">0</span>] data;</span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span> (~rst_n)</span><br><span class="line">            data &lt;= <span class="number">9&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">else</span></span><br><span class="line">            data &lt;=&#123;data[<span class="number">7</span>:<span class="number">0</span>], a&#125;;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span> (~rst_n)</span><br><span class="line">            match &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span> ((data[<span class="number">8</span>:<span class="number">6</span>]==<span class="number">3&#x27;b011</span>)&amp;(data[<span class="number">2</span>:<span class="number">0</span>]==<span class="number">3&#x27;b110</span>))	<span class="comment">//中间三项为无关项</span></span><br><span class="line">            match &lt;= <span class="number">1&#x27;b1</span>;</span><br><span class="line">        <span class="keyword">else</span></span><br><span class="line">            match &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

</details>

<h3 id="VL3-不重叠序列检测"><a href="#VL3-不重叠序列检测" class="headerlink" title="VL3 不重叠序列检测"></a>VL3 不重叠序列检测</h3><h4 id="移位寄存器方法"><a href="#移位寄存器方法" class="headerlink" title="移位寄存器方法"></a>移位寄存器方法</h4><details class="note info no-icon"><summary><p>code</p>
</summary>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns/1ns</span></span><br><span class="line"><span class="keyword">module</span> sequence_detect(</span><br><span class="line">	<span class="keyword">input</span> clk,</span><br><span class="line">	<span class="keyword">input</span> rst_n,</span><br><span class="line">	<span class="keyword">input</span> data,</span><br><span class="line">	<span class="keyword">output</span> <span class="keyword">reg</span> match,</span><br><span class="line">	<span class="keyword">output</span> <span class="keyword">reg</span> not_match</span><br><span class="line">	);</span><br><span class="line">    <span class="comment">//counter</span></span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">2</span>:<span class="number">0</span>] cnt;</span><br><span class="line">    <span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n)</span><br><span class="line">            cnt &lt;= <span class="number">3&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span>(cnt == <span class="number">3&#x27;d6</span>)</span><br><span class="line">            cnt &lt;= <span class="number">3&#x27;d1</span>;</span><br><span class="line">        <span class="keyword">else</span> </span><br><span class="line">            cnt &lt;= cnt + <span class="number">1&#x27;b1</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="comment">//shifting register</span></span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">5</span>:<span class="number">0</span>] data_in;</span><br><span class="line">    <span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n)</span><br><span class="line">            data_in &lt;= <span class="number">6&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">else</span> </span><br><span class="line">            data_in &lt;= &#123;data_in[<span class="number">4</span>:<span class="number">0</span>], data&#125;;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="comment">//output</span></span><br><span class="line">    <span class="keyword">always</span>@(*) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(cnt == <span class="number">3&#x27;d6</span>)</span><br><span class="line">            <span class="keyword">case</span>(data_in)</span><br><span class="line">                <span class="number">6&#x27;b011100</span>: <span class="keyword">begin</span></span><br><span class="line">                    match &lt;= <span class="number">1&#x27;b1</span>;</span><br><span class="line">                    not_match &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">                <span class="keyword">default</span>: <span class="keyword">begin</span></span><br><span class="line">                    match &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">                    not_match &lt;= <span class="number">1&#x27;b1</span>;</span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">endcase</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            match &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">            not_match &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

</details>

<h4 id="状态机方法"><a href="#状态机方法" class="headerlink" title="状态机方法"></a>状态机方法</h4><details class="note info no-icon"><summary><p>code</p>
</summary>
<p>用状态机方法还是会用到计数器，个人感觉移位寄存器方法要更简单一点，以下是状态机方法：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns/1ns</span></span><br><span class="line"><span class="keyword">module</span> sequence_detect(</span><br><span class="line">	<span class="keyword">input</span> clk,</span><br><span class="line">	<span class="keyword">input</span> rst_n,</span><br><span class="line">	<span class="keyword">input</span> data,</span><br><span class="line">	<span class="keyword">output</span> <span class="keyword">reg</span> match,</span><br><span class="line">	<span class="keyword">output</span> <span class="keyword">reg</span> not_match</span><br><span class="line">	);</span><br><span class="line">    <span class="comment">//state machine</span></span><br><span class="line">    <span class="comment">//counter</span></span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">2</span>:<span class="number">0</span>] cnt;</span><br><span class="line">    <span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n)</span><br><span class="line">            cnt &lt;= <span class="number">3&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span>(cnt == <span class="number">3&#x27;d6</span>)</span><br><span class="line">            cnt &lt;= <span class="number">3&#x27;d1</span>;</span><br><span class="line">        <span class="keyword">else</span> </span><br><span class="line">            cnt &lt;= cnt + <span class="number">1&#x27;b1</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="comment">//set state</span></span><br><span class="line">    <span class="keyword">localparam</span> IDLE = <span class="number">0</span>, S0 = <span class="number">1</span>, S01 = <span class="number">2</span>, S011 = <span class="number">3</span>, S0111 = <span class="number">4</span>, S01110 = <span class="number">5</span>, S011100 = <span class="number">6</span>, SErro = <span class="number">7</span>;</span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">2</span>:<span class="number">0</span>] state , next;</span><br><span class="line">    <span class="comment">//state transition</span></span><br><span class="line">    <span class="keyword">always</span>@(*) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">case</span>(state)</span><br><span class="line">            IDLE   : next = data ? SErro : S0;</span><br><span class="line">            SErro  : <span class="keyword">begin</span></span><br><span class="line">                <span class="keyword">if</span>(cnt == <span class="number">3&#x27;d6</span>) </span><br><span class="line">                    next = data ? SErro : S0;</span><br><span class="line">                <span class="keyword">else</span> </span><br><span class="line">                    next = SErro;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            S0     : next = data ? S01  : SErro;</span><br><span class="line">            S01    : next = data ? S011 : SErro;</span><br><span class="line">            S011   : next = data ? S0111: SErro;</span><br><span class="line">            S0111  : next = data ? SErro: S01110;</span><br><span class="line">            S01110 : next = data ? SErro: S011100;</span><br><span class="line">            S011100: next = data ? SErro: S0;</span><br><span class="line">        <span class="keyword">endcase</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="comment">//state flip-flops</span></span><br><span class="line">    <span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n)</span><br><span class="line">            state &lt;= IDLE;</span><br><span class="line">        <span class="keyword">else</span> </span><br><span class="line">            state &lt;= next;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="comment">//output</span></span><br><span class="line">    <span class="keyword">always</span>@(*) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n) <span class="keyword">begin</span></span><br><span class="line">            match &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">            not_match &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span>(state == S011100) <span class="keyword">begin</span></span><br><span class="line">            match &lt;= <span class="number">1&#x27;b1</span>;</span><br><span class="line">            not_match &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span> ((state == SErro)&amp;(cnt == <span class="number">3&#x27;d6</span>)) <span class="keyword">begin</span></span><br><span class="line">            match &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">            not_match &lt;= <span class="number">1&#x27;b1</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            match &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">            not_match &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

</details>

<h3 id="VL4-输入序列不连续的序列检测"><a href="#VL4-输入序列不连续的序列检测" class="headerlink" title="VL4 输入序列不连续的序列检测"></a>VL4 输入序列不连续的序列检测</h3><details class="note info no-icon"><summary><p>code</p>
</summary>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns/1ns</span></span><br><span class="line"><span class="keyword">module</span> sequence_detect(</span><br><span class="line">	<span class="keyword">input</span> clk,</span><br><span class="line">	<span class="keyword">input</span> rst_n,</span><br><span class="line">	<span class="keyword">input</span> data,</span><br><span class="line">	<span class="keyword">input</span> data_valid,</span><br><span class="line">	<span class="keyword">output</span> <span class="keyword">reg</span> match</span><br><span class="line">	);</span><br><span class="line">    <span class="comment">//state machine</span></span><br><span class="line">    <span class="comment">//set state</span></span><br><span class="line">    <span class="keyword">localparam</span> IDLE = <span class="number">0</span>, S0 = <span class="number">1</span>, S01 = <span class="number">2</span>, S011 = <span class="number">3</span>, S0110 = <span class="number">4</span>;</span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">2</span>:<span class="number">0</span>] state, next;</span><br><span class="line">    <span class="comment">//state transition</span></span><br><span class="line">    <span class="keyword">always</span>@(*) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">case</span>(state)</span><br><span class="line">            IDLE: <span class="keyword">begin</span></span><br><span class="line">                <span class="keyword">if</span>(data_valid)</span><br><span class="line">                    next = data ? IDLE : S0;</span><br><span class="line">                <span class="keyword">else</span> </span><br><span class="line">                    next = IDLE;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            S0: <span class="keyword">begin</span></span><br><span class="line">                <span class="keyword">if</span>(data_valid)</span><br><span class="line">                    next = data ? S01 : S0;</span><br><span class="line">                <span class="keyword">else</span> </span><br><span class="line">                    next = IDLE;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            S01: <span class="keyword">begin</span></span><br><span class="line">                <span class="keyword">if</span>(data_valid)</span><br><span class="line">                    next = data ? S011 : S0;</span><br><span class="line">                <span class="keyword">else</span> </span><br><span class="line">                    next = IDLE;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            S011: <span class="keyword">begin</span></span><br><span class="line">                <span class="keyword">if</span>(data_valid)</span><br><span class="line">                    next = data ? IDLE : S0110;</span><br><span class="line">                <span class="keyword">else</span> </span><br><span class="line">                    next = IDLE;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            S0110: <span class="keyword">begin</span></span><br><span class="line">                <span class="keyword">if</span>(data_valid)</span><br><span class="line">                    next = data ? S01 : S0;</span><br><span class="line">                <span class="keyword">else</span> </span><br><span class="line">                    next = IDLE;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">endcase</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="comment">//state flip-flops</span></span><br><span class="line">    <span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n)</span><br><span class="line">            state &lt;= IDLE;</span><br><span class="line">        <span class="keyword">else</span> </span><br><span class="line">            state &lt;= next;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="comment">//output</span></span><br><span class="line">    <span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n)</span><br><span class="line">            match &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">case</span>(next)</span><br><span class="line">            S0110: match &lt;= <span class="number">1&#x27;b1</span>;</span><br><span class="line">            <span class="keyword">default</span>: match &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">endcase</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

</details>

<h3 id="VL5-信号发生器-（这道题蛮难的）"><a href="#VL5-信号发生器-（这道题蛮难的）" class="headerlink" title="VL5 信号发生器 （这道题蛮难的）"></a>VL5 信号发生器 （这道题蛮难的）</h3><details class="note info no-icon"><summary><p>code</p>
</summary>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns/1ns</span></span><br><span class="line"><span class="keyword">module</span> signal_generator(</span><br><span class="line">	<span class="keyword">input</span> clk,</span><br><span class="line">	<span class="keyword">input</span> rst_n,</span><br><span class="line">	<span class="keyword">input</span> [<span class="number">1</span>:<span class="number">0</span>] wave_choise,</span><br><span class="line">	<span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">4</span>:<span class="number">0</span>]wave</span><br><span class="line">	);</span><br><span class="line">    <span class="comment">//counter (only for retangular wave)</span></span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">4</span>:<span class="number">0</span>] cnt;</span><br><span class="line">    <span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n | (wave_choise != <span class="number">2&#x27;b00</span>)) </span><br><span class="line">            cnt &lt;= <span class="number">5&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span>(cnt == <span class="number">5&#x27;d19</span>)</span><br><span class="line">            cnt &lt;= <span class="number">5&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">else</span> </span><br><span class="line">            cnt &lt;= cnt + <span class="number">1&#x27;b1</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="comment">//delta wave flag (only for delta wave)</span></span><br><span class="line">    <span class="keyword">reg</span> flag;</span><br><span class="line">    <span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n | (wave_choise != <span class="number">2&#x27;b10</span>)) </span><br><span class="line">            flag &lt;= <span class="number">1&#x27;b1</span>;</span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span>(wave == <span class="number">5&#x27;d1</span>)</span><br><span class="line">            flag &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span>(wave == <span class="number">5&#x27;d19</span>)</span><br><span class="line">            flag &lt;= <span class="number">1&#x27;b1</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="comment">//output</span></span><br><span class="line">    <span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n)</span><br><span class="line">            wave &lt;= <span class="number">5&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">case</span>(wave_choise)</span><br><span class="line">            <span class="number">2&#x27;b00</span>: <span class="keyword">begin</span></span><br><span class="line">                <span class="keyword">if</span>(cnt == <span class="number">5&#x27;d19</span>)</span><br><span class="line">                    wave &lt;= <span class="number">5&#x27;d0</span>;</span><br><span class="line">                <span class="keyword">else</span> <span class="keyword">if</span>(cnt == <span class="number">5&#x27;d9</span>)</span><br><span class="line">                    wave &lt;= <span class="number">5&#x27;d20</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            <span class="number">2&#x27;b01</span>: <span class="keyword">begin</span></span><br><span class="line">                <span class="keyword">if</span>(wave == <span class="number">5&#x27;d20</span>)</span><br><span class="line">                    wave &lt;= <span class="number">5&#x27;d0</span>;</span><br><span class="line">                <span class="keyword">else</span> </span><br><span class="line">                    wave &lt;= wave + <span class="number">1&#x27;b1</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            <span class="number">2&#x27;b10</span>: <span class="keyword">begin</span></span><br><span class="line">                <span class="keyword">if</span>(wave == <span class="number">5&#x27;d20</span>)				<span class="comment">//考虑到刚好在wave=20以及wave=0时发生波形变化</span></span><br><span class="line">                    wave &lt;= wave - <span class="number">1&#x27;b1</span>;		<span class="comment">//</span></span><br><span class="line">                <span class="keyword">else</span> <span class="keyword">if</span>(wave == <span class="number">5&#x27;d0</span>)			<span class="comment">//</span></span><br><span class="line">                    wave &lt;= wave + <span class="number">1&#x27;b1</span>;		<span class="comment">//</span></span><br><span class="line">                <span class="keyword">else</span> <span class="keyword">if</span>(flag)</span><br><span class="line">                    wave &lt;= wave - <span class="number">1&#x27;b1</span>;</span><br><span class="line">                <span class="keyword">else</span> </span><br><span class="line">                    wave &lt;= wave + <span class="number">1&#x27;b1</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">default</span>: wave &lt;= <span class="number">5&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">endcase</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

</details>

<h3 id="VL6-数据串转并电路"><a href="#VL6-数据串转并电路" class="headerlink" title="VL6 数据串转并电路"></a>VL6 数据串转并电路</h3><details class="note info no-icon"><summary><p>code</p>
</summary>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns/1ns</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> s_to_p(</span><br><span class="line">	<span class="keyword">input</span> 				clk 		,   </span><br><span class="line">	<span class="keyword">input</span> 				rst_n		,</span><br><span class="line">	<span class="keyword">input</span>				valid_a		,</span><br><span class="line">	<span class="keyword">input</span>	 			data_a		,</span><br><span class="line"> </span><br><span class="line"> 	<span class="keyword">output</span>	<span class="keyword">reg</span> 		ready_a		,</span><br><span class="line"> 	<span class="keyword">output</span>	<span class="keyword">reg</span>			valid_b		,</span><br><span class="line">	<span class="keyword">output</span>  <span class="keyword">reg</span> [<span class="number">5</span>:<span class="number">0</span>] 	data_b</span><br><span class="line">);</span><br><span class="line">    <span class="comment">//根据题意，一直拉高ready_a</span></span><br><span class="line">    <span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n) </span><br><span class="line">            ready_a &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">else</span></span><br><span class="line">            ready_a &lt;= <span class="number">1&#x27;b1</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="comment">//counter</span></span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">2</span>:<span class="number">0</span>] cnt;</span><br><span class="line">    <span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n) </span><br><span class="line">            cnt &lt;= <span class="number">3&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span>(valid_a &amp; ready_a) <span class="keyword">begin</span>        <span class="comment">//输入数据有效时，counter才开始计数</span></span><br><span class="line">            <span class="keyword">if</span>(cnt == <span class="number">3&#x27;d5</span>)</span><br><span class="line">                cnt &lt;= <span class="number">3&#x27;d0</span>;</span><br><span class="line">            <span class="keyword">else</span></span><br><span class="line">                cnt &lt;= cnt + <span class="number">1&#x27;b1</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> </span><br><span class="line">            cnt &lt;= cnt;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="comment">//6-bit shifting register</span></span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">5</span>:<span class="number">0</span>] data_temp;</span><br><span class="line">    <span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n)</span><br><span class="line">            data_temp &lt;= <span class="number">6&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span>(valid_a &amp; ready_a)</span><br><span class="line">            data_temp &lt;= &#123;data_a, data_temp[<span class="number">5</span>:<span class="number">1</span>]&#125;;    <span class="comment">//最新的输入数据存放在最高位</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="comment">//output</span></span><br><span class="line">    <span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n) <span class="keyword">begin</span></span><br><span class="line">            valid_b &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">            data_b &lt;= <span class="number">6&#x27;b000000</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span>(cnt == <span class="number">3&#x27;d5</span>) <span class="keyword">begin</span></span><br><span class="line">            valid_b &lt;= <span class="number">1&#x27;b1</span>;</span><br><span class="line">            data_b &lt;= &#123;data_a, data_temp[<span class="number">5</span>:<span class="number">1</span>]&#125;;        <span class="comment">//此时的输出应当是最新的1位输入和计数时暂存的5位拼接而成</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            valid_b &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">            data_b &lt;= data_b;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

</details>

<h3 id="VL7-数据累加输出-（抄的答案，这题还需加深理解）"><a href="#VL7-数据累加输出-（抄的答案，这题还需加深理解）" class="headerlink" title="VL7 数据累加输出 （抄的答案，这题还需加深理解）"></a>VL7 数据累加输出 （抄的答案，这题还需加深理解）</h3><details class="note info no-icon"><summary><p>code</p>
</summary>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns/1ns</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> valid_ready(</span><br><span class="line">	<span class="keyword">input</span> 				clk 		,   </span><br><span class="line">	<span class="keyword">input</span> 				rst_n		,</span><br><span class="line">	<span class="keyword">input</span>		[<span class="number">7</span>:<span class="number">0</span>]	data_in		,</span><br><span class="line">	<span class="keyword">input</span>				valid_a		,</span><br><span class="line">	<span class="keyword">input</span>	 			ready_b		,</span><br><span class="line"> </span><br><span class="line"> 	<span class="keyword">output</span>		 		ready_a		,</span><br><span class="line"> 	<span class="keyword">output</span>	<span class="keyword">reg</span>			valid_b		,</span><br><span class="line">	<span class="keyword">output</span>  <span class="keyword">reg</span> [<span class="number">9</span>:<span class="number">0</span>] 	data_out</span><br><span class="line">);</span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">1</span>:<span class="number">0</span>] data_cnt;</span><br><span class="line"></span><br><span class="line">	<span class="keyword">assign</span> ready_a = ~valid_b | ready_b;	<span class="comment">//表示下游准备好接受本模块的输出或者本模块还没有产生有效输出时，本模块可以接受上游的输出。如此保证不会产生数据丢失，且保持本模块保持满速。</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n ) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n) </span><br><span class="line">            data_cnt &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span>(valid_a &amp;&amp; ready_a)</span><br><span class="line">            data_cnt &lt;= (data_cnt == <span class="number">2&#x27;d3</span>) ? <span class="number">&#x27;d0</span> : (data_cnt + <span class="number">1&#x27;d1</span>);</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n ) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n) </span><br><span class="line">            valid_b &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span>(data_cnt == <span class="number">2&#x27;d3</span> &amp;&amp; valid_a &amp;&amp; ready_a)</span><br><span class="line">            valid_b &lt;= <span class="number">1&#x27;d1</span>;</span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span>(valid_b &amp;&amp; ready_b)</span><br><span class="line">            valid_b &lt;= <span class="number">1&#x27;d0</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n ) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n) </span><br><span class="line">            data_out &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span>(ready_b &amp;&amp; valid_a &amp;&amp; ready_a &amp;&amp; (data_cnt == <span class="number">2&#x27;d0</span>))</span><br><span class="line">            data_out &lt;= data_in;</span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span>(valid_a &amp;&amp; ready_a)</span><br><span class="line">            data_out &lt;= data_out + data_in;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

</details>

<h3 id="VL8-非整数倍数据位宽转换24to128-（看懂了VL7，这题就感觉蛮简单了）"><a href="#VL8-非整数倍数据位宽转换24to128-（看懂了VL7，这题就感觉蛮简单了）" class="headerlink" title="VL8 非整数倍数据位宽转换24to128 （看懂了VL7，这题就感觉蛮简单了）"></a>VL8 非整数倍数据位宽转换24to128 （看懂了VL7，这题就感觉蛮简单了）</h3><div class="tabs" id="tab-vl8"><ul class="nav-tabs"><li class="tab"><a href="#tab-vl8-1">Solution 1</a></li><li class="tab"><a href="#tab-vl8-2">Solution2</a></li><li class="tab"><a href="#tab-vl8-3">折叠表格</a></li></ul><div class="tab-content"><div class="tab-pane" id="tab-vl8-1"><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns/1ns</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> width_24to128(</span><br><span class="line">	<span class="keyword">input</span> 				clk 		,   </span><br><span class="line">	<span class="keyword">input</span> 				rst_n		,</span><br><span class="line">	<span class="keyword">input</span>				valid_in	,</span><br><span class="line">	<span class="keyword">input</span>	[<span class="number">23</span>:<span class="number">0</span>]		data_in		,</span><br><span class="line"> </span><br><span class="line"> 	<span class="keyword">output</span>	<span class="keyword">reg</span>			valid_out	,</span><br><span class="line">	<span class="keyword">output</span>  <span class="keyword">reg</span> [<span class="number">127</span>:<span class="number">0</span>]	data_out</span><br><span class="line">);</span><br><span class="line">    <span class="comment">//16-counter</span></span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">3</span>:<span class="number">0</span>] cnt;</span><br><span class="line">    <span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n)</span><br><span class="line">            cnt &lt;= <span class="number">4&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span>(valid_in)</span><br><span class="line">            cnt &lt;= cnt + <span class="number">1&#x27;b1</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="comment">//output valid_out</span></span><br><span class="line">    <span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n)</span><br><span class="line">            valid_out &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span>((cnt == <span class="number">4&#x27;d5</span>)|(cnt == <span class="number">4&#x27;d10</span>)|(cnt == <span class="number">4&#x27;d15</span>))</span><br><span class="line">            valid_out &lt;= <span class="number">1&#x27;b1</span>;</span><br><span class="line">        <span class="keyword">else</span> </span><br><span class="line">            valid_out &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="comment">//output data</span></span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">23</span>:<span class="number">0</span>] data_temp1;			<span class="comment">//设置data_temp1用以缓存一个data_in</span></span><br><span class="line">    <span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n)</span><br><span class="line">            data_temp1 &lt;= <span class="number">24&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span>(valid_in)</span><br><span class="line">            data_temp1 &lt;= data_in;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">128</span>:<span class="number">0</span>] data_temp2;			<span class="comment">//设置data_temp2只是为了迎合牛客网的tb，它的tb要求在输出无效时，输出必须为0，故用data_temp2作为移位寄存器</span></span><br><span class="line">    <span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n)</span><br><span class="line">            data_temp2 &lt;= <span class="number">128&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span>(valid_in) <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span>(cnt == <span class="number">4&#x27;d5</span>)</span><br><span class="line">                data_temp2 &lt;= &#123;data_temp2[<span class="number">119</span>:<span class="number">0</span>], data_in[<span class="number">23</span>:<span class="number">16</span>]&#125;;	<span class="comment">//5*24 + 8 = 128</span></span><br><span class="line">            <span class="keyword">else</span> <span class="keyword">if</span>(cnt == <span class="number">4&#x27;d6</span>)</span><br><span class="line">                data_temp2 &lt;= &#123;data_temp2[<span class="number">87</span>:<span class="number">0</span>], data_temp1[<span class="number">15</span>:<span class="number">0</span>], data_in&#125;;</span><br><span class="line">            <span class="keyword">else</span> <span class="keyword">if</span>(cnt == <span class="number">4&#x27;d10</span>)</span><br><span class="line">                data_temp2 &lt;= &#123;data_temp2[<span class="number">111</span>:<span class="number">0</span>], data_in[<span class="number">23</span>:<span class="number">8</span>]&#125;;	<span class="comment">//16 + 24*4 + 16 = 128</span></span><br><span class="line">            <span class="keyword">else</span> <span class="keyword">if</span>(cnt == <span class="number">4&#x27;d11</span>)</span><br><span class="line">                data_temp2 &lt;= &#123;data_temp2[<span class="number">95</span>:<span class="number">0</span>], data_temp1[<span class="number">7</span>:<span class="number">0</span>], data_in&#125;;</span><br><span class="line">            <span class="keyword">else</span> </span><br><span class="line">                data_temp2 &lt;= &#123;data_temp2[<span class="number">103</span>:<span class="number">0</span>], data_in&#125;;			<span class="comment">//8 + 24*5 = 128</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n)</span><br><span class="line">            data_out &lt;= <span class="number">128&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span>(valid_in) <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span>(cnt == <span class="number">4&#x27;d5</span>)</span><br><span class="line">                data_out &lt;= &#123;data_temp2[<span class="number">119</span>:<span class="number">0</span>], data_in[<span class="number">23</span>:<span class="number">16</span>]&#125;;	<span class="comment">//5*24 + 8 = 128</span></span><br><span class="line">            <span class="keyword">else</span> <span class="keyword">if</span>(cnt == <span class="number">4&#x27;d10</span>)</span><br><span class="line">                data_out &lt;= &#123;data_temp2[<span class="number">111</span>:<span class="number">0</span>], data_in[<span class="number">23</span>:<span class="number">8</span>]&#125;;		<span class="comment">//16 + 24*4 + 16 = 128</span></span><br><span class="line">            <span class="keyword">else</span> <span class="keyword">if</span>(cnt == <span class="number">4&#x27;d15</span>)</span><br><span class="line">                data_out &lt;= &#123;data_temp2[<span class="number">103</span>:<span class="number">0</span>], data_in&#125;;			<span class="comment">//8 + 24*5 = 128</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure></div><div class="tab-pane" id="tab-vl8-2"><p>修改后占用资源更少：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns/1ns</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> width_24to128(</span><br><span class="line">	<span class="keyword">input</span> 				clk 		,   </span><br><span class="line">	<span class="keyword">input</span> 				rst_n		,</span><br><span class="line">	<span class="keyword">input</span>				valid_in	,</span><br><span class="line">	<span class="keyword">input</span>	[<span class="number">23</span>:<span class="number">0</span>]		data_in		,</span><br><span class="line"> </span><br><span class="line"> 	<span class="keyword">output</span>	<span class="keyword">reg</span>			valid_out	,</span><br><span class="line">	<span class="keyword">output</span>  <span class="keyword">reg</span> [<span class="number">127</span>:<span class="number">0</span>]	data_out</span><br><span class="line">);</span><br><span class="line">    <span class="comment">//16-counter</span></span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">3</span>:<span class="number">0</span>] cnt;</span><br><span class="line">    <span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n)</span><br><span class="line">            cnt &lt;= <span class="number">4&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span>(valid_in)</span><br><span class="line">            cnt &lt;= cnt + <span class="number">1&#x27;b1</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="comment">//output valid_out</span></span><br><span class="line">    <span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n)</span><br><span class="line">            valid_out &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span>((cnt == <span class="number">4&#x27;d5</span>)|(cnt == <span class="number">4&#x27;d10</span>)|(cnt == <span class="number">4&#x27;d15</span>)&amp;valid_in)</span><br><span class="line">            valid_out &lt;= <span class="number">1&#x27;b1</span>;</span><br><span class="line">        <span class="keyword">else</span> </span><br><span class="line">            valid_out &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="comment">//output data</span></span><br><span class="line">    <span class="comment">//cnt==5时，data_temp的值为&#123;data_in_0[7:0],data_in_1,data_in_2,data_in_3,data_in_4,data_in_5&#125;；</span></span><br><span class="line">    <span class="comment">//cnt==9时，data_temp的值为&#123;data_in_4[7:0],data_in_5,data_in_6,data_in_7,data_in_8,data_in_9&#125;；</span></span><br><span class="line">    <span class="comment">//cnt==14时，data_temp的值为&#123;data_in_9[7:0],data_in_10,data_in_11,data_in_12,data_in_13,data_in_14&#125;</span></span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">128</span>:<span class="number">0</span>] data_temp;</span><br><span class="line">    <span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n)</span><br><span class="line">            data_temp &lt;= <span class="number">128&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span>(valid_in) </span><br><span class="line">            data_temp &lt;= &#123;data_temp[<span class="number">103</span>:<span class="number">0</span>], data_in&#125;;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n)</span><br><span class="line">            data_out &lt;= <span class="number">128&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span>(valid_in) <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span>(cnt == <span class="number">4&#x27;d5</span>)</span><br><span class="line">                data_out &lt;= &#123;data_temp[<span class="number">119</span>:<span class="number">0</span>], data_in[<span class="number">23</span>:<span class="number">16</span>]&#125;;	<span class="comment">//5*24 + 8 = 128</span></span><br><span class="line">            <span class="keyword">else</span> <span class="keyword">if</span>(cnt == <span class="number">4&#x27;d10</span>)</span><br><span class="line">                data_out &lt;= &#123;data_temp[<span class="number">111</span>:<span class="number">0</span>], data_in[<span class="number">23</span>:<span class="number">8</span>]&#125;;	<span class="comment">//16 + 24*4 + 16 = 128</span></span><br><span class="line">            <span class="keyword">else</span> <span class="keyword">if</span>(cnt == <span class="number">4&#x27;d15</span>)</span><br><span class="line">                data_out &lt;= &#123;data_temp[<span class="number">103</span>:<span class="number">0</span>], data_in&#125;;		<span class="comment">//8 + 24*5 = 128</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure></div><div class="tab-pane" id="tab-vl8-3"></div></div></div>

<h3 id="VL9-非整数倍数据位宽转换8to12"><a href="#VL9-非整数倍数据位宽转换8to12" class="headerlink" title="VL9 非整数倍数据位宽转换8to12"></a>VL9 非整数倍数据位宽转换8to12</h3><div class="tabs" id="tab-vl9"><ul class="nav-tabs"><li class="tab"><a href="#tab-vl9-1">Solution 1</a></li><li class="tab"><a href="#tab-vl9-2">Solution2</a></li><li class="tab"><a href="#tab-vl9-3">折叠表格</a></li></ul><div class="tab-content"><div class="tab-pane" id="tab-vl9-1"><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns/1ns</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> width_8to12(</span><br><span class="line">	<span class="keyword">input</span> 				   clk 		,   </span><br><span class="line">	<span class="keyword">input</span> 			      rst_n		,</span><br><span class="line">	<span class="keyword">input</span>				      valid_in	,</span><br><span class="line">	<span class="keyword">input</span>	[<span class="number">7</span>:<span class="number">0</span>]			   data_in	,</span><br><span class="line"> </span><br><span class="line"> 	<span class="keyword">output</span>  <span class="keyword">reg</span>			   valid_out,</span><br><span class="line">	<span class="keyword">output</span>  <span class="keyword">reg</span> [<span class="number">11</span>:<span class="number">0</span>]   data_out</span><br><span class="line">);</span><br><span class="line">    <span class="comment">//counter</span></span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">1</span>:<span class="number">0</span>] cnt;</span><br><span class="line">    <span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n)</span><br><span class="line">            cnt &lt;= <span class="number">2&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span>(valid_in) <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span>(cnt == <span class="number">2&#x27;b10</span>)</span><br><span class="line">                cnt &lt;= <span class="number">2&#x27;b0</span>;</span><br><span class="line">            <span class="keyword">else</span> </span><br><span class="line">                cnt &lt;= cnt + <span class="number">1&#x27;b1</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="comment">//output valid_out</span></span><br><span class="line">    <span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n)</span><br><span class="line">            valid_out &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span>(((cnt == <span class="number">2&#x27;b01</span>) | (cnt == <span class="number">2&#x27;b10</span>)) &amp; valid_in)</span><br><span class="line">            valid_out &lt;= <span class="number">1&#x27;b1</span>;</span><br><span class="line">        <span class="keyword">else</span> </span><br><span class="line">            valid_out &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="comment">//shifting register</span></span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">7</span>:<span class="number">0</span>] data_temp1;</span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">11</span>:<span class="number">0</span>] data_temp2;</span><br><span class="line">    <span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n)</span><br><span class="line">            data_temp1 &lt;= <span class="number">8&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span>(valid_in)</span><br><span class="line">            data_temp1 &lt;= data_in;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    </span><br><span class="line">    <span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n)</span><br><span class="line">            data_temp2 &lt;= <span class="number">8&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span>(valid_in) <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span>(cnt == <span class="number">2&#x27;b01</span>)</span><br><span class="line">                data_temp2 &lt;= &#123;data_temp2[<span class="number">7</span>:<span class="number">0</span>], data_in[<span class="number">7</span>:<span class="number">4</span>]&#125;;</span><br><span class="line">            <span class="keyword">else</span> <span class="keyword">if</span>(cnt == <span class="number">2&#x27;b10</span>)</span><br><span class="line">                data_temp2 &lt;= &#123;data_temp1[<span class="number">3</span>:<span class="number">0</span>], data_in&#125;;</span><br><span class="line">            <span class="keyword">else</span> </span><br><span class="line">                data_temp2 &lt;= &#123;data_temp2[<span class="number">3</span>:<span class="number">0</span>], data_in&#125;;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    </span><br><span class="line">    <span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n)</span><br><span class="line">            data_out &lt;= <span class="number">12&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span>(valid_in) <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span>(cnt == <span class="number">2&#x27;b01</span>)</span><br><span class="line">                data_out &lt;= &#123;data_temp2[<span class="number">7</span>:<span class="number">0</span>], data_in[<span class="number">7</span>:<span class="number">4</span>]&#125;;</span><br><span class="line">            <span class="keyword">else</span> <span class="keyword">if</span>(cnt == <span class="number">2&#x27;b10</span>)</span><br><span class="line">                data_out &lt;= &#123;data_temp1[<span class="number">3</span>:<span class="number">0</span>], data_in&#125;;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure></div><div class="tab-pane" id="tab-vl9-2"><p>修改后资源占用更少：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns/1ns</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> test(</span><br><span class="line">	<span class="keyword">input</span> 				   clk 		,   </span><br><span class="line">	<span class="keyword">input</span> 			      rst_n		,</span><br><span class="line">	<span class="keyword">input</span>				      valid_in	,</span><br><span class="line">	<span class="keyword">input</span>	[<span class="number">7</span>:<span class="number">0</span>]			   data_in	,</span><br><span class="line"> </span><br><span class="line"> 	<span class="keyword">output</span>  <span class="keyword">reg</span>			   valid_out,</span><br><span class="line">	<span class="keyword">output</span>  <span class="keyword">reg</span> [<span class="number">11</span>:<span class="number">0</span>]   data_out</span><br><span class="line">);</span><br><span class="line">    <span class="comment">//counter</span></span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">1</span>:<span class="number">0</span>] cnt;</span><br><span class="line">    <span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n)</span><br><span class="line">            cnt &lt;= <span class="number">2&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span>(valid_in) <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span>(cnt == <span class="number">2&#x27;b10</span>)</span><br><span class="line">                cnt &lt;= <span class="number">2&#x27;b0</span>;</span><br><span class="line">            <span class="keyword">else</span> </span><br><span class="line">                cnt &lt;= cnt + <span class="number">1&#x27;b1</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="comment">//output valid_out</span></span><br><span class="line">    <span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n)</span><br><span class="line">            valid_out &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span>(((cnt == <span class="number">2&#x27;b01</span>) | (cnt == <span class="number">2&#x27;b10</span>)) &amp; valid_in)</span><br><span class="line">            valid_out &lt;= <span class="number">1&#x27;b1</span>;</span><br><span class="line">        <span class="keyword">else</span> </span><br><span class="line">            valid_out &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="comment">//shifting register</span></span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">11</span>:<span class="number">0</span>] data_temp;</span><br><span class="line">    <span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n)</span><br><span class="line">            data_temp &lt;= <span class="number">12&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span>(valid_in)</span><br><span class="line">            data_temp &lt;= &#123;data_temp[<span class="number">3</span>:<span class="number">0</span>], data_in&#125;;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    </span><br><span class="line">    <span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n)</span><br><span class="line">            data_out &lt;= <span class="number">12&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span>(valid_in) <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span>(cnt == <span class="number">2&#x27;b01</span>)</span><br><span class="line">                data_out &lt;= &#123;data_temp[<span class="number">7</span>:<span class="number">0</span>], data_in[<span class="number">7</span>:<span class="number">4</span>]&#125;;</span><br><span class="line">            <span class="keyword">else</span> <span class="keyword">if</span>(cnt == <span class="number">2&#x27;b10</span>)</span><br><span class="line">                data_out &lt;= &#123;data_temp[<span class="number">3</span>:<span class="number">0</span>], data_in&#125;;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure></div><div class="tab-pane" id="tab-vl9-3"></div></div></div>

<h3 id="VL10-整数倍数据位宽转换8to16"><a href="#VL10-整数倍数据位宽转换8to16" class="headerlink" title="VL10 整数倍数据位宽转换8to16"></a>VL10 整数倍数据位宽转换8to16</h3><details class="note info no-icon"><summary><p>code</p>
</summary>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns/1ns</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> width_8to16(</span><br><span class="line">	<span class="keyword">input</span> clk,   </span><br><span class="line">	<span class="keyword">input</span> rst_n,</span><br><span class="line">	<span class="keyword">input</span> valid_in,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">7</span>:<span class="number">0</span>] data_in,</span><br><span class="line"> </span><br><span class="line"> 	<span class="keyword">output</span> <span class="keyword">reg</span> valid_out,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">15</span>:<span class="number">0</span>] data_out</span><br><span class="line">);</span><br><span class="line">    <span class="comment">//counter</span></span><br><span class="line">    <span class="keyword">reg</span> cnt;</span><br><span class="line">    <span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n)</span><br><span class="line">            cnt &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span>(valid_in)</span><br><span class="line">            cnt &lt;= cnt + <span class="number">1&#x27;b1</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="comment">//output valid_out</span></span><br><span class="line">    <span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n)</span><br><span class="line">            valid_out &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span>((cnt == <span class="number">1&#x27;b1</span>) &amp; valid_in)</span><br><span class="line">            valid_out &lt;= <span class="number">1&#x27;b1</span>;</span><br><span class="line">        <span class="keyword">else</span> </span><br><span class="line">            valid_out &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="comment">//shifting register</span></span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">7</span>:<span class="number">0</span>] data_temp;							<span class="comment">//整数倍转换只需要一个寄存器</span></span><br><span class="line">    <span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n)</span><br><span class="line">            data_temp &lt;= <span class="number">8&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span>(valid_in)</span><br><span class="line">            data_temp &lt;= data_in;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    </span><br><span class="line">    <span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n)</span><br><span class="line">            data_out &lt;= <span class="number">16&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span>((cnt== <span class="number">1&#x27;b1</span>) &amp; valid_in)</span><br><span class="line">            data_out &lt;= &#123;data_temp, data_in&#125;;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span> </span><br></pre></td></tr></table></figure>

</details>

<h3 id="VL11-状态机-非重叠的序列检测"><a href="#VL11-状态机-非重叠的序列检测" class="headerlink" title="VL11 状态机-非重叠的序列检测"></a>VL11 状态机-非重叠的序列检测</h3><details class="note info no-icon"><summary><p>code</p>
</summary>
<p>用了一个很常规的三段式状态机：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns/1ns</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> sequence_test1(</span><br><span class="line">	<span class="keyword">input</span> <span class="keyword">wire</span> clk  ,</span><br><span class="line">	<span class="keyword">input</span> <span class="keyword">wire</span> rst  ,				<span class="comment">//这里的rst其实是低电平有效，但是题目给的名字时rst</span></span><br><span class="line">	<span class="keyword">input</span> <span class="keyword">wire</span> data ,</span><br><span class="line">	<span class="keyword">output</span> <span class="keyword">reg</span> flag</span><br><span class="line">);</span><br><span class="line"><span class="comment">//*************code***********//</span></span><br><span class="line">    <span class="comment">//set state</span></span><br><span class="line">    <span class="keyword">localparam</span> IDLE = <span class="number">0</span>, S1 = <span class="number">1</span>, S10 = <span class="number">2</span>, S101 = <span class="number">3</span>, S1011 = <span class="number">4</span>, S10111 = <span class="number">5</span>;</span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">2</span>:<span class="number">0</span>] state, next;</span><br><span class="line">    <span class="comment">//state transition</span></span><br><span class="line">    <span class="keyword">always</span>@(*) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">case</span>(state)</span><br><span class="line">            IDLE:   next = data ? S1	: IDLE	;</span><br><span class="line">            S1:		next = data ? S1	: S10	;</span><br><span class="line">			S10:	next = data ? S101	: IDLE	;</span><br><span class="line">			S101:	next = data ? S1011	: S10	;</span><br><span class="line">			S1011:	next = data ? S10111: S10	;</span><br><span class="line">			S10111:	next = data ? S1	: IDLE	;</span><br><span class="line">        <span class="keyword">endcase</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">	 <span class="comment">//state flip-flops</span></span><br><span class="line">	<span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst) <span class="keyword">begin</span></span><br><span class="line">		<span class="keyword">if</span>(~rst)</span><br><span class="line">			state &lt;= IDLE;</span><br><span class="line">		<span class="keyword">else</span> </span><br><span class="line">			state &lt;= next;</span><br><span class="line">	<span class="keyword">end</span></span><br><span class="line">	<span class="comment">//output</span></span><br><span class="line">	<span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst) <span class="keyword">begin</span></span><br><span class="line">		<span class="keyword">if</span>(~rst)</span><br><span class="line">			flag &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">		<span class="keyword">else</span> <span class="keyword">case</span>(next)</span><br><span class="line">			S10111:	flag &lt;= <span class="number">1&#x27;b1</span>;</span><br><span class="line">			<span class="keyword">default</span>: flag &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">		<span class="keyword">endcase</span></span><br><span class="line">	<span class="keyword">end</span></span><br><span class="line"><span class="comment">//*************code***********//</span></span><br><span class="line"><span class="keyword">endmodule</span> </span><br></pre></td></tr></table></figure>

</details>

<h3 id="VL12-状态机-重叠序列检测"><a href="#VL12-状态机-重叠序列检测" class="headerlink" title="VL12 状态机-重叠序列检测"></a>VL12 状态机-重叠序列检测</h3><details class="note info no-icon"><summary><p>code</p>
</summary>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns/1ns</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> sequence_test2(</span><br><span class="line">	<span class="keyword">input</span> <span class="keyword">wire</span> clk  ,</span><br><span class="line">	<span class="keyword">input</span> <span class="keyword">wire</span> rst  ,				<span class="comment">//这里的rst其实是低电平有效，但是题目给的名字时rst</span></span><br><span class="line">	<span class="keyword">input</span> <span class="keyword">wire</span> data ,</span><br><span class="line">	<span class="keyword">output</span> <span class="keyword">reg</span> flag</span><br><span class="line">);</span><br><span class="line"><span class="comment">//*************code***********//</span></span><br><span class="line">	<span class="comment">//set state</span></span><br><span class="line">	<span class="keyword">localparam</span> IDLE = <span class="number">0</span>, S1 = <span class="number">1</span>, S10 = <span class="number">2</span>, S101 = <span class="number">3</span>, S1011 = <span class="number">4</span>;</span><br><span class="line">	<span class="keyword">reg</span> [<span class="number">2</span>:<span class="number">0</span>] state, next;</span><br><span class="line">	<span class="comment">//state transition</span></span><br><span class="line">	<span class="keyword">always</span>@(*) <span class="keyword">begin</span></span><br><span class="line">		<span class="keyword">case</span>(state)</span><br><span class="line">			IDLE:   next = data ? S1	: IDLE	;</span><br><span class="line">			S1:		next = data ? S1	: S10	;</span><br><span class="line">			S10:	next = data ? S101	: IDLE	;</span><br><span class="line">			S101:	next = data ? S1011	: S10	;</span><br><span class="line">			S1011:	next = data ? S1	: S10	;</span><br><span class="line">        <span class="keyword">endcase</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">	 <span class="comment">//state flip-flops</span></span><br><span class="line">	<span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst) <span class="keyword">begin</span></span><br><span class="line">		<span class="keyword">if</span>(~rst)</span><br><span class="line">			state &lt;= IDLE;</span><br><span class="line">		<span class="keyword">else</span> </span><br><span class="line">			state &lt;= next;</span><br><span class="line">	<span class="keyword">end</span></span><br><span class="line">	<span class="comment">//output</span></span><br><span class="line">	<span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst) <span class="keyword">begin</span></span><br><span class="line">		<span class="keyword">if</span>(~rst)</span><br><span class="line">			flag &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">		<span class="keyword">else</span> <span class="keyword">case</span>(state)</span><br><span class="line">			S1011:	flag &lt;= <span class="number">1&#x27;b1</span>;</span><br><span class="line">			<span class="keyword">default</span>: flag &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">		<span class="keyword">endcase</span></span><br><span class="line">	<span class="keyword">end</span></span><br><span class="line"><span class="comment">//*************code***********//</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

</details>

<h3 id="VL13-时钟分频（偶数）"><a href="#VL13-时钟分频（偶数）" class="headerlink" title="VL13 时钟分频（偶数）"></a>VL13 时钟分频（偶数）</h3><div class="tabs" id="tab-vl9"><ul class="nav-tabs"><li class="tab"><a href="#tab-vl9-1">有计数器</a></li><li class="tab"><a href="#tab-vl9-2">无计数器</a></li><li class="tab"><a href="#tab-vl9-3">折叠表格</a></li></ul><div class="tab-content"><div class="tab-pane" id="tab-vl9-1"><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns/1ns</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> even_div</span><br><span class="line">    (</span><br><span class="line">    <span class="keyword">input</span>     <span class="keyword">wire</span> rst ,			<span class="comment">//这里的rst其实是低电平有效，但是题目给的名字时rst</span></span><br><span class="line">    <span class="keyword">input</span>     <span class="keyword">wire</span> clk_in,</span><br><span class="line">    <span class="keyword">output</span>    <span class="keyword">reg</span> clk_out2,</span><br><span class="line">    <span class="keyword">output</span>    <span class="keyword">reg</span> clk_out4,</span><br><span class="line">    <span class="keyword">output</span>    <span class="keyword">reg</span> clk_out8</span><br><span class="line">    );</span><br><span class="line"><span class="comment">//*************code***********//</span></span><br><span class="line">    <span class="comment">//counter</span></span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">1</span>:<span class="number">0</span>] cnt;</span><br><span class="line">    <span class="keyword">always</span>@(<span class="keyword">posedge</span> clk_in <span class="keyword">or</span> <span class="keyword">negedge</span> rst) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst) </span><br><span class="line">            cnt &lt;= <span class="number">3&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">else</span> </span><br><span class="line">            cnt &lt;= cnt + <span class="number">1&#x27;b1</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="comment">//clk_out2</span></span><br><span class="line">    <span class="keyword">always</span>@(<span class="keyword">posedge</span> clk_in <span class="keyword">or</span> <span class="keyword">negedge</span> rst) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst) </span><br><span class="line">            clk_out2 &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">else</span> </span><br><span class="line">            clk_out2 &lt;= ~clk_out2;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="comment">//clk_out4</span></span><br><span class="line">    <span class="keyword">always</span>@(<span class="keyword">posedge</span> clk_in <span class="keyword">or</span> <span class="keyword">negedge</span> rst) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst) </span><br><span class="line">            clk_out4 &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span>((cnt == <span class="number">2&#x27;d0</span>) | (cnt == <span class="number">2&#x27;d2</span>))</span><br><span class="line">            clk_out4 &lt;= ~clk_out4;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="comment">//clk_out8</span></span><br><span class="line">    <span class="keyword">always</span>@(<span class="keyword">posedge</span> clk_in <span class="keyword">or</span> <span class="keyword">negedge</span> rst) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst) </span><br><span class="line">            clk_out8 &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span>(cnt == <span class="number">2&#x27;d0</span>)</span><br><span class="line">            clk_out8 &lt;= ~clk_out8;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="comment">//*************code***********//</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure></div><div class="tab-pane" id="tab-vl9-2"><p>不含计数器的做法，实际使用时不推荐：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns/1ns</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> even_div</span><br><span class="line">    (</span><br><span class="line">    <span class="keyword">input</span>	<span class="keyword">wire</span> rst ,				<span class="comment">//这里的rst其实是低电平有效，但是题目给的名字时rst</span></span><br><span class="line">    <span class="keyword">input</span>	<span class="keyword">wire</span> clk_in,				</span><br><span class="line">    <span class="keyword">output</span>	<span class="keyword">reg</span> clk_out2,</span><br><span class="line">    <span class="keyword">output</span>	<span class="keyword">reg</span> clk_out4,</span><br><span class="line">    <span class="keyword">output</span>	<span class="keyword">reg</span> clk_out8</span><br><span class="line">    );</span><br><span class="line"><span class="comment">//*************code***********//</span></span><br><span class="line">    <span class="comment">//clk_out2</span></span><br><span class="line">    <span class="keyword">always</span>@(<span class="keyword">posedge</span> clk_in <span class="keyword">or</span> <span class="keyword">negedge</span> rst) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst) </span><br><span class="line">            clk_out2 &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">else</span> </span><br><span class="line">            clk_out2 &lt;= ~clk_out2;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="comment">//clk_out4</span></span><br><span class="line">    <span class="keyword">always</span>@(<span class="keyword">posedge</span> clk_out2 <span class="keyword">or</span> <span class="keyword">negedge</span> rst) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst) </span><br><span class="line">            clk_out4 &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">else</span></span><br><span class="line">            clk_out4 &lt;= ~clk_out4;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="comment">//clk_out8</span></span><br><span class="line">    <span class="keyword">always</span>@(<span class="keyword">posedge</span> clk_out4 <span class="keyword">or</span> <span class="keyword">negedge</span> rst) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst) </span><br><span class="line">            clk_out8 &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">else</span></span><br><span class="line">            clk_out8 &lt;= ~clk_out8;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="comment">//*************code***********//</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<p> 此方法在<u>低频信号中可以使用，但是在高频时钟下会出现失误</u>， 在FPGA中所有的时钟都要连接到<strong>全局时钟网络</strong>中去，又叫全局时钟数，其目的是为了保证时钟信号到达每一个器件的时间都尽可能相同，<u>而这种方法并没有连接到全局时钟网络中</u> 。</p>
<p>想要改进，可以使用脉冲标志信号，即在每个所需周期末尾输出一个clk_flag脉冲信号，利用<code>always@(posedge clk or negedge rst_n) </code>和<code>if(clk_flag = 1&#39;b1)</code>达到分频的目的。</p></div><div class="tab-pane" id="tab-vl9-3"></div></div></div>

<details class="note info no-icon"><summary><p>code</p>
</summary>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line"></span><br></pre></td></tr></table></figure>

</details>
    </div>

    
    
    

    <footer class="post-footer">
          <div class="post-tags">
              <a href="/tags/Verilog/" rel="tag"># Verilog</a>
          </div>

        

          <div class="post-nav">
            <div class="post-nav-item">
                <a href="/2022/04/24/note/" rel="prev" title="note">
                  <i class="fa fa-chevron-left"></i> note
                </a>
            </div>
            <div class="post-nav-item">
                <a href="/2022/04/27/cpp-note-5/" rel="next" title="C++笔记（五）——字符串、向量和数组">
                  C++笔记（五）——字符串、向量和数组 <i class="fa fa-chevron-right"></i>
                </a>
            </div>
          </div>
    </footer>
  </article>
</div>






</div>
  </main>

  <footer class="footer">
    <div class="footer-inner">


<div class="copyright">
  &copy; 
  <span itemprop="copyrightYear">2022</span>
  <span class="with-love">
    <i class="fa fa-heart"></i>
  </span>
  <span class="author" itemprop="copyrightHolder">Clover</span>
</div>
  <div class="powered-by">由 <a href="https://hexo.io/" rel="noopener" target="_blank">Hexo</a> & <a href="https://theme-next.js.org/muse/" rel="noopener" target="_blank">NexT.Muse</a> 强力驱动
  </div>

    </div>
  </footer>

  
  <script src="https://cdn.jsdelivr.net/npm/animejs@3.2.1/lib/anime.min.js" integrity="sha256-XL2inqUJaslATFnHdJOi9GfQ60on8Wx1C2H8DYiN1xY=" crossorigin="anonymous"></script>
<script src="/js/comments.js"></script><script src="/js/utils.js"></script><script src="/js/motion.js"></script><script src="/js/schemes/muse.js"></script><script src="/js/next-boot.js"></script>

  
<script src="https://cdn.jsdelivr.net/npm/hexo-generator-searchdb@1.4.0/dist/search.js" integrity="sha256-vXZMYLEqsROAXkEw93GGIvaB2ab+QW6w3+1ahD9nXXA=" crossorigin="anonymous"></script>
<script src="/js/third-party/search/local-search.js"></script>




  <script src="/js/third-party/pace.js"></script>

  





</body>
</html>
