Protel Design System Design Rule Check
PCB File : E:\FOC_Winter\Hardware\FOC_Lite\FOC_Lite.PcbDoc
Date     : 2023/1/14
Time     : 13:45:58

Processing Rule : Clearance Constraint (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=10mil) (InNamedPolygon('GND_L01_P105')),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
   Violation between Un-Routed Net Constraint: Net +3.3 Between Via (2255mil,4140mil) from Top Layer to Bottom Layer And Via (3690mil,1459.998mil) from Top Layer to Bottom Layer 
Rule Violations :1

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=10mil) (Max=100mil) (Preferred=10mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Pad *1-1(2030mil,2270mil) on Top Layer And Via (2010mil,2405mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Pad C1-2(3245mil,1900mil) on Top Layer And Via (3185mil,1910mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.008mil < 10mil) Between Pad R2-1(1890mil,4240.118mil) on Top Layer And Via (1995mil,4230mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.008mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.945mil < 10mil) Between Pad S1-2(2430mil,1550mil) on Multi-Layer And Via (2440mil,1455mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.945mil] / [Bottom Solder] Mask Sliver [2.945mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.702mil < 10mil) Between Pad U1-1(2616.61mil,3984.76mil) on Top Layer And Pad U1-2(2642.21mil,3984.76mil) on Top Layer [Top Solder] Mask Sliver [7.702mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.692mil < 10mil) Between Pad U1-2(2642.21mil,3984.76mil) on Top Layer And Pad U1-3(2667.8mil,3984.76mil) on Top Layer [Top Solder] Mask Sliver [7.692mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.692mil < 10mil) Between Pad U1-3(2667.8mil,3984.76mil) on Top Layer And Pad U1-4(2693.39mil,3984.76mil) on Top Layer [Top Solder] Mask Sliver [7.692mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.692mil < 10mil) Between Pad U1-5(2693.39mil,4215.24mil) on Top Layer And Pad U1-6(2667.8mil,4215.24mil) on Top Layer [Top Solder] Mask Sliver [7.692mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.692mil < 10mil) Between Pad U1-6(2667.8mil,4215.24mil) on Top Layer And Pad U1-7(2642.21mil,4215.24mil) on Top Layer [Top Solder] Mask Sliver [7.692mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.702mil < 10mil) Between Pad U1-7(2642.21mil,4215.24mil) on Top Layer And Pad U1-8(2616.61mil,4215.24mil) on Top Layer [Top Solder] Mask Sliver [7.702mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.702mil < 10mil) Between Pad U2-1(2046.61mil,3984.76mil) on Top Layer And Pad U2-2(2072.21mil,3984.76mil) on Top Layer [Top Solder] Mask Sliver [7.702mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.692mil < 10mil) Between Pad U2-2(2072.21mil,3984.76mil) on Top Layer And Pad U2-3(2097.8mil,3984.76mil) on Top Layer [Top Solder] Mask Sliver [7.692mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.692mil < 10mil) Between Pad U2-3(2097.8mil,3984.76mil) on Top Layer And Pad U2-4(2123.39mil,3984.76mil) on Top Layer [Top Solder] Mask Sliver [7.692mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.692mil < 10mil) Between Pad U2-5(2123.39mil,4215.24mil) on Top Layer And Pad U2-6(2097.8mil,4215.24mil) on Top Layer [Top Solder] Mask Sliver [7.692mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.692mil < 10mil) Between Pad U2-6(2097.8mil,4215.24mil) on Top Layer And Pad U2-7(2072.21mil,4215.24mil) on Top Layer [Top Solder] Mask Sliver [7.692mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.702mil < 10mil) Between Pad U2-7(2072.21mil,4215.24mil) on Top Layer And Pad U2-8(2046.61mil,4215.24mil) on Top Layer [Top Solder] Mask Sliver [7.702mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.259mil < 10mil) Between Pad U3-1(2881.97mil,1945.16mil) on Top Layer And Pad U3-2(2881.97mil,1919.57mil) on Top Layer [Top Solder] Mask Sliver [7.259mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.259mil < 10mil) Between Pad U3-10(2881.97mil,1714.84mil) on Top Layer And Pad U3-9(2881.97mil,1740.43mil) on Top Layer [Top Solder] Mask Sliver [7.259mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.259mil < 10mil) Between Pad U3-11(3108.03mil,1714.84mil) on Top Layer And Pad U3-12(3108.03mil,1740.43mil) on Top Layer [Top Solder] Mask Sliver [7.259mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.259mil < 10mil) Between Pad U3-12(3108.03mil,1740.43mil) on Top Layer And Pad U3-13(3108.03mil,1766.02mil) on Top Layer [Top Solder] Mask Sliver [7.259mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.979mil < 10mil) Between Pad U3-12(3108.03mil,1740.43mil) on Top Layer And Via (3176.3mil,1740.43mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.979mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.259mil < 10mil) Between Pad U3-13(3108.03mil,1766.02mil) on Top Layer And Pad U3-14(3108.03mil,1791.61mil) on Top Layer [Top Solder] Mask Sliver [7.259mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.259mil < 10mil) Between Pad U3-14(3108.03mil,1791.61mil) on Top Layer And Pad U3-15(3108.03mil,1817.2mil) on Top Layer [Top Solder] Mask Sliver [7.259mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.259mil < 10mil) Between Pad U3-15(3108.03mil,1817.2mil) on Top Layer And Pad U3-16(3108.03mil,1842.79mil) on Top Layer [Top Solder] Mask Sliver [7.259mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.269mil < 10mil) Between Pad U3-16(3108.03mil,1842.79mil) on Top Layer And Pad U3-17(3108.03mil,1868.39mil) on Top Layer [Top Solder] Mask Sliver [7.269mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.259mil < 10mil) Between Pad U3-17(3108.03mil,1868.39mil) on Top Layer And Pad U3-18(3108.03mil,1893.98mil) on Top Layer [Top Solder] Mask Sliver [7.259mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.259mil < 10mil) Between Pad U3-18(3108.03mil,1893.98mil) on Top Layer And Pad U3-19(3108.03mil,1919.57mil) on Top Layer [Top Solder] Mask Sliver [7.259mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.259mil < 10mil) Between Pad U3-19(3108.03mil,1919.57mil) on Top Layer And Pad U3-20(3108.03mil,1945.16mil) on Top Layer [Top Solder] Mask Sliver [7.259mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.259mil < 10mil) Between Pad U3-2(2881.97mil,1919.57mil) on Top Layer And Pad U3-3(2881.97mil,1893.98mil) on Top Layer [Top Solder] Mask Sliver [7.259mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.259mil < 10mil) Between Pad U3-3(2881.97mil,1893.98mil) on Top Layer And Pad U3-4(2881.97mil,1868.39mil) on Top Layer [Top Solder] Mask Sliver [7.259mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.269mil < 10mil) Between Pad U3-4(2881.97mil,1868.39mil) on Top Layer And Pad U3-5(2881.97mil,1842.79mil) on Top Layer [Top Solder] Mask Sliver [7.269mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.259mil < 10mil) Between Pad U3-5(2881.97mil,1842.79mil) on Top Layer And Pad U3-6(2881.97mil,1817.2mil) on Top Layer [Top Solder] Mask Sliver [7.259mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.259mil < 10mil) Between Pad U3-6(2881.97mil,1817.2mil) on Top Layer And Pad U3-7(2881.97mil,1791.61mil) on Top Layer [Top Solder] Mask Sliver [7.259mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.259mil < 10mil) Between Pad U3-7(2881.97mil,1791.61mil) on Top Layer And Pad U3-8(2881.97mil,1766.02mil) on Top Layer [Top Solder] Mask Sliver [7.259mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.615mil < 10mil) Between Pad U3-7(2881.97mil,1791.61mil) on Top Layer And Via (2947.396mil,1777.604mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.615mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.259mil < 10mil) Between Pad U3-8(2881.97mil,1766.02mil) on Top Layer And Pad U3-9(2881.97mil,1740.43mil) on Top Layer [Top Solder] Mask Sliver [7.259mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.848mil < 10mil) Between Pad U3-8(2881.97mil,1766.02mil) on Top Layer And Via (2947.396mil,1777.604mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [6.848mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.702mil < 10mil) Between Pad U4-1(3151.61mil,3989.76mil) on Top Layer And Pad U4-2(3177.21mil,3989.76mil) on Top Layer [Top Solder] Mask Sliver [7.702mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.692mil < 10mil) Between Pad U4-2(3177.21mil,3989.76mil) on Top Layer And Pad U4-3(3202.8mil,3989.76mil) on Top Layer [Top Solder] Mask Sliver [7.692mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.692mil < 10mil) Between Pad U4-3(3202.8mil,3989.76mil) on Top Layer And Pad U4-4(3228.39mil,3989.76mil) on Top Layer [Top Solder] Mask Sliver [7.692mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.692mil < 10mil) Between Pad U4-5(3228.39mil,4220.24mil) on Top Layer And Pad U4-6(3202.8mil,4220.24mil) on Top Layer [Top Solder] Mask Sliver [7.692mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.692mil < 10mil) Between Pad U4-6(3202.8mil,4220.24mil) on Top Layer And Pad U4-7(3177.21mil,4220.24mil) on Top Layer [Top Solder] Mask Sliver [7.692mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.702mil < 10mil) Between Pad U4-7(3177.21mil,4220.24mil) on Top Layer And Pad U4-8(3151.61mil,4220.24mil) on Top Layer [Top Solder] Mask Sliver [7.702mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (2305mil,1290mil) from Top Layer to Bottom Layer And Via (2370mil,1290mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.126mil < 10mil) Between Via (3060mil,1615.789mil) from Top Layer to Bottom Layer And Via (3070mil,1670mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.126mil] / [Bottom Solder] Mask Sliver [7.126mil]
Rule Violations :45

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (7.138mil < 10mil) Between Arc (2022.74mil,3984.76mil) on Top Overlay And Pad U2-1(2046.61mil,3984.76mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.138mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.388mil < 10mil) Between Arc (2250mil,4053mil) on Top Overlay And Pad C4-1(2250mil,4050mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.388mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.388mil < 10mil) Between Arc (2250mil,4137mil) on Top Overlay And Pad C4-2(2250mil,4140mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.388mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.138mil < 10mil) Between Arc (2592.74mil,3984.76mil) on Top Overlay And Pad U1-1(2616.61mil,3984.76mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.138mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.388mil < 10mil) Between Arc (2695mil,1738mil) on Top Overlay And Pad C7-2(2695mil,1735mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.388mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.388mil < 10mil) Between Arc (2695mil,1822mil) on Top Overlay And Pad C7-1(2695mil,1825mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.388mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.388mil < 10mil) Between Arc (2780mil,1738mil) on Top Overlay And Pad C6-2(2780mil,1735mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.388mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.388mil < 10mil) Between Arc (2780mil,1822mil) on Top Overlay And Pad C6-1(2780mil,1825mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.388mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.388mil < 10mil) Between Arc (2815mil,4058mil) on Top Overlay And Pad C8-1(2815mil,4055mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.388mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.388mil < 10mil) Between Arc (2815mil,4142mil) on Top Overlay And Pad C8-2(2815mil,4145mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.388mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.984mil < 10mil) Between Arc (2881.97mil,1970.13mil) on Top Overlay And Pad U3-1(2881.97mil,1945.16mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.138mil < 10mil) Between Arc (3127.74mil,3989.76mil) on Top Overlay And Pad U4-1(3151.61mil,3989.76mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.138mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.388mil < 10mil) Between Arc (3248mil,1730mil) on Top Overlay And Pad C3-2(3245mil,1730mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.388mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.388mil < 10mil) Between Arc (3248mil,1815mil) on Top Overlay And Pad C2-2(3245mil,1815mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.388mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.388mil < 10mil) Between Arc (3248mil,1900mil) on Top Overlay And Pad C1-2(3245mil,1900mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.388mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.388mil < 10mil) Between Arc (3332mil,1730mil) on Top Overlay And Pad C3-1(3335mil,1730mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.388mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.388mil < 10mil) Between Arc (3332mil,1815mil) on Top Overlay And Pad C2-1(3335mil,1815mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.388mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.388mil < 10mil) Between Arc (3332mil,1900mil) on Top Overlay And Pad C1-1(3335mil,1900mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.388mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.388mil < 10mil) Between Arc (3350mil,4063mil) on Top Overlay And Pad C5-1(3350mil,4060mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.388mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.388mil < 10mil) Between Arc (3350mil,4147mil) on Top Overlay And Pad C5-2(3350mil,4150mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.388mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.388mil < 10mil) Between Arc (3645mil,1198mil) on Top Overlay And Pad C9-2(3645mil,1195mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.388mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.388mil < 10mil) Between Arc (3645mil,1282mil) on Top Overlay And Pad C9-1(3645mil,1285mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.388mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.057mil < 10mil) Between Arc (4765mil,1350mil) on Top Overlay And Pad C11-1(4770mil,1350mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.057mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.682mil < 10mil) Between Arc (4845mil,1350mil) on Top Overlay And Pad C11-2(4839mil,1350mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.682mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.057mil < 10mil) Between Arc (5165mil,1315mil) on Top Overlay And Pad C10-1(5170mil,1315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.057mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.682mil < 10mil) Between Arc (5245mil,1315mil) on Top Overlay And Pad C10-2(5239mil,1315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.682mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C10-1(5170mil,1315mil) on Top Layer And Text "SW1" (5064.5mil,1284.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.606mil < 10mil) Between Pad C10-1(5170mil,1315mil) on Top Layer And Track (5155.981mil,1289mil)(5184mil,1289mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.606mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.063mil < 10mil) Between Pad C10-1(5170mil,1315mil) on Top Layer And Track (5155.981mil,1341mil)(5184mil,1341mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.339mil < 10mil) Between Pad C10-2(5239mil,1315mil) on Top Layer And Track (5226mil,1289mil)(5254.019mil,1289mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.339mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.063mil < 10mil) Between Pad C10-2(5239mil,1315mil) on Top Layer And Track (5226mil,1341mil)(5254.019mil,1341mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C1-1(3335mil,1900mil) on Top Layer And Text "C2" (3207mil,1885mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.063mil < 10mil) Between Pad C1-1(3335mil,1900mil) on Top Layer And Track (3315mil,1864mil)(3362mil,1864mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.063mil < 10mil) Between Pad C1-1(3335mil,1900mil) on Top Layer And Track (3315mil,1936mil)(3362mil,1936mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C11-1(4770mil,1350mil) on Top Layer And Text "SW2" (4649.5mil,1284.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.606mil < 10mil) Between Pad C11-1(4770mil,1350mil) on Top Layer And Track (4755.981mil,1324mil)(4784mil,1324mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.606mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.063mil < 10mil) Between Pad C11-1(4770mil,1350mil) on Top Layer And Track (4755.981mil,1376mil)(4784mil,1376mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.063mil < 10mil) Between Pad C11-2(4839mil,1350mil) on Top Layer And Text "SW2" (4649.5mil,1284.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.339mil < 10mil) Between Pad C11-2(4839mil,1350mil) on Top Layer And Track (4826mil,1324mil)(4854.019mil,1324mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.339mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.063mil < 10mil) Between Pad C11-2(4839mil,1350mil) on Top Layer And Track (4826mil,1376mil)(4854.019mil,1376mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C1-2(3245mil,1900mil) on Top Layer And Text "C2" (3207mil,1885mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.146mil < 10mil) Between Pad C1-2(3245mil,1900mil) on Top Layer And Track (3218mil,1864mil)(3265mil,1864mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.146mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.063mil < 10mil) Between Pad C1-2(3245mil,1900mil) on Top Layer And Track (3218mil,1936mil)(3265mil,1936mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C2-1(3335mil,1815mil) on Top Layer And Text "C3" (3207mil,1800mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.063mil < 10mil) Between Pad C2-1(3335mil,1815mil) on Top Layer And Track (3315mil,1779mil)(3362mil,1779mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.063mil < 10mil) Between Pad C2-1(3335mil,1815mil) on Top Layer And Track (3315mil,1851mil)(3362mil,1851mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C2-2(3245mil,1815mil) on Top Layer And Text "C3" (3207mil,1800mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.146mil < 10mil) Between Pad C2-2(3245mil,1815mil) on Top Layer And Track (3218mil,1779mil)(3265mil,1779mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.146mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.063mil < 10mil) Between Pad C2-2(3245mil,1815mil) on Top Layer And Track (3218mil,1851mil)(3265mil,1851mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.063mil < 10mil) Between Pad C3-1(3335mil,1730mil) on Top Layer And Track (3315mil,1694mil)(3362mil,1694mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.063mil < 10mil) Between Pad C3-1(3335mil,1730mil) on Top Layer And Track (3315mil,1766mil)(3362mil,1766mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.146mil < 10mil) Between Pad C3-2(3245mil,1730mil) on Top Layer And Track (3218mil,1694mil)(3265mil,1694mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.146mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.063mil < 10mil) Between Pad C3-2(3245mil,1730mil) on Top Layer And Track (3218mil,1766mil)(3265mil,1766mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.146mil < 10mil) Between Pad C4-1(2250mil,4050mil) on Top Layer And Track (2214mil,4023mil)(2214mil,4070mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.146mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.063mil < 10mil) Between Pad C4-1(2250mil,4050mil) on Top Layer And Track (2286mil,4023mil)(2286mil,4070mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.063mil < 10mil) Between Pad C4-2(2250mil,4140mil) on Top Layer And Track (2214mil,4120mil)(2214mil,4167mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.063mil < 10mil) Between Pad C4-2(2250mil,4140mil) on Top Layer And Track (2286mil,4120mil)(2286mil,4167mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.146mil < 10mil) Between Pad C5-1(3350mil,4060mil) on Top Layer And Track (3314mil,4033mil)(3314mil,4080mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.146mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.063mil < 10mil) Between Pad C5-1(3350mil,4060mil) on Top Layer And Track (3386mil,4033mil)(3386mil,4080mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.063mil < 10mil) Between Pad C5-2(3350mil,4150mil) on Top Layer And Track (3314mil,4130mil)(3314mil,4177mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.063mil < 10mil) Between Pad C5-2(3350mil,4150mil) on Top Layer And Track (3386mil,4130mil)(3386mil,4177mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.063mil < 10mil) Between Pad C6-1(2780mil,1825mil) on Top Layer And Track (2744mil,1805mil)(2744mil,1852mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.063mil < 10mil) Between Pad C6-1(2780mil,1825mil) on Top Layer And Track (2816mil,1805mil)(2816mil,1852mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C6-2(2780mil,1735mil) on Top Layer And Text "JP4" (2731.347mil,1649.315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.146mil < 10mil) Between Pad C6-2(2780mil,1735mil) on Top Layer And Track (2744mil,1708mil)(2744mil,1755mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.146mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.063mil < 10mil) Between Pad C6-2(2780mil,1735mil) on Top Layer And Track (2816mil,1708mil)(2816mil,1755mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.063mil < 10mil) Between Pad C7-1(2695mil,1825mil) on Top Layer And Track (2659mil,1805mil)(2659mil,1852mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.063mil < 10mil) Between Pad C7-1(2695mil,1825mil) on Top Layer And Track (2731mil,1805mil)(2731mil,1852mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.146mil < 10mil) Between Pad C7-2(2695mil,1735mil) on Top Layer And Track (2659mil,1708mil)(2659mil,1755mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.146mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.063mil < 10mil) Between Pad C7-2(2695mil,1735mil) on Top Layer And Track (2731mil,1708mil)(2731mil,1755mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.146mil < 10mil) Between Pad C8-1(2815mil,4055mil) on Top Layer And Track (2779mil,4028mil)(2779mil,4075mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.146mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.063mil < 10mil) Between Pad C8-1(2815mil,4055mil) on Top Layer And Track (2851mil,4028mil)(2851mil,4075mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.063mil < 10mil) Between Pad C8-2(2815mil,4145mil) on Top Layer And Track (2779mil,4125mil)(2779mil,4172mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.063mil < 10mil) Between Pad C8-2(2815mil,4145mil) on Top Layer And Track (2851mil,4125mil)(2851mil,4172mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C9-1(3645mil,1285mil) on Top Layer And Text "JP2" (3459.347mil,1229.315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.063mil < 10mil) Between Pad C9-1(3645mil,1285mil) on Top Layer And Track (3609mil,1265mil)(3609mil,1312mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.063mil < 10mil) Between Pad C9-1(3645mil,1285mil) on Top Layer And Track (3681mil,1265mil)(3681mil,1312mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.342mil < 10mil) Between Pad C9-2(3645mil,1195mil) on Top Layer And Text "JP2" (3459.347mil,1229.315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.342mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.146mil < 10mil) Between Pad C9-2(3645mil,1195mil) on Top Layer And Track (3609mil,1168mil)(3609mil,1215mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.146mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.063mil < 10mil) Between Pad C9-2(3645mil,1195mil) on Top Layer And Track (3681mil,1168mil)(3681mil,1215mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.57mil < 10mil) Between Pad D1-1(3550.118mil,1900mil) on Top Layer And Text "D2" (3423mil,1883mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.57mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.697mil < 10mil) Between Pad D1-1(3550.118mil,1900mil) on Top Layer And Track (3578mil,1870mil)(3578mil,1930mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.697mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D1-2(3439.882mil,1900mil) on Top Layer And Text "D2" (3423mil,1883mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.697mil < 10mil) Between Pad D1-2(3439.882mil,1900mil) on Top Layer And Track (3412mil,1888mil)(3412mil,1913mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.697mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.214mil < 10mil) Between Pad D1-2(3439.882mil,1900mil) on Top Layer And Track (3412mil,1888mil)(3430mil,1870mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.214mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.921mil < 10mil) Between Pad D1-2(3439.882mil,1900mil) on Top Layer And Track (3412mil,1913mil)(3429mil,1930mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.465mil < 10mil) Between Pad D2-1(3555.118mil,1820mil) on Top Layer And Text "D3" (3424mil,1799mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.465mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.697mil < 10mil) Between Pad D2-1(3555.118mil,1820mil) on Top Layer And Track (3583mil,1790mil)(3583mil,1850mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.697mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D2-2(3444.882mil,1820mil) on Top Layer And Text "D3" (3424mil,1799mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.697mil < 10mil) Between Pad D2-2(3444.882mil,1820mil) on Top Layer And Track (3417mil,1808mil)(3417mil,1833mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.697mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.214mil < 10mil) Between Pad D2-2(3444.882mil,1820mil) on Top Layer And Track (3417mil,1808mil)(3435mil,1790mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.214mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.921mil < 10mil) Between Pad D2-2(3444.882mil,1820mil) on Top Layer And Track (3417mil,1833mil)(3434mil,1850mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.956mil < 10mil) Between Pad D3-1(3555.118mil,1735mil) on Top Layer And Text "JP5" (3459.347mil,1649.315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.956mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.697mil < 10mil) Between Pad D3-1(3555.118mil,1735mil) on Top Layer And Track (3583mil,1705mil)(3583mil,1765mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.697mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.697mil < 10mil) Between Pad D3-2(3444.882mil,1735mil) on Top Layer And Track (3417mil,1723mil)(3417mil,1748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.697mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.214mil < 10mil) Between Pad D3-2(3444.882mil,1735mil) on Top Layer And Track (3417mil,1723mil)(3435mil,1705mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.214mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.921mil < 10mil) Between Pad D3-2(3444.882mil,1735mil) on Top Layer And Track (3417mil,1748mil)(3434mil,1765mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.043mil < 10mil) Between Pad D4-1(3695mil,1465.002mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [5.043mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.043mil < 10mil) Between Pad D4-1(3695mil,1465.002mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [5.043mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D4-1(3695mil,1465.002mil) on Top Layer And Text "C9" (3615mil,1363mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.043mil < 10mil) Between Pad D4-2(3695mil,1664.998mil) on Top Layer And Track (3620.74mil,1673.02mil)(3643.843mil,1673.02mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.043mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.693mil < 10mil) Between Pad D4-2(3695mil,1664.998mil) on Top Layer And Track (3695mil,1535mil)(3695mil,1615mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.043mil < 10mil) Between Pad D4-2(3695mil,1664.998mil) on Top Layer And Track (3746.157mil,1673.02mil)(3769.26mil,1673.02mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.043mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.126mil < 10mil) Between Pad E1-2(2500mil,2226.299mil) on Top Layer And Track (2369.173mil,2131.787mil)(2441.693mil,2204.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.126mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.055mil < 10mil) Between Pad E1-2(2500mil,2226.299mil) on Top Layer And Track (2410mil,2165mil)(2590mil,2165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.055mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.055mil < 10mil) Between Pad E2-2(3470mil,2221.299mil) on Top Layer And Track (3380mil,2160mil)(3560mil,2160mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.055mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.055mil < 10mil) Between Pad E3-2(3275mil,2221.299mil) on Top Layer And Track (3185mil,2160mil)(3365mil,2160mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.055mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.055mil < 10mil) Between Pad E4-2(3085mil,2221.299mil) on Top Layer And Track (2995mil,2160mil)(3175mil,2160mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.055mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.055mil < 10mil) Between Pad E5-2(2895mil,2221.299mil) on Top Layer And Track (2805mil,2160mil)(2985mil,2160mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.055mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.055mil < 10mil) Between Pad E6-2(2700mil,2221.299mil) on Top Layer And Track (2610mil,2160mil)(2790mil,2160mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.055mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.055mil < 10mil) Between Pad E7-2(2098.701mil,1590mil) on Top Layer And Track (2160mil,1500mil)(2160mil,1680mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.055mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad JP12-1(3840mil,4475mil) on Multi-Layer And Text "LED1" (3703mil,4430mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad JP12-37(3840mil,2675mil) on Multi-Layer And Text "JP14" (3796mil,2613mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad JP12-38(3940mil,2675mil) on Multi-Layer And Text "JP14" (3796mil,2613mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.804mil < 10mil) Between Pad JP12-39(3840mil,2575mil) on Multi-Layer And Text "1" (3820mil,2565mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.804mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.219mil < 10mil) Between Pad JP12-39(3840mil,2575mil) on Multi-Layer And Text "JP14" (3796mil,2613mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.219mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.804mil < 10mil) Between Pad JP12-40(3940mil,2575mil) on Multi-Layer And Text "2" (3920mil,2575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.804mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.067mil < 10mil) Between Pad JP12-40(3940mil,2575mil) on Multi-Layer And Text "JP14" (3796mil,2613mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.067mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad JP13-37(5336mil,2675mil) on Multi-Layer And Text "JP15" (5292mil,2613mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad JP13-38(5436mil,2675mil) on Multi-Layer And Text "JP15" (5292mil,2613mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.804mil < 10mil) Between Pad JP13-39(5336mil,2575mil) on Multi-Layer And Text "1" (5316mil,2565mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.804mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.219mil < 10mil) Between Pad JP13-39(5336mil,2575mil) on Multi-Layer And Text "JP15" (5292mil,2613mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.219mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.804mil < 10mil) Between Pad JP13-40(5436mil,2575mil) on Multi-Layer And Text "2" (5416mil,2575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.804mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.067mil < 10mil) Between Pad JP13-40(5436mil,2575mil) on Multi-Layer And Text "JP15" (5292mil,2613mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.067mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad JP14-1(3840mil,2475mil) on Multi-Layer And Text "39" (3820mil,2505mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.804mil < 10mil) Between Pad JP14-2(3940mil,2475mil) on Multi-Layer And Text "40" (3920mil,2505mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.804mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad JP15-1(5336mil,2475mil) on Multi-Layer And Text "39" (5316mil,2505mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.804mil < 10mil) Between Pad JP15-2(5436mil,2475mil) on Multi-Layer And Text "40" (5416mil,2505mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.804mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.147mil < 10mil) Between Pad JP15-23(5336mil,1375mil) on Multi-Layer And Text "C10" (5144mil,1375mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.147mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad LED1-1(3725.256mil,4359.995mil) on Top Layer And Track (3697.256mil,4341.995mil)(3697.256mil,4395.995mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.902mil < 10mil) Between Pad LED1-1(3725.256mil,4359.995mil) on Top Layer And Track (3697.256mil,4395.995mil)(3699.256mil,4395.995mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.901mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad LED1-1(3725.256mil,4359.995mil) on Top Layer And Track (3699.256mil,4395.995mil)(3753.256mil,4395.995mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad LED1-1(3725.256mil,4359.995mil) on Top Layer And Track (3753.256mil,4341.995mil)(3753.256mil,4394.995mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad LED1-2(3725.256mil,4289.995mil) on Top Layer And Track (3697.256mil,4253.995mil)(3751.256mil,4253.995mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad LED1-2(3725.256mil,4289.995mil) on Top Layer And Track (3697.256mil,4254.995mil)(3697.256mil,4307.995mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad LED1-2(3725.256mil,4289.995mil) on Top Layer And Track (3753.256mil,4253.995mil)(3753.256mil,4307.995mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad LED2-1(3604.744mil,4570.005mil) on Top Layer And Track (3576.744mil,4534.005mil)(3630.744mil,4534.005mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.619mil < 10mil) Between Pad LED2-1(3604.744mil,4570.005mil) on Top Layer And Track (3576.744mil,4535.005mil)(3576.744mil,4588.005mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.619mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.902mil < 10mil) Between Pad LED2-1(3604.744mil,4570.005mil) on Top Layer And Track (3630.744mil,4534.005mil)(3632.744mil,4534.005mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.901mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad LED2-1(3604.744mil,4570.005mil) on Top Layer And Track (3632.744mil,4534.005mil)(3632.744mil,4588.005mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad LED2-2(3604.744mil,4640.005mil) on Top Layer And Track (3576.744mil,4622.005mil)(3576.744mil,4676.005mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad LED2-2(3604.744mil,4640.005mil) on Top Layer And Track (3578.744mil,4676.005mil)(3632.744mil,4676.005mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad LED2-2(3604.744mil,4640.005mil) on Top Layer And Track (3632.744mil,4622.005mil)(3632.744mil,4675.005mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Q2-2(2430mil,2765.2mil) on Top Layer And Text "E1" (2415mil,2620mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Q3-2(2990mil,2765mil) on Top Layer And Text "E4" (3000mil,2615mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Q3-2(2990mil,2765mil) on Top Layer And Text "E5" (2810mil,2615mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Q4-2(1895mil,3285mil) on Top Layer And Text "Q1" (1775.5mil,3153.3mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Q5-2(2445mil,3280.2mil) on Top Layer And Text "Q2" (2305.5mil,3148.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Q6-2(2980mil,3290.2mil) on Top Layer And Text "Q3" (2865.5mil,3148.3mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R15-1(5241.5mil,1425mil) on Top Layer And Text "C10" (5144mil,1375mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.252mil < 10mil) Between Pad R15-1(5241.5mil,1425mil) on Top Layer And Track (5137.5mil,1399mil)(5272.5mil,1399mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.252mil < 10mil) Between Pad R15-1(5241.5mil,1425mil) on Top Layer And Track (5137.5mil,1451mil)(5272.5mil,1451mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R15-1(5241.5mil,1425mil) on Top Layer And Track (5272.5mil,1399mil)(5272.5mil,1451mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R15-2(5168.5mil,1425mil) on Top Layer And Text "C10" (5144mil,1375mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R15-2(5168.5mil,1425mil) on Top Layer And Track (5137.5mil,1399mil)(5137.5mil,1451mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.252mil < 10mil) Between Pad R15-2(5168.5mil,1425mil) on Top Layer And Track (5137.5mil,1399mil)(5272.5mil,1399mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.252mil < 10mil) Between Pad R15-2(5168.5mil,1425mil) on Top Layer And Track (5137.5mil,1451mil)(5272.5mil,1451mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R16-1(4841.5mil,1470mil) on Top Layer And Text "C11" (4743.5mil,1409.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.252mil < 10mil) Between Pad R16-1(4841.5mil,1470mil) on Top Layer And Track (4737.5mil,1444mil)(4872.5mil,1444mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.252mil < 10mil) Between Pad R16-1(4841.5mil,1470mil) on Top Layer And Track (4737.5mil,1496mil)(4872.5mil,1496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R16-1(4841.5mil,1470mil) on Top Layer And Track (4872.5mil,1444mil)(4872.5mil,1496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R16-2(4768.5mil,1470mil) on Top Layer And Text "C11" (4743.5mil,1409.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R16-2(4768.5mil,1470mil) on Top Layer And Track (4737.5mil,1444mil)(4737.5mil,1496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.252mil < 10mil) Between Pad R16-2(4768.5mil,1470mil) on Top Layer And Track (4737.5mil,1444mil)(4872.5mil,1444mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.252mil < 10mil) Between Pad R16-2(4768.5mil,1470mil) on Top Layer And Track (4737.5mil,1496mil)(4872.5mil,1496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.252mil < 10mil) Between Pad R17-1(3610mil,4361.5mil) on Top Layer And Track (3584mil,4257.5mil)(3584mil,4392.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R17-1(3610mil,4361.5mil) on Top Layer And Track (3584mil,4392.5mil)(3636mil,4392.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.252mil < 10mil) Between Pad R17-1(3610mil,4361.5mil) on Top Layer And Track (3636mil,4257.5mil)(3636mil,4392.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.252mil < 10mil) Between Pad R17-2(3610mil,4288.5mil) on Top Layer And Track (3584mil,4257.5mil)(3584mil,4392.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R17-2(3610mil,4288.5mil) on Top Layer And Track (3584mil,4257.5mil)(3636mil,4257.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.252mil < 10mil) Between Pad R17-2(3610mil,4288.5mil) on Top Layer And Track (3636mil,4257.5mil)(3636mil,4392.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.252mil < 10mil) Between Pad R18-1(3715mil,4646.5mil) on Top Layer And Track (3689mil,4542.5mil)(3689mil,4677.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R18-1(3715mil,4646.5mil) on Top Layer And Track (3689mil,4677.5mil)(3741mil,4677.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.252mil < 10mil) Between Pad R18-1(3715mil,4646.5mil) on Top Layer And Track (3741mil,4542.5mil)(3741mil,4677.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.252mil < 10mil) Between Pad R18-2(3715mil,4573.5mil) on Top Layer And Track (3689mil,4542.5mil)(3689mil,4677.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R18-2(3715mil,4573.5mil) on Top Layer And Track (3689mil,4542.5mil)(3741mil,4542.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.252mil < 10mil) Between Pad R18-2(3715mil,4573.5mil) on Top Layer And Track (3741mil,4542.5mil)(3741mil,4677.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R3-1(2740mil,3855mil) on Top Layer And Track (2704mil,3729mil)(2704mil,3891mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R3-1(2740mil,3855mil) on Top Layer And Track (2704mil,3891mil)(2776mil,3891mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R3-1(2740mil,3855mil) on Top Layer And Track (2776mil,3729mil)(2776mil,3891mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R3-2(2740mil,3765mil) on Top Layer And Track (2704mil,3729mil)(2704mil,3891mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R3-2(2740mil,3765mil) on Top Layer And Track (2704mil,3729mil)(2776mil,3729mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R3-2(2740mil,3765mil) on Top Layer And Track (2776mil,3729mil)(2776mil,3891mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.252mil < 10mil) Between Pad R5-1(4840mil,4615mil) on Top Layer And Track (4814mil,4511mil)(4814mil,4646mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R5-1(4840mil,4615mil) on Top Layer And Track (4814mil,4646mil)(4866mil,4646mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.252mil < 10mil) Between Pad R5-1(4840mil,4615mil) on Top Layer And Track (4866mil,4511mil)(4866mil,4646mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.252mil < 10mil) Between Pad R5-2(4840mil,4542mil) on Top Layer And Track (4814mil,4511mil)(4814mil,4646mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R5-2(4840mil,4542mil) on Top Layer And Track (4814mil,4511mil)(4866mil,4511mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.252mil < 10mil) Between Pad R5-2(4840mil,4542mil) on Top Layer And Track (4866mil,4511mil)(4866mil,4646mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R6-1(4840mil,4713.5mil) on Top Layer And Text "R5" (4820mil,4679.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.252mil < 10mil) Between Pad R6-1(4840mil,4713.5mil) on Top Layer And Track (4814mil,4682.5mil)(4814mil,4817.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R6-1(4840mil,4713.5mil) on Top Layer And Track (4814mil,4682.5mil)(4866mil,4682.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.252mil < 10mil) Between Pad R6-1(4840mil,4713.5mil) on Top Layer And Track (4866mil,4682.5mil)(4866mil,4817.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.252mil < 10mil) Between Pad R6-2(4840mil,4786.5mil) on Top Layer And Track (4814mil,4682.5mil)(4814mil,4817.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R6-2(4840mil,4786.5mil) on Top Layer And Track (4814mil,4817.5mil)(4866mil,4817.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.252mil < 10mil) Between Pad R6-2(4840mil,4786.5mil) on Top Layer And Track (4866mil,4682.5mil)(4866mil,4817.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.252mil < 10mil) Between Pad R7-1(3685mil,2848.5mil) on Top Layer And Track (3659mil,2817.5mil)(3659mil,2952.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R7-1(3685mil,2848.5mil) on Top Layer And Track (3659mil,2817.5mil)(3711mil,2817.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.252mil < 10mil) Between Pad R7-1(3685mil,2848.5mil) on Top Layer And Track (3711mil,2817.5mil)(3711mil,2952.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.252mil < 10mil) Between Pad R7-2(3685mil,2921.5mil) on Top Layer And Track (3659mil,2817.5mil)(3659mil,2952.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R7-2(3685mil,2921.5mil) on Top Layer And Track (3659mil,2952.5mil)(3711mil,2952.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.252mil < 10mil) Between Pad R7-2(3685mil,2921.5mil) on Top Layer And Track (3711mil,2817.5mil)(3711mil,2952.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R8-1(3685mil,3037mil) on Top Layer And Text "R7" (3665mil,2986mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.252mil < 10mil) Between Pad R8-1(3685mil,3037mil) on Top Layer And Track (3659mil,3006mil)(3659mil,3141mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R8-1(3685mil,3037mil) on Top Layer And Track (3659mil,3006mil)(3711mil,3006mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.252mil < 10mil) Between Pad R8-1(3685mil,3037mil) on Top Layer And Track (3711mil,3006mil)(3711mil,3141mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.252mil < 10mil) Between Pad R8-2(3685mil,3110mil) on Top Layer And Track (3659mil,3006mil)(3659mil,3141mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R8-2(3685mil,3110mil) on Top Layer And Track (3659mil,3141mil)(3711mil,3141mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.252mil < 10mil) Between Pad R8-2(3685mil,3110mil) on Top Layer And Track (3711mil,3006mil)(3711mil,3141mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.181mil < 10mil) Between Pad SW1-1(5096.142mil,1213.583mil) on Multi-Layer And Track (5090mil,1085mil)(5090mil,1165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.181mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.457mil < 10mil) Between Pad SW1-1(5096.142mil,1213.583mil) on Multi-Layer And Track (5140mil,1215mil)(5320mil,1215mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.457mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.457mil < 10mil) Between Pad SW1-1(5096.142mil,1213.583mil) on Multi-Layer And Track (5140mil,1235mil)(5320mil,1235mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.457mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.793mil < 10mil) Between Pad SW1-2(5096.142mil,1036.417mil) on Multi-Layer And Track (5090mil,1085mil)(5090mil,1165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.793mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.064mil < 10mil) Between Pad SW1-2(5096.142mil,1036.417mil) on Multi-Layer And Track (5140mil,1015mil)(5320mil,1015mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.657mil < 10mil) Between Pad SW1-2(5096.142mil,1036.417mil) on Multi-Layer And Track (5140mil,1035mil)(5320mil,1035mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.656mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.064mil < 10mil) Between Pad SW1-3(5363.858mil,1036.417mil) on Multi-Layer And Track (5140mil,1015mil)(5320mil,1015mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.063mil < 10mil) Between Pad SW1-3(5363.858mil,1036.417mil) on Multi-Layer And Track (5140mil,1035mil)(5320mil,1035mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.027mil < 10mil) Between Pad SW1-3(5363.858mil,1036.417mil) on Multi-Layer And Track (5370mil,1085mil)(5370mil,1165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.027mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.064mil < 10mil) Between Pad SW1-4(5363.858mil,1213.583mil) on Multi-Layer And Text "23" (5316mil,1315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.063mil < 10mil) Between Pad SW1-4(5363.858mil,1213.583mil) on Multi-Layer And Track (5140mil,1215mil)(5320mil,1215mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.064mil < 10mil) Between Pad SW1-4(5363.858mil,1213.583mil) on Multi-Layer And Track (5140mil,1235mil)(5320mil,1235mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.027mil < 10mil) Between Pad SW1-4(5363.858mil,1213.583mil) on Multi-Layer And Track (5370mil,1085mil)(5370mil,1165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.027mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.181mil < 10mil) Between Pad SW2-1(4681.142mil,1213.583mil) on Multi-Layer And Track (4675mil,1085mil)(4675mil,1165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.181mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.457mil < 10mil) Between Pad SW2-1(4681.142mil,1213.583mil) on Multi-Layer And Track (4725mil,1215mil)(4905mil,1215mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.457mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.457mil < 10mil) Between Pad SW2-1(4681.142mil,1213.583mil) on Multi-Layer And Track (4725mil,1235mil)(4905mil,1235mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.457mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.793mil < 10mil) Between Pad SW2-2(4681.142mil,1036.417mil) on Multi-Layer And Track (4675mil,1085mil)(4675mil,1165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.793mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.064mil < 10mil) Between Pad SW2-2(4681.142mil,1036.417mil) on Multi-Layer And Track (4725mil,1015mil)(4905mil,1015mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.657mil < 10mil) Between Pad SW2-2(4681.142mil,1036.417mil) on Multi-Layer And Track (4725mil,1035mil)(4905mil,1035mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.656mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.064mil < 10mil) Between Pad SW2-3(4948.858mil,1036.417mil) on Multi-Layer And Track (4725mil,1015mil)(4905mil,1015mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.063mil < 10mil) Between Pad SW2-3(4948.858mil,1036.417mil) on Multi-Layer And Track (4725mil,1035mil)(4905mil,1035mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.027mil < 10mil) Between Pad SW2-3(4948.858mil,1036.417mil) on Multi-Layer And Track (4955mil,1085mil)(4955mil,1165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.027mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.063mil < 10mil) Between Pad SW2-4(4948.858mil,1213.583mil) on Multi-Layer And Track (4725mil,1215mil)(4905mil,1215mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.064mil < 10mil) Between Pad SW2-4(4948.858mil,1213.583mil) on Multi-Layer And Track (4725mil,1235mil)(4905mil,1235mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.027mil < 10mil) Between Pad SW2-4(4948.858mil,1213.583mil) on Multi-Layer And Track (4955mil,1085mil)(4955mil,1165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.027mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.858mil < 10mil) Between Pad U1-1(2616.61mil,3984.76mil) on Top Layer And Track (2595.945mil,4013.386mil)(2595.945mil,4080mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.198mil < 10mil) Between Pad U1-1(2616.61mil,3984.76mil) on Top Layer And Track (2595.945mil,4013.386mil)(2602.723mil,4013.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.198mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.651mil < 10mil) Between Pad U1-4(2693.39mil,3984.76mil) on Top Layer And Text "R3" (2710mil,3925mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.651mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.877mil < 10mil) Between Pad U1-4(2693.39mil,3984.76mil) on Top Layer And Track (2707.277mil,4013.386mil)(2714.055mil,4013.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.877mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.905mil < 10mil) Between Pad U1-4(2693.39mil,3984.76mil) on Top Layer And Track (2714.055mil,4013.386mil)(2714.055mil,4186.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.877mil < 10mil) Between Pad U1-5(2693.39mil,4215.24mil) on Top Layer And Track (2707.277mil,4186.614mil)(2714.055mil,4186.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.877mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.855mil < 10mil) Between Pad U1-5(2693.39mil,4215.24mil) on Top Layer And Track (2714.055mil,4013.386mil)(2714.055mil,4186.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.855mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.912mil < 10mil) Between Pad U1-8(2616.61mil,4215.24mil) on Top Layer And Track (2595.945mil,4120mil)(2595.945mil,4186.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.912mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.198mil < 10mil) Between Pad U1-8(2616.61mil,4215.24mil) on Top Layer And Track (2595.945mil,4186.614mil)(2602.723mil,4186.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.198mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.858mil < 10mil) Between Pad U2-1(2046.61mil,3984.76mil) on Top Layer And Track (2025.945mil,4013.386mil)(2025.945mil,4080mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.198mil < 10mil) Between Pad U2-1(2046.61mil,3984.76mil) on Top Layer And Track (2025.945mil,4013.386mil)(2032.723mil,4013.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.198mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.877mil < 10mil) Between Pad U2-4(2123.39mil,3984.76mil) on Top Layer And Track (2137.277mil,4013.386mil)(2144.055mil,4013.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.877mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.905mil < 10mil) Between Pad U2-4(2123.39mil,3984.76mil) on Top Layer And Track (2144.055mil,4013.386mil)(2144.055mil,4186.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.877mil < 10mil) Between Pad U2-5(2123.39mil,4215.24mil) on Top Layer And Track (2137.277mil,4186.614mil)(2144.055mil,4186.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.877mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.855mil < 10mil) Between Pad U2-5(2123.39mil,4215.24mil) on Top Layer And Track (2144.055mil,4013.386mil)(2144.055mil,4186.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.855mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.912mil < 10mil) Between Pad U2-8(2046.61mil,4215.24mil) on Top Layer And Track (2025.945mil,4120mil)(2025.945mil,4186.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.912mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.198mil < 10mil) Between Pad U2-8(2046.61mil,4215.24mil) on Top Layer And Track (2025.945mil,4186.614mil)(2032.723mil,4186.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.198mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.173mil < 10mil) Between Pad U3-1(2881.97mil,1945.16mil) on Top Layer And Text "C6" (2750mil,1903mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.173mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.867mil < 10mil) Between Pad U3-1(2881.97mil,1945.16mil) on Top Layer And Track (2925.26mil,1699.047mil)(2925.26mil,1960.953mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.867mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U3-10(2881.97mil,1714.84mil) on Top Layer And Text "JP4" (2731.347mil,1649.315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.867mil < 10mil) Between Pad U3-10(2881.97mil,1714.84mil) on Top Layer And Track (2925.26mil,1699.047mil)(2925.26mil,1960.953mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.867mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.469mil < 10mil) Between Pad U3-11(3108.03mil,1714.84mil) on Top Layer And Track (3064.74mil,1699.047mil)(3064.74mil,1960.953mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.469mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.469mil < 10mil) Between Pad U3-12(3108.03mil,1740.43mil) on Top Layer And Track (3064.74mil,1699.047mil)(3064.74mil,1960.953mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.469mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.469mil < 10mil) Between Pad U3-13(3108.03mil,1766.02mil) on Top Layer And Track (3064.74mil,1699.047mil)(3064.74mil,1960.953mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.469mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.469mil < 10mil) Between Pad U3-14(3108.03mil,1791.61mil) on Top Layer And Track (3064.74mil,1699.047mil)(3064.74mil,1960.953mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.469mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.469mil < 10mil) Between Pad U3-15(3108.03mil,1817.2mil) on Top Layer And Track (3064.74mil,1699.047mil)(3064.74mil,1960.953mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.469mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.469mil < 10mil) Between Pad U3-16(3108.03mil,1842.79mil) on Top Layer And Track (3064.74mil,1699.047mil)(3064.74mil,1960.953mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.469mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.469mil < 10mil) Between Pad U3-17(3108.03mil,1868.39mil) on Top Layer And Track (3064.74mil,1699.047mil)(3064.74mil,1960.953mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.469mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.469mil < 10mil) Between Pad U3-18(3108.03mil,1893.98mil) on Top Layer And Track (3064.74mil,1699.047mil)(3064.74mil,1960.953mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.469mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.469mil < 10mil) Between Pad U3-19(3108.03mil,1919.57mil) on Top Layer And Track (3064.74mil,1699.047mil)(3064.74mil,1960.953mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.469mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U3-2(2881.97mil,1919.57mil) on Top Layer And Text "C6" (2750mil,1903mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.867mil < 10mil) Between Pad U3-2(2881.97mil,1919.57mil) on Top Layer And Track (2925.26mil,1699.047mil)(2925.26mil,1960.953mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.867mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.469mil < 10mil) Between Pad U3-20(3108.03mil,1945.16mil) on Top Layer And Track (3064.74mil,1699.047mil)(3064.74mil,1960.953mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.469mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.743mil < 10mil) Between Pad U3-3(2881.97mil,1893.98mil) on Top Layer And Text "C6" (2750mil,1903mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.743mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.867mil < 10mil) Between Pad U3-3(2881.97mil,1893.98mil) on Top Layer And Track (2925.26mil,1699.047mil)(2925.26mil,1960.953mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.867mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.867mil < 10mil) Between Pad U3-4(2881.97mil,1868.39mil) on Top Layer And Track (2925.26mil,1699.047mil)(2925.26mil,1960.953mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.867mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.867mil < 10mil) Between Pad U3-5(2881.97mil,1842.79mil) on Top Layer And Track (2925.26mil,1699.047mil)(2925.26mil,1960.953mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.867mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.867mil < 10mil) Between Pad U3-6(2881.97mil,1817.2mil) on Top Layer And Track (2925.26mil,1699.047mil)(2925.26mil,1960.953mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.867mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.867mil < 10mil) Between Pad U3-7(2881.97mil,1791.61mil) on Top Layer And Track (2925.26mil,1699.047mil)(2925.26mil,1960.953mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.867mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.867mil < 10mil) Between Pad U3-8(2881.97mil,1766.02mil) on Top Layer And Track (2925.26mil,1699.047mil)(2925.26mil,1960.953mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.867mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.867mil < 10mil) Between Pad U3-9(2881.97mil,1740.43mil) on Top Layer And Track (2925.26mil,1699.047mil)(2925.26mil,1960.953mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.867mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.858mil < 10mil) Between Pad U4-1(3151.61mil,3989.76mil) on Top Layer And Track (3130.945mil,4018.386mil)(3130.945mil,4085mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.198mil < 10mil) Between Pad U4-1(3151.61mil,3989.76mil) on Top Layer And Track (3130.945mil,4018.386mil)(3137.723mil,4018.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.198mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.877mil < 10mil) Between Pad U4-4(3228.39mil,3989.76mil) on Top Layer And Track (3242.277mil,4018.386mil)(3249.055mil,4018.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.877mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.905mil < 10mil) Between Pad U4-4(3228.39mil,3989.76mil) on Top Layer And Track (3249.055mil,4018.386mil)(3249.055mil,4191.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.877mil < 10mil) Between Pad U4-5(3228.39mil,4220.24mil) on Top Layer And Track (3242.277mil,4191.614mil)(3249.055mil,4191.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.877mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.855mil < 10mil) Between Pad U4-5(3228.39mil,4220.24mil) on Top Layer And Track (3249.055mil,4018.386mil)(3249.055mil,4191.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.855mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.912mil < 10mil) Between Pad U4-8(3151.61mil,4220.24mil) on Top Layer And Track (3130.945mil,4125mil)(3130.945mil,4191.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.912mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.198mil < 10mil) Between Pad U4-8(3151.61mil,4220.24mil) on Top Layer And Track (3130.945mil,4191.614mil)(3137.723mil,4191.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.198mil]
Rule Violations :283

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Arc (2780mil,1738mil) on Top Overlay And Text "JP4" (2731.347mil,1649.315mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Arc (3248mil,1815mil) on Top Overlay And Text "C3" (3207mil,1800mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Arc (3248mil,1900mil) on Top Overlay And Text "C2" (3207mil,1885mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Arc (3248mil,1900mil) on Top Overlay And Text "C3" (3207mil,1800mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Arc (4765mil,1350mil) on Top Overlay And Text "SW2" (4649.5mil,1284.5mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Arc (5165mil,1315mil) on Top Overlay And Text "SW1" (5064.5mil,1284.5mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "23" (3820mil,1315mil) on Top Overlay And Text "JP6" (3806mil,1229mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (2.063mil < 10mil) Between Text "23" (3820mil,1315mil) on Top Overlay And Track (3790mil,1325mil)(3990mil,1325mil) on Top Overlay Silk Text to Silk Clearance [2.063mil]
   Violation between Silk To Silk Clearance Constraint: (4.618mil < 10mil) Between Text "23" (5316mil,1315mil) on Top Overlay And Track (5140mil,1235mil)(5320mil,1235mil) on Top Overlay Silk Text to Silk Clearance [4.618mil]
   Violation between Silk To Silk Clearance Constraint: (2.063mil < 10mil) Between Text "23" (5316mil,1315mil) on Top Overlay And Track (5286mil,1325mil)(5486mil,1325mil) on Top Overlay Silk Text to Silk Clearance [2.063mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "24" (3920mil,1315mil) on Top Overlay And Text "JP6" (3806mil,1229mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (2.063mil < 10mil) Between Text "24" (3920mil,1315mil) on Top Overlay And Track (3790mil,1325mil)(3990mil,1325mil) on Top Overlay Silk Text to Silk Clearance [2.063mil]
   Violation between Silk To Silk Clearance Constraint: (2.063mil < 10mil) Between Text "24" (5416mil,1315mil) on Top Overlay And Track (5286mil,1325mil)(5486mil,1325mil) on Top Overlay Silk Text to Silk Clearance [2.063mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C10" (5144mil,1375mil) on Top Overlay And Track (5137.5mil,1399mil)(5137.5mil,1451mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C10" (5144mil,1375mil) on Top Overlay And Track (5137.5mil,1399mil)(5272.5mil,1399mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (7.019mil < 10mil) Between Text "C10" (5144mil,1375mil) on Top Overlay And Track (5137.5mil,1451mil)(5272.5mil,1451mil) on Top Overlay Silk Text to Silk Clearance [7.019mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C10" (5144mil,1375mil) on Top Overlay And Track (5272.5mil,1399mil)(5272.5mil,1451mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C10" (5144mil,1375mil) on Top Overlay And Track (5286mil,1325mil)(5286mil,2525mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C11" (4743.5mil,1409.5mil) on Top Overlay And Track (4737.5mil,1444mil)(4737.5mil,1496mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C11" (4743.5mil,1409.5mil) on Top Overlay And Track (4737.5mil,1444mil)(4872.5mil,1444mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (0.039mil < 10mil) Between Text "C11" (4743.5mil,1409.5mil) on Top Overlay And Track (4872.5mil,1444mil)(4872.5mil,1496mil) on Top Overlay Silk Text to Silk Clearance [0.039mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C2" (3207mil,1885mil) on Top Overlay And Track (3218mil,1936mil)(3265mil,1936mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C2" (3207mil,1885mil) on Top Overlay And Track (3315mil,1936mil)(3362mil,1936mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C3" (3207mil,1800mil) on Top Overlay And Track (3218mil,1851mil)(3265mil,1851mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C3" (3207mil,1800mil) on Top Overlay And Track (3218mil,1864mil)(3265mil,1864mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C3" (3207mil,1800mil) on Top Overlay And Track (3315mil,1851mil)(3362mil,1851mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (6.654mil < 10mil) Between Text "C3" (3207mil,1800mil) on Top Overlay And Track (3315mil,1864mil)(3362mil,1864mil) on Top Overlay Silk Text to Silk Clearance [6.654mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C6" (2750mil,1903mil) on Top Overlay And Text "C7" (2665mil,1903mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (5.032mil < 10mil) Between Text "C8" (2785mil,4223mil) on Top Overlay And Track (2900mil,3930mil)(2900mil,4290mil) on Top Overlay Silk Text to Silk Clearance [5.032mil]
   Violation between Silk To Silk Clearance Constraint: (2.5mil < 10mil) Between Text "D2" (3423mil,1883mil) on Top Overlay And Track (3412mil,1888mil)(3412mil,1913mil) on Top Overlay Silk Text to Silk Clearance [2.5mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "D2" (3423mil,1883mil) on Top Overlay And Track (3412mil,1888mil)(3430mil,1870mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "D2" (3423mil,1883mil) on Top Overlay And Track (3412mil,1913mil)(3429mil,1930mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "D2" (3423mil,1883mil) on Top Overlay And Track (3429mil,1930mil)(3461mil,1930mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (4.5mil < 10mil) Between Text "D2" (3423mil,1883mil) on Top Overlay And Track (3430mil,1870mil)(3461mil,1870mil) on Top Overlay Silk Text to Silk Clearance [4.5mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "D2" (3423mil,1883mil) on Top Overlay And Track (3488mil,1880mil)(3488mil,1920mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "D2" (3423mil,1883mil) on Top Overlay And Track (3488mil,1899mil)(3504mil,1883mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (1.179mil < 10mil) Between Text "D2" (3423mil,1883mil) on Top Overlay And Track (3488mil,1901mil)(3504mil,1918mil) on Top Overlay Silk Text to Silk Clearance [1.179mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "D2" (3423mil,1883mil) on Top Overlay And Track (3494mil,1901mil)(3496mil,1895mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "D2" (3423mil,1883mil) on Top Overlay And Track (3494mil,1901mil)(3501mil,1907mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "D2" (3423mil,1883mil) on Top Overlay And Track (3500mil,1890mil)(3501mil,1907mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "D2" (3423mil,1883mil) on Top Overlay And Track (3504mil,1883mil)(3504mil,1918mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (4.849mil < 10mil) Between Text "D2" (3423mil,1883mil) on Top Overlay And Track (3526mil,1870mil)(3578mil,1870mil) on Top Overlay Silk Text to Silk Clearance [4.849mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "D2" (3423mil,1883mil) on Top Overlay And Track (3526mil,1930mil)(3578mil,1930mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (2.519mil < 10mil) Between Text "D3" (3424mil,1799mil) on Top Overlay And Track (3412mil,1888mil)(3430mil,1870mil) on Top Overlay Silk Text to Silk Clearance [2.519mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "D3" (3424mil,1799mil) on Top Overlay And Track (3417mil,1808mil)(3417mil,1833mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "D3" (3424mil,1799mil) on Top Overlay And Track (3417mil,1808mil)(3435mil,1790mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "D3" (3424mil,1799mil) on Top Overlay And Track (3417mil,1833mil)(3434mil,1850mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (2.519mil < 10mil) Between Text "D3" (3424mil,1799mil) on Top Overlay And Track (3430mil,1870mil)(3461mil,1870mil) on Top Overlay Silk Text to Silk Clearance [2.519mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "D3" (3424mil,1799mil) on Top Overlay And Track (3434mil,1850mil)(3466mil,1850mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (0.5mil < 10mil) Between Text "D3" (3424mil,1799mil) on Top Overlay And Track (3435mil,1790mil)(3466mil,1790mil) on Top Overlay Silk Text to Silk Clearance [0.5mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "D3" (3424mil,1799mil) on Top Overlay And Track (3493mil,1800mil)(3493mil,1840mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "D3" (3424mil,1799mil) on Top Overlay And Track (3493mil,1819mil)(3509mil,1803mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "D3" (3424mil,1799mil) on Top Overlay And Track (3493mil,1821mil)(3509mil,1838mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "D3" (3424mil,1799mil) on Top Overlay And Track (3499mil,1821mil)(3501mil,1815mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "D3" (3424mil,1799mil) on Top Overlay And Track (3499mil,1821mil)(3506mil,1827mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "D3" (3424mil,1799mil) on Top Overlay And Track (3505mil,1810mil)(3506mil,1827mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "D3" (3424mil,1799mil) on Top Overlay And Track (3509mil,1803mil)(3509mil,1838mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (7.798mil < 10mil) Between Text "D3" (3424mil,1799mil) on Top Overlay And Track (3526mil,1870mil)(3578mil,1870mil) on Top Overlay Silk Text to Silk Clearance [7.798mil]
   Violation between Silk To Silk Clearance Constraint: (9.905mil < 10mil) Between Text "D3" (3424mil,1799mil) on Top Overlay And Track (3531mil,1790mil)(3583mil,1790mil) on Top Overlay Silk Text to Silk Clearance [9.905mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "D3" (3424mil,1799mil) on Top Overlay And Track (3531mil,1850mil)(3583mil,1850mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "JP14" (3796mil,2613mil) on Top Overlay And Track (3790mil,2525mil)(3790mil,4525mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "JP14" (3796mil,2613mil) on Top Overlay And Track (3990mil,2525mil)(3990mil,4525mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "JP15" (5292mil,2613mil) on Top Overlay And Track (5286mil,2525mil)(5286mil,4525mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "JP15" (5292mil,2613mil) on Top Overlay And Track (5486mil,2525mil)(5486mil,4525mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (2.894mil < 10mil) Between Text "JP2" (3459.347mil,1229.315mil) on Top Overlay And Track (3569mil,975mil)(3569mil,1635mil) on Top Overlay Silk Text to Silk Clearance [2.894mil]
   Violation between Silk To Silk Clearance Constraint: (5.378mil < 10mil) Between Text "JP2" (3459.347mil,1229.315mil) on Top Overlay And Track (3609mil,1168mil)(3609mil,1215mil) on Top Overlay Silk Text to Silk Clearance [5.378mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "JP2" (3459.347mil,1229.315mil) on Top Overlay And Track (3609mil,1265mil)(3609mil,1312mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (7.524mil < 10mil) Between Text "JP4" (2731.347mil,1649.315mil) on Top Overlay And Track (2705mil,1635mil)(3569mil,1635mil) on Top Overlay Silk Text to Silk Clearance [7.524mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "JP4" (2731.347mil,1649.315mil) on Top Overlay And Track (2744mil,1708mil)(2744mil,1755mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "JP4" (2731.347mil,1649.315mil) on Top Overlay And Track (2816mil,1708mil)(2816mil,1755mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (7.524mil < 10mil) Between Text "JP5" (3459.347mil,1649.315mil) on Top Overlay And Track (2705mil,1635mil)(3569mil,1635mil) on Top Overlay Silk Text to Silk Clearance [7.524mil]
   Violation between Silk To Silk Clearance Constraint: (5.515mil < 10mil) Between Text "JP5" (3459.347mil,1649.315mil) on Top Overlay And Track (3435mil,1705mil)(3466mil,1705mil) on Top Overlay Silk Text to Silk Clearance [5.515mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "JP5" (3459.347mil,1649.315mil) on Top Overlay And Track (3493mil,1715mil)(3493mil,1755mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (4.99mil < 10mil) Between Text "JP5" (3459.347mil,1649.315mil) on Top Overlay And Track (3493mil,1734mil)(3509mil,1718mil) on Top Overlay Silk Text to Silk Clearance [4.99mil]
   Violation between Silk To Silk Clearance Constraint: (6.695mil < 10mil) Between Text "JP5" (3459.347mil,1649.315mil) on Top Overlay And Track (3505mil,1725mil)(3506mil,1742mil) on Top Overlay Silk Text to Silk Clearance [6.695mil]
   Violation between Silk To Silk Clearance Constraint: (5.008mil < 10mil) Between Text "JP5" (3459.347mil,1649.315mil) on Top Overlay And Track (3509mil,1718mil)(3509mil,1753mil) on Top Overlay Silk Text to Silk Clearance [5.008mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "JP5" (3459.347mil,1649.315mil) on Top Overlay And Track (3531mil,1705mil)(3583mil,1705mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "JP5" (3459.347mil,1649.315mil) on Top Overlay And Track (3583mil,1705mil)(3583mil,1765mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "JP5" (3459.347mil,1649.315mil) on Top Overlay And Track (3620.74mil,1456.98mil)(3620.74mil,1673.02mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "JP5" (3459.347mil,1649.315mil) on Top Overlay And Track (3620.74mil,1673.02mil)(3643.843mil,1673.02mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (4.734mil < 10mil) Between Text "JP8" (2194.5mil,1405.5mil) on Top Overlay And Track (2180mil,1418.11mil)(2180mil,1681.89mil) on Top Overlay Silk Text to Silk Clearance [4.734mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "JP8" (2194.5mil,1405.5mil) on Top Overlay And Track (2180mil,1418.11mil)(2680mil,1418.11mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (8.552mil < 10mil) Between Text "JP9" (4641.5mil,4803.5mil) on Top Overlay And Text "R6" (4820mil,4851.5mil) on Top Overlay Silk Text to Silk Clearance [8.552mil]
   Violation between Silk To Silk Clearance Constraint: (3.552mil < 10mil) Between Text "JP9" (4641.5mil,4803.5mil) on Top Overlay And Track (4814mil,4682.5mil)(4814mil,4817.5mil) on Top Overlay Silk Text to Silk Clearance [3.552mil]
   Violation between Silk To Silk Clearance Constraint: (3.552mil < 10mil) Between Text "JP9" (4641.5mil,4803.5mil) on Top Overlay And Track (4814mil,4817.5mil)(4866mil,4817.5mil) on Top Overlay Silk Text to Silk Clearance [3.552mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "LED1" (3703mil,4430mil) on Top Overlay And Text "R17" (3590mil,4426mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "LED1" (3703mil,4430mil) on Top Overlay And Track (3790mil,2525mil)(3790mil,4525mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "LED2" (3575.5mil,4743.5mil) on Top Overlay And Text "R18" (3695mil,4712mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R15" (5144mil,1485mil) on Top Overlay And Track (5286mil,1325mil)(5286mil,2525mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R5" (4820mil,4679.5mil) on Top Overlay And Track (4814mil,4682.5mil)(4814mil,4817.5mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R5" (4820mil,4679.5mil) on Top Overlay And Track (4814mil,4682.5mil)(4866mil,4682.5mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R5" (4820mil,4679.5mil) on Top Overlay And Track (4866mil,4682.5mil)(4866mil,4817.5mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R7" (3665mil,2986mil) on Top Overlay And Track (3659mil,3006mil)(3659mil,3141mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R7" (3665mil,2986mil) on Top Overlay And Track (3659mil,3006mil)(3711mil,3006mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R7" (3665mil,2986mil) on Top Overlay And Track (3711mil,3006mil)(3711mil,3141mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "SW1" (5064.5mil,1284.5mil) on Top Overlay And Track (5155.981mil,1289mil)(5184mil,1289mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "SW1" (5064.5mil,1284.5mil) on Top Overlay And Track (5155.981mil,1341mil)(5184mil,1341mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "SW2" (4649.5mil,1284.5mil) on Top Overlay And Track (4755.981mil,1324mil)(4784mil,1324mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (7.622mil < 10mil) Between Text "SW2" (4649.5mil,1284.5mil) on Top Overlay And Track (4826mil,1324mil)(4854.019mil,1324mil) on Top Overlay Silk Text to Silk Clearance [7.622mil]
Rule Violations :99

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Board Clearance Constraint (Gap=0mil) (All)
   Violation between Board Outline Clearance(Outline Edge): (Collision < 35mil) Between Board Edge And Text "JP10" (2260mil,4869mil) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 35mil) Between Board Edge And Text "JP11" (4067mil,4851mil) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (8.084mil < 35mil) Between Board Edge And Text "JP13" (5292mil,4613mil) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (8.088mil < 35mil) Between Board Edge And Text "JP15" (5292mil,2613mil) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 35mil) Between Board Edge And Text "JP3" (5126.5mil,4798.5mil) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 35mil) Between Board Edge And Text "JP9" (4641.5mil,4803.5mil) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (31.535mil < 35mil) Between Board Edge And Text "LED2" (3575.5mil,4743.5mil) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 35mil) Between Board Edge And Text "R6" (4820mil,4851.5mil) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (6.016mil < 35mil) Between Board Edge And Track (2255mil,4420mil)(2255mil,4834mil) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (6.016mil < 35mil) Between Board Edge And Track (2255mil,4834mil)(2875mil,4834mil) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (6.016mil < 35mil) Between Board Edge And Track (2305mil,4725mil)(2305mil,4834mil) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (6.016mil < 35mil) Between Board Edge And Track (2405mil,4725mil)(2405mil,4834mil) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (6.016mil < 35mil) Between Board Edge And Track (2505mil,4725mil)(2505mil,4834mil) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (6.016mil < 35mil) Between Board Edge And Track (2605mil,4725mil)(2605mil,4834mil) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (6.016mil < 35mil) Between Board Edge And Track (2705mil,4725mil)(2705mil,4834mil) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (6.016mil < 35mil) Between Board Edge And Track (2805mil,4725mil)(2805mil,4834mil) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (6.016mil < 35mil) Between Board Edge And Track (2875mil,4420mil)(2875mil,4834mil) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (24.015mil < 35mil) Between Board Edge And Track (4066mil,4582mil)(4066mil,4816mil) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (24.015mil < 35mil) Between Board Edge And Track (4066mil,4816mil)(4553mil,4816mil) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (24.015mil < 35mil) Between Board Edge And Track (4553mil,4583mil)(4553mil,4816mil) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (23.515mil < 35mil) Between Board Edge And Track (4814mil,4682.5mil)(4814mil,4817.5mil) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (23.515mil < 35mil) Between Board Edge And Track (4814mil,4817.5mil)(4866mil,4817.5mil) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (23.515mil < 35mil) Between Board Edge And Track (4866mil,4682.5mil)(4866mil,4817.5mil) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (30.086mil < 35mil) Between Board Edge And Track (5286mil,1325mil)(5486mil,1325mil) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (30.084mil < 35mil) Between Board Edge And Track (5286mil,2525mil)(5486mil,2525mil) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (30.084mil < 35mil) Between Board Edge And Track (5286mil,2525mil)(5486mil,2525mil) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (30.079mil < 35mil) Between Board Edge And Track (5286mil,4525mil)(5486mil,4525mil) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (30.084mil < 35mil) Between Board Edge And Track (5486mil,1325mil)(5486mil,2525mil) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (30.079mil < 35mil) Between Board Edge And Track (5486mil,2525mil)(5486mil,4525mil) on Top Overlay 
Rule Violations :29

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 457
Waived Violations : 0
Time Elapsed        : 00:00:01