// Seed: 1423983428
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_5, id_6;
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    output supply0 id_1,
    input wand id_2,
    output supply1 id_3,
    input supply0 id_4,
    output supply1 id_5,
    input tri id_6,
    input wor id_7,
    input wor id_8,
    input wire id_9,
    output wand id_10,
    input tri id_11,
    input uwire id_12,
    input uwire id_13,
    input wor id_14
    , id_20,
    input wor id_15,
    input uwire id_16,
    input uwire id_17,
    input tri1 id_18
);
  assign {1'b0, id_2, 1} = 1;
  module_0 modCall_1 (
      id_20,
      id_20,
      id_20,
      id_20
  );
endmodule
