#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002adeebc6190 .scope module, "IF_tb" "IF_tb" 2 6;
 .timescale 0 0;
v000002adeebd35b0_0 .net "PC_in", 31 0, v000002adeebdb0e0_0;  1 drivers
v000002adeebd3150_0 .net "PC_n", 31 0, v000002adeebdb4f0_0;  1 drivers
v000002adeebd3650_0 .net "PC_new", 31 0, L_000002adeebd3290;  1 drivers
v000002adeebd30b0_0 .var "clk", 0 0;
v000002adeebd36f0_0 .net "instr", 31 0, v000002adeebd3e70_0;  1 drivers
v000002adeebd31f0_0 .net "instruction", 31 0, v000002adeed4e540_0;  1 drivers
v000002adeebd3790_0 .var "reset", 0 0;
S_000002adeebca420 .scope module, "PC_add" "adder" 2 19, 3 1 0, S_000002adeebc6190;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PC";
    .port_info 1 /OUTPUT 32 "PC_new";
v000002adeed47250_0 .net "PC", 31 0, v000002adeebdb0e0_0;  alias, 1 drivers
v000002adeebc4ea0_0 .net "PC_new", 31 0, L_000002adeebd3290;  alias, 1 drivers
L_000002adeec2e048 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000002adeebca5b0_0 .net/2u *"_ivl_0", 31 0, L_000002adeec2e048;  1 drivers
L_000002adeebd3290 .arith/sum 32, v000002adeebdb0e0_0, L_000002adeec2e048;
S_000002adeebd5cc0 .scope module, "i_m" "instruction_mem" 2 24, 4 1 0, S_000002adeebc6190;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "instruction";
v000002adeebca650_0 .net "address", 31 0, v000002adeebdb0e0_0;  alias, 1 drivers
v000002adeebd6060 .array "instr_mem", 63 0, 31 0;
v000002adeed4e540_0 .var "instruction", 31 0;
v000002adeebd6060_0 .array/port v000002adeebd6060, 0;
v000002adeebd6060_1 .array/port v000002adeebd6060, 1;
v000002adeebd6060_2 .array/port v000002adeebd6060, 2;
E_000002adeebccca0/0 .event anyedge, v000002adeed47250_0, v000002adeebd6060_0, v000002adeebd6060_1, v000002adeebd6060_2;
v000002adeebd6060_3 .array/port v000002adeebd6060, 3;
v000002adeebd6060_4 .array/port v000002adeebd6060, 4;
v000002adeebd6060_5 .array/port v000002adeebd6060, 5;
v000002adeebd6060_6 .array/port v000002adeebd6060, 6;
E_000002adeebccca0/1 .event anyedge, v000002adeebd6060_3, v000002adeebd6060_4, v000002adeebd6060_5, v000002adeebd6060_6;
v000002adeebd6060_7 .array/port v000002adeebd6060, 7;
v000002adeebd6060_8 .array/port v000002adeebd6060, 8;
v000002adeebd6060_9 .array/port v000002adeebd6060, 9;
v000002adeebd6060_10 .array/port v000002adeebd6060, 10;
E_000002adeebccca0/2 .event anyedge, v000002adeebd6060_7, v000002adeebd6060_8, v000002adeebd6060_9, v000002adeebd6060_10;
v000002adeebd6060_11 .array/port v000002adeebd6060, 11;
v000002adeebd6060_12 .array/port v000002adeebd6060, 12;
v000002adeebd6060_13 .array/port v000002adeebd6060, 13;
v000002adeebd6060_14 .array/port v000002adeebd6060, 14;
E_000002adeebccca0/3 .event anyedge, v000002adeebd6060_11, v000002adeebd6060_12, v000002adeebd6060_13, v000002adeebd6060_14;
v000002adeebd6060_15 .array/port v000002adeebd6060, 15;
v000002adeebd6060_16 .array/port v000002adeebd6060, 16;
v000002adeebd6060_17 .array/port v000002adeebd6060, 17;
v000002adeebd6060_18 .array/port v000002adeebd6060, 18;
E_000002adeebccca0/4 .event anyedge, v000002adeebd6060_15, v000002adeebd6060_16, v000002adeebd6060_17, v000002adeebd6060_18;
v000002adeebd6060_19 .array/port v000002adeebd6060, 19;
v000002adeebd6060_20 .array/port v000002adeebd6060, 20;
v000002adeebd6060_21 .array/port v000002adeebd6060, 21;
v000002adeebd6060_22 .array/port v000002adeebd6060, 22;
E_000002adeebccca0/5 .event anyedge, v000002adeebd6060_19, v000002adeebd6060_20, v000002adeebd6060_21, v000002adeebd6060_22;
v000002adeebd6060_23 .array/port v000002adeebd6060, 23;
v000002adeebd6060_24 .array/port v000002adeebd6060, 24;
v000002adeebd6060_25 .array/port v000002adeebd6060, 25;
v000002adeebd6060_26 .array/port v000002adeebd6060, 26;
E_000002adeebccca0/6 .event anyedge, v000002adeebd6060_23, v000002adeebd6060_24, v000002adeebd6060_25, v000002adeebd6060_26;
v000002adeebd6060_27 .array/port v000002adeebd6060, 27;
v000002adeebd6060_28 .array/port v000002adeebd6060, 28;
v000002adeebd6060_29 .array/port v000002adeebd6060, 29;
v000002adeebd6060_30 .array/port v000002adeebd6060, 30;
E_000002adeebccca0/7 .event anyedge, v000002adeebd6060_27, v000002adeebd6060_28, v000002adeebd6060_29, v000002adeebd6060_30;
v000002adeebd6060_31 .array/port v000002adeebd6060, 31;
v000002adeebd6060_32 .array/port v000002adeebd6060, 32;
v000002adeebd6060_33 .array/port v000002adeebd6060, 33;
v000002adeebd6060_34 .array/port v000002adeebd6060, 34;
E_000002adeebccca0/8 .event anyedge, v000002adeebd6060_31, v000002adeebd6060_32, v000002adeebd6060_33, v000002adeebd6060_34;
v000002adeebd6060_35 .array/port v000002adeebd6060, 35;
v000002adeebd6060_36 .array/port v000002adeebd6060, 36;
v000002adeebd6060_37 .array/port v000002adeebd6060, 37;
v000002adeebd6060_38 .array/port v000002adeebd6060, 38;
E_000002adeebccca0/9 .event anyedge, v000002adeebd6060_35, v000002adeebd6060_36, v000002adeebd6060_37, v000002adeebd6060_38;
v000002adeebd6060_39 .array/port v000002adeebd6060, 39;
v000002adeebd6060_40 .array/port v000002adeebd6060, 40;
v000002adeebd6060_41 .array/port v000002adeebd6060, 41;
v000002adeebd6060_42 .array/port v000002adeebd6060, 42;
E_000002adeebccca0/10 .event anyedge, v000002adeebd6060_39, v000002adeebd6060_40, v000002adeebd6060_41, v000002adeebd6060_42;
v000002adeebd6060_43 .array/port v000002adeebd6060, 43;
v000002adeebd6060_44 .array/port v000002adeebd6060, 44;
v000002adeebd6060_45 .array/port v000002adeebd6060, 45;
v000002adeebd6060_46 .array/port v000002adeebd6060, 46;
E_000002adeebccca0/11 .event anyedge, v000002adeebd6060_43, v000002adeebd6060_44, v000002adeebd6060_45, v000002adeebd6060_46;
v000002adeebd6060_47 .array/port v000002adeebd6060, 47;
v000002adeebd6060_48 .array/port v000002adeebd6060, 48;
v000002adeebd6060_49 .array/port v000002adeebd6060, 49;
v000002adeebd6060_50 .array/port v000002adeebd6060, 50;
E_000002adeebccca0/12 .event anyedge, v000002adeebd6060_47, v000002adeebd6060_48, v000002adeebd6060_49, v000002adeebd6060_50;
v000002adeebd6060_51 .array/port v000002adeebd6060, 51;
v000002adeebd6060_52 .array/port v000002adeebd6060, 52;
v000002adeebd6060_53 .array/port v000002adeebd6060, 53;
v000002adeebd6060_54 .array/port v000002adeebd6060, 54;
E_000002adeebccca0/13 .event anyedge, v000002adeebd6060_51, v000002adeebd6060_52, v000002adeebd6060_53, v000002adeebd6060_54;
v000002adeebd6060_55 .array/port v000002adeebd6060, 55;
v000002adeebd6060_56 .array/port v000002adeebd6060, 56;
v000002adeebd6060_57 .array/port v000002adeebd6060, 57;
v000002adeebd6060_58 .array/port v000002adeebd6060, 58;
E_000002adeebccca0/14 .event anyedge, v000002adeebd6060_55, v000002adeebd6060_56, v000002adeebd6060_57, v000002adeebd6060_58;
v000002adeebd6060_59 .array/port v000002adeebd6060, 59;
v000002adeebd6060_60 .array/port v000002adeebd6060, 60;
v000002adeebd6060_61 .array/port v000002adeebd6060, 61;
v000002adeebd6060_62 .array/port v000002adeebd6060, 62;
E_000002adeebccca0/15 .event anyedge, v000002adeebd6060_59, v000002adeebd6060_60, v000002adeebd6060_61, v000002adeebd6060_62;
v000002adeebd6060_63 .array/port v000002adeebd6060, 63;
E_000002adeebccca0/16 .event anyedge, v000002adeebd6060_63;
E_000002adeebccca0 .event/or E_000002adeebccca0/0, E_000002adeebccca0/1, E_000002adeebccca0/2, E_000002adeebccca0/3, E_000002adeebccca0/4, E_000002adeebccca0/5, E_000002adeebccca0/6, E_000002adeebccca0/7, E_000002adeebccca0/8, E_000002adeebccca0/9, E_000002adeebccca0/10, E_000002adeebccca0/11, E_000002adeebccca0/12, E_000002adeebccca0/13, E_000002adeebccca0/14, E_000002adeebccca0/15, E_000002adeebccca0/16;
S_000002adeed4e5e0 .scope module, "program_counter" "PC" 2 13, 5 1 0, S_000002adeebc6190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "PC_next";
    .port_info 3 /OUTPUT 32 "PC";
v000002adeebdb0e0_0 .var "PC", 31 0;
v000002adeebdb180_0 .net "PC_next", 31 0, L_000002adeebd3290;  alias, 1 drivers
v000002adeebdb220_0 .net "clk", 0 0, v000002adeebd30b0_0;  1 drivers
v000002adeebdb2c0_0 .net "reset", 0 0, v000002adeebd3790_0;  1 drivers
E_000002adeebcc720 .event posedge, v000002adeebdb220_0;
S_000002adeebdb360 .scope module, "uut" "IF_ID" 2 29, 6 1 0, S_000002adeebc6190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "PC_new";
    .port_info 3 /INPUT 32 "instruction";
    .port_info 4 /OUTPUT 32 "instr";
    .port_info 5 /OUTPUT 32 "PC_n";
v000002adeebdb4f0_0 .var "PC_n", 31 0;
v000002adeed4eaf0_0 .net "PC_new", 31 0, L_000002adeebd3290;  alias, 1 drivers
v000002adeed4eb90_0 .net "clk", 0 0, v000002adeebd30b0_0;  alias, 1 drivers
v000002adeebd3e70_0 .var "instr", 31 0;
v000002adeebd3a10_0 .net "instruction", 31 0, v000002adeed4e540_0;  alias, 1 drivers
v000002adeebd3510_0 .net "reset", 0 0, v000002adeebd3790_0;  alias, 1 drivers
    .scope S_000002adeed4e5e0;
T_0 ;
    %wait E_000002adeebcc720;
    %load/vec4 v000002adeebdb2c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002adeebdb0e0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002adeebdb180_0;
    %assign/vec4 v000002adeebdb0e0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000002adeebd5cc0;
T_1 ;
    %vpi_call 4 9 "$readmemh", "instruction.hex", v000002adeebd6060 {0 0 0};
    %end;
    .thread T_1;
    .scope S_000002adeebd5cc0;
T_2 ;
    %wait E_000002adeebccca0;
    %load/vec4 v000002adeebca650_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %cmpi/u 64, 0, 32;
    %jmp/0xz  T_2.0, 5;
    %load/vec4 v000002adeebca650_0;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %ix/vec4 4;
    %load/vec4a v000002adeebd6060, 4;
    %store/vec4 v000002adeed4e540_0, 0, 32;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002adeed4e540_0, 0, 32;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000002adeebdb360;
T_3 ;
    %wait E_000002adeebcc720;
    %load/vec4 v000002adeebd3510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002adeebd3e70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002adeebdb4f0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000002adeebd3a10_0;
    %assign/vec4 v000002adeebd3e70_0, 0;
    %load/vec4 v000002adeed4eaf0_0;
    %assign/vec4 v000002adeebdb4f0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000002adeebc6190;
T_4 ;
    %delay 10, 0;
    %load/vec4 v000002adeebd30b0_0;
    %inv;
    %store/vec4 v000002adeebd30b0_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_000002adeebc6190;
T_5 ;
    %wait E_000002adeebcc720;
    %vpi_call 2 45 "$display", "time=%0t | PC_in=%h | instruction=%h | PC_n=%h | instr=%h", $time, v000002adeebd35b0_0, v000002adeebd31f0_0, v000002adeebd3150_0, v000002adeebd36f0_0 {0 0 0};
    %jmp T_5;
    .thread T_5;
    .scope S_000002adeebc6190;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002adeebd30b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002adeebd3790_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002adeebd3790_0, 0, 1;
    %delay 500, 0;
    %vpi_call 2 56 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "IF_tb.v";
    "adder.v";
    "instruction_mem.v";
    "PC.v";
    "IF_ID.v";
