# riscv
Build a 5-stage pipeline RISC CPU based on Pulpino ri5cy core.
