Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto ffe2c13fd5434c799130cb8e597e74f3 --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_TB_behav xil_defaultlib.cpu_TB xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port enable [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/HW5/cpu.v:76]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/HW5/cpu.v:634]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 2 for port MEM_dest [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/HW5/cpu.v:687]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 2 for port WB_dest [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/HW5/cpu.v:688]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 2 for port EX_dest [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/HW5/cpu.v:701]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port flush [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/HW5/cpu.v:736]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port enable [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/HW5/cpu.v:1042]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port enable [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/HW5/cpu.v:1054]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 2 for port dist_in [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/HW5/cpu.v:806]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 2 for port dist_out [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/HW5/cpu.v:810]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 2 for port dist_in [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/HW5/cpu.v:836]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 2 for port dist_out [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/HW5/cpu.v:841]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port enable [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/HW5/cpu.v:77]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port flush [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/HW5/cpu.v:994]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port enable [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/HW5/cpu.v:1039]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port enable [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/HW5/cpu.v:1040]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port enable [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/HW5/cpu.v:1041]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port enable [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/HW5/cpu.v:1043]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port enable [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/HW5/cpu.v:1044]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port enable [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/HW5/cpu.v:1048]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port enable [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/HW5/cpu.v:1049]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port enable [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/HW5/cpu.v:1050]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port enable [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/HW5/cpu.v:1051]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port enable [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/HW5/cpu.v:1052]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port enable [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/HW5/cpu.v:1053]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port enable [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/HW5/cpu.v:1090]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port enable [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/HW5/cpu.v:1091]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port enable [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/HW5/cpu.v:1092]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port enable [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/HW5/cpu.v:1094]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port enable [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/HW5/cpu.v:1095]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port enable [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/HW5/cpu.v:1096]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port enable [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/HW5/cpu.v:1097]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port enable [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/HW5/cpu.v:1126]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port enable [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/HW5/cpu.v:1127]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port enable [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/HW5/cpu.v:1128]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port enable [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/HW5/cpu.v:1130]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port enable [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/HW5/cpu.v:1131]
WARNING: [VRFC 10-1783] select index 4 into writeReg is out of bounds [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/new/RegisterFile.v:47]
WARNING: [VRFC 10-597] element index 4 into outs is out of bounds [/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/new/RegisterFile.v:47]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/new/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/new/Register.v" Line 23. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/new/Register.v" Line 23. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/new/Register.v" Line 23. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/new/Register.v" Line 23. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/new/Register.v" Line 23. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/new/Register.v" Line 23. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/new/Register.v" Line 23. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/new/Register.v" Line 23. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/new/Register.v" Line 23. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/new/Register.v" Line 23. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/new/Register.v" Line 23. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/new/Register.v" Line 23. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/new/Register.v" Line 23. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/new/Register.v" Line 23. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/new/Register.v" Line 23. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/new/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/new/Register.v" Line 23. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/new/Register.v" Line 23. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/new/Register.v" Line 23. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/new/Register.v" Line 23. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/new/Register.v" Line 23. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/new/Register.v" Line 23. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/new/Register.v" Line 23. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/new/Register.v" Line 23. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/new/Register.v" Line 23. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/new/Register.v" Line 23. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/new/Register.v" Line 23. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/new/Register.v" Line 23. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/new/Register.v" Line 23. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/new/Register.v" Line 23. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steven/Desktop/vivado/HW5_pipeline/pipelined_CPU/pipelined_CPU.srcs/sources_1/imports/new/Register.v" Line 23. Module Register doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.latch1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.RegisterFile_default
Compiling module xil_defaultlib.signExtension
Compiling module xil_defaultlib.forward
Compiling module xil_defaultlib.stalling
Compiling module xil_defaultlib.latch
Compiling module xil_defaultlib.IFID
Compiling module xil_defaultlib.latch2
Compiling module xil_defaultlib.latch4
Compiling module xil_defaultlib.IDEX
Compiling module xil_defaultlib.EXMEM
Compiling module xil_defaultlib.MEMWB
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.cpu_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_TB_behav
