#### nazrikom
<lang=chs>
Ë¥º‰∏ÄËµ∑ ÊÅíÊ∂Ö, Êâ©Âà©Ëææ, 
Oto bin lia, ËÇØ ËîëÊãæ‰∏ÄÂêß 
Ë¥º‰∏ÄËµ∑ ÊÅíÊ∂Ö, Êâ©Âà©Ëææ, 
Oto bin lia, ËÇØ ËîëÊãæ‰∏ÄÂêß

ÊõæËææ‰∫öÊ∂Ö, Ê∂õÂñ∑Ëææ~, 
Á∫¢Ëææ Ê≠£Ê∂Ö,Ê∂Ö ËîëÊãæ‰∏ÄÂêß,  
Á∫¢Ëææ Ê≠£Ê∂Ö,Ê∂Ö ËîëÊãæ‰∏ÄÂêß,  
ÊõæËææ‰∫öÊ∂Ö, Ê∂õÂñ∑Ëææ~, 
Ê∑∑Ëææ Ê≠£Ê∂Ö,Ê∂Ö ËîëÊãæ‰∏ÄÂêß,  
Ê∑∑Ëææ Ê≠£Ê∂Ö,Ê∂Ö ËîëÊãæ‰∏ÄÂêß,  

ZeËµ∑ ÊÅíÊ∂Ö, Â•áÂºÇÈõ∑Âàó
ÂÖ´Â∫ìË•øÁàπÈòø, Á¨¨‰∏ÄÂêß
ZeËµ∑ ÊÅíÊ∂Ö, Â•áÂºÇÈõ∑Âàó
ÂÖ´Â∫ìË•øÁàπÈòø, Á¨¨‰∏ÄÂêß

ÈòøÂçÅ‰∏ÄÁªëËææÔºåÂèØ‰ª•ÊÜã‰∏Äzie,
ÂÆâchi[È°øÂç¢]ÂêßÔºåÊª¥Âì©ÂêßÔºå
ÂÆâchi[È°øÂç¢]ÂêßÔºåÊª¥Âì©ÂêßÔºå
ÈòøÂçÅ‰∏ÄÁªëËææÔºåÂèØ‰ª•ÊÜã‰∏Äzie,
ÂÆâchi[È°øÂç¢]ÂêßÔºåÊª¥Âì©ÂêßÔºå
ÂÆâchi[È°øÂç¢]ÂêßÔºåÊª¥Âì©ÂêßÔºå

Âç´Â®ÉsayÂ±ØÈÇ£Âìà~
‰∫ö‰º¶ÂòõSayÂ±ØÈÇ£Âìà~
ÂïÑÁ±≥ÂëÄSayÂ±ØÈÇ£Âìà~

ÂóØÂçÅ‰∏ÄÂëÄÂà´ÂàóÂïä~ÔºåÈòøÊñØÁ©∫Âà´Â∫ìÈ©æ

Âí©Âì©‰∏âÔºåÂà´Âì©‰∏âÔºåÂí©Âì©ËõÆÔºåÂí©Âì©ËõÆ
Hie shie ‰∏ç‰∫ÜËøàÊñØ
Âí©Âì©‰∏âÔºåÂà´Âì©‰∏âÔºåÂà´Âì©ËõÆÔºåÂà´Âì©ËõÆ
Hie shie ‰∏ç‰∫ÜËøàÊñØ


[Âúü]ÊãâÁªôsee, wu gi xi de pen,
Èù†ÈòøÊãâ‰ª¨Âí©Âïä
[Âúü]ÊãâÁªôsee, wu gi xi de pen,
Èù†ÈòøÊãâ‰ª¨Âí©Âïä
#### fuck
<link=fuck you>

#### p.AIPSTZ1.OPACR4
<lang=dft>
 (rw)  [1;33m0x4007c050[0m (0x4007c000 + 0x0050)
Off-Platform Peripheral Access Control Registers
 (rw) (04)  [0;32mOPAC33[0m  - [27:24] -  Off-platform Peripheral Access Control 33
      #xxx0 - TP0 :
         Accesses from an untrusted master are allowed.
      #xxx1 - TP1 :
         Accesses from an untrusted master are not allowed. If an access is atte
         mpted by an untrusted master, the access is terminated with an error re
         sponse and no peripheral access is initiated on the IPS bus.
 (rw) (04)  [0;32mOPAC32[0m  - [31:28] -  Off-platform Peripheral Access Control 32
      #xxx0 - TP0 :
         Accesses from an untrusted master are allowed.
      #xxx1 - TP1 :
         Accesses from an untrusted master are not allowed. If an access is atte
         mpted by an untrusted master, the access is terminated with an error re
         sponse and no peripheral access is initiated on the IPS bus.
</lang>
#### p.AIPSTZ2.OPACR1
<lang=dft>
 (rw)  [1;33m0x4017c044[0m (0x4017c000 + 0x0044)
Off-Platform Peripheral Access Control Registers
 (rw) (04)  [0;32mOPAC15[0m  - [03:00] -  Off-platform Peripheral Access Control 15
      #xxx0 - TP0 :
         Accesses from an untrusted master are allowed.
      #xxx1 - TP1 :
         Accesses from an untrusted master are not allowed. If an access is atte
         mpted by an untrusted master, the access is terminated with an error re
         sponse and no peripheral access is initiated on the IPS bus.
 (rw) (04)  [0;32mOPAC14[0m  - [07:04] -  Off-platform Peripheral Access Control 14
      #xxx0 - TP0 :
         Accesses from an untrusted master are allowed.
      #xxx1 - TP1 :
         Accesses from an untrusted master are not allowed. If an access is atte
         mpted by an untrusted master, the access is terminated with an error re
         sponse and no peripheral access is initiated on the IPS bus.
 (rw) (04)  [0;32mOPAC13[0m  - [11:08] -  Off-platform Peripheral Access Control 13
      #xxx0 - TP0 :
         Accesses from an untrusted master are allowed.
      #xxx1 - TP1 :
         Accesses from an untrusted master are not allowed. If an access is atte
         mpted by an untrusted master, the access is terminated with an error re
         sponse and no peripheral access is initiated on the IPS bus.
 (rw) (04)  [0;32mOPAC12[0m  - [15:12] -  Off-platform Peripheral Access Control 12
      #xxx0 - TP0 :
         Accesses from an untrusted master are allowed.
      #xxx1 - TP1 :
         Accesses from an untrusted master are not allowed. If an access is atte
         mpted by an untrusted master, the access is terminated with an error re
         sponse and no peripheral access is initiated on the IPS bus.
 (rw) (04)  [0;32mOPAC11[0m  - [19:16] -  Off-platform Peripheral Access Control 11
      #xxx0 - TP0 :
         Accesses from an untrusted master are allowed.
      #xxx1 - TP1 :
         Accesses from an untrusted master are not allowed. If an access is atte
         mpted by an untrusted master, the access is terminated with an error re
         sponse and no peripheral access is initiated on the IPS bus.
 (rw) (04)  [0;32mOPAC10[0m  - [23:20] -  Off-platform Peripheral Access Control 10
      #xxx0 - TP0 :
         Accesses from an untrusted master are allowed.
      #xxx1 - TP1 :
         Accesses from an untrusted master are not allowed. If an access is atte
         mpted by an untrusted master, the access is terminated with an error re
         sponse and no peripheral access is initiated on the IPS bus.
 (rw) (04)  [0;32mOPAC9[0m  - [27:24] -  Off-platform Peripheral Access Control 9
      #xxx0 - TP0 :
         Accesses from an untrusted master are allowed.
      #xxx1 - TP1 :
         Accesses from an untrusted master are not allowed. If an access is atte
         mpted by an untrusted master, the access is terminated with an error re
         sponse and no peripheral access is initiated on the IPS bus.
 (rw) (04)  [0;32mOPAC8[0m  - [31:28] -  Off-platform Peripheral Access Control 8
      #xxx0 - TP0 :
         Accesses from an untrusted master are allowed.
      #xxx1 - TP1 :
         Accesses from an untrusted master are not allowed. If an access is atte
         mpted by an untrusted master, the access is terminated with an error re
         sponse and no peripheral access is initiated on the IPS bus.
</lang>
#### aipstz2.opacr2
<link=p.AIPSTZ2.OPACR2>
#### AIPSTZ3.OPACR
<link=p.AIPSTZ3.OPACR>
#### AIPSTZ4.MPR
<link=p.AIPSTZ4.MPR>
#### aipstz4.opacr1
<link=p.AIPSTZ4.OPACR1>
#### p.AIPSTZ4.OPACR2
<lang=dft>
 (rw)  [1;33m0x4037c048[0m (0x4037c000 + 0x0048)
Off-Platform Peripheral Access Control Registers
 (rw) (04)  [0;32mOPAC23[0m  - [03:00] -  Off-platform Peripheral Access Control 23
      #xxx0 - TP0 :
         Accesses from an untrusted master are allowed.
      #xxx1 - TP1 :
         Accesses from an untrusted master are not allowed. If an access is atte
         mpted by an untrusted master, the access is terminated with an error re
         sponse and no peripheral access is initiated on the IPS bus.
 (rw) (04)  [0;32mOPAC22[0m  - [07:04] -  Off-platform Peripheral Access Control 22
      #xxx0 - TP0 :
         Accesses from an untrusted master are allowed.
      #xxx1 - TP1 :
         Accesses from an untrusted master are not allowed. If an access is atte
         mpted by an untrusted master, the access is terminated with an error re
         sponse and no peripheral access is initiated on the IPS bus.
 (rw) (04)  [0;32mOPAC21[0m  - [11:08] -  Off-platform Peripheral Access Control 21
      #xxx0 - TP0 :
         Accesses from an untrusted master are allowed.
      #xxx1 - TP1 :
         Accesses from an untrusted master are not allowed. If an access is atte
         mpted by an untrusted master, the access is terminated with an error re
         sponse and no peripheral access is initiated on the IPS bus.
 (rw) (04)  [0;32mOPAC20[0m  - [15:12] -  Off-platform Peripheral Access Control 20
      #xxx0 - TP0 :
         Accesses from an untrusted master are allowed.
      #xxx1 - TP1 :
         Accesses from an untrusted master are not allowed. If an access is atte
         mpted by an untrusted master, the access is terminated with an error re
         sponse and no peripheral access is initiated on the IPS bus.
 (rw) (04)  [0;32mOPAC19[0m  - [19:16] -  Off-platform Peripheral Access Control 19
      #xxx0 - TP0 :
         Accesses from an untrusted master are allowed.
      #xxx1 - TP1 :
         Accesses from an untrusted master are not allowed. If an access is atte
         mpted by an untrusted master, the access is terminated with an error re
         sponse and no peripheral access is initiated on the IPS bus.
 (rw) (04)  [0;32mOPAC18[0m  - [23:20] -  Off-platform Peripheral Access Control 18
      #xxx0 - TP0 :
         Accesses from an untrusted master are allowed.
      #xxx1 - TP1 :
         Accesses from an untrusted master are not allowed. If an access is atte
         mpted by an untrusted master, the access is terminated with an error re
         sponse and no peripheral access is initiated on the IPS bus.
 (rw) (04)  [0;32mOPAC17[0m  - [27:24] -  Off-platform Peripheral Access Control 17
      #xxx0 - TP0 :
         Accesses from an untrusted master are allowed.
      #xxx1 - TP1 :
         Accesses from an untrusted master are not allowed. If an access is atte
         mpted by an untrusted master, the access is terminated with an error re
         sponse and no peripheral access is initiated on the IPS bus.
 (rw) (04)  [0;32mOPAC16[0m  - [31:28] -  Off-platform Peripheral Access Control 16
      #xxx0 - TP0 :
         Accesses from an untrusted master are allowed.
      #xxx1 - TP1 :
         Accesses from an untrusted master are not allowed. If an access is atte
         mpted by an untrusted master, the access is terminated with an error re
         sponse and no peripheral access is initiated on the IPS bus.
</lang>
#### AIPSTZ4.OPACR2
<link=p.AIPSTZ4.OPACR2>
#### p.dcdc.reg0
<link=p.DCDC.REG0>
#### p.PIT
<lang=dft>
base: 0x40084000
CVAL0           CVAL1           CVAL2           CVAL3           
LDVAL0          LDVAL1          LDVAL2          LDVAL3          
LTMR64H         LTMR64L         MCR             TCTRL0          
TCTRL1          TCTRL2          TCTRL3          TFLG0           
TFLG1           TFLG2           TFLG3           
ËæìÂÖ• p.PIT.{reg_name} ‰ª•Êü•ÁúãÂØÑÂ≠òÂô®ÁöÑËØ¶ÁªÜ‰ø°ÊÅØ
type p.PIT.{reg_name} to check details of registers
</lang>
#### PIT.LDVAL0
<link=p.PIT.LDVAL0>
#### p.PIT.TCTRL0
<lang=dft>
 (rw)  [1;33m0x40084108[0m (0x40084000 + 0x0108)
Timer Control Register
 (rw) (01)  [0;32mTEN[0m  - [00:00] -  Timer Enable
      0 - TEN_0 :
         Timer n is disabled.
      0x1 - TEN_1 :
         Timer n is enabled.
 (rw) (01)  [0;32mTIE[0m  - [01:01] -  Timer Interrupt Enable
      0 - TIE_0 :
         Interrupt requests from Timer n are disabled.
      0x1 - TIE_1 :
         Interrupt will be requested whenever TIF is set.
 (rw) (01)  [0;32mCHN[0m  - [02:02] -  Chain Mode
      0 - CHN_0 :
         Timer is not chained.
      0x1 - CHN_1 :
         Timer is chained to previous timer. For example, for Channel 2, if this
          field is set, Timer 2 is chained to Timer 1.
</lang>
#### p.pit.cval2
<link=p.PIT.CVAL2>
#### p.pit.tctrl2
<link=p.PIT.TCTRL2>
#### p.pit.ldval3
<link=p.PIT.LDVAL3>
#### p.CMP1
<lang=dft>
base: 0x40094000
CR0             CR1             DACCR           FPR             
MUXCR           SCR             
ËæìÂÖ• p.CMP1.{reg_name} ‰ª•Êü•ÁúãÂØÑÂ≠òÂô®ÁöÑËØ¶ÁªÜ‰ø°ÊÅØ
type p.CMP1.{reg_name} to check details of registers
</lang>
#### cmp1.cr0
<link=p.CMP1.CR0>
#### cmp1.fpr
<link=p.CMP1.FPR>
#### CMP1.DACCR
<link=p.CMP1.DACCR>
#### p.CMP2.DACCR
<lang=dft>
 (rw)  [1;33m0x4009400c[0m (0x40094008 + 0x0004)
DAC Control Register
 (rw) (06)  [0;32mVOSEL[0m  - [05:00] -  DAC Output Voltage Select
 (rw) (01)  [0;32mVRSEL[0m  - [06:06] -  Supply Voltage Reference Source Select
      0 - VRSEL_0 :
         Vin1 is selected as resistor ladder network supply reference.
      0x1 - VRSEL_1 :
         Vin2 is selected as resistor ladder network supply reference.
 (rw) (01)  [0;32mDACEN[0m  - [07:07] -  DAC Enable
      0 - DACEN_0 :
         DAC is disabled.
      0x1 - DACEN_1 :
         DAC is enabled.
</lang>
#### cmp3.scr
<link=p.CMP3.SCR>
#### CMP3.SCR
<link=p.CMP3.SCR>
#### p.iomuxc_snvs_gpr.gpr0
<link=p.IOMUXC_SNVS_GPR.GPR0>
#### IOMUXC_SNVS_GPR.GPR0
<link=p.IOMUXC_SNVS_GPR.GPR0>
#### p.IOMUXC_SNVS.SW_PAD_CTL_PAD_PMIC_STBY_REQ
<lang=dft>
 (rw)  [1;33m0x400a8020[0m (0x400a8000 + 0x0020)
SW_PAD_CTL_PAD_PMIC_STBY_REQ SW PAD Control Register
 (rw) (01)  [0;32mSRE[0m  - [00:00] -  Slew Rate Field
      0 - SRE_0_Slow_Slew_Rate :
         Slow Slew Rate
      0x1 - SRE_1_Fast_Slew_Rate :
         Fast Slew Rate
 (rw) (03)  [0;32mDSE[0m  - [05:03] -  Drive Strength Field
      0 - DSE_0_output_driver_disabled_ :
         output driver disabled;
      0x1 - DSE_1_R0_260_Ohm___3_3V__150_Ohm_1_8V__240_Ohm_for_DDR_ :
         R0(260 Ohm @ 3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
      0x2 - DSE_2_R0_2 :
         R0/2
      0x3 - DSE_3_R0_3 :
         R0/3
      0x4 - DSE_4_R0_4 :
         R0/4
      0x5 - DSE_5_R0_5 :
         R0/5
      0x6 - DSE_6_R0_6 :
         R0/6
      0x7 - DSE_7_R0_7 :
         R0/7
 (ro) (02)  [0;32mSPEED[0m  - [07:06] -  Speed Field
      0x2 - SPEED :
         medium(100MHz)
 (rw) (01)  [0;32mODE[0m  - [11:11] -  Open Drain Enable Field
      0 - ODE_0_Open_Drain_Disabled :
         Open Drain Disabled
      0x1 - ODE_1_Open_Drain_Enabled :
         Open Drain Enabled
 (rw) (01)  [0;32mPKE[0m  - [12:12] -  Pull / Keep Enable Field
      0 - PKE_0_Pull_Keeper_Disabled :
         Pull/Keeper Disabled
      0x1 - PKE_1_Pull_Keeper_Enabled :
         Pull/Keeper Enabled
 (rw) (01)  [0;32mPUE[0m  - [13:13] -  Pull / Keep Select Field
      0 - PUE_0_Keeper :
         Keeper
      0x1 - PUE_1_Pull :
         Pull
 (rw) (02)  [0;32mPUS[0m  - [15:14] -  Pull Up / Down Config. Field
      0 - PUS_0_100K_Ohm_Pull_Down :
         100K Ohm Pull Down
      0x1 - PUS_1_47K_Ohm_Pull_Up :
         47K Ohm Pull Up
      0x2 - PUS_2_100K_Ohm_Pull_Up :
         100K Ohm Pull Up
      0x3 - PUS_3_22K_Ohm_Pull_Up :
         22K Ohm Pull Up
 (rw) (01)  [0;32mHYS[0m  - [16:16] -  Hyst. Enable Field
      0 - HYS_0_Hysteresis_Disabled :
         Hysteresis Disabled
      0x1 - HYS_1_Hysteresis_Enabled :
         Hysteresis Enabled
</lang>
#### p.iomuxc_gpr.gpr3
<link=p.IOMUXC_GPR.GPR3>
#### p.IOMUXC_GPR.GPR8
<lang=dft>
 (rw)  [1;33m0x400ac020[0m (0x400ac000 + 0x0020)
GPR8 General Purpose Register
 (rw) (01)  [0;32mLPI2C1_IPG_STOP_MODE[0m  - [00:00] -  LPI2C1 stop mode selection, cannot change when ipg_stop is asserted.
      0 - LPI2C1_IPG_STOP_MODE_0 :
         the module is functional in Stop mode
      0x1 - LPI2C1_IPG_STOP_MODE_1 :
         the module is NOT functional in Stop mode, when this bit is equal to 1 
         and ipg_stop is asserted
 (rw) (01)  [0;32mLPI2C1_IPG_DOZE[0m  - [01:01] -  LPI2C1 ipg_doze mode
      0 - LPI2C1_IPG_DOZE_0 :
         not in doze mode
      0x1 - LPI2C1_IPG_DOZE_1 :
         in doze mode
 (rw) (01)  [0;32mLPI2C2_IPG_STOP_MODE[0m  - [02:02] -  LPI2C2 stop mode selection, cannot change when ipg_stop is asserted.
      0 - LPI2C2_IPG_STOP_MODE_0 :
         the module is functional in Stop mode
      0x1 - LPI2C2_IPG_STOP_MODE_1 :
         the module is NOT functional in Stop mode, when this bit is equal to 1 
         and ipg_stop is asserted
 (rw) (01)  [0;32mLPI2C2_IPG_DOZE[0m  - [03:03] -  LPI2C2 ipg_doze mode
      0 - LPI2C2_IPG_DOZE_0 :
         not in doze mode
      0x1 - LPI2C2_IPG_DOZE_1 :
         in doze mode
 (rw) (01)  [0;32mLPI2C3_IPG_STOP_MODE[0m  - [04:04] -  LPI2C3 stop mode selection, cannot change when ipg_stop is asserted.
      0 - LPI2C3_IPG_STOP_MODE_0 :
         the module is functional in Stop mode
      0x1 - LPI2C3_IPG_STOP_MODE_1 :
         the module is NOT functional in Stop mode, when this bit is equal to 1 
         and ipg_stop is asserted
 (rw) (01)  [0;32mLPI2C3_IPG_DOZE[0m  - [05:05] -  LPI2C3 ipg_doze mode
      0 - LPI2C3_IPG_DOZE_0 :
         not in doze mode
      0x1 - LPI2C3_IPG_DOZE_1 :
         in doze mode
 (rw) (01)  [0;32mLPI2C4_IPG_STOP_MODE[0m  - [06:06] -  LPI2C4 stop mode selection, cannot change when ipg_stop is asserted.
      0 - LPI2C4_IPG_STOP_MODE_0 :
         the module is functional in Stop mode
      0x1 - LPI2C4_IPG_STOP_MODE_1 :
         the module is NOT functional in Stop mode, when this bit is equal to 1 
         and ipg_stop is asserted
 (rw) (01)  [0;32mLPI2C4_IPG_DOZE[0m  - [07:07] -  LPI2C4 ipg_doze mode
      0 - LPI2C4_IPG_DOZE_0 :
         not in doze mode
      0x1 - LPI2C4_IPG_DOZE_1 :
         in doze mode
 (rw) (01)  [0;32mLPSPI1_IPG_STOP_MODE[0m  - [08:08] -  LPSPI1 stop mode selection, cannot change when ipg_stop is asserted.
      0 - LPSPI1_IPG_STOP_MODE_0 :
         the module is functional in Stop mode
      0x1 - LPSPI1_IPG_STOP_MODE_1 :
         the module is NOT functional in Stop mode, when this bit is equal to 1 
         and ipg_stop is asserted
 (rw) (01)  [0;32mLPSPI1_IPG_DOZE[0m  - [09:09] -  LPSPI1 ipg_doze mode
      0 - LPSPI1_IPG_DOZE_0 :
         not in doze mode
      0x1 - LPSPI1_IPG_DOZE_1 :
         in doze mode
 (rw) (01)  [0;32mLPSPI2_IPG_STOP_MODE[0m  - [10:10] -  LPSPI2 stop mode selection, cannot change when ipg_stop is asserted.
      0 - LPSPI2_IPG_STOP_MODE_0 :
         the module is functional in Stop mode
      0x1 - LPSPI2_IPG_STOP_MODE_1 :
         the module is NOT functional in Stop mode, when this bit is equal to 1 
         and ipg_stop is asserted
 (rw) (01)  [0;32mLPSPI2_IPG_DOZE[0m  - [11:11] -  LPSPI2 ipg_doze mode
      0 - LPSPI2_IPG_DOZE_0 :
         not in doze mode
      0x1 - LPSPI2_IPG_DOZE_1 :
         in doze mode
 (rw) (01)  [0;32mLPSPI3_IPG_STOP_MODE[0m  - [12:12] -  LPSPI3 stop mode selection, cannot change when ipg_stop is asserted.
      0 - LPSPI3_IPG_STOP_MODE_0 :
         the module is functional in Stop mode
      0x1 - LPSPI3_IPG_STOP_MODE_1 :
         the module is NOT functional in Stop mode, when this bit is equal to 1 
         and ipg_stop is asserted
 (rw) (01)  [0;32mLPSPI3_IPG_DOZE[0m  - [13:13] -  LPSPI3 ipg_doze mode
      0 - LPSPI3_IPG_DOZE_0 :
         not in doze mode
      0x1 - LPSPI3_IPG_DOZE_1 :
         in doze mode
 (rw) (01)  [0;32mLPSPI4_IPG_STOP_MODE[0m  - [14:14] -  LPSPI4 stop mode selection, cannot change when ipg_stop is asserted.
      0 - LPSPI4_IPG_STOP_MODE_0 :
         the module is functional in Stop mode
      0x1 - LPSPI4_IPG_STOP_MODE_1 :
         the module is NOT functional in Stop mode, when this bit is equal to 1 
         and ipg_stop is asserted
 (rw) (01)  [0;32mLPSPI4_IPG_DOZE[0m  - [15:15] -  LPSPI4 ipg_doze mode
      0 - LPSPI4_IPG_DOZE_0 :
         not in doze mode
      0x1 - LPSPI4_IPG_DOZE_1 :
         in doze mode
 (rw) (01)  [0;32mLPUART1_IPG_STOP_MODE[0m  - [16:16] -  LPUART1 stop mode selection, cannot change when ipg_stop is asserted.
      0 - LPUART1_IPG_STOP_MODE_0 :
         the module is functional in Stop mode
      0x1 - LPUART1_IPG_STOP_MODE_1 :
         the module is NOT functional in Stop mode, when this bit is equal to 1 
         and ipg_stop is asserted
 (rw) (01)  [0;32mLPUART1_IPG_DOZE[0m  - [17:17] -  LPUART1 ipg_doze mode
      0 - LPUART1_IPG_DOZE_0 :
         not in doze mode
      0x1 - LPUART1_IPG_DOZE_1 :
         in doze mode
 (rw) (01)  [0;32mLPUART2_IPG_STOP_MODE[0m  - [18:18] -  LPUART2 stop mode selection, cannot change when ipg_stop is asserted.
      0 - LPUART2_IPG_STOP_MODE_0 :
         the module is functional in Stop mode
      0x1 - LPUART2_IPG_STOP_MODE_1 :
         the module is NOT functional in Stop mode, when this bit is equal to 1 
         and ipg_stop is asserted
 (rw) (01)  [0;32mLPUART2_IPG_DOZE[0m  - [19:19] -  LPUART2 ipg_doze mode
      0 - LPUART2_IPG_DOZE_0 :
         not in doze mode
      0x1 - LPUART2_IPG_DOZE_1 :
         in doze mode
 (rw) (01)  [0;32mLPUART3_IPG_STOP_MODE[0m  - [20:20] -  LPUART3 stop mode selection, cannot change when ipg_stop is asserted.
      0 - LPUART3_IPG_STOP_MODE_0 :
         the module is functional in Stop mode
      0x1 - LPUART3_IPG_STOP_MODE_1 :
         the module is NOT functional in Stop mode, when this bit is equal to 1 
         and ipg_stop is asserted
 (rw) (01)  [0;32mLPUART3_IPG_DOZE[0m  - [21:21] -  LPUART3 ipg_doze mode
      0 - LPUART3_IPG_DOZE_0 :
         not in doze mode
      0x1 - LPUART3_IPG_DOZE_1 :
         in doze mode
 (rw) (01)  [0;32mLPUART4_IPG_STOP_MODE[0m  - [22:22] -  LPUART4 stop mode selection, cannot change when ipg_stop is asserted.
      0 - LPUART4_IPG_STOP_MODE_0 :
         the module is functional in Stop mode
      0x1 - LPUART4_IPG_STOP_MODE_1 :
         the module is NOT functional in Stop mode, when this bit is equal to 1 
         and ipg_stop is asserted
 (rw) (01)  [0;32mLPUART4_IPG_DOZE[0m  - [23:23] -  LPUART4 ipg_doze mode
      0 - LPUART4_IPG_DOZE_0 :
         not in doze mode
      0x1 - LPUART4_IPG_DOZE_1 :
         in doze mode
 (rw) (01)  [0;32mLPUART5_IPG_STOP_MODE[0m  - [24:24] -  LPUART5 stop mode selection, cannot change when ipg_stop is asserted.
      0 - LPUART5_IPG_STOP_MODE_0 :
         the module is functional in Stop mode
      0x1 - LPUART5_IPG_STOP_MODE_1 :
         the module is NOT functional in Stop mode, when this bit is equal to 1 
         and ipg_stop is asserted
 (rw) (01)  [0;32mLPUART5_IPG_DOZE[0m  - [25:25] -  LPUART5 ipg_doze mode
      0 - LPUART5_IPG_DOZE_0 :
         not in doze mode
      0x1 - LPUART5_IPG_DOZE_1 :
         in doze mode
 (rw) (01)  [0;32mLPUART6_IPG_STOP_MODE[0m  - [26:26] -  LPUART6 stop mode selection, cannot change when ipg_stop is asserted.
      0 - LPUART6_IPG_STOP_MODE_0 :
         the module is functional in Stop mode
      0x1 - LPUART6_IPG_STOP_MODE_1 :
         the module is NOT functional in Stop mode, when this bit is equal to 1 
         and ipg_stop is asserted
 (rw) (01)  [0;32mLPUART6_IPG_DOZE[0m  - [27:27] -  LPUART6 ipg_doze mode
      0 - LPUART6_IPG_DOZE_0 :
         not in doze mode
      0x1 - LPUART6_IPG_DOZE_1 :
         in doze mode
 (rw) (01)  [0;32mLPUART7_IPG_STOP_MODE[0m  - [28:28] -  LPUART7 stop mode selection, cannot change when ipg_stop is asserted.
      0 - LPUART7_IPG_STOP_MODE_0 :
         the module is functional in Stop mode
      0x1 - LPUART7_IPG_STOP_MODE_1 :
         the module is NOT functional in Stop mode, when this bit is equal to 1 
         and ipg_stop is asserted
 (rw) (01)  [0;32mLPUART7_IPG_DOZE[0m  - [29:29] -  LPUART7 ipg_doze mode
      0 - LPUART7_IPG_DOZE_0 :
         not in doze mode
      0x1 - LPUART7_IPG_DOZE_1 :
         in doze mode
 (rw) (01)  [0;32mLPUART8_IPG_STOP_MODE[0m  - [30:30] -  LPUART8 stop mode selection, cannot change when ipg_stop is asserted.
      0 - LPUART8_IPG_STOP_MODE_0 :
         the module is functional in Stop mode
      0x1 - LPUART8_IPG_STOP_MODE_1 :
         the module is NOT functional in Stop mode, when this bit is equal to 1 
         and ipg_stop is asserted
 (rw) (01)  [0;32mLPUART8_IPG_DOZE[0m  - [31:31] -  LPUART8 ipg_doze mode
      0 - LPUART8_IPG_DOZE_0 :
         not in doze mode
      0x1 - LPUART8_IPG_DOZE_1 :
         in doze mode
</lang>
#### p.iomuxc_gpr.gpr12
<link=p.IOMUXC_GPR.GPR12>
#### iomuxc_gpr.gpr12
<link=p.IOMUXC_GPR.GPR12>
#### IOMUXC_GPR.GPR15
<link=p.IOMUXC_GPR.GPR15>
#### IOMUXC_GPR.GPR24
<link=p.IOMUXC_GPR.GPR24>
#### p.IOMUXC_GPR.GPR26
<lang=dft>
 (rw)  [1;33m0x400ac068[0m (0x400ac000 + 0x0068)
GPR26 General Purpose Register
 (rw) (32)  [0;32mGPIO_MUX1_GPIO_SEL[0m  - [31:00] -  GPIO1 and GPIO6 share same IO MUX function, GPIO_MUX1 selects one GPIO function
 .
</lang>
#### iomuxc_gpr.gpr27
<link=p.IOMUXC_GPR.GPR27>
#### p.IOMUXC_GPR.GPR31
<lang=dft>
 (rw)  [1;33m0x400ac07c[0m (0x400ac000 + 0x007c)
GPR31 General Purpose Register
 (rw) (20)  [0;32mFLEXSPI_REMAP_ADDR_END[0m  - [31:12] -  End address of flexspi1 and flexspi2
</lang>
#### p.iomuxc_gpr.gpr34
<link=p.IOMUXC_GPR.GPR34>
#### iomuxc_gpr.gpr34
<link=p.IOMUXC_GPR.GPR34>
#### ewm.ctrl
<link=p.EWM.CTRL>
#### p.EWM.CMPH
<lang=dft>
 (read-writeOnce)  [1;33m0x400b4003[0m (0x400b4000 + 0x0003)
Compare High Register
 (read-writeOnce) (08)  [0;32mCOMPAREH[0m  - [07:00] -  COMPAREH
</lang>
#### EWM.CLKPRESCALER
<link=p.EWM.CLKPRESCALER>
#### WDOG1.WICR
<link=p.WDOG1.WICR>
#### p.wdog2.wsr
<link=p.WDOG2.WSR>
#### WDOG2.WRSR
<link=p.WDOG2.WRSR>
#### p.adc1.r6
<link=p.ADC1.R6>
#### p.ADC1.OFS
<lang=dft>
 (rw)  [1;33m0x400c4054[0m (0x400c4000 + 0x0054)
Offset correction value register
 (rw) (12)  [0;32mOFS[0m  - [11:00] -  Offset value
 (rw) (01)  [0;32mSIGN[0m  - [12:12] -  Sign bit
      0 - SIGN_0 :
         The offset value is added with the raw result
      0x1 - SIGN_1 :
         The offset value is subtracted from the raw converted value
</lang>
#### adc2.hc3
<link=p.ADC2.HC3>
#### p.adc2.hc7
<link=p.ADC2.HC7>
#### adc2.r2
<link=p.ADC2.R2>
#### p.ADC2.R4
<lang=dft>
 (ro)  [1;33m0x400c8034[0m (0x400c8000 + 0x0034)
Data result register for HW triggers
 (ro) (12)  [0;32mCDATA[0m  - [11:00] -  Data (result of an ADC conversion)
</lang>
#### ADC2.R6
<link=p.ADC2.R6>
#### adc2.gc
<link=p.ADC2.GC>
#### p.adc2.cv
<link=p.ADC2.CV>
#### p.trng
<link=p.TRNG>
#### TRNG.PKRSQ
<link=p.TRNG.PKRSQ>
#### p.TRNG.FRQMIN
<lang=dft>
 (rw)  [1;33m0x400cc018[0m (0x400cc000 + 0x0018)
Frequency Count Minimum Limit Register
 (rw) (22)  [0;32mFRQ_MIN[0m  - [21:00] -  Frequency Count Minimum Limit
</lang>
#### p.trng.scml
<link=p.TRNG.SCML>
#### p.TRNG.SCR1C
<lang=dft>
 (ro)  [1;33m0x400cc024[0m (0x400cc000 + 0x0024)
Statistical Check Run Length 1 Count Register
 (ro) (15)  [0;32mR1_0_CT[0m  - [14:00] -  Runs of Zero, Length 1 Count
 (ro) (15)  [0;32mR1_1_CT[0m  - [30:16] -  Runs of One, Length 1 Count
</lang>
#### p.trng.scr3c
<link=p.TRNG.SCR3C>
#### p.TRNG.SCR5L
<lang=dft>
 (rw)  [1;33m0x400cc034[0m (0x400cc000 + 0x0034)
Statistical Check Run Length 5 Limit Register
 (rw) (11)  [0;32mRUN5_MAX[0m  - [10:00] -  Run Length 5 Maximum Limit
 (rw) (11)  [0;32mRUN5_RNG[0m  - [26:16] -  Run Length 5 Range
</lang>
#### p.TRNG.STATUS
<lang=dft>
 (ro)  [1;33m0x400cc03c[0m (0x400cc000 + 0x003c)
Status Register
 (ro) (01)  [0;32mTF1BR0[0m  - [00:00] -  Test Fail, 1-Bit Run, Sampling 0s. If TF1BR0=1, the 1-Bit Run, Sampling 0s Test
  has failed.
 (ro) (01)  [0;32mTF1BR1[0m  - [01:01] -  Test Fail, 1-Bit Run, Sampling 1s. If TF1BR1=1, the 1-Bit Run, Sampling 1s Test
  has failed.
 (ro) (01)  [0;32mTF2BR0[0m  - [02:02] -  Test Fail, 2-Bit Run, Sampling 0s. If TF2BR0=1, the 2-Bit Run, Sampling 0s Test
  has failed.
 (ro) (01)  [0;32mTF2BR1[0m  - [03:03] -  Test Fail, 2-Bit Run, Sampling 1s. If TF2BR1=1, the 2-Bit Run, Sampling 1s Test
  has failed.
 (ro) (01)  [0;32mTF3BR0[0m  - [04:04] -  Test Fail, 3-Bit Run, Sampling 0s. If TF3BR0=1, the 3-Bit Run, Sampling 0s Test
  has failed.
 (ro) (01)  [0;32mTF3BR1[0m  - [05:05] -  Test Fail, 3-Bit Run, Sampling 1s. If TF3BR1=1, the 3-Bit Run, Sampling 1s Test
  has failed.
 (ro) (01)  [0;32mTF4BR0[0m  - [06:06] -  Test Fail, 4-Bit Run, Sampling 0s. If TF4BR0=1, the 4-Bit Run, Sampling 0s Test
  has failed.
 (ro) (01)  [0;32mTF4BR1[0m  - [07:07] -  Test Fail, 4-Bit Run, Sampling 1s. If TF4BR1=1, the 4-Bit Run, Sampling 1s Test
  has failed.
 (ro) (01)  [0;32mTF5BR0[0m  - [08:08] -  Test Fail, 5-Bit Run, Sampling 0s. If TF5BR0=1, the 5-Bit Run, Sampling 0s Test
  has failed.
 (ro) (01)  [0;32mTF5BR1[0m  - [09:09] -  Test Fail, 5-Bit Run, Sampling 1s. If TF5BR1=1, the 5-Bit Run, Sampling 1s Test
  has failed.
 (ro) (01)  [0;32mTF6PBR0[0m  - [10:10] -  Test Fail, 6 Plus Bit Run, Sampling 0s
 (ro) (01)  [0;32mTF6PBR1[0m  - [11:11] -  Test Fail, 6 Plus Bit Run, Sampling 1s
 (ro) (01)  [0;32mTFSB[0m  - [12:12] -  Test Fail, Sparse Bit. If TFSB=1, the Sparse Bit Test has failed.
 (ro) (01)  [0;32mTFLR[0m  - [13:13] -  Test Fail, Long Run. If TFLR=1, the Long Run Test has failed.
 (ro) (01)  [0;32mTFP[0m  - [14:14] -  Test Fail, Poker. If TFP=1, the Poker Test has failed.
 (ro) (01)  [0;32mTFMB[0m  - [15:15] -  Test Fail, Mono Bit. If TFMB=1, the Mono Bit Test has failed.
 (ro) (04)  [0;32mRETRY_CT[0m  - [19:16] -  RETRY COUNT
</lang>
#### p.TRNG.ENT[4]
<lang=dft>
 (ro)  [1;33m0x400cc050[0m (0x400cc000 + 0x0050)
Entropy Read Register
 (ro) (32)  [0;32mENT[0m  - [31:00] -  Entropy Value
</lang>
#### trng.ent[7]
<link=p.TRNG.ENT[7]>
#### p.TRNG.ENT[9]
<lang=dft>
 (ro)  [1;33m0x400cc064[0m (0x400cc000 + 0x0064)
Entropy Read Register
 (ro) (32)  [0;32mENT[0m  - [31:00] -  Entropy Value
</lang>
#### trng.sec_cfg
<link=p.TRNG.SEC_CFG>
#### p.TRNG.VID1
<lang=dft>
 (ro)  [1;33m0x400cc0f0[0m (0x400cc000 + 0x00f0)
Version ID Register (MS)
 (ro) (08)  [0;32mMIN_REV[0m  - [07:00] -  Shows the IP's Minor revision of the TRNG.
      0 - MIN_REV_0 :
         Minor revision number for TRNG.
 (ro) (08)  [0;32mMAJ_REV[0m  - [15:08] -  Shows the IP's Major revision of the TRNG.
      0x1 - MAJ_REV_1 :
         Major revision number for TRNG.
 (ro) (16)  [0;32mIP_ID[0m  - [31:16] -  Shows the IP ID.
      0x30 - IP_ID_48 :
         ID for TRNG.
</lang>
#### p.snvs
<link=p.SNVS>
#### snvs.hplr
<link=p.SNVS.HPLR>
#### p.snvs.hpsvsr
<link=p.SNVS.HPSVSR>
#### p.SNVS.LPTAR
<lang=dft>
 (rw)  [1;33m0x400d4058[0m (0x400d4000 + 0x0058)
SNVS_LP Time Alarm Register
 (rw) (32)  [0;32mLPTA[0m  - [31:00] -  LP Time Alarm This register can be programmed only when the LP time alarm is di
 sabled (LPTA_EN bit is not set)
</lang>
#### p.SNVS.LPSMCMR
<lang=dft>
 (ro)  [1;33m0x400d405c[0m (0x400d4000 + 0x005c)
SNVS_LP Secure Monotonic Counter MSB Register
 (ro) (16)  [0;32mMON_COUNTER[0m  - [15:00] -  Monotonic Counter most-significant 16 Bits The MC is incremented by one when: A
  write transaction to the LPSMCMR or LPSMCLR register is detected
 (ro) (16)  [0;32mMC_ERA_BITS[0m  - [31:16] -  Monotonic Counter Era Bits These bits are inputs to the module and typically co
 nnect to fuses
</lang>
#### snvs.lpgpr0_legacy_alias
<link=p.SNVS.LPGPR0_LEGACY_ALIAS>
#### SNVS.LPZMKR[1]
<link=p.SNVS.LPZMKR[1]>
#### p.snvs.lpzmkr[6]
<link=p.SNVS.LPZMKR[6]>
#### snvs.lpzmkr[6]
<link=p.SNVS.LPZMKR[6]>
#### snvs.lpgpr_alias[0]
<link=p.SNVS.LPGPR_ALIAS[0]>
#### SNVS.LPGPR_alias[1]
<link=p.SNVS.LPGPR_ALIAS[1]>
#### snvs.lpgpr[5]
<link=p.SNVS.LPGPR[5]>
#### ccm_analog.pll_usb1
<link=p.CCM_ANALOG.PLL_USB1>
#### ccm_analog.pll_usb2_set
<link=p.CCM_ANALOG.PLL_USB2_SET>
#### p.CCM_ANALOG.PLL_SYS_SET
<lang=dft>
 (rw)  [1;33m0x400d8034[0m (0x400d8000 + 0x0034)
Analog System PLL Control Register
 (rw) (01)  [0;32mDIV_SELECT[0m  - [00:00] -  This field controls the PLL loop divider. 0 - Fout=Fref*20; 1 - Fout=Fref*22.
 (rw) (01)  [0;32mPOWERDOWN[0m  - [12:12] -  Powers down the PLL.
 (rw) (01)  [0;32mENABLE[0m  - [13:13] -  Enable PLL output
 (rw) (02)  [0;32mBYPASS_CLK_SRC[0m  - [15:14] -  Determines the bypass source.
      0 - REF_CLK_24M :
         Select the 24MHz oscillator as source.
      0x1 - CLK1 :
         Select the CLK1_N / CLK1_P as source.
 (rw) (01)  [0;32mBYPASS[0m  - [16:16] -  Bypass the PLL.
 (ro) (01)  [0;32mLOCK[0m  - [31:31] -  1 - PLL is currently locked; 0 - PLL is not currently locked.
</lang>
#### p.ccm_analog.pll_sys_clr
<link=p.CCM_ANALOG.PLL_SYS_CLR>
#### p.CCM_ANALOG.PLL_SYS_SS
<lang=dft>
 (rw)  [1;33m0x400d8040[0m (0x400d8000 + 0x0040)
528MHz System PLL Spread Spectrum Register
 (rw) (15)  [0;32mSTEP[0m  - [14:00] -  Frequency change step = step/CCM_ANALOG_PLL_SYS_DENOM[B]*24MHz.
 (rw) (01)  [0;32mENABLE[0m  - [15:15] -  Enable bit
      0 - ENABLE_0 :
         Spread spectrum modulation disabled
      0x1 - ENABLE_1 :
         Soread spectrum modulation enabled
 (rw) (16)  [0;32mSTOP[0m  - [31:16] -  Frequency change = stop/CCM_ANALOG_PLL_SYS_DENOM[B]*24MHz.
</lang>
#### ccm_analog.pll_audio_set
<link=p.CCM_ANALOG.PLL_AUDIO_SET>
#### ccm_analog.pll_audio_clr
<link=p.CCM_ANALOG.PLL_AUDIO_CLR>
#### p.CCM_ANALOG.PLL_VIDEO_DENOM
<lang=dft>
 (rw)  [1;33m0x400d80c0[0m (0x400d8000 + 0x00c0)
Denominator of Video PLL Fractional Loop Divider Register
 (rw) (30)  [0;32mB[0m  - [29:00] -  30 bit Denominator of fractional loop divider.
</lang>
#### p.ccm_analog.pll_enet_set
<link=p.CCM_ANALOG.PLL_ENET_SET>
#### ccm_analog.pfd_528_clr
<link=p.CCM_ANALOG.PFD_528_CLR>
#### CCM_ANALOG.MISC1_SET
<link=p.CCM_ANALOG.MISC1_SET>
#### p.ccm_analog.misc1_clr
<link=p.CCM_ANALOG.MISC1_CLR>
#### p.ccm_analog.misc2_set
<link=p.CCM_ANALOG.MISC2_SET>
#### CCM_ANALOG.MISC2_TOG
<link=p.CCM_ANALOG.MISC2_TOG>
#### p.PMU.REG_3P0_CLR
<lang=dft>
 (rw)  [1;33m0x400d8128[0m (0x400d8000 + 0x0128)
Regulator 3P0 Register
 (rw) (01)  [0;32mENABLE_LINREG[0m  - [00:00] -  Control bit to enable the regulator output to be set by the programmed target v
 oltage setting and internal bandgap reference
 (rw) (01)  [0;32mENABLE_BO[0m  - [01:01] -  Control bit to enable the brownout circuitry in the regulator.
 (rw) (01)  [0;32mENABLE_ILIMIT[0m  - [02:02] -  Control bit to enable the current-limit circuitry in the regulator.
 (rw) (03)  [0;32mBO_OFFSET[0m  - [06:04] -  Control bits to adjust the regulator brownout offset voltage in 25mV steps
 (rw) (01)  [0;32mVBUS_SEL[0m  - [07:07] -  Select input voltage source for LDO_3P0 from either USB_OTG1_VBUS or USB_OTG2_V
 BUS
      0 - USB_OTG2_VBUS :
         Utilize VBUS OTG2 power
      0x1 - USB_OTG1_VBUS :
         Utilize VBUS OTG1 power
 (rw) (05)  [0;32mOUTPUT_TRG[0m  - [12:08] -  Control bits to adjust the regulator output voltage
      0 - OUTPUT_TRG_0 :
         2.625V
      0xF - OUTPUT_TRG_15 :
         3.000V
      0x1F - OUTPUT_TRG_31 :
         3.400V
 (ro) (01)  [0;32mBO_VDD3P0[0m  - [16:16] -  Status bit that signals when a brownout is detected on the regulator output.
 (ro) (01)  [0;32mOK_VDD3P0[0m  - [17:17] -  Status bit that signals when the regulator output is ok. 1 = regulator output >
  brownout target
</lang>
#### p.pmu.reg_core
<link=p.PMU.REG_CORE>
#### p.pmu.misc0
<link=p.PMU.MISC0>
#### p.PMU.MISC1
<lang=dft>
 (rw)  [1;33m0x400d8160[0m (0x400d8000 + 0x0160)
Miscellaneous Register 1
 (rw) (05)  [0;32mLVDS1_CLK_SEL[0m  - [04:00] -  This field selects the clk to be routed to anaclk1/1b.Not related to PMU.
      0 - ARM_PLL :
         Arm PLL
      0x1 - SYS_PLL :
         System PLL
      0x2 - PFD4 :
         ref_pfd4_clk == pll2_pfd0_clk
      0x3 - PFD5 :
         ref_pfd5_clk == pll2_pfd1_clk
      0x4 - PFD6 :
         ref_pfd6_clk == pll2_pfd2_clk
      0x5 - PFD7 :
         ref_pfd7_clk == pll2_pfd3_clk
      0x6 - AUDIO_PLL :
         Audio PLL
      0x7 - VIDEO_PLL :
         Video PLL
      0x9 - ETHERNET_REF :
         ethernet ref clock (ENET_PLL)
      0xC - USB1_PLL :
         USB1 PLL clock
      0xD - USB2_PLL :
         USB2 PLL clock
      0xE - PFD0 :
         ref_pfd0_clk == pll3_pfd0_clk
      0xF - PFD1 :
         ref_pfd1_clk == pll3_pfd1_clk
      0x10 - PFD2 :
         ref_pfd2_clk == pll3_pfd2_clk
      0x11 - PFD3 :
         ref_pfd3_clk == pll3_pfd3_clk
      0x12 - XTAL :
         xtal (24M)
 (rw) (05)  [0;32mLVDS2_CLK_SEL[0m  - [09:05] -  This field selects the clk to be routed to anaclk2/2b.Not related to PMU.
      0 - ARM_PLL :
         Arm PLL
      0x1 - SYS_PLL :
         System PLL
      0x2 - PFD4 :
         ref_pfd4_clk == pll2_pfd0_clk
      0x3 - PFD5 :
         ref_pfd5_clk == pll2_pfd1_clk
      0x4 - PFD6 :
         ref_pfd6_clk == pll2_pfd2_clk
      0x5 - PFD7 :
         ref_pfd7_clk == pll2_pfd3_clk
      0x6 - AUDIO_PLL :
         Audio PLL
      0x7 - VIDEO_PLL :
         Video PLL
      0x8 - MLB_PLL :
         MLB PLL
      0x9 - ETHERNET_REF :
         ethernet ref clock (ENET_PLL)
      0xA - PCIE_REF :
         PCIe ref clock (125M)
      0xB - SATA_REF :
         SATA ref clock (100M)
      0xC - USB1_PLL :
         USB1 PLL clock
      0xD - USB2_PLL :
         USB2 PLL clock
      0xE - PFD0 :
         ref_pfd0_clk == pll3_pfd0_clk
      0xF - PFD1 :
         ref_pfd1_clk == pll3_pfd1_clk
      0x10 - PFD2 :
         ref_pfd2_clk == pll3_pfd2_clk
      0x11 - PFD3 :
         ref_pfd3_clk == pll3_pfd3_clk
      0x12 - XTAL :
         xtal (24M)
      0x13 - LVDS1 :
         LVDS1 (loopback)
      0x14 - LVDS2 :
         LVDS2 (not useful)
 (rw) (01)  [0;32mLVDSCLK1_OBEN[0m  - [10:10] -  This enables the LVDS output buffer for anaclk1/1b
 (rw) (01)  [0;32mLVDSCLK2_OBEN[0m  - [11:11] -  This enables the LVDS output buffer for anaclk2/2b
 (rw) (01)  [0;32mLVDSCLK1_IBEN[0m  - [12:12] -  This enables the LVDS input buffer for anaclk1/1b
 (rw) (01)  [0;32mLVDSCLK2_IBEN[0m  - [13:13] -  This enables the LVDS input buffer for anaclk2/2b
 (rw) (01)  [0;32mPFD_480_AUTOGATE_EN[0m  - [16:16] -  This enables a feature that will clkgate (reset) all PFD_480 clocks anytime the
  USB1_PLL_480 is unlocked or powered off
 (rw) (01)  [0;32mPFD_528_AUTOGATE_EN[0m  - [17:17] -  This enables a feature that will clkgate (reset) all PFD_528 clocks anytime the
  PLL_528 is unlocked or powered off
 (rw) (01)  [0;32mIRQ_TEMPPANIC[0m  - [27:27] -  This status bit is set to one when the temperature sensor panic interrupt asser
 ts for a panic high temperature
 (rw) (01)  [0;32mIRQ_TEMPLOW[0m  - [28:28] -  This status bit is set to one when the temperature sensor low interrupt asserts
  for low temperature
 (rw) (01)  [0;32mIRQ_TEMPHIGH[0m  - [29:29] -  This status bit is set to one when the temperature sensor high interrupt assert
 s for high temperature
 (rw) (01)  [0;32mIRQ_ANA_BO[0m  - [30:30] -  This status bit is set to one when when any of the analog regulator brownout in
 terrupts assert
 (rw) (01)  [0;32mIRQ_DIG_BO[0m  - [31:31] -  This status bit is set to one when when any of the digital regulator brownout i
 nterrupts assert
</lang>
#### p.pmu.misc1_set
<link=p.PMU.MISC1_SET>
#### PMU.MISC2_SET
<link=p.PMU.MISC2_SET>
#### p.tempmon.tempsense1_tog
<link=p.TEMPMON.TEMPSENSE1_TOG>
#### usb_analog.usb1_vbus_detect
<link=p.USB_ANALOG.USB1_VBUS_DETECT>
#### p.usb_analog.usb1_vbus_detect_tog
<link=p.USB_ANALOG.USB1_VBUS_DETECT_TOG>
#### p.USB_ANALOG.USB1_VBUS_DETECT_STAT
<lang=dft>
 (ro)  [1;33m0x400d81c0[0m (0x400d8000 + 0x01c0)
USB VBUS Detect Status Register
 (ro) (01)  [0;32mSESSEND[0m  - [00:00] -  Session End for USB OTG
 (ro) (01)  [0;32mBVALID[0m  - [01:01] -  Indicates VBus is valid for a B-peripheral
 (ro) (01)  [0;32mAVALID[0m  - [02:02] -  Indicates VBus is valid for a A-peripheral
 (ro) (01)  [0;32mVBUS_VALID[0m  - [03:03] -  VBus valid for USB OTG
</lang>
#### usb_analog.usb1_chrg_detect_stat
<link=p.USB_ANALOG.USB1_CHRG_DETECT_STAT>
#### usb_analog.usb1_misc_set
<link=p.USB_ANALOG.USB1_MISC_SET>
#### USB_ANALOG.USB2_LOOPBACK
<link=p.USB_ANALOG.USB2_LOOPBACK>
#### USB_ANALOG.USB2_LOOPBACK_SET
<link=p.USB_ANALOG.USB2_LOOPBACK_SET>
#### usb_analog.usb2_loopback_tog
<link=p.USB_ANALOG.USB2_LOOPBACK_TOG>
#### USB_ANALOG.DIGPROG
<link=p.USB_ANALOG.DIGPROG>
#### p.XTALOSC24M.LOWPWR_CTRL_CLR
<lang=dft>
 (rw)  [1;33m0x400d8278[0m (0x400d8000 + 0x0278)
XTAL OSC (LP) Control Register
 (rw) (01)  [0;32mRC_OSC_EN[0m  - [00:00] -  RC Osc. enable control.
      0 - RC_OSC_EN_0 :
         Use XTAL OSC to source the 24MHz clock
      0x1 - RC_OSC_EN_1 :
         Use RC OSC
 (rw) (01)  [0;32mOSC_SEL[0m  - [04:04] -  Select the source for the 24MHz clock.
      0 - OSC_SEL_0 :
         XTAL OSC
      0x1 - OSC_SEL_1 :
         RC OSC
 (rw) (01)  [0;32mLPBG_SEL[0m  - [05:05] -  Bandgap select. Not related to oscillator.
      0 - LPBG_SEL_0 :
         Normal power bandgap
      0x1 - LPBG_SEL_1 :
         Low power bandgap
 (rw) (01)  [0;32mLPBG_TEST[0m  - [06:06] -  Low power bandgap test bit. Not related to oscillator.
 (rw) (01)  [0;32mREFTOP_IBIAS_OFF[0m  - [07:07] -  Low power reftop ibias disable. Not related to oscillator.
 (rw) (01)  [0;32mL1_PWRGATE[0m  - [08:08] -  L1 power gate control. Used as software override. Not related to oscillator.
 (rw) (01)  [0;32mL2_PWRGATE[0m  - [09:09] -  L2 power gate control. Used as software override. Not related to oscillator.
 (rw) (01)  [0;32mCPU_PWRGATE[0m  - [10:10] -  CPU power gate control. Used as software override. Test purpose only Not relate
 d to oscillator.
 (rw) (01)  [0;32mDISPLAY_PWRGATE[0m  - [11:11] -  Display logic power gate control. Used as software override. Not related to osc
 illator.
 (rw) (01)  [0;32mRCOSC_CG_OVERRIDE[0m  - [13:13] -  For debug purposes only
 (rw) (02)  [0;32mXTALOSC_PWRUP_DELAY[0m  - [15:14] -  Specifies the time delay between when the 24MHz xtal is powered up until it is 
 stable and ready to use
      0 - XTALOSC_PWRUP_DELAY_0 :
         0.25ms
      0x1 - XTALOSC_PWRUP_DELAY_1 :
         0.5ms
      0x2 - XTALOSC_PWRUP_DELAY_2 :
         1ms
      0x3 - XTALOSC_PWRUP_DELAY_3 :
         2ms
 (ro) (01)  [0;32mXTALOSC_PWRUP_STAT[0m  - [16:16] -  Status of the 24MHz xtal oscillator.
      0 - XTALOSC_PWRUP_STAT_0 :
         Not stable
      0x1 - XTALOSC_PWRUP_STAT_1 :
         Stable and ready to use
 (rw) (01)  [0;32mMIX_PWRGATE[0m  - [17:17] -  Display power gate control. Used as software mask. Set to zero to force ungated
 .
 (rw) (01)  [0;32mGPU_PWRGATE[0m  - [18:18] -  GPU power gate control. Used as software mask. Set to zero to force ungated.
</lang>
#### p.xtalosc24m.lowpwr_ctrl_tog
<link=p.XTALOSC24M.LOWPWR_CTRL_TOG>
#### p.xtalosc24m.osc_config0_set
<link=p.XTALOSC24M.OSC_CONFIG0_SET>
#### p.XTALOSC24M.OSC_CONFIG1_CLR
<lang=dft>
 (rw)  [1;33m0x400d82b8[0m (0x400d8000 + 0x02b8)
XTAL OSC Configuration 1 Register
 (rw) (12)  [0;32mCOUNT_RC_TRG[0m  - [11:00] -  The target count used to tune the RC OSC frequency
 (rw) (12)  [0;32mCOUNT_RC_CUR[0m  - [31:20] -  The current tuning value in use.
</lang>
#### p.xtalosc24m.osc_config1_clr
<link=p.XTALOSC24M.OSC_CONFIG1_CLR>
#### XTALOSC24M.OSC_CONFIG1_CLR
<link=p.XTALOSC24M.OSC_CONFIG1_CLR>
#### p.XTALOSC24M.OSC_CONFIG2_SET
<lang=dft>
 (rw)  [1;33m0x400d82c4[0m (0x400d8000 + 0x02c4)
XTAL OSC Configuration 2 Register
 (rw) (12)  [0;32mCOUNT_1M_TRG[0m  - [11:00] -  The target count used to tune the 1MHz clock frequency
 (rw) (01)  [0;32mENABLE_1M[0m  - [16:16] -  Enable the 1MHz clock output. 0 - disabled; 1 - enabled.
 (rw) (01)  [0;32mMUX_1M[0m  - [17:17] -  Mux the corrected or uncorrected 1MHz clock to the output
 (rw) (01)  [0;32mCLK_1M_ERR_FL[0m  - [31:31] -  Flag indicates that the count_1m count wasn't reached within 1 32kHz period
</lang>
#### p.USBPHY1.PWD_SET
<lang=dft>
 (rw)  [1;33m0x400d9004[0m (0x400d9000 + 0x0004)
USB PHY Power-Down Register
 (ro) (10)  [0;32mRSVD0[0m  - [09:00] -  Reserved.
 (rw) (01)  [0;32mTXPWDFS[0m  - [10:10] -  0 = Normal operation
 (rw) (01)  [0;32mTXPWDIBIAS[0m  - [11:11] -  0 = Normal operation
 (rw) (01)  [0;32mTXPWDV2I[0m  - [12:12] -  0 = Normal operation
 (ro) (04)  [0;32mRSVD1[0m  - [16:13] -  Reserved.
 (rw) (01)  [0;32mRXPWDENV[0m  - [17:17] -  0 = Normal operation
 (rw) (01)  [0;32mRXPWD1PT1[0m  - [18:18] -  0 = Normal operation
 (rw) (01)  [0;32mRXPWDDIFF[0m  - [19:19] -  0 = Normal operation
 (rw) (01)  [0;32mRXPWDRX[0m  - [20:20] -  0 = Normal operation
 (ro) (11)  [0;32mRSVD2[0m  - [31:21] -  Reserved.
</lang>
#### p.usbphy1.rx_set
<link=p.USBPHY1.RX_SET>
#### p.USBPHY1.CTRL_CLR
<lang=dft>
 (rw)  [1;33m0x400d9038[0m (0x400d9000 + 0x0038)
USB PHY General Control Register
 (rw) (01)  [0;32mENOTG_ID_CHG_IRQ[0m  - [00:00] -  Enable OTG_ID_CHG_IRQ.
 (rw) (01)  [0;32mENHOSTDISCONDETECT[0m  - [01:01] -  For host mode, enables high-speed disconnect detector
 (rw) (01)  [0;32mENIRQHOSTDISCON[0m  - [02:02] -  Enables interrupt for detection of disconnection to Device when in high-speed h
 ost mode
 (rw) (01)  [0;32mHOSTDISCONDETECT_IRQ[0m  - [03:03] -  Indicates that the device has disconnected in high-speed mode
 (rw) (01)  [0;32mENDEVPLUGINDETECT[0m  - [04:04] -  For device mode, enables 200-KOhm pullups for detecting connectivity to the hos
 t.
 (rw) (01)  [0;32mDEVPLUGIN_POLARITY[0m  - [05:05] -  For device mode, if this bit is cleared to 0, then it trips the interrupt if th
 e device is plugged in
 (rw) (01)  [0;32mOTG_ID_CHG_IRQ[0m  - [06:06] -  OTG ID change interrupt. Indicates the value of ID pin changed.
 (rw) (01)  [0;32mENOTGIDDETECT[0m  - [07:07] -  Enables circuit to detect resistance of MiniAB ID pin.
 (rw) (01)  [0;32mRESUMEIRQSTICKY[0m  - [08:08] -  Set to 1 will make RESUME_IRQ bit a sticky bit until software clear it
 (rw) (01)  [0;32mENIRQRESUMEDETECT[0m  - [09:09] -  Enables interrupt for detection of a non-J state on the USB line
 (rw) (01)  [0;32mRESUME_IRQ[0m  - [10:10] -  Indicates that the host is sending a wake-up after suspend
 (rw) (01)  [0;32mENIRQDEVPLUGIN[0m  - [11:11] -  Enables interrupt for the detection of connectivity to the USB line.
 (rw) (01)  [0;32mDEVPLUGIN_IRQ[0m  - [12:12] -  Indicates that the device is connected
 (rw) (01)  [0;32mDATA_ON_LRADC[0m  - [13:13] -  Enables the LRADC to monitor USB_DP and USB_DM. This is for use in non-USB mode
 s only.
 (rw) (01)  [0;32mENUTMILEVEL2[0m  - [14:14] -  Enables UTMI+ Level2. This should be enabled if needs to support LS device
 (rw) (01)  [0;32mENUTMILEVEL3[0m  - [15:15] -  Enables UTMI+ Level3
 (rw) (01)  [0;32mENIRQWAKEUP[0m  - [16:16] -  Enables interrupt for the wakeup events.
 (rw) (01)  [0;32mWAKEUP_IRQ[0m  - [17:17] -  Indicates that there is a wakeup event
 (rw) (01)  [0;32mENAUTO_PWRON_PLL[0m  - [18:18] -  Enables the feature to auto-enable the POWER bit of HW_CLKCTRL_PLLxCTRL0 if the
 re is wakeup event if USB is suspended
 (rw) (01)  [0;32mENAUTOCLR_CLKGATE[0m  - [19:19] -  Enables the feature to auto-clear the CLKGATE bit if there is wakeup event whil
 e USB is suspended
 (rw) (01)  [0;32mENAUTOCLR_PHY_PWD[0m  - [20:20] -  Enables the feature to auto-clear the PWD register bits in USBPHYx_PWD if there
  is wakeup event while USB is suspended
 (rw) (01)  [0;32mENDPDMCHG_WKUP[0m  - [21:21] -  Enables the feature to wakeup USB if DP/DM is toggled when USB is suspended
 (rw) (01)  [0;32mENIDCHG_WKUP[0m  - [22:22] -  Enables the feature to wakeup USB if ID is toggled when USB is suspended.
 (rw) (01)  [0;32mENVBUSCHG_WKUP[0m  - [23:23] -  Enables the feature to wakeup USB if VBUS is toggled when USB is suspended.
 (rw) (01)  [0;32mFSDLL_RST_EN[0m  - [24:24] -  Enables the feature to reset the FSDLL lock detection logic at the end of each 
 TX packet.
 (ro) (02)  [0;32mRSVD1[0m  - [26:25] -  Reserved.
 (ro) (01)  [0;32mOTG_ID_VALUE[0m  - [27:27] -  Almost same as OTGID_STATUS in USBPHYx_STATUS Register
 (rw) (01)  [0;32mHOST_FORCE_LS_SE0[0m  - [28:28] -  Forces the next FS packet that is transmitted to have a EOP with LS timing
 (ro) (01)  [0;32mUTMI_SUSPENDM[0m  - [29:29] -  Used by the PHY to indicate a powered-down state
 (rw) (01)  [0;32mCLKGATE[0m  - [30:30] -  Gate UTMI Clocks
 (rw) (01)  [0;32mSFTRST[0m  - [31:31] -  Writing a 1 to this bit will soft-reset the USBPHYx_PWD, USBPHYx_TX, USBPHYx_RX
 , and USBPHYx_CTRL registers
</lang>
#### p.usbphy1.debug_tog
<link=p.USBPHY1.DEBUG_TOG>
#### USBPHY2.TX_SET
<link=p.USBPHY2.TX_SET>
#### usbphy2.rx_clr
<link=p.USBPHY2.RX_CLR>
#### p.USBPHY2.RX_TOG
<lang=dft>
 (rw)  [1;33m0x400da02c[0m (0x400da000 + 0x002c)
USB PHY Receiver Control Register
 (rw) (03)  [0;32mENVADJ[0m  - [02:00] -  The ENVADJ field adjusts the trip point for the envelope detector
 (ro) (01)  [0;32mRSVD0[0m  - [03:03] -  Reserved.
 (rw) (03)  [0;32mDISCONADJ[0m  - [06:04] -  The DISCONADJ field adjusts the trip point for the disconnect detector: 000 = T
 rip-Level Voltage is 0
 (ro) (15)  [0;32mRSVD1[0m  - [21:07] -  Reserved.
 (rw) (01)  [0;32mRXDBYPASS[0m  - [22:22] -  0 = Normal operation
 (ro) (09)  [0;32mRSVD2[0m  - [31:23] -  Reserved.
</lang>
#### usbphy2.ctrl_clr
<link=p.USBPHY2.CTRL_CLR>
#### p.usbphy2.ctrl_tog
<link=p.USBPHY2.CTRL_TOG>
#### usbphy2.debug
<link=p.USBPHY2.DEBUG>
#### csu.csl2
<link=p.CSU.CSL2>
#### CSU.CSL2
<link=p.CSU.CSL2>
#### p.CSU.CSL9
<lang=dft>
 (rw)  [1;33m0x400dc024[0m (0x400dc000 + 0x0024)
Config security level register
 (rw) (01)  [0;32mSUR_S2[0m  - [00:00] -  Secure user read access control for the second slave
      0 - SUR_S2_0 :
         The secure user read access is disabled for the second slave.
      0x1 - SUR_S2_1 :
         The secure user read access is enabled for the second slave.
 (rw) (01)  [0;32mSSR_S2[0m  - [01:01] -  Secure supervisor read access control for the second slave
      0 - SSR_S2_0 :
         The secure supervisor read access is disabled for the second slave.
      0x1 - SSR_S2_1 :
         The secure supervisor read access is enabled for the second slave.
 (rw) (01)  [0;32mNUR_S2[0m  - [02:02] -  Non-secure user read access control for the second slave
      0 - NUR_S2_0 :
         The non-secure user read access is disabled for the second slave.
      0x1 - NUR_S2_1 :
         The non-secure user read access is enabled for the second slave.
 (rw) (01)  [0;32mNSR_S2[0m  - [03:03] -  Non-secure supervisor read access control for the second slave
      0 - NSR_S2_0 :
         The non-secure supervisor read access is disabled for the second slave.
      0x1 - NSR_S2_1 :
         The non-secure supervisor read access is enabled for the second slave.
 (rw) (01)  [0;32mSUW_S2[0m  - [04:04] -  Secure user write access control for the second slave
      0 - SUW_S2_0 :
         The secure user write access is disabled for the second slave.
      0x1 - SUW_S2_1 :
         The secure user write access is enabled for the second slave.
 (rw) (01)  [0;32mSSW_S2[0m  - [05:05] -  Secure supervisor write access control for the second slave
      0 - SSW_S2_0 :
         The secure supervisor write access is disabled for the second slave.
      0x1 - SSW_S2_1 :
         The secure supervisor write access is enabled for the second slave.
 (rw) (01)  [0;32mNUW_S2[0m  - [06:06] -  Non-secure user write access control for the second slave
      0 - NUW_S2_0 :
         The non-secure user write access is disabled for the second slave.
      0x1 - NUW_S2_1 :
         The non-secure user write access is enabled for the second slave.
 (rw) (01)  [0;32mNSW_S2[0m  - [07:07] -  Non-secure supervisor write access control for the second slave
      0 - NSW_S2_0 :
         The non-secure supervisor write access is disabled for the second slave
         .
      0x1 - NSW_S2_1 :
         The non-secure supervisor write access is enabled for the second slave.
 (rw) (01)  [0;32mLOCK_S2[0m  - [08:08] -  The lock bit corresponding to the second slave. It is written by the secure sof
 tware.
      0 - LOCK_S2_0 :
         Not locked. Bits 7-0 can be written by the software.
      0x1 - LOCK_S2_1 :
         Bits 7-0 are locked and cannot be written by the software
 (rw) (01)  [0;32mSUR_S1[0m  - [16:16] -  Secure user read access control for the first slave
      0 - SUR_S1_0 :
         The secure user read access is disabled for the first slave.
      0x1 - SUR_S1_1 :
         The secure user read access is enabled for the first slave.
 (rw) (01)  [0;32mSSR_S1[0m  - [17:17] -  Secure supervisor read access control for the first slave
      0 - SSR_S1_0 :
         The secure supervisor read access is disabled for the first slave.
      0x1 - SSR_S1_1 :
         The secure supervisor read access is enabled for the first slave.
 (rw) (01)  [0;32mNUR_S1[0m  - [18:18] -  Non-secure user read access control for the first slave
      0 - NUR_S1_0 :
         The non-secure user read access is disabled for the first slave.
      0x1 - NUR_S1_1 :
         The non-secure user read access is enabled for the first slave.
 (rw) (01)  [0;32mNSR_S1[0m  - [19:19] -  Non-secure supervisor read access control for the first slave
      0 - NSR_S1_0 :
         The non-secure supervisor read access is disabled for the first slave.
      0x1 - NSR_S1_1 :
         The non-secure supervisor read access is enabled for the first slave.
 (rw) (01)  [0;32mSUW_S1[0m  - [20:20] -  Secure user write access control for the first slave
      0 - SUW_S1_0 :
         The secure user write access is disabled for the first slave.
      0x1 - SUW_S1_1 :
         The secure user write access is enabled for the first slave.
 (rw) (01)  [0;32mSSW_S1[0m  - [21:21] -  Secure supervisor write access control for the first slave
      0 - SSW_S1_0 :
         The secure supervisor write access is disabled for the first slave.
      0x1 - SSW_S1_1 :
         The secure supervisor write access is enabled for the first slave.
 (rw) (01)  [0;32mNUW_S1[0m  - [22:22] -  Non-secure user write access control for the first slave
      0 - NUW_S1_0 :
         The non-secure user write access is disabled for the first slave.
      0x1 - NUW_S1_1 :
         The non-secure user write access is enabled for the first slave.
 (rw) (01)  [0;32mNSW_S1[0m  - [23:23] -  Non-secure supervisor write access control for the first slave
      0 - NSW_S1_0 :
         The non-secure supervisor write access is disabled for the first slave.
      0x1 - NSW_S1_1 :
         The non-secure supervisor write access is enabled for the first slave
 (rw) (01)  [0;32mLOCK_S1[0m  - [24:24] -  The lock bit corresponding to the first slave. It is written by the secure soft
 ware.
      0 - LOCK_S1_0 :
         Not locked. The bits 16-23 can be written by the software.
      0x1 - LOCK_S1_1 :
         The bits 16-23 are locked and can't be written by the software.
</lang>
#### p.csu.csl9
<link=p.CSU.CSL9>
#### csu.csl17
<link=p.CSU.CSL17>
#### CSU.CSL17
<link=p.CSU.CSL17>
#### p.CSU.CSL21
<lang=dft>
 (rw)  [1;33m0x400dc054[0m (0x400dc000 + 0x0054)
Config security level register
 (rw) (01)  [0;32mSUR_S2[0m  - [00:00] -  Secure user read access control for the second slave
      0 - SUR_S2_0 :
         The secure user read access is disabled for the second slave.
      0x1 - SUR_S2_1 :
         The secure user read access is enabled for the second slave.
 (rw) (01)  [0;32mSSR_S2[0m  - [01:01] -  Secure supervisor read access control for the second slave
      0 - SSR_S2_0 :
         The secure supervisor read access is disabled for the second slave.
      0x1 - SSR_S2_1 :
         The secure supervisor read access is enabled for the second slave.
 (rw) (01)  [0;32mNUR_S2[0m  - [02:02] -  Non-secure user read access control for the second slave
      0 - NUR_S2_0 :
         The non-secure user read access is disabled for the second slave.
      0x1 - NUR_S2_1 :
         The non-secure user read access is enabled for the second slave.
 (rw) (01)  [0;32mNSR_S2[0m  - [03:03] -  Non-secure supervisor read access control for the second slave
      0 - NSR_S2_0 :
         The non-secure supervisor read access is disabled for the second slave.
      0x1 - NSR_S2_1 :
         The non-secure supervisor read access is enabled for the second slave.
 (rw) (01)  [0;32mSUW_S2[0m  - [04:04] -  Secure user write access control for the second slave
      0 - SUW_S2_0 :
         The secure user write access is disabled for the second slave.
      0x1 - SUW_S2_1 :
         The secure user write access is enabled for the second slave.
 (rw) (01)  [0;32mSSW_S2[0m  - [05:05] -  Secure supervisor write access control for the second slave
      0 - SSW_S2_0 :
         The secure supervisor write access is disabled for the second slave.
      0x1 - SSW_S2_1 :
         The secure supervisor write access is enabled for the second slave.
 (rw) (01)  [0;32mNUW_S2[0m  - [06:06] -  Non-secure user write access control for the second slave
      0 - NUW_S2_0 :
         The non-secure user write access is disabled for the second slave.
      0x1 - NUW_S2_1 :
         The non-secure user write access is enabled for the second slave.
 (rw) (01)  [0;32mNSW_S2[0m  - [07:07] -  Non-secure supervisor write access control for the second slave
      0 - NSW_S2_0 :
         The non-secure supervisor write access is disabled for the second slave
         .
      0x1 - NSW_S2_1 :
         The non-secure supervisor write access is enabled for the second slave.
 (rw) (01)  [0;32mLOCK_S2[0m  - [08:08] -  The lock bit corresponding to the second slave. It is written by the secure sof
 tware.
      0 - LOCK_S2_0 :
         Not locked. Bits 7-0 can be written by the software.
      0x1 - LOCK_S2_1 :
         Bits 7-0 are locked and cannot be written by the software
 (rw) (01)  [0;32mSUR_S1[0m  - [16:16] -  Secure user read access control for the first slave
      0 - SUR_S1_0 :
         The secure user read access is disabled for the first slave.
      0x1 - SUR_S1_1 :
         The secure user read access is enabled for the first slave.
 (rw) (01)  [0;32mSSR_S1[0m  - [17:17] -  Secure supervisor read access control for the first slave
      0 - SSR_S1_0 :
         The secure supervisor read access is disabled for the first slave.
      0x1 - SSR_S1_1 :
         The secure supervisor read access is enabled for the first slave.
 (rw) (01)  [0;32mNUR_S1[0m  - [18:18] -  Non-secure user read access control for the first slave
      0 - NUR_S1_0 :
         The non-secure user read access is disabled for the first slave.
      0x1 - NUR_S1_1 :
         The non-secure user read access is enabled for the first slave.
 (rw) (01)  [0;32mNSR_S1[0m  - [19:19] -  Non-secure supervisor read access control for the first slave
      0 - NSR_S1_0 :
         The non-secure supervisor read access is disabled for the first slave.
      0x1 - NSR_S1_1 :
         The non-secure supervisor read access is enabled for the first slave.
 (rw) (01)  [0;32mSUW_S1[0m  - [20:20] -  Secure user write access control for the first slave
      0 - SUW_S1_0 :
         The secure user write access is disabled for the first slave.
      0x1 - SUW_S1_1 :
         The secure user write access is enabled for the first slave.
 (rw) (01)  [0;32mSSW_S1[0m  - [21:21] -  Secure supervisor write access control for the first slave
      0 - SSW_S1_0 :
         The secure supervisor write access is disabled for the first slave.
      0x1 - SSW_S1_1 :
         The secure supervisor write access is enabled for the first slave.
 (rw) (01)  [0;32mNUW_S1[0m  - [22:22] -  Non-secure user write access control for the first slave
      0 - NUW_S1_0 :
         The non-secure user write access is disabled for the first slave.
      0x1 - NUW_S1_1 :
         The non-secure user write access is enabled for the first slave.
 (rw) (01)  [0;32mNSW_S1[0m  - [23:23] -  Non-secure supervisor write access control for the first slave
      0 - NSW_S1_0 :
         The non-secure supervisor write access is disabled for the first slave.
      0x1 - NSW_S1_1 :
         The non-secure supervisor write access is enabled for the first slave
 (rw) (01)  [0;32mLOCK_S1[0m  - [24:24] -  The lock bit corresponding to the first slave. It is written by the secure soft
 ware.
      0 - LOCK_S1_0 :
         Not locked. The bits 16-23 can be written by the software.
      0x1 - LOCK_S1_1 :
         The bits 16-23 are locked and can't be written by the software.
</lang>
#### p.csu.csl21
<link=p.CSU.CSL21>
#### csu.csl31
<link=p.CSU.CSL31>
#### CSU.CSL31
<link=p.CSU.CSL31>
#### p.csu.hpcontrol0
<link=p.CSU.HPCONTROL0>
#### p.tsc.flow_control
<link=p.TSC.FLOW_CONTROL>
#### p.TSC.INT_SIG_EN
<lang=dft>
 (rw)  [1;33m0x400e0050[0m (0x400e0000 + 0x0050)
Interrupt Signal Enable
 (rw) (01)  [0;32mMEASURE_SIG_EN[0m  - [00:00] -  Measure Signal Enable
 (rw) (01)  [0;32mDETECT_SIG_EN[0m  - [04:04] -  Detect Signal Enable
      0 - DETECT_SIG_EN_0 :
         Disable detect signal
      0x1 - DETECT_SIG_EN_1 :
         Enable detect signal
 (rw) (01)  [0;32mVALID_SIG_EN[0m  - [08:08] -  Valid Signal Enable
      0 - VALID_SIG_EN_0 :
         Disable valid signal
      0x1 - VALID_SIG_EN_1 :
         Enable valid signal
 (rw) (01)  [0;32mIDLE_SW_SIG_EN[0m  - [12:12] -  Idle Software Signal Enable
      0 - IDLE_SW_SIG_EN_0 :
         Disable idle software signal
      0x1 - IDLE_SW_SIG_EN_1 :
         Enable idle software signal
</lang>
#### p.TSC.INT_STATUS
<lang=dft>
 (rw)  [1;33m0x400e0060[0m (0x400e0000 + 0x0060)
Intterrupt Status
 (rw) (01)  [0;32mMEASURE[0m  - [00:00] -  Measure Signal
      0 - MEASURE_0 :
         Does not exist a measure signal
      0x1 - MEASURE_1 :
         Exist a measure signal
 (rw) (01)  [0;32mDETECT[0m  - [04:04] -  Detect Signal
      0 - DETECT_0 :
         Does not exist a detect signal
      0x1 - DETECT_1 :
         Exist detect signal
 (rw) (01)  [0;32mVALID[0m  - [08:08] -  Valid Signal
      0 - VALID_0 :
         There is no touch detected after measurement, indicates that the measur
         ed value is not valid
      0x1 - VALID_1 :
         There is touch detection after measurement, indicates that the measure 
         is valid
 (rw) (01)  [0;32mIDLE_SW[0m  - [12:12] -  Idle Software
      0 - IDLE_SW_0 :
         Haven't return to idle status
      0x1 - IDLE_SW_1 :
         Already return to idle status
</lang>
#### tsc.int_status
<link=p.TSC.INT_STATUS>
#### dma0.es
<link=p.DMA0.ES>
#### p.DMA0.ERQ
<lang=dft>
 (rw)  [1;33m0x400e800c[0m (0x400e8000 + 0x000c)
Enable Request Register
 (rw) (01)  [0;32mERQ0[0m  - [00:00] -  Enable DMA Request 0
      0 - ERQ0_0 :
         The DMA request signal for the corresponding channel is disabled
      0x1 - ERQ0_1 :
         The DMA request signal for the corresponding channel is enabled
 (rw) (01)  [0;32mERQ1[0m  - [01:01] -  Enable DMA Request 1
      0 - ERQ1_0 :
         The DMA request signal for the corresponding channel is disabled
      0x1 - ERQ1_1 :
         The DMA request signal for the corresponding channel is enabled
 (rw) (01)  [0;32mERQ2[0m  - [02:02] -  Enable DMA Request 2
      0 - ERQ2_0 :
         The DMA request signal for the corresponding channel is disabled
      0x1 - ERQ2_1 :
         The DMA request signal for the corresponding channel is enabled
 (rw) (01)  [0;32mERQ3[0m  - [03:03] -  Enable DMA Request 3
      0 - ERQ3_0 :
         The DMA request signal for the corresponding channel is disabled
      0x1 - ERQ3_1 :
         The DMA request signal for the corresponding channel is enabled
 (rw) (01)  [0;32mERQ4[0m  - [04:04] -  Enable DMA Request 4
      0 - ERQ4_0 :
         The DMA request signal for the corresponding channel is disabled
      0x1 - ERQ4_1 :
         The DMA request signal for the corresponding channel is enabled
 (rw) (01)  [0;32mERQ5[0m  - [05:05] -  Enable DMA Request 5
      0 - ERQ5_0 :
         The DMA request signal for the corresponding channel is disabled
      0x1 - ERQ5_1 :
         The DMA request signal for the corresponding channel is enabled
 (rw) (01)  [0;32mERQ6[0m  - [06:06] -  Enable DMA Request 6
      0 - ERQ6_0 :
         The DMA request signal for the corresponding channel is disabled
      0x1 - ERQ6_1 :
         The DMA request signal for the corresponding channel is enabled
 (rw) (01)  [0;32mERQ7[0m  - [07:07] -  Enable DMA Request 7
      0 - ERQ7_0 :
         The DMA request signal for the corresponding channel is disabled
      0x1 - ERQ7_1 :
         The DMA request signal for the corresponding channel is enabled
 (rw) (01)  [0;32mERQ8[0m  - [08:08] -  Enable DMA Request 8
      0 - ERQ8_0 :
         The DMA request signal for the corresponding channel is disabled
      0x1 - ERQ8_1 :
         The DMA request signal for the corresponding channel is enabled
 (rw) (01)  [0;32mERQ9[0m  - [09:09] -  Enable DMA Request 9
      0 - ERQ9_0 :
         The DMA request signal for the corresponding channel is disabled
      0x1 - ERQ9_1 :
         The DMA request signal for the corresponding channel is enabled
 (rw) (01)  [0;32mERQ10[0m  - [10:10] -  Enable DMA Request 10
      0 - ERQ10_0 :
         The DMA request signal for the corresponding channel is disabled
      0x1 - ERQ10_1 :
         The DMA request signal for the corresponding channel is enabled
 (rw) (01)  [0;32mERQ11[0m  - [11:11] -  Enable DMA Request 11
      0 - ERQ11_0 :
         The DMA request signal for the corresponding channel is disabled
      0x1 - ERQ11_1 :
         The DMA request signal for the corresponding channel is enabled
 (rw) (01)  [0;32mERQ12[0m  - [12:12] -  Enable DMA Request 12
      0 - ERQ12_0 :
         The DMA request signal for the corresponding channel is disabled
      0x1 - ERQ12_1 :
         The DMA request signal for the corresponding channel is enabled
 (rw) (01)  [0;32mERQ13[0m  - [13:13] -  Enable DMA Request 13
      0 - ERQ13_0 :
         The DMA request signal for the corresponding channel is disabled
      0x1 - ERQ13_1 :
         The DMA request signal for the corresponding channel is enabled
 (rw) (01)  [0;32mERQ14[0m  - [14:14] -  Enable DMA Request 14
      0 - ERQ14_0 :
         The DMA request signal for the corresponding channel is disabled
      0x1 - ERQ14_1 :
         The DMA request signal for the corresponding channel is enabled
 (rw) (01)  [0;32mERQ15[0m  - [15:15] -  Enable DMA Request 15
      0 - ERQ15_0 :
         The DMA request signal for the corresponding channel is disabled
      0x1 - ERQ15_1 :
         The DMA request signal for the corresponding channel is enabled
 (rw) (01)  [0;32mERQ16[0m  - [16:16] -  Enable DMA Request 16
      0 - ERQ16_0 :
         The DMA request signal for the corresponding channel is disabled
      0x1 - ERQ16_1 :
         The DMA request signal for the corresponding channel is enabled
 (rw) (01)  [0;32mERQ17[0m  - [17:17] -  Enable DMA Request 17
      0 - ERQ17_0 :
         The DMA request signal for the corresponding channel is disabled
      0x1 - ERQ17_1 :
         The DMA request signal for the corresponding channel is enabled
 (rw) (01)  [0;32mERQ18[0m  - [18:18] -  Enable DMA Request 18
      0 - ERQ18_0 :
         The DMA request signal for the corresponding channel is disabled
      0x1 - ERQ18_1 :
         The DMA request signal for the corresponding channel is enabled
 (rw) (01)  [0;32mERQ19[0m  - [19:19] -  Enable DMA Request 19
      0 - ERQ19_0 :
         The DMA request signal for the corresponding channel is disabled
      0x1 - ERQ19_1 :
         The DMA request signal for the corresponding channel is enabled
 (rw) (01)  [0;32mERQ20[0m  - [20:20] -  Enable DMA Request 20
      0 - ERQ20_0 :
         The DMA request signal for the corresponding channel is disabled
      0x1 - ERQ20_1 :
         The DMA request signal for the corresponding channel is enabled
 (rw) (01)  [0;32mERQ21[0m  - [21:21] -  Enable DMA Request 21
      0 - ERQ21_0 :
         The DMA request signal for the corresponding channel is disabled
      0x1 - ERQ21_1 :
         The DMA request signal for the corresponding channel is enabled
 (rw) (01)  [0;32mERQ22[0m  - [22:22] -  Enable DMA Request 22
      0 - ERQ22_0 :
         The DMA request signal for the corresponding channel is disabled
      0x1 - ERQ22_1 :
         The DMA request signal for the corresponding channel is enabled
 (rw) (01)  [0;32mERQ23[0m  - [23:23] -  Enable DMA Request 23
      0 - ERQ23_0 :
         The DMA request signal for the corresponding channel is disabled
      0x1 - ERQ23_1 :
         The DMA request signal for the corresponding channel is enabled
 (rw) (01)  [0;32mERQ24[0m  - [24:24] -  Enable DMA Request 24
      0 - ERQ24_0 :
         The DMA request signal for the corresponding channel is disabled
      0x1 - ERQ24_1 :
         The DMA request signal for the corresponding channel is enabled
 (rw) (01)  [0;32mERQ25[0m  - [25:25] -  Enable DMA Request 25
      0 - ERQ25_0 :
         The DMA request signal for the corresponding channel is disabled
      0x1 - ERQ25_1 :
         The DMA request signal for the corresponding channel is enabled
 (rw) (01)  [0;32mERQ26[0m  - [26:26] -  Enable DMA Request 26
      0 - ERQ26_0 :
         The DMA request signal for the corresponding channel is disabled
      0x1 - ERQ26_1 :
         The DMA request signal for the corresponding channel is enabled
 (rw) (01)  [0;32mERQ27[0m  - [27:27] -  Enable DMA Request 27
      0 - ERQ27_0 :
         The DMA request signal for the corresponding channel is disabled
      0x1 - ERQ27_1 :
         The DMA request signal for the corresponding channel is enabled
 (rw) (01)  [0;32mERQ28[0m  - [28:28] -  Enable DMA Request 28
      0 - ERQ28_0 :
         The DMA request signal for the corresponding channel is disabled
      0x1 - ERQ28_1 :
         The DMA request signal for the corresponding channel is enabled
 (rw) (01)  [0;32mERQ29[0m  - [29:29] -  Enable DMA Request 29
      0 - ERQ29_0 :
         The DMA request signal for the corresponding channel is disabled
      0x1 - ERQ29_1 :
         The DMA request signal for the corresponding channel is enabled
 (rw) (01)  [0;32mERQ30[0m  - [30:30] -  Enable DMA Request 30
      0 - ERQ30_0 :
         The DMA request signal for the corresponding channel is disabled
      0x1 - ERQ30_1 :
         The DMA request signal for the corresponding channel is enabled
 (rw) (01)  [0;32mERQ31[0m  - [31:31] -  Enable DMA Request 31
      0 - ERQ31_0 :
         The DMA request signal for the corresponding channel is disabled
      0x1 - ERQ31_1 :
         The DMA request signal for the corresponding channel is enabled
</lang>
#### dma0.erq
<link=p.DMA0.ERQ>
#### p.DMA0.CEEI
<lang=dft>
 (rw)  [1;33m0x400e8018[0m (0x400e8000 + 0x0018)
Clear Enable Error Interrupt Register
 (rw) (05)  [0;32mCEEI[0m  - [04:00] -  Clear Enable Error Interrupt
 (rw) (01)  [0;32mCAEE[0m  - [06:06] -  Clear All Enable Error Interrupts
      0 - CAEE_0 :
         Clear only the EEI bit specified in the CEEI field
      0x1 - CAEE_1 :
         Clear all bits in EEI
 (rw) (01)  [0;32mNOP[0m  - [07:07] -  No Op enable
      0 - NOP_0 :
         Normal operation
      0x1 - NOP_1 :
         No operation, ignore the other bits in this register
</lang>
#### p.dma0.cint
<link=p.DMA0.CINT>
#### dma0.hrs
<link=p.DMA0.HRS>
#### dma0.dchpri0
<link=p.DMA0.DCHPRI0>
#### p.DMA0.DCHPRI4
<lang=dft>
 (rw)  [1;33m0x400e8107[0m (0x400e8000 + 0x0107)
Channel n Priority Register
 (rw) (04)  [0;32mCHPRI[0m  - [03:00] -  Channel n Arbitration Priority
 (ro) (02)  [0;32mGRPPRI[0m  - [05:04] -  Channel n Current Group Priority
 (rw) (01)  [0;32mDPA[0m  - [06:06] -  Disable Preempt Ability. This field resets to 0.
      0 - DPA_0 :
         Channel n can suspend a lower priority channel.
      0x1 - DPA_1 :
         Channel n cannot suspend any channel, regardless of channel priority.
 (rw) (01)  [0;32mECP[0m  - [07:07] -  Enable Channel Preemption. This field resets to 0.
      0 - ECP_0 :
         Channel n cannot be suspended by a higher priority channel's service re
         quest.
      0x1 - ECP_1 :
         Channel n can be temporarily suspended by the service request of a high
         er priority channel.
</lang>
#### p.dma0.dchpri19
<link=p.DMA0.DCHPRI19>
#### DMA0.DCHPRI19
<link=p.DMA0.DCHPRI19>
#### p.dma0.dchpri20
<link=p.DMA0.DCHPRI20>
#### dma0.dchpri24
<link=p.DMA0.DCHPRI24>
#### dma0.tcd0_soff
<link=p.DMA0.TCD0_SOFF>
#### p.dma0.tcd0_nbytes_mloffno
<link=p.DMA0.TCD0_NBYTES_MLOFFNO>
#### dma0.tcd0_nbytes_mloffno
<link=p.DMA0.TCD0_NBYTES_MLOFFNO>
#### DMA0.TCD0_NBYTES_MLOFFYES
<link=p.DMA0.TCD0_NBYTES_MLOFFYES>
#### p.DMA0.TCD0_SLAST
<lang=dft>
 (rw)  [1;33m0x400e900c[0m (0x400e8000 + 0x100c)
TCD Last Source Address Adjustment
 (rw) (32)  [0;32mSLAST[0m  - [31:00] -  Last Source Address Adjustment
</lang>
#### p.dma0.tcd0_biter_elinkno
<link=p.DMA0.TCD0_BITER_ELINKNO>
#### dma0.tcd1_saddr
<link=p.DMA0.TCD1_SADDR>
#### p.dma0.tcd1_soff
<link=p.DMA0.TCD1_SOFF>
#### p.DMA0.TCD1_NBYTES_MLNO
<lang=dft>
 (rw)  [1;33m0x400e9028[0m (0x400e8000 + 0x1028)
TCD Minor Byte Count (Minor Loop Mapping Disabled)
 (rw) (32)  [0;32mNBYTES[0m  - [31:00] -  Minor Byte Transfer Count
</lang>
#### p.DMA0.TCD1_SLAST
<lang=dft>
 (rw)  [1;33m0x400e902c[0m (0x400e8000 + 0x102c)
TCD Last Source Address Adjustment
 (rw) (32)  [0;32mSLAST[0m  - [31:00] -  Last Source Address Adjustment
</lang>
#### dma0.tcd1_doff
<link=p.DMA0.TCD1_DOFF>
#### DMA0.TCD1_CSR
<link=p.DMA0.TCD1_CSR>
#### DMA0.TCD1_BITER_ELINKNO
<link=p.DMA0.TCD1_BITER_ELINKNO>
#### p.dma0.tcd2_saddr
<link=p.DMA0.TCD2_SADDR>
#### p.dma0.tcd2_nbytes_mlno
<link=p.DMA0.TCD2_NBYTES_MLNO>
#### p.DMA0.TCD2_NBYTES_MLOFFNO
<lang=dft>
 (rw)  [1;33m0x400e9048[0m (0x400e8000 + 0x1048)
TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)
 (rw) (30)  [0;32mNBYTES[0m  - [29:00] -  Minor Byte Transfer Count
 (rw) (01)  [0;32mDMLOE[0m  - [30:30] -  Destination Minor Loop Offset enable
      0 - DMLOE_0 :
         The minor loop offset is not applied to the DADDR
      0x1 - DMLOE_1 :
         The minor loop offset is applied to the DADDR
 (rw) (01)  [0;32mSMLOE[0m  - [31:31] -  Source Minor Loop Offset Enable
      0 - SMLOE_0 :
         The minor loop offset is not applied to the SADDR
      0x1 - SMLOE_1 :
         The minor loop offset is applied to the SADDR
</lang>
#### DMA0.TCD2_DOFF
<link=p.DMA0.TCD2_DOFF>
#### p.dma0.tcd2_citer_elinkno
<link=p.DMA0.TCD2_CITER_ELINKNO>
#### dma0.tcd2_citer_elinkyes
<link=p.DMA0.TCD2_CITER_ELINKYES>
#### p.dma0.tcd2_biter_elinkyes
<link=p.DMA0.TCD2_BITER_ELINKYES>
#### DMA0.TCD3_ATTR
<link=p.DMA0.TCD3_ATTR>
#### p.dma0.tcd3_nbytes_mloffno
<link=p.DMA0.TCD3_NBYTES_MLOFFNO>
#### DMA0.TCD3_NBYTES_MLOFFNO
<link=p.DMA0.TCD3_NBYTES_MLOFFNO>
#### DMA0.TCD3_DOFF
<link=p.DMA0.TCD3_DOFF>
#### DMA0.TCD3_BITER_ELINKYES
<link=p.DMA0.TCD3_BITER_ELINKYES>
#### p.DMA0.TCD4_NBYTES_MLNO
<lang=dft>
 (rw)  [1;33m0x400e9088[0m (0x400e8000 + 0x1088)
TCD Minor Byte Count (Minor Loop Mapping Disabled)
 (rw) (32)  [0;32mNBYTES[0m  - [31:00] -  Minor Byte Transfer Count
</lang>
#### p.DMA0.TCD4_DOFF
<lang=dft>
 (rw)  [1;33m0x400e9094[0m (0x400e8000 + 0x1094)
TCD Signed Destination Address Offset
 (rw) (16)  [0;32mDOFF[0m  - [15:00] -  Destination Address Signed Offset
</lang>
#### DMA0.TCD4_CITER_ELINKNO
<link=p.DMA0.TCD4_CITER_ELINKNO>
#### p.DMA0.TCD5_DOFF
<lang=dft>
 (rw)  [1;33m0x400e90b4[0m (0x400e8000 + 0x10b4)
TCD Signed Destination Address Offset
 (rw) (16)  [0;32mDOFF[0m  - [15:00] -  Destination Address Signed Offset
</lang>
#### p.DMA0.TCD6_SOFF
<lang=dft>
 (rw)  [1;33m0x400e90c4[0m (0x400e8000 + 0x10c4)
TCD Signed Source Address Offset
 (rw) (16)  [0;32mSOFF[0m  - [15:00] -  Source address signed offset
</lang>
#### p.DMA0.TCD7_ATTR
<lang=dft>
 (rw)  [1;33m0x400e90e6[0m (0x400e8000 + 0x10e6)
TCD Transfer Attributes
 (rw) (03)  [0;32mDSIZE[0m  - [02:00] -  Destination data transfer size
 (rw) (05)  [0;32mDMOD[0m  - [07:03] -  Destination Address Modulo
 (rw) (03)  [0;32mSSIZE[0m  - [10:08] -  Source data transfer size
      0 - SSIZE_0 :
         8-bit
      0x1 - SSIZE_1 :
         16-bit
      0x2 - SSIZE_2 :
         32-bit
      0x3 - SSIZE_3 :
         64-bit
      0x5 - SSIZE_5 :
         32-byte burst (4 beats of 64 bits)
 (rw) (05)  [0;32mSMOD[0m  - [15:11] -  Source Address Modulo
      0 - SMOD_0 :
         Source address modulo feature is disabled
      0x1 - SMOD_1 :
         This value defines a specific address range specified to be the value a
         fter SADDR + SOFF calculation is performed on the original register val
         ue. Setting this field provides the ability to implement a circular dat
         a queue easily. For data queues requiring power-of-2 size bytes, the qu
         eue should start at a 0-modulo-size address and the SMOD field should b
         e set to the appropriate value for the queue, freezing the desired numb
         er of upper address bits. The value programmed into this field specifie
         s the number of lower address bits allowed to change. For a circular qu
         eue application, the SOFF is typically set to the transfer size to impl
         ement post-increment addressing with the SMOD function constraining the
          addresses to a 0-modulo-size range.
      0x2 - SMOD_2 :
         This value defines a specific address range specified to be the value a
         fter SADDR + SOFF calculation is performed on the original register val
         ue. Setting this field provides the ability to implement a circular dat
         a queue easily. For data queues requiring power-of-2 size bytes, the qu
         eue should start at a 0-modulo-size address and the SMOD field should b
         e set to the appropriate value for the queue, freezing the desired numb
         er of upper address bits. The value programmed into this field specifie
         s the number of lower address bits allowed to change. For a circular qu
         eue application, the SOFF is typically set to the transfer size to impl
         ement post-increment addressing with the SMOD function constraining the
          addresses to a 0-modulo-size range.
      0x3 - SMOD_3 :
         This value defines a specific address range specified to be the value a
         fter SADDR + SOFF calculation is performed on the original register val
         ue. Setting this field provides the ability to implement a circular dat
         a queue easily. For data queues requiring power-of-2 size bytes, the qu
         eue should start at a 0-modulo-size address and the SMOD field should b
         e set to the appropriate value for the queue, freezing the desired numb
         er of upper address bits. The value programmed into this field specifie
         s the number of lower address bits allowed to change. For a circular qu
         eue application, the SOFF is typically set to the transfer size to impl
         ement post-increment addressing with the SMOD function constraining the
          addresses to a 0-modulo-size range.
      0x4 - SMOD_4 :
         This value defines a specific address range specified to be the value a
         fter SADDR + SOFF calculation is performed on the original register val
         ue. Setting this field provides the ability to implement a circular dat
         a queue easily. For data queues requiring power-of-2 size bytes, the qu
         eue should start at a 0-modulo-size address and the SMOD field should b
         e set to the appropriate value for the queue, freezing the desired numb
         er of upper address bits. The value programmed into this field specifie
         s the number of lower address bits allowed to change. For a circular qu
         eue application, the SOFF is typically set to the transfer size to impl
         ement post-increment addressing with the SMOD function constraining the
          addresses to a 0-modulo-size range.
      0x5 - SMOD_5 :
         This value defines a specific address range specified to be the value a
         fter SADDR + SOFF calculation is performed on the original register val
         ue. Setting this field provides the ability to implement a circular dat
         a queue easily. For data queues requiring power-of-2 size bytes, the qu
         eue should start at a 0-modulo-size address and the SMOD field should b
         e set to the appropriate value for the queue, freezing the desired numb
         er of upper address bits. The value programmed into this field specifie
         s the number of lower address bits allowed to change. For a circular qu
         eue application, the SOFF is typically set to the transfer size to impl
         ement post-increment addressing with the SMOD function constraining the
          addresses to a 0-modulo-size range.
      0x6 - SMOD_6 :
         This value defines a specific address range specified to be the value a
         fter SADDR + SOFF calculation is performed on the original register val
         ue. Setting this field provides the ability to implement a circular dat
         a queue easily. For data queues requiring power-of-2 size bytes, the qu
         eue should start at a 0-modulo-size address and the SMOD field should b
         e set to the appropriate value for the queue, freezing the desired numb
         er of upper address bits. The value programmed into this field specifie
         s the number of lower address bits allowed to change. For a circular qu
         eue application, the SOFF is typically set to the transfer size to impl
         ement post-increment addressing with the SMOD function constraining the
          addresses to a 0-modulo-size range.
      0x7 - SMOD_7 :
         This value defines a specific address range specified to be the value a
         fter SADDR + SOFF calculation is performed on the original register val
         ue. Setting this field provides the ability to implement a circular dat
         a queue easily. For data queues requiring power-of-2 size bytes, the qu
         eue should start at a 0-modulo-size address and the SMOD field should b
         e set to the appropriate value for the queue, freezing the desired numb
         er of upper address bits. The value programmed into this field specifie
         s the number of lower address bits allowed to change. For a circular qu
         eue application, the SOFF is typically set to the transfer size to impl
         ement post-increment addressing with the SMOD function constraining the
          addresses to a 0-modulo-size range.
      0x8 - SMOD_8 :
         This value defines a specific address range specified to be the value a
         fter SADDR + SOFF calculation is performed on the original register val
         ue. Setting this field provides the ability to implement a circular dat
         a queue easily. For data queues requiring power-of-2 size bytes, the qu
         eue should start at a 0-modulo-size address and the SMOD field should b
         e set to the appropriate value for the queue, freezing the desired numb
         er of upper address bits. The value programmed into this field specifie
         s the number of lower address bits allowed to change. For a circular qu
         eue application, the SOFF is typically set to the transfer size to impl
         ement post-increment addressing with the SMOD function constraining the
          addresses to a 0-modulo-size range.
      0x9 - SMOD_9 :
         This value defines a specific address range specified to be the value a
         fter SADDR + SOFF calculation is performed on the original register val
         ue. Setting this field provides the ability to implement a circular dat
         a queue easily. For data queues requiring power-of-2 size bytes, the qu
         eue should start at a 0-modulo-size address and the SMOD field should b
         e set to the appropriate value for the queue, freezing the desired numb
         er of upper address bits. The value programmed into this field specifie
         s the number of lower address bits allowed to change. For a circular qu
         eue application, the SOFF is typically set to the transfer size to impl
         ement post-increment addressing with the SMOD function constraining the
          addresses to a 0-modulo-size range.
</lang>
#### p.dma0.tcd7_nbytes_mloffyes
<link=p.DMA0.TCD7_NBYTES_MLOFFYES>
#### DMA0.TCD7_CITER_ELINKNO
<link=p.DMA0.TCD7_CITER_ELINKNO>
#### p.DMA0.TCD7_CITER_ELINKYES
<lang=dft>
 (rw)  [1;33m0x400e90f6[0m (0x400e8000 + 0x10f6)
TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)
 (rw) (09)  [0;32mCITER[0m  - [08:00] -  Current Major Iteration Count
 (rw) (05)  [0;32mLINKCH[0m  - [13:09] -  Minor Loop Link Channel Number
 (rw) (01)  [0;32mELINK[0m  - [15:15] -  Enable channel-to-channel linking on minor-loop complete
      0 - ELINK_0 :
         The channel-to-channel linking is disabled
      0x1 - ELINK_1 :
         The channel-to-channel linking is enabled
</lang>
#### p.dma0.tcd7_biter_elinkno
<link=p.DMA0.TCD7_BITER_ELINKNO>
#### p.dma0.tcd7_biter_elinkyes
<link=p.DMA0.TCD7_BITER_ELINKYES>
#### DMA0.TCD8_ATTR
<link=p.DMA0.TCD8_ATTR>
#### p.DMA0.TCD8_NBYTES_MLOFFNO
<lang=dft>
 (rw)  [1;33m0x400e9108[0m (0x400e8000 + 0x1108)
TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)
 (rw) (30)  [0;32mNBYTES[0m  - [29:00] -  Minor Byte Transfer Count
 (rw) (01)  [0;32mDMLOE[0m  - [30:30] -  Destination Minor Loop Offset enable
      0 - DMLOE_0 :
         The minor loop offset is not applied to the DADDR
      0x1 - DMLOE_1 :
         The minor loop offset is applied to the DADDR
 (rw) (01)  [0;32mSMLOE[0m  - [31:31] -  Source Minor Loop Offset Enable
      0 - SMLOE_0 :
         The minor loop offset is not applied to the SADDR
      0x1 - SMLOE_1 :
         The minor loop offset is applied to the SADDR
</lang>
#### DMA0.TCD8_CITER_ELINKNO
<link=p.DMA0.TCD8_CITER_ELINKNO>
#### p.dma0.tcd9_nbytes_mloffyes
<link=p.DMA0.TCD9_NBYTES_MLOFFYES>
#### p.dma0.tcd10_soff
<link=p.DMA0.TCD10_SOFF>
#### DMA0.TCD10_ATTR
<link=p.DMA0.TCD10_ATTR>
#### p.DMA0.TCD10_DADDR
<lang=dft>
 (rw)  [1;33m0x400e9150[0m (0x400e8000 + 0x1150)
TCD Destination Address
 (rw) (32)  [0;32mDADDR[0m  - [31:00] -  Destination Address
</lang>
#### DMA0.TCD11_NBYTES_MLNO
<link=p.DMA0.TCD11_NBYTES_MLNO>
#### dma0.tcd11_citer_elinkno
<link=p.DMA0.TCD11_CITER_ELINKNO>
#### p.DMA0.TCD11_BITER_ELINKYES
<lang=dft>
 (rw)  [1;33m0x400e917e[0m (0x400e8000 + 0x117e)
TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)
 (rw) (09)  [0;32mBITER[0m  - [08:00] -  Starting major iteration count
 (rw) (05)  [0;32mLINKCH[0m  - [13:09] -  Link Channel Number
 (rw) (01)  [0;32mELINK[0m  - [15:15] -  Enables channel-to-channel linking on minor loop complete
      0 - ELINK_0 :
         The channel-to-channel linking is disabled
      0x1 - ELINK_1 :
         The channel-to-channel linking is enabled
</lang>
#### DMA0.TCD11_BITER_ELINKYES
<link=p.DMA0.TCD11_BITER_ELINKYES>
#### DMA0.TCD12_NBYTES_MLOFFNO
<link=p.DMA0.TCD12_NBYTES_MLOFFNO>
#### p.DMA0.TCD12_SLAST
<lang=dft>
 (rw)  [1;33m0x400e918c[0m (0x400e8000 + 0x118c)
TCD Last Source Address Adjustment
 (rw) (32)  [0;32mSLAST[0m  - [31:00] -  Last Source Address Adjustment
</lang>
#### p.dma0.tcd12_citer_elinkyes
<link=p.DMA0.TCD12_CITER_ELINKYES>
#### p.dma0.tcd12_biter_elinkno
<link=p.DMA0.TCD12_BITER_ELINKNO>
#### DMA0.TCD12_BITER_ELINKNO
<link=p.DMA0.TCD12_BITER_ELINKNO>
#### p.dma0.tcd13_nbytes_mloffno
<link=p.DMA0.TCD13_NBYTES_MLOFFNO>
#### p.dma0.tcd13_slast
<link=p.DMA0.TCD13_SLAST>
#### p.dma0.tcd13_doff
<link=p.DMA0.TCD13_DOFF>
#### dma0.tcd14_attr
<link=p.DMA0.TCD14_ATTR>
#### DMA0.TCD14_NBYTES_MLNO
<link=p.DMA0.TCD14_NBYTES_MLNO>
#### DMA0.TCD14_NBYTES_MLOFFYES
<link=p.DMA0.TCD14_NBYTES_MLOFFYES>
#### dma0.tcd14_daddr
<link=p.DMA0.TCD14_DADDR>
#### dma0.tcd14_citer_elinkyes
<link=p.DMA0.TCD14_CITER_ELINKYES>
#### p.dma0.tcd14_biter_elinkyes
<link=p.DMA0.TCD14_BITER_ELINKYES>
#### DMA0.TCD15_SADDR
<link=p.DMA0.TCD15_SADDR>
#### DMA0.TCD15_ATTR
<link=p.DMA0.TCD15_ATTR>
#### p.dma0.tcd16_saddr
<link=p.DMA0.TCD16_SADDR>
#### p.DMA0.TCD16_SOFF
<lang=dft>
 (rw)  [1;33m0x400e9204[0m (0x400e8000 + 0x1204)
TCD Signed Source Address Offset
 (rw) (16)  [0;32mSOFF[0m  - [15:00] -  Source address signed offset
</lang>
#### p.DMA0.TCD16_ATTR
<lang=dft>
 (rw)  [1;33m0x400e9206[0m (0x400e8000 + 0x1206)
TCD Transfer Attributes
 (rw) (03)  [0;32mDSIZE[0m  - [02:00] -  Destination data transfer size
 (rw) (05)  [0;32mDMOD[0m  - [07:03] -  Destination Address Modulo
 (rw) (03)  [0;32mSSIZE[0m  - [10:08] -  Source data transfer size
      0 - SSIZE_0 :
         8-bit
      0x1 - SSIZE_1 :
         16-bit
      0x2 - SSIZE_2 :
         32-bit
      0x3 - SSIZE_3 :
         64-bit
      0x5 - SSIZE_5 :
         32-byte burst (4 beats of 64 bits)
 (rw) (05)  [0;32mSMOD[0m  - [15:11] -  Source Address Modulo
      0 - SMOD_0 :
         Source address modulo feature is disabled
      0x1 - SMOD_1 :
         This value defines a specific address range specified to be the value a
         fter SADDR + SOFF calculation is performed on the original register val
         ue. Setting this field provides the ability to implement a circular dat
         a queue easily. For data queues requiring power-of-2 size bytes, the qu
         eue should start at a 0-modulo-size address and the SMOD field should b
         e set to the appropriate value for the queue, freezing the desired numb
         er of upper address bits. The value programmed into this field specifie
         s the number of lower address bits allowed to change. For a circular qu
         eue application, the SOFF is typically set to the transfer size to impl
         ement post-increment addressing with the SMOD function constraining the
          addresses to a 0-modulo-size range.
      0x2 - SMOD_2 :
         This value defines a specific address range specified to be the value a
         fter SADDR + SOFF calculation is performed on the original register val
         ue. Setting this field provides the ability to implement a circular dat
         a queue easily. For data queues requiring power-of-2 size bytes, the qu
         eue should start at a 0-modulo-size address and the SMOD field should b
         e set to the appropriate value for the queue, freezing the desired numb
         er of upper address bits. The value programmed into this field specifie
         s the number of lower address bits allowed to change. For a circular qu
         eue application, the SOFF is typically set to the transfer size to impl
         ement post-increment addressing with the SMOD function constraining the
          addresses to a 0-modulo-size range.
      0x3 - SMOD_3 :
         This value defines a specific address range specified to be the value a
         fter SADDR + SOFF calculation is performed on the original register val
         ue. Setting this field provides the ability to implement a circular dat
         a queue easily. For data queues requiring power-of-2 size bytes, the qu
         eue should start at a 0-modulo-size address and the SMOD field should b
         e set to the appropriate value for the queue, freezing the desired numb
         er of upper address bits. The value programmed into this field specifie
         s the number of lower address bits allowed to change. For a circular qu
         eue application, the SOFF is typically set to the transfer size to impl
         ement post-increment addressing with the SMOD function constraining the
          addresses to a 0-modulo-size range.
      0x4 - SMOD_4 :
         This value defines a specific address range specified to be the value a
         fter SADDR + SOFF calculation is performed on the original register val
         ue. Setting this field provides the ability to implement a circular dat
         a queue easily. For data queues requiring power-of-2 size bytes, the qu
         eue should start at a 0-modulo-size address and the SMOD field should b
         e set to the appropriate value for the queue, freezing the desired numb
         er of upper address bits. The value programmed into this field specifie
         s the number of lower address bits allowed to change. For a circular qu
         eue application, the SOFF is typically set to the transfer size to impl
         ement post-increment addressing with the SMOD function constraining the
          addresses to a 0-modulo-size range.
      0x5 - SMOD_5 :
         This value defines a specific address range specified to be the value a
         fter SADDR + SOFF calculation is performed on the original register val
         ue. Setting this field provides the ability to implement a circular dat
         a queue easily. For data queues requiring power-of-2 size bytes, the qu
         eue should start at a 0-modulo-size address and the SMOD field should b
         e set to the appropriate value for the queue, freezing the desired numb
         er of upper address bits. The value programmed into this field specifie
         s the number of lower address bits allowed to change. For a circular qu
         eue application, the SOFF is typically set to the transfer size to impl
         ement post-increment addressing with the SMOD function constraining the
          addresses to a 0-modulo-size range.
      0x6 - SMOD_6 :
         This value defines a specific address range specified to be the value a
         fter SADDR + SOFF calculation is performed on the original register val
         ue. Setting this field provides the ability to implement a circular dat
         a queue easily. For data queues requiring power-of-2 size bytes, the qu
         eue should start at a 0-modulo-size address and the SMOD field should b
         e set to the appropriate value for the queue, freezing the desired numb
         er of upper address bits. The value programmed into this field specifie
         s the number of lower address bits allowed to change. For a circular qu
         eue application, the SOFF is typically set to the transfer size to impl
         ement post-increment addressing with the SMOD function constraining the
          addresses to a 0-modulo-size range.
      0x7 - SMOD_7 :
         This value defines a specific address range specified to be the value a
         fter SADDR + SOFF calculation is performed on the original register val
         ue. Setting this field provides the ability to implement a circular dat
         a queue easily. For data queues requiring power-of-2 size bytes, the qu
         eue should start at a 0-modulo-size address and the SMOD field should b
         e set to the appropriate value for the queue, freezing the desired numb
         er of upper address bits. The value programmed into this field specifie
         s the number of lower address bits allowed to change. For a circular qu
         eue application, the SOFF is typically set to the transfer size to impl
         ement post-increment addressing with the SMOD function constraining the
          addresses to a 0-modulo-size range.
      0x8 - SMOD_8 :
         This value defines a specific address range specified to be the value a
         fter SADDR + SOFF calculation is performed on the original register val
         ue. Setting this field provides the ability to implement a circular dat
         a queue easily. For data queues requiring power-of-2 size bytes, the qu
         eue should start at a 0-modulo-size address and the SMOD field should b
         e set to the appropriate value for the queue, freezing the desired numb
         er of upper address bits. The value programmed into this field specifie
         s the number of lower address bits allowed to change. For a circular qu
         eue application, the SOFF is typically set to the transfer size to impl
         ement post-increment addressing with the SMOD function constraining the
          addresses to a 0-modulo-size range.
      0x9 - SMOD_9 :
         This value defines a specific address range specified to be the value a
         fter SADDR + SOFF calculation is performed on the original register val
         ue. Setting this field provides the ability to implement a circular dat
         a queue easily. For data queues requiring power-of-2 size bytes, the qu
         eue should start at a 0-modulo-size address and the SMOD field should b
         e set to the appropriate value for the queue, freezing the desired numb
         er of upper address bits. The value programmed into this field specifie
         s the number of lower address bits allowed to change. For a circular qu
         eue application, the SOFF is typically set to the transfer size to impl
         ement post-increment addressing with the SMOD function constraining the
          addresses to a 0-modulo-size range.
</lang>
#### p.DMA0.TCD16_NBYTES_MLNO
<lang=dft>
 (rw)  [1;33m0x400e9208[0m (0x400e8000 + 0x1208)
TCD Minor Byte Count (Minor Loop Mapping Disabled)
 (rw) (32)  [0;32mNBYTES[0m  - [31:00] -  Minor Byte Transfer Count
</lang>
#### dma0.tcd16_nbytes_mloffno
<link=p.DMA0.TCD16_NBYTES_MLOFFNO>
#### DMA0.TCD16_DLASTSGA
<link=p.DMA0.TCD16_DLASTSGA>
#### DMA0.TCD16_CSR
<link=p.DMA0.TCD16_CSR>
#### DMA0.TCD17_CITER_ELINKNO
<link=p.DMA0.TCD17_CITER_ELINKNO>
#### p.DMA0.TCD17_BITER_ELINKYES
<lang=dft>
 (rw)  [1;33m0x400e923e[0m (0x400e8000 + 0x123e)
TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)
 (rw) (09)  [0;32mBITER[0m  - [08:00] -  Starting major iteration count
 (rw) (05)  [0;32mLINKCH[0m  - [13:09] -  Link Channel Number
 (rw) (01)  [0;32mELINK[0m  - [15:15] -  Enables channel-to-channel linking on minor loop complete
      0 - ELINK_0 :
         The channel-to-channel linking is disabled
      0x1 - ELINK_1 :
         The channel-to-channel linking is enabled
</lang>
#### DMA0.TCD17_BITER_ELINKYES
<link=p.DMA0.TCD17_BITER_ELINKYES>
#### p.dma0.tcd18_saddr
<link=p.DMA0.TCD18_SADDR>
#### dma0.tcd18_nbytes_mlno
<link=p.DMA0.TCD18_NBYTES_MLNO>
#### p.DMA0.TCD18_CITER_ELINKYES
<lang=dft>
 (rw)  [1;33m0x400e9256[0m (0x400e8000 + 0x1256)
TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)
 (rw) (09)  [0;32mCITER[0m  - [08:00] -  Current Major Iteration Count
 (rw) (05)  [0;32mLINKCH[0m  - [13:09] -  Minor Loop Link Channel Number
 (rw) (01)  [0;32mELINK[0m  - [15:15] -  Enable channel-to-channel linking on minor-loop complete
      0 - ELINK_0 :
         The channel-to-channel linking is disabled
      0x1 - ELINK_1 :
         The channel-to-channel linking is enabled
</lang>
#### DMA0.TCD19_NBYTES_MLOFFNO
<link=p.DMA0.TCD19_NBYTES_MLOFFNO>
#### p.DMA0.TCD19_DADDR
<lang=dft>
 (rw)  [1;33m0x400e9270[0m (0x400e8000 + 0x1270)
TCD Destination Address
 (rw) (32)  [0;32mDADDR[0m  - [31:00] -  Destination Address
</lang>
#### p.DMA0.TCD20_SOFF
<lang=dft>
 (rw)  [1;33m0x400e9284[0m (0x400e8000 + 0x1284)
TCD Signed Source Address Offset
 (rw) (16)  [0;32mSOFF[0m  - [15:00] -  Source address signed offset
</lang>
#### dma0.tcd20_doff
<link=p.DMA0.TCD20_DOFF>
#### p.DMA0.TCD20_CITER_ELINKYES
<lang=dft>
 (rw)  [1;33m0x400e9296[0m (0x400e8000 + 0x1296)
TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)
 (rw) (09)  [0;32mCITER[0m  - [08:00] -  Current Major Iteration Count
 (rw) (05)  [0;32mLINKCH[0m  - [13:09] -  Minor Loop Link Channel Number
 (rw) (01)  [0;32mELINK[0m  - [15:15] -  Enable channel-to-channel linking on minor-loop complete
      0 - ELINK_0 :
         The channel-to-channel linking is disabled
      0x1 - ELINK_1 :
         The channel-to-channel linking is enabled
</lang>
#### p.DMA0.TCD20_CSR
<lang=dft>
 (rw)  [1;33m0x400e929c[0m (0x400e8000 + 0x129c)
TCD Control and Status
 (rw) (01)  [0;32mSTART[0m  - [00:00] -  Channel Start
      0 - START_0 :
         The channel is not explicitly started.
      0x1 - START_1 :
         The channel is explicitly started via a software initiated service requ
         est.
 (rw) (01)  [0;32mINTMAJOR[0m  - [01:01] -  Enable an interrupt when major iteration count completes.
      0 - INTMAJOR_0 :
         The end-of-major loop interrupt is disabled.
      0x1 - INTMAJOR_1 :
         The end-of-major loop interrupt is enabled.
 (rw) (01)  [0;32mINTHALF[0m  - [02:02] -  Enable an interrupt when major counter is half complete.
      0 - INTHALF_0 :
         The half-point interrupt is disabled.
      0x1 - INTHALF_1 :
         The half-point interrupt is enabled.
 (rw) (01)  [0;32mDREQ[0m  - [03:03] -  Disable Request
      0 - DREQ_0 :
         The channel's ERQ bit is not affected.
      0x1 - DREQ_1 :
         The channel's ERQ bit is cleared when the major loop is complete.
 (rw) (01)  [0;32mESG[0m  - [04:04] -  Enable Scatter/Gather Processing
      0 - ESG_0 :
         The current channel's TCD is normal format.
      0x1 - ESG_1 :
         The current channel's TCD specifies a scatter gather format. The DLASTS
         GA field provides a memory pointer to the next TCD to be loaded into th
         is channel after the major loop completes its execution.
 (rw) (01)  [0;32mMAJORELINK[0m  - [05:05] -  Enable channel-to-channel linking on major loop complete
      0 - MAJORELINK_0 :
         The channel-to-channel linking is disabled.
      0x1 - MAJORELINK_1 :
         The channel-to-channel linking is enabled.
 (ro) (01)  [0;32mACTIVE[0m  - [06:06] -  Channel Active
 (rw) (01)  [0;32mDONE[0m  - [07:07] -  Channel Done
 (rw) (05)  [0;32mMAJORLINKCH[0m  - [12:08] -  Major Loop Link Channel Number
 (rw) (02)  [0;32mBWC[0m  - [15:14] -  Bandwidth Control
      0 - BWC_0 :
         No eDMA engine stalls.
      0x2 - BWC_2 :
         eDMA engine stalls for 4 cycles after each R/W.
      0x3 - BWC_3 :
         eDMA engine stalls for 8 cycles after each R/W.
</lang>
#### DMA0.TCD20_BITER_ELINKNO
<link=p.DMA0.TCD20_BITER_ELINKNO>
#### dma0.tcd21_saddr
<link=p.DMA0.TCD21_SADDR>
#### p.dma0.tcd21_slast
<link=p.DMA0.TCD21_SLAST>
#### dma0.tcd21_doff
<link=p.DMA0.TCD21_DOFF>
#### p.dma0.tcd21_citer_elinkno
<link=p.DMA0.TCD21_CITER_ELINKNO>
#### p.dma0.tcd21_csr
<link=p.DMA0.TCD21_CSR>
#### p.dma0.tcd21_biter_elinkno
<link=p.DMA0.TCD21_BITER_ELINKNO>
#### dma0.tcd22_attr
<link=p.DMA0.TCD22_ATTR>
#### p.dma0.tcd22_nbytes_mloffno
<link=p.DMA0.TCD22_NBYTES_MLOFFNO>
#### DMA0.TCD22_NBYTES_MLOFFYES
<link=p.DMA0.TCD22_NBYTES_MLOFFYES>
#### p.DMA0.TCD22_DLASTSGA
<lang=dft>
 (rw)  [1;33m0x400e92d8[0m (0x400e8000 + 0x12d8)
TCD Last Destination Address Adjustment/Scatter Gather Address
 (rw) (32)  [0;32mDLASTSGA[0m  - [31:00] -  DLASTSGA
</lang>
#### dma0.tcd23_soff
<link=p.DMA0.TCD23_SOFF>
#### p.dma0.tcd23_daddr
<link=p.DMA0.TCD23_DADDR>
#### DMA0.TCD23_DOFF
<link=p.DMA0.TCD23_DOFF>
#### p.DMA0.TCD23_CSR
<lang=dft>
 (rw)  [1;33m0x400e92fc[0m (0x400e8000 + 0x12fc)
TCD Control and Status
 (rw) (01)  [0;32mSTART[0m  - [00:00] -  Channel Start
      0 - START_0 :
         The channel is not explicitly started.
      0x1 - START_1 :
         The channel is explicitly started via a software initiated service requ
         est.
 (rw) (01)  [0;32mINTMAJOR[0m  - [01:01] -  Enable an interrupt when major iteration count completes.
      0 - INTMAJOR_0 :
         The end-of-major loop interrupt is disabled.
      0x1 - INTMAJOR_1 :
         The end-of-major loop interrupt is enabled.
 (rw) (01)  [0;32mINTHALF[0m  - [02:02] -  Enable an interrupt when major counter is half complete.
      0 - INTHALF_0 :
         The half-point interrupt is disabled.
      0x1 - INTHALF_1 :
         The half-point interrupt is enabled.
 (rw) (01)  [0;32mDREQ[0m  - [03:03] -  Disable Request
      0 - DREQ_0 :
         The channel's ERQ bit is not affected.
      0x1 - DREQ_1 :
         The channel's ERQ bit is cleared when the major loop is complete.
 (rw) (01)  [0;32mESG[0m  - [04:04] -  Enable Scatter/Gather Processing
      0 - ESG_0 :
         The current channel's TCD is normal format.
      0x1 - ESG_1 :
         The current channel's TCD specifies a scatter gather format. The DLASTS
         GA field provides a memory pointer to the next TCD to be loaded into th
         is channel after the major loop completes its execution.
 (rw) (01)  [0;32mMAJORELINK[0m  - [05:05] -  Enable channel-to-channel linking on major loop complete
      0 - MAJORELINK_0 :
         The channel-to-channel linking is disabled.
      0x1 - MAJORELINK_1 :
         The channel-to-channel linking is enabled.
 (ro) (01)  [0;32mACTIVE[0m  - [06:06] -  Channel Active
 (rw) (01)  [0;32mDONE[0m  - [07:07] -  Channel Done
 (rw) (05)  [0;32mMAJORLINKCH[0m  - [12:08] -  Major Loop Link Channel Number
 (rw) (02)  [0;32mBWC[0m  - [15:14] -  Bandwidth Control
      0 - BWC_0 :
         No eDMA engine stalls.
      0x2 - BWC_2 :
         eDMA engine stalls for 4 cycles after each R/W.
      0x3 - BWC_3 :
         eDMA engine stalls for 8 cycles after each R/W.
</lang>
#### dma0.tcd23_biter_elinkyes
<link=p.DMA0.TCD23_BITER_ELINKYES>
#### DMA0.TCD24_SLAST
<link=p.DMA0.TCD24_SLAST>
#### p.dma0.tcd24_citer_elinkno
<link=p.DMA0.TCD24_CITER_ELINKNO>
#### p.dma0.tcd24_biter_elinkno
<link=p.DMA0.TCD24_BITER_ELINKNO>
#### p.DMA0.TCD24_BITER_ELINKYES
<lang=dft>
 (rw)  [1;33m0x400e931e[0m (0x400e8000 + 0x131e)
TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)
 (rw) (09)  [0;32mBITER[0m  - [08:00] -  Starting major iteration count
 (rw) (05)  [0;32mLINKCH[0m  - [13:09] -  Link Channel Number
 (rw) (01)  [0;32mELINK[0m  - [15:15] -  Enables channel-to-channel linking on minor loop complete
      0 - ELINK_0 :
         The channel-to-channel linking is disabled
      0x1 - ELINK_1 :
         The channel-to-channel linking is enabled
</lang>
#### DMA0.TCD25_ATTR
<link=p.DMA0.TCD25_ATTR>
#### p.dma0.tcd25_nbytes_mloffno
<link=p.DMA0.TCD25_NBYTES_MLOFFNO>
#### DMA0.TCD25_CITER_ELINKNO
<link=p.DMA0.TCD25_CITER_ELINKNO>
#### DMA0.TCD25_DLASTSGA
<link=p.DMA0.TCD25_DLASTSGA>
#### p.DMA0.TCD25_BITER_ELINKNO
<lang=dft>
 (rw)  [1;33m0x400e933e[0m (0x400e8000 + 0x133e)
TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)
 (rw) (15)  [0;32mBITER[0m  - [14:00] -  Starting Major Iteration Count
 (rw) (01)  [0;32mELINK[0m  - [15:15] -  Enables channel-to-channel linking on minor loop complete
      0 - ELINK_0 :
         The channel-to-channel linking is disabled
      0x1 - ELINK_1 :
         The channel-to-channel linking is enabled
</lang>
#### dma0.tcd26_nbytes_mloffno
<link=p.DMA0.TCD26_NBYTES_MLOFFNO>
#### dma0.tcd26_slast
<link=p.DMA0.TCD26_SLAST>
#### DMA0.TCD26_DADDR
<link=p.DMA0.TCD26_DADDR>
#### DMA0.TCD26_DOFF
<link=p.DMA0.TCD26_DOFF>
#### p.dma0.tcd27_attr
<link=p.DMA0.TCD27_ATTR>
#### dma0.tcd27_nbytes_mloffyes
<link=p.DMA0.TCD27_NBYTES_MLOFFYES>
#### p.DMA0.TCD27_BITER_ELINKYES
<lang=dft>
 (rw)  [1;33m0x400e937e[0m (0x400e8000 + 0x137e)
TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)
 (rw) (09)  [0;32mBITER[0m  - [08:00] -  Starting major iteration count
 (rw) (05)  [0;32mLINKCH[0m  - [13:09] -  Link Channel Number
 (rw) (01)  [0;32mELINK[0m  - [15:15] -  Enables channel-to-channel linking on minor loop complete
      0 - ELINK_0 :
         The channel-to-channel linking is disabled
      0x1 - ELINK_1 :
         The channel-to-channel linking is enabled
</lang>
#### DMA0.TCD27_BITER_ELINKYES
<link=p.DMA0.TCD27_BITER_ELINKYES>
#### DMA0.TCD28_NBYTES_MLNO
<link=p.DMA0.TCD28_NBYTES_MLNO>
#### dma0.tcd28_daddr
<link=p.DMA0.TCD28_DADDR>
#### DMA0.TCD28_DOFF
<link=p.DMA0.TCD28_DOFF>
#### p.dma0.tcd28_citer_elinkno
<link=p.DMA0.TCD28_CITER_ELINKNO>
#### DMA0.TCD28_CITER_ELINKYES
<link=p.DMA0.TCD28_CITER_ELINKYES>
#### p.dma0.tcd28_biter_elinkno
<link=p.DMA0.TCD28_BITER_ELINKNO>
#### p.dma0.tcd29_nbytes_mlno
<link=p.DMA0.TCD29_NBYTES_MLNO>
#### DMA0.TCD29_CITER_ELINKNO
<link=p.DMA0.TCD29_CITER_ELINKNO>
#### p.DMA0.TCD29_DLASTSGA
<lang=dft>
 (rw)  [1;33m0x400e93b8[0m (0x400e8000 + 0x13b8)
TCD Last Destination Address Adjustment/Scatter Gather Address
 (rw) (32)  [0;32mDLASTSGA[0m  - [31:00] -  DLASTSGA
</lang>
#### p.DMA0.TCD29_BITER_ELINKNO
<lang=dft>
 (rw)  [1;33m0x400e93be[0m (0x400e8000 + 0x13be)
TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)
 (rw) (15)  [0;32mBITER[0m  - [14:00] -  Starting Major Iteration Count
 (rw) (01)  [0;32mELINK[0m  - [15:15] -  Enables channel-to-channel linking on minor loop complete
      0 - ELINK_0 :
         The channel-to-channel linking is disabled
      0x1 - ELINK_1 :
         The channel-to-channel linking is enabled
</lang>
#### p.DMA0.TCD30_SOFF
<lang=dft>
 (rw)  [1;33m0x400e93c4[0m (0x400e8000 + 0x13c4)
TCD Signed Source Address Offset
 (rw) (16)  [0;32mSOFF[0m  - [15:00] -  Source address signed offset
</lang>
#### p.dma0.tcd30_soff
<link=p.DMA0.TCD30_SOFF>
#### dma0.tcd31_saddr
<link=p.DMA0.TCD31_SADDR>
#### DMA0.TCD31_CITER_ELINKNO
<link=p.DMA0.TCD31_CITER_ELINKNO>
#### p.DMA0.TCD31_BITER_ELINKNO
<lang=dft>
 (rw)  [1;33m0x400e93fe[0m (0x400e8000 + 0x13fe)
TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)
 (rw) (15)  [0;32mBITER[0m  - [14:00] -  Starting Major Iteration Count
 (rw) (01)  [0;32mELINK[0m  - [15:15] -  Enables channel-to-channel linking on minor loop complete
      0 - ELINK_0 :
         The channel-to-channel linking is disabled
      0x1 - ELINK_1 :
         The channel-to-channel linking is enabled
</lang>
#### p.dma0.tcd31_biter_elinkno
<link=p.DMA0.TCD31_BITER_ELINKNO>
#### p.DMAMUX
<lang=dft>
base: 0x400ec000
CHCFG[0]        CHCFG[10]       CHCFG[11]       CHCFG[12]       
CHCFG[13]       CHCFG[14]       CHCFG[15]       CHCFG[16]       
CHCFG[17]       CHCFG[18]       CHCFG[19]       CHCFG[1]        
CHCFG[20]       CHCFG[21]       CHCFG[22]       CHCFG[23]       
CHCFG[24]       CHCFG[25]       CHCFG[26]       CHCFG[27]       
CHCFG[28]       CHCFG[29]       CHCFG[2]        CHCFG[30]       
CHCFG[31]       CHCFG[3]        CHCFG[4]        CHCFG[5]        
CHCFG[6]        CHCFG[7]        CHCFG[8]        CHCFG[9]        
ËæìÂÖ• p.DMAMUX.{reg_name} ‰ª•Êü•ÁúãÂØÑÂ≠òÂô®ÁöÑËØ¶ÁªÜ‰ø°ÊÅØ
type p.DMAMUX.{reg_name} to check details of registers
</lang>
#### p.dmamux.chcfg[3]
<link=p.DMAMUX.CHCFG[3]>
#### DMAMUX.CHCFG[8]
<link=p.DMAMUX.CHCFG[8]>
#### p.dmamux.chcfg[11]
<link=p.DMAMUX.CHCFG[11]>
#### DMAMUX.CHCFG[11]
<link=p.DMAMUX.CHCFG[11]>
#### p.DMAMUX.CHCFG[12]
<lang=dft>
 (rw)  [1;33m0x400ec030[0m (0x400ec000 + 0x0030)
Channel 0 Configuration Register
 (rw) (07)  [0;32mSOURCE[0m  - [06:00] -  DMA Channel Source (Slot Number)
 (rw) (01)  [0;32mA_ON[0m  - [29:29] -  DMA Channel Always Enable
      0 - A_ON_0 :
         DMA Channel Always ON function is disabled
      0x1 - A_ON_1 :
         DMA Channel Always ON function is enabled
 (rw) (01)  [0;32mTRIG[0m  - [30:30] -  DMA Channel Trigger Enable
      0 - TRIG_0 :
         Triggering is disabled. If triggering is disabled and ENBL is set, the 
         DMA Channel will simply route the specified source to the DMA channel. 
         (Normal mode)
      0x1 - TRIG_1 :
         Triggering is enabled. If triggering is enabled and ENBL is set, the DM
         A_CH_MUX is in Periodic Trigger mode.
 (rw) (01)  [0;32mENBL[0m  - [31:31] -  DMA Mux Channel Enable
      0 - ENBL_0 :
         DMA Mux channel is disabled
      0x1 - ENBL_1 :
         DMA Mux channel is enabled
</lang>
#### p.dmamux.chcfg[16]
<link=p.DMAMUX.CHCFG[16]>
#### dmamux.chcfg[22]
<link=p.DMAMUX.CHCFG[22]>
#### dmamux.chcfg[28]
<link=p.DMAMUX.CHCFG[28]>
#### dmamux.chcfg[31]
<link=p.DMAMUX.CHCFG[31]>
#### p.SRC
<lang=dft>
base: 0x400f8000
GPR1            GPR10           GPR2            GPR3            
GPR4            GPR5            GPR6            GPR7            
GPR8            GPR9            SBMR1           SBMR2           
SCR             SRSR            
ËæìÂÖ• p.SRC.{reg_name} ‰ª•Êü•ÁúãÂØÑÂ≠òÂô®ÁöÑËØ¶ÁªÜ‰ø°ÊÅØ
type p.SRC.{reg_name} to check details of registers
</lang>
#### p.SRC.SCR
<lang=dft>
 (rw)  [1;33m0x400f8000[0m (0x400f8000 + 0x0000)
SRC Control Register
 (rw) (04)  [0;32mmask_wdog_rst[0m  - [10:07] -  Mask wdog_rst_b source
      0x5 - mask_wdog_rst_5 :
         wdog_rst_b is masked
      0xA - mask_wdog_rst_10 :
         wdog_rst_b is not masked (default)
 (rw) (01)  [0;32mcore0_rst[0m  - [13:13] -  Software reset for core0 only
      0 - core0_rst_0 :
         do not assert core0 reset
      0x1 - core0_rst_1 :
         assert core0 reset
 (rw) (01)  [0;32mcore0_dbg_rst[0m  - [17:17] -  Software reset for core0 debug only
      0 - core0_dbg_rst_0 :
         do not assert core0 debug reset
      0x1 - core0_dbg_rst_1 :
         assert core0 debug reset
 (rw) (01)  [0;32mdbg_rst_msk_pg[0m  - [25:25] -  Do not assert debug resets after power gating event of core
      0 - dbg_rst_msk_pg_0 :
         do not mask core debug resets (debug resets will be asserted after powe
         r gating event)
      0x1 - dbg_rst_msk_pg_1 :
         mask core debug resets (debug resets won't be asserted after power gati
         ng event)
 (rw) (04)  [0;32mmask_wdog3_rst[0m  - [31:28] -  Mask wdog3_rst_b source
      0x5 - mask_wdog3_rst_5 :
         wdog3_rst_b is masked
      0xA - mask_wdog3_rst_10 :
         wdog3_rst_b is not masked
</lang>
#### p.SRC.SBMR2
<lang=dft>
 (ro)  [1;33m0x400f801c[0m (0x400f8000 + 0x001c)
SRC Boot Mode Register 2
 (ro) (02)  [0;32mSEC_CONFIG[0m  - [01:00] -  SECONFIG[1] shows the state of the SECONFIG[1] fuse
 (ro) (01)  [0;32mDIR_BT_DIS[0m  - [03:03] -  DIR_BT_DIS shows the state of the DIR_BT_DIS fuse
 (ro) (01)  [0;32mBT_FUSE_SEL[0m  - [04:04] -  BT_FUSE_SEL (connected to gpio bt_fuse_sel) shows the state of the BT_FUSE_SEL 
 fuse
 (ro) (02)  [0;32mBMOD[0m  - [25:24] -  BMOD[1:0] shows the latched state of the BOOT_MODE1 and BOOT_MODE0 signals on t
 he rising edge of POR_B
</lang>
#### p.SRC.GPR5
<lang=dft>
 (rw)  [1;33m0x400f8030[0m (0x400f8000 + 0x0030)
SRC General Purpose Register 5
</lang>
#### p.ccm.ccsr
<link=p.CCM.CCSR>
#### ccm.cs1cdr
<link=p.CCM.CS1CDR>
#### p.CCM.CGPR
<lang=dft>
 (rw)  [1;33m0x400fc064[0m (0x400fc000 + 0x0064)
CCM General Purpose Register
 (rw) (01)  [0;32mPMIC_DELAY_SCALER[0m  - [00:00] -  Defines clock dividion of clock for stby_count (pmic delay counter)
      0 - PMIC_DELAY_SCALER_0 :
         clock is not divided
      0x1 - PMIC_DELAY_SCALER_1 :
         clock is divided /8
 (rw) (01)  [0;32mEFUSE_PROG_SUPPLY_GATE[0m  - [04:04] -  Defines the value of the output signal cgpr_dout[4]. Gate of program supply for
  efuse programing
      0 - EFUSE_PROG_SUPPLY_GATE_0 :
         fuse programing supply voltage is gated off to the efuse module
      0x1 - EFUSE_PROG_SUPPLY_GATE_1 :
         allow fuse programing.
 (rw) (02)  [0;32mSYS_MEM_DS_CTRL[0m  - [15:14] -  System memory DS control
      0 - SYS_MEM_DS_CTRL_0 :
         Disable memory DS mode always
      0x1 - SYS_MEM_DS_CTRL_1 :
         Enable memory (outside ARM platform) DS mode when system STOP and PLL a
         re disabled
      #1x - SYS_MEM_DS_CTRL_2 :
         enable memory (outside ARM platform) DS mode when system is in STOP mod
         e
 (rw) (01)  [0;32mFPL[0m  - [16:16] -  Fast PLL enable.
      0 - FPL_0 :
         Engage PLL enable default way.
      0x1 - FPL_1 :
         Engage PLL enable 3 CKIL clocks earlier at exiting low power mode (STOP
         ). Should be used only if 24MHz OSC was active in low power mode.
 (rw) (01)  [0;32mINT_MEM_CLK_LPM[0m  - [17:17] -  Control for the Deep Sleep signal to the ARM Platform memories with additional 
 control logic based on the ARM WFI signal
      0 - INT_MEM_CLK_LPM_0 :
         Disable the clock to the ARM platform memories when entering Low Power 
         Mode
      0x1 - INT_MEM_CLK_LPM_1 :
         Keep the clocks to the ARM platform memories enabled only if an interru
         pt is pending when entering Low Power Modes (WAIT and STOP without powe
         r gating)
</lang>
#### p.CCM.CCGR5
<lang=dft>
 (rw)  [1;33m0x400fc07c[0m (0x400fc000 + 0x007c)
CCM Clock Gating Register 5
 (rw) (02)  [0;32mCG0[0m  - [01:00] -  rom clock (rom_clk_enable)
 (rw) (02)  [0;32mCG1[0m  - [03:02] -  flexio1 clock (flexio1_clk_enable)
 (rw) (02)  [0;32mCG2[0m  - [05:04] -  wdog3 clock (wdog3_clk_enable)
 (rw) (02)  [0;32mCG3[0m  - [07:06] -  dma clock (dma_clk_enable)
 (rw) (02)  [0;32mCG4[0m  - [09:08] -  kpp clock (kpp_clk_enable)
 (rw) (02)  [0;32mCG5[0m  - [11:10] -  wdog2 clock (wdog2_clk_enable)
 (rw) (02)  [0;32mCG6[0m  - [13:12] -  aipstz4 clocks (aips_tz4_clk_enable)
 (rw) (02)  [0;32mCG7[0m  - [15:14] -  spdif clock (spdif_clk_enable)
 (rw) (02)  [0;32mCG8[0m  - [17:16] -  sim_main clock (sim_main_clk_enable)
 (rw) (02)  [0;32mCG9[0m  - [19:18] -  sai1 clock (sai1_clk_enable)
 (rw) (02)  [0;32mCG10[0m  - [21:20] -  sai2 clock (sai2_clk_enable)
 (rw) (02)  [0;32mCG11[0m  - [23:22] -  sai3 clock (sai3_clk_enable)
 (rw) (02)  [0;32mCG12[0m  - [25:24] -  lpuart1 clock (lpuart1_clk_enable)
 (rw) (02)  [0;32mCG13[0m  - [27:26] -  lpuart7 clock (lpuart7_clk_enable)
 (rw) (02)  [0;32mCG14[0m  - [29:28] -  snvs_hp clock (snvs_hp_clk_enable)
 (rw) (02)  [0;32mCG15[0m  - [31:30] -  snvs_lp clock (snvs_lp_clk_enable)
</lang>
#### romc.rompatch6d
<link=p.ROMC.ROMPATCH6D>
#### romc.rompatch1a
<link=p.ROMC.ROMPATCH1A>
#### ROMC.ROMPATCH2A
<link=p.ROMC.ROMPATCH2A>
#### p.ROMC.ROMPATCH5A
<lang=dft>
 (rw)  [1;33m0x40180114[0m (0x40180000 + 0x0114)
ROMC Address Registers
 (rw) (01)  [0;32mTHUMBX[0m  - [00:00] -  THUMB Comparator Select - Indicates that this address will trigger a THUMB opco
 de patch or an Arm opcode patch
      0 - THUMBX_0 :
         Arm patch
      0x1 - THUMBX_1 :
         THUMB patch (ignore if data fix)
 (rw) (22)  [0;32mADDRX[0m  - [22:01] -  Address Comparator Registers - Indicates the memory address to be watched
</lang>
#### ROMC.ROMPATCH14A
<link=p.ROMC.ROMPATCH14A>
#### LPUART1.PARAM
<link=p.LPUART1.PARAM>
#### p.lpuart1.stat
<link=p.LPUART1.STAT>
#### lpuart2.global
<link=p.LPUART2.GLOBAL>
#### LPUART2.DATA
<link=p.LPUART2.DATA>
#### LPUART2.MODIR
<link=p.LPUART2.MODIR>
#### lpuart3.verid
<link=p.LPUART3.VERID>
#### LPUART3.PINCFG
<link=p.LPUART3.PINCFG>
#### p.lpuart3.data
<link=p.LPUART3.DATA>
#### LPUART4.MODIR
<link=p.LPUART4.MODIR>
#### lpuart5.ctrl
<link=p.LPUART5.CTRL>
#### p.LPUART6.MATCH
<lang=dft>
 (rw)  [1;33m0x40198020[0m (0x40198000 + 0x0020)
LPUART Match Address Register
 (rw) (10)  [0;32mMA1[0m  - [09:00] -  Match Address 1
 (rw) (10)  [0;32mMA2[0m  - [25:16] -  Match Address 2
</lang>
#### p.lpuart6.modir
<link=p.LPUART6.MODIR>
#### lpuart6.modir
<link=p.LPUART6.MODIR>
#### p.lpuart7.baud
<link=p.LPUART7.BAUD>
#### lpuart7.baud
<link=p.LPUART7.BAUD>
#### p.LPUART8
<lang=dft>
base: 0x401a0000
BAUD            CTRL            DATA            FIFO            
GLOBAL          MATCH           MODIR           PARAM           
PINCFG          STAT            VERID           WATER           
ËæìÂÖ• p.LPUART8.{reg_name} ‰ª•Êü•ÁúãÂØÑÂ≠òÂô®ÁöÑËØ¶ÁªÜ‰ø°ÊÅØ
type p.LPUART8.{reg_name} to check details of registers
</lang>
#### p.lpuart8.verid
<link=p.LPUART8.VERID>
#### p.LPUART8.PARAM
<lang=dft>
 (ro)  [1;33m0x401a0004[0m (0x401a0000 + 0x0004)
Parameter Register
 (ro) (08)  [0;32mTXFIFO[0m  - [07:00] -  Transmit FIFO Size
 (ro) (08)  [0;32mRXFIFO[0m  - [15:08] -  Receive FIFO Size
</lang>
#### lpuart8.global
<link=p.LPUART8.GLOBAL>
#### LPUART8.DATA
<link=p.LPUART8.DATA>
#### p.LPUART8.MATCH
<lang=dft>
 (rw)  [1;33m0x401a0020[0m (0x401a0000 + 0x0020)
LPUART Match Address Register
 (rw) (10)  [0;32mMA1[0m  - [09:00] -  Match Address 1
 (rw) (10)  [0;32mMA2[0m  - [25:16] -  Match Address 2
</lang>
#### p.lpuart8.water
<link=p.LPUART8.WATER>
#### FLEXIO1.CTRL
<link=p.FLEXIO1.CTRL>
#### flexio1.shiftstat
<link=p.FLEXIO1.SHIFTSTAT>
#### p.FLEXIO1.SHIFTCTL[0]
<lang=dft>
 (rw)  [1;33m0x401ac080[0m (0x401ac000 + 0x0080)
Shifter Control N Register
 (rw) (03)  [0;32mSMOD[0m  - [02:00] -  Shifter Mode
      0 - SMOD_0 :
         Disabled.
      0x1 - SMOD_1 :
         Receive mode. Captures the current Shifter content into the SHIFTBUF on
          expiration of the Timer.
      0x2 - SMOD_2 :
         Transmit mode. Load SHIFTBUF contents into the Shifter on expiration of
          the Timer.
      0x4 - SMOD_4 :
         Match Store mode. Shifter data is compared to SHIFTBUF content on expir
         ation of the Timer.
      0x5 - SMOD_5 :
         Match Continuous mode. Shifter data is continuously compared to SHIFTBU
         F contents.
      0x6 - SMOD_6 :
         State mode. SHIFTBUF contents are used for storing programmable state a
         ttributes.
      0x7 - SMOD_7 :
         Logic mode. SHIFTBUF contents are used for implementing programmable lo
         gic look up table.
 (rw) (01)  [0;32mPINPOL[0m  - [07:07] -  Shifter Pin Polarity
      0 - PINPOL_0 :
         Pin is active high
      0x1 - PINPOL_1 :
         Pin is active low
 (rw) (04)  [0;32mPINSEL[0m  - [11:08] -  Shifter Pin Select
 (rw) (02)  [0;32mPINCFG[0m  - [17:16] -  Shifter Pin Configuration
      0 - PINCFG_0 :
         Shifter pin output disabled
      0x1 - PINCFG_1 :
         Shifter pin open drain or bidirectional output enable
      0x2 - PINCFG_2 :
         Shifter pin bidirectional output data
      0x3 - PINCFG_3 :
         Shifter pin output
 (rw) (01)  [0;32mTIMPOL[0m  - [23:23] -  Timer Polarity
      0 - TIMPOL_0 :
         Shift on posedge of Shift clock
      0x1 - TIMPOL_1 :
         Shift on negedge of Shift clock
 (rw) (02)  [0;32mTIMSEL[0m  - [25:24] -  Timer Select
</lang>
#### p.flexio1.shiftctl[1]
<link=p.FLEXIO1.SHIFTCTL[1]>
#### FLEXIO1.SHIFTCTL[3]
<link=p.FLEXIO1.SHIFTCTL[3]>
#### p.flexio1.shiftcfg[3]
<link=p.FLEXIO1.SHIFTCFG[3]>
#### p.FLEXIO1.SHIFTBUFBIS[0]
<lang=dft>
 (rw)  [1;33m0x401ac280[0m (0x401ac000 + 0x0280)
Shifter Buffer N Bit Swapped Register
 (rw) (32)  [0;32mSHIFTBUFBIS[0m  - [31:00] -  Shift Buffer
</lang>
#### p.flexio1.shiftbufbis[0]
<link=p.FLEXIO1.SHIFTBUFBIS[0]>
#### flexio1.shiftbufbis[0]
<link=p.FLEXIO1.SHIFTBUFBIS[0]>
#### FLEXIO1.SHIFTBUFBYS[1]
<link=p.FLEXIO1.SHIFTBUFBYS[1]>
#### p.FLEXIO1.SHIFTBUFBBS[0]
<lang=dft>
 (rw)  [1;33m0x401ac380[0m (0x401ac000 + 0x0380)
Shifter Buffer N Bit Byte Swapped Register
 (rw) (32)  [0;32mSHIFTBUFBBS[0m  - [31:00] -  Shift Buffer
</lang>
#### p.flexio1.shiftbufbbs[1]
<link=p.FLEXIO1.SHIFTBUFBBS[1]>
#### flexio1.timcfg[0]
<link=p.FLEXIO1.TIMCFG[0]>
#### FLEXIO1.TIMCFG[0]
<link=p.FLEXIO1.TIMCFG[0]>
#### FLEXIO1.TIMCMP[3]
<link=p.FLEXIO1.TIMCMP[3]>
#### p.FLEXIO1.SHIFTBUFHWS[0]
<lang=dft>
 (rw)  [1;33m0x401ac700[0m (0x401ac000 + 0x0700)
Shifter Buffer N Half Word Swapped Register
 (rw) (32)  [0;32mSHIFTBUFHWS[0m  - [31:00] -  Shift Buffer
</lang>
#### p.flexio1.shiftbufhws[0]
<link=p.FLEXIO1.SHIFTBUFHWS[0]>
#### p.FLEXIO1.SHIFTBUFNIS[1]
<lang=dft>
 (rw)  [1;33m0x401ac784[0m (0x401ac000 + 0x0784)
Shifter Buffer N Nibble Swapped Register
 (rw) (32)  [0;32mSHIFTBUFNIS[0m  - [31:00] -  Shift Buffer
</lang>
#### p.FLEXIO2.SHIFTCFG[0]
<lang=dft>
 (rw)  [1;33m0x401b0100[0m (0x401b0000 + 0x0100)
Shifter Configuration N Register
 (rw) (02)  [0;32mSSTART[0m  - [01:00] -  Shifter Start bit
      0 - SSTART_0 :
         Start bit disabled for transmitter/receiver/match store, transmitter lo
         ads data on enable
      0x1 - SSTART_1 :
         Start bit disabled for transmitter/receiver/match store, transmitter lo
         ads data on first shift
      0x2 - SSTART_2 :
         Transmitter outputs start bit value 0 before loading data on first shif
         t, receiver/match store sets error flag if start bit is not 0
      0x3 - SSTART_3 :
         Transmitter outputs start bit value 1 before loading data on first shif
         t, receiver/match store sets error flag if start bit is not 1
 (rw) (02)  [0;32mSSTOP[0m  - [05:04] -  Shifter Stop bit
      0 - SSTOP_0 :
         Stop bit disabled for transmitter/receiver/match store
      0x2 - SSTOP_2 :
         Transmitter outputs stop bit value 0 on store, receiver/match store set
         s error flag if stop bit is not 0
      0x3 - SSTOP_3 :
         Transmitter outputs stop bit value 1 on store, receiver/match store set
         s error flag if stop bit is not 1
 (rw) (01)  [0;32mINSRC[0m  - [08:08] -  Input Source
      0 - INSRC_0 :
         Pin
      0x1 - INSRC_1 :
         Shifter N+1 Output
 (rw) (04)  [0;32mPWIDTH[0m  - [19:16] -  Parallel Width
</lang>
#### FLEXIO2.SHIFTCFG[3]
<link=p.FLEXIO2.SHIFTCFG[3]>
#### flexio2.shiftbuf[2]
<link=p.FLEXIO2.SHIFTBUF[2]>
#### FLEXIO2.SHIFTBUFBIS[1]
<link=p.FLEXIO2.SHIFTBUFBIS[1]>
#### p.flexio2.shiftbufbis[3]
<link=p.FLEXIO2.SHIFTBUFBIS[3]>
#### flexio2.shiftbufbis[3]
<link=p.FLEXIO2.SHIFTBUFBIS[3]>
#### p.FLEXIO2.SHIFTBUFBYS[2]
<lang=dft>
 (rw)  [1;33m0x401b0308[0m (0x401b0000 + 0x0308)
Shifter Buffer N Byte Swapped Register
 (rw) (32)  [0;32mSHIFTBUFBYS[0m  - [31:00] -  Shift Buffer
</lang>
#### p.FLEXIO2.SHIFTBUFBBS[3]
<lang=dft>
 (rw)  [1;33m0x401b038c[0m (0x401b0000 + 0x038c)
Shifter Buffer N Bit Byte Swapped Register
 (rw) (32)  [0;32mSHIFTBUFBBS[0m  - [31:00] -  Shift Buffer
</lang>
#### p.flexio2.timctl[0]
<link=p.FLEXIO2.TIMCTL[0]>
#### FLEXIO2.TIMCTL[0]
<link=p.FLEXIO2.TIMCTL[0]>
#### p.flexio2.timcfg[0]
<link=p.FLEXIO2.TIMCFG[0]>
#### FLEXIO2.SHIFTBUFNIS[2]
<link=p.FLEXIO2.SHIFTBUFNIS[2]>
#### p.flexio3.param
<link=p.FLEXIO3.PARAM>
#### flexio3.shiftcfg[1]
<link=p.FLEXIO3.SHIFTCFG[1]>
#### p.flexio3.shiftcfg[2]
<link=p.FLEXIO3.SHIFTCFG[2]>
#### p.FLEXIO3.SHIFTBUF[3]
<lang=dft>
 (rw)  [1;33m0x4202020c[0m (0x42020000 + 0x020c)
Shifter Buffer N Register
 (rw) (32)  [0;32mSHIFTBUF[0m  - [31:00] -  Shift Buffer
</lang>
#### FLEXIO3.SHIFTBUFBYS[1]
<link=p.FLEXIO3.SHIFTBUFBYS[1]>
#### p.flexio3.shiftbufbbs[0]
<link=p.FLEXIO3.SHIFTBUFBBS[0]>
#### flexio3.timctl[1]
<link=p.FLEXIO3.TIMCTL[1]>
#### p.flexio3.timcmp[0]
<link=p.FLEXIO3.TIMCMP[0]>
#### flexio3.shiftbufnbs[3]
<link=p.FLEXIO3.SHIFTBUFNBS[3]>
#### p.flexio3.shiftbufhws[2]
<link=p.FLEXIO3.SHIFTBUFHWS[2]>
#### p.FLEXIO3.SHIFTBUFNIS[1]
<lang=dft>
 (rw)  [1;33m0x42020784[0m (0x42020000 + 0x0784)
Shifter Buffer N Nibble Swapped Register
 (rw) (32)  [0;32mSHIFTBUFNIS[0m  - [31:00] -  Shift Buffer
</lang>
#### p.GPIO1.ICR1
<lang=dft>
 (rw)  [1;33m0x401b800c[0m (0x401b8000 + 0x000c)
GPIO interrupt configuration register1
 (rw) (02)  [0;32mICR0[0m  - [01:00] -  ICR0
      0 - LOW_LEVEL :
         Interrupt n is low-level sensitive.
      0x1 - HIGH_LEVEL :
         Interrupt n is high-level sensitive.
      0x2 - RISING_EDGE :
         Interrupt n is rising-edge sensitive.
      0x3 - FALLING_EDGE :
         Interrupt n is falling-edge sensitive.
 (rw) (02)  [0;32mICR1[0m  - [03:02] -  ICR1
      0 - LOW_LEVEL :
         Interrupt n is low-level sensitive.
      0x1 - HIGH_LEVEL :
         Interrupt n is high-level sensitive.
      0x2 - RISING_EDGE :
         Interrupt n is rising-edge sensitive.
      0x3 - FALLING_EDGE :
         Interrupt n is falling-edge sensitive.
 (rw) (02)  [0;32mICR2[0m  - [05:04] -  ICR2
      0 - LOW_LEVEL :
         Interrupt n is low-level sensitive.
      0x1 - HIGH_LEVEL :
         Interrupt n is high-level sensitive.
      0x2 - RISING_EDGE :
         Interrupt n is rising-edge sensitive.
      0x3 - FALLING_EDGE :
         Interrupt n is falling-edge sensitive.
 (rw) (02)  [0;32mICR3[0m  - [07:06] -  ICR3
      0 - LOW_LEVEL :
         Interrupt n is low-level sensitive.
      0x1 - HIGH_LEVEL :
         Interrupt n is high-level sensitive.
      0x2 - RISING_EDGE :
         Interrupt n is rising-edge sensitive.
      0x3 - FALLING_EDGE :
         Interrupt n is falling-edge sensitive.
 (rw) (02)  [0;32mICR4[0m  - [09:08] -  ICR4
      0 - LOW_LEVEL :
         Interrupt n is low-level sensitive.
      0x1 - HIGH_LEVEL :
         Interrupt n is high-level sensitive.
      0x2 - RISING_EDGE :
         Interrupt n is rising-edge sensitive.
      0x3 - FALLING_EDGE :
         Interrupt n is falling-edge sensitive.
 (rw) (02)  [0;32mICR5[0m  - [11:10] -  ICR5
      0 - LOW_LEVEL :
         Interrupt n is low-level sensitive.
      0x1 - HIGH_LEVEL :
         Interrupt n is high-level sensitive.
      0x2 - RISING_EDGE :
         Interrupt n is rising-edge sensitive.
      0x3 - FALLING_EDGE :
         Interrupt n is falling-edge sensitive.
 (rw) (02)  [0;32mICR6[0m  - [13:12] -  ICR6
      0 - LOW_LEVEL :
         Interrupt n is low-level sensitive.
      0x1 - HIGH_LEVEL :
         Interrupt n is high-level sensitive.
      0x2 - RISING_EDGE :
         Interrupt n is rising-edge sensitive.
      0x3 - FALLING_EDGE :
         Interrupt n is falling-edge sensitive.
 (rw) (02)  [0;32mICR7[0m  - [15:14] -  ICR7
      0 - LOW_LEVEL :
         Interrupt n is low-level sensitive.
      0x1 - HIGH_LEVEL :
         Interrupt n is high-level sensitive.
      0x2 - RISING_EDGE :
         Interrupt n is rising-edge sensitive.
      0x3 - FALLING_EDGE :
         Interrupt n is falling-edge sensitive.
 (rw) (02)  [0;32mICR8[0m  - [17:16] -  ICR8
      0 - LOW_LEVEL :
         Interrupt n is low-level sensitive.
      0x1 - HIGH_LEVEL :
         Interrupt n is high-level sensitive.
      0x2 - RISING_EDGE :
         Interrupt n is rising-edge sensitive.
      0x3 - FALLING_EDGE :
         Interrupt n is falling-edge sensitive.
 (rw) (02)  [0;32mICR9[0m  - [19:18] -  ICR9
      0 - LOW_LEVEL :
         Interrupt n is low-level sensitive.
      0x1 - HIGH_LEVEL :
         Interrupt n is high-level sensitive.
      0x2 - RISING_EDGE :
         Interrupt n is rising-edge sensitive.
      0x3 - FALLING_EDGE :
         Interrupt n is falling-edge sensitive.
 (rw) (02)  [0;32mICR10[0m  - [21:20] -  ICR10
      0 - LOW_LEVEL :
         Interrupt n is low-level sensitive.
      0x1 - HIGH_LEVEL :
         Interrupt n is high-level sensitive.
      0x2 - RISING_EDGE :
         Interrupt n is rising-edge sensitive.
      0x3 - FALLING_EDGE :
         Interrupt n is falling-edge sensitive.
 (rw) (02)  [0;32mICR11[0m  - [23:22] -  ICR11
      0 - LOW_LEVEL :
         Interrupt n is low-level sensitive.
      0x1 - HIGH_LEVEL :
         Interrupt n is high-level sensitive.
      0x2 - RISING_EDGE :
         Interrupt n is rising-edge sensitive.
      0x3 - FALLING_EDGE :
         Interrupt n is falling-edge sensitive.
 (rw) (02)  [0;32mICR12[0m  - [25:24] -  ICR12
      0 - LOW_LEVEL :
         Interrupt n is low-level sensitive.
      0x1 - HIGH_LEVEL :
         Interrupt n is high-level sensitive.
      0x2 - RISING_EDGE :
         Interrupt n is rising-edge sensitive.
      0x3 - FALLING_EDGE :
         Interrupt n is falling-edge sensitive.
 (rw) (02)  [0;32mICR13[0m  - [27:26] -  ICR13
      0 - LOW_LEVEL :
         Interrupt n is low-level sensitive.
      0x1 - HIGH_LEVEL :
         Interrupt n is high-level sensitive.
      0x2 - RISING_EDGE :
         Interrupt n is rising-edge sensitive.
      0x3 - FALLING_EDGE :
         Interrupt n is falling-edge sensitive.
 (rw) (02)  [0;32mICR14[0m  - [29:28] -  ICR14
      0 - LOW_LEVEL :
         Interrupt n is low-level sensitive.
      0x1 - HIGH_LEVEL :
         Interrupt n is high-level sensitive.
      0x2 - RISING_EDGE :
         Interrupt n is rising-edge sensitive.
      0x3 - FALLING_EDGE :
         Interrupt n is falling-edge sensitive.
 (rw) (02)  [0;32mICR15[0m  - [31:30] -  ICR15
      0 - LOW_LEVEL :
         Interrupt n is low-level sensitive.
      0x1 - HIGH_LEVEL :
         Interrupt n is high-level sensitive.
      0x2 - RISING_EDGE :
         Interrupt n is rising-edge sensitive.
      0x3 - FALLING_EDGE :
         Interrupt n is falling-edge sensitive.
</lang>
#### GPIO1.IMR
<link=p.GPIO1.IMR>
#### p.gpio5.psr
<link=p.GPIO5.PSR>
#### p.gpio5.dr_toggle
<link=p.GPIO5.DR_TOGGLE>
#### gpio5.dr_toggle
<link=p.GPIO5.DR_TOGGLE>
#### p.GPIO2
<lang=dft>
base: 0x401bc000
DR              DR_CLEAR        DR_SET          DR_TOGGLE       
EDGE_SEL        GDIR            ICR1            ICR2            
IMR             ISR             PSR             
ËæìÂÖ• p.GPIO2.{reg_name} ‰ª•Êü•ÁúãÂØÑÂ≠òÂô®ÁöÑËØ¶ÁªÜ‰ø°ÊÅØ
type p.GPIO2.{reg_name} to check details of registers
</lang>
#### GPIO2.IMR
<link=p.GPIO2.IMR>
#### p.GPIO2.EDGE_SEL
<lang=dft>
 (rw)  [1;33m0x401bc01c[0m (0x401bc000 + 0x001c)
GPIO edge select register
 (rw) (32)  [0;32mGPIO_EDGE_SEL[0m  - [31:00] -  GPIO_EDGE_SEL
</lang>
#### GPIO4.PSR
<link=p.GPIO4.PSR>
#### GPIO4.ISR
<link=p.GPIO4.ISR>
#### gpio4.dr_set
<link=p.GPIO4.DR_SET>
#### p.gpio6
<link=p.GPIO6>
#### gpio6.dr
<link=p.GPIO6.DR>
#### p.GPIO7.DR
<lang=dft>
 (rw)  [1;33m0x42004000[0m (0x42004000 + 0x0000)
GPIO data register
 (rw) (32)  [0;32mDR[0m  - [31:00] -  DR
</lang>
#### gpio7.dr
<link=p.GPIO7.DR>
#### gpio7.imr
<link=p.GPIO7.IMR>
#### gpio8.dr_set
<link=p.GPIO8.DR_SET>
#### p.GPIO9.DR
<lang=dft>
 (rw)  [1;33m0x4200c000[0m (0x4200c000 + 0x0000)
GPIO data register
 (rw) (32)  [0;32mDR[0m  - [31:00] -  DR
</lang>
#### gpio9.dr
<link=p.GPIO9.DR>
#### p.GPIO9.EDGE_SEL
<lang=dft>
 (rw)  [1;33m0x4200c01c[0m (0x4200c000 + 0x001c)
GPIO edge select register
 (rw) (32)  [0;32mGPIO_EDGE_SEL[0m  - [31:00] -  GPIO_EDGE_SEL
</lang>
#### CAN1.RX14MASK
<link=p.CAN1.RX14MASK>
#### CAN1.RX15MASK
<link=p.CAN1.RX15MASK>
#### p.can1.ctrl2
<link=p.CAN1.CTRL2>
#### CAN1.DBG2
<link=p.CAN1.DBG2>
#### p.CAN1.RXIMR3
<lang=dft>
 (rw)  [1;33m0x401d088c[0m (0x401d0000 + 0x088c)
Rx Individual Mask Registers
 (rw) (32)  [0;32mMI[0m  - [31:00] -  These bits mask both Mailbox filter and Rx FIFO ID Filter Table element in dist
 inct ways
      0 - MI_0 :
         the corresponding bit in the filter is "don't care"
      0x1 - MI_1 :
         The corresponding bit in the filter is checked
</lang>
#### CAN1.RXIMR5
<link=p.CAN1.RXIMR5>
#### can1.rximr6
<link=p.CAN1.RXIMR6>
#### p.can1.rximr7
<link=p.CAN1.RXIMR7>
#### p.can1.rximr10
<link=p.CAN1.RXIMR10>
#### p.CAN1.RXIMR14
<lang=dft>
 (rw)  [1;33m0x401d08b8[0m (0x401d0000 + 0x08b8)
Rx Individual Mask Registers
 (rw) (32)  [0;32mMI[0m  - [31:00] -  These bits mask both Mailbox filter and Rx FIFO ID Filter Table element in dist
 inct ways
      0 - MI_0 :
         the corresponding bit in the filter is "don't care"
      0x1 - MI_1 :
         The corresponding bit in the filter is checked
</lang>
#### CAN1.RXIMR18
<link=p.CAN1.RXIMR18>
#### CAN1.RXIMR22
<link=p.CAN1.RXIMR22>
#### p.can1.rximr25
<link=p.CAN1.RXIMR25>
#### can1.rximr25
<link=p.CAN1.RXIMR25>
#### p.CAN1.RXIMR32
<lang=dft>
 (rw)  [1;33m0x401d0900[0m (0x401d0000 + 0x0900)
Rx Individual Mask Registers
 (rw) (32)  [0;32mMI[0m  - [31:00] -  These bits mask both Mailbox filter and Rx FIFO ID Filter Table element in dist
 inct ways
      0 - MI_0 :
         the corresponding bit in the filter is "don't care"
      0x1 - MI_1 :
         The corresponding bit in the filter is checked
</lang>
#### p.CAN1.RXIMR44
<lang=dft>
 (rw)  [1;33m0x401d0930[0m (0x401d0000 + 0x0930)
Rx Individual Mask Registers
 (rw) (32)  [0;32mMI[0m  - [31:00] -  These bits mask both Mailbox filter and Rx FIFO ID Filter Table element in dist
 inct ways
      0 - MI_0 :
         the corresponding bit in the filter is "don't care"
      0x1 - MI_1 :
         The corresponding bit in the filter is checked
</lang>
#### can1.rximr46
<link=p.CAN1.RXIMR46>
#### p.can1.rximr48
<link=p.CAN1.RXIMR48>
#### can1.rximr51
<link=p.CAN1.RXIMR51>
#### CAN1.RXIMR54
<link=p.CAN1.RXIMR54>
#### p.can2.rxmgmask
<link=p.CAN2.RXMGMASK>
#### CAN2.RX15MASK
<link=p.CAN2.RX15MASK>
#### p.can2.imask2
<link=p.CAN2.IMASK2>
#### can2.iflag2
<link=p.CAN2.IFLAG2>
#### p.CAN2.CTRL2
<lang=dft>
 (rw)  [1;33m0x401d4034[0m (0x401d4000 + 0x0034)
Control 2 Register
 (rw) (01)  [0;32mEACEN[0m  - [16:16] -  This bit controls the comparison of IDE and RTR bits within Rx Mailboxes filter
 s with their corresponding bits in the incoming frame by the matching process
      0 - EACEN_0 :
         Rx Mailbox filter's IDE bit is always compared and RTR is never compare
         d despite mask bits.
      0x1 - EACEN_1 :
         Enables the comparison of both Rx Mailbox filter's IDE and RTR bit with
          their corresponding bits within the incoming frame. Mask bits do apply
         .
 (rw) (01)  [0;32mRRS[0m  - [17:17] -  If this bit is asserted Remote Request Frame is submitted to a matching process
  and stored in the corresponding Message Buffer in the same fashion of a Data F
 rame
      0 - RRS_0 :
         Remote Response Frame is generated
      0x1 - RRS_1 :
         Remote Request Frame is stored
 (rw) (01)  [0;32mMRP[0m  - [18:18] -  If this bit is set the matching process starts from the Mailboxes and if no mat
 ch occurs the matching continues on the Rx FIFO
      0 - MRP_0 :
         Matching starts from Rx FIFO and continues on Mailboxes
      0x1 - MRP_1 :
         Matching starts from Mailboxes and continues on Rx FIFO
 (rw) (05)  [0;32mTASD[0m  - [23:19] -  This 5-bit field indicates how many CAN bits the Tx arbitration process start p
 oint can be delayed from the first bit of CRC field on CAN bus
 (rw) (04)  [0;32mRFFN[0m  - [27:24] -  This 4-bit field defines the number of Rx FIFO filters according to
 (rw) (01)  [0;32mWRMFRZ[0m  - [28:28] -  Enable unrestricted write access to FlexCAN memory in Freeze mode
      0 - WRMFRZ_0 :
         Keep the write access restricted in some regions of FlexCAN memory
      0x1 - WRMFRZ_1 :
         Enable unrestricted write access to FlexCAN memory
</lang>
#### p.CAN2.ESR2
<lang=dft>
 (ro)  [1;33m0x401d4038[0m (0x401d4000 + 0x0038)
Error and Status 2 Register
 (ro) (01)  [0;32mIMB[0m  - [13:13] -  If ESR2[VPS] is asserted, this bit indicates whether there is any inactive Mail
 box (CODE field is either 0b1000 or 0b0000)
      0 - IMB_0 :
         If ESR2[VPS] is asserted, the ESR2[LPTM] is not an inactive Mailbox.
      0x1 - IMB_1 :
         If ESR2[VPS] is asserted, there is at least one inactive Mailbox. LPTM 
         content is the number of the first one.
 (ro) (01)  [0;32mVPS[0m  - [14:14] -  This bit indicates whether IMB and LPTM contents are currently valid or not
      0 - VPS_0 :
         Contents of IMB and LPTM are invalid
      0x1 - VPS_1 :
         Contents of IMB and LPTM are valid
 (ro) (07)  [0;32mLPTM[0m  - [22:16] -  If ESR2[VPS] is asserted, his 7-bit field indicates the lowest number inactive 
 Mailbox (refer to IMB bit description)
</lang>
#### p.can2.rximr2
<link=p.CAN2.RXIMR2>
#### p.CAN2.RXIMR6
<lang=dft>
 (rw)  [1;33m0x401d4898[0m (0x401d4000 + 0x0898)
Rx Individual Mask Registers
 (rw) (32)  [0;32mMI[0m  - [31:00] -  These bits mask both Mailbox filter and Rx FIFO ID Filter Table element in dist
 inct ways
      0 - MI_0 :
         the corresponding bit in the filter is "don't care"
      0x1 - MI_1 :
         The corresponding bit in the filter is checked
</lang>
#### CAN2.RXIMR9
<link=p.CAN2.RXIMR9>
#### p.can2.rximr13
<link=p.CAN2.RXIMR13>
#### CAN2.RXIMR14
<link=p.CAN2.RXIMR14>
#### can2.rximr23
<link=p.CAN2.RXIMR23>
#### CAN2.RXIMR25
<link=p.CAN2.RXIMR25>
#### p.CAN2.RXIMR26
<lang=dft>
 (rw)  [1;33m0x401d48e8[0m (0x401d4000 + 0x08e8)
Rx Individual Mask Registers
 (rw) (32)  [0;32mMI[0m  - [31:00] -  These bits mask both Mailbox filter and Rx FIFO ID Filter Table element in dist
 inct ways
      0 - MI_0 :
         the corresponding bit in the filter is "don't care"
      0x1 - MI_1 :
         The corresponding bit in the filter is checked
</lang>
#### can2.rximr30
<link=p.CAN2.RXIMR30>
#### p.CAN2.RXIMR31
<lang=dft>
 (rw)  [1;33m0x401d48fc[0m (0x401d4000 + 0x08fc)
Rx Individual Mask Registers
 (rw) (32)  [0;32mMI[0m  - [31:00] -  These bits mask both Mailbox filter and Rx FIFO ID Filter Table element in dist
 inct ways
      0 - MI_0 :
         the corresponding bit in the filter is "don't care"
      0x1 - MI_1 :
         The corresponding bit in the filter is checked
</lang>
#### p.can2.rximr35
<link=p.CAN2.RXIMR35>
#### can2.rximr41
<link=p.CAN2.RXIMR41>
#### can2.rximr52
<link=p.CAN2.RXIMR52>
#### p.CAN2.RXIMR53
<lang=dft>
 (rw)  [1;33m0x401d4954[0m (0x401d4000 + 0x0954)
Rx Individual Mask Registers
 (rw) (32)  [0;32mMI[0m  - [31:00] -  These bits mask both Mailbox filter and Rx FIFO ID Filter Table element in dist
 inct ways
      0 - MI_0 :
         the corresponding bit in the filter is "don't care"
      0x1 - MI_1 :
         The corresponding bit in the filter is checked
</lang>
#### p.CAN3.ECR
<lang=dft>
 (rw)  [1;33m0x401d801c[0m (0x401d8000 + 0x001c)
Error Counter
 (rw) (08)  [0;32mTXERRCNT[0m  - [07:00] -  Transmit Error Counter
 (rw) (08)  [0;32mRXERRCNT[0m  - [15:08] -  Receive Error Counter
 (rw) (08)  [0;32mTXERRCNT_FAST[0m  - [23:16] -  Transmit Error Counter for fast bits
 (rw) (08)  [0;32mRXERRCNT_FAST[0m  - [31:24] -  Receive Error Counter for fast bits
</lang>
#### p.CAN3.ESR1
<lang=dft>
 (rw)  [1;33m0x401d8020[0m (0x401d8000 + 0x0020)
Error and Status 1 register
 (rw) (01)  [0;32mWAKINT[0m  - [00:00] -  Wake-Up Interrupt
      0 - WAKINT_0 :
         No such occurrence.
      0x1 - WAKINT_1 :
         Indicates a recessive to dominant transition was received on the CAN bu
         s.
 (rw) (01)  [0;32mERRINT[0m  - [01:01] -  Error Interrupt
      0 - ERRINT_0 :
         No such occurrence.
      0x1 - ERRINT_1 :
         Indicates setting of any Error Bit in the Error and Status Register.
 (rw) (01)  [0;32mBOFFINT[0m  - [02:02] -  Bus Off Interrupt
      0 - BOFFINT_0 :
         No such occurrence.
      0x1 - BOFFINT_1 :
         FlexCAN module entered Bus Off state.
 (ro) (01)  [0;32mRX[0m  - [03:03] -  FlexCAN In Reception
      0 - RX_0 :
         FlexCAN is not receiving a message.
      0x1 - RX_1 :
         FlexCAN is receiving a message.
 (ro) (02)  [0;32mFLTCONF[0m  - [05:04] -  Fault Confinement State
      0 - FLTCONF_0 :
         Error Active
      0x1 - FLTCONF_1 :
         Error Passive
      #1x - FLTCONF_2 :
         Bus Off
 (ro) (01)  [0;32mTX[0m  - [06:06] -  FlexCAN In Transmission
      0 - TX_0 :
         FlexCAN is not transmitting a message.
      0x1 - TX_1 :
         FlexCAN is transmitting a message.
 (ro) (01)  [0;32mIDLE[0m  - [07:07] -  IDLE
      0 - IDLE_0 :
         No such occurrence.
      0x1 - IDLE_1 :
         CAN bus is now IDLE.
 (ro) (01)  [0;32mRXWRN[0m  - [08:08] -  Rx Error Warning
      0 - RXWRN_0 :
         No such occurrence.
      0x1 - RXWRN_1 :
         RXERRCNT is greater than or equal to 96.
 (ro) (01)  [0;32mTXWRN[0m  - [09:09] -  TX Error Warning
      0 - TXWRN_0 :
         No such occurrence.
      0x1 - TXWRN_1 :
         TXERRCNT is greater than or equal to 96.
 (ro) (01)  [0;32mSTFERR[0m  - [10:10] -  Stuffing Error
      0 - STFERR_0 :
         No such occurrence.
      0x1 - STFERR_1 :
         A Stuffing Error occurred since last read of this register.
 (ro) (01)  [0;32mFRMERR[0m  - [11:11] -  Form Error
      0 - FRMERR_0 :
         No such occurrence.
      0x1 - FRMERR_1 :
         A Form Error occurred since last read of this register.
 (ro) (01)  [0;32mCRCERR[0m  - [12:12] -  Cyclic Redundancy Check Error
      0 - CRCERR_0 :
         No such occurrence.
      0x1 - CRCERR_1 :
         A CRC error occurred since last read of this register.
 (ro) (01)  [0;32mACKERR[0m  - [13:13] -  Acknowledge Error
      0 - ACKERR_0 :
         No such occurrence.
      0x1 - ACKERR_1 :
         An ACK error occurred since last read of this register.
 (ro) (01)  [0;32mBIT0ERR[0m  - [14:14] -  Bit0 Error
      0 - BIT0ERR_0 :
         No such occurrence.
      0x1 - BIT0ERR_1 :
         At least one bit sent as dominant is received as recessive.
 (ro) (01)  [0;32mBIT1ERR[0m  - [15:15] -  Bit1 Error
      0 - BIT1ERR_0 :
         No such occurrence.
      0x1 - BIT1ERR_1 :
         At least one bit sent as recessive is received as dominant.
 (rw) (01)  [0;32mRWRNINT[0m  - [16:16] -  Rx Warning Interrupt Flag
      0 - RWRNINT_0 :
         No such occurrence.
      0x1 - RWRNINT_1 :
         The Rx error counter transitioned from less than 96 to greater than or 
         equal to 96.
 (rw) (01)  [0;32mTWRNINT[0m  - [17:17] -  Tx Warning Interrupt Flag
      0 - TWRNINT_0 :
         No such occurrence.
      0x1 - TWRNINT_1 :
         The Tx error counter transitioned from less than 96 to greater than or 
         equal to 96.
 (ro) (01)  [0;32mSYNCH[0m  - [18:18] -  CAN Synchronization Status
      0 - SYNCH_0 :
         FlexCAN is not synchronized to the CAN bus.
      0x1 - SYNCH_1 :
         FlexCAN is synchronized to the CAN bus.
 (rw) (01)  [0;32mBOFFDONEINT[0m  - [19:19] -  Bus Off Done Interrupt
      0 - BOFFDONEINT_0 :
         No such occurrence.
      0x1 - BOFFDONEINT_1 :
         FlexCAN module has completed Bus Off process.
 (rw) (01)  [0;32mERRINT_FAST[0m  - [20:20] -  Error Interrupt for errors detected in the Data Phase of CAN FD frames with the
  BRS bit set
      0 - ERRINT_FAST_0 :
         No such occurrence.
      0x1 - ERRINT_FAST_1 :
         Indicates setting of any Error Bit detected in the Data Phase of CAN FD
          frames with the BRS bit set.
 (rw) (01)  [0;32mERROVR[0m  - [21:21] -  Error Overrun bit
      0 - ERROVR_0 :
         Overrun has not occurred.
      0x1 - ERROVR_1 :
         Overrun has occurred.
 (ro) (01)  [0;32mSTFERR_FAST[0m  - [26:26] -  Stuffing Error in the Data Phase of CAN FD frames with the BRS bit set
      0 - STFERR_FAST_0 :
         No such occurrence.
      0x1 - STFERR_FAST_1 :
         A Stuffing Error occurred since last read of this register.
 (ro) (01)  [0;32mFRMERR_FAST[0m  - [27:27] -  Form Error in the Data Phase of CAN FD frames with the BRS bit set
      0 - FRMERR_FAST_0 :
         No such occurrence.
      0x1 - FRMERR_FAST_1 :
         A Form Error occurred since last read of this register.
 (ro) (01)  [0;32mCRCERR_FAST[0m  - [28:28] -  Cyclic Redundancy Check Error in the CRC field of CAN FD frames with the BRS bi
 t set
      0 - CRCERR_FAST_0 :
         No such occurrence.
      0x1 - CRCERR_FAST_1 :
         A CRC error occurred since last read of this register.
 (ro) (01)  [0;32mBIT0ERR_FAST[0m  - [30:30] -  Bit0 Error in the Data Phase of CAN FD frames with the BRS bit set
      0 - BIT0ERR_FAST_0 :
         No such occurrence.
      0x1 - BIT0ERR_FAST_1 :
         At least one bit sent as dominant is received as recessive.
 (ro) (01)  [0;32mBIT1ERR_FAST[0m  - [31:31] -  Bit1 Error in the Data Phase of CAN FD frames with the BRS bit set
      0 - BIT1ERR_FAST_0 :
         No such occurrence.
      0x1 - BIT1ERR_FAST_1 :
         At least one bit sent as recessive is received as dominant.
</lang>
#### p.can3.imask2
<link=p.CAN3.IMASK2>
#### CAN3.CS0
<link=p.CAN3.CS0>
#### CAN3.MB0_16B_CS
<link=p.CAN3.MB0_16B_CS>
#### can3.mb0_32b_id
<link=p.CAN3.MB0_32B_ID>
#### CAN3.MB0_32B_ID
<link=p.CAN3.MB0_32B_ID>
#### p.can3.mb0_32b_word1
<link=p.CAN3.MB0_32B_WORD1>
#### p.can3.mb0_64b_word1
<link=p.CAN3.MB0_64B_WORD1>
#### CAN3.MB0_8B_WORD1
<link=p.CAN3.MB0_8B_WORD1>
#### CAN3.MB0_16B_WORD2
<link=p.CAN3.MB0_16B_WORD2>
#### p.can3.mb1_8b_cs
<link=p.CAN3.MB1_8B_CS>
#### p.can3.mb1_16b_id
<link=p.CAN3.MB1_16B_ID>
#### can3.mb1_8b_word1
<link=p.CAN3.MB1_8B_WORD1>
#### p.CAN3.MB0_32B_WORD6
<lang=dft>
 (rw)  [1;33m0x401d80a0[0m (0x401d8000 + 0x00a0)
Message Buffer 0 WORD_32B Register
 (rw) (08)  [0;32mDATA_BYTE_27[0m  - [07:00] -  Data byte 0 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_26[0m  - [15:08] -  Data byte 1 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_25[0m  - [23:16] -  Data byte 2 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_24[0m  - [31:24] -  Data byte 3 of Rx/Tx frame.
</lang>
#### CAN3.MB0_64B_WORD6
<link=p.CAN3.MB0_64B_WORD6>
#### p.CAN3.MB1_16B_WORD0
<lang=dft>
 (rw)  [1;33m0x401d80a0[0m (0x401d8000 + 0x00a0)
Message Buffer 1 WORD_16B Register
 (rw) (08)  [0;32mDATA_BYTE_3[0m  - [07:00] -  Data byte 0 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_2[0m  - [15:08] -  Data byte 1 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_1[0m  - [23:16] -  Data byte 2 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_0[0m  - [31:24] -  Data byte 3 of Rx/Tx frame.
</lang>
#### p.CAN3.ID2
<lang=dft>
 (rw)  [1;33m0x401d80a4[0m (0x401d8000 + 0x00a4)
Message Buffer 2 ID Register
 (rw) (18)  [0;32mEXT[0m  - [17:00] -  Contains extended (LOW word) identifier of message buffer.
 (rw) (11)  [0;32mSTD[0m  - [28:18] -  Contains standard/extended (HIGH word) identifier of message buffer.
 (rw) (03)  [0;32mPRIO[0m  - [31:29] -  Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR an
 d it only makes sense for Tx buffers. These bits are not transmitted. They are 
 appended to the regular ID to define the transmission priority.
</lang>
#### can3.mb0_64b_word9
<link=p.CAN3.MB0_64B_WORD9>
#### p.CAN3.CS3
<lang=dft>
 (rw)  [1;33m0x401d80b0[0m (0x401d8000 + 0x00b0)
Message Buffer 3 CS Register
 (rw) (16)  [0;32mTIME_STAMP[0m  - [15:00] -  Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Runnin
 g Timer, captured for Tx and Rx frames at the time when the beginning of the Id
 entifier field appears on the CAN bus.
 (rw) (04)  [0;32mDLC[0m  - [19:16] -  Length of the data to be stored/transmitted.
 (rw) (01)  [0;32mRTR[0m  - [20:20] -  Remote Transmission Request. One/zero for remote/data frame.
 (rw) (01)  [0;32mIDE[0m  - [21:21] -  ID Extended. One/zero for extended/standard format frame.
 (rw) (01)  [0;32mSRR[0m  - [22:22] -  Substitute Remote Request. Contains a fixed recessive bit.
 (rw) (04)  [0;32mCODE[0m  - [27:24] -  Message Buffer Code. This 4-bit field can be accessed (read or write) by the CP
 U and by the FlexCAN module itself, as part of the message buffer matching and 
 arbitration process.
 (rw) (01)  [0;32mESI[0m  - [29:29] -  Error State Indicator. This bit indicates if the transmitting node is error act
 ive or error passive.
 (rw) (01)  [0;32mBRS[0m  - [30:30] -  Bit Rate Switch. This bit defines whether the bit rate is switched inside a CAN
  FD format frame.
 (rw) (01)  [0;32mEDL[0m  - [31:31] -  Extended Data Length. This bit distinguishes between CAN format and CAN FD form
 at frames. The EDL bit must not be set for Message Buffers configured to RANSWE
 R with code field 0b1010.
</lang>
#### p.can3.mb1_32b_word1
<link=p.CAN3.MB1_32B_WORD1>
#### can3.mb1_32b_word1
<link=p.CAN3.MB1_32B_WORD1>
#### p.can3.mb3_8b_id
<link=p.CAN3.MB3_8B_ID>
#### p.can3.mb0_64b_word12
<link=p.CAN3.MB0_64B_WORD12>
#### CAN3.MB2_16B_WORD0
<link=p.CAN3.MB2_16B_WORD0>
#### p.can3.mb3_8b_word0
<link=p.CAN3.MB3_8B_WORD0>
#### CAN3.MB1_32B_WORD3
<link=p.CAN3.MB1_32B_WORD3>
#### p.can3.id4
<link=p.CAN3.ID4>
#### CAN3.MB0_64B_WORD15
<link=p.CAN3.MB0_64B_WORD15>
#### CAN3.WORD04
<link=p.CAN3.WORD04>
#### can3.word14
<link=p.CAN3.WORD14>
#### p.can3.cs5
<link=p.CAN3.CS5>
#### can3.mb1_64b_word1
<link=p.CAN3.MB1_64B_WORD1>
#### p.CAN3.MB3_16B_WORD2
<lang=dft>
 (rw)  [1;33m0x401d80d8[0m (0x401d8000 + 0x00d8)
Message Buffer 3 WORD_16B Register
 (rw) (08)  [0;32mDATA_BYTE_11[0m  - [07:00] -  Data byte 0 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_10[0m  - [15:08] -  Data byte 1 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_9[0m  - [23:16] -  Data byte 2 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_8[0m  - [31:24] -  Data byte 3 of Rx/Tx frame.
</lang>
#### p.can3.mb2_32b_word1
<link=p.CAN3.MB2_32B_WORD1>
#### can3.mb2_32b_word2
<link=p.CAN3.MB2_32B_WORD2>
#### p.CAN3.MB1_64B_WORD5
<lang=dft>
 (rw)  [1;33m0x401d80e4[0m (0x401d8000 + 0x00e4)
Message Buffer 1 WORD_64B Register
 (rw) (08)  [0;32mDATA_BYTE_23[0m  - [07:00] -  Data byte 0 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_22[0m  - [15:08] -  Data byte 1 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_21[0m  - [23:16] -  Data byte 2 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_20[0m  - [31:24] -  Data byte 3 of Rx/Tx frame.
</lang>
#### CAN3.MB1_64B_WORD6
<link=p.CAN3.MB1_64B_WORD6>
#### can3.mb6_8b_word0
<link=p.CAN3.MB6_8B_WORD0>
#### p.CAN3.WORD17
<lang=dft>
 (rw)  [1;33m0x401d80fc[0m (0x401d8000 + 0x00fc)
Message Buffer 7 WORD1 Register
 (rw) (08)  [0;32mDATA_BYTE_7[0m  - [07:00] -  Data byte 0 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_6[0m  - [15:08] -  Data byte 1 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_5[0m  - [23:16] -  Data byte 2 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_4[0m  - [31:24] -  Data byte 3 of Rx/Tx frame.
</lang>
#### p.can3.mb8_8b_cs
<link=p.CAN3.MB8_8B_CS>
#### p.can3.mb3_32b_word1
<link=p.CAN3.MB3_32B_WORD1>
#### can3.mb3_32b_word1
<link=p.CAN3.MB3_32B_WORD1>
#### CAN3.MB8_8B_ID
<link=p.CAN3.MB8_8B_ID>
#### CAN3.MB1_64B_WORD15
<link=p.CAN3.MB1_64B_WORD15>
#### CAN3.WORD18
<link=p.CAN3.WORD18>
#### can3.mb2_64b_cs
<link=p.CAN3.MB2_64B_CS>
#### can3.mb6_16b_cs
<link=p.CAN3.MB6_16B_CS>
#### can3.id9
<link=p.CAN3.ID9>
#### CAN3.MB3_32B_WORD5
<link=p.CAN3.MB3_32B_WORD5>
#### p.CAN3.WORD09
<lang=dft>
 (rw)  [1;33m0x401d8118[0m (0x401d8000 + 0x0118)
Message Buffer 9 WORD0 Register
 (rw) (08)  [0;32mDATA_BYTE_3[0m  - [07:00] -  Data byte 0 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_2[0m  - [15:08] -  Data byte 1 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_1[0m  - [23:16] -  Data byte 2 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_0[0m  - [31:24] -  Data byte 3 of Rx/Tx frame.
</lang>
#### p.can3.word19
<link=p.CAN3.WORD19>
#### p.CAN3.CS10
<lang=dft>
 (rw)  [1;33m0x401d8120[0m (0x401d8000 + 0x0120)
Message Buffer 10 CS Register
 (rw) (16)  [0;32mTIME_STAMP[0m  - [15:00] -  Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Runnin
 g Timer, captured for Tx and Rx frames at the time when the beginning of the Id
 entifier field appears on the CAN bus.
 (rw) (04)  [0;32mDLC[0m  - [19:16] -  Length of the data to be stored/transmitted.
 (rw) (01)  [0;32mRTR[0m  - [20:20] -  Remote Transmission Request. One/zero for remote/data frame.
 (rw) (01)  [0;32mIDE[0m  - [21:21] -  ID Extended. One/zero for extended/standard format frame.
 (rw) (01)  [0;32mSRR[0m  - [22:22] -  Substitute Remote Request. Contains a fixed recessive bit.
 (rw) (04)  [0;32mCODE[0m  - [27:24] -  Message Buffer Code. This 4-bit field can be accessed (read or write) by the CP
 U and by the FlexCAN module itself, as part of the message buffer matching and 
 arbitration process.
 (rw) (01)  [0;32mESI[0m  - [29:29] -  Error State Indicator. This bit indicates if the transmitting node is error act
 ive or error passive.
 (rw) (01)  [0;32mBRS[0m  - [30:30] -  Bit Rate Switch. This bit defines whether the bit rate is switched inside a CAN
  FD format frame.
 (rw) (01)  [0;32mEDL[0m  - [31:31] -  Extended Data Length. This bit distinguishes between CAN format and CAN FD form
 at frames. The EDL bit must not be set for Message Buffers configured to RANSWE
 R with code field 0b1010.
</lang>
#### can3.mb2_64b_word2
<link=p.CAN3.MB2_64B_WORD2>
#### p.CAN3.MB7_16B_CS
<lang=dft>
 (rw)  [1;33m0x401d8128[0m (0x401d8000 + 0x0128)
Message Buffer 7 CS Register
 (rw) (16)  [0;32mTIME_STAMP[0m  - [15:00] -  Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Runnin
 g Timer, captured for Tx and Rx frames at the time when the beginning of the Id
 entifier field appears on the CAN bus.
 (rw) (04)  [0;32mDLC[0m  - [19:16] -  Length of the data to be stored/transmitted.
 (rw) (01)  [0;32mRTR[0m  - [20:20] -  Remote Transmission Request. One/zero for remote/data frame.
 (rw) (01)  [0;32mIDE[0m  - [21:21] -  ID Extended. One/zero for extended/standard format frame.
 (rw) (01)  [0;32mSRR[0m  - [22:22] -  Substitute Remote Request. Contains a fixed recessive bit.
 (rw) (04)  [0;32mCODE[0m  - [27:24] -  Message Buffer Code. This 4-bit field can be accessed (read or write) by the CP
 U and by the FlexCAN module itself, as part of the message buffer matching and 
 arbitration process.
 (rw) (01)  [0;32mESI[0m  - [29:29] -  Error State Indicator. This bit indicates if the transmitting node is error act
 ive or error passive.
 (rw) (01)  [0;32mBRS[0m  - [30:30] -  Bit Rate Switch. This bit defines whether the bit rate is switched inside a CAN
  FD format frame.
 (rw) (01)  [0;32mEDL[0m  - [31:31] -  Extended Data Length. This bit distinguishes between CAN format and CAN FD form
 at frames. The EDL bit must not be set for Message Buffers configured to RANSWE
 R with code field 0b1010.
</lang>
#### can3.mb7_16b_id
<link=p.CAN3.MB7_16B_ID>
#### p.CAN3.MB4_32B_WORD2
<lang=dft>
 (rw)  [1;33m0x401d8130[0m (0x401d8000 + 0x0130)
Message Buffer 4 WORD_32B Register
 (rw) (08)  [0;32mDATA_BYTE_11[0m  - [07:00] -  Data byte 0 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_10[0m  - [15:08] -  Data byte 1 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_9[0m  - [23:16] -  Data byte 2 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_8[0m  - [31:24] -  Data byte 3 of Rx/Tx frame.
</lang>
#### can3.mb11_8b_id
<link=p.CAN3.MB11_8B_ID>
#### p.can3.mb4_32b_word5
<link=p.CAN3.MB4_32B_WORD5>
#### can3.id12
<link=p.CAN3.ID12>
#### p.CAN3.MB2_64B_WORD11
<lang=dft>
 (rw)  [1;33m0x401d8144[0m (0x401d8000 + 0x0144)
Message Buffer 2 WORD_64B Register
 (rw) (08)  [0;32mDATA_BYTE_47[0m  - [07:00] -  Data byte 0 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_46[0m  - [15:08] -  Data byte 1 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_45[0m  - [23:16] -  Data byte 2 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_44[0m  - [31:24] -  Data byte 3 of Rx/Tx frame.
</lang>
#### p.can3.mb2_64b_word14
<link=p.CAN3.MB2_64B_WORD14>
#### p.can3.mb8_16b_word2
<link=p.CAN3.MB8_16B_WORD2>
#### CAN3.ID13
<link=p.CAN3.ID13>
#### can3.mb2_64b_word15
<link=p.CAN3.MB2_64B_WORD15>
#### CAN3.MB3_64B_ID
<link=p.CAN3.MB3_64B_ID>
#### CAN3.WORD113
<link=p.CAN3.WORD113>
#### p.can3.mb14_8b_cs
<link=p.CAN3.MB14_8B_CS>
#### p.can3.mb14_8b_id
<link=p.CAN3.MB14_8B_ID>
#### p.can3.mb5_32b_word5
<link=p.CAN3.MB5_32B_WORD5>
#### can3.mb5_32b_word5
<link=p.CAN3.MB5_32B_WORD5>
#### can3.mb9_16b_word2
<link=p.CAN3.MB9_16B_WORD2>
#### p.can3.mb3_64b_word3
<link=p.CAN3.MB3_64B_WORD3>
#### CAN3.MB5_32B_WORD7
<link=p.CAN3.MB5_32B_WORD7>
#### p.can3.mb9_16b_word3
<link=p.CAN3.MB9_16B_WORD3>
#### p.CAN3.WORD114
<lang=dft>
 (rw)  [1;33m0x401d816c[0m (0x401d8000 + 0x016c)
Message Buffer 14 WORD1 Register
 (rw) (08)  [0;32mDATA_BYTE_7[0m  - [07:00] -  Data byte 0 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_6[0m  - [15:08] -  Data byte 1 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_5[0m  - [23:16] -  Data byte 2 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_4[0m  - [31:24] -  Data byte 3 of Rx/Tx frame.
</lang>
#### p.CAN3.ID15
<lang=dft>
 (rw)  [1;33m0x401d8174[0m (0x401d8000 + 0x0174)
Message Buffer 15 ID Register
 (rw) (18)  [0;32mEXT[0m  - [17:00] -  Contains extended (LOW word) identifier of message buffer.
 (rw) (11)  [0;32mSTD[0m  - [28:18] -  Contains standard/extended (HIGH word) identifier of message buffer.
 (rw) (03)  [0;32mPRIO[0m  - [31:29] -  Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR an
 d it only makes sense for Tx buffers. These bits are not transmitted. They are 
 appended to the regular ID to define the transmission priority.
</lang>
#### p.can3.mb6_32b_id
<link=p.CAN3.MB6_32B_ID>
#### can3.mb15_8b_word0
<link=p.CAN3.MB15_8B_WORD0>
#### p.can3.mb11_16b_cs
<link=p.CAN3.MB11_16B_CS>
#### can3.mb11_16b_id
<link=p.CAN3.MB11_16B_ID>
#### p.can3.mb16_8b_word1
<link=p.CAN3.MB16_8B_WORD1>
#### p.can3.mb6_32b_word5
<link=p.CAN3.MB6_32B_WORD5>
#### CAN3.CS17
<link=p.CAN3.CS17>
#### can3.mb6_32b_word6
<link=p.CAN3.MB6_32B_WORD6>
#### p.can3.id17
<link=p.CAN3.ID17>
#### CAN3.MB18_8B_ID
<link=p.CAN3.MB18_8B_ID>
#### CAN3.MB7_32B_WORD1
<link=p.CAN3.MB7_32B_WORD1>
#### p.CAN3.MB4_64B_WORD0
<lang=dft>
 (rw)  [1;33m0x401d81a8[0m (0x401d8000 + 0x01a8)
Message Buffer 4 WORD_64B Register
 (rw) (08)  [0;32mDATA_BYTE_3[0m  - [07:00] -  Data byte 0 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_2[0m  - [15:08] -  Data byte 1 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_1[0m  - [23:16] -  Data byte 2 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_0[0m  - [31:24] -  Data byte 3 of Rx/Tx frame.
</lang>
#### p.can3.mb7_32b_word5
<link=p.CAN3.MB7_32B_WORD5>
#### can3.mb7_32b_word5
<link=p.CAN3.MB7_32B_WORD5>
#### can3.mb19_8b_word0
<link=p.CAN3.MB19_8B_WORD0>
#### CAN3.MB4_64B_WORD5
<link=p.CAN3.MB4_64B_WORD5>
#### p.CAN3.MB20_8B_CS
<lang=dft>
 (rw)  [1;33m0x401d81c0[0m (0x401d8000 + 0x01c0)
Message Buffer 20 CS Register
 (rw) (16)  [0;32mTIME_STAMP[0m  - [15:00] -  Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Runnin
 g Timer, captured for Tx and Rx frames at the time when the beginning of the Id
 entifier field appears on the CAN bus.
 (rw) (04)  [0;32mDLC[0m  - [19:16] -  Length of the data to be stored/transmitted.
 (rw) (01)  [0;32mRTR[0m  - [20:20] -  Remote Transmission Request. One/zero for remote/data frame.
 (rw) (01)  [0;32mIDE[0m  - [21:21] -  ID Extended. One/zero for extended/standard format frame.
 (rw) (01)  [0;32mSRR[0m  - [22:22] -  Substitute Remote Request. Contains a fixed recessive bit.
 (rw) (04)  [0;32mCODE[0m  - [27:24] -  Message Buffer Code. This 4-bit field can be accessed (read or write) by the CP
 U and by the FlexCAN module itself, as part of the message buffer matching and 
 arbitration process.
 (rw) (01)  [0;32mESI[0m  - [29:29] -  Error State Indicator. This bit indicates if the transmitting node is error act
 ive or error passive.
 (rw) (01)  [0;32mBRS[0m  - [30:30] -  Bit Rate Switch. This bit defines whether the bit rate is switched inside a CAN
  FD format frame.
 (rw) (01)  [0;32mEDL[0m  - [31:31] -  Extended Data Length. This bit distinguishes between CAN format and CAN FD form
 at frames. The EDL bit must not be set for Message Buffers configured to RANSWE
 R with code field 0b1010.
</lang>
#### p.can3.mb4_64b_word6
<link=p.CAN3.MB4_64B_WORD6>
#### can3.word020
<link=p.CAN3.WORD020>
#### p.CAN3.MB21_8B_CS
<lang=dft>
 (rw)  [1;33m0x401d81d0[0m (0x401d8000 + 0x01d0)
Message Buffer 21 CS Register
 (rw) (16)  [0;32mTIME_STAMP[0m  - [15:00] -  Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Runnin
 g Timer, captured for Tx and Rx frames at the time when the beginning of the Id
 entifier field appears on the CAN bus.
 (rw) (04)  [0;32mDLC[0m  - [19:16] -  Length of the data to be stored/transmitted.
 (rw) (01)  [0;32mRTR[0m  - [20:20] -  Remote Transmission Request. One/zero for remote/data frame.
 (rw) (01)  [0;32mIDE[0m  - [21:21] -  ID Extended. One/zero for extended/standard format frame.
 (rw) (01)  [0;32mSRR[0m  - [22:22] -  Substitute Remote Request. Contains a fixed recessive bit.
 (rw) (04)  [0;32mCODE[0m  - [27:24] -  Message Buffer Code. This 4-bit field can be accessed (read or write) by the CP
 U and by the FlexCAN module itself, as part of the message buffer matching and 
 arbitration process.
 (rw) (01)  [0;32mESI[0m  - [29:29] -  Error State Indicator. This bit indicates if the transmitting node is error act
 ive or error passive.
 (rw) (01)  [0;32mBRS[0m  - [30:30] -  Bit Rate Switch. This bit defines whether the bit rate is switched inside a CAN
  FD format frame.
 (rw) (01)  [0;32mEDL[0m  - [31:31] -  Extended Data Length. This bit distinguishes between CAN format and CAN FD form
 at frames. The EDL bit must not be set for Message Buffers configured to RANSWE
 R with code field 0b1010.
</lang>
#### CAN3.MB21_8B_CS
<link=p.CAN3.MB21_8B_CS>
#### can3.mb4_64b_word10
<link=p.CAN3.MB4_64B_WORD10>
#### p.CAN3.MB21_8B_ID
<lang=dft>
 (rw)  [1;33m0x401d81d4[0m (0x401d8000 + 0x01d4)
Message Buffer 21 ID Register
 (rw) (18)  [0;32mEXT[0m  - [17:00] -  Contains extended (LOW word) identifier of message buffer.
 (rw) (11)  [0;32mSTD[0m  - [28:18] -  Contains standard/extended (HIGH word) identifier of message buffer.
 (rw) (03)  [0;32mPRIO[0m  - [31:29] -  Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR an
 d it only makes sense for Tx buffers. These bits are not transmitted. They are 
 appended to the regular ID to define the transmission priority.
</lang>
#### CAN3.MB8_32B_WORD4
<link=p.CAN3.MB8_32B_WORD4>
#### p.can3.mb14_16b_word2
<link=p.CAN3.MB14_16B_WORD2>
#### can3.mb14_16b_word3
<link=p.CAN3.MB14_16B_WORD3>
#### p.CAN3.MB4_64B_WORD15
<lang=dft>
 (rw)  [1;33m0x401d81e4[0m (0x401d8000 + 0x01e4)
Message Buffer 4 WORD_64B Register
 (rw) (08)  [0;32mDATA_BYTE_63[0m  - [07:00] -  Data byte 0 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_62[0m  - [15:08] -  Data byte 1 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_61[0m  - [23:16] -  Data byte 2 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_60[0m  - [31:24] -  Data byte 3 of Rx/Tx frame.
</lang>
#### CAN3.MB22_8B_WORD0
<link=p.CAN3.MB22_8B_WORD0>
#### p.can3.mb5_64b_cs
<link=p.CAN3.MB5_64B_CS>
#### CAN3.WORD122
<link=p.CAN3.WORD122>
#### p.CAN3.MB5_64B_WORD0
<lang=dft>
 (rw)  [1;33m0x401d81f0[0m (0x401d8000 + 0x01f0)
Message Buffer 5 WORD_64B Register
 (rw) (08)  [0;32mDATA_BYTE_3[0m  - [07:00] -  Data byte 0 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_2[0m  - [15:08] -  Data byte 1 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_1[0m  - [23:16] -  Data byte 2 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_0[0m  - [31:24] -  Data byte 3 of Rx/Tx frame.
</lang>
#### can3.mb23_8b_id
<link=p.CAN3.MB23_8B_ID>
#### CAN3.MB5_64B_WORD3
<link=p.CAN3.MB5_64B_WORD3>
#### can3.mb16_16b_word0
<link=p.CAN3.MB16_16B_WORD0>
#### can3.mb24_8b_word0
<link=p.CAN3.MB24_8B_WORD0>
#### can3.mb5_64b_word6
<link=p.CAN3.MB5_64B_WORD6>
#### p.can3.mb16_16b_word1
<link=p.CAN3.MB16_16B_WORD1>
#### CAN3.MB10_32B_CS
<link=p.CAN3.MB10_32B_CS>
#### p.can3.mb17_16b_cs
<link=p.CAN3.MB17_16B_CS>
#### p.CAN3.MB10_32B_WORD1
<lang=dft>
 (rw)  [1;33m0x401d821c[0m (0x401d8000 + 0x021c)
Message Buffer 10 WORD_32B Register
 (rw) (08)  [0;32mDATA_BYTE_7[0m  - [07:00] -  Data byte 0 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_6[0m  - [15:08] -  Data byte 1 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_5[0m  - [23:16] -  Data byte 2 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_4[0m  - [31:24] -  Data byte 3 of Rx/Tx frame.
</lang>
#### can3.word125
<link=p.CAN3.WORD125>
#### CAN3.CS26
<link=p.CAN3.CS26>
#### CAN3.MB10_32B_WORD2
<link=p.CAN3.MB10_32B_WORD2>
#### p.can3.mb26_8b_cs
<link=p.CAN3.MB26_8B_CS>
#### p.can3.id26
<link=p.CAN3.ID26>
#### CAN3.ID26
<link=p.CAN3.ID26>
#### can3.mb5_64b_word14
<link=p.CAN3.MB5_64B_WORD14>
#### p.CAN3.MB5_64B_WORD15
<lang=dft>
 (rw)  [1;33m0x401d822c[0m (0x401d8000 + 0x022c)
Message Buffer 5 WORD_64B Register
 (rw) (08)  [0;32mDATA_BYTE_63[0m  - [07:00] -  Data byte 0 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_62[0m  - [15:08] -  Data byte 1 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_61[0m  - [23:16] -  Data byte 2 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_60[0m  - [31:24] -  Data byte 3 of Rx/Tx frame.
</lang>
#### CAN3.MB18_16B_CS
<link=p.CAN3.MB18_16B_CS>
#### p.can3.mb6_64b_cs
<link=p.CAN3.MB6_64B_CS>
#### CAN3.WORD027
<link=p.CAN3.WORD027>
#### p.CAN3.MB11_32B_WORD0
<lang=dft>
 (rw)  [1;33m0x401d8240[0m (0x401d8000 + 0x0240)
Message Buffer 11 WORD_32B Register
 (rw) (08)  [0;32mDATA_BYTE_3[0m  - [07:00] -  Data byte 0 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_2[0m  - [15:08] -  Data byte 1 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_1[0m  - [23:16] -  Data byte 2 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_0[0m  - [31:24] -  Data byte 3 of Rx/Tx frame.
</lang>
#### can3.id28
<link=p.CAN3.ID28>
#### p.can3.mb11_32b_word1
<link=p.CAN3.MB11_32B_WORD1>
#### can3.mb11_32b_word1
<link=p.CAN3.MB11_32B_WORD1>
#### CAN3.MB11_32B_WORD1
<link=p.CAN3.MB11_32B_WORD1>
#### CAN3.MB18_16B_WORD3
<link=p.CAN3.MB18_16B_WORD3>
#### can3.mb28_8b_word0
<link=p.CAN3.MB28_8B_WORD0>
#### p.CAN3.WORD028
<lang=dft>
 (rw)  [1;33m0x401d8248[0m (0x401d8000 + 0x0248)
Message Buffer 28 WORD0 Register
 (rw) (08)  [0;32mDATA_BYTE_3[0m  - [07:00] -  Data byte 0 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_2[0m  - [15:08] -  Data byte 1 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_1[0m  - [23:16] -  Data byte 2 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_0[0m  - [31:24] -  Data byte 3 of Rx/Tx frame.
</lang>
#### can3.mb6_64b_word5
<link=p.CAN3.MB6_64B_WORD5>
#### p.CAN3.CS29
<lang=dft>
 (rw)  [1;33m0x401d8250[0m (0x401d8000 + 0x0250)
Message Buffer 29 CS Register
 (rw) (16)  [0;32mTIME_STAMP[0m  - [15:00] -  Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Runnin
 g Timer, captured for Tx and Rx frames at the time when the beginning of the Id
 entifier field appears on the CAN bus.
 (rw) (04)  [0;32mDLC[0m  - [19:16] -  Length of the data to be stored/transmitted.
 (rw) (01)  [0;32mRTR[0m  - [20:20] -  Remote Transmission Request. One/zero for remote/data frame.
 (rw) (01)  [0;32mIDE[0m  - [21:21] -  ID Extended. One/zero for extended/standard format frame.
 (rw) (01)  [0;32mSRR[0m  - [22:22] -  Substitute Remote Request. Contains a fixed recessive bit.
 (rw) (04)  [0;32mCODE[0m  - [27:24] -  Message Buffer Code. This 4-bit field can be accessed (read or write) by the CP
 U and by the FlexCAN module itself, as part of the message buffer matching and 
 arbitration process.
 (rw) (01)  [0;32mESI[0m  - [29:29] -  Error State Indicator. This bit indicates if the transmitting node is error act
 ive or error passive.
 (rw) (01)  [0;32mBRS[0m  - [30:30] -  Bit Rate Switch. This bit defines whether the bit rate is switched inside a CAN
  FD format frame.
 (rw) (01)  [0;32mEDL[0m  - [31:31] -  Extended Data Length. This bit distinguishes between CAN format and CAN FD form
 at frames. The EDL bit must not be set for Message Buffers configured to RANSWE
 R with code field 0b1010.
</lang>
#### p.CAN3.MB19_16B_WORD2
<lang=dft>
 (rw)  [1;33m0x401d8258[0m (0x401d8000 + 0x0258)
Message Buffer 19 WORD_16B Register
 (rw) (08)  [0;32mDATA_BYTE_11[0m  - [07:00] -  Data byte 0 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_10[0m  - [15:08] -  Data byte 1 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_9[0m  - [23:16] -  Data byte 2 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_8[0m  - [31:24] -  Data byte 3 of Rx/Tx frame.
</lang>
#### p.can3.mb19_16b_word2
<link=p.CAN3.MB19_16B_WORD2>
#### CAN3.MB6_64B_WORD8
<link=p.CAN3.MB6_64B_WORD8>
#### CAN3.MB19_16B_WORD3
<link=p.CAN3.MB19_16B_WORD3>
#### p.CAN3.MB6_64B_WORD9
<lang=dft>
 (rw)  [1;33m0x401d825c[0m (0x401d8000 + 0x025c)
Message Buffer 6 WORD_64B Register
 (rw) (08)  [0;32mDATA_BYTE_39[0m  - [07:00] -  Data byte 0 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_38[0m  - [15:08] -  Data byte 1 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_37[0m  - [23:16] -  Data byte 2 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_36[0m  - [31:24] -  Data byte 3 of Rx/Tx frame.
</lang>
#### CAN3.MB12_32B_WORD1
<link=p.CAN3.MB12_32B_WORD1>
#### CAN3.MB20_16B_WORD1
<link=p.CAN3.MB20_16B_WORD1>
#### CAN3.CS31
<link=p.CAN3.CS31>
#### p.CAN3.MB12_32B_WORD2
<lang=dft>
 (rw)  [1;33m0x401d8270[0m (0x401d8000 + 0x0270)
Message Buffer 12 WORD_32B Register
 (rw) (08)  [0;32mDATA_BYTE_11[0m  - [07:00] -  Data byte 0 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_10[0m  - [15:08] -  Data byte 1 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_9[0m  - [23:16] -  Data byte 2 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_8[0m  - [31:24] -  Data byte 3 of Rx/Tx frame.
</lang>
#### CAN3.MB6_64B_WORD14
<link=p.CAN3.MB6_64B_WORD14>
#### p.CAN3.MB31_8B_ID
<lang=dft>
 (rw)  [1;33m0x401d8274[0m (0x401d8000 + 0x0274)
Message Buffer 31 ID Register
 (rw) (18)  [0;32mEXT[0m  - [17:00] -  Contains extended (LOW word) identifier of message buffer.
 (rw) (11)  [0;32mSTD[0m  - [28:18] -  Contains standard/extended (HIGH word) identifier of message buffer.
 (rw) (03)  [0;32mPRIO[0m  - [31:29] -  Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR an
 d it only makes sense for Tx buffers. These bits are not transmitted. They are 
 appended to the regular ID to define the transmission priority.
</lang>
#### p.CAN3.WORD132
<lang=dft>
 (rw)  [1;33m0x401d828c[0m (0x401d8000 + 0x028c)
Message Buffer 32 WORD1 Register
 (rw) (08)  [0;32mDATA_BYTE_7[0m  - [07:00] -  Data byte 0 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_6[0m  - [15:08] -  Data byte 1 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_5[0m  - [23:16] -  Data byte 2 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_4[0m  - [31:24] -  Data byte 3 of Rx/Tx frame.
</lang>
#### p.can3.mb13_32b_word0
<link=p.CAN3.MB13_32B_WORD0>
#### CAN3.MB13_32B_WORD0
<link=p.CAN3.MB13_32B_WORD0>
#### p.CAN3.MB13_32B_WORD1
<lang=dft>
 (rw)  [1;33m0x401d8294[0m (0x401d8000 + 0x0294)
Message Buffer 13 WORD_32B Register
 (rw) (08)  [0;32mDATA_BYTE_7[0m  - [07:00] -  Data byte 0 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_6[0m  - [15:08] -  Data byte 1 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_5[0m  - [23:16] -  Data byte 2 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_4[0m  - [31:24] -  Data byte 3 of Rx/Tx frame.
</lang>
#### can3.mb13_32b_word2
<link=p.CAN3.MB13_32B_WORD2>
#### p.can3.mb7_64b_word6
<link=p.CAN3.MB7_64B_WORD6>
#### can3.id34
<link=p.CAN3.ID34>
#### CAN3.MB22_16B_WORD3
<link=p.CAN3.MB22_16B_WORD3>
#### p.CAN3.MB7_64B_WORD9
<lang=dft>
 (rw)  [1;33m0x401d82a4[0m (0x401d8000 + 0x02a4)
Message Buffer 7 WORD_64B Register
 (rw) (08)  [0;32mDATA_BYTE_39[0m  - [07:00] -  Data byte 0 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_38[0m  - [15:08] -  Data byte 1 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_37[0m  - [23:16] -  Data byte 2 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_36[0m  - [31:24] -  Data byte 3 of Rx/Tx frame.
</lang>
#### can3.mb34_8b_word0
<link=p.CAN3.MB34_8B_WORD0>
#### CAN3.MB7_64B_WORD10
<link=p.CAN3.MB7_64B_WORD10>
#### CAN3.WORD034
<link=p.CAN3.WORD034>
#### p.CAN3.MB35_8B_CS
<lang=dft>
 (rw)  [1;33m0x401d82b0[0m (0x401d8000 + 0x02b0)
Message Buffer 35 CS Register
 (rw) (16)  [0;32mTIME_STAMP[0m  - [15:00] -  Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Runnin
 g Timer, captured for Tx and Rx frames at the time when the beginning of the Id
 entifier field appears on the CAN bus.
 (rw) (04)  [0;32mDLC[0m  - [19:16] -  Length of the data to be stored/transmitted.
 (rw) (01)  [0;32mRTR[0m  - [20:20] -  Remote Transmission Request. One/zero for remote/data frame.
 (rw) (01)  [0;32mIDE[0m  - [21:21] -  ID Extended. One/zero for extended/standard format frame.
 (rw) (01)  [0;32mSRR[0m  - [22:22] -  Substitute Remote Request. Contains a fixed recessive bit.
 (rw) (04)  [0;32mCODE[0m  - [27:24] -  Message Buffer Code. This 4-bit field can be accessed (read or write) by the CP
 U and by the FlexCAN module itself, as part of the message buffer matching and 
 arbitration process.
 (rw) (01)  [0;32mESI[0m  - [29:29] -  Error State Indicator. This bit indicates if the transmitting node is error act
 ive or error passive.
 (rw) (01)  [0;32mBRS[0m  - [30:30] -  Bit Rate Switch. This bit defines whether the bit rate is switched inside a CAN
  FD format frame.
 (rw) (01)  [0;32mEDL[0m  - [31:31] -  Extended Data Length. This bit distinguishes between CAN format and CAN FD form
 at frames. The EDL bit must not be set for Message Buffers configured to RANSWE
 R with code field 0b1010.
</lang>
#### p.CAN3.MB7_64B_WORD12
<lang=dft>
 (rw)  [1;33m0x401d82b0[0m (0x401d8000 + 0x02b0)
Message Buffer 7 WORD_64B Register
 (rw) (08)  [0;32mDATA_BYTE_51[0m  - [07:00] -  Data byte 0 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_50[0m  - [15:08] -  Data byte 1 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_49[0m  - [23:16] -  Data byte 2 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_48[0m  - [31:24] -  Data byte 3 of Rx/Tx frame.
</lang>
#### can3.mb7_64b_word12
<link=p.CAN3.MB7_64B_WORD12>
#### CAN3.ID35
<link=p.CAN3.ID35>
#### p.can3.mb14_32b_id
<link=p.CAN3.MB14_32B_ID>
#### CAN3.MB35_8B_WORD1
<link=p.CAN3.MB35_8B_WORD1>
#### p.can3.mb24_16b_id
<link=p.CAN3.MB24_16B_ID>
#### p.CAN3.MB14_32B_WORD5
<lang=dft>
 (rw)  [1;33m0x401d82cc[0m (0x401d8000 + 0x02cc)
Message Buffer 14 WORD_32B Register
 (rw) (08)  [0;32mDATA_BYTE_23[0m  - [07:00] -  Data byte 0 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_22[0m  - [15:08] -  Data byte 1 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_21[0m  - [23:16] -  Data byte 2 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_20[0m  - [31:24] -  Data byte 3 of Rx/Tx frame.
</lang>
#### can3.word136
<link=p.CAN3.WORD136>
#### p.can3.cs37
<link=p.CAN3.CS37>
#### CAN3.MB14_32B_WORD6
<link=p.CAN3.MB14_32B_WORD6>
#### p.can3.mb24_16b_word2
<link=p.CAN3.MB24_16B_WORD2>
#### CAN3.MB24_16B_WORD2
<link=p.CAN3.MB24_16B_WORD2>
#### p.CAN3.MB8_64B_WORD2
<lang=dft>
 (rw)  [1;33m0x401d82d0[0m (0x401d8000 + 0x02d0)
Message Buffer 8 WORD_64B Register
 (rw) (08)  [0;32mDATA_BYTE_11[0m  - [07:00] -  Data byte 0 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_10[0m  - [15:08] -  Data byte 1 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_9[0m  - [23:16] -  Data byte 2 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_8[0m  - [31:24] -  Data byte 3 of Rx/Tx frame.
</lang>
#### p.CAN3.MB37_8B_WORD0
<lang=dft>
 (rw)  [1;33m0x401d82d8[0m (0x401d8000 + 0x02d8)
Message Buffer 37 WORD_8B Register
 (rw) (08)  [0;32mDATA_BYTE_3[0m  - [07:00] -  Data byte 0 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_2[0m  - [15:08] -  Data byte 1 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_1[0m  - [23:16] -  Data byte 2 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_0[0m  - [31:24] -  Data byte 3 of Rx/Tx frame.
</lang>
#### can3.word037
<link=p.CAN3.WORD037>
#### p.CAN3.MB38_8B_CS
<lang=dft>
 (rw)  [1;33m0x401d82e0[0m (0x401d8000 + 0x02e0)
Message Buffer 38 CS Register
 (rw) (16)  [0;32mTIME_STAMP[0m  - [15:00] -  Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Runnin
 g Timer, captured for Tx and Rx frames at the time when the beginning of the Id
 entifier field appears on the CAN bus.
 (rw) (04)  [0;32mDLC[0m  - [19:16] -  Length of the data to be stored/transmitted.
 (rw) (01)  [0;32mRTR[0m  - [20:20] -  Remote Transmission Request. One/zero for remote/data frame.
 (rw) (01)  [0;32mIDE[0m  - [21:21] -  ID Extended. One/zero for extended/standard format frame.
 (rw) (01)  [0;32mSRR[0m  - [22:22] -  Substitute Remote Request. Contains a fixed recessive bit.
 (rw) (04)  [0;32mCODE[0m  - [27:24] -  Message Buffer Code. This 4-bit field can be accessed (read or write) by the CP
 U and by the FlexCAN module itself, as part of the message buffer matching and 
 arbitration process.
 (rw) (01)  [0;32mESI[0m  - [29:29] -  Error State Indicator. This bit indicates if the transmitting node is error act
 ive or error passive.
 (rw) (01)  [0;32mBRS[0m  - [30:30] -  Bit Rate Switch. This bit defines whether the bit rate is switched inside a CAN
  FD format frame.
 (rw) (01)  [0;32mEDL[0m  - [31:31] -  Extended Data Length. This bit distinguishes between CAN format and CAN FD form
 at frames. The EDL bit must not be set for Message Buffers configured to RANSWE
 R with code field 0b1010.
</lang>
#### p.can3.mb25_16b_word1
<link=p.CAN3.MB25_16B_WORD1>
#### can3.mb38_8b_id
<link=p.CAN3.MB38_8B_ID>
#### can3.mb8_64b_word7
<link=p.CAN3.MB8_64B_WORD7>
#### can3.mb38_8b_word0
<link=p.CAN3.MB38_8B_WORD0>
#### p.can3.word038
<link=p.CAN3.WORD038>
#### can3.cs39
<link=p.CAN3.CS39>
#### p.CAN3.MB15_32B_WORD4
<lang=dft>
 (rw)  [1;33m0x401d82f0[0m (0x401d8000 + 0x02f0)
Message Buffer 15 WORD_32B Register
 (rw) (08)  [0;32mDATA_BYTE_19[0m  - [07:00] -  Data byte 0 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_18[0m  - [15:08] -  Data byte 1 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_17[0m  - [23:16] -  Data byte 2 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_16[0m  - [31:24] -  Data byte 3 of Rx/Tx frame.
</lang>
#### p.CAN3.MB26_16B_CS
<lang=dft>
 (rw)  [1;33m0x401d82f0[0m (0x401d8000 + 0x02f0)
Message Buffer 26 CS Register
 (rw) (16)  [0;32mTIME_STAMP[0m  - [15:00] -  Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Runnin
 g Timer, captured for Tx and Rx frames at the time when the beginning of the Id
 entifier field appears on the CAN bus.
 (rw) (04)  [0;32mDLC[0m  - [19:16] -  Length of the data to be stored/transmitted.
 (rw) (01)  [0;32mRTR[0m  - [20:20] -  Remote Transmission Request. One/zero for remote/data frame.
 (rw) (01)  [0;32mIDE[0m  - [21:21] -  ID Extended. One/zero for extended/standard format frame.
 (rw) (01)  [0;32mSRR[0m  - [22:22] -  Substitute Remote Request. Contains a fixed recessive bit.
 (rw) (04)  [0;32mCODE[0m  - [27:24] -  Message Buffer Code. This 4-bit field can be accessed (read or write) by the CP
 U and by the FlexCAN module itself, as part of the message buffer matching and 
 arbitration process.
 (rw) (01)  [0;32mESI[0m  - [29:29] -  Error State Indicator. This bit indicates if the transmitting node is error act
 ive or error passive.
 (rw) (01)  [0;32mBRS[0m  - [30:30] -  Bit Rate Switch. This bit defines whether the bit rate is switched inside a CAN
  FD format frame.
 (rw) (01)  [0;32mEDL[0m  - [31:31] -  Extended Data Length. This bit distinguishes between CAN format and CAN FD form
 at frames. The EDL bit must not be set for Message Buffers configured to RANSWE
 R with code field 0b1010.
</lang>
#### p.can3.mb15_32b_word5
<link=p.CAN3.MB15_32B_WORD5>
#### can3.mb15_32b_word5
<link=p.CAN3.MB15_32B_WORD5>
#### CAN3.MB15_32B_WORD5
<link=p.CAN3.MB15_32B_WORD5>
#### p.can3.mb26_16b_word0
<link=p.CAN3.MB26_16B_WORD0>
#### CAN3.MB26_16B_WORD0
<link=p.CAN3.MB26_16B_WORD0>
#### CAN3.MB39_8B_WORD1
<link=p.CAN3.MB39_8B_WORD1>
#### p.CAN3.MB8_64B_WORD13
<lang=dft>
 (rw)  [1;33m0x401d82fc[0m (0x401d8000 + 0x02fc)
Message Buffer 8 WORD_64B Register
 (rw) (08)  [0;32mDATA_BYTE_55[0m  - [07:00] -  Data byte 0 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_54[0m  - [15:08] -  Data byte 1 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_53[0m  - [23:16] -  Data byte 2 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_52[0m  - [31:24] -  Data byte 3 of Rx/Tx frame.
</lang>
#### p.can3.word139
<link=p.CAN3.WORD139>
#### p.CAN3.MB40_8B_ID
<lang=dft>
 (rw)  [1;33m0x401d8304[0m (0x401d8000 + 0x0304)
Message Buffer 40 ID Register
 (rw) (18)  [0;32mEXT[0m  - [17:00] -  Contains extended (LOW word) identifier of message buffer.
 (rw) (11)  [0;32mSTD[0m  - [28:18] -  Contains standard/extended (HIGH word) identifier of message buffer.
 (rw) (03)  [0;32mPRIO[0m  - [31:29] -  Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR an
 d it only makes sense for Tx buffers. These bits are not transmitted. They are 
 appended to the regular ID to define the transmission priority.
</lang>
#### can3.mb40_8b_id
<link=p.CAN3.MB40_8B_ID>
#### CAN3.MB40_8B_ID
<link=p.CAN3.MB40_8B_ID>
#### p.can3.mb8_64b_word15
<link=p.CAN3.MB8_64B_WORD15>
#### can3.mb40_8b_word0
<link=p.CAN3.MB40_8B_WORD0>
#### p.can3.word140
<link=p.CAN3.WORD140>
#### p.can3.mb27_16b_word1
<link=p.CAN3.MB27_16B_WORD1>
#### CAN3.MB41_8B_ID
<link=p.CAN3.MB41_8B_ID>
#### p.CAN3.MB9_64B_WORD2
<lang=dft>
 (rw)  [1;33m0x401d8318[0m (0x401d8000 + 0x0318)
Message Buffer 9 WORD_64B Register
 (rw) (08)  [0;32mDATA_BYTE_11[0m  - [07:00] -  Data byte 0 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_10[0m  - [15:08] -  Data byte 1 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_9[0m  - [23:16] -  Data byte 2 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_8[0m  - [31:24] -  Data byte 3 of Rx/Tx frame.
</lang>
#### CAN3.MB16_32B_WORD5
<link=p.CAN3.MB16_32B_WORD5>
#### p.CAN3.MB16_32B_WORD6
<lang=dft>
 (rw)  [1;33m0x401d8320[0m (0x401d8000 + 0x0320)
Message Buffer 16 WORD_32B Register
 (rw) (08)  [0;32mDATA_BYTE_27[0m  - [07:00] -  Data byte 0 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_26[0m  - [15:08] -  Data byte 1 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_25[0m  - [23:16] -  Data byte 2 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_24[0m  - [31:24] -  Data byte 3 of Rx/Tx frame.
</lang>
#### can3.mb42_8b_cs
<link=p.CAN3.MB42_8B_CS>
#### CAN3.MB42_8B_CS
<link=p.CAN3.MB42_8B_CS>
#### p.can3.mb9_64b_word4
<link=p.CAN3.MB9_64B_WORD4>
#### can3.mb17_32b_cs
<link=p.CAN3.MB17_32B_CS>
#### p.CAN3.WORD042
<lang=dft>
 (rw)  [1;33m0x401d8328[0m (0x401d8000 + 0x0328)
Message Buffer 42 WORD0 Register
 (rw) (08)  [0;32mDATA_BYTE_3[0m  - [07:00] -  Data byte 0 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_2[0m  - [15:08] -  Data byte 1 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_1[0m  - [23:16] -  Data byte 2 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_0[0m  - [31:24] -  Data byte 3 of Rx/Tx frame.
</lang>
#### p.CAN3.MB42_8B_WORD1
<lang=dft>
 (rw)  [1;33m0x401d832c[0m (0x401d8000 + 0x032c)
Message Buffer 42 WORD_8B Register
 (rw) (08)  [0;32mDATA_BYTE_7[0m  - [07:00] -  Data byte 0 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_6[0m  - [15:08] -  Data byte 1 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_5[0m  - [23:16] -  Data byte 2 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_4[0m  - [31:24] -  Data byte 3 of Rx/Tx frame.
</lang>
#### p.CAN3.CS43
<lang=dft>
 (rw)  [1;33m0x401d8330[0m (0x401d8000 + 0x0330)
Message Buffer 43 CS Register
 (rw) (16)  [0;32mTIME_STAMP[0m  - [15:00] -  Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Runnin
 g Timer, captured for Tx and Rx frames at the time when the beginning of the Id
 entifier field appears on the CAN bus.
 (rw) (04)  [0;32mDLC[0m  - [19:16] -  Length of the data to be stored/transmitted.
 (rw) (01)  [0;32mRTR[0m  - [20:20] -  Remote Transmission Request. One/zero for remote/data frame.
 (rw) (01)  [0;32mIDE[0m  - [21:21] -  ID Extended. One/zero for extended/standard format frame.
 (rw) (01)  [0;32mSRR[0m  - [22:22] -  Substitute Remote Request. Contains a fixed recessive bit.
 (rw) (04)  [0;32mCODE[0m  - [27:24] -  Message Buffer Code. This 4-bit field can be accessed (read or write) by the CP
 U and by the FlexCAN module itself, as part of the message buffer matching and 
 arbitration process.
 (rw) (01)  [0;32mESI[0m  - [29:29] -  Error State Indicator. This bit indicates if the transmitting node is error act
 ive or error passive.
 (rw) (01)  [0;32mBRS[0m  - [30:30] -  Bit Rate Switch. This bit defines whether the bit rate is switched inside a CAN
  FD format frame.
 (rw) (01)  [0;32mEDL[0m  - [31:31] -  Extended Data Length. This bit distinguishes between CAN format and CAN FD form
 at frames. The EDL bit must not be set for Message Buffers configured to RANSWE
 R with code field 0b1010.
</lang>
#### p.CAN3.MB43_8B_CS
<lang=dft>
 (rw)  [1;33m0x401d8330[0m (0x401d8000 + 0x0330)
Message Buffer 43 CS Register
 (rw) (16)  [0;32mTIME_STAMP[0m  - [15:00] -  Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Runnin
 g Timer, captured for Tx and Rx frames at the time when the beginning of the Id
 entifier field appears on the CAN bus.
 (rw) (04)  [0;32mDLC[0m  - [19:16] -  Length of the data to be stored/transmitted.
 (rw) (01)  [0;32mRTR[0m  - [20:20] -  Remote Transmission Request. One/zero for remote/data frame.
 (rw) (01)  [0;32mIDE[0m  - [21:21] -  ID Extended. One/zero for extended/standard format frame.
 (rw) (01)  [0;32mSRR[0m  - [22:22] -  Substitute Remote Request. Contains a fixed recessive bit.
 (rw) (04)  [0;32mCODE[0m  - [27:24] -  Message Buffer Code. This 4-bit field can be accessed (read or write) by the CP
 U and by the FlexCAN module itself, as part of the message buffer matching and 
 arbitration process.
 (rw) (01)  [0;32mESI[0m  - [29:29] -  Error State Indicator. This bit indicates if the transmitting node is error act
 ive or error passive.
 (rw) (01)  [0;32mBRS[0m  - [30:30] -  Bit Rate Switch. This bit defines whether the bit rate is switched inside a CAN
  FD format frame.
 (rw) (01)  [0;32mEDL[0m  - [31:31] -  Extended Data Length. This bit distinguishes between CAN format and CAN FD form
 at frames. The EDL bit must not be set for Message Buffers configured to RANSWE
 R with code field 0b1010.
</lang>
#### CAN3.MB43_8B_CS
<link=p.CAN3.MB43_8B_CS>
#### p.can3.mb43_8b_id
<link=p.CAN3.MB43_8B_ID>
#### p.can3.mb43_8b_word0
<link=p.CAN3.MB43_8B_WORD0>
#### CAN3.MB43_8B_WORD0
<link=p.CAN3.MB43_8B_WORD0>
#### can3.mb29_16b_id
<link=p.CAN3.MB29_16B_ID>
#### can3.cs44
<link=p.CAN3.CS44>
#### p.can3.mb17_32b_word4
<link=p.CAN3.MB17_32B_WORD4>
#### CAN3.MB17_32B_WORD4
<link=p.CAN3.MB17_32B_WORD4>
#### can3.mb9_64b_word12
<link=p.CAN3.MB9_64B_WORD12>
#### p.CAN3.MB17_32B_WORD5
<lang=dft>
 (rw)  [1;33m0x401d8344[0m (0x401d8000 + 0x0344)
Message Buffer 17 WORD_32B Register
 (rw) (08)  [0;32mDATA_BYTE_23[0m  - [07:00] -  Data byte 0 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_22[0m  - [15:08] -  Data byte 1 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_21[0m  - [23:16] -  Data byte 2 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_20[0m  - [31:24] -  Data byte 3 of Rx/Tx frame.
</lang>
#### CAN3.MB29_16B_WORD1
<link=p.CAN3.MB29_16B_WORD1>
#### p.CAN3.MB9_64B_WORD13
<lang=dft>
 (rw)  [1;33m0x401d8344[0m (0x401d8000 + 0x0344)
Message Buffer 9 WORD_64B Register
 (rw) (08)  [0;32mDATA_BYTE_55[0m  - [07:00] -  Data byte 0 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_54[0m  - [15:08] -  Data byte 1 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_53[0m  - [23:16] -  Data byte 2 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_52[0m  - [31:24] -  Data byte 3 of Rx/Tx frame.
</lang>
#### can3.mb17_32b_word6
<link=p.CAN3.MB17_32B_WORD6>
#### CAN3.WORD044
<link=p.CAN3.WORD044>
#### p.can3.mb44_8b_word1
<link=p.CAN3.MB44_8B_WORD1>
#### p.can3.cs45
<link=p.CAN3.CS45>
#### CAN3.CS45
<link=p.CAN3.CS45>
#### p.can3.mb10_64b_word0
<link=p.CAN3.MB10_64B_WORD0>
#### CAN3.MB10_64B_WORD0
<link=p.CAN3.MB10_64B_WORD0>
#### p.CAN3.MB30_16B_WORD1
<lang=dft>
 (rw)  [1;33m0x401d835c[0m (0x401d8000 + 0x035c)
Message Buffer 30 WORD_16B Register
 (rw) (08)  [0;32mDATA_BYTE_7[0m  - [07:00] -  Data byte 0 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_6[0m  - [15:08] -  Data byte 1 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_5[0m  - [23:16] -  Data byte 2 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_4[0m  - [31:24] -  Data byte 3 of Rx/Tx frame.
</lang>
#### can3.mb18_32b_word2
<link=p.CAN3.MB18_32B_WORD2>
#### p.can3.mb18_32b_word3
<link=p.CAN3.MB18_32B_WORD3>
#### CAN3.MB30_16B_WORD3
<link=p.CAN3.MB30_16B_WORD3>
#### can3.mb31_16b_word0
<link=p.CAN3.MB31_16B_WORD0>
#### p.CAN3.MB31_16B_WORD1
<lang=dft>
 (rw)  [1;33m0x401d8374[0m (0x401d8000 + 0x0374)
Message Buffer 31 WORD_16B Register
 (rw) (08)  [0;32mDATA_BYTE_7[0m  - [07:00] -  Data byte 0 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_6[0m  - [15:08] -  Data byte 1 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_5[0m  - [23:16] -  Data byte 2 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_4[0m  - [31:24] -  Data byte 3 of Rx/Tx frame.
</lang>
#### p.can3.mb31_16b_word1
<link=p.CAN3.MB31_16B_WORD1>
#### can3.mb10_64b_word9
<link=p.CAN3.MB10_64B_WORD9>
#### CAN3.MB31_16B_WORD3
<link=p.CAN3.MB31_16B_WORD3>
#### CAN3.MB10_64B_WORD11
<link=p.CAN3.MB10_64B_WORD11>
#### p.can3.mb10_64b_word13
<link=p.CAN3.MB10_64B_WORD13>
#### can3.word148
<link=p.CAN3.WORD148>
#### p.CAN3.MB32_16B_WORD2
<lang=dft>
 (rw)  [1;33m0x401d8390[0m (0x401d8000 + 0x0390)
Message Buffer 32 WORD_16B Register
 (rw) (08)  [0;32mDATA_BYTE_11[0m  - [07:00] -  Data byte 0 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_10[0m  - [15:08] -  Data byte 1 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_9[0m  - [23:16] -  Data byte 2 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_8[0m  - [31:24] -  Data byte 3 of Rx/Tx frame.
</lang>
#### can3.mb49_8b_cs
<link=p.CAN3.MB49_8B_CS>
#### p.CAN3.ID49
<lang=dft>
 (rw)  [1;33m0x401d8394[0m (0x401d8000 + 0x0394)
Message Buffer 49 ID Register
 (rw) (18)  [0;32mEXT[0m  - [17:00] -  Contains extended (LOW word) identifier of message buffer.
 (rw) (11)  [0;32mSTD[0m  - [28:18] -  Contains standard/extended (HIGH word) identifier of message buffer.
 (rw) (03)  [0;32mPRIO[0m  - [31:29] -  Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR an
 d it only makes sense for Tx buffers. These bits are not transmitted. They are 
 appended to the regular ID to define the transmission priority.
</lang>
#### p.can3.mb11_64b_id
<link=p.CAN3.MB11_64B_ID>
#### CAN3.WORD149
<link=p.CAN3.WORD149>
#### p.can3.mb11_64b_word0
<link=p.CAN3.MB11_64B_WORD0>
#### CAN3.MB20_32B_CS
<link=p.CAN3.MB20_32B_CS>
#### p.CAN3.MB33_16B_WORD0
<lang=dft>
 (rw)  [1;33m0x401d83a0[0m (0x401d8000 + 0x03a0)
Message Buffer 33 WORD_16B Register
 (rw) (08)  [0;32mDATA_BYTE_3[0m  - [07:00] -  Data byte 0 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_2[0m  - [15:08] -  Data byte 1 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_1[0m  - [23:16] -  Data byte 2 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_0[0m  - [31:24] -  Data byte 3 of Rx/Tx frame.
</lang>
#### p.can3.mb33_16b_word0
<link=p.CAN3.MB33_16B_WORD0>
#### CAN3.MB33_16B_WORD0
<link=p.CAN3.MB33_16B_WORD0>
#### can3.mb20_32b_id
<link=p.CAN3.MB20_32B_ID>
#### CAN3.MB20_32B_ID
<link=p.CAN3.MB20_32B_ID>
#### can3.mb33_16b_word1
<link=p.CAN3.MB33_16B_WORD1>
#### p.CAN3.MB11_64B_WORD2
<lang=dft>
 (rw)  [1;33m0x401d83a8[0m (0x401d8000 + 0x03a8)
Message Buffer 11 WORD_64B Register
 (rw) (08)  [0;32mDATA_BYTE_11[0m  - [07:00] -  Data byte 0 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_10[0m  - [15:08] -  Data byte 1 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_9[0m  - [23:16] -  Data byte 2 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_8[0m  - [31:24] -  Data byte 3 of Rx/Tx frame.
</lang>
#### can3.mb50_8b_word0
<link=p.CAN3.MB50_8B_WORD0>
#### p.CAN3.MB20_32B_WORD2
<lang=dft>
 (rw)  [1;33m0x401d83b0[0m (0x401d8000 + 0x03b0)
Message Buffer 20 WORD_32B Register
 (rw) (08)  [0;32mDATA_BYTE_11[0m  - [07:00] -  Data byte 0 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_10[0m  - [15:08] -  Data byte 1 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_9[0m  - [23:16] -  Data byte 2 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_8[0m  - [31:24] -  Data byte 3 of Rx/Tx frame.
</lang>
#### can3.mb20_32b_word3
<link=p.CAN3.MB20_32B_WORD3>
#### p.CAN3.WORD051
<lang=dft>
 (rw)  [1;33m0x401d83b8[0m (0x401d8000 + 0x03b8)
Message Buffer 51 WORD0 Register
 (rw) (08)  [0;32mDATA_BYTE_3[0m  - [07:00] -  Data byte 0 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_2[0m  - [15:08] -  Data byte 1 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_1[0m  - [23:16] -  Data byte 2 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_0[0m  - [31:24] -  Data byte 3 of Rx/Tx frame.
</lang>
#### p.CAN3.MB34_16B_WORD2
<lang=dft>
 (rw)  [1;33m0x401d83c0[0m (0x401d8000 + 0x03c0)
Message Buffer 34 WORD_16B Register
 (rw) (08)  [0;32mDATA_BYTE_11[0m  - [07:00] -  Data byte 0 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_10[0m  - [15:08] -  Data byte 1 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_9[0m  - [23:16] -  Data byte 2 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_8[0m  - [31:24] -  Data byte 3 of Rx/Tx frame.
</lang>
#### CAN3.MB11_64B_WORD9
<link=p.CAN3.MB11_64B_WORD9>
#### can3.mb52_8b_id
<link=p.CAN3.MB52_8B_ID>
#### p.CAN3.MB35_16B_CS
<lang=dft>
 (rw)  [1;33m0x401d83c8[0m (0x401d8000 + 0x03c8)
Message Buffer 35 CS Register
 (rw) (16)  [0;32mTIME_STAMP[0m  - [15:00] -  Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Runnin
 g Timer, captured for Tx and Rx frames at the time when the beginning of the Id
 entifier field appears on the CAN bus.
 (rw) (04)  [0;32mDLC[0m  - [19:16] -  Length of the data to be stored/transmitted.
 (rw) (01)  [0;32mRTR[0m  - [20:20] -  Remote Transmission Request. One/zero for remote/data frame.
 (rw) (01)  [0;32mIDE[0m  - [21:21] -  ID Extended. One/zero for extended/standard format frame.
 (rw) (01)  [0;32mSRR[0m  - [22:22] -  Substitute Remote Request. Contains a fixed recessive bit.
 (rw) (04)  [0;32mCODE[0m  - [27:24] -  Message Buffer Code. This 4-bit field can be accessed (read or write) by the CP
 U and by the FlexCAN module itself, as part of the message buffer matching and 
 arbitration process.
 (rw) (01)  [0;32mESI[0m  - [29:29] -  Error State Indicator. This bit indicates if the transmitting node is error act
 ive or error passive.
 (rw) (01)  [0;32mBRS[0m  - [30:30] -  Bit Rate Switch. This bit defines whether the bit rate is switched inside a CAN
  FD format frame.
 (rw) (01)  [0;32mEDL[0m  - [31:31] -  Extended Data Length. This bit distinguishes between CAN format and CAN FD form
 at frames. The EDL bit must not be set for Message Buffers configured to RANSWE
 R with code field 0b1010.
</lang>
#### p.can3.word052
<link=p.CAN3.WORD052>
#### can3.mb11_64b_word11
<link=p.CAN3.MB11_64B_WORD11>
#### can3.cs53
<link=p.CAN3.CS53>
#### CAN3.MB11_64B_WORD13
<link=p.CAN3.MB11_64B_WORD13>
#### can3.mb21_32b_word3
<link=p.CAN3.MB21_32B_WORD3>
#### p.can3.word153
<link=p.CAN3.WORD153>
#### CAN3.MB21_32B_WORD4
<link=p.CAN3.MB21_32B_WORD4>
#### CAN3.MB12_64B_ID
<link=p.CAN3.MB12_64B_ID>
#### CAN3.MB36_16B_ID
<link=p.CAN3.MB36_16B_ID>
#### CAN3.MB54_8B_ID
<link=p.CAN3.MB54_8B_ID>
#### can3.mb12_64b_word0
<link=p.CAN3.MB12_64B_WORD0>
#### p.CAN3.MB54_8B_WORD0
<lang=dft>
 (rw)  [1;33m0x401d83e8[0m (0x401d8000 + 0x03e8)
Message Buffer 54 WORD_8B Register
 (rw) (08)  [0;32mDATA_BYTE_3[0m  - [07:00] -  Data byte 0 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_2[0m  - [15:08] -  Data byte 1 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_1[0m  - [23:16] -  Data byte 2 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_0[0m  - [31:24] -  Data byte 3 of Rx/Tx frame.
</lang>
#### p.can3.mb54_8b_word0
<link=p.CAN3.MB54_8B_WORD0>
#### p.CAN3.MB12_64B_WORD1
<lang=dft>
 (rw)  [1;33m0x401d83ec[0m (0x401d8000 + 0x03ec)
Message Buffer 12 WORD_64B Register
 (rw) (08)  [0;32mDATA_BYTE_7[0m  - [07:00] -  Data byte 0 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_6[0m  - [15:08] -  Data byte 1 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_5[0m  - [23:16] -  Data byte 2 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_4[0m  - [31:24] -  Data byte 3 of Rx/Tx frame.
</lang>
#### can3.mb37_16b_id
<link=p.CAN3.MB37_16B_ID>
#### p.can3.cs56
<link=p.CAN3.CS56>
#### p.can3.mb12_64b_word8
<link=p.CAN3.MB12_64B_WORD8>
#### can3.word056
<link=p.CAN3.WORD056>
#### can3.mb12_64b_word11
<link=p.CAN3.MB12_64B_WORD11>
#### can3.mb38_16b_id
<link=p.CAN3.MB38_16B_ID>
#### CAN3.MB57_8B_ID
<link=p.CAN3.MB57_8B_ID>
#### CAN3.MB57_8B_WORD0
<link=p.CAN3.MB57_8B_WORD0>
#### CAN3.WORD057
<link=p.CAN3.WORD057>
#### p.can3.mb23_32b_id
<link=p.CAN3.MB23_32B_ID>
#### CAN3.MB23_32B_ID
<link=p.CAN3.MB23_32B_ID>
#### p.CAN3.MB57_8B_WORD1
<lang=dft>
 (rw)  [1;33m0x401d841c[0m (0x401d8000 + 0x041c)
Message Buffer 57 WORD_8B Register
 (rw) (08)  [0;32mDATA_BYTE_7[0m  - [07:00] -  Data byte 0 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_6[0m  - [15:08] -  Data byte 1 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_5[0m  - [23:16] -  Data byte 2 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_4[0m  - [31:24] -  Data byte 3 of Rx/Tx frame.
</lang>
#### can3.word157
<link=p.CAN3.WORD157>
#### p.can3.mb38_16b_word2
<link=p.CAN3.MB38_16B_WORD2>
#### can3.mb38_16b_word2
<link=p.CAN3.MB38_16B_WORD2>
#### p.can3.id58
<link=p.CAN3.ID58>
#### CAN3.MB23_32B_WORD2
<link=p.CAN3.MB23_32B_WORD2>
#### can3.mb13_64b_word0
<link=p.CAN3.MB13_64B_WORD0>
#### p.CAN3.MB23_32B_WORD4
<lang=dft>
 (rw)  [1;33m0x401d8430[0m (0x401d8000 + 0x0430)
Message Buffer 23 WORD_32B Register
 (rw) (08)  [0;32mDATA_BYTE_19[0m  - [07:00] -  Data byte 0 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_18[0m  - [15:08] -  Data byte 1 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_17[0m  - [23:16] -  Data byte 2 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_16[0m  - [31:24] -  Data byte 3 of Rx/Tx frame.
</lang>
#### CAN3.MB13_64B_WORD3
<link=p.CAN3.MB13_64B_WORD3>
#### p.CAN3.WORD159
<lang=dft>
 (rw)  [1;33m0x401d843c[0m (0x401d8000 + 0x043c)
Message Buffer 59 WORD1 Register
 (rw) (08)  [0;32mDATA_BYTE_7[0m  - [07:00] -  Data byte 0 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_6[0m  - [15:08] -  Data byte 1 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_5[0m  - [23:16] -  Data byte 2 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_4[0m  - [31:24] -  Data byte 3 of Rx/Tx frame.
</lang>
#### p.can3.mb40_16b_id
<link=p.CAN3.MB40_16B_ID>
#### can3.mb40_16b_word0
<link=p.CAN3.MB40_16B_WORD0>
#### p.can3.mb13_64b_word8
<link=p.CAN3.MB13_64B_WORD8>
#### p.CAN3.MB13_64B_WORD9
<lang=dft>
 (rw)  [1;33m0x401d8454[0m (0x401d8000 + 0x0454)
Message Buffer 13 WORD_64B Register
 (rw) (08)  [0;32mDATA_BYTE_39[0m  - [07:00] -  Data byte 0 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_38[0m  - [15:08] -  Data byte 1 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_37[0m  - [23:16] -  Data byte 2 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_36[0m  - [31:24] -  Data byte 3 of Rx/Tx frame.
</lang>
#### p.can3.mb40_16b_word3
<link=p.CAN3.MB40_16B_WORD3>
#### CAN3.MB40_16B_WORD3
<link=p.CAN3.MB40_16B_WORD3>
#### p.CAN3.MB13_64B_WORD10
<lang=dft>
 (rw)  [1;33m0x401d8458[0m (0x401d8000 + 0x0458)
Message Buffer 13 WORD_64B Register
 (rw) (08)  [0;32mDATA_BYTE_43[0m  - [07:00] -  Data byte 0 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_42[0m  - [15:08] -  Data byte 1 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_41[0m  - [23:16] -  Data byte 2 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_40[0m  - [31:24] -  Data byte 3 of Rx/Tx frame.
</lang>
#### can3.mb61_8b_word0
<link=p.CAN3.MB61_8B_WORD0>
#### p.CAN3.WORD161
<lang=dft>
 (rw)  [1;33m0x401d845c[0m (0x401d8000 + 0x045c)
Message Buffer 61 WORD1 Register
 (rw) (08)  [0;32mDATA_BYTE_7[0m  - [07:00] -  Data byte 0 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_6[0m  - [15:08] -  Data byte 1 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_5[0m  - [23:16] -  Data byte 2 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_4[0m  - [31:24] -  Data byte 3 of Rx/Tx frame.
</lang>
#### CAN3.MB13_64B_WORD14
<link=p.CAN3.MB13_64B_WORD14>
#### p.can3.word063
<link=p.CAN3.WORD063>
#### p.can3.mb63_8b_word1
<link=p.CAN3.MB63_8B_WORD1>
#### p.CAN3.RXIMR[6]
<lang=dft>
 (rw)  [1;33m0x401d8898[0m (0x401d8000 + 0x0898)
Rx Individual Mask Registers
 (rw) (32)  [0;32mMI[0m  - [31:00] -  Individual Mask Bits
</lang>
#### can3.rximr[13]
<link=p.CAN3.RXIMR[13]>
#### p.can3.rximr[20]
<link=p.CAN3.RXIMR[20]>
#### CAN3.RXIMR[21]
<link=p.CAN3.RXIMR[21]>
#### can3.rximr[22]
<link=p.CAN3.RXIMR[22]>
#### p.CAN3.RXIMR[24]
<lang=dft>
 (rw)  [1;33m0x401d88e0[0m (0x401d8000 + 0x08e0)
Rx Individual Mask Registers
 (rw) (32)  [0;32mMI[0m  - [31:00] -  Individual Mask Bits
</lang>
#### p.can3.rximr[34]
<link=p.CAN3.RXIMR[34]>
#### p.CAN3.RXIMR[38]
<lang=dft>
 (rw)  [1;33m0x401d8918[0m (0x401d8000 + 0x0918)
Rx Individual Mask Registers
 (rw) (32)  [0;32mMI[0m  - [31:00] -  Individual Mask Bits
</lang>
#### p.can3.rximr[47]
<link=p.CAN3.RXIMR[47]>
#### can3.rximr[47]
<link=p.CAN3.RXIMR[47]>
#### p.CAN3.RXIMR[49]
<lang=dft>
 (rw)  [1;33m0x401d8944[0m (0x401d8000 + 0x0944)
Rx Individual Mask Registers
 (rw) (32)  [0;32mMI[0m  - [31:00] -  Individual Mask Bits
</lang>
#### CAN3.RXIMR[50]
<link=p.CAN3.RXIMR[50]>
#### p.CAN3.RXIMR[51]
<lang=dft>
 (rw)  [1;33m0x401d894c[0m (0x401d8000 + 0x094c)
Rx Individual Mask Registers
 (rw) (32)  [0;32mMI[0m  - [31:00] -  Individual Mask Bits
</lang>
#### p.CAN3.RXIMR[54]
<lang=dft>
 (rw)  [1;33m0x401d8958[0m (0x401d8000 + 0x0958)
Rx Individual Mask Registers
 (rw) (32)  [0;32mMI[0m  - [31:00] -  Individual Mask Bits
</lang>
#### CAN3.RXIMR[62]
<link=p.CAN3.RXIMR[62]>
#### can3.eprs
<link=p.CAN3.EPRS>
#### p.can3.fdctrl
<link=p.CAN3.FDCTRL>
#### can3.fdcbt
<link=p.CAN3.FDCBT>
#### p.can3.erfsr
<link=p.CAN3.ERFSR>
#### p.CAN3.HR_TIME_STAMP[3]
<lang=dft>
 (ro)  [1;33m0x401d8c3c[0m (0x401d8000 + 0x0c3c)
High Resolution Time Stamp
 (ro) (32)  [0;32mTS[0m  - [31:00] -  High Resolution Time Stamp
</lang>
#### p.can3.hr_time_stamp[3]
<link=p.CAN3.HR_TIME_STAMP[3]>
#### p.can3.hr_time_stamp[8]
<link=p.CAN3.HR_TIME_STAMP[8]>
#### CAN3.HR_TIME_STAMP[8]
<link=p.CAN3.HR_TIME_STAMP[8]>
#### CAN3.HR_TIME_STAMP[12]
<link=p.CAN3.HR_TIME_STAMP[12]>
#### CAN3.HR_TIME_STAMP[15]
<link=p.CAN3.HR_TIME_STAMP[15]>
#### p.can3.hr_time_stamp[26]
<link=p.CAN3.HR_TIME_STAMP[26]>
#### p.can3.hr_time_stamp[35]
<link=p.CAN3.HR_TIME_STAMP[35]>
#### can3.hr_time_stamp[36]
<link=p.CAN3.HR_TIME_STAMP[36]>
#### CAN3.HR_TIME_STAMP[39]
<link=p.CAN3.HR_TIME_STAMP[39]>
#### CAN3.HR_TIME_STAMP[41]
<link=p.CAN3.HR_TIME_STAMP[41]>
#### p.can3.hr_time_stamp[59]
<link=p.CAN3.HR_TIME_STAMP[59]>
#### can3.hr_time_stamp[61]
<link=p.CAN3.HR_TIME_STAMP[61]>
#### can3.erffel[9]
<link=p.CAN3.ERFFEL[9]>
#### p.CAN3.ERFFEL[10]
<lang=dft>
 (rw)  [1;33m0x401db028[0m (0x401d8000 + 0x3028)
Enhanced Rx FIFO Filter Element
 (rw) (32)  [0;32mFEL[0m  - [31:00] -  Filter Element Bits
</lang>
#### p.can3.erffel[15]
<link=p.CAN3.ERFFEL[15]>
#### CAN3.ERFFEL[16]
<link=p.CAN3.ERFFEL[16]>
#### can3.erffel[19]
<link=p.CAN3.ERFFEL[19]>
#### can3.erffel[27]
<link=p.CAN3.ERFFEL[27]>
#### p.CAN3.ERFFEL[36]
<lang=dft>
 (rw)  [1;33m0x401db090[0m (0x401d8000 + 0x3090)
Enhanced Rx FIFO Filter Element
 (rw) (32)  [0;32mFEL[0m  - [31:00] -  Filter Element Bits
</lang>
#### CAN3.ERFFEL[38]
<link=p.CAN3.ERFFEL[38]>
#### p.CAN3.ERFFEL[47]
<lang=dft>
 (rw)  [1;33m0x401db0bc[0m (0x401d8000 + 0x30bc)
Enhanced Rx FIFO Filter Element
 (rw) (32)  [0;32mFEL[0m  - [31:00] -  Filter Element Bits
</lang>
#### p.can3.erffel[47]
<link=p.CAN3.ERFFEL[47]>
#### CAN3.ERFFEL[47]
<link=p.CAN3.ERFFEL[47]>
#### p.CAN3.ERFFEL[57]
<lang=dft>
 (rw)  [1;33m0x401db0e4[0m (0x401d8000 + 0x30e4)
Enhanced Rx FIFO Filter Element
 (rw) (32)  [0;32mFEL[0m  - [31:00] -  Filter Element Bits
</lang>
#### CAN3.ERFFEL[57]
<link=p.CAN3.ERFFEL[57]>
#### p.CAN3.ERFFEL[61]
<lang=dft>
 (rw)  [1;33m0x401db0f4[0m (0x401d8000 + 0x30f4)
Enhanced Rx FIFO Filter Element
 (rw) (32)  [0;32mFEL[0m  - [31:00] -  Filter Element Bits
</lang>
#### CAN3.ERFFEL[62]
<link=p.CAN3.ERFFEL[62]>
#### p.CAN3.ERFFEL[66]
<lang=dft>
 (rw)  [1;33m0x401db108[0m (0x401d8000 + 0x3108)
Enhanced Rx FIFO Filter Element
 (rw) (32)  [0;32mFEL[0m  - [31:00] -  Filter Element Bits
</lang>
#### can3.erffel[66]
<link=p.CAN3.ERFFEL[66]>
#### CAN3.ERFFEL[71]
<link=p.CAN3.ERFFEL[71]>
#### can3.erffel[75]
<link=p.CAN3.ERFFEL[75]>
#### CAN3.ERFFEL[80]
<link=p.CAN3.ERFFEL[80]>
#### p.can3.erffel[85]
<link=p.CAN3.ERFFEL[85]>
#### CAN3.ERFFEL[85]
<link=p.CAN3.ERFFEL[85]>
#### p.CAN3.ERFFEL[86]
<lang=dft>
 (rw)  [1;33m0x401db158[0m (0x401d8000 + 0x3158)
Enhanced Rx FIFO Filter Element
 (rw) (32)  [0;32mFEL[0m  - [31:00] -  Filter Element Bits
</lang>
#### can3.erffel[86]
<link=p.CAN3.ERFFEL[86]>
#### can3.erffel[92]
<link=p.CAN3.ERFFEL[92]>
#### p.CAN3.ERFFEL[95]
<lang=dft>
 (rw)  [1;33m0x401db17c[0m (0x401d8000 + 0x317c)
Enhanced Rx FIFO Filter Element
 (rw) (32)  [0;32mFEL[0m  - [31:00] -  Filter Element Bits
</lang>
#### p.can3.erffel[98]
<link=p.CAN3.ERFFEL[98]>
#### can3.erffel[98]
<link=p.CAN3.ERFFEL[98]>
#### p.can3.erffel[100]
<link=p.CAN3.ERFFEL[100]>
#### CAN3.ERFFEL[109]
<link=p.CAN3.ERFFEL[109]>
#### can3.erffel[121]
<link=p.CAN3.ERFFEL[121]>
#### p.TMR1.COMP12
<lang=dft>
 (rw)  [1;33m0x401dc040[0m (0x401dc000 + 0x0040)
Timer Channel Compare Register 1
 (rw) (16)  [0;32mCOMPARISON_1[0m  - [15:00] -  Comparison Value 1
</lang>
#### p.tmr1.capt1
<link=p.TMR1.CAPT1>
#### p.TMR1.CAPT2
<lang=dft>
 (rw)  [1;33m0x401dc044[0m (0x401dc000 + 0x0044)
Timer Channel Capture Register
 (rw) (16)  [0;32mCAPTURE[0m  - [15:00] -  Capture Value
</lang>
#### TMR1.CAPT2
<link=p.TMR1.CAPT2>
#### tmr1.capt3
<link=p.TMR1.CAPT3>
#### tmr1.cntr0
<link=p.TMR1.CNTR0>
#### p.tmr1.sctrl2
<link=p.TMR1.SCTRL2>
#### TMR1.CMPLD10
<link=p.TMR1.CMPLD10>
#### tmr1.filt2
<link=p.TMR1.FILT2>
#### tmr1.dma3
<link=p.TMR1.DMA3>
#### p.tmr2.comp21
<link=p.TMR2.COMP21>
#### TMR2.CAPT0
<link=p.TMR2.CAPT0>
#### p.TMR2.CAPT1
<lang=dft>
 (rw)  [1;33m0x401e0024[0m (0x401e0000 + 0x0024)
Timer Channel Capture Register
 (rw) (16)  [0;32mCAPTURE[0m  - [15:00] -  Capture Value
</lang>
#### tmr2.capt1
<link=p.TMR2.CAPT1>
#### p.tmr2.capt3
<link=p.TMR2.CAPT3>
#### tmr2.load0
<link=p.TMR2.LOAD0>
#### p.tmr2.load3
<link=p.TMR2.LOAD3>
#### TMR2.CMPLD11
<link=p.TMR2.CMPLD11>
#### p.TMR2.CSCTRL1
<lang=dft>
 (rw)  [1;33m0x401e0034[0m (0x401e0000 + 0x0034)
Timer Channel Comparator Status and Control Register
 (rw) (02)  [0;32mCL1[0m  - [01:00] -  Compare Load Control 1
      0 - CL1_0 :
         Never preload
      0x1 - CL1_1 :
         Load upon successful compare with the value in COMP1
      0x2 - CL1_2 :
         Load upon successful compare with the value in COMP2
 (rw) (02)  [0;32mCL2[0m  - [03:02] -  Compare Load Control 2
      0 - CL2_0 :
         Never preload
      0x1 - CL2_1 :
         Load upon successful compare with the value in COMP1
      0x2 - CL2_2 :
         Load upon successful compare with the value in COMP2
 (rw) (01)  [0;32mTCF1[0m  - [04:04] -  Timer Compare 1 Interrupt Flag
 (rw) (01)  [0;32mTCF2[0m  - [05:05] -  Timer Compare 2 Interrupt Flag
 (rw) (01)  [0;32mTCF1EN[0m  - [06:06] -  Timer Compare 1 Interrupt Enable
 (rw) (01)  [0;32mTCF2EN[0m  - [07:07] -  Timer Compare 2 Interrupt Enable
 (ro) (01)  [0;32mUP[0m  - [09:09] -  Counting Direction Indicator
      0 - UP_0 :
         The last count was in the DOWN direction.
      0x1 - UP_1 :
         The last count was in the UP direction.
 (rw) (01)  [0;32mTCI[0m  - [10:10] -  Triggered Count Initialization Control
      0 - TCI_0 :
         Stop counter upon receiving a second trigger event while still counting
          from the first trigger event.
      0x1 - TCI_1 :
         Reload the counter upon receiving a second trigger event while still co
         unting from the first trigger event.
 (rw) (01)  [0;32mROC[0m  - [11:11] -  Reload on Capture
      0 - ROC_0 :
         Do not reload the counter on a capture event.
      0x1 - ROC_1 :
         Reload the counter on a capture event.
 (rw) (01)  [0;32mALT_LOAD[0m  - [12:12] -  Alternative Load Enable
      0 - ALT_LOAD_0 :
         Counter can be re-initialized only with the LOAD register.
      0x1 - ALT_LOAD_1 :
         Counter can be re-initialized with the LOAD or CMPLD2 registers dependi
         ng on count direction.
 (rw) (01)  [0;32mFAULT[0m  - [13:13] -  Fault Enable
      0 - FAULT_0 :
         Fault function disabled.
      0x1 - FAULT_1 :
         Fault function enabled.
 (rw) (02)  [0;32mDBG_EN[0m  - [15:14] -  Debug Actions Enable
      0 - DBG_EN_0 :
         Continue with normal operation during debug mode. (default)
      0x1 - DBG_EN_1 :
         Halt TMR counter during debug mode.
      0x2 - DBG_EN_2 :
         Force TMR output to logic 0 (prior to consideration of SCTRL[OPS]).
      0x3 - DBG_EN_3 :
         Both halt counter and force output to 0 during debug mode.
</lang>
#### p.tmr2.filt1
<link=p.TMR2.FILT1>
#### TMR2.FILT1
<link=p.TMR2.FILT1>
#### TMR2.DMA1
<link=p.TMR2.DMA1>
#### p.TMR3.COMP21
<lang=dft>
 (rw)  [1;33m0x401e4022[0m (0x401e4000 + 0x0022)
Timer Channel Compare Register 2
 (rw) (16)  [0;32mCOMPARISON_2[0m  - [15:00] -  Comparison Value 2
</lang>
#### tmr3.comp21
<link=p.TMR3.COMP21>
#### p.TMR3.CNTR3
<lang=dft>
 (rw)  [1;33m0x401e406a[0m (0x401e4000 + 0x006a)
Timer Channel Counter Register
 (rw) (16)  [0;32mCOUNTER[0m  - [15:00] -  This read/write register is the counter for the corresponding channel in a time
 r module.
</lang>
#### TMR3.CTRL0
<link=p.TMR3.CTRL0>
#### p.TMR3.SCTRL1
<lang=dft>
 (rw)  [1;33m0x401e402e[0m (0x401e4000 + 0x002e)
Timer Channel Status and Control Register
 (rw) (01)  [0;32mOEN[0m  - [00:00] -  Output Enable
      0 - OEN_0 :
         The external pin is configured as an input.
      0x1 - OEN_1 :
         The OFLAG output signal is driven on the external pin. Other timer grou
         ps using this external pin as their input see the driven value. The pol
         arity of the signal is determined by OPS.
 (rw) (01)  [0;32mOPS[0m  - [01:01] -  Output Polarity Select
      0 - OPS_0 :
         True polarity.
      0x1 - OPS_1 :
         Inverted polarity.
 (rw) (01)  [0;32mFORCE[0m  - [02:02] -  Force OFLAG Output
 (rw) (01)  [0;32mVAL[0m  - [03:03] -  Forced OFLAG Value
 (rw) (01)  [0;32mEEOF[0m  - [04:04] -  Enable External OFLAG Force
 (rw) (01)  [0;32mMSTR[0m  - [05:05] -  Master Mode
 (rw) (02)  [0;32mCAPTURE_MODE[0m  - [07:06] -  Input Capture Mode
      0 - CAPTURE_MODE_0 :
         Capture function is disabled
      0x1 - CAPTURE_MODE_1 :
         Load capture register on rising edge (when IPS=0) or falling edge (when
          IPS=1) of input
      0x2 - CAPTURE_MODE_2 :
         Load capture register on falling edge (when IPS=0) or rising edge (when
          IPS=1) of input
      0x3 - CAPTURE_MODE_3 :
         Load capture register on both edges of input
 (ro) (01)  [0;32mINPUT[0m  - [08:08] -  External Input Signal
 (rw) (01)  [0;32mIPS[0m  - [09:09] -  Input Polarity Select
 (rw) (01)  [0;32mIEFIE[0m  - [10:10] -  Input Edge Flag Interrupt Enable
 (rw) (01)  [0;32mIEF[0m  - [11:11] -  Input Edge Flag
 (rw) (01)  [0;32mTOFIE[0m  - [12:12] -  Timer Overflow Flag Interrupt Enable
 (rw) (01)  [0;32mTOF[0m  - [13:13] -  Timer Overflow Flag
 (rw) (01)  [0;32mTCFIE[0m  - [14:14] -  Timer Compare Flag Interrupt Enable
 (rw) (01)  [0;32mTCF[0m  - [15:15] -  Timer Compare Flag
</lang>
#### tmr3.sctrl2
<link=p.TMR3.SCTRL2>
#### p.TMR3.CMPLD11
<lang=dft>
 (rw)  [1;33m0x401e4030[0m (0x401e4000 + 0x0030)
Timer Channel Comparator Load Register 1
 (rw) (16)  [0;32mCOMPARATOR_LOAD_1[0m  - [15:00] -  This read/write register is the comparator 1 preload value for the COMP1 regist
 er for the corresponding channel in a timer module
</lang>
#### TMR3.CMPLD20
<link=p.TMR3.CMPLD20>
#### p.TMR3.CSCTRL0
<lang=dft>
 (rw)  [1;33m0x401e4014[0m (0x401e4000 + 0x0014)
Timer Channel Comparator Status and Control Register
 (rw) (02)  [0;32mCL1[0m  - [01:00] -  Compare Load Control 1
      0 - CL1_0 :
         Never preload
      0x1 - CL1_1 :
         Load upon successful compare with the value in COMP1
      0x2 - CL1_2 :
         Load upon successful compare with the value in COMP2
 (rw) (02)  [0;32mCL2[0m  - [03:02] -  Compare Load Control 2
      0 - CL2_0 :
         Never preload
      0x1 - CL2_1 :
         Load upon successful compare with the value in COMP1
      0x2 - CL2_2 :
         Load upon successful compare with the value in COMP2
 (rw) (01)  [0;32mTCF1[0m  - [04:04] -  Timer Compare 1 Interrupt Flag
 (rw) (01)  [0;32mTCF2[0m  - [05:05] -  Timer Compare 2 Interrupt Flag
 (rw) (01)  [0;32mTCF1EN[0m  - [06:06] -  Timer Compare 1 Interrupt Enable
 (rw) (01)  [0;32mTCF2EN[0m  - [07:07] -  Timer Compare 2 Interrupt Enable
 (ro) (01)  [0;32mUP[0m  - [09:09] -  Counting Direction Indicator
      0 - UP_0 :
         The last count was in the DOWN direction.
      0x1 - UP_1 :
         The last count was in the UP direction.
 (rw) (01)  [0;32mTCI[0m  - [10:10] -  Triggered Count Initialization Control
      0 - TCI_0 :
         Stop counter upon receiving a second trigger event while still counting
          from the first trigger event.
      0x1 - TCI_1 :
         Reload the counter upon receiving a second trigger event while still co
         unting from the first trigger event.
 (rw) (01)  [0;32mROC[0m  - [11:11] -  Reload on Capture
      0 - ROC_0 :
         Do not reload the counter on a capture event.
      0x1 - ROC_1 :
         Reload the counter on a capture event.
 (rw) (01)  [0;32mALT_LOAD[0m  - [12:12] -  Alternative Load Enable
      0 - ALT_LOAD_0 :
         Counter can be re-initialized only with the LOAD register.
      0x1 - ALT_LOAD_1 :
         Counter can be re-initialized with the LOAD or CMPLD2 registers dependi
         ng on count direction.
 (rw) (01)  [0;32mFAULT[0m  - [13:13] -  Fault Enable
      0 - FAULT_0 :
         Fault function disabled.
      0x1 - FAULT_1 :
         Fault function enabled.
 (rw) (02)  [0;32mDBG_EN[0m  - [15:14] -  Debug Actions Enable
      0 - DBG_EN_0 :
         Continue with normal operation during debug mode. (default)
      0x1 - DBG_EN_1 :
         Halt TMR counter during debug mode.
      0x2 - DBG_EN_2 :
         Force TMR output to logic 0 (prior to consideration of SCTRL[OPS]).
      0x3 - DBG_EN_3 :
         Both halt counter and force output to 0 during debug mode.
</lang>
#### tmr3.csctrl1
<link=p.TMR3.CSCTRL1>
#### TMR3.FILT0
<link=p.TMR3.FILT0>
#### p.tmr3.filt3
<link=p.TMR3.FILT3>
#### p.tmr3.dma2
<link=p.TMR3.DMA2>
#### TMR3.DMA3
<link=p.TMR3.DMA3>
#### p.TMR3.ENBL
<lang=dft>
 (rw)  [1;33m0x401e401e[0m (0x401e4000 + 0x001e)
Timer Channel Enable Register
 (rw) (04)  [0;32mENBL[0m  - [03:00] -  Timer Channel Enable
      0 - ENBL_0 :
         Timer channel is disabled.
      0x1 - ENBL_1 :
         Timer channel is enabled. (default)
</lang>
#### TMR4.COMP13
<link=p.TMR4.COMP13>
#### p.TMR4.COMP23
<lang=dft>
 (rw)  [1;33m0x401e8062[0m (0x401e8000 + 0x0062)
Timer Channel Compare Register 2
 (rw) (16)  [0;32mCOMPARISON_2[0m  - [15:00] -  Comparison Value 2
</lang>
#### tmr4.load1
<link=p.TMR4.LOAD1>
#### p.TMR4.HOLD2
<lang=dft>
 (rw)  [1;33m0x401e8048[0m (0x401e8000 + 0x0048)
Timer Channel Hold Register
 (rw) (16)  [0;32mHOLD[0m  - [15:00] -  This read/write register stores the counter's values of specific channels whene
 ver any of the four counters within a module is read
</lang>
#### tmr4.hold2
<link=p.TMR4.HOLD2>
#### p.TMR4.CNTR0
<lang=dft>
 (rw)  [1;33m0x401e800a[0m (0x401e8000 + 0x000a)
Timer Channel Counter Register
 (rw) (16)  [0;32mCOUNTER[0m  - [15:00] -  This read/write register is the counter for the corresponding channel in a time
 r module.
</lang>
#### tmr4.cntr1
<link=p.TMR4.CNTR1>
#### p.tmr4.cntr2
<link=p.TMR4.CNTR2>
#### TMR4.SCTRL1
<link=p.TMR4.SCTRL1>
#### p.TMR4.CMPLD11
<lang=dft>
 (rw)  [1;33m0x401e8030[0m (0x401e8000 + 0x0030)
Timer Channel Comparator Load Register 1
 (rw) (16)  [0;32mCOMPARATOR_LOAD_1[0m  - [15:00] -  This read/write register is the comparator 1 preload value for the COMP1 regist
 er for the corresponding channel in a timer module
</lang>
#### tmr4.cmpld11
<link=p.TMR4.CMPLD11>
#### p.tmr4.cmpld13
<link=p.TMR4.CMPLD13>
#### tmr4.cmpld20
<link=p.TMR4.CMPLD20>
#### TMR4.CSCTRL1
<link=p.TMR4.CSCTRL1>
#### gpt1.ir
<link=p.GPT1.IR>
#### p.GPT1.ICR2
<lang=dft>
 (ro)  [1;33m0x401ec020[0m (0x401ec000 + 0x0020)
GPT Input Capture Register 2
 (ro) (32)  [0;32mCAPT[0m  - [31:00] -  Capture Value
</lang>
#### p.gpt1.icr2
<link=p.GPT1.ICR2>
#### p.GPT2.SR
<lang=dft>
 (rw)  [1;33m0x401f0008[0m (0x401f0000 + 0x0008)
GPT Status Register
 (rw) (01)  [0;32mOF1[0m  - [00:00] -  See OF3
 (rw) (01)  [0;32mOF2[0m  - [01:01] -  See OF3
 (rw) (01)  [0;32mOF3[0m  - [02:02] -  OF3 Output Compare 3 Flag OF2 Output Compare 2 Flag OF1 Output Compare 1 Flag T
 he OFn bit indicates that a compare event has occurred on Output Compare channe
 l n
      0 - OF3_0 :
         Compare event has not occurred.
      0x1 - OF3_1 :
         Compare event has occurred.
 (rw) (01)  [0;32mIF1[0m  - [03:03] -  See IF2
 (rw) (01)  [0;32mIF2[0m  - [04:04] -  IF2 Input capture 2 Flag IF1 Input capture 1 Flag The IFn bit indicates that a 
 capture event has occurred on Input Capture channel n
      0 - IF2_0 :
         Capture event has not occurred.
      0x1 - IF2_1 :
         Capture event has occurred.
 (rw) (01)  [0;32mROV[0m  - [05:05] -  Rollover Flag
      0 - ROV_0 :
         Rollover has not occurred.
      0x1 - ROV_1 :
         Rollover has occurred.
</lang>
#### ocotp.ctrl_tog
<link=p.OCOTP.CTRL_TOG>
#### ocotp.read_fuse_data
<link=p.OCOTP.READ_FUSE_DATA>
#### p.ocotp.timing2
<link=p.OCOTP.TIMING2>
#### ocotp.mem3
<link=p.OCOTP.MEM3>
#### OCOTP.OTPMK0
<link=p.OCOTP.OTPMK0>
#### ocotp.otpmk7
<link=p.OCOTP.OTPMK7>
#### ocotp.srk6
<link=p.OCOTP.SRK6>
#### OCOTP.SRK6
<link=p.OCOTP.SRK6>
#### p.ocotp.mac1
<link=p.OCOTP.MAC1>
#### ocotp.gp1
<link=p.OCOTP.GP1>
#### p.OCOTP.SW_GP1
<lang=dft>
 (rw)  [1;33m0x401f4680[0m (0x401f4000 + 0x0680)
Value of OTP Bank5 Word0 (SW GP1)
 (rw) (32)  [0;32mBITS[0m  - [31:00] -  BITS
</lang>
#### OCOTP.MISC_CONF1
<link=p.OCOTP.MISC_CONF1>
#### ocotp.srk_revoke
<link=p.OCOTP.SRK_REVOKE>
#### OCOTP.SRK_REVOKE
<link=p.OCOTP.SRK_REVOKE>
#### p.OCOTP.ROM_PATCH7
<lang=dft>
 (rw)  [1;33m0x401f4870[0m (0x401f4000 + 0x0870)
Value of OTP Bank6 Word7 (ROM Patch)
 (rw) (32)  [0;32mBITS[0m  - [31:00] -  BITS
</lang>
#### OCOTP.ROM_PATCH7
<link=p.OCOTP.ROM_PATCH7>
#### p.iomuxc.sw_mux_ctl_pad_gpio_emc_05
<link=p.IOMUXC.SW_MUX_CTL_PAD_GPIO_EMC_05>
#### iomuxc.sw_mux_ctl_pad_gpio_emc_09
<link=p.IOMUXC.SW_MUX_CTL_PAD_GPIO_EMC_09>
#### IOMUXC.SW_MUX_CTL_PAD_GPIO_EMC_11
<link=p.IOMUXC.SW_MUX_CTL_PAD_GPIO_EMC_11>
#### p.iomuxc.sw_mux_ctl_pad_gpio_emc_12
<link=p.IOMUXC.SW_MUX_CTL_PAD_GPIO_EMC_12>
#### IOMUXC.SW_MUX_CTL_PAD_GPIO_EMC_20
<link=p.IOMUXC.SW_MUX_CTL_PAD_GPIO_EMC_20>
#### p.IOMUXC.SW_MUX_CTL_PAD_GPIO_EMC_23
<lang=dft>
 (rw)  [1;33m0x401f8070[0m (0x401f8000 + 0x0070)
SW_MUX_CTL_PAD_GPIO_EMC_23 SW MUX Control Register
 (rw) (04)  [0;32mMUX_MODE[0m  - [03:00] -  MUX Mode Select Field.
      0 - ALT0 :
         Select mux mode: ALT0 mux port: SEMC_ADDR10 of instance: semc
      0x1 - ALT1 :
         Select mux mode: ALT1 mux port: FLEXPWM1_PWMA00 of instance: flexpwm1
      0x2 - ALT2 :
         Select mux mode: ALT2 mux port: LPUART5_TX of instance: lpuart5
      0x3 - ALT3 :
         Select mux mode: ALT3 mux port: ENET_RX_EN of instance: enet
      0x4 - ALT4 :
         Select mux mode: ALT4 mux port: GPT1_CAPTURE2 of instance: gpt1
      0x5 - ALT5 :
         Select mux mode: ALT5 mux port: GPIO4_IO23 of instance: gpio4
      0x8 - ALT8 :
         Select mux mode: ALT8 mux port: FLEXSPI2_A_DQS of instance: flexspi2
 (rw) (01)  [0;32mSION[0m  - [04:04] -  Software Input On Field.
      0 - DISABLED :
         Input Path is determined by functionality
      0x1 - ENABLED :
         Force input path of pad GPIO_EMC_23
</lang>
#### p.iomuxc.sw_mux_ctl_pad_gpio_emc_34
<link=p.IOMUXC.SW_MUX_CTL_PAD_GPIO_EMC_34>
#### IOMUXC.SW_MUX_CTL_PAD_GPIO_EMC_37
<link=p.IOMUXC.SW_MUX_CTL_PAD_GPIO_EMC_37>
#### p.IOMUXC.SW_MUX_CTL_PAD_GPIO_EMC_41
<lang=dft>
 (rw)  [1;33m0x401f80b8[0m (0x401f8000 + 0x00b8)
SW_MUX_CTL_PAD_GPIO_EMC_41 SW MUX Control Register
 (rw) (03)  [0;32mMUX_MODE[0m  - [02:00] -  MUX Mode Select Field.
      0 - ALT0 :
         Select mux mode: ALT0 mux port: SEMC_CSX00 of instance: semc
      0x1 - ALT1 :
         Select mux mode: ALT1 mux port: GPT2_CAPTURE1 of instance: gpt2
      0x2 - ALT2 :
         Select mux mode: ALT2 mux port: LPSPI1_PCS3 of instance: lpspi1
      0x3 - ALT3 :
         Select mux mode: ALT3 mux port: USB_OTG2_PWR of instance: usb
      0x4 - ALT4 :
         Select mux mode: ALT4 mux port: ENET_MDIO of instance: enet
      0x5 - ALT5 :
         Select mux mode: ALT5 mux port: GPIO3_IO27 of instance: gpio3
      0x6 - ALT6 :
         Select mux mode: ALT6 mux port: USDHC1_VSELECT of instance: usdhc1
 (rw) (01)  [0;32mSION[0m  - [04:04] -  Software Input On Field.
      0 - DISABLED :
         Input Path is determined by functionality
      0x1 - ENABLED :
         Force input path of pad GPIO_EMC_41
</lang>
#### p.iomuxc.sw_mux_ctl_pad_gpio_ad_b0_02
<link=p.IOMUXC.SW_MUX_CTL_PAD_GPIO_AD_B0_02>
#### iomuxc.sw_mux_ctl_pad_gpio_ad_b0_05
<link=p.IOMUXC.SW_MUX_CTL_PAD_GPIO_AD_B0_05>
#### p.IOMUXC.SW_MUX_CTL_PAD_GPIO_AD_B0_09
<lang=dft>
 (rw)  [1;33m0x401f80e0[0m (0x401f8000 + 0x00e0)
SW_MUX_CTL_PAD_GPIO_AD_B0_09 SW MUX Control Register
 (rw) (04)  [0;32mMUX_MODE[0m  - [03:00] -  MUX Mode Select Field.
      0 - ALT0 :
         Select mux mode: ALT0 mux port: JTAG_TDI of instance: jtag_mux
      0x1 - ALT1 :
         Select mux mode: ALT1 mux port: FLEXPWM2_PWMA03 of instance: flexpwm2
      0x2 - ALT2 :
         Select mux mode: ALT2 mux port: ENET_RX_DATA02 of instance: enet
      0x3 - ALT3 :
         Select mux mode: ALT3 mux port: SAI2_TX_DATA of instance: sai2
      0x4 - ALT4 :
         Select mux mode: ALT4 mux port: CSI_DATA04 of instance: csi
      0x5 - ALT5 :
         Select mux mode: ALT5 mux port: GPIO1_IO09 of instance: gpio1
      0x6 - ALT6 :
         Select mux mode: ALT6 mux port: XBAR1_IN21 of instance: xbar1
      0x7 - ALT7 :
         Select mux mode: ALT7 mux port: GPT2_CLK of instance: gpt2
      0x9 - ALT9 :
         Select mux mode: ALT9 mux port: SEMC_DQS4 of instance: semc
 (rw) (01)  [0;32mSION[0m  - [04:04] -  Software Input On Field.
      0 - DISABLED :
         Input Path is determined by functionality
      0x1 - ENABLED :
         Force input path of pad GPIO_AD_B0_09
</lang>
#### p.iomuxc.sw_mux_ctl_pad_gpio_ad_b0_11
<link=p.IOMUXC.SW_MUX_CTL_PAD_GPIO_AD_B0_11>
#### iomuxc.sw_mux_ctl_pad_gpio_ad_b1_02
<link=p.IOMUXC.SW_MUX_CTL_PAD_GPIO_AD_B1_02>
#### p.iomuxc.sw_mux_ctl_pad_gpio_ad_b1_05
<link=p.IOMUXC.SW_MUX_CTL_PAD_GPIO_AD_B1_05>
#### IOMUXC.SW_MUX_CTL_PAD_GPIO_AD_B1_09
<link=p.IOMUXC.SW_MUX_CTL_PAD_GPIO_AD_B1_09>
#### iomuxc.sw_mux_ctl_pad_gpio_ad_b1_11
<link=p.IOMUXC.SW_MUX_CTL_PAD_GPIO_AD_B1_11>
#### p.iomuxc.sw_mux_ctl_pad_gpio_b0_00
<link=p.IOMUXC.SW_MUX_CTL_PAD_GPIO_B0_00>
#### p.IOMUXC.SW_MUX_CTL_PAD_GPIO_B0_04
<lang=dft>
 (rw)  [1;33m0x401f814c[0m (0x401f8000 + 0x014c)
SW_MUX_CTL_PAD_GPIO_B0_04 SW MUX Control Register
 (rw) (04)  [0;32mMUX_MODE[0m  - [03:00] -  MUX Mode Select Field.
      0 - ALT0 :
         Select mux mode: ALT0 mux port: LCD_DATA00 of instance: lcdif
      0x1 - ALT1 :
         Select mux mode: ALT1 mux port: QTIMER2_TIMER1 of instance: qtimer2
      0x2 - ALT2 :
         Select mux mode: ALT2 mux port: LPI2C2_SCL of instance: lpi2c2
      0x3 - ALT3 :
         Select mux mode: ALT3 mux port: ARM_TRACE0 of instance: cm7_mx6rt
      0x4 - ALT4 :
         Select mux mode: ALT4 mux port: FLEXIO2_FLEXIO04 of instance: flexio2
      0x5 - ALT5 :
         Select mux mode: ALT5 mux port: GPIO2_IO04 of instance: gpio2
      0x6 - ALT6 :
         Select mux mode: ALT6 mux port: SRC_BOOT_CFG00 of instance: src
      0x8 - ALT8 :
         Select mux mode: ALT8 mux port: ENET2_TDATA03 of instance: enet2
 (rw) (01)  [0;32mSION[0m  - [04:04] -  Software Input On Field.
      0 - DISABLED :
         Input Path is determined by functionality
      0x1 - ENABLED :
         Force input path of pad GPIO_B0_04
</lang>
#### p.iomuxc.sw_mux_ctl_pad_gpio_b0_13
<link=p.IOMUXC.SW_MUX_CTL_PAD_GPIO_B0_13>
#### p.iomuxc.sw_mux_ctl_pad_gpio_b1_07
<link=p.IOMUXC.SW_MUX_CTL_PAD_GPIO_B1_07>
#### IOMUXC.SW_MUX_CTL_PAD_GPIO_B1_07
<link=p.IOMUXC.SW_MUX_CTL_PAD_GPIO_B1_07>
#### iomuxc.sw_mux_ctl_pad_gpio_b1_08
<link=p.IOMUXC.SW_MUX_CTL_PAD_GPIO_B1_08>
#### p.iomuxc.sw_mux_ctl_pad_gpio_b1_14
<link=p.IOMUXC.SW_MUX_CTL_PAD_GPIO_B1_14>
#### iomuxc.sw_mux_ctl_pad_gpio_sd_b0_02
<link=p.IOMUXC.SW_MUX_CTL_PAD_GPIO_SD_B0_02>
#### p.IOMUXC.SW_MUX_CTL_PAD_GPIO_SD_B0_04
<lang=dft>
 (rw)  [1;33m0x401f81cc[0m (0x401f8000 + 0x01cc)
SW_MUX_CTL_PAD_GPIO_SD_B0_04 SW MUX Control Register
 (rw) (04)  [0;32mMUX_MODE[0m  - [03:00] -  MUX Mode Select Field.
      0 - ALT0 :
         Select mux mode: ALT0 mux port: USDHC1_DATA2 of instance: usdhc1
      0x1 - ALT1 :
         Select mux mode: ALT1 mux port: FLEXPWM1_PWMA02 of instance: flexpwm1
      0x2 - ALT2 :
         Select mux mode: ALT2 mux port: LPUART8_TX of instance: lpuart8
      0x3 - ALT3 :
         Select mux mode: ALT3 mux port: XBAR1_INOUT08 of instance: xbar1
      0x4 - ALT4 :
         Select mux mode: ALT4 mux port: FLEXSPIB_SS0_B of instance: flexspi
      0x5 - ALT5 :
         Select mux mode: ALT5 mux port: GPIO3_IO16 of instance: gpio3
      0x6 - ALT6 :
         Select mux mode: ALT6 mux port: CCM_CLKO1 of instance: ccm
      0x8 - ALT8 :
         Select mux mode: ALT8 mux port: ENET2_RDATA01 of instance: enet2
 (rw) (01)  [0;32mSION[0m  - [04:04] -  Software Input On Field.
      0 - DISABLED :
         Input Path is determined by functionality
      0x1 - ENABLED :
         Force input path of pad GPIO_SD_B0_04
</lang>
#### p.iomuxc.sw_mux_ctl_pad_gpio_sd_b1_01
<link=p.IOMUXC.SW_MUX_CTL_PAD_GPIO_SD_B1_01>
#### IOMUXC.SW_MUX_CTL_PAD_GPIO_SD_B1_05
<link=p.IOMUXC.SW_MUX_CTL_PAD_GPIO_SD_B1_05>
#### p.IOMUXC.SW_PAD_CTL_PAD_GPIO_EMC_00
<lang=dft>
 (rw)  [1;33m0x401f8204[0m (0x401f8000 + 0x0204)
SW_PAD_CTL_PAD_GPIO_EMC_00 SW PAD Control Register
 (rw) (01)  [0;32mSRE[0m  - [00:00] -  Slew Rate Field
      0 - SRE_0_Slow_Slew_Rate :
         Slow Slew Rate
      0x1 - SRE_1_Fast_Slew_Rate :
         Fast Slew Rate
 (rw) (03)  [0;32mDSE[0m  - [05:03] -  Drive Strength Field
      0 - DSE_0_output_driver_disabled :
         output driver disabled;
      0x1 - DSE_1_R0_150_Ohm_3_3V_260_Ohm_1_8V :
         R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
      0x2 - DSE_2_R0_2 :
         R0/2
      0x3 - DSE_3_R0_3 :
         R0/3
      0x4 - DSE_4_R0_4 :
         R0/4
      0x5 - DSE_5_R0_5 :
         R0/5
      0x6 - DSE_6_R0_6 :
         R0/6
      0x7 - DSE_7_R0_7 :
         R0/7
 (rw) (02)  [0;32mSPEED[0m  - [07:06] -  Speed Field
      0 - SPEED_0_low_50MHz :
         low(50MHz)
      0x1 - SPEED_1_medium_100MHz :
         medium(100MHz)
      0x2 - SPEED_2_medium_100MHz :
         medium(100MHz)
      0x3 - SPEED_3_max_200MHz :
         max(200MHz)
 (rw) (01)  [0;32mODE[0m  - [11:11] -  Open Drain Enable Field
      0 - ODE_0_Open_Drain_Disabled :
         Open Drain Disabled
      0x1 - ODE_1_Open_Drain_Enabled :
         Open Drain Enabled
 (rw) (01)  [0;32mPKE[0m  - [12:12] -  Pull / Keep Enable Field
      0 - PKE_0_Pull_Keeper_Disabled :
         Pull/Keeper Disabled
      0x1 - PKE_1_Pull_Keeper_Enabled :
         Pull/Keeper Enabled
 (rw) (01)  [0;32mPUE[0m  - [13:13] -  Pull / Keep Select Field
      0 - PUE_0_Keeper :
         Keeper
      0x1 - PUE_1_Pull :
         Pull
 (rw) (02)  [0;32mPUS[0m  - [15:14] -  Pull Up / Down Config. Field
      0 - PUS_0_100K_Ohm_Pull_Down :
         100K Ohm Pull Down
      0x1 - PUS_1_47K_Ohm_Pull_Up :
         47K Ohm Pull Up
      0x2 - PUS_2_100K_Ohm_Pull_Up :
         100K Ohm Pull Up
      0x3 - PUS_3_22K_Ohm_Pull_Up :
         22K Ohm Pull Up
 (rw) (01)  [0;32mHYS[0m  - [16:16] -  Hyst. Enable Field
      0 - HYS_0_Hysteresis_Disabled :
         Hysteresis Disabled
      0x1 - HYS_1_Hysteresis_Enabled :
         Hysteresis Enabled
</lang>
#### IOMUXC.SW_PAD_CTL_PAD_GPIO_EMC_05
<link=p.IOMUXC.SW_PAD_CTL_PAD_GPIO_EMC_05>
#### p.iomuxc.sw_pad_ctl_pad_gpio_emc_11
<link=p.IOMUXC.SW_PAD_CTL_PAD_GPIO_EMC_11>
#### iomuxc.sw_pad_ctl_pad_gpio_emc_11
<link=p.IOMUXC.SW_PAD_CTL_PAD_GPIO_EMC_11>
#### IOMUXC.SW_PAD_CTL_PAD_GPIO_EMC_12
<link=p.IOMUXC.SW_PAD_CTL_PAD_GPIO_EMC_12>
#### IOMUXC.SW_PAD_CTL_PAD_GPIO_EMC_23
<link=p.IOMUXC.SW_PAD_CTL_PAD_GPIO_EMC_23>
#### iomuxc.sw_pad_ctl_pad_gpio_emc_24
<link=p.IOMUXC.SW_PAD_CTL_PAD_GPIO_EMC_24>
#### p.iomuxc.sw_pad_ctl_pad_gpio_emc_28
<link=p.IOMUXC.SW_PAD_CTL_PAD_GPIO_EMC_28>
#### p.IOMUXC.SW_PAD_CTL_PAD_GPIO_EMC_35
<lang=dft>
 (rw)  [1;33m0x401f8290[0m (0x401f8000 + 0x0290)
SW_PAD_CTL_PAD_GPIO_EMC_35 SW PAD Control Register
 (rw) (01)  [0;32mSRE[0m  - [00:00] -  Slew Rate Field
      0 - SRE_0_Slow_Slew_Rate :
         Slow Slew Rate
      0x1 - SRE_1_Fast_Slew_Rate :
         Fast Slew Rate
 (rw) (03)  [0;32mDSE[0m  - [05:03] -  Drive Strength Field
      0 - DSE_0_output_driver_disabled :
         output driver disabled;
      0x1 - DSE_1_R0_150_Ohm_3_3V_260_Ohm_1_8V :
         R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
      0x2 - DSE_2_R0_2 :
         R0/2
      0x3 - DSE_3_R0_3 :
         R0/3
      0x4 - DSE_4_R0_4 :
         R0/4
      0x5 - DSE_5_R0_5 :
         R0/5
      0x6 - DSE_6_R0_6 :
         R0/6
      0x7 - DSE_7_R0_7 :
         R0/7
 (rw) (02)  [0;32mSPEED[0m  - [07:06] -  Speed Field
      0 - SPEED_0_low_50MHz :
         low(50MHz)
      0x1 - SPEED_1_medium_100MHz :
         medium(100MHz)
      0x2 - SPEED_2_medium_100MHz :
         medium(100MHz)
      0x3 - SPEED_3_max_200MHz :
         max(200MHz)
 (rw) (01)  [0;32mODE[0m  - [11:11] -  Open Drain Enable Field
      0 - ODE_0_Open_Drain_Disabled :
         Open Drain Disabled
      0x1 - ODE_1_Open_Drain_Enabled :
         Open Drain Enabled
 (rw) (01)  [0;32mPKE[0m  - [12:12] -  Pull / Keep Enable Field
      0 - PKE_0_Pull_Keeper_Disabled :
         Pull/Keeper Disabled
      0x1 - PKE_1_Pull_Keeper_Enabled :
         Pull/Keeper Enabled
 (rw) (01)  [0;32mPUE[0m  - [13:13] -  Pull / Keep Select Field
      0 - PUE_0_Keeper :
         Keeper
      0x1 - PUE_1_Pull :
         Pull
 (rw) (02)  [0;32mPUS[0m  - [15:14] -  Pull Up / Down Config. Field
      0 - PUS_0_100K_Ohm_Pull_Down :
         100K Ohm Pull Down
      0x1 - PUS_1_47K_Ohm_Pull_Up :
         47K Ohm Pull Up
      0x2 - PUS_2_100K_Ohm_Pull_Up :
         100K Ohm Pull Up
      0x3 - PUS_3_22K_Ohm_Pull_Up :
         22K Ohm Pull Up
 (rw) (01)  [0;32mHYS[0m  - [16:16] -  Hyst. Enable Field
      0 - HYS_0_Hysteresis_Disabled :
         Hysteresis Disabled
      0x1 - HYS_1_Hysteresis_Enabled :
         Hysteresis Enabled
</lang>
#### p.IOMUXC.SW_PAD_CTL_PAD_GPIO_AD_B0_01
<lang=dft>
 (rw)  [1;33m0x401f82b0[0m (0x401f8000 + 0x02b0)
SW_PAD_CTL_PAD_GPIO_AD_B0_01 SW PAD Control Register
 (rw) (01)  [0;32mSRE[0m  - [00:00] -  Slew Rate Field
      0 - SRE_0_Slow_Slew_Rate :
         Slow Slew Rate
      0x1 - SRE_1_Fast_Slew_Rate :
         Fast Slew Rate
 (rw) (03)  [0;32mDSE[0m  - [05:03] -  Drive Strength Field
      0 - DSE_0_output_driver_disabled :
         output driver disabled;
      0x1 - DSE_1_R0_150_Ohm_3_3V_260_Ohm_1_8V :
         R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
      0x2 - DSE_2_R0_2 :
         R0/2
      0x3 - DSE_3_R0_3 :
         R0/3
      0x4 - DSE_4_R0_4 :
         R0/4
      0x5 - DSE_5_R0_5 :
         R0/5
      0x6 - DSE_6_R0_6 :
         R0/6
      0x7 - DSE_7_R0_7 :
         R0/7
 (rw) (02)  [0;32mSPEED[0m  - [07:06] -  Speed Field
      0 - SPEED_0_low_50MHz :
         low(50MHz)
      0x1 - SPEED_1_medium_100MHz :
         medium(100MHz)
      0x2 - SPEED_2_medium_100MHz :
         medium(100MHz)
      0x3 - SPEED_3_max_200MHz :
         max(200MHz)
 (rw) (01)  [0;32mODE[0m  - [11:11] -  Open Drain Enable Field
      0 - ODE_0_Open_Drain_Disabled :
         Open Drain Disabled
      0x1 - ODE_1_Open_Drain_Enabled :
         Open Drain Enabled
 (rw) (01)  [0;32mPKE[0m  - [12:12] -  Pull / Keep Enable Field
      0 - PKE_0_Pull_Keeper_Disabled :
         Pull/Keeper Disabled
      0x1 - PKE_1_Pull_Keeper_Enabled :
         Pull/Keeper Enabled
 (rw) (01)  [0;32mPUE[0m  - [13:13] -  Pull / Keep Select Field
      0 - PUE_0_Keeper :
         Keeper
      0x1 - PUE_1_Pull :
         Pull
 (rw) (02)  [0;32mPUS[0m  - [15:14] -  Pull Up / Down Config. Field
      0 - PUS_0_100K_Ohm_Pull_Down :
         100K Ohm Pull Down
      0x1 - PUS_1_47K_Ohm_Pull_Up :
         47K Ohm Pull Up
      0x2 - PUS_2_100K_Ohm_Pull_Up :
         100K Ohm Pull Up
      0x3 - PUS_3_22K_Ohm_Pull_Up :
         22K Ohm Pull Up
 (rw) (01)  [0;32mHYS[0m  - [16:16] -  Hyst. Enable Field
      0 - HYS_0_Hysteresis_Disabled :
         Hysteresis Disabled
      0x1 - HYS_1_Hysteresis_Enabled :
         Hysteresis Enabled
</lang>
#### iomuxc.sw_pad_ctl_pad_gpio_ad_b0_06
<link=p.IOMUXC.SW_PAD_CTL_PAD_GPIO_AD_B0_06>
#### iomuxc.sw_pad_ctl_pad_gpio_ad_b1_01
<link=p.IOMUXC.SW_PAD_CTL_PAD_GPIO_AD_B1_01>
#### IOMUXC.SW_PAD_CTL_PAD_GPIO_AD_B1_03
<link=p.IOMUXC.SW_PAD_CTL_PAD_GPIO_AD_B1_03>
#### p.iomuxc.sw_pad_ctl_pad_gpio_ad_b1_04
<link=p.IOMUXC.SW_PAD_CTL_PAD_GPIO_AD_B1_04>
#### p.IOMUXC.SW_PAD_CTL_PAD_GPIO_AD_B1_06
<lang=dft>
 (rw)  [1;33m0x401f8304[0m (0x401f8000 + 0x0304)
SW_PAD_CTL_PAD_GPIO_AD_B1_06 SW PAD Control Register
 (rw) (01)  [0;32mSRE[0m  - [00:00] -  Slew Rate Field
      0 - SRE_0_Slow_Slew_Rate :
         Slow Slew Rate
      0x1 - SRE_1_Fast_Slew_Rate :
         Fast Slew Rate
 (rw) (03)  [0;32mDSE[0m  - [05:03] -  Drive Strength Field
      0 - DSE_0_output_driver_disabled :
         output driver disabled;
      0x1 - DSE_1_R0_150_Ohm_3_3V_260_Ohm_1_8V :
         R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
      0x2 - DSE_2_R0_2 :
         R0/2
      0x3 - DSE_3_R0_3 :
         R0/3
      0x4 - DSE_4_R0_4 :
         R0/4
      0x5 - DSE_5_R0_5 :
         R0/5
      0x6 - DSE_6_R0_6 :
         R0/6
      0x7 - DSE_7_R0_7 :
         R0/7
 (rw) (02)  [0;32mSPEED[0m  - [07:06] -  Speed Field
      0 - SPEED_0_low_50MHz :
         low(50MHz)
      0x1 - SPEED_1_medium_100MHz :
         medium(100MHz)
      0x2 - SPEED_2_medium_100MHz :
         medium(100MHz)
      0x3 - SPEED_3_max_200MHz :
         max(200MHz)
 (rw) (01)  [0;32mODE[0m  - [11:11] -  Open Drain Enable Field
      0 - ODE_0_Open_Drain_Disabled :
         Open Drain Disabled
      0x1 - ODE_1_Open_Drain_Enabled :
         Open Drain Enabled
 (rw) (01)  [0;32mPKE[0m  - [12:12] -  Pull / Keep Enable Field
      0 - PKE_0_Pull_Keeper_Disabled :
         Pull/Keeper Disabled
      0x1 - PKE_1_Pull_Keeper_Enabled :
         Pull/Keeper Enabled
 (rw) (01)  [0;32mPUE[0m  - [13:13] -  Pull / Keep Select Field
      0 - PUE_0_Keeper :
         Keeper
      0x1 - PUE_1_Pull :
         Pull
 (rw) (02)  [0;32mPUS[0m  - [15:14] -  Pull Up / Down Config. Field
      0 - PUS_0_100K_Ohm_Pull_Down :
         100K Ohm Pull Down
      0x1 - PUS_1_47K_Ohm_Pull_Up :
         47K Ohm Pull Up
      0x2 - PUS_2_100K_Ohm_Pull_Up :
         100K Ohm Pull Up
      0x3 - PUS_3_22K_Ohm_Pull_Up :
         22K Ohm Pull Up
 (rw) (01)  [0;32mHYS[0m  - [16:16] -  Hyst. Enable Field
      0 - HYS_0_Hysteresis_Disabled :
         Hysteresis Disabled
      0x1 - HYS_1_Hysteresis_Enabled :
         Hysteresis Enabled
</lang>
#### p.IOMUXC.SW_PAD_CTL_PAD_GPIO_B0_01
<lang=dft>
 (rw)  [1;33m0x401f8330[0m (0x401f8000 + 0x0330)
SW_PAD_CTL_PAD_GPIO_B0_01 SW PAD Control Register
 (rw) (01)  [0;32mSRE[0m  - [00:00] -  Slew Rate Field
      0 - SRE_0_Slow_Slew_Rate :
         Slow Slew Rate
      0x1 - SRE_1_Fast_Slew_Rate :
         Fast Slew Rate
 (rw) (03)  [0;32mDSE[0m  - [05:03] -  Drive Strength Field
      0 - DSE_0_output_driver_disabled :
         output driver disabled;
      0x1 - DSE_1_R0_150_Ohm_3_3V_260_Ohm_1_8V :
         R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
      0x2 - DSE_2_R0_2 :
         R0/2
      0x3 - DSE_3_R0_3 :
         R0/3
      0x4 - DSE_4_R0_4 :
         R0/4
      0x5 - DSE_5_R0_5 :
         R0/5
      0x6 - DSE_6_R0_6 :
         R0/6
      0x7 - DSE_7_R0_7 :
         R0/7
 (rw) (02)  [0;32mSPEED[0m  - [07:06] -  Speed Field
      0 - SPEED_0_low_50MHz :
         low(50MHz)
      0x1 - SPEED_1_medium_100MHz :
         medium(100MHz)
      0x2 - SPEED_2_medium_100MHz :
         medium(100MHz)
      0x3 - SPEED_3_max_200MHz :
         max(200MHz)
 (rw) (01)  [0;32mODE[0m  - [11:11] -  Open Drain Enable Field
      0 - ODE_0_Open_Drain_Disabled :
         Open Drain Disabled
      0x1 - ODE_1_Open_Drain_Enabled :
         Open Drain Enabled
 (rw) (01)  [0;32mPKE[0m  - [12:12] -  Pull / Keep Enable Field
      0 - PKE_0_Pull_Keeper_Disabled :
         Pull/Keeper Disabled
      0x1 - PKE_1_Pull_Keeper_Enabled :
         Pull/Keeper Enabled
 (rw) (01)  [0;32mPUE[0m  - [13:13] -  Pull / Keep Select Field
      0 - PUE_0_Keeper :
         Keeper
      0x1 - PUE_1_Pull :
         Pull
 (rw) (02)  [0;32mPUS[0m  - [15:14] -  Pull Up / Down Config. Field
      0 - PUS_0_100K_Ohm_Pull_Down :
         100K Ohm Pull Down
      0x1 - PUS_1_47K_Ohm_Pull_Up :
         47K Ohm Pull Up
      0x2 - PUS_2_100K_Ohm_Pull_Up :
         100K Ohm Pull Up
      0x3 - PUS_3_22K_Ohm_Pull_Up :
         22K Ohm Pull Up
 (rw) (01)  [0;32mHYS[0m  - [16:16] -  Hyst. Enable Field
      0 - HYS_0_Hysteresis_Disabled :
         Hysteresis Disabled
      0x1 - HYS_1_Hysteresis_Enabled :
         Hysteresis Enabled
</lang>
#### p.iomuxc.sw_pad_ctl_pad_gpio_b0_04
<link=p.IOMUXC.SW_PAD_CTL_PAD_GPIO_B0_04>
#### IOMUXC.SW_PAD_CTL_PAD_GPIO_B0_09
<link=p.IOMUXC.SW_PAD_CTL_PAD_GPIO_B0_09>
#### iomuxc.sw_pad_ctl_pad_gpio_b0_15
<link=p.IOMUXC.SW_PAD_CTL_PAD_GPIO_B0_15>
#### iomuxc.sw_pad_ctl_pad_gpio_b1_01
<link=p.IOMUXC.SW_PAD_CTL_PAD_GPIO_B1_01>
#### IOMUXC.SW_PAD_CTL_PAD_GPIO_B1_06
<link=p.IOMUXC.SW_PAD_CTL_PAD_GPIO_B1_06>
#### p.IOMUXC.SW_PAD_CTL_PAD_GPIO_B1_15
<lang=dft>
 (rw)  [1;33m0x401f83a8[0m (0x401f8000 + 0x03a8)
SW_PAD_CTL_PAD_GPIO_B1_15 SW PAD Control Register
 (rw) (01)  [0;32mSRE[0m  - [00:00] -  Slew Rate Field
      0 - SRE_0_Slow_Slew_Rate :
         Slow Slew Rate
      0x1 - SRE_1_Fast_Slew_Rate :
         Fast Slew Rate
 (rw) (03)  [0;32mDSE[0m  - [05:03] -  Drive Strength Field
      0 - DSE_0_output_driver_disabled :
         output driver disabled;
      0x1 - DSE_1_R0_150_Ohm_3_3V_260_Ohm_1_8V :
         R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
      0x2 - DSE_2_R0_2 :
         R0/2
      0x3 - DSE_3_R0_3 :
         R0/3
      0x4 - DSE_4_R0_4 :
         R0/4
      0x5 - DSE_5_R0_5 :
         R0/5
      0x6 - DSE_6_R0_6 :
         R0/6
      0x7 - DSE_7_R0_7 :
         R0/7
 (rw) (02)  [0;32mSPEED[0m  - [07:06] -  Speed Field
      0 - SPEED_0_low_50MHz :
         low(50MHz)
      0x1 - SPEED_1_medium_100MHz :
         medium(100MHz)
      0x2 - SPEED_2_medium_100MHz :
         medium(100MHz)
      0x3 - SPEED_3_max_200MHz :
         max(200MHz)
 (rw) (01)  [0;32mODE[0m  - [11:11] -  Open Drain Enable Field
      0 - ODE_0_Open_Drain_Disabled :
         Open Drain Disabled
      0x1 - ODE_1_Open_Drain_Enabled :
         Open Drain Enabled
 (rw) (01)  [0;32mPKE[0m  - [12:12] -  Pull / Keep Enable Field
      0 - PKE_0_Pull_Keeper_Disabled :
         Pull/Keeper Disabled
      0x1 - PKE_1_Pull_Keeper_Enabled :
         Pull/Keeper Enabled
 (rw) (01)  [0;32mPUE[0m  - [13:13] -  Pull / Keep Select Field
      0 - PUE_0_Keeper :
         Keeper
      0x1 - PUE_1_Pull :
         Pull
 (rw) (02)  [0;32mPUS[0m  - [15:14] -  Pull Up / Down Config. Field
      0 - PUS_0_100K_Ohm_Pull_Down :
         100K Ohm Pull Down
      0x1 - PUS_1_47K_Ohm_Pull_Up :
         47K Ohm Pull Up
      0x2 - PUS_2_100K_Ohm_Pull_Up :
         100K Ohm Pull Up
      0x3 - PUS_3_22K_Ohm_Pull_Up :
         22K Ohm Pull Up
 (rw) (01)  [0;32mHYS[0m  - [16:16] -  Hyst. Enable Field
      0 - HYS_0_Hysteresis_Disabled :
         Hysteresis Disabled
      0x1 - HYS_1_Hysteresis_Enabled :
         Hysteresis Enabled
</lang>
#### IOMUXC.SW_PAD_CTL_PAD_GPIO_B1_15
<link=p.IOMUXC.SW_PAD_CTL_PAD_GPIO_B1_15>
#### p.IOMUXC.SW_PAD_CTL_PAD_GPIO_SD_B0_01
<lang=dft>
 (rw)  [1;33m0x401f83b0[0m (0x401f8000 + 0x03b0)
SW_PAD_CTL_PAD_GPIO_SD_B0_01 SW PAD Control Register
 (rw) (01)  [0;32mSRE[0m  - [00:00] -  Slew Rate Field
      0 - SRE_0_Slow_Slew_Rate :
         Slow Slew Rate
      0x1 - SRE_1_Fast_Slew_Rate :
         Fast Slew Rate
 (rw) (03)  [0;32mDSE[0m  - [05:03] -  Drive Strength Field
      0 - DSE_0_output_driver_disabled :
         output driver disabled;
      0x1 - DSE_1_R0_150_Ohm_3_3V_260_Ohm_1_8V :
         R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
      0x2 - DSE_2_R0_2 :
         R0/2
      0x3 - DSE_3_R0_3 :
         R0/3
      0x4 - DSE_4_R0_4 :
         R0/4
      0x5 - DSE_5_R0_5 :
         R0/5
      0x6 - DSE_6_R0_6 :
         R0/6
      0x7 - DSE_7_R0_7 :
         R0/7
 (rw) (02)  [0;32mSPEED[0m  - [07:06] -  Speed Field
      0 - SPEED_0_low_50MHz :
         low(50MHz)
      0x1 - SPEED_1_medium_100MHz :
         medium(100MHz)
      0x2 - SPEED_2_medium_100MHz :
         medium(100MHz)
      0x3 - SPEED_3_max_200MHz :
         max(200MHz)
 (rw) (01)  [0;32mODE[0m  - [11:11] -  Open Drain Enable Field
      0 - ODE_0_Open_Drain_Disabled :
         Open Drain Disabled
      0x1 - ODE_1_Open_Drain_Enabled :
         Open Drain Enabled
 (rw) (01)  [0;32mPKE[0m  - [12:12] -  Pull / Keep Enable Field
      0 - PKE_0_Pull_Keeper_Disabled :
         Pull/Keeper Disabled
      0x1 - PKE_1_Pull_Keeper_Enabled :
         Pull/Keeper Enabled
 (rw) (01)  [0;32mPUE[0m  - [13:13] -  Pull / Keep Select Field
      0 - PUE_0_Keeper :
         Keeper
      0x1 - PUE_1_Pull :
         Pull
 (rw) (02)  [0;32mPUS[0m  - [15:14] -  Pull Up / Down Config. Field
      0 - PUS_0_100K_Ohm_Pull_Down :
         100K Ohm Pull Down
      0x1 - PUS_1_47K_Ohm_Pull_Up :
         47K Ohm Pull Up
      0x2 - PUS_2_100K_Ohm_Pull_Up :
         100K Ohm Pull Up
      0x3 - PUS_3_22K_Ohm_Pull_Up :
         22K Ohm Pull Up
 (rw) (01)  [0;32mHYS[0m  - [16:16] -  Hyst. Enable Field
      0 - HYS_0_Hysteresis_Disabled :
         Hysteresis Disabled
      0x1 - HYS_1_Hysteresis_Enabled :
         Hysteresis Enabled
</lang>
#### p.iomuxc.sw_pad_ctl_pad_gpio_sd_b0_02
<link=p.IOMUXC.SW_PAD_CTL_PAD_GPIO_SD_B0_02>
#### iomuxc.sw_pad_ctl_pad_gpio_sd_b1_02
<link=p.IOMUXC.SW_PAD_CTL_PAD_GPIO_SD_B1_02>
#### IOMUXC.SW_PAD_CTL_PAD_GPIO_SD_B1_07
<link=p.IOMUXC.SW_PAD_CTL_PAD_GPIO_SD_B1_07>
#### p.iomuxc.csi_data08_select_input
<link=p.IOMUXC.CSI_DATA08_SELECT_INPUT>
#### p.IOMUXC.CSI_HSYNC_SELECT_INPUT
<lang=dft>
 (rw)  [1;33m0x401f8420[0m (0x401f8000 + 0x0420)
CSI_HSYNC_SELECT_INPUT DAISY Register
 (rw) (02)  [0;32mDAISY[0m  - [01:00] -  Selecting Pads Involved in Daisy Chain.
      0 - GPIO_AD_B0_15_ALT4 :
         Selecting Pad: GPIO_AD_B0_15 for Mode: ALT4
      0x1 - GPIO_AD_B1_07_ALT4 :
         Selecting Pad: GPIO_AD_B1_07 for Mode: ALT4
      0x2 - GPIO_B1_14_ALT2 :
         Selecting Pad: GPIO_B1_14 for Mode: ALT2
</lang>
#### p.IOMUXC.CSI_VSYNC_SELECT_INPUT
<lang=dft>
 (rw)  [1;33m0x401f8428[0m (0x401f8000 + 0x0428)
CSI_VSYNC_SELECT_INPUT DAISY Register
 (rw) (02)  [0;32mDAISY[0m  - [01:00] -  Selecting Pads Involved in Daisy Chain.
      0 - GPIO_AD_B0_14_ALT4 :
         Selecting Pad: GPIO_AD_B0_14 for Mode: ALT4
      0x1 - GPIO_AD_B1_06_ALT4 :
         Selecting Pad: GPIO_AD_B1_06 for Mode: ALT4
      0x2 - GPIO_B1_13_ALT2 :
         Selecting Pad: GPIO_B1_13 for Mode: ALT2
</lang>
#### p.IOMUXC.ENET_IPG_CLK_RMII_SELECT_INPUT
<lang=dft>
 (rw)  [1;33m0x401f842c[0m (0x401f8000 + 0x042c)
ENET_IPG_CLK_RMII_SELECT_INPUT DAISY Register
 (rw) (01)  [0;32mDAISY[0m  - [00:00] -  Selecting Pads Involved in Daisy Chain.
      0 - GPIO_EMC_25_ALT4 :
         Selecting Pad: GPIO_EMC_25 for Mode: ALT4
      0x1 - GPIO_B1_10_ALT6 :
         Selecting Pad: GPIO_B1_10 for Mode: ALT6
</lang>
#### IOMUXC.ENET0_RXDATA_SELECT_INPUT
<link=p.IOMUXC.ENET0_RXDATA_SELECT_INPUT>
#### iomuxc.flexpwm1_pwma3_select_input
<link=p.IOMUXC.FLEXPWM1_PWMA3_SELECT_INPUT>
#### IOMUXC.FLEXPWM1_PWMA3_SELECT_INPUT
<link=p.IOMUXC.FLEXPWM1_PWMA3_SELECT_INPUT>
#### IOMUXC.FLEXPWM1_PWMA2_SELECT_INPUT
<link=p.IOMUXC.FLEXPWM1_PWMA2_SELECT_INPUT>
#### p.iomuxc.flexpwm2_pwmb1_select_input
<link=p.IOMUXC.FLEXPWM2_PWMB1_SELECT_INPUT>
#### p.iomuxc.flexpwm4_pwma2_select_input
<link=p.IOMUXC.FLEXPWM4_PWMA2_SELECT_INPUT>
#### iomuxc.flexpwm4_pwma2_select_input
<link=p.IOMUXC.FLEXPWM4_PWMA2_SELECT_INPUT>
#### iomuxc.flexspia_data3_select_input
<link=p.IOMUXC.FLEXSPIA_DATA3_SELECT_INPUT>
#### p.IOMUXC.FLEXSPIB_DATA1_SELECT_INPUT
<lang=dft>
 (rw)  [1;33m0x401f84bc[0m (0x401f8000 + 0x04bc)
FLEXSPIB_DATA1_SELECT_INPUT DAISY Register
 (rw) (01)  [0;32mDAISY[0m  - [00:00] -  Selecting Pads Involved in Daisy Chain.
      0 - GPIO_SD_B1_02_ALT1 :
         Selecting Pad: GPIO_SD_B1_02 for Mode: ALT1
      0x1 - GPIO_AD_B1_06_ALT0 :
         Selecting Pad: GPIO_AD_B1_06 for Mode: ALT0
</lang>
#### IOMUXC.FLEXSPIB_DATA2_SELECT_INPUT
<link=p.IOMUXC.FLEXSPIB_DATA2_SELECT_INPUT>
#### p.IOMUXC.LPI2C2_SCL_SELECT_INPUT
<lang=dft>
 (rw)  [1;33m0x401f84d4[0m (0x401f8000 + 0x04d4)
LPI2C2_SCL_SELECT_INPUT DAISY Register
 (rw) (01)  [0;32mDAISY[0m  - [00:00] -  Selecting Pads Involved in Daisy Chain.
      0 - GPIO_SD_B1_11_ALT3 :
         Selecting Pad: GPIO_SD_B1_11 for Mode: ALT3
      0x1 - GPIO_B0_04_ALT2 :
         Selecting Pad: GPIO_B0_04 for Mode: ALT2
</lang>
#### p.iomuxc.lpspi2_sdi_select_input
<link=p.IOMUXC.LPSPI2_SDI_SELECT_INPUT>
#### iomuxc.lpuart7_tx_select_input
<link=p.IOMUXC.LPUART7_TX_SELECT_INPUT>
#### iomuxc.qtimer3_timer1_select_input
<link=p.IOMUXC.QTIMER3_TIMER1_SELECT_INPUT>
#### p.IOMUXC.SAI1_RX_DATA0_SELECT_INPUT
<lang=dft>
 (rw)  [1;33m0x401f8594[0m (0x401f8000 + 0x0594)
SAI1_RX_DATA0_SELECT_INPUT DAISY Register
 (rw) (02)  [0;32mDAISY[0m  - [01:00] -  Selecting Pads Involved in Daisy Chain.
      0 - GPIO_SD_B1_06_ALT3 :
         Selecting Pad: GPIO_SD_B1_06 for Mode: ALT3
      0x1 - GPIO_AD_B1_12_ALT3 :
         Selecting Pad: GPIO_AD_B1_12 for Mode: ALT3
      0x2 - GPIO_B1_00_ALT3 :
         Selecting Pad: GPIO_B1_00 for Mode: ALT3
</lang>
#### p.IOMUXC.SAI1_RX_DATA1_SELECT_INPUT
<lang=dft>
 (rw)  [1;33m0x401f8598[0m (0x401f8000 + 0x0598)
SAI1_RX_DATA1_SELECT_INPUT DAISY Register
 (rw) (01)  [0;32mDAISY[0m  - [00:00] -  Selecting Pads Involved in Daisy Chain.
      0 - GPIO_SD_B1_00_ALT3 :
         Selecting Pad: GPIO_SD_B1_00 for Mode: ALT3
      0x1 - GPIO_B0_10_ALT3 :
         Selecting Pad: GPIO_B0_10 for Mode: ALT3
</lang>
#### p.IOMUXC.SAI2_RX_DATA0_SELECT_INPUT
<lang=dft>
 (rw)  [1;33m0x401f85b8[0m (0x401f8000 + 0x05b8)
SAI2_RX_DATA0_SELECT_INPUT DAISY Register
 (rw) (01)  [0;32mDAISY[0m  - [00:00] -  Selecting Pads Involved in Daisy Chain.
      0 - GPIO_EMC_08_ALT2 :
         Selecting Pad: GPIO_EMC_08 for Mode: ALT2
      0x1 - GPIO_AD_B0_08_ALT3 :
         Selecting Pad: GPIO_AD_B0_08 for Mode: ALT3
</lang>
#### IOMUXC.SAI2_RX_SYNC_SELECT_INPUT
<link=p.IOMUXC.SAI2_RX_SYNC_SELECT_INPUT>
#### p.iomuxc.usdhc2_cmd_select_input
<link=p.IOMUXC.USDHC2_CMD_SELECT_INPUT>
#### p.IOMUXC.USDHC2_DATA7_SELECT_INPUT
<lang=dft>
 (rw)  [1;33m0x401f8604[0m (0x401f8000 + 0x0604)
USDHC2_DATA7_SELECT_INPUT DAISY Register
 (rw) (01)  [0;32mDAISY[0m  - [00:00] -  Selecting Pads Involved in Daisy Chain.
      0 - GPIO_SD_B1_11_ALT0 :
         Selecting Pad: GPIO_SD_B1_11 for Mode: ALT0
      0x1 - GPIO_AD_B1_15_ALT6 :
         Selecting Pad: GPIO_AD_B1_15 for Mode: ALT6
</lang>
#### p.IOMUXC.XBAR1_IN17_SELECT_INPUT
<lang=dft>
 (rw)  [1;33m0x401f862c[0m (0x401f8000 + 0x062c)
XBAR1_IN17_SELECT_INPUT DAISY Register
 (rw) (02)  [0;32mDAISY[0m  - [01:00] -  Selecting Pads Involved in Daisy Chain.
      0 - GPIO_EMC_08_ALT3 :
         Selecting Pad: GPIO_EMC_08 for Mode: ALT3
      0x1 - GPIO_AD_B0_03_ALT1 :
         Selecting Pad: GPIO_AD_B0_03 for Mode: ALT1
      0x2 - GPIO_AD_B0_05_ALT6 :
         Selecting Pad: GPIO_AD_B0_05 for Mode: ALT6
      0x3 - GPIO_B1_03_ALT1 :
         Selecting Pad: GPIO_B1_03 for Mode: ALT1
</lang>
#### p.iomuxc.xbar1_in17_select_input
<link=p.IOMUXC.XBAR1_IN17_SELECT_INPUT>
#### p.iomuxc.xbar1_in25_select_input
<link=p.IOMUXC.XBAR1_IN25_SELECT_INPUT>
#### p.iomuxc.sw_mux_ctl_pad_gpio_spi_b0_07
<link=p.IOMUXC.SW_MUX_CTL_PAD_GPIO_SPI_B0_07>
#### IOMUXC.SW_MUX_CTL_PAD_GPIO_SPI_B1_05
<link=p.IOMUXC.SW_MUX_CTL_PAD_GPIO_SPI_B1_05>
#### IOMUXC.SW_PAD_CTL_PAD_GPIO_SPI_B0_00
<link=p.IOMUXC.SW_PAD_CTL_PAD_GPIO_SPI_B0_00>
#### iomuxc.sw_pad_ctl_pad_gpio_spi_b0_11
<link=p.IOMUXC.SW_PAD_CTL_PAD_GPIO_SPI_B0_11>
#### p.IOMUXC.SW_PAD_CTL_PAD_GPIO_SPI_B1_02
<lang=dft>
 (rw)  [1;33m0x401f86f4[0m (0x401f8000 + 0x06f4)
SW_PAD_CTL_PAD_GPIO_SPI_B1_02 SW PAD Control Register
 (rw) (01)  [0;32mSRE[0m  - [00:00] -  Slew Rate Field
      0 - SRE_0_Slow_Slew_Rate :
         Slow Slew Rate
      0x1 - SRE_1_Fast_Slew_Rate :
         Fast Slew Rate
 (rw) (03)  [0;32mDSE[0m  - [05:03] -  Drive Strength Field
      0 - DSE_0_output_driver_disabled_ :
         output driver disabled;
      0x1 - DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V_ :
         R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
      0x2 - DSE_2_R0_2 :
         R0/2
      0x3 - DSE_3_R0_3 :
         R0/3
      0x4 - DSE_4_R0_4 :
         R0/4
      0x5 - DSE_5_R0_5 :
         R0/5
      0x6 - DSE_6_R0_6 :
         R0/6
      0x7 - DSE_7_R0_7 :
         R0/7
 (rw) (02)  [0;32mSPEED[0m  - [07:06] -  Speed Field
      0 - SPEED_0_low_50MHz_ :
         low(50MHz)
      0x1 - SPEED_1_medium_100MHz_ :
         medium(100MHz)
      0x2 - SPEED_2_medium_100MHz_ :
         medium(100MHz)
      0x3 - SPEED_3_max_200MHz_ :
         max(200MHz)
 (rw) (01)  [0;32mODE[0m  - [11:11] -  Open Drain Enable Field
      0 - ODE_0_Open_Drain_Disabled :
         Open Drain Disabled
      0x1 - ODE_1_Open_Drain_Enabled :
         Open Drain Enabled
 (rw) (01)  [0;32mPKE[0m  - [12:12] -  Pull / Keep Enable Field
      0 - PKE_0_Pull_Keeper_Disabled :
         Pull/Keeper Disabled
      0x1 - PKE_1_Pull_Keeper_Enabled :
         Pull/Keeper Enabled
 (rw) (01)  [0;32mPUE[0m  - [13:13] -  Pull / Keep Select Field
      0 - PUE_0_Keeper :
         Keeper
      0x1 - PUE_1_Pull :
         Pull
 (rw) (02)  [0;32mPUS[0m  - [15:14] -  Pull Up / Down Config. Field
      0 - PUS_0_100K_Ohm_Pull_Down :
         100K Ohm Pull Down
      0x1 - PUS_1_47K_Ohm_Pull_Up :
         47K Ohm Pull Up
      0x2 - PUS_2_100K_Ohm_Pull_Up :
         100K Ohm Pull Up
      0x3 - PUS_3_22K_Ohm_Pull_Up :
         22K Ohm Pull Up
 (rw) (01)  [0;32mHYS[0m  - [16:16] -  Hyst. Enable Field
      0 - HYS_0_Hysteresis_Disabled :
         Hysteresis Disabled
      0x1 - HYS_1_Hysteresis_Enabled :
         Hysteresis Enabled
</lang>
#### iomuxc.sw_pad_ctl_pad_gpio_spi_b1_04
<link=p.IOMUXC.SW_PAD_CTL_PAD_GPIO_SPI_B1_04>
#### p.iomuxc.sw_pad_ctl_pad_gpio_spi_b1_05
<link=p.IOMUXC.SW_PAD_CTL_PAD_GPIO_SPI_B1_05>
#### iomuxc.enet2_ipp_ind_mac0_rxerr_select_input
<link=p.IOMUXC.ENET2_IPP_IND_MAC0_RXERR_SELECT_INPUT>
#### p.IOMUXC.ENET2_IPP_IND_MAC0_TIMER_SELECT_INPUT_0
<lang=dft>
 (rw)  [1;33m0x401f8724[0m (0x401f8000 + 0x0724)
ENET2_IPP_IND_MAC0_TIMER_SELECT_INPUT_0 DAISY Register
 (rw) (01)  [0;32mDAISY[0m  - [00:00] -  Selecting Pads Involved in Daisy Chain.
      0 - GPIO_AD_B1_01_ALT8 :
         Selecting Pad: GPIO_AD_B1_01 for Mode: ALT8
      0x1 - GPIO_B0_03_ALT8 :
         Selecting Pad: GPIO_B0_03 for Mode: ALT8
</lang>
#### p.IOMUXC.FLEXSPI2_IPP_IND_IO_FA_BIT2_SELECT_INPUT
<lang=dft>
 (rw)  [1;33m0x401f8738[0m (0x401f8000 + 0x0738)
FLEXSPI2_IPP_IND_IO_FA_BIT2_SELECT_INPUT DAISY Register
 (rw) (02)  [0;32mDAISY[0m  - [01:00] -  Selecting Pads Involved in Daisy Chain.
      0 - GPIO_SPI_B1_02_ALT0 :
         Selecting Pad: GPIO_SPI_B1_02 for Mode: ALT0
      0x1 - GPIO_EMC_28_ALT8 :
         Selecting Pad: GPIO_EMC_28 for Mode: ALT8
      0x2 - GPIO_SPI_B0_06_ALT0 :
         Selecting Pad: GPIO_SPI_B0_06 for Mode: ALT0
</lang>
#### iomuxc.gpt1_ipp_ind_capin2_select_input
<link=p.IOMUXC.GPT1_IPP_IND_CAPIN2_SELECT_INPUT>
#### IOMUXC.GPT1_IPP_IND_CAPIN2_SELECT_INPUT
<link=p.IOMUXC.GPT1_IPP_IND_CAPIN2_SELECT_INPUT>
#### iomuxc.gpt2_ipp_ind_capin1_select_input
<link=p.IOMUXC.GPT2_IPP_IND_CAPIN1_SELECT_INPUT>
#### p.IOMUXC.GPT2_IPP_IND_CLKIN_SELECT_INPUT
<lang=dft>
 (rw)  [1;33m0x401f876c[0m (0x401f8000 + 0x076c)
GPT2_IPP_IND_CLKIN_SELECT_INPUT DAISY Register
 (rw) (01)  [0;32mDAISY[0m  - [00:00] -  Selecting Pads Involved in Daisy Chain.
      0 - GPIO_AD_B0_09_ALT7 :
         Selecting Pad: GPIO_AD_B0_09 for Mode: ALT7
      0x1 - GPIO_AD_B1_02_ALT8 :
         Selecting Pad: GPIO_AD_B1_02 for Mode: ALT8
</lang>
#### iomuxc.gpt2_ipp_ind_clkin_select_input
<link=p.IOMUXC.GPT2_IPP_IND_CLKIN_SELECT_INPUT>
#### iomuxc.semc_i_ipp_ind_dqs4_select_input
<link=p.IOMUXC.SEMC_I_IPP_IND_DQS4_SELECT_INPUT>
#### p.KPP
<lang=dft>
base: 0x401fc000
KDDR            KPCR            KPDR            KPSR            
ËæìÂÖ• p.KPP.{reg_name} ‰ª•Êü•ÁúãÂØÑÂ≠òÂô®ÁöÑËØ¶ÁªÜ‰ø°ÊÅØ
type p.KPP.{reg_name} to check details of registers
</lang>
#### flexspi.flsha1cr0
<link=p.FLEXSPI.FLSHA1CR0>
#### p.flexspi.flshcr1b1
<link=p.FLEXSPI.FLSHCR1B1>
#### FLEXSPI.IPCR1
<link=p.FLEXSPI.IPCR1>
#### flexspi.iptxfcr
<link=p.FLEXSPI.IPTXFCR>
#### p.flexspi.rfdr[18]
<link=p.FLEXSPI.RFDR[18]>
#### flexspi.rfdr[18]
<link=p.FLEXSPI.RFDR[18]>
#### p.FLEXSPI.RFDR[22]
<lang=dft>
 (ro)  [1;33m0x402a8158[0m (0x402a8000 + 0x0158)
IP RX FIFO Data Register 0
 (ro) (32)  [0;32mRXDATA[0m  - [31:00] -  RX Data
</lang>
#### p.flexspi.rfdr[23]
<link=p.FLEXSPI.RFDR[23]>
#### p.flexspi.rfdr[24]
<link=p.FLEXSPI.RFDR[24]>
#### p.FLEXSPI.RFDR[31]
<lang=dft>
 (ro)  [1;33m0x402a817c[0m (0x402a8000 + 0x017c)
IP RX FIFO Data Register 0
 (ro) (32)  [0;32mRXDATA[0m  - [31:00] -  RX Data
</lang>
#### p.FLEXSPI.TFDR[6]
<lang=dft>
 (wo)  [1;33m0x402a8198[0m (0x402a8000 + 0x0198)
IP TX FIFO Data Register 0
 (wo) (32)  [0;32mTXDATA[0m  - [31:00] -  TX Data
</lang>
#### flexspi.tfdr[7]
<link=p.FLEXSPI.TFDR[7]>
#### p.FLEXSPI.TFDR[21]
<lang=dft>
 (wo)  [1;33m0x402a81d4[0m (0x402a8000 + 0x01d4)
IP TX FIFO Data Register 0
 (wo) (32)  [0;32mTXDATA[0m  - [31:00] -  TX Data
</lang>
#### p.flexspi.lut[4]
<link=p.FLEXSPI.LUT[4]>
#### p.FLEXSPI.LUT[8]
<lang=dft>
 (rw)  [1;33m0x402a8220[0m (0x402a8000 + 0x0220)
LUT 0
 (rw) (08)  [0;32mOPERAND0[0m  - [07:00] -  OPERAND0
 (rw) (02)  [0;32mNUM_PADS0[0m  - [09:08] -  NUM_PADS0
 (rw) (06)  [0;32mOPCODE0[0m  - [15:10] -  OPCODE
 (rw) (08)  [0;32mOPERAND1[0m  - [23:16] -  OPERAND1
 (rw) (02)  [0;32mNUM_PADS1[0m  - [25:24] -  NUM_PADS1
 (rw) (06)  [0;32mOPCODE1[0m  - [31:26] -  OPCODE1
</lang>
#### p.flexspi.lut[9]
<link=p.FLEXSPI.LUT[9]>
#### flexspi.lut[18]
<link=p.FLEXSPI.LUT[18]>
#### flexspi.lut[22]
<link=p.FLEXSPI.LUT[22]>
#### FLEXSPI.LUT[32]
<link=p.FLEXSPI.LUT[32]>
#### FLEXSPI.LUT[37]
<link=p.FLEXSPI.LUT[37]>
#### FLEXSPI.LUT[38]
<link=p.FLEXSPI.LUT[38]>
#### flexspi.lut[40]
<link=p.FLEXSPI.LUT[40]>
#### p.FLEXSPI.LUT[43]
<lang=dft>
 (rw)  [1;33m0x402a82ac[0m (0x402a8000 + 0x02ac)
LUT 0
 (rw) (08)  [0;32mOPERAND0[0m  - [07:00] -  OPERAND0
 (rw) (02)  [0;32mNUM_PADS0[0m  - [09:08] -  NUM_PADS0
 (rw) (06)  [0;32mOPCODE0[0m  - [15:10] -  OPCODE
 (rw) (08)  [0;32mOPERAND1[0m  - [23:16] -  OPERAND1
 (rw) (02)  [0;32mNUM_PADS1[0m  - [25:24] -  NUM_PADS1
 (rw) (06)  [0;32mOPCODE1[0m  - [31:26] -  OPCODE1
</lang>
#### p.flexspi.lut[45]
<link=p.FLEXSPI.LUT[45]>
#### p.FLEXSPI.LUT[48]
<lang=dft>
 (rw)  [1;33m0x402a82c0[0m (0x402a8000 + 0x02c0)
LUT 0
 (rw) (08)  [0;32mOPERAND0[0m  - [07:00] -  OPERAND0
 (rw) (02)  [0;32mNUM_PADS0[0m  - [09:08] -  NUM_PADS0
 (rw) (06)  [0;32mOPCODE0[0m  - [15:10] -  OPCODE
 (rw) (08)  [0;32mOPERAND1[0m  - [23:16] -  OPERAND1
 (rw) (02)  [0;32mNUM_PADS1[0m  - [25:24] -  NUM_PADS1
 (rw) (06)  [0;32mOPCODE1[0m  - [31:26] -  OPCODE1
</lang>
#### p.flexspi.lut[56]
<link=p.FLEXSPI.LUT[56]>
#### FLEXSPI.LUT[60]
<link=p.FLEXSPI.LUT[60]>
#### p.flexspi.lut[63]
<link=p.FLEXSPI.LUT[63]>
#### p.flexspi2.ahbcr
<link=p.FLEXSPI2.AHBCR>
#### p.FLEXSPI2.AHBRXBUF3CR0
<lang=dft>
 (rw)  [1;33m0x402a402c[0m (0x402a4000 + 0x002c)
AHB RX Buffer 3 Control Register 0
 (rw) (08)  [0;32mBUFSZ[0m  - [07:00] -  AHB RX Buffer Size in 64 bits.Refer AHB RX Buffer Management for more details.
 (rw) (04)  [0;32mMSTRID[0m  - [19:16] -  This AHB RX Buffer is assigned according to AHB Master with ID (MSTR_ID). Pleas
 e refer to for AHB RX Buffer allocation.
 (rw) (02)  [0;32mPRIORITY[0m  - [25:24] -  This priority for AHB Master Read which this AHB RX Buffer is assigned. Refer f
 or more details.
 (rw) (01)  [0;32mPREFETCHEN[0m  - [31:31] -  AHB Read Prefetch Enable for current AHB RX Buffer corresponding Master.
</lang>
#### p.flexspi2.ahbrxbuf3cr0
<link=p.FLEXSPI2.AHBRXBUF3CR0>
#### flexspi2.ahbrxbuf3cr0
<link=p.FLEXSPI2.AHBRXBUF3CR0>
#### FLEXSPI2.FLSHB2CR0
<link=p.FLEXSPI2.FLSHB2CR0>
#### p.FLEXSPI2.FLSHCR1B1
<lang=dft>
 (rw)  [1;33m0x402a4078[0m (0x402a4000 + 0x0078)
Flash A1 Control Register 1
 (rw) (05)  [0;32mTCSS[0m  - [04:00] -  Serial Flash CS setup time.
 (rw) (05)  [0;32mTCSH[0m  - [09:05] -  Serial Flash CS Hold time.
 (rw) (01)  [0;32mWA[0m  - [10:10] -  Word Addressable.
 (rw) (04)  [0;32mCAS[0m  - [14:11] -  Column Address Size.
 (rw) (01)  [0;32mCSINTERVALUNIT[0m  - [15:15] -  CS interval unit
      0 - CSINTERVALUNIT_0 :
         The CS interval unit is 1 serial clock cycle
      0x1 - CSINTERVALUNIT_1 :
         The CS interval unit is 256 serial clock cycle
 (rw) (16)  [0;32mCSINTERVAL[0m  - [31:16] -  This field is used to set the minimum interval between flash device Chip select
 ion deassertion and flash device Chip selection assertion. If external flash ha
 s a limitation on the interval between command sequences, this field should be 
 set accordingly. If there is no limitation, set this field with value 0x0.
</lang>
#### flexspi2.iptxfcr
<link=p.FLEXSPI2.IPTXFCR>
#### FLEXSPI2.STS2
<link=p.FLEXSPI2.STS2>
#### p.flexspi2.iptxfsts
<link=p.FLEXSPI2.IPTXFSTS>
#### p.flexspi2.rfdr[1]
<link=p.FLEXSPI2.RFDR[1]>
#### FLEXSPI2.RFDR[1]
<link=p.FLEXSPI2.RFDR[1]>
#### FLEXSPI2.RFDR[4]
<link=p.FLEXSPI2.RFDR[4]>
#### FLEXSPI2.RFDR[15]
<link=p.FLEXSPI2.RFDR[15]>
#### p.flexspi2.tfdr[3]
<link=p.FLEXSPI2.TFDR[3]>
#### flexspi2.tfdr[11]
<link=p.FLEXSPI2.TFDR[11]>
#### flexspi2.tfdr[14]
<link=p.FLEXSPI2.TFDR[14]>
#### p.FLEXSPI2.TFDR[18]
<lang=dft>
 (wo)  [1;33m0x402a41c8[0m (0x402a4000 + 0x01c8)
IP TX FIFO Data Register 0
 (wo) (32)  [0;32mTXDATA[0m  - [31:00] -  TX Data
</lang>
#### p.FLEXSPI2.TFDR[23]
<lang=dft>
 (wo)  [1;33m0x402a41dc[0m (0x402a4000 + 0x01dc)
IP TX FIFO Data Register 0
 (wo) (32)  [0;32mTXDATA[0m  - [31:00] -  TX Data
</lang>
#### p.FLEXSPI2.TFDR[29]
<lang=dft>
 (wo)  [1;33m0x402a41f4[0m (0x402a4000 + 0x01f4)
IP TX FIFO Data Register 0
 (wo) (32)  [0;32mTXDATA[0m  - [31:00] -  TX Data
</lang>
#### FLEXSPI2.LUT[0]
<link=p.FLEXSPI2.LUT[0]>
#### flexspi2.lut[2]
<link=p.FLEXSPI2.LUT[2]>
#### p.flexspi2.lut[6]
<link=p.FLEXSPI2.LUT[6]>
#### flexspi2.lut[8]
<link=p.FLEXSPI2.LUT[8]>
#### FLEXSPI2.LUT[14]
<link=p.FLEXSPI2.LUT[14]>
#### p.FLEXSPI2.LUT[16]
<lang=dft>
 (rw)  [1;33m0x402a4240[0m (0x402a4000 + 0x0240)
LUT 0
 (rw) (08)  [0;32mOPERAND0[0m  - [07:00] -  OPERAND0
 (rw) (02)  [0;32mNUM_PADS0[0m  - [09:08] -  NUM_PADS0
 (rw) (06)  [0;32mOPCODE0[0m  - [15:10] -  OPCODE
 (rw) (08)  [0;32mOPERAND1[0m  - [23:16] -  OPERAND1
 (rw) (02)  [0;32mNUM_PADS1[0m  - [25:24] -  NUM_PADS1
 (rw) (06)  [0;32mOPCODE1[0m  - [31:26] -  OPCODE1
</lang>
#### p.FLEXSPI2.LUT[24]
<lang=dft>
 (rw)  [1;33m0x402a4260[0m (0x402a4000 + 0x0260)
LUT 0
 (rw) (08)  [0;32mOPERAND0[0m  - [07:00] -  OPERAND0
 (rw) (02)  [0;32mNUM_PADS0[0m  - [09:08] -  NUM_PADS0
 (rw) (06)  [0;32mOPCODE0[0m  - [15:10] -  OPCODE
 (rw) (08)  [0;32mOPERAND1[0m  - [23:16] -  OPERAND1
 (rw) (02)  [0;32mNUM_PADS1[0m  - [25:24] -  NUM_PADS1
 (rw) (06)  [0;32mOPCODE1[0m  - [31:26] -  OPCODE1
</lang>
#### p.FLEXSPI2.LUT[30]
<lang=dft>
 (rw)  [1;33m0x402a4278[0m (0x402a4000 + 0x0278)
LUT 0
 (rw) (08)  [0;32mOPERAND0[0m  - [07:00] -  OPERAND0
 (rw) (02)  [0;32mNUM_PADS0[0m  - [09:08] -  NUM_PADS0
 (rw) (06)  [0;32mOPCODE0[0m  - [15:10] -  OPCODE
 (rw) (08)  [0;32mOPERAND1[0m  - [23:16] -  OPERAND1
 (rw) (02)  [0;32mNUM_PADS1[0m  - [25:24] -  NUM_PADS1
 (rw) (06)  [0;32mOPCODE1[0m  - [31:26] -  OPCODE1
</lang>
#### flexspi2.lut[42]
<link=p.FLEXSPI2.LUT[42]>
#### flexspi2.lut[47]
<link=p.FLEXSPI2.LUT[47]>
#### p.FLEXSPI2.LUT[57]
<lang=dft>
 (rw)  [1;33m0x402a42e4[0m (0x402a4000 + 0x02e4)
LUT 0
 (rw) (08)  [0;32mOPERAND0[0m  - [07:00] -  OPERAND0
 (rw) (02)  [0;32mNUM_PADS0[0m  - [09:08] -  NUM_PADS0
 (rw) (06)  [0;32mOPCODE0[0m  - [15:10] -  OPCODE
 (rw) (08)  [0;32mOPERAND1[0m  - [23:16] -  OPERAND1
 (rw) (02)  [0;32mNUM_PADS1[0m  - [25:24] -  NUM_PADS1
 (rw) (06)  [0;32mOPCODE1[0m  - [31:26] -  OPCODE1
</lang>
#### p.flexspi2.lut[58]
<link=p.FLEXSPI2.LUT[58]>
#### p.flexspi2.lut[60]
<link=p.FLEXSPI2.LUT[60]>
#### FLEXSPI2.LUT[62]
<link=p.FLEXSPI2.LUT[62]>
#### p.pxp
<link=p.PXP>
#### PXP.STAT
<link=p.PXP.STAT>
#### p.PXP.OUT_CTRL
<lang=dft>
 (rw)  [1;33m0x402b4020[0m (0x402b4000 + 0x0020)
Output Buffer Control Register
 (rw) (05)  [0;32mFORMAT[0m  - [04:00] -  Output framebuffer format
      0 - ARGB8888 :
         32-bit pixels
      0x4 - RGB888 :
         32-bit pixels (unpacked 24-bit pixel in 32 bit DWORD.)
      0x5 - RGB888P :
         24-bit pixels (packed 24-bit format)
      0x8 - ARGB1555 :
         16-bit pixels
      0x9 - ARGB4444 :
         16-bit pixels
      0xC - RGB555 :
         16-bit pixels
      0xD - RGB444 :
         16-bit pixels
      0xE - RGB565 :
         16-bit pixels
      0x10 - YUV1P444 :
         32-bit pixels (1-plane XYUV unpacked)
      0x12 - UYVY1P422 :
         16-bit pixels (1-plane U0,Y0,V0,Y1 interleaved bytes)
      0x13 - VYUY1P422 :
         16-bit pixels (1-plane V0,Y0,U0,Y1 interleaved bytes)
      0x14 - Y8 :
         8-bit monochrome pixels (1-plane Y luma output)
      0x15 - Y4 :
         4-bit monochrome pixels (1-plane Y luma, 4 bit truncation)
      0x18 - YUV2P422 :
         16-bit pixels (2-plane UV interleaved bytes)
      0x19 - YUV2P420 :
         16-bit pixels (2-plane UV)
      0x1A - YVU2P422 :
         16-bit pixels (2-plane VU interleaved bytes)
      0x1B - YVU2P420 :
         16-bit pixels (2-plane VU)
 (ro) (03)  [0;32mRSVD0[0m  - [07:05] -  Reserved, always set to zero.
 (rw) (02)  [0;32mINTERLACED_OUTPUT[0m  - [09:08] -  Determines how the PXP writes it's output data
      0 - PROGRESSIVE :
         All data written in progressive format to the OUTBUF Pointer.
      0x1 - FIELD0 :
         Interlaced output: only data for field 0 is written to the OUTBUF Point
         er.
      0x2 - FIELD1 :
         Interlaced output: only data for field 1 is written to the OUTBUF2 Poin
         ter.
      0x3 - INTERLACED :
         Interlaced output: data for field 0 is written to OUTBUF and data for f
         ield 1 is written to OUTBUF2.
 (ro) (13)  [0;32mRSVD1[0m  - [22:10] -  Reserved, always set to zero.
 (rw) (01)  [0;32mALPHA_OUTPUT[0m  - [23:23] -  Indicates that alpha component in output buffer pixels should be overwritten by
  PXP_OUT_CTRL[ALPHA]
 (rw) (08)  [0;32mALPHA[0m  - [31:24] -  When generating an output buffer with an alpha component, the value in this fie
 ld will be used when enabled to override the alpha passed through the pixel dat
 a pipeline
</lang>
#### pxp.out_ctrl_clr
<link=p.PXP.OUT_CTRL_CLR>
#### p.pxp.out_ps_lrc
<link=p.PXP.OUT_PS_LRC>
#### p.PXP.PS_CTRL_SET
<lang=dft>
 (rw)  [1;33m0x402b40b4[0m (0x402b4000 + 0x00b4)
Processed Surface (PS) Control Register
 (rw) (05)  [0;32mFORMAT[0m  - [04:00] -  PS buffer format. To select between YUV and YCbCr formats, see bit 31 of the CS
 C1_COEF0 register.
      0x4 - RGB888 :
         32-bit pixels (unpacked 24-bit format)
      0xC - RGB555 :
         16-bit pixels
      0xD - RGB444 :
         16-bit pixels
      0xE - RGB565 :
         16-bit pixels
      0x10 - YUV1P444 :
         32-bit pixels (1-plane XYUV unpacked)
      0x12 - UYVY1P422 :
         16-bit pixels (1-plane U0,Y0,V0,Y1 interleaved bytes)
      0x13 - VYUY1P422 :
         16-bit pixels (1-plane V0,Y0,U0,Y1 interleaved bytes)
      0x14 - Y8 :
         8-bit monochrome pixels (1-plane Y luma output)
      0x15 - Y4 :
         4-bit monochrome pixels (1-plane Y luma, 4 bit truncation)
      0x18 - YUV2P422 :
         16-bit pixels (2-plane UV interleaved bytes)
      0x19 - YUV2P420 :
         16-bit pixels (2-plane UV)
      0x1A - YVU2P422 :
         16-bit pixels (2-plane VU interleaved bytes)
      0x1B - YVU2P420 :
         16-bit pixels (2-plane VU)
      0x1E - YUV422 :
         16-bit pixels (3-plane format)
      0x1F - YUV420 :
         16-bit pixels (3-plane format)
 (rw) (01)  [0;32mWB_SWAP[0m  - [05:05] -  Swap bytes in words. For each 16 bit word, the two bytes will be swapped.
 (ro) (02)  [0;32mRSVD0[0m  - [07:06] -  Reserved, always set to zero.
 (rw) (02)  [0;32mDECY[0m  - [09:08] -  Verticle pre decimation filter control.
      0 - DISABLE :
         Disable pre-decimation filter.
      0x1 - DECY2 :
         Decimate PS by 2.
      0x2 - DECY4 :
         Decimate PS by 4.
      0x3 - DECY8 :
         Decimate PS by 8.
 (rw) (02)  [0;32mDECX[0m  - [11:10] -  Horizontal pre decimation filter control.
      0 - DISABLE :
         Disable pre-decimation filter.
      0x1 - DECX2 :
         Decimate PS by 2.
      0x2 - DECX4 :
         Decimate PS by 4.
      0x3 - DECX8 :
         Decimate PS by 8.
 (ro) (20)  [0;32mRSVD1[0m  - [31:12] -  Reserved, always set to zero.
</lang>
#### pxp.ps_background
<link=p.PXP.PS_BACKGROUND>
#### p.pxp.as_pitch
<link=p.PXP.AS_PITCH>
#### pxp.as_pitch
<link=p.PXP.AS_PITCH>
#### LCDIF.CTRL_SET
<link=p.LCDIF.CTRL_SET>
#### p.lcdif.ctrl_tog
<link=p.LCDIF.CTRL_TOG>
#### LCDIF.CTRL2_CLR
<link=p.LCDIF.CTRL2_CLR>
#### LCDIF.TRANSFER_COUNT
<link=p.LCDIF.TRANSFER_COUNT>
#### p.LCDIF.VDCTRL0_SET
<lang=dft>
 (rw)  [1;33m0x402b8074[0m (0x402b8000 + 0x0074)
LCDIF VSYNC Mode and Dotclk Mode Control Register0
 (rw) (18)  [0;32mVSYNC_PULSE_WIDTH[0m  - [17:00] -  Number of units for which VSYNC signal is active
 (rw) (01)  [0;32mHALF_LINE_MODE[0m  - [18:18] -  When this bit is 0, the first field (VSYNC period) will end in half a horizonta
 l line and the second field will begin with half a horizontal line
 (rw) (01)  [0;32mHALF_LINE[0m  - [19:19] -  Setting this bit to 1 will make the total VSYNC period equal to the VSYNC_PERIO
 D field plus half the HORIZONTAL_PERIOD field (i
 (rw) (01)  [0;32mVSYNC_PULSE_WIDTH_UNIT[0m  - [20:20] -  Default 0 for counting VSYNC_PULSE_WIDTH in terms of DISPLAY CLOCK (pix_clk) cy
 cles
 (rw) (01)  [0;32mVSYNC_PERIOD_UNIT[0m  - [21:21] -  Default 0 for counting VSYNC_PERIOD in terms of DISPLAY CLOCK (pix_clk) cycles
 (rw) (01)  [0;32mENABLE_POL[0m  - [24:24] -  Default 0 active low during valid data transfer on each horizontal line.
 (rw) (01)  [0;32mDOTCLK_POL[0m  - [25:25] -  Default is data launched at negative edge of DOTCLK and captured at positive ed
 ge
 (rw) (01)  [0;32mHSYNC_POL[0m  - [26:26] -  Default 0 active low during HSYNC_PULSE_WIDTH time and will be high during the 
 rest of the HSYNC period
 (rw) (01)  [0;32mVSYNC_POL[0m  - [27:27] -  Default 0 active low during VSYNC_PULSE_WIDTH time and will be high during the 
 rest of the VSYNC period
 (rw) (01)  [0;32mENABLE_PRESENT[0m  - [28:28] -  Setting this bit to 1 will make the hardware generate the ENABLE signal in the 
 DOTCLK mode, thereby making it the true RGB interface along with the remaining 
 three signals VSYNC, HSYNC and DOTCLK
</lang>
#### LCDIF.VDCTRL4
<link=p.LCDIF.VDCTRL4>
#### p.LCDIF.CRC_STAT
<lang=dft>
 (rw)  [1;33m0x402b81a0[0m (0x402b8000 + 0x01a0)
CRC Status Register
 (rw) (32)  [0;32mCRC_VALUE[0m  - [31:00] -  Calculated CRC value.
</lang>
#### lcdif.stat
<link=p.LCDIF.STAT>
#### p.lcdif.pigeonctrl0
<link=p.LCDIF.PIGEONCTRL0>
#### LCDIF.PIGEONCTRL1_SET
<link=p.LCDIF.PIGEONCTRL1_SET>
#### p.LCDIF.PIGEONCTRL1_CLR
<lang=dft>
 (rw)  [1;33m0x402b8398[0m (0x402b8000 + 0x0398)
LCDIF Pigeon Mode Control1 Register
 (rw) (12)  [0;32mFRAME_CNT_PERIOD[0m  - [11:00] -  Period of frame counter
 (rw) (12)  [0;32mFRAME_CNT_CYCLES[0m  - [27:16] -  Max cycles of frame counter
</lang>
#### lcdif.pigeonctrl2_tog
<link=p.LCDIF.PIGEONCTRL2_TOG>
#### p.LCDIF.PIGEON_1_0
<lang=dft>
 (rw)  [1;33m0x402b8840[0m (0x402b8000 + 0x0840)
Panel Interface Signal Generator Register
 (rw) (01)  [0;32mEN[0m  - [00:00] -  Enable pigeon Mode on this signal
 (rw) (01)  [0;32mPOL[0m  - [01:01] -  Polarity of signal output
      0 - ACTIVE_HIGH :
         Normal Signal (Active high)
      0x1 - ACTIVE_LOW :
         Inverted signal (Active low)
 (rw) (02)  [0;32mINC_SEL[0m  - [03:02] -  Event to incrment local counter
      0 - PCLK :
         pclk
      0x1 - LINE :
         Line start pulse
      0x2 - FRAME :
         Frame start pulse
      0x3 - SIG_ANOTHER :
         Use another signal as tick event
 (rw) (04)  [0;32mOFFSET[0m  - [07:04] -  offset on pclk unit
 (rw) (04)  [0;32mMASK_CNT_SEL[0m  - [11:08] -  select global counters as mask condition, use together with MASK_CNT
      0 - HSTATE_CNT :
         pclk counter within one hscan state
      0x1 - HSTATE_CYCLE :
         pclk cycle within one hscan state
      0x2 - VSTATE_CNT :
         line counter within one vscan state
      0x3 - VSTATE_CYCLE :
         line cycle within one vscan state
      0x4 - FRAME_CNT :
         frame counter
      0x5 - FRAME_CYCLE :
         frame cycle
      0x6 - HCNT :
         horizontal counter (pclk counter within one line )
      0x7 - VCNT :
         vertical counter (line counter within one frame)
 (rw) (12)  [0;32mMASK_CNT[0m  - [23:12] -  When the global counter selected through MASK_CNT_SEL matches value in this reg
 , pigeon local counter start ticking
 (rw) (08)  [0;32mSTATE_MASK[0m  - [31:24] -  state_mask = (FS|FB|FD|FE) and (LS|LB|LD|LE) , select any combination of scan s
 tates as reference point for local counter to start ticking
      0x1 - FS :
         FRAME SYNC
      0x2 - FB :
         FRAME BEGIN
      0x4 - FD :
         FRAME DATA
      0x8 - FE :
         FRAME END
      0x10 - LS :
         LINE SYNC
      0x20 - LB :
         LINE BEGIN
      0x40 - LD :
         LINE DATA
      0x80 - LE :
         LINE END
</lang>
#### lcdif.pigeon_6_2
<link=p.LCDIF.PIGEON_6_2>
#### LCDIF.PIGEON_7_1
<link=p.LCDIF.PIGEON_7_1>
#### LCDIF.PIGEON_8_0
<link=p.LCDIF.PIGEON_8_0>
#### lcdif.pigeon_9_0
<link=p.LCDIF.PIGEON_9_0>
#### p.lcdif.pigeon_10_0
<link=p.LCDIF.PIGEON_10_0>
#### p.lcdif.lut_ctrl
<link=p.LCDIF.LUT_CTRL>
#### p.lcdif.lut0_addr
<link=p.LCDIF.LUT0_ADDR>
#### lcdif.lut1_data
<link=p.LCDIF.LUT1_DATA>
#### p.CSI.CSICR3
<lang=dft>
 (rw)  [1;33m0x402bc008[0m (0x402bc000 + 0x0008)
CSI Control Register 3
 (rw) (01)  [0;32mECC_AUTO_EN[0m  - [00:00] -  Automatic Error Correction Enable
      0 - ECC_AUTO_EN_0 :
         Auto Error correction is disabled.
      0x1 - ECC_AUTO_EN_1 :
         Auto Error correction is enabled.
 (rw) (01)  [0;32mECC_INT_EN[0m  - [01:01] -  Error Detection Interrupt Enable
      0 - ECC_INT_EN_0 :
         No interrupt is generated when error is detected. Only the status bit E
         CC_INT is set.
      0x1 - ECC_INT_EN_1 :
         Interrupt is generated when error is detected.
 (rw) (01)  [0;32mZERO_PACK_EN[0m  - [02:02] -  Dummy Zero Packing Enable
      0 - ZERO_PACK_EN_0 :
         Zero packing disabled
      0x1 - ZERO_PACK_EN_1 :
         Zero packing enabled
 (rw) (01)  [0;32mTWO_8BIT_SENSOR[0m  - [03:03] -  Two 8-bit Sensor Mode
      0 - TWO_8BIT_SENSOR_0 :
         Only one sensor is connected.
      0x1 - TWO_8BIT_SENSOR_1 :
         Two 8-bit sensors are connected or one 16-bit sensor is connected.
 (rw) (03)  [0;32mRxFF_LEVEL[0m  - [06:04] -  RxFIFO Full Level
      0 - RxFF_LEVEL_0 :
         4 Double words
      0x1 - RxFF_LEVEL_1 :
         8 Double words
      0x2 - RxFF_LEVEL_2 :
         16 Double words
      0x3 - RxFF_LEVEL_3 :
         24 Double words
      0x4 - RxFF_LEVEL_4 :
         32 Double words
      0x5 - RxFF_LEVEL_5 :
         48 Double words
      0x6 - RxFF_LEVEL_6 :
         64 Double words
      0x7 - RxFF_LEVEL_7 :
         96 Double words
 (rw) (01)  [0;32mHRESP_ERR_EN[0m  - [07:07] -  Hresponse Error Enable. This bit enables the hresponse error interrupt.
      0 - HRESP_ERR_EN_0 :
         Disable hresponse error interrupt
      0x1 - HRESP_ERR_EN_1 :
         Enable hresponse error interrupt
 (rw) (03)  [0;32mSTATFF_LEVEL[0m  - [10:08] -  STATFIFO Full Level
      0 - STATFF_LEVEL_0 :
         4 Double words
      0x1 - STATFF_LEVEL_1 :
         8 Double words
      0x2 - STATFF_LEVEL_2 :
         12 Double words
      0x3 - STATFF_LEVEL_3 :
         16 Double words
      0x4 - STATFF_LEVEL_4 :
         24 Double words
      0x5 - STATFF_LEVEL_5 :
         32 Double words
      0x6 - STATFF_LEVEL_6 :
         48 Double words
      0x7 - STATFF_LEVEL_7 :
         64 Double words
 (rw) (01)  [0;32mDMA_REQ_EN_SFF[0m  - [11:11] -  DMA Request Enable for STATFIFO
      0 - DMA_REQ_EN_SFF_0 :
         Disable the dma request
      0x1 - DMA_REQ_EN_SFF_1 :
         Enable the dma request
 (rw) (01)  [0;32mDMA_REQ_EN_RFF[0m  - [12:12] -  DMA Request Enable for RxFIFO
      0 - DMA_REQ_EN_RFF_0 :
         Disable the dma request
      0x1 - DMA_REQ_EN_RFF_1 :
         Enable the dma request
 (rw) (01)  [0;32mDMA_REFLASH_SFF[0m  - [13:13] -  Reflash DMA Controller for STATFIFO
      0 - DMA_REFLASH_SFF_0 :
         No reflashing
      0x1 - DMA_REFLASH_SFF_1 :
         Reflash the embedded DMA controller
 (rw) (01)  [0;32mDMA_REFLASH_RFF[0m  - [14:14] -  Reflash DMA Controller for RxFIFO
      0 - DMA_REFLASH_RFF_0 :
         No reflashing
      0x1 - DMA_REFLASH_RFF_1 :
         Reflash the embedded DMA controller
 (rw) (01)  [0;32mFRMCNT_RST[0m  - [15:15] -  Frame Count Reset. Resets the Frame Counter. (Cleared automatically after reset
  is done)
      0 - FRMCNT_RST_0 :
         Do not reset
      0x1 - FRMCNT_RST_1 :
         Reset frame counter immediately
 (rw) (16)  [0;32mFRMCNT[0m  - [31:16] -  Frame Counter
</lang>
#### CSI.CSIDMASA_FB1
<link=p.CSI.CSIDMASA_FB1>
#### p.CSI.CSICR19
<lang=dft>
 (rw)  [1;33m0x402bc04c[0m (0x402bc000 + 0x004c)
CSI Control Register 19
 (rw) (08)  [0;32mDMA_RFIFO_HIGHEST_FIFO_LEVEL[0m  - [07:00] -  This byte stores the highest FIFO level achieved by CSI FIFO timely and will be
  clear by writing 8'ff to it
</lang>
#### USDHC1.CMD_XFR_TYP
<link=p.USDHC1.CMD_XFR_TYP>
#### USDHC1.CMD_RSP1
<link=p.USDHC1.CMD_RSP1>
#### p.usdhc1.data_buff_acc_port
<link=p.USDHC1.DATA_BUFF_ACC_PORT>
#### usdhc1.int_signal_en
<link=p.USDHC1.INT_SIGNAL_EN>
#### USDHC1.DLL_STATUS
<link=p.USDHC1.DLL_STATUS>
#### p.usdhc2.blk_att
<link=p.USDHC2.BLK_ATT>
#### p.usdhc2.cmd_xfr_typ
<link=p.USDHC2.CMD_XFR_TYP>
#### USDHC2.CMD_RSP0
<link=p.USDHC2.CMD_RSP0>
#### usdhc2.cmd_rsp1
<link=p.USDHC2.CMD_RSP1>
#### usdhc2.int_status
<link=p.USDHC2.INT_STATUS>
#### p.USDHC2.AUTOCMD12_ERR_STATUS
<lang=dft>
 (rw)  [1;33m0x402c403c[0m (0x402c4000 + 0x003c)
Auto CMD12 Error Status
 (ro) (01)  [0;32mAC12NE[0m  - [00:00] -  Auto CMD12 Not Executed
      0 - AC12NE_0 :
         Executed
      0x1 - AC12NE_1 :
         Not executed
 (ro) (01)  [0;32mAC12TOE[0m  - [01:01] -  Auto CMD12 / 23 Timeout Error
      0 - AC12TOE_0 :
         No error
      0x1 - AC12TOE_1 :
         Time out
 (ro) (01)  [0;32mAC12EBE[0m  - [02:02] -  Auto CMD12 / 23 End Bit Error
      0 - AC12EBE_0 :
         No error
      0x1 - AC12EBE_1 :
         End Bit Error Generated
 (ro) (01)  [0;32mAC12CE[0m  - [03:03] -  Auto CMD12 / 23 CRC Error
      0 - AC12CE_0 :
         No CRC error
      0x1 - AC12CE_1 :
         CRC Error Met in Auto CMD12/23 Response
 (ro) (01)  [0;32mAC12IE[0m  - [04:04] -  Auto CMD12 / 23 Index Error
      0 - AC12IE_0 :
         No error
      0x1 - AC12IE_1 :
         Error, the CMD index in response is not CMD12/23
 (ro) (01)  [0;32mCNIBAC12E[0m  - [07:07] -  Command Not Issued By Auto CMD12 Error
      0 - CNIBAC12E_0 :
         No error
      0x1 - CNIBAC12E_1 :
         Not Issued
 (rw) (01)  [0;32mEXECUTE_TUNING[0m  - [22:22] -  Execute Tuning
 (rw) (01)  [0;32mSMP_CLK_SEL[0m  - [23:23] -  Sample Clock Select
      0 - SMP_CLK_SEL_0 :
         Fixed clock is used to sample data
      0x1 - SMP_CLK_SEL_1 :
         Tuned clock is used to sample data
</lang>
#### usdhc2.force_event
<link=p.USDHC2.FORCE_EVENT>
#### p.enet.eir
<link=p.ENET.EIR>
#### enet.eimr
<link=p.ENET.EIMR>
#### p.enet.paur
<link=p.ENET.PAUR>
#### ENET.IALR
<link=p.ENET.IALR>
#### p.ENET.FTRL
<lang=dft>
 (rw)  [1;33m0x402d81b0[0m (0x402d8000 + 0x01b0)
Frame Truncation Length
 (rw) (14)  [0;32mTRUNC_FL[0m  - [13:00] -  Frame Truncation Length
</lang>
#### p.ENET.RMON_T_MC_PKT
<lang=dft>
 (ro)  [1;33m0x402d820c[0m (0x402d8000 + 0x020c)
Tx Multicast Packets Statistic Register
 (ro) (16)  [0;32mTXPKTS[0m  - [15:00] -  Multicast packets
</lang>
#### ENET.RMON_T_COL
<link=p.ENET.RMON_T_COL>
#### p.ENET.RMON_T_P128TO255
<lang=dft>
 (ro)  [1;33m0x402d8230[0m (0x402d8000 + 0x0230)
Tx 128- to 255-byte Packets Statistic Register
 (ro) (16)  [0;32mTXPKTS[0m  - [15:00] -  Number of 128- to 255-byte transmit packets
</lang>
#### ENET.RMON_T_P256TO511
<link=p.ENET.RMON_T_P256TO511>
#### p.enet.ieee_t_1col
<link=p.ENET.IEEE_T_1COL>
#### p.enet.ieee_t_mcol
<link=p.ENET.IEEE_T_MCOL>
#### ENET.IEEE_T_LCOL
<link=p.ENET.IEEE_T_LCOL>
#### enet.ieee_t_excol
<link=p.ENET.IEEE_T_EXCOL>
#### enet.ieee_t_sqe
<link=p.ENET.IEEE_T_SQE>
#### ENET.IEEE_T_SQE
<link=p.ENET.IEEE_T_SQE>
#### ENET.IEEE_T_OCTETS_OK
<link=p.ENET.IEEE_T_OCTETS_OK>
#### enet.rmon_r_undersize
<link=p.ENET.RMON_R_UNDERSIZE>
#### enet.atcr
<link=p.ENET.ATCR>
#### p.enet.atoff
<link=p.ENET.ATOFF>
#### enet.atoff
<link=p.ENET.ATOFF>
#### ENET.ATOFF
<link=p.ENET.ATOFF>
#### p.ENET.ATPER
<lang=dft>
 (rw)  [1;33m0x402d840c[0m (0x402d8000 + 0x040c)
Timer Period Register
 (rw) (32)  [0;32mPERIOD[0m  - [31:00] -  Value for generating periodic events
</lang>
#### ENET.ATCOR
<link=p.ENET.ATCOR>
#### enet.tccr2
<link=p.ENET.TCCR2>
#### p.enet2.ecr
<link=p.ENET2.ECR>
#### p.ENET2.MMFR
<lang=dft>
 (rw)  [1;33m0x402d4040[0m (0x402d4000 + 0x0040)
MII Management Frame Register
 (rw) (16)  [0;32mDATA[0m  - [15:00] -  Management Frame Data
 (rw) (02)  [0;32mTA[0m  - [17:16] -  Turn Around
 (rw) (05)  [0;32mRA[0m  - [22:18] -  Register Address
 (rw) (05)  [0;32mPA[0m  - [27:23] -  PHY Address
 (rw) (02)  [0;32mOP[0m  - [29:28] -  Operation Code
 (rw) (02)  [0;32mST[0m  - [31:30] -  Start Of Frame Delimiter
</lang>
#### p.ENET2.PALR
<lang=dft>
 (rw)  [1;33m0x402d40e4[0m (0x402d4000 + 0x00e4)
Physical Address Lower Register
 (rw) (32)  [0;32mPADDR1[0m  - [31:00] -  Pause Address
</lang>
#### p.enet2.palr
<link=p.ENET2.PALR>
#### ENET2.RXIC
<link=p.ENET2.RXIC>
#### p.enet2.gaur
<link=p.ENET2.GAUR>
#### p.ENET2.MRBR
<lang=dft>
 (rw)  [1;33m0x402d4188[0m (0x402d4000 + 0x0188)
Maximum Receive Buffer Size Register
 (rw) (10)  [0;32mR_BUF_SIZE[0m  - [13:04] -  Receive buffer size in bytes
</lang>
#### enet2.rsfl
<link=p.ENET2.RSFL>
#### p.ENET2.TSEM
<lang=dft>
 (rw)  [1;33m0x402d41a0[0m (0x402d4000 + 0x01a0)
Transmit FIFO Section Empty Threshold
 (rw) (08)  [0;32mTX_SECTION_EMPTY[0m  - [07:00] -  Value Of The Transmit FIFO Section Empty Threshold
</lang>
#### ENET2.TACC
<link=p.ENET2.TACC>
#### enet2.rmon_t_crc_align
<link=p.ENET2.RMON_T_CRC_ALIGN>
#### ENET2.RMON_T_FRAG
<link=p.ENET2.RMON_T_FRAG>
#### p.ENET2.IEEE_T_DEF
<lang=dft>
 (ro)  [1;33m0x402d4258[0m (0x402d4000 + 0x0258)
Frames Transmitted after Deferral Delay Statistic Register
 (ro) (16)  [0;32mCOUNT[0m  - [15:00] -  Number of frames transmitted with deferral delay
</lang>
#### ENET2.IEEE_T_LCOL
<link=p.ENET2.IEEE_T_LCOL>
#### p.ENET2.IEEE_T_CSERR
<lang=dft>
 (ro)  [1;33m0x402d4268[0m (0x402d4000 + 0x0268)
Frames Transmitted with Carrier Sense Error Statistic Register
 (ro) (16)  [0;32mCOUNT[0m  - [15:00] -  Number of frames transmitted with carrier sense error
</lang>
#### ENET2.IEEE_T_CSERR
<link=p.ENET2.IEEE_T_CSERR>
#### p.enet2.ieee_t_fdxfc
<link=p.ENET2.IEEE_T_FDXFC>
#### p.ENET2.RMON_R_BC_PKT
<lang=dft>
 (ro)  [1;33m0x402d4288[0m (0x402d4000 + 0x0288)
Rx Broadcast Packets Statistic Register
 (ro) (16)  [0;32mCOUNT[0m  - [15:00] -  Number of receive broadcast packets
</lang>
#### ENET2.RMON_R_UNDERSIZE
<link=p.ENET2.RMON_R_UNDERSIZE>
#### enet2.rmon_r_oversize
<link=p.ENET2.RMON_R_OVERSIZE>
#### p.enet2.rmon_r_p65to127
<link=p.ENET2.RMON_R_P65TO127>
#### p.enet2.ieee_r_frame_ok
<link=p.ENET2.IEEE_R_FRAME_OK>
#### p.enet2.atoff
<link=p.ENET2.ATOFF>
#### p.ENET2.TCSR3
<lang=dft>
 (rw)  [1;33m0x402d4620[0m (0x402d4000 + 0x0620)
Timer Control Status Register
 (rw) (01)  [0;32mTDRE[0m  - [00:00] -  Timer DMA Request Enable
      0 - TDRE_0 :
         DMA request is disabled
      0x1 - TDRE_1 :
         DMA request is enabled
 (rw) (04)  [0;32mTMODE[0m  - [05:02] -  Timer Mode
      0 - TMODE_0 :
         Timer Channel is disabled.
      0x1 - TMODE_1 :
         Timer Channel is configured for Input Capture on rising edge.
      0x2 - TMODE_2 :
         Timer Channel is configured for Input Capture on falling edge.
      0x3 - TMODE_3 :
         Timer Channel is configured for Input Capture on both edges.
      0x4 - TMODE_4 :
         Timer Channel is configured for Output Compare - software only.
      0x5 - TMODE_5 :
         Timer Channel is configured for Output Compare - toggle output on compa
         re.
      0x6 - TMODE_6 :
         Timer Channel is configured for Output Compare - clear output on compar
         e.
      0x7 - TMODE_7 :
         Timer Channel is configured for Output Compare - set output on compare.
      #10x1 - TMODE_9 :
         Timer Channel is configured for Output Compare - set output on compare,
          clear output on overflow.
      0xA - TMODE_10 :
         Timer Channel is configured for Output Compare - clear output on compar
         e, set output on overflow.
      0xE - TMODE_14 :
         Timer Channel is configured for Output Compare - pulse output low on co
         mpare for 1 to 32 1588-clock cycles as specified by TPWC.
      0xF - TMODE_15 :
         Timer Channel is configured for Output Compare - pulse output high on c
         ompare for 1 to 32 1588-clock cycles as specified by TPWC.
 (rw) (01)  [0;32mTIE[0m  - [06:06] -  Timer Interrupt Enable
      0 - TIE_0 :
         Interrupt is disabled
      0x1 - TIE_1 :
         Interrupt is enabled
 (rw) (01)  [0;32mTF[0m  - [07:07] -  Timer Flag
      0 - TF_0 :
         Input Capture or Output Compare has not occurred.
      0x1 - TF_1 :
         Input Capture or Output Compare has occurred.
 (rw) (05)  [0;32mTPWC[0m  - [15:11] -  Timer PulseWidth Control
      0 - TPWC_0 :
         Pulse width is one 1588-clock cycle.
      0x1 - TPWC_1 :
         Pulse width is two 1588-clock cycles.
      0x2 - TPWC_2 :
         Pulse width is three 1588-clock cycles.
      0x3 - TPWC_3 :
         Pulse width is four 1588-clock cycles.
      0x1F - TPWC_31 :
         Pulse width is 32 1588-clock cycles.
</lang>
#### ENET2.TCCR1
<link=p.ENET2.TCCR1>
#### USB1.HWGENERAL
<link=p.USB1.HWGENERAL>
#### p.USB1.HWHOST
<lang=dft>
 (ro)  [1;33m0x402e0008[0m (0x402e0000 + 0x0008)
Host Hardware Parameters
 (ro) (01)  [0;32mHC[0m  - [00:00] -  Host Capable. Indicating whether host operation mode is supported or not.
      0 - HC_0 :
         Not supported
      0x1 - HC_1 :
         Supported
 (ro) (03)  [0;32mNPORT[0m  - [03:01] -  The Nmber of downstream ports supported by the host controller is (NPORT+1)
</lang>
#### p.usb1.hwrxbuf
<link=p.USB1.HWRXBUF>
#### p.usb1.gptimer1ld
<link=p.USB1.GPTIMER1LD>
#### p.usb1.usbsts
<link=p.USB1.USBSTS>
#### usb1.usbsts
<link=p.USB1.USBSTS>
#### p.USB1.USBINTR
<lang=dft>
 (rw)  [1;33m0x402e0148[0m (0x402e0000 + 0x0148)
Interrupt Enable Register
 (rw) (01)  [0;32mUE[0m  - [00:00] -  USB Interrupt Enable When this bit is one and the UI bit in n_USBSTS register i
 s a one the controller will issue an interrupt
 (rw) (01)  [0;32mUEE[0m  - [01:01] -  USB Error Interrupt Enable When this bit is one and the UEI bit in n_USBSTS reg
 ister is a one the controller will issue an interrupt
 (rw) (01)  [0;32mPCE[0m  - [02:02] -  Port Change Detect Interrupt Enable When this bit is one and the PCI bit in n_U
 SBSTS register is a one the controller will issue an interrupt
 (rw) (01)  [0;32mFRE[0m  - [03:03] -  Frame List Rollover Interrupt Enable When this bit is one and the FRI bit in n_
 USBSTS register is a one the controller will issue an interrupt
 (rw) (01)  [0;32mSEE[0m  - [04:04] -  System Error Interrupt Enable When this bit is one and the SEI bit in n_USBSTS 
 register is a one the controller will issue an interrupt
 (rw) (01)  [0;32mAAE[0m  - [05:05] -  Async Advance Interrupt Enable When this bit is one and the AAI bit in n_USBSTS
  register is a one the controller will issue an interrupt
 (rw) (01)  [0;32mURE[0m  - [06:06] -  USB Reset Interrupt Enable When this bit is one and the URI bit in n_USBSTS reg
 ister is a one the controller will issue an interrupt
 (rw) (01)  [0;32mSRE[0m  - [07:07] -  SOF Received Interrupt Enable When this bit is one and the SRI bit in n_USBSTS 
 register is a one the controller will issue an interrupt
 (rw) (01)  [0;32mSLE[0m  - [08:08] -  Sleep Interrupt Enable When this bit is one and the SLI bit in n_n_USBSTS regis
 ter is a one the controller will issue an interrupt
 (rw) (01)  [0;32mULPIE[0m  - [10:10] -  ULPI Interrupt Enable When this bit is one and the UPLII bit in n_USBSTS regist
 er is a one the controller will issue an interrupt
 (rw) (01)  [0;32mNAKE[0m  - [16:16] -  NAK Interrupt Enable When this bit is one and the NAKI bit in n_USBSTS register
  is a one the controller will issue an interrupt
 (rw) (01)  [0;32mUAIE[0m  - [18:18] -  USB Host Asynchronous Interrupt Enable When this bit is one, and the UAI bit in
  the n_USBSTS register is one, host controller will issue an interrupt at the n
 ext interrupt threshold
 (rw) (01)  [0;32mUPIE[0m  - [19:19] -  USB Host Periodic Interrupt Enable When this bit is one, and the UPI bit in the
  n_USBSTS register is one, host controller will issue an interrupt at the next 
 interrupt threshold
 (rw) (01)  [0;32mTIE0[0m  - [24:24] -  General Purpose Timer #0 Interrupt Enable When this bit is one and the TI0 bit 
 in n_USBSTS register is a one the controller will issue an interrupt
 (rw) (01)  [0;32mTIE1[0m  - [25:25] -  General Purpose Timer #1 Interrupt Enable When this bit is one and the TI1 bit 
 in n_USBSTS register is a one the controller will issue an interrupt
</lang>
#### p.usb1.burstsize
<link=p.USB1.BURSTSIZE>
#### p.usb1.endptnaken
<link=p.USB1.ENDPTNAKEN>
#### usb1.endptnaken
<link=p.USB1.ENDPTNAKEN>
#### usb1.usbmode
<link=p.USB1.USBMODE>
#### p.usb1.endptsetupstat
<link=p.USB1.ENDPTSETUPSTAT>
#### usb1.endptstat
<link=p.USB1.ENDPTSTAT>
#### p.usb1.endptctrl0
<link=p.USB1.ENDPTCTRL0>
#### usb1.endptctrl5
<link=p.USB1.ENDPTCTRL5>
#### p.USB2.ID
<lang=dft>
 (ro)  [1;33m0x402e0200[0m (0x402e0200 + 0x0000)
Identification register
 (ro) (06)  [0;32mID[0m  - [05:00] -  Configuration number
 (ro) (06)  [0;32mNID[0m  - [13:08] -  Complement version of ID
 (ro) (08)  [0;32mREVISION[0m  - [23:16] -  Revision number of the controller core.
</lang>
#### USB2.ID
<link=p.USB2.ID>
#### usb2.hwrxbuf
<link=p.USB2.HWRXBUF>
#### p.usb2.dccparams
<link=p.USB2.DCCPARAMS>
#### usb2.usbintr
<link=p.USB2.USBINTR>
#### p.usb2.deviceaddr
<link=p.USB2.DEVICEADDR>
#### p.usb2.endptnaken
<link=p.USB2.ENDPTNAKEN>
#### p.USB2.PORTSC1
<lang=dft>
 (rw)  [1;33m0x402e0384[0m (0x402e0200 + 0x0184)
Port Status & Control
 (ro) (01)  [0;32mCCS[0m  - [00:00] -  Current Connect Status-Read Only
 (rw) (01)  [0;32mCSC[0m  - [01:01] -  Connect Status Change-R/WC
 (rw) (01)  [0;32mPE[0m  - [02:02] -  Port Enabled/Disabled-Read/Write
 (rw) (01)  [0;32mPEC[0m  - [03:03] -  Port Enable/Disable Change-R/WC
 (ro) (01)  [0;32mOCA[0m  - [04:04] -  Over-current Active-Read Only
      0 - OCA_0 :
         This port does not have an over-current condition.
      0x1 - OCA_1 :
         This port currently has an over-current condition
 (rw) (01)  [0;32mOCC[0m  - [05:05] -  Over-current Change-R/WC
 (rw) (01)  [0;32mFPR[0m  - [06:06] -  Force Port Resume -Read/Write
 (rw) (01)  [0;32mSUSP[0m  - [07:07] -  Suspend - Read/Write or Read Only
 (rw) (01)  [0;32mPR[0m  - [08:08] -  Port Reset - Read/Write or Read Only
 (ro) (01)  [0;32mHSP[0m  - [09:09] -  High-Speed Port - Read Only
 (rw) (02)  [0;32mLS[0m  - [11:10] -  Line Status-Read Only
      0 - LS_0 :
         SE0
      0x1 - LS_1 :
         K-state
      0x2 - LS_2 :
         J-state
      0x3 - LS_3 :
         Undefined
 (rw) (01)  [0;32mPP[0m  - [12:12] -  Port Power (PP)-Read/Write or Read Only
 (rw) (01)  [0;32mPO[0m  - [13:13] -  Port Owner-Read/Write
 (rw) (02)  [0;32mPIC[0m  - [15:14] -  Port Indicator Control - Read/Write
      0 - PIC_0 :
         Port indicators are off
      0x1 - PIC_1 :
         Amber
      0x2 - PIC_2 :
         Green
      0x3 - PIC_3 :
         Undefined
 (rw) (04)  [0;32mPTC[0m  - [19:16] -  Port Test Control - Read/Write
      0 - PTC_0 :
         TEST_MODE_DISABLE
      0x1 - PTC_1 :
         J_STATE
      0x2 - PTC_2 :
         K_STATE
      0x3 - PTC_3 :
         SE0 (host) / NAK (device)
      0x4 - PTC_4 :
         Packet
      0x5 - PTC_5 :
         FORCE_ENABLE_HS
      0x6 - PTC_6 :
         FORCE_ENABLE_FS
      0x7 - PTC_7 :
         FORCE_ENABLE_LS
 (rw) (01)  [0;32mWKCN[0m  - [20:20] -  Wake on Connect Enable (WKCNNT_E) - Read/Write
 (rw) (01)  [0;32mWKDC[0m  - [21:21] -  Wake on Disconnect Enable (WKDSCNNT_E) - Read/Write
 (rw) (01)  [0;32mWKOC[0m  - [22:22] -  Wake on Over-current Enable (WKOC_E) - Read/Write
 (rw) (01)  [0;32mPHCD[0m  - [23:23] -  PHY Low Power Suspend - Clock Disable (PLPSCD) - Read/Write
      0 - PHCD_0 :
         Enable PHY clock
      0x1 - PHCD_1 :
         Disable PHY clock
 (rw) (01)  [0;32mPFSC[0m  - [24:24] -  Port Force Full Speed Connect - Read/Write
      0 - PFSC_0 :
         Normal operation
      0x1 - PFSC_1 :
         Forced to full speed
 (rw) (01)  [0;32mPTS_2[0m  - [25:25] -  See description at bits 31-30
 (rw) (02)  [0;32mPSPD[0m  - [27:26] -  Port Speed - Read Only. This register field indicates the speed at which the po
 rt is operating.
      0 - PSPD_0 :
         Full Speed
      0x1 - PSPD_1 :
         Low Speed
      0x2 - PSPD_2 :
         High Speed
      0x3 - PSPD_3 :
         Undefined
 (rw) (01)  [0;32mPTW[0m  - [28:28] -  Parallel Transceiver Width This bit has no effect if serial interface engine is
  used
      0 - PTW_0 :
         Select the 8-bit UTMI interface [60MHz]
      0x1 - PTW_1 :
         Select the 16-bit UTMI interface [30MHz]
 (rw) (01)  [0;32mSTS[0m  - [29:29] -  Serial Transceiver Select 1 Serial Interface Engine is selected 0 Parallel Inte
 rface signals is selected Serial Interface Engine can be used in combination wi
 th UTMI+/ULPI physical interface to provide FS/LS signaling instead of the para
 llel interface signals
 (rw) (02)  [0;32mPTS_1[0m  - [31:30] -  All USB port interface modes are listed in this field description, but not all 
 are supported
</lang>
#### p.usb2.portsc1
<link=p.USB2.PORTSC1>
#### p.usb2.endptstat
<link=p.USB2.ENDPTSTAT>
#### p.USB2.ENDPTCTRL2
<lang=dft>
 (rw)  [1;33m0x402e03c8[0m (0x402e0200 + 0x01c8)
Endpoint Control 2
 (rw) (01)  [0;32mRXS[0m  - [00:00] -  RX Endpoint Stall - Read/Write 0 End Point OK
 (rw) (01)  [0;32mRXD[0m  - [01:01] -  RX Endpoint Data Sink - Read/Write 0 Dual Port Memory Buffer/DMA Engine [Defaul
 t] Should always be written as zero
 (rw) (02)  [0;32mRXT[0m  - [03:02] -  RX Endpoint Type - Read/Write 00 Control 01 Isochronous 10 Bulk 11 Interrupt
 (rw) (01)  [0;32mRXI[0m  - [05:05] -  RX Data Toggle Inhibit 0 Disabled [Default] 1 Enabled This bit is only used for
  test and should always be written as zero
 (rw) (01)  [0;32mRXR[0m  - [06:06] -  RX Data Toggle Reset (WS) Write 1 - Reset PID Sequence Whenever a configuration
  event is received for this Endpoint, software must write a one to this bit in 
 order to synchronize the data PID's between the host and device
 (rw) (01)  [0;32mRXE[0m  - [07:07] -  RX Endpoint Enable 0 Disabled [Default] 1 Enabled An Endpoint should be enabled
  only after it has been configured
 (rw) (01)  [0;32mTXS[0m  - [16:16] -  TX Endpoint Stall - Read/Write 0 End Point OK 1 End Point Stalled This bit will
  be cleared automatically upon receipt of a SETUP request if this Endpoint is c
 onfigured as a Control Endpoint and this bit will continue to be cleared by har
 dware until the associated ENDPTSETUPSTAT bit is cleared
 (rw) (01)  [0;32mTXD[0m  - [17:17] -  TX Endpoint Data Source - Read/Write 0 Dual Port Memory Buffer/DMA Engine [DEFA
 ULT] Should always be written as 0
 (rw) (02)  [0;32mTXT[0m  - [19:18] -  TX Endpoint Type - Read/Write 00 Control 01 Isochronous 10 Bulk 11 Interrupt
 (rw) (01)  [0;32mTXI[0m  - [21:21] -  TX Data Toggle Inhibit 0 PID Sequencing Enabled
 (rw) (01)  [0;32mTXR[0m  - [22:22] -  TX Data Toggle Reset (WS) Write 1 - Reset PID Sequence Whenever a configuration
  event is received for this Endpoint, software must write a one to this bit in 
 order to synchronize the data PID's between the Host and device
 (rw) (01)  [0;32mTXE[0m  - [23:23] -  TX Endpoint Enable 0 Disabled [Default] 1 Enabled An Endpoint should be enabled
  only after it has been configured
</lang>
#### usb2.endptctrl3
<link=p.USB2.ENDPTCTRL3>
#### semc.mcr
<link=p.SEMC.MCR>
#### semc.bmcr0
<link=p.SEMC.BMCR0>
#### SEMC.BMCR1
<link=p.SEMC.BMCR1>
#### semc.br0
<link=p.SEMC.BR0>
#### p.semc.br3
<link=p.SEMC.BR3>
#### p.SEMC.BR8
<lang=dft>
 (rw)  [1;33m0x402f0030[0m (0x402f0000 + 0x0030)
Base Register 8 (For NAND device)
 (rw) (01)  [0;32mVLD[0m  - [00:00] -  Valid
 (rw) (05)  [0;32mMS[0m  - [05:01] -  Memory size
      0 - MS_0 :
         4KB
      0x1 - MS_1 :
         8KB
      0x2 - MS_2 :
         16KB
      0x3 - MS_3 :
         32KB
      0x4 - MS_4 :
         64KB
      0x5 - MS_5 :
         128KB
      0x6 - MS_6 :
         256KB
      0x7 - MS_7 :
         512KB
      0x8 - MS_8 :
         1MB
      0x9 - MS_9 :
         2MB
      0xA - MS_10 :
         4MB
      0xB - MS_11 :
         8MB
      0xC - MS_12 :
         16MB
      0xD - MS_13 :
         32MB
      0xE - MS_14 :
         64MB
      0xF - MS_15 :
         128MB
      0x10 - MS_16 :
         256MB
      0x11 - MS_17 :
         512MB
      0x12 - MS_18 :
         1GB
      0x13 - MS_19 :
         2GB
      0x14 - MS_20 :
         4GB
      0x15 - MS_21 :
         4GB
      0x16 - MS_22 :
         4GB
      0x17 - MS_23 :
         4GB
      0x18 - MS_24 :
         4GB
      0x19 - MS_25 :
         4GB
      0x1A - MS_26 :
         4GB
      0x1B - MS_27 :
         4GB
      0x1C - MS_28 :
         4GB
      0x1D - MS_29 :
         4GB
      0x1E - MS_30 :
         4GB
      0x1F - MS_31 :
         4GB
 (rw) (20)  [0;32mBA[0m  - [31:12] -  Base Address
</lang>
#### SEMC.BR8
<link=p.SEMC.BR8>
#### semc.intr
<link=p.SEMC.INTR>
#### p.SEMC.NANDCR1
<lang=dft>
 (rw)  [1;33m0x402f0054[0m (0x402f0000 + 0x0054)
NAND control register 1
 (rw) (04)  [0;32mCES[0m  - [03:00] -  CE setup time
 (rw) (04)  [0;32mCEH[0m  - [07:04] -  CE hold time
 (rw) (04)  [0;32mWEL[0m  - [11:08] -  WE# LOW time
 (rw) (04)  [0;32mWEH[0m  - [15:12] -  WE# HIGH time
 (rw) (04)  [0;32mREL[0m  - [19:16] -  RE# LOW time
 (rw) (04)  [0;32mREH[0m  - [23:20] -  RE# HIGH time
 (rw) (04)  [0;32mTA[0m  - [27:24] -  Turnaround time
 (rw) (04)  [0;32mCEITV[0m  - [31:28] -  CE# interval time
</lang>
#### p.semc.nandcr2
<link=p.SEMC.NANDCR2>
#### p.semc.norcr1
<link=p.SEMC.NORCR1>
#### SEMC.SRAMCR1
<link=p.SEMC.SRAMCR1>
#### p.SEMC.DBICR0
<lang=dft>
 (rw)  [1;33m0x402f0080[0m (0x402f0000 + 0x0080)
DBI-B control register 0
 (rw) (01)  [0;32mPS[0m  - [00:00] -  Port Size
      0 - PS_0 :
         8bit
      0x1 - PS_1 :
         16bit
 (rw) (03)  [0;32mBL[0m  - [06:04] -  Burst Length
      0 - BL_0 :
         1
      0x1 - BL_1 :
         2
      0x2 - BL_2 :
         4
      0x3 - BL_3 :
         8
      0x4 - BL_4 :
         16
      0x5 - BL_5 :
         32
      0x6 - BL_6 :
         64
      0x7 - BL_7 :
         64
 (rw) (04)  [0;32mCOL[0m  - [15:12] -  Column Address bit width
      0 - COL_0 :
         12 Bits
      0x1 - COL_1 :
         11 Bits
      0x2 - COL_2 :
         10 Bits
      0x3 - COL_3 :
         9 Bits
      0x4 - COL_4 :
         8 Bits
      0x5 - COL_5 :
         7 Bits
      0x6 - COL_6 :
         6 Bits
      0x7 - COL_7 :
         5 Bits
      0x8 - COL_8 :
         4 Bits
      0x9 - COL_9 :
         3 Bits
      0xA - COL_10 :
         2 Bits
      0xB - COL_11 :
         12 Bits
      0xC - COL_12 :
         12 Bits
      0xD - COL_13 :
         12 Bits
      0xE - COL_14 :
         12 Bits
      0xF - COL_15 :
         12 Bits
</lang>
#### p.semc.ipcr1
<link=p.SEMC.IPCR1>
#### p.SEMC.STS3
<lang=dft>
 (ro)  [1;33m0x402f00cc[0m (0x402f0000 + 0x00cc)
Status register 3
</lang>
#### p.semc.sts5
<link=p.SEMC.STS5>
#### semc.sts9
<link=p.SEMC.STS9>
#### p.DCP.CTRL_CLR
<lang=dft>
 (rw)  [1;33m0x402fc008[0m (0x402fc000 + 0x0008)
DCP control register 0
 (rw) (08)  [0;32mCHANNEL_INTERRUPT_ENABLE[0m  - [07:00] -  Per-channel interrupt enable bit
      0x1 - CH0 :
         CH0
      0x2 - CH1 :
         CH1
      0x4 - CH2 :
         CH2
      0x8 - CH3 :
         CH3
 (rw) (01)  [0;32mENABLE_CONTEXT_SWITCHING[0m  - [21:21] -  Enable automatic context switching for the channels
 (rw) (01)  [0;32mENABLE_CONTEXT_CACHING[0m  - [22:22] -  The software must set this bit to enable the caching of contexts between the op
 erations
 (rw) (01)  [0;32mGATHER_RESIDUAL_WRITES[0m  - [23:23] -  The software must set this bit to enable the ragged writes to the unaligned buf
 fers to be gathered between multiple write operations
 (ro) (01)  [0;32mPRESENT_SHA[0m  - [28:28] -  Indicates whether the SHA1/SHA2 functions are present.
      0 - Absent :
         Absent
      0x1 - Present :
         Present
 (ro) (01)  [0;32mPRESENT_CRYPTO[0m  - [29:29] -  Indicates whether the crypto (cipher/hash) functions are present.
      0 - Absent :
         Absent
      0x1 - Present :
         Present
 (rw) (01)  [0;32mCLKGATE[0m  - [30:30] -  This bit must be set to zero for a normal operation
 (rw) (01)  [0;32mSFTRST[0m  - [31:31] -  Set this bit to zero to enable a normal DCP operation
</lang>
#### p.dcp.ctrl_tog
<link=p.DCP.CTRL_TOG>
#### dcp.ctrl_tog
<link=p.DCP.CTRL_TOG>
#### p.DCP.CHANNELCTRL_SET
<lang=dft>
 (rw)  [1;33m0x402fc024[0m (0x402fc000 + 0x0024)
DCP channel control register
 (rw) (08)  [0;32mENABLE_CHANNEL[0m  - [07:00] -  Setting a bit in this field enables the DMA channel associated with it
      0x1 - CH0 :
         CH0
      0x2 - CH1 :
         CH1
      0x4 - CH2 :
         CH2
      0x8 - CH3 :
         CH3
 (rw) (08)  [0;32mHIGH_PRIORITY_CHANNEL[0m  - [15:08] -  Setting a bit in this field causes the corresponding channel to have high-prior
 ity arbitration
      0x1 - CH0 :
         CH0
      0x2 - CH1 :
         CH1
      0x4 - CH2 :
         CH2
      0x8 - CH3 :
         CH3
 (rw) (01)  [0;32mCH0_IRQ_MERGED[0m  - [16:16] -  Indicates that the interrupt for channel 0 must be merged with the other interr
 upts on the shared dcp_irq interrupt
</lang>
#### DCP.CAPABILITY1
<link=p.DCP.CAPABILITY1>
#### DCP.KEYDATA
<link=p.DCP.KEYDATA>
#### p.dcp.packet0
<link=p.DCP.PACKET0>
#### p.DCP.PACKET6
<lang=dft>
 (ro)  [1;33m0x402fc0e0[0m (0x402fc000 + 0x00e0)
DCP work packet 6 status register
 (ro) (32)  [0;32mADDR[0m  - [31:00] -  This regiser reflects the payload pointer for the current control packet.
</lang>
#### dcp.ch0cmdptr
<link=p.DCP.CH0CMDPTR>
#### dcp.ch0stat_tog
<link=p.DCP.CH0STAT_TOG>
#### p.DCP.CH0OPTS
<lang=dft>
 (rw)  [1;33m0x402fc130[0m (0x402fc000 + 0x0130)
DCP channel 0 options register
 (rw) (16)  [0;32mRECOVERY_TIMER[0m  - [15:00] -  This field indicates the recovery time for the channel
</lang>
#### dcp.ch0opts
<link=p.DCP.CH0OPTS>
#### p.DCP.CH1CMDPTR
<lang=dft>
 (rw)  [1;33m0x402fc140[0m (0x402fc000 + 0x0140)
DCP channel 1 command pointer address register
 (rw) (32)  [0;32mADDR[0m  - [31:00] -  Pointer to the descriptor structure to be processed for channel 1.
</lang>
#### DCP.CH1STAT_TOG
<link=p.DCP.CH1STAT_TOG>
#### p.DCP.CH2OPTS_TOG
<lang=dft>
 (rw)  [1;33m0x402fc1bc[0m (0x402fc000 + 0x01bc)
DCP channel 2 options register
 (rw) (16)  [0;32mRECOVERY_TIMER[0m  - [15:00] -  This field indicates the recovery time for the channel
</lang>
#### p.DCP.CH3CMDPTR
<lang=dft>
 (rw)  [1;33m0x402fc1c0[0m (0x402fc000 + 0x01c0)
DCP channel 3 command pointer address register
 (rw) (32)  [0;32mADDR[0m  - [31:00] -  Pointer to the descriptor structure to be processed for channel 3.
</lang>
#### dcp.pagetable
<link=p.DCP.PAGETABLE>
#### p.SPDIF.SCR
<lang=dft>
 (rw)  [1;33m0x40380000[0m (0x40380000 + 0x0000)
SPDIF Configuration Register
 (rw) (02)  [0;32mUSrc_Sel[0m  - [01:00] -  no description available
      0 - USrc_Sel_0 :
         No embedded U channel
      0x1 - USrc_Sel_1 :
         U channel from SPDIF receive block (CD mode)
      0x3 - USrc_Sel_3 :
         U channel from on chip transmitter
 (rw) (03)  [0;32mTxSel[0m  - [04:02] -  no description available
      0 - TxSel_0 :
         Off and output 0
      0x1 - TxSel_1 :
         Feed-through SPDIFIN
      0x5 - TxSel_5 :
         Tx Normal operation
 (rw) (01)  [0;32mValCtrl[0m  - [05:05] -  no description available
      0 - ValCtrl_0 :
         Outgoing Validity always set
      0x1 - ValCtrl_1 :
         Outgoing Validity always clear
 (rw) (01)  [0;32mDMA_TX_En[0m  - [08:08] -  DMA Transmit Request Enable (Tx FIFO empty)
 (rw) (01)  [0;32mDMA_Rx_En[0m  - [09:09] -  DMA Receive Request Enable (RX FIFO full)
 (rw) (02)  [0;32mTxFIFO_Ctrl[0m  - [11:10] -  no description available
      0 - TxFIFO_Ctrl_0 :
         Send out digital zero on SPDIF Tx
      0x1 - TxFIFO_Ctrl_1 :
         Tx Normal operation
      0x2 - TxFIFO_Ctrl_2 :
         Reset to 1 sample remaining
 (rw) (01)  [0;32msoft_reset[0m  - [12:12] -  When write 1 to this bit, it will cause SPDIF software reset
 (rw) (01)  [0;32mLOW_POWER[0m  - [13:13] -  When write 1 to this bit, it will cause SPDIF enter low-power mode
 (rw) (02)  [0;32mTxFIFOEmpty_Sel[0m  - [16:15] -  no description available
      0 - TxFIFOEmpty_Sel_0 :
         Empty interrupt if 0 sample in Tx left and right FIFOs
      0x1 - TxFIFOEmpty_Sel_1 :
         Empty interrupt if at most 4 sample in Tx left and right FIFOs
      0x2 - TxFIFOEmpty_Sel_2 :
         Empty interrupt if at most 8 sample in Tx left and right FIFOs
      0x3 - TxFIFOEmpty_Sel_3 :
         Empty interrupt if at most 12 sample in Tx left and right FIFOs
 (rw) (01)  [0;32mTxAutoSync[0m  - [17:17] -  no description available
      0 - TxAutoSync_0 :
         Tx FIFO auto sync off
      0x1 - TxAutoSync_1 :
         Tx FIFO auto sync on
 (rw) (01)  [0;32mRxAutoSync[0m  - [18:18] -  no description available
      0 - RxAutoSync_0 :
         Rx FIFO auto sync off
      0x1 - RxAutoSync_1 :
         RxFIFO auto sync on
 (rw) (02)  [0;32mRxFIFOFull_Sel[0m  - [20:19] -  no description available
      0 - RxFIFOFull_Sel_0 :
         Full interrupt if at least 1 sample in Rx left and right FIFOs
      0x1 - RxFIFOFull_Sel_1 :
         Full interrupt if at least 4 sample in Rx left and right FIFOs
      0x2 - RxFIFOFull_Sel_2 :
         Full interrupt if at least 8 sample in Rx left and right FIFOs
      0x3 - RxFIFOFull_Sel_3 :
         Full interrupt if at least 16 sample in Rx left and right FIFO
 (rw) (01)  [0;32mRxFIFO_Rst[0m  - [21:21] -  no description available
      0 - RxFIFO_Rst_0 :
         Normal operation
      0x1 - RxFIFO_Rst_1 :
         Reset register to 1 sample remaining
 (rw) (01)  [0;32mRxFIFO_Off_On[0m  - [22:22] -  no description available
      0 - RxFIFO_Off_On_0 :
         SPDIF Rx FIFO is on
      0x1 - RxFIFO_Off_On_1 :
         SPDIF Rx FIFO is off. Does not accept data from interface
 (rw) (01)  [0;32mRxFIFO_Ctrl[0m  - [23:23] -  no description available
      0 - RxFIFO_Ctrl_0 :
         Normal operation
      0x1 - RxFIFO_Ctrl_1 :
         Always read zero from Rx data register
</lang>
#### p.spdif.scr
<link=p.SPDIF.SCR>
#### spdif.srpc
<link=p.SPDIF.SRPC>
#### p.spdif.srr
<link=p.SPDIF.SRR>
#### spdif.srr
<link=p.SPDIF.SRR>
#### p.sai1.tcr1
<link=p.SAI1.TCR1>
#### sai1.tcr4
<link=p.SAI1.TCR4>
#### p.SAI1.TCR5
<lang=dft>
 (rw)  [1;33m0x4038401c[0m (0x40384000 + 0x001c)
SAI Transmit Configuration 5 Register
 (rw) (05)  [0;32mFBT[0m  - [12:08] -  First Bit Shifted
 (rw) (05)  [0;32mW0W[0m  - [20:16] -  Word 0 Width
 (rw) (05)  [0;32mWNW[0m  - [28:24] -  Word N Width
</lang>
#### SAI1.TMR
<link=p.SAI1.TMR>
#### p.sai1.rcr3
<link=p.SAI1.RCR3>
#### SAI1.RDR[2]
<link=p.SAI1.RDR[2]>
#### p.SAI1.RFR[1]
<lang=dft>
 (ro)  [1;33m0x403840c4[0m (0x40384000 + 0x00c4)
SAI Receive FIFO Register
 (ro) (06)  [0;32mRFP[0m  - [05:00] -  Read FIFO Pointer
 (ro) (01)  [0;32mRCP[0m  - [15:15] -  Receive Channel Pointer
      0 - RCP_0 :
         No effect.
      0x1 - RCP_1 :
         FIFO combine is enabled for FIFO reads and this FIFO will be read on th
         e next FIFO read.
 (ro) (06)  [0;32mWFP[0m  - [21:16] -  Write FIFO Pointer
</lang>
#### sai2.param
<link=p.SAI2.PARAM>
#### p.SAI2.TDR[2]
<lang=dft>
 (rw)  [1;33m0x40388028[0m (0x40388000 + 0x0028)
SAI Transmit Data Register
 (rw) (32)  [0;32mTDR[0m  - [31:00] -  Transmit Data Register
</lang>
#### p.sai2.tfr[0]
<link=p.SAI2.TFR[0]>
#### p.SAI2.RCSR
<lang=dft>
 (rw)  [1;33m0x40388088[0m (0x40388000 + 0x0088)
SAI Receive Control Register
 (rw) (01)  [0;32mFRDE[0m  - [00:00] -  FIFO Request DMA Enable
      0 - FRDE_0 :
         Disables the DMA request.
      0x1 - FRDE_1 :
         Enables the DMA request.
 (rw) (01)  [0;32mFWDE[0m  - [01:01] -  FIFO Warning DMA Enable
      0 - FWDE_0 :
         Disables the DMA request.
      0x1 - FWDE_1 :
         Enables the DMA request.
 (rw) (01)  [0;32mFRIE[0m  - [08:08] -  FIFO Request Interrupt Enable
      0 - FRIE_0 :
         Disables the interrupt.
      0x1 - FRIE_1 :
         Enables the interrupt.
 (rw) (01)  [0;32mFWIE[0m  - [09:09] -  FIFO Warning Interrupt Enable
      0 - FWIE_0 :
         Disables the interrupt.
      0x1 - FWIE_1 :
         Enables the interrupt.
 (rw) (01)  [0;32mFEIE[0m  - [10:10] -  FIFO Error Interrupt Enable
      0 - FEIE_0 :
         Disables the interrupt.
      0x1 - FEIE_1 :
         Enables the interrupt.
 (rw) (01)  [0;32mSEIE[0m  - [11:11] -  Sync Error Interrupt Enable
      0 - SEIE_0 :
         Disables interrupt.
      0x1 - SEIE_1 :
         Enables interrupt.
 (rw) (01)  [0;32mWSIE[0m  - [12:12] -  Word Start Interrupt Enable
      0 - WSIE_0 :
         Disables interrupt.
      0x1 - WSIE_1 :
         Enables interrupt.
 (ro) (01)  [0;32mFRF[0m  - [16:16] -  FIFO Request Flag
      0 - FRF_0 :
         Receive FIFO watermark not reached.
      0x1 - FRF_1 :
         Receive FIFO watermark has been reached.
 (ro) (01)  [0;32mFWF[0m  - [17:17] -  FIFO Warning Flag
      0 - FWF_0 :
         No enabled receive FIFO is full.
      0x1 - FWF_1 :
         Enabled receive FIFO is full.
 (rw) (01)  [0;32mFEF[0m  - [18:18] -  FIFO Error Flag
      0 - FEF_0 :
         Receive overflow not detected.
      0x1 - FEF_1 :
         Receive overflow detected.
 (rw) (01)  [0;32mSEF[0m  - [19:19] -  Sync Error Flag
      0 - SEF_0 :
         Sync error not detected.
      0x1 - SEF_1 :
         Frame sync error detected.
 (rw) (01)  [0;32mWSF[0m  - [20:20] -  Word Start Flag
      0 - WSF_0 :
         Start of word not detected.
      0x1 - WSF_1 :
         Start of word detected.
 (rw) (01)  [0;32mSR[0m  - [24:24] -  Software Reset
      0 - SR_0 :
         No effect.
      0x1 - SR_1 :
         Software reset.
 (rw) (01)  [0;32mFR[0m  - [25:25] -  FIFO Reset
      0 - FR_0 :
         No effect.
      0x1 - FR_1 :
         FIFO reset.
 (rw) (01)  [0;32mBCE[0m  - [28:28] -  Bit Clock Enable
      0 - BCE_0 :
         Receive bit clock is disabled.
      0x1 - BCE_1 :
         Receive bit clock is enabled.
 (rw) (01)  [0;32mDBGE[0m  - [29:29] -  Debug Enable
      0 - DBGE_0 :
         Receiver is disabled in Debug mode, after completing the current frame.
      0x1 - DBGE_1 :
         Receiver is enabled in Debug mode.
 (rw) (01)  [0;32mSTOPE[0m  - [30:30] -  Stop Enable
      0 - STOPE_0 :
         Receiver disabled in Stop mode.
      0x1 - STOPE_1 :
         Receiver enabled in Stop mode.
 (rw) (01)  [0;32mRE[0m  - [31:31] -  Receiver Enable
      0 - RE_0 :
         Receiver is disabled.
      0x1 - RE_1 :
         Receiver is enabled, or receiver has been disabled and has not yet reac
         hed end of frame.
</lang>
#### sai2.rcr2
<link=p.SAI2.RCR2>
#### SAI2.RCR2
<link=p.SAI2.RCR2>
#### p.SAI2.RCR3
<lang=dft>
 (rw)  [1;33m0x40388094[0m (0x40388000 + 0x0094)
SAI Receive Configuration 3 Register
 (rw) (05)  [0;32mWDFL[0m  - [04:00] -  Word Flag Configuration
 (rw) (04)  [0;32mRCE[0m  - [19:16] -  Receive Channel Enable
 (rw) (04)  [0;32mCFR[0m  - [27:24] -  Channel FIFO Reset
</lang>
#### p.sai2.rcr4
<link=p.SAI2.RCR4>
#### sai2.rdr[0]
<link=p.SAI2.RDR[0]>
#### SAI2.RFR[1]
<link=p.SAI2.RFR[1]>
#### p.sai2.rfr[3]
<link=p.SAI2.RFR[3]>
#### sai3.tcsr
<link=p.SAI3.TCSR>
#### sai3.tfr[0]
<link=p.SAI3.TFR[0]>
#### p.sai3.tfr[2]
<link=p.SAI3.TFR[2]>
#### sai3.rcsr
<link=p.SAI3.RCSR>
#### sai3.rcr1
<link=p.SAI3.RCR1>
#### p.sai3.rcr4
<link=p.SAI3.RCR4>
#### SAI3.RCR5
<link=p.SAI3.RCR5>
#### p.SAI3.RDR[2]
<lang=dft>
 (ro)  [1;33m0x4038c0a8[0m (0x4038c000 + 0x00a8)
SAI Receive Data Register
 (ro) (32)  [0;32mRDR[0m  - [31:00] -  Receive Data Register
</lang>
#### SAI3.RFR[0]
<link=p.SAI3.RFR[0]>
#### sai3.rfr[3]
<link=p.SAI3.RFR[3]>
#### lpspi1.sr
<link=p.LPSPI1.SR>
#### p.LPSPI1.DER
<lang=dft>
 (rw)  [1;33m0x4039401c[0m (0x40394000 + 0x001c)
DMA Enable Register
 (rw) (01)  [0;32mTDDE[0m  - [00:00] -  Transmit Data DMA Enable
      0 - TDDE_0 :
         DMA request is disabled
      0x1 - TDDE_1 :
         DMA request is enabled
 (rw) (01)  [0;32mRDDE[0m  - [01:01] -  Receive Data DMA Enable
      0 - RDDE_0 :
         DMA request is disabled
      0x1 - RDDE_1 :
         DMA request is enabled
</lang>
#### lpspi1.der
<link=p.LPSPI1.DER>
#### LPSPI1.CFGR0
<link=p.LPSPI1.CFGR0>
#### LPSPI1.FSR
<link=p.LPSPI1.FSR>
#### p.LPSPI1.TDR
<lang=dft>
 (wo)  [1;33m0x40394064[0m (0x40394000 + 0x0064)
Transmit Data Register
 (wo) (32)  [0;32mDATA[0m  - [31:00] -  Transmit Data
</lang>
#### LPSPI2.VERID
<link=p.LPSPI2.VERID>
#### p.lpspi2.der
<link=p.LPSPI2.DER>
#### LPSPI2.CFGR0
<link=p.LPSPI2.CFGR0>
#### lpspi2.cfgr1
<link=p.LPSPI2.CFGR1>
#### p.lpspi3.ier
<link=p.LPSPI3.IER>
#### p.LPSPI3.CFGR0
<lang=dft>
 (rw)  [1;33m0x4039c020[0m (0x4039c000 + 0x0020)
Configuration Register 0
 (rw) (01)  [0;32mHREN[0m  - [00:00] -  Host Request Enable
      0 - HREN_0 :
         Host request is disabled
      0x1 - HREN_1 :
         Host request is enabled
 (rw) (01)  [0;32mHRPOL[0m  - [01:01] -  Host Request Polarity
      0 - HRPOL_0 :
         Active low
      0x1 - HRPOL_1 :
         Active high
 (rw) (01)  [0;32mHRSEL[0m  - [02:02] -  Host Request Select
      0 - HRSEL_0 :
         Host request input is the LPSPI_HREQ pin
      0x1 - HRSEL_1 :
         Host request input is the input trigger
 (rw) (01)  [0;32mCIRFIFO[0m  - [08:08] -  Circular FIFO Enable
      0 - CIRFIFO_0 :
         Circular FIFO is disabled
      0x1 - CIRFIFO_1 :
         Circular FIFO is enabled
 (rw) (01)  [0;32mRDMO[0m  - [09:09] -  Receive Data Match Only
      0 - RDMO_0 :
         Received data is stored in the receive FIFO as in normal operations
      0x1 - RDMO_1 :
         Received data is discarded unless the Data Match Flag (DMF) is set
</lang>
#### p.LPSPI3.CCR
<lang=dft>
 (rw)  [1;33m0x4039c040[0m (0x4039c000 + 0x0040)
Clock Configuration Register
 (rw) (08)  [0;32mSCKDIV[0m  - [07:00] -  SCK Divider
 (rw) (08)  [0;32mDBT[0m  - [15:08] -  Delay Between Transfers
 (rw) (08)  [0;32mPCSSCK[0m  - [23:16] -  PCS-to-SCK Delay
 (rw) (08)  [0;32mSCKPCS[0m  - [31:24] -  SCK-to-PCS Delay
</lang>
#### lpspi3.rsr
<link=p.LPSPI3.RSR>
#### LPSPI4.CR
<link=p.LPSPI4.CR>
#### LPSPI4.IER
<link=p.LPSPI4.IER>
#### LPSPI4.CFGR1
<link=p.LPSPI4.CFGR1>
#### LPSPI4.CCR
<link=p.LPSPI4.CCR>
#### p.adc_etc.done0_1_irq
<link=p.ADC_ETC.DONE0_1_IRQ>
#### p.ADC_ETC.DMA_CTRL
<lang=dft>
 (rw)  [1;33m0x403b000c[0m (0x403b0000 + 0x000c)
ETC DMA control Register
 (rw) (01)  [0;32mTRIG0_ENABLE[0m  - [00:00] -  When TRIG0 done enable DMA request
 (rw) (01)  [0;32mTRIG1_ENABLE[0m  - [01:01] -  When TRIG1 done enable DMA request
 (rw) (01)  [0;32mTRIG2_ENABLE[0m  - [02:02] -  When TRIG2 done enable DMA request
 (rw) (01)  [0;32mTRIG3_ENABLE[0m  - [03:03] -  When TRIG3 done enable DMA request
 (rw) (01)  [0;32mTRIG4_ENABLE[0m  - [04:04] -  When TRIG4 done enable DMA request
 (rw) (01)  [0;32mTRIG5_ENABLE[0m  - [05:05] -  When TRIG5 done enable DMA request
 (rw) (01)  [0;32mTRIG6_ENABLE[0m  - [06:06] -  When TRIG6 done enable DMA request
 (rw) (01)  [0;32mTRIG7_ENABLE[0m  - [07:07] -  When TRIG7 done enable DMA request
 (rw) (01)  [0;32mTRIG0_REQ[0m  - [16:16] -  When TRIG0 done DMA request detection
 (rw) (01)  [0;32mTRIG1_REQ[0m  - [17:17] -  When TRIG1 done DMA request detection
 (rw) (01)  [0;32mTRIG2_REQ[0m  - [18:18] -  When TRIG2 done DMA request detection
 (rw) (01)  [0;32mTRIG3_REQ[0m  - [19:19] -  When TRIG3 done DMA request detection
 (rw) (01)  [0;32mTRIG4_REQ[0m  - [20:20] -  When TRIG4 done DMA request detection
 (rw) (01)  [0;32mTRIG5_REQ[0m  - [21:21] -  When TRIG5 done DMA request detection
 (rw) (01)  [0;32mTRIG6_REQ[0m  - [22:22] -  When TRIG6 done DMA request detection
 (rw) (01)  [0;32mTRIG7_REQ[0m  - [23:23] -  When TRIG7 done DMA request detection
</lang>
#### p.ADC_ETC.TRIG0_CTRL
<lang=dft>
 (rw)  [1;33m0x403b0010[0m (0x403b0000 + 0x0010)
ETC_TRIG0 Control Register
 (rw) (01)  [0;32mSW_TRIG[0m  - [00:00] -  Software write 1 as the TRIGGER. This register is self-clearing.
 (rw) (01)  [0;32mTRIG_MODE[0m  - [04:04] -  TRIG mode register. 1'b0: hardware trigger. 1'b1: software trigger.
 (rw) (03)  [0;32mTRIG_CHAIN[0m  - [10:08] -  TRIG chain length to the ADC. 0: Trig length is 1; ... 7: Trig length is 8;
 (rw) (03)  [0;32mTRIG_PRIORITY[0m  - [14:12] -  External trigger priority, 7 is highest, 0 is lowest .
 (rw) (01)  [0;32mSYNC_MODE[0m  - [16:16] -  TRIG mode control . 1'b0: Disable sync mode; 1'b1: Enable sync mode
</lang>
#### p.adc_etc.trig0_chain_5_4
<link=p.ADC_ETC.TRIG0_CHAIN_5_4>
#### p.adc_etc.trig0_chain_7_6
<link=p.ADC_ETC.TRIG0_CHAIN_7_6>
#### p.adc_etc.trig0_result_3_2
<link=p.ADC_ETC.TRIG0_RESULT_3_2>
#### p.adc_etc.trig0_result_5_4
<link=p.ADC_ETC.TRIG0_RESULT_5_4>
#### ADC_ETC.TRIG0_RESULT_7_6
<link=p.ADC_ETC.TRIG0_RESULT_7_6>
#### adc_etc.trig1_result_3_2
<link=p.ADC_ETC.TRIG1_RESULT_3_2>
#### adc_etc.trig1_result_5_4
<link=p.ADC_ETC.TRIG1_RESULT_5_4>
#### p.adc_etc.trig2_ctrl
<link=p.ADC_ETC.TRIG2_CTRL>
#### ADC_ETC.TRIG2_CTRL
<link=p.ADC_ETC.TRIG2_CTRL>
#### p.ADC_ETC.TRIG2_COUNTER
<lang=dft>
 (rw)  [1;33m0x403b0064[0m (0x403b0000 + 0x0064)
ETC_TRIG2 Counter Register
 (rw) (16)  [0;32mINIT_DELAY[0m  - [15:00] -  TRIGGER initial delay counter
 (rw) (16)  [0;32mSAMPLE_INTERVAL[0m  - [31:16] -  TRIGGER sampling interval counter
</lang>
#### p.adc_etc.trig2_counter
<link=p.ADC_ETC.TRIG2_COUNTER>
#### adc_etc.trig2_counter
<link=p.ADC_ETC.TRIG2_COUNTER>
#### ADC_ETC.TRIG3_COUNTER
<link=p.ADC_ETC.TRIG3_COUNTER>
#### adc_etc.trig3_chain_1_0
<link=p.ADC_ETC.TRIG3_CHAIN_1_0>
#### p.ADC_ETC.TRIG3_CHAIN_3_2
<lang=dft>
 (rw)  [1;33m0x403b0094[0m (0x403b0000 + 0x0094)
ETC_TRIG Chain 2/3 Register
 (rw) (04)  [0;32mCSEL2[0m  - [03:00] -  CHAIN2 CSEL
 (rw) (08)  [0;32mHWTS2[0m  - [11:04] -  CHAIN2 HWTS
 (rw) (01)  [0;32mB2B2[0m  - [12:12] -  CHAIN2 B2B
 (rw) (02)  [0;32mIE2[0m  - [14:13] -  CHAIN2 IE
 (rw) (04)  [0;32mCSEL3[0m  - [19:16] -  CHAIN3 CSEL
 (rw) (08)  [0;32mHWTS3[0m  - [27:20] -  CHAIN3 HWTS
 (rw) (01)  [0;32mB2B3[0m  - [28:28] -  CHAIN3 B2B
 (rw) (02)  [0;32mIE3[0m  - [30:29] -  CHAIN3 IE
</lang>
#### p.ADC_ETC.TRIG3_CHAIN_5_4
<lang=dft>
 (rw)  [1;33m0x403b0098[0m (0x403b0000 + 0x0098)
ETC_TRIG Chain 4/5 Register
 (rw) (04)  [0;32mCSEL4[0m  - [03:00] -  CHAIN4 CSEL
 (rw) (08)  [0;32mHWTS4[0m  - [11:04] -  CHAIN4 HWTS
 (rw) (01)  [0;32mB2B4[0m  - [12:12] -  CHAIN4 B2B
 (rw) (02)  [0;32mIE4[0m  - [14:13] -  CHAIN4 IE
 (rw) (04)  [0;32mCSEL5[0m  - [19:16] -  CHAIN5 CSEL
 (rw) (08)  [0;32mHWTS5[0m  - [27:20] -  CHAIN5 HWTS
 (rw) (01)  [0;32mB2B5[0m  - [28:28] -  CHAIN5 B2B
 (rw) (02)  [0;32mIE5[0m  - [30:29] -  CHAIN5 IE
</lang>
#### ADC_ETC.TRIG5_COUNTER
<link=p.ADC_ETC.TRIG5_COUNTER>
#### ADC_ETC.TRIG5_RESULT_1_0
<link=p.ADC_ETC.TRIG5_RESULT_1_0>
#### ADC_ETC.TRIG5_RESULT_7_6
<link=p.ADC_ETC.TRIG5_RESULT_7_6>
#### p.ADC_ETC.TRIG6_RESULT_1_0
<lang=dft>
 (ro)  [1;33m0x403b0118[0m (0x403b0000 + 0x0118)
ETC_TRIG Result Data 1/0 Register
 (ro) (12)  [0;32mDATA0[0m  - [11:00] -  Result DATA0
 (ro) (12)  [0;32mDATA1[0m  - [27:16] -  Result DATA1
</lang>
#### ADC_ETC.TRIG6_RESULT_1_0
<link=p.ADC_ETC.TRIG6_RESULT_1_0>
#### ADC_ETC.TRIG6_RESULT_3_2
<link=p.ADC_ETC.TRIG6_RESULT_3_2>
#### adc_etc.trig7_result_1_0
<link=p.ADC_ETC.TRIG7_RESULT_1_0>
#### adc_etc.trig7_result_3_2
<link=p.ADC_ETC.TRIG7_RESULT_3_2>
#### aoi1.bfcrt230
<link=p.AOI1.BFCRT230>
#### p.AOI1.BFCRT233
<lang=dft>
 (rw)  [1;33m0x403b400e[0m (0x403b4000 + 0x000e)
Boolean Function Term 2 and 3 Configuration Register for EVENTn
 (rw) (02)  [0;32mPT3_DC[0m  - [01:00] -  Product term 3, D input configuration
      0 - PT3_DC_0 :
         Force the D input in this product term to a logical zero
      0x1 - PT3_DC_1 :
         Pass the D input in this product term
      0x2 - PT3_DC_2 :
         Complement the D input in this product term
      0x3 - PT3_DC_3 :
         Force the D input in this product term to a logical one
 (rw) (02)  [0;32mPT3_CC[0m  - [03:02] -  Product term 3, C input configuration
      0 - PT3_CC_0 :
         Force the C input in this product term to a logical zero
      0x1 - PT3_CC_1 :
         Pass the C input in this product term
      0x2 - PT3_CC_2 :
         Complement the C input in this product term
      0x3 - PT3_CC_3 :
         Force the C input in this product term to a logical one
 (rw) (02)  [0;32mPT3_BC[0m  - [05:04] -  Product term 3, B input configuration
      0 - PT3_BC_0 :
         Force the B input in this product term to a logical zero
      0x1 - PT3_BC_1 :
         Pass the B input in this product term
      0x2 - PT3_BC_2 :
         Complement the B input in this product term
      0x3 - PT3_BC_3 :
         Force the B input in this product term to a logical one
 (rw) (02)  [0;32mPT3_AC[0m  - [07:06] -  Product term 3, A input configuration
      0 - PT3_AC_0 :
         Force the A input in this product term to a logical zero
      0x1 - PT3_AC_1 :
         Pass the A input in this product term
      0x2 - PT3_AC_2 :
         Complement the A input in this product term
      0x3 - PT3_AC_3 :
         Force the A input in this product term to a logical one
 (rw) (02)  [0;32mPT2_DC[0m  - [09:08] -  Product term 2, D input configuration
      0 - PT2_DC_0 :
         Force the D input in this product term to a logical zero
      0x1 - PT2_DC_1 :
         Pass the D input in this product term
      0x2 - PT2_DC_2 :
         Complement the D input in this product term
      0x3 - PT2_DC_3 :
         Force the D input in this product term to a logical one
 (rw) (02)  [0;32mPT2_CC[0m  - [11:10] -  Product term 2, C input configuration
      0 - PT2_CC_0 :
         Force the C input in this product term to a logical zero
      0x1 - PT2_CC_1 :
         Pass the C input in this product term
      0x2 - PT2_CC_2 :
         Complement the C input in this product term
      0x3 - PT2_CC_3 :
         Force the C input in this product term to a logical one
 (rw) (02)  [0;32mPT2_BC[0m  - [13:12] -  Product term 2, B input configuration
      0 - PT2_BC_0 :
         Force the B input in this product term to a logical zero
      0x1 - PT2_BC_1 :
         Pass the B input in this product term
      0x2 - PT2_BC_2 :
         Complement the B input in this product term
      0x3 - PT2_BC_3 :
         Force the B input in this product term to a logical one
 (rw) (02)  [0;32mPT2_AC[0m  - [15:14] -  Product term 2, A input configuration
      0 - PT2_AC_0 :
         Force the A input in this product term to a logical zero
      0x1 - PT2_AC_1 :
         Pass the A input in this product term
      0x2 - PT2_AC_2 :
         Complement the A input in this product term
      0x3 - PT2_AC_3 :
         Force the A input in this product term to a logical one
</lang>
#### AOI2.BFCRT013
<link=p.AOI2.BFCRT013>
#### p.XBARA1.SEL0
<lang=dft>
 (rw)  [1;33m0x403bc000[0m (0x403bc000 + 0x0000)
Crossbar A Select Register 0
 (rw) (07)  [0;32mSEL0[0m  - [06:00] -  Input (XBARA_INn) to be muxed to XBARA_OUT0 (refer to Functional Description se
 ction for input/output assignment)
 (rw) (07)  [0;32mSEL1[0m  - [14:08] -  Input (XBARA_INn) to be muxed to XBARA_OUT1 (refer to Functional Description se
 ction for input/output assignment)
</lang>
#### p.xbara1.sel1
<link=p.XBARA1.SEL1>
#### p.XBARA1.SEL15
<lang=dft>
 (rw)  [1;33m0x403bc01e[0m (0x403bc000 + 0x001e)
Crossbar A Select Register 15
 (rw) (07)  [0;32mSEL30[0m  - [06:00] -  Input (XBARA_INn) to be muxed to XBARA_OUT30 (refer to Functional Description s
 ection for input/output assignment)
 (rw) (07)  [0;32mSEL31[0m  - [14:08] -  Input (XBARA_INn) to be muxed to XBARA_OUT31 (refer to Functional Description s
 ection for input/output assignment)
</lang>
#### p.xbara1.sel16
<link=p.XBARA1.SEL16>
#### XBARA1.SEL21
<link=p.XBARA1.SEL21>
#### p.XBARA1.SEL24
<lang=dft>
 (rw)  [1;33m0x403bc030[0m (0x403bc000 + 0x0030)
Crossbar A Select Register 24
 (rw) (07)  [0;32mSEL48[0m  - [06:00] -  Input (XBARA_INn) to be muxed to XBARA_OUT48 (refer to Functional Description s
 ection for input/output assignment)
 (rw) (07)  [0;32mSEL49[0m  - [14:08] -  Input (XBARA_INn) to be muxed to XBARA_OUT49 (refer to Functional Description s
 ection for input/output assignment)
</lang>
#### xbara1.sel26
<link=p.XBARA1.SEL26>
#### xbara1.sel31
<link=p.XBARA1.SEL31>
#### XBARA1.SEL32
<link=p.XBARA1.SEL32>
#### XBARA1.SEL43
<link=p.XBARA1.SEL43>
#### XBARA1.SEL50
<link=p.XBARA1.SEL50>
#### xbara1.sel53
<link=p.XBARA1.SEL53>
#### p.XBARA1.SEL58
<lang=dft>
 (rw)  [1;33m0x403bc074[0m (0x403bc000 + 0x0074)
Crossbar A Select Register 58
 (rw) (07)  [0;32mSEL116[0m  - [06:00] -  Input (XBARA_INn) to be muxed to XBARA_OUT116 (refer to Functional Description 
 section for input/output assignment)
 (rw) (07)  [0;32mSEL117[0m  - [14:08] -  Input (XBARA_INn) to be muxed to XBARA_OUT117 (refer to Functional Description 
 section for input/output assignment)
</lang>
#### p.xbara1.sel59
<link=p.XBARA1.SEL59>
#### p.XBARA1.CTRL1
<lang=dft>
 (rw)  [1;33m0x403bc086[0m (0x403bc000 + 0x0086)
Crossbar A Control Register 1
 (rw) (01)  [0;32mDEN2[0m  - [00:00] -  DMA Enable for XBAR_OUT2
      0 - DEN2_0 :
         DMA disabled
      0x1 - DEN2_1 :
         DMA enabled
 (rw) (01)  [0;32mIEN2[0m  - [01:01] -  Interrupt Enable for XBAR_OUT2
      0 - IEN2_0 :
         Interrupt disabled
      0x1 - IEN2_1 :
         Interrupt enabled
 (rw) (02)  [0;32mEDGE2[0m  - [03:02] -  Active edge for edge detection on XBAR_OUT2
      0 - EDGE2_0 :
         STS2 never asserts
      0x1 - EDGE2_1 :
         STS2 asserts on rising edges of XBAR_OUT2
      0x2 - EDGE2_2 :
         STS2 asserts on falling edges of XBAR_OUT2
      0x3 - EDGE2_3 :
         STS2 asserts on rising and falling edges of XBAR_OUT2
 (rw) (01)  [0;32mSTS2[0m  - [04:04] -  Edge detection status for XBAR_OUT2
      0 - STS2_0 :
         Active edge not yet detected on XBAR_OUT2
      0x1 - STS2_1 :
         Active edge detected on XBAR_OUT2
 (rw) (01)  [0;32mDEN3[0m  - [08:08] -  DMA Enable for XBAR_OUT3
      0 - DEN3_0 :
         DMA disabled
      0x1 - DEN3_1 :
         DMA enabled
 (rw) (01)  [0;32mIEN3[0m  - [09:09] -  Interrupt Enable for XBAR_OUT3
      0 - IEN3_0 :
         Interrupt disabled
      0x1 - IEN3_1 :
         Interrupt enabled
 (rw) (02)  [0;32mEDGE3[0m  - [11:10] -  Active edge for edge detection on XBAR_OUT3
      0 - EDGE3_0 :
         STS3 never asserts
      0x1 - EDGE3_1 :
         STS3 asserts on rising edges of XBAR_OUT3
      0x2 - EDGE3_2 :
         STS3 asserts on falling edges of XBAR_OUT3
      0x3 - EDGE3_3 :
         STS3 asserts on rising and falling edges of XBAR_OUT3
 (rw) (01)  [0;32mSTS3[0m  - [12:12] -  Edge detection status for XBAR_OUT3
      0 - STS3_0 :
         Active edge not yet detected on XBAR_OUT3
      0x1 - STS3_1 :
         Active edge detected on XBAR_OUT3
</lang>
#### xbara1.ctrl1
<link=p.XBARA1.CTRL1>
#### p.XBARB2.SEL1
<lang=dft>
 (rw)  [1;33m0x403c0002[0m (0x403c0000 + 0x0002)
Crossbar B Select Register 1
 (rw) (06)  [0;32mSEL2[0m  - [05:00] -  Input (XBARB_INn) to be muxed to XBARB_OUT2 (refer to Functional Description se
 ction for input/output assignment)
 (rw) (06)  [0;32mSEL3[0m  - [13:08] -  Input (XBARB_INn) to be muxed to XBARB_OUT3 (refer to Functional Description se
 ction for input/output assignment)
</lang>
#### xbarb2.sel2
<link=p.XBARB2.SEL2>
#### p.xbarb2.sel3
<link=p.XBARB2.SEL3>
#### XBARB2.SEL6
<link=p.XBARB2.SEL6>
#### p.XBARB3.SEL1
<lang=dft>
 (rw)  [1;33m0x403c4002[0m (0x403c4000 + 0x0002)
Crossbar B Select Register 1
 (rw) (06)  [0;32mSEL2[0m  - [05:00] -  Input (XBARB_INn) to be muxed to XBARB_OUT2 (refer to Functional Description se
 ction for input/output assignment)
 (rw) (06)  [0;32mSEL3[0m  - [13:08] -  Input (XBARB_INn) to be muxed to XBARB_OUT3 (refer to Functional Description se
 ction for input/output assignment)
</lang>
#### XBARB3.SEL4
<link=p.XBARB3.SEL4>
#### p.enc1.wtr
<link=p.ENC1.WTR>
#### p.enc1.posdh
<link=p.ENC1.POSDH>
#### enc1.ucomp
<link=p.ENC1.UCOMP>
#### ENC1.LCOMP
<link=p.ENC1.LCOMP>
#### p.ENC2.UPOS
<lang=dft>
 (rw)  [1;33m0x403cc00e[0m (0x403cc000 + 0x000e)
Upper Position Counter Register
 (rw) (16)  [0;32mPOS[0m  - [15:00] -  This read/write register contains the upper (most significant) half of the posi
 tion counter
</lang>
#### enc2.linit
<link=p.ENC2.LINIT>
#### p.enc2.umod
<link=p.ENC2.UMOD>
#### p.enc3.upos
<link=p.ENC3.UPOS>
#### ENC4.CTRL
<link=p.ENC4.CTRL>
#### ENC4.UPOS
<link=p.ENC4.UPOS>
#### enc4.lposh
<link=p.ENC4.LPOSH>
#### p.ENC4.UINIT
<lang=dft>
 (rw)  [1;33m0x403d4016[0m (0x403d4000 + 0x0016)
Upper Initialization Register
 (rw) (16)  [0;32mINIT[0m  - [15:00] -  This read/write register contains the value to be used to initialize the upper 
 half of the position counter (UPOS)
</lang>
#### ENC4.TST
<link=p.ENC4.TST>
#### p.ENC4.LMOD
<lang=dft>
 (rw)  [1;33m0x403d4022[0m (0x403d4000 + 0x0022)
Lower Modulus Register
 (rw) (16)  [0;32mMOD[0m  - [15:00] -  This read/write register contains the lower (least significant) half of the mod
 ulus register
</lang>
#### p.PWM1.SM0VAL1
<lang=dft>
 (rw)  [1;33m0x403dc00e[0m (0x403dc000 + 0x000e)
Value Register 1
 (rw) (16)  [0;32mVAL1[0m  - [15:00] -  Value Register 1
</lang>
#### pwm1.sm0octrl
<link=p.PWM1.SM0OCTRL>
#### p.PWM1.SM0STS
<lang=dft>
 (rw)  [1;33m0x403dc024[0m (0x403dc000 + 0x0024)
Status Register
 (rw) (06)  [0;32mCMPF[0m  - [05:00] -  Compare Flags
      0 - CMPF_0 :
         No compare event has occurred for a particular VALx value.
      0x1 - CMPF_1 :
         A compare event has occurred for a particular VALx value.
 (rw) (01)  [0;32mCFX0[0m  - [06:06] -  Capture Flag X0
 (rw) (01)  [0;32mCFX1[0m  - [07:07] -  Capture Flag X1
 (rw) (01)  [0;32mCFB0[0m  - [08:08] -  Capture Flag B0
 (rw) (01)  [0;32mCFB1[0m  - [09:09] -  Capture Flag B1
 (rw) (01)  [0;32mCFA0[0m  - [10:10] -  Capture Flag A0
 (rw) (01)  [0;32mCFA1[0m  - [11:11] -  Capture Flag A1
 (rw) (01)  [0;32mRF[0m  - [12:12] -  Reload Flag
      0 - RF_0 :
         No new reload cycle since last STS[RF] clearing
      0x1 - RF_1 :
         New reload cycle since last STS[RF] clearing
 (rw) (01)  [0;32mREF[0m  - [13:13] -  Reload Error Flag
      0 - REF_0 :
         No reload error occurred.
      0x1 - REF_1 :
         Reload signal occurred with non-coherent data and MCTRL[LDOK] = 0.
 (ro) (01)  [0;32mRUF[0m  - [14:14] -  Registers Updated Flag
      0 - RUF_0 :
         No register update has occurred since last reload.
      0x1 - RUF_1 :
         At least one of the double buffered registers has been updated since th
         e last reload.
</lang>
#### pwm1.sm0dismap0
<link=p.PWM1.SM0DISMAP0>
#### p.PWM1.SM0DISMAP1
<lang=dft>
 (rw)  [1;33m0x403dc02e[0m (0x403dc000 + 0x002e)
Fault Disable Mapping Register 1
 (rw) (04)  [0;32mDIS1A[0m  - [03:00] -  PWM_A Fault Disable Mask 1
 (rw) (04)  [0;32mDIS1B[0m  - [07:04] -  PWM_B Fault Disable Mask 1
 (rw) (04)  [0;32mDIS1X[0m  - [11:08] -  PWM_X Fault Disable Mask 1
</lang>
#### pwm1.sm0captcompa
<link=p.PWM1.SM0CAPTCOMPA>
#### p.PWM1.SM0CAPTCTRLX
<lang=dft>
 (rw)  [1;33m0x403dc03c[0m (0x403dc000 + 0x003c)
Capture Control X Register
 (rw) (01)  [0;32mARMX[0m  - [00:00] -  Arm X
      0 - ARMX_0 :
         Input capture operation is disabled.
      0x1 - ARMX_1 :
         Input capture operation as specified by CAPTCTRLX[EDGXx] is enabled.
 (rw) (01)  [0;32mONESHOTX[0m  - [01:01] -  One Shot Mode Aux
      0 - ONESHOTX_0 :
         Free running mode is selected. If both capture circuits are enabled, th
         en capture circuit 0 is armed first after the ARMX bit is set. Once a c
         apture occurs, capture circuit 0 is disarmed and capture circuit 1 is a
         rmed. After capture circuit 1 performs a capture, it is disarmed and ca
         pture circuit 0 is re-armed. The process continues indefinitely.If only
          one of the capture circuits is enabled, then captures continue indefin
         itely on the enabled capture circuit.
      0x1 - ONESHOTX_1 :
         One shot mode is selected. If both capture circuits are enabled, then c
         apture circuit 0 is armed first after the ARMX bit is set. Once a captu
         re occurs, capture circuit 0 is disarmed and capture circuit 1 is armed
         . After capture circuit 1 performs a capture, it is disarmed and the AR
         MX bit is cleared. No further captures will be performed until the ARMX
          bit is set again.If only one of the capture circuits is enabled, then 
         a single capture will occur on the enabled capture circuit and the ARMX
          bit is then cleared.
 (rw) (02)  [0;32mEDGX0[0m  - [03:02] -  Edge X 0
      0 - EDGX0_0 :
         Disabled
      0x1 - EDGX0_1 :
         Capture falling edges
      0x2 - EDGX0_2 :
         Capture rising edges
      0x3 - EDGX0_3 :
         Capture any edge
 (rw) (02)  [0;32mEDGX1[0m  - [05:04] -  Edge X 1
      0 - EDGX1_0 :
         Disabled
      0x1 - EDGX1_1 :
         Capture falling edges
      0x2 - EDGX1_2 :
         Capture rising edges
      0x3 - EDGX1_3 :
         Capture any edge
 (rw) (01)  [0;32mINP_SELX[0m  - [06:06] -  Input Select X
      0 - INP_SELX_0 :
         Raw PWM_X input signal selected as source.
      0x1 - INP_SELX_1 :
         Output of edge counter/compare selected as source. Note that when this 
         bitfield is set to 1, the internal edge counter is enabled and the risi
         ng and/or falling edges specified by the CAPTCTRLX[EDGX0] and CAPTCTRLX
         [EDGX1] fields are ignored. The software must still place a value other
          than 00 in either or both of the CAPTCTLRX[EDGX0] and/or CAPTCTRLX[EDG
         X1] fields in order to enable one or both of the capture registers.
 (rw) (01)  [0;32mEDGCNTX_EN[0m  - [07:07] -  Edge Counter X Enable
      0 - EDGCNTX_EN_0 :
         Edge counter disabled and held in reset
      0x1 - EDGCNTX_EN_1 :
         Edge counter enabled
 (rw) (02)  [0;32mCFXWM[0m  - [09:08] -  Capture X FIFOs Water Mark
 (ro) (03)  [0;32mCX0CNT[0m  - [12:10] -  Capture X0 FIFO Word Count
 (ro) (03)  [0;32mCX1CNT[0m  - [15:13] -  Capture X1 FIFO Word Count
</lang>
#### p.pwm1.sm0captcompx
<link=p.PWM1.SM0CAPTCOMPX>
#### PWM1.SM0CVAL2
<link=p.PWM1.SM0CVAL2>
#### pwm1.sm0cval3cyc
<link=p.PWM1.SM0CVAL3CYC>
#### p.pwm1.sm0cval4
<link=p.PWM1.SM0CVAL4>
#### pwm1.sm0cval4cyc
<link=p.PWM1.SM0CVAL4CYC>
#### p.PWM1.SM0CVAL5CYC
<lang=dft>
 (ro)  [1;33m0x403dc056[0m (0x403dc000 + 0x0056)
Capture Value 5 Cycle Register
 (ro) (04)  [0;32mCVAL5CYC[0m  - [03:00] -  CVAL5CYC
</lang>
#### p.PWM1.SM1VAL0
<lang=dft>
 (rw)  [1;33m0x403dc06a[0m (0x403dc000 + 0x006a)
Value Register 0
 (rw) (16)  [0;32mVAL0[0m  - [15:00] -  Value Register 0
</lang>
#### p.PWM1.SM1FRACVAL1
<lang=dft>
 (rw)  [1;33m0x403dc06c[0m (0x403dc000 + 0x006c)
Fractional Value Register 1
 (rw) (05)  [0;32mFRACVAL1[0m  - [15:11] -  Fractional Value 1 Register
</lang>
#### PWM1.SM1DISMAP0
<link=p.PWM1.SM1DISMAP0>
#### PWM1.SM1CAPTCTRLX
<link=p.PWM1.SM1CAPTCTRLX>
#### p.pwm1.sm1cval1cyc
<link=p.PWM1.SM1CVAL1CYC>
#### pwm1.sm1cval1cyc
<link=p.PWM1.SM1CVAL1CYC>
#### p.pwm1.sm1cval3
<link=p.PWM1.SM1CVAL3>
#### pwm1.sm2init
<link=p.PWM1.SM2INIT>
#### p.pwm1.sm2val3
<link=p.PWM1.SM2VAL3>
#### pwm1.sm2fracval4
<link=p.PWM1.SM2FRACVAL4>
#### p.pwm1.sm2dmaen
<link=p.PWM1.SM2DMAEN>
#### p.pwm1.sm2cval0cyc
<link=p.PWM1.SM2CVAL0CYC>
#### p.pwm1.sm2cval1cyc
<link=p.PWM1.SM2CVAL1CYC>
#### PWM1.SM2CVAL1CYC
<link=p.PWM1.SM2CVAL1CYC>
#### p.PWM1.SM2CVAL5CYC
<lang=dft>
 (ro)  [1;33m0x403dc116[0m (0x403dc000 + 0x0116)
Capture Value 5 Cycle Register
 (ro) (04)  [0;32mCVAL5CYC[0m  - [03:00] -  CVAL5CYC
</lang>
#### p.PWM1.SM3FRACVAL2
<lang=dft>
 (rw)  [1;33m0x403dc130[0m (0x403dc000 + 0x0130)
Fractional Value Register 2
 (rw) (05)  [0;32mFRACVAL2[0m  - [15:11] -  Fractional Value 2
</lang>
#### p.pwm1.sm3val2
<link=p.PWM1.SM3VAL2>
#### p.pwm1.sm3fracval5
<link=p.PWM1.SM3FRACVAL5>
#### p.pwm1.sm3dismap1
<link=p.PWM1.SM3DISMAP1>
#### p.PWM1.SM3DTCNT0
<lang=dft>
 (rw)  [1;33m0x403dc150[0m (0x403dc000 + 0x0150)
Deadtime Count Register 0
 (rw) (16)  [0;32mDTCNT0[0m  - [15:00] -  DTCNT0
</lang>
#### p.pwm1.sm3captctrla
<link=p.PWM1.SM3CAPTCTRLA>
#### pwm1.sm3cval0cyc
<link=p.PWM1.SM3CVAL0CYC>
#### PWM1.SM3CVAL3
<link=p.PWM1.SM3CVAL3>
#### p.PWM1.SM3CVAL4
<lang=dft>
 (ro)  [1;33m0x403dc170[0m (0x403dc000 + 0x0170)
Capture Value 4 Register
 (ro) (16)  [0;32mCAPTVAL4[0m  - [15:00] -  CAPTVAL4
</lang>
#### p.PWM1.MASK
<lang=dft>
 (rw)  [1;33m0x403dc182[0m (0x403dc000 + 0x0182)
Mask Register
 (rw) (04)  [0;32mMASKX[0m  - [03:00] -  PWM_X Masks
      0 - MASKX_0 :
         PWM_X output normal.
      0x1 - MASKX_1 :
         PWM_X output masked.
 (rw) (04)  [0;32mMASKB[0m  - [07:04] -  PWM_B Masks
      0 - MASKB_0 :
         PWM_B output normal.
      0x1 - MASKB_1 :
         PWM_B output masked.
 (rw) (04)  [0;32mMASKA[0m  - [11:08] -  PWM_A Masks
      0 - MASKA_0 :
         PWM_A output normal.
      0x1 - MASKA_1 :
         PWM_A output masked.
 (wo) (04)  [0;32mUPDATE_MASK[0m  - [15:12] -  Update Mask Bits Immediately
      0 - UPDATE_MASK_0 :
         Normal operation. MASK* bits within the corresponding submodule are not
          updated until a FORCE_OUT event occurs within the submodule.
      0x1 - UPDATE_MASK_1 :
         Immediate operation. MASK* bits within the corresponding submodule are 
         updated on the following clock edge after setting this bit.
</lang>
#### PWM1.FSTS0
<link=p.PWM1.FSTS0>
#### p.pwm1.ftst0
<link=p.PWM1.FTST0>
#### p.pwm2.sm0fracval1
<link=p.PWM2.SM0FRACVAL1>
#### p.PWM2.SM0FRACVAL2
<lang=dft>
 (rw)  [1;33m0x403e0010[0m (0x403e0000 + 0x0010)
Fractional Value Register 2
 (rw) (05)  [0;32mFRACVAL2[0m  - [15:11] -  Fractional Value 2
</lang>
#### p.pwm2.sm0val5
<link=p.PWM2.SM0VAL5>
#### p.PWM2.SM0DTCNT0
<lang=dft>
 (rw)  [1;33m0x403e0030[0m (0x403e0000 + 0x0030)
Deadtime Count Register 0
 (rw) (16)  [0;32mDTCNT0[0m  - [15:00] -  DTCNT0
</lang>
#### p.pwm2.sm0cval1
<link=p.PWM2.SM0CVAL1>
#### PWM2.SM0CVAL2
<link=p.PWM2.SM0CVAL2>
#### p.pwm2.sm0cval3cyc
<link=p.PWM2.SM0CVAL3CYC>
#### p.PWM2.SM0CVAL4
<lang=dft>
 (ro)  [1;33m0x403e0050[0m (0x403e0000 + 0x0050)
Capture Value 4 Register
 (ro) (16)  [0;32mCAPTVAL4[0m  - [15:00] -  CAPTVAL4
</lang>
#### pwm2.sm0cval4
<link=p.PWM2.SM0CVAL4>
#### p.pwm2.sm1fracval4
<link=p.PWM2.SM1FRACVAL4>
#### p.pwm2.sm1val4
<link=p.PWM2.SM1VAL4>
#### pwm2.sm1octrl
<link=p.PWM2.SM1OCTRL>
#### PWM2.SM1CVAL0CYC
<link=p.PWM2.SM1CVAL0CYC>
#### p.pwm2.sm1cval1
<link=p.PWM2.SM1CVAL1>
#### p.PWM2.SM1CVAL5CYC
<lang=dft>
 (ro)  [1;33m0x403e00b6[0m (0x403e0000 + 0x00b6)
Capture Value 5 Cycle Register
 (ro) (04)  [0;32mCVAL5CYC[0m  - [03:00] -  CVAL5CYC
</lang>
#### pwm2.sm2ctrl2
<link=p.PWM2.SM2CTRL2>
#### p.PWM2.SM2VAL0
<lang=dft>
 (rw)  [1;33m0x403e00ca[0m (0x403e0000 + 0x00ca)
Value Register 0
 (rw) (16)  [0;32mVAL0[0m  - [15:00] -  Value Register 0
</lang>
#### pwm2.sm2val0
<link=p.PWM2.SM2VAL0>
#### p.PWM2.SM2FRACVAL1
<lang=dft>
 (rw)  [1;33m0x403e00cc[0m (0x403e0000 + 0x00cc)
Fractional Value Register 1
 (rw) (05)  [0;32mFRACVAL1[0m  - [15:11] -  Fractional Value 1 Register
</lang>
#### p.pwm2.sm2fracval3
<link=p.PWM2.SM2FRACVAL3>
#### pwm2.sm2dismap1
<link=p.PWM2.SM2DISMAP1>
#### pwm2.sm2captctrla
<link=p.PWM2.SM2CAPTCTRLA>
#### PWM2.SM2CVAL5
<link=p.PWM2.SM2CVAL5>
#### p.PWM2.SM3VAL1
<lang=dft>
 (rw)  [1;33m0x403e012e[0m (0x403e0000 + 0x012e)
Value Register 1
 (rw) (16)  [0;32mVAL1[0m  - [15:00] -  Value Register 1
</lang>
#### pwm2.sm3val1
<link=p.PWM2.SM3VAL1>
#### PWM2.SM3VAL2
<link=p.PWM2.SM3VAL2>
#### p.pwm2.sm3octrl
<link=p.PWM2.SM3OCTRL>
#### p.PWM2.SM3STS
<lang=dft>
 (rw)  [1;33m0x403e0144[0m (0x403e0000 + 0x0144)
Status Register
 (rw) (06)  [0;32mCMPF[0m  - [05:00] -  Compare Flags
      0 - CMPF_0 :
         No compare event has occurred for a particular VALx value.
      0x1 - CMPF_1 :
         A compare event has occurred for a particular VALx value.
 (rw) (01)  [0;32mCFX0[0m  - [06:06] -  Capture Flag X0
 (rw) (01)  [0;32mCFX1[0m  - [07:07] -  Capture Flag X1
 (rw) (01)  [0;32mCFB0[0m  - [08:08] -  Capture Flag B0
 (rw) (01)  [0;32mCFB1[0m  - [09:09] -  Capture Flag B1
 (rw) (01)  [0;32mCFA0[0m  - [10:10] -  Capture Flag A0
 (rw) (01)  [0;32mCFA1[0m  - [11:11] -  Capture Flag A1
 (rw) (01)  [0;32mRF[0m  - [12:12] -  Reload Flag
      0 - RF_0 :
         No new reload cycle since last STS[RF] clearing
      0x1 - RF_1 :
         New reload cycle since last STS[RF] clearing
 (rw) (01)  [0;32mREF[0m  - [13:13] -  Reload Error Flag
      0 - REF_0 :
         No reload error occurred.
      0x1 - REF_1 :
         Reload signal occurred with non-coherent data and MCTRL[LDOK] = 0.
 (ro) (01)  [0;32mRUF[0m  - [14:14] -  Registers Updated Flag
      0 - RUF_0 :
         No register update has occurred since last reload.
      0x1 - RUF_1 :
         At least one of the double buffered registers has been updated since th
         e last reload.
</lang>
#### PWM2.SM3STS
<link=p.PWM2.SM3STS>
#### PWM2.SM3INTEN
<link=p.PWM2.SM3INTEN>
#### pwm2.sm3tctrl
<link=p.PWM2.SM3TCTRL>
#### p.PWM2.SM3DISMAP1
<lang=dft>
 (rw)  [1;33m0x403e014e[0m (0x403e0000 + 0x014e)
Fault Disable Mapping Register 1
 (rw) (04)  [0;32mDIS1A[0m  - [03:00] -  PWM_A Fault Disable Mask 1
 (rw) (04)  [0;32mDIS1B[0m  - [07:04] -  PWM_B Fault Disable Mask 1
 (rw) (04)  [0;32mDIS1X[0m  - [11:08] -  PWM_X Fault Disable Mask 1
</lang>
#### PWM2.SM3DTCNT0
<link=p.PWM2.SM3DTCNT0>
#### p.PWM2.SM3CAPTCTRLX
<lang=dft>
 (rw)  [1;33m0x403e015c[0m (0x403e0000 + 0x015c)
Capture Control X Register
 (rw) (01)  [0;32mARMX[0m  - [00:00] -  Arm X
      0 - ARMX_0 :
         Input capture operation is disabled.
      0x1 - ARMX_1 :
         Input capture operation as specified by CAPTCTRLX[EDGXx] is enabled.
 (rw) (01)  [0;32mONESHOTX[0m  - [01:01] -  One Shot Mode Aux
      0 - ONESHOTX_0 :
         Free running mode is selected. If both capture circuits are enabled, th
         en capture circuit 0 is armed first after the ARMX bit is set. Once a c
         apture occurs, capture circuit 0 is disarmed and capture circuit 1 is a
         rmed. After capture circuit 1 performs a capture, it is disarmed and ca
         pture circuit 0 is re-armed. The process continues indefinitely.If only
          one of the capture circuits is enabled, then captures continue indefin
         itely on the enabled capture circuit.
      0x1 - ONESHOTX_1 :
         One shot mode is selected. If both capture circuits are enabled, then c
         apture circuit 0 is armed first after the ARMX bit is set. Once a captu
         re occurs, capture circuit 0 is disarmed and capture circuit 1 is armed
         . After capture circuit 1 performs a capture, it is disarmed and the AR
         MX bit is cleared. No further captures will be performed until the ARMX
          bit is set again.If only one of the capture circuits is enabled, then 
         a single capture will occur on the enabled capture circuit and the ARMX
          bit is then cleared.
 (rw) (02)  [0;32mEDGX0[0m  - [03:02] -  Edge X 0
      0 - EDGX0_0 :
         Disabled
      0x1 - EDGX0_1 :
         Capture falling edges
      0x2 - EDGX0_2 :
         Capture rising edges
      0x3 - EDGX0_3 :
         Capture any edge
 (rw) (02)  [0;32mEDGX1[0m  - [05:04] -  Edge X 1
      0 - EDGX1_0 :
         Disabled
      0x1 - EDGX1_1 :
         Capture falling edges
      0x2 - EDGX1_2 :
         Capture rising edges
      0x3 - EDGX1_3 :
         Capture any edge
 (rw) (01)  [0;32mINP_SELX[0m  - [06:06] -  Input Select X
      0 - INP_SELX_0 :
         Raw PWM_X input signal selected as source.
      0x1 - INP_SELX_1 :
         Output of edge counter/compare selected as source. Note that when this 
         bitfield is set to 1, the internal edge counter is enabled and the risi
         ng and/or falling edges specified by the CAPTCTRLX[EDGX0] and CAPTCTRLX
         [EDGX1] fields are ignored. The software must still place a value other
          than 00 in either or both of the CAPTCTLRX[EDGX0] and/or CAPTCTRLX[EDG
         X1] fields in order to enable one or both of the capture registers.
 (rw) (01)  [0;32mEDGCNTX_EN[0m  - [07:07] -  Edge Counter X Enable
      0 - EDGCNTX_EN_0 :
         Edge counter disabled and held in reset
      0x1 - EDGCNTX_EN_1 :
         Edge counter enabled
 (rw) (02)  [0;32mCFXWM[0m  - [09:08] -  Capture X FIFOs Water Mark
 (ro) (03)  [0;32mCX0CNT[0m  - [12:10] -  Capture X0 FIFO Word Count
 (ro) (03)  [0;32mCX1CNT[0m  - [15:13] -  Capture X1 FIFO Word Count
</lang>
#### PWM2.SM3CVAL3
<link=p.PWM2.SM3CVAL3>
#### p.PWM2.SM3CVAL5CYC
<lang=dft>
 (ro)  [1;33m0x403e0176[0m (0x403e0000 + 0x0176)
Capture Value 5 Cycle Register
 (ro) (04)  [0;32mCVAL5CYC[0m  - [03:00] -  CVAL5CYC
</lang>
#### PWM2.MASK
<link=p.PWM2.MASK>
#### pwm2.mctrl
<link=p.PWM2.MCTRL>
#### pwm2.fctrl20
<link=p.PWM2.FCTRL20>
#### pwm3.sm0cnt
<link=p.PWM3.SM0CNT>
#### pwm3.sm0val0
<link=p.PWM3.SM0VAL0>
#### p.pwm3.sm0val3
<link=p.PWM3.SM0VAL3>
#### pwm3.sm0fracval5
<link=p.PWM3.SM0FRACVAL5>
#### p.pwm3.sm0dmaen
<link=p.PWM3.SM0DMAEN>
#### p.pwm3.sm0cval0cyc
<link=p.PWM3.SM0CVAL0CYC>
#### PWM3.SM0CVAL0CYC
<link=p.PWM3.SM0CVAL0CYC>
#### p.pwm3.sm0cval1cyc
<link=p.PWM3.SM0CVAL1CYC>
#### pwm3.sm0cval4cyc
<link=p.PWM3.SM0CVAL4CYC>
#### p.PWM3.SM0CVAL5CYC
<lang=dft>
 (ro)  [1;33m0x403e4056[0m (0x403e4000 + 0x0056)
Capture Value 5 Cycle Register
 (ro) (04)  [0;32mCVAL5CYC[0m  - [03:00] -  CVAL5CYC
</lang>
#### pwm3.sm1ctrl
<link=p.PWM3.SM1CTRL>
#### pwm3.sm1val1
<link=p.PWM3.SM1VAL1>
#### p.PWM3.SM1FRACVAL2
<lang=dft>
 (rw)  [1;33m0x403e4070[0m (0x403e4000 + 0x0070)
Fractional Value Register 2
 (rw) (05)  [0;32mFRACVAL2[0m  - [15:11] -  Fractional Value 2
</lang>
#### p.pwm3.sm1val2
<link=p.PWM3.SM1VAL2>
#### p.pwm3.sm1fracval5
<link=p.PWM3.SM1FRACVAL5>
#### p.pwm3.sm1dismap1
<link=p.PWM3.SM1DISMAP1>
#### p.PWM3.SM1DTCNT0
<lang=dft>
 (rw)  [1;33m0x403e4090[0m (0x403e4000 + 0x0090)
Deadtime Count Register 0
 (rw) (16)  [0;32mDTCNT0[0m  - [15:00] -  DTCNT0
</lang>
#### p.pwm3.sm1captctrla
<link=p.PWM3.SM1CAPTCTRLA>
#### pwm3.sm1captctrlx
<link=p.PWM3.SM1CAPTCTRLX>
#### PWM3.SM1CVAL2
<link=p.PWM3.SM1CVAL2>
#### p.PWM3.SM1CVAL4
<lang=dft>
 (ro)  [1;33m0x403e40b0[0m (0x403e4000 + 0x00b0)
Capture Value 4 Register
 (ro) (16)  [0;32mCAPTVAL4[0m  - [15:00] -  CAPTVAL4
</lang>
#### p.PWM3.SM2VAL1
<lang=dft>
 (rw)  [1;33m0x403e40ce[0m (0x403e4000 + 0x00ce)
Value Register 1
 (rw) (16)  [0;32mVAL1[0m  - [15:00] -  Value Register 1
</lang>
#### PWM3.SM2VAL2
<link=p.PWM3.SM2VAL2>
#### p.PWM3.SM2STS
<lang=dft>
 (rw)  [1;33m0x403e40e4[0m (0x403e4000 + 0x00e4)
Status Register
 (rw) (06)  [0;32mCMPF[0m  - [05:00] -  Compare Flags
      0 - CMPF_0 :
         No compare event has occurred for a particular VALx value.
      0x1 - CMPF_1 :
         A compare event has occurred for a particular VALx value.
 (rw) (01)  [0;32mCFX0[0m  - [06:06] -  Capture Flag X0
 (rw) (01)  [0;32mCFX1[0m  - [07:07] -  Capture Flag X1
 (rw) (01)  [0;32mCFB0[0m  - [08:08] -  Capture Flag B0
 (rw) (01)  [0;32mCFB1[0m  - [09:09] -  Capture Flag B1
 (rw) (01)  [0;32mCFA0[0m  - [10:10] -  Capture Flag A0
 (rw) (01)  [0;32mCFA1[0m  - [11:11] -  Capture Flag A1
 (rw) (01)  [0;32mRF[0m  - [12:12] -  Reload Flag
      0 - RF_0 :
         No new reload cycle since last STS[RF] clearing
      0x1 - RF_1 :
         New reload cycle since last STS[RF] clearing
 (rw) (01)  [0;32mREF[0m  - [13:13] -  Reload Error Flag
      0 - REF_0 :
         No reload error occurred.
      0x1 - REF_1 :
         Reload signal occurred with non-coherent data and MCTRL[LDOK] = 0.
 (ro) (01)  [0;32mRUF[0m  - [14:14] -  Registers Updated Flag
      0 - RUF_0 :
         No register update has occurred since last reload.
      0x1 - RUF_1 :
         At least one of the double buffered registers has been updated since th
         e last reload.
</lang>
#### PWM3.SM2STS
<link=p.PWM3.SM2STS>
#### PWM3.SM2INTEN
<link=p.PWM3.SM2INTEN>
#### p.PWM3.SM2DISMAP1
<lang=dft>
 (rw)  [1;33m0x403e40ee[0m (0x403e4000 + 0x00ee)
Fault Disable Mapping Register 1
 (rw) (04)  [0;32mDIS1A[0m  - [03:00] -  PWM_A Fault Disable Mask 1
 (rw) (04)  [0;32mDIS1B[0m  - [07:04] -  PWM_B Fault Disable Mask 1
 (rw) (04)  [0;32mDIS1X[0m  - [11:08] -  PWM_X Fault Disable Mask 1
</lang>
#### pwm3.sm2dismap1
<link=p.PWM3.SM2DISMAP1>
#### PWM3.SM2DTCNT0
<link=p.PWM3.SM2DTCNT0>
#### pwm3.sm2captctrlb
<link=p.PWM3.SM2CAPTCTRLB>
#### p.PWM3.SM2CAPTCTRLX
<lang=dft>
 (rw)  [1;33m0x403e40fc[0m (0x403e4000 + 0x00fc)
Capture Control X Register
 (rw) (01)  [0;32mARMX[0m  - [00:00] -  Arm X
      0 - ARMX_0 :
         Input capture operation is disabled.
      0x1 - ARMX_1 :
         Input capture operation as specified by CAPTCTRLX[EDGXx] is enabled.
 (rw) (01)  [0;32mONESHOTX[0m  - [01:01] -  One Shot Mode Aux
      0 - ONESHOTX_0 :
         Free running mode is selected. If both capture circuits are enabled, th
         en capture circuit 0 is armed first after the ARMX bit is set. Once a c
         apture occurs, capture circuit 0 is disarmed and capture circuit 1 is a
         rmed. After capture circuit 1 performs a capture, it is disarmed and ca
         pture circuit 0 is re-armed. The process continues indefinitely.If only
          one of the capture circuits is enabled, then captures continue indefin
         itely on the enabled capture circuit.
      0x1 - ONESHOTX_1 :
         One shot mode is selected. If both capture circuits are enabled, then c
         apture circuit 0 is armed first after the ARMX bit is set. Once a captu
         re occurs, capture circuit 0 is disarmed and capture circuit 1 is armed
         . After capture circuit 1 performs a capture, it is disarmed and the AR
         MX bit is cleared. No further captures will be performed until the ARMX
          bit is set again.If only one of the capture circuits is enabled, then 
         a single capture will occur on the enabled capture circuit and the ARMX
          bit is then cleared.
 (rw) (02)  [0;32mEDGX0[0m  - [03:02] -  Edge X 0
      0 - EDGX0_0 :
         Disabled
      0x1 - EDGX0_1 :
         Capture falling edges
      0x2 - EDGX0_2 :
         Capture rising edges
      0x3 - EDGX0_3 :
         Capture any edge
 (rw) (02)  [0;32mEDGX1[0m  - [05:04] -  Edge X 1
      0 - EDGX1_0 :
         Disabled
      0x1 - EDGX1_1 :
         Capture falling edges
      0x2 - EDGX1_2 :
         Capture rising edges
      0x3 - EDGX1_3 :
         Capture any edge
 (rw) (01)  [0;32mINP_SELX[0m  - [06:06] -  Input Select X
      0 - INP_SELX_0 :
         Raw PWM_X input signal selected as source.
      0x1 - INP_SELX_1 :
         Output of edge counter/compare selected as source. Note that when this 
         bitfield is set to 1, the internal edge counter is enabled and the risi
         ng and/or falling edges specified by the CAPTCTRLX[EDGX0] and CAPTCTRLX
         [EDGX1] fields are ignored. The software must still place a value other
          than 00 in either or both of the CAPTCTLRX[EDGX0] and/or CAPTCTRLX[EDG
         X1] fields in order to enable one or both of the capture registers.
 (rw) (01)  [0;32mEDGCNTX_EN[0m  - [07:07] -  Edge Counter X Enable
      0 - EDGCNTX_EN_0 :
         Edge counter disabled and held in reset
      0x1 - EDGCNTX_EN_1 :
         Edge counter enabled
 (rw) (02)  [0;32mCFXWM[0m  - [09:08] -  Capture X FIFOs Water Mark
 (ro) (03)  [0;32mCX0CNT[0m  - [12:10] -  Capture X0 FIFO Word Count
 (ro) (03)  [0;32mCX1CNT[0m  - [15:13] -  Capture X1 FIFO Word Count
</lang>
#### p.pwm3.sm2captcompx
<link=p.PWM3.SM2CAPTCOMPX>
#### pwm3.sm2cval1cyc
<link=p.PWM3.SM2CVAL1CYC>
#### pwm3.sm2cval2cyc
<link=p.PWM3.SM2CVAL2CYC>
#### PWM3.SM2CVAL3
<link=p.PWM3.SM2CVAL3>
#### p.pwm3.sm2cval4
<link=p.PWM3.SM2CVAL4>
#### p.PWM3.SM2CVAL5CYC
<lang=dft>
 (ro)  [1;33m0x403e4116[0m (0x403e4000 + 0x0116)
Capture Value 5 Cycle Register
 (ro) (04)  [0;32mCVAL5CYC[0m  - [03:00] -  CVAL5CYC
</lang>
#### pwm3.sm3init
<link=p.PWM3.SM3INIT>
#### p.PWM3.SM3VAL0
<lang=dft>
 (rw)  [1;33m0x403e412a[0m (0x403e4000 + 0x012a)
Value Register 0
 (rw) (16)  [0;32mVAL0[0m  - [15:00] -  Value Register 0
</lang>
#### p.PWM3.SM3FRACVAL1
<lang=dft>
 (rw)  [1;33m0x403e412c[0m (0x403e4000 + 0x012c)
Fractional Value Register 1
 (rw) (05)  [0;32mFRACVAL1[0m  - [15:11] -  Fractional Value 1 Register
</lang>
#### p.pwm3.sm3cval1cyc
<link=p.PWM3.SM3CVAL1CYC>
#### p.pwm3.sm3cval3
<link=p.PWM3.SM3CVAL3>
#### PWM3.SM3CVAL5
<link=p.PWM3.SM3CVAL5>
#### p.pwm3.outen
<link=p.PWM3.OUTEN>
#### pwm4.sm0val4
<link=p.PWM4.SM0VAL4>
#### p.PWM4.SM0FRACVAL5
<lang=dft>
 (rw)  [1;33m0x403e801c[0m (0x403e8000 + 0x001c)
Fractional Value Register 5
 (rw) (05)  [0;32mFRACVAL5[0m  - [15:11] -  Fractional Value 5
</lang>
#### PWM4.SM0TCTRL
<link=p.PWM4.SM0TCTRL>
#### PWM4.SM0DTCNT1
<link=p.PWM4.SM0DTCNT1>
#### p.PWM4.SM0CVAL1
<lang=dft>
 (ro)  [1;33m0x403e8044[0m (0x403e8000 + 0x0044)
Capture Value 1 Register
 (ro) (16)  [0;32mCAPTVAL1[0m  - [15:00] -  CAPTVAL1
</lang>
#### p.PWM4.SM0CVAL5CYC
<lang=dft>
 (ro)  [1;33m0x403e8056[0m (0x403e8000 + 0x0056)
Capture Value 5 Cycle Register
 (ro) (04)  [0;32mCVAL5CYC[0m  - [03:00] -  CVAL5CYC
</lang>
#### PWM4.SM0CVAL5CYC
<link=p.PWM4.SM0CVAL5CYC>
#### p.pwm4.sm1fracval2
<link=p.PWM4.SM1FRACVAL2>
#### pwm4.sm1val5
<link=p.PWM4.SM1VAL5>
#### pwm4.sm1frctrl
<link=p.PWM4.SM1FRCTRL>
#### p.PWM4.SM1CAPTCOMPA
<lang=dft>
 (rw)  [1;33m0x403e8096[0m (0x403e8000 + 0x0096)
Capture Compare A Register
 (rw) (08)  [0;32mEDGCMPA[0m  - [07:00] -  Edge Compare A
 (ro) (08)  [0;32mEDGCNTA[0m  - [15:08] -  Edge Counter A
</lang>
#### p.pwm4.sm1captcompa
<link=p.PWM4.SM1CAPTCOMPA>
#### p.pwm4.sm1cval1cyc
<link=p.PWM4.SM1CVAL1CYC>
#### PWM4.SM1CVAL1CYC
<link=p.PWM4.SM1CVAL1CYC>
#### PWM4.SM1CVAL2CYC
<link=p.PWM4.SM1CVAL2CYC>
#### p.PWM4.SM1CVAL3
<lang=dft>
 (ro)  [1;33m0x403e80ac[0m (0x403e8000 + 0x00ac)
Capture Value 3 Register
 (ro) (16)  [0;32mCAPTVAL3[0m  - [15:00] -  CAPTVAL3
</lang>
#### p.pwm4.sm1cval4
<link=p.PWM4.SM1CVAL4>
#### pwm4.sm1cval5
<link=p.PWM4.SM1CVAL5>
#### p.pwm4.sm2ctrl2
<link=p.PWM4.SM2CTRL2>
#### p.pwm4.sm2val0
<link=p.PWM4.SM2VAL0>
#### PWM4.SM2FRACVAL3
<link=p.PWM4.SM2FRACVAL3>
#### p.pwm4.sm2fracval5
<link=p.PWM4.SM2FRACVAL5>
#### p.pwm4.sm2dmaen
<link=p.PWM4.SM2DMAEN>
#### pwm4.sm2dismap1
<link=p.PWM4.SM2DISMAP1>
#### p.PWM4.SM2CAPTCTRLA
<lang=dft>
 (rw)  [1;33m0x403e80f4[0m (0x403e8000 + 0x00f4)
Capture Control A Register
 (rw) (01)  [0;32mARMA[0m  - [00:00] -  Arm A
      0 - ARMA_0 :
         Input capture operation is disabled.
      0x1 - ARMA_1 :
         Input capture operation as specified by CAPTCTRLA[EDGAx] is enabled.
 (rw) (01)  [0;32mONESHOTA[0m  - [01:01] -  One Shot Mode A
      0 - ONESHOTA_0 :
         Free running mode is selected. If both capture circuits are enabled, th
         en capture circuit 0 is armed first after CAPTCTRLA[ARMA] is set. Once 
         a capture occurs, capture circuit 0 is disarmed and capture circuit 1 i
         s armed. After capture circuit 1 performs a capture, it is disarmed and
          capture circuit 0 is re-armed. The process continues indefinitely.If o
         nly one of the capture circuits is enabled, then captures continue inde
         finitely on the enabled capture circuit.
      0x1 - ONESHOTA_1 :
         One shot mode is selected. If both capture circuits are enabled, then c
         apture circuit 0 is armed first after CAPTCTRLA[ARMA] is set. Once a ca
         pture occurs, capture circuit 0 is disarmed and capture circuit 1 is ar
         med. After capture circuit 1 performs a capture, it is disarmed and CAP
         TCTRLA[ARMA] is cleared. No further captures will be performed until CA
         PTCTRLA[ARMA] is set again.If only one of the capture circuits is enabl
         ed, then a single capture will occur on the enabled capture circuit and
          CAPTCTRLA[ARMA] is then cleared.
 (rw) (02)  [0;32mEDGA0[0m  - [03:02] -  Edge A 0
      0 - EDGA0_0 :
         Disabled
      0x1 - EDGA0_1 :
         Capture falling edges
      0x2 - EDGA0_2 :
         Capture rising edges
      0x3 - EDGA0_3 :
         Capture any edge
 (rw) (02)  [0;32mEDGA1[0m  - [05:04] -  Edge A 1
      0 - EDGA1_0 :
         Disabled
      0x1 - EDGA1_1 :
         Capture falling edges
      0x2 - EDGA1_2 :
         Capture rising edges
      0x3 - EDGA1_3 :
         Capture any edge
 (rw) (01)  [0;32mINP_SELA[0m  - [06:06] -  Input Select A
      0 - INP_SELA_0 :
         Raw PWM_A input signal selected as source.
      0x1 - INP_SELA_1 :
         Output of edge counter/compare selected as source. Note that when this 
         bitfield is set to 1, the internal edge counter is enabled and the risi
         ng and/or falling edges specified by the CAPTCTRLA[EDGA0] and CAPTCTRLA
         [EDGA1] fields are ignored. The software must still place a value other
          than 00 in either or both of the CAPTCTLRA[EDGA0] and/or CAPTCTRLA[EDG
         A1] fields in order to enable one or both of the capture registers.
 (rw) (01)  [0;32mEDGCNTA_EN[0m  - [07:07] -  Edge Counter A Enable
      0 - EDGCNTA_EN_0 :
         Edge counter disabled and held in reset
      0x1 - EDGCNTA_EN_1 :
         Edge counter enabled
 (rw) (02)  [0;32mCFAWM[0m  - [09:08] -  Capture A FIFOs Water Mark
 (ro) (03)  [0;32mCA0CNT[0m  - [12:10] -  Capture A0 FIFO Word Count
 (ro) (03)  [0;32mCA1CNT[0m  - [15:13] -  Capture A1 FIFO Word Count
</lang>
#### PWM4.SM2CVAL3CYC
<link=p.PWM4.SM2CVAL3CYC>
#### PWM4.SM2CVAL4CYC
<link=p.PWM4.SM2CVAL4CYC>
#### p.pwm4.sm3cnt
<link=p.PWM4.SM3CNT>
#### pwm4.sm3ctrl2
<link=p.PWM4.SM3CTRL2>
#### p.pwm4.sm3val1
<link=p.PWM4.SM3VAL1>
#### p.pwm4.sm3dmaen
<link=p.PWM4.SM3DMAEN>
#### PWM4.SM3CVAL1
<link=p.PWM4.SM3CVAL1>
#### p.PWM4.MASK
<lang=dft>
 (rw)  [1;33m0x403e8182[0m (0x403e8000 + 0x0182)
Mask Register
 (rw) (04)  [0;32mMASKX[0m  - [03:00] -  PWM_X Masks
      0 - MASKX_0 :
         PWM_X output normal.
      0x1 - MASKX_1 :
         PWM_X output masked.
 (rw) (04)  [0;32mMASKB[0m  - [07:04] -  PWM_B Masks
      0 - MASKB_0 :
         PWM_B output normal.
      0x1 - MASKB_1 :
         PWM_B output masked.
 (rw) (04)  [0;32mMASKA[0m  - [11:08] -  PWM_A Masks
      0 - MASKA_0 :
         PWM_A output normal.
      0x1 - MASKA_1 :
         PWM_A output masked.
 (wo) (04)  [0;32mUPDATE_MASK[0m  - [15:12] -  Update Mask Bits Immediately
      0 - UPDATE_MASK_0 :
         Normal operation. MASK* bits within the corresponding submodule are not
          updated until a FORCE_OUT event occurs within the submodule.
      0x1 - UPDATE_MASK_1 :
         Immediate operation. MASK* bits within the corresponding submodule are 
         updated on the following clock edge after setting this bit.
</lang>
#### pwm4.ffilt0
<link=p.PWM4.FFILT0>
#### BEE.CTR_NONCE0_W0
<link=p.BEE.CTR_NONCE0_W0>
#### p.bee.ctr_nonce1_w1
<link=p.BEE.CTR_NONCE1_W1>
#### p.BEE.CTR_NONCE1_W2
<lang=dft>
 (wo)  [1;33m0x403ec038[0m (0x403ec000 + 0x0038)
no description available
 (wo) (32)  [0;32mNONCE12[0m  - [31:00] -  Nonce1 from software for CTR, for region1. Nonce1={Nonce13,Nonce12,Nonce11,Nonc
 e10}
</lang>
#### p.lpi2c1.param
<link=p.LPI2C1.PARAM>
#### LPI2C1.MCR
<link=p.LPI2C1.MCR>
#### p.LPI2C1.MSR
<lang=dft>
 (rw)  [1;33m0x403f0014[0m (0x403f0000 + 0x0014)
Master Status Register
 (ro) (01)  [0;32mTDF[0m  - [00:00] -  Transmit Data Flag
      0 - TDF_0 :
         Transmit data is not requested
      0x1 - TDF_1 :
         Transmit data is requested
 (ro) (01)  [0;32mRDF[0m  - [01:01] -  Receive Data Flag
      0 - RDF_0 :
         Receive Data is not ready
      0x1 - RDF_1 :
         Receive data is ready
 (rw) (01)  [0;32mEPF[0m  - [08:08] -  End Packet Flag
      0 - EPF_0 :
         Master has not generated a STOP or Repeated START condition
      0x1 - EPF_1 :
         Master has generated a STOP or Repeated START condition
 (rw) (01)  [0;32mSDF[0m  - [09:09] -  STOP Detect Flag
      0 - SDF_0 :
         Master has not generated a STOP condition
      0x1 - SDF_1 :
         Master has generated a STOP condition
 (rw) (01)  [0;32mNDF[0m  - [10:10] -  NACK Detect Flag
      0 - NDF_0 :
         Unexpected NACK was not detected
      0x1 - NDF_1 :
         Unexpected NACK was detected
 (rw) (01)  [0;32mALF[0m  - [11:11] -  Arbitration Lost Flag
      0 - ALF_0 :
         Master has not lost arbitration
      0x1 - ALF_1 :
         Master has lost arbitration
 (rw) (01)  [0;32mFEF[0m  - [12:12] -  FIFO Error Flag
      0 - FEF_0 :
         No error
      0x1 - FEF_1 :
         Master sending or receiving data without a START condition
 (rw) (01)  [0;32mPLTF[0m  - [13:13] -  Pin Low Timeout Flag
      0 - PLTF_0 :
         Pin low timeout has not occurred or is disabled
      0x1 - PLTF_1 :
         Pin low timeout has occurred
 (rw) (01)  [0;32mDMF[0m  - [14:14] -  Data Match Flag
      0 - DMF_0 :
         Have not received matching data
      0x1 - DMF_1 :
         Have received matching data
 (ro) (01)  [0;32mMBF[0m  - [24:24] -  Master Busy Flag
      0 - MBF_0 :
         I2C Master is idle
      0x1 - MBF_1 :
         I2C Master is busy
 (ro) (01)  [0;32mBBF[0m  - [25:25] -  Bus Busy Flag
      0 - BBF_0 :
         I2C Bus is idle
      0x1 - BBF_1 :
         I2C Bus is busy
</lang>
#### p.lpi2c1.mcfgr1
<link=p.LPI2C1.MCFGR1>
#### lpi2c1.mfsr
<link=p.LPI2C1.MFSR>
#### p.LPI2C1.STDR
<lang=dft>
 (rw)  [1;33m0x403f0160[0m (0x403f0000 + 0x0160)
Slave Transmit Data Register
 (wo) (08)  [0;32mDATA[0m  - [07:00] -  Transmit Data
</lang>
#### p.lpi2c1.stdr
<link=p.LPI2C1.STDR>
#### lpi2c2.ssr
<link=p.LPI2C2.SSR>
#### p.lpi2c3.verid
<link=p.LPI2C3.VERID>
#### LPI2C3.VERID
<link=p.LPI2C3.VERID>
#### p.lpi2c3.msr
<link=p.LPI2C3.MSR>
#### p.lpi2c3.mdmr
<link=p.LPI2C3.MDMR>
#### lpi2c3.mdmr
<link=p.LPI2C3.MDMR>
#### p.LPI2C4.MTDR
<lang=dft>
 (rw)  [1;33m0x403fc060[0m (0x403fc000 + 0x0060)
Master Transmit Data Register
 (wo) (08)  [0;32mDATA[0m  - [07:00] -  Transmit Data
 (wo) (03)  [0;32mCMD[0m  - [10:08] -  Command Data
      0 - CMD_0 :
         Transmit DATA[7:0]
      0x1 - CMD_1 :
         Receive (DATA[7:0] + 1) bytes
      0x2 - CMD_2 :
         Generate STOP condition
      0x3 - CMD_3 :
         Receive and discard (DATA[7:0] + 1) bytes
      0x4 - CMD_4 :
         Generate (repeated) START and transmit address in DATA[7:0]
      0x5 - CMD_5 :
         Generate (repeated) START and transmit address in DATA[7:0]. This trans
         fer expects a NACK to be returned.
      0x6 - CMD_6 :
         Generate (repeated) START and transmit address in DATA[7:0] using high 
         speed mode
      0x7 - CMD_7 :
         Generate (repeated) START and transmit address in DATA[7:0] using high 
         speed mode. This transfer expects a NACK to be returned.
</lang>
#### lpi2c4.scr
<link=p.LPI2C4.SCR>
#### p.lpi2c4.star
<link=p.LPI2C4.STAR>
#### p.SYSTEMCONTROL.VTOR
<lang=dft>
 (rw)  [1;33m0xe000ed08[0m (0xe000e000 + 0x0d08)
Vector Table Offset Register
 (rw) (25)  [0;32mTBLOFF[0m  - [31:07] -  Vector table base offset
</lang>
#### p.systemcontrol.aircr
<link=p.SYSTEMCONTROL.AIRCR>
#### p.SYSTEMCONTROL.SHPR1
<lang=dft>
 (rw)  [1;33m0xe000ed18[0m (0xe000e000 + 0x0d18)
System Handler Priority Register 1
 (rw) (08)  [0;32mPRI_4[0m  - [07:00] -  Priority of system handler 4, MemManage
 (rw) (08)  [0;32mPRI_5[0m  - [15:08] -  Priority of system handler 5, BusFault
 (rw) (08)  [0;32mPRI_6[0m  - [23:16] -  Priority of system handler 6, UsageFault
</lang>
#### p.systemcontrol.shpr3
<link=p.SYSTEMCONTROL.SHPR3>
#### systemcontrol.id_mmfr0
<link=p.SYSTEMCONTROL.ID_MMFR0>
#### p.SYSTEMCONTROL.ID_MMFR1
<lang=dft>
 (ro)  [1;33m0xe000ed54[0m (0xe000e000 + 0x0d54)
Memory Model Feature Register 1
 (ro) (32)  [0;32mID_MMFR1[0m  - [31:00] -  Gives information about the implemented memory model and memory management supp
 ort.
</lang>
#### p.SYSTEMCONTROL.ID_ISAR3
<lang=dft>
 (ro)  [1;33m0xe000ed6c[0m (0xe000e000 + 0x0d6c)
Instruction Set Attributes Register 3
 (ro) (04)  [0;32mSATURATE_INSTRS[0m  - [03:00] -  Indicates the supported Saturate instructions
      0 - SATURATE_INSTRS_0 :
         None supported
      0x1 - SATURATE_INSTRS_1 :
         Adds support for the QADD, QDADD, QDSUB, and QSUB instructions, and for
          the Q bit in the PSRs.
 (ro) (04)  [0;32mSIMD_INSTRS[0m  - [07:04] -  Indicates the supported SIMD instructions
      0 - SIMD_INSTRS_0 :
         None supported, ARMv7-M unused.
      0x1 - SIMD_INSTRS_1 :
         Adds support for the SSAT and USAT instructions, and for the Q bit in t
         he PSRs.
      0x3 - SIMD_INSTRS_3 :
         As for 1, and adds support for the PKHBT, PKHTB, QADD16, QADD8, QASX, Q
         SUB16, QSUB8, QSAX, SADD16, SADD8, SASX, SEL, SHADD16, SHADD8, SHASX, S
         HSUB16, SHSUB8, SHSAX, SSAT16, SSUB16, SSUB8, SSAX, SXTAB16, SXTB16, UA
         DD16, UADD8, UASX, UHADD16, UHADD8, UHASX, UHSUB16, UHSUB8, UHSAX, UQAD
         D16, UQADD8, UQASX, UQSUB16, UQSUB8, UQSAX, USAD8, USADA8, USAT16, USUB
         16, USUB8, USAX, UXTAB16, and UXTB16 instructions. Also adds support fo
         r the GE[3:0] bits in the PSRs.
 (ro) (04)  [0;32mSVC_INSTRS[0m  - [11:08] -  Indicates the supported SVC instructions
      0 - SVC_INSTRS_0 :
         None supported, ARMv7-M unused.
      0x1 - SVC_INSTRS_1 :
         Adds support for the SVC instruction.
 (ro) (04)  [0;32mSYNCHPRIM_INSTRS[0m  - [15:12] -  Together with the ID_ISAR4[SYNCHPRIM_INSTRS_FRAC] indicates the supported Synch
 ronization Primitives
 (ro) (04)  [0;32mTABBRANCH_INSTRS[0m  - [19:16] -  Indicates the supported Table Branch instructions
      0 - TABBRANCH_INSTRS_0 :
         None supported, ARMv7-M unused.
      0x1 - TABBRANCH_INSTRS_1 :
         Adds support for the TBB and TBH instructions.
 (ro) (04)  [0;32mTHUMBCOPY_INSTRS[0m  - [23:20] -  Indicates the supported non flag-setting MOV instructions
      0 - THUMBCOPY_INSTRS_0 :
         None supported, ARMv7-M unused.
      0x1 - THUMBCOPY_INSTRS_1 :
         Adds support for encoding T1 of the MOV (register) instruction copying 
         from a low register to a low register.
 (ro) (04)  [0;32mTRUENOP_INSTRS[0m  - [27:24] -  Indicates the supported non flag-setting MOV instructions
      0 - TRUENOP_INSTRS_0 :
         None supported, ARMv7-M unused.
      0x1 - TRUENOP_INSTRS_1 :
         Adds support for encoding T1 of the MOV (register) instruction copying 
         from a low register to a low register.
</lang>
#### SystemControl.ID_ISAR3
<link=p.SYSTEMCONTROL.ID_ISAR3>
#### p.systemcontrol.ctr
<link=p.SYSTEMCONTROL.CTR>
#### SystemControl.CTR
<link=p.SYSTEMCONTROL.CTR>
#### systemcontrol.csselr
<link=p.SYSTEMCONTROL.CSSELR>
#### SystemControl.ICIALLU
<link=p.SYSTEMCONTROL.ICIALLU>
#### p.SYSTEMCONTROL.ICIMVAU
<lang=dft>
 (wo)  [1;33m0xe000ef58[0m (0xe000e000 + 0x0f58)
Instruction cache invalidate by address to PoU
 (wo) (32)  [0;32mICIMVAU[0m  - [31:00] -  I-cache invalidate by MVA to PoU
</lang>
#### nvic.nviciser0
<link=p.NVIC.NVICISER0>
#### p.NVIC.NVICISPR4
<lang=dft>
 (rw)  [1;33m0xe000e210[0m (0xe000e100 + 0x0110)
Interrupt Set Pending Register n
 (rw) (32)  [0;32mSETPEND[0m  - [31:00] -  Interrupt set-pending bits
</lang>
#### NVIC.NVICICPR1
<link=p.NVIC.NVICICPR1>
#### NVIC.NVICIABR1
<link=p.NVIC.NVICIABR1>
#### nvic.nvicip0
<link=p.NVIC.NVICIP0>
#### NVIC.NVICIP2
<link=p.NVIC.NVICIP2>
#### p.nvic.nvicip11
<link=p.NVIC.NVICIP11>
#### NVIC.NVICIP13
<link=p.NVIC.NVICIP13>
#### p.NVIC.NVICIP28
<lang=dft>
 (rw)  [1;33m0xe000e41c[0m (0xe000e100 + 0x031c)
Interrupt Priority Register 28
 (rw) (04)  [0;32mPRI28[0m  - [07:04] -  Priority of the INT_LPI2C1 interrupt 28
</lang>
#### p.NVIC.NVICIP43
<lang=dft>
 (rw)  [1;33m0xe000e42b[0m (0xe000e100 + 0x032b)
Interrupt Priority Register 43
 (rw) (04)  [0;32mPRI43[0m  - [07:04] -  Priority of the INT_CSI interrupt 43
</lang>
#### p.NVIC.NVICIP50
<lang=dft>
 (rw)  [1;33m0xe000e432[0m (0xe000e100 + 0x0332)
Interrupt Priority Register 50
 (rw) (04)  [0;32mPRI50[0m  - [07:04] -  Priority of the INT_DCP interrupt 50
</lang>
#### nvic.nvicip51
<link=p.NVIC.NVICIP51>
#### p.nvic.nvicip60
<link=p.NVIC.NVICIP60>
#### nvic.nvicip60
<link=p.NVIC.NVICIP60>
#### NVIC.NVICIP62
<link=p.NVIC.NVICIP62>
#### p.NVIC.NVICIP65
<lang=dft>
 (rw)  [1;33m0xe000e441[0m (0xe000e100 + 0x0341)
Interrupt Priority Register 65
 (rw) (04)  [0;32mPRI65[0m  - [07:04] -  Priority of the INT_USB_PHY1 interrupt 65
</lang>
#### NVIC.NVICIP71
<link=p.NVIC.NVICIP71>
#### p.nvic.nvicip73
<link=p.NVIC.NVICIP73>
#### p.NVIC.NVICIP76
<lang=dft>
 (rw)  [1;33m0xe000e44c[0m (0xe000e100 + 0x034c)
Interrupt Priority Register 76
 (rw) (04)  [0;32mPRI76[0m  - [07:04] -  Priority of the INT_GPIO1_INT4 interrupt 76
</lang>
#### nvic.nvicip77
<link=p.NVIC.NVICIP77>
#### p.NVIC.NVICIP87
<lang=dft>
 (rw)  [1;33m0xe000e457[0m (0xe000e100 + 0x0357)
Interrupt Priority Register 87
 (rw) (04)  [0;32mPRI87[0m  - [07:04] -  Priority of the INT_GPIO4_Combined_16_31 interrupt 87
</lang>
#### p.NVIC.NVICIP94
<lang=dft>
 (rw)  [1;33m0xe000e45e[0m (0xe000e100 + 0x035e)
Interrupt Priority Register 94
 (rw) (04)  [0;32mPRI94[0m  - [07:04] -  Priority of the INT_EWM interrupt 94
</lang>
#### nvic.nvicip95
<link=p.NVIC.NVICIP95>
#### p.nvic.nvicip98
<link=p.NVIC.NVICIP98>
#### nvic.nvicip103
<link=p.NVIC.NVICIP103>
#### p.nvic.nvicip105
<link=p.NVIC.NVICIP105>
#### nvic.nvicip110
<link=p.NVIC.NVICIP110>
#### NVIC.NVICIP112
<link=p.NVIC.NVICIP112>
#### p.nvic.nvicip116
<link=p.NVIC.NVICIP116>
#### p.NVIC.NVICIP119
<lang=dft>
 (rw)  [1;33m0xe000e477[0m (0xe000e100 + 0x0377)
Interrupt Priority Register 119
 (rw) (04)  [0;32mPRI119[0m  - [07:04] -  Priority of the INT_ADC_ETC_IRQ1 interrupt 119
</lang>
#### p.nvic.nvicip123
<link=p.NVIC.NVICIP123>
#### p.NVIC.NVICIP128
<lang=dft>
 (rw)  [1;33m0xe000e480[0m (0xe000e100 + 0x0380)
Interrupt Priority Register 128
 (rw) (04)  [0;32mPRI128[0m  - [07:04] -  Priority of the INT_Reserved144 interrupt 128
</lang>
#### p.nvic.nvicip130
<link=p.NVIC.NVICIP130>
#### p.NVIC.NVICIP137
<lang=dft>
 (rw)  [1;33m0xe000e489[0m (0xe000e100 + 0x0389)
Interrupt Priority Register 137
 (rw) (04)  [0;32mPRI137[0m  - [07:04] -  Priority of the INT_PWM2_0 interrupt 137
</lang>
#### NVIC.NVICIP141
<link=p.NVIC.NVICIP141>
#### p.NVIC.NVICIP145
<lang=dft>
 (rw)  [1;33m0xe000e491[0m (0xe000e100 + 0x0391)
Interrupt Priority Register 145
 (rw) (04)  [0;32mPRI145[0m  - [07:04] -  Priority of the INT_PWM3_3 interrupt 145
</lang>
#### p.nvic.nvicip149
<link=p.NVIC.NVICIP149>
#### p.NVIC.NVICIP156
<lang=dft>
 (rw)  [1;33m0xe000e49c[0m (0xe000e100 + 0x039c)
Interrupt Priority Register 156
 (rw) (04)  [0;32mPRI156[0m  - [07:04] -  Priority of the INT_FLEXIO3 interrupt 156
</lang>
#### OPACR1
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.AIPSTZ1.OPACR1
   p.AIPSTZ2.OPACR1
   p.AIPSTZ3.OPACR1
   p.AIPSTZ4.OPACR1
#### opacr2
<link=OPACR2>
#### REG1
<link=p.DCDC.REG1>
#### reg3
<link=REG3>
#### sw_mux_ctl_pad_wakeup
<link=SW_MUX_CTL_PAD_WAKEUP>
#### SW_MUX_CTL_PAD_PMIC_STBY_REQ
<link=p.IOMUXC_SNVS.SW_MUX_CTL_PAD_PMIC_STBY_REQ>
#### sw_mux_ctl_pad_pmic_stby_req
<link=SW_MUX_CTL_PAD_PMIC_STBY_REQ>
#### sw_pad_ctl_pad_test_mode
<link=SW_PAD_CTL_PAD_TEST_MODE>
#### GPR6
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.IOMUXC_GPR.GPR6
   p.SRC.GPR6
#### GPR14
<link=p.IOMUXC_GPR.GPR14>
#### GPR29
<link=p.IOMUXC_GPR.GPR29>
#### gpr30
<link=GPR30>
#### int_sig_en
<link=INT_SIG_EN>
#### CMPH
<link=p.EWM.CMPH>
#### clkctrl
<link=CLKCTRL>
#### wcr
<link=WCR>
#### CS
<link=p.RTWDOG.CS>
#### HC6
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.ADC1.HC6
   p.ADC2.HC6
#### R5
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.ADC1.R5
   p.ADC2.R5
#### r7
<link=R7>
#### gs
<link=GS>
#### ofs
<link=OFS>
#### mctl
<link=MCTL>
#### pkrsq
<link=PKRSQ>
#### SCR2C
<link=p.TRNG.SCR2C>
#### ent[2]
<link=ENT[2]>
#### pkrcntfe
<link=PKRCNTFE>
#### INT_MASK
<link=p.TRNG.INT_MASK>
#### lpcr
<link=LPCR>
#### lpgpr_alias[0]
<link=LPGPR_alias[0]>
#### lpgpr[5]
<link=LPGPR[5]>
#### HPVIDR1
<link=p.SNVS.HPVIDR1>
#### PLL_SYS_SET
<link=p.CCM_ANALOG.PLL_SYS_SET>
#### PLL_SYS_SS
<link=p.CCM_ANALOG.PLL_SYS_SS>
#### PLL_ENET
<link=p.CCM_ANALOG.PLL_ENET>
#### PFD_480
<link=p.CCM_ANALOG.PFD_480>
#### PFD_480_TOG
<link=p.CCM_ANALOG.PFD_480_TOG>
#### reg_core_clr
<link=REG_CORE_CLR>
#### usb1_vbus_detect
<link=USB1_VBUS_DETECT>
#### USB1_VBUS_DETECT_TOG
<link=p.USB_ANALOG.USB1_VBUS_DETECT_TOG>
#### usb1_misc
<link=USB1_MISC>
#### USB2_VBUS_DETECT_SET
<link=p.USB_ANALOG.USB2_VBUS_DETECT_SET>
#### usb2_vbus_detect_clr
<link=USB2_VBUS_DETECT_CLR>
#### usb2_misc
<link=USB2_MISC>
#### LOWPWR_CTRL_SET
<link=p.XTALOSC24M.LOWPWR_CTRL_SET>
#### TX
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.USBPHY1.TX
   p.USBPHY2.TX
#### RX_CLR
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.USBPHY1.RX_CLR
   p.USBPHY2.RX_CLR
#### debug1
<link=DEBUG1>
#### debug1_clr
<link=DEBUG1_CLR>
#### csl5
<link=CSL5>
#### CSL10
<link=p.CSU.CSL10>
#### csl17
<link=CSL17>
#### CSL21
<link=p.CSU.CSL21>
#### csl23
<link=CSL23>
#### sa
<link=SA>
#### HPCONTROL0
<link=p.CSU.HPCONTROL0>
#### erq
<link=ERQ>
#### DCHPRI10
<link=p.DMA0.DCHPRI10>
#### dchpri10
<link=DCHPRI10>
#### DCHPRI21
<link=p.DMA0.DCHPRI21>
#### dchpri21
<link=DCHPRI21>
#### TCD0_CSR
<link=p.DMA0.TCD0_CSR>
#### tcd1_soff
<link=TCD1_SOFF>
#### tcd1_citer_elinkyes
<link=TCD1_CITER_ELINKYES>
#### tcd2_biter_elinkyes
<link=TCD2_BITER_ELINKYES>
#### TCD3_BITER_ELINKNO
<link=p.DMA0.TCD3_BITER_ELINKNO>
#### TCD5_ATTR
<link=p.DMA0.TCD5_ATTR>
#### tcd6_nbytes_mlno
<link=TCD6_NBYTES_MLNO>
#### TCD6_DADDR
<link=p.DMA0.TCD6_DADDR>
#### TCD8_SOFF
<link=p.DMA0.TCD8_SOFF>
#### tcd8_soff
<link=TCD8_SOFF>
#### tcd8_nbytes_mloffyes
<link=TCD8_NBYTES_MLOFFYES>
#### tcd8_doff
<link=TCD8_DOFF>
#### TCD9_SADDR
<link=p.DMA0.TCD9_SADDR>
#### tcd9_saddr
<link=TCD9_SADDR>
#### tcd9_doff
<link=TCD9_DOFF>
#### TCD9_CITER_ELINKNO
<link=p.DMA0.TCD9_CITER_ELINKNO>
#### tcd10_slast
<link=TCD10_SLAST>
#### tcd10_citer_elinkno
<link=TCD10_CITER_ELINKNO>
#### tcd10_biter_elinkno
<link=TCD10_BITER_ELINKNO>
#### tcd10_biter_elinkyes
<link=TCD10_BITER_ELINKYES>
#### tcd11_biter_elinkyes
<link=TCD11_BITER_ELINKYES>
#### TCD12_CSR
<link=p.DMA0.TCD12_CSR>
#### tcd13_attr
<link=TCD13_ATTR>
#### TCD13_BITER_ELINKNO
<link=p.DMA0.TCD13_BITER_ELINKNO>
#### tcd14_nbytes_mloffyes
<link=TCD14_NBYTES_MLOFFYES>
#### tcd14_doff
<link=TCD14_DOFF>
#### TCD15_SADDR
<link=p.DMA0.TCD15_SADDR>
#### tcd15_citer_elinkno
<link=TCD15_CITER_ELINKNO>
#### tcd15_biter_elinkno
<link=TCD15_BITER_ELINKNO>
#### TCD16_SADDR
<link=p.DMA0.TCD16_SADDR>
#### TCD16_NBYTES_MLNO
<link=p.DMA0.TCD16_NBYTES_MLNO>
#### TCD16_CITER_ELINKNO
<link=p.DMA0.TCD16_CITER_ELINKNO>
#### TCD18_DLASTSGA
<link=p.DMA0.TCD18_DLASTSGA>
#### tcd19_doff
<link=TCD19_DOFF>
#### TCD19_DLASTSGA
<link=p.DMA0.TCD19_DLASTSGA>
#### tcd20_doff
<link=TCD20_DOFF>
#### tcd20_csr
<link=TCD20_CSR>
#### tcd21_saddr
<link=TCD21_SADDR>
#### tcd21_attr
<link=TCD21_ATTR>
#### TCD22_DOFF
<link=p.DMA0.TCD22_DOFF>
#### tcd22_csr
<link=TCD22_CSR>
#### tcd23_soff
<link=TCD23_SOFF>
#### tcd23_biter_elinkyes
<link=TCD23_BITER_ELINKYES>
#### tcd24_soff
<link=TCD24_SOFF>
#### tcd24_nbytes_mlno
<link=TCD24_NBYTES_MLNO>
#### TCD24_CSR
<link=p.DMA0.TCD24_CSR>
#### TCD25_DADDR
<link=p.DMA0.TCD25_DADDR>
#### TCD25_CITER_ELINKNO
<link=p.DMA0.TCD25_CITER_ELINKNO>
#### TCD26_DADDR
<link=p.DMA0.TCD26_DADDR>
#### TCD26_DLASTSGA
<link=p.DMA0.TCD26_DLASTSGA>
#### TCD27_DOFF
<link=p.DMA0.TCD27_DOFF>
#### TCD27_CSR
<link=p.DMA0.TCD27_CSR>
#### TCD27_BITER_ELINKNO
<link=p.DMA0.TCD27_BITER_ELINKNO>
#### tcd28_slast
<link=TCD28_SLAST>
#### TCD28_DLASTSGA
<link=p.DMA0.TCD28_DLASTSGA>
#### TCD29_SOFF
<link=p.DMA0.TCD29_SOFF>
#### TCD29_NBYTES_MLOFFYES
<link=p.DMA0.TCD29_NBYTES_MLOFFYES>
#### tcd29_slast
<link=TCD29_SLAST>
#### tcd29_doff
<link=TCD29_DOFF>
#### TCD29_CSR
<link=p.DMA0.TCD29_CSR>
#### tcd29_biter_elinkno
<link=TCD29_BITER_ELINKNO>
#### TCD30_SADDR
<link=p.DMA0.TCD30_SADDR>
#### tcd30_csr
<link=TCD30_CSR>
#### imr2
<link=IMR2>
#### sbmr2
<link=SBMR2>
#### CCSR
<link=p.CCM.CCSR>
#### ccsr
<link=CCSR>
#### cs1cdr
<link=CS1CDR>
#### CSCDR3
<link=p.CCM.CSCDR3>
#### CDHIPR
<link=p.CCM.CDHIPR>
#### rompatch1d
<link=ROMPATCH1D>
#### ROMPATCH0D
<link=p.ROMC.ROMPATCH0D>
#### ROMPATCH3A
<link=p.ROMC.ROMPATCH3A>
#### ROMPATCH10A
<link=p.ROMC.ROMPATCH10A>
#### match
<link=MATCH>
#### shiftctl[0]
<link=SHIFTCTL[0]>
#### SHIFTBUF[0]
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.FLEXIO1.SHIFTBUF[0]
   p.FLEXIO2.SHIFTBUF[0]
   p.FLEXIO3.SHIFTBUF[0]
#### shiftbuf[2]
<link=SHIFTBUF[2]>
#### SHIFTBUFBIS[1]
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.FLEXIO1.SHIFTBUFBIS[1]
   p.FLEXIO2.SHIFTBUFBIS[1]
   p.FLEXIO3.SHIFTBUFBIS[1]
#### timcfg[1]
<link=TIMCFG[1]>
#### timcmp[3]
<link=TIMCMP[3]>
#### IMR
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.GPIO1.IMR
   p.GPIO5.IMR
   p.GPIO2.IMR
   p.GPIO3.IMR
   p.GPIO4.IMR
   p.GPIO6.IMR
   p.GPIO7.IMR
   p.GPIO8.IMR
   p.GPIO9.IMR
   p.ENC1.IMR
   p.ENC2.IMR
   p.ENC3.IMR
   p.ENC4.IMR
#### esr1
<link=ESR1>
#### IFLAG2
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.CAN1.IFLAG2
   p.CAN2.IFLAG2
   p.CAN3.IFLAG2
#### RXFGMASK
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.CAN1.RXFGMASK
   p.CAN2.RXFGMASK
   p.CAN3.RXFGMASK
#### rxfgmask
<link=RXFGMASK>
#### RXIMR9
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.CAN1.RXIMR9
   p.CAN2.RXIMR9
#### RXIMR16
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.CAN1.RXIMR16
   p.CAN2.RXIMR16
#### rximr24
<link=RXIMR24>
#### rximr33
<link=RXIMR33>
#### rximr51
<link=RXIMR51>
#### RXIMR59
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.CAN1.RXIMR59
   p.CAN2.RXIMR59
#### mb0_16b_id
<link=MB0_16B_ID>
#### MB0_32B_ID
<link=p.CAN3.MB0_32B_ID>
#### word00
<link=WORD00>
#### MB0_32B_WORD2
<link=p.CAN3.MB0_32B_WORD2>
#### MB1_8B_WORD0
<link=p.CAN3.MB1_8B_WORD0>
#### MB2_8B_CS
<link=p.CAN3.MB2_8B_CS>
#### MB0_64B_WORD7
<link=p.CAN3.MB0_64B_WORD7>
#### MB1_16B_WORD3
<link=p.CAN3.MB1_16B_WORD3>
#### mb1_32b_word1
<link=MB1_32B_WORD1>
#### WORD13
<link=p.CAN3.WORD13>
#### CS4
<link=p.CAN3.CS4>
#### MB0_64B_WORD14
<link=p.CAN3.MB0_64B_WORD14>
#### WORD04
<link=p.CAN3.WORD04>
#### MB1_64B_WORD1
<link=p.CAN3.MB1_64B_WORD1>
#### MB3_16B_WORD1
<link=p.CAN3.MB3_16B_WORD1>
#### mb5_8b_word0
<link=MB5_8B_WORD0>
#### MB2_32B_WORD4
<link=p.CAN3.MB2_32B_WORD4>
#### id7
<link=ID7>
#### mb4_16b_word3
<link=MB4_16B_WORD3>
#### MB3_32B_CS
<link=p.CAN3.MB3_32B_CS>
#### mb1_64b_word11
<link=MB1_64B_WORD11>
#### MB3_32B_ID
<link=p.CAN3.MB3_32B_ID>
#### mb3_32b_word0
<link=MB3_32B_WORD0>
#### MB5_16B_WORD0
<link=p.CAN3.MB5_16B_WORD0>
#### mb6_16b_word0
<link=MB6_16B_WORD0>
#### mb9_8b_word0
<link=MB9_8B_WORD0>
#### mb10_8b_id
<link=MB10_8B_ID>
#### mb2_64b_word3
<link=MB2_64B_WORD3>
#### word110
<link=WORD110>
#### cs11
<link=CS11>
#### ID11
<link=p.CAN3.ID11>
#### MB7_16B_WORD2
<link=p.CAN3.MB7_16B_WORD2>
#### MB11_8B_WORD1
<link=p.CAN3.MB11_8B_WORD1>
#### mb2_64b_word10
<link=MB2_64B_WORD10>
#### MB4_32B_WORD6
<link=p.CAN3.MB4_32B_WORD6>
#### MB8_16B_WORD1
<link=p.CAN3.MB8_16B_WORD1>
#### mb5_32b_word5
<link=MB5_32B_WORD5>
#### MB14_8B_WORD0
<link=p.CAN3.MB14_8B_WORD0>
#### mb3_64b_word2
<link=MB3_64B_WORD2>
#### mb9_16b_word3
<link=MB9_16B_WORD3>
#### CS15
<link=p.CAN3.CS15>
#### id15
<link=ID15>
#### MB6_32B_WORD0
<link=p.CAN3.MB6_32B_WORD0>
#### mb12_16b_id
<link=MB12_16B_ID>
#### MB18_8B_WORD0
<link=p.CAN3.MB18_8B_WORD0>
#### mb7_32b_word4
<link=MB7_32B_WORD4>
#### MB4_64B_WORD4
<link=p.CAN3.MB4_64B_WORD4>
#### word019
<link=WORD019>
#### MB20_8B_ID
<link=p.CAN3.MB20_8B_ID>
#### mb8_32b_id
<link=MB8_32B_ID>
#### mb8_32b_word1
<link=MB8_32B_WORD1>
#### MB14_16B_ID
<link=p.CAN3.MB14_16B_ID>
#### mb21_8b_word1
<link=MB21_8B_WORD1>
#### mb4_64b_word13
<link=MB4_64B_WORD13>
#### word121
<link=WORD121>
#### MB15_16B_WORD0
<link=p.CAN3.MB15_16B_WORD0>
#### mb15_16b_word3
<link=MB15_16B_WORD3>
#### MB5_64B_WORD4
<link=p.CAN3.MB5_64B_WORD4>
#### ID24
<link=p.CAN3.ID24>
#### MB9_32B_WORD5
<link=p.CAN3.MB9_32B_WORD5>
#### mb24_8b_word1
<link=MB24_8B_WORD1>
#### MB10_32B_WORD0
<link=p.CAN3.MB10_32B_WORD0>
#### MB25_8B_WORD0
<link=p.CAN3.MB25_8B_WORD0>
#### mb10_32b_word1
<link=MB10_32B_WORD1>
#### MB17_16B_ID
<link=p.CAN3.MB17_16B_ID>
#### mb17_16b_word0
<link=MB17_16B_WORD0>
#### MB26_8B_CS
<link=p.CAN3.MB26_8B_CS>
#### MB17_16B_WORD2
<link=p.CAN3.MB17_16B_WORD2>
#### mb27_8b_cs
<link=MB27_8B_CS>
#### MB11_32B_CS
<link=p.CAN3.MB11_32B_CS>
#### cs28
<link=CS28>
#### MB18_16B_WORD2
<link=p.CAN3.MB18_16B_WORD2>
#### mb6_64b_word4
<link=MB6_64B_WORD4>
#### WORD028
<link=p.CAN3.WORD028>
#### mb28_8b_word1
<link=MB28_8B_WORD1>
#### MB29_8B_WORD0
<link=p.CAN3.MB29_8B_WORD0>
#### mb12_32b_cs
<link=MB12_32B_CS>
#### MB20_16B_ID
<link=p.CAN3.MB20_16B_ID>
#### MB12_32B_WORD0
<link=p.CAN3.MB12_32B_WORD0>
#### mb20_16b_word0
<link=MB20_16B_WORD0>
#### MB30_8B_WORD1
<link=p.CAN3.MB30_8B_WORD1>
#### mb12_32b_word2
<link=MB12_32B_WORD2>
#### mb32_8b_word1
<link=MB32_8B_WORD1>
#### CS33
<link=p.CAN3.CS33>
#### mb7_64b_word5
<link=MB7_64B_WORD5>
#### mb22_16b_word2
<link=MB22_16B_WORD2>
#### WORD034
<link=p.CAN3.WORD034>
#### mb23_16b_id
<link=MB23_16B_ID>
#### MB14_32B_ID
<link=p.CAN3.MB14_32B_ID>
#### MB7_64B_WORD15
<link=p.CAN3.MB7_64B_WORD15>
#### MB14_32B_WORD4
<link=p.CAN3.MB14_32B_WORD4>
#### mb8_64b_word0
<link=MB8_64B_WORD0>
#### mb14_32b_word5
<link=MB14_32B_WORD5>
#### ID37
<link=p.CAN3.ID37>
#### mb24_16b_word3
<link=MB24_16B_WORD3>
#### mb37_8b_word1
<link=MB37_8B_WORD1>
#### mb38_8b_cs
<link=MB38_8B_CS>
#### mb25_16b_word1
<link=MB25_16B_WORD1>
#### mb39_8b_id
<link=MB39_8B_ID>
#### mb8_64b_word11
<link=MB8_64B_WORD11>
#### mb26_16b_word1
<link=MB26_16B_WORD1>
#### mb40_8b_word0
<link=MB40_8B_WORD0>
#### mb27_16b_word1
<link=MB27_16B_WORD1>
#### mb9_64b_word1
<link=MB9_64B_WORD1>
#### MB16_32B_WORD4
<link=p.CAN3.MB16_32B_WORD4>
#### cs42
<link=CS42>
#### mb16_32b_word6
<link=MB16_32B_WORD6>
#### WORD042
<link=p.CAN3.WORD042>
#### mb44_8b_cs
<link=MB44_8B_CS>
#### mb30_16b_word0
<link=MB30_16B_WORD0>
#### MB30_16B_WORD2
<link=p.CAN3.MB30_16B_WORD2>
#### MB19_32B_ID
<link=p.CAN3.MB19_32B_ID>
#### mb19_32b_word2
<link=MB19_32B_WORD2>
#### MB32_16B_WORD0
<link=p.CAN3.MB32_16B_WORD0>
#### mb32_16b_word1
<link=MB32_16B_WORD1>
#### MB19_32B_WORD4
<link=p.CAN3.MB19_32B_WORD4>
#### id49
<link=ID49>
#### MB20_32B_WORD1
<link=p.CAN3.MB20_32B_WORD1>
#### WORD150
<link=p.CAN3.WORD150>
#### MB11_64B_WORD8
<link=p.CAN3.MB11_64B_WORD8>
#### mb11_64b_word9
<link=MB11_64B_WORD9>
#### MB11_64B_WORD12
<link=p.CAN3.MB11_64B_WORD12>
#### mb53_8b_id
<link=MB53_8B_ID>
#### MB21_32B_WORD2
<link=p.CAN3.MB21_32B_WORD2>
#### MB53_8B_WORD1
<link=p.CAN3.MB53_8B_WORD1>
#### mb12_64b_word0
<link=MB12_64B_WORD0>
#### MB12_64B_WORD2
<link=p.CAN3.MB12_64B_WORD2>
#### MB55_8B_CS
<link=p.CAN3.MB55_8B_CS>
#### MB22_32B_WORD0
<link=p.CAN3.MB22_32B_WORD0>
#### mb37_16b_cs
<link=MB37_16B_CS>
#### word055
<link=WORD055>
#### MB38_16B_CS
<link=p.CAN3.MB38_16B_CS>
#### mb57_8b_word1
<link=MB57_8B_WORD1>
#### MB12_64B_WORD15
<link=p.CAN3.MB12_64B_WORD15>
#### MB23_32B_WORD1
<link=p.CAN3.MB23_32B_WORD1>
#### MB13_64B_CS
<link=p.CAN3.MB13_64B_CS>
#### mb13_64b_word0
<link=MB13_64B_WORD0>
#### MB13_64B_WORD2
<link=p.CAN3.MB13_64B_WORD2>
#### mb39_16b_word2
<link=MB39_16B_WORD2>
#### WORD059
<link=p.CAN3.WORD059>
#### CS60
<link=p.CAN3.CS60>
#### word060
<link=WORD060>
#### mb40_16b_word3
<link=MB40_16B_WORD3>
#### MB41_16B_CS
<link=p.CAN3.MB41_16B_CS>
#### WORD161
<link=p.CAN3.WORD161>
#### mb62_8b_cs
<link=MB62_8B_CS>
#### mb13_64b_word13
<link=MB13_64B_WORD13>
#### mb62_8b_id
<link=MB62_8B_ID>
#### MB13_64B_WORD15
<link=p.CAN3.MB13_64B_WORD15>
#### MB63_8B_ID
<link=p.CAN3.MB63_8B_ID>
#### RXIMR[11]
<link=p.CAN3.RXIMR[11]>
#### RXIMR[20]
<link=p.CAN3.RXIMR[20]>
#### rximr[22]
<link=RXIMR[22]>
#### RXIMR[27]
<link=p.CAN3.RXIMR[27]>
#### rximr[29]
<link=RXIMR[29]>
#### RXIMR[34]
<link=p.CAN3.RXIMR[34]>
#### rximr[45]
<link=RXIMR[45]>
#### rximr[56]
<link=RXIMR[56]>
#### ETDC
<link=p.CAN3.ETDC>
#### HR_TIME_STAMP[3]
<link=p.CAN3.HR_TIME_STAMP[3]>
#### hr_time_stamp[4]
<link=HR_TIME_STAMP[4]>
#### HR_TIME_STAMP[8]
<link=p.CAN3.HR_TIME_STAMP[8]>
#### HR_TIME_STAMP[23]
<link=p.CAN3.HR_TIME_STAMP[23]>
#### HR_TIME_STAMP[26]
<link=p.CAN3.HR_TIME_STAMP[26]>
#### HR_TIME_STAMP[30]
<link=p.CAN3.HR_TIME_STAMP[30]>
#### hr_time_stamp[50]
<link=HR_TIME_STAMP[50]>
#### hr_time_stamp[57]
<link=HR_TIME_STAMP[57]>
#### erffel[4]
<link=ERFFEL[4]>
#### ERFFEL[16]
<link=p.CAN3.ERFFEL[16]>
#### ERFFEL[27]
<link=p.CAN3.ERFFEL[27]>
#### erffel[27]
<link=ERFFEL[27]>
#### ERFFEL[48]
<link=p.CAN3.ERFFEL[48]>
#### erffel[48]
<link=ERFFEL[48]>
#### ERFFEL[55]
<link=p.CAN3.ERFFEL[55]>
#### erffel[55]
<link=ERFFEL[55]>
#### ERFFEL[73]
<link=p.CAN3.ERFFEL[73]>
#### ERFFEL[79]
<link=p.CAN3.ERFFEL[79]>
#### erffel[79]
<link=ERFFEL[79]>
#### ERFFEL[104]
<link=p.CAN3.ERFFEL[104]>
#### ERFFEL[110]
<link=p.CAN3.ERFFEL[110]>
#### ERFFEL[117]
<link=p.CAN3.ERFFEL[117]>
#### ERFFEL[121]
<link=p.CAN3.ERFFEL[121]>
#### COMP20
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.TMR1.COMP20
   p.TMR2.COMP20
   p.TMR3.COMP20
   p.TMR4.COMP20
#### comp20
<link=COMP20>
#### CAPT1
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.TMR1.CAPT1
   p.TMR2.CAPT1
   p.TMR3.CAPT1
   p.TMR4.CAPT1
#### HOLD0
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.TMR1.HOLD0
   p.TMR2.HOLD0
   p.TMR3.HOLD0
   p.TMR4.HOLD0
#### cntr3
<link=CNTR3>
#### csctrl2
<link=CSCTRL2>
#### FILT2
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.TMR1.FILT2
   p.TMR2.FILT2
   p.TMR3.FILT2
   p.TMR4.FILT2
#### OCR3
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.GPT1.OCR3
   p.GPT2.OCR3
#### OTPMK6
<link=p.OCOTP.OTPMK6>
#### SRK1
<link=p.OCOTP.SRK1>
#### srk_revoke
<link=SRK_REVOKE>
#### gp30
<link=GP30>
#### SW_MUX_CTL_PAD_GPIO_EMC_03
<link=p.IOMUXC.SW_MUX_CTL_PAD_GPIO_EMC_03>
#### sw_mux_ctl_pad_gpio_emc_03
<link=SW_MUX_CTL_PAD_GPIO_EMC_03>
#### SW_MUX_CTL_PAD_GPIO_AD_B1_01
<link=p.IOMUXC.SW_MUX_CTL_PAD_GPIO_AD_B1_01>
#### SW_MUX_CTL_PAD_GPIO_B1_06
<link=p.IOMUXC.SW_MUX_CTL_PAD_GPIO_B1_06>
#### sw_mux_ctl_pad_gpio_b1_06
<link=SW_MUX_CTL_PAD_GPIO_B1_06>
#### SW_MUX_CTL_PAD_GPIO_SD_B1_06
<link=p.IOMUXC.SW_MUX_CTL_PAD_GPIO_SD_B1_06>
#### SW_MUX_CTL_PAD_GPIO_SD_B1_11
<link=p.IOMUXC.SW_MUX_CTL_PAD_GPIO_SD_B1_11>
#### SW_PAD_CTL_PAD_GPIO_EMC_04
<link=p.IOMUXC.SW_PAD_CTL_PAD_GPIO_EMC_04>
#### sw_pad_ctl_pad_gpio_emc_12
<link=SW_PAD_CTL_PAD_GPIO_EMC_12>
#### sw_pad_ctl_pad_gpio_emc_23
<link=SW_PAD_CTL_PAD_GPIO_EMC_23>
#### sw_pad_ctl_pad_gpio_emc_34
<link=SW_PAD_CTL_PAD_GPIO_EMC_34>
#### sw_pad_ctl_pad_gpio_emc_41
<link=SW_PAD_CTL_PAD_GPIO_EMC_41>
#### sw_pad_ctl_pad_gpio_ad_b0_05
<link=SW_PAD_CTL_PAD_GPIO_AD_B0_05>
#### sw_pad_ctl_pad_gpio_ad_b0_12
<link=SW_PAD_CTL_PAD_GPIO_AD_B0_12>
#### SW_PAD_CTL_PAD_GPIO_AD_B0_14
<link=p.IOMUXC.SW_PAD_CTL_PAD_GPIO_AD_B0_14>
#### SW_PAD_CTL_PAD_GPIO_AD_B1_00
<link=p.IOMUXC.SW_PAD_CTL_PAD_GPIO_AD_B1_00>
#### sw_pad_ctl_pad_gpio_ad_b1_11
<link=SW_PAD_CTL_PAD_GPIO_AD_B1_11>
#### sw_pad_ctl_pad_gpio_b0_04
<link=SW_PAD_CTL_PAD_GPIO_B0_04>
#### SW_PAD_CTL_PAD_GPIO_B0_05
<link=p.IOMUXC.SW_PAD_CTL_PAD_GPIO_B0_05>
#### SW_PAD_CTL_PAD_GPIO_B1_09
<link=p.IOMUXC.SW_PAD_CTL_PAD_GPIO_B1_09>
#### sw_pad_ctl_pad_gpio_b1_10
<link=SW_PAD_CTL_PAD_GPIO_B1_10>
#### sw_pad_ctl_pad_gpio_sd_b0_00
<link=SW_PAD_CTL_PAD_GPIO_SD_B0_00>
#### sw_pad_ctl_pad_gpio_sd_b1_07
<link=SW_PAD_CTL_PAD_GPIO_SD_B1_07>
#### SW_PAD_CTL_PAD_GPIO_SD_B1_10
<link=p.IOMUXC.SW_PAD_CTL_PAD_GPIO_SD_B1_10>
#### CSI_HSYNC_SELECT_INPUT
<link=p.IOMUXC.CSI_HSYNC_SELECT_INPUT>
#### ENET_MDIO_SELECT_INPUT
<link=p.IOMUXC.ENET_MDIO_SELECT_INPUT>
#### enet1_rxdata_select_input
<link=ENET1_RXDATA_SELECT_INPUT>
#### flexpwm2_pwma0_select_input
<link=FLEXPWM2_PWMA0_SELECT_INPUT>
#### FLEXPWM2_PWMB3_SELECT_INPUT
<link=p.IOMUXC.FLEXPWM2_PWMB3_SELECT_INPUT>
#### flexpwm2_pwmb1_select_input
<link=FLEXPWM2_PWMB1_SELECT_INPUT>
#### flexpwm4_pwma0_select_input
<link=FLEXPWM4_PWMA0_SELECT_INPUT>
#### LPSPI2_SDO_SELECT_INPUT
<link=p.IOMUXC.LPSPI2_SDO_SELECT_INPUT>
#### LPSPI3_PCS0_SELECT_INPUT
<link=p.IOMUXC.LPSPI3_PCS0_SELECT_INPUT>
#### LPUART5_RX_SELECT_INPUT
<link=p.IOMUXC.LPUART5_RX_SELECT_INPUT>
#### QTIMER3_TIMER3_SELECT_INPUT
<link=p.IOMUXC.QTIMER3_TIMER3_SELECT_INPUT>
#### SAI1_RX_DATA0_SELECT_INPUT
<link=p.IOMUXC.SAI1_RX_DATA0_SELECT_INPUT>
#### SAI1_RX_DATA1_SELECT_INPUT
<link=p.IOMUXC.SAI1_RX_DATA1_SELECT_INPUT>
#### sai2_rx_sync_select_input
<link=SAI2_RX_SYNC_SELECT_INPUT>
#### spdif_in_select_input
<link=SPDIF_IN_SELECT_INPUT>
#### usdhc2_cd_b_select_input
<link=USDHC2_CD_B_SELECT_INPUT>
#### usdhc2_data3_select_input
<link=USDHC2_DATA3_SELECT_INPUT>
#### xbar1_in07_select_input
<link=XBAR1_IN07_SELECT_INPUT>
#### xbar1_in14_select_input
<link=XBAR1_IN14_SELECT_INPUT>
#### SW_MUX_CTL_PAD_GPIO_SPI_B0_01
<link=p.IOMUXC.SW_MUX_CTL_PAD_GPIO_SPI_B0_01>
#### sw_mux_ctl_pad_gpio_spi_b0_08
<link=SW_MUX_CTL_PAD_GPIO_SPI_B0_08>
#### SW_MUX_CTL_PAD_GPIO_SPI_B1_06
<link=p.IOMUXC.SW_MUX_CTL_PAD_GPIO_SPI_B1_06>
#### SW_PAD_CTL_PAD_GPIO_SPI_B0_10
<link=p.IOMUXC.SW_PAD_CTL_PAD_GPIO_SPI_B0_10>
#### sw_pad_ctl_pad_gpio_spi_b1_01
<link=SW_PAD_CTL_PAD_GPIO_SPI_B1_01>
#### enet2_ipp_ind_mac0_mdio_select_input
<link=ENET2_IPP_IND_MAC0_MDIO_SELECT_INPUT>
#### ENET2_IPP_IND_MAC0_TIMER_SELECT_INPUT_0
<link=p.IOMUXC.ENET2_IPP_IND_MAC0_TIMER_SELECT_INPUT_0>
#### sai3_ipp_ind_sai_rxbclk_select_input
<link=SAI3_IPP_IND_SAI_RXBCLK_SELECT_INPUT>
#### KDDR
<link=p.KPP.KDDR>
#### mcr2
<link=MCR2>
#### AHBRXBUF0CR0
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.FLEXSPI.AHBRXBUF0CR0
   p.FLEXSPI2.AHBRXBUF0CR0
#### ahbrxbuf2cr0
<link=AHBRXBUF2CR0>
#### flshb2cr0
<link=FLSHB2CR0>
#### iprxfsts
<link=IPRXFSTS>
#### RFDR[5]
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.FLEXSPI.RFDR[5]
   p.FLEXSPI2.RFDR[5]
#### RFDR[16]
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.FLEXSPI.RFDR[16]
   p.FLEXSPI2.RFDR[16]
#### rfdr[22]
<link=RFDR[22]>
#### RFDR[24]
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.FLEXSPI.RFDR[24]
   p.FLEXSPI2.RFDR[24]
#### rfdr[27]
<link=RFDR[27]>
#### RFDR[30]
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.FLEXSPI.RFDR[30]
   p.FLEXSPI2.RFDR[30]
#### TFDR[5]
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.FLEXSPI.TFDR[5]
   p.FLEXSPI2.TFDR[5]
#### tfdr[5]
<link=TFDR[5]>
#### TFDR[17]
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.FLEXSPI.TFDR[17]
   p.FLEXSPI2.TFDR[17]
#### tfdr[17]
<link=TFDR[17]>
#### TFDR[31]
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.FLEXSPI.TFDR[31]
   p.FLEXSPI2.TFDR[31]
#### tfdr[31]
<link=TFDR[31]>
#### lut[1]
<link=LUT[1]>
#### LUT[6]
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.FLEXSPI.LUT[6]
   p.FLEXSPI2.LUT[6]
#### LUT[17]
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.FLEXSPI.LUT[17]
   p.FLEXSPI2.LUT[17]
#### LUT[26]
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.FLEXSPI.LUT[26]
   p.FLEXSPI2.LUT[26]
#### LUT[32]
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.FLEXSPI.LUT[32]
   p.FLEXSPI2.LUT[32]
#### lut[32]
<link=LUT[32]>
#### LUT[43]
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.FLEXSPI.LUT[43]
   p.FLEXSPI2.LUT[43]
#### lut[43]
<link=LUT[43]>
#### lut[46]
<link=LUT[46]>
#### LUT[49]
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.FLEXSPI.LUT[49]
   p.FLEXSPI2.LUT[49]
#### out_ps_ulc
<link=OUT_PS_ULC>
#### out_as_lrc
<link=OUT_AS_LRC>
#### csc1_coef1
<link=CSC1_COEF1>
#### VDCTRL4
<link=p.LCDIF.VDCTRL4>
#### vdctrl4
<link=VDCTRL4>
#### PIGEONCTRL2_CLR
<link=p.LCDIF.PIGEONCTRL2_CLR>
#### pigeon_1_2
<link=PIGEON_1_2>
#### pigeon_3_1
<link=PIGEON_3_1>
#### PIGEON_6_1
<link=p.LCDIF.PIGEON_6_1>
#### PIGEON_10_0
<link=p.LCDIF.PIGEON_10_0>
#### CSICR2
<link=p.CSI.CSICR2>
#### CSIDMATS_STATFIFO
<link=p.CSI.CSIDMATS_STATFIFO>
#### INT_STATUS_EN
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.USDHC1.INT_STATUS_EN
   p.USDHC2.INT_STATUS_EN
#### VEND_SPEC
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.USDHC1.VEND_SPEC
   p.USDHC2.VEND_SPEC
#### vend_spec
<link=VEND_SPEC>
#### VEND_SPEC2
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.USDHC1.VEND_SPEC2
   p.USDHC2.VEND_SPEC2
#### vend_spec2
<link=VEND_SPEC2>
#### tfwr
<link=TFWR>
#### tafl
<link=TAFL>
#### tacc
<link=TACC>
#### RMON_T_OVERSIZE
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.ENET.RMON_T_OVERSIZE
   p.ENET2.RMON_T_OVERSIZE
#### RMON_T_P64
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.ENET.RMON_T_P64
   p.ENET2.RMON_T_P64
#### IEEE_T_FRAME_OK
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.ENET.IEEE_T_FRAME_OK
   p.ENET2.IEEE_T_FRAME_OK
#### IEEE_T_MACERR
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.ENET.IEEE_T_MACERR
   p.ENET2.IEEE_T_MACERR
#### rmon_r_p_gte2048
<link=RMON_R_P_GTE2048>
#### ATCOR
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.ENET.ATCOR
   p.ENET2.ATCOR
#### TCSR3
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.ENET.TCSR3
   p.ENET2.TCSR3
#### tcsr3
<link=TCSR3>
#### ID
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.USB1.ID
   p.USB2.ID
#### HWRXBUF
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.USB1.HWRXBUF
   p.USB2.HWRXBUF
#### gptimer1ld
<link=GPTIMER1LD>
#### SBUSCFG
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.USB1.SBUSCFG
   p.USB2.SBUSCFG
#### DEVICEADDR
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.USB1.DEVICEADDR
   p.USB2.DEVICEADDR
#### deviceaddr
<link=DEVICEADDR>
#### BR6
<link=p.SEMC.BR6>
#### SDRAMCR3
<link=p.SEMC.SDRAMCR3>
#### NORCR3
<link=p.SEMC.NORCR3>
#### dbicr1
<link=DBICR1>
#### sts10
<link=STS10>
#### CHANNELCTRL_TOG
<link=p.DCP.CHANNELCTRL_TOG>
#### CH1STAT_CLR
<link=p.DCP.CH1STAT_CLR>
#### ch2cmdptr
<link=CH2CMDPTR>
#### CH2STAT_TOG
<link=p.DCP.CH2STAT_TOG>
#### ch3sema
<link=CH3SEMA>
#### CH3STAT
<link=p.DCP.CH3STAT>
#### ch3opts
<link=CH3OPTS>
#### ch3opts_clr
<link=CH3OPTS_CLR>
#### srl
<link=SRL>
#### SRFM
<link=p.SPDIF.SRFM>
#### STC
<link=p.SPDIF.STC>
#### RCSR
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.SAI1.RCSR
   p.SAI2.RCSR
   p.SAI3.RCSR
#### DER
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.LPSPI1.DER
   p.LPSPI2.DER
   p.LPSPI3.DER
   p.LPSPI4.DER
#### dmr0
<link=DMR0>
#### TDR
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.LPSPI1.TDR
   p.LPSPI2.TDR
   p.LPSPI3.TDR
   p.LPSPI4.TDR
#### trig0_result_5_4
<link=TRIG0_RESULT_5_4>
#### trig1_ctrl
<link=TRIG1_CTRL>
#### TRIG2_CHAIN_3_2
<link=p.ADC_ETC.TRIG2_CHAIN_3_2>
#### TRIG3_CTRL
<link=p.ADC_ETC.TRIG3_CTRL>
#### TRIG4_CHAIN_1_0
<link=p.ADC_ETC.TRIG4_CHAIN_1_0>
#### TRIG4_CHAIN_7_6
<link=p.ADC_ETC.TRIG4_CHAIN_7_6>
#### trig6_counter
<link=TRIG6_COUNTER>
#### TRIG6_RESULT_1_0
<link=p.ADC_ETC.TRIG6_RESULT_1_0>
#### TRIG6_RESULT_3_2
<link=p.ADC_ETC.TRIG6_RESULT_3_2>
#### trig7_chain_1_0
<link=TRIG7_CHAIN_1_0>
#### trig7_chain_3_2
<link=TRIG7_CHAIN_3_2>
#### bfcrt233
<link=BFCRT233>
#### SEL4
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.XBARA1.SEL4
   p.XBARB2.SEL4
   p.XBARB3.SEL4
#### SEL11
<link=p.XBARA1.SEL11>
#### SEL24
<link=p.XBARA1.SEL24>
#### SEL37
<link=p.XBARA1.SEL37>
#### sel48
<link=SEL48>
#### sel54
<link=SEL54>
#### linit
<link=LINIT>
#### SM0VAL3
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.PWM1.SM0VAL3
   p.PWM2.SM0VAL3
   p.PWM3.SM0VAL3
   p.PWM4.SM0VAL3
#### sm1cnt
<link=SM1CNT>
#### SM1VAL5
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.PWM1.SM1VAL5
   p.PWM2.SM1VAL5
   p.PWM3.SM1VAL5
   p.PWM4.SM1VAL5
#### SM1CVAL3
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.PWM1.SM1CVAL3
   p.PWM2.SM1CVAL3
   p.PWM3.SM1CVAL3
   p.PWM4.SM1CVAL3
#### SM2CNT
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.PWM1.SM2CNT
   p.PWM2.SM2CNT
   p.PWM3.SM2CNT
   p.PWM4.SM2CNT
#### sm2fracval5
<link=SM2FRACVAL5>
#### SM2OCTRL
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.PWM1.SM2OCTRL
   p.PWM2.SM2OCTRL
   p.PWM3.SM2OCTRL
   p.PWM4.SM2OCTRL
#### SM2STS
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.PWM1.SM2STS
   p.PWM2.SM2STS
   p.PWM3.SM2STS
   p.PWM4.SM2STS
#### sm2cval2
<link=SM2CVAL2>
#### SM2CVAL5
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.PWM1.SM2CVAL5
   p.PWM2.SM2CVAL5
   p.PWM3.SM2CVAL5
   p.PWM4.SM2CVAL5
#### SM3CTRL2
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.PWM1.SM3CTRL2
   p.PWM2.SM3CTRL2
   p.PWM3.SM3CTRL2
   p.PWM4.SM3CTRL2
#### MASK
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.PWM1.MASK
   p.PWM2.MASK
   p.PWM3.MASK
   p.PWM4.MASK
#### mask
<link=MASK>
#### ffilt0
<link=FFILT0>
#### AES_KEY0_W3
<link=p.BEE.AES_KEY0_W3>
#### CTR_NONCE1_W0
<link=p.BEE.CTR_NONCE1_W0>
#### ctr_nonce1_w2
<link=CTR_NONCE1_W2>
#### MCFGR1
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.LPI2C1.MCFGR1
   p.LPI2C2.MCFGR1
   p.LPI2C3.MCFGR1
   p.LPI2C4.MCFGR1
#### SCFGR1
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.LPI2C1.SCFGR1
   p.LPI2C2.SCFGR1
   p.LPI2C3.SCFGR1
   p.LPI2C4.SCFGR1
#### SAMR
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.LPI2C1.SAMR
   p.LPI2C2.SAMR
   p.LPI2C3.SAMR
   p.LPI2C4.SAMR
#### samr
<link=SAMR>
#### MMFAR
<link=p.SystemControl.MMFAR>
#### id_isar2
<link=ID_ISAR2>
#### cpacr
<link=CPACR>
#### DCIMVAC
<link=p.SystemControl.DCIMVAC>
#### dccmvau
<link=DCCMVAU>
#### nvicicer0
<link=NVICICER0>
#### NVICISPR0
<link=p.NVIC.NVICISPR0>
#### NVICIP1
<link=p.NVIC.NVICIP1>
#### nvicip6
<link=NVICIP6>
#### NVICIP14
<link=p.NVIC.NVICIP14>
#### nvicip24
<link=NVICIP24>
#### nvicip33
<link=NVICIP33>
#### NVICIP44
<link=p.NVIC.NVICIP44>
#### nvicip51
<link=NVICIP51>
#### NVICIP58
<link=p.NVIC.NVICIP58>
#### NVICIP62
<link=p.NVIC.NVICIP62>
#### nvicip68
<link=NVICIP68>
#### NVICIP80
<link=p.NVIC.NVICIP80>
#### nvicip95
<link=NVICIP95>
#### nvicip105
<link=NVICIP105>
#### NVICIP115
<link=p.NVIC.NVICIP115>
#### NVICIP120
<link=p.NVIC.NVICIP120>
#### NVICIP142
<link=p.NVIC.NVICIP142>
#### nvicip149
<link=NVICIP149>
#### nvicip157
<link=NVICIP157>
#### pyb.Pin.OUT
<lang=chs>
ÈÖçÁΩÆÁÆ°ËÑö‰∏∫Êé®ÊåΩÂºèËæìÂá∫
</lang>
<lang=dft>
Configure the pin to push-pull output mode, default driving strength.
</lang>

