Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
WARNING:Xst:1583 - You are using an internal switch '-use_new_parser'.

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Input Format                       : MIXED
Verilog Include Directory          : /home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog

---- Target Parameters
Output File Name                   : "top.ngc"
Target Device                      : xc6slx9-csg324-2

---- Source Options
Top Module Name                    : top
Use New Parser                     : yes
Automatic Register Balancing       : yes

---- General Options
Optimization Goal                  : SPEED

=========================================================================

WARNING:Xst:29 - Optimization Effort not specified
=========================================================================

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" into library work
Parsing module <InstructionCache>.
Parsing module <DataCache>.
Parsing module <VexRiscv>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" into library work
Parsing module <top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 6455: Port IOCLK is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 6464: Port CLKFBDCM is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 6520: Port LOCK is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 6570: Port CLKFX180 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 6666: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 6697: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 6725: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 6756: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 6784: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 6815: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 6843: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 6874: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 6902: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 6933: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 6961: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 6992: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 7020: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 7051: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 7079: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 7110: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 7138: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 7169: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 7197: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 7228: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 7256: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 7287: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 7315: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 7346: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 7374: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 7405: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 7433: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 7464: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 7492: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 7523: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 7551: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 7582: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 7610: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 7636: Port SHIFTOUT1 is not connected to this instance

Elaborating module <top>.
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 47: Using initial value of basesoc_ctrl_reset_reset_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 78: Using initial value of basesoc_vexriscv_i_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 79: Using initial value of basesoc_vexriscv_d_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 91: Using initial value of basesoc_sram_bus_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 110: Using initial value of basesoc_bus_wishbone_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 127: Using initial value of basesoc_uart_phy_source_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 128: Using initial value of basesoc_uart_phy_source_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 164: Using initial value of basesoc_uart_tx_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 165: Using initial value of basesoc_uart_tx_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 179: Using initial value of basesoc_uart_tx_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 212: Using initial value of basesoc_uart_rx_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 228: Using initial value of basesoc_uart_reset since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 240: Using initial value of basesoc_timer0_update_value_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 268: Using initial value of interface0_wb_sdram_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 272: Using initial value of sdram_half_rst since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 277: Using initial value of crg_reset since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 367: Using initial value of bus_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 566: Using initial value of sdram_phaseinjector0_command_issue_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 582: Using initial value of sdram_phaseinjector1_command_issue_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 662: Using initial value of sdram_cmd_payload_is_read since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 663: Using initial value of sdram_cmd_payload_is_write since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 694: Using initial value of sdram_bankmachine0_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 695: Using initial value of sdram_bankmachine0_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 711: Using initial value of sdram_bankmachine0_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 779: Using initial value of sdram_bankmachine1_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 780: Using initial value of sdram_bankmachine1_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 796: Using initial value of sdram_bankmachine1_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 864: Using initial value of sdram_bankmachine2_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 865: Using initial value of sdram_bankmachine2_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 881: Using initial value of sdram_bankmachine2_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 949: Using initial value of sdram_bankmachine3_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 950: Using initial value of sdram_bankmachine3_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 966: Using initial value of sdram_bankmachine3_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 1012: Using initial value of sdram_choose_cmd_want_reads since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 1013: Using initial value of sdram_choose_cmd_want_writes since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 1014: Using initial value of sdram_choose_cmd_want_cmds since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 1032: Using initial value of sdram_choose_req_want_cmds since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 1033: Using initial value of sdram_choose_req_want_activates since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 1048: Using initial value of sdram_nop_a since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 1049: Using initial value of sdram_nop_ba since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 1050: Using initial value of sdram_nop_cas since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 1051: Using initial value of sdram_nop_ras since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 1052: Using initial value of sdram_nop_we since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 1055: Using initial value of sdram_steerer0 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 1056: Using initial value of sdram_steerer1 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 1057: Using initial value of sdram_steerer2 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 1058: Using initial value of sdram_steerer3 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 1060: Using initial value of sdram_trrdcon_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 1062: Using initial value of sdram_tfawcon_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 1064: Using initial value of sdram_tccdcon_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 1079: Using initial value of sdram_bandwidth_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 1082: Using initial value of sdram_bandwidth_data_width_status since it is never assigned
Reading initialization file \"mem_1.init\".
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 1760: Assignment to basesoc_uart_phy_sink_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 1761: Assignment to basesoc_uart_phy_sink_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 1765: Assignment to basesoc_uart_phy_source_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 1833: Assignment to basesoc_uart_rx_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 1834: Assignment to basesoc_uart_rx_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 1945: Assignment to irq ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 1982: Assignment to ddrphy_record1_wrdata ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 1983: Assignment to ddrphy_record1_wrdata_mask ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 2039: Assignment to sdram_dfi_p0_rddata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 2054: Assignment to sdram_dfi_p1_rddata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 2328: Assignment to sdram_bankmachine0_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 2329: Assignment to sdram_bankmachine0_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 2330: Assignment to sdram_bankmachine0_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 2489: Assignment to sdram_bankmachine1_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 2490: Assignment to sdram_bankmachine1_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 2491: Assignment to sdram_bankmachine1_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 2650: Assignment to sdram_bankmachine2_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 2651: Assignment to sdram_bankmachine2_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 2652: Assignment to sdram_bankmachine2_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 2811: Assignment to sdram_bankmachine3_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 2812: Assignment to sdram_bankmachine3_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 2813: Assignment to sdram_bankmachine3_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 2909: Assignment to sdram_trrdcon_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 2910: Assignment to sdram_tfawcon_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 2916: Assignment to sdram_tccdcon_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 2948: Assignment to sdram_choose_cmd_cmd_payload_is_cmd ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 2981: Assignment to sdram_choose_req_cmd_payload_is_cmd ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3119: Assignment to roundrobin0_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3120: Assignment to roundrobin0_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3124: Assignment to roundrobin1_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3125: Assignment to roundrobin1_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3129: Assignment to roundrobin2_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3130: Assignment to roundrobin2_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3134: Assignment to roundrobin3_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3135: Assignment to roundrobin3_ce ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3192: Result of 31-bit expression is truncated to fit in 30-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3193: Assignment to word_clr ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3260: Result of 30-bit expression is truncated to fit in 23-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3264: Assignment to port_wdata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3311: Assignment to interface0_wb_sdram_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3312: Assignment to interface0_wb_sdram_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3316: Assignment to wb_sdram_con_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3330: Assignment to basesoc_vexriscv_ibus_err ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3335: Assignment to basesoc_vexriscv_dbus_err ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3353: Assignment to basesoc_sram_bus_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3354: Assignment to basesoc_sram_bus_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3357: Assignment to basesoc_bus_wishbone_sel ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3360: Assignment to basesoc_bus_wishbone_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3361: Assignment to basesoc_bus_wishbone_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3363: Assignment to bus_dat_w ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3364: Assignment to bus_sel ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3366: Assignment to bus_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3367: Assignment to bus_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3368: Assignment to bus_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3398: Assignment to basesoc_csrbank0_switches_in_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3399: Assignment to basesoc_csrbank0_switches_in_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3400: Assignment to eventmanager_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3401: Assignment to eventmanager_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3412: Assignment to basesoc_ctrl_reset_reset_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3422: Assignment to basesoc_csrbank1_bus_errors3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3423: Assignment to basesoc_csrbank1_bus_errors3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3424: Assignment to basesoc_csrbank1_bus_errors2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3425: Assignment to basesoc_csrbank1_bus_errors2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3426: Assignment to basesoc_csrbank1_bus_errors1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3427: Assignment to basesoc_csrbank1_bus_errors1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3428: Assignment to basesoc_csrbank1_bus_errors0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3429: Assignment to basesoc_csrbank1_bus_errors0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3430: Assignment to basesoc_ctrl_storage ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3448: Assignment to basesoc_csrbank2_dna_id7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3449: Assignment to basesoc_csrbank2_dna_id7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3450: Assignment to basesoc_csrbank2_dna_id6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3451: Assignment to basesoc_csrbank2_dna_id6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3452: Assignment to basesoc_csrbank2_dna_id5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3453: Assignment to basesoc_csrbank2_dna_id5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3454: Assignment to basesoc_csrbank2_dna_id4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3455: Assignment to basesoc_csrbank2_dna_id4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3456: Assignment to basesoc_csrbank2_dna_id3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3457: Assignment to basesoc_csrbank2_dna_id3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3458: Assignment to basesoc_csrbank2_dna_id2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3459: Assignment to basesoc_csrbank2_dna_id2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3460: Assignment to basesoc_csrbank2_dna_id1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3461: Assignment to basesoc_csrbank2_dna_id1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3462: Assignment to basesoc_csrbank2_dna_id0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3463: Assignment to basesoc_csrbank2_dna_id0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3464: Assignment to basesoc_csrbank2_git_commit19_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3465: Assignment to basesoc_csrbank2_git_commit19_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3466: Assignment to basesoc_csrbank2_git_commit18_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3467: Assignment to basesoc_csrbank2_git_commit18_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3468: Assignment to basesoc_csrbank2_git_commit17_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3469: Assignment to basesoc_csrbank2_git_commit17_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3470: Assignment to basesoc_csrbank2_git_commit16_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3471: Assignment to basesoc_csrbank2_git_commit16_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3472: Assignment to basesoc_csrbank2_git_commit15_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3473: Assignment to basesoc_csrbank2_git_commit15_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3474: Assignment to basesoc_csrbank2_git_commit14_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3475: Assignment to basesoc_csrbank2_git_commit14_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3476: Assignment to basesoc_csrbank2_git_commit13_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3477: Assignment to basesoc_csrbank2_git_commit13_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3478: Assignment to basesoc_csrbank2_git_commit12_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3479: Assignment to basesoc_csrbank2_git_commit12_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3480: Assignment to basesoc_csrbank2_git_commit11_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3481: Assignment to basesoc_csrbank2_git_commit11_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3482: Assignment to basesoc_csrbank2_git_commit10_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3483: Assignment to basesoc_csrbank2_git_commit10_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3484: Assignment to basesoc_csrbank2_git_commit9_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3485: Assignment to basesoc_csrbank2_git_commit9_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3486: Assignment to basesoc_csrbank2_git_commit8_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3487: Assignment to basesoc_csrbank2_git_commit8_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3488: Assignment to basesoc_csrbank2_git_commit7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3489: Assignment to basesoc_csrbank2_git_commit7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3490: Assignment to basesoc_csrbank2_git_commit6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3491: Assignment to basesoc_csrbank2_git_commit6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3492: Assignment to basesoc_csrbank2_git_commit5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3493: Assignment to basesoc_csrbank2_git_commit5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3494: Assignment to basesoc_csrbank2_git_commit4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3495: Assignment to basesoc_csrbank2_git_commit4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3496: Assignment to basesoc_csrbank2_git_commit3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3497: Assignment to basesoc_csrbank2_git_commit3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3498: Assignment to basesoc_csrbank2_git_commit2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3499: Assignment to basesoc_csrbank2_git_commit2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3500: Assignment to basesoc_csrbank2_git_commit1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3501: Assignment to basesoc_csrbank2_git_commit1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3502: Assignment to basesoc_csrbank2_git_commit0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3503: Assignment to basesoc_csrbank2_git_commit0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3504: Assignment to basesoc_csrbank2_platform_platform7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3505: Assignment to basesoc_csrbank2_platform_platform7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3506: Assignment to basesoc_csrbank2_platform_platform6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3507: Assignment to basesoc_csrbank2_platform_platform6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3508: Assignment to basesoc_csrbank2_platform_platform5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3509: Assignment to basesoc_csrbank2_platform_platform5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3510: Assignment to basesoc_csrbank2_platform_platform4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3511: Assignment to basesoc_csrbank2_platform_platform4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3512: Assignment to basesoc_csrbank2_platform_platform3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3513: Assignment to basesoc_csrbank2_platform_platform3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3514: Assignment to basesoc_csrbank2_platform_platform2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3515: Assignment to basesoc_csrbank2_platform_platform2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3516: Assignment to basesoc_csrbank2_platform_platform1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3517: Assignment to basesoc_csrbank2_platform_platform1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3518: Assignment to basesoc_csrbank2_platform_platform0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3519: Assignment to basesoc_csrbank2_platform_platform0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3520: Assignment to basesoc_csrbank2_platform_target7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3521: Assignment to basesoc_csrbank2_platform_target7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3522: Assignment to basesoc_csrbank2_platform_target6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3523: Assignment to basesoc_csrbank2_platform_target6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3524: Assignment to basesoc_csrbank2_platform_target5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3525: Assignment to basesoc_csrbank2_platform_target5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3526: Assignment to basesoc_csrbank2_platform_target4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3527: Assignment to basesoc_csrbank2_platform_target4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3528: Assignment to basesoc_csrbank2_platform_target3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3529: Assignment to basesoc_csrbank2_platform_target3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3530: Assignment to basesoc_csrbank2_platform_target2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3531: Assignment to basesoc_csrbank2_platform_target2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3532: Assignment to basesoc_csrbank2_platform_target1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3533: Assignment to basesoc_csrbank2_platform_target1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3534: Assignment to basesoc_csrbank2_platform_target0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3535: Assignment to basesoc_csrbank2_platform_target0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3585: Assignment to sdram_phaseinjector0_command_issue_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3601: Assignment to basesoc_csrbank3_dfii_pi0_rddata3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3602: Assignment to basesoc_csrbank3_dfii_pi0_rddata3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3603: Assignment to basesoc_csrbank3_dfii_pi0_rddata2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3604: Assignment to basesoc_csrbank3_dfii_pi0_rddata2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3605: Assignment to basesoc_csrbank3_dfii_pi0_rddata1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3606: Assignment to basesoc_csrbank3_dfii_pi0_rddata1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3607: Assignment to basesoc_csrbank3_dfii_pi0_rddata0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3608: Assignment to basesoc_csrbank3_dfii_pi0_rddata0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3611: Assignment to sdram_phaseinjector1_command_issue_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3627: Assignment to basesoc_csrbank3_dfii_pi1_rddata3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3628: Assignment to basesoc_csrbank3_dfii_pi1_rddata3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3629: Assignment to basesoc_csrbank3_dfii_pi1_rddata2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3630: Assignment to basesoc_csrbank3_dfii_pi1_rddata2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3631: Assignment to basesoc_csrbank3_dfii_pi1_rddata1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3632: Assignment to basesoc_csrbank3_dfii_pi1_rddata1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3633: Assignment to basesoc_csrbank3_dfii_pi1_rddata0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3634: Assignment to basesoc_csrbank3_dfii_pi1_rddata0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3635: Assignment to sdram_bandwidth_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3637: Assignment to basesoc_csrbank3_controller_bandwidth_nreads2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3638: Assignment to basesoc_csrbank3_controller_bandwidth_nreads2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3639: Assignment to basesoc_csrbank3_controller_bandwidth_nreads1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3640: Assignment to basesoc_csrbank3_controller_bandwidth_nreads1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3641: Assignment to basesoc_csrbank3_controller_bandwidth_nreads0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3642: Assignment to basesoc_csrbank3_controller_bandwidth_nreads0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3643: Assignment to basesoc_csrbank3_controller_bandwidth_nwrites2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3644: Assignment to basesoc_csrbank3_controller_bandwidth_nwrites2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3645: Assignment to basesoc_csrbank3_controller_bandwidth_nwrites1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3646: Assignment to basesoc_csrbank3_controller_bandwidth_nwrites1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3647: Assignment to basesoc_csrbank3_controller_bandwidth_nwrites0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3648: Assignment to basesoc_csrbank3_controller_bandwidth_nwrites0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3649: Assignment to basesoc_csrbank3_controller_bandwidth_data_width_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3650: Assignment to basesoc_csrbank3_controller_bandwidth_data_width_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3695: Assignment to basesoc_csrbank4_miso_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3696: Assignment to basesoc_csrbank4_miso_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3723: Assignment to basesoc_timer0_update_value_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3725: Assignment to basesoc_csrbank5_value3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3726: Assignment to basesoc_csrbank5_value3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3727: Assignment to basesoc_csrbank5_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3728: Assignment to basesoc_csrbank5_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3729: Assignment to basesoc_csrbank5_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3730: Assignment to basesoc_csrbank5_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3731: Assignment to basesoc_csrbank5_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3732: Assignment to basesoc_csrbank5_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3733: Assignment to basesoc_timer0_eventmanager_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3734: Assignment to basesoc_timer0_eventmanager_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3760: Assignment to basesoc_csrbank6_txfull_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3761: Assignment to basesoc_csrbank6_txfull_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3762: Assignment to basesoc_csrbank6_rxempty_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3763: Assignment to basesoc_csrbank6_rxempty_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3764: Assignment to basesoc_uart_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3765: Assignment to basesoc_uart_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3805: Assignment to basesoc_sram_bus_we1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3814: Assignment to basesoc_sram_bus_dat_w1 ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 4793: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 4761: Assignment to ddrphy_record0_reset_n ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 4837: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 4838: Result of 30-bit expression is truncated to fit in 14-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 4994: Result of 58-bit expression is truncated to fit in 57-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 5083: Result of 32-bit expression is truncated to fit in 24-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 4826: Assignment to wbank ignored, since the identifier is never used

Elaborating module <VexRiscv>.

Elaborating module <InstructionCache>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 239: Assignment to lineLoader_wayToAllocate_willClear ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 241: Assignment to lineLoader_wayToAllocate_willOverflow ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 319: Assignment to decodeStage_mmuRsp_isIoAccess ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 2384: Assignment to _zz_243 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 2395: Assignment to _zz_249 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 2404: Assignment to _zz_250 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 2405: Assignment to _zz_246 ignored, since the identifier is never used

Elaborating module <DataCache>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 664: Assignment to haltCpu ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 867: Assignment to victim_counter_willOverflow ignored, since the identifier is never used
"/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 1048. $display ERROR writeBack stuck by another plugin is not allowed
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 920: Assignment to tagsWriteLastCmd_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 1052: Assignment to stageB_loadingDone ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 2446: Assignment to _zz_263 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 2455: Assignment to _zz_264 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 2529: Assignment to writeBack_FORMAL_PC_NEXT ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 2834: Assignment to decode_arbitration_redoIt ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 2856: Assignment to execute_arbitration_redoIt ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 2874: Assignment to memory_arbitration_redoIt ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 2899: Assignment to writeBack_arbitration_redoIt ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 3020: Assignment to iBus_cmd_payload_size ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 3050: Assignment to dBus_cmd_payload_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 3645: Assignment to CsrPlugin_misa_base ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 3646: Assignment to CsrPlugin_misa_extensions ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 3691: Assignment to CsrPlugin_writeBackWasWfi ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 3692: Assignment to contextSwitching ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 3695: Assignment to execute_CsrPlugin_illegalAccess ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 3779: Assignment to execute_CsrPlugin_readEnable ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 3812: Assignment to decode_arbitration_isMoving ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 3816: Assignment to execute_arbitration_isMoving ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 3817: Assignment to execute_arbitration_isFiring ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 3820: Assignment to memory_arbitration_isMoving ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 3824: Assignment to writeBack_arbitration_isMoving ignored, since the identifier is never used
WARNING:HDLCompiler:189 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 6370: Size mismatch in connection of port <externalResetVector>. Formal port size is 32-bit while actual signal size is 30-bit.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 6421: Assignment to basesoc_uart_tx_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 6435: Assignment to basesoc_uart_rx_fifo_wrport_dat_r ignored, since the identifier is never used

Elaborating module <IBUFG>.

Elaborating module <BUFIO2(DIVIDE=1'b1,DIVIDE_BYPASS="TRUE",I_INVERT="FALSE")>.

Elaborating module <PLL_ADV(BANDWIDTH="OPTIMIZED",CLKFBOUT_MULT=5'b10100,CLKFBOUT_PHASE=0.0,CLKIN1_PERIOD=10.0,CLKIN2_PERIOD=0.0,CLKOUT0_DIVIDE=2'b10,CLKOUT0_DUTY_CYCLE=0.5,CLKOUT0_PHASE=0.0,CLKOUT1_DIVIDE=2'b10,CLKOUT1_DUTY_CYCLE=0.5,CLKOUT1_PHASE=0.0,CLKOUT2_DIVIDE=3'b100,CLKOUT2_DUTY_CYCLE=0.5,CLKOUT2_PHASE=270.0,CLKOUT3_DIVIDE=3'b100,CLKOUT3_DUTY_CYCLE=0.5,CLKOUT3_PHASE=270.0,CLKOUT4_DIVIDE=4'b1000,CLKOUT4_DUTY_CYCLE=0.5,CLKOUT4_PHASE=0.0,CLKOUT5_DIVIDE=4'b1000,CLKOUT5_DUTY_CYCLE=0.5,CLKOUT5_PHASE=0.0,CLK_FEEDBACK="CLKFBOUT",COMPENSATION="INTERNAL",DIVCLK_DIVIDE=2'b11,REF_JITTER=0.01,SIM_DEVICE="SPARTAN6")>.
WARNING:HDLCompiler:189 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 6498: Size mismatch in connection of port <DADDR>. Formal port size is 5-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 6501: Size mismatch in connection of port <DI>. Formal port size is 16-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 6507: Assignment to crg_unbuf_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 6510: Assignment to crg_unbuf_periph ignored, since the identifier is never used

Elaborating module <BUFG>.

Elaborating module <BUFPLL(DIVIDE=3'b100)>.

Elaborating module <ODDR2(DDR_ALIGNMENT="NONE",INIT=1'b0,SRTYPE="SYNC")>.

Elaborating module <DCM_CLKGEN(CLKFXDV_DIVIDE=2'b10,CLKFX_DIVIDE=3'b100,CLKFX_MD_MAX=0.5,CLKFX_MULTIPLY=2'b10,CLKIN_PERIOD=10.0,SPREAD_SPECTRUM="NONE",STARTUP_WAIT="FALSE")>.

Elaborating module <DNA_PORT>.

Elaborating module <ODDR2(DDR_ALIGNMENT="C1",INIT=1'b0,SRTYPE="ASYNC")>.

Elaborating module <OBUFT>.

Elaborating module <OSERDES2(DATA_RATE_OQ="SDR",DATA_RATE_OT="SDR",DATA_WIDTH=3'b100,OUTPUT_MODE="SINGLE_ENDED",SERDES_MODE="NONE")>.

Elaborating module <ISERDES2(BITSLIP_ENABLE="TRUE",DATA_RATE="SDR",DATA_WIDTH=3'b100,INTERFACE_TYPE="RETIMED",SERDES_MODE="NONE")>.

Elaborating module <IOBUF>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 7673: Assignment to sdram_bankmachine0_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 7687: Assignment to sdram_bankmachine1_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 7701: Assignment to sdram_bankmachine2_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 7715: Assignment to sdram_bankmachine3_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used

Elaborating module <FDPE(INIT=1'b1)>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 7809: Assignment to base50_rst ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v".
    Set property "register_balancing = no" for signal <xilinxmultiregimpl1_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl1_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl1_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl1_regs1>.
    Set property "register_balancing = no" for signal <sdram_trrdcon_ready>.
    Set property "register_balancing = no" for signal <sdram_tfawcon_ready>.
    Set property "register_balancing = no" for signal <sdram_tccdcon_ready>.
    Set property "register_balancing = no" for signal <sdram_twtrcon_ready>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl0_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl0_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl0_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl0_regs1>.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" line 6364: Output port <iBusWishbone_BTE> of the instance <VexRiscv> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" line 6364: Output port <iBusWishbone_CTI> of the instance <VexRiscv> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" line 6364: Output port <dBusWishbone_BTE> of the instance <VexRiscv> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" line 6364: Output port <dBusWishbone_CTI> of the instance <VexRiscv> is unconnected or connected to loadless signal.
WARNING:Xst:2999 - Signal 'mem_1', unconnected in block 'top', is tied to its initial value.
    Found 4096x32-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 16x10-bit dual-port RAM <Mram_storage> for signal <storage>.
    Found 16x10-bit dual-port RAM <Mram_storage_1> for signal <storage_1>.
    Found 8x8-bit single-port Read Only RAM <Mram_mem_1> for signal <mem_1>.
    Found 8x24-bit dual-port RAM <Mram_storage_2> for signal <storage_2>.
    Found 8x24-bit dual-port RAM <Mram_storage_3> for signal <storage_3>.
    Found 8x24-bit dual-port RAM <Mram_storage_4> for signal <storage_4>.
    Found 8x24-bit dual-port RAM <Mram_storage_5> for signal <storage_5>.
    Found 1024x64-bit dual-port RAM <Mram_data_mem> for signal <data_mem>.
    Found 1024x22-bit dual-port RAM <Mram_tag_mem> for signal <tag_mem>.
    Register <ddrphy_record1_cke> equivalent to <ddrphy_record0_cke> has been removed
    Register <memadr_3> equivalent to <memadr_2> has been removed
    Found 1-bit register for signal <ddrphy_phase_sel>.
    Found 1-bit register for signal <ddrphy_phase_half>.
    Found 13-bit register for signal <ddrphy_record0_address>.
    Found 2-bit register for signal <ddrphy_record0_bank>.
    Found 1-bit register for signal <ddrphy_record0_cke>.
    Found 1-bit register for signal <ddrphy_record0_cas_n>.
    Found 1-bit register for signal <ddrphy_record0_ras_n>.
    Found 1-bit register for signal <ddrphy_record0_we_n>.
    Found 13-bit register for signal <ddrphy_record1_address>.
    Found 2-bit register for signal <ddrphy_record1_bank>.
    Found 1-bit register for signal <ddrphy_record1_cas_n>.
    Found 1-bit register for signal <ddrphy_record1_ras_n>.
    Found 1-bit register for signal <ddrphy_record1_we_n>.
    Found 13-bit register for signal <ddram_a>.
    Found 2-bit register for signal <ddram_ba>.
    Found 1-bit register for signal <ddram_cke>.
    Found 1-bit register for signal <ddram_ras_n>.
    Found 1-bit register for signal <ddram_cas_n>.
    Found 1-bit register for signal <ddram_we_n>.
    Found 1-bit register for signal <ddrphy_postamble>.
    Found 2-bit register for signal <ddrphy_r_dfi_wrdata_en<1:0>>.
    Found 32-bit register for signal <basesoc_ctrl_bus_errors>.
    Found 1-bit register for signal <basesoc_sram_bus_ack>.
    Found 1-bit register for signal <basesoc_interface_we>.
    Found 8-bit register for signal <basesoc_interface_dat_w>.
    Found 14-bit register for signal <basesoc_interface_adr>.
    Found 32-bit register for signal <basesoc_bus_wishbone_dat_r>.
    Found 1-bit register for signal <basesoc_bus_wishbone_ack>.
    Found 2-bit register for signal <basesoc_counter>.
    Found 1-bit register for signal <basesoc_uart_phy_sink_ready>.
    Found 8-bit register for signal <basesoc_uart_phy_tx_reg>.
    Found 4-bit register for signal <basesoc_uart_phy_tx_bitcount>.
    Found 1-bit register for signal <basesoc_uart_phy_tx_busy>.
    Found 1-bit register for signal <serial_tx>.
    Found 32-bit register for signal <basesoc_uart_phy_phase_accumulator_tx>.
    Found 1-bit register for signal <basesoc_uart_phy_uart_clk_txen>.
    Found 1-bit register for signal <basesoc_uart_phy_source_valid>.
    Found 1-bit register for signal <basesoc_uart_phy_rx_r>.
    Found 1-bit register for signal <basesoc_uart_phy_rx_busy>.
    Found 4-bit register for signal <basesoc_uart_phy_rx_bitcount>.
    Found 8-bit register for signal <basesoc_uart_phy_source_payload_data>.
    Found 8-bit register for signal <basesoc_uart_phy_rx_reg>.
    Found 32-bit register for signal <basesoc_uart_phy_phase_accumulator_rx>.
    Found 1-bit register for signal <basesoc_uart_phy_uart_clk_rxen>.
    Found 1-bit register for signal <basesoc_uart_tx_pending>.
    Found 1-bit register for signal <basesoc_uart_tx_old_trigger>.
    Found 1-bit register for signal <basesoc_uart_rx_pending>.
    Found 1-bit register for signal <basesoc_uart_rx_old_trigger>.
    Found 4-bit register for signal <basesoc_uart_tx_fifo_produce>.
    Found 4-bit register for signal <basesoc_uart_tx_fifo_consume>.
    Found 5-bit register for signal <basesoc_uart_tx_fifo_level>.
    Found 4-bit register for signal <basesoc_uart_rx_fifo_produce>.
    Found 4-bit register for signal <basesoc_uart_rx_fifo_consume>.
    Found 5-bit register for signal <basesoc_uart_rx_fifo_level>.
    Found 32-bit register for signal <basesoc_timer0_value>.
    Found 32-bit register for signal <basesoc_timer0_value_status>.
    Found 1-bit register for signal <basesoc_timer0_zero_pending>.
    Found 1-bit register for signal <basesoc_timer0_zero_old_trigger>.
    Found 7-bit register for signal <dna_cnt>.
    Found 57-bit register for signal <dna_status>.
    Found 1-bit register for signal <eventsourceprocess0_pending>.
    Found 1-bit register for signal <eventsourceprocess0_old_trigger>.
    Found 1-bit register for signal <eventsourceprocess1_pending>.
    Found 1-bit register for signal <eventsourceprocess1_old_trigger>.
    Found 1-bit register for signal <eventsourceprocess2_pending>.
    Found 1-bit register for signal <eventsourceprocess2_old_trigger>.
    Found 1-bit register for signal <eventsourceprocess3_pending>.
    Found 1-bit register for signal <eventsourceprocess3_old_trigger>.
    Found 1-bit register for signal <eventsourceprocess4_pending>.
    Found 1-bit register for signal <eventsourceprocess4_old_trigger>.
    Found 20-bit register for signal <waittimer0_count>.
    Found 20-bit register for signal <waittimer1_count>.
    Found 20-bit register for signal <waittimer2_count>.
    Found 20-bit register for signal <waittimer3_count>.
    Found 20-bit register for signal <waittimer4_count>.
    Found 1-bit register for signal <clk>.
    Found 1-bit register for signal <miso>.
    Found 2-bit register for signal <i>.
    Found 32-bit register for signal <sr>.
    Found 1-bit register for signal <cs_n>.
    Found 1-bit register for signal <bus_ack>.
    Found 9-bit register for signal <counter>.
    Found 1-bit register for signal <ddrphy_phase_sys>.
    Found 1-bit register for signal <ddrphy_bitslip_inc>.
    Found 4-bit register for signal <ddrphy_bitslip_cnt>.
    Found 16-bit register for signal <ddrphy_record2_wrdata<15:0>>.
    Found 2-bit register for signal <ddrphy_record2_wrdata_mask<1:0>>.
    Found 32-bit register for signal <ddrphy_record3_wrdata>.
    Found 4-bit register for signal <ddrphy_record3_wrdata_mask>.
    Found 1-bit register for signal <ddrphy_drive_dq_n1>.
    Found 1-bit register for signal <ddrphy_wrdata_en_d>.
    Found 5-bit register for signal <ddrphy_rddata_sr>.
    Found 32-bit register for signal <sdram_phaseinjector0_status>.
    Found 32-bit register for signal <sdram_phaseinjector1_status>.
    Found 13-bit register for signal <sdram_cmd_payload_a>.
    Found 1-bit register for signal <sdram_cmd_payload_cas>.
    Found 1-bit register for signal <sdram_cmd_payload_ras>.
    Found 1-bit register for signal <sdram_cmd_payload_we>.
    Found 1-bit register for signal <sdram_seq_done>.
    Found 4-bit register for signal <sdram_counter>.
    Found 10-bit register for signal <sdram_count>.
    Found 2-bit register for signal <refresher_state>.
    Found 1-bit register for signal <sdram_bankmachine0_has_openrow>.
    Found 13-bit register for signal <sdram_bankmachine0_openrow>.
    Found 3-bit register for signal <sdram_bankmachine0_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <sdram_bankmachine0_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <sdram_bankmachine0_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <sdram_bankmachine0_cmd_buffer_valid_n>.
    Found 1-bit register for signal <sdram_bankmachine0_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <sdram_bankmachine0_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <sdram_bankmachine0_count>.
    Found 3-bit register for signal <bankmachine0_state>.
    Found 1-bit register for signal <sdram_bankmachine1_has_openrow>.
    Found 13-bit register for signal <sdram_bankmachine1_openrow>.
    Found 3-bit register for signal <sdram_bankmachine1_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <sdram_bankmachine1_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <sdram_bankmachine1_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <sdram_bankmachine1_cmd_buffer_valid_n>.
    Found 1-bit register for signal <sdram_bankmachine1_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <sdram_bankmachine1_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <sdram_bankmachine1_count>.
    Found 3-bit register for signal <bankmachine1_state>.
    Found 1-bit register for signal <sdram_bankmachine2_has_openrow>.
    Found 13-bit register for signal <sdram_bankmachine2_openrow>.
    Found 3-bit register for signal <sdram_bankmachine2_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <sdram_bankmachine2_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <sdram_bankmachine2_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <sdram_bankmachine2_cmd_buffer_valid_n>.
    Found 1-bit register for signal <sdram_bankmachine2_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <sdram_bankmachine2_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <sdram_bankmachine2_count>.
    Found 3-bit register for signal <bankmachine2_state>.
    Found 1-bit register for signal <sdram_bankmachine3_has_openrow>.
    Found 13-bit register for signal <sdram_bankmachine3_openrow>.
    Found 3-bit register for signal <sdram_bankmachine3_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <sdram_bankmachine3_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <sdram_bankmachine3_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <sdram_bankmachine3_cmd_buffer_valid_n>.
    Found 1-bit register for signal <sdram_bankmachine3_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <sdram_bankmachine3_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <sdram_bankmachine3_count>.
    Found 3-bit register for signal <bankmachine3_state>.
    Found 5-bit register for signal <sdram_time0>.
    Found 4-bit register for signal <sdram_time1>.
    Found 2-bit register for signal <sdram_choose_cmd_grant>.
    Found 2-bit register for signal <sdram_choose_req_grant>.
    Found 2-bit register for signal <sdram_dfi_p0_bank>.
    Found 13-bit register for signal <sdram_dfi_p0_address>.
    Found 1-bit register for signal <sdram_dfi_p0_cas_n>.
    Found 1-bit register for signal <sdram_dfi_p0_ras_n>.
    Found 1-bit register for signal <sdram_dfi_p0_we_n>.
    Found 1-bit register for signal <sdram_dfi_p0_rddata_en>.
    Found 1-bit register for signal <sdram_dfi_p0_wrdata_en>.
    Found 2-bit register for signal <sdram_dfi_p1_bank>.
    Found 13-bit register for signal <sdram_dfi_p1_address>.
    Found 1-bit register for signal <sdram_dfi_p1_cas_n>.
    Found 1-bit register for signal <sdram_dfi_p1_ras_n>.
    Found 1-bit register for signal <sdram_dfi_p1_we_n>.
    Found 1-bit register for signal <sdram_dfi_p1_rddata_en>.
    Found 1-bit register for signal <sdram_dfi_p1_wrdata_en>.
    Found 1-bit register for signal <sdram_twtrcon_count>.
    Found 1-bit register for signal <sdram_twtrcon_ready>.
    Found 3-bit register for signal <multiplexer_state>.
    Found 1-bit register for signal <sdram_bandwidth_cmd_valid>.
    Found 1-bit register for signal <sdram_bandwidth_cmd_ready>.
    Found 1-bit register for signal <sdram_bandwidth_cmd_is_read>.
    Found 1-bit register for signal <sdram_bandwidth_cmd_is_write>.
    Found 24-bit register for signal <sdram_bandwidth_counter>.
    Found 1-bit register for signal <sdram_bandwidth_period>.
    Found 24-bit register for signal <sdram_bandwidth_nreads_r>.
    Found 24-bit register for signal <sdram_bandwidth_nwrites_r>.
    Found 24-bit register for signal <sdram_bandwidth_nreads>.
    Found 24-bit register for signal <sdram_bandwidth_nwrites>.
    Found 24-bit register for signal <sdram_bandwidth_nreads_status>.
    Found 24-bit register for signal <sdram_bandwidth_nwrites_status>.
    Found 1-bit register for signal <new_master_wdata_ready>.
    Found 1-bit register for signal <new_master_rdata_valid0>.
    Found 1-bit register for signal <new_master_rdata_valid1>.
    Found 1-bit register for signal <new_master_rdata_valid2>.
    Found 1-bit register for signal <new_master_rdata_valid3>.
    Found 1-bit register for signal <new_master_rdata_valid4>.
    Found 1-bit register for signal <new_master_rdata_valid5>.
    Found 1-bit register for signal <adr_offset_r>.
    Found 3-bit register for signal <cache_state>.
    Found 2-bit register for signal <litedramwishbone2native_state>.
    Found 1-bit register for signal <basesoc_grant>.
    Found 4-bit register for signal <basesoc_slave_sel_r>.
    Found 17-bit register for signal <basesoc_count>.
    Found 8-bit register for signal <basesoc_interface0_bank_bus_dat_r>.
    Found 8-bit register for signal <leds_storage_full>.
    Found 5-bit register for signal <eventmanager_storage_full>.
    Found 8-bit register for signal <basesoc_interface1_bank_bus_dat_r>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<31>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<30>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<29>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<28>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<27>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<26>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<25>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<24>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<23>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<22>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<21>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<20>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<19>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<18>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<17>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<16>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<15>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<14>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<13>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<12>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<11>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<10>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<9>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<8>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<7>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<6>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<5>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<4>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<3>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<2>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<1>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<0>>.
    Found 1-bit register for signal <basesoc_sel_r>.
    Found 8-bit register for signal <basesoc_interface2_bank_bus_dat_r>.
    Found 8-bit register for signal <basesoc_interface3_bank_bus_dat_r>.
    Found 4-bit register for signal <sdram_storage_full>.
    Found 6-bit register for signal <sdram_phaseinjector0_command_storage_full>.
    Found 1-bit register for signal <sdram_phaseinjector0_address_storage_full<12>>.
    Found 1-bit register for signal <sdram_phaseinjector0_address_storage_full<11>>.
    Found 1-bit register for signal <sdram_phaseinjector0_address_storage_full<10>>.
    Found 1-bit register for signal <sdram_phaseinjector0_address_storage_full<9>>.
    Found 1-bit register for signal <sdram_phaseinjector0_address_storage_full<8>>.
    Found 1-bit register for signal <sdram_phaseinjector0_address_storage_full<7>>.
    Found 1-bit register for signal <sdram_phaseinjector0_address_storage_full<6>>.
    Found 1-bit register for signal <sdram_phaseinjector0_address_storage_full<5>>.
    Found 1-bit register for signal <sdram_phaseinjector0_address_storage_full<4>>.
    Found 1-bit register for signal <sdram_phaseinjector0_address_storage_full<3>>.
    Found 1-bit register for signal <sdram_phaseinjector0_address_storage_full<2>>.
    Found 1-bit register for signal <sdram_phaseinjector0_address_storage_full<1>>.
    Found 1-bit register for signal <sdram_phaseinjector0_address_storage_full<0>>.
    Found 2-bit register for signal <sdram_phaseinjector0_baddress_storage_full>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<31>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<30>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<29>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<28>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<27>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<26>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<25>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<24>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<23>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<22>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<21>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<20>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<19>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<18>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<17>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<16>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<15>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<14>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<13>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<12>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<11>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<10>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<9>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<8>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<7>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<6>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<5>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<4>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<3>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<2>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<1>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<0>>.
    Found 6-bit register for signal <sdram_phaseinjector1_command_storage_full>.
    Found 1-bit register for signal <sdram_phaseinjector1_address_storage_full<12>>.
    Found 1-bit register for signal <sdram_phaseinjector1_address_storage_full<11>>.
    Found 1-bit register for signal <sdram_phaseinjector1_address_storage_full<10>>.
    Found 1-bit register for signal <sdram_phaseinjector1_address_storage_full<9>>.
    Found 1-bit register for signal <sdram_phaseinjector1_address_storage_full<8>>.
    Found 1-bit register for signal <sdram_phaseinjector1_address_storage_full<7>>.
    Found 1-bit register for signal <sdram_phaseinjector1_address_storage_full<6>>.
    Found 1-bit register for signal <sdram_phaseinjector1_address_storage_full<5>>.
    Found 1-bit register for signal <sdram_phaseinjector1_address_storage_full<4>>.
    Found 1-bit register for signal <sdram_phaseinjector1_address_storage_full<3>>.
    Found 1-bit register for signal <sdram_phaseinjector1_address_storage_full<2>>.
    Found 1-bit register for signal <sdram_phaseinjector1_address_storage_full<1>>.
    Found 1-bit register for signal <sdram_phaseinjector1_address_storage_full<0>>.
    Found 2-bit register for signal <sdram_phaseinjector1_baddress_storage_full>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<31>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<30>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<29>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<28>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<27>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<26>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<25>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<24>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<23>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<22>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<21>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<20>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<19>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<18>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<17>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<16>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<15>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<14>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<13>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<12>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<11>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<10>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<9>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<8>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<7>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<6>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<5>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<4>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<3>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<2>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<1>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<0>>.
    Found 8-bit register for signal <basesoc_interface4_bank_bus_dat_r>.
    Found 4-bit register for signal <bitbang_storage_full>.
    Found 1-bit register for signal <bitbang_en_storage_full>.
    Found 8-bit register for signal <basesoc_interface5_bank_bus_dat_r>.
    Found 1-bit register for signal <basesoc_timer0_load_storage_full<31>>.
    Found 1-bit register for signal <basesoc_timer0_load_storage_full<30>>.
    Found 1-bit register for signal <basesoc_timer0_load_storage_full<29>>.
    Found 1-bit register for signal <basesoc_timer0_load_storage_full<28>>.
    Found 1-bit register for signal <basesoc_timer0_load_storage_full<27>>.
    Found 1-bit register for signal <basesoc_timer0_load_storage_full<26>>.
    Found 1-bit register for signal <basesoc_timer0_load_storage_full<25>>.
    Found 1-bit register for signal <basesoc_timer0_load_storage_full<24>>.
    Found 1-bit register for signal <basesoc_timer0_load_storage_full<23>>.
    Found 1-bit register for signal <basesoc_timer0_load_storage_full<22>>.
    Found 1-bit register for signal <basesoc_timer0_load_storage_full<21>>.
    Found 1-bit register for signal <basesoc_timer0_load_storage_full<20>>.
    Found 1-bit register for signal <basesoc_timer0_load_storage_full<19>>.
    Found 1-bit register for signal <basesoc_timer0_load_storage_full<18>>.
    Found 1-bit register for signal <basesoc_timer0_load_storage_full<17>>.
    Found 1-bit register for signal <basesoc_timer0_load_storage_full<16>>.
    Found 1-bit register for signal <basesoc_timer0_load_storage_full<15>>.
    Found 1-bit register for signal <basesoc_timer0_load_storage_full<14>>.
    Found 1-bit register for signal <basesoc_timer0_load_storage_full<13>>.
    Found 1-bit register for signal <basesoc_timer0_load_storage_full<12>>.
    Found 1-bit register for signal <basesoc_timer0_load_storage_full<11>>.
    Found 1-bit register for signal <basesoc_timer0_load_storage_full<10>>.
    Found 1-bit register for signal <basesoc_timer0_load_storage_full<9>>.
    Found 1-bit register for signal <basesoc_timer0_load_storage_full<8>>.
    Found 1-bit register for signal <basesoc_timer0_load_storage_full<7>>.
    Found 1-bit register for signal <basesoc_timer0_load_storage_full<6>>.
    Found 1-bit register for signal <basesoc_timer0_load_storage_full<5>>.
    Found 1-bit register for signal <basesoc_timer0_load_storage_full<4>>.
    Found 1-bit register for signal <basesoc_timer0_load_storage_full<3>>.
    Found 1-bit register for signal <basesoc_timer0_load_storage_full<2>>.
    Found 1-bit register for signal <basesoc_timer0_load_storage_full<1>>.
    Found 1-bit register for signal <basesoc_timer0_load_storage_full<0>>.
    Found 1-bit register for signal <basesoc_timer0_reload_storage_full<31>>.
    Found 1-bit register for signal <basesoc_timer0_reload_storage_full<30>>.
    Found 1-bit register for signal <basesoc_timer0_reload_storage_full<29>>.
    Found 1-bit register for signal <basesoc_timer0_reload_storage_full<28>>.
    Found 1-bit register for signal <basesoc_timer0_reload_storage_full<27>>.
    Found 1-bit register for signal <basesoc_timer0_reload_storage_full<26>>.
    Found 1-bit register for signal <basesoc_timer0_reload_storage_full<25>>.
    Found 1-bit register for signal <basesoc_timer0_reload_storage_full<24>>.
    Found 1-bit register for signal <basesoc_timer0_reload_storage_full<23>>.
    Found 1-bit register for signal <basesoc_timer0_reload_storage_full<22>>.
    Found 1-bit register for signal <basesoc_timer0_reload_storage_full<21>>.
    Found 1-bit register for signal <basesoc_timer0_reload_storage_full<20>>.
    Found 1-bit register for signal <basesoc_timer0_reload_storage_full<19>>.
    Found 1-bit register for signal <basesoc_timer0_reload_storage_full<18>>.
    Found 1-bit register for signal <basesoc_timer0_reload_storage_full<17>>.
    Found 1-bit register for signal <basesoc_timer0_reload_storage_full<16>>.
    Found 1-bit register for signal <basesoc_timer0_reload_storage_full<15>>.
    Found 1-bit register for signal <basesoc_timer0_reload_storage_full<14>>.
    Found 1-bit register for signal <basesoc_timer0_reload_storage_full<13>>.
    Found 1-bit register for signal <basesoc_timer0_reload_storage_full<12>>.
    Found 1-bit register for signal <basesoc_timer0_reload_storage_full<11>>.
    Found 1-bit register for signal <basesoc_timer0_reload_storage_full<10>>.
    Found 1-bit register for signal <basesoc_timer0_reload_storage_full<9>>.
    Found 1-bit register for signal <basesoc_timer0_reload_storage_full<8>>.
    Found 1-bit register for signal <basesoc_timer0_reload_storage_full<7>>.
    Found 1-bit register for signal <basesoc_timer0_reload_storage_full<6>>.
    Found 1-bit register for signal <basesoc_timer0_reload_storage_full<5>>.
    Found 1-bit register for signal <basesoc_timer0_reload_storage_full<4>>.
    Found 1-bit register for signal <basesoc_timer0_reload_storage_full<3>>.
    Found 1-bit register for signal <basesoc_timer0_reload_storage_full<2>>.
    Found 1-bit register for signal <basesoc_timer0_reload_storage_full<1>>.
    Found 1-bit register for signal <basesoc_timer0_reload_storage_full<0>>.
    Found 1-bit register for signal <basesoc_timer0_en_storage_full>.
    Found 1-bit register for signal <basesoc_timer0_eventmanager_storage_full>.
    Found 8-bit register for signal <basesoc_interface6_bank_bus_dat_r>.
    Found 2-bit register for signal <basesoc_uart_storage_full>.
    Found 8-bit register for signal <basesoc_interface7_bank_bus_dat_r>.
    Found 1-bit register for signal <basesoc_uart_phy_storage_full<31>>.
    Found 1-bit register for signal <basesoc_uart_phy_storage_full<30>>.
    Found 1-bit register for signal <basesoc_uart_phy_storage_full<29>>.
    Found 1-bit register for signal <basesoc_uart_phy_storage_full<28>>.
    Found 1-bit register for signal <basesoc_uart_phy_storage_full<27>>.
    Found 1-bit register for signal <basesoc_uart_phy_storage_full<26>>.
    Found 1-bit register for signal <basesoc_uart_phy_storage_full<25>>.
    Found 1-bit register for signal <basesoc_uart_phy_storage_full<24>>.
    Found 1-bit register for signal <basesoc_uart_phy_storage_full<23>>.
    Found 1-bit register for signal <basesoc_uart_phy_storage_full<22>>.
    Found 1-bit register for signal <basesoc_uart_phy_storage_full<21>>.
    Found 1-bit register for signal <basesoc_uart_phy_storage_full<20>>.
    Found 1-bit register for signal <basesoc_uart_phy_storage_full<19>>.
    Found 1-bit register for signal <basesoc_uart_phy_storage_full<18>>.
    Found 1-bit register for signal <basesoc_uart_phy_storage_full<17>>.
    Found 1-bit register for signal <basesoc_uart_phy_storage_full<16>>.
    Found 1-bit register for signal <basesoc_uart_phy_storage_full<15>>.
    Found 1-bit register for signal <basesoc_uart_phy_storage_full<14>>.
    Found 1-bit register for signal <basesoc_uart_phy_storage_full<13>>.
    Found 1-bit register for signal <basesoc_uart_phy_storage_full<12>>.
    Found 1-bit register for signal <basesoc_uart_phy_storage_full<11>>.
    Found 1-bit register for signal <basesoc_uart_phy_storage_full<10>>.
    Found 1-bit register for signal <basesoc_uart_phy_storage_full<9>>.
    Found 1-bit register for signal <basesoc_uart_phy_storage_full<8>>.
    Found 1-bit register for signal <basesoc_uart_phy_storage_full<7>>.
    Found 1-bit register for signal <basesoc_uart_phy_storage_full<6>>.
    Found 1-bit register for signal <basesoc_uart_phy_storage_full<5>>.
    Found 1-bit register for signal <basesoc_uart_phy_storage_full<4>>.
    Found 1-bit register for signal <basesoc_uart_phy_storage_full<3>>.
    Found 1-bit register for signal <basesoc_uart_phy_storage_full<2>>.
    Found 1-bit register for signal <basesoc_uart_phy_storage_full<1>>.
    Found 1-bit register for signal <basesoc_uart_phy_storage_full<0>>.
    Found 1-bit register for signal <xilinxmultiregimpl0_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl0_regs1>.
    Found 8-bit register for signal <xilinxmultiregimpl1_regs0>.
    Found 8-bit register for signal <xilinxmultiregimpl1_regs1>.
    Found 12-bit register for signal <memadr>.
    Found 3-bit register for signal <memadr_1>.
    Found 10-bit register for signal <memadr_2>.
    Found 11-bit register for signal <crg_por>.
    Found finite state machine <FSM_0> for signal <refresher_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <bankmachine0_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 18                                             |
    | Inputs             | 7                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_2> for signal <bankmachine1_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 18                                             |
    | Inputs             | 7                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_3> for signal <bankmachine2_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 18                                             |
    | Inputs             | 7                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_4> for signal <bankmachine3_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 18                                             |
    | Inputs             | 7                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_5> for signal <sdram_choose_cmd_grant>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 164                                            |
    | Inputs             | 13                                             |
    | Outputs            | 8                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_6> for signal <sdram_choose_req_grant>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 164                                            |
    | Inputs             | 13                                             |
    | Outputs            | 8                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_8> for signal <cache_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 12                                             |
    | Inputs             | 7                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_9> for signal <litedramwishbone2native_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 5                                              |
    | Outputs            | 3                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_7> for signal <multiplexer_state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 34                                             |
    | Inputs             | 10                                             |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 11-bit subtractor for signal <crg_por[10]_GND_1_o_sub_1031_OUT> created at line 4754.
    Found 5-bit subtractor for signal <basesoc_uart_tx_fifo_level[4]_GND_1_o_sub_1092_OUT> created at line 4942.
    Found 5-bit subtractor for signal <basesoc_uart_rx_fifo_level[4]_GND_1_o_sub_1101_OUT> created at line 4957.
    Found 32-bit subtractor for signal <basesoc_timer0_value[31]_GND_1_o_sub_1105_OUT> created at line 4976.
    Found 20-bit subtractor for signal <waittimer0_count[19]_GND_1_o_sub_1114_OUT> created at line 5034.
    Found 20-bit subtractor for signal <waittimer1_count[19]_GND_1_o_sub_1117_OUT> created at line 5041.
    Found 20-bit subtractor for signal <waittimer2_count[19]_GND_1_o_sub_1120_OUT> created at line 5048.
    Found 20-bit subtractor for signal <waittimer3_count[19]_GND_1_o_sub_1123_OUT> created at line 5055.
    Found 20-bit subtractor for signal <waittimer4_count[19]_GND_1_o_sub_1126_OUT> created at line 5062.
    Found 10-bit subtractor for signal <sdram_count[9]_GND_1_o_sub_1162_OUT> created at line 5157.
    Found 4-bit subtractor for signal <sdram_bankmachine0_cmd_buffer_lookahead_level[3]_GND_1_o_sub_1173_OUT> created at line 5183.
    Found 3-bit subtractor for signal <sdram_bankmachine0_count[2]_GND_1_o_sub_1177_OUT> created at line 5199.
    Found 4-bit subtractor for signal <sdram_bankmachine1_cmd_buffer_lookahead_level[3]_GND_1_o_sub_1188_OUT> created at line 5225.
    Found 3-bit subtractor for signal <sdram_bankmachine1_count[2]_GND_1_o_sub_1192_OUT> created at line 5241.
    Found 4-bit subtractor for signal <sdram_bankmachine2_cmd_buffer_lookahead_level[3]_GND_1_o_sub_1203_OUT> created at line 5267.
    Found 3-bit subtractor for signal <sdram_bankmachine2_count[2]_GND_1_o_sub_1207_OUT> created at line 5283.
    Found 4-bit subtractor for signal <sdram_bankmachine3_cmd_buffer_lookahead_level[3]_GND_1_o_sub_1218_OUT> created at line 5309.
    Found 3-bit subtractor for signal <sdram_bankmachine3_count[2]_GND_1_o_sub_1222_OUT> created at line 5325.
    Found 5-bit subtractor for signal <sdram_time0[4]_GND_1_o_sub_1225_OUT> created at line 5335.
    Found 4-bit subtractor for signal <sdram_time1[3]_GND_1_o_sub_1228_OUT> created at line 5342.
    Found 17-bit subtractor for signal <basesoc_count[16]_GND_1_o_sub_1298_OUT> created at line 5571.
    Found 1-bit adder for signal <ddrphy_phase_sel_PWR_1_o_add_1036_OUT<0>> created at line 4765.
    Found 1-bit adder for signal <ddrphy_phase_half_PWR_1_o_add_1037_OUT<0>> created at line 4767.
    Found 32-bit adder for signal <basesoc_ctrl_bus_errors[31]_GND_1_o_add_1047_OUT> created at line 4829.
    Found 2-bit adder for signal <basesoc_counter[1]_GND_1_o_add_1054_OUT> created at line 4850.
    Found 4-bit adder for signal <basesoc_uart_phy_tx_bitcount[3]_GND_1_o_add_1057_OUT> created at line 4864.
    Found 33-bit adder for signal <n3782> created at line 4880.
    Found 4-bit adder for signal <basesoc_uart_phy_rx_bitcount[3]_GND_1_o_add_1069_OUT> created at line 4893.
    Found 33-bit adder for signal <n3787> created at line 4912.
    Found 4-bit adder for signal <basesoc_uart_tx_fifo_produce[3]_GND_1_o_add_1085_OUT> created at line 4931.
    Found 4-bit adder for signal <basesoc_uart_tx_fifo_consume[3]_GND_1_o_add_1087_OUT> created at line 4934.
    Found 5-bit adder for signal <basesoc_uart_tx_fifo_level[4]_GND_1_o_add_1089_OUT> created at line 4938.
    Found 4-bit adder for signal <basesoc_uart_rx_fifo_produce[3]_GND_1_o_add_1094_OUT> created at line 4946.
    Found 4-bit adder for signal <basesoc_uart_rx_fifo_consume[3]_GND_1_o_add_1096_OUT> created at line 4949.
    Found 5-bit adder for signal <basesoc_uart_rx_fifo_level[4]_GND_1_o_add_1098_OUT> created at line 4953.
    Found 7-bit adder for signal <dna_cnt[6]_GND_1_o_add_1109_OUT> created at line 4992.
    Found 2-bit adder for signal <i[1]_GND_1_o_add_1130_OUT> created at line 5076.
    Found 9-bit adder for signal <counter[8]_GND_1_o_add_1142_OUT> created at line 5100.
    Found 4-bit adder for signal <ddrphy_bitslip_cnt[3]_GND_1_o_add_1148_OUT> created at line 5111.
    Found 4-bit adder for signal <sdram_counter[3]_GND_1_o_add_1157_OUT> created at line 5148.
    Found 3-bit adder for signal <sdram_bankmachine0_cmd_buffer_lookahead_produce[2]_GND_1_o_add_1166_OUT> created at line 5172.
    Found 3-bit adder for signal <sdram_bankmachine0_cmd_buffer_lookahead_consume[2]_GND_1_o_add_1168_OUT> created at line 5175.
    Found 4-bit adder for signal <sdram_bankmachine0_cmd_buffer_lookahead_level[3]_GND_1_o_add_1170_OUT> created at line 5179.
    Found 3-bit adder for signal <sdram_bankmachine1_cmd_buffer_lookahead_produce[2]_GND_1_o_add_1181_OUT> created at line 5214.
    Found 3-bit adder for signal <sdram_bankmachine1_cmd_buffer_lookahead_consume[2]_GND_1_o_add_1183_OUT> created at line 5217.
    Found 4-bit adder for signal <sdram_bankmachine1_cmd_buffer_lookahead_level[3]_GND_1_o_add_1185_OUT> created at line 5221.
    Found 3-bit adder for signal <sdram_bankmachine2_cmd_buffer_lookahead_produce[2]_GND_1_o_add_1196_OUT> created at line 5256.
    Found 3-bit adder for signal <sdram_bankmachine2_cmd_buffer_lookahead_consume[2]_GND_1_o_add_1198_OUT> created at line 5259.
    Found 4-bit adder for signal <sdram_bankmachine2_cmd_buffer_lookahead_level[3]_GND_1_o_add_1200_OUT> created at line 5263.
    Found 3-bit adder for signal <sdram_bankmachine3_cmd_buffer_lookahead_produce[2]_GND_1_o_add_1211_OUT> created at line 5298.
    Found 3-bit adder for signal <sdram_bankmachine3_cmd_buffer_lookahead_consume[2]_GND_1_o_add_1213_OUT> created at line 5301.
    Found 4-bit adder for signal <sdram_bankmachine3_cmd_buffer_lookahead_level[3]_GND_1_o_add_1215_OUT> created at line 5305.
    Found 1-bit adder for signal <sdram_twtrcon_count_GND_1_o_add_1258_OUT<0>> created at line 5481.
    Found 25-bit adder for signal <n3837> created at line 5493.
    Found 24-bit adder for signal <sdram_bandwidth_nreads[23]_GND_1_o_add_1261_OUT> created at line 5502.
    Found 24-bit adder for signal <sdram_bandwidth_nwrites[23]_GND_1_o_add_1263_OUT> created at line 5505.
    Found 1-bit 3-to-1 multiplexer for signal <ack> created at line 3272.
    Found 1-bit 4-to-1 multiplexer for signal <rhs_array_muxed0> created at line 3890.
    Found 13-bit 4-to-1 multiplexer for signal <rhs_array_muxed1> created at line 3907.
    Found 1-bit 4-to-1 multiplexer for signal <rhs_array_muxed3> created at line 3941.
    Found 1-bit 4-to-1 multiplexer for signal <rhs_array_muxed4> created at line 3958.
    Found 1-bit 4-to-1 multiplexer for signal <t_array_muxed0> created at line 3992.
    Found 1-bit 4-to-1 multiplexer for signal <t_array_muxed1> created at line 4009.
    Found 1-bit 4-to-1 multiplexer for signal <t_array_muxed2> created at line 4026.
    Found 1-bit 4-to-1 multiplexer for signal <rhs_array_muxed6> created at line 4043.
    Found 13-bit 4-to-1 multiplexer for signal <rhs_array_muxed7> created at line 4060.
    Found 1-bit 4-to-1 multiplexer for signal <rhs_array_muxed9> created at line 4094.
    Found 1-bit 4-to-1 multiplexer for signal <rhs_array_muxed10> created at line 4111.
    Found 1-bit 4-to-1 multiplexer for signal <t_array_muxed3> created at line 4145.
    Found 1-bit 4-to-1 multiplexer for signal <t_array_muxed4> created at line 4162.
    Found 1-bit 4-to-1 multiplexer for signal <t_array_muxed5> created at line 4179.
    Found 2-bit 4-to-1 multiplexer for signal <array_muxed6> created at line 4510.
    Found 13-bit 4-to-1 multiplexer for signal <array_muxed7> created at line 4527.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed8> created at line 4544.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed9> created at line 4561.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed10> created at line 4578.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed11> created at line 4595.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed12> created at line 4612.
    Found 2-bit 4-to-1 multiplexer for signal <array_muxed13> created at line 4629.
    Found 13-bit 4-to-1 multiplexer for signal <array_muxed14> created at line 4646.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed15> created at line 4663.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed16> created at line 4680.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed17> created at line 4697.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed18> created at line 4714.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed19> created at line 4731.
    Found 8-bit 7-to-1 multiplexer for signal <basesoc_interface0_bank_bus_adr[2]_GND_1_o_wide_mux_1300_OUT> created at line 5578.
    Found 8-bit 12-to-1 multiplexer for signal <basesoc_interface1_bank_bus_adr[3]_GND_1_o_wide_mux_1304_OUT> created at line 5606.
    Found 8-bit 4-to-1 multiplexer for signal <basesoc_interface4_bank_bus_adr[1]_GND_1_o_wide_mux_1315_OUT> created at line 5959.
    Found 8-bit 21-to-1 multiplexer for signal <basesoc_interface5_bank_bus_adr[4]_GND_1_o_wide_mux_1318_OUT> created at line 5981.
    Found 8-bit 7-to-1 multiplexer for signal <basesoc_interface6_bank_bus_adr[2]_GND_1_o_wide_mux_1320_OUT> created at line 6071.
    Found 8-bit 4-to-1 multiplexer for signal <basesoc_interface7_bank_bus_adr[1]_basesoc_csrbank7_tuning_word0_w[7]_wide_mux_1323_OUT> created at line 6098.
    Found 13-bit comparator equal for signal <sdram_bankmachine0_hit> created at line 2277
    Found 13-bit comparator not equal for signal <n0294> created at line 2291
    Found 13-bit comparator equal for signal <sdram_bankmachine1_hit> created at line 2438
    Found 13-bit comparator not equal for signal <n0392> created at line 2452
    Found 13-bit comparator equal for signal <sdram_bankmachine2_hit> created at line 2599
    Found 13-bit comparator not equal for signal <n0485> created at line 2613
    Found 13-bit comparator equal for signal <sdram_bankmachine3_hit> created at line 2760
    Found 13-bit comparator not equal for signal <n0578> created at line 2774
    Found 1-bit comparator equal for signal <sdram_bankmachine0_cmd_payload_is_read_sdram_choose_req_want_reads_equal_296_o> created at line 2970
    Found 1-bit comparator equal for signal <sdram_bankmachine0_cmd_payload_is_write_sdram_choose_req_want_writes_equal_297_o> created at line 2970
    Found 1-bit comparator equal for signal <sdram_bankmachine1_cmd_payload_is_read_sdram_choose_req_want_reads_equal_298_o> created at line 2971
    Found 1-bit comparator equal for signal <sdram_bankmachine1_cmd_payload_is_write_sdram_choose_req_want_writes_equal_299_o> created at line 2971
    Found 1-bit comparator equal for signal <sdram_bankmachine2_cmd_payload_is_read_sdram_choose_req_want_reads_equal_300_o> created at line 2972
    Found 1-bit comparator equal for signal <sdram_bankmachine2_cmd_payload_is_write_sdram_choose_req_want_writes_equal_301_o> created at line 2972
    Found 1-bit comparator equal for signal <sdram_bankmachine3_cmd_payload_is_read_sdram_choose_req_want_reads_equal_302_o> created at line 2973
    Found 1-bit comparator equal for signal <sdram_bankmachine3_cmd_payload_is_write_sdram_choose_req_want_writes_equal_303_o> created at line 2973
    Found 21-bit comparator equal for signal <tag_do_tag[20]_GND_1_o_equal_397_o> created at line 3208
    Found 11-bit comparator greater for signal <GND_1_o_crg_por[10]_LessThan_1027_o> created at line 4748
    Found 1-bit comparator equal for signal <ddrphy_phase_half_ddrphy_phase_sys_equal_1036_o> created at line 4762
    Found 7-bit comparator greater for signal <dna_cnt[6]_PWR_1_o_LessThan_1109_o> created at line 4991
    Found 7-bit comparator greater for signal <dna_cnt[6]_GND_1_o_LessThan_1613_o> created at line 6589
    WARNING:Xst:2404 -  FFs/Latches <sdram_cmd_payload_ba<1:0>> (without init value) have a constant value of 0 in block <top>.
    Summary:
	inferred  10 RAM(s).
	inferred  50 Adder/Subtractor(s).
	inferred 1568 D-type flip-flop(s).
	inferred  21 Comparator(s).
	inferred 407 Multiplexer(s).
	inferred  10 Finite State Machine(s).
Unit <top> synthesized.

Synthesizing Unit <VexRiscv>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v".
WARNING:Xst:647 - Input <iBusWishbone_ERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dBusWishbone_ERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" line 2381: Output port <io_cpu_fetch_physicalAddress> of the instance <IBusCachedPlugin_cache> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" line 2381: Output port <io_mem_cmd_payload_size> of the instance <IBusCachedPlugin_cache> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" line 2381: Output port <io_flush_rsp> of the instance <IBusCachedPlugin_cache> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" line 2381: Output port <io_cpu_fetch_mmuBus_cmd_bypassTranslation> of the instance <IBusCachedPlugin_cache> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" line 2381: Output port <io_cpu_fetch_mmuBus_end> of the instance <IBusCachedPlugin_cache> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" line 2428: Output port <io_cpu_memory_mmuBus_cmd_bypassTranslation> of the instance <dataCache_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" line 2428: Output port <io_cpu_memory_mmuBus_end> of the instance <dataCache_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" line 2428: Output port <io_mem_cmd_payload_last> of the instance <dataCache_1> is unconnected or connected to loadless signal.
    Found 32-bit register for signal <_zz_236>.
    Found 2-bit register for signal <_zz_108>.
    Found 32-bit register for signal <IBusCachedPlugin_fetchPc_pcReg>.
    Found 1-bit register for signal <IBusCachedPlugin_fetchPc_inc>.
    Found 1-bit register for signal <_zz_115>.
    Found 1-bit register for signal <_zz_117>.
    Found 1-bit register for signal <_zz_122>.
    Found 1-bit register for signal <IBusCachedPlugin_injector_nextPcCalc_valids_0>.
    Found 1-bit register for signal <IBusCachedPlugin_injector_nextPcCalc_valids_1>.
    Found 1-bit register for signal <IBusCachedPlugin_injector_nextPcCalc_valids_2>.
    Found 1-bit register for signal <IBusCachedPlugin_injector_nextPcCalc_valids_3>.
    Found 1-bit register for signal <IBusCachedPlugin_injector_nextPcCalc_valids_4>.
    Found 1-bit register for signal <IBusCachedPlugin_injector_decodeRemoved>.
    Found 1-bit register for signal <_zz_156>.
    Found 6-bit register for signal <memory_DivPlugin_div_counter_value>.
    Found 1-bit register for signal <_zz_175>.
    Found 1-bit register for signal <CsrPlugin_mstatus_MIE>.
    Found 1-bit register for signal <CsrPlugin_mstatus_MPIE>.
    Found 2-bit register for signal <CsrPlugin_mstatus_MPP>.
    Found 1-bit register for signal <CsrPlugin_mip_MEIP>.
    Found 1-bit register for signal <CsrPlugin_mip_MSIP>.
    Found 1-bit register for signal <CsrPlugin_mie_MEIE>.
    Found 1-bit register for signal <CsrPlugin_mie_MTIE>.
    Found 1-bit register for signal <CsrPlugin_mie_MSIE>.
    Found 1-bit register for signal <CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode>.
    Found 1-bit register for signal <CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute>.
    Found 1-bit register for signal <CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory>.
    Found 1-bit register for signal <CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack>.
    Found 32-bit register for signal <_zz_196>.
    Found 1-bit register for signal <execute_arbitration_isValid>.
    Found 1-bit register for signal <memory_arbitration_isValid>.
    Found 1-bit register for signal <writeBack_arbitration_isValid>.
    Found 32-bit register for signal <memory_to_writeBack_REGFILE_WRITE_DATA>.
    Found 32-bit register for signal <memory_to_writeBack_INSTRUCTION>.
    Found 3-bit register for signal <_zz_199>.
    Found 1-bit register for signal <_zz_200>.
    Found 3-bit register for signal <_zz_202>.
    Found 1-bit register for signal <_zz_208>.
    Found 32-bit register for signal <_zz_118>.
    Found 32-bit register for signal <_zz_241>.
    Found 1-bit register for signal <memory_DivPlugin_rs1<32>>.
    Found 1-bit register for signal <memory_DivPlugin_rs1<31>>.
    Found 1-bit register for signal <_zz_347<31>>.
    Found 1-bit register for signal <_zz_347<30>>.
    Found 1-bit register for signal <_zz_347<29>>.
    Found 1-bit register for signal <_zz_347<28>>.
    Found 1-bit register for signal <_zz_347<27>>.
    Found 1-bit register for signal <_zz_347<26>>.
    Found 1-bit register for signal <_zz_347<25>>.
    Found 1-bit register for signal <_zz_347<24>>.
    Found 1-bit register for signal <_zz_347<23>>.
    Found 1-bit register for signal <_zz_347<22>>.
    Found 1-bit register for signal <_zz_347<21>>.
    Found 1-bit register for signal <_zz_347<20>>.
    Found 1-bit register for signal <_zz_347<19>>.
    Found 1-bit register for signal <_zz_347<18>>.
    Found 1-bit register for signal <_zz_347<17>>.
    Found 1-bit register for signal <_zz_347<16>>.
    Found 1-bit register for signal <_zz_347<15>>.
    Found 1-bit register for signal <_zz_347<14>>.
    Found 1-bit register for signal <_zz_347<13>>.
    Found 1-bit register for signal <_zz_347<12>>.
    Found 1-bit register for signal <_zz_347<11>>.
    Found 1-bit register for signal <_zz_347<10>>.
    Found 1-bit register for signal <_zz_347<9>>.
    Found 1-bit register for signal <_zz_347<8>>.
    Found 1-bit register for signal <_zz_347<7>>.
    Found 1-bit register for signal <_zz_347<6>>.
    Found 1-bit register for signal <_zz_347<5>>.
    Found 1-bit register for signal <_zz_347<4>>.
    Found 1-bit register for signal <_zz_347<3>>.
    Found 1-bit register for signal <_zz_347<2>>.
    Found 1-bit register for signal <_zz_347<1>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<31>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<30>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<29>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<28>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<27>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<26>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<25>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<24>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<23>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<22>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<21>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<20>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<19>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<18>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<17>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<16>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<15>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<14>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<13>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<12>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<11>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<10>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<9>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<8>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<7>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<6>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<5>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<4>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<3>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<2>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<1>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<0>>.
    Found 32-bit register for signal <memory_DivPlugin_div_result>.
    Found 32-bit register for signal <memory_DivPlugin_rs2>.
    Found 1-bit register for signal <memory_DivPlugin_div_needRevert>.
    Found 5-bit register for signal <_zz_176>.
    Found 32-bit register for signal <_zz_177>.
    Found 4-bit register for signal <CsrPlugin_exceptionPortCtrl_exceptionContext_code>.
    Found 32-bit register for signal <CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr>.
    Found 32-bit register for signal <CsrPlugin_mepc>.
    Found 1-bit register for signal <CsrPlugin_mcause_interrupt>.
    Found 4-bit register for signal <CsrPlugin_mcause_exceptionCode>.
    Found 1-bit register for signal <_zz_195>.
    Found 32-bit register for signal <CsrPlugin_mbadaddr>.
    Found 1-bit register for signal <execute_CsrPlugin_readDataRegValid>.
    Found 32-bit register for signal <_zz_197>.
    Found 32-bit register for signal <decode_to_execute_RS2>.
    Found 1-bit register for signal <decode_to_execute_SRC_USE_SUB_LESS>.
    Found 1-bit register for signal <decode_to_execute_IS_MUL>.
    Found 1-bit register for signal <execute_to_memory_IS_MUL>.
    Found 1-bit register for signal <memory_to_writeBack_IS_MUL>.
    Found 52-bit register for signal <memory_to_writeBack_MUL_LOW>.
    Found 1-bit register for signal <decode_to_execute_MEMORY_MANAGMENT>.
    Found 2-bit register for signal <decode_to_execute_ENV_CTRL>.
    Found 2-bit register for signal <decode_to_execute_ALU_CTRL>.
    Found 1-bit register for signal <decode_to_execute_PREDICTION_HAD_BRANCHED2>.
    Found 34-bit register for signal <execute_to_memory_MUL_HL>.
    Found 2-bit register for signal <decode_to_execute_SRC1_CTRL>.
    Found 34-bit register for signal <execute_to_memory_MUL_HH>.
    Found 34-bit register for signal <memory_to_writeBack_MUL_HH>.
    Found 1-bit register for signal <decode_to_execute_IS_RS2_SIGNED>.
    Found 1-bit register for signal <decode_to_execute_REGFILE_WRITE_VALID>.
    Found 1-bit register for signal <execute_to_memory_REGFILE_WRITE_VALID>.
    Found 1-bit register for signal <memory_to_writeBack_REGFILE_WRITE_VALID>.
    Found 1-bit register for signal <execute_to_memory_BRANCH_DO>.
    Found 32-bit register for signal <decode_to_execute_INSTRUCTION>.
    Found 32-bit register for signal <execute_to_memory_INSTRUCTION>.
    Found 32-bit register for signal <decode_to_execute_RS1>.
    Found 1-bit register for signal <decode_to_execute_BYPASSABLE_MEMORY_STAGE>.
    Found 1-bit register for signal <execute_to_memory_BYPASSABLE_MEMORY_STAGE>.
    Found 1-bit register for signal <decode_to_execute_IS_DIV>.
    Found 1-bit register for signal <execute_to_memory_IS_DIV>.
    Found 1-bit register for signal <decode_to_execute_IS_CSR>.
    Found 34-bit register for signal <execute_to_memory_MUL_LH>.
    Found 1-bit register for signal <decode_to_execute_CSR_WRITE_OPCODE>.
    Found 1-bit register for signal <decode_to_execute_SRC_LESS_UNSIGNED>.
    Found 2-bit register for signal <decode_to_execute_BRANCH_CTRL>.
    Found 32-bit register for signal <execute_to_memory_MUL_LL>.
    Found 2-bit register for signal <decode_to_execute_ALU_BITWISE_CTRL>.
    Found 32-bit register for signal <execute_to_memory_BRANCH_CALC>.
    Found 2-bit register for signal <decode_to_execute_SRC2_CTRL>.
    Found 32-bit register for signal <execute_to_memory_SHIFT_RIGHT>.
    Found 1-bit register for signal <decode_to_execute_IS_RS1_SIGNED>.
    Found 32-bit register for signal <decode_to_execute_PC>.
    Found 32-bit register for signal <execute_to_memory_PC>.
    Found 32-bit register for signal <memory_to_writeBack_PC>.
    Found 1-bit register for signal <decode_to_execute_BYPASSABLE_EXECUTE_STAGE>.
    Found 2-bit register for signal <execute_to_memory_MEMORY_ADDRESS_LOW>.
    Found 2-bit register for signal <memory_to_writeBack_MEMORY_ADDRESS_LOW>.
    Found 1-bit register for signal <decode_to_execute_MEMORY_ENABLE>.
    Found 1-bit register for signal <execute_to_memory_MEMORY_ENABLE>.
    Found 1-bit register for signal <memory_to_writeBack_MEMORY_ENABLE>.
    Found 1-bit register for signal <decode_to_execute_FLUSH_ALL>.
    Found 1-bit register for signal <execute_to_memory_FLUSH_ALL>.
    Found 1-bit register for signal <decode_to_execute_MEMORY_WR>.
    Found 1-bit register for signal <execute_to_memory_MEMORY_WR>.
    Found 1-bit register for signal <memory_to_writeBack_MEMORY_WR>.
    Found 32-bit register for signal <execute_to_memory_REGFILE_WRITE_DATA>.
    Found 2-bit register for signal <decode_to_execute_SHIFT_CTRL>.
    Found 2-bit register for signal <execute_to_memory_SHIFT_CTRL>.
    Found 32-bit register for signal <CsrPlugin_mtvec>.
    Found 32-bit register for signal <_zz_201>.
    Found 32-bit register for signal <_zz_209>.
    Found 32-bit register for signal <_zz_235>.
    Found 4-bit subtractor for signal <_zz_291> created at line 2119.
    Found 2-bit subtractor for signal <_zz_364> created at line 2192.
    Found 33-bit subtractor for signal <_zz_168> created at line 3488.
    Found 32-bit adder for signal <_zz_320> created at line 2148.
    Found 32-bit adder for signal <_zz_321> created at line 2149.
    Found 33-bit adder for signal <_zz_352> created at line 2180.
    Found 32-bit adder for signal <IBusCachedPlugin_fetchPc_pcReg[31]__zz_293[31]_add_388_OUT> created at line 2913.
    Found 32-bit adder for signal <_zz_93> created at line 3013.
    Found 66-bit adder for signal <writeBack_MulPlugin_result> created at line 3465.
    Found 6-bit adder for signal <memory_DivPlugin_div_counter_value[5]__zz_345[5]_add_551_OUT> created at line 3479.
    Found 32-bit adder for signal <execute_BranchPlugin_branchAdder> created at line 3638.
    Found 3-bit adder for signal <zz_199[2]_GND_2_o_add_685_OUT> created at line 4076.
    Found 3-bit adder for signal <zz_202[2]_GND_2_o_add_688_OUT> created at line 4081.
    Found 33-bit adder for signal <zz_172[32]__zz_356[32]_add_719_OUT> created at line 4108.
    Found 32-bit adder for signal <execute_RS2[31]__zz_358[31]_add_722_OUT> created at line 4109.
    Found 52-bit adder for signal <_n4377> created at line 1633.
    Found 52-bit adder for signal <_zz_31> created at line 1633.
    Found 33-bit shifter arithmetic right for signal <_zz_328> created at line 2156
    Found 16x16-bit multiplier for signal <_zz_35> created at line 3460.
    Found 17x17-bit multiplier for signal <_zz_34> created at line 3461.
    Found 17x17-bit multiplier for signal <_zz_33> created at line 3462.
    Found 17x17-bit multiplier for signal <_zz_32> created at line 3463.
    Found 32x32-bit dual-port RAM <Mram_RegFilePlugin_regFile> for signal <RegFilePlugin_regFile>.
    Found 32-bit 4-to-1 multiplexer for signal <_zz_239> created at line 2481.
    Found 32-bit 3-to-1 multiplexer for signal <memory_SHIFT_CTRL[1]_memory_SHIFT_RIGHT[31]_wide_mux_350_OUT> created at line 2665.
    Found 1-bit 4-to-1 multiplexer for signal <writeBack_DBusCachedPlugin_rspShifted<7>> created at line 3099.
    Found 1-bit 4-to-1 multiplexer for signal <writeBack_DBusCachedPlugin_rspShifted<6>> created at line 3099.
    Found 1-bit 4-to-1 multiplexer for signal <writeBack_DBusCachedPlugin_rspShifted<5>> created at line 3099.
    Found 1-bit 4-to-1 multiplexer for signal <writeBack_DBusCachedPlugin_rspShifted<4>> created at line 3099.
    Found 1-bit 4-to-1 multiplexer for signal <writeBack_DBusCachedPlugin_rspShifted<3>> created at line 3099.
    Found 1-bit 4-to-1 multiplexer for signal <writeBack_DBusCachedPlugin_rspShifted<2>> created at line 3099.
    Found 1-bit 4-to-1 multiplexer for signal <writeBack_DBusCachedPlugin_rspShifted<1>> created at line 3099.
    Found 1-bit 4-to-1 multiplexer for signal <writeBack_DBusCachedPlugin_rspShifted<0>> created at line 3099.
    Found 32-bit 4-to-1 multiplexer for signal <execute_IntAluPlugin_bitwise> created at line 3245.
    Found 32-bit 4-to-1 multiplexer for signal <_zz_163> created at line 3340.
    Found 5-bit comparator equal for signal <zz_176[4]_decode_INSTRUCTION[19]_equal_319_o> created at line 2591
    Found 5-bit comparator equal for signal <zz_176[4]_decode_INSTRUCTION[24]_equal_321_o> created at line 2594
    Found 1-bit comparator equal for signal <execute_SRC1[31]_execute_SRC2[31]_equal_527_o> created at line 3358
    Found 5-bit comparator equal for signal <_zz_179> created at line 3539
    Found 5-bit comparator equal for signal <_zz_180> created at line 3540
    Found 5-bit comparator equal for signal <_zz_181> created at line 3541
    Found 5-bit comparator equal for signal <_zz_182> created at line 3542
    Found 5-bit comparator equal for signal <_zz_183> created at line 3543
    Found 5-bit comparator equal for signal <_zz_184> created at line 3544
    Found 32-bit comparator equal for signal <execute_BranchPlugin_eq> created at line 3546
    Found 1-bit comparator not equal for signal <n1116> created at line 3577
    Found 3-bit comparator equal for signal <_zz_206> created at line 3848
    WARNING:Xst:2404 -  FFs/Latches <CsrPlugin_mip_MTIP<0:0>> (without init value) have a constant value of 0 in block <VexRiscv>.
    Summary:
	inferred   2 RAM(s).
	inferred   4 Multiplier(s).
	inferred  16 Adder/Subtractor(s).
	inferred 1290 D-type flip-flop(s).
	inferred  12 Comparator(s).
	inferred 264 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
Unit <VexRiscv> synthesized.

Synthesizing Unit <InstructionCache>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v".
WARNING:Xst:647 - Input <io_cpu_prefetch_pc<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <io_cpu_prefetch_pc<31:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <io_cpu_decode_pc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <io_cpu_prefetch_isValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <io_cpu_fetch_mmuBus_rsp_isIoAccess> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <io_cpu_fetch_mmuBus_rsp_allowRead> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <io_cpu_fetch_mmuBus_rsp_allowWrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <io_cpu_fetch_mmuBus_rsp_hit> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <io_cpu_decode_isValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 128x22-bit dual-port RAM <Mram_ways_0_tags> for signal <ways_0_tags>.
    Found 1024x32-bit dual-port RAM <Mram_ways_0_datas> for signal <ways_0_datas>.
    Register <_zz_5> equivalent to <_zz_3> has been removed
    Found 32-bit register for signal <_zz_14>.
    Found 1-bit register for signal <lineLoader_valid>.
    Found 1-bit register for signal <lineLoader_write_tag_0_payload_data_error>.
    Found 8-bit register for signal <lineLoader_flushCounter>.
    Found 1-bit register for signal <lineLoader_flushFromInterface>.
    Found 1-bit register for signal <lineLoader_cmdSent>.
    Found 3-bit register for signal <lineLoader_wordIndex>.
    Found 32-bit register for signal <lineLoader_address>.
    Found 1-bit register for signal <_zz_3>.
    Found 32-bit register for signal <decodeStage_mmuRsp_physicalAddress>.
    Found 1-bit register for signal <decodeStage_mmuRsp_miss>.
    Found 1-bit register for signal <decodeStage_hit_tags_0_valid>.
    Found 1-bit register for signal <decodeStage_hit_tags_0_error>.
    Found 20-bit register for signal <decodeStage_hit_tags_0_address>.
    Found 32-bit register for signal <_zz_12>.
    Found 22-bit register for signal <_zz_13>.
    Found 8-bit adder for signal <lineLoader_flushCounter[7]_GND_3_o_add_35_OUT> created at line 296.
    Found 3-bit adder for signal <lineLoader_wordIndex[2]_GND_3_o_add_39_OUT> created at line 311.
    Found 20-bit comparator equal for signal <decodeStage_hit_tags_0_address[19]_decodeStage_mmuRsp_physicalAddress[31]_equal_29_o> created at line 266
    Summary:
	inferred   2 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred 188 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   7 Multiplexer(s).
Unit <InstructionCache> synthesized.

Synthesizing Unit <DataCache>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v".
WARNING:Xst:647 - Input <io_cpu_memory_mmuBus_rsp_allowExecute> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <io_cpu_memory_mmuBus_rsp_hit> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 128x22-bit dual-port RAM <Mram_way_tags> for signal <way_tags>.
    Found 1024x8-bit dual-port RAM <Mram_way_data_symbol0> for signal <way_data_symbol0>.
    Found 1024x8-bit dual-port RAM <Mram_way_data_symbol1> for signal <way_data_symbol1>.
    Found 1024x8-bit dual-port RAM <Mram_way_data_symbol2> for signal <way_data_symbol2>.
    Found 1024x8-bit dual-port RAM <Mram_way_data_symbol3> for signal <way_data_symbol3>.
    Found 8x32-bit dual-port RAM <Mram_victim_buffer> for signal <victim_buffer>.
    Found 8-bit register for signal <_zz_61>.
    Found 8-bit register for signal <_zz_62>.
    Found 8-bit register for signal <_zz_63>.
    Found 8-bit register for signal <_zz_64>.
    Found 32-bit register for signal <_zz_44>.
    Found 7-bit register for signal <way_tagReadRspOneAddress>.
    Found 1-bit register for signal <_zz_6>.
    Found 7-bit register for signal <_zz_7>.
    Found 1-bit register for signal <_zz_8>.
    Found 1-bit register for signal <_zz_9>.
    Found 20-bit register for signal <_zz_10>.
    Found 10-bit register for signal <way_dataReadRspOneAddress>.
    Found 1-bit register for signal <_zz_14>.
    Found 10-bit register for signal <_zz_15>.
    Found 1-bit register for signal <_zz_17<3>>.
    Found 1-bit register for signal <_zz_17<2>>.
    Found 1-bit register for signal <_zz_17<1>>.
    Found 1-bit register for signal <_zz_17<0>>.
    Found 1-bit register for signal <_zz_16<31>>.
    Found 1-bit register for signal <_zz_16<30>>.
    Found 1-bit register for signal <_zz_16<29>>.
    Found 1-bit register for signal <_zz_16<28>>.
    Found 1-bit register for signal <_zz_16<27>>.
    Found 1-bit register for signal <_zz_16<26>>.
    Found 1-bit register for signal <_zz_16<25>>.
    Found 1-bit register for signal <_zz_16<24>>.
    Found 1-bit register for signal <_zz_16<23>>.
    Found 1-bit register for signal <_zz_16<22>>.
    Found 1-bit register for signal <_zz_16<21>>.
    Found 1-bit register for signal <_zz_16<20>>.
    Found 1-bit register for signal <_zz_16<19>>.
    Found 1-bit register for signal <_zz_16<18>>.
    Found 1-bit register for signal <_zz_16<17>>.
    Found 1-bit register for signal <_zz_16<16>>.
    Found 1-bit register for signal <_zz_16<15>>.
    Found 1-bit register for signal <_zz_16<14>>.
    Found 1-bit register for signal <_zz_16<13>>.
    Found 1-bit register for signal <_zz_16<12>>.
    Found 1-bit register for signal <_zz_16<11>>.
    Found 1-bit register for signal <_zz_16<10>>.
    Found 1-bit register for signal <_zz_16<9>>.
    Found 1-bit register for signal <_zz_16<8>>.
    Found 1-bit register for signal <_zz_16<7>>.
    Found 1-bit register for signal <_zz_16<6>>.
    Found 1-bit register for signal <_zz_16<5>>.
    Found 1-bit register for signal <_zz_16<4>>.
    Found 1-bit register for signal <_zz_16<3>>.
    Found 1-bit register for signal <_zz_16<2>>.
    Found 1-bit register for signal <_zz_16<1>>.
    Found 1-bit register for signal <_zz_16<0>>.
    Found 1-bit register for signal <way_tagReadRspTwo_used>.
    Found 1-bit register for signal <way_tagReadRspTwo_dirty>.
    Found 20-bit register for signal <way_tagReadRspTwo_address>.
    Found 10-bit register for signal <_zz_20>.
    Found 8-bit register for signal <_zz_23>.
    Found 8-bit register for signal <_zz_24>.
    Found 8-bit register for signal <_zz_25>.
    Found 8-bit register for signal <_zz_26>.
    Found 32-bit register for signal <_zz_29>.
    Found 32-bit register for signal <_zz_35>.
    Found 1-bit register for signal <stageA_request_kind>.
    Found 1-bit register for signal <stageA_request_wr>.
    Found 32-bit register for signal <stageA_request_address>.
    Found 32-bit register for signal <stageA_request_data>.
    Found 2-bit register for signal <stageA_request_size>.
    Found 1-bit register for signal <stageA_request_forceUncachedAccess>.
    Found 1-bit register for signal <stageA_request_clean>.
    Found 1-bit register for signal <stageA_request_invalidate>.
    Found 1-bit register for signal <stageA_request_way>.
    Found 1-bit register for signal <stageB_request_kind>.
    Found 1-bit register for signal <stageB_request_wr>.
    Found 32-bit register for signal <stageB_request_address>.
    Found 32-bit register for signal <stageB_request_kind[0]_X_4_o_select_86_OUT>.
    Found 2-bit register for signal <stageB_request_size>.
    Found 1-bit register for signal <stageB_request_forceUncachedAccess>.
    Found 1-bit register for signal <stageB_request_clean>.
    Found 1-bit register for signal <stageB_request_invalidate>.
    Found 1-bit register for signal <stageB_request_way>.
    Found 1-bit register for signal <stageB_mmuRsp_isIoAccess>.
    Found 1-bit register for signal <stageB_mmuRsp_miss>.
    Found 1-bit register for signal <stageB_waysHit>.
    Found 1-bit register for signal <stageB_delayedIsStuck>.
    Found 1-bit register for signal <stageB_delayedWaysHitValid>.
    Found 1-bit register for signal <_zz_27>.
    Found 1-bit register for signal <_zz_28>.
    Found 4-bit register for signal <victim_readLineCmdCounter>.
    Found 1-bit register for signal <victim_dataReadRestored>.
    Found 4-bit register for signal <victim_readLineRspCounter>.
    Found 1-bit register for signal <_zz_30>.
    Found 4-bit register for signal <victim_bufferReadCounter>.
    Found 1-bit register for signal <_zz_33>.
    Found 1-bit register for signal <_zz_34>.
    Found 3-bit register for signal <victim_bufferReadedCounter>.
    Found 1-bit register for signal <stageB_victimNotSent>.
    Found 1-bit register for signal <stageB_loadingNotDone>.
    Found 1-bit register for signal <stageB_hadMemRspError>.
    Found 1-bit register for signal <stageB_bootEvicts_valid>.
    Found 32-bit register for signal <stageB_mmuRsp_physicalAddress>.
    Found 1-bit register for signal <loader_valid>.
    Found 1-bit register for signal <loader_memCmdSent>.
    Found 3-bit register for signal <loader_counter_value>.
    Found 1-bit register for signal <_zz_40>.
    Found 22-bit register for signal <_zz_42>.
    Found 3-bit adder for signal <loader_counter_valueNext> created at line 914.
    Found 4-bit adder for signal <victim_readLineCmdCounter[3]_GND_4_o_add_193_OUT> created at line 1084.
    Found 4-bit adder for signal <victim_readLineRspCounter[3]_GND_4_o_add_196_OUT> created at line 1094.
    Found 4-bit adder for signal <victim_bufferReadCounter[3]_GND_4_o_add_198_OUT> created at line 1097.
    Found 3-bit adder for signal <victim_bufferReadedCounter[2]_GND_4_o_add_200_OUT> created at line 1110.
    Found 7-bit adder for signal <stageB_mmuRsp_physicalAddress[11]_GND_4_o_add_204_OUT> created at line 1138.
    Found 4-bit shifter logical left for signal <stageB_request_kind[0]_X_4_o_select_87_OUT> created at line 744
    Found 7-bit comparator equal for signal <tagsWriteCmd_payload_address[6]_way_tagReadRspOneAddress[6]_equal_106_o> created at line 821
    Found 7-bit comparator equal for signal <zz_7[6]_way_tagReadRspOneAddress[6]_equal_107_o> created at line 822
    Found 10-bit comparator equal for signal <dataWriteCmd_payload_address[9]_way_dataReadRspOneAddress[9]_equal_110_o> created at line 827
    Found 10-bit comparator equal for signal <zz_15[9]_way_dataReadRspOneAddress[9]_equal_111_o> created at line 829
    Found 10-bit comparator equal for signal <zz_20[9]_dataWriteCmd_payload_address[9]_equal_119_o> created at line 844
    Found 4-bit comparator greater for signal <victim_bufferReadStream_valid> created at line 850
    Found 20-bit comparator equal for signal <io_cpu_memory_mmuBus_rsp_physicalAddress[31]_way_tagReadRspTwoRegIn_address[19]_equal_171_o> created at line 1043
    Summary:
	inferred   6 RAM(s).
	inferred   6 Adder/Subtractor(s).
	inferred 520 D-type flip-flop(s).
	inferred   7 Comparator(s).
	inferred 143 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
Unit <DataCache> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 20
 1024x22-bit dual-port RAM                             : 1
 1024x32-bit dual-port RAM                             : 1
 1024x64-bit dual-port RAM                             : 1
 1024x8-bit dual-port RAM                              : 4
 128x22-bit dual-port RAM                              : 2
 16x10-bit dual-port RAM                               : 2
 32x32-bit dual-port RAM                               : 2
 4096x32-bit dual-port RAM                             : 1
 8x24-bit dual-port RAM                                : 4
 8x32-bit dual-port RAM                                : 1
 8x8-bit single-port Read Only RAM                     : 1
# Multipliers                                          : 4
 16x16-bit multiplier                                  : 1
 17x17-bit multiplier                                  : 3
# Adders/Subtractors                                   : 74
 1-bit adder                                           : 3
 10-bit subtractor                                     : 1
 11-bit subtractor                                     : 1
 17-bit subtractor                                     : 1
 2-bit adder                                           : 2
 2-bit subtractor                                      : 1
 20-bit subtractor                                     : 5
 24-bit adder                                          : 2
 25-bit adder                                          : 1
 3-bit adder                                           : 13
 3-bit subtractor                                      : 4
 32-bit adder                                          : 6
 32-bit subtractor                                     : 1
 33-bit adder                                          : 4
 33-bit subtractor                                     : 1
 4-bit adder                                           : 11
 4-bit addsub                                          : 4
 4-bit subtractor                                      : 2
 5-bit addsub                                          : 2
 5-bit subtractor                                      : 1
 52-bit adder                                          : 2
 6-bit adder                                           : 1
 66-bit adder                                          : 1
 7-bit adder                                           : 2
 8-bit adder                                           : 1
 9-bit adder                                           : 1
# Registers                                            : 491
 1-bit register                                        : 268
 10-bit register                                       : 5
 11-bit register                                       : 1
 12-bit register                                       : 1
 13-bit register                                       : 10
 14-bit register                                       : 1
 16-bit register                                       : 1
 17-bit register                                       : 1
 2-bit register                                        : 26
 20-bit register                                       : 7
 21-bit register                                       : 4
 22-bit register                                       : 3
 24-bit register                                       : 6
 25-bit register                                       : 1
 3-bit register                                        : 18
 32-bit register                                       : 54
 34-bit register                                       : 4
 4-bit register                                        : 22
 5-bit register                                        : 6
 52-bit register                                       : 1
 57-bit register                                       : 1
 6-bit register                                        : 3
 7-bit register                                        : 3
 8-bit register                                        : 43
 9-bit register                                        : 1
# Comparators                                          : 41
 1-bit comparator equal                                : 10
 1-bit comparator not equal                            : 1
 10-bit comparator equal                               : 3
 11-bit comparator greater                             : 1
 13-bit comparator equal                               : 4
 13-bit comparator not equal                           : 4
 20-bit comparator equal                               : 2
 21-bit comparator equal                               : 1
 3-bit comparator equal                                : 1
 32-bit comparator equal                               : 1
 4-bit comparator greater                              : 1
 5-bit comparator equal                                : 8
 7-bit comparator equal                                : 2
 7-bit comparator greater                              : 2
# Multiplexers                                         : 821
 1-bit 2-to-1 multiplexer                              : 561
 1-bit 3-to-1 multiplexer                              : 1
 1-bit 4-to-1 multiplexer                              : 30
 10-bit 2-to-1 multiplexer                             : 5
 13-bit 2-to-1 multiplexer                             : 7
 13-bit 4-to-1 multiplexer                             : 4
 17-bit 2-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 7
 2-bit 4-to-1 multiplexer                              : 2
 20-bit 2-to-1 multiplexer                             : 7
 24-bit 2-to-1 multiplexer                             : 2
 3-bit 2-to-1 multiplexer                              : 11
 30-bit 2-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 77
 32-bit 3-to-1 multiplexer                             : 1
 32-bit 4-to-1 multiplexer                             : 2
 33-bit 2-to-1 multiplexer                             : 2
 4-bit 2-to-1 multiplexer                              : 23
 6-bit 2-to-1 multiplexer                              : 2
 64-bit 2-to-1 multiplexer                             : 3
 7-bit 2-to-1 multiplexer                              : 1
 8-bit 12-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 63
 8-bit 21-to-1 multiplexer                             : 1
 8-bit 4-to-1 multiplexer                              : 2
 8-bit 7-to-1 multiplexer                              : 2
 9-bit 2-to-1 multiplexer                              : 2
# Logic shifters                                       : 2
 33-bit shifter arithmetic right                       : 1
 4-bit shifter logical left                            : 1
# FSMs                                                 : 10
# Xors                                                 : 2
 1-bit xor2                                            : 1
 32-bit xor2                                           : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <DataCache>.
The following registers are absorbed into accumulator <loader_counter_value>: 1 register on signal <loader_counter_value>.
The following registers are absorbed into counter <victim_bufferReadedCounter>: 1 register on signal <victim_bufferReadedCounter>.
INFO:Xst:3231 - The small RAM <Mram_victim_buffer> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 32-bit                     |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <_zz_30>        | high     |
    |     addrA          | connected to signal <victim_readLineRspCounter<2:0>> |          |
    |     diA            | connected to signal <(_zz_64,_zz_63,_zz_62,_zz_61)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 32-bit                     |          |
    |     addrB          | connected to signal <victim_bufferReadCounter<2:0>> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_way_data_symbol0> will be implemented as a BLOCK RAM, absorbing the following register(s): <_zz_64,_zz_63,_zz_62,_zz_61>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 8-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <dataWriteCmd_payload_address> |          |
    |     diA            | connected to signal <dataWriteCmd_payload_data<7:0>> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     enB            | connected to signal <dataReadCmd_valid> | high     |
    |     addrB          | connected to signal <dataReadCmd_payload> |          |
    |     doB            | connected to signal <_zz_64,_zz_63,_zz_62,_zz_61> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_way_data_symbol1> will be implemented as a BLOCK RAM, absorbing the following register(s): <_zz_64,_zz_63,_zz_62,_zz_61_sliced>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 8-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <dataWriteCmd_payload_address> |          |
    |     diA            | connected to signal <dataWriteCmd_payload_data<15:8>> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     enB            | connected to signal <dataReadCmd_valid> | high     |
    |     addrB          | connected to signal <dataReadCmd_payload> |          |
    |     doB            | connected to signal <_zz_64,_zz_63,_zz_62,_zz_61> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_way_data_symbol2> will be implemented as a BLOCK RAM, absorbing the following register(s): <_zz_64,_zz_63,_zz_62,_zz_61_sliced_sliced>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 8-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <dataWriteCmd_payload_address> |          |
    |     diA            | connected to signal <dataWriteCmd_payload_data<23:16>> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     enB            | connected to signal <dataReadCmd_valid> | high     |
    |     addrB          | connected to signal <dataReadCmd_payload> |          |
    |     doB            | connected to signal <_zz_64,_zz_63,_zz_62,_zz_61> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_way_data_symbol3> will be implemented as a BLOCK RAM, absorbing the following register(s): <_zz_64,_zz_63,_zz_62,_zz_61_sliced_sliced_sliced>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 8-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <dataWriteCmd_payload_address> |          |
    |     diA            | connected to signal <dataWriteCmd_payload_data<31:24>> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     enB            | connected to signal <dataReadCmd_valid> | high     |
    |     addrB          | connected to signal <dataReadCmd_payload> |          |
    |     doB            | connected to signal <_zz_64,_zz_63,_zz_62,_zz_61> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_way_tags> will be implemented as a BLOCK RAM, absorbing the following register(s): <_zz_42>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 22-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <tagsWriteCmd_valid> | high     |
    |     addrA          | connected to signal <stageB_mmuRsp_physicalAddress<11:5>> |          |
    |     diA            | connected to signal <(stageB_mmuRsp_physicalAddress<31:12>,tagsWriteCmd_payload_data_dirty,tagsWriteCmd_payload_data_used)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 128-word x 22-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     enB            | connected to signal <tagsReadCmd_valid> | high     |
    |     addrB          | connected to signal <io_cpu_execute_args_address<11:5>> |          |
    |     doB            | connected to signal <_zz_42>        |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <DataCache> synthesized (advanced).

Synthesizing (advanced) Unit <InstructionCache>.
The following registers are absorbed into counter <lineLoader_wordIndex>: 1 register on signal <lineLoader_wordIndex>.
INFO:Xst:3226 - The RAM <Mram_ways_0_tags> will be implemented as a BLOCK RAM, absorbing the following register(s): <_zz_13> <decodeStage_hit_tags_0_valid_decodeStage_hit_tags_0_error_decodeStage_hit_tags_0_address>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 22-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <lineLoader_write_tag_0_valid> | high     |
    |     addrA          | connected to signal <lineLoader_write_tag_0_payload_address> |          |
    |     diA            | connected to signal <(lineLoader_address<31:12>,"0",lineLoader_flushCounter<7>)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 128-word x 22-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     enB            | connected to signal <_zz_11>        | high     |
    |     addrB          | connected to signal <io_cpu_prefetch_pc<11:5>> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_ways_0_datas> will be implemented as a BLOCK RAM, absorbing the following register(s): <_zz_14>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <lineLoader_write_data_0_valid> | high     |
    |     addrA          | connected to signal <(lineLoader_address<11:5>,lineLoader_wordIndex)> |          |
    |     diA            | connected to signal <io_mem_rsp_payload_data> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     enB            | connected to signal <_zz_11>        | high     |
    |     addrB          | connected to signal <io_cpu_prefetch_pc> |          |
    |     doB            | connected to signal <_zz_14>        |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <InstructionCache> synthesized (advanced).

Synthesizing (advanced) Unit <VexRiscv>.
The following registers are absorbed into counter <_zz_199>: 1 register on signal <_zz_199>.
The following registers are absorbed into counter <_zz_202>: 1 register on signal <_zz_202>.
	Found pipelined multiplier on signal <_zz_35>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <_zz_32>:
		- 2 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <_zz_34>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <_zz_33>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <memory_to_writeBack_INSTRUCTION> prevents it from being combined with the RAM <Mram_RegFilePlugin_regFile1> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <writeBack_RegFilePlugin_regFileWrite_valid> | high     |
    |     addrA          | connected to signal <memory_to_writeBack_INSTRUCTION<11:7>> |          |
    |     diA            | connected to signal <_zz_80>        |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <_zz_83<24:20>> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_RegFilePlugin_regFile1> will be implemented as a BLOCK RAM, absorbing the following register(s): <_zz_236>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <writeBack_RegFilePlugin_regFileWrite_valid> | high     |
    |     addrA          | connected to signal <memory_to_writeBack_INSTRUCTION<11:7>> |          |
    |     diA            | connected to signal <_zz_80>        |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <_zz_83<24:20>> |          |
    |     doB            | connected to signal <_zz_236>       |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <memory_to_writeBack_INSTRUCTION> prevents it from being combined with the RAM <Mram_RegFilePlugin_regFile> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <writeBack_RegFilePlugin_regFileWrite_valid> | high     |
    |     addrA          | connected to signal <memory_to_writeBack_INSTRUCTION<11:7>> |          |
    |     diA            | connected to signal <_zz_80>        |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <_zz_83<19:15>> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_RegFilePlugin_regFile> will be implemented as a BLOCK RAM, absorbing the following register(s): <_zz_235>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <writeBack_RegFilePlugin_regFileWrite_valid> | high     |
    |     addrA          | connected to signal <memory_to_writeBack_INSTRUCTION<11:7>> |          |
    |     diA            | connected to signal <_zz_80>        |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <_zz_83<19:15>> |          |
    |     doB            | connected to signal <_zz_235>       |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult__zz_35 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult__zz_34 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult__zz_33 by adding 1 register level(s).
Unit <VexRiscv> synthesized (advanced).

Synthesizing (advanced) Unit <top>.
The following registers are absorbed into counter <waittimer0_count>: 1 register on signal <waittimer0_count>.
The following registers are absorbed into counter <waittimer1_count>: 1 register on signal <waittimer1_count>.
The following registers are absorbed into counter <waittimer2_count>: 1 register on signal <waittimer2_count>.
The following registers are absorbed into counter <waittimer3_count>: 1 register on signal <waittimer3_count>.
The following registers are absorbed into counter <waittimer4_count>: 1 register on signal <waittimer4_count>.
The following registers are absorbed into counter <crg_por>: 1 register on signal <crg_por>.
The following registers are absorbed into counter <ddrphy_phase_half>: 1 register on signal <ddrphy_phase_half>.
The following registers are absorbed into counter <ddrphy_phase_sel>: 1 register on signal <ddrphy_phase_sel>.
The following registers are absorbed into counter <i>: 1 register on signal <i>.
The following registers are absorbed into counter <sdram_count>: 1 register on signal <sdram_count>.
The following registers are absorbed into counter <basesoc_ctrl_bus_errors>: 1 register on signal <basesoc_ctrl_bus_errors>.
The following registers are absorbed into counter <basesoc_counter>: 1 register on signal <basesoc_counter>.
The following registers are absorbed into counter <basesoc_uart_phy_tx_bitcount>: 1 register on signal <basesoc_uart_phy_tx_bitcount>.
The following registers are absorbed into counter <basesoc_uart_tx_fifo_produce>: 1 register on signal <basesoc_uart_tx_fifo_produce>.
The following registers are absorbed into counter <basesoc_uart_phy_rx_bitcount>: 1 register on signal <basesoc_uart_phy_rx_bitcount>.
The following registers are absorbed into counter <basesoc_uart_tx_fifo_consume>: 1 register on signal <basesoc_uart_tx_fifo_consume>.
The following registers are absorbed into counter <basesoc_uart_rx_fifo_produce>: 1 register on signal <basesoc_uart_rx_fifo_produce>.
The following registers are absorbed into counter <basesoc_uart_tx_fifo_level>: 1 register on signal <basesoc_uart_tx_fifo_level>.
The following registers are absorbed into counter <basesoc_uart_rx_fifo_consume>: 1 register on signal <basesoc_uart_rx_fifo_consume>.
The following registers are absorbed into counter <dna_cnt>: 1 register on signal <dna_cnt>.
The following registers are absorbed into counter <basesoc_uart_rx_fifo_level>: 1 register on signal <basesoc_uart_rx_fifo_level>.
The following registers are absorbed into counter <ddrphy_bitslip_cnt>: 1 register on signal <ddrphy_bitslip_cnt>.
The following registers are absorbed into counter <sdram_bankmachine0_cmd_buffer_lookahead_produce>: 1 register on signal <sdram_bankmachine0_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <sdram_bankmachine0_cmd_buffer_lookahead_consume>: 1 register on signal <sdram_bankmachine0_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <sdram_bankmachine0_cmd_buffer_lookahead_level>: 1 register on signal <sdram_bankmachine0_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <sdram_bankmachine1_cmd_buffer_lookahead_produce>: 1 register on signal <sdram_bankmachine1_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <sdram_bankmachine1_cmd_buffer_lookahead_consume>: 1 register on signal <sdram_bankmachine1_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <sdram_bankmachine1_cmd_buffer_lookahead_level>: 1 register on signal <sdram_bankmachine1_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <sdram_bankmachine2_cmd_buffer_lookahead_produce>: 1 register on signal <sdram_bankmachine2_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <sdram_bankmachine2_cmd_buffer_lookahead_consume>: 1 register on signal <sdram_bankmachine2_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <sdram_bankmachine2_cmd_buffer_lookahead_level>: 1 register on signal <sdram_bankmachine2_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <sdram_bankmachine3_cmd_buffer_lookahead_consume>: 1 register on signal <sdram_bankmachine3_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <sdram_bankmachine3_cmd_buffer_lookahead_produce>: 1 register on signal <sdram_bankmachine3_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <sdram_bankmachine3_cmd_buffer_lookahead_level>: 1 register on signal <sdram_bankmachine3_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <sdram_twtrcon_count>: 1 register on signal <sdram_twtrcon_count>.
The following registers are absorbed into counter <sdram_bandwidth_nreads>: 1 register on signal <sdram_bandwidth_nreads>.
The following registers are absorbed into counter <sdram_bandwidth_nwrites>: 1 register on signal <sdram_bandwidth_nwrites>.
The following registers are absorbed into counter <sdram_time0>: 1 register on signal <sdram_time0>.
The following registers are absorbed into counter <sdram_time1>: 1 register on signal <sdram_time1>.
The following registers are absorbed into counter <sdram_bankmachine0_count>: 1 register on signal <sdram_bankmachine0_count>.
The following registers are absorbed into counter <sdram_bankmachine1_count>: 1 register on signal <sdram_bankmachine1_count>.
The following registers are absorbed into counter <sdram_bankmachine2_count>: 1 register on signal <sdram_bankmachine2_count>.
The following registers are absorbed into counter <sdram_bankmachine3_count>: 1 register on signal <sdram_bankmachine3_count>.
The following registers are absorbed into counter <basesoc_count>: 1 register on signal <basesoc_count>.
INFO:Xst:3226 - The RAM <Mram_data_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_2>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 64-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA<7>         | connected to internal node          | high     |
    |     weA<6>         | connected to internal node          | high     |
    |     weA<5>         | connected to internal node          | high     |
    |     weA<4>         | connected to internal node          | high     |
    |     weA<3>         | connected to internal node          | high     |
    |     weA<2>         | connected to internal node          | high     |
    |     weA<1>         | connected to internal node          | high     |
    |     weA<0>         | connected to internal node          | high     |
    |     addrA          | connected to signal <rhs_array_muxed32<10:1>> |          |
    |     diA            | connected to signal <data_port_dat_w> |          |
    |     doA            | connected to signal <dat_w>         |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_mem_1> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 8-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <memadr_1>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4096-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA<3>         | connected to signal <basesoc_sram_we<3>> | high     |
    |     weA<2>         | connected to signal <basesoc_sram_we<2>> | high     |
    |     weA<1>         | connected to signal <basesoc_sram_we<1>> | high     |
    |     weA<0>         | connected to signal <basesoc_sram_we<0>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed32<11:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed33> |          |
    |     doA            | connected to signal <basesoc_sram_bus_dat_r0> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 10-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <basesoc_uart_tx_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <basesoc_uart_tx_fifo_produce> |          |
    |     diA            | connected to signal <("00",basesoc_interface_dat_w)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 10-bit                    |          |
    |     addrB          | connected to signal <basesoc_uart_tx_fifo_consume> |          |
    |     doB            | connected to signal <basesoc_uart_tx_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_tag_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_2>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 22-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <tag_port_we>   | high     |
    |     addrA          | connected to signal <rhs_array_muxed32<10:1>> |          |
    |     diA            | connected to signal <(tag_di_dirty,"00",rhs_array_muxed32<29:11>)> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_1> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 10-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <basesoc_uart_rx_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <basesoc_uart_rx_fifo_produce> |          |
    |     diA            | connected to signal <("00",basesoc_uart_phy_source_payload_data)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 10-bit                    |          |
    |     addrB          | connected to signal <basesoc_uart_rx_fifo_consume> |          |
    |     doB            | connected to signal <basesoc_uart_rx_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_2> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <sdram_bankmachine0_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <sdram_bankmachine0_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",_n4007<12:0>,rhs_array_muxed32<8:1>,port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <sdram_bankmachine0_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_3> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <sdram_bankmachine1_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <sdram_bankmachine1_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",_n4007<12:0>,rhs_array_muxed32<8:1>,port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <sdram_bankmachine1_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_4> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <sdram_bankmachine2_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <sdram_bankmachine2_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",_n4007<12:0>,rhs_array_muxed32<8:1>,port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <sdram_bankmachine2_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_5> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <sdram_bankmachine3_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <sdram_bankmachine3_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",_n4007<12:0>,rhs_array_muxed32<8:1>,port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <sdram_bankmachine3_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout> |          |
    -----------------------------------------------------------------------
Unit <top> synthesized (advanced).
WARNING:Xst:2677 - Node <decode_to_execute_INSTRUCTION_0> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <decode_to_execute_INSTRUCTION_1> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <decode_to_execute_INSTRUCTION_2> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <decode_to_execute_INSTRUCTION_3> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <decode_to_execute_INSTRUCTION_4> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <decode_to_execute_INSTRUCTION_5> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <decode_to_execute_INSTRUCTION_6> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <execute_to_memory_INSTRUCTION_0> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <execute_to_memory_INSTRUCTION_1> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <execute_to_memory_INSTRUCTION_2> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <execute_to_memory_INSTRUCTION_3> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <execute_to_memory_INSTRUCTION_4> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <execute_to_memory_INSTRUCTION_5> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <execute_to_memory_INSTRUCTION_6> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <execute_to_memory_INSTRUCTION_15> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <execute_to_memory_INSTRUCTION_16> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <execute_to_memory_INSTRUCTION_17> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <execute_to_memory_INSTRUCTION_18> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <execute_to_memory_INSTRUCTION_19> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <execute_to_memory_INSTRUCTION_20> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <execute_to_memory_INSTRUCTION_21> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <execute_to_memory_INSTRUCTION_22> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <execute_to_memory_INSTRUCTION_23> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <execute_to_memory_INSTRUCTION_24> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <execute_to_memory_INSTRUCTION_25> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <execute_to_memory_INSTRUCTION_26> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <execute_to_memory_INSTRUCTION_27> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <execute_to_memory_INSTRUCTION_28> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <execute_to_memory_INSTRUCTION_29> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <execute_to_memory_INSTRUCTION_30> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <execute_to_memory_INSTRUCTION_31> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <memory_to_writeBack_INSTRUCTION_0> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <memory_to_writeBack_INSTRUCTION_1> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <memory_to_writeBack_INSTRUCTION_2> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <memory_to_writeBack_INSTRUCTION_3> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <memory_to_writeBack_INSTRUCTION_4> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <memory_to_writeBack_INSTRUCTION_5> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <memory_to_writeBack_INSTRUCTION_6> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <memory_to_writeBack_INSTRUCTION_15> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <memory_to_writeBack_INSTRUCTION_16> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <memory_to_writeBack_INSTRUCTION_17> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <memory_to_writeBack_INSTRUCTION_18> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <memory_to_writeBack_INSTRUCTION_19> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <memory_to_writeBack_INSTRUCTION_20> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <memory_to_writeBack_INSTRUCTION_21> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <memory_to_writeBack_INSTRUCTION_22> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <memory_to_writeBack_INSTRUCTION_23> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <memory_to_writeBack_INSTRUCTION_24> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <memory_to_writeBack_INSTRUCTION_25> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <memory_to_writeBack_INSTRUCTION_26> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <memory_to_writeBack_INSTRUCTION_27> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <memory_to_writeBack_INSTRUCTION_28> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <memory_to_writeBack_INSTRUCTION_29> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <memory_to_writeBack_INSTRUCTION_30> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <memory_to_writeBack_INSTRUCTION_31> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <lineLoader_address_0> of sequential type is unconnected in block <InstructionCache>.
WARNING:Xst:2677 - Node <lineLoader_address_1> of sequential type is unconnected in block <InstructionCache>.
WARNING:Xst:2677 - Node <lineLoader_address_2> of sequential type is unconnected in block <InstructionCache>.
WARNING:Xst:2677 - Node <lineLoader_address_3> of sequential type is unconnected in block <InstructionCache>.
WARNING:Xst:2677 - Node <lineLoader_address_4> of sequential type is unconnected in block <InstructionCache>.
WARNING:Xst:2677 - Node <_zz_29_0> of sequential type is unconnected in block <DataCache>.
WARNING:Xst:2677 - Node <_zz_29_1> of sequential type is unconnected in block <DataCache>.
WARNING:Xst:2677 - Node <_zz_29_2> of sequential type is unconnected in block <DataCache>.
WARNING:Xst:2677 - Node <_zz_29_3> of sequential type is unconnected in block <DataCache>.
WARNING:Xst:2677 - Node <_zz_29_4> of sequential type is unconnected in block <DataCache>.
WARNING:Xst:2677 - Node <basesoc_interface_adr_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <basesoc_interface_adr_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <basesoc_interface_adr_8> of sequential type is unconnected in block <top>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 20
 1024x22-bit single-port block RAM                     : 1
 1024x32-bit dual-port block RAM                       : 1
 1024x64-bit single-port block RAM                     : 1
 1024x8-bit dual-port block RAM                        : 4
 128x22-bit dual-port block RAM                        : 2
 16x10-bit dual-port distributed RAM                   : 2
 32x32-bit dual-port block RAM                         : 2
 4096x32-bit single-port block RAM                     : 1
 8x24-bit dual-port distributed RAM                    : 4
 8x32-bit dual-port distributed RAM                    : 1
 8x8-bit single-port distributed Read Only RAM         : 1
# Multipliers                                          : 4
 16x16-bit registered multiplier                       : 1
 17x17-bit registered multiplier                       : 3
# Adders/Subtractors                                   : 24
 2-bit subtractor                                      : 1
 25-bit adder                                          : 1
 32-bit adder                                          : 4
 32-bit adder carry in                                 : 1
 32-bit subtractor                                     : 1
 33-bit adder                                          : 3
 33-bit subtractor                                     : 1
 4-bit adder                                           : 4
 4-bit subtractor                                      : 1
 52-bit adder                                          : 2
 6-bit adder                                           : 1
 64-bit adder                                          : 1
 7-bit adder                                           : 1
 8-bit adder                                           : 1
 9-bit adder                                           : 1
# Counters                                             : 48
 1-bit up counter                                      : 3
 10-bit down counter                                   : 1
 11-bit down counter                                   : 1
 17-bit down counter                                   : 1
 2-bit up counter                                      : 2
 20-bit down counter                                   : 5
 24-bit up counter                                     : 2
 3-bit down counter                                    : 4
 3-bit up counter                                      : 12
 32-bit up counter                                     : 1
 4-bit down counter                                    : 1
 4-bit up counter                                      : 7
 4-bit updown counter                                  : 4
 5-bit down counter                                    : 1
 5-bit updown counter                                  : 2
 7-bit up counter                                      : 1
# Accumulators                                         : 1
 3-bit up accumulator                                  : 1
# Registers                                            : 2774
 Flip-Flops                                            : 2774
# Comparators                                          : 41
 1-bit comparator equal                                : 10
 1-bit comparator not equal                            : 1
 10-bit comparator equal                               : 3
 11-bit comparator greater                             : 1
 13-bit comparator equal                               : 4
 13-bit comparator not equal                           : 4
 20-bit comparator equal                               : 2
 21-bit comparator equal                               : 1
 3-bit comparator equal                                : 1
 32-bit comparator equal                               : 1
 4-bit comparator greater                              : 1
 5-bit comparator equal                                : 8
 7-bit comparator equal                                : 2
 7-bit comparator greater                              : 2
# Multiplexers                                         : 1412
 1-bit 2-to-1 multiplexer                              : 1189
 1-bit 3-to-1 multiplexer                              : 1
 1-bit 4-to-1 multiplexer                              : 56
 10-bit 2-to-1 multiplexer                             : 4
 13-bit 2-to-1 multiplexer                             : 5
 13-bit 4-to-1 multiplexer                             : 2
 2-bit 2-to-1 multiplexer                              : 3
 2-bit 4-to-1 multiplexer                              : 2
 20-bit 2-to-1 multiplexer                             : 2
 3-bit 2-to-1 multiplexer                              : 6
 30-bit 2-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 61
 32-bit 3-to-1 multiplexer                             : 1
 32-bit 4-to-1 multiplexer                             : 2
 33-bit 2-to-1 multiplexer                             : 2
 4-bit 2-to-1 multiplexer                              : 21
 6-bit 2-to-1 multiplexer                              : 2
 64-bit 2-to-1 multiplexer                             : 3
 8-bit 12-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 41
 8-bit 21-to-1 multiplexer                             : 1
 8-bit 4-to-1 multiplexer                              : 2
 8-bit 7-to-1 multiplexer                              : 2
 9-bit 2-to-1 multiplexer                              : 2
# Logic shifters                                       : 2
 33-bit shifter arithmetic right                       : 1
 4-bit shifter logical left                            : 1
# FSMs                                                 : 10
# Xors                                                 : 2
 1-bit xor2                                            : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <decode_to_execute_ENV_CTRL_0> (without init value) has a constant value of 0 in block <VexRiscv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <decodeStage_mmuRsp_miss> (without init value) has a constant value of 0 in block <InstructionCache>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <stageA_request_forceUncachedAccess> (without init value) has a constant value of 0 in block <DataCache>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <stageB_mmuRsp_miss> (without init value) has a constant value of 0 in block <DataCache>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <stageB_request_forceUncachedAccess> (without init value) has a constant value of 0 in block <DataCache>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_bus_wishbone_dat_r_26> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_bus_wishbone_dat_r_27> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_bus_wishbone_dat_r_28> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_bus_wishbone_dat_r_29> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_bus_wishbone_dat_r_30> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_bus_wishbone_dat_r_31> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sdram_cmd_payload_a_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sdram_cmd_payload_a_1> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sdram_cmd_payload_a_2> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sdram_cmd_payload_a_3> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sdram_cmd_payload_a_4> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sdram_cmd_payload_a_5> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sdram_cmd_payload_a_6> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sdram_cmd_payload_a_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sdram_cmd_payload_a_8> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sdram_cmd_payload_a_9> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sdram_cmd_payload_a_11> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sdram_cmd_payload_a_12> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_bus_wishbone_dat_r_8> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_bus_wishbone_dat_r_9> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_bus_wishbone_dat_r_10> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_bus_wishbone_dat_r_11> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_bus_wishbone_dat_r_12> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_bus_wishbone_dat_r_13> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_bus_wishbone_dat_r_14> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_bus_wishbone_dat_r_15> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_bus_wishbone_dat_r_16> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_bus_wishbone_dat_r_17> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_bus_wishbone_dat_r_18> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_bus_wishbone_dat_r_19> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_bus_wishbone_dat_r_20> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_bus_wishbone_dat_r_21> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_bus_wishbone_dat_r_22> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_bus_wishbone_dat_r_23> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_bus_wishbone_dat_r_24> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_bus_wishbone_dat_r_25> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <decode_to_execute_SRC1_CTRL_1> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <decode_to_execute_BRANCH_CTRL_1> 
INFO:Xst:2261 - The FF/Latch <decode_to_execute_IS_RS2_SIGNED> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <decode_to_execute_IS_RS1_SIGNED> 
INFO:Xst:2261 - The FF/Latch <basesoc_interface_adr_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <adr_offset_r> 
INFO:Xst:2261 - The FF/Latch <_zz_201_25> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <_zz_209_25> 
INFO:Xst:2261 - The FF/Latch <_zz_201_30> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <_zz_209_30> 
INFO:Xst:2261 - The FF/Latch <_zz_197_0> in Unit <VexRiscv> is equivalent to the following 29 FFs/Latches, which will be removed : <_zz_197_3> <_zz_197_4> <_zz_197_5> <_zz_197_6> <_zz_197_7> <_zz_197_8> <_zz_197_9> <_zz_197_10> <_zz_197_11> <_zz_197_12> <_zz_197_13> <_zz_197_14> <_zz_197_15> <_zz_197_16> <_zz_197_17> <_zz_197_18> <_zz_197_19> <_zz_197_20> <_zz_197_21> <_zz_197_22> <_zz_197_23> <_zz_197_24> <_zz_197_25> <_zz_197_26> <_zz_197_27> <_zz_197_28> <_zz_197_29> <_zz_197_30> <_zz_197_31> 
INFO:Xst:2261 - The FF/Latch <_zz_201_26> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <_zz_209_26> 
INFO:Xst:2261 - The FF/Latch <_zz_201_31> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <_zz_209_31> 
INFO:Xst:2261 - The FF/Latch <_zz_201_27> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <_zz_209_27> 
INFO:Xst:2261 - The FF/Latch <_zz_201_0> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <_zz_209_0> 
INFO:Xst:2261 - The FF/Latch <_zz_201_28> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <_zz_209_28> 
INFO:Xst:2261 - The FF/Latch <_zz_201_1> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <_zz_209_1> 
INFO:Xst:2261 - The FF/Latch <_zz_201_29> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <_zz_209_29> 
INFO:Xst:2261 - The FF/Latch <_zz_201_2> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <_zz_209_2> 
INFO:Xst:2261 - The FF/Latch <_zz_201_3> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <_zz_209_3> 
INFO:Xst:2261 - The FF/Latch <_zz_201_4> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <_zz_209_4> 
INFO:Xst:2261 - The FF/Latch <_zz_201_5> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <_zz_209_5> 
INFO:Xst:2261 - The FF/Latch <_zz_201_6> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <_zz_209_6> 
INFO:Xst:2261 - The FF/Latch <_zz_201_7> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <_zz_209_7> 
INFO:Xst:2261 - The FF/Latch <_zz_201_8> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <_zz_209_8> 
INFO:Xst:2261 - The FF/Latch <_zz_201_9> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <_zz_209_9> 
INFO:Xst:2261 - The FF/Latch <_zz_201_10> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <_zz_209_10> 
INFO:Xst:2261 - The FF/Latch <_zz_201_11> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <_zz_209_11> 
INFO:Xst:2261 - The FF/Latch <_zz_201_12> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <_zz_209_12> 
INFO:Xst:2261 - The FF/Latch <_zz_201_13> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <_zz_209_13> 
INFO:Xst:2261 - The FF/Latch <_zz_201_14> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <_zz_209_14> 
INFO:Xst:2261 - The FF/Latch <_zz_201_15> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <_zz_209_15> 
INFO:Xst:2261 - The FF/Latch <_zz_201_20> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <_zz_209_20> 
INFO:Xst:2261 - The FF/Latch <_zz_201_16> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <_zz_209_16> 
INFO:Xst:2261 - The FF/Latch <_zz_201_21> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <_zz_209_21> 
INFO:Xst:2261 - The FF/Latch <_zz_201_17> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <_zz_209_17> 
INFO:Xst:2261 - The FF/Latch <_zz_201_22> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <_zz_209_22> 
INFO:Xst:2261 - The FF/Latch <_zz_201_18> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <_zz_209_18> 
INFO:Xst:2261 - The FF/Latch <_zz_201_23> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <_zz_209_23> 
INFO:Xst:2261 - The FF/Latch <_zz_201_19> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <_zz_209_19> 
INFO:Xst:2261 - The FF/Latch <_zz_201_24> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <_zz_209_24> 
WARNING:Xst:1710 - FF/Latch <_zz_197_0> (without init value) has a constant value of 0 in block <VexRiscv>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_7> on signal <multiplexer_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 100   | 100
 010   | 010
 011   | 011
 101   | 101
 110   | 110
 111   | 111
 001   | 001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <refresher_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_8> on signal <cache_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_9> on signal <litedramwishbone2native_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 11    | 11
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_1> on signal <bankmachine0_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 011
 001   | 001
 010   | 010
 100   | 100
 101   | 101
 110   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_4> on signal <bankmachine3_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 011
 001   | 001
 010   | 010
 100   | 100
 101   | 101
 110   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_2> on signal <bankmachine1_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 011
 001   | 001
 010   | 010
 100   | 100
 101   | 101
 110   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_3> on signal <bankmachine2_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 011
 001   | 001
 010   | 010
 100   | 100
 101   | 101
 110   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_5> on signal <sdram_choose_cmd_grant[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 11    | 11
 10    | 10
 01    | 01
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_6> on signal <sdram_choose_req_grant[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 11    | 11
 10    | 10
 01    | 01
-------------------
WARNING:Xst:2677 - Node <Mram_storage_19> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_110> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_423> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_424> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_223> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_224> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_323> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_324> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_523> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_524> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memory_DivPlugin_rs1_32> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:1293 - FF/Latch <basesoc_interface4_bank_bus_dat_r_4> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_interface4_bank_bus_dat_r_5> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_interface4_bank_bus_dat_r_6> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_interface4_bank_bus_dat_r_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <ddrphy_record3_wrdata_mask_0> in Unit <top> is equivalent to the following 5 FFs/Latches, which will be removed : <ddrphy_record3_wrdata_mask_1> <ddrphy_record3_wrdata_mask_2> <ddrphy_record3_wrdata_mask_3> <ddrphy_record2_wrdata_mask_0> <ddrphy_record2_wrdata_mask_1> 
INFO:Xst:2261 - The FF/Latch <inst_LPM_FF_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <inst_LPM_FF1> 

Optimizing unit <top> ...
WARNING:Xst:1293 - FF/Latch <sdram_dfi_p1_rddata_en> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <VexRiscv> ...

Optimizing unit <InstructionCache> ...

Optimizing unit <DataCache> ...
WARNING:Xst:1710 - FF/Latch <VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_code_3> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <VexRiscv/IBusCachedPlugin_cache/lineLoader_flushFromInterface> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_0> of sequential type is unconnected in block <top>.
WARNING:Xst:1293 - FF/Latch <sdram_dfi_p0_wrdata_en> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sdram_dfi_p1_rddata_en> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ddrphy_bitslip_cnt_1> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ddrphy_bitslip_cnt_2> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ddrphy_bitslip_cnt_3> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <VexRiscv/dataCache_1/stageB_hadMemRspErrorReg> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <clk> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <sdram_bandwidth_counter_0> <i_1> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_123_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_5> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_123_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_6> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_123_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_7> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_123_8> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_8> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_123_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_9> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/execute_to_memory_INSTRUCTION_12> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/dataCache_1/stageA_request_size_0> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/execute_to_memory_INSTRUCTION_13> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/dataCache_1/stageA_request_size_1> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/memory_DivPlugin_rs2_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/dataCache_1/stageA_request_data_0> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_123_10> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_10> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_123_11> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_11> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_123_12> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_12> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_123_13> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_13> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_123_14> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_14> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_123_20> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_20> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_123_15> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_15> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_123_21> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_21> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_123_16> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_16> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_123_22> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_22> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_123_17> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_17> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_123_23> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_23> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_123_18> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_18> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_123_24> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_24> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/memory_to_writeBack_MEMORY_WR> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/dataCache_1/stageB_request_wr> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_123_19> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_19> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_123_30> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_30> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_123_25> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_25> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_123_31> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_31> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_123_26> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_26> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_123_27> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_27> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_123_28> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_28> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_123_29> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_29> 
INFO:Xst:2261 - The FF/Latch <sdram_cmd_payload_a_10> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ddrphy_bitslip_cnt_0> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/dataCache_1/stageB_request_address_31> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/dataCache_1/stageB_mmuRsp_isIoAccess> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/execute_to_memory_MEMORY_ADDRESS_LOW_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/dataCache_1/stageA_request_address_0> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/execute_to_memory_MEMORY_ADDRESS_LOW_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/dataCache_1/stageA_request_address_1> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/execute_to_memory_MEMORY_WR> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/dataCache_1/stageA_request_wr> 
INFO:Xst:2261 - The FF/Latch <sdram_bandwidth_period> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <i_0> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/memory_to_writeBack_MEMORY_ADDRESS_LOW_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/dataCache_1/stageB_request_address_0> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/memory_to_writeBack_MEMORY_ADDRESS_LOW_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/dataCache_1/stageB_request_address_1> 
INFO:Xst:3203 - The FF/Latch <VexRiscv/dataCache_1/_zz_28> in Unit <top> is the opposite to the following FF/Latch, which will be removed : <VexRiscv/dataCache_1/_zz_27> 
INFO:Xst:3203 - The FF/Latch <new_master_wdata_ready> in Unit <top> is the opposite to the following FF/Latch, which will be removed : <sdram_dfi_p1_cas_n> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block top, actual ratio is 104.
Optimizing block <top> to meet ratio 100 (+ 0) of 1430 slices :
Area constraint is met for block <top>, final ratio is 98.
Forward register balancing over carry chain Msub_basesoc_timer0_value[31]_GND_1_o_sub_1105_OUT_cy<0>
INFO:Xst:2261 - The FF/Latch <VexRiscv/dataCache_1/stageA_request_data_1> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <VexRiscv/dataCache_1/stageA_request_data_17_BRB1> <VexRiscv/dataCache_1/stageA_request_data_9_BRB3> <VexRiscv/dataCache_1/stageA_request_data_25_BRB3> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/dataCache_1/stageA_request_data_2> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <VexRiscv/dataCache_1/stageA_request_data_18_BRB1> <VexRiscv/dataCache_1/stageA_request_data_10_BRB3> <VexRiscv/dataCache_1/stageA_request_data_26_BRB3> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/dataCache_1/stageA_request_data_3> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <VexRiscv/dataCache_1/stageA_request_data_19_BRB1> <VexRiscv/dataCache_1/stageA_request_data_11_BRB3> <VexRiscv/dataCache_1/stageA_request_data_27_BRB3> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/dataCache_1/stageA_request_data_4> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <VexRiscv/dataCache_1/stageA_request_data_20_BRB1> <VexRiscv/dataCache_1/stageA_request_data_12_BRB3> <VexRiscv/dataCache_1/stageA_request_data_28_BRB3> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/dataCache_1/stageA_request_data_5> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <VexRiscv/dataCache_1/stageA_request_data_21_BRB1> <VexRiscv/dataCache_1/stageA_request_data_13_BRB3> <VexRiscv/dataCache_1/stageA_request_data_29_BRB3> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/dataCache_1/stageA_request_data_6> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <VexRiscv/dataCache_1/stageA_request_data_22_BRB1> <VexRiscv/dataCache_1/stageA_request_data_14_BRB3> <VexRiscv/dataCache_1/stageA_request_data_30_BRB3> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/dataCache_1/stageA_request_data_7> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <VexRiscv/dataCache_1/stageA_request_data_23_BRB1> <VexRiscv/dataCache_1/stageA_request_data_15_BRB3> <VexRiscv/dataCache_1/stageA_request_data_31_BRB3> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/decode_to_execute_MEMORY_MANAGMENT> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/decode_to_execute_FLUSH_ALL_BRB2> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/decode_to_execute_MEMORY_WR> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <VexRiscv/decode_to_execute_BYPASSABLE_MEMORY_STAGE_BRB0> <VexRiscv/decode_to_execute_IS_MUL_BRB4> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/decode_to_execute_INSTRUCTION_12> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/decode_to_execute_FLUSH_ALL_BRB0> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/decode_to_execute_INSTRUCTION_14> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <VexRiscv/decode_to_execute_BYPASSABLE_MEMORY_STAGE_BRB1> <VexRiscv/decode_to_execute_IS_MUL_BRB1> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/decode_to_execute_INSTRUCTION_25> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <VexRiscv/decode_to_execute_BYPASSABLE_MEMORY_STAGE_BRB2> <VexRiscv/decode_to_execute_IS_MUL_BRB3> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/execute_to_memory_INSTRUCTION_12> in Unit <top> is equivalent to the following 16 FFs/Latches, which will be removed : <VexRiscv/dataCache_1/stageA_request_data_15_BRB1> <VexRiscv/dataCache_1/stageA_request_data_14_BRB1> <VexRiscv/dataCache_1/stageA_request_data_13_BRB1> <VexRiscv/dataCache_1/stageA_request_data_12_BRB1> <VexRiscv/dataCache_1/stageA_request_data_11_BRB1> <VexRiscv/dataCache_1/stageA_request_data_10_BRB1> <VexRiscv/dataCache_1/stageA_request_data_9_BRB1> <VexRiscv/dataCache_1/stageA_request_data_8_BRB1> <VexRiscv/dataCache_1/stageA_request_data_31_BRB1> <VexRiscv/dataCache_1/stageA_request_data_30_BRB1> <VexRiscv/dataCache_1/stageA_request_data_29_BRB1> <VexRiscv/dataCache_1/stageA_request_data_28_BRB1> <VexRiscv/dataCache_1/stageA_request_data_27_BRB1> <VexRiscv/dataCache_1/stageA_request_data_26_BRB1> <VexRiscv/dataCache_1/stageA_request_data_25_BRB1> <VexRiscv/dataCache_1/stageA_request_data_24_BRB1> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/execute_to_memory_INSTRUCTION_13> in Unit <top> is equivalent to the following 24 FFs/Latches, which will be removed : <VexRiscv/dataCache_1/stageA_request_data_23_BRB0> <VexRiscv/dataCache_1/stageA_request_data_22_BRB0> <VexRiscv/dataCache_1/stageA_request_data_21_BRB0> <VexRiscv/dataCache_1/stageA_request_data_20_BRB0> <VexRiscv/dataCache_1/stageA_request_data_19_BRB0> <VexRiscv/dataCache_1/stageA_request_data_18_BRB0> <VexRiscv/dataCache_1/stageA_request_data_17_BRB0> <VexRiscv/dataCache_1/stageA_request_data_16_BRB0> <VexRiscv/dataCache_1/stageA_request_data_15_BRB2> <VexRiscv/dataCache_1/stageA_request_data_14_BRB2> <VexRiscv/dataCache_1/stageA_request_data_13_BRB2> <VexRiscv/dataCache_1/stageA_request_data_12_BRB2> <VexRiscv/dataCache_1/stageA_request_data_11_BRB2> <VexRiscv/dataCache_1/stageA_request_data_10_BRB2> <VexRiscv/dataCache_1/stageA_request_data_9_BRB2> <VexRiscv/dataCache_1/stageA_request_data_8_BRB2> <VexRiscv/dataCache_1/stageA_request_data_31_BRB0>
   <VexRiscv/dataCache_1/stageA_request_data_30_BRB0> <VexRiscv/dataCache_1/stageA_request_data_29_BRB0> <VexRiscv/dataCache_1/stageA_request_data_28_BRB0> <VexRiscv/dataCache_1/stageA_request_data_27_BRB0> <VexRiscv/dataCache_1/stageA_request_data_26_BRB0> <VexRiscv/dataCache_1/stageA_request_data_25_BRB0> <VexRiscv/dataCache_1/stageA_request_data_24_BRB0> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/execute_to_memory_MEMORY_WR> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/execute_to_memory_IS_MUL_BRB4> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/execute_to_memory_INSTRUCTION_14> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/execute_to_memory_IS_MUL_BRB1> 

Pipelining and Register Balancing Report ...

Processing Unit <top> :
	Register(s) VexRiscv/IBusCachedPlugin_cache/_zz_12_12 VexRiscv/IBusCachedPlugin_cache/_zz_12_6 VexRiscv/IBusCachedPlugin_cache/_zz_12_3 VexRiscv/IBusCachedPlugin_cache/_zz_12_4 VexRiscv/decode_arbitration_isStuck11_FRB VexRiscv/IBusCachedPlugin_cache/_zz_12_2 has(ve) been forward balanced into : VexRiscv/decode_arbitration_isStuck12_FRB.
	Register(s) VexRiscv/IBusCachedPlugin_cache/_zz_12_6 VexRiscv/IBusCachedPlugin_cache/_zz_12_2 VexRiscv/IBusCachedPlugin_cache/_zz_12_5 VexRiscv/IBusCachedPlugin_cache/_zz_12_3 VexRiscv/IBusCachedPlugin_cache/_zz_12_12 VexRiscv/IBusCachedPlugin_cache/_zz_12_4 has(ve) been forward balanced into : VexRiscv/decode_arbitration_isStuck21_FRB.
	Register(s) VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_5 VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_6 VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_7 has(ve) been forward balanced into : VexRiscv/dataCache_1/_n0854<6>11_FRB.
	Register(s) VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_8 VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_9 VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_10 VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_11 VexRiscv/dataCache_1/_n0854<6>11_FRB has(ve) been forward balanced into : VexRiscv/dataCache_1/_n0854<6>2_FRB.
	Register(s) VexRiscv/memory_DivPlugin_div_counter_value_1 VexRiscv/memory_DivPlugin_div_counter_value_2 VexRiscv/memory_DivPlugin_div_counter_value_3 VexRiscv/memory_DivPlugin_div_counter_value_5 VexRiscv/memory_DivPlugin_div_counter_value_0 VexRiscv/memory_DivPlugin_div_counter_value_4 has(ve) been forward balanced into : VexRiscv/memory_DivPlugin_div_done<5>1_FRB.
	Register(s) basesoc_interface_adr_0 basesoc_interface_adr_1 basesoc_interface_adr_2 basesoc_interface_adr_3 basesoc_interface_adr_5 basesoc_interface_adr_4 has(ve) been forward balanced into : _n6814<5>1_FRB.
	Register(s) basesoc_interface_adr_2 basesoc_interface_adr_0 basesoc_interface_adr_3 basesoc_interface_adr_1 basesoc_interface_adr_5 basesoc_interface_adr_4 has(ve) been forward balanced into : Mmux_GND_1_o_basesoc_interface3_bank_bus_adr[5]_mux_1309_OUT705_FRB.
	Register(s) basesoc_interface_adr_2 basesoc_interface_adr_3 basesoc_interface_adr_1 basesoc_interface_adr_0 basesoc_interface_adr_5 basesoc_interface_adr_4 has(ve) been forward balanced into : _n6817<5>1_FRB.
	Register(s) basesoc_interface_adr_2 basesoc_interface_adr_5 basesoc_interface_adr_0 basesoc_interface_adr_3 basesoc_interface_adr_4 basesoc_interface_adr_1 has(ve) been forward balanced into : _n6802<5>1_FRB.
	Register(s) basesoc_interface_adr_4 basesoc_interface_adr_0 basesoc_interface_adr_2 basesoc_interface_adr_1 basesoc_interface_adr_3 basesoc_interface_adr_5 has(ve) been forward balanced into : _n6808<5>1_FRB.
	Register(s) basesoc_interface_adr_4 basesoc_interface_adr_1 basesoc_interface_adr_2 basesoc_interface_adr_0 basesoc_interface_adr_3 basesoc_interface_adr_5 has(ve) been forward balanced into : _n6805<5>1_FRB.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_0 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_0_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_0_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_0_BRB5.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_1 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_1_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_1_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_1_BRB5.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_10 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_10_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_10_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_10_BRB5.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_11 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_11_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_11_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_11_BRB5.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_12 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_12_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_12_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_12_BRB5.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_13 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_13_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_13_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_13_BRB5.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_14 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_14_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_14_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_14_BRB5.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_15 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_15_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_15_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_15_BRB5.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_16 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_16_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_16_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_16_BRB5.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_17 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_17_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_17_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_17_BRB5.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_18 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_18_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_18_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_18_BRB5.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_19 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_19_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_19_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_19_BRB5.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_2 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_2_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_2_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_2_BRB5.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_20 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_20_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_20_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_20_BRB5.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_21 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_21_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_21_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_21_BRB5.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_22 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_22_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_22_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_22_BRB5.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_23 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_23_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_23_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_23_BRB5.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_24 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_24_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_24_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_24_BRB5.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_25 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_25_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_25_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_25_BRB5.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_26 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_26_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_26_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_26_BRB5.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_27 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_27_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_27_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_27_BRB5.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_28 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_28_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_28_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_28_BRB5.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_29 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_29_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_29_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_29_BRB5.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_3 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_3_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_3_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_3_BRB5.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_30 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_30_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_30_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_30_BRB5.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB0 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB3 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB4 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB5.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_4 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_4_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_4_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_4_BRB5.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_5 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_5_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_5_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_5_BRB5.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_6 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_6_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_6_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_6_BRB5.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_7 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_7_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_7_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_7_BRB5.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_8 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_8_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_8_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_8_BRB5.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_BRB5.
	Register(s) VexRiscv/IBusCachedPlugin_fetchPc_pcReg_0 has(ve) been backward balanced into : VexRiscv/IBusCachedPlugin_fetchPc_pcReg_0_BRB0 VexRiscv/IBusCachedPlugin_fetchPc_pcReg_0_BRB1 VexRiscv/IBusCachedPlugin_fetchPc_pcReg_0_BRB2 VexRiscv/IBusCachedPlugin_fetchPc_pcReg_0_BRB3 VexRiscv/IBusCachedPlugin_fetchPc_pcReg_0_BRB4 VexRiscv/IBusCachedPlugin_fetchPc_pcReg_0_BRB5.
	Register(s) VexRiscv/IBusCachedPlugin_fetchPc_pcReg_1 has(ve) been backward balanced into : VexRiscv/IBusCachedPlugin_fetchPc_pcReg_1_BRB1 .
	Register(s) VexRiscv/IBusCachedPlugin_fetchPc_pcReg_10 has(ve) been backward balanced into : VexRiscv/IBusCachedPlugin_fetchPc_pcReg_10_BRB1 .
	Register(s) VexRiscv/IBusCachedPlugin_fetchPc_pcReg_11 has(ve) been backward balanced into : VexRiscv/IBusCachedPlugin_fetchPc_pcReg_11_BRB1 .
	Register(s) VexRiscv/IBusCachedPlugin_fetchPc_pcReg_12 has(ve) been backward balanced into : VexRiscv/IBusCachedPlugin_fetchPc_pcReg_12_BRB1 .
	Register(s) VexRiscv/IBusCachedPlugin_fetchPc_pcReg_13 has(ve) been backward balanced into : VexRiscv/IBusCachedPlugin_fetchPc_pcReg_13_BRB1 .
	Register(s) VexRiscv/IBusCachedPlugin_fetchPc_pcReg_14 has(ve) been backward balanced into : VexRiscv/IBusCachedPlugin_fetchPc_pcReg_14_BRB1 .
	Register(s) VexRiscv/IBusCachedPlugin_fetchPc_pcReg_15 has(ve) been backward balanced into : VexRiscv/IBusCachedPlugin_fetchPc_pcReg_15_BRB1 .
	Register(s) VexRiscv/IBusCachedPlugin_fetchPc_pcReg_16 has(ve) been backward balanced into : VexRiscv/IBusCachedPlugin_fetchPc_pcReg_16_BRB1 .
	Register(s) VexRiscv/IBusCachedPlugin_fetchPc_pcReg_17 has(ve) been backward balanced into : VexRiscv/IBusCachedPlugin_fetchPc_pcReg_17_BRB1 .
	Register(s) VexRiscv/IBusCachedPlugin_fetchPc_pcReg_18 has(ve) been backward balanced into : VexRiscv/IBusCachedPlugin_fetchPc_pcReg_18_BRB1 .
	Register(s) VexRiscv/IBusCachedPlugin_fetchPc_pcReg_19 has(ve) been backward balanced into : VexRiscv/IBusCachedPlugin_fetchPc_pcReg_19_BRB1 .
	Register(s) VexRiscv/IBusCachedPlugin_fetchPc_pcReg_2 has(ve) been backward balanced into : VexRiscv/IBusCachedPlugin_fetchPc_pcReg_2_BRB1 .
	Register(s) VexRiscv/IBusCachedPlugin_fetchPc_pcReg_20 has(ve) been backward balanced into : VexRiscv/IBusCachedPlugin_fetchPc_pcReg_20_BRB1 .
	Register(s) VexRiscv/IBusCachedPlugin_fetchPc_pcReg_21 has(ve) been backward balanced into : VexRiscv/IBusCachedPlugin_fetchPc_pcReg_21_BRB1 .
	Register(s) VexRiscv/IBusCachedPlugin_fetchPc_pcReg_22 has(ve) been backward balanced into : VexRiscv/IBusCachedPlugin_fetchPc_pcReg_22_BRB1 .
	Register(s) VexRiscv/IBusCachedPlugin_fetchPc_pcReg_23 has(ve) been backward balanced into : VexRiscv/IBusCachedPlugin_fetchPc_pcReg_23_BRB1 .
	Register(s) VexRiscv/IBusCachedPlugin_fetchPc_pcReg_24 has(ve) been backward balanced into : VexRiscv/IBusCachedPlugin_fetchPc_pcReg_24_BRB1 .
	Register(s) VexRiscv/IBusCachedPlugin_fetchPc_pcReg_25 has(ve) been backward balanced into : VexRiscv/IBusCachedPlugin_fetchPc_pcReg_25_BRB1 .
	Register(s) VexRiscv/IBusCachedPlugin_fetchPc_pcReg_26 has(ve) been backward balanced into : VexRiscv/IBusCachedPlugin_fetchPc_pcReg_26_BRB1 .
	Register(s) VexRiscv/IBusCachedPlugin_fetchPc_pcReg_27 has(ve) been backward balanced into : VexRiscv/IBusCachedPlugin_fetchPc_pcReg_27_BRB1 .
	Register(s) VexRiscv/IBusCachedPlugin_fetchPc_pcReg_28 has(ve) been backward balanced into : VexRiscv/IBusCachedPlugin_fetchPc_pcReg_28_BRB1 .
	Register(s) VexRiscv/IBusCachedPlugin_fetchPc_pcReg_29 has(ve) been backward balanced into : VexRiscv/IBusCachedPlugin_fetchPc_pcReg_29_BRB1 .
	Register(s) VexRiscv/IBusCachedPlugin_fetchPc_pcReg_3 has(ve) been backward balanced into : VexRiscv/IBusCachedPlugin_fetchPc_pcReg_3_BRB1 .
	Register(s) VexRiscv/IBusCachedPlugin_fetchPc_pcReg_30 has(ve) been backward balanced into : VexRiscv/IBusCachedPlugin_fetchPc_pcReg_30_BRB1 .
	Register(s) VexRiscv/IBusCachedPlugin_fetchPc_pcReg_31 has(ve) been backward balanced into : VexRiscv/IBusCachedPlugin_fetchPc_pcReg_31_BRB0 VexRiscv/IBusCachedPlugin_fetchPc_pcReg_31_BRB1 VexRiscv/IBusCachedPlugin_fetchPc_pcReg_31_BRB2 VexRiscv/IBusCachedPlugin_fetchPc_pcReg_31_BRB3 VexRiscv/IBusCachedPlugin_fetchPc_pcReg_31_BRB4 VexRiscv/IBusCachedPlugin_fetchPc_pcReg_31_BRB5.
	Register(s) VexRiscv/IBusCachedPlugin_fetchPc_pcReg_4 has(ve) been backward balanced into : VexRiscv/IBusCachedPlugin_fetchPc_pcReg_4_BRB1 .
	Register(s) VexRiscv/IBusCachedPlugin_fetchPc_pcReg_5 has(ve) been backward balanced into : VexRiscv/IBusCachedPlugin_fetchPc_pcReg_5_BRB1 .
	Register(s) VexRiscv/IBusCachedPlugin_fetchPc_pcReg_6 has(ve) been backward balanced into : VexRiscv/IBusCachedPlugin_fetchPc_pcReg_6_BRB1 .
	Register(s) VexRiscv/IBusCachedPlugin_fetchPc_pcReg_7 has(ve) been backward balanced into : VexRiscv/IBusCachedPlugin_fetchPc_pcReg_7_BRB1 .
	Register(s) VexRiscv/IBusCachedPlugin_fetchPc_pcReg_8 has(ve) been backward balanced into : VexRiscv/IBusCachedPlugin_fetchPc_pcReg_8_BRB1 .
	Register(s) VexRiscv/IBusCachedPlugin_fetchPc_pcReg_9 has(ve) been backward balanced into : VexRiscv/IBusCachedPlugin_fetchPc_pcReg_9_BRB1 .
	Register(s) VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_2 has(ve) been backward balanced into : VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_2_BRB0 VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_2_BRB1 VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_2_BRB2.
	Register(s) VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_3 has(ve) been backward balanced into : VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_3_BRB0 VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_3_BRB1 VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_3_BRB2.
	Register(s) VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_4 has(ve) been backward balanced into : VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_4_BRB0 VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_4_BRB1 VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_4_BRB2.
	Register(s) VexRiscv/_zz_118_0 has(ve) been backward balanced into : VexRiscv/_zz_118_0_BRB0 VexRiscv/_zz_118_0_BRB1 VexRiscv/_zz_118_0_BRB2 VexRiscv/_zz_118_0_BRB3 VexRiscv/_zz_118_0_BRB4.
	Register(s) VexRiscv/dataCache_1/stageA_request_data_10 has(ve) been backward balanced into : VexRiscv/dataCache_1/stageA_request_data_10_BRB0 .
	Register(s) VexRiscv/dataCache_1/stageA_request_data_11 has(ve) been backward balanced into : VexRiscv/dataCache_1/stageA_request_data_11_BRB0 .
	Register(s) VexRiscv/dataCache_1/stageA_request_data_12 has(ve) been backward balanced into : VexRiscv/dataCache_1/stageA_request_data_12_BRB0 .
	Register(s) VexRiscv/dataCache_1/stageA_request_data_13 has(ve) been backward balanced into : VexRiscv/dataCache_1/stageA_request_data_13_BRB0 .
	Register(s) VexRiscv/dataCache_1/stageA_request_data_14 has(ve) been backward balanced into : VexRiscv/dataCache_1/stageA_request_data_14_BRB0 .
	Register(s) VexRiscv/dataCache_1/stageA_request_data_15 has(ve) been backward balanced into : VexRiscv/dataCache_1/stageA_request_data_15_BRB0 .
	Register(s) VexRiscv/dataCache_1/stageA_request_data_16 has(ve) been backward balanced into : VexRiscv/dataCache_1/stageA_request_data_16_BRB1 VexRiscv/dataCache_1/stageA_request_data_16_BRB2.
	Register(s) VexRiscv/dataCache_1/stageA_request_data_17 has(ve) been backward balanced into : VexRiscv/dataCache_1/stageA_request_data_17_BRB2.
	Register(s) VexRiscv/dataCache_1/stageA_request_data_18 has(ve) been backward balanced into : VexRiscv/dataCache_1/stageA_request_data_18_BRB2.
	Register(s) VexRiscv/dataCache_1/stageA_request_data_19 has(ve) been backward balanced into : VexRiscv/dataCache_1/stageA_request_data_19_BRB2.
	Register(s) VexRiscv/dataCache_1/stageA_request_data_20 has(ve) been backward balanced into : VexRiscv/dataCache_1/stageA_request_data_20_BRB2.
	Register(s) VexRiscv/dataCache_1/stageA_request_data_21 has(ve) been backward balanced into : VexRiscv/dataCache_1/stageA_request_data_21_BRB2.
	Register(s) VexRiscv/dataCache_1/stageA_request_data_22 has(ve) been backward balanced into : VexRiscv/dataCache_1/stageA_request_data_22_BRB2.
	Register(s) VexRiscv/dataCache_1/stageA_request_data_23 has(ve) been backward balanced into : VexRiscv/dataCache_1/stageA_request_data_23_BRB2.
	Register(s) VexRiscv/dataCache_1/stageA_request_data_24 has(ve) been backward balanced into : VexRiscv/dataCache_1/stageA_request_data_24_BRB4.
	Register(s) VexRiscv/dataCache_1/stageA_request_data_25 has(ve) been backward balanced into : VexRiscv/dataCache_1/stageA_request_data_25_BRB4.
	Register(s) VexRiscv/dataCache_1/stageA_request_data_26 has(ve) been backward balanced into : VexRiscv/dataCache_1/stageA_request_data_26_BRB4.
	Register(s) VexRiscv/dataCache_1/stageA_request_data_27 has(ve) been backward balanced into : VexRiscv/dataCache_1/stageA_request_data_27_BRB4.
	Register(s) VexRiscv/dataCache_1/stageA_request_data_28 has(ve) been backward balanced into : VexRiscv/dataCache_1/stageA_request_data_28_BRB4.
	Register(s) VexRiscv/dataCache_1/stageA_request_data_29 has(ve) been backward balanced into : VexRiscv/dataCache_1/stageA_request_data_29_BRB4.
	Register(s) VexRiscv/dataCache_1/stageA_request_data_30 has(ve) been backward balanced into : VexRiscv/dataCache_1/stageA_request_data_30_BRB4.
	Register(s) VexRiscv/dataCache_1/stageA_request_data_31 has(ve) been backward balanced into : VexRiscv/dataCache_1/stageA_request_data_31_BRB4.
	Register(s) VexRiscv/dataCache_1/stageA_request_data_8 has(ve) been backward balanced into : VexRiscv/dataCache_1/stageA_request_data_8_BRB0 .
	Register(s) VexRiscv/dataCache_1/stageA_request_data_9 has(ve) been backward balanced into : VexRiscv/dataCache_1/stageA_request_data_9_BRB0 .
	Register(s) VexRiscv/dataCache_1/victim_bufferReadCounter_3 has(ve) been backward balanced into : VexRiscv/dataCache_1/victim_bufferReadCounter_3_BRB1 VexRiscv/dataCache_1/victim_bufferReadCounter_3_BRB2 VexRiscv/dataCache_1/victim_bufferReadCounter_3_BRB3 VexRiscv/dataCache_1/victim_bufferReadCounter_3_BRB4 VexRiscv/dataCache_1/victim_bufferReadCounter_3_BRB5.
	Register(s) VexRiscv/dataCache_1/victim_readLineRspCounter_3 has(ve) been backward balanced into : VexRiscv/dataCache_1/victim_readLineRspCounter_3_BRB0 VexRiscv/dataCache_1/victim_readLineRspCounter_3_BRB1 VexRiscv/dataCache_1/victim_readLineRspCounter_3_BRB2 VexRiscv/dataCache_1/victim_readLineRspCounter_3_BRB3 VexRiscv/dataCache_1/victim_readLineRspCounter_3_BRB4 VexRiscv/dataCache_1/victim_readLineRspCounter_3_BRB5.
	Register(s) VexRiscv/decode_to_execute_BYPASSABLE_MEMORY_STAGE has(ve) been backward balanced into : VexRiscv/decode_to_execute_BYPASSABLE_MEMORY_STAGE_BRB3 VexRiscv/decode_to_execute_BYPASSABLE_MEMORY_STAGE_BRB4 .
	Register(s) VexRiscv/decode_to_execute_FLUSH_ALL has(ve) been backward balanced into : VexRiscv/decode_to_execute_FLUSH_ALL_BRB1 .
	Register(s) VexRiscv/execute_to_memory_IS_MUL has(ve) been backward balanced into : VexRiscv/execute_to_memory_IS_MUL_BRB0 VexRiscv/execute_to_memory_IS_MUL_BRB2 VexRiscv/execute_to_memory_IS_MUL_BRB3 VexRiscv/execute_to_memory_IS_MUL_BRB5.
	Register(s) bankmachine0_state_FSM_FFd2 has(ve) been backward balanced into : bankmachine0_state_FSM_FFd2_BRB0 bankmachine0_state_FSM_FFd2_BRB1 bankmachine0_state_FSM_FFd2_BRB2 bankmachine0_state_FSM_FFd2_BRB3 bankmachine0_state_FSM_FFd2_BRB4.
	Register(s) bankmachine1_state_FSM_FFd2 has(ve) been backward balanced into : bankmachine1_state_FSM_FFd2_BRB0 bankmachine1_state_FSM_FFd2_BRB1 bankmachine1_state_FSM_FFd2_BRB2 bankmachine1_state_FSM_FFd2_BRB3 bankmachine1_state_FSM_FFd2_BRB4.
	Register(s) bankmachine2_state_FSM_FFd2 has(ve) been backward balanced into : bankmachine2_state_FSM_FFd2_BRB0 bankmachine2_state_FSM_FFd2_BRB1 bankmachine2_state_FSM_FFd2_BRB2 bankmachine2_state_FSM_FFd2_BRB3 bankmachine2_state_FSM_FFd2_BRB4.
	Register(s) bankmachine3_state_FSM_FFd2 has(ve) been backward balanced into : bankmachine3_state_FSM_FFd2_BRB0 bankmachine3_state_FSM_FFd2_BRB1 bankmachine3_state_FSM_FFd2_BRB2 bankmachine3_state_FSM_FFd2_BRB3 bankmachine3_state_FSM_FFd2_BRB4.
	Register(s) ddrphy_rddata_sr_1 has(ve) been backward balanced into : ddrphy_rddata_sr_1_BRB0 ddrphy_rddata_sr_1_BRB1 ddrphy_rddata_sr_1_BRB2 ddrphy_rddata_sr_1_BRB3 ddrphy_rddata_sr_1_BRB4.
	Register(s) ddrphy_rddata_sr_2 has(ve) been backward balanced into : ddrphy_rddata_sr_2_BRB0 ddrphy_rddata_sr_2_BRB1 ddrphy_rddata_sr_2_BRB2 ddrphy_rddata_sr_2_BRB3 ddrphy_rddata_sr_2_BRB5 ddrphy_rddata_sr_2_BRB6 ddrphy_rddata_sr_2_BRB7 ddrphy_rddata_sr_2_BRB8 ddrphy_rddata_sr_2_BRB9 ddrphy_rddata_sr_2_BRB10 ddrphy_rddata_sr_2_BRB11.
	Register(s) ddrphy_rddata_sr_3 has(ve) been backward balanced into : ddrphy_rddata_sr_3_BRB0 ddrphy_rddata_sr_3_BRB1 ddrphy_rddata_sr_3_BRB2 ddrphy_rddata_sr_3_BRB3 ddrphy_rddata_sr_3_BRB5 ddrphy_rddata_sr_3_BRB6 ddrphy_rddata_sr_3_BRB7 ddrphy_rddata_sr_3_BRB8 ddrphy_rddata_sr_3_BRB9 ddrphy_rddata_sr_3_BRB10 ddrphy_rddata_sr_3_BRB11.
	Register(s) ddrphy_rddata_sr_4 has(ve) been backward balanced into : ddrphy_rddata_sr_4_BRB0 ddrphy_rddata_sr_4_BRB2 ddrphy_rddata_sr_4_BRB3 ddrphy_rddata_sr_4_BRB4 ddrphy_rddata_sr_4_BRB5 ddrphy_rddata_sr_4_BRB6 ddrphy_rddata_sr_4_BRB7 ddrphy_rddata_sr_4_BRB8 ddrphy_rddata_sr_4_BRB9 ddrphy_rddata_sr_4_BRB10 ddrphy_rddata_sr_4_BRB11.
	Register(s) ddrphy_record0_cke has(ve) been backward balanced into : ddrphy_record0_cke_BRB0 ddrphy_record0_cke_BRB1.
	Register(s) new_master_rdata_valid0 has(ve) been backward balanced into : new_master_rdata_valid0_BRB0 new_master_rdata_valid0_BRB2 new_master_rdata_valid0_BRB3 new_master_rdata_valid0_BRB4 new_master_rdata_valid0_BRB5 new_master_rdata_valid0_BRB6 new_master_rdata_valid0_BRB7 new_master_rdata_valid0_BRB8 new_master_rdata_valid0_BRB9 new_master_rdata_valid0_BRB10 new_master_rdata_valid0_BRB11 new_master_rdata_valid0_BRB12 new_master_rdata_valid0_BRB13.
	Register(s) new_master_rdata_valid1 has(ve) been backward balanced into : new_master_rdata_valid1_BRB0 new_master_rdata_valid1_BRB2 new_master_rdata_valid1_BRB3 new_master_rdata_valid1_BRB4 new_master_rdata_valid1_BRB5 new_master_rdata_valid1_BRB6 new_master_rdata_valid1_BRB7 new_master_rdata_valid1_BRB8 new_master_rdata_valid1_BRB9 new_master_rdata_valid1_BRB10 new_master_rdata_valid1_BRB11 new_master_rdata_valid1_BRB12 new_master_rdata_valid1_BRB13.
	Register(s) new_master_rdata_valid2 has(ve) been backward balanced into : new_master_rdata_valid2_BRB0 new_master_rdata_valid2_BRB2 new_master_rdata_valid2_BRB3 new_master_rdata_valid2_BRB4 new_master_rdata_valid2_BRB5 new_master_rdata_valid2_BRB6 new_master_rdata_valid2_BRB7 new_master_rdata_valid2_BRB8 new_master_rdata_valid2_BRB9 new_master_rdata_valid2_BRB10 new_master_rdata_valid2_BRB11 new_master_rdata_valid2_BRB12 new_master_rdata_valid2_BRB13.
	Register(s) new_master_rdata_valid3 has(ve) been backward balanced into : new_master_rdata_valid3_BRB0 new_master_rdata_valid3_BRB2 new_master_rdata_valid3_BRB3 new_master_rdata_valid3_BRB4 new_master_rdata_valid3_BRB5 new_master_rdata_valid3_BRB6 new_master_rdata_valid3_BRB7 new_master_rdata_valid3_BRB8 new_master_rdata_valid3_BRB9 new_master_rdata_valid3_BRB10 new_master_rdata_valid3_BRB11 new_master_rdata_valid3_BRB12 new_master_rdata_valid3_BRB13.
	Register(s) new_master_rdata_valid4 has(ve) been backward balanced into : new_master_rdata_valid4_BRB0 new_master_rdata_valid4_BRB1 new_master_rdata_valid4_BRB2 new_master_rdata_valid4_BRB3 new_master_rdata_valid4_BRB4 new_master_rdata_valid4_BRB5.
	Register(s) sdram_dfi_p0_rddata_en has(ve) been backward balanced into : sdram_dfi_p0_rddata_en_BRB0 sdram_dfi_p0_rddata_en_BRB1 sdram_dfi_p0_rddata_en_BRB2.
Unit <top> processed.
FlipFlop VexRiscv/_zz_208 has been replicated 1 time(s)
FlipFlop VexRiscv/dataCache_1/_zz_28 has been replicated 1 time(s)
FlipFlop VexRiscv/dataCache_1/stageB_request_address_31 has been replicated 1 time(s)
FlipFlop VexRiscv/execute_arbitration_isValid has been replicated 1 time(s)
FlipFlop VexRiscv/memory_arbitration_isValid has been replicated 1 time(s)
FlipFlop VexRiscv/memory_to_writeBack_MEMORY_ENABLE has been replicated 1 time(s)
FlipFlop VexRiscv/writeBack_arbitration_isValid has been replicated 2 time(s)
FlipFlop basesoc_interface_adr_0 has been replicated 1 time(s)
FlipFlop basesoc_interface_adr_1 has been replicated 1 time(s)
FlipFlop basesoc_interface_adr_2 has been replicated 1 time(s)
FlipFlop basesoc_interface_adr_3 has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <top> :
	Found 2-bit shift register for signal <ddrphy_r_dfi_wrdata_en_1>.
	Found 2-bit shift register for signal <VexRiscv/_zz_123_1>.
	Found 4-bit shift register for signal <ddrphy_rddata_sr_1_BRB0>.
	Found 4-bit shift register for signal <ddrphy_rddata_sr_1_BRB2>.
	Found 4-bit shift register for signal <ddrphy_rddata_sr_1_BRB3>.
	Found 3-bit shift register for signal <ddrphy_rddata_sr_2_BRB5>.
	Found 4-bit shift register for signal <ddrphy_rddata_sr_2_BRB6>.
	Found 4-bit shift register for signal <ddrphy_rddata_sr_2_BRB7>.
	Found 3-bit shift register for signal <ddrphy_rddata_sr_2_BRB1>.
	Found 3-bit shift register for signal <ddrphy_rddata_sr_2_BRB8>.
	Found 3-bit shift register for signal <ddrphy_rddata_sr_2_BRB9>.
	Found 3-bit shift register for signal <ddrphy_rddata_sr_2_BRB10>.
	Found 3-bit shift register for signal <ddrphy_rddata_sr_2_BRB11>.
	Found 5-bit shift register for signal <new_master_rdata_valid4_BRB2>.
	Found 5-bit shift register for signal <new_master_rdata_valid4_BRB3>.
	Found 5-bit shift register for signal <new_master_rdata_valid4_BRB4>.
	Found 5-bit shift register for signal <new_master_rdata_valid4_BRB5>.
	Found 4-bit shift register for signal <new_master_rdata_valid3_BRB6>.
	Found 4-bit shift register for signal <new_master_rdata_valid3_BRB7>.
	Found 4-bit shift register for signal <new_master_rdata_valid3_BRB8>.
	Found 4-bit shift register for signal <new_master_rdata_valid3_BRB0>.
	Found 4-bit shift register for signal <new_master_rdata_valid3_BRB9>.
	Found 4-bit shift register for signal <new_master_rdata_valid3_BRB10>.
	Found 4-bit shift register for signal <new_master_rdata_valid3_BRB11>.
	Found 4-bit shift register for signal <new_master_rdata_valid3_BRB12>.
	Found 4-bit shift register for signal <new_master_rdata_valid3_BRB13>.
Unit <top> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 3140
 Flip-Flops                                            : 3140
# Shift Registers                                      : 26
 2-bit shift register                                  : 2
 3-bit shift register                                  : 6
 4-bit shift register                                  : 14
 5-bit shift register                                  : 4

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 5454
#      GND                         : 1
#      INV                         : 59
#      LUT1                        : 74
#      LUT2                        : 506
#      LUT3                        : 527
#      LUT4                        : 608
#      LUT5                        : 551
#      LUT6                        : 1728
#      MUXCY                       : 706
#      MUXF7                       : 48
#      VCC                         : 1
#      XORCY                       : 645
# FlipFlops/Latches                : 3185
#      FD                          : 229
#      FDE                         : 1254
#      FDP                         : 5
#      FDPE                        : 1
#      FDR                         : 522
#      FDRE                        : 1006
#      FDS                         : 52
#      FDSE                        : 110
#      ODDR2                       : 6
# RAMS                             : 160
#      RAM16X1D                    : 136
#      RAMB16BWER                  : 15
#      RAMB8BWER                   : 9
# Shift Registers                  : 26
#      SRLC16E                     : 26
# Clock Buffers                    : 4
#      BUFG                        : 4
# IO Buffers                       : 71
#      BUFIO2                      : 1
#      IBUF                        : 16
#      IBUFG                       : 1
#      IOBUF                       : 16
#      OBUF                        : 35
#      OBUFT                       : 2
# DCMs                             : 1
#      DCM_CLKGEN                  : 1
# DSPs                             : 4
#      DSP48A1                     : 4
# Others                           : 37
#      BUFPLL                      : 1
#      DNA_PORT                    : 1
#      ISERDES2                    : 16
#      OSERDES2                    : 18
#      PLL_ADV                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx9csg324-2 


Slice Logic Utilization: 
 Number of Slice Registers:            3185  out of  11440    27%  
 Number of Slice LUTs:                 4351  out of   5720    76%  
    Number used as Logic:              4053  out of   5720    70%  
    Number used as Memory:              298  out of   1440    20%  
       Number used as RAM:              272
       Number used as SRL:               26

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   5753
   Number with an unused Flip Flop:    2568  out of   5753    44%  
   Number with an unused LUT:          1402  out of   5753    24%  
   Number of fully used LUT-FF pairs:  1783  out of   5753    30%  
   Number of unique control sets:       141

IO Utilization: 
 Number of IOs:                          70
 Number of bonded IOBs:                  70  out of    200    35%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               20  out of     32    62%  
    Number using Block RAM only:         20
 Number of BUFG/BUFGCTRLs:                4  out of     16    25%  
 Number of DSP48A1s:                      4  out of     16    25%  
 Number of PLL_ADVs:                      1  out of      2    50%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk100                             | PLL_ADV:CLKOUT5        | 3305  |
clk100                             | PLL_ADV:CLKOUT2        | 74    |
base50_clk                         | BUFG                   | 2     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 35.665ns (Maximum Frequency: 28.039MHz)
   Minimum input arrival time before clock: 4.958ns
   Maximum output required time after clock: 6.384ns
   Maximum combinational path delay: 3.593ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk100'
  Clock period: 35.665ns (frequency: 28.039MHz)
  Total number of paths / destination ports: 6869878 / 9443
-------------------------------------------------------------------------
Delay:               14.266ns (Levels of Logic = 20)
  Source:            VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_1 (FF)
  Destination:       VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2 (RAM)
  Source Clock:      clk100 rising 2.5X
  Destination Clock: clk100 rising 2.5X

  Data Path: VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_1 to VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             15   0.525   1.263  VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_1 (VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_1)
     LUT4:I2->O           10   0.250   1.008  VexRiscv/dataCache_1/_zz_391 (VexRiscv/dataCache_1/_zz_39)
     LUT5:I4->O            3   0.254   0.766  VexRiscv/dataCache_1/Mmux__zz_4522 (VexRiscv/dataCache_1/Mmux__zz_4521)
     LUT6:I5->O            5   0.254   0.841  VexRiscv/dataCache_1/Mmux__zz_4523_1 (VexRiscv/dataCache_1/Mmux__zz_4523)
     LUT6:I5->O           13   0.254   1.098  VexRiscv/execute_arbitration_isStuck (VexRiscv/execute_arbitration_isStuck)
     LUT4:I3->O            1   0.254   0.000  VexRiscv/decode_arbitration_isStuck4_lut (VexRiscv/decode_arbitration_isStuck4_lut)
     MUXCY:S->O           16   0.427   1.182  VexRiscv/decode_arbitration_isStuck4_cy1 (VexRiscv/decode_arbitration_isStuck)
     LUT6:I5->O            7   0.254   0.910  VexRiscv/_zz_9211_1 (VexRiscv/_zz_9211)
     LUT5:I4->O           16   0.254   1.410  VexRiscv/_zz_1121 (VexRiscv/_zz_112)
     LUT6:I3->O            2   0.235   0.726  VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc_A46_SW0 (N1094)
     LUT6:I5->O            1   0.254   0.000  VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc_rs_lut<2> (VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc_rs_lut<2>)
     MUXCY:S->O            1   0.215   0.000  VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc_rs_cy<2> (VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc_rs_cy<3> (VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc_rs_cy<4> (VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc_rs_cy<5> (VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc_rs_cy<6> (VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc_rs_cy<7> (VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc_rs_cy<8> (VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc_rs_cy<9> (VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc_rs_cy<10> (VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc_rs_cy<10>)
     XORCY:CI->O           5   0.206   0.840  VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc_rs_xor<11> (VexRiscv/IBusCachedPlugin_fetchPc_pc<11>)
     RAMB16BWER:ADDRB13        0.400          VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2
    ----------------------------------------
    Total                     14.266ns (4.222ns logic, 10.044ns route)
                                       (29.6% logic, 70.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'base50_clk'
  Clock period: 1.280ns (frequency: 781.250MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.280ns (Levels of Logic = 0)
  Source:            FDPE_4 (FF)
  Destination:       FDPE_5 (FF)
  Source Clock:      base50_clk rising
  Destination Clock: base50_clk rising

  Data Path: FDPE_4 to FDPE_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              1   0.525   0.681  FDPE_4 (xilinxasyncresetsynchronizerimpl2_rst_meta)
     FDPE:D                    0.074          FDPE_5
    ----------------------------------------
    Total                      1.280ns (0.599ns logic, 0.681ns route)
                                       (46.8% logic, 53.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk100'
  Total number of paths / destination ports: 1456 / 406
-------------------------------------------------------------------------
Offset:              4.958ns (Levels of Logic = 2)
  Source:            user_btn0 (PAD)
  Destination:       waittimer0_count_0 (FF)
  Destination Clock: clk100 rising 2.5X

  Data Path: user_btn0 to waittimer0_count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            22   1.328   1.789  user_btn0_IBUF (user_btn0_IBUF)
     LUT6:I0->O           20   0.254   1.285  _n5784_inv1 (_n5784_inv)
     FDSE:CE                   0.302          waittimer0_count_0
    ----------------------------------------
    Total                      4.958ns (1.884ns logic, 3.074ns route)
                                       (38.0% logic, 62.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'base50_clk'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              2.224ns (Levels of Logic = 1)
  Source:            crg_periph_dcm_clkgen:LOCKED (PAD)
  Destination:       FDPE_5 (FF)
  Destination Clock: base50_clk rising

  Data Path: crg_periph_dcm_clkgen:LOCKED to FDPE_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    DCM_CLKGEN:LOCKED      1   0.000   0.790  crg_periph_dcm_clkgen (crg_dcm_base50_locked)
     LUT2:I0->O            2   0.250   0.725  xilinxasyncresetsynchronizerimpl21 (xilinxasyncresetsynchronizerimpl2)
     FDPE:PRE                  0.459          FDPE_5
    ----------------------------------------
    Total                      2.224ns (0.709ns logic, 1.515ns route)
                                       (31.9% logic, 68.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk100'
  Total number of paths / destination ports: 632 / 203
-------------------------------------------------------------------------
Offset:              6.384ns (Levels of Logic = 3)
  Source:            basesoc_interface_adr_5 (FF)
  Destination:       OSERDES2:T4 (PAD)
  Source Clock:      clk100 rising 2.5X

  Data Path: basesoc_interface_adr_5 to OSERDES2:T4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             48   0.525   1.788  basesoc_interface_adr_5 (basesoc_interface_adr_5)
     LUT5:I4->O            5   0.254   0.949  _n676311 (_n67631)
     LUT3:I1->O            2   0.250   1.156  ddrphy_wrdata_en_SW0 (N948)
     LUT6:I1->O           17   0.254   1.208  ddrphy_drive_dq_n01 (ddrphy_drive_dq_n0)
    OSERDES2:T4                0.000          OSERDES2
    ----------------------------------------
    Total                      6.384ns (1.283ns logic, 5.101ns route)
                                       (20.1% logic, 79.9% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 120 / 104
-------------------------------------------------------------------------
Delay:               3.593ns (Levels of Logic = 1)
  Source:            OSERDES2_15:OQ (PAD)
  Destination:       ddram_dq<15> (PAD)

  Data Path: OSERDES2_15:OQ to ddram_dq<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    OSERDES2:OQ            1   0.000   0.681  OSERDES2_15 (ddrphy_dq_o<15>)
     IOBUF:I->IO               2.912          IOBUF_15 (ddram_dq<15>)
    ----------------------------------------
    Total                      3.593ns (2.912ns logic, 0.681ns route)
                                       (81.0% logic, 19.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock base50_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
base50_clk     |    1.280|         |         |         |
clk100         |    4.680|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk100
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk100         |   14.266|         |    2.270|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 63.00 secs
Total CPU time to Xst completion: 60.58 secs
 
--> 


Total memory usage is 460536 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  509 (   0 filtered)
Number of infos    :  134 (   0 filtered)

