#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000027a457ab060 .scope module, "advanced_branch_predictor" "advanced_branch_predictor" 2 9;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "pc";
    .port_info 3 /INPUT 32 "pc_plus4";
    .port_info 4 /INPUT 32 "instr";
    .port_info 5 /INPUT 5 "rs1";
    .port_info 6 /INPUT 5 "rd";
    .port_info 7 /INPUT 7 "opcode";
    .port_info 8 /INPUT 3 "funct3";
    .port_info 9 /OUTPUT 1 "predict_taken";
    .port_info 10 /OUTPUT 32 "predict_target";
    .port_info 11 /OUTPUT 1 "predict_valid";
    .port_info 12 /INPUT 1 "branch_valid";
    .port_info 13 /INPUT 32 "branch_pc";
    .port_info 14 /INPUT 1 "branch_taken";
    .port_info 15 /INPUT 32 "branch_target";
    .port_info 16 /INPUT 1 "branch_is_cond";
    .port_info 17 /INPUT 1 "branch_is_call";
    .port_info 18 /INPUT 1 "branch_is_return";
    .port_info 19 /INPUT 1 "branch_mispredict";
P_0000027a457dbd50 .param/l "ADDR_WIDTH" 0 2 17, +C4<00000000000000000000000000100000>;
P_0000027a457dbd88 .param/l "BTB_ENTRIES" 0 2 10, +C4<00000000000000000000000000100000>;
P_0000027a457dbdc0 .param/l "CHOOSER_SIZE" 0 2 16, +C4<00000000000000000001000000000000>;
P_0000027a457dbdf8 .param/l "GHR_WIDTH" 0 2 12, +C4<00000000000000000000000000001010>;
P_0000027a457dbe30 .param/l "GLOBAL_PHT_SIZE" 0 2 15, +C4<00000000000000000001000000000000>;
P_0000027a457dbe68 .param/l "LOCAL_BHT_SIZE" 0 2 13, +C4<00000000000000000000000100000000>;
P_0000027a457dbea0 .param/l "LOCAL_PHT_SIZE" 0 2 14, +C4<00000000000000000000010000000000>;
P_0000027a457dbed8 .param/l "OPCODE_BRANCH" 1 2 62, C4<1100011>;
P_0000027a457dbf10 .param/l "OPCODE_JAL" 1 2 63, C4<1101111>;
P_0000027a457dbf48 .param/l "OPCODE_JALR" 1 2 64, C4<1100111>;
P_0000027a457dbf80 .param/l "RAS_DEPTH" 0 2 11, +C4<00000000000000000000000000010000>;
P_0000027a457dbfb8 .param/l "STRONGLY_GLOBAL" 1 2 61, C4<11>;
P_0000027a457dbff0 .param/l "STRONGLY_LOCAL" 1 2 58, C4<00>;
P_0000027a457dc028 .param/l "STRONGLY_NOT_TAKEN" 1 2 54, C4<00>;
P_0000027a457dc060 .param/l "STRONGLY_TAKEN" 1 2 57, C4<11>;
P_0000027a457dc098 .param/l "WEAKLY_GLOBAL" 1 2 60, C4<10>;
P_0000027a457dc0d0 .param/l "WEAKLY_LOCAL" 1 2 59, C4<01>;
P_0000027a457dc108 .param/l "WEAKLY_NOT_TAKEN" 1 2 55, C4<01>;
P_0000027a457dc140 .param/l "WEAKLY_TAKEN" 1 2 56, C4<10>;
L_0000027a45d204e0 .functor BUFZ 1, L_0000027a45de55f0, C4<0>, C4<0>, C4<0>;
L_0000027a45d20630 .functor OR 1, L_0000027a45ddfe70, L_0000027a45ddd710, C4<0>, C4<0>;
L_0000027a45d1f910 .functor OR 1, L_0000027a45de4fb0, L_0000027a45de4f10, C4<0>, C4<0>;
L_0000027a45d1fb40 .functor AND 1, L_0000027a45d1f910, L_0000027a45d20630, C4<1>, C4<1>;
L_0000027a45d20080 .functor AND 1, L_0000027a45de4f10, L_0000027a45dddc10, C4<1>, C4<1>;
L_0000027a45d20470 .functor AND 1, L_0000027a45d20080, L_0000027a45ddf010, C4<1>, C4<1>;
L_0000027a45d206a0 .functor AND 1, L_0000027a45dddcb0, L_0000027a45ddd990, C4<1>, C4<1>;
L_0000027a45d1ffa0 .functor BUFZ 32, L_0000027a45ddf510, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000027a45d20010 .functor BUFZ 1, L_0000027a45ddf830, C4<0>, C4<0>, C4<0>;
L_0000027a45d200f0 .functor BUFZ 1, L_0000027a45ddf5b0, C4<0>, C4<0>, C4<0>;
L_0000027a45d20cc0 .functor BUFZ 10, L_0000027a45ddf790, C4<0000000000>, C4<0000000000>, C4<0000000000>;
L_0000027a45d20390 .functor XOR 12, L_0000027a45ddf650, L_0000027a45dde430, C4<000000000000>, C4<000000000000>;
L_0000027a45d1fec0 .functor BUFZ 2, L_0000027a45ddebb0, C4<00>, C4<00>, C4<00>;
L_0000027a45de5c20 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000027a45d20710 .functor XNOR 1, L_0000027a45ddfa10, L_0000027a45de5c20, C4<0>, C4<0>;
L_0000027a45d1f830 .functor BUFZ 10, L_0000027a45dde570, C4<0000000000>, C4<0000000000>, C4<0000000000>;
L_0000027a45d20780 .functor XOR 12, L_0000027a45dde070, L_0000027a45dded90, C4<000000000000>, C4<000000000000>;
L_0000027a45de56c8 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v0000027a45d0d290_0 .net/2u *"_ivl_0", 6 0, L_0000027a45de56c8;  1 drivers
v0000027a45d0d3d0_0 .net *"_ivl_100", 6 0, L_0000027a45ddf8d0;  1 drivers
L_0000027a45de5a70 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000027a45d0d470_0 .net *"_ivl_103", 1 0, L_0000027a45de5a70;  1 drivers
v0000027a45d0b8f0_0 .net *"_ivl_108", 9 0, L_0000027a45ddf790;  1 drivers
v0000027a45d0bb70_0 .net *"_ivl_110", 9 0, L_0000027a45dddd50;  1 drivers
L_0000027a45de5ab8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000027a45d0bd50_0 .net *"_ivl_113", 1 0, L_0000027a45de5ab8;  1 drivers
v0000027a45d0bdf0_0 .net *"_ivl_116", 1 0, L_0000027a45ddddf0;  1 drivers
v0000027a45d0be90_0 .net *"_ivl_118", 11 0, L_0000027a45ddecf0;  1 drivers
L_0000027a45de5b00 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000027a45d0bf30_0 .net *"_ivl_121", 1 0, L_0000027a45de5b00;  1 drivers
L_0000027a45de5b48 .functor BUFT 1, C4<xx>, C4<0>, C4<0>, C4<0>;
v0000027a45ce9780_0 .net *"_ivl_127", 1 0, L_0000027a45de5b48;  1 drivers
v0000027a45ceac20_0 .net *"_ivl_129", 9 0, L_0000027a45ddda30;  1 drivers
v0000027a45ce9140_0 .net *"_ivl_131", 11 0, L_0000027a45dde430;  1 drivers
v0000027a45ce9820_0 .net *"_ivl_134", 1 0, L_0000027a45ddde90;  1 drivers
v0000027a45ce9c80_0 .net *"_ivl_136", 13 0, L_0000027a45dddf30;  1 drivers
L_0000027a45de5b90 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000027a45cea360_0 .net *"_ivl_139", 1 0, L_0000027a45de5b90;  1 drivers
L_0000027a45de57a0 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0000027a45cea9a0_0 .net/2u *"_ivl_14", 4 0, L_0000027a45de57a0;  1 drivers
v0000027a45ceaa40_0 .net *"_ivl_144", 1 0, L_0000027a45ddebb0;  1 drivers
v0000027a45ca8ca0_0 .net *"_ivl_146", 13 0, L_0000027a45ddf6f0;  1 drivers
L_0000027a45de5bd8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000027a45ca9600_0 .net *"_ivl_149", 1 0, L_0000027a45de5bd8;  1 drivers
v0000027a45ca9060_0 .net *"_ivl_153", 0 0, L_0000027a45ddfa10;  1 drivers
v0000027a45ca91a0_0 .net/2u *"_ivl_154", 0 0, L_0000027a45de5c20;  1 drivers
v0000027a457df880_0 .net *"_ivl_156", 0 0, L_0000027a45d20710;  1 drivers
v0000027a457e0000_0 .net *"_ivl_160", 31 0, L_0000027a45dddad0;  1 drivers
L_0000027a45de5c68 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027a45d4b680_0 .net *"_ivl_163", 27 0, L_0000027a45de5c68;  1 drivers
L_0000027a45de5cb0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027a45d4b220_0 .net/2u *"_ivl_164", 31 0, L_0000027a45de5cb0;  1 drivers
v0000027a45d4b040_0 .net *"_ivl_166", 0 0, L_0000027a45ddfab0;  1 drivers
v0000027a45d4cb20_0 .net *"_ivl_168", 31 0, L_0000027a45ddfbf0;  1 drivers
v0000027a45d4bfe0_0 .net *"_ivl_170", 32 0, L_0000027a45ddef70;  1 drivers
L_0000027a45de5cf8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027a45d4b5e0_0 .net *"_ivl_173", 28 0, L_0000027a45de5cf8;  1 drivers
L_0000027a45de5d40 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000027a45d4af00_0 .net/2u *"_ivl_174", 32 0, L_0000027a45de5d40;  1 drivers
v0000027a45d4c300_0 .net *"_ivl_176", 32 0, L_0000027a45ddfb50;  1 drivers
L_0000027a45de57e8 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0000027a45d4bcc0_0 .net/2u *"_ivl_18", 4 0, L_0000027a45de57e8;  1 drivers
v0000027a45d4c940_0 .net *"_ivl_180", 31 0, L_0000027a45dde110;  1 drivers
L_0000027a45de5d88 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027a45d4a6e0_0 .net *"_ivl_183", 27 0, L_0000027a45de5d88;  1 drivers
L_0000027a45de5dd0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027a45d4bea0_0 .net/2u *"_ivl_184", 31 0, L_0000027a45de5dd0;  1 drivers
v0000027a45d4c9e0_0 .net *"_ivl_197", 24 0, L_0000027a45dde2f0;  1 drivers
v0000027a45d4ac80_0 .net *"_ivl_20", 0 0, L_0000027a45ddfe70;  1 drivers
L_0000027a45de5e18 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0000027a45d4c3a0_0 .net *"_ivl_201", 6 0, L_0000027a45de5e18;  1 drivers
v0000027a45d4c8a0_0 .net *"_ivl_202", 9 0, L_0000027a45dde570;  1 drivers
v0000027a45d4c440_0 .net *"_ivl_204", 9 0, L_0000027a45dde610;  1 drivers
L_0000027a45de5e60 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000027a45d4ad20_0 .net *"_ivl_207", 1 0, L_0000027a45de5e60;  1 drivers
v0000027a45d4abe0_0 .net *"_ivl_211", 8 0, L_0000027a45dde6b0;  1 drivers
L_0000027a45de5ea8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000027a45d4b9a0_0 .net/2u *"_ivl_212", 0 0, L_0000027a45de5ea8;  1 drivers
L_0000027a45de5ef0 .functor BUFT 1, C4<xx>, C4<0>, C4<0>, C4<0>;
v0000027a45d4c1c0_0 .net *"_ivl_217", 1 0, L_0000027a45de5ef0;  1 drivers
v0000027a45d4c760_0 .net *"_ivl_219", 9 0, L_0000027a45dde930;  1 drivers
L_0000027a45de5830 .functor BUFT 1, C4<00101>, C4<0>, C4<0>, C4<0>;
v0000027a45d4adc0_0 .net/2u *"_ivl_22", 4 0, L_0000027a45de5830;  1 drivers
v0000027a45d4cbc0_0 .net *"_ivl_221", 11 0, L_0000027a45dded90;  1 drivers
v0000027a45d4cd00_0 .net *"_ivl_24", 0 0, L_0000027a45ddd710;  1 drivers
v0000027a45d4c080_0 .net *"_ivl_29", 0 0, L_0000027a45d1f910;  1 drivers
v0000027a45d4ca80_0 .net *"_ivl_33", 0 0, L_0000027a45d20080;  1 drivers
L_0000027a45de5878 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000027a45d4cc60_0 .net/2u *"_ivl_34", 4 0, L_0000027a45de5878;  1 drivers
v0000027a45d4aaa0_0 .net *"_ivl_36", 0 0, L_0000027a45ddf010;  1 drivers
L_0000027a45de5710 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v0000027a45d4a780_0 .net/2u *"_ivl_4", 6 0, L_0000027a45de5710;  1 drivers
v0000027a45d4a820_0 .net *"_ivl_41", 0 0, L_0000027a45ddec50;  1 drivers
v0000027a45d4c260_0 .net *"_ivl_42", 10 0, L_0000027a45dde7f0;  1 drivers
v0000027a45d4c4e0_0 .net *"_ivl_45", 0 0, L_0000027a45ddd7b0;  1 drivers
v0000027a45d4bf40_0 .net *"_ivl_47", 7 0, L_0000027a45dde750;  1 drivers
v0000027a45d4afa0_0 .net *"_ivl_49", 0 0, L_0000027a45ddf1f0;  1 drivers
v0000027a45d4c120_0 .net *"_ivl_51", 9 0, L_0000027a45ddf290;  1 drivers
L_0000027a45de58c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000027a45d4c580_0 .net/2u *"_ivl_52", 0 0, L_0000027a45de58c0;  1 drivers
v0000027a45d4ae60_0 .net *"_ivl_61", 24 0, L_0000027a45ddfdd0;  1 drivers
L_0000027a45de5908 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0000027a45d4ab40_0 .net *"_ivl_65", 6 0, L_0000027a45de5908;  1 drivers
v0000027a45d4c620_0 .net *"_ivl_66", 0 0, L_0000027a45dddcb0;  1 drivers
v0000027a45d4a8c0_0 .net *"_ivl_68", 6 0, L_0000027a45dde9d0;  1 drivers
L_0000027a45de5950 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000027a45d4ba40_0 .net *"_ivl_71", 1 0, L_0000027a45de5950;  1 drivers
v0000027a45d4b7c0_0 .net *"_ivl_72", 31 0, L_0000027a45ddee30;  1 drivers
v0000027a45d4bc20_0 .net *"_ivl_74", 6 0, L_0000027a45dddb70;  1 drivers
L_0000027a45de5998 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000027a45d4b720_0 .net *"_ivl_77", 1 0, L_0000027a45de5998;  1 drivers
v0000027a45d4cda0_0 .net *"_ivl_78", 0 0, L_0000027a45ddd990;  1 drivers
L_0000027a45de5758 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v0000027a45d4b860_0 .net/2u *"_ivl_8", 6 0, L_0000027a45de5758;  1 drivers
v0000027a45d4c6c0_0 .net *"_ivl_82", 31 0, L_0000027a45ddf510;  1 drivers
v0000027a45d4b2c0_0 .net *"_ivl_84", 6 0, L_0000027a45ddf0b0;  1 drivers
L_0000027a45de59e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000027a45d4b0e0_0 .net *"_ivl_87", 1 0, L_0000027a45de59e0;  1 drivers
v0000027a45d4b180_0 .net *"_ivl_90", 0 0, L_0000027a45ddf830;  1 drivers
v0000027a45d4b900_0 .net *"_ivl_92", 6 0, L_0000027a45dde4d0;  1 drivers
L_0000027a45de5a28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000027a45d4a960_0 .net *"_ivl_95", 1 0, L_0000027a45de5a28;  1 drivers
v0000027a45d4ce40_0 .net *"_ivl_98", 0 0, L_0000027a45ddf5b0;  1 drivers
o0000027a45d50ef8 .functor BUFZ 1, C4<z>; HiZ drive
v0000027a45d4aa00_0 .net "branch_is_call", 0 0, o0000027a45d50ef8;  0 drivers
o0000027a45d50f28 .functor BUFZ 1, C4<z>; HiZ drive
v0000027a45d4b360_0 .net "branch_is_cond", 0 0, o0000027a45d50f28;  0 drivers
o0000027a45d50f58 .functor BUFZ 1, C4<z>; HiZ drive
v0000027a45d4b400_0 .net "branch_is_return", 0 0, o0000027a45d50f58;  0 drivers
o0000027a45d50f88 .functor BUFZ 1, C4<z>; HiZ drive
v0000027a45d4bb80_0 .net "branch_mispredict", 0 0, o0000027a45d50f88;  0 drivers
o0000027a45d50fb8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000027a45d4b4a0_0 .net "branch_pc", 31 0, o0000027a45d50fb8;  0 drivers
o0000027a45d50fe8 .functor BUFZ 1, C4<z>; HiZ drive
v0000027a45d4bd60_0 .net "branch_taken", 0 0, o0000027a45d50fe8;  0 drivers
o0000027a45d51018 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000027a45d4b540_0 .net "branch_target", 31 0, o0000027a45d51018;  0 drivers
o0000027a45d51048 .functor BUFZ 1, C4<z>; HiZ drive
v0000027a45d4bae0_0 .net "branch_valid", 0 0, o0000027a45d51048;  0 drivers
v0000027a45d4c800_0 .net "btb_hit", 0 0, L_0000027a45d206a0;  1 drivers
v0000027a45d4be00_0 .net "btb_index", 4 0, L_0000027a45ddf330;  1 drivers
v0000027a45d4d980 .array "btb_is_call", 31 0, 0 0;
v0000027a45d4e1a0 .array "btb_is_ret", 31 0, 0 0;
v0000027a45d4e380_0 .net "btb_pc_tag", 31 0, L_0000027a45ddfd30;  1 drivers
v0000027a45d4cf80_0 .net "btb_predicted_call", 0 0, L_0000027a45d20010;  1 drivers
v0000027a45d4dac0_0 .net "btb_predicted_ret", 0 0, L_0000027a45d200f0;  1 drivers
v0000027a45d4db60_0 .net "btb_predicted_target", 31 0, L_0000027a45d1ffa0;  1 drivers
v0000027a45d4e420 .array "btb_tag", 31 0, 31 0;
v0000027a45d4d7a0 .array "btb_target", 31 0, 31 0;
v0000027a45d4cee0 .array "btb_valid", 31 0, 0 0;
v0000027a45d4d660 .array "chooser", 4095 0, 1 0;
v0000027a45d4e100_0 .net "chooser_idx", 11 0, L_0000027a45ddea70;  1 drivers
v0000027a45d4e4c0_0 .net "chooser_state", 1 0, L_0000027a45d1fec0;  1 drivers
o0000027a45d511f8 .functor BUFZ 1, C4<z>; HiZ drive
v0000027a45d4de80_0 .net "clk", 0 0, o0000027a45d511f8;  0 drivers
o0000027a45d51228 .functor BUFZ 3, C4<zzz>; HiZ drive
v0000027a45d4d700_0 .net "funct3", 2 0, o0000027a45d51228;  0 drivers
v0000027a45d4da20_0 .var "ghr", 9 0;
v0000027a45d4d840_0 .net "ghr_shifted", 9 0, L_0000027a45dde890;  1 drivers
v0000027a45d4e560_0 .net "global_idx", 11 0, L_0000027a45d20390;  1 drivers
v0000027a45d4d8e0_0 .net "global_pc_idx", 11 0, L_0000027a45ddf650;  1 drivers
v0000027a45d4e2e0 .array "global_pht", 4095 0, 1 0;
v0000027a45d4d340_0 .net "global_pred", 0 0, L_0000027a45ddd8f0;  1 drivers
v0000027a45d4dd40_0 .var/i "i", 31 0;
v0000027a45d4d020_0 .net "if_is_call", 0 0, L_0000027a45d1fb40;  1 drivers
v0000027a45d4dc00_0 .net "if_is_return", 0 0, L_0000027a45d20470;  1 drivers
o0000027a45d513d8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000027a45d4e240_0 .net "instr", 31 0, o0000027a45d513d8;  0 drivers
v0000027a45d4d3e0_0 .net "is_branch", 0 0, L_0000027a45de55f0;  1 drivers
v0000027a45d4d0c0_0 .net "is_conditional", 0 0, L_0000027a45d204e0;  1 drivers
v0000027a45d4d160_0 .net "is_jal", 0 0, L_0000027a45de4fb0;  1 drivers
v0000027a45d4d200_0 .net "is_jalr", 0 0, L_0000027a45de4f10;  1 drivers
v0000027a45d4dca0_0 .net "jal_imm", 31 0, L_0000027a45ddf470;  1 drivers
v0000027a45d4d480_0 .net "jal_target", 31 0, L_0000027a45ddf970;  1 drivers
v0000027a45d4dde0_0 .net "link_reg", 0 0, L_0000027a45d20630;  1 drivers
v0000027a45d4d520 .array "local_bht", 255 0, 9 0;
v0000027a45d4df20_0 .net "local_bht_idx", 7 0, L_0000027a45ddf3d0;  1 drivers
v0000027a45d4d2a0 .array "local_pht", 1023 0, 1 0;
v0000027a45d4dfc0_0 .net "local_pht_idx", 9 0, L_0000027a45d20cc0;  1 drivers
v0000027a45d4e060_0 .net "local_pred", 0 0, L_0000027a45ddd850;  1 drivers
o0000027a45d515e8 .functor BUFZ 7, C4<zzzzzzz>; HiZ drive
v0000027a45d4d5c0_0 .net "opcode", 6 0, o0000027a45d515e8;  0 drivers
o0000027a45d51618 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000027a45da08b0_0 .net "pc", 31 0, o0000027a45d51618;  0 drivers
o0000027a45d51648 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000027a45da0bd0_0 .net "pc_plus4", 31 0, o0000027a45d51648;  0 drivers
v0000027a45da2750_0 .var "predict_taken", 0 0;
v0000027a45da1f30_0 .var "predict_target", 31 0;
v0000027a45da1a30_0 .var "predict_valid", 0 0;
v0000027a45da1fd0_0 .net "ra_reg", 0 0, L_0000027a45dddc10;  1 drivers
v0000027a45da1d50_0 .var "ras_ptr", 3 0;
v0000027a45da2390 .array "ras_stack", 15 0, 31 0;
v0000027a45da2250_0 .net "ras_top", 31 0, L_0000027a45ddeb10;  1 drivers
v0000027a45da0630_0 .net "ras_valid", 0 0, L_0000027a45ddfc90;  1 drivers
o0000027a45d517c8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0000027a45da0ef0_0 .net "rd", 4 0, o0000027a45d517c8;  0 drivers
o0000027a45d517f8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0000027a45da01d0_0 .net "rs1", 4 0, o0000027a45d517f8;  0 drivers
o0000027a45d51828 .functor BUFZ 1, C4<z>; HiZ drive
v0000027a45da12b0_0 .net "rst_n", 0 0, o0000027a45d51828;  0 drivers
v0000027a45da06d0_0 .net "tournament_pred", 0 0, L_0000027a45ddeed0;  1 drivers
v0000027a45da1e90_0 .net "upd_btb_idx", 4 0, L_0000027a45dde250;  1 drivers
v0000027a45da22f0_0 .net "upd_btb_tag", 31 0, L_0000027a45dde390;  1 drivers
v0000027a45da1030_0 .net "upd_chooser_idx", 11 0, L_0000027a45dde1b0;  1 drivers
v0000027a45da1990_0 .net "upd_global_idx", 11 0, L_0000027a45d20780;  1 drivers
v0000027a45da1170_0 .net "upd_global_pc_idx", 11 0, L_0000027a45dde070;  1 drivers
v0000027a45da27f0_0 .net "upd_local_bht_idx", 7 0, L_0000027a45dddfd0;  1 drivers
v0000027a45da0e50_0 .net "upd_local_pht_idx", 9 0, L_0000027a45d1f830;  1 drivers
E_0000027a45cfb470/0 .event negedge, v0000027a45da12b0_0;
E_0000027a45cfb470/1 .event posedge, v0000027a45d4de80_0;
E_0000027a45cfb470 .event/or E_0000027a45cfb470/0, E_0000027a45cfb470/1;
E_0000027a45cfd3b0/0 .event anyedge, v0000027a45da0bd0_0, v0000027a45d4dc00_0, v0000027a45da0630_0, v0000027a45da2250_0;
E_0000027a45cfd3b0/1 .event anyedge, v0000027a45d4d020_0, v0000027a45d4d160_0, v0000027a45d4d480_0, v0000027a45d4c800_0;
E_0000027a45cfd3b0/2 .event anyedge, v0000027a45d4db60_0, v0000027a45d4d3e0_0, v0000027a45da06d0_0, v0000027a45d4d200_0;
E_0000027a45cfd3b0 .event/or E_0000027a45cfd3b0/0, E_0000027a45cfd3b0/1, E_0000027a45cfd3b0/2;
L_0000027a45de55f0 .cmp/eq 7, o0000027a45d515e8, L_0000027a45de56c8;
L_0000027a45de4fb0 .cmp/eq 7, o0000027a45d515e8, L_0000027a45de5710;
L_0000027a45de4f10 .cmp/eq 7, o0000027a45d515e8, L_0000027a45de5758;
L_0000027a45dddc10 .cmp/eq 5, o0000027a45d517f8, L_0000027a45de57a0;
L_0000027a45ddfe70 .cmp/eq 5, o0000027a45d517c8, L_0000027a45de57e8;
L_0000027a45ddd710 .cmp/eq 5, o0000027a45d517c8, L_0000027a45de5830;
L_0000027a45ddf010 .cmp/eq 5, o0000027a45d517c8, L_0000027a45de5878;
L_0000027a45ddec50 .part o0000027a45d513d8, 31, 1;
LS_0000027a45dde7f0_0_0 .concat [ 1 1 1 1], L_0000027a45ddec50, L_0000027a45ddec50, L_0000027a45ddec50, L_0000027a45ddec50;
LS_0000027a45dde7f0_0_4 .concat [ 1 1 1 1], L_0000027a45ddec50, L_0000027a45ddec50, L_0000027a45ddec50, L_0000027a45ddec50;
LS_0000027a45dde7f0_0_8 .concat [ 1 1 1 0], L_0000027a45ddec50, L_0000027a45ddec50, L_0000027a45ddec50;
L_0000027a45dde7f0 .concat [ 4 4 3 0], LS_0000027a45dde7f0_0_0, LS_0000027a45dde7f0_0_4, LS_0000027a45dde7f0_0_8;
L_0000027a45ddd7b0 .part o0000027a45d513d8, 31, 1;
L_0000027a45dde750 .part o0000027a45d513d8, 12, 8;
L_0000027a45ddf1f0 .part o0000027a45d513d8, 20, 1;
L_0000027a45ddf290 .part o0000027a45d513d8, 21, 10;
LS_0000027a45ddf470_0_0 .concat [ 1 10 1 8], L_0000027a45de58c0, L_0000027a45ddf290, L_0000027a45ddf1f0, L_0000027a45dde750;
LS_0000027a45ddf470_0_4 .concat [ 1 11 0 0], L_0000027a45ddd7b0, L_0000027a45dde7f0;
L_0000027a45ddf470 .concat [ 20 12 0 0], LS_0000027a45ddf470_0_0, LS_0000027a45ddf470_0_4;
L_0000027a45ddf970 .arith/sum 32, o0000027a45d51618, L_0000027a45ddf470;
L_0000027a45ddf330 .part o0000027a45d51618, 2, 5;
L_0000027a45ddfdd0 .part o0000027a45d51618, 7, 25;
L_0000027a45ddfd30 .concat [ 25 7 0 0], L_0000027a45ddfdd0, L_0000027a45de5908;
L_0000027a45dddcb0 .array/port v0000027a45d4cee0, L_0000027a45dde9d0;
L_0000027a45dde9d0 .concat [ 5 2 0 0], L_0000027a45ddf330, L_0000027a45de5950;
L_0000027a45ddee30 .array/port v0000027a45d4e420, L_0000027a45dddb70;
L_0000027a45dddb70 .concat [ 5 2 0 0], L_0000027a45ddf330, L_0000027a45de5998;
L_0000027a45ddd990 .cmp/eq 32, L_0000027a45ddee30, L_0000027a45ddfd30;
L_0000027a45ddf510 .array/port v0000027a45d4d7a0, L_0000027a45ddf0b0;
L_0000027a45ddf0b0 .concat [ 5 2 0 0], L_0000027a45ddf330, L_0000027a45de59e0;
L_0000027a45ddf830 .array/port v0000027a45d4d980, L_0000027a45dde4d0;
L_0000027a45dde4d0 .concat [ 5 2 0 0], L_0000027a45ddf330, L_0000027a45de5a28;
L_0000027a45ddf5b0 .array/port v0000027a45d4e1a0, L_0000027a45ddf8d0;
L_0000027a45ddf8d0 .concat [ 5 2 0 0], L_0000027a45ddf330, L_0000027a45de5a70;
L_0000027a45ddf3d0 .part o0000027a45d51618, 2, 8;
L_0000027a45ddf790 .array/port v0000027a45d4d520, L_0000027a45dddd50;
L_0000027a45dddd50 .concat [ 8 2 0 0], L_0000027a45ddf3d0, L_0000027a45de5ab8;
L_0000027a45ddddf0 .array/port v0000027a45d4d2a0, L_0000027a45ddecf0;
L_0000027a45ddecf0 .concat [ 10 2 0 0], L_0000027a45d20cc0, L_0000027a45de5b00;
L_0000027a45ddd850 .part L_0000027a45ddddf0, 1, 1;
L_0000027a45ddf650 .part o0000027a45d51618, 2, 12;
L_0000027a45ddda30 .part v0000027a45d4da20_0, 0, 10;
L_0000027a45dde430 .concat [ 2 10 0 0], L_0000027a45de5b48, L_0000027a45ddda30;
L_0000027a45ddde90 .array/port v0000027a45d4e2e0, L_0000027a45dddf30;
L_0000027a45dddf30 .concat [ 12 2 0 0], L_0000027a45d20390, L_0000027a45de5b90;
L_0000027a45ddd8f0 .part L_0000027a45ddde90, 1, 1;
L_0000027a45ddea70 .part o0000027a45d51618, 2, 12;
L_0000027a45ddebb0 .array/port v0000027a45d4d660, L_0000027a45ddf6f0;
L_0000027a45ddf6f0 .concat [ 12 2 0 0], L_0000027a45ddea70, L_0000027a45de5bd8;
L_0000027a45ddfa10 .part L_0000027a45d1fec0, 1, 1;
L_0000027a45ddeed0 .functor MUXZ 1, L_0000027a45ddd8f0, L_0000027a45ddd850, L_0000027a45d20710, C4<>;
L_0000027a45dddad0 .concat [ 4 28 0 0], v0000027a45da1d50_0, L_0000027a45de5c68;
L_0000027a45ddfab0 .cmp/gt 32, L_0000027a45dddad0, L_0000027a45de5cb0;
L_0000027a45ddfbf0 .array/port v0000027a45da2390, L_0000027a45ddfb50;
L_0000027a45ddef70 .concat [ 4 29 0 0], v0000027a45da1d50_0, L_0000027a45de5cf8;
L_0000027a45ddfb50 .arith/sub 33, L_0000027a45ddef70, L_0000027a45de5d40;
L_0000027a45ddeb10 .functor MUXZ 32, o0000027a45d51648, L_0000027a45ddfbf0, L_0000027a45ddfab0, C4<>;
L_0000027a45dde110 .concat [ 4 28 0 0], v0000027a45da1d50_0, L_0000027a45de5d88;
L_0000027a45ddfc90 .cmp/gt 32, L_0000027a45dde110, L_0000027a45de5dd0;
L_0000027a45dddfd0 .part o0000027a45d50fb8, 2, 8;
L_0000027a45dde070 .part o0000027a45d50fb8, 2, 12;
L_0000027a45dde1b0 .part o0000027a45d50fb8, 2, 12;
L_0000027a45dde250 .part o0000027a45d50fb8, 2, 5;
L_0000027a45dde2f0 .part o0000027a45d50fb8, 7, 25;
L_0000027a45dde390 .concat [ 25 7 0 0], L_0000027a45dde2f0, L_0000027a45de5e18;
L_0000027a45dde570 .array/port v0000027a45d4d520, L_0000027a45dde610;
L_0000027a45dde610 .concat [ 8 2 0 0], L_0000027a45dddfd0, L_0000027a45de5e60;
L_0000027a45dde6b0 .part v0000027a45d4da20_0, 0, 9;
L_0000027a45dde890 .concat [ 1 9 0 0], L_0000027a45de5ea8, L_0000027a45dde6b0;
L_0000027a45dde930 .part L_0000027a45dde890, 0, 10;
L_0000027a45dded90 .concat [ 2 10 0 0], L_0000027a45de5ef0, L_0000027a45dde930;
S_0000027a45d379c0 .scope module, "csr_reg" "csr_reg" 3 8;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 12 "csr_addr";
    .port_info 3 /INPUT 32 "csr_wdata";
    .port_info 4 /OUTPUT 32 "csr_rdata";
    .port_info 5 /INPUT 1 "csr_we";
    .port_info 6 /INPUT 2 "csr_op";
    .port_info 7 /INPUT 1 "exception_valid";
    .port_info 8 /INPUT 32 "exception_pc";
    .port_info 9 /INPUT 32 "exception_cause";
    .port_info 10 /INPUT 32 "exception_val";
    .port_info 11 /INPUT 1 "mret_exec";
    .port_info 12 /INPUT 1 "timer_interrupt";
    .port_info 13 /INPUT 1 "external_interrupt";
    .port_info 14 /INPUT 1 "software_interrupt";
    .port_info 15 /OUTPUT 32 "mtvec_out";
    .port_info 16 /OUTPUT 32 "mepc_out";
    .port_info 17 /OUTPUT 1 "global_ie";
    .port_info 18 /OUTPUT 1 "trap_taken";
P_0000027a457877f0 .param/l "CSR_MARCHID" 1 3 59, C4<111100010010>;
P_0000027a45787828 .param/l "CSR_MCAUSE" 1 3 51, C4<001101000010>;
P_0000027a45787860 .param/l "CSR_MCYCLE" 1 3 54, C4<101100000000>;
P_0000027a45787898 .param/l "CSR_MCYCLEH" 1 3 56, C4<101110000000>;
P_0000027a457878d0 .param/l "CSR_MEDELEG" 1 3 45, C4<001100000010>;
P_0000027a45787908 .param/l "CSR_MEPC" 1 3 50, C4<001101000001>;
P_0000027a45787940 .param/l "CSR_MHARTID" 1 3 61, C4<111100010100>;
P_0000027a45787978 .param/l "CSR_MIDELEG" 1 3 46, C4<001100000011>;
P_0000027a457879b0 .param/l "CSR_MIE" 1 3 47, C4<001100000100>;
P_0000027a457879e8 .param/l "CSR_MIMPID" 1 3 60, C4<111100010011>;
P_0000027a45787a20 .param/l "CSR_MINSTRET" 1 3 55, C4<101100000010>;
P_0000027a45787a58 .param/l "CSR_MINSTRETH" 1 3 57, C4<101110000010>;
P_0000027a45787a90 .param/l "CSR_MIP" 1 3 53, C4<001101000100>;
P_0000027a45787ac8 .param/l "CSR_MISA" 1 3 44, C4<001100000001>;
P_0000027a45787b00 .param/l "CSR_MSCRATCH" 1 3 49, C4<001101000000>;
P_0000027a45787b38 .param/l "CSR_MSTATUS" 1 3 43, C4<001100000000>;
P_0000027a45787b70 .param/l "CSR_MTVAL" 1 3 52, C4<001101000011>;
P_0000027a45787ba8 .param/l "CSR_MTVEC" 1 3 48, C4<001100000101>;
P_0000027a45787be0 .param/l "CSR_MVENDORID" 1 3 58, C4<111100010001>;
L_0000027a45d207f0 .functor AND 1, L_0000027a45de02d0, L_0000027a45de19f0, C4<1>, C4<1>;
L_0000027a45d20860 .functor AND 1, L_0000027a45de04b0, L_0000027a45de1f90, C4<1>, C4<1>;
L_0000027a45d1f6e0 .functor OR 1, L_0000027a45d207f0, L_0000027a45d20860, C4<0>, C4<0>;
L_0000027a45d208d0 .functor AND 1, L_0000027a45de2670, L_0000027a45de1bd0, C4<1>, C4<1>;
L_0000027a45d20160 .functor OR 1, L_0000027a45d1f6e0, L_0000027a45d208d0, C4<0>, C4<0>;
L_0000027a45d20240 .functor AND 1, L_0000027a45ddf150, L_0000027a45d20160, C4<1>, C4<1>;
o0000027a45d52278 .functor BUFZ 1, C4<z>; HiZ drive
L_0000027a45d20d30 .functor OR 1, o0000027a45d52278, L_0000027a45d20240, C4<0>, C4<0>;
L_0000027a45d209b0 .functor BUFZ 1, L_0000027a45ddf150, C4<0>, C4<0>, C4<0>;
L_0000027a45d20da0 .functor BUFZ 32, v0000027a45da3d30_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000027a45d20a90 .functor BUFZ 32, v0000027a45da0db0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
o0000027a45d52158 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
L_0000027a45d20a20 .functor OR 32, v0000027a45da1210_0, o0000027a45d52158, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000027a45d1fe50 .functor NOT 32, o0000027a45d52158, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000027a45d1f4b0 .functor AND 32, v0000027a45da1210_0, L_0000027a45d1fe50, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000027a45da2610_0 .net *"_ivl_19", 0 0, L_0000027a45d207f0;  1 drivers
v0000027a45da1ad0_0 .net *"_ivl_21", 0 0, L_0000027a45d20860;  1 drivers
v0000027a45da2890_0 .net *"_ivl_23", 0 0, L_0000027a45d1f6e0;  1 drivers
v0000027a45da0130_0 .net *"_ivl_25", 0 0, L_0000027a45d208d0;  1 drivers
v0000027a45da2430_0 .net *"_ivl_27", 0 0, L_0000027a45d20160;  1 drivers
L_0000027a45de5f38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000027a45da1b70_0 .net/2u *"_ivl_38", 1 0, L_0000027a45de5f38;  1 drivers
v0000027a45da21b0_0 .net *"_ivl_40", 0 0, L_0000027a45de1090;  1 drivers
L_0000027a45de5f80 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000027a45da0590_0 .net/2u *"_ivl_42", 1 0, L_0000027a45de5f80;  1 drivers
v0000027a45da0b30_0 .net *"_ivl_44", 0 0, L_0000027a45de22b0;  1 drivers
v0000027a45da15d0_0 .net *"_ivl_46", 31 0, L_0000027a45d20a20;  1 drivers
L_0000027a45de5fc8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000027a45da26b0_0 .net/2u *"_ivl_48", 1 0, L_0000027a45de5fc8;  1 drivers
v0000027a45da1c10_0 .net *"_ivl_50", 0 0, L_0000027a45ddff10;  1 drivers
v0000027a45da0c70_0 .net *"_ivl_52", 31 0, L_0000027a45d1fe50;  1 drivers
v0000027a45da0a90_0 .net *"_ivl_54", 31 0, L_0000027a45d1f4b0;  1 drivers
v0000027a45da0d10_0 .net *"_ivl_56", 31 0, L_0000027a45ddffb0;  1 drivers
v0000027a45da18f0_0 .net *"_ivl_58", 31 0, L_0000027a45de1130;  1 drivers
o0000027a45d52098 .functor BUFZ 1, C4<z>; HiZ drive
v0000027a45da0270_0 .net "clk", 0 0, o0000027a45d52098;  0 drivers
o0000027a45d520c8 .functor BUFZ 12, C4<zzzzzzzzzzzz>; HiZ drive
v0000027a45da1350_0 .net "csr_addr", 11 0, o0000027a45d520c8;  0 drivers
o0000027a45d520f8 .functor BUFZ 2, C4<zz>; HiZ drive
v0000027a45da2070_0 .net "csr_op", 1 0, o0000027a45d520f8;  0 drivers
v0000027a45da1210_0 .var "csr_rdata", 31 0;
v0000027a45da0310_0 .net "csr_wdata", 31 0, o0000027a45d52158;  0 drivers
o0000027a45d52188 .functor BUFZ 1, C4<z>; HiZ drive
v0000027a45da0770_0 .net "csr_we", 0 0, o0000027a45d52188;  0 drivers
v0000027a45da1cb0_0 .net "csr_write_data", 31 0, L_0000027a45de2490;  1 drivers
o0000027a45d521e8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000027a45da24d0_0 .net "exception_cause", 31 0, o0000027a45d521e8;  0 drivers
o0000027a45d52218 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000027a45da0810_0 .net "exception_pc", 31 0, o0000027a45d52218;  0 drivers
o0000027a45d52248 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000027a45da03b0_0 .net "exception_val", 31 0, o0000027a45d52248;  0 drivers
v0000027a45da0450_0 .net "exception_valid", 0 0, o0000027a45d52278;  0 drivers
o0000027a45d522a8 .functor BUFZ 1, C4<z>; HiZ drive
v0000027a45da1df0_0 .net "external_interrupt", 0 0, o0000027a45d522a8;  0 drivers
v0000027a45da2110_0 .net "global_ie", 0 0, L_0000027a45d209b0;  1 drivers
v0000027a45da0950_0 .net "interrupt_taken", 0 0, L_0000027a45d20240;  1 drivers
v0000027a45da09f0_0 .var "mcause", 31 0;
v0000027a45da2570_0 .var "mcycle", 63 0;
v0000027a45da04f0_0 .var "medeleg", 31 0;
v0000027a45da0db0_0 .var "mepc", 31 0;
v0000027a45da0f90_0 .net "mepc_out", 31 0, L_0000027a45d20a90;  1 drivers
v0000027a45da10d0_0 .var "mideleg", 31 0;
v0000027a45da13f0_0 .var "mie", 31 0;
v0000027a45da1490_0 .net "mie_meie", 0 0, L_0000027a45de02d0;  1 drivers
v0000027a45da1530_0 .net "mie_msie", 0 0, L_0000027a45de2670;  1 drivers
v0000027a45da1670_0 .net "mie_mtie", 0 0, L_0000027a45de04b0;  1 drivers
v0000027a45da1710_0 .var "minstret", 63 0;
v0000027a45da17b0_0 .var "mip", 31 0;
v0000027a45da1850_0 .net "mip_meip", 0 0, L_0000027a45de19f0;  1 drivers
v0000027a45da3a10_0 .net "mip_msip", 0 0, L_0000027a45de1bd0;  1 drivers
v0000027a45da3970_0 .net "mip_mtip", 0 0, L_0000027a45de1f90;  1 drivers
v0000027a45da33d0_0 .var "misa", 31 0;
o0000027a45d52638 .functor BUFZ 1, C4<z>; HiZ drive
v0000027a45da3bf0_0 .net "mret_exec", 0 0, o0000027a45d52638;  0 drivers
v0000027a45da3c90_0 .var "mscratch", 31 0;
v0000027a45da3150_0 .var "mstatus", 31 0;
v0000027a45da2930_0 .net "mstatus_mie", 0 0, L_0000027a45ddf150;  1 drivers
v0000027a45da3510_0 .net "mstatus_mpie", 0 0, L_0000027a45de0410;  1 drivers
v0000027a45da2f70_0 .net "mstatus_mpp", 1 0, L_0000027a45de1a90;  1 drivers
v0000027a45da3ab0_0 .var "mtval", 31 0;
v0000027a45da3d30_0 .var "mtvec", 31 0;
v0000027a45da31f0_0 .net "mtvec_out", 31 0, L_0000027a45d20da0;  1 drivers
o0000027a45d527e8 .functor BUFZ 1, C4<z>; HiZ drive
v0000027a45da3790_0 .net "rst_n", 0 0, o0000027a45d527e8;  0 drivers
o0000027a45d52818 .functor BUFZ 1, C4<z>; HiZ drive
v0000027a45da3830_0 .net "software_interrupt", 0 0, o0000027a45d52818;  0 drivers
o0000027a45d52848 .functor BUFZ 1, C4<z>; HiZ drive
v0000027a45da3b50_0 .net "timer_interrupt", 0 0, o0000027a45d52848;  0 drivers
v0000027a45da3290_0 .net "trap_taken", 0 0, L_0000027a45d20d30;  1 drivers
E_0000027a45cfd470/0 .event negedge, v0000027a45da3790_0;
E_0000027a45cfd470/1 .event posedge, v0000027a45da0270_0;
E_0000027a45cfd470 .event/or E_0000027a45cfd470/0, E_0000027a45cfd470/1;
E_0000027a45cfca30/0 .event anyedge, v0000027a45da1350_0, v0000027a45da3150_0, v0000027a45da33d0_0, v0000027a45da04f0_0;
E_0000027a45cfca30/1 .event anyedge, v0000027a45da10d0_0, v0000027a45da13f0_0, v0000027a45da3d30_0, v0000027a45da3c90_0;
E_0000027a45cfca30/2 .event anyedge, v0000027a45da0db0_0, v0000027a45da09f0_0, v0000027a45da3ab0_0, v0000027a45da17b0_0;
E_0000027a45cfca30/3 .event anyedge, v0000027a45da2570_0, v0000027a45da1710_0;
E_0000027a45cfca30 .event/or E_0000027a45cfca30/0, E_0000027a45cfca30/1, E_0000027a45cfca30/2, E_0000027a45cfca30/3;
L_0000027a45ddf150 .part v0000027a45da3150_0, 3, 1;
L_0000027a45de0410 .part v0000027a45da3150_0, 7, 1;
L_0000027a45de1a90 .part v0000027a45da3150_0, 11, 2;
L_0000027a45de2670 .part v0000027a45da13f0_0, 3, 1;
L_0000027a45de04b0 .part v0000027a45da13f0_0, 7, 1;
L_0000027a45de02d0 .part v0000027a45da13f0_0, 11, 1;
L_0000027a45de1bd0 .part v0000027a45da17b0_0, 3, 1;
L_0000027a45de1f90 .part v0000027a45da17b0_0, 7, 1;
L_0000027a45de19f0 .part v0000027a45da17b0_0, 11, 1;
L_0000027a45de1090 .cmp/eq 2, o0000027a45d520f8, L_0000027a45de5f38;
L_0000027a45de22b0 .cmp/eq 2, o0000027a45d520f8, L_0000027a45de5f80;
L_0000027a45ddff10 .cmp/eq 2, o0000027a45d520f8, L_0000027a45de5fc8;
L_0000027a45ddffb0 .functor MUXZ 32, o0000027a45d52158, L_0000027a45d1f4b0, L_0000027a45ddff10, C4<>;
L_0000027a45de1130 .functor MUXZ 32, L_0000027a45ddffb0, L_0000027a45d20a20, L_0000027a45de22b0, C4<>;
L_0000027a45de2490 .functor MUXZ 32, L_0000027a45de1130, o0000027a45d52158, L_0000027a45de1090, C4<>;
S_0000027a45d35e40 .scope module, "data_bram" "data_bram" 4 15;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 14 "addr";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
    .port_info 5 /INPUT 1 "we";
    .port_info 6 /INPUT 1 "re";
    .port_info 7 /INPUT 3 "size";
    .port_info 8 /INPUT 1 "unsigned_flag";
P_0000027a45d30a40 .param/l "ADDR_WIDTH" 0 4 16, +C4<00000000000000000000000000001110>;
P_0000027a45d30a78 .param/l "AW" 1 4 37, +C4<000000000000000000000000000001100>;
P_0000027a45d30ab0 .param/l "DATA_WIDTH" 0 4 17, +C4<00000000000000000000000000100000>;
P_0000027a45d30ae8 .param/str "INIT_FILE" 0 4 18, "\000";
P_0000027a45d30b20 .param/l "MEM_DEPTH" 1 4 36, +C4<00000000000000000000000000000001000000000000>;
o0000027a45d52c38 .functor BUFZ 14, C4<zzzzzzzzzzzzzz>; HiZ drive
v0000027a45da3330_0 .net "addr", 13 0, o0000027a45d52c38;  0 drivers
v0000027a45da3f10_0 .var "byte0", 7 0;
v0000027a45da3dd0_0 .var "byte1", 7 0;
v0000027a45da38d0_0 .var "byte2", 7 0;
v0000027a45da3e70_0 .var "byte3", 7 0;
v0000027a45da3fb0_0 .net "byte_addr", 1 0, L_0000027a45de0050;  1 drivers
v0000027a45da35b0_0 .var "byte_en", 3 0;
o0000027a45d52d88 .functor BUFZ 1, C4<z>; HiZ drive
v0000027a45da3650_0 .net "clk", 0 0, o0000027a45d52d88;  0 drivers
o0000027a45d52db8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000027a45da29d0_0 .net "din", 31 0, o0000027a45d52db8;  0 drivers
v0000027a45da2a70_0 .var "dout", 31 0;
v0000027a45da2b10_0 .var/i "i", 31 0;
v0000027a45da2bb0 .array "mem", 4095 0, 31 0;
v0000027a45da2c50_0 .var "raw_data", 31 0;
o0000027a45d52e78 .functor BUFZ 1, C4<z>; HiZ drive
v0000027a45da3010_0 .net "re", 0 0, o0000027a45d52e78;  0 drivers
o0000027a45d52ea8 .functor BUFZ 1, C4<z>; HiZ drive
v0000027a45da2cf0_0 .net "rst_n", 0 0, o0000027a45d52ea8;  0 drivers
o0000027a45d52ed8 .functor BUFZ 3, C4<zzz>; HiZ drive
v0000027a45da2d90_0 .net "size", 2 0, o0000027a45d52ed8;  0 drivers
o0000027a45d52f08 .functor BUFZ 1, C4<z>; HiZ drive
v0000027a45da36f0_0 .net "unsigned_flag", 0 0, o0000027a45d52f08;  0 drivers
o0000027a45d52f38 .functor BUFZ 1, C4<z>; HiZ drive
v0000027a45da2e30_0 .net "we", 0 0, o0000027a45d52f38;  0 drivers
v0000027a45da2ed0_0 .net "word_addr", 11 0, L_0000027a45de1810;  1 drivers
v0000027a45da30b0_0 .var "write_data", 31 0;
E_0000027a45cfceb0/0 .event anyedge, v0000027a45da2c50_0, v0000027a45da2d90_0, v0000027a45da3fb0_0, v0000027a45da36f0_0;
E_0000027a45cfceb0/1 .event anyedge, v0000027a45da3f10_0, v0000027a45da3dd0_0, v0000027a45da38d0_0, v0000027a45da3e70_0;
E_0000027a45cfceb0 .event/or E_0000027a45cfceb0/0, E_0000027a45cfceb0/1;
E_0000027a45cfd4b0/0 .event negedge, v0000027a45da2cf0_0;
E_0000027a45cfd4b0/1 .event posedge, v0000027a45da3650_0;
E_0000027a45cfd4b0 .event/or E_0000027a45cfd4b0/0, E_0000027a45cfd4b0/1;
E_0000027a45cfca70 .event anyedge, v0000027a45da2d90_0, v0000027a45da3fb0_0, v0000027a45da29d0_0;
E_0000027a45cfc730 .event anyedge, v0000027a45da2d90_0, v0000027a45da3fb0_0;
L_0000027a45de1810 .part o0000027a45d52c38, 2, 12;
L_0000027a45de0050 .part o0000027a45d52c38, 0, 2;
S_0000027a45c8da70 .scope module, "data_bram_sync_read" "data_bram_sync_read" 4 187;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 14 "addr";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
    .port_info 5 /INPUT 1 "we";
    .port_info 6 /INPUT 1 "re";
    .port_info 7 /INPUT 3 "size";
    .port_info 8 /INPUT 1 "unsigned_flag";
P_0000027a45d321e0 .param/l "ADDR_WIDTH" 0 4 188, +C4<00000000000000000000000000001110>;
P_0000027a45d32218 .param/l "AW" 1 4 205, +C4<000000000000000000000000000001100>;
P_0000027a45d32250 .param/l "DATA_WIDTH" 0 4 189, +C4<00000000000000000000000000100000>;
P_0000027a45d32288 .param/str "INIT_FILE" 0 4 190, "\000";
P_0000027a45d322c0 .param/l "MEM_DEPTH" 1 4 204, +C4<00000000000000000000000000000001000000000000>;
o0000027a45d53178 .functor BUFZ 14, C4<zzzzzzzzzzzzzz>; HiZ drive
v0000027a45d0ced0_0 .net "addr", 13 0, o0000027a45d53178;  0 drivers
v0000027a45db7ad0_0 .net "byte_addr", 1 0, L_0000027a45de23f0;  1 drivers
v0000027a45db7350_0 .var "byte_addr_reg", 1 0;
v0000027a45db73f0_0 .var "byte_en", 3 0;
o0000027a45d53238 .functor BUFZ 1, C4<z>; HiZ drive
v0000027a45db7170_0 .net "clk", 0 0, o0000027a45d53238;  0 drivers
o0000027a45d53268 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000027a45db7490_0 .net "din", 31 0, o0000027a45d53268;  0 drivers
v0000027a45db6c70_0 .var "dout", 31 0;
v0000027a45db7210_0 .var/i "i", 31 0;
v0000027a45db7d50 .array "mem", 4095 0, 31 0;
o0000027a45d532f8 .functor BUFZ 1, C4<z>; HiZ drive
v0000027a45db7710_0 .net "re", 0 0, o0000027a45d532f8;  0 drivers
v0000027a45db77b0_0 .var "read_data_reg", 31 0;
v0000027a45db7850_0 .var "read_valid", 0 0;
o0000027a45d53388 .functor BUFZ 1, C4<z>; HiZ drive
v0000027a45db7c10_0 .net "rst_n", 0 0, o0000027a45d53388;  0 drivers
o0000027a45d533b8 .functor BUFZ 3, C4<zzz>; HiZ drive
v0000027a45db78f0_0 .net "size", 2 0, o0000027a45d533b8;  0 drivers
v0000027a45db6950_0 .var "size_reg", 2 0;
o0000027a45d53418 .functor BUFZ 1, C4<z>; HiZ drive
v0000027a45db6ef0_0 .net "unsigned_flag", 0 0, o0000027a45d53418;  0 drivers
v0000027a45db69f0_0 .var "unsigned_reg", 0 0;
o0000027a45d53478 .functor BUFZ 1, C4<z>; HiZ drive
v0000027a45db7df0_0 .net "we", 0 0, o0000027a45d53478;  0 drivers
v0000027a45db7e90_0 .net "word_addr", 11 0, L_0000027a45de1d10;  1 drivers
v0000027a45db6d10_0 .var "write_data", 31 0;
E_0000027a45cfcef0/0 .event anyedge, v0000027a45db7850_0, v0000027a45db6950_0, v0000027a45db7350_0, v0000027a45db69f0_0;
E_0000027a45cfcef0/1 .event anyedge, v0000027a45db77b0_0;
E_0000027a45cfcef0 .event/or E_0000027a45cfcef0/0, E_0000027a45cfcef0/1;
E_0000027a45cfd530/0 .event negedge, v0000027a45db7c10_0;
E_0000027a45cfd530/1 .event posedge, v0000027a45db7170_0;
E_0000027a45cfd530 .event/or E_0000027a45cfd530/0, E_0000027a45cfd530/1;
E_0000027a45cfcff0 .event posedge, v0000027a45db7170_0;
E_0000027a45cfd3f0 .event anyedge, v0000027a45db78f0_0, v0000027a45db7ad0_0, v0000027a45db7490_0;
E_0000027a45cfd230 .event anyedge, v0000027a45db78f0_0, v0000027a45db7ad0_0;
L_0000027a45de1d10 .part o0000027a45d53178, 2, 12;
L_0000027a45de23f0 .part o0000027a45d53178, 0, 2;
S_0000027a45d36510 .scope module, "if_stage" "if_stage" 5 6;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "pc_stall";
    .port_info 3 /INPUT 1 "pc_src";
    .port_info 4 /INPUT 32 "pc_target";
    .port_info 5 /OUTPUT 32 "imem_addr";
    .port_info 6 /INPUT 32 "imem_data";
    .port_info 7 /OUTPUT 32 "pc_out";
    .port_info 8 /OUTPUT 32 "pc_plus4_out";
    .port_info 9 /OUTPUT 32 "instr_out";
L_0000027a45d1f210 .functor BUFZ 32, v0000027a45db7f30_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000027a45de6010 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000027a45db72b0_0 .net/2u *"_ivl_0", 31 0, L_0000027a45de6010;  1 drivers
o0000027a45d536e8 .functor BUFZ 1, C4<z>; HiZ drive
v0000027a45db7990_0 .net "clk", 0 0, o0000027a45d536e8;  0 drivers
v0000027a45db7b70_0 .net "imem_addr", 31 0, L_0000027a45d1f210;  1 drivers
o0000027a45d53748 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000027a45db7a30_0 .net "imem_data", 31 0, o0000027a45d53748;  0 drivers
v0000027a45db7cb0_0 .var "instr_out", 31 0;
v0000027a45db7f30_0 .var "pc", 31 0;
v0000027a45db7670_0 .net "pc_next", 31 0, L_0000027a45de00f0;  1 drivers
v0000027a45db7fd0_0 .var "pc_out", 31 0;
v0000027a45db6a90_0 .net "pc_plus4", 31 0, L_0000027a45de0550;  1 drivers
v0000027a45db7530_0 .var "pc_plus4_out", 31 0;
o0000027a45d53898 .functor BUFZ 1, C4<z>; HiZ drive
v0000027a45db6b30_0 .net "pc_src", 0 0, o0000027a45d53898;  0 drivers
o0000027a45d538c8 .functor BUFZ 1, C4<z>; HiZ drive
v0000027a45db75d0_0 .net "pc_stall", 0 0, o0000027a45d538c8;  0 drivers
o0000027a45d538f8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000027a45db6bd0_0 .net "pc_target", 31 0, o0000027a45d538f8;  0 drivers
o0000027a45d53928 .functor BUFZ 1, C4<z>; HiZ drive
v0000027a45db6db0_0 .net "rst_n", 0 0, o0000027a45d53928;  0 drivers
E_0000027a45cfcf30/0 .event negedge, v0000027a45db6db0_0;
E_0000027a45cfcf30/1 .event posedge, v0000027a45db7990_0;
E_0000027a45cfcf30 .event/or E_0000027a45cfcf30/0, E_0000027a45cfcf30/1;
L_0000027a45de0550 .arith/sum 32, v0000027a45db7f30_0, L_0000027a45de6010;
L_0000027a45de00f0 .functor MUXZ 32, L_0000027a45de0550, o0000027a45d538f8, o0000027a45d53898, C4<>;
S_0000027a45d366a0 .scope module, "inst_bram" "inst_bram" 6 14;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 12 "addr_a";
    .port_info 3 /OUTPUT 32 "dout_a";
    .port_info 4 /INPUT 1 "we_b";
    .port_info 5 /INPUT 12 "addr_b";
    .port_info 6 /INPUT 32 "din_b";
    .port_info 7 /INPUT 4 "be_b";
P_0000027a45d2e880 .param/l "ADDR_WIDTH" 0 6 15, +C4<00000000000000000000000000001100>;
P_0000027a45d2e8b8 .param/l "AW" 1 6 37, +C4<000000000000000000000000000001010>;
P_0000027a45d2e8f0 .param/l "DATA_WIDTH" 0 6 16, +C4<00000000000000000000000000100000>;
P_0000027a45d2e928 .param/str "INIT_FILE" 0 6 17, "\000";
P_0000027a45d2e960 .param/l "MEM_DEPTH" 1 6 36, +C4<000000000000000000000000000000010000000000>;
L_0000027a45d1fa60 .functor BUFZ 32, L_0000027a45de0c30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000027a45db6e50_0 .net *"_ivl_4", 31 0, L_0000027a45de0c30;  1 drivers
v0000027a45db6f90_0 .net *"_ivl_6", 11 0, L_0000027a45de1c70;  1 drivers
L_0000027a45de6058 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000027a45db7030_0 .net *"_ivl_9", 1 0, L_0000027a45de6058;  1 drivers
o0000027a45d53bc8 .functor BUFZ 12, C4<zzzzzzzzzzzz>; HiZ drive
v0000027a45db70d0_0 .net "addr_a", 11 0, o0000027a45d53bc8;  0 drivers
o0000027a45d53bf8 .functor BUFZ 12, C4<zzzzzzzzzzzz>; HiZ drive
v0000027a45db5c30_0 .net "addr_b", 11 0, o0000027a45d53bf8;  0 drivers
o0000027a45d53c28 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0000027a45db6810_0 .net "be_b", 3 0, o0000027a45d53c28;  0 drivers
o0000027a45d53c58 .functor BUFZ 1, C4<z>; HiZ drive
v0000027a45db6270_0 .net "clk", 0 0, o0000027a45d53c58;  0 drivers
o0000027a45d53c88 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000027a45db5b90_0 .net "din_b", 31 0, o0000027a45d53c88;  0 drivers
v0000027a45db61d0_0 .net "dout_a", 31 0, L_0000027a45d1fa60;  1 drivers
v0000027a45db41f0_0 .var/i "i", 31 0;
v0000027a45db5eb0 .array "mem", 1023 0, 31 0;
o0000027a45d53d18 .functor BUFZ 1, C4<z>; HiZ drive
v0000027a45db6630_0 .net "rst_n", 0 0, o0000027a45d53d18;  0 drivers
o0000027a45d53d48 .functor BUFZ 1, C4<z>; HiZ drive
v0000027a45db50f0_0 .net "we_b", 0 0, o0000027a45d53d48;  0 drivers
v0000027a45db4290_0 .net "word_addr_a", 9 0, L_0000027a45de1b30;  1 drivers
v0000027a45db5f50_0 .net "word_addr_b", 9 0, L_0000027a45de0690;  1 drivers
E_0000027a45cfc6f0/0 .event negedge, v0000027a45db6630_0;
E_0000027a45cfc6f0/1 .event posedge, v0000027a45db6270_0;
E_0000027a45cfc6f0 .event/or E_0000027a45cfc6f0/0, E_0000027a45cfc6f0/1;
L_0000027a45de1b30 .part o0000027a45d53bc8, 2, 10;
L_0000027a45de0690 .part o0000027a45d53bf8, 2, 10;
L_0000027a45de0c30 .array/port v0000027a45db5eb0, L_0000027a45de1c70;
L_0000027a45de1c70 .concat [ 10 2 0 0], L_0000027a45de1b30, L_0000027a45de6058;
S_0000027a45b8ae40 .scope module, "mmu" "mmu" 7 8;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "va";
    .port_info 3 /OUTPUT 32 "pa";
    .port_info 4 /INPUT 1 "we";
    .port_info 5 /INPUT 1 "re";
    .port_info 6 /OUTPUT 1 "page_fault";
    .port_info 7 /OUTPUT 1 "access_fault";
    .port_info 8 /INPUT 32 "satp";
    .port_info 9 /INPUT 1 "mprv";
    .port_info 10 /INPUT 2 "priv_mode";
    .port_info 11 /OUTPUT 32 "mem_addr";
    .port_info 12 /INPUT 32 "mem_rdata";
    .port_info 13 /OUTPUT 1 "mem_re";
    .port_info 14 /OUTPUT 1 "mem_we";
    .port_info 15 /OUTPUT 1 "mem_busy";
    .port_info 16 /OUTPUT 32 "pt_addr";
    .port_info 17 /INPUT 32 "pt_data";
    .port_info 18 /OUTPUT 1 "pt_re";
P_0000027a45c8dc00 .param/l "CHECK" 1 7 81, C4<001>;
P_0000027a45c8dc38 .param/l "DONE" 1 7 84, C4<100>;
P_0000027a45c8dc70 .param/l "FAULT" 1 7 85, C4<101>;
P_0000027a45c8dca8 .param/l "IDLE" 1 7 80, C4<000>;
P_0000027a45c8dce0 .param/l "WALK_L0" 1 7 83, C4<011>;
P_0000027a45c8dd18 .param/l "WALK_L1" 1 7 82, C4<010>;
L_0000027a45d1f280 .functor AND 1, L_0000027a45de0cd0, L_0000027a45de05f0, C4<1>, C4<1>;
L_0000027a45de60a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0000027a45db4f10_0 .net/2u *"_ivl_28", 1 0, L_0000027a45de60a0;  1 drivers
v0000027a45db52d0_0 .net *"_ivl_30", 0 0, L_0000027a45de05f0;  1 drivers
v0000027a45db4d30_0 .var "access_fault", 0 0;
o0000027a45d53fe8 .functor BUFZ 1, C4<z>; HiZ drive
v0000027a45db46f0_0 .net "clk", 0 0, o0000027a45d53fe8;  0 drivers
v0000027a45db6450_0 .var "mem_addr", 31 0;
v0000027a45db55f0_0 .var "mem_busy", 0 0;
o0000027a45d54078 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000027a45db5410_0 .net "mem_rdata", 31 0, o0000027a45d54078;  0 drivers
v0000027a45db5cd0_0 .var "mem_re", 0 0;
v0000027a45db5050_0 .var "mem_we", 0 0;
v0000027a45db5af0_0 .net "mmu_enabled", 0 0, L_0000027a45d1f280;  1 drivers
o0000027a45d54138 .functor BUFZ 1, C4<z>; HiZ drive
v0000027a45db4330_0 .net "mprv", 0 0, o0000027a45d54138;  0 drivers
v0000027a45db66d0_0 .var "next_state", 2 0;
v0000027a45db6770_0 .var "pa", 31 0;
v0000027a45db4fb0_0 .var "page_fault", 0 0;
v0000027a45db4790_0 .net "page_offset", 11 0, L_0000027a45de14f0;  1 drivers
v0000027a45db5690_0 .var "perm_ok", 0 0;
o0000027a45d54258 .functor BUFZ 2, C4<zz>; HiZ drive
v0000027a45db5ff0_0 .net "priv_mode", 1 0, o0000027a45d54258;  0 drivers
v0000027a45db5d70_0 .var "pt_addr", 31 0;
o0000027a45d542b8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000027a45db4b50_0 .net "pt_data", 31 0, o0000027a45d542b8;  0 drivers
v0000027a45db43d0_0 .var "pt_re", 0 0;
v0000027a45db5910_0 .net "pte_a", 0 0, L_0000027a45de0730;  1 drivers
v0000027a45db4dd0_0 .net "pte_d", 0 0, L_0000027a45de11d0;  1 drivers
v0000027a45db4c90_0 .net "pte_g", 0 0, L_0000027a45de0a50;  1 drivers
v0000027a45db5e10_0 .var "pte_l1", 31 0;
v0000027a45db6090_0 .net "pte_ppn", 21 0, L_0000027a45de0ff0;  1 drivers
v0000027a45db4830_0 .net "pte_r", 0 0, L_0000027a45de1310;  1 drivers
v0000027a45db57d0_0 .net "pte_u", 0 0, L_0000027a45de18b0;  1 drivers
v0000027a45db6130_0 .net "pte_v", 0 0, L_0000027a45de13b0;  1 drivers
v0000027a45db6310_0 .net "pte_w", 0 0, L_0000027a45de1270;  1 drivers
v0000027a45db63b0_0 .net "pte_x", 0 0, L_0000027a45de0910;  1 drivers
o0000027a45d544f8 .functor BUFZ 1, C4<z>; HiZ drive
v0000027a45db4e70_0 .net "re", 0 0, o0000027a45d544f8;  0 drivers
o0000027a45d54528 .functor BUFZ 1, C4<z>; HiZ drive
v0000027a45db54b0_0 .net "rst_n", 0 0, o0000027a45d54528;  0 drivers
o0000027a45d54558 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000027a45db5730_0 .net "satp", 31 0, o0000027a45d54558;  0 drivers
v0000027a45db64f0_0 .net "satp_mode", 0 0, L_0000027a45de0cd0;  1 drivers
v0000027a45db6590_0 .net "satp_ppn", 21 0, L_0000027a45de0af0;  1 drivers
v0000027a45db68b0_0 .var "state", 2 0;
o0000027a45d54618 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000027a45db4150_0 .net "va", 31 0, o0000027a45d54618;  0 drivers
v0000027a45db4470_0 .net "vpn0", 9 0, L_0000027a45de1450;  1 drivers
v0000027a45db4510_0 .net "vpn1", 9 0, L_0000027a45de1950;  1 drivers
o0000027a45d546a8 .functor BUFZ 1, C4<z>; HiZ drive
v0000027a45db45b0_0 .net "we", 0 0, o0000027a45d546a8;  0 drivers
E_0000027a45cfc9b0/0 .event anyedge, v0000027a45db4150_0, v0000027a45db4e70_0, v0000027a45db5af0_0, v0000027a45db45b0_0;
E_0000027a45cfc9b0/1 .event anyedge, v0000027a45db68b0_0, v0000027a45db6590_0, v0000027a45db4510_0, v0000027a45db4830_0;
E_0000027a45cfc9b0/2 .event anyedge, v0000027a45db63b0_0, v0000027a45db6090_0, v0000027a45db4470_0, v0000027a45db4790_0;
E_0000027a45cfc9b0/3 .event anyedge, v0000027a45db6770_0;
E_0000027a45cfc9b0 .event/or E_0000027a45cfc9b0/0, E_0000027a45cfc9b0/1, E_0000027a45cfc9b0/2, E_0000027a45cfc9b0/3;
E_0000027a45cfd1b0/0 .event negedge, v0000027a45db54b0_0;
E_0000027a45cfd1b0/1 .event posedge, v0000027a45db46f0_0;
E_0000027a45cfd1b0 .event/or E_0000027a45cfd1b0/0, E_0000027a45cfd1b0/1;
E_0000027a45cfcf70/0 .event anyedge, v0000027a45db68b0_0, v0000027a45db45b0_0, v0000027a45db4e70_0, v0000027a45db5af0_0;
E_0000027a45cfcf70/1 .event anyedge, v0000027a45db6130_0, v0000027a45db4830_0, v0000027a45db63b0_0, v0000027a45db5690_0;
E_0000027a45cfcf70 .event/or E_0000027a45cfcf70/0, E_0000027a45cfcf70/1;
E_0000027a45cfd4f0/0 .event anyedge, v0000027a45db6130_0, v0000027a45db45b0_0, v0000027a45db6310_0, v0000027a45db4e70_0;
E_0000027a45cfd4f0/1 .event anyedge, v0000027a45db4830_0;
E_0000027a45cfd4f0 .event/or E_0000027a45cfd4f0/0, E_0000027a45cfd4f0/1;
L_0000027a45de0ff0 .part o0000027a45d542b8, 10, 22;
L_0000027a45de11d0 .part o0000027a45d542b8, 7, 1;
L_0000027a45de0730 .part o0000027a45d542b8, 6, 1;
L_0000027a45de0a50 .part o0000027a45d542b8, 5, 1;
L_0000027a45de18b0 .part o0000027a45d542b8, 4, 1;
L_0000027a45de0910 .part o0000027a45d542b8, 3, 1;
L_0000027a45de1270 .part o0000027a45d542b8, 2, 1;
L_0000027a45de1310 .part o0000027a45d542b8, 1, 1;
L_0000027a45de13b0 .part o0000027a45d542b8, 0, 1;
L_0000027a45de0cd0 .part o0000027a45d54558, 31, 1;
L_0000027a45de0af0 .part o0000027a45d54558, 0, 22;
L_0000027a45de1950 .part o0000027a45d54618, 22, 10;
L_0000027a45de1450 .part o0000027a45d54618, 12, 10;
L_0000027a45de14f0 .part o0000027a45d54618, 0, 12;
L_0000027a45de05f0 .cmp/ne 2, o0000027a45d54258, L_0000027a45de60a0;
S_0000027a45b8b110 .scope module, "pmp" "pmp" 8 8;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "addr";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /INPUT 1 "xe";
    .port_info 6 /INPUT 2 "priv_mode";
    .port_info 7 /INPUT 32 "pmpcfg0";
    .port_info 8 /INPUT 32 "pmpcfg1";
    .port_info 9 /INPUT 32 "pmpaddr0";
    .port_info 10 /INPUT 32 "pmpaddr1";
    .port_info 11 /INPUT 32 "pmpaddr2";
    .port_info 12 /INPUT 32 "pmpaddr3";
    .port_info 13 /OUTPUT 1 "access_ok";
    .port_info 14 /OUTPUT 1 "access_fault";
P_0000027a45d30920 .param/l "PMP_ENTRIES" 0 8 9, +C4<00000000000000000000000000000100>;
P_0000027a45d30958 .param/l "PMP_NA4" 1 8 48, C4<10>;
P_0000027a45d30990 .param/l "PMP_NAPOT" 1 8 49, C4<11>;
P_0000027a45d309c8 .param/l "PMP_OFF" 1 8 46, C4<00>;
P_0000027a45d30a00 .param/l "PMP_TOR" 1 8 47, C4<01>;
o0000027a45d554b8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
L_0000027a45d1f2f0 .functor BUFZ 32, o0000027a45d554b8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
o0000027a45d554e8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
L_0000027a45d1fc20 .functor BUFZ 32, o0000027a45d554e8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
o0000027a45d55518 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
L_0000027a45d20b70 .functor BUFZ 32, o0000027a45d55518, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
o0000027a45d55548 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
L_0000027a45d20c50 .functor BUFZ 32, o0000027a45d55548, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000027a45db5a50_0 .var "access_allowed", 0 0;
v0000027a45d0c2f0_0 .var "access_fault", 0 0;
v0000027a45db9190_0 .var "access_ok", 0 0;
o0000027a45d54d08 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000027a45db8290_0 .net "addr", 31 0, o0000027a45d54d08;  0 drivers
v0000027a45db8470 .array "addr_match", 3 0, 0 0;
v0000027a45db86f0_0 .var "any_match", 0 0;
v0000027a45db9370 .array "cfg", 3 0;
v0000027a45db9370_0 .net v0000027a45db9370 0, 7 0, L_0000027a45de1770; 1 drivers
v0000027a45db9370_1 .net v0000027a45db9370 1, 7 0, L_0000027a45de2170; 1 drivers
v0000027a45db9370_2 .net v0000027a45db9370 2, 7 0, L_0000027a45de2210; 1 drivers
v0000027a45db9370_3 .net v0000027a45db9370 3, 7 0, L_0000027a45de2350; 1 drivers
o0000027a45d54ee8 .functor BUFZ 1, C4<z>; HiZ drive
v0000027a45db8bf0_0 .net "clk", 0 0, o0000027a45d54ee8;  0 drivers
v0000027a45db94b0_0 .var/i "j", 31 0;
v0000027a45db8e70_0 .var/i "m", 31 0;
v0000027a45db8830 .array "perm_ok", 3 0, 0 0;
v0000027a45db9050 .array "pmp_a", 3 0;
v0000027a45db9050_0 .net v0000027a45db9050 0, 1 0, L_0000027a45de2030; 1 drivers
v0000027a45db9050_1 .net v0000027a45db9050 1, 1 0, L_0000027a45de0190; 1 drivers
v0000027a45db9050_2 .net v0000027a45db9050 2, 1 0, L_0000027a45de0370; 1 drivers
v0000027a45db9050_3 .net v0000027a45db9050 3, 1 0, L_0000027a45de0eb0; 1 drivers
v0000027a45db8f10 .array "pmp_addr", 3 0;
v0000027a45db8f10_0 .net v0000027a45db8f10 0, 31 0, L_0000027a45d1f2f0; 1 drivers
v0000027a45db8f10_1 .net v0000027a45db8f10 1, 31 0, L_0000027a45d1fc20; 1 drivers
v0000027a45db8f10_2 .net v0000027a45db8f10 2, 31 0, L_0000027a45d20b70; 1 drivers
v0000027a45db8f10_3 .net v0000027a45db8f10 3, 31 0, L_0000027a45d20c50; 1 drivers
v0000027a45db9eb0 .array "pmp_l", 3 0;
v0000027a45db9eb0_0 .net v0000027a45db9eb0 0, 0 0, L_0000027a45de0b90; 1 drivers
v0000027a45db9eb0_1 .net v0000027a45db9eb0 1, 0 0, L_0000027a45de16d0; 1 drivers
v0000027a45db9eb0_2 .net v0000027a45db9eb0 2, 0 0, L_0000027a45de25d0; 1 drivers
v0000027a45db9eb0_3 .net v0000027a45db9eb0 3, 0 0, L_0000027a45de0870; 1 drivers
v0000027a45db9f50 .array "pmp_r", 3 0;
v0000027a45db9f50_0 .net v0000027a45db9f50 0, 0 0, L_0000027a45de1db0; 1 drivers
v0000027a45db9f50_1 .net v0000027a45db9f50 1, 0 0, L_0000027a45de0230; 1 drivers
v0000027a45db9f50_2 .net v0000027a45db9f50 2, 0 0, L_0000027a45de0e10; 1 drivers
v0000027a45db9f50_3 .net v0000027a45db9f50 3, 0 0, L_0000027a45de20d0; 1 drivers
v0000027a45db8dd0 .array "pmp_w", 3 0;
v0000027a45db8dd0_0 .net v0000027a45db8dd0 0, 0 0, L_0000027a45de1630; 1 drivers
v0000027a45db8dd0_1 .net v0000027a45db8dd0 1, 0 0, L_0000027a45de0d70; 1 drivers
v0000027a45db8dd0_2 .net v0000027a45db8dd0 2, 0 0, L_0000027a45de07d0; 1 drivers
v0000027a45db8dd0_3 .net v0000027a45db8dd0 3, 0 0, L_0000027a45de1ef0; 1 drivers
v0000027a45db9b90 .array "pmp_x", 3 0;
v0000027a45db9b90_0 .net v0000027a45db9b90 0, 0 0, L_0000027a45de1590; 1 drivers
v0000027a45db9b90_1 .net v0000027a45db9b90 1, 0 0, L_0000027a45de2530; 1 drivers
v0000027a45db9b90_2 .net v0000027a45db9b90 2, 0 0, L_0000027a45de09b0; 1 drivers
v0000027a45db9b90_3 .net v0000027a45db9b90 3, 0 0, L_0000027a45de1e50; 1 drivers
v0000027a45db88d0_0 .net "pmpaddr0", 31 0, o0000027a45d554b8;  0 drivers
v0000027a45db8fb0_0 .net "pmpaddr1", 31 0, o0000027a45d554e8;  0 drivers
v0000027a45db99b0_0 .net "pmpaddr2", 31 0, o0000027a45d55518;  0 drivers
v0000027a45db8d30_0 .net "pmpaddr3", 31 0, o0000027a45d55548;  0 drivers
o0000027a45d55578 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000027a45db8510_0 .net "pmpcfg0", 31 0, o0000027a45d55578;  0 drivers
o0000027a45d555a8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000027a45db8150_0 .net "pmpcfg1", 31 0, o0000027a45d555a8;  0 drivers
o0000027a45d555d8 .functor BUFZ 2, C4<zz>; HiZ drive
v0000027a45db9870_0 .net "priv_mode", 1 0, o0000027a45d555d8;  0 drivers
o0000027a45d55608 .functor BUFZ 1, C4<z>; HiZ drive
v0000027a45db9cd0_0 .net "re", 0 0, o0000027a45d55608;  0 drivers
v0000027a45db83d0 .array "region_active", 3 0, 0 0;
v0000027a45db97d0 .array "region_end", 3 0, 31 0;
v0000027a45db9410 .array "region_start", 3 0, 31 0;
o0000027a45d55878 .functor BUFZ 1, C4<z>; HiZ drive
v0000027a45db9ff0_0 .net "rst_n", 0 0, o0000027a45d55878;  0 drivers
o0000027a45d558a8 .functor BUFZ 1, C4<z>; HiZ drive
v0000027a45db9910_0 .net "we", 0 0, o0000027a45d558a8;  0 drivers
o0000027a45d558d8 .functor BUFZ 1, C4<z>; HiZ drive
v0000027a45db8a10_0 .net "xe", 0 0, o0000027a45d558d8;  0 drivers
E_0000027a45cfd030/0 .event anyedge, v0000027a45db9870_0, v0000027a45db86f0_0, v0000027a45db5a50_0, v0000027a45db9910_0;
E_0000027a45cfd030/1 .event anyedge, v0000027a45db9cd0_0, v0000027a45db8a10_0;
E_0000027a45cfd030 .event/or E_0000027a45cfd030/0, E_0000027a45cfd030/1;
v0000027a45db83d0_0 .array/port v0000027a45db83d0, 0;
v0000027a45db83d0_1 .array/port v0000027a45db83d0, 1;
v0000027a45db83d0_2 .array/port v0000027a45db83d0, 2;
v0000027a45db83d0_3 .array/port v0000027a45db83d0, 3;
E_0000027a45cfd1f0/0 .event anyedge, v0000027a45db83d0_0, v0000027a45db83d0_1, v0000027a45db83d0_2, v0000027a45db83d0_3;
v0000027a45db9410_0 .array/port v0000027a45db9410, 0;
v0000027a45db9410_1 .array/port v0000027a45db9410, 1;
v0000027a45db9410_2 .array/port v0000027a45db9410, 2;
E_0000027a45cfd1f0/1 .event anyedge, v0000027a45db8290_0, v0000027a45db9410_0, v0000027a45db9410_1, v0000027a45db9410_2;
v0000027a45db9410_3 .array/port v0000027a45db9410, 3;
v0000027a45db97d0_0 .array/port v0000027a45db97d0, 0;
v0000027a45db97d0_1 .array/port v0000027a45db97d0, 1;
v0000027a45db97d0_2 .array/port v0000027a45db97d0, 2;
E_0000027a45cfd1f0/2 .event anyedge, v0000027a45db9410_3, v0000027a45db97d0_0, v0000027a45db97d0_1, v0000027a45db97d0_2;
v0000027a45db97d0_3 .array/port v0000027a45db97d0, 3;
E_0000027a45cfd1f0/3 .event anyedge, v0000027a45db97d0_3, v0000027a45db9cd0_0, v0000027a45db9f50_0, v0000027a45db9f50_1;
E_0000027a45cfd1f0/4 .event anyedge, v0000027a45db9f50_2, v0000027a45db9f50_3, v0000027a45db9910_0, v0000027a45db8dd0_0;
E_0000027a45cfd1f0/5 .event anyedge, v0000027a45db8dd0_1, v0000027a45db8dd0_2, v0000027a45db8dd0_3, v0000027a45db8a10_0;
E_0000027a45cfd1f0/6 .event anyedge, v0000027a45db9b90_0, v0000027a45db9b90_1, v0000027a45db9b90_2, v0000027a45db9b90_3;
v0000027a45db8470_0 .array/port v0000027a45db8470, 0;
v0000027a45db8470_1 .array/port v0000027a45db8470, 1;
v0000027a45db8470_2 .array/port v0000027a45db8470, 2;
v0000027a45db8470_3 .array/port v0000027a45db8470, 3;
E_0000027a45cfd1f0/7 .event anyedge, v0000027a45db8470_0, v0000027a45db8470_1, v0000027a45db8470_2, v0000027a45db8470_3;
v0000027a45db8830_0 .array/port v0000027a45db8830, 0;
v0000027a45db8830_1 .array/port v0000027a45db8830, 1;
v0000027a45db8830_2 .array/port v0000027a45db8830, 2;
v0000027a45db8830_3 .array/port v0000027a45db8830, 3;
E_0000027a45cfd1f0/8 .event anyedge, v0000027a45db8830_0, v0000027a45db8830_1, v0000027a45db8830_2, v0000027a45db8830_3;
E_0000027a45cfd1f0 .event/or E_0000027a45cfd1f0/0, E_0000027a45cfd1f0/1, E_0000027a45cfd1f0/2, E_0000027a45cfd1f0/3, E_0000027a45cfd1f0/4, E_0000027a45cfd1f0/5, E_0000027a45cfd1f0/6, E_0000027a45cfd1f0/7, E_0000027a45cfd1f0/8;
E_0000027a45cfd0b0/0 .event anyedge, v0000027a45db9050_0, v0000027a45db9050_1, v0000027a45db9050_2, v0000027a45db9050_3;
E_0000027a45cfd0b0/1 .event anyedge, v0000027a45db97d0_0, v0000027a45db97d0_1, v0000027a45db97d0_2, v0000027a45db97d0_3;
E_0000027a45cfd0b0/2 .event anyedge, v0000027a45db8f10_0, v0000027a45db8f10_1, v0000027a45db8f10_2, v0000027a45db8f10_3;
E_0000027a45cfd0b0/3 .event anyedge, v0000027a45db9410_0, v0000027a45db9410_1, v0000027a45db9410_2, v0000027a45db9410_3;
E_0000027a45cfd0b0 .event/or E_0000027a45cfd0b0/0, E_0000027a45cfd0b0/1, E_0000027a45cfd0b0/2, E_0000027a45cfd0b0/3;
L_0000027a45de1770 .part o0000027a45d55578, 0, 8;
L_0000027a45de2170 .part o0000027a45d55578, 8, 8;
L_0000027a45de2210 .part o0000027a45d55578, 16, 8;
L_0000027a45de2350 .part o0000027a45d55578, 24, 8;
S_0000027a45b66400 .scope function.vec4.s5, "count_trailing_ones" "count_trailing_ones" 8 150, 8 150 0, S_0000027a45b8b110;
 .timescale -9 -12;
v0000027a45db48d0_0 .var "addr", 31 0;
; Variable count_trailing_ones is vec4 return value of scope S_0000027a45b66400
v0000027a45db4a10_0 .var/i "k", 31 0;
TD_pmp.count_trailing_ones ;
    %pushi/vec4 0, 0, 5;
    %ret/vec4 0, 0, 5;  Assign to count_trailing_ones (store_vec4_to_lval)
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027a45db4a10_0, 0, 32;
T_0.0 ;
    %load/vec4 v0000027a45db4a10_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0000027a45db48d0_0;
    %load/vec4 v0000027a45db4a10_0;
    %part/s 1;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.2, 4;
    %retload/vec4 0; Load count_trailing_ones (draw_signal_vec4)
    %addi 1, 0, 5;
    %ret/vec4 0, 0, 5;  Assign to count_trailing_ones (store_vec4_to_lval)
    %jmp T_0.3;
T_0.2 ;
    %retload/vec4 0; Load count_trailing_ones (draw_signal_vec4)
    %ret/vec4 0, 0, 5;  Assign to count_trailing_ones (store_vec4_to_lval)
T_0.3 ;
    %load/vec4 v0000027a45db4a10_0;
    %addi 1, 0, 32;
    %store/vec4 v0000027a45db4a10_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
S_0000027a4579b340 .scope function.vec4.s32, "napot_end" "napot_end" 8 139, 8 139 0, S_0000027a45b8b110;
 .timescale -9 -12;
v0000027a45db5870_0 .var "addr", 31 0;
; Variable napot_end is vec4 return value of scope S_0000027a4579b340
v0000027a45db4ab0_0 .var "size", 31 0;
v0000027a45db4bf0_0 .var "trail_ones", 4 0;
TD_pmp.napot_end ;
    %load/vec4 v0000027a45db5870_0;
    %store/vec4 v0000027a45db48d0_0, 0, 32;
    %callf/vec4 TD_pmp.count_trailing_ones, S_0000027a45b66400;
    %store/vec4 v0000027a45db4bf0_0, 0, 5;
    %pushi/vec4 4, 0, 32;
    %ix/getv 4, v0000027a45db4bf0_0;
    %shiftl 4;
    %store/vec4 v0000027a45db4ab0_0, 0, 32;
    %load/vec4 v0000027a45db5870_0;
    %store/vec4 v0000027a45db5190_0, 0, 32;
    %callf/vec4 TD_pmp.napot_start, S_0000027a4579b4d0;
    %load/vec4 v0000027a45db4ab0_0;
    %add;
    %ret/vec4 0, 0, 32;  Assign to napot_end (store_vec4_to_lval)
    %end;
S_0000027a4579b4d0 .scope function.vec4.s32, "napot_start" "napot_start" 8 128, 8 128 0, S_0000027a45b8b110;
 .timescale -9 -12;
v0000027a45db5190_0 .var "addr", 31 0;
; Variable napot_start is vec4 return value of scope S_0000027a4579b4d0
v0000027a45db5550_0 .var "size", 31 0;
v0000027a45db59b0_0 .var "trail_ones", 4 0;
TD_pmp.napot_start ;
    %load/vec4 v0000027a45db5190_0;
    %store/vec4 v0000027a45db48d0_0, 0, 32;
    %callf/vec4 TD_pmp.count_trailing_ones, S_0000027a45b66400;
    %store/vec4 v0000027a45db59b0_0, 0, 5;
    %pushi/vec4 4, 0, 32;
    %ix/getv 4, v0000027a45db59b0_0;
    %shiftl 4;
    %store/vec4 v0000027a45db5550_0, 0, 32;
    %load/vec4 v0000027a45db5190_0;
    %concati/vec4 0, 0, 2;
    %load/vec4 v0000027a45db5550_0;
    %pad/u 34;
    %subi 1, 0, 34;
    %or;
    %load/vec4 v0000027a45db5550_0;
    %pad/u 34;
    %subi 1, 0, 34;
    %inv;
    %and;
    %pad/u 32;
    %ret/vec4 0, 0, 32;  Assign to napot_start (store_vec4_to_lval)
    %end;
S_0000027a4579b660 .scope generate, "pmp_cfg_gen[0]" "pmp_cfg_gen[0]" 8 74, 8 74 0, S_0000027a45b8b110;
 .timescale -9 -12;
P_0000027a45cfd5f0 .param/l "i" 0 8 74, +C4<00>;
L_0000027a45de0b90 .part L_0000027a45de1770, 7, 1;
L_0000027a45de2030 .part L_0000027a45de1770, 3, 2;
L_0000027a45de1590 .part L_0000027a45de1770, 2, 1;
L_0000027a45de1630 .part L_0000027a45de1770, 1, 1;
L_0000027a45de1db0 .part L_0000027a45de1770, 0, 1;
S_0000027a4578c730 .scope generate, "pmp_cfg_gen[1]" "pmp_cfg_gen[1]" 8 74, 8 74 0, S_0000027a45b8b110;
 .timescale -9 -12;
P_0000027a45cfd270 .param/l "i" 0 8 74, +C4<01>;
L_0000027a45de16d0 .part L_0000027a45de2170, 7, 1;
L_0000027a45de0190 .part L_0000027a45de2170, 3, 2;
L_0000027a45de2530 .part L_0000027a45de2170, 2, 1;
L_0000027a45de0d70 .part L_0000027a45de2170, 1, 1;
L_0000027a45de0230 .part L_0000027a45de2170, 0, 1;
S_0000027a45dba610 .scope generate, "pmp_cfg_gen[2]" "pmp_cfg_gen[2]" 8 74, 8 74 0, S_0000027a45b8b110;
 .timescale -9 -12;
P_0000027a45cfc8b0 .param/l "i" 0 8 74, +C4<010>;
L_0000027a45de25d0 .part L_0000027a45de2210, 7, 1;
L_0000027a45de0370 .part L_0000027a45de2210, 3, 2;
L_0000027a45de09b0 .part L_0000027a45de2210, 2, 1;
L_0000027a45de07d0 .part L_0000027a45de2210, 1, 1;
L_0000027a45de0e10 .part L_0000027a45de2210, 0, 1;
S_0000027a45dbac50 .scope generate, "pmp_cfg_gen[3]" "pmp_cfg_gen[3]" 8 74, 8 74 0, S_0000027a45b8b110;
 .timescale -9 -12;
P_0000027a45cfc930 .param/l "i" 0 8 74, +C4<011>;
L_0000027a45de0870 .part L_0000027a45de2350, 7, 1;
L_0000027a45de0eb0 .part L_0000027a45de2350, 3, 2;
L_0000027a45de1e50 .part L_0000027a45de2350, 2, 1;
L_0000027a45de1ef0 .part L_0000027a45de2350, 1, 1;
L_0000027a45de20d0 .part L_0000027a45de2350, 0, 1;
S_0000027a45b660e0 .scope module, "return_address_stack" "return_address_stack" 9 8;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "pc";
    .port_info 3 /INPUT 1 "is_call";
    .port_info 4 /INPUT 1 "is_return";
    .port_info 5 /OUTPUT 32 "ras_predict";
    .port_info 6 /OUTPUT 1 "ras_valid";
    .port_info 7 /INPUT 1 "ex_is_call";
    .port_info 8 /INPUT 1 "ex_is_return";
    .port_info 9 /INPUT 32 "ex_return_addr";
    .port_info 10 /INPUT 1 "ex_mispredict";
    .port_info 11 /INPUT 4 "ex_ras_ptr";
P_0000027a45749660 .param/l "ADDR_WIDTH" 0 9 10, +C4<00000000000000000000000000100000>;
P_0000027a45749698 .param/l "STACK_DEPTH" 0 9 9, +C4<00000000000000000000000000010000>;
L_0000027a45d1f360 .functor BUFZ 32, L_0000027a45de0f50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
o0000027a45d55de8 .functor BUFZ 1, C4<z>; HiZ drive
L_0000027a45d1f980 .functor BUFZ 1, o0000027a45d55de8, C4<0>, C4<0>, C4<0>;
o0000027a45d55e18 .functor BUFZ 1, C4<z>; HiZ drive
L_0000027a45d1f3d0 .functor BUFZ 1, o0000027a45d55e18, C4<0>, C4<0>, C4<0>;
v0000027a45db90f0_0 .net *"_ivl_0", 31 0, L_0000027a45de0f50;  1 drivers
v0000027a45db81f0_0 .net *"_ivl_10", 5 0, L_0000027a45e41480;  1 drivers
L_0000027a45de6178 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000027a45db8b50_0 .net *"_ivl_13", 0 0, L_0000027a45de6178;  1 drivers
L_0000027a45de61c0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0000027a45db9230_0 .net/2u *"_ivl_16", 3 0, L_0000027a45de61c0;  1 drivers
v0000027a45db9e10_0 .net *"_ivl_2", 4 0, L_0000027a45e40620;  1 drivers
L_0000027a45de60e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000027a45db92d0_0 .net *"_ivl_5", 0 0, L_0000027a45de60e8;  1 drivers
L_0000027a45de6130 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0000027a45db95f0_0 .net/2u *"_ivl_6", 4 0, L_0000027a45de6130;  1 drivers
v0000027a45db9730_0 .net *"_ivl_8", 4 0, L_0000027a45e40b20;  1 drivers
o0000027a45d55d58 .functor BUFZ 1, C4<z>; HiZ drive
v0000027a45db9550_0 .net "clk", 0 0, o0000027a45d55d58;  0 drivers
v0000027a45db8330_0 .net "do_pop", 0 0, L_0000027a45d1f3d0;  1 drivers
v0000027a45db85b0_0 .net "do_push", 0 0, L_0000027a45d1f980;  1 drivers
v0000027a45db9690_0 .net "ex_is_call", 0 0, o0000027a45d55de8;  0 drivers
v0000027a45db8650_0 .net "ex_is_return", 0 0, o0000027a45d55e18;  0 drivers
o0000027a45d55e48 .functor BUFZ 1, C4<z>; HiZ drive
v0000027a45db9a50_0 .net "ex_mispredict", 0 0, o0000027a45d55e48;  0 drivers
o0000027a45d55e78 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0000027a45db8c90_0 .net "ex_ras_ptr", 3 0, o0000027a45d55e78;  0 drivers
o0000027a45d55ea8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000027a45db9af0_0 .net "ex_return_addr", 31 0, o0000027a45d55ea8;  0 drivers
v0000027a45db9d70_0 .var/i "i", 31 0;
o0000027a45d55f08 .functor BUFZ 1, C4<z>; HiZ drive
v0000027a45db9c30_0 .net "is_call", 0 0, o0000027a45d55f08;  0 drivers
o0000027a45d55f38 .functor BUFZ 1, C4<z>; HiZ drive
v0000027a45db8790_0 .net "is_return", 0 0, o0000027a45d55f38;  0 drivers
o0000027a45d55f68 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000027a45db8970_0 .net "pc", 31 0, o0000027a45d55f68;  0 drivers
v0000027a45db8ab0_0 .net "ras_predict", 31 0, L_0000027a45d1f360;  1 drivers
v0000027a45dd1920_0 .var "ras_ptr", 3 0;
v0000027a45dd25a0 .array "ras_stack", 15 0, 31 0;
v0000027a45dd2820_0 .net "ras_valid", 0 0, L_0000027a45e41fc0;  1 drivers
o0000027a45d56028 .functor BUFZ 1, C4<z>; HiZ drive
v0000027a45dd2dc0_0 .net "rst_n", 0 0, o0000027a45d56028;  0 drivers
v0000027a45dd1c40 .array "spec_ptr_stack", 15 0, 3 0;
E_0000027a45cfd2b0/0 .event negedge, v0000027a45dd2dc0_0;
E_0000027a45cfd2b0/1 .event posedge, v0000027a45db9550_0;
E_0000027a45cfd2b0 .event/or E_0000027a45cfd2b0/0, E_0000027a45cfd2b0/1;
L_0000027a45de0f50 .array/port v0000027a45dd25a0, L_0000027a45e41480;
L_0000027a45e40620 .concat [ 4 1 0 0], v0000027a45dd1920_0, L_0000027a45de60e8;
L_0000027a45e40b20 .arith/sub 5, L_0000027a45e40620, L_0000027a45de6130;
L_0000027a45e41480 .concat [ 5 1 0 0], L_0000027a45e40b20, L_0000027a45de6178;
L_0000027a45e41fc0 .cmp/ne 4, v0000027a45dd1920_0, L_0000027a45de61c0;
S_0000027a45b66270 .scope module, "tb_riscv_cpu_simple" "tb_riscv_cpu_simple" 10 7;
 .timescale -9 -12;
L_0000027a45d1f440 .functor BUFZ 32, L_0000027a45e3ffe0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000027a45d1f520 .functor BUFZ 32, L_0000027a45e40800, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000027a45de2a30_0 .net *"_ivl_0", 31 0, L_0000027a45e3ffe0;  1 drivers
v0000027a45de2cb0_0 .net *"_ivl_10", 31 0, L_0000027a45e40800;  1 drivers
v0000027a45de4470_0 .net *"_ivl_13", 9 0, L_0000027a45e40a80;  1 drivers
v0000027a45de2e90_0 .net *"_ivl_14", 11 0, L_0000027a45e40f80;  1 drivers
L_0000027a45de6250 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000027a45de2b70_0 .net *"_ivl_17", 1 0, L_0000027a45de6250;  1 drivers
v0000027a45de3430_0 .net *"_ivl_3", 9 0, L_0000027a45e408a0;  1 drivers
v0000027a45de39d0_0 .net *"_ivl_4", 11 0, L_0000027a45e40940;  1 drivers
L_0000027a45de6208 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000027a45de3e30_0 .net *"_ivl_7", 1 0, L_0000027a45de6208;  1 drivers
v0000027a45de4510_0 .var "clk", 0 0;
v0000027a45de2df0 .array "dmem", 1023 0, 31 0;
v0000027a45de3b10_0 .net "dmem_addr", 31 0, L_0000027a45d21510;  1 drivers
v0000027a45de45b0_0 .net "dmem_rdata", 31 0, L_0000027a45d1f520;  1 drivers
v0000027a45de46f0_0 .net "dmem_re", 0 0, L_0000027a45d20e10;  1 drivers
v0000027a45de5050_0 .net "dmem_wdata", 31 0, L_0000027a45d212e0;  1 drivers
v0000027a45de50f0_0 .net "dmem_we", 0 0, L_0000027a45d20f60;  1 drivers
v0000027a45de5190_0 .var/i "fail_count", 31 0;
v0000027a45de5370_0 .var/i "i", 31 0;
v0000027a45de54b0 .array "imem", 1023 0, 31 0;
v0000027a45de5230_0 .net "imem_addr", 31 0, L_0000027a45d1f670;  1 drivers
v0000027a45de5410_0 .net "imem_data", 31 0, L_0000027a45d1f440;  1 drivers
v0000027a45de52d0_0 .var/i "pass_count", 31 0;
v0000027a45de5550_0 .var "rst_n", 0 0;
E_0000027a45cfd2f0 .event posedge, v0000027a45dd0e80_0;
L_0000027a45e3ffe0 .array/port v0000027a45de54b0, L_0000027a45e40940;
L_0000027a45e408a0 .part L_0000027a45d1f670, 2, 10;
L_0000027a45e40940 .concat [ 10 2 0 0], L_0000027a45e408a0, L_0000027a45de6208;
L_0000027a45e40800 .array/port v0000027a45de2df0, L_0000027a45e40f80;
L_0000027a45e40a80 .part L_0000027a45d21510, 2, 10;
L_0000027a45e40f80 .concat [ 10 2 0 0], L_0000027a45e40a80, L_0000027a45de6250;
S_0000027a45dba930 .scope module, "u_cpu" "riscv_cpu_top" 10 46, 11 6 0, S_0000027a45b66270;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 32 "imem_addr";
    .port_info 3 /INPUT 32 "imem_data";
    .port_info 4 /OUTPUT 32 "dmem_addr";
    .port_info 5 /OUTPUT 32 "dmem_wdata";
    .port_info 6 /INPUT 32 "dmem_rdata";
    .port_info 7 /OUTPUT 1 "dmem_we";
    .port_info 8 /OUTPUT 1 "dmem_re";
L_0000027a45d21200 .functor BUFZ 1, L_0000027a45d1f8a0, C4<0>, C4<0>, C4<0>;
L_0000027a45d21350 .functor BUFZ 32, v0000027a45dcfe40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000027a45de6370 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000027a45dd45f0_0 .net/2u *"_ivl_0", 31 0, L_0000027a45de6370;  1 drivers
v0000027a45dd58b0_0 .net "clk", 0 0, v0000027a45de4510_0;  1 drivers
v0000027a45dd5a90_0 .net "dmem_addr", 31 0, L_0000027a45d21510;  alias, 1 drivers
v0000027a45dd4eb0_0 .net "dmem_rdata", 31 0, L_0000027a45d1f520;  alias, 1 drivers
v0000027a45dd4690_0 .net "dmem_re", 0 0, L_0000027a45d20e10;  alias, 1 drivers
v0000027a45dd4cd0_0 .net "dmem_wdata", 31 0, L_0000027a45d212e0;  alias, 1 drivers
v0000027a45dd4a50_0 .net "dmem_we", 0 0, L_0000027a45d20f60;  alias, 1 drivers
v0000027a45dd4d70_0 .net "ex_mem_alu_result", 31 0, v0000027a45dcfbc0_0;  1 drivers
v0000027a45dd4af0_0 .net "ex_mem_branch_taken", 0 0, L_0000027a45d1f8a0;  1 drivers
v0000027a45dd4e10_0 .net "ex_mem_branch_target", 31 0, v0000027a45dcfe40_0;  1 drivers
v0000027a45dd4f50_0 .net "ex_mem_mem_read", 0 0, v0000027a45dd0ca0_0;  1 drivers
v0000027a45de4150_0 .net "ex_mem_mem_to_reg", 0 0, v0000027a45dd1100_0;  1 drivers
v0000027a45de2f30_0 .net "ex_mem_mem_write", 0 0, v0000027a45dcfee0_0;  1 drivers
v0000027a45de4d30_0 .net "ex_mem_pc_plus4", 31 0, v0000027a45dd03e0_0;  1 drivers
v0000027a45de34d0_0 .net "ex_mem_rd_addr", 4 0, v0000027a45dcf580_0;  1 drivers
v0000027a45de4010_0 .net "ex_mem_reg_write", 0 0, v0000027a45dcf4e0_0;  1 drivers
v0000027a45de3ed0_0 .net "ex_mem_rs2_data", 31 0, v0000027a45dd1380_0;  1 drivers
v0000027a45de4650_0 .net "forward_a_ex", 1 0, v0000027a45dcf800_0;  1 drivers
v0000027a45de3890_0 .net "forward_a_id", 1 0, v0000027a45dd0200_0;  1 drivers
v0000027a45de4830_0 .net "forward_b_ex", 1 0, v0000027a45dcf8a0_0;  1 drivers
v0000027a45de3570_0 .net "forward_b_id", 1 0, v0000027a45dcf9e0_0;  1 drivers
v0000027a45de27b0_0 .net "id_ex_alu_op", 5 0, v0000027a45dd7930_0;  1 drivers
v0000027a45de3a70_0 .net "id_ex_alu_src_a", 0 0, v0000027a45dd6c10_0;  1 drivers
v0000027a45de31b0_0 .net "id_ex_alu_src_b", 0 0, v0000027a45dd7610_0;  1 drivers
v0000027a45de32f0_0 .net "id_ex_branch", 0 0, v0000027a45dd83d0_0;  1 drivers
v0000027a45de3610_0 .net "id_ex_flush", 0 0, v0000027a45dd76b0_0;  1 drivers
v0000027a45de48d0_0 .net "id_ex_imm", 31 0, v0000027a45dd6350_0;  1 drivers
v0000027a45de36b0_0 .net "id_ex_jump", 0 0, v0000027a45dd72f0_0;  1 drivers
v0000027a45de3bb0_0 .net "id_ex_mem_read", 0 0, v0000027a45dd6a30_0;  1 drivers
v0000027a45de3f70_0 .net "id_ex_mem_to_reg", 0 0, v0000027a45ddae50_0;  1 drivers
v0000027a45de40b0_0 .net "id_ex_mem_write", 0 0, v0000027a45dd9690_0;  1 drivers
v0000027a45de41f0_0 .net "id_ex_pc", 31 0, v0000027a45dd8ab0_0;  1 drivers
v0000027a45de4790_0 .net "id_ex_pc_plus4", 31 0, v0000027a45dd8790_0;  1 drivers
v0000027a45de2c10_0 .net "id_ex_rd_addr", 4 0, v0000027a45dd9870_0;  1 drivers
v0000027a45de2850_0 .net "id_ex_reg_write", 0 0, v0000027a45dd8830_0;  1 drivers
v0000027a45de4bf0_0 .net "id_ex_rs1_addr", 4 0, v0000027a45dd97d0_0;  1 drivers
v0000027a45de3070_0 .net "id_ex_rs1_data", 31 0, v0000027a45dd9910_0;  1 drivers
v0000027a45de4290_0 .net "id_ex_rs2_addr", 4 0, v0000027a45dda8b0_0;  1 drivers
v0000027a45de4970_0 .net "id_ex_rs2_data", 31 0, v0000027a45dd88d0_0;  1 drivers
v0000027a45de3c50_0 .net "if_id_instr", 31 0, v0000027a45dda3b0_0;  1 drivers
v0000027a45de4dd0_0 .net "if_id_pc", 31 0, v0000027a45ddabd0_0;  1 drivers
v0000027a45de3cf0_0 .net "if_id_pc_plus4", 31 0, v0000027a45ddadb0_0;  1 drivers
v0000027a45de3750_0 .net "if_id_stall", 0 0, v0000027a45dd79d0_0;  1 drivers
v0000027a45de4e70_0 .net "imem_addr", 31 0, L_0000027a45d1f670;  alias, 1 drivers
v0000027a45de4a10_0 .net "imem_data", 31 0, L_0000027a45d1f440;  alias, 1 drivers
v0000027a45de2ad0_0 .net "mem_wb_alu_result", 31 0, v0000027a45ddb5d0_0;  1 drivers
v0000027a45de4ab0_0 .net "mem_wb_mem_data", 31 0, v0000027a45dd5310_0;  1 drivers
v0000027a45de28f0_0 .net "mem_wb_mem_to_reg", 0 0, v0000027a45dd4410_0;  1 drivers
v0000027a45de3d90_0 .net "mem_wb_pc_plus4", 31 0, v0000027a45dd4b90_0;  1 drivers
v0000027a45de2710_0 .net "mem_wb_rd_addr", 4 0, v0000027a45dd3b50_0;  1 drivers
v0000027a45de4c90_0 .net "mem_wb_reg_write", 0 0, v0000027a45dd5c70_0;  1 drivers
v0000027a45de4b50_0 .net "pc_src", 0 0, L_0000027a45d21200;  1 drivers
v0000027a45de4330_0 .net "pc_stall", 0 0, v0000027a45dd7a70_0;  1 drivers
v0000027a45de3250_0 .net "pc_target", 31 0, L_0000027a45d21350;  1 drivers
v0000027a45de3110_0 .net "rf_rd_addr", 4 0, L_0000027a45d20e80;  1 drivers
v0000027a45de3390_0 .net "rf_rd_data", 31 0, L_0000027a45e42e20;  1 drivers
v0000027a45de43d0_0 .net "rf_reg_write", 0 0, L_0000027a45d21120;  1 drivers
v0000027a45de37f0_0 .net "rf_rs1_addr", 4 0, L_0000027a45e41ca0;  1 drivers
v0000027a45de2d50_0 .net "rf_rs1_data", 31 0, L_0000027a45e42ba0;  1 drivers
v0000027a45de2fd0_0 .net "rf_rs2_addr", 4 0, L_0000027a45e42100;  1 drivers
v0000027a45de2990_0 .net "rf_rs2_data", 31 0, L_0000027a45e431e0;  1 drivers
v0000027a45de3930_0 .net "rst_n", 0 0, v0000027a45de5550_0;  1 drivers
L_0000027a45e42420 .arith/sub 32, v0000027a45dd03e0_0, L_0000027a45de6370;
L_0000027a45e43000 .part v0000027a45dda3b0_0, 15, 5;
L_0000027a45e44c20 .part v0000027a45dda3b0_0, 20, 5;
S_0000027a45dba7a0 .scope module, "u_ex_stage" "ex_stage" 11 159, 12 6 0, S_0000027a45dba930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "pc";
    .port_info 3 /INPUT 32 "pc_plus4";
    .port_info 4 /INPUT 32 "rs1_data";
    .port_info 5 /INPUT 32 "rs2_data";
    .port_info 6 /INPUT 32 "imm";
    .port_info 7 /INPUT 6 "alu_op";
    .port_info 8 /INPUT 1 "alu_src_a";
    .port_info 9 /INPUT 1 "alu_src_b";
    .port_info 10 /INPUT 1 "mem_read";
    .port_info 11 /INPUT 1 "mem_write";
    .port_info 12 /INPUT 1 "mem_to_reg";
    .port_info 13 /INPUT 1 "reg_write";
    .port_info 14 /INPUT 1 "branch";
    .port_info 15 /INPUT 1 "jump";
    .port_info 16 /INPUT 5 "rs1_addr";
    .port_info 17 /INPUT 5 "rs2_addr";
    .port_info 18 /INPUT 5 "rd_addr";
    .port_info 19 /INPUT 32 "forward_mem_data";
    .port_info 20 /INPUT 32 "forward_wb_data";
    .port_info 21 /INPUT 2 "forward_a_sel";
    .port_info 22 /INPUT 2 "forward_b_sel";
    .port_info 23 /OUTPUT 32 "pc_plus4_out";
    .port_info 24 /OUTPUT 32 "alu_result_out";
    .port_info 25 /OUTPUT 32 "rs2_data_out";
    .port_info 26 /OUTPUT 5 "rd_addr_out";
    .port_info 27 /OUTPUT 1 "mem_read_out";
    .port_info 28 /OUTPUT 1 "mem_write_out";
    .port_info 29 /OUTPUT 1 "mem_to_reg_out";
    .port_info 30 /OUTPUT 1 "reg_write_out";
    .port_info 31 /OUTPUT 1 "branch_taken_out";
    .port_info 32 /OUTPUT 32 "branch_target_out";
L_0000027a45d1f750 .functor AND 1, v0000027a45dd83d0_0, v0000027a45dd05c0_0, C4<1>, C4<1>;
L_0000027a45d1f8a0 .functor OR 1, L_0000027a45d1f750, v0000027a45dd72f0_0, C4<0>, C4<0>;
L_0000027a45de64d8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000027a45dcfa80_0 .net/2u *"_ivl_0", 1 0, L_0000027a45de64d8;  1 drivers
L_0000027a45de6568 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000027a45dd0700_0 .net/2u *"_ivl_12", 1 0, L_0000027a45de6568;  1 drivers
v0000027a45dcf260_0 .net *"_ivl_14", 0 0, L_0000027a45e42060;  1 drivers
L_0000027a45de65b0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000027a45dd0840_0 .net/2u *"_ivl_16", 1 0, L_0000027a45de65b0;  1 drivers
v0000027a45dcfda0_0 .net *"_ivl_18", 0 0, L_0000027a45e40080;  1 drivers
v0000027a45dcf760_0 .net *"_ivl_2", 0 0, L_0000027a45e41200;  1 drivers
v0000027a45dd07a0_0 .net *"_ivl_20", 31 0, L_0000027a45e426a0;  1 drivers
v0000027a45dd0ac0_0 .net *"_ivl_34", 0 0, L_0000027a45d1f750;  1 drivers
L_0000027a45de6520 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000027a45dd0b60_0 .net/2u *"_ivl_4", 1 0, L_0000027a45de6520;  1 drivers
v0000027a45dd0340_0 .net *"_ivl_6", 0 0, L_0000027a45e40e40;  1 drivers
v0000027a45dd0520_0 .net *"_ivl_8", 31 0, L_0000027a45e42240;  1 drivers
v0000027a45dd0de0_0 .net "alu_a_final", 31 0, L_0000027a45e40260;  1 drivers
v0000027a45dd08e0_0 .net "alu_a_src", 31 0, L_0000027a45e417a0;  1 drivers
v0000027a45dd02a0_0 .net "alu_b_final", 31 0, L_0000027a45e40ee0;  1 drivers
v0000027a45dd00c0_0 .net "alu_op", 5 0, v0000027a45dd7930_0;  alias, 1 drivers
v0000027a45dd0c00_0 .net "alu_result", 31 0, v0000027a45dd1740_0;  1 drivers
v0000027a45dcfbc0_0 .var "alu_result_out", 31 0;
v0000027a45dd1060_0 .net "alu_src_a", 0 0, v0000027a45dd6c10_0;  alias, 1 drivers
v0000027a45dcf940_0 .net "alu_src_b", 0 0, v0000027a45dd7610_0;  alias, 1 drivers
v0000027a45dcf120_0 .net "branch", 0 0, v0000027a45dd83d0_0;  alias, 1 drivers
v0000027a45dd05c0_0 .var "branch_cond", 0 0;
v0000027a45dcf300_0 .net "branch_taken_out", 0 0, L_0000027a45d1f8a0;  alias, 1 drivers
v0000027a45dcfe40_0 .var "branch_target_out", 31 0;
v0000027a45dd0e80_0 .net "clk", 0 0, v0000027a45de4510_0;  alias, 1 drivers
v0000027a45dd1420_0 .net "forward_a_sel", 1 0, v0000027a45dcf800_0;  alias, 1 drivers
v0000027a45dcfb20_0 .net "forward_b_sel", 1 0, v0000027a45dcf8a0_0;  alias, 1 drivers
v0000027a45dd1560_0 .net "forward_mem_data", 31 0, v0000027a45dcfbc0_0;  alias, 1 drivers
v0000027a45dd0980_0 .net "forward_wb_data", 31 0, L_0000027a45e42e20;  alias, 1 drivers
v0000027a45dcf1c0_0 .net "imm", 31 0, v0000027a45dd6350_0;  alias, 1 drivers
v0000027a45dcf3a0_0 .net "jump", 0 0, v0000027a45dd72f0_0;  alias, 1 drivers
v0000027a45dd11a0_0 .net "mem_read", 0 0, v0000027a45dd6a30_0;  alias, 1 drivers
v0000027a45dd0ca0_0 .var "mem_read_out", 0 0;
v0000027a45dcf440_0 .net "mem_to_reg", 0 0, v0000027a45ddae50_0;  alias, 1 drivers
v0000027a45dd1100_0 .var "mem_to_reg_out", 0 0;
v0000027a45dcfc60_0 .net "mem_write", 0 0, v0000027a45dd9690_0;  alias, 1 drivers
v0000027a45dcfee0_0 .var "mem_write_out", 0 0;
v0000027a45dd0a20_0 .net "pc", 31 0, v0000027a45dd8ab0_0;  alias, 1 drivers
v0000027a45dcfd00_0 .net "pc_plus4", 31 0, v0000027a45dd8790_0;  alias, 1 drivers
v0000027a45dd03e0_0 .var "pc_plus4_out", 31 0;
v0000027a45dd0480_0 .net "rd_addr", 4 0, v0000027a45dd9870_0;  alias, 1 drivers
v0000027a45dcf580_0 .var "rd_addr_out", 4 0;
v0000027a45dcff80_0 .net "reg_write", 0 0, v0000027a45dd8830_0;  alias, 1 drivers
v0000027a45dcf4e0_0 .var "reg_write_out", 0 0;
v0000027a45dd0660_0 .net "rs1_addr", 4 0, v0000027a45dd97d0_0;  alias, 1 drivers
v0000027a45dcf620_0 .net "rs1_data", 31 0, v0000027a45dd9910_0;  alias, 1 drivers
v0000027a45dd0020_0 .net "rs1_eq_rs2", 0 0, L_0000027a45e40760;  1 drivers
v0000027a45dd12e0_0 .net "rs1_lt_rs2_signed", 0 0, L_0000027a45e43640;  1 drivers
v0000027a45dd0f20_0 .net "rs1_lt_rs2_unsigned", 0 0, L_0000027a45e44540;  1 drivers
v0000027a45dd0d40_0 .net "rs2_addr", 4 0, v0000027a45dda8b0_0;  alias, 1 drivers
v0000027a45dd0fc0_0 .net "rs2_data", 31 0, v0000027a45dd88d0_0;  alias, 1 drivers
v0000027a45dd1380_0 .var "rs2_data_out", 31 0;
v0000027a45dd14c0_0 .net "rs2_fwd", 31 0, L_0000027a45e401c0;  1 drivers
v0000027a45dcf6c0_0 .net "rst_n", 0 0, v0000027a45de5550_0;  alias, 1 drivers
E_0000027a45cfcb70/0 .event negedge, v0000027a45dcf6c0_0;
E_0000027a45cfcb70/1 .event posedge, v0000027a45dd0e80_0;
E_0000027a45cfcb70 .event/or E_0000027a45cfcb70/0, E_0000027a45cfcb70/1;
E_0000027a45cfd370 .event anyedge, v0000027a45dcf3a0_0, v0000027a45dd2780_0, v0000027a45dd1740_0;
E_0000027a45cfc630 .event anyedge, v0000027a45dd2780_0, v0000027a45dd0020_0, v0000027a45dd12e0_0, v0000027a45dd0f20_0;
L_0000027a45e41200 .cmp/eq 2, v0000027a45dcf800_0, L_0000027a45de64d8;
L_0000027a45e40e40 .cmp/eq 2, v0000027a45dcf800_0, L_0000027a45de6520;
L_0000027a45e42240 .functor MUXZ 32, v0000027a45dd9910_0, L_0000027a45e42e20, L_0000027a45e40e40, C4<>;
L_0000027a45e417a0 .functor MUXZ 32, L_0000027a45e42240, v0000027a45dcfbc0_0, L_0000027a45e41200, C4<>;
L_0000027a45e42060 .cmp/eq 2, v0000027a45dcf8a0_0, L_0000027a45de6568;
L_0000027a45e40080 .cmp/eq 2, v0000027a45dcf8a0_0, L_0000027a45de65b0;
L_0000027a45e426a0 .functor MUXZ 32, v0000027a45dd88d0_0, L_0000027a45e42e20, L_0000027a45e40080, C4<>;
L_0000027a45e401c0 .functor MUXZ 32, L_0000027a45e426a0, v0000027a45dcfbc0_0, L_0000027a45e42060, C4<>;
L_0000027a45e40260 .functor MUXZ 32, L_0000027a45e417a0, v0000027a45dd8ab0_0, v0000027a45dd6c10_0, C4<>;
L_0000027a45e40ee0 .functor MUXZ 32, L_0000027a45e401c0, v0000027a45dd6350_0, v0000027a45dd7610_0, C4<>;
L_0000027a45e40760 .cmp/eq 32, L_0000027a45e417a0, L_0000027a45e401c0;
L_0000027a45e43640 .cmp/gt.s 32, L_0000027a45e401c0, L_0000027a45e417a0;
L_0000027a45e44540 .cmp/gt 32, L_0000027a45e401c0, L_0000027a45e417a0;
S_0000027a45dbade0 .scope module, "alu" "ALU" 12 70, 13 7 0, S_0000027a45dba7a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 6 "alu_op";
    .port_info 3 /OUTPUT 32 "result";
P_0000027a45dd3030 .param/l "ALU_ADD" 1 13 15, C4<000000>;
P_0000027a45dd3068 .param/l "ALU_AND" 1 13 17, C4<000010>;
P_0000027a45dd30a0 .param/l "ALU_AUIPC" 1 13 26, C4<010001>;
P_0000027a45dd30d8 .param/l "ALU_BEQ" 1 13 29, C4<001010>;
P_0000027a45dd3110 .param/l "ALU_BGE" 1 13 32, C4<001101>;
P_0000027a45dd3148 .param/l "ALU_BGEU" 1 13 34, C4<001111>;
P_0000027a45dd3180 .param/l "ALU_BLT" 1 13 31, C4<001100>;
P_0000027a45dd31b8 .param/l "ALU_BLTU" 1 13 33, C4<001110>;
P_0000027a45dd31f0 .param/l "ALU_BNE" 1 13 30, C4<001011>;
P_0000027a45dd3228 .param/l "ALU_DIV" 1 13 42, C4<100100>;
P_0000027a45dd3260 .param/l "ALU_DIVU" 1 13 43, C4<100101>;
P_0000027a45dd3298 .param/l "ALU_JAL" 1 13 27, C4<010010>;
P_0000027a45dd32d0 .param/l "ALU_JALR" 1 13 28, C4<010011>;
P_0000027a45dd3308 .param/l "ALU_LUI" 1 13 25, C4<010000>;
P_0000027a45dd3340 .param/l "ALU_MUL" 1 13 38, C4<100000>;
P_0000027a45dd3378 .param/l "ALU_MULH" 1 13 39, C4<100001>;
P_0000027a45dd33b0 .param/l "ALU_MULHSU" 1 13 40, C4<100010>;
P_0000027a45dd33e8 .param/l "ALU_MULHU" 1 13 41, C4<100011>;
P_0000027a45dd3420 .param/l "ALU_OR" 1 13 18, C4<000011>;
P_0000027a45dd3458 .param/l "ALU_PASS_B" 1 13 35, C4<011000>;
P_0000027a45dd3490 .param/l "ALU_REM" 1 13 44, C4<100110>;
P_0000027a45dd34c8 .param/l "ALU_REMU" 1 13 45, C4<100111>;
P_0000027a45dd3500 .param/l "ALU_SLL" 1 13 20, C4<000101>;
P_0000027a45dd3538 .param/l "ALU_SLT" 1 13 23, C4<001000>;
P_0000027a45dd3570 .param/l "ALU_SLTU" 1 13 24, C4<001001>;
P_0000027a45dd35a8 .param/l "ALU_SRA" 1 13 22, C4<000111>;
P_0000027a45dd35e0 .param/l "ALU_SRL" 1 13 21, C4<000110>;
P_0000027a45dd3618 .param/l "ALU_SUB" 1 13 16, C4<000001>;
P_0000027a45dd3650 .param/l "ALU_XOR" 1 13 19, C4<000100>;
v0000027a45dd2960_0 .net/s *"_ivl_0", 63 0, L_0000027a45e41020;  1 drivers
v0000027a45dd2e60_0 .net *"_ivl_10", 32 0, L_0000027a45e41ac0;  1 drivers
v0000027a45dd28c0_0 .net/s *"_ivl_12", 63 0, L_0000027a45e41520;  1 drivers
v0000027a45dd1ba0_0 .net *"_ivl_16", 63 0, L_0000027a45e415c0;  1 drivers
L_0000027a45de6640 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027a45dd2640_0 .net *"_ivl_19", 31 0, L_0000027a45de6640;  1 drivers
v0000027a45dd2a00_0 .net/s *"_ivl_2", 63 0, L_0000027a45e410c0;  1 drivers
v0000027a45dd23c0_0 .net *"_ivl_20", 63 0, L_0000027a45e41340;  1 drivers
L_0000027a45de6688 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027a45dd1ec0_0 .net *"_ivl_23", 31 0, L_0000027a45de6688;  1 drivers
L_0000027a45de66d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027a45dd19c0_0 .net/2u *"_ivl_26", 31 0, L_0000027a45de66d0;  1 drivers
v0000027a45dd2b40_0 .net *"_ivl_28", 0 0, L_0000027a45e418e0;  1 drivers
L_0000027a45de6718 .functor BUFT 1, C4<11111111111111111111111111111111>, C4<0>, C4<0>, C4<0>;
v0000027a45dd1ce0_0 .net/2u *"_ivl_30", 31 0, L_0000027a45de6718;  1 drivers
v0000027a45dd1e20_0 .net *"_ivl_32", 31 0, L_0000027a45e41de0;  1 drivers
L_0000027a45de6760 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027a45dd1880_0 .net/2u *"_ivl_36", 31 0, L_0000027a45de6760;  1 drivers
v0000027a45dd21e0_0 .net *"_ivl_38", 0 0, L_0000027a45e41e80;  1 drivers
L_0000027a45de67a8 .functor BUFT 1, C4<11111111111111111111111111111111>, C4<0>, C4<0>, C4<0>;
v0000027a45dd2aa0_0 .net/2u *"_ivl_40", 31 0, L_0000027a45de67a8;  1 drivers
v0000027a45dd2000_0 .net *"_ivl_42", 31 0, L_0000027a45e41f20;  1 drivers
L_0000027a45de67f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027a45dd2500_0 .net/2u *"_ivl_46", 31 0, L_0000027a45de67f0;  1 drivers
v0000027a45dd2be0_0 .net *"_ivl_48", 0 0, L_0000027a45e421a0;  1 drivers
v0000027a45dd1d80_0 .net *"_ivl_50", 31 0, L_0000027a45e422e0;  1 drivers
L_0000027a45de6838 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027a45dd2280_0 .net/2u *"_ivl_54", 31 0, L_0000027a45de6838;  1 drivers
v0000027a45dd26e0_0 .net *"_ivl_56", 0 0, L_0000027a45e403a0;  1 drivers
v0000027a45dd2460_0 .net *"_ivl_58", 31 0, L_0000027a45e424c0;  1 drivers
v0000027a45dd20a0_0 .net/s *"_ivl_6", 63 0, L_0000027a45e406c0;  1 drivers
L_0000027a45de65f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000027a45dd1f60_0 .net/2u *"_ivl_8", 0 0, L_0000027a45de65f8;  1 drivers
v0000027a45dd2c80_0 .net "a", 31 0, L_0000027a45e40260;  alias, 1 drivers
v0000027a45dd2780_0 .net "alu_op", 5 0, v0000027a45dd7930_0;  alias, 1 drivers
v0000027a45dd2d20_0 .net "b", 31 0, L_0000027a45e40ee0;  alias, 1 drivers
v0000027a45dd1a60_0 .net/s "div_signed", 31 0, L_0000027a45e41660;  1 drivers
v0000027a45dd1b00_0 .net "div_unsigned", 31 0, L_0000027a45e40300;  1 drivers
v0000027a45dd2140_0 .net/s "mul_mixed", 63 0, L_0000027a45e412a0;  1 drivers
v0000027a45dd2320_0 .net/s "mul_signed", 63 0, L_0000027a45e413e0;  1 drivers
v0000027a45dd17e0_0 .net "mul_unsigned", 63 0, L_0000027a45e41840;  1 drivers
v0000027a45dd1240_0 .net/s "rem_signed", 31 0, L_0000027a45e42380;  1 drivers
v0000027a45dcf080_0 .net "rem_unsigned", 31 0, L_0000027a45e404e0;  1 drivers
v0000027a45dd1740_0 .var "result", 31 0;
E_0000027a45cfc670/0 .event anyedge, v0000027a45dd2780_0, v0000027a45dd2c80_0, v0000027a45dd2d20_0, v0000027a45dd2320_0;
E_0000027a45cfc670/1 .event anyedge, v0000027a45dd2140_0, v0000027a45dd17e0_0, v0000027a45dd1a60_0, v0000027a45dd1b00_0;
E_0000027a45cfc670/2 .event anyedge, v0000027a45dd1240_0, v0000027a45dcf080_0;
E_0000027a45cfc670 .event/or E_0000027a45cfc670/0, E_0000027a45cfc670/1, E_0000027a45cfc670/2;
L_0000027a45e41020 .extend/s 64, L_0000027a45e40260;
L_0000027a45e410c0 .extend/s 64, L_0000027a45e40ee0;
L_0000027a45e413e0 .arith/mult 64, L_0000027a45e41020, L_0000027a45e410c0;
L_0000027a45e406c0 .extend/s 64, L_0000027a45e40260;
L_0000027a45e41ac0 .concat [ 32 1 0 0], L_0000027a45e40ee0, L_0000027a45de65f8;
L_0000027a45e41520 .extend/s 64, L_0000027a45e41ac0;
L_0000027a45e412a0 .arith/mult 64, L_0000027a45e406c0, L_0000027a45e41520;
L_0000027a45e415c0 .concat [ 32 32 0 0], L_0000027a45e40260, L_0000027a45de6640;
L_0000027a45e41340 .concat [ 32 32 0 0], L_0000027a45e40ee0, L_0000027a45de6688;
L_0000027a45e41840 .arith/mult 64, L_0000027a45e415c0, L_0000027a45e41340;
L_0000027a45e418e0 .cmp/eq 32, L_0000027a45e40ee0, L_0000027a45de66d0;
L_0000027a45e41de0 .arith/div 32, L_0000027a45e40260, L_0000027a45e40ee0;
L_0000027a45e41660 .functor MUXZ 32, L_0000027a45e41de0, L_0000027a45de6718, L_0000027a45e418e0, C4<>;
L_0000027a45e41e80 .cmp/eq 32, L_0000027a45e40ee0, L_0000027a45de6760;
L_0000027a45e41f20 .arith/div 32, L_0000027a45e40260, L_0000027a45e40ee0;
L_0000027a45e40300 .functor MUXZ 32, L_0000027a45e41f20, L_0000027a45de67a8, L_0000027a45e41e80, C4<>;
L_0000027a45e421a0 .cmp/eq 32, L_0000027a45e40ee0, L_0000027a45de67f0;
L_0000027a45e422e0 .arith/mod 32, L_0000027a45e40260, L_0000027a45e40ee0;
L_0000027a45e42380 .functor MUXZ 32, L_0000027a45e422e0, L_0000027a45e40260, L_0000027a45e421a0, C4<>;
L_0000027a45e403a0 .cmp/eq 32, L_0000027a45e40ee0, L_0000027a45de6838;
L_0000027a45e424c0 .arith/mod 32, L_0000027a45e40260, L_0000027a45e40ee0;
L_0000027a45e404e0 .functor MUXZ 32, L_0000027a45e424c0, L_0000027a45e40260, L_0000027a45e403a0, C4<>;
S_0000027a45dbaac0 .scope module, "u_hazard_unit" "hazard_unit" 11 253, 14 6 0, S_0000027a45dba930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 5 "if_id_rs1";
    .port_info 3 /INPUT 5 "if_id_rs2";
    .port_info 4 /INPUT 5 "id_ex_rs1";
    .port_info 5 /INPUT 5 "id_ex_rs2";
    .port_info 6 /INPUT 5 "id_ex_rd";
    .port_info 7 /INPUT 1 "id_ex_mem_read";
    .port_info 8 /INPUT 1 "id_ex_reg_write";
    .port_info 9 /INPUT 5 "ex_mem_rd";
    .port_info 10 /INPUT 1 "ex_mem_reg_write";
    .port_info 11 /INPUT 5 "mem_wb_rd";
    .port_info 12 /INPUT 1 "mem_wb_reg_write";
    .port_info 13 /OUTPUT 2 "forward_a_id";
    .port_info 14 /OUTPUT 2 "forward_b_id";
    .port_info 15 /OUTPUT 2 "forward_a_ex";
    .port_info 16 /OUTPUT 2 "forward_b_ex";
    .port_info 17 /OUTPUT 1 "pc_stall";
    .port_info 18 /OUTPUT 1 "if_id_stall";
    .port_info 19 /OUTPUT 1 "id_ex_stall";
    .port_info 20 /OUTPUT 1 "id_ex_flush";
v0000027a45dd1600_0 .net "clk", 0 0, v0000027a45de4510_0;  alias, 1 drivers
v0000027a45dd16a0_0 .net "ex_mem_rd", 4 0, v0000027a45dcf580_0;  alias, 1 drivers
v0000027a45dd0160_0 .net "ex_mem_reg_write", 0 0, v0000027a45dcf4e0_0;  alias, 1 drivers
v0000027a45dcf800_0 .var "forward_a_ex", 1 0;
v0000027a45dd0200_0 .var "forward_a_id", 1 0;
v0000027a45dcf8a0_0 .var "forward_b_ex", 1 0;
v0000027a45dcf9e0_0 .var "forward_b_id", 1 0;
v0000027a45dd76b0_0 .var "id_ex_flush", 0 0;
v0000027a45dd85b0_0 .net "id_ex_mem_read", 0 0, v0000027a45dd6a30_0;  alias, 1 drivers
v0000027a45dd7bb0_0 .net "id_ex_rd", 4 0, v0000027a45dd9870_0;  alias, 1 drivers
v0000027a45dd6cb0_0 .net "id_ex_reg_write", 0 0, v0000027a45dd8830_0;  alias, 1 drivers
v0000027a45dd7390_0 .net "id_ex_rs1", 4 0, v0000027a45dd97d0_0;  alias, 1 drivers
v0000027a45dd8290_0 .net "id_ex_rs2", 4 0, v0000027a45dda8b0_0;  alias, 1 drivers
v0000027a45dd68f0_0 .var "id_ex_stall", 0 0;
v0000027a45dd7430_0 .net "if_id_rs1", 4 0, L_0000027a45e43000;  1 drivers
v0000027a45dd7c50_0 .net "if_id_rs2", 4 0, L_0000027a45e44c20;  1 drivers
v0000027a45dd79d0_0 .var "if_id_stall", 0 0;
v0000027a45dd7890_0 .net "mem_wb_rd", 4 0, v0000027a45dd3b50_0;  alias, 1 drivers
v0000027a45dd8010_0 .net "mem_wb_reg_write", 0 0, v0000027a45dd5c70_0;  alias, 1 drivers
v0000027a45dd7a70_0 .var "pc_stall", 0 0;
v0000027a45dd62b0_0 .net "rst_n", 0 0, v0000027a45de5550_0;  alias, 1 drivers
E_0000027a45cfc6b0 .event anyedge, v0000027a45dd11a0_0, v0000027a45dd0480_0, v0000027a45dd7430_0, v0000027a45dd7c50_0;
E_0000027a45cfc770/0 .event anyedge, v0000027a45dcf4e0_0, v0000027a45dcf580_0, v0000027a45dd0d40_0, v0000027a45dd8010_0;
E_0000027a45cfc770/1 .event anyedge, v0000027a45dd7890_0;
E_0000027a45cfc770 .event/or E_0000027a45cfc770/0, E_0000027a45cfc770/1;
E_0000027a45cfc7b0/0 .event anyedge, v0000027a45dcf4e0_0, v0000027a45dcf580_0, v0000027a45dd0660_0, v0000027a45dd8010_0;
E_0000027a45cfc7b0/1 .event anyedge, v0000027a45dd7890_0;
E_0000027a45cfc7b0 .event/or E_0000027a45cfc7b0/0, E_0000027a45cfc7b0/1;
E_0000027a45cfc9f0/0 .event anyedge, v0000027a45dcf4e0_0, v0000027a45dcf580_0, v0000027a45dd7c50_0, v0000027a45dd8010_0;
E_0000027a45cfc9f0/1 .event anyedge, v0000027a45dd7890_0;
E_0000027a45cfc9f0 .event/or E_0000027a45cfc9f0/0, E_0000027a45cfc9f0/1;
E_0000027a45cfcab0/0 .event anyedge, v0000027a45dcf4e0_0, v0000027a45dcf580_0, v0000027a45dd7430_0, v0000027a45dd8010_0;
E_0000027a45cfcab0/1 .event anyedge, v0000027a45dd7890_0;
E_0000027a45cfcab0 .event/or E_0000027a45cfcab0/0, E_0000027a45cfcab0/1;
S_0000027a45dba480 .scope module, "u_id_stage" "id_stage" 11 121, 15 6 0, S_0000027a45dba930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "pc";
    .port_info 3 /INPUT 32 "pc_plus4";
    .port_info 4 /INPUT 32 "instr";
    .port_info 5 /INPUT 32 "rs1_data";
    .port_info 6 /INPUT 32 "rs2_data";
    .port_info 7 /OUTPUT 5 "rs1_addr";
    .port_info 8 /OUTPUT 5 "rs2_addr";
    .port_info 9 /INPUT 32 "forward_mem_data";
    .port_info 10 /INPUT 32 "forward_wb_data";
    .port_info 11 /INPUT 2 "forward_a_sel";
    .port_info 12 /INPUT 2 "forward_b_sel";
    .port_info 13 /INPUT 1 "stall";
    .port_info 14 /INPUT 1 "flush";
    .port_info 15 /OUTPUT 32 "pc_out";
    .port_info 16 /OUTPUT 32 "pc_plus4_out";
    .port_info 17 /OUTPUT 32 "rs1_data_out";
    .port_info 18 /OUTPUT 32 "rs2_data_out";
    .port_info 19 /OUTPUT 32 "imm_out";
    .port_info 20 /OUTPUT 5 "rs1_addr_out";
    .port_info 21 /OUTPUT 5 "rs2_addr_out";
    .port_info 22 /OUTPUT 5 "rd_addr_out";
    .port_info 23 /OUTPUT 6 "alu_op_out";
    .port_info 24 /OUTPUT 1 "alu_src_a_out";
    .port_info 25 /OUTPUT 1 "alu_src_b_out";
    .port_info 26 /OUTPUT 1 "mem_read_out";
    .port_info 27 /OUTPUT 1 "mem_write_out";
    .port_info 28 /OUTPUT 1 "mem_to_reg_out";
    .port_info 29 /OUTPUT 1 "reg_write_out";
    .port_info 30 /OUTPUT 1 "branch_out";
    .port_info 31 /OUTPUT 1 "jump_out";
    .port_info 32 /OUTPUT 1 "is_ecall";
    .port_info 33 /OUTPUT 1 "is_ebreak";
L_0000027a45de6400 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000027a45dd80b0_0 .net/2u *"_ivl_10", 1 0, L_0000027a45de6400;  1 drivers
v0000027a45dd8650_0 .net *"_ivl_12", 0 0, L_0000027a45e40c60;  1 drivers
v0000027a45dd7cf0_0 .net *"_ivl_14", 31 0, L_0000027a45e41d40;  1 drivers
L_0000027a45de6448 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000027a45dd7d90_0 .net/2u *"_ivl_18", 1 0, L_0000027a45de6448;  1 drivers
v0000027a45dd7e30_0 .net *"_ivl_20", 0 0, L_0000027a45e40bc0;  1 drivers
L_0000027a45de6490 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000027a45dd77f0_0 .net/2u *"_ivl_22", 1 0, L_0000027a45de6490;  1 drivers
v0000027a45dd60d0_0 .net *"_ivl_24", 0 0, L_0000027a45e41980;  1 drivers
v0000027a45dd5ef0_0 .net *"_ivl_26", 31 0, L_0000027a45e40d00;  1 drivers
L_0000027a45de63b8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000027a45dd7ed0_0 .net/2u *"_ivl_6", 1 0, L_0000027a45de63b8;  1 drivers
v0000027a45dd65d0_0 .net *"_ivl_8", 0 0, L_0000027a45e40580;  1 drivers
v0000027a45dd7570_0 .net "alu_op_ctrl", 5 0, v0000027a45dd6b70_0;  1 drivers
v0000027a45dd7930_0 .var "alu_op_out", 5 0;
v0000027a45dd7f70_0 .net "alu_src_a_ctrl", 0 0, v0000027a45dd8470_0;  1 drivers
v0000027a45dd6c10_0 .var "alu_src_a_out", 0 0;
v0000027a45dd7250_0 .net "alu_src_b_ctrl", 0 0, v0000027a45dd7750_0;  1 drivers
v0000027a45dd7610_0 .var "alu_src_b_out", 0 0;
v0000027a45dd8330_0 .net "branch_ctrl", 0 0, v0000027a45dd8150_0;  1 drivers
v0000027a45dd83d0_0 .var "branch_out", 0 0;
v0000027a45dd6f30_0 .net "clk", 0 0, v0000027a45de4510_0;  alias, 1 drivers
v0000027a45dd7110_0 .net "flush", 0 0, v0000027a45dd76b0_0;  alias, 1 drivers
v0000027a45dd8510_0 .net "forward_a_sel", 1 0, v0000027a45dd0200_0;  alias, 1 drivers
v0000027a45dd6030_0 .net "forward_b_sel", 1 0, v0000027a45dcf9e0_0;  alias, 1 drivers
v0000027a45dd6670_0 .net "forward_mem_data", 31 0, v0000027a45dcfbc0_0;  alias, 1 drivers
v0000027a45dd6170_0 .net "forward_wb_data", 31 0, L_0000027a45e42e20;  alias, 1 drivers
v0000027a45dd6210_0 .var "imm", 31 0;
v0000027a45dd6350_0 .var "imm_out", 31 0;
v0000027a45dd63f0_0 .net "imm_sel", 2 0, v0000027a45dd5f90_0;  1 drivers
v0000027a45dd6fd0_0 .net "instr", 31 0, v0000027a45dda3b0_0;  alias, 1 drivers
v0000027a45dd6530_0 .net "is_ebreak", 0 0, v0000027a45dd6ad0_0;  1 drivers
v0000027a45dd6710_0 .net "is_ecall", 0 0, v0000027a45dd6490_0;  1 drivers
v0000027a45dd67b0_0 .net "jump_ctrl", 0 0, v0000027a45dd81f0_0;  1 drivers
v0000027a45dd72f0_0 .var "jump_out", 0 0;
v0000027a45dd6850_0 .net "mem_read_ctrl", 0 0, v0000027a45dd6df0_0;  1 drivers
v0000027a45dd6a30_0 .var "mem_read_out", 0 0;
v0000027a45dd9c30_0 .net "mem_to_reg_ctrl", 0 0, v0000027a45dd74d0_0;  1 drivers
v0000027a45ddae50_0 .var "mem_to_reg_out", 0 0;
v0000027a45dda090_0 .net "mem_write_ctrl", 0 0, v0000027a45dd71b0_0;  1 drivers
v0000027a45dd9690_0 .var "mem_write_out", 0 0;
v0000027a45dda810_0 .net "pc", 31 0, v0000027a45ddabd0_0;  alias, 1 drivers
v0000027a45dd8ab0_0 .var "pc_out", 31 0;
v0000027a45ddaa90_0 .net "pc_plus4", 31 0, v0000027a45ddadb0_0;  alias, 1 drivers
v0000027a45dd8790_0 .var "pc_plus4_out", 31 0;
v0000027a45dda450_0 .net "rd_addr", 4 0, L_0000027a45e3ff40;  1 drivers
v0000027a45dd9870_0 .var "rd_addr_out", 4 0;
v0000027a45dd9730_0 .net "reg_write_ctrl", 0 0, v0000027a45dd6e90_0;  1 drivers
v0000027a45dd8830_0 .var "reg_write_out", 0 0;
v0000027a45ddac70_0 .net "rs1_addr", 4 0, L_0000027a45e41ca0;  alias, 1 drivers
v0000027a45dd97d0_0 .var "rs1_addr_out", 4 0;
v0000027a45ddad10_0 .net "rs1_data", 31 0, L_0000027a45e42ba0;  alias, 1 drivers
v0000027a45dd9190_0 .net "rs1_data_fwd", 31 0, L_0000027a45e40120;  1 drivers
v0000027a45dd9910_0 .var "rs1_data_out", 31 0;
v0000027a45dd95f0_0 .net "rs2_addr", 4 0, L_0000027a45e42100;  alias, 1 drivers
v0000027a45dda8b0_0 .var "rs2_addr_out", 4 0;
v0000027a45dd9050_0 .net "rs2_data", 31 0, L_0000027a45e431e0;  alias, 1 drivers
v0000027a45dd8bf0_0 .net "rs2_data_fwd", 31 0, L_0000027a45e41700;  1 drivers
v0000027a45dd88d0_0 .var "rs2_data_out", 31 0;
v0000027a45dd8970_0 .net "rst_n", 0 0, v0000027a45de5550_0;  alias, 1 drivers
v0000027a45dda630_0 .net "stall", 0 0, v0000027a45dd79d0_0;  alias, 1 drivers
E_0000027a45cfcb30 .event anyedge, v0000027a45dd5f90_0, v0000027a45dd7070_0;
L_0000027a45e41ca0 .part v0000027a45dda3b0_0, 15, 5;
L_0000027a45e42100 .part v0000027a45dda3b0_0, 20, 5;
L_0000027a45e3ff40 .part v0000027a45dda3b0_0, 7, 5;
L_0000027a45e40580 .cmp/eq 2, v0000027a45dd0200_0, L_0000027a45de63b8;
L_0000027a45e40c60 .cmp/eq 2, v0000027a45dd0200_0, L_0000027a45de6400;
L_0000027a45e41d40 .functor MUXZ 32, L_0000027a45e42ba0, L_0000027a45e42e20, L_0000027a45e40c60, C4<>;
L_0000027a45e40120 .functor MUXZ 32, L_0000027a45e41d40, v0000027a45dcfbc0_0, L_0000027a45e40580, C4<>;
L_0000027a45e40bc0 .cmp/eq 2, v0000027a45dcf9e0_0, L_0000027a45de6448;
L_0000027a45e41980 .cmp/eq 2, v0000027a45dcf9e0_0, L_0000027a45de6490;
L_0000027a45e40d00 .functor MUXZ 32, L_0000027a45e431e0, L_0000027a45e42e20, L_0000027a45e41980, C4<>;
L_0000027a45e41700 .functor MUXZ 32, L_0000027a45e40d00, v0000027a45dcfbc0_0, L_0000027a45e40bc0, C4<>;
S_0000027a45dbaf70 .scope module, "ctrl" "control_unit" 15 101, 16 6 0, S_0000027a45dba480;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /OUTPUT 6 "alu_op";
    .port_info 2 /OUTPUT 1 "alu_src_a";
    .port_info 3 /OUTPUT 1 "alu_src_b";
    .port_info 4 /OUTPUT 1 "mem_read";
    .port_info 5 /OUTPUT 1 "mem_write";
    .port_info 6 /OUTPUT 1 "mem_to_reg";
    .port_info 7 /OUTPUT 1 "reg_write";
    .port_info 8 /OUTPUT 1 "branch";
    .port_info 9 /OUTPUT 1 "jump";
    .port_info 10 /OUTPUT 3 "imm_sel";
    .port_info 11 /OUTPUT 1 "is_ecall";
    .port_info 12 /OUTPUT 1 "is_ebreak";
P_0000027a457ba670 .param/l "IMM_B" 1 16 44, C4<010>;
P_0000027a457ba6a8 .param/l "IMM_I" 1 16 42, C4<000>;
P_0000027a457ba6e0 .param/l "IMM_J" 1 16 46, C4<100>;
P_0000027a457ba718 .param/l "IMM_S" 1 16 43, C4<001>;
P_0000027a457ba750 .param/l "IMM_U" 1 16 45, C4<011>;
P_0000027a457ba788 .param/l "OPCODE_AUIPC" 1 16 35, C4<0010111>;
P_0000027a457ba7c0 .param/l "OPCODE_BRANCH" 1 16 38, C4<1100011>;
P_0000027a457ba7f8 .param/l "OPCODE_JAL" 1 16 36, C4<1101111>;
P_0000027a457ba830 .param/l "OPCODE_JALR" 1 16 37, C4<1100111>;
P_0000027a457ba868 .param/l "OPCODE_LOAD" 1 16 30, C4<0000011>;
P_0000027a457ba8a0 .param/l "OPCODE_LUI" 1 16 34, C4<0110111>;
P_0000027a457ba8d8 .param/l "OPCODE_OP" 1 16 33, C4<0110011>;
P_0000027a457ba910 .param/l "OPCODE_OP_IMM" 1 16 32, C4<0010011>;
P_0000027a457ba948 .param/l "OPCODE_STORE" 1 16 31, C4<0100011>;
P_0000027a457ba980 .param/l "OPCODE_SYSTEM" 1 16 39, C4<1110011>;
v0000027a45dd6b70_0 .var "alu_op", 5 0;
v0000027a45dd8470_0 .var "alu_src_a", 0 0;
v0000027a45dd7750_0 .var "alu_src_b", 0 0;
v0000027a45dd8150_0 .var "branch", 0 0;
v0000027a45dd7b10_0 .net "funct3", 2 0, L_0000027a45e41a20;  1 drivers
v0000027a45dd6d50_0 .net "funct7", 6 0, L_0000027a45e40da0;  1 drivers
v0000027a45dd5f90_0 .var "imm_sel", 2 0;
v0000027a45dd7070_0 .net "instr", 31 0, v0000027a45dda3b0_0;  alias, 1 drivers
v0000027a45dd6ad0_0 .var "is_ebreak", 0 0;
v0000027a45dd6490_0 .var "is_ecall", 0 0;
v0000027a45dd81f0_0 .var "jump", 0 0;
v0000027a45dd6df0_0 .var "mem_read", 0 0;
v0000027a45dd74d0_0 .var "mem_to_reg", 0 0;
v0000027a45dd71b0_0 .var "mem_write", 0 0;
v0000027a45dd6990_0 .net "opcode", 6 0, L_0000027a45e409e0;  1 drivers
v0000027a45dd6e90_0 .var "reg_write", 0 0;
E_0000027a45cfcbb0 .event anyedge, v0000027a45dd6990_0, v0000027a45dd7b10_0, v0000027a45dd6d50_0, v0000027a45dd7070_0;
L_0000027a45e409e0 .part v0000027a45dda3b0_0, 0, 7;
L_0000027a45e41a20 .part v0000027a45dda3b0_0, 12, 3;
L_0000027a45e40da0 .part v0000027a45dda3b0_0, 25, 7;
S_0000027a45dba160 .scope module, "u_if_stage" "if_stage_bp" 11 101, 17 6 0, S_0000027a45dba930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "pc_stall";
    .port_info 3 /INPUT 1 "pc_src";
    .port_info 4 /INPUT 32 "pc_target";
    .port_info 5 /INPUT 1 "branch_valid";
    .port_info 6 /INPUT 32 "branch_pc";
    .port_info 7 /INPUT 1 "branch_taken";
    .port_info 8 /INPUT 32 "branch_target";
    .port_info 9 /OUTPUT 32 "imem_addr";
    .port_info 10 /INPUT 32 "imem_data";
    .port_info 11 /OUTPUT 32 "pc_out";
    .port_info 12 /OUTPUT 32 "pc_plus4_out";
    .port_info 13 /OUTPUT 32 "instr_out";
    .port_info 14 /OUTPUT 1 "predict_taken_out";
    .port_info 15 /OUTPUT 32 "predict_target_out";
L_0000027a45d1f590 .functor AND 1, v0000027a45dd8dd0_0, v0000027a45dd9f50_0, C4<1>, C4<1>;
L_0000027a45d1f670 .functor BUFZ 32, v0000027a45dd8d30_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000027a45dd9cd0_0 .net *"_ivl_1", 0 0, L_0000027a45d1f590;  1 drivers
L_0000027a45de6298 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000027a45dd9e10_0 .net/2u *"_ivl_4", 31 0, L_0000027a45de6298;  1 drivers
v0000027a45dd86f0_0 .net "branch_pc", 31 0, L_0000027a45e42420;  1 drivers
v0000027a45dd9ff0_0 .net "branch_taken", 0 0, L_0000027a45d1f8a0;  alias, 1 drivers
v0000027a45dd94b0_0 .net "branch_target", 31 0, v0000027a45dcfe40_0;  alias, 1 drivers
v0000027a45dd8e70_0 .net "branch_valid", 0 0, L_0000027a45d1f8a0;  alias, 1 drivers
v0000027a45dda310_0 .net "clk", 0 0, v0000027a45de4510_0;  alias, 1 drivers
v0000027a45dd8c90_0 .net "imem_addr", 31 0, L_0000027a45d1f670;  alias, 1 drivers
v0000027a45dda130_0 .net "imem_data", 31 0, L_0000027a45d1f440;  alias, 1 drivers
v0000027a45dda3b0_0 .var "instr_out", 31 0;
v0000027a45dda4f0_0 .net "pc", 31 0, v0000027a45dd8d30_0;  1 drivers
v0000027a45dda590_0 .net "pc_next", 31 0, L_0000027a45e41b60;  1 drivers
v0000027a45ddabd0_0 .var "pc_out", 31 0;
v0000027a45dd92d0_0 .net "pc_plus4", 31 0, L_0000027a45e40440;  1 drivers
v0000027a45ddadb0_0 .var "pc_plus4_out", 31 0;
v0000027a45dda6d0_0 .net "pc_predicted", 31 0, L_0000027a45e42560;  1 drivers
v0000027a45dd8d30_0 .var "pc_reg", 31 0;
v0000027a45dd8f10_0 .net "pc_src", 0 0, L_0000027a45d21200;  alias, 1 drivers
v0000027a45dd9370_0 .net "pc_stall", 0 0, v0000027a45dd7a70_0;  alias, 1 drivers
v0000027a45dd9550_0 .net "pc_target", 31 0, L_0000027a45d21350;  alias, 1 drivers
v0000027a45ddb490_0 .net "predict_taken", 0 0, v0000027a45dd9f50_0;  1 drivers
v0000027a45ddaf90_0 .var "predict_taken_out", 0 0;
v0000027a45ddaef0_0 .net "predict_target", 31 0, v0000027a45dd9410_0;  1 drivers
v0000027a45ddb530_0 .var "predict_target_out", 31 0;
v0000027a45ddb350_0 .net "predict_valid", 0 0, v0000027a45dd8dd0_0;  1 drivers
v0000027a45ddb030_0 .net "rst_n", 0 0, v0000027a45de5550_0;  alias, 1 drivers
L_0000027a45e42560 .functor MUXZ 32, L_0000027a45e40440, v0000027a45dd9410_0, L_0000027a45d1f590, C4<>;
L_0000027a45e40440 .arith/sum 32, v0000027a45dd8d30_0, L_0000027a45de6298;
L_0000027a45e41b60 .functor MUXZ 32, L_0000027a45e42560, L_0000027a45d21350, L_0000027a45d21200, C4<>;
S_0000027a45dba2f0 .scope module, "u_bp" "branch_predictor" 17 66, 18 6 0, S_0000027a45dba160;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "pc";
    .port_info 3 /OUTPUT 1 "predict_taken";
    .port_info 4 /OUTPUT 32 "predict_target";
    .port_info 5 /OUTPUT 1 "predict_valid";
    .port_info 6 /INPUT 1 "branch_valid";
    .port_info 7 /INPUT 32 "branch_pc";
    .port_info 8 /INPUT 1 "branch_taken";
    .port_info 9 /INPUT 32 "branch_target";
    .port_info 10 /INPUT 1 "branch_is_cond";
P_0000027a457ba9c0 .param/l "ADDR_WIDTH" 0 18 8, +C4<00000000000000000000000000100000>;
P_0000027a457ba9f8 .param/l "BTB_ENTRIES" 0 18 7, +C4<00000000000000000000000000001000>;
P_0000027a457baa30 .param/l "STRONGLY_NOT_TAKEN" 1 18 28, C4<00>;
P_0000027a457baa68 .param/l "STRONGLY_TAKEN" 1 18 31, C4<11>;
P_0000027a457baaa0 .param/l "WEAKLY_NOT_TAKEN" 1 18 29, C4<01>;
P_0000027a457baad8 .param/l "WEAKLY_TAKEN" 1 18 30, C4<10>;
v0000027a45dda9f0_0 .net *"_ivl_3", 26 0, L_0000027a45e41c00;  1 drivers
L_0000027a45de62e0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000027a45dd90f0_0 .net *"_ivl_7", 4 0, L_0000027a45de62e0;  1 drivers
v0000027a45dd8fb0 .array "bht", 7 0, 1 0;
L_0000027a45de6328 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000027a45dd9a50_0 .net "branch_is_cond", 0 0, L_0000027a45de6328;  1 drivers
v0000027a45dd9230_0 .net "branch_pc", 31 0, L_0000027a45e42420;  alias, 1 drivers
v0000027a45dd99b0_0 .net "branch_taken", 0 0, L_0000027a45d1f8a0;  alias, 1 drivers
v0000027a45dda950_0 .net "branch_target", 31 0, v0000027a45dcfe40_0;  alias, 1 drivers
v0000027a45dd9af0_0 .net "branch_valid", 0 0, L_0000027a45d1f8a0;  alias, 1 drivers
v0000027a45dd9b90 .array "btb_tag", 7 0, 31 0;
v0000027a45dd8a10 .array "btb_target", 7 0, 31 0;
v0000027a45ddab30 .array "btb_valid", 7 0, 0 0;
v0000027a45dda770_0 .net "clk", 0 0, v0000027a45de4510_0;  alias, 1 drivers
v0000027a45dda1d0_0 .var/i "i", 31 0;
v0000027a45dda270_0 .net "pc", 31 0, v0000027a45dd8d30_0;  alias, 1 drivers
v0000027a45dd9eb0_0 .net "pc_index", 2 0, L_0000027a45e41160;  1 drivers
v0000027a45dd8b50_0 .net "pc_tag", 31 0, L_0000027a45e42600;  1 drivers
v0000027a45dd9f50_0 .var "predict_taken", 0 0;
v0000027a45dd9410_0 .var "predict_target", 31 0;
v0000027a45dd8dd0_0 .var "predict_valid", 0 0;
v0000027a45dd9d70_0 .net "rst_n", 0 0, v0000027a45de5550_0;  alias, 1 drivers
v0000027a45ddab30_0 .array/port v0000027a45ddab30, 0;
v0000027a45ddab30_1 .array/port v0000027a45ddab30, 1;
v0000027a45ddab30_2 .array/port v0000027a45ddab30, 2;
E_0000027a45cfcbf0/0 .event anyedge, v0000027a45dd9eb0_0, v0000027a45ddab30_0, v0000027a45ddab30_1, v0000027a45ddab30_2;
v0000027a45ddab30_3 .array/port v0000027a45ddab30, 3;
v0000027a45ddab30_4 .array/port v0000027a45ddab30, 4;
v0000027a45ddab30_5 .array/port v0000027a45ddab30, 5;
v0000027a45ddab30_6 .array/port v0000027a45ddab30, 6;
E_0000027a45cfcbf0/1 .event anyedge, v0000027a45ddab30_3, v0000027a45ddab30_4, v0000027a45ddab30_5, v0000027a45ddab30_6;
v0000027a45ddab30_7 .array/port v0000027a45ddab30, 7;
v0000027a45dd9b90_0 .array/port v0000027a45dd9b90, 0;
v0000027a45dd9b90_1 .array/port v0000027a45dd9b90, 1;
v0000027a45dd9b90_2 .array/port v0000027a45dd9b90, 2;
E_0000027a45cfcbf0/2 .event anyedge, v0000027a45ddab30_7, v0000027a45dd9b90_0, v0000027a45dd9b90_1, v0000027a45dd9b90_2;
v0000027a45dd9b90_3 .array/port v0000027a45dd9b90, 3;
v0000027a45dd9b90_4 .array/port v0000027a45dd9b90, 4;
v0000027a45dd9b90_5 .array/port v0000027a45dd9b90, 5;
v0000027a45dd9b90_6 .array/port v0000027a45dd9b90, 6;
E_0000027a45cfcbf0/3 .event anyedge, v0000027a45dd9b90_3, v0000027a45dd9b90_4, v0000027a45dd9b90_5, v0000027a45dd9b90_6;
v0000027a45dd9b90_7 .array/port v0000027a45dd9b90, 7;
v0000027a45dd8a10_0 .array/port v0000027a45dd8a10, 0;
v0000027a45dd8a10_1 .array/port v0000027a45dd8a10, 1;
E_0000027a45cfcbf0/4 .event anyedge, v0000027a45dd9b90_7, v0000027a45dd8b50_0, v0000027a45dd8a10_0, v0000027a45dd8a10_1;
v0000027a45dd8a10_2 .array/port v0000027a45dd8a10, 2;
v0000027a45dd8a10_3 .array/port v0000027a45dd8a10, 3;
v0000027a45dd8a10_4 .array/port v0000027a45dd8a10, 4;
v0000027a45dd8a10_5 .array/port v0000027a45dd8a10, 5;
E_0000027a45cfcbf0/5 .event anyedge, v0000027a45dd8a10_2, v0000027a45dd8a10_3, v0000027a45dd8a10_4, v0000027a45dd8a10_5;
v0000027a45dd8a10_6 .array/port v0000027a45dd8a10, 6;
v0000027a45dd8a10_7 .array/port v0000027a45dd8a10, 7;
v0000027a45dd8fb0_0 .array/port v0000027a45dd8fb0, 0;
v0000027a45dd8fb0_1 .array/port v0000027a45dd8fb0, 1;
E_0000027a45cfcbf0/6 .event anyedge, v0000027a45dd8a10_6, v0000027a45dd8a10_7, v0000027a45dd8fb0_0, v0000027a45dd8fb0_1;
v0000027a45dd8fb0_2 .array/port v0000027a45dd8fb0, 2;
v0000027a45dd8fb0_3 .array/port v0000027a45dd8fb0, 3;
v0000027a45dd8fb0_4 .array/port v0000027a45dd8fb0, 4;
v0000027a45dd8fb0_5 .array/port v0000027a45dd8fb0, 5;
E_0000027a45cfcbf0/7 .event anyedge, v0000027a45dd8fb0_2, v0000027a45dd8fb0_3, v0000027a45dd8fb0_4, v0000027a45dd8fb0_5;
v0000027a45dd8fb0_6 .array/port v0000027a45dd8fb0, 6;
v0000027a45dd8fb0_7 .array/port v0000027a45dd8fb0, 7;
E_0000027a45cfcbf0/8 .event anyedge, v0000027a45dd8fb0_6, v0000027a45dd8fb0_7;
E_0000027a45cfcbf0 .event/or E_0000027a45cfcbf0/0, E_0000027a45cfcbf0/1, E_0000027a45cfcbf0/2, E_0000027a45cfcbf0/3, E_0000027a45cfcbf0/4, E_0000027a45cfcbf0/5, E_0000027a45cfcbf0/6, E_0000027a45cfcbf0/7, E_0000027a45cfcbf0/8;
L_0000027a45e41160 .part v0000027a45dd8d30_0, 2, 3;
L_0000027a45e41c00 .part v0000027a45dd8d30_0, 5, 27;
L_0000027a45e42600 .concat [ 27 5 0 0], L_0000027a45e41c00, L_0000027a45de62e0;
S_0000027a45ddce60 .scope module, "u_mem_stage" "mem_stage" 11 196, 19 6 0, S_0000027a45dba930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "pc_plus4";
    .port_info 3 /INPUT 32 "alu_result";
    .port_info 4 /INPUT 32 "rs2_data";
    .port_info 5 /INPUT 5 "rd_addr";
    .port_info 6 /INPUT 1 "mem_read";
    .port_info 7 /INPUT 1 "mem_write";
    .port_info 8 /INPUT 1 "mem_to_reg";
    .port_info 9 /INPUT 1 "reg_write";
    .port_info 10 /OUTPUT 32 "dmem_addr";
    .port_info 11 /OUTPUT 32 "dmem_wdata";
    .port_info 12 /INPUT 32 "dmem_rdata";
    .port_info 13 /OUTPUT 1 "dmem_we";
    .port_info 14 /OUTPUT 1 "dmem_re";
    .port_info 15 /OUTPUT 32 "pc_plus4_out";
    .port_info 16 /OUTPUT 32 "alu_result_out";
    .port_info 17 /OUTPUT 32 "mem_data_out";
    .port_info 18 /OUTPUT 5 "rd_addr_out";
    .port_info 19 /OUTPUT 1 "mem_to_reg_out";
    .port_info 20 /OUTPUT 1 "reg_write_out";
L_0000027a45d21510 .functor BUFZ 32, v0000027a45dcfbc0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000027a45d212e0 .functor BUFZ 32, v0000027a45dd1380_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000027a45d20f60 .functor BUFZ 1, v0000027a45dcfee0_0, C4<0>, C4<0>, C4<0>;
L_0000027a45d20e10 .functor BUFZ 1, v0000027a45dd0ca0_0, C4<0>, C4<0>, C4<0>;
v0000027a45ddb0d0_0 .net "alu_result", 31 0, v0000027a45dcfbc0_0;  alias, 1 drivers
v0000027a45ddb5d0_0 .var "alu_result_out", 31 0;
v0000027a45ddb2b0_0 .net "clk", 0 0, v0000027a45de4510_0;  alias, 1 drivers
v0000027a45ddb3f0_0 .net "dmem_addr", 31 0, L_0000027a45d21510;  alias, 1 drivers
v0000027a45ddb170_0 .net "dmem_rdata", 31 0, L_0000027a45d1f520;  alias, 1 drivers
v0000027a45ddb210_0 .net "dmem_re", 0 0, L_0000027a45d20e10;  alias, 1 drivers
v0000027a45dd5db0_0 .net "dmem_wdata", 31 0, L_0000027a45d212e0;  alias, 1 drivers
v0000027a45dd5d10_0 .net "dmem_we", 0 0, L_0000027a45d20f60;  alias, 1 drivers
v0000027a45dd5310_0 .var "mem_data_out", 31 0;
v0000027a45dd3e70_0 .net "mem_read", 0 0, v0000027a45dd0ca0_0;  alias, 1 drivers
v0000027a45dd3bf0_0 .net "mem_to_reg", 0 0, v0000027a45dd1100_0;  alias, 1 drivers
v0000027a45dd4410_0 .var "mem_to_reg_out", 0 0;
v0000027a45dd49b0_0 .net "mem_write", 0 0, v0000027a45dcfee0_0;  alias, 1 drivers
v0000027a45dd53b0_0 .net "pc_plus4", 31 0, v0000027a45dd03e0_0;  alias, 1 drivers
v0000027a45dd4b90_0 .var "pc_plus4_out", 31 0;
v0000027a45dd38d0_0 .net "rd_addr", 4 0, v0000027a45dcf580_0;  alias, 1 drivers
v0000027a45dd3b50_0 .var "rd_addr_out", 4 0;
v0000027a45dd4370_0 .net "reg_write", 0 0, v0000027a45dcf4e0_0;  alias, 1 drivers
v0000027a45dd5c70_0 .var "reg_write_out", 0 0;
v0000027a45dd5450_0 .net "rs2_data", 31 0, v0000027a45dd1380_0;  alias, 1 drivers
v0000027a45dd3ab0_0 .net "rst_n", 0 0, v0000027a45de5550_0;  alias, 1 drivers
S_0000027a45ddc050 .scope module, "u_regfile" "regfile" 11 240, 20 6 0, S_0000027a45dba930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 5 "rs1_addr";
    .port_info 3 /OUTPUT 32 "rs1_data";
    .port_info 4 /INPUT 5 "rs2_addr";
    .port_info 5 /OUTPUT 32 "rs2_data";
    .port_info 6 /INPUT 1 "we";
    .port_info 7 /INPUT 5 "rd_addr";
    .port_info 8 /INPUT 32 "rd_data";
L_0000027a45de68c8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000027a45dd4ff0_0 .net/2u *"_ivl_0", 4 0, L_0000027a45de68c8;  1 drivers
L_0000027a45de6958 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000027a45dd5130_0 .net *"_ivl_11", 1 0, L_0000027a45de6958;  1 drivers
L_0000027a45de69a0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000027a45dd3830_0 .net/2u *"_ivl_14", 4 0, L_0000027a45de69a0;  1 drivers
v0000027a45dd3790_0 .net *"_ivl_16", 0 0, L_0000027a45e438c0;  1 drivers
L_0000027a45de69e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027a45dd47d0_0 .net/2u *"_ivl_18", 31 0, L_0000027a45de69e8;  1 drivers
v0000027a45dd5950_0 .net *"_ivl_2", 0 0, L_0000027a45e43fa0;  1 drivers
v0000027a45dd4730_0 .net *"_ivl_20", 31 0, L_0000027a45e43280;  1 drivers
v0000027a45dd5e50_0 .net *"_ivl_22", 6 0, L_0000027a45e436e0;  1 drivers
L_0000027a45de6a30 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000027a45dd44b0_0 .net *"_ivl_25", 1 0, L_0000027a45de6a30;  1 drivers
L_0000027a45de6910 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027a45dd3f10_0 .net/2u *"_ivl_4", 31 0, L_0000027a45de6910;  1 drivers
v0000027a45dd36f0_0 .net *"_ivl_6", 31 0, L_0000027a45e44e00;  1 drivers
v0000027a45dd54f0_0 .net *"_ivl_8", 6 0, L_0000027a45e44220;  1 drivers
v0000027a45dd3970_0 .net "clk", 0 0, v0000027a45de4510_0;  alias, 1 drivers
v0000027a45dd4870_0 .var/i "i", 31 0;
v0000027a45dd3a10_0 .net "rd_addr", 4 0, L_0000027a45d20e80;  alias, 1 drivers
v0000027a45dd59f0_0 .net "rd_data", 31 0, L_0000027a45e42e20;  alias, 1 drivers
v0000027a45dd3c90 .array "registers", 31 0, 31 0;
v0000027a45dd5590_0 .net "rs1_addr", 4 0, L_0000027a45e41ca0;  alias, 1 drivers
v0000027a45dd4c30_0 .net "rs1_data", 31 0, L_0000027a45e42ba0;  alias, 1 drivers
v0000027a45dd5630_0 .net "rs2_addr", 4 0, L_0000027a45e42100;  alias, 1 drivers
v0000027a45dd51d0_0 .net "rs2_data", 31 0, L_0000027a45e431e0;  alias, 1 drivers
v0000027a45dd5090_0 .net "rst_n", 0 0, v0000027a45de5550_0;  alias, 1 drivers
v0000027a45dd3d30_0 .net "we", 0 0, L_0000027a45d21120;  alias, 1 drivers
L_0000027a45e43fa0 .cmp/eq 5, L_0000027a45e41ca0, L_0000027a45de68c8;
L_0000027a45e44e00 .array/port v0000027a45dd3c90, L_0000027a45e44220;
L_0000027a45e44220 .concat [ 5 2 0 0], L_0000027a45e41ca0, L_0000027a45de6958;
L_0000027a45e42ba0 .functor MUXZ 32, L_0000027a45e44e00, L_0000027a45de6910, L_0000027a45e43fa0, C4<>;
L_0000027a45e438c0 .cmp/eq 5, L_0000027a45e42100, L_0000027a45de69a0;
L_0000027a45e43280 .array/port v0000027a45dd3c90, L_0000027a45e436e0;
L_0000027a45e436e0 .concat [ 5 2 0 0], L_0000027a45e42100, L_0000027a45de6a30;
L_0000027a45e431e0 .functor MUXZ 32, L_0000027a45e43280, L_0000027a45de69e8, L_0000027a45e438c0, C4<>;
S_0000027a45ddb6f0 .scope module, "u_wb_stage" "wb_stage" 11 221, 21 6 0, S_0000027a45dba930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "pc_plus4";
    .port_info 3 /INPUT 32 "alu_result";
    .port_info 4 /INPUT 32 "mem_data";
    .port_info 5 /INPUT 5 "rd_addr";
    .port_info 6 /INPUT 1 "mem_to_reg";
    .port_info 7 /INPUT 1 "reg_write";
    .port_info 8 /OUTPUT 5 "wb_rd_addr";
    .port_info 9 /OUTPUT 32 "wb_rd_data";
    .port_info 10 /OUTPUT 1 "wb_reg_write";
L_0000027a45d20e80 .functor BUFZ 5, v0000027a45dd3b50_0, C4<00000>, C4<00000>, C4<00000>;
L_0000027a45d21120 .functor BUFZ 1, v0000027a45dd5c70_0, C4<0>, C4<0>, C4<0>;
L_0000027a45de6880 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000027a45dd56d0_0 .net/2u *"_ivl_0", 4 0, L_0000027a45de6880;  1 drivers
v0000027a45dd5bd0_0 .net *"_ivl_2", 0 0, L_0000027a45e43f00;  1 drivers
v0000027a45dd5270_0 .net *"_ivl_4", 31 0, L_0000027a45e44400;  1 drivers
v0000027a45dd5770_0 .net "alu_result", 31 0, v0000027a45ddb5d0_0;  alias, 1 drivers
v0000027a45dd5b30_0 .net "clk", 0 0, v0000027a45de4510_0;  alias, 1 drivers
v0000027a45dd3fb0_0 .net "mem_data", 31 0, v0000027a45dd5310_0;  alias, 1 drivers
v0000027a45dd4190_0 .net "mem_to_reg", 0 0, v0000027a45dd4410_0;  alias, 1 drivers
v0000027a45dd4050_0 .net "pc_plus4", 31 0, v0000027a45dd4b90_0;  alias, 1 drivers
v0000027a45dd5810_0 .net "rd_addr", 4 0, v0000027a45dd3b50_0;  alias, 1 drivers
v0000027a45dd4910_0 .net "reg_write", 0 0, v0000027a45dd5c70_0;  alias, 1 drivers
v0000027a45dd4230_0 .net "rst_n", 0 0, v0000027a45de5550_0;  alias, 1 drivers
v0000027a45dd40f0_0 .net "wb_rd_addr", 4 0, L_0000027a45d20e80;  alias, 1 drivers
v0000027a45dd42d0_0 .net "wb_rd_data", 31 0, L_0000027a45e42e20;  alias, 1 drivers
v0000027a45dd4550_0 .net "wb_reg_write", 0 0, L_0000027a45d21120;  alias, 1 drivers
L_0000027a45e43f00 .cmp/eq 5, v0000027a45dd3b50_0, L_0000027a45de6880;
L_0000027a45e44400 .functor MUXZ 32, v0000027a45ddb5d0_0, v0000027a45dd4b90_0, L_0000027a45e43f00, C4<>;
L_0000027a45e42e20 .functor MUXZ 32, L_0000027a45e44400, v0000027a45dd5310_0, v0000027a45dd4410_0, C4<>;
    .scope S_0000027a457ab060;
T_3 ;
    %wait E_0000027a45cfd3b0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027a45da1a30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027a45da2750_0, 0, 1;
    %load/vec4 v0000027a45da0bd0_0;
    %store/vec4 v0000027a45da1f30_0, 0, 32;
    %load/vec4 v0000027a45d4dc00_0;
    %load/vec4 v0000027a45da0630_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027a45da1a30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027a45da2750_0, 0, 1;
    %load/vec4 v0000027a45da2250_0;
    %store/vec4 v0000027a45da1f30_0, 0, 32;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000027a45d4d020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027a45da1a30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027a45da2750_0, 0, 1;
    %load/vec4 v0000027a45d4d160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0000027a45d4d480_0;
    %store/vec4 v0000027a45da1f30_0, 0, 32;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0000027a45d4c800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %load/vec4 v0000027a45d4db60_0;
    %store/vec4 v0000027a45da1f30_0, 0, 32;
T_3.6 ;
T_3.5 ;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0000027a45d4d3e0_0;
    %load/vec4 v0000027a45d4c800_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.8, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027a45da1a30_0, 0, 1;
    %load/vec4 v0000027a45da06d0_0;
    %store/vec4 v0000027a45da2750_0, 0, 1;
    %load/vec4 v0000027a45d4db60_0;
    %store/vec4 v0000027a45da1f30_0, 0, 32;
    %jmp T_3.9;
T_3.8 ;
    %load/vec4 v0000027a45d4d160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027a45da1a30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027a45da2750_0, 0, 1;
    %load/vec4 v0000027a45d4d480_0;
    %store/vec4 v0000027a45da1f30_0, 0, 32;
    %jmp T_3.11;
T_3.10 ;
    %load/vec4 v0000027a45d4d200_0;
    %load/vec4 v0000027a45d4c800_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.12, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027a45da1a30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027a45da2750_0, 0, 1;
    %load/vec4 v0000027a45d4db60_0;
    %store/vec4 v0000027a45da1f30_0, 0, 32;
T_3.12 ;
T_3.11 ;
T_3.9 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000027a457ab060;
T_4 ;
    %wait E_0000027a45cfb470;
    %load/vec4 v0000027a45da12b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027a45d4dd40_0, 0, 32;
T_4.2 ;
    %load/vec4 v0000027a45d4dd40_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0000027a45d4dd40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027a45d4cee0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000027a45d4dd40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027a45d4e420, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000027a45d4dd40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027a45d4d7a0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0000027a45d4dd40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027a45d4d980, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0000027a45d4dd40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027a45d4e1a0, 0, 4;
    %load/vec4 v0000027a45d4dd40_0;
    %addi 1, 0, 32;
    %store/vec4 v0000027a45d4dd40_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027a45d4dd40_0, 0, 32;
T_4.4 ;
    %load/vec4 v0000027a45d4dd40_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_4.5, 5;
    %pushi/vec4 0, 0, 10;
    %ix/getv/s 3, v0000027a45d4dd40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027a45d4d520, 0, 4;
    %load/vec4 v0000027a45d4dd40_0;
    %addi 1, 0, 32;
    %store/vec4 v0000027a45d4dd40_0, 0, 32;
    %jmp T_4.4;
T_4.5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027a45d4dd40_0, 0, 32;
T_4.6 ;
    %load/vec4 v0000027a45d4dd40_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_4.7, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 3, v0000027a45d4dd40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027a45d4d2a0, 0, 4;
    %load/vec4 v0000027a45d4dd40_0;
    %addi 1, 0, 32;
    %store/vec4 v0000027a45d4dd40_0, 0, 32;
    %jmp T_4.6;
T_4.7 ;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0000027a45d4da20_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027a45d4dd40_0, 0, 32;
T_4.8 ;
    %load/vec4 v0000027a45d4dd40_0;
    %cmpi/s 4096, 0, 32;
    %jmp/0xz T_4.9, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 3, v0000027a45d4dd40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027a45d4e2e0, 0, 4;
    %load/vec4 v0000027a45d4dd40_0;
    %addi 1, 0, 32;
    %store/vec4 v0000027a45d4dd40_0, 0, 32;
    %jmp T_4.8;
T_4.9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027a45d4dd40_0, 0, 32;
T_4.10 ;
    %load/vec4 v0000027a45d4dd40_0;
    %cmpi/s 4096, 0, 32;
    %jmp/0xz T_4.11, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 3, v0000027a45d4dd40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027a45d4d660, 0, 4;
    %load/vec4 v0000027a45d4dd40_0;
    %addi 1, 0, 32;
    %store/vec4 v0000027a45d4dd40_0, 0, 32;
    %jmp T_4.10;
T_4.11 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000027a45da1d50_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027a45d4dd40_0, 0, 32;
T_4.12 ;
    %load/vec4 v0000027a45d4dd40_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_4.13, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000027a45d4dd40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027a45da2390, 0, 4;
    %load/vec4 v0000027a45d4dd40_0;
    %addi 1, 0, 32;
    %store/vec4 v0000027a45d4dd40_0, 0, 32;
    %jmp T_4.12;
T_4.13 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000027a45d4d020_0;
    %load/vec4 v0000027a45d4bb80_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.14, 8;
    %load/vec4 v0000027a45da1d50_0;
    %pad/u 32;
    %cmpi/u 16, 0, 32;
    %jmp/0xz  T_4.16, 5;
    %load/vec4 v0000027a45da0bd0_0;
    %load/vec4 v0000027a45da1d50_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027a45da2390, 0, 4;
    %load/vec4 v0000027a45da1d50_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000027a45da1d50_0, 0;
T_4.16 ;
    %jmp T_4.15;
T_4.14 ;
    %load/vec4 v0000027a45d4dc00_0;
    %load/vec4 v0000027a45d4bb80_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.18, 8;
    %load/vec4 v0000027a45da1d50_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_4.20, 5;
    %load/vec4 v0000027a45da1d50_0;
    %subi 1, 0, 4;
    %assign/vec4 v0000027a45da1d50_0, 0;
T_4.20 ;
T_4.18 ;
T_4.15 ;
    %load/vec4 v0000027a45d4bae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.22, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0000027a45da1e90_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027a45d4cee0, 0, 4;
    %load/vec4 v0000027a45da22f0_0;
    %load/vec4 v0000027a45da1e90_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027a45d4e420, 0, 4;
    %load/vec4 v0000027a45d4b540_0;
    %load/vec4 v0000027a45da1e90_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027a45d4d7a0, 0, 4;
    %load/vec4 v0000027a45d4aa00_0;
    %load/vec4 v0000027a45da1e90_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027a45d4d980, 0, 4;
    %load/vec4 v0000027a45d4b400_0;
    %load/vec4 v0000027a45da1e90_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027a45d4e1a0, 0, 4;
    %load/vec4 v0000027a45d4aa00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.24, 8;
    %load/vec4 v0000027a45da1d50_0;
    %pad/u 32;
    %cmpi/u 16, 0, 32;
    %jmp/0xz  T_4.26, 5;
    %load/vec4 v0000027a45d4b4a0_0;
    %addi 4, 0, 32;
    %load/vec4 v0000027a45da1d50_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027a45da2390, 0, 4;
    %load/vec4 v0000027a45da1d50_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000027a45da1d50_0, 0;
T_4.26 ;
    %jmp T_4.25;
T_4.24 ;
    %load/vec4 v0000027a45d4b400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.28, 8;
    %load/vec4 v0000027a45da1d50_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_4.30, 5;
    %load/vec4 v0000027a45da1d50_0;
    %subi 1, 0, 4;
    %assign/vec4 v0000027a45da1d50_0, 0;
T_4.30 ;
T_4.28 ;
T_4.25 ;
    %load/vec4 v0000027a45d4b360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.32, 8;
    %load/vec4 v0000027a45d4da20_0;
    %parti/s 9, 0, 2;
    %load/vec4 v0000027a45d4bd60_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000027a45d4da20_0, 0;
    %load/vec4 v0000027a45da27f0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0000027a45d4d520, 4;
    %parti/s 9, 0, 2;
    %load/vec4 v0000027a45d4bd60_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000027a45da27f0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027a45d4d520, 0, 4;
    %load/vec4 v0000027a45d4bd60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.34, 8;
    %load/vec4 v0000027a45da0e50_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000027a45d4d2a0, 4;
    %cmpi/ne 3, 0, 2;
    %jmp/0xz  T_4.36, 4;
    %load/vec4 v0000027a45da0e50_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000027a45d4d2a0, 4;
    %addi 1, 0, 2;
    %load/vec4 v0000027a45da0e50_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027a45d4d2a0, 0, 4;
T_4.36 ;
    %jmp T_4.35;
T_4.34 ;
    %load/vec4 v0000027a45da0e50_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000027a45d4d2a0, 4;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_4.38, 4;
    %load/vec4 v0000027a45da0e50_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000027a45d4d2a0, 4;
    %subi 1, 0, 2;
    %load/vec4 v0000027a45da0e50_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027a45d4d2a0, 0, 4;
T_4.38 ;
T_4.35 ;
    %load/vec4 v0000027a45d4bd60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.40, 8;
    %load/vec4 v0000027a45da1990_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0000027a45d4e2e0, 4;
    %cmpi/ne 3, 0, 2;
    %jmp/0xz  T_4.42, 4;
    %load/vec4 v0000027a45da1990_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0000027a45d4e2e0, 4;
    %addi 1, 0, 2;
    %load/vec4 v0000027a45da1990_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027a45d4e2e0, 0, 4;
T_4.42 ;
    %jmp T_4.41;
T_4.40 ;
    %load/vec4 v0000027a45da1990_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0000027a45d4e2e0, 4;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_4.44, 4;
    %load/vec4 v0000027a45da1990_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0000027a45d4e2e0, 4;
    %subi 1, 0, 2;
    %load/vec4 v0000027a45da1990_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027a45d4e2e0, 0, 4;
T_4.44 ;
T_4.41 ;
    %load/vec4 v0000027a45d4e060_0;
    %load/vec4 v0000027a45d4d340_0;
    %cmp/ne;
    %jmp/0xz  T_4.46, 4;
    %load/vec4 v0000027a45d4d340_0;
    %load/vec4 v0000027a45d4bd60_0;
    %cmp/e;
    %jmp/0xz  T_4.48, 4;
    %load/vec4 v0000027a45da1030_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0000027a45d4d660, 4;
    %cmpi/ne 3, 0, 2;
    %jmp/0xz  T_4.50, 4;
    %load/vec4 v0000027a45da1030_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0000027a45d4d660, 4;
    %addi 1, 0, 2;
    %load/vec4 v0000027a45da1030_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027a45d4d660, 0, 4;
T_4.50 ;
    %jmp T_4.49;
T_4.48 ;
    %load/vec4 v0000027a45da1030_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0000027a45d4d660, 4;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_4.52, 4;
    %load/vec4 v0000027a45da1030_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0000027a45d4d660, 4;
    %subi 1, 0, 2;
    %load/vec4 v0000027a45da1030_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027a45d4d660, 0, 4;
T_4.52 ;
T_4.49 ;
T_4.46 ;
T_4.32 ;
    %load/vec4 v0000027a45d4bb80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.54, 8;
    %load/vec4 v0000027a45d4da20_0;
    %parti/s 9, 0, 2;
    %load/vec4 v0000027a45d4bd60_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000027a45d4da20_0, 0;
T_4.54 ;
T_4.22 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000027a45d379c0;
T_5 ;
    %wait E_0000027a45cfca30;
    %load/vec4 v0000027a45da1350_0;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 769, 0, 12;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 770, 0, 12;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 771, 0, 12;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 772, 0, 12;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 773, 0, 12;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 833, 0, 12;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 834, 0, 12;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 835, 0, 12;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 836, 0, 12;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %dup/vec4;
    %pushi/vec4 2816, 0, 12;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %dup/vec4;
    %pushi/vec4 2818, 0, 12;
    %cmp/u;
    %jmp/1 T_5.12, 6;
    %dup/vec4;
    %pushi/vec4 2944, 0, 12;
    %cmp/u;
    %jmp/1 T_5.13, 6;
    %dup/vec4;
    %pushi/vec4 2946, 0, 12;
    %cmp/u;
    %jmp/1 T_5.14, 6;
    %dup/vec4;
    %pushi/vec4 3857, 0, 12;
    %cmp/u;
    %jmp/1 T_5.15, 6;
    %dup/vec4;
    %pushi/vec4 3858, 0, 12;
    %cmp/u;
    %jmp/1 T_5.16, 6;
    %dup/vec4;
    %pushi/vec4 3859, 0, 12;
    %cmp/u;
    %jmp/1 T_5.17, 6;
    %dup/vec4;
    %pushi/vec4 3860, 0, 12;
    %cmp/u;
    %jmp/1 T_5.18, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027a45da1210_0, 0, 32;
    %jmp T_5.20;
T_5.0 ;
    %load/vec4 v0000027a45da3150_0;
    %store/vec4 v0000027a45da1210_0, 0, 32;
    %jmp T_5.20;
T_5.1 ;
    %load/vec4 v0000027a45da33d0_0;
    %store/vec4 v0000027a45da1210_0, 0, 32;
    %jmp T_5.20;
T_5.2 ;
    %load/vec4 v0000027a45da04f0_0;
    %store/vec4 v0000027a45da1210_0, 0, 32;
    %jmp T_5.20;
T_5.3 ;
    %load/vec4 v0000027a45da10d0_0;
    %store/vec4 v0000027a45da1210_0, 0, 32;
    %jmp T_5.20;
T_5.4 ;
    %load/vec4 v0000027a45da13f0_0;
    %store/vec4 v0000027a45da1210_0, 0, 32;
    %jmp T_5.20;
T_5.5 ;
    %load/vec4 v0000027a45da3d30_0;
    %store/vec4 v0000027a45da1210_0, 0, 32;
    %jmp T_5.20;
T_5.6 ;
    %load/vec4 v0000027a45da3c90_0;
    %store/vec4 v0000027a45da1210_0, 0, 32;
    %jmp T_5.20;
T_5.7 ;
    %load/vec4 v0000027a45da0db0_0;
    %store/vec4 v0000027a45da1210_0, 0, 32;
    %jmp T_5.20;
T_5.8 ;
    %load/vec4 v0000027a45da09f0_0;
    %store/vec4 v0000027a45da1210_0, 0, 32;
    %jmp T_5.20;
T_5.9 ;
    %load/vec4 v0000027a45da3ab0_0;
    %store/vec4 v0000027a45da1210_0, 0, 32;
    %jmp T_5.20;
T_5.10 ;
    %load/vec4 v0000027a45da17b0_0;
    %store/vec4 v0000027a45da1210_0, 0, 32;
    %jmp T_5.20;
T_5.11 ;
    %load/vec4 v0000027a45da2570_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0000027a45da1210_0, 0, 32;
    %jmp T_5.20;
T_5.12 ;
    %load/vec4 v0000027a45da1710_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0000027a45da1210_0, 0, 32;
    %jmp T_5.20;
T_5.13 ;
    %load/vec4 v0000027a45da2570_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0000027a45da1210_0, 0, 32;
    %jmp T_5.20;
T_5.14 ;
    %load/vec4 v0000027a45da1710_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0000027a45da1210_0, 0, 32;
    %jmp T_5.20;
T_5.15 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027a45da1210_0, 0, 32;
    %jmp T_5.20;
T_5.16 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027a45da1210_0, 0, 32;
    %jmp T_5.20;
T_5.17 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000027a45da1210_0, 0, 32;
    %jmp T_5.20;
T_5.18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027a45da1210_0, 0, 32;
    %jmp T_5.20;
T_5.20 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000027a45d379c0;
T_6 ;
    %wait E_0000027a45cfd470;
    %load/vec4 v0000027a45da3790_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027a45da3150_0, 0;
    %pushi/vec4 1073746176, 0, 32;
    %assign/vec4 v0000027a45da33d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027a45da04f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027a45da10d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027a45da13f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027a45da3d30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027a45da3c90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027a45da0db0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027a45da09f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027a45da3ab0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027a45da17b0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0000027a45da2570_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0000027a45da1710_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000027a45da2570_0;
    %addi 1, 0, 64;
    %assign/vec4 v0000027a45da2570_0, 0;
    %load/vec4 v0000027a45da3bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0000027a45da3150_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000027a45da3150_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000027a45da3150_0, 4, 5;
    %pushi/vec4 3, 0, 2;
    %ix/load 4, 11, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000027a45da3150_0, 4, 5;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0000027a45da3290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0000027a45da0450_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.6, 8;
    %load/vec4 v0000027a45da0810_0;
    %jmp/1 T_6.7, 8;
T_6.6 ; End of true expr.
    %load/vec4 v0000027a45da0db0_0;
    %jmp/0 T_6.7, 8;
 ; End of false expr.
    %blend;
T_6.7;
    %assign/vec4 v0000027a45da0db0_0, 0;
    %load/vec4 v0000027a45da0450_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.8, 8;
    %load/vec4 v0000027a45da24d0_0;
    %jmp/1 T_6.9, 8;
T_6.8 ; End of true expr.
    %load/vec4 v0000027a45da09f0_0;
    %jmp/0 T_6.9, 8;
 ; End of false expr.
    %blend;
T_6.9;
    %assign/vec4 v0000027a45da09f0_0, 0;
    %load/vec4 v0000027a45da03b0_0;
    %assign/vec4 v0000027a45da3ab0_0, 0;
    %load/vec4 v0000027a45da3150_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000027a45da3150_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000027a45da3150_0, 4, 5;
    %pushi/vec4 3, 0, 2;
    %ix/load 4, 11, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000027a45da3150_0, 4, 5;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v0000027a45da0770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.10, 8;
    %load/vec4 v0000027a45da1350_0;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %dup/vec4;
    %pushi/vec4 770, 0, 12;
    %cmp/u;
    %jmp/1 T_6.13, 6;
    %dup/vec4;
    %pushi/vec4 771, 0, 12;
    %cmp/u;
    %jmp/1 T_6.14, 6;
    %dup/vec4;
    %pushi/vec4 772, 0, 12;
    %cmp/u;
    %jmp/1 T_6.15, 6;
    %dup/vec4;
    %pushi/vec4 773, 0, 12;
    %cmp/u;
    %jmp/1 T_6.16, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_6.17, 6;
    %dup/vec4;
    %pushi/vec4 833, 0, 12;
    %cmp/u;
    %jmp/1 T_6.18, 6;
    %dup/vec4;
    %pushi/vec4 834, 0, 12;
    %cmp/u;
    %jmp/1 T_6.19, 6;
    %dup/vec4;
    %pushi/vec4 835, 0, 12;
    %cmp/u;
    %jmp/1 T_6.20, 6;
    %dup/vec4;
    %pushi/vec4 2818, 0, 12;
    %cmp/u;
    %jmp/1 T_6.21, 6;
    %dup/vec4;
    %pushi/vec4 2946, 0, 12;
    %cmp/u;
    %jmp/1 T_6.22, 6;
    %jmp T_6.24;
T_6.12 ;
    %load/vec4 v0000027a45da1cb0_0;
    %assign/vec4 v0000027a45da3150_0, 0;
    %jmp T_6.24;
T_6.13 ;
    %load/vec4 v0000027a45da1cb0_0;
    %assign/vec4 v0000027a45da04f0_0, 0;
    %jmp T_6.24;
T_6.14 ;
    %load/vec4 v0000027a45da1cb0_0;
    %assign/vec4 v0000027a45da10d0_0, 0;
    %jmp T_6.24;
T_6.15 ;
    %load/vec4 v0000027a45da1cb0_0;
    %assign/vec4 v0000027a45da13f0_0, 0;
    %jmp T_6.24;
T_6.16 ;
    %load/vec4 v0000027a45da1cb0_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %assign/vec4 v0000027a45da3d30_0, 0;
    %jmp T_6.24;
T_6.17 ;
    %load/vec4 v0000027a45da1cb0_0;
    %assign/vec4 v0000027a45da3c90_0, 0;
    %jmp T_6.24;
T_6.18 ;
    %load/vec4 v0000027a45da1cb0_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %assign/vec4 v0000027a45da0db0_0, 0;
    %jmp T_6.24;
T_6.19 ;
    %load/vec4 v0000027a45da1cb0_0;
    %assign/vec4 v0000027a45da09f0_0, 0;
    %jmp T_6.24;
T_6.20 ;
    %load/vec4 v0000027a45da1cb0_0;
    %assign/vec4 v0000027a45da3ab0_0, 0;
    %jmp T_6.24;
T_6.21 ;
    %load/vec4 v0000027a45da1cb0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000027a45da1710_0, 4, 5;
    %jmp T_6.24;
T_6.22 ;
    %load/vec4 v0000027a45da1cb0_0;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000027a45da1710_0, 4, 5;
    %jmp T_6.24;
T_6.24 ;
    %pop/vec4 1;
T_6.10 ;
T_6.5 ;
T_6.3 ;
    %load/vec4 v0000027a45da1df0_0;
    %ix/load 4, 11, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000027a45da17b0_0, 4, 5;
    %load/vec4 v0000027a45da3b50_0;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000027a45da17b0_0, 4, 5;
    %load/vec4 v0000027a45da3830_0;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000027a45da17b0_0, 4, 5;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000027a45d35e40;
T_7 ;
    %wait E_0000027a45cfc730;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000027a45da35b0_0, 0, 4;
    %load/vec4 v0000027a45da2d90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000027a45da35b0_0, 0, 4;
    %jmp T_7.4;
T_7.0 ;
    %load/vec4 v0000027a45da3fb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %jmp T_7.9;
T_7.5 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000027a45da35b0_0, 0, 4;
    %jmp T_7.9;
T_7.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000027a45da35b0_0, 0, 4;
    %jmp T_7.9;
T_7.7 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000027a45da35b0_0, 0, 4;
    %jmp T_7.9;
T_7.8 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0000027a45da35b0_0, 0, 4;
    %jmp T_7.9;
T_7.9 ;
    %pop/vec4 1;
    %jmp T_7.4;
T_7.1 ;
    %load/vec4 v0000027a45da3fb0_0;
    %parti/s 1, 1, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %jmp T_7.12;
T_7.10 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000027a45da35b0_0, 0, 4;
    %jmp T_7.12;
T_7.11 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0000027a45da35b0_0, 0, 4;
    %jmp T_7.12;
T_7.12 ;
    %pop/vec4 1;
    %jmp T_7.4;
T_7.2 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0000027a45da35b0_0, 0, 4;
    %jmp T_7.4;
T_7.4 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000027a45d35e40;
T_8 ;
    %wait E_0000027a45cfca70;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027a45da30b0_0, 0, 32;
    %load/vec4 v0000027a45da2d90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027a45da30b0_0, 0, 32;
    %jmp T_8.4;
T_8.0 ;
    %load/vec4 v0000027a45da3fb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %jmp T_8.9;
T_8.5 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0000027a45da29d0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000027a45da30b0_0, 0, 32;
    %jmp T_8.9;
T_8.6 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0000027a45da29d0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 8;
    %store/vec4 v0000027a45da30b0_0, 0, 32;
    %jmp T_8.9;
T_8.7 ;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0000027a45da29d0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 16;
    %store/vec4 v0000027a45da30b0_0, 0, 32;
    %jmp T_8.9;
T_8.8 ;
    %load/vec4 v0000027a45da29d0_0;
    %parti/s 8, 0, 2;
    %concati/vec4 0, 0, 24;
    %store/vec4 v0000027a45da30b0_0, 0, 32;
    %jmp T_8.9;
T_8.9 ;
    %pop/vec4 1;
    %jmp T_8.4;
T_8.1 ;
    %load/vec4 v0000027a45da3fb0_0;
    %parti/s 1, 1, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %jmp T_8.12;
T_8.10 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0000027a45da29d0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000027a45da30b0_0, 0, 32;
    %jmp T_8.12;
T_8.11 ;
    %load/vec4 v0000027a45da29d0_0;
    %parti/s 16, 0, 2;
    %concati/vec4 0, 0, 16;
    %store/vec4 v0000027a45da30b0_0, 0, 32;
    %jmp T_8.12;
T_8.12 ;
    %pop/vec4 1;
    %jmp T_8.4;
T_8.2 ;
    %load/vec4 v0000027a45da29d0_0;
    %store/vec4 v0000027a45da30b0_0, 0, 32;
    %jmp T_8.4;
T_8.4 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0000027a45d35e40;
T_9 ;
    %wait E_0000027a45cfd4b0;
    %load/vec4 v0000027a45da2cf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000027a45da2e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027a45da2b10_0, 0, 32;
T_9.4 ;
    %load/vec4 v0000027a45da2b10_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_9.5, 5;
    %load/vec4 v0000027a45da35b0_0;
    %load/vec4 v0000027a45da2b10_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.6, 8;
    %load/vec4 v0000027a45da30b0_0;
    %load/vec4 v0000027a45da2b10_0;
    %muli 8, 0, 32;
    %part/s 8;
    %load/vec4 v0000027a45da2ed0_0;
    %pad/u 14;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %load/vec4 v0000027a45da2b10_0;
    %muli 8, 0, 32;
    %ix/vec4/s 5;
    %flag_or 8, 4;
    %ix/load 6, 0, 0; Constant delay
    %ix/mov 3, 4;
    %flag_mov 4, 8;
    %assign/vec4/a/d v0000027a45da2bb0, 5, 6;
T_9.6 ;
    %load/vec4 v0000027a45da2b10_0;
    %addi 1, 0, 32;
    %store/vec4 v0000027a45da2b10_0, 0, 32;
    %jmp T_9.4;
T_9.5 ;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000027a45d35e40;
T_10 ;
    %wait E_0000027a45cfd4b0;
    %load/vec4 v0000027a45da2cf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027a45da2a70_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000027a45da3010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0000027a45da2ed0_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0000027a45da2bb0, 4;
    %assign/vec4 v0000027a45da2c50_0, 0;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000027a45d35e40;
T_11 ;
    %wait E_0000027a45cfceb0;
    %load/vec4 v0000027a45da2c50_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0000027a45da3f10_0, 0, 8;
    %load/vec4 v0000027a45da2c50_0;
    %parti/s 8, 8, 5;
    %store/vec4 v0000027a45da3dd0_0, 0, 8;
    %load/vec4 v0000027a45da2c50_0;
    %parti/s 8, 16, 6;
    %store/vec4 v0000027a45da38d0_0, 0, 8;
    %load/vec4 v0000027a45da2c50_0;
    %parti/s 8, 24, 6;
    %store/vec4 v0000027a45da3e70_0, 0, 8;
    %load/vec4 v0000027a45da2d90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027a45da2a70_0, 0, 32;
    %jmp T_11.4;
T_11.0 ;
    %load/vec4 v0000027a45da3fb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %jmp T_11.9;
T_11.5 ;
    %load/vec4 v0000027a45da36f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_11.10, 8;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0000027a45da3f10_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_11.11, 8;
T_11.10 ; End of true expr.
    %load/vec4 v0000027a45da3f10_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0000027a45da3f10_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_11.11, 8;
 ; End of false expr.
    %blend;
T_11.11;
    %store/vec4 v0000027a45da2a70_0, 0, 32;
    %jmp T_11.9;
T_11.6 ;
    %load/vec4 v0000027a45da36f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_11.12, 8;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0000027a45da3dd0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_11.13, 8;
T_11.12 ; End of true expr.
    %load/vec4 v0000027a45da3dd0_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0000027a45da3dd0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_11.13, 8;
 ; End of false expr.
    %blend;
T_11.13;
    %store/vec4 v0000027a45da2a70_0, 0, 32;
    %jmp T_11.9;
T_11.7 ;
    %load/vec4 v0000027a45da36f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_11.14, 8;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0000027a45da38d0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_11.15, 8;
T_11.14 ; End of true expr.
    %load/vec4 v0000027a45da38d0_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0000027a45da38d0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_11.15, 8;
 ; End of false expr.
    %blend;
T_11.15;
    %store/vec4 v0000027a45da2a70_0, 0, 32;
    %jmp T_11.9;
T_11.8 ;
    %load/vec4 v0000027a45da36f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_11.16, 8;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0000027a45da3e70_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_11.17, 8;
T_11.16 ; End of true expr.
    %load/vec4 v0000027a45da3e70_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0000027a45da3e70_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_11.17, 8;
 ; End of false expr.
    %blend;
T_11.17;
    %store/vec4 v0000027a45da2a70_0, 0, 32;
    %jmp T_11.9;
T_11.9 ;
    %pop/vec4 1;
    %jmp T_11.4;
T_11.1 ;
    %load/vec4 v0000027a45da3fb0_0;
    %parti/s 1, 1, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_11.18, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_11.19, 6;
    %jmp T_11.20;
T_11.18 ;
    %load/vec4 v0000027a45da36f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_11.21, 8;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0000027a45da3dd0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000027a45da3f10_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_11.22, 8;
T_11.21 ; End of true expr.
    %load/vec4 v0000027a45da3dd0_0;
    %parti/s 1, 7, 4;
    %replicate 16;
    %load/vec4 v0000027a45da3dd0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000027a45da3f10_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_11.22, 8;
 ; End of false expr.
    %blend;
T_11.22;
    %store/vec4 v0000027a45da2a70_0, 0, 32;
    %jmp T_11.20;
T_11.19 ;
    %load/vec4 v0000027a45da36f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_11.23, 8;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0000027a45da3e70_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000027a45da38d0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_11.24, 8;
T_11.23 ; End of true expr.
    %load/vec4 v0000027a45da3e70_0;
    %parti/s 1, 7, 4;
    %replicate 16;
    %load/vec4 v0000027a45da3e70_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000027a45da38d0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_11.24, 8;
 ; End of false expr.
    %blend;
T_11.24;
    %store/vec4 v0000027a45da2a70_0, 0, 32;
    %jmp T_11.20;
T_11.20 ;
    %pop/vec4 1;
    %jmp T_11.4;
T_11.2 ;
    %load/vec4 v0000027a45da2c50_0;
    %store/vec4 v0000027a45da2a70_0, 0, 32;
    %jmp T_11.4;
T_11.4 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0000027a45d35e40;
T_12 ;
    %end;
    .thread T_12;
    .scope S_0000027a45c8da70;
T_13 ;
    %wait E_0000027a45cfd230;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000027a45db73f0_0, 0, 4;
    %load/vec4 v0000027a45db78f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000027a45db73f0_0, 0, 4;
    %jmp T_13.4;
T_13.0 ;
    %load/vec4 v0000027a45db7ad0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %jmp T_13.9;
T_13.5 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000027a45db73f0_0, 0, 4;
    %jmp T_13.9;
T_13.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000027a45db73f0_0, 0, 4;
    %jmp T_13.9;
T_13.7 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000027a45db73f0_0, 0, 4;
    %jmp T_13.9;
T_13.8 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0000027a45db73f0_0, 0, 4;
    %jmp T_13.9;
T_13.9 ;
    %pop/vec4 1;
    %jmp T_13.4;
T_13.1 ;
    %load/vec4 v0000027a45db7ad0_0;
    %parti/s 1, 1, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %jmp T_13.12;
T_13.10 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000027a45db73f0_0, 0, 4;
    %jmp T_13.12;
T_13.11 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0000027a45db73f0_0, 0, 4;
    %jmp T_13.12;
T_13.12 ;
    %pop/vec4 1;
    %jmp T_13.4;
T_13.2 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0000027a45db73f0_0, 0, 4;
    %jmp T_13.4;
T_13.4 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0000027a45c8da70;
T_14 ;
    %wait E_0000027a45cfd3f0;
    %load/vec4 v0000027a45db78f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027a45db6d10_0, 0, 32;
    %jmp T_14.4;
T_14.0 ;
    %load/vec4 v0000027a45db7ad0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %jmp T_14.9;
T_14.5 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0000027a45db7490_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000027a45db6d10_0, 0, 32;
    %jmp T_14.9;
T_14.6 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0000027a45db7490_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 8;
    %store/vec4 v0000027a45db6d10_0, 0, 32;
    %jmp T_14.9;
T_14.7 ;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0000027a45db7490_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 16;
    %store/vec4 v0000027a45db6d10_0, 0, 32;
    %jmp T_14.9;
T_14.8 ;
    %load/vec4 v0000027a45db7490_0;
    %parti/s 8, 0, 2;
    %concati/vec4 0, 0, 24;
    %store/vec4 v0000027a45db6d10_0, 0, 32;
    %jmp T_14.9;
T_14.9 ;
    %pop/vec4 1;
    %jmp T_14.4;
T_14.1 ;
    %load/vec4 v0000027a45db7ad0_0;
    %parti/s 1, 1, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_14.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_14.11, 6;
    %jmp T_14.12;
T_14.10 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0000027a45db7490_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000027a45db6d10_0, 0, 32;
    %jmp T_14.12;
T_14.11 ;
    %load/vec4 v0000027a45db7490_0;
    %parti/s 16, 0, 2;
    %concati/vec4 0, 0, 16;
    %store/vec4 v0000027a45db6d10_0, 0, 32;
    %jmp T_14.12;
T_14.12 ;
    %pop/vec4 1;
    %jmp T_14.4;
T_14.2 ;
    %load/vec4 v0000027a45db7490_0;
    %store/vec4 v0000027a45db6d10_0, 0, 32;
    %jmp T_14.4;
T_14.4 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0000027a45c8da70;
T_15 ;
    %wait E_0000027a45cfcff0;
    %load/vec4 v0000027a45db7df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027a45db7210_0, 0, 32;
T_15.2 ;
    %load/vec4 v0000027a45db7210_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_15.3, 5;
    %load/vec4 v0000027a45db73f0_0;
    %load/vec4 v0000027a45db7210_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %load/vec4 v0000027a45db6d10_0;
    %load/vec4 v0000027a45db7210_0;
    %muli 8, 0, 32;
    %part/s 8;
    %load/vec4 v0000027a45db7e90_0;
    %pad/u 14;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %load/vec4 v0000027a45db7210_0;
    %muli 8, 0, 32;
    %ix/vec4/s 5;
    %flag_or 8, 4;
    %ix/load 6, 0, 0; Constant delay
    %ix/mov 3, 4;
    %flag_mov 4, 8;
    %assign/vec4/a/d v0000027a45db7d50, 5, 6;
T_15.4 ;
    %load/vec4 v0000027a45db7210_0;
    %addi 1, 0, 32;
    %store/vec4 v0000027a45db7210_0, 0, 32;
    %jmp T_15.2;
T_15.3 ;
T_15.0 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0000027a45c8da70;
T_16 ;
    %wait E_0000027a45cfd530;
    %load/vec4 v0000027a45db7c10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027a45db77b0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000027a45db7350_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000027a45db6950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027a45db69f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027a45db7850_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0000027a45db7710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0000027a45db7e90_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0000027a45db7d50, 4;
    %assign/vec4 v0000027a45db77b0_0, 0;
    %load/vec4 v0000027a45db7ad0_0;
    %assign/vec4 v0000027a45db7350_0, 0;
    %load/vec4 v0000027a45db78f0_0;
    %assign/vec4 v0000027a45db6950_0, 0;
    %load/vec4 v0000027a45db6ef0_0;
    %assign/vec4 v0000027a45db69f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027a45db7850_0, 0;
    %jmp T_16.3;
T_16.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027a45db7850_0, 0;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0000027a45c8da70;
T_17 ;
    %wait E_0000027a45cfcef0;
    %load/vec4 v0000027a45db7850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0000027a45db6950_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_17.4, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027a45db6c70_0, 0, 32;
    %jmp T_17.6;
T_17.2 ;
    %load/vec4 v0000027a45db7350_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_17.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_17.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_17.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_17.10, 6;
    %jmp T_17.11;
T_17.7 ;
    %load/vec4 v0000027a45db69f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_17.12, 8;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0000027a45db77b0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_17.13, 8;
T_17.12 ; End of true expr.
    %load/vec4 v0000027a45db77b0_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0000027a45db77b0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_17.13, 8;
 ; End of false expr.
    %blend;
T_17.13;
    %store/vec4 v0000027a45db6c70_0, 0, 32;
    %jmp T_17.11;
T_17.8 ;
    %load/vec4 v0000027a45db69f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_17.14, 8;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0000027a45db77b0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_17.15, 8;
T_17.14 ; End of true expr.
    %load/vec4 v0000027a45db77b0_0;
    %parti/s 1, 15, 5;
    %replicate 24;
    %load/vec4 v0000027a45db77b0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_17.15, 8;
 ; End of false expr.
    %blend;
T_17.15;
    %store/vec4 v0000027a45db6c70_0, 0, 32;
    %jmp T_17.11;
T_17.9 ;
    %load/vec4 v0000027a45db69f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_17.16, 8;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0000027a45db77b0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_17.17, 8;
T_17.16 ; End of true expr.
    %load/vec4 v0000027a45db77b0_0;
    %parti/s 1, 23, 6;
    %replicate 24;
    %load/vec4 v0000027a45db77b0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_17.17, 8;
 ; End of false expr.
    %blend;
T_17.17;
    %store/vec4 v0000027a45db6c70_0, 0, 32;
    %jmp T_17.11;
T_17.10 ;
    %load/vec4 v0000027a45db69f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_17.18, 8;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0000027a45db77b0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_17.19, 8;
T_17.18 ; End of true expr.
    %load/vec4 v0000027a45db77b0_0;
    %parti/s 1, 31, 6;
    %replicate 24;
    %load/vec4 v0000027a45db77b0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_17.19, 8;
 ; End of false expr.
    %blend;
T_17.19;
    %store/vec4 v0000027a45db6c70_0, 0, 32;
    %jmp T_17.11;
T_17.11 ;
    %pop/vec4 1;
    %jmp T_17.6;
T_17.3 ;
    %load/vec4 v0000027a45db7350_0;
    %parti/s 1, 1, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_17.20, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_17.21, 6;
    %jmp T_17.22;
T_17.20 ;
    %load/vec4 v0000027a45db69f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_17.23, 8;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0000027a45db77b0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_17.24, 8;
T_17.23 ; End of true expr.
    %load/vec4 v0000027a45db77b0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0000027a45db77b0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_17.24, 8;
 ; End of false expr.
    %blend;
T_17.24;
    %store/vec4 v0000027a45db6c70_0, 0, 32;
    %jmp T_17.22;
T_17.21 ;
    %load/vec4 v0000027a45db69f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_17.25, 8;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0000027a45db77b0_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_17.26, 8;
T_17.25 ; End of true expr.
    %load/vec4 v0000027a45db77b0_0;
    %parti/s 1, 31, 6;
    %replicate 16;
    %load/vec4 v0000027a45db77b0_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_17.26, 8;
 ; End of false expr.
    %blend;
T_17.26;
    %store/vec4 v0000027a45db6c70_0, 0, 32;
    %jmp T_17.22;
T_17.22 ;
    %pop/vec4 1;
    %jmp T_17.6;
T_17.4 ;
    %load/vec4 v0000027a45db77b0_0;
    %store/vec4 v0000027a45db6c70_0, 0, 32;
    %jmp T_17.6;
T_17.6 ;
    %pop/vec4 1;
    %jmp T_17.1;
T_17.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027a45db6c70_0, 0, 32;
T_17.1 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0000027a45c8da70;
T_18 ;
    %end;
    .thread T_18;
    .scope S_0000027a45d36510;
T_19 ;
    %wait E_0000027a45cfcf30;
    %load/vec4 v0000027a45db6db0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027a45db7f30_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0000027a45db75d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0000027a45db7670_0;
    %assign/vec4 v0000027a45db7f30_0, 0;
T_19.2 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0000027a45d36510;
T_20 ;
    %wait E_0000027a45cfcf30;
    %load/vec4 v0000027a45db6db0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027a45db7fd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027a45db7530_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027a45db7cb0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0000027a45db75d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0000027a45db7f30_0;
    %assign/vec4 v0000027a45db7fd0_0, 0;
    %load/vec4 v0000027a45db6a90_0;
    %assign/vec4 v0000027a45db7530_0, 0;
    %load/vec4 v0000027a45db7a30_0;
    %assign/vec4 v0000027a45db7cb0_0, 0;
T_20.2 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0000027a45d366a0;
T_21 ;
    %wait E_0000027a45cfc6f0;
    %load/vec4 v0000027a45db6630_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0000027a45db50f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027a45db41f0_0, 0, 32;
T_21.4 ;
    %load/vec4 v0000027a45db41f0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_21.5, 5;
    %load/vec4 v0000027a45db6810_0;
    %load/vec4 v0000027a45db41f0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.6, 8;
    %load/vec4 v0000027a45db5b90_0;
    %load/vec4 v0000027a45db41f0_0;
    %muli 8, 0, 32;
    %part/s 8;
    %load/vec4 v0000027a45db5f50_0;
    %pad/u 12;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %load/vec4 v0000027a45db41f0_0;
    %muli 8, 0, 32;
    %ix/vec4/s 5;
    %flag_or 8, 4;
    %ix/load 6, 0, 0; Constant delay
    %ix/mov 3, 4;
    %flag_mov 4, 8;
    %assign/vec4/a/d v0000027a45db5eb0, 5, 6;
T_21.6 ;
    %load/vec4 v0000027a45db41f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000027a45db41f0_0, 0, 32;
    %jmp T_21.4;
T_21.5 ;
T_21.2 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0000027a45d366a0;
T_22 ;
    %end;
    .thread T_22;
    .scope S_0000027a45b8ae40;
T_23 ;
    %wait E_0000027a45cfd4f0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027a45db5690_0, 0, 1;
    %load/vec4 v0000027a45db6130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v0000027a45db45b0_0;
    %load/vec4 v0000027a45db6310_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027a45db5690_0, 0, 1;
    %jmp T_23.3;
T_23.2 ;
    %load/vec4 v0000027a45db4e70_0;
    %load/vec4 v0000027a45db4830_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027a45db5690_0, 0, 1;
T_23.4 ;
T_23.3 ;
T_23.0 ;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0000027a45b8ae40;
T_24 ;
    %wait E_0000027a45cfcf70;
    %load/vec4 v0000027a45db68b0_0;
    %store/vec4 v0000027a45db66d0_0, 0, 3;
    %load/vec4 v0000027a45db68b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_24.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_24.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_24.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_24.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_24.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_24.5, 6;
    %jmp T_24.6;
T_24.0 ;
    %load/vec4 v0000027a45db45b0_0;
    %load/vec4 v0000027a45db4e70_0;
    %or;
    %load/vec4 v0000027a45db5af0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.7, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000027a45db66d0_0, 0, 3;
    %jmp T_24.8;
T_24.7 ;
    %load/vec4 v0000027a45db45b0_0;
    %flag_set/vec4 8;
    %load/vec4 v0000027a45db4e70_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_24.9, 9;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000027a45db66d0_0, 0, 3;
T_24.9 ;
T_24.8 ;
    %jmp T_24.6;
T_24.1 ;
    %load/vec4 v0000027a45db6130_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.11, 8;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000027a45db66d0_0, 0, 3;
    %jmp T_24.12;
T_24.11 ;
    %load/vec4 v0000027a45db4830_0;
    %flag_set/vec4 8;
    %load/vec4 v0000027a45db63b0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_24.13, 9;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000027a45db66d0_0, 0, 3;
    %jmp T_24.14;
T_24.13 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000027a45db66d0_0, 0, 3;
T_24.14 ;
T_24.12 ;
    %jmp T_24.6;
T_24.2 ;
    %load/vec4 v0000027a45db6130_0;
    %nor/r;
    %flag_set/vec4 8;
    %load/vec4 v0000027a45db4830_0;
    %load/vec4 v0000027a45db63b0_0;
    %or;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_24.15, 9;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000027a45db66d0_0, 0, 3;
    %jmp T_24.16;
T_24.15 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000027a45db66d0_0, 0, 3;
T_24.16 ;
    %jmp T_24.6;
T_24.3 ;
    %load/vec4 v0000027a45db5690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.17, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000027a45db66d0_0, 0, 3;
    %jmp T_24.18;
T_24.17 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000027a45db66d0_0, 0, 3;
T_24.18 ;
    %jmp T_24.6;
T_24.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000027a45db66d0_0, 0, 3;
    %jmp T_24.6;
T_24.5 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000027a45db66d0_0, 0, 3;
    %jmp T_24.6;
T_24.6 ;
    %pop/vec4 1;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0000027a45b8ae40;
T_25 ;
    %wait E_0000027a45cfd1b0;
    %load/vec4 v0000027a45db54b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000027a45db68b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027a45db5e10_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0000027a45db66d0_0;
    %assign/vec4 v0000027a45db68b0_0, 0;
    %load/vec4 v0000027a45db68b0_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_25.2, 4;
    %load/vec4 v0000027a45db4b50_0;
    %assign/vec4 v0000027a45db5e10_0, 0;
T_25.2 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0000027a45b8ae40;
T_26 ;
    %wait E_0000027a45cfc9b0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027a45db5d70_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027a45db43d0_0, 0, 1;
    %load/vec4 v0000027a45db4150_0;
    %store/vec4 v0000027a45db6450_0, 0, 32;
    %load/vec4 v0000027a45db4e70_0;
    %load/vec4 v0000027a45db5af0_0;
    %nor/r;
    %and;
    %store/vec4 v0000027a45db5cd0_0, 0, 1;
    %load/vec4 v0000027a45db45b0_0;
    %load/vec4 v0000027a45db5af0_0;
    %nor/r;
    %and;
    %store/vec4 v0000027a45db5050_0, 0, 1;
    %load/vec4 v0000027a45db68b0_0;
    %pushi/vec4 0, 0, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0000027a45db68b0_0;
    %pushi/vec4 4, 0, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000027a45db68b0_0;
    %pushi/vec4 5, 0, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v0000027a45db55f0_0, 0, 1;
    %load/vec4 v0000027a45db4150_0;
    %store/vec4 v0000027a45db6770_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027a45db4fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027a45db4d30_0, 0, 1;
    %load/vec4 v0000027a45db68b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_26.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_26.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_26.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_26.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_26.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_26.5, 6;
    %jmp T_26.6;
T_26.0 ;
    %load/vec4 v0000027a45db5af0_0;
    %load/vec4 v0000027a45db45b0_0;
    %load/vec4 v0000027a45db4e70_0;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.7, 8;
    %load/vec4 v0000027a45db6590_0;
    %concati/vec4 0, 0, 12;
    %pushi/vec4 0, 0, 22;
    %load/vec4 v0000027a45db4510_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %add;
    %pad/u 32;
    %store/vec4 v0000027a45db5d70_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027a45db43d0_0, 0, 1;
T_26.7 ;
    %jmp T_26.6;
T_26.1 ;
    %load/vec4 v0000027a45db4830_0;
    %flag_set/vec4 8;
    %load/vec4 v0000027a45db63b0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_26.9, 9;
    %load/vec4 v0000027a45db6090_0;
    %parti/s 20, 0, 2;
    %load/vec4 v0000027a45db4470_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000027a45db4790_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0000027a45db6770_0, 0, 32;
    %jmp T_26.10;
T_26.9 ;
    %load/vec4 v0000027a45db6090_0;
    %concati/vec4 0, 0, 12;
    %pushi/vec4 0, 0, 22;
    %load/vec4 v0000027a45db4470_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %add;
    %pad/u 32;
    %store/vec4 v0000027a45db5d70_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027a45db43d0_0, 0, 1;
T_26.10 ;
    %jmp T_26.6;
T_26.2 ;
    %load/vec4 v0000027a45db6090_0;
    %load/vec4 v0000027a45db4790_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0000027a45db6770_0, 0, 32;
    %jmp T_26.6;
T_26.3 ;
    %load/vec4 v0000027a45db68b0_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000027a45db4830_0;
    %load/vec4 v0000027a45db63b0_0;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.11, 8;
    %load/vec4 v0000027a45db6090_0;
    %parti/s 20, 0, 2;
    %load/vec4 v0000027a45db4470_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000027a45db4790_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0000027a45db6770_0, 0, 32;
    %jmp T_26.12;
T_26.11 ;
    %load/vec4 v0000027a45db6090_0;
    %load/vec4 v0000027a45db4790_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0000027a45db6770_0, 0, 32;
T_26.12 ;
    %jmp T_26.6;
T_26.4 ;
    %load/vec4 v0000027a45db5af0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.13, 8;
    %load/vec4 v0000027a45db4150_0;
    %store/vec4 v0000027a45db6770_0, 0, 32;
    %load/vec4 v0000027a45db4150_0;
    %store/vec4 v0000027a45db6450_0, 0, 32;
    %load/vec4 v0000027a45db4e70_0;
    %store/vec4 v0000027a45db5cd0_0, 0, 1;
    %load/vec4 v0000027a45db45b0_0;
    %store/vec4 v0000027a45db5050_0, 0, 1;
    %jmp T_26.14;
T_26.13 ;
    %load/vec4 v0000027a45db6770_0;
    %store/vec4 v0000027a45db6450_0, 0, 32;
    %load/vec4 v0000027a45db4e70_0;
    %store/vec4 v0000027a45db5cd0_0, 0, 1;
    %load/vec4 v0000027a45db45b0_0;
    %store/vec4 v0000027a45db5050_0, 0, 1;
T_26.14 ;
    %jmp T_26.6;
T_26.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027a45db4fb0_0, 0, 1;
    %jmp T_26.6;
T_26.6 ;
    %pop/vec4 1;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0000027a45b8b110;
T_27 ;
    %wait E_0000027a45cfd0b0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027a45db9410, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027a45db94b0_0, 0, 32;
T_27.0 ;
    %load/vec4 v0000027a45db94b0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_27.1, 5;
    %ix/getv/s 4, v0000027a45db94b0_0;
    %load/vec4a v0000027a45db9050, 4;
    %pushi/vec4 0, 0, 2;
    %cmp/ne;
    %flag_get/vec4 4;
    %ix/getv/s 4, v0000027a45db94b0_0;
    %store/vec4a v0000027a45db83d0, 4, 0;
    %ix/getv/s 4, v0000027a45db94b0_0;
    %load/vec4a v0000027a45db9050, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_27.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_27.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_27.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_27.5, 6;
    %jmp T_27.6;
T_27.2 ;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0000027a45db94b0_0;
    %store/vec4a v0000027a45db97d0, 4, 0;
    %jmp T_27.6;
T_27.3 ;
    %load/vec4 v0000027a45db94b0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_27.7, 5;
    %load/vec4 v0000027a45db94b0_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0000027a45db97d0, 4;
    %ix/getv/s 4, v0000027a45db94b0_0;
    %store/vec4a v0000027a45db9410, 4, 0;
T_27.7 ;
    %ix/getv/s 4, v0000027a45db94b0_0;
    %load/vec4a v0000027a45db8f10, 4;
    %concati/vec4 0, 0, 2;
    %pad/u 32;
    %ix/getv/s 4, v0000027a45db94b0_0;
    %store/vec4a v0000027a45db97d0, 4, 0;
    %jmp T_27.6;
T_27.4 ;
    %ix/getv/s 4, v0000027a45db94b0_0;
    %load/vec4a v0000027a45db8f10, 4;
    %concati/vec4 0, 0, 2;
    %pad/u 32;
    %ix/getv/s 4, v0000027a45db94b0_0;
    %store/vec4a v0000027a45db9410, 4, 0;
    %ix/getv/s 4, v0000027a45db94b0_0;
    %load/vec4a v0000027a45db9410, 4;
    %addi 4, 0, 32;
    %ix/getv/s 4, v0000027a45db94b0_0;
    %store/vec4a v0000027a45db97d0, 4, 0;
    %jmp T_27.6;
T_27.5 ;
    %ix/getv/s 4, v0000027a45db94b0_0;
    %load/vec4a v0000027a45db8f10, 4;
    %store/vec4 v0000027a45db5190_0, 0, 32;
    %callf/vec4 TD_pmp.napot_start, S_0000027a4579b4d0;
    %ix/getv/s 4, v0000027a45db94b0_0;
    %store/vec4a v0000027a45db9410, 4, 0;
    %ix/getv/s 4, v0000027a45db94b0_0;
    %load/vec4a v0000027a45db8f10, 4;
    %store/vec4 v0000027a45db5870_0, 0, 32;
    %callf/vec4 TD_pmp.napot_end, S_0000027a4579b340;
    %ix/getv/s 4, v0000027a45db94b0_0;
    %store/vec4a v0000027a45db97d0, 4, 0;
    %jmp T_27.6;
T_27.6 ;
    %pop/vec4 1;
    %load/vec4 v0000027a45db94b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000027a45db94b0_0, 0, 32;
    %jmp T_27.0;
T_27.1 ;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0000027a45b8b110;
T_28 ;
    %wait E_0000027a45cfd1f0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027a45db86f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027a45db5a50_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027a45db8e70_0, 0, 32;
T_28.0 ;
    %load/vec4 v0000027a45db8e70_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_28.1, 5;
    %ix/getv/s 4, v0000027a45db8e70_0;
    %load/vec4a v0000027a45db83d0, 4;
    %ix/getv/s 4, v0000027a45db8e70_0;
    %load/vec4a v0000027a45db9410, 4;
    %load/vec4 v0000027a45db8290_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %load/vec4 v0000027a45db8290_0;
    %ix/getv/s 4, v0000027a45db8e70_0;
    %load/vec4a v0000027a45db97d0, 4;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %ix/getv/s 4, v0000027a45db8e70_0;
    %store/vec4a v0000027a45db8470, 4, 0;
    %load/vec4 v0000027a45db9cd0_0;
    %ix/getv/s 4, v0000027a45db8e70_0;
    %load/vec4a v0000027a45db9f50, 4;
    %and;
    %load/vec4 v0000027a45db9910_0;
    %ix/getv/s 4, v0000027a45db8e70_0;
    %load/vec4a v0000027a45db8dd0, 4;
    %and;
    %or;
    %load/vec4 v0000027a45db8a10_0;
    %ix/getv/s 4, v0000027a45db8e70_0;
    %load/vec4a v0000027a45db9b90, 4;
    %and;
    %or;
    %ix/getv/s 4, v0000027a45db8e70_0;
    %store/vec4a v0000027a45db8830, 4, 0;
    %ix/getv/s 4, v0000027a45db8e70_0;
    %load/vec4a v0000027a45db8470, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027a45db86f0_0, 0, 1;
    %ix/getv/s 4, v0000027a45db8e70_0;
    %load/vec4a v0000027a45db8830, 4;
    %store/vec4 v0000027a45db5a50_0, 0, 1;
T_28.2 ;
    %load/vec4 v0000027a45db8e70_0;
    %addi 1, 0, 32;
    %store/vec4 v0000027a45db8e70_0, 0, 32;
    %jmp T_28.0;
T_28.1 ;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0000027a45b8b110;
T_29 ;
    %wait E_0000027a45cfd030;
    %load/vec4 v0000027a45db9870_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_29.0, 4;
    %load/vec4 v0000027a45db86f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %load/vec4 v0000027a45db5a50_0;
    %store/vec4 v0000027a45db9190_0, 0, 1;
    %load/vec4 v0000027a45db5a50_0;
    %nor/r;
    %store/vec4 v0000027a45d0c2f0_0, 0, 1;
    %jmp T_29.3;
T_29.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027a45db9190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027a45d0c2f0_0, 0, 1;
T_29.3 ;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0000027a45db86f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.4, 8;
    %load/vec4 v0000027a45db5a50_0;
    %store/vec4 v0000027a45db9190_0, 0, 1;
    %load/vec4 v0000027a45db5a50_0;
    %nor/r;
    %store/vec4 v0000027a45d0c2f0_0, 0, 1;
    %jmp T_29.5;
T_29.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027a45db9190_0, 0, 1;
    %load/vec4 v0000027a45db9910_0;
    %load/vec4 v0000027a45db9cd0_0;
    %or;
    %load/vec4 v0000027a45db8a10_0;
    %or;
    %store/vec4 v0000027a45d0c2f0_0, 0, 1;
T_29.5 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0000027a45b660e0;
T_30 ;
    %wait E_0000027a45cfd2b0;
    %load/vec4 v0000027a45dd2dc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000027a45dd1920_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027a45db9d70_0, 0, 32;
T_30.2 ;
    %load/vec4 v0000027a45db9d70_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_30.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000027a45db9d70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027a45dd25a0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %ix/getv/s 3, v0000027a45db9d70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027a45dd1c40, 0, 4;
    %load/vec4 v0000027a45db9d70_0;
    %addi 1, 0, 32;
    %store/vec4 v0000027a45db9d70_0, 0, 32;
    %jmp T_30.2;
T_30.3 ;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0000027a45db9a50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.4, 8;
    %load/vec4 v0000027a45db8c90_0;
    %assign/vec4 v0000027a45dd1920_0, 0;
    %jmp T_30.5;
T_30.4 ;
    %load/vec4 v0000027a45db9c30_0;
    %load/vec4 v0000027a45db8790_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.6, 8;
    %load/vec4 v0000027a45dd1920_0;
    %pad/u 32;
    %cmpi/u 16, 0, 32;
    %jmp/0xz  T_30.8, 5;
    %load/vec4 v0000027a45db8970_0;
    %addi 4, 0, 32;
    %load/vec4 v0000027a45dd1920_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027a45dd25a0, 0, 4;
    %load/vec4 v0000027a45dd1920_0;
    %addi 1, 0, 4;
    %load/vec4 v0000027a45dd1920_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027a45dd1c40, 0, 4;
    %load/vec4 v0000027a45dd1920_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000027a45dd1920_0, 0;
    %jmp T_30.9;
T_30.8 ;
    %load/vec4 v0000027a45db8970_0;
    %addi 4, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027a45dd25a0, 0, 4;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000027a45dd1920_0, 0;
T_30.9 ;
    %jmp T_30.7;
T_30.6 ;
    %load/vec4 v0000027a45db8790_0;
    %load/vec4 v0000027a45db9c30_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.10, 8;
    %load/vec4 v0000027a45dd1920_0;
    %cmpi/u 0, 0, 4;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_30.12, 5;
    %load/vec4 v0000027a45dd1920_0;
    %subi 1, 0, 4;
    %assign/vec4 v0000027a45dd1920_0, 0;
T_30.12 ;
T_30.10 ;
T_30.7 ;
    %load/vec4 v0000027a45db9690_0;
    %load/vec4 v0000027a45db9c30_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.14, 8;
    %load/vec4 v0000027a45dd1920_0;
    %pad/u 32;
    %cmpi/u 16, 0, 32;
    %jmp/0xz  T_30.16, 5;
    %load/vec4 v0000027a45db9af0_0;
    %load/vec4 v0000027a45dd1920_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027a45dd25a0, 0, 4;
    %load/vec4 v0000027a45dd1920_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000027a45dd1920_0, 0;
T_30.16 ;
T_30.14 ;
T_30.5 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0000027a45dba2f0;
T_31 ;
    %wait E_0000027a45cfcbf0;
    %load/vec4 v0000027a45dd9eb0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0000027a45ddab30, 4;
    %load/vec4 v0000027a45dd9eb0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0000027a45dd9b90, 4;
    %load/vec4 v0000027a45dd8b50_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027a45dd8dd0_0, 0, 1;
    %load/vec4 v0000027a45dd9eb0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0000027a45dd8a10, 4;
    %store/vec4 v0000027a45dd9410_0, 0, 32;
    %load/vec4 v0000027a45dd9eb0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0000027a45dd8fb0, 4;
    %parti/s 1, 1, 2;
    %store/vec4 v0000027a45dd9f50_0, 0, 1;
    %jmp T_31.1;
T_31.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027a45dd8dd0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027a45dd9410_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027a45dd9f50_0, 0, 1;
T_31.1 ;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0000027a45dba2f0;
T_32 ;
    %wait E_0000027a45cfcb70;
    %load/vec4 v0000027a45dd9d70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027a45dda1d0_0, 0, 32;
T_32.2 ;
    %load/vec4 v0000027a45dda1d0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_32.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 3, v0000027a45dda1d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027a45dd8fb0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0000027a45dda1d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027a45ddab30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000027a45dda1d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027a45dd8a10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000027a45dda1d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027a45dd9b90, 0, 4;
    %load/vec4 v0000027a45dda1d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000027a45dda1d0_0, 0, 32;
    %jmp T_32.2;
T_32.3 ;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0000027a45dd9af0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.4, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0000027a45dd9eb0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027a45ddab30, 0, 4;
    %load/vec4 v0000027a45dda950_0;
    %load/vec4 v0000027a45dd9eb0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027a45dd8a10, 0, 4;
    %load/vec4 v0000027a45dd8b50_0;
    %load/vec4 v0000027a45dd9eb0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027a45dd9b90, 0, 4;
    %load/vec4 v0000027a45dd99b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.6, 8;
    %load/vec4 v0000027a45dd9eb0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0000027a45dd8fb0, 4;
    %cmpi/ne 3, 0, 2;
    %jmp/0xz  T_32.8, 4;
    %load/vec4 v0000027a45dd9eb0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0000027a45dd8fb0, 4;
    %addi 1, 0, 2;
    %load/vec4 v0000027a45dd9eb0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027a45dd8fb0, 0, 4;
T_32.8 ;
    %jmp T_32.7;
T_32.6 ;
    %load/vec4 v0000027a45dd9eb0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0000027a45dd8fb0, 4;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_32.10, 4;
    %load/vec4 v0000027a45dd9eb0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0000027a45dd8fb0, 4;
    %subi 1, 0, 2;
    %load/vec4 v0000027a45dd9eb0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027a45dd8fb0, 0, 4;
T_32.10 ;
T_32.7 ;
T_32.4 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0000027a45dba160;
T_33 ;
    %wait E_0000027a45cfcb70;
    %load/vec4 v0000027a45ddb030_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027a45dd8d30_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0000027a45dd9370_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.2, 8;
    %load/vec4 v0000027a45dda590_0;
    %assign/vec4 v0000027a45dd8d30_0, 0;
T_33.2 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0000027a45dba160;
T_34 ;
    %wait E_0000027a45cfcb70;
    %load/vec4 v0000027a45ddb030_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027a45ddabd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027a45ddadb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027a45dda3b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027a45ddaf90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027a45ddb530_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0000027a45dd9370_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.2, 8;
    %load/vec4 v0000027a45dda4f0_0;
    %assign/vec4 v0000027a45ddabd0_0, 0;
    %load/vec4 v0000027a45dd92d0_0;
    %assign/vec4 v0000027a45ddadb0_0, 0;
    %load/vec4 v0000027a45dda130_0;
    %assign/vec4 v0000027a45dda3b0_0, 0;
    %load/vec4 v0000027a45ddb490_0;
    %assign/vec4 v0000027a45ddaf90_0, 0;
    %load/vec4 v0000027a45ddaef0_0;
    %assign/vec4 v0000027a45ddb530_0, 0;
T_34.2 ;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0000027a45dbaf70;
T_35 ;
    %wait E_0000027a45cfcbb0;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0000027a45dd6b70_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027a45dd8470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027a45dd7750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027a45dd6df0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027a45dd71b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027a45dd74d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027a45dd6e90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027a45dd8150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027a45dd81f0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000027a45dd5f90_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027a45dd6490_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027a45dd6ad0_0, 0, 1;
    %load/vec4 v0000027a45dd6990_0;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_35.0, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_35.1, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_35.2, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_35.3, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_35.4, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_35.5, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_35.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_35.7, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_35.8, 6;
    %dup/vec4;
    %pushi/vec4 115, 0, 7;
    %cmp/u;
    %jmp/1 T_35.9, 6;
    %jmp T_35.11;
T_35.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027a45dd6e90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027a45dd7750_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000027a45dd5f90_0, 0, 3;
    %load/vec4 v0000027a45dd7b10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_35.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_35.13, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_35.14, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_35.15, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_35.16, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_35.17, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_35.18, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_35.19, 6;
    %jmp T_35.20;
T_35.12 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0000027a45dd6b70_0, 0, 6;
    %jmp T_35.20;
T_35.13 ;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v0000027a45dd6b70_0, 0, 6;
    %jmp T_35.20;
T_35.14 ;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0000027a45dd6b70_0, 0, 6;
    %jmp T_35.20;
T_35.15 ;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v0000027a45dd6b70_0, 0, 6;
    %jmp T_35.20;
T_35.16 ;
    %pushi/vec4 3, 0, 6;
    %store/vec4 v0000027a45dd6b70_0, 0, 6;
    %jmp T_35.20;
T_35.17 ;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v0000027a45dd6b70_0, 0, 6;
    %jmp T_35.20;
T_35.18 ;
    %pushi/vec4 5, 0, 6;
    %store/vec4 v0000027a45dd6b70_0, 0, 6;
    %jmp T_35.20;
T_35.19 ;
    %load/vec4 v0000027a45dd6d50_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0 T_35.21, 8;
    %pushi/vec4 7, 0, 6;
    %jmp/1 T_35.22, 8;
T_35.21 ; End of true expr.
    %pushi/vec4 6, 0, 6;
    %jmp/0 T_35.22, 8;
 ; End of false expr.
    %blend;
T_35.22;
    %store/vec4 v0000027a45dd6b70_0, 0, 6;
    %jmp T_35.20;
T_35.20 ;
    %pop/vec4 1;
    %jmp T_35.11;
T_35.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027a45dd6e90_0, 0, 1;
    %load/vec4 v0000027a45dd6d50_0;
    %cmpi/e 1, 0, 7;
    %jmp/0xz  T_35.23, 4;
    %load/vec4 v0000027a45dd7b10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_35.25, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_35.26, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_35.27, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_35.28, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_35.29, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_35.30, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_35.31, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_35.32, 6;
    %jmp T_35.33;
T_35.25 ;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v0000027a45dd6b70_0, 0, 6;
    %jmp T_35.33;
T_35.26 ;
    %pushi/vec4 33, 0, 6;
    %store/vec4 v0000027a45dd6b70_0, 0, 6;
    %jmp T_35.33;
T_35.27 ;
    %pushi/vec4 34, 0, 6;
    %store/vec4 v0000027a45dd6b70_0, 0, 6;
    %jmp T_35.33;
T_35.28 ;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0000027a45dd6b70_0, 0, 6;
    %jmp T_35.33;
T_35.29 ;
    %pushi/vec4 36, 0, 6;
    %store/vec4 v0000027a45dd6b70_0, 0, 6;
    %jmp T_35.33;
T_35.30 ;
    %pushi/vec4 37, 0, 6;
    %store/vec4 v0000027a45dd6b70_0, 0, 6;
    %jmp T_35.33;
T_35.31 ;
    %pushi/vec4 38, 0, 6;
    %store/vec4 v0000027a45dd6b70_0, 0, 6;
    %jmp T_35.33;
T_35.32 ;
    %pushi/vec4 39, 0, 6;
    %store/vec4 v0000027a45dd6b70_0, 0, 6;
    %jmp T_35.33;
T_35.33 ;
    %pop/vec4 1;
    %jmp T_35.24;
T_35.23 ;
    %load/vec4 v0000027a45dd7b10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_35.34, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_35.35, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_35.36, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_35.37, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_35.38, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_35.39, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_35.40, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_35.41, 6;
    %jmp T_35.42;
T_35.34 ;
    %load/vec4 v0000027a45dd6d50_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0 T_35.43, 8;
    %pushi/vec4 1, 0, 6;
    %jmp/1 T_35.44, 8;
T_35.43 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_35.44, 8;
 ; End of false expr.
    %blend;
T_35.44;
    %store/vec4 v0000027a45dd6b70_0, 0, 6;
    %jmp T_35.42;
T_35.35 ;
    %pushi/vec4 5, 0, 6;
    %store/vec4 v0000027a45dd6b70_0, 0, 6;
    %jmp T_35.42;
T_35.36 ;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v0000027a45dd6b70_0, 0, 6;
    %jmp T_35.42;
T_35.37 ;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0000027a45dd6b70_0, 0, 6;
    %jmp T_35.42;
T_35.38 ;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v0000027a45dd6b70_0, 0, 6;
    %jmp T_35.42;
T_35.39 ;
    %load/vec4 v0000027a45dd6d50_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0 T_35.45, 8;
    %pushi/vec4 7, 0, 6;
    %jmp/1 T_35.46, 8;
T_35.45 ; End of true expr.
    %pushi/vec4 6, 0, 6;
    %jmp/0 T_35.46, 8;
 ; End of false expr.
    %blend;
T_35.46;
    %store/vec4 v0000027a45dd6b70_0, 0, 6;
    %jmp T_35.42;
T_35.40 ;
    %pushi/vec4 3, 0, 6;
    %store/vec4 v0000027a45dd6b70_0, 0, 6;
    %jmp T_35.42;
T_35.41 ;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v0000027a45dd6b70_0, 0, 6;
    %jmp T_35.42;
T_35.42 ;
    %pop/vec4 1;
T_35.24 ;
    %jmp T_35.11;
T_35.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027a45dd6e90_0, 0, 1;
    %pushi/vec4 16, 0, 6;
    %store/vec4 v0000027a45dd6b70_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027a45dd7750_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000027a45dd5f90_0, 0, 3;
    %jmp T_35.11;
T_35.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027a45dd6e90_0, 0, 1;
    %pushi/vec4 17, 0, 6;
    %store/vec4 v0000027a45dd6b70_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027a45dd8470_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027a45dd7750_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000027a45dd5f90_0, 0, 3;
    %jmp T_35.11;
T_35.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027a45dd6e90_0, 0, 1;
    %pushi/vec4 18, 0, 6;
    %store/vec4 v0000027a45dd6b70_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027a45dd8470_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027a45dd7750_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027a45dd81f0_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000027a45dd5f90_0, 0, 3;
    %jmp T_35.11;
T_35.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027a45dd6e90_0, 0, 1;
    %pushi/vec4 19, 0, 6;
    %store/vec4 v0000027a45dd6b70_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027a45dd7750_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027a45dd81f0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000027a45dd5f90_0, 0, 3;
    %jmp T_35.11;
T_35.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027a45dd8150_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027a45dd8470_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027a45dd7750_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000027a45dd5f90_0, 0, 3;
    %load/vec4 v0000027a45dd7b10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_35.47, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_35.48, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_35.49, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_35.50, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_35.51, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_35.52, 6;
    %jmp T_35.53;
T_35.47 ;
    %pushi/vec4 10, 0, 6;
    %store/vec4 v0000027a45dd6b70_0, 0, 6;
    %jmp T_35.53;
T_35.48 ;
    %pushi/vec4 11, 0, 6;
    %store/vec4 v0000027a45dd6b70_0, 0, 6;
    %jmp T_35.53;
T_35.49 ;
    %pushi/vec4 12, 0, 6;
    %store/vec4 v0000027a45dd6b70_0, 0, 6;
    %jmp T_35.53;
T_35.50 ;
    %pushi/vec4 13, 0, 6;
    %store/vec4 v0000027a45dd6b70_0, 0, 6;
    %jmp T_35.53;
T_35.51 ;
    %pushi/vec4 14, 0, 6;
    %store/vec4 v0000027a45dd6b70_0, 0, 6;
    %jmp T_35.53;
T_35.52 ;
    %pushi/vec4 15, 0, 6;
    %store/vec4 v0000027a45dd6b70_0, 0, 6;
    %jmp T_35.53;
T_35.53 ;
    %pop/vec4 1;
    %jmp T_35.11;
T_35.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027a45dd6e90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027a45dd6df0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027a45dd74d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027a45dd7750_0, 0, 1;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0000027a45dd6b70_0, 0, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000027a45dd5f90_0, 0, 3;
    %jmp T_35.11;
T_35.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027a45dd71b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027a45dd7750_0, 0, 1;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0000027a45dd6b70_0, 0, 6;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000027a45dd5f90_0, 0, 3;
    %jmp T_35.11;
T_35.9 ;
    %load/vec4 v0000027a45dd7b10_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_35.54, 4;
    %load/vec4 v0000027a45dd7070_0;
    %parti/s 12, 20, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_35.56, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 12;
    %cmp/u;
    %jmp/1 T_35.57, 6;
    %jmp T_35.58;
T_35.56 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027a45dd6490_0, 0, 1;
    %jmp T_35.58;
T_35.57 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027a45dd6ad0_0, 0, 1;
    %jmp T_35.58;
T_35.58 ;
    %pop/vec4 1;
T_35.54 ;
    %jmp T_35.11;
T_35.11 ;
    %pop/vec4 1;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0000027a45dba480;
T_36 ;
    %wait E_0000027a45cfcb30;
    %load/vec4 v0000027a45dd63f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_36.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_36.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_36.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_36.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_36.4, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027a45dd6210_0, 0, 32;
    %jmp T_36.6;
T_36.0 ;
    %load/vec4 v0000027a45dd6fd0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0000027a45dd6fd0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000027a45dd6210_0, 0, 32;
    %jmp T_36.6;
T_36.1 ;
    %load/vec4 v0000027a45dd6fd0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0000027a45dd6fd0_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000027a45dd6fd0_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000027a45dd6210_0, 0, 32;
    %jmp T_36.6;
T_36.2 ;
    %load/vec4 v0000027a45dd6fd0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0000027a45dd6fd0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000027a45dd6fd0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000027a45dd6fd0_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000027a45dd6210_0, 0, 32;
    %jmp T_36.6;
T_36.3 ;
    %load/vec4 v0000027a45dd6fd0_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0000027a45dd6210_0, 0, 32;
    %jmp T_36.6;
T_36.4 ;
    %load/vec4 v0000027a45dd6fd0_0;
    %parti/s 1, 31, 6;
    %replicate 12;
    %load/vec4 v0000027a45dd6fd0_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000027a45dd6fd0_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000027a45dd6fd0_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000027a45dd6210_0, 0, 32;
    %jmp T_36.6;
T_36.6 ;
    %pop/vec4 1;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0000027a45dba480;
T_37 ;
    %wait E_0000027a45cfcb70;
    %load/vec4 v0000027a45dd8970_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027a45dd8ab0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027a45dd8790_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027a45dd9910_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027a45dd88d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027a45dd6350_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000027a45dd97d0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000027a45dda8b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000027a45dd9870_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000027a45dd7930_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027a45dd6c10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027a45dd7610_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027a45dd6a30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027a45dd9690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027a45ddae50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027a45dd8830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027a45dd83d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027a45dd72f0_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0000027a45dd7110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027a45dd8ab0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027a45dd8790_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027a45dd9910_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027a45dd88d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027a45dd6350_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000027a45dd97d0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000027a45dda8b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000027a45dd9870_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000027a45dd7930_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027a45dd6c10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027a45dd7610_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027a45dd6a30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027a45dd9690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027a45ddae50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027a45dd8830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027a45dd83d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027a45dd72f0_0, 0;
    %jmp T_37.3;
T_37.2 ;
    %load/vec4 v0000027a45dda630_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.4, 8;
    %load/vec4 v0000027a45dda810_0;
    %assign/vec4 v0000027a45dd8ab0_0, 0;
    %load/vec4 v0000027a45ddaa90_0;
    %assign/vec4 v0000027a45dd8790_0, 0;
    %load/vec4 v0000027a45dd9190_0;
    %assign/vec4 v0000027a45dd9910_0, 0;
    %load/vec4 v0000027a45dd8bf0_0;
    %assign/vec4 v0000027a45dd88d0_0, 0;
    %load/vec4 v0000027a45dd6210_0;
    %assign/vec4 v0000027a45dd6350_0, 0;
    %load/vec4 v0000027a45ddac70_0;
    %assign/vec4 v0000027a45dd97d0_0, 0;
    %load/vec4 v0000027a45dd95f0_0;
    %assign/vec4 v0000027a45dda8b0_0, 0;
    %load/vec4 v0000027a45dda450_0;
    %assign/vec4 v0000027a45dd9870_0, 0;
    %load/vec4 v0000027a45dd7570_0;
    %assign/vec4 v0000027a45dd7930_0, 0;
    %load/vec4 v0000027a45dd7f70_0;
    %assign/vec4 v0000027a45dd6c10_0, 0;
    %load/vec4 v0000027a45dd7250_0;
    %assign/vec4 v0000027a45dd7610_0, 0;
    %load/vec4 v0000027a45dd6850_0;
    %assign/vec4 v0000027a45dd6a30_0, 0;
    %load/vec4 v0000027a45dda090_0;
    %assign/vec4 v0000027a45dd9690_0, 0;
    %load/vec4 v0000027a45dd9c30_0;
    %assign/vec4 v0000027a45ddae50_0, 0;
    %load/vec4 v0000027a45dd9730_0;
    %assign/vec4 v0000027a45dd8830_0, 0;
    %load/vec4 v0000027a45dd8330_0;
    %assign/vec4 v0000027a45dd83d0_0, 0;
    %load/vec4 v0000027a45dd67b0_0;
    %assign/vec4 v0000027a45dd72f0_0, 0;
T_37.4 ;
T_37.3 ;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0000027a45dbade0;
T_38 ;
    %wait E_0000027a45cfc670;
    %load/vec4 v0000027a45dd2780_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_38.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_38.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_38.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_38.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_38.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_38.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_38.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_38.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_38.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_38.9, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_38.10, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_38.11, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_38.12, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_38.13, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_38.14, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_38.15, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_38.16, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_38.17, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_38.18, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_38.19, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_38.20, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_38.21, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_38.22, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_38.23, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_38.24, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_38.25, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_38.26, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_38.27, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_38.28, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027a45dd1740_0, 0, 32;
    %jmp T_38.30;
T_38.0 ;
    %load/vec4 v0000027a45dd2c80_0;
    %load/vec4 v0000027a45dd2d20_0;
    %add;
    %store/vec4 v0000027a45dd1740_0, 0, 32;
    %jmp T_38.30;
T_38.1 ;
    %load/vec4 v0000027a45dd2c80_0;
    %load/vec4 v0000027a45dd2d20_0;
    %sub;
    %store/vec4 v0000027a45dd1740_0, 0, 32;
    %jmp T_38.30;
T_38.2 ;
    %load/vec4 v0000027a45dd2c80_0;
    %load/vec4 v0000027a45dd2d20_0;
    %and;
    %store/vec4 v0000027a45dd1740_0, 0, 32;
    %jmp T_38.30;
T_38.3 ;
    %load/vec4 v0000027a45dd2c80_0;
    %load/vec4 v0000027a45dd2d20_0;
    %or;
    %store/vec4 v0000027a45dd1740_0, 0, 32;
    %jmp T_38.30;
T_38.4 ;
    %load/vec4 v0000027a45dd2c80_0;
    %load/vec4 v0000027a45dd2d20_0;
    %xor;
    %store/vec4 v0000027a45dd1740_0, 0, 32;
    %jmp T_38.30;
T_38.5 ;
    %load/vec4 v0000027a45dd2c80_0;
    %load/vec4 v0000027a45dd2d20_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0000027a45dd1740_0, 0, 32;
    %jmp T_38.30;
T_38.6 ;
    %load/vec4 v0000027a45dd2c80_0;
    %load/vec4 v0000027a45dd2d20_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0000027a45dd1740_0, 0, 32;
    %jmp T_38.30;
T_38.7 ;
    %load/vec4 v0000027a45dd2c80_0;
    %load/vec4 v0000027a45dd2d20_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0000027a45dd1740_0, 0, 32;
    %jmp T_38.30;
T_38.8 ;
    %load/vec4 v0000027a45dd2c80_0;
    %load/vec4 v0000027a45dd2d20_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_38.31, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_38.32, 8;
T_38.31 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_38.32, 8;
 ; End of false expr.
    %blend;
T_38.32;
    %store/vec4 v0000027a45dd1740_0, 0, 32;
    %jmp T_38.30;
T_38.9 ;
    %load/vec4 v0000027a45dd2c80_0;
    %load/vec4 v0000027a45dd2d20_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_38.33, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_38.34, 8;
T_38.33 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_38.34, 8;
 ; End of false expr.
    %blend;
T_38.34;
    %store/vec4 v0000027a45dd1740_0, 0, 32;
    %jmp T_38.30;
T_38.10 ;
    %load/vec4 v0000027a45dd2d20_0;
    %store/vec4 v0000027a45dd1740_0, 0, 32;
    %jmp T_38.30;
T_38.11 ;
    %load/vec4 v0000027a45dd2c80_0;
    %load/vec4 v0000027a45dd2d20_0;
    %add;
    %store/vec4 v0000027a45dd1740_0, 0, 32;
    %jmp T_38.30;
T_38.12 ;
    %load/vec4 v0000027a45dd2c80_0;
    %addi 4, 0, 32;
    %store/vec4 v0000027a45dd1740_0, 0, 32;
    %jmp T_38.30;
T_38.13 ;
    %load/vec4 v0000027a45dd2c80_0;
    %addi 4, 0, 32;
    %store/vec4 v0000027a45dd1740_0, 0, 32;
    %jmp T_38.30;
T_38.14 ;
    %load/vec4 v0000027a45dd2c80_0;
    %load/vec4 v0000027a45dd2d20_0;
    %add;
    %store/vec4 v0000027a45dd1740_0, 0, 32;
    %jmp T_38.30;
T_38.15 ;
    %load/vec4 v0000027a45dd2c80_0;
    %load/vec4 v0000027a45dd2d20_0;
    %add;
    %store/vec4 v0000027a45dd1740_0, 0, 32;
    %jmp T_38.30;
T_38.16 ;
    %load/vec4 v0000027a45dd2c80_0;
    %load/vec4 v0000027a45dd2d20_0;
    %add;
    %store/vec4 v0000027a45dd1740_0, 0, 32;
    %jmp T_38.30;
T_38.17 ;
    %load/vec4 v0000027a45dd2c80_0;
    %load/vec4 v0000027a45dd2d20_0;
    %add;
    %store/vec4 v0000027a45dd1740_0, 0, 32;
    %jmp T_38.30;
T_38.18 ;
    %load/vec4 v0000027a45dd2c80_0;
    %load/vec4 v0000027a45dd2d20_0;
    %add;
    %store/vec4 v0000027a45dd1740_0, 0, 32;
    %jmp T_38.30;
T_38.19 ;
    %load/vec4 v0000027a45dd2c80_0;
    %load/vec4 v0000027a45dd2d20_0;
    %add;
    %store/vec4 v0000027a45dd1740_0, 0, 32;
    %jmp T_38.30;
T_38.20 ;
    %load/vec4 v0000027a45dd2d20_0;
    %store/vec4 v0000027a45dd1740_0, 0, 32;
    %jmp T_38.30;
T_38.21 ;
    %load/vec4 v0000027a45dd2320_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0000027a45dd1740_0, 0, 32;
    %jmp T_38.30;
T_38.22 ;
    %load/vec4 v0000027a45dd2320_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0000027a45dd1740_0, 0, 32;
    %jmp T_38.30;
T_38.23 ;
    %load/vec4 v0000027a45dd2140_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0000027a45dd1740_0, 0, 32;
    %jmp T_38.30;
T_38.24 ;
    %load/vec4 v0000027a45dd17e0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0000027a45dd1740_0, 0, 32;
    %jmp T_38.30;
T_38.25 ;
    %load/vec4 v0000027a45dd1a60_0;
    %store/vec4 v0000027a45dd1740_0, 0, 32;
    %jmp T_38.30;
T_38.26 ;
    %load/vec4 v0000027a45dd1b00_0;
    %store/vec4 v0000027a45dd1740_0, 0, 32;
    %jmp T_38.30;
T_38.27 ;
    %load/vec4 v0000027a45dd1240_0;
    %store/vec4 v0000027a45dd1740_0, 0, 32;
    %jmp T_38.30;
T_38.28 ;
    %load/vec4 v0000027a45dcf080_0;
    %store/vec4 v0000027a45dd1740_0, 0, 32;
    %jmp T_38.30;
T_38.30 ;
    %pop/vec4 1;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0000027a45dba7a0;
T_39 ;
    %wait E_0000027a45cfc630;
    %load/vec4 v0000027a45dd00c0_0;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_39.0, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_39.1, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_39.2, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_39.3, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_39.4, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_39.5, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027a45dd05c0_0, 0, 1;
    %jmp T_39.7;
T_39.0 ;
    %load/vec4 v0000027a45dd0020_0;
    %store/vec4 v0000027a45dd05c0_0, 0, 1;
    %jmp T_39.7;
T_39.1 ;
    %load/vec4 v0000027a45dd0020_0;
    %nor/r;
    %store/vec4 v0000027a45dd05c0_0, 0, 1;
    %jmp T_39.7;
T_39.2 ;
    %load/vec4 v0000027a45dd12e0_0;
    %store/vec4 v0000027a45dd05c0_0, 0, 1;
    %jmp T_39.7;
T_39.3 ;
    %load/vec4 v0000027a45dd12e0_0;
    %nor/r;
    %store/vec4 v0000027a45dd05c0_0, 0, 1;
    %jmp T_39.7;
T_39.4 ;
    %load/vec4 v0000027a45dd0f20_0;
    %store/vec4 v0000027a45dd05c0_0, 0, 1;
    %jmp T_39.7;
T_39.5 ;
    %load/vec4 v0000027a45dd0f20_0;
    %nor/r;
    %store/vec4 v0000027a45dd05c0_0, 0, 1;
    %jmp T_39.7;
T_39.7 ;
    %pop/vec4 1;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0000027a45dba7a0;
T_40 ;
    %wait E_0000027a45cfd370;
    %load/vec4 v0000027a45dcf3a0_0;
    %load/vec4 v0000027a45dd00c0_0;
    %pushi/vec4 19, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %load/vec4 v0000027a45dd0c00_0;
    %parti/s 31, 1, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000027a45dcfe40_0, 0, 32;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v0000027a45dd0c00_0;
    %store/vec4 v0000027a45dcfe40_0, 0, 32;
T_40.1 ;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0000027a45dba7a0;
T_41 ;
    %wait E_0000027a45cfcb70;
    %load/vec4 v0000027a45dcf6c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027a45dd03e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027a45dcfbc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027a45dd1380_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000027a45dcf580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027a45dd0ca0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027a45dcfee0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027a45dd1100_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027a45dcf4e0_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v0000027a45dcfd00_0;
    %assign/vec4 v0000027a45dd03e0_0, 0;
    %load/vec4 v0000027a45dd0c00_0;
    %assign/vec4 v0000027a45dcfbc0_0, 0;
    %load/vec4 v0000027a45dd14c0_0;
    %assign/vec4 v0000027a45dd1380_0, 0;
    %load/vec4 v0000027a45dd0480_0;
    %assign/vec4 v0000027a45dcf580_0, 0;
    %load/vec4 v0000027a45dd11a0_0;
    %assign/vec4 v0000027a45dd0ca0_0, 0;
    %load/vec4 v0000027a45dcfc60_0;
    %assign/vec4 v0000027a45dcfee0_0, 0;
    %load/vec4 v0000027a45dcf440_0;
    %assign/vec4 v0000027a45dd1100_0, 0;
    %load/vec4 v0000027a45dcff80_0;
    %assign/vec4 v0000027a45dcf4e0_0, 0;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0000027a45ddce60;
T_42 ;
    %wait E_0000027a45cfcb70;
    %load/vec4 v0000027a45dd3ab0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027a45dd4b90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027a45ddb5d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027a45dd5310_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000027a45dd3b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027a45dd4410_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027a45dd5c70_0, 0;
    %jmp T_42.1;
T_42.0 ;
    %load/vec4 v0000027a45dd53b0_0;
    %assign/vec4 v0000027a45dd4b90_0, 0;
    %load/vec4 v0000027a45ddb0d0_0;
    %assign/vec4 v0000027a45ddb5d0_0, 0;
    %load/vec4 v0000027a45ddb170_0;
    %assign/vec4 v0000027a45dd5310_0, 0;
    %load/vec4 v0000027a45dd38d0_0;
    %assign/vec4 v0000027a45dd3b50_0, 0;
    %load/vec4 v0000027a45dd3bf0_0;
    %assign/vec4 v0000027a45dd4410_0, 0;
    %load/vec4 v0000027a45dd4370_0;
    %assign/vec4 v0000027a45dd5c70_0, 0;
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0000027a45ddc050;
T_43 ;
    %wait E_0000027a45cfcb70;
    %load/vec4 v0000027a45dd5090_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027a45dd4870_0, 0, 32;
T_43.2 ;
    %load/vec4 v0000027a45dd4870_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_43.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000027a45dd4870_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027a45dd3c90, 0, 4;
    %load/vec4 v0000027a45dd4870_0;
    %addi 1, 0, 32;
    %store/vec4 v0000027a45dd4870_0, 0, 32;
    %jmp T_43.2;
T_43.3 ;
    %jmp T_43.1;
T_43.0 ;
    %load/vec4 v0000027a45dd3d30_0;
    %load/vec4 v0000027a45dd3a10_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.4, 8;
    %load/vec4 v0000027a45dd59f0_0;
    %load/vec4 v0000027a45dd3a10_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027a45dd3c90, 0, 4;
T_43.4 ;
T_43.1 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0000027a45dbaac0;
T_44 ;
    %wait E_0000027a45cfcab0;
    %load/vec4 v0000027a45dd0160_0;
    %load/vec4 v0000027a45dd16a0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000027a45dd16a0_0;
    %load/vec4 v0000027a45dd7430_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000027a45dd0200_0, 0, 2;
    %jmp T_44.1;
T_44.0 ;
    %load/vec4 v0000027a45dd8010_0;
    %load/vec4 v0000027a45dd7890_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000027a45dd7890_0;
    %load/vec4 v0000027a45dd7430_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000027a45dd0200_0, 0, 2;
    %jmp T_44.3;
T_44.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000027a45dd0200_0, 0, 2;
T_44.3 ;
T_44.1 ;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0000027a45dbaac0;
T_45 ;
    %wait E_0000027a45cfc9f0;
    %load/vec4 v0000027a45dd0160_0;
    %load/vec4 v0000027a45dd16a0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000027a45dd16a0_0;
    %load/vec4 v0000027a45dd7c50_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000027a45dcf9e0_0, 0, 2;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v0000027a45dd8010_0;
    %load/vec4 v0000027a45dd7890_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000027a45dd7890_0;
    %load/vec4 v0000027a45dd7c50_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000027a45dcf9e0_0, 0, 2;
    %jmp T_45.3;
T_45.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000027a45dcf9e0_0, 0, 2;
T_45.3 ;
T_45.1 ;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0000027a45dbaac0;
T_46 ;
    %wait E_0000027a45cfc7b0;
    %load/vec4 v0000027a45dd0160_0;
    %load/vec4 v0000027a45dd16a0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000027a45dd16a0_0;
    %load/vec4 v0000027a45dd7390_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000027a45dcf800_0, 0, 2;
    %jmp T_46.1;
T_46.0 ;
    %load/vec4 v0000027a45dd8010_0;
    %load/vec4 v0000027a45dd7890_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000027a45dd7890_0;
    %load/vec4 v0000027a45dd7390_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000027a45dcf800_0, 0, 2;
    %jmp T_46.3;
T_46.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000027a45dcf800_0, 0, 2;
T_46.3 ;
T_46.1 ;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0000027a45dbaac0;
T_47 ;
    %wait E_0000027a45cfc770;
    %load/vec4 v0000027a45dd0160_0;
    %load/vec4 v0000027a45dd16a0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000027a45dd16a0_0;
    %load/vec4 v0000027a45dd8290_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000027a45dcf8a0_0, 0, 2;
    %jmp T_47.1;
T_47.0 ;
    %load/vec4 v0000027a45dd8010_0;
    %load/vec4 v0000027a45dd7890_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000027a45dd7890_0;
    %load/vec4 v0000027a45dd8290_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000027a45dcf8a0_0, 0, 2;
    %jmp T_47.3;
T_47.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000027a45dcf8a0_0, 0, 2;
T_47.3 ;
T_47.1 ;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0000027a45dbaac0;
T_48 ;
    %wait E_0000027a45cfc6b0;
    %load/vec4 v0000027a45dd85b0_0;
    %load/vec4 v0000027a45dd7bb0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000027a45dd7bb0_0;
    %load/vec4 v0000027a45dd7430_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000027a45dd7bb0_0;
    %load/vec4 v0000027a45dd7c50_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027a45dd7a70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027a45dd79d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027a45dd76b0_0, 0, 1;
    %jmp T_48.1;
T_48.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027a45dd7a70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027a45dd79d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027a45dd76b0_0, 0, 1;
T_48.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027a45dd68f0_0, 0, 1;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0000027a45b66270;
T_49 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027a45de4510_0, 0, 1;
T_49.0 ;
    %delay 10000, 0;
    %load/vec4 v0000027a45de4510_0;
    %inv;
    %store/vec4 v0000027a45de4510_0, 0, 1;
    %jmp T_49.0;
    %end;
    .thread T_49;
    .scope S_0000027a45b66270;
T_50 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027a45de5550_0, 0, 1;
    %delay 40000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027a45de5550_0, 0, 1;
    %end;
    .thread T_50;
    .scope S_0000027a45b66270;
T_51 ;
    %wait E_0000027a45cfd2f0;
    %load/vec4 v0000027a45de50f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.0, 8;
    %load/vec4 v0000027a45de5050_0;
    %load/vec4 v0000027a45de3b10_0;
    %parti/s 10, 2, 3;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027a45de2df0, 0, 4;
T_51.0 ;
    %jmp T_51;
    .thread T_51;
    .scope S_0000027a45b66270;
T_52 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027a45de52d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027a45de5190_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027a45de5370_0, 0, 32;
T_52.0 ;
    %load/vec4 v0000027a45de5370_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_52.1, 5;
    %pushi/vec4 19, 0, 32;
    %ix/getv/s 4, v0000027a45de5370_0;
    %store/vec4a v0000027a45de54b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0000027a45de5370_0;
    %store/vec4a v0000027a45de2df0, 4, 0;
    %load/vec4 v0000027a45de5370_0;
    %addi 1, 0, 32;
    %store/vec4 v0000027a45de5370_0, 0, 32;
    %jmp T_52.0;
T_52.1 ;
    %pushi/vec4 10485907, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027a45de54b0, 4, 0;
    %pushi/vec4 20971795, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027a45de54b0, 4, 0;
    %pushi/vec4 2130355, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027a45de54b0, 4, 0;
    %pushi/vec4 3153955, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027a45de54b0, 4, 0;
    %pushi/vec4 7340563, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027a45de54b0, 4, 0;
    %pushi/vec4 37847603, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027a45de54b0, 4, 0;
    %pushi/vec4 4203043, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027a45de54b0, 4, 0;
    %pushi/vec4 1082979, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027a45de54b0, 4, 0;
    %pushi/vec4 659, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027a45de54b0, 4, 0;
    %pushi/vec4 44040851, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027a45de54b0, 4, 0;
    %pushi/vec4 5252131, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027a45de54b0, 4, 0;
    %pushi/vec4 8963, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027a45de54b0, 4, 0;
    %pushi/vec4 10683155, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027a45de54b0, 4, 0;
    %pushi/vec4 6301219, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027a45de54b0, 4, 0;
    %pushi/vec4 111, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027a45de54b0, 4, 0;
    %vpi_call 10 97 "$display", "========================================" {0 0 0};
    %vpi_call 10 98 "$display", "  RISC-V CPU Simple Test" {0 0 0};
    %vpi_call 10 99 "$display", "========================================" {0 0 0};
    %delay 800000, 0;
    %vpi_call 10 105 "$display", "\012--- Results ---" {0 0 0};
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000027a45de2df0, 4;
    %cmpi/e 30, 0, 32;
    %jmp/0xz  T_52.2, 6;
    %vpi_call 10 109 "$display", "[PASS] Test 1: ADD 10+20=30" {0 0 0};
    %load/vec4 v0000027a45de52d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000027a45de52d0_0, 0, 32;
    %jmp T_52.3;
T_52.2 ;
    %vpi_call 10 112 "$display", "[FAIL] Test 1: ADD - Got %0d, Expected 30", &A<v0000027a45de2df0, 0> {0 0 0};
    %load/vec4 v0000027a45de5190_0;
    %addi 1, 0, 32;
    %store/vec4 v0000027a45de5190_0, 0, 32;
T_52.3 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000027a45de2df0, 4;
    %cmpi/e 210, 0, 32;
    %jmp/0xz  T_52.4, 6;
    %vpi_call 10 118 "$display", "[PASS] Test 2: MUL 30*7=210" {0 0 0};
    %load/vec4 v0000027a45de52d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000027a45de52d0_0, 0, 32;
    %jmp T_52.5;
T_52.4 ;
    %vpi_call 10 121 "$display", "[FAIL] Test 2: MUL - Got %0d, Expected 210", &A<v0000027a45de2df0, 1> {0 0 0};
    %load/vec4 v0000027a45de5190_0;
    %addi 1, 0, 32;
    %store/vec4 v0000027a45de5190_0, 0, 32;
T_52.5 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000027a45de2df0, 4;
    %cmpi/e 42, 0, 32;
    %jmp/0xz  T_52.6, 6;
    %vpi_call 10 127 "$display", "[PASS] Test 3: BEQ branch taken" {0 0 0};
    %load/vec4 v0000027a45de52d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000027a45de52d0_0, 0, 32;
    %jmp T_52.7;
T_52.6 ;
    %vpi_call 10 130 "$display", "[FAIL] Test 3: BEQ - Got %0d, Expected 42", &A<v0000027a45de2df0, 2> {0 0 0};
    %load/vec4 v0000027a45de5190_0;
    %addi 1, 0, 32;
    %store/vec4 v0000027a45de5190_0, 0, 32;
T_52.7 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000027a45de2df0, 4;
    %cmpi/e 40, 0, 32;
    %jmp/0xz  T_52.8, 6;
    %vpi_call 10 136 "$display", "[PASS] Test 4: Load-Use hazard" {0 0 0};
    %load/vec4 v0000027a45de52d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000027a45de52d0_0, 0, 32;
    %jmp T_52.9;
T_52.8 ;
    %vpi_call 10 139 "$display", "[FAIL] Test 4: LW-ADD - Got %0d, Expected 40", &A<v0000027a45de2df0, 3> {0 0 0};
    %load/vec4 v0000027a45de5190_0;
    %addi 1, 0, 32;
    %store/vec4 v0000027a45de5190_0, 0, 32;
T_52.9 ;
    %vpi_call 10 144 "$display", "\012========================================" {0 0 0};
    %load/vec4 v0000027a45de52d0_0;
    %load/vec4 v0000027a45de5190_0;
    %add;
    %vpi_call 10 145 "$display", "  Total: %0d, Passed: %0d, Failed: %0d", S<0,vec4,s32>, v0000027a45de52d0_0, v0000027a45de5190_0 {1 0 0};
    %load/vec4 v0000027a45de5190_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_52.10, 4;
    %vpi_call 10 148 "$display", "  STATUS: ALL TESTS PASSED!" {0 0 0};
    %jmp T_52.11;
T_52.10 ;
    %vpi_call 10 150 "$display", "  STATUS: %0d TESTS FAILED", v0000027a45de5190_0 {0 0 0};
T_52.11 ;
    %vpi_call 10 151 "$display", "========================================" {0 0 0};
    %vpi_call 10 153 "$finish" {0 0 0};
    %end;
    .thread T_52;
    .scope S_0000027a45b66270;
T_53 ;
    %delay 2000000, 0;
    %vpi_call 10 159 "$display", "TIMEOUT!" {0 0 0};
    %vpi_call 10 160 "$finish" {0 0 0};
    %end;
    .thread T_53;
# The file index is used to find the file name in the following table.
:file_names 22;
    "N/A";
    "<interactive>";
    "src/utils/advanced_branch_predictor.v";
    "src/utils/csr_reg.v";
    "src/memory/data_bram.v";
    "src/pipeline/if_stage.v";
    "src/memory/inst_bram.v";
    "src/utils/mmu.v";
    "src/utils/pmp.v";
    "src/utils/return_address_stack.v";
    "sim/tb_riscv_cpu_simple.v";
    "src/riscv_cpu_top.v";
    "src/pipeline/ex_stage.v";
    "src/core/ALU.v";
    "src/core/hazard_unit.v";
    "src/pipeline/id_stage.v";
    "src/core/control_unit.v";
    "src/pipeline/if_stage_bp.v";
    "src/utils/branch_predictor.v";
    "src/pipeline/mem_stage.v";
    "src/pipeline/regfile.v";
    "src/pipeline/wb_stage.v";
