C:\lscc\iCEcube2.2020.12\synpbase\bin64\m_generic.exe  -prodtype  synplify_pro   -encrypt  -pro  -rundir  C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\PROJECTS\project4_test\project4_test_Implmnt   -part iCE40HX1K  -package VQ100    -maxfan 10000 -RWCheckOnRam 0 -pipe -fixgatedclocks 1 -fixgeneratedclocks 1 -summaryfile C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\PROJECTS\project4_test\project4_test_Implmnt\synlog\report\project4_test_premap.xml  -oedif  C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\PROJECTS\project4_test\project4_test_Implmnt\project4_test.edf  -conchk_prepass  C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\PROJECTS\project4_test\project4_test_Implmnt\project4_test_cck.rpt   -autoconstraint  -freq 1.000   -tcl  C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\Go_Board_Clock_Constraint.sdc  C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\PROJECTS\project4_test\project4_test_Implmnt\synwork\project4_test_mult.srs  -flow prepass  -gcc_prepass  -osrd  C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\PROJECTS\project4_test\project4_test_Implmnt\synwork\project4_test_prem.srd  -qsap  C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\PROJECTS\project4_test\project4_test_Implmnt\project4_test.sap  -devicelib  C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v  -ologparam  C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\PROJECTS\project4_test\project4_test_Implmnt\syntmp\project4_test.plg  -osyn  C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\PROJECTS\project4_test\project4_test_Implmnt\synwork\project4_test_prem.srd  -prjdir  C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\PROJECTS\project4_test\  -prjname  project4_test_syn  -log  C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\PROJECTS\project4_test\project4_test_Implmnt\synlog\project4_test_premap.srr 
rc:0 success:1 runtime:0
file:C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\PROJECTS\project4_test\project4_test_Implmnt\project4_test.edf|io:o|time:0|size:0|exec:0
file:C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\PROJECTS\project4_test\project4_test_Implmnt\project4_test_cck.rpt|io:o|time:1730031670|size:2173|exec:0
file:C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\Go_Board_Clock_Constraint.sdc|io:i|time:1730022319|size:356|exec:0
file:C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\PROJECTS\project4_test\project4_test_Implmnt\synwork\project4_test_mult.srs|io:i|time:1730031670|size:1596|exec:0
file:C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\PROJECTS\project4_test\project4_test_Implmnt\synwork\project4_test_prem.srd|io:o|time:1730031670|size:2296|exec:0
file:C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\PROJECTS\project4_test\project4_test_Implmnt\project4_test.sap|io:o|time:1730031670|size:325|exec:0
file:C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v|io:i|time:1728749872|size:224837|exec:0
file:C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\PROJECTS\project4_test\project4_test_Implmnt\syntmp\project4_test.plg|io:o|time:1730031670|size:0|exec:0
file:C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\PROJECTS\project4_test\project4_test_Implmnt\synwork\project4_test_prem.srd|io:o|time:1730031670|size:2296|exec:0
file:C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\PROJECTS\project4_test\project4_test_Implmnt\synlog\project4_test_premap.srr|io:o|time:1730031670|size:3252|exec:0
file:C:\lscc\iCEcube2.2020.12\synpbase\bin\m_generic.exe|io:i|time:1728749870|size:17853440|exec:1
file:C:\lscc\iCEcube2.2020.12\synpbase\bin64\m_generic.exe|io:i|time:1728749871|size:32355840|exec:1
