// Seed: 1089044528
module module_0 (
    output id_0,
    output id_1,
    input id_2,
    output logic id_3
);
  type_7(
      1'b0 ^ (1), id_2, id_0 + 1
  );
  always @(negedge 1'b0) begin
    id_1 <= id_2;
  end
  always @(1) begin
    id_0 = 1;
  end
  logic id_4;
  logic id_5;
endmodule
