# //  Questa Sim
# //  Version 2024.2 linux May 20 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# vsim -i -classdebug -msgmode both -do "set NoQuitOnFinish 1; do wave.do" optimized_debug_top_tb 
# Start time: 18:46:55 on Feb 12,2025
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.wb_if(fast__1)
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.iicmb_m_wb(str)#1
# Loading work.wishbone(rtl)#1
# Loading ieee.numeric_std(body)
# Loading work.iicmb_pkg(body)
# Loading work.regblock(rtl)#1
# Loading work.iicmb_int_pkg(body)
# Loading work.iicmb_m(str)#1
# Loading work.mbyte(rtl)#1
# Loading work.mbit(rtl)#1
# Loading work.conditioner_mux(str)#1
# Loading work.conditioner(str)#1
# Loading work.filter(rtl)#1
# Loading work.bus_state(rtl)#1
# set NoQuitOnFinish 1
# 1
#  do wave.do
run -all
# ** Note: $finish    : ../testbench/top.sv(117)
#    Time: 1600 ns  Iteration: 0  Instance: /top
# 1
# Break in NamedBeginStat timeout at ../testbench/top.sv line 117
# End time: 18:48:35 on Feb 12,2025, Elapsed time: 0:01:40
# Errors: 0, Warnings: 0
