/// Auto-generated register definitions for USART3
/// Device: ATSAM3X8E
/// Vendor: Atmel
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>

namespace alloy::hal::atmel::atsam3x8e::atsam3x8e::usart3 {

// ============================================================================
// USART3 - Universal Synchronous Asynchronous Receiver Transmitter 3
// Base Address: 0x400A4000
// ============================================================================

/// USART3 Register Structure
struct USART3_Registers {

    /// Control Register
    /// Offset: 0x0000
    /// Access: write-only
    volatile uint32_t CR;

    /// Control Register
    /// Offset: 0x0000
    /// Access: write-only
    volatile uint32_t CR_SPI_MODE;

    /// Mode Register
    /// Offset: 0x0004
    /// Access: read-write
    volatile uint32_t MR;

    /// Mode Register
    /// Offset: 0x0004
    /// Access: read-write
    volatile uint32_t MR_SPI_MODE;

    /// Interrupt Enable Register
    /// Offset: 0x0008
    /// Access: write-only
    volatile uint32_t IER;

    /// Interrupt Enable Register
    /// Offset: 0x0008
    /// Access: write-only
    volatile uint32_t IER_SPI_MODE;

    /// Interrupt Enable Register
    /// Offset: 0x0008
    /// Access: write-only
    volatile uint32_t IER_LIN_MODE;

    /// Interrupt Disable Register
    /// Offset: 0x000C
    /// Access: write-only
    volatile uint32_t IDR;

    /// Interrupt Disable Register
    /// Offset: 0x000C
    /// Access: write-only
    volatile uint32_t IDR_SPI_MODE;

    /// Interrupt Disable Register
    /// Offset: 0x000C
    /// Access: write-only
    volatile uint32_t IDR_LIN_MODE;

    /// Interrupt Mask Register
    /// Offset: 0x0010
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t IMR;

    /// Interrupt Mask Register
    /// Offset: 0x0010
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t IMR_SPI_MODE;

    /// Interrupt Mask Register
    /// Offset: 0x0010
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t IMR_LIN_MODE;

    /// Channel Status Register
    /// Offset: 0x0014
    /// Access: read-only
    volatile uint32_t CSR;

    /// Channel Status Register
    /// Offset: 0x0014
    /// Access: read-only
    volatile uint32_t CSR_SPI_MODE;

    /// Channel Status Register
    /// Offset: 0x0014
    /// Access: read-only
    volatile uint32_t CSR_LIN_MODE;

    /// Receive Holding Register
    /// Offset: 0x0018
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t RHR;

    /// Transmit Holding Register
    /// Offset: 0x001C
    /// Access: write-only
    volatile uint32_t THR;

    /// Baud Rate Generator Register
    /// Offset: 0x0020
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t BRGR;

    /// Receiver Time-out Register
    /// Offset: 0x0024
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t RTOR;

    /// Transmitter Timeguard Register
    /// Offset: 0x0028
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t TTGR;
    uint8_t RESERVED_002C[20]; ///< Reserved

    /// FI DI Ratio Register
    /// Offset: 0x0040
    /// Reset value: 0x00000174
    /// Access: read-write
    volatile uint32_t FIDI;

    /// Number of Errors Register
    /// Offset: 0x0044
    /// Access: read-only
    volatile uint32_t NER;
    uint8_t RESERVED_0048[4]; ///< Reserved

    /// IrDA Filter Register
    /// Offset: 0x004C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t IF;

    /// Manchester Configuration Register
    /// Offset: 0x0050
    /// Reset value: 0xB0011004
    /// Access: read-write
    volatile uint32_t MAN;

    /// LIN Mode Register
    /// Offset: 0x0054
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t LINMR;

    /// LIN Identifier Register
    /// Offset: 0x0058
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t LINIR;

    /// LIN Baud Rate Register
    /// Offset: 0x005C
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t LINBRR;
    uint8_t RESERVED_0060[132]; ///< Reserved

    /// Write Protection Mode Register
    /// Offset: 0x00E4
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t WPMR;

    /// Write Protection Status Register
    /// Offset: 0x00E8
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t WPSR;
    uint8_t RESERVED_00EC[20]; ///< Reserved

    /// Receive Pointer Register
    /// Offset: 0x0100
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t RPR;

    /// Receive Counter Register
    /// Offset: 0x0104
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t RCR;

    /// Transmit Pointer Register
    /// Offset: 0x0108
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t TPR;

    /// Transmit Counter Register
    /// Offset: 0x010C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t TCR;

    /// Receive Next Pointer Register
    /// Offset: 0x0110
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t RNPR;

    /// Receive Next Counter Register
    /// Offset: 0x0114
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t RNCR;

    /// Transmit Next Pointer Register
    /// Offset: 0x0118
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t TNPR;

    /// Transmit Next Counter Register
    /// Offset: 0x011C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t TNCR;

    /// Transfer Control Register
    /// Offset: 0x0120
    /// Reset value: 0x00000000
    /// Access: write-only
    volatile uint32_t PTCR;

    /// Transfer Status Register
    /// Offset: 0x0124
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t PTSR;
};

static_assert(sizeof(USART3_Registers) >= 296, "USART3_Registers size mismatch");

/// USART3 peripheral instance
constexpr USART3_Registers* USART3 = 
    reinterpret_cast<USART3_Registers*>(0x400A4000);

}  // namespace alloy::hal::atmel::atsam3x8e::atsam3x8e::usart3
