phase-frequency detectors; fast frequency acquisition; CMOS process; clock
	generator; latch-based PFD architecture; phase-locked loop; GSamples/s
	PLL; pass-transistor DFF PFD architecture; 1.25 GHz; 1.5 GHz; 0.25
	micron
