<stg><name>a_star_len</name>


<trans_list>

<trans id="369" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="442" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7016" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="443" from="2" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7016" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="372" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="445" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond15" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="446" from="4" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond15" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="375" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="376" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="377" from="6" to="41">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="379" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="380" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="381" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln170" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="438" from="9" to="41">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln170" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="383" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="448" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="449" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="453" from="13" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_1" val="0"/>
<literal name="icmp_ln93_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92_1" val="0"/>
<literal name="icmp_ln93" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln93_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="454" from="13" to="38">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="1"/>
<literal name="icmp_ln93_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln92" val="1"/>
<literal name="icmp_ln92_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="392" from="14" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln176" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="433" from="14" to="41">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln176" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="394" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="395" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="396" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="397" from="18" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="398" from="18" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="400" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="401" from="20" to="37">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="and_ln190" val="1"/>
</and_exp><and_exp><literal name="tmp" val="0"/>
<literal name="and_ln190_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="402" from="20" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="and_ln190_1" val="0"/>
<literal name="and_ln190" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="432" from="20" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="405" from="21" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln193" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="406" from="21" to="37">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln193" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="408" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="409" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="410" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="411" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="412" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="413" from="27" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="414" from="27" to="37">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="416" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="417" from="29" to="37">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="418" from="29" to="30">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="1"/>
<literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="430" from="29" to="41">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="1"/>
<literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="419" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="456" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="457" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="460" from="33" to="36">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp><and_exp><literal name="icmp_ln107" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="461" from="33" to="34">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
<literal name="icmp_ln112" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="458" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="459" from="35" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="429" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="431" from="37" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="450" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="451" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="452" from="40" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
_ZL7abs_subtt.exit.i:0 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %local_ram, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="64" op_6_bw="64" op_7_bw="64">
<![CDATA[
_ZL7abs_subtt.exit.i:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %open_set_heap_f_score, i16 %open_set_heap_g_score, i16 %open_set_heap_x, i16 %open_set_heap_y, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
_ZL7abs_subtt.exit.i:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %closed_set, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZL7abs_subtt.exit.i:3 %goal_y_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %goal_y

]]></Node>
<StgValue><ssdm name="goal_y_read"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZL7abs_subtt.exit.i:4 %goal_x_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %goal_x

]]></Node>
<StgValue><ssdm name="goal_x_read"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZL7abs_subtt.exit.i:5 %start_y_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %start_y

]]></Node>
<StgValue><ssdm name="start_y_read"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZL7abs_subtt.exit.i:6 %start_x_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %start_x

]]></Node>
<StgValue><ssdm name="start_x_read"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0">
<![CDATA[
_ZL7abs_subtt.exit.i:7 %br_ln157 = br void %memset.loop57

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="13" op_0_bw="13" op_1_bw="0" op_2_bw="13" op_3_bw="0">
<![CDATA[
memset.loop57:0 %empty = phi i13 0, void %_ZL7abs_subtt.exit.i, i13 %empty_30, void %memset.loop57.split

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
memset.loop57:1 %empty_30 = add i13 %empty, i13 1

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
memset.loop57:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
memset.loop57:3 %exitcond7016 = icmp_eq  i13 %empty, i13 7813

]]></Node>
<StgValue><ssdm name="exitcond7016"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
memset.loop57:4 %empty_31 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 7813, i64 7813, i64 7813

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
memset.loop57:5 %br_ln0 = br i1 %exitcond7016, void %memset.loop57.split, void %memset.loop.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7016" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="13">
<![CDATA[
memset.loop57.split:0 %p_cast = zext i13 %empty

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7016" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop57.split:1 %closed_set_addr = getelementptr i32 %closed_set, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="closed_set_addr"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7016" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
memset.loop57.split:2 %store_ln0 = store i32 0, i13 %closed_set_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7016" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0">
<![CDATA[
memset.loop57.split:3 %br_ln0 = br void %memset.loop57

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0">
<![CDATA[
memset.loop.preheader:0 %br_ln0 = br void %memset.loop

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
memset.loop:0 %empty_32 = phi i14 %empty_33, void %memset.loop.split, i14 0, void %memset.loop.preheader

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
memset.loop:1 %empty_33 = add i14 %empty_32, i14 1

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
memset.loop:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
memset.loop:3 %exitcond15 = icmp_eq  i14 %empty_32, i14 8192

]]></Node>
<StgValue><ssdm name="exitcond15"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
memset.loop:4 %empty_34 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8192, i64 8192, i64 8192

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
memset.loop:5 %br_ln0 = br i1 %exitcond15, void %memset.loop.split, void %split

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="14">
<![CDATA[
memset.loop.split:0 %p_cast3 = zext i14 %empty_32

]]></Node>
<StgValue><ssdm name="p_cast3"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:1 %open_set_heap_f_score_addr = getelementptr i16 %open_set_heap_f_score, i64 0, i64 %p_cast3

]]></Node>
<StgValue><ssdm name="open_set_heap_f_score_addr"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
memset.loop.split:2 %store_ln0 = store i16 0, i13 %open_set_heap_f_score_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:3 %open_set_heap_g_score_addr = getelementptr i16 %open_set_heap_g_score, i64 0, i64 %p_cast3

]]></Node>
<StgValue><ssdm name="open_set_heap_g_score_addr"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
memset.loop.split:4 %store_ln0 = store i16 0, i13 %open_set_heap_g_score_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:5 %open_set_heap_x_addr = getelementptr i16 %open_set_heap_x, i64 0, i64 %p_cast3

]]></Node>
<StgValue><ssdm name="open_set_heap_x_addr"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
memset.loop.split:6 %store_ln0 = store i16 0, i13 %open_set_heap_x_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:7 %open_set_heap_y_addr = getelementptr i16 %open_set_heap_y, i64 0, i64 %p_cast3

]]></Node>
<StgValue><ssdm name="open_set_heap_y_addr"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
memset.loop.split:8 %store_ln0 = store i16 0, i13 %open_set_heap_y_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0">
<![CDATA[
memset.loop.split:9 %br_ln0 = br void %memset.loop

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="77" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
split:0 %icmp_ln70 = icmp_ugt  i16 %start_x_read, i16 %goal_x_read

]]></Node>
<StgValue><ssdm name="icmp_ln70"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
split:1 %sub_ln70 = sub i16 %start_x_read, i16 %goal_x_read

]]></Node>
<StgValue><ssdm name="sub_ln70"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
split:2 %sub_ln70_1 = sub i16 %goal_x_read, i16 %start_x_read

]]></Node>
<StgValue><ssdm name="sub_ln70_1"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
split:3 %select_ln70 = select i1 %icmp_ln70, i16 %sub_ln70, i16 %sub_ln70_1

]]></Node>
<StgValue><ssdm name="select_ln70"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
split:4 %icmp_ln70_1 = icmp_ugt  i16 %start_y_read, i16 %goal_y_read

]]></Node>
<StgValue><ssdm name="icmp_ln70_1"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
split:5 %sub_ln70_2 = sub i16 %start_y_read, i16 %goal_y_read

]]></Node>
<StgValue><ssdm name="sub_ln70_2"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
split:6 %sub_ln70_3 = sub i16 %goal_y_read, i16 %start_y_read

]]></Node>
<StgValue><ssdm name="sub_ln70_3"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
split:7 %select_ln70_1 = select i1 %icmp_ln70_1, i16 %sub_ln70_2, i16 %sub_ln70_3

]]></Node>
<StgValue><ssdm name="select_ln70_1"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
split:8 %h_start = add i16 %select_ln70_1, i16 %select_ln70

]]></Node>
<StgValue><ssdm name="h_start"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
split:10 %store_ln132 = store i16 0, i16 0

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
split:11 %store_ln132 = store i16 %start_x_read, i16 0

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
split:12 %store_ln132 = store i16 %start_y_read, i16 0

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="89" st_id="6" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
split:9 %store_ln132 = store i16 %h_start, i16 0

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>

<operation id="90" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32">
<![CDATA[
split:13 %error_flag_load = load i32 %error_flag

]]></Node>
<StgValue><ssdm name="error_flag_load"/></StgValue>
</operation>

<operation id="91" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
split:14 %icmp_ln165 = icmp_eq  i32 %error_flag_load, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln165"/></StgValue>
</operation>

<operation id="92" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
split:15 %br_ln165 = br i1 %icmp_ln165, void %.loopexit, void

]]></Node>
<StgValue><ssdm name="br_ln165"/></StgValue>
</operation>

<operation id="93" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32">
<![CDATA[
:0 %world_size_load = load i32 %world_size

]]></Node>
<StgValue><ssdm name="world_size_load"/></StgValue>
</operation>

<operation id="94" st_id="6" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %mul_ln168 = mul i32 %world_size_load, i32 %world_size_load

]]></Node>
<StgValue><ssdm name="mul_ln168"/></StgValue>
</operation>

<operation id="95" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="18" op_0_bw="32">
<![CDATA[
:3 %trunc_ln52 = trunc i32 %world_size_load

]]></Node>
<StgValue><ssdm name="trunc_ln52"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="96" st_id="7" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %mul_ln168 = mul i32 %world_size_load, i32 %world_size_load

]]></Node>
<StgValue><ssdm name="mul_ln168"/></StgValue>
</operation>

<operation id="97" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %iteration_limit = shl i32 %mul_ln168, i32 1

]]></Node>
<StgValue><ssdm name="iteration_limit"/></StgValue>
</operation>

<operation id="98" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0">
<![CDATA[
:4 %br_ln170 = br void %.outer

]]></Node>
<StgValue><ssdm name="br_ln170"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="99" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.outer:0 %empty_35 = phi i32 %empty_37, void, i32 1, void

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>

<operation id="100" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.outer:1 %iteration_count = phi i32 %iteration_count_1, void, i32 0, void

]]></Node>
<StgValue><ssdm name="iteration_count"/></StgValue>
</operation>

<operation id="101" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.outer:2 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="102" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.outer:3 %cmp8 = icmp_ult  i32 %iteration_count, i32 %iteration_limit

]]></Node>
<StgValue><ssdm name="cmp8"/></StgValue>
</operation>

<operation id="103" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.outer:4 %iteration_count_1 = add i32 %iteration_count, i32 1

]]></Node>
<StgValue><ssdm name="iteration_count_1"/></StgValue>
</operation>

<operation id="104" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0">
<![CDATA[
.outer:5 %br_ln170 = br void

]]></Node>
<StgValue><ssdm name="br_ln170"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="105" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0 %empty_36 = phi i32 %empty_35, void %.outer, i32 %add_ln144, void

]]></Node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>

<operation id="106" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %icmp_ln170 = icmp_ne  i32 %empty_36, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln170"/></StgValue>
</operation>

<operation id="107" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2 %and_ln170 = and i1 %icmp_ln170, i1 %cmp8

]]></Node>
<StgValue><ssdm name="and_ln170"/></StgValue>
</operation>

<operation id="108" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3 %br_ln170 = br i1 %and_ln170, void, void

]]></Node>
<StgValue><ssdm name="br_ln170"/></StgValue>
</operation>

<operation id="109" st_id="9" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln170" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="16" op_0_bw="16">
<![CDATA[
:1 %open_set_heap_g_score_load = load i16 0

]]></Node>
<StgValue><ssdm name="open_set_heap_g_score_load"/></StgValue>
</operation>

<operation id="110" st_id="9" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln170" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="16" op_0_bw="16">
<![CDATA[
:2 %current_y = load i16 0

]]></Node>
<StgValue><ssdm name="current_y"/></StgValue>
</operation>

<operation id="111" st_id="9" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln170" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="16">
<![CDATA[
:3 %current_x = load i16 0

]]></Node>
<StgValue><ssdm name="current_x"/></StgValue>
</operation>

<operation id="112" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln170" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4 %add_ln144 = add i32 %empty_36, i32 4294967295

]]></Node>
<StgValue><ssdm name="add_ln144"/></StgValue>
</operation>

<operation id="113" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln170" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="32">
<![CDATA[
:5 %zext_ln144 = zext i32 %add_ln144

]]></Node>
<StgValue><ssdm name="zext_ln144"/></StgValue>
</operation>

<operation id="114" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln170" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6 %open_set_heap_f_score_addr_1 = getelementptr i16 %open_set_heap_f_score, i64 0, i64 %zext_ln144

]]></Node>
<StgValue><ssdm name="open_set_heap_f_score_addr_1"/></StgValue>
</operation>

<operation id="115" st_id="9" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln170" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="16" op_0_bw="13">
<![CDATA[
:7 %open_set_heap_f_score_load = load i13 %open_set_heap_f_score_addr_1

]]></Node>
<StgValue><ssdm name="open_set_heap_f_score_load"/></StgValue>
</operation>

<operation id="116" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln170" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9 %open_set_heap_g_score_addr_1 = getelementptr i16 %open_set_heap_g_score, i64 0, i64 %zext_ln144

]]></Node>
<StgValue><ssdm name="open_set_heap_g_score_addr_1"/></StgValue>
</operation>

<operation id="117" st_id="9" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln170" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="16" op_0_bw="13">
<![CDATA[
:10 %open_set_heap_g_score_load_1 = load i13 %open_set_heap_g_score_addr_1

]]></Node>
<StgValue><ssdm name="open_set_heap_g_score_load_1"/></StgValue>
</operation>

<operation id="118" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln170" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12 %open_set_heap_x_addr_1 = getelementptr i16 %open_set_heap_x, i64 0, i64 %zext_ln144

]]></Node>
<StgValue><ssdm name="open_set_heap_x_addr_1"/></StgValue>
</operation>

<operation id="119" st_id="9" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln170" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="16" op_0_bw="13">
<![CDATA[
:13 %open_set_heap_x_load = load i13 %open_set_heap_x_addr_1

]]></Node>
<StgValue><ssdm name="open_set_heap_x_load"/></StgValue>
</operation>

<operation id="120" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln170" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15 %open_set_heap_y_addr_1 = getelementptr i16 %open_set_heap_y, i64 0, i64 %zext_ln144

]]></Node>
<StgValue><ssdm name="open_set_heap_y_addr_1"/></StgValue>
</operation>

<operation id="121" st_id="9" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln170" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="16" op_0_bw="13">
<![CDATA[
:16 %open_set_heap_y_load = load i13 %open_set_heap_y_addr_1

]]></Node>
<StgValue><ssdm name="open_set_heap_y_load"/></StgValue>
</operation>

<operation id="122" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %icmp_ln213 = icmp_eq  i32 %empty_36, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln213"/></StgValue>
</operation>

<operation id="123" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln213 = br i1 %icmp_ln213, void, void

]]></Node>
<StgValue><ssdm name="br_ln213"/></StgValue>
</operation>

<operation id="124" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln170" val="0"/>
<literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0 %br_ln215 = br i1 %cmp8, void, void

]]></Node>
<StgValue><ssdm name="br_ln215"/></StgValue>
</operation>

<operation id="125" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln170" val="0"/>
<literal name="icmp_ln213" val="0"/>
<literal name="cmp8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
:0 %store_ln216 = store i32 400, i32 %error_flag

]]></Node>
<StgValue><ssdm name="store_ln216"/></StgValue>
</operation>

<operation id="126" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln170" val="0"/>
<literal name="icmp_ln213" val="0"/>
<literal name="cmp8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln217 = br void %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln217"/></StgValue>
</operation>

<operation id="127" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln170" val="0"/>
<literal name="icmp_ln213" val="0"/>
<literal name="cmp8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
:0 %store_ln218 = store i32 500, i32 %error_flag

]]></Node>
<StgValue><ssdm name="store_ln218"/></StgValue>
</operation>

<operation id="128" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln170" val="0"/>
<literal name="icmp_ln213" val="0"/>
<literal name="cmp8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln0 = br void %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="129" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln170" val="0"/>
<literal name="icmp_ln213" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %add_ln214 = add i32 %iteration_count, i32 300

]]></Node>
<StgValue><ssdm name="add_ln214"/></StgValue>
</operation>

<operation id="130" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln170" val="0"/>
<literal name="icmp_ln213" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
:1 %store_ln214 = store i32 %add_ln214, i32 %error_flag

]]></Node>
<StgValue><ssdm name="store_ln214"/></StgValue>
</operation>

<operation id="131" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln170" val="0"/>
<literal name="icmp_ln213" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln215 = br void %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln215"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="132" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0 %specloopname_ln141 = specloopname void @_ssdm_op_SpecLoopName, void @empty

]]></Node>
<StgValue><ssdm name="specloopname_ln141"/></StgValue>
</operation>

<operation id="133" st_id="10" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="16" op_0_bw="16">
<![CDATA[
:1 %open_set_heap_g_score_load = load i16 0

]]></Node>
<StgValue><ssdm name="open_set_heap_g_score_load"/></StgValue>
</operation>

<operation id="134" st_id="10" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="16" op_0_bw="16">
<![CDATA[
:2 %current_y = load i16 0

]]></Node>
<StgValue><ssdm name="current_y"/></StgValue>
</operation>

<operation id="135" st_id="10" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="16">
<![CDATA[
:3 %current_x = load i16 0

]]></Node>
<StgValue><ssdm name="current_x"/></StgValue>
</operation>

<operation id="136" st_id="10" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="16" op_0_bw="13">
<![CDATA[
:7 %open_set_heap_f_score_load = load i13 %open_set_heap_f_score_addr_1

]]></Node>
<StgValue><ssdm name="open_set_heap_f_score_load"/></StgValue>
</operation>

<operation id="137" st_id="10" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
:8 %store_ln144 = store i16 %open_set_heap_f_score_load, i16 0

]]></Node>
<StgValue><ssdm name="store_ln144"/></StgValue>
</operation>

<operation id="138" st_id="10" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="16" op_0_bw="13">
<![CDATA[
:10 %open_set_heap_g_score_load_1 = load i13 %open_set_heap_g_score_addr_1

]]></Node>
<StgValue><ssdm name="open_set_heap_g_score_load_1"/></StgValue>
</operation>

<operation id="139" st_id="10" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
:11 %store_ln144 = store i16 %open_set_heap_g_score_load_1, i16 0

]]></Node>
<StgValue><ssdm name="store_ln144"/></StgValue>
</operation>

<operation id="140" st_id="10" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="16" op_0_bw="13">
<![CDATA[
:13 %open_set_heap_x_load = load i13 %open_set_heap_x_addr_1

]]></Node>
<StgValue><ssdm name="open_set_heap_x_load"/></StgValue>
</operation>

<operation id="141" st_id="10" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
:14 %store_ln144 = store i16 %open_set_heap_x_load, i16 0

]]></Node>
<StgValue><ssdm name="store_ln144"/></StgValue>
</operation>

<operation id="142" st_id="10" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="16" op_0_bw="13">
<![CDATA[
:16 %open_set_heap_y_load = load i13 %open_set_heap_y_addr_1

]]></Node>
<StgValue><ssdm name="open_set_heap_y_load"/></StgValue>
</operation>

<operation id="143" st_id="10" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
:17 %store_ln144 = store i16 %open_set_heap_y_load, i16 0

]]></Node>
<StgValue><ssdm name="store_ln144"/></StgValue>
</operation>

<operation id="144" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0">
<![CDATA[
:18 %br_ln84 = br void

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="145" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="15" op_0_bw="15" op_1_bw="0" op_2_bw="15" op_3_bw="0">
<![CDATA[
:0 %smallest = phi i15 0, void, i15 %smallest_1, void %._crit_edge51

]]></Node>
<StgValue><ssdm name="smallest"/></StgValue>
</operation>

<operation id="146" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="147" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:2 %specloopname_ln81 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln81"/></StgValue>
</operation>

<operation id="148" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="16" op_0_bw="16" op_1_bw="15" op_2_bw="1">
<![CDATA[
:3 %shl_ln = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i15.i1, i15 %smallest, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="149" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:4 %left = or i16 %shl_ln, i16 1

]]></Node>
<StgValue><ssdm name="left"/></StgValue>
</operation>

<operation id="150" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5 %right = add i16 %shl_ln, i16 2

]]></Node>
<StgValue><ssdm name="right"/></StgValue>
</operation>

<operation id="151" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="16">
<![CDATA[
:6 %zext_ln92 = zext i16 %left

]]></Node>
<StgValue><ssdm name="zext_ln92"/></StgValue>
</operation>

<operation id="152" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %icmp_ln92 = icmp_ult  i32 %zext_ln92, i32 %add_ln144

]]></Node>
<StgValue><ssdm name="icmp_ln92"/></StgValue>
</operation>

<operation id="153" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8 %br_ln92 = br i1 %icmp_ln92, void %._crit_edge, void

]]></Node>
<StgValue><ssdm name="br_ln92"/></StgValue>
</operation>

<operation id="154" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="16">
<![CDATA[
:0 %zext_ln92_1 = zext i16 %left

]]></Node>
<StgValue><ssdm name="zext_ln92_1"/></StgValue>
</operation>

<operation id="155" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1 %open_set_heap_f_score_addr_2 = getelementptr i16 %open_set_heap_f_score, i64 0, i64 %zext_ln92_1

]]></Node>
<StgValue><ssdm name="open_set_heap_f_score_addr_2"/></StgValue>
</operation>

<operation id="156" st_id="11" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="16" op_0_bw="13">
<![CDATA[
:2 %open_set_heap_f_score_load_1 = load i13 %open_set_heap_f_score_addr_2

]]></Node>
<StgValue><ssdm name="open_set_heap_f_score_load_1"/></StgValue>
</operation>

<operation id="157" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="15">
<![CDATA[
:3 %zext_ln92_2 = zext i15 %smallest

]]></Node>
<StgValue><ssdm name="zext_ln92_2"/></StgValue>
</operation>

<operation id="158" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4 %open_set_heap_f_score_addr_3 = getelementptr i16 %open_set_heap_f_score, i64 0, i64 %zext_ln92_2

]]></Node>
<StgValue><ssdm name="open_set_heap_f_score_addr_3"/></StgValue>
</operation>

<operation id="159" st_id="11" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="16" op_0_bw="13">
<![CDATA[
:5 %open_set_heap_f_score_load_2 = load i13 %open_set_heap_f_score_addr_3

]]></Node>
<StgValue><ssdm name="open_set_heap_f_score_load_2"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="160" st_id="12" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="16" op_0_bw="13">
<![CDATA[
:2 %open_set_heap_f_score_load_1 = load i13 %open_set_heap_f_score_addr_2

]]></Node>
<StgValue><ssdm name="open_set_heap_f_score_load_1"/></StgValue>
</operation>

<operation id="161" st_id="12" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="16" op_0_bw="13">
<![CDATA[
:5 %open_set_heap_f_score_load_2 = load i13 %open_set_heap_f_score_addr_3

]]></Node>
<StgValue><ssdm name="open_set_heap_f_score_load_2"/></StgValue>
</operation>

<operation id="162" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6 %icmp_ln92_1 = icmp_ult  i16 %open_set_heap_f_score_load_1, i16 %open_set_heap_f_score_load_2

]]></Node>
<StgValue><ssdm name="icmp_ln92_1"/></StgValue>
</operation>

<operation id="163" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7 %br_ln92 = br i1 %icmp_ln92_1, void %._crit_edge, void %._crit_edge51

]]></Node>
<StgValue><ssdm name="br_ln92"/></StgValue>
</operation>

<operation id="164" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="16">
<![CDATA[
._crit_edge:0 %zext_ln93 = zext i16 %right

]]></Node>
<StgValue><ssdm name="zext_ln93"/></StgValue>
</operation>

<operation id="165" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1 %icmp_ln93 = icmp_ult  i32 %zext_ln93, i32 %add_ln144

]]></Node>
<StgValue><ssdm name="icmp_ln93"/></StgValue>
</operation>

<operation id="166" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge:2 %br_ln93 = br i1 %icmp_ln93, void %_Z11os_heap_popv.exit, void

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="167" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_1" val="0"/>
<literal name="icmp_ln93" val="1"/>
</and_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="16">
<![CDATA[
:0 %zext_ln93_1 = zext i16 %right

]]></Node>
<StgValue><ssdm name="zext_ln93_1"/></StgValue>
</operation>

<operation id="168" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_1" val="0"/>
<literal name="icmp_ln93" val="1"/>
</and_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1 %open_set_heap_f_score_addr_4 = getelementptr i16 %open_set_heap_f_score, i64 0, i64 %zext_ln93_1

]]></Node>
<StgValue><ssdm name="open_set_heap_f_score_addr_4"/></StgValue>
</operation>

<operation id="169" st_id="12" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_1" val="0"/>
<literal name="icmp_ln93" val="1"/>
</and_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="16" op_0_bw="13">
<![CDATA[
:2 %open_set_heap_f_score_load_3 = load i13 %open_set_heap_f_score_addr_4

]]></Node>
<StgValue><ssdm name="open_set_heap_f_score_load_3"/></StgValue>
</operation>

<operation id="170" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_1" val="0"/>
<literal name="icmp_ln93" val="1"/>
</and_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="15">
<![CDATA[
:3 %zext_ln93_2 = zext i15 %smallest

]]></Node>
<StgValue><ssdm name="zext_ln93_2"/></StgValue>
</operation>

<operation id="171" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_1" val="0"/>
<literal name="icmp_ln93" val="1"/>
</and_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4 %open_set_heap_f_score_addr_5 = getelementptr i16 %open_set_heap_f_score, i64 0, i64 %zext_ln93_2

]]></Node>
<StgValue><ssdm name="open_set_heap_f_score_addr_5"/></StgValue>
</operation>

<operation id="172" st_id="12" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_1" val="0"/>
<literal name="icmp_ln93" val="1"/>
</and_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="16" op_0_bw="13">
<![CDATA[
:5 %open_set_heap_f_score_load_4 = load i13 %open_set_heap_f_score_addr_5

]]></Node>
<StgValue><ssdm name="open_set_heap_f_score_load_4"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="173" st_id="13" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_1" val="0"/>
<literal name="icmp_ln93" val="1"/>
</and_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="16" op_0_bw="13">
<![CDATA[
:2 %open_set_heap_f_score_load_3 = load i13 %open_set_heap_f_score_addr_4

]]></Node>
<StgValue><ssdm name="open_set_heap_f_score_load_3"/></StgValue>
</operation>

<operation id="174" st_id="13" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_1" val="0"/>
<literal name="icmp_ln93" val="1"/>
</and_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="16" op_0_bw="13">
<![CDATA[
:5 %open_set_heap_f_score_load_4 = load i13 %open_set_heap_f_score_addr_5

]]></Node>
<StgValue><ssdm name="open_set_heap_f_score_load_4"/></StgValue>
</operation>

<operation id="175" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_1" val="0"/>
<literal name="icmp_ln93" val="1"/>
</and_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6 %icmp_ln93_1 = icmp_ult  i16 %open_set_heap_f_score_load_3, i16 %open_set_heap_f_score_load_4

]]></Node>
<StgValue><ssdm name="icmp_ln93_1"/></StgValue>
</operation>

<operation id="176" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_1" val="0"/>
<literal name="icmp_ln93" val="1"/>
</and_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7 %br_ln93 = br i1 %icmp_ln93_1, void %_Z11os_heap_popv.exit, void %._crit_edge51

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="177" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="1"/>
<literal name="icmp_ln93_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln92" val="1"/>
<literal name="icmp_ln92_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="13" op_0_bw="15">
<![CDATA[
._crit_edge51:2 %trunc_ln93 = trunc i15 %smallest

]]></Node>
<StgValue><ssdm name="trunc_ln93"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="178" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="18" op_0_bw="16">
<![CDATA[
_Z11os_heap_popv.exit:0 %zext_ln176 = zext i16 %current_x

]]></Node>
<StgValue><ssdm name="zext_ln176"/></StgValue>
</operation>

<operation id="179" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_Z11os_heap_popv.exit:1 %icmp_ln176 = icmp_eq  i16 %current_x, i16 %goal_x_read

]]></Node>
<StgValue><ssdm name="icmp_ln176"/></StgValue>
</operation>

<operation id="180" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_Z11os_heap_popv.exit:2 %icmp_ln176_1 = icmp_eq  i16 %current_y, i16 %goal_y_read

]]></Node>
<StgValue><ssdm name="icmp_ln176_1"/></StgValue>
</operation>

<operation id="181" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z11os_heap_popv.exit:3 %and_ln176 = and i1 %icmp_ln176, i1 %icmp_ln176_1

]]></Node>
<StgValue><ssdm name="and_ln176"/></StgValue>
</operation>

<operation id="182" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_Z11os_heap_popv.exit:4 %br_ln176 = br i1 %and_ln176, void, void %.loopexit.loopexit

]]></Node>
<StgValue><ssdm name="br_ln176"/></StgValue>
</operation>

<operation id="183" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="18" op_0_bw="16">
<![CDATA[
:0 %zext_ln52 = zext i16 %current_y

]]></Node>
<StgValue><ssdm name="zext_ln52"/></StgValue>
</operation>

<operation id="184" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1 %mul_ln52 = mul i18 %trunc_ln52, i18 %zext_ln52

]]></Node>
<StgValue><ssdm name="mul_ln52"/></StgValue>
</operation>

<operation id="185" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0 %br_ln0 = br void %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="186" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1 %mul_ln52 = mul i18 %trunc_ln52, i18 %zext_ln52

]]></Node>
<StgValue><ssdm name="mul_ln52"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="187" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1 %mul_ln52 = mul i18 %trunc_ln52, i18 %zext_ln52

]]></Node>
<StgValue><ssdm name="mul_ln52"/></StgValue>
</operation>

<operation id="188" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:2 %idx = add i18 %mul_ln52, i18 %zext_ln176

]]></Node>
<StgValue><ssdm name="idx"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="189" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:2 %idx = add i18 %mul_ln52, i18 %zext_ln176

]]></Node>
<StgValue><ssdm name="idx"/></StgValue>
</operation>

<operation id="190" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="5" op_0_bw="18">
<![CDATA[
:3 %bit_idx = trunc i18 %idx

]]></Node>
<StgValue><ssdm name="bit_idx"/></StgValue>
</operation>

<operation id="191" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="13" op_0_bw="13" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4 %word_idx = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %idx, i32 5, i32 17

]]></Node>
<StgValue><ssdm name="word_idx"/></StgValue>
</operation>

<operation id="192" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="13">
<![CDATA[
:6 %zext_ln55 = zext i13 %word_idx

]]></Node>
<StgValue><ssdm name="zext_ln55"/></StgValue>
</operation>

<operation id="193" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7 %closed_set_addr_1 = getelementptr i32 %closed_set, i64 0, i64 %zext_ln55

]]></Node>
<StgValue><ssdm name="closed_set_addr_1"/></StgValue>
</operation>

<operation id="194" st_id="17" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="13">
<![CDATA[
:8 %closed_set_load = load i13 %closed_set_addr_1

]]></Node>
<StgValue><ssdm name="closed_set_load"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="195" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="5">
<![CDATA[
:5 %zext_ln54 = zext i5 %bit_idx

]]></Node>
<StgValue><ssdm name="zext_ln54"/></StgValue>
</operation>

<operation id="196" st_id="18" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="13">
<![CDATA[
:8 %closed_set_load = load i13 %closed_set_addr_1

]]></Node>
<StgValue><ssdm name="closed_set_load"/></StgValue>
</operation>

<operation id="197" st_id="18" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9 %shl_ln179 = shl i32 1, i32 %zext_ln54

]]></Node>
<StgValue><ssdm name="shl_ln179"/></StgValue>
</operation>

<operation id="198" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10 %and_ln179 = and i32 %closed_set_load, i32 %shl_ln179

]]></Node>
<StgValue><ssdm name="and_ln179"/></StgValue>
</operation>

<operation id="199" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11 %icmp_ln179 = icmp_eq  i32 %and_ln179, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln179"/></StgValue>
</operation>

<operation id="200" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:12 %br_ln179 = br i1 %icmp_ln179, void, void

]]></Node>
<StgValue><ssdm name="br_ln179"/></StgValue>
</operation>

<operation id="201" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln179 = br void

]]></Node>
<StgValue><ssdm name="br_ln179"/></StgValue>
</operation>

<operation id="202" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %or_ln64 = or i32 %closed_set_load, i32 %shl_ln179

]]></Node>
<StgValue><ssdm name="or_ln64"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="203" st_id="19" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="32" op_1_bw="13" op_2_bw="0">
<![CDATA[
:1 %store_ln64 = store i32 %or_ln64, i13 %closed_set_addr_1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="204" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2 %cmp29 = icmp_eq  i16 %current_x, i16 0

]]></Node>
<StgValue><ssdm name="cmp29"/></StgValue>
</operation>

<operation id="205" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3 %cmp33 = icmp_eq  i16 %current_y, i16 0

]]></Node>
<StgValue><ssdm name="cmp33"/></StgValue>
</operation>

<operation id="206" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:4 %n_g_score_tentative = add i16 %open_set_heap_g_score_load, i16 1

]]></Node>
<StgValue><ssdm name="n_g_score_tentative"/></StgValue>
</operation>

<operation id="207" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0">
<![CDATA[
:5 %br_ln187 = br void

]]></Node>
<StgValue><ssdm name="br_ln187"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="208" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0 %i = phi i3 0, void, i3 %add_ln187, void %._crit_edge55

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="209" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1 %empty_37 = phi i32 %add_ln144, void, i32 %empty_39, void %._crit_edge55

]]></Node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>

<operation id="210" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
:2 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %i, i32 2

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="211" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %empty_38 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 4, i64 2

]]></Node>
<StgValue><ssdm name="empty_38"/></StgValue>
</operation>

<operation id="212" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:4 %add_ln187 = add i3 %i, i3 1

]]></Node>
<StgValue><ssdm name="add_ln187"/></StgValue>
</operation>

<operation id="213" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln187 = br i1 %tmp, void %.split, void

]]></Node>
<StgValue><ssdm name="br_ln187"/></StgValue>
</operation>

<operation id="214" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:0 %specloopname_ln187 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14

]]></Node>
<StgValue><ssdm name="specloopname_ln187"/></StgValue>
</operation>

<operation id="215" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split:1 %icmp_ln190 = icmp_eq  i3 %i, i3 2

]]></Node>
<StgValue><ssdm name="icmp_ln190"/></StgValue>
</operation>

<operation id="216" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:2 %and_ln190_1 = and i1 %cmp29, i1 %icmp_ln190

]]></Node>
<StgValue><ssdm name="and_ln190_1"/></StgValue>
</operation>

<operation id="217" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split:3 %br_ln190 = br i1 %and_ln190_1, void %.split._crit_edge, void %._crit_edge55

]]></Node>
<StgValue><ssdm name="br_ln190"/></StgValue>
</operation>

<operation id="218" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="and_ln190_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="2" op_0_bw="3">
<![CDATA[
.split._crit_edge:0 %trunc_ln190 = trunc i3 %i

]]></Node>
<StgValue><ssdm name="trunc_ln190"/></StgValue>
</operation>

<operation id="219" st_id="20" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="and_ln190_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
.split._crit_edge:1 %tmp_1 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 4294967295, i32 1, i32 0, i32 0, i2 %trunc_ln190

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="220" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="and_ln190_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split._crit_edge:2 %icmp_ln190_1 = icmp_eq  i3 %i, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln190_1"/></StgValue>
</operation>

<operation id="221" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="and_ln190_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split._crit_edge:3 %and_ln190 = and i1 %cmp33, i1 %icmp_ln190_1

]]></Node>
<StgValue><ssdm name="and_ln190"/></StgValue>
</operation>

<operation id="222" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="and_ln190_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split._crit_edge:4 %br_ln190 = br i1 %and_ln190, void, void %._crit_edge55

]]></Node>
<StgValue><ssdm name="br_ln190"/></StgValue>
</operation>

<operation id="223" st_id="20" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="and_ln190_1" val="0"/>
<literal name="and_ln190" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
:0 %tmp_2 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 0, i32 0, i32 4294967295, i32 1, i2 %trunc_ln190

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="224" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="and_ln190_1" val="0"/>
<literal name="and_ln190" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="16" op_0_bw="32">
<![CDATA[
:1 %trunc_ln191 = trunc i32 %tmp_2

]]></Node>
<StgValue><ssdm name="trunc_ln191"/></StgValue>
</operation>

<operation id="225" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="and_ln190_1" val="0"/>
<literal name="and_ln190" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2 %n_x = add i16 %current_x, i16 %trunc_ln191

]]></Node>
<StgValue><ssdm name="n_x"/></StgValue>
</operation>

<operation id="226" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="and_ln190_1" val="0"/>
<literal name="and_ln190" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="16" op_0_bw="32">
<![CDATA[
:3 %trunc_ln192 = trunc i32 %tmp_1

]]></Node>
<StgValue><ssdm name="trunc_ln192"/></StgValue>
</operation>

<operation id="227" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="and_ln190_1" val="0"/>
<literal name="and_ln190" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:4 %n_y = add i16 %current_y, i16 %trunc_ln192

]]></Node>
<StgValue><ssdm name="n_y"/></StgValue>
</operation>

<operation id="228" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="and_ln190_1" val="0"/>
<literal name="and_ln190" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="16">
<![CDATA[
:5 %zext_ln193 = zext i16 %n_x

]]></Node>
<StgValue><ssdm name="zext_ln193"/></StgValue>
</operation>

<operation id="229" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="and_ln190_1" val="0"/>
<literal name="and_ln190" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %icmp_ln193 = icmp_ult  i32 %zext_ln193, i32 %world_size_load

]]></Node>
<StgValue><ssdm name="icmp_ln193"/></StgValue>
</operation>

<operation id="230" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="and_ln190_1" val="0"/>
<literal name="and_ln190" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="16">
<![CDATA[
:9 %zext_ln193_1 = zext i16 %n_y

]]></Node>
<StgValue><ssdm name="zext_ln193_1"/></StgValue>
</operation>

<operation id="231" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="and_ln190_1" val="0"/>
<literal name="and_ln190" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10 %icmp_ln193_1 = icmp_ult  i32 %zext_ln193_1, i32 %world_size_load

]]></Node>
<StgValue><ssdm name="icmp_ln193_1"/></StgValue>
</operation>

<operation id="232" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln170 = br void %.outer

]]></Node>
<StgValue><ssdm name="br_ln170"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="233" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="18" op_0_bw="16">
<![CDATA[
:6 %zext_ln193_2 = zext i16 %n_x

]]></Node>
<StgValue><ssdm name="zext_ln193_2"/></StgValue>
</operation>

<operation id="234" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8 %xor_ln193 = xor i1 %icmp_ln193, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln193"/></StgValue>
</operation>

<operation id="235" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:11 %xor_ln193_1 = xor i1 %icmp_ln193_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln193_1"/></StgValue>
</operation>

<operation id="236" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:12 %or_ln193 = or i1 %xor_ln193, i1 %xor_ln193_1

]]></Node>
<StgValue><ssdm name="or_ln193"/></StgValue>
</operation>

<operation id="237" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:13 %br_ln193 = br i1 %or_ln193, void, void %._crit_edge55

]]></Node>
<StgValue><ssdm name="br_ln193"/></StgValue>
</operation>

<operation id="238" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="18" op_0_bw="16">
<![CDATA[
:0 %zext_ln43 = zext i16 %n_y

]]></Node>
<StgValue><ssdm name="zext_ln43"/></StgValue>
</operation>

<operation id="239" st_id="21" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1 %mul_ln43 = mul i18 %trunc_ln52, i18 %zext_ln43

]]></Node>
<StgValue><ssdm name="mul_ln43"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="240" st_id="22" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1 %mul_ln43 = mul i18 %trunc_ln52, i18 %zext_ln43

]]></Node>
<StgValue><ssdm name="mul_ln43"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="241" st_id="23" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1 %mul_ln43 = mul i18 %trunc_ln52, i18 %zext_ln43

]]></Node>
<StgValue><ssdm name="mul_ln43"/></StgValue>
</operation>

<operation id="242" st_id="23" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:2 %idx_1 = add i18 %mul_ln43, i18 %zext_ln193_2

]]></Node>
<StgValue><ssdm name="idx_1"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="243" st_id="24" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:2 %idx_1 = add i18 %mul_ln43, i18 %zext_ln193_2

]]></Node>
<StgValue><ssdm name="idx_1"/></StgValue>
</operation>

<operation id="244" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="5" op_0_bw="18">
<![CDATA[
:3 %bit_idx_1 = trunc i18 %idx_1

]]></Node>
<StgValue><ssdm name="bit_idx_1"/></StgValue>
</operation>

<operation id="245" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="13" op_0_bw="13" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4 %word_idx_1 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %idx_1, i32 5, i32 17

]]></Node>
<StgValue><ssdm name="word_idx_1"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="246" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:6 %add_ln46 = add i13 %word_idx_1, i13 14

]]></Node>
<StgValue><ssdm name="add_ln46"/></StgValue>
</operation>

<operation id="247" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="64" op_0_bw="13">
<![CDATA[
:7 %zext_ln46 = zext i13 %add_ln46

]]></Node>
<StgValue><ssdm name="zext_ln46"/></StgValue>
</operation>

<operation id="248" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8 %local_ram_addr = getelementptr i32 %local_ram, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="local_ram_addr"/></StgValue>
</operation>

<operation id="249" st_id="25" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="13">
<![CDATA[
:9 %local_ram_load = load i13 %local_ram_addr

]]></Node>
<StgValue><ssdm name="local_ram_load"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="250" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="5">
<![CDATA[
:5 %zext_ln45 = zext i5 %bit_idx_1

]]></Node>
<StgValue><ssdm name="zext_ln45"/></StgValue>
</operation>

<operation id="251" st_id="26" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="13">
<![CDATA[
:9 %local_ram_load = load i13 %local_ram_addr

]]></Node>
<StgValue><ssdm name="local_ram_load"/></StgValue>
</operation>

<operation id="252" st_id="26" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10 %shl_ln194 = shl i32 1, i32 %zext_ln45

]]></Node>
<StgValue><ssdm name="shl_ln194"/></StgValue>
</operation>

<operation id="253" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11 %and_ln194 = and i32 %local_ram_load, i32 %shl_ln194

]]></Node>
<StgValue><ssdm name="and_ln194"/></StgValue>
</operation>

<operation id="254" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12 %icmp_ln194 = icmp_eq  i32 %and_ln194, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln194"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="255" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:13 %br_ln194 = br i1 %icmp_ln194, void %._crit_edge55, void

]]></Node>
<StgValue><ssdm name="br_ln194"/></StgValue>
</operation>

<operation id="256" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="64" op_0_bw="13">
<![CDATA[
:0 %zext_ln55_1 = zext i13 %word_idx_1

]]></Node>
<StgValue><ssdm name="zext_ln55_1"/></StgValue>
</operation>

<operation id="257" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1 %closed_set_addr_2 = getelementptr i32 %closed_set, i64 0, i64 %zext_ln55_1

]]></Node>
<StgValue><ssdm name="closed_set_addr_2"/></StgValue>
</operation>

<operation id="258" st_id="27" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="13">
<![CDATA[
:2 %closed_set_load_1 = load i13 %closed_set_addr_2

]]></Node>
<StgValue><ssdm name="closed_set_load_1"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="259" st_id="28" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="13">
<![CDATA[
:2 %closed_set_load_1 = load i13 %closed_set_addr_2

]]></Node>
<StgValue><ssdm name="closed_set_load_1"/></StgValue>
</operation>

<operation id="260" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3 %and_ln195 = and i32 %closed_set_load_1, i32 %shl_ln194

]]></Node>
<StgValue><ssdm name="and_ln195"/></StgValue>
</operation>

<operation id="261" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4 %icmp_ln195 = icmp_eq  i32 %and_ln195, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln195"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="262" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln195 = br i1 %icmp_ln195, void %._crit_edge55, void %_ZL7abs_subtt.exit.i29

]]></Node>
<StgValue><ssdm name="br_ln195"/></StgValue>
</operation>

<operation id="263" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZL7abs_subtt.exit.i29:0 %icmp_ln70_2 = icmp_ugt  i16 %n_x, i16 %goal_x_read

]]></Node>
<StgValue><ssdm name="icmp_ln70_2"/></StgValue>
</operation>

<operation id="264" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZL7abs_subtt.exit.i29:1 %sub_ln70_4 = sub i16 %n_x, i16 %goal_x_read

]]></Node>
<StgValue><ssdm name="sub_ln70_4"/></StgValue>
</operation>

<operation id="265" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZL7abs_subtt.exit.i29:2 %sub_ln70_5 = sub i16 %goal_x_read, i16 %n_x

]]></Node>
<StgValue><ssdm name="sub_ln70_5"/></StgValue>
</operation>

<operation id="266" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZL7abs_subtt.exit.i29:3 %select_ln70_2 = select i1 %icmp_ln70_2, i16 %sub_ln70_4, i16 %sub_ln70_5

]]></Node>
<StgValue><ssdm name="select_ln70_2"/></StgValue>
</operation>

<operation id="267" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZL7abs_subtt.exit.i29:4 %icmp_ln70_3 = icmp_ugt  i16 %n_y, i16 %goal_y_read

]]></Node>
<StgValue><ssdm name="icmp_ln70_3"/></StgValue>
</operation>

<operation id="268" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZL7abs_subtt.exit.i29:5 %sub_ln70_6 = sub i16 %n_y, i16 %goal_y_read

]]></Node>
<StgValue><ssdm name="sub_ln70_6"/></StgValue>
</operation>

<operation id="269" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZL7abs_subtt.exit.i29:6 %sub_ln70_7 = sub i16 %goal_y_read, i16 %n_y

]]></Node>
<StgValue><ssdm name="sub_ln70_7"/></StgValue>
</operation>

<operation id="270" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZL7abs_subtt.exit.i29:7 %select_ln70_3 = select i1 %icmp_ln70_3, i16 %sub_ln70_6, i16 %sub_ln70_7

]]></Node>
<StgValue><ssdm name="select_ln70_3"/></StgValue>
</operation>

<operation id="271" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZL7abs_subtt.exit.i29:8 %add_ln201 = add i16 %n_g_score_tentative, i16 %select_ln70_2

]]></Node>
<StgValue><ssdm name="add_ln201"/></StgValue>
</operation>

<operation id="272" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZL7abs_subtt.exit.i29:9 %n_f_score = add i16 %add_ln201, i16 %select_ln70_3

]]></Node>
<StgValue><ssdm name="n_f_score"/></StgValue>
</operation>

<operation id="273" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZL7abs_subtt.exit.i29:10 %tmp_3 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %empty_37, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="274" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="1" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ZL7abs_subtt.exit.i29:11 %icmp_ln126 = icmp_eq  i19 %tmp_3, i19 0

]]></Node>
<StgValue><ssdm name="icmp_ln126"/></StgValue>
</operation>

<operation id="275" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZL7abs_subtt.exit.i29:12 %br_ln126 = br i1 %icmp_ln126, void %_Z12os_heap_push6ASNode.exit.thread, void

]]></Node>
<StgValue><ssdm name="br_ln126"/></StgValue>
</operation>

<operation id="276" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="1"/>
<literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
_Z12os_heap_push6ASNode.exit.thread:0 %store_ln127 = store i32 200, i32 %error_flag

]]></Node>
<StgValue><ssdm name="store_ln127"/></StgValue>
</operation>

<operation id="277" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="1"/>
<literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="0">
<![CDATA[
_Z12os_heap_push6ASNode.exit.thread:1 %br_ln206 = br void %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln206"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="278" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="64" op_0_bw="32">
<![CDATA[
:0 %zext_ln132 = zext i32 %empty_37

]]></Node>
<StgValue><ssdm name="zext_ln132"/></StgValue>
</operation>

<operation id="279" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1 %open_set_heap_f_score_addr_8 = getelementptr i16 %open_set_heap_f_score, i64 0, i64 %zext_ln132

]]></Node>
<StgValue><ssdm name="open_set_heap_f_score_addr_8"/></StgValue>
</operation>

<operation id="280" st_id="30" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:2 %store_ln132 = store i16 %n_f_score, i13 %open_set_heap_f_score_addr_8

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>

<operation id="281" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3 %open_set_heap_g_score_addr_4 = getelementptr i16 %open_set_heap_g_score, i64 0, i64 %zext_ln132

]]></Node>
<StgValue><ssdm name="open_set_heap_g_score_addr_4"/></StgValue>
</operation>

<operation id="282" st_id="30" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:4 %store_ln132 = store i16 %n_g_score_tentative, i13 %open_set_heap_g_score_addr_4

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>

<operation id="283" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5 %open_set_heap_x_addr_4 = getelementptr i16 %open_set_heap_x, i64 0, i64 %zext_ln132

]]></Node>
<StgValue><ssdm name="open_set_heap_x_addr_4"/></StgValue>
</operation>

<operation id="284" st_id="30" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:6 %store_ln132 = store i16 %n_x, i13 %open_set_heap_x_addr_4

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>

<operation id="285" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7 %open_set_heap_y_addr_4 = getelementptr i16 %open_set_heap_y, i64 0, i64 %zext_ln132

]]></Node>
<StgValue><ssdm name="open_set_heap_y_addr_4"/></StgValue>
</operation>

<operation id="286" st_id="30" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
:8 %store_ln132 = store i16 %n_y, i13 %open_set_heap_y_addr_4

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>

<operation id="287" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9 %add_ln133 = add i32 %empty_37, i32 1

]]></Node>
<StgValue><ssdm name="add_ln133"/></StgValue>
</operation>

<operation id="288" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="13" op_0_bw="32">
<![CDATA[
:10 %trunc_ln134 = trunc i32 %empty_37

]]></Node>
<StgValue><ssdm name="trunc_ln134"/></StgValue>
</operation>

<operation id="289" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="16" op_0_bw="13">
<![CDATA[
:11 %zext_ln134 = zext i13 %trunc_ln134

]]></Node>
<StgValue><ssdm name="zext_ln134"/></StgValue>
</operation>

<operation id="290" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="0">
<![CDATA[
:12 %br_ln107 = br void

]]></Node>
<StgValue><ssdm name="br_ln107"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="291" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:0 %idx_assign_2 = phi i16 %zext_ln134, void, i16 %parent, void

]]></Node>
<StgValue><ssdm name="idx_assign_2"/></StgValue>
</operation>

<operation id="292" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="293" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2 %icmp_ln107 = icmp_eq  i16 %idx_assign_2, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln107"/></StgValue>
</operation>

<operation id="294" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3 %br_ln107 = br i1 %icmp_ln107, void, void %_Z12os_heap_push6ASNode.exit

]]></Node>
<StgValue><ssdm name="br_ln107"/></StgValue>
</operation>

<operation id="295" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="17" op_0_bw="16">
<![CDATA[
:1 %zext_ln111 = zext i16 %idx_assign_2

]]></Node>
<StgValue><ssdm name="zext_ln111"/></StgValue>
</operation>

<operation id="296" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:4 %sub_ln111 = sub i17 1, i17 %zext_ln111

]]></Node>
<StgValue><ssdm name="sub_ln111"/></StgValue>
</operation>

<operation id="297" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5 %trunc_ln111_1 = partselect i16 @_ssdm_op_PartSelect.i16.i17.i32.i32, i17 %sub_ln111, i32 1, i32 16

]]></Node>
<StgValue><ssdm name="trunc_ln111_1"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="298" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:2 %add_ln111 = add i17 %zext_ln111, i17 131071

]]></Node>
<StgValue><ssdm name="add_ln111"/></StgValue>
</operation>

<operation id="299" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
:3 %tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln111, i32 16

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="300" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6 %sub_ln111_1 = sub i16 0, i16 %trunc_ln111_1

]]></Node>
<StgValue><ssdm name="sub_ln111_1"/></StgValue>
</operation>

<operation id="301" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
:7 %trunc_ln111_2 = partselect i16 @_ssdm_op_PartSelect.i16.i17.i32.i32, i17 %add_ln111, i32 1, i32 16

]]></Node>
<StgValue><ssdm name="trunc_ln111_2"/></StgValue>
</operation>

<operation id="302" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:8 %parent = select i1 %tmp_4, i16 %sub_ln111_1, i16 %trunc_ln111_2

]]></Node>
<StgValue><ssdm name="parent"/></StgValue>
</operation>

<operation id="303" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="64" op_0_bw="16">
<![CDATA[
:9 %zext_ln112 = zext i16 %idx_assign_2

]]></Node>
<StgValue><ssdm name="zext_ln112"/></StgValue>
</operation>

<operation id="304" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10 %open_set_heap_f_score_addr_9 = getelementptr i16 %open_set_heap_f_score, i64 0, i64 %zext_ln112

]]></Node>
<StgValue><ssdm name="open_set_heap_f_score_addr_9"/></StgValue>
</operation>

<operation id="305" st_id="32" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="16" op_0_bw="13">
<![CDATA[
:11 %open_set_heap_f_score_load_6 = load i13 %open_set_heap_f_score_addr_9

]]></Node>
<StgValue><ssdm name="open_set_heap_f_score_load_6"/></StgValue>
</operation>

<operation id="306" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="64" op_0_bw="16">
<![CDATA[
:12 %zext_ln112_1 = zext i16 %parent

]]></Node>
<StgValue><ssdm name="zext_ln112_1"/></StgValue>
</operation>

<operation id="307" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13 %open_set_heap_f_score_addr_10 = getelementptr i16 %open_set_heap_f_score, i64 0, i64 %zext_ln112_1

]]></Node>
<StgValue><ssdm name="open_set_heap_f_score_addr_10"/></StgValue>
</operation>

<operation id="308" st_id="32" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="16" op_0_bw="13">
<![CDATA[
:14 %open_set_heap_f_score_load_7 = load i13 %open_set_heap_f_score_addr_10

]]></Node>
<StgValue><ssdm name="open_set_heap_f_score_load_7"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="309" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0 %specloopname_ln111 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0

]]></Node>
<StgValue><ssdm name="specloopname_ln111"/></StgValue>
</operation>

<operation id="310" st_id="33" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="16" op_0_bw="13">
<![CDATA[
:11 %open_set_heap_f_score_load_6 = load i13 %open_set_heap_f_score_addr_9

]]></Node>
<StgValue><ssdm name="open_set_heap_f_score_load_6"/></StgValue>
</operation>

<operation id="311" st_id="33" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="16" op_0_bw="13">
<![CDATA[
:14 %open_set_heap_f_score_load_7 = load i13 %open_set_heap_f_score_addr_10

]]></Node>
<StgValue><ssdm name="open_set_heap_f_score_load_7"/></StgValue>
</operation>

<operation id="312" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:15 %icmp_ln112 = icmp_ult  i16 %open_set_heap_f_score_load_6, i16 %open_set_heap_f_score_load_7

]]></Node>
<StgValue><ssdm name="icmp_ln112"/></StgValue>
</operation>

<operation id="313" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:16 %br_ln112 = br i1 %icmp_ln112, void %_Z12os_heap_push6ASNode.exit, void

]]></Node>
<StgValue><ssdm name="br_ln112"/></StgValue>
</operation>

<operation id="314" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
<literal name="icmp_ln112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1 %open_set_heap_g_score_addr_5 = getelementptr i16 %open_set_heap_g_score, i64 0, i64 %zext_ln112_1

]]></Node>
<StgValue><ssdm name="open_set_heap_g_score_addr_5"/></StgValue>
</operation>

<operation id="315" st_id="33" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
<literal name="icmp_ln112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="16" op_0_bw="13">
<![CDATA[
:2 %open_set_heap_g_score_load_3 = load i13 %open_set_heap_g_score_addr_5

]]></Node>
<StgValue><ssdm name="open_set_heap_g_score_load_3"/></StgValue>
</operation>

<operation id="316" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
<literal name="icmp_ln112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5 %open_set_heap_x_addr_5 = getelementptr i16 %open_set_heap_x, i64 0, i64 %zext_ln112_1

]]></Node>
<StgValue><ssdm name="open_set_heap_x_addr_5"/></StgValue>
</operation>

<operation id="317" st_id="33" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
<literal name="icmp_ln112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="16" op_0_bw="13">
<![CDATA[
:6 %open_set_heap_x_load_2 = load i13 %open_set_heap_x_addr_5

]]></Node>
<StgValue><ssdm name="open_set_heap_x_load_2"/></StgValue>
</operation>

<operation id="318" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
<literal name="icmp_ln112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9 %open_set_heap_y_addr_5 = getelementptr i16 %open_set_heap_y, i64 0, i64 %zext_ln112_1

]]></Node>
<StgValue><ssdm name="open_set_heap_y_addr_5"/></StgValue>
</operation>

<operation id="319" st_id="33" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
<literal name="icmp_ln112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="16" op_0_bw="13">
<![CDATA[
:10 %open_set_heap_y_load_2 = load i13 %open_set_heap_y_addr_5

]]></Node>
<StgValue><ssdm name="open_set_heap_y_load_2"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="320" st_id="34" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
<literal name="icmp_ln112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="16" op_1_bw="13" op_2_bw="0" op_3_bw="0">
<![CDATA[
:0 %store_ln116 = store i16 %open_set_heap_f_score_load_7, i13 %open_set_heap_f_score_addr_9

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="321" st_id="34" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
<literal name="icmp_ln112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="16" op_0_bw="13">
<![CDATA[
:2 %open_set_heap_g_score_load_3 = load i13 %open_set_heap_g_score_addr_5

]]></Node>
<StgValue><ssdm name="open_set_heap_g_score_load_3"/></StgValue>
</operation>

<operation id="322" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
<literal name="icmp_ln112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3 %open_set_heap_g_score_addr_6 = getelementptr i16 %open_set_heap_g_score, i64 0, i64 %zext_ln112

]]></Node>
<StgValue><ssdm name="open_set_heap_g_score_addr_6"/></StgValue>
</operation>

<operation id="323" st_id="34" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
<literal name="icmp_ln112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="16" op_1_bw="13" op_2_bw="0">
<![CDATA[
:4 %store_ln116 = store i16 %open_set_heap_g_score_load_3, i13 %open_set_heap_g_score_addr_6

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="324" st_id="34" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
<literal name="icmp_ln112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="16" op_0_bw="13">
<![CDATA[
:6 %open_set_heap_x_load_2 = load i13 %open_set_heap_x_addr_5

]]></Node>
<StgValue><ssdm name="open_set_heap_x_load_2"/></StgValue>
</operation>

<operation id="325" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
<literal name="icmp_ln112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7 %open_set_heap_x_addr_6 = getelementptr i16 %open_set_heap_x, i64 0, i64 %zext_ln112

]]></Node>
<StgValue><ssdm name="open_set_heap_x_addr_6"/></StgValue>
</operation>

<operation id="326" st_id="34" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
<literal name="icmp_ln112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="16" op_1_bw="13" op_2_bw="0">
<![CDATA[
:8 %store_ln116 = store i16 %open_set_heap_x_load_2, i13 %open_set_heap_x_addr_6

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="327" st_id="34" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
<literal name="icmp_ln112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="16" op_0_bw="13">
<![CDATA[
:10 %open_set_heap_y_load_2 = load i13 %open_set_heap_y_addr_5

]]></Node>
<StgValue><ssdm name="open_set_heap_y_load_2"/></StgValue>
</operation>

<operation id="328" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
<literal name="icmp_ln112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11 %open_set_heap_y_addr_6 = getelementptr i16 %open_set_heap_y, i64 0, i64 %zext_ln112

]]></Node>
<StgValue><ssdm name="open_set_heap_y_addr_6"/></StgValue>
</operation>

<operation id="329" st_id="34" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
<literal name="icmp_ln112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="16" op_1_bw="13" op_2_bw="0">
<![CDATA[
:12 %store_ln116 = store i16 %open_set_heap_y_load_2, i13 %open_set_heap_y_addr_6

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="330" st_id="35" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
<literal name="icmp_ln112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="16" op_1_bw="13" op_2_bw="0">
<![CDATA[
:13 %store_ln117 = store i16 %open_set_heap_f_score_load_7, i13 %open_set_heap_f_score_addr_10

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="331" st_id="35" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
<literal name="icmp_ln112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="16" op_1_bw="13" op_2_bw="0">
<![CDATA[
:14 %store_ln117 = store i16 %open_set_heap_g_score_load_3, i13 %open_set_heap_g_score_addr_5

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="332" st_id="35" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
<literal name="icmp_ln112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="16" op_1_bw="13" op_2_bw="0">
<![CDATA[
:15 %store_ln117 = store i16 %open_set_heap_x_load_2, i13 %open_set_heap_x_addr_5

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="333" st_id="35" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
<literal name="icmp_ln112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="16" op_1_bw="13" op_2_bw="0">
<![CDATA[
:16 %store_ln117 = store i16 %open_set_heap_y_load_2, i13 %open_set_heap_y_addr_5

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="334" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
<literal name="icmp_ln112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="0">
<![CDATA[
:17 %br_ln107 = br void

]]></Node>
<StgValue><ssdm name="br_ln107"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="335" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="0">
<![CDATA[
_Z12os_heap_push6ASNode.exit:0 %br_ln206 = br void %._crit_edge55

]]></Node>
<StgValue><ssdm name="br_ln206"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="336" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0">
<![CDATA[
._crit_edge55:0 %empty_39 = phi i32 %add_ln133, void %_Z12os_heap_push6ASNode.exit, i32 %empty_37, void %.split._crit_edge, i32 %empty_37, void, i32 %empty_37, void, i32 %empty_37, void, i32 %empty_37, void %.split

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>

<operation id="337" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge55:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="338" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="1"/>
<literal name="icmp_ln93_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln92" val="1"/>
<literal name="icmp_ln92_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
._crit_edge51:0 %smallest_in_in = phi i16 %left, void, i16 %right, void

]]></Node>
<StgValue><ssdm name="smallest_in_in"/></StgValue>
</operation>

<operation id="339" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="1"/>
<literal name="icmp_ln93_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln92" val="1"/>
<literal name="icmp_ln92_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="15" op_0_bw="16">
<![CDATA[
._crit_edge51:1 %smallest_1 = trunc i16 %smallest_in_in

]]></Node>
<StgValue><ssdm name="smallest_1"/></StgValue>
</operation>

<operation id="340" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="1"/>
<literal name="icmp_ln93_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln92" val="1"/>
<literal name="icmp_ln92_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="64" op_0_bw="15">
<![CDATA[
._crit_edge51:4 %zext_ln98 = zext i15 %smallest_1

]]></Node>
<StgValue><ssdm name="zext_ln98"/></StgValue>
</operation>

<operation id="341" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="1"/>
<literal name="icmp_ln93_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln92" val="1"/>
<literal name="icmp_ln92_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge51:5 %open_set_heap_f_score_addr_6 = getelementptr i16 %open_set_heap_f_score, i64 0, i64 %zext_ln98

]]></Node>
<StgValue><ssdm name="open_set_heap_f_score_addr_6"/></StgValue>
</operation>

<operation id="342" st_id="38" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="1"/>
<literal name="icmp_ln93_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln92" val="1"/>
<literal name="icmp_ln92_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="16" op_0_bw="13">
<![CDATA[
._crit_edge51:6 %open_set_heap_f_score_load_5 = load i13 %open_set_heap_f_score_addr_6

]]></Node>
<StgValue><ssdm name="open_set_heap_f_score_load_5"/></StgValue>
</operation>

<operation id="343" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="1"/>
<literal name="icmp_ln93_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln92" val="1"/>
<literal name="icmp_ln92_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge51:9 %open_set_heap_g_score_addr_2 = getelementptr i16 %open_set_heap_g_score, i64 0, i64 %zext_ln98

]]></Node>
<StgValue><ssdm name="open_set_heap_g_score_addr_2"/></StgValue>
</operation>

<operation id="344" st_id="38" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="1"/>
<literal name="icmp_ln93_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln92" val="1"/>
<literal name="icmp_ln92_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="16" op_0_bw="13">
<![CDATA[
._crit_edge51:10 %open_set_heap_g_score_load_2 = load i13 %open_set_heap_g_score_addr_2

]]></Node>
<StgValue><ssdm name="open_set_heap_g_score_load_2"/></StgValue>
</operation>

<operation id="345" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="1"/>
<literal name="icmp_ln93_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln92" val="1"/>
<literal name="icmp_ln92_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge51:13 %open_set_heap_x_addr_2 = getelementptr i16 %open_set_heap_x, i64 0, i64 %zext_ln98

]]></Node>
<StgValue><ssdm name="open_set_heap_x_addr_2"/></StgValue>
</operation>

<operation id="346" st_id="38" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="1"/>
<literal name="icmp_ln93_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln92" val="1"/>
<literal name="icmp_ln92_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="16" op_0_bw="13">
<![CDATA[
._crit_edge51:14 %open_set_heap_x_load_1 = load i13 %open_set_heap_x_addr_2

]]></Node>
<StgValue><ssdm name="open_set_heap_x_load_1"/></StgValue>
</operation>

<operation id="347" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="1"/>
<literal name="icmp_ln93_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln92" val="1"/>
<literal name="icmp_ln92_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge51:17 %open_set_heap_y_addr_2 = getelementptr i16 %open_set_heap_y, i64 0, i64 %zext_ln98

]]></Node>
<StgValue><ssdm name="open_set_heap_y_addr_2"/></StgValue>
</operation>

<operation id="348" st_id="38" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="1"/>
<literal name="icmp_ln93_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln92" val="1"/>
<literal name="icmp_ln92_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="16" op_0_bw="13">
<![CDATA[
._crit_edge51:18 %open_set_heap_y_load_1 = load i13 %open_set_heap_y_addr_2

]]></Node>
<StgValue><ssdm name="open_set_heap_y_load_1"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="349" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="1"/>
<literal name="icmp_ln93_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln92" val="1"/>
<literal name="icmp_ln92_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge51:3 %zext_ln87 = zext i13 %trunc_ln93

]]></Node>
<StgValue><ssdm name="zext_ln87"/></StgValue>
</operation>

<operation id="350" st_id="39" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="1"/>
<literal name="icmp_ln93_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln92" val="1"/>
<literal name="icmp_ln92_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="16" op_0_bw="13">
<![CDATA[
._crit_edge51:6 %open_set_heap_f_score_load_5 = load i13 %open_set_heap_f_score_addr_6

]]></Node>
<StgValue><ssdm name="open_set_heap_f_score_load_5"/></StgValue>
</operation>

<operation id="351" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="1"/>
<literal name="icmp_ln93_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln92" val="1"/>
<literal name="icmp_ln92_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge51:7 %open_set_heap_f_score_addr_7 = getelementptr i16 %open_set_heap_f_score, i64 0, i64 %zext_ln87

]]></Node>
<StgValue><ssdm name="open_set_heap_f_score_addr_7"/></StgValue>
</operation>

<operation id="352" st_id="39" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="1"/>
<literal name="icmp_ln93_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln92" val="1"/>
<literal name="icmp_ln92_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="16" op_1_bw="13" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
._crit_edge51:8 %store_ln98 = store i16 %open_set_heap_f_score_load_5, i13 %open_set_heap_f_score_addr_7

]]></Node>
<StgValue><ssdm name="store_ln98"/></StgValue>
</operation>

<operation id="353" st_id="39" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="1"/>
<literal name="icmp_ln93_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln92" val="1"/>
<literal name="icmp_ln92_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="16" op_0_bw="13">
<![CDATA[
._crit_edge51:10 %open_set_heap_g_score_load_2 = load i13 %open_set_heap_g_score_addr_2

]]></Node>
<StgValue><ssdm name="open_set_heap_g_score_load_2"/></StgValue>
</operation>

<operation id="354" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="1"/>
<literal name="icmp_ln93_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln92" val="1"/>
<literal name="icmp_ln92_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge51:11 %open_set_heap_g_score_addr_3 = getelementptr i16 %open_set_heap_g_score, i64 0, i64 %zext_ln87

]]></Node>
<StgValue><ssdm name="open_set_heap_g_score_addr_3"/></StgValue>
</operation>

<operation id="355" st_id="39" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="1"/>
<literal name="icmp_ln93_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln92" val="1"/>
<literal name="icmp_ln92_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="16" op_1_bw="13" op_2_bw="0">
<![CDATA[
._crit_edge51:12 %store_ln98 = store i16 %open_set_heap_g_score_load_2, i13 %open_set_heap_g_score_addr_3

]]></Node>
<StgValue><ssdm name="store_ln98"/></StgValue>
</operation>

<operation id="356" st_id="39" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="1"/>
<literal name="icmp_ln93_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln92" val="1"/>
<literal name="icmp_ln92_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="16" op_0_bw="13">
<![CDATA[
._crit_edge51:14 %open_set_heap_x_load_1 = load i13 %open_set_heap_x_addr_2

]]></Node>
<StgValue><ssdm name="open_set_heap_x_load_1"/></StgValue>
</operation>

<operation id="357" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="1"/>
<literal name="icmp_ln93_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln92" val="1"/>
<literal name="icmp_ln92_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge51:15 %open_set_heap_x_addr_3 = getelementptr i16 %open_set_heap_x, i64 0, i64 %zext_ln87

]]></Node>
<StgValue><ssdm name="open_set_heap_x_addr_3"/></StgValue>
</operation>

<operation id="358" st_id="39" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="1"/>
<literal name="icmp_ln93_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln92" val="1"/>
<literal name="icmp_ln92_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="16" op_1_bw="13" op_2_bw="0">
<![CDATA[
._crit_edge51:16 %store_ln98 = store i16 %open_set_heap_x_load_1, i13 %open_set_heap_x_addr_3

]]></Node>
<StgValue><ssdm name="store_ln98"/></StgValue>
</operation>

<operation id="359" st_id="39" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="1"/>
<literal name="icmp_ln93_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln92" val="1"/>
<literal name="icmp_ln92_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="16" op_0_bw="13">
<![CDATA[
._crit_edge51:18 %open_set_heap_y_load_1 = load i13 %open_set_heap_y_addr_2

]]></Node>
<StgValue><ssdm name="open_set_heap_y_load_1"/></StgValue>
</operation>

<operation id="360" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="1"/>
<literal name="icmp_ln93_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln92" val="1"/>
<literal name="icmp_ln92_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge51:19 %open_set_heap_y_addr_3 = getelementptr i16 %open_set_heap_y, i64 0, i64 %zext_ln87

]]></Node>
<StgValue><ssdm name="open_set_heap_y_addr_3"/></StgValue>
</operation>

<operation id="361" st_id="39" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="1"/>
<literal name="icmp_ln93_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln92" val="1"/>
<literal name="icmp_ln92_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="16" op_1_bw="13" op_2_bw="0">
<![CDATA[
._crit_edge51:20 %store_ln98 = store i16 %open_set_heap_y_load_1, i13 %open_set_heap_y_addr_3

]]></Node>
<StgValue><ssdm name="store_ln98"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="362" st_id="40" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="1"/>
<literal name="icmp_ln93_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln92" val="1"/>
<literal name="icmp_ln92_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="16" op_1_bw="13" op_2_bw="0">
<![CDATA[
._crit_edge51:21 %store_ln99 = store i16 %open_set_heap_f_score_load_5, i13 %open_set_heap_f_score_addr_6

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="363" st_id="40" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="1"/>
<literal name="icmp_ln93_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln92" val="1"/>
<literal name="icmp_ln92_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="16" op_1_bw="13" op_2_bw="0">
<![CDATA[
._crit_edge51:22 %store_ln99 = store i16 %open_set_heap_g_score_load_2, i13 %open_set_heap_g_score_addr_2

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="364" st_id="40" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="1"/>
<literal name="icmp_ln93_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln92" val="1"/>
<literal name="icmp_ln92_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="16" op_1_bw="13" op_2_bw="0">
<![CDATA[
._crit_edge51:23 %store_ln99 = store i16 %open_set_heap_x_load_1, i13 %open_set_heap_x_addr_2

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="365" st_id="40" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="1"/>
<literal name="icmp_ln93_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln92" val="1"/>
<literal name="icmp_ln92_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="16" op_1_bw="13" op_2_bw="0">
<![CDATA[
._crit_edge51:24 %store_ln99 = store i16 %open_set_heap_y_load_1, i13 %open_set_heap_y_addr_2

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="366" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="1"/>
<literal name="icmp_ln93_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln92" val="1"/>
<literal name="icmp_ln92_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge51:25 %br_ln84 = br void

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="367" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0">
<![CDATA[
.loopexit:0 %retval_0 = phi i16 65535, void, i16 65535, void, i16 65535, void, i16 65535, void %_Z12os_heap_push6ASNode.exit.thread, i16 65535, void %split, i16 %open_set_heap_g_score_load, void %.loopexit.loopexit

]]></Node>
<StgValue><ssdm name="retval_0"/></StgValue>
</operation>

<operation id="368" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="16">
<![CDATA[
.loopexit:1 %ret_ln221 = ret i16 %retval_0

]]></Node>
<StgValue><ssdm name="ret_ln221"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
