// Seed: 2476425075
module module_0 (
    input wor id_0,
    input uwire id_1,
    input wor id_2,
    input supply0 id_3,
    output wor id_4,
    input tri1 id_5,
    input supply0 id_6,
    input tri1 id_7,
    output tri0 id_8,
    input uwire id_9,
    output wire id_10,
    input uwire id_11,
    input tri id_12,
    input supply1 id_13,
    output tri id_14,
    output tri0 id_15,
    input tri id_16,
    output tri1 id_17,
    output supply0 id_18,
    input tri1 id_19,
    input wor id_20,
    input supply1 id_21,
    input wor id_22,
    inout wire id_23,
    input uwire id_24,
    output supply0 id_25,
    input tri0 id_26,
    input tri0 id_27,
    input wire id_28,
    input wand id_29,
    input wire id_30
    , id_39,
    input tri0 id_31,
    input wand id_32,
    input tri1 id_33,
    input tri0 id_34,
    input wand id_35,
    output tri0 id_36,
    input tri id_37
);
endmodule
module module_1 (
    output tri0  id_0,
    output wire  id_1,
    input  tri   id_2,
    output tri   id_3,
    inout  uwire id_4,
    output wor   id_5,
    output tri0  id_6,
    output tri0  id_7,
    input  tri0  id_8
);
  genvar id_10;
  module_0 modCall_1 (
      id_8,
      id_2,
      id_4,
      id_8,
      id_4,
      id_2,
      id_2,
      id_4,
      id_1,
      id_8,
      id_1,
      id_2,
      id_2,
      id_2,
      id_4,
      id_3,
      id_2,
      id_5,
      id_3,
      id_2,
      id_2,
      id_8,
      id_2,
      id_4,
      id_8,
      id_3,
      id_4,
      id_4,
      id_2,
      id_4,
      id_8,
      id_4,
      id_8,
      id_2,
      id_8,
      id_8,
      id_5,
      id_8
  );
  assign modCall_1.id_26 = 0;
  assign id_7 = 1;
  logic id_11;
  ;
endmodule
