
IDE_USART.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002ec8  080001e0  080001e0  000101e0  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000018  080030a8  080030a8  000130a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080030c0  080030c0  0002004c  2**0
                  CONTENTS
  4 .ARM          00000008  080030c0  080030c0  000130c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080030c8  080030c8  0002004c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080030c8  080030c8  000130c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080030cc  080030cc  000130cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000004c  20000000  080030d0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000064  2000004c  0800311c  0002004c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200000b0  0800311c  000200b0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002004c  2**0
                  CONTENTS, READONLY
 12 .comment      000000a7  00000000  00000000  0002007c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000b4b8  00000000  00000000  00020123  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001bff  00000000  00000000  0002b5db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000007d8  00000000  00000000  0002d1e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000758  00000000  00000000  0002d9b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001fee5  00000000  00000000  0002e110  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000081b2  00000000  00000000  0004dff5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c5ca9  00000000  00000000  000561a7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00001c74  00000000  00000000  0011be50  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_loc    0000128d  00000000  00000000  0011dac4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <deregister_tm_clones>:
 80001e0:	4803      	ldr	r0, [pc, #12]	; (80001f0 <deregister_tm_clones+0x10>)
 80001e2:	4b04      	ldr	r3, [pc, #16]	; (80001f4 <deregister_tm_clones+0x14>)
 80001e4:	4283      	cmp	r3, r0
 80001e6:	d002      	beq.n	80001ee <deregister_tm_clones+0xe>
 80001e8:	4b03      	ldr	r3, [pc, #12]	; (80001f8 <deregister_tm_clones+0x18>)
 80001ea:	b103      	cbz	r3, 80001ee <deregister_tm_clones+0xe>
 80001ec:	4718      	bx	r3
 80001ee:	4770      	bx	lr
 80001f0:	2000004c 	.word	0x2000004c
 80001f4:	2000004c 	.word	0x2000004c
 80001f8:	00000000 	.word	0x00000000

080001fc <register_tm_clones>:
 80001fc:	4805      	ldr	r0, [pc, #20]	; (8000214 <register_tm_clones+0x18>)
 80001fe:	4906      	ldr	r1, [pc, #24]	; (8000218 <register_tm_clones+0x1c>)
 8000200:	1a0b      	subs	r3, r1, r0
 8000202:	0fd9      	lsrs	r1, r3, #31
 8000204:	eb01 01a3 	add.w	r1, r1, r3, asr #2
 8000208:	1049      	asrs	r1, r1, #1
 800020a:	d002      	beq.n	8000212 <register_tm_clones+0x16>
 800020c:	4b03      	ldr	r3, [pc, #12]	; (800021c <register_tm_clones+0x20>)
 800020e:	b103      	cbz	r3, 8000212 <register_tm_clones+0x16>
 8000210:	4718      	bx	r3
 8000212:	4770      	bx	lr
 8000214:	2000004c 	.word	0x2000004c
 8000218:	2000004c 	.word	0x2000004c
 800021c:	00000000 	.word	0x00000000

08000220 <__do_global_dtors_aux>:
 8000220:	b510      	push	{r4, lr}
 8000222:	4c06      	ldr	r4, [pc, #24]	; (800023c <__do_global_dtors_aux+0x1c>)
 8000224:	7823      	ldrb	r3, [r4, #0]
 8000226:	b943      	cbnz	r3, 800023a <__do_global_dtors_aux+0x1a>
 8000228:	f7ff ffda 	bl	80001e0 <deregister_tm_clones>
 800022c:	4b04      	ldr	r3, [pc, #16]	; (8000240 <__do_global_dtors_aux+0x20>)
 800022e:	b113      	cbz	r3, 8000236 <__do_global_dtors_aux+0x16>
 8000230:	4804      	ldr	r0, [pc, #16]	; (8000244 <__do_global_dtors_aux+0x24>)
 8000232:	f3af 8000 	nop.w
 8000236:	2301      	movs	r3, #1
 8000238:	7023      	strb	r3, [r4, #0]
 800023a:	bd10      	pop	{r4, pc}
 800023c:	2000004c 	.word	0x2000004c
 8000240:	00000000 	.word	0x00000000
 8000244:	08003090 	.word	0x08003090

08000248 <frame_dummy>:
 8000248:	b508      	push	{r3, lr}
 800024a:	4b04      	ldr	r3, [pc, #16]	; (800025c <frame_dummy+0x14>)
 800024c:	b11b      	cbz	r3, 8000256 <frame_dummy+0xe>
 800024e:	4904      	ldr	r1, [pc, #16]	; (8000260 <frame_dummy+0x18>)
 8000250:	4804      	ldr	r0, [pc, #16]	; (8000264 <frame_dummy+0x1c>)
 8000252:	f3af 8000 	nop.w
 8000256:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800025a:	e7cf      	b.n	80001fc <register_tm_clones>
 800025c:	00000000 	.word	0x00000000
 8000260:	20000050 	.word	0x20000050
 8000264:	08003090 	.word	0x08003090

08000268 <__libc_init_array>:
 8000268:	b570      	push	{r4, r5, r6, lr}
 800026a:	4e0d      	ldr	r6, [pc, #52]	; (80002a0 <__libc_init_array+0x38>)
 800026c:	4d0d      	ldr	r5, [pc, #52]	; (80002a4 <__libc_init_array+0x3c>)
 800026e:	1b76      	subs	r6, r6, r5
 8000270:	10b6      	asrs	r6, r6, #2
 8000272:	d006      	beq.n	8000282 <__libc_init_array+0x1a>
 8000274:	2400      	movs	r4, #0
 8000276:	3401      	adds	r4, #1
 8000278:	f855 3b04 	ldr.w	r3, [r5], #4
 800027c:	4798      	blx	r3
 800027e:	42a6      	cmp	r6, r4
 8000280:	d1f9      	bne.n	8000276 <__libc_init_array+0xe>
 8000282:	4e09      	ldr	r6, [pc, #36]	; (80002a8 <__libc_init_array+0x40>)
 8000284:	4d09      	ldr	r5, [pc, #36]	; (80002ac <__libc_init_array+0x44>)
 8000286:	1b76      	subs	r6, r6, r5
 8000288:	f002 ff02 	bl	8003090 <_init>
 800028c:	10b6      	asrs	r6, r6, #2
 800028e:	d006      	beq.n	800029e <__libc_init_array+0x36>
 8000290:	2400      	movs	r4, #0
 8000292:	3401      	adds	r4, #1
 8000294:	f855 3b04 	ldr.w	r3, [r5], #4
 8000298:	4798      	blx	r3
 800029a:	42a6      	cmp	r6, r4
 800029c:	d1f9      	bne.n	8000292 <__libc_init_array+0x2a>
 800029e:	bd70      	pop	{r4, r5, r6, pc}
 80002a0:	080030c8 	.word	0x080030c8
 80002a4:	080030c8 	.word	0x080030c8
 80002a8:	080030cc 	.word	0x080030cc
 80002ac:	080030c8 	.word	0x080030c8

080002b0 <memset>:
 80002b0:	b4f0      	push	{r4, r5, r6, r7}
 80002b2:	0786      	lsls	r6, r0, #30
 80002b4:	d046      	beq.n	8000344 <memset+0x94>
 80002b6:	1e54      	subs	r4, r2, #1
 80002b8:	2a00      	cmp	r2, #0
 80002ba:	d03c      	beq.n	8000336 <memset+0x86>
 80002bc:	b2ca      	uxtb	r2, r1
 80002be:	4603      	mov	r3, r0
 80002c0:	e002      	b.n	80002c8 <memset+0x18>
 80002c2:	f114 34ff 	adds.w	r4, r4, #4294967295	; 0xffffffff
 80002c6:	d336      	bcc.n	8000336 <memset+0x86>
 80002c8:	f803 2b01 	strb.w	r2, [r3], #1
 80002cc:	079d      	lsls	r5, r3, #30
 80002ce:	d1f8      	bne.n	80002c2 <memset+0x12>
 80002d0:	2c03      	cmp	r4, #3
 80002d2:	d929      	bls.n	8000328 <memset+0x78>
 80002d4:	b2cd      	uxtb	r5, r1
 80002d6:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
 80002da:	2c0f      	cmp	r4, #15
 80002dc:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
 80002e0:	d933      	bls.n	800034a <memset+0x9a>
 80002e2:	f1a4 0610 	sub.w	r6, r4, #16
 80002e6:	0936      	lsrs	r6, r6, #4
 80002e8:	f103 0720 	add.w	r7, r3, #32
 80002ec:	eb07 1706 	add.w	r7, r7, r6, lsl #4
 80002f0:	f103 0210 	add.w	r2, r3, #16
 80002f4:	e942 5504 	strd	r5, r5, [r2, #-16]
 80002f8:	e942 5502 	strd	r5, r5, [r2, #-8]
 80002fc:	3210      	adds	r2, #16
 80002fe:	42ba      	cmp	r2, r7
 8000300:	d1f8      	bne.n	80002f4 <memset+0x44>
 8000302:	1c72      	adds	r2, r6, #1
 8000304:	f014 0f0c 	tst.w	r4, #12
 8000308:	eb03 1202 	add.w	r2, r3, r2, lsl #4
 800030c:	f004 060f 	and.w	r6, r4, #15
 8000310:	d013      	beq.n	800033a <memset+0x8a>
 8000312:	1f33      	subs	r3, r6, #4
 8000314:	f023 0303 	bic.w	r3, r3, #3
 8000318:	3304      	adds	r3, #4
 800031a:	4413      	add	r3, r2
 800031c:	f842 5b04 	str.w	r5, [r2], #4
 8000320:	4293      	cmp	r3, r2
 8000322:	d1fb      	bne.n	800031c <memset+0x6c>
 8000324:	f006 0403 	and.w	r4, r6, #3
 8000328:	b12c      	cbz	r4, 8000336 <memset+0x86>
 800032a:	b2c9      	uxtb	r1, r1
 800032c:	441c      	add	r4, r3
 800032e:	f803 1b01 	strb.w	r1, [r3], #1
 8000332:	429c      	cmp	r4, r3
 8000334:	d1fb      	bne.n	800032e <memset+0x7e>
 8000336:	bcf0      	pop	{r4, r5, r6, r7}
 8000338:	4770      	bx	lr
 800033a:	4634      	mov	r4, r6
 800033c:	4613      	mov	r3, r2
 800033e:	2c00      	cmp	r4, #0
 8000340:	d1f3      	bne.n	800032a <memset+0x7a>
 8000342:	e7f8      	b.n	8000336 <memset+0x86>
 8000344:	4614      	mov	r4, r2
 8000346:	4603      	mov	r3, r0
 8000348:	e7c2      	b.n	80002d0 <memset+0x20>
 800034a:	461a      	mov	r2, r3
 800034c:	4626      	mov	r6, r4
 800034e:	e7e0      	b.n	8000312 <memset+0x62>
	...
 8000360:	eba2 0003 	sub.w	r0, r2, r3
 8000364:	4770      	bx	lr
 8000366:	bf00      	nop

08000368 <strcmp>:
 8000368:	7802      	ldrb	r2, [r0, #0]
 800036a:	780b      	ldrb	r3, [r1, #0]
 800036c:	2a01      	cmp	r2, #1
 800036e:	bf28      	it	cs
 8000370:	429a      	cmpcs	r2, r3
 8000372:	d1f5      	bne.n	8000360 <memset+0xb0>
 8000374:	e96d 4504 	strd	r4, r5, [sp, #-16]!
 8000378:	ea40 0401 	orr.w	r4, r0, r1
 800037c:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8000380:	f06f 0c00 	mvn.w	ip, #0
 8000384:	ea4f 7244 	mov.w	r2, r4, lsl #29
 8000388:	b312      	cbz	r2, 80003d0 <strcmp+0x68>
 800038a:	ea80 0401 	eor.w	r4, r0, r1
 800038e:	f014 0f07 	tst.w	r4, #7
 8000392:	d16a      	bne.n	800046a <strcmp+0x102>
 8000394:	f000 0407 	and.w	r4, r0, #7
 8000398:	f020 0007 	bic.w	r0, r0, #7
 800039c:	f004 0503 	and.w	r5, r4, #3
 80003a0:	f021 0107 	bic.w	r1, r1, #7
 80003a4:	ea4f 05c5 	mov.w	r5, r5, lsl #3
 80003a8:	e8f0 2304 	ldrd	r2, r3, [r0], #16
 80003ac:	f014 0f04 	tst.w	r4, #4
 80003b0:	e8f1 6704 	ldrd	r6, r7, [r1], #16
 80003b4:	fa0c f405 	lsl.w	r4, ip, r5
 80003b8:	ea62 0204 	orn	r2, r2, r4
 80003bc:	ea66 0604 	orn	r6, r6, r4
 80003c0:	d00a      	beq.n	80003d8 <strcmp+0x70>
 80003c2:	ea63 0304 	orn	r3, r3, r4
 80003c6:	4662      	mov	r2, ip
 80003c8:	ea67 0704 	orn	r7, r7, r4
 80003cc:	4666      	mov	r6, ip
 80003ce:	e003      	b.n	80003d8 <strcmp+0x70>
 80003d0:	e8f0 2304 	ldrd	r2, r3, [r0], #16
 80003d4:	e8f1 6704 	ldrd	r6, r7, [r1], #16
 80003d8:	fa82 f54c 	uadd8	r5, r2, ip
 80003dc:	ea82 0406 	eor.w	r4, r2, r6
 80003e0:	faa4 f48c 	sel	r4, r4, ip
 80003e4:	bb6c      	cbnz	r4, 8000442 <strcmp+0xda>
 80003e6:	fa83 f54c 	uadd8	r5, r3, ip
 80003ea:	ea83 0507 	eor.w	r5, r3, r7
 80003ee:	faa5 f58c 	sel	r5, r5, ip
 80003f2:	b995      	cbnz	r5, 800041a <strcmp+0xb2>
 80003f4:	e950 2302 	ldrd	r2, r3, [r0, #-8]
 80003f8:	e951 6702 	ldrd	r6, r7, [r1, #-8]
 80003fc:	fa82 f54c 	uadd8	r5, r2, ip
 8000400:	ea82 0406 	eor.w	r4, r2, r6
 8000404:	faa4 f48c 	sel	r4, r4, ip
 8000408:	fa83 f54c 	uadd8	r5, r3, ip
 800040c:	ea83 0507 	eor.w	r5, r3, r7
 8000410:	faa5 f58c 	sel	r5, r5, ip
 8000414:	4325      	orrs	r5, r4
 8000416:	d0db      	beq.n	80003d0 <strcmp+0x68>
 8000418:	b99c      	cbnz	r4, 8000442 <strcmp+0xda>
 800041a:	ba2d      	rev	r5, r5
 800041c:	fab5 f485 	clz	r4, r5
 8000420:	f024 0407 	bic.w	r4, r4, #7
 8000424:	fa27 f104 	lsr.w	r1, r7, r4
 8000428:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800042c:	fa23 f304 	lsr.w	r3, r3, r4
 8000430:	f003 00ff 	and.w	r0, r3, #255	; 0xff
 8000434:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000438:	e8fd 4504 	ldrd	r4, r5, [sp], #16
 800043c:	eba0 0001 	sub.w	r0, r0, r1
 8000440:	4770      	bx	lr
 8000442:	ba24      	rev	r4, r4
 8000444:	fab4 f484 	clz	r4, r4
 8000448:	f024 0407 	bic.w	r4, r4, #7
 800044c:	fa26 f104 	lsr.w	r1, r6, r4
 8000450:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8000454:	fa22 f204 	lsr.w	r2, r2, r4
 8000458:	f002 00ff 	and.w	r0, r2, #255	; 0xff
 800045c:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000460:	e8fd 4504 	ldrd	r4, r5, [sp], #16
 8000464:	eba0 0001 	sub.w	r0, r0, r1
 8000468:	4770      	bx	lr
 800046a:	f014 0f03 	tst.w	r4, #3
 800046e:	d13c      	bne.n	80004ea <strcmp+0x182>
 8000470:	f010 0403 	ands.w	r4, r0, #3
 8000474:	d128      	bne.n	80004c8 <strcmp+0x160>
 8000476:	f850 2b08 	ldr.w	r2, [r0], #8
 800047a:	f851 3b08 	ldr.w	r3, [r1], #8
 800047e:	fa82 f54c 	uadd8	r5, r2, ip
 8000482:	ea82 0503 	eor.w	r5, r2, r3
 8000486:	faa5 f58c 	sel	r5, r5, ip
 800048a:	b95d      	cbnz	r5, 80004a4 <strcmp+0x13c>
 800048c:	f850 2c04 	ldr.w	r2, [r0, #-4]
 8000490:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8000494:	fa82 f54c 	uadd8	r5, r2, ip
 8000498:	ea82 0503 	eor.w	r5, r2, r3
 800049c:	faa5 f58c 	sel	r5, r5, ip
 80004a0:	2d00      	cmp	r5, #0
 80004a2:	d0e8      	beq.n	8000476 <strcmp+0x10e>
 80004a4:	ba2d      	rev	r5, r5
 80004a6:	fab5 f485 	clz	r4, r5
 80004aa:	f024 0407 	bic.w	r4, r4, #7
 80004ae:	fa23 f104 	lsr.w	r1, r3, r4
 80004b2:	fa22 f204 	lsr.w	r2, r2, r4
 80004b6:	f002 00ff 	and.w	r0, r2, #255	; 0xff
 80004ba:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80004be:	e8fd 4504 	ldrd	r4, r5, [sp], #16
 80004c2:	eba0 0001 	sub.w	r0, r0, r1
 80004c6:	4770      	bx	lr
 80004c8:	ea4f 04c4 	mov.w	r4, r4, lsl #3
 80004cc:	f020 0003 	bic.w	r0, r0, #3
 80004d0:	f850 2b08 	ldr.w	r2, [r0], #8
 80004d4:	f021 0103 	bic.w	r1, r1, #3
 80004d8:	f851 3b08 	ldr.w	r3, [r1], #8
 80004dc:	fa0c f404 	lsl.w	r4, ip, r4
 80004e0:	ea62 0204 	orn	r2, r2, r4
 80004e4:	ea63 0304 	orn	r3, r3, r4
 80004e8:	e7c9      	b.n	800047e <strcmp+0x116>
 80004ea:	f010 0403 	ands.w	r4, r0, #3
 80004ee:	d01a      	beq.n	8000526 <strcmp+0x1be>
 80004f0:	eba1 0104 	sub.w	r1, r1, r4
 80004f4:	f020 0003 	bic.w	r0, r0, #3
 80004f8:	07e4      	lsls	r4, r4, #31
 80004fa:	f850 2b04 	ldr.w	r2, [r0], #4
 80004fe:	d006      	beq.n	800050e <strcmp+0x1a6>
 8000500:	d20f      	bcs.n	8000522 <strcmp+0x1ba>
 8000502:	788b      	ldrb	r3, [r1, #2]
 8000504:	fa5f f4a2 	uxtb.w	r4, r2, ror #16
 8000508:	1ae4      	subs	r4, r4, r3
 800050a:	d106      	bne.n	800051a <strcmp+0x1b2>
 800050c:	b12b      	cbz	r3, 800051a <strcmp+0x1b2>
 800050e:	78cb      	ldrb	r3, [r1, #3]
 8000510:	fa5f f4b2 	uxtb.w	r4, r2, ror #24
 8000514:	1ae4      	subs	r4, r4, r3
 8000516:	d100      	bne.n	800051a <strcmp+0x1b2>
 8000518:	b91b      	cbnz	r3, 8000522 <strcmp+0x1ba>
 800051a:	4620      	mov	r0, r4
 800051c:	f85d 4b10 	ldr.w	r4, [sp], #16
 8000520:	4770      	bx	lr
 8000522:	f101 0104 	add.w	r1, r1, #4
 8000526:	f850 2b04 	ldr.w	r2, [r0], #4
 800052a:	07cc      	lsls	r4, r1, #31
 800052c:	f021 0103 	bic.w	r1, r1, #3
 8000530:	f851 3b04 	ldr.w	r3, [r1], #4
 8000534:	d848      	bhi.n	80005c8 <strcmp+0x260>
 8000536:	d224      	bcs.n	8000582 <strcmp+0x21a>
 8000538:	f022 447f 	bic.w	r4, r2, #4278190080	; 0xff000000
 800053c:	fa82 f54c 	uadd8	r5, r2, ip
 8000540:	ea94 2513 	eors.w	r5, r4, r3, lsr #8
 8000544:	faa5 f58c 	sel	r5, r5, ip
 8000548:	d10a      	bne.n	8000560 <strcmp+0x1f8>
 800054a:	b965      	cbnz	r5, 8000566 <strcmp+0x1fe>
 800054c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000550:	ea84 0402 	eor.w	r4, r4, r2
 8000554:	ebb4 6f03 	cmp.w	r4, r3, lsl #24
 8000558:	d10e      	bne.n	8000578 <strcmp+0x210>
 800055a:	f850 2b04 	ldr.w	r2, [r0], #4
 800055e:	e7eb      	b.n	8000538 <strcmp+0x1d0>
 8000560:	ea4f 2313 	mov.w	r3, r3, lsr #8
 8000564:	e055      	b.n	8000612 <strcmp+0x2aa>
 8000566:	f035 457f 	bics.w	r5, r5, #4278190080	; 0xff000000
 800056a:	d14d      	bne.n	8000608 <strcmp+0x2a0>
 800056c:	7808      	ldrb	r0, [r1, #0]
 800056e:	e8fd 4504 	ldrd	r4, r5, [sp], #16
 8000572:	f1c0 0000 	rsb	r0, r0, #0
 8000576:	4770      	bx	lr
 8000578:	ea4f 6212 	mov.w	r2, r2, lsr #24
 800057c:	f003 03ff 	and.w	r3, r3, #255	; 0xff
 8000580:	e047      	b.n	8000612 <strcmp+0x2aa>
 8000582:	ea02 441c 	and.w	r4, r2, ip, lsr #16
 8000586:	fa82 f54c 	uadd8	r5, r2, ip
 800058a:	ea94 4513 	eors.w	r5, r4, r3, lsr #16
 800058e:	faa5 f58c 	sel	r5, r5, ip
 8000592:	d10a      	bne.n	80005aa <strcmp+0x242>
 8000594:	b965      	cbnz	r5, 80005b0 <strcmp+0x248>
 8000596:	f851 3b04 	ldr.w	r3, [r1], #4
 800059a:	ea84 0402 	eor.w	r4, r4, r2
 800059e:	ebb4 4f03 	cmp.w	r4, r3, lsl #16
 80005a2:	d10c      	bne.n	80005be <strcmp+0x256>
 80005a4:	f850 2b04 	ldr.w	r2, [r0], #4
 80005a8:	e7eb      	b.n	8000582 <strcmp+0x21a>
 80005aa:	ea4f 4313 	mov.w	r3, r3, lsr #16
 80005ae:	e030      	b.n	8000612 <strcmp+0x2aa>
 80005b0:	ea15 451c 	ands.w	r5, r5, ip, lsr #16
 80005b4:	d128      	bne.n	8000608 <strcmp+0x2a0>
 80005b6:	880b      	ldrh	r3, [r1, #0]
 80005b8:	ea4f 4212 	mov.w	r2, r2, lsr #16
 80005bc:	e029      	b.n	8000612 <strcmp+0x2aa>
 80005be:	ea4f 4212 	mov.w	r2, r2, lsr #16
 80005c2:	ea03 431c 	and.w	r3, r3, ip, lsr #16
 80005c6:	e024      	b.n	8000612 <strcmp+0x2aa>
 80005c8:	f002 04ff 	and.w	r4, r2, #255	; 0xff
 80005cc:	fa82 f54c 	uadd8	r5, r2, ip
 80005d0:	ea94 6513 	eors.w	r5, r4, r3, lsr #24
 80005d4:	faa5 f58c 	sel	r5, r5, ip
 80005d8:	d10a      	bne.n	80005f0 <strcmp+0x288>
 80005da:	b965      	cbnz	r5, 80005f6 <strcmp+0x28e>
 80005dc:	f851 3b04 	ldr.w	r3, [r1], #4
 80005e0:	ea84 0402 	eor.w	r4, r4, r2
 80005e4:	ebb4 2f03 	cmp.w	r4, r3, lsl #8
 80005e8:	d109      	bne.n	80005fe <strcmp+0x296>
 80005ea:	f850 2b04 	ldr.w	r2, [r0], #4
 80005ee:	e7eb      	b.n	80005c8 <strcmp+0x260>
 80005f0:	ea4f 6313 	mov.w	r3, r3, lsr #24
 80005f4:	e00d      	b.n	8000612 <strcmp+0x2aa>
 80005f6:	f015 0fff 	tst.w	r5, #255	; 0xff
 80005fa:	d105      	bne.n	8000608 <strcmp+0x2a0>
 80005fc:	680b      	ldr	r3, [r1, #0]
 80005fe:	ea4f 2212 	mov.w	r2, r2, lsr #8
 8000602:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8000606:	e004      	b.n	8000612 <strcmp+0x2aa>
 8000608:	f04f 0000 	mov.w	r0, #0
 800060c:	e8fd 4504 	ldrd	r4, r5, [sp], #16
 8000610:	4770      	bx	lr
 8000612:	ba12      	rev	r2, r2
 8000614:	ba1b      	rev	r3, r3
 8000616:	fa82 f44c 	uadd8	r4, r2, ip
 800061a:	ea82 0403 	eor.w	r4, r2, r3
 800061e:	faa4 f58c 	sel	r5, r4, ip
 8000622:	fab5 f485 	clz	r4, r5
 8000626:	fa02 f204 	lsl.w	r2, r2, r4
 800062a:	fa03 f304 	lsl.w	r3, r3, r4
 800062e:	ea4f 6012 	mov.w	r0, r2, lsr #24
 8000632:	e8fd 4504 	ldrd	r4, r5, [sp], #16
 8000636:	eba0 6013 	sub.w	r0, r0, r3, lsr #24
 800063a:	4770      	bx	lr

0800063c <__aeabi_uldivmod>:
 800063c:	b953      	cbnz	r3, 8000654 <__aeabi_uldivmod+0x18>
 800063e:	b94a      	cbnz	r2, 8000654 <__aeabi_uldivmod+0x18>
 8000640:	2900      	cmp	r1, #0
 8000642:	bf08      	it	eq
 8000644:	2800      	cmpeq	r0, #0
 8000646:	bf1c      	itt	ne
 8000648:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 800064c:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000650:	f000 b96e 	b.w	8000930 <__aeabi_idiv0>
 8000654:	f1ad 0c08 	sub.w	ip, sp, #8
 8000658:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800065c:	f000 f806 	bl	800066c <__udivmoddi4>
 8000660:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000664:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000668:	b004      	add	sp, #16
 800066a:	4770      	bx	lr

0800066c <__udivmoddi4>:
 800066c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000670:	9d08      	ldr	r5, [sp, #32]
 8000672:	4604      	mov	r4, r0
 8000674:	468c      	mov	ip, r1
 8000676:	2b00      	cmp	r3, #0
 8000678:	f040 8083 	bne.w	8000782 <__udivmoddi4+0x116>
 800067c:	428a      	cmp	r2, r1
 800067e:	4617      	mov	r7, r2
 8000680:	d947      	bls.n	8000712 <__udivmoddi4+0xa6>
 8000682:	fab2 f282 	clz	r2, r2
 8000686:	b142      	cbz	r2, 800069a <__udivmoddi4+0x2e>
 8000688:	f1c2 0020 	rsb	r0, r2, #32
 800068c:	fa24 f000 	lsr.w	r0, r4, r0
 8000690:	4091      	lsls	r1, r2
 8000692:	4097      	lsls	r7, r2
 8000694:	ea40 0c01 	orr.w	ip, r0, r1
 8000698:	4094      	lsls	r4, r2
 800069a:	ea4f 4817 	mov.w	r8, r7, lsr #16
 800069e:	0c23      	lsrs	r3, r4, #16
 80006a0:	fbbc f6f8 	udiv	r6, ip, r8
 80006a4:	fa1f fe87 	uxth.w	lr, r7
 80006a8:	fb08 c116 	mls	r1, r8, r6, ip
 80006ac:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80006b0:	fb06 f10e 	mul.w	r1, r6, lr
 80006b4:	4299      	cmp	r1, r3
 80006b6:	d909      	bls.n	80006cc <__udivmoddi4+0x60>
 80006b8:	18fb      	adds	r3, r7, r3
 80006ba:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 80006be:	f080 8119 	bcs.w	80008f4 <__udivmoddi4+0x288>
 80006c2:	4299      	cmp	r1, r3
 80006c4:	f240 8116 	bls.w	80008f4 <__udivmoddi4+0x288>
 80006c8:	3e02      	subs	r6, #2
 80006ca:	443b      	add	r3, r7
 80006cc:	1a5b      	subs	r3, r3, r1
 80006ce:	b2a4      	uxth	r4, r4
 80006d0:	fbb3 f0f8 	udiv	r0, r3, r8
 80006d4:	fb08 3310 	mls	r3, r8, r0, r3
 80006d8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80006dc:	fb00 fe0e 	mul.w	lr, r0, lr
 80006e0:	45a6      	cmp	lr, r4
 80006e2:	d909      	bls.n	80006f8 <__udivmoddi4+0x8c>
 80006e4:	193c      	adds	r4, r7, r4
 80006e6:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80006ea:	f080 8105 	bcs.w	80008f8 <__udivmoddi4+0x28c>
 80006ee:	45a6      	cmp	lr, r4
 80006f0:	f240 8102 	bls.w	80008f8 <__udivmoddi4+0x28c>
 80006f4:	3802      	subs	r0, #2
 80006f6:	443c      	add	r4, r7
 80006f8:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80006fc:	eba4 040e 	sub.w	r4, r4, lr
 8000700:	2600      	movs	r6, #0
 8000702:	b11d      	cbz	r5, 800070c <__udivmoddi4+0xa0>
 8000704:	40d4      	lsrs	r4, r2
 8000706:	2300      	movs	r3, #0
 8000708:	e9c5 4300 	strd	r4, r3, [r5]
 800070c:	4631      	mov	r1, r6
 800070e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000712:	b902      	cbnz	r2, 8000716 <__udivmoddi4+0xaa>
 8000714:	deff      	udf	#255	; 0xff
 8000716:	fab2 f282 	clz	r2, r2
 800071a:	2a00      	cmp	r2, #0
 800071c:	d150      	bne.n	80007c0 <__udivmoddi4+0x154>
 800071e:	1bcb      	subs	r3, r1, r7
 8000720:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000724:	fa1f f887 	uxth.w	r8, r7
 8000728:	2601      	movs	r6, #1
 800072a:	fbb3 fcfe 	udiv	ip, r3, lr
 800072e:	0c21      	lsrs	r1, r4, #16
 8000730:	fb0e 331c 	mls	r3, lr, ip, r3
 8000734:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000738:	fb08 f30c 	mul.w	r3, r8, ip
 800073c:	428b      	cmp	r3, r1
 800073e:	d907      	bls.n	8000750 <__udivmoddi4+0xe4>
 8000740:	1879      	adds	r1, r7, r1
 8000742:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8000746:	d202      	bcs.n	800074e <__udivmoddi4+0xe2>
 8000748:	428b      	cmp	r3, r1
 800074a:	f200 80e9 	bhi.w	8000920 <__udivmoddi4+0x2b4>
 800074e:	4684      	mov	ip, r0
 8000750:	1ac9      	subs	r1, r1, r3
 8000752:	b2a3      	uxth	r3, r4
 8000754:	fbb1 f0fe 	udiv	r0, r1, lr
 8000758:	fb0e 1110 	mls	r1, lr, r0, r1
 800075c:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000760:	fb08 f800 	mul.w	r8, r8, r0
 8000764:	45a0      	cmp	r8, r4
 8000766:	d907      	bls.n	8000778 <__udivmoddi4+0x10c>
 8000768:	193c      	adds	r4, r7, r4
 800076a:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800076e:	d202      	bcs.n	8000776 <__udivmoddi4+0x10a>
 8000770:	45a0      	cmp	r8, r4
 8000772:	f200 80d9 	bhi.w	8000928 <__udivmoddi4+0x2bc>
 8000776:	4618      	mov	r0, r3
 8000778:	eba4 0408 	sub.w	r4, r4, r8
 800077c:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000780:	e7bf      	b.n	8000702 <__udivmoddi4+0x96>
 8000782:	428b      	cmp	r3, r1
 8000784:	d909      	bls.n	800079a <__udivmoddi4+0x12e>
 8000786:	2d00      	cmp	r5, #0
 8000788:	f000 80b1 	beq.w	80008ee <__udivmoddi4+0x282>
 800078c:	2600      	movs	r6, #0
 800078e:	e9c5 0100 	strd	r0, r1, [r5]
 8000792:	4630      	mov	r0, r6
 8000794:	4631      	mov	r1, r6
 8000796:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800079a:	fab3 f683 	clz	r6, r3
 800079e:	2e00      	cmp	r6, #0
 80007a0:	d14a      	bne.n	8000838 <__udivmoddi4+0x1cc>
 80007a2:	428b      	cmp	r3, r1
 80007a4:	d302      	bcc.n	80007ac <__udivmoddi4+0x140>
 80007a6:	4282      	cmp	r2, r0
 80007a8:	f200 80b8 	bhi.w	800091c <__udivmoddi4+0x2b0>
 80007ac:	1a84      	subs	r4, r0, r2
 80007ae:	eb61 0103 	sbc.w	r1, r1, r3
 80007b2:	2001      	movs	r0, #1
 80007b4:	468c      	mov	ip, r1
 80007b6:	2d00      	cmp	r5, #0
 80007b8:	d0a8      	beq.n	800070c <__udivmoddi4+0xa0>
 80007ba:	e9c5 4c00 	strd	r4, ip, [r5]
 80007be:	e7a5      	b.n	800070c <__udivmoddi4+0xa0>
 80007c0:	f1c2 0320 	rsb	r3, r2, #32
 80007c4:	fa20 f603 	lsr.w	r6, r0, r3
 80007c8:	4097      	lsls	r7, r2
 80007ca:	fa01 f002 	lsl.w	r0, r1, r2
 80007ce:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80007d2:	40d9      	lsrs	r1, r3
 80007d4:	4330      	orrs	r0, r6
 80007d6:	0c03      	lsrs	r3, r0, #16
 80007d8:	fbb1 f6fe 	udiv	r6, r1, lr
 80007dc:	fa1f f887 	uxth.w	r8, r7
 80007e0:	fb0e 1116 	mls	r1, lr, r6, r1
 80007e4:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80007e8:	fb06 f108 	mul.w	r1, r6, r8
 80007ec:	4299      	cmp	r1, r3
 80007ee:	fa04 f402 	lsl.w	r4, r4, r2
 80007f2:	d909      	bls.n	8000808 <__udivmoddi4+0x19c>
 80007f4:	18fb      	adds	r3, r7, r3
 80007f6:	f106 3cff 	add.w	ip, r6, #4294967295	; 0xffffffff
 80007fa:	f080 808d 	bcs.w	8000918 <__udivmoddi4+0x2ac>
 80007fe:	4299      	cmp	r1, r3
 8000800:	f240 808a 	bls.w	8000918 <__udivmoddi4+0x2ac>
 8000804:	3e02      	subs	r6, #2
 8000806:	443b      	add	r3, r7
 8000808:	1a5b      	subs	r3, r3, r1
 800080a:	b281      	uxth	r1, r0
 800080c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000810:	fb0e 3310 	mls	r3, lr, r0, r3
 8000814:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000818:	fb00 f308 	mul.w	r3, r0, r8
 800081c:	428b      	cmp	r3, r1
 800081e:	d907      	bls.n	8000830 <__udivmoddi4+0x1c4>
 8000820:	1879      	adds	r1, r7, r1
 8000822:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000826:	d273      	bcs.n	8000910 <__udivmoddi4+0x2a4>
 8000828:	428b      	cmp	r3, r1
 800082a:	d971      	bls.n	8000910 <__udivmoddi4+0x2a4>
 800082c:	3802      	subs	r0, #2
 800082e:	4439      	add	r1, r7
 8000830:	1acb      	subs	r3, r1, r3
 8000832:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000836:	e778      	b.n	800072a <__udivmoddi4+0xbe>
 8000838:	f1c6 0c20 	rsb	ip, r6, #32
 800083c:	fa03 f406 	lsl.w	r4, r3, r6
 8000840:	fa22 f30c 	lsr.w	r3, r2, ip
 8000844:	431c      	orrs	r4, r3
 8000846:	fa20 f70c 	lsr.w	r7, r0, ip
 800084a:	fa01 f306 	lsl.w	r3, r1, r6
 800084e:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000852:	fa21 f10c 	lsr.w	r1, r1, ip
 8000856:	431f      	orrs	r7, r3
 8000858:	0c3b      	lsrs	r3, r7, #16
 800085a:	fbb1 f9fe 	udiv	r9, r1, lr
 800085e:	fa1f f884 	uxth.w	r8, r4
 8000862:	fb0e 1119 	mls	r1, lr, r9, r1
 8000866:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800086a:	fb09 fa08 	mul.w	sl, r9, r8
 800086e:	458a      	cmp	sl, r1
 8000870:	fa02 f206 	lsl.w	r2, r2, r6
 8000874:	fa00 f306 	lsl.w	r3, r0, r6
 8000878:	d908      	bls.n	800088c <__udivmoddi4+0x220>
 800087a:	1861      	adds	r1, r4, r1
 800087c:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000880:	d248      	bcs.n	8000914 <__udivmoddi4+0x2a8>
 8000882:	458a      	cmp	sl, r1
 8000884:	d946      	bls.n	8000914 <__udivmoddi4+0x2a8>
 8000886:	f1a9 0902 	sub.w	r9, r9, #2
 800088a:	4421      	add	r1, r4
 800088c:	eba1 010a 	sub.w	r1, r1, sl
 8000890:	b2bf      	uxth	r7, r7
 8000892:	fbb1 f0fe 	udiv	r0, r1, lr
 8000896:	fb0e 1110 	mls	r1, lr, r0, r1
 800089a:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 800089e:	fb00 f808 	mul.w	r8, r0, r8
 80008a2:	45b8      	cmp	r8, r7
 80008a4:	d907      	bls.n	80008b6 <__udivmoddi4+0x24a>
 80008a6:	19e7      	adds	r7, r4, r7
 80008a8:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 80008ac:	d22e      	bcs.n	800090c <__udivmoddi4+0x2a0>
 80008ae:	45b8      	cmp	r8, r7
 80008b0:	d92c      	bls.n	800090c <__udivmoddi4+0x2a0>
 80008b2:	3802      	subs	r0, #2
 80008b4:	4427      	add	r7, r4
 80008b6:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80008ba:	eba7 0708 	sub.w	r7, r7, r8
 80008be:	fba0 8902 	umull	r8, r9, r0, r2
 80008c2:	454f      	cmp	r7, r9
 80008c4:	46c6      	mov	lr, r8
 80008c6:	4649      	mov	r1, r9
 80008c8:	d31a      	bcc.n	8000900 <__udivmoddi4+0x294>
 80008ca:	d017      	beq.n	80008fc <__udivmoddi4+0x290>
 80008cc:	b15d      	cbz	r5, 80008e6 <__udivmoddi4+0x27a>
 80008ce:	ebb3 020e 	subs.w	r2, r3, lr
 80008d2:	eb67 0701 	sbc.w	r7, r7, r1
 80008d6:	fa07 fc0c 	lsl.w	ip, r7, ip
 80008da:	40f2      	lsrs	r2, r6
 80008dc:	ea4c 0202 	orr.w	r2, ip, r2
 80008e0:	40f7      	lsrs	r7, r6
 80008e2:	e9c5 2700 	strd	r2, r7, [r5]
 80008e6:	2600      	movs	r6, #0
 80008e8:	4631      	mov	r1, r6
 80008ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80008ee:	462e      	mov	r6, r5
 80008f0:	4628      	mov	r0, r5
 80008f2:	e70b      	b.n	800070c <__udivmoddi4+0xa0>
 80008f4:	4606      	mov	r6, r0
 80008f6:	e6e9      	b.n	80006cc <__udivmoddi4+0x60>
 80008f8:	4618      	mov	r0, r3
 80008fa:	e6fd      	b.n	80006f8 <__udivmoddi4+0x8c>
 80008fc:	4543      	cmp	r3, r8
 80008fe:	d2e5      	bcs.n	80008cc <__udivmoddi4+0x260>
 8000900:	ebb8 0e02 	subs.w	lr, r8, r2
 8000904:	eb69 0104 	sbc.w	r1, r9, r4
 8000908:	3801      	subs	r0, #1
 800090a:	e7df      	b.n	80008cc <__udivmoddi4+0x260>
 800090c:	4608      	mov	r0, r1
 800090e:	e7d2      	b.n	80008b6 <__udivmoddi4+0x24a>
 8000910:	4660      	mov	r0, ip
 8000912:	e78d      	b.n	8000830 <__udivmoddi4+0x1c4>
 8000914:	4681      	mov	r9, r0
 8000916:	e7b9      	b.n	800088c <__udivmoddi4+0x220>
 8000918:	4666      	mov	r6, ip
 800091a:	e775      	b.n	8000808 <__udivmoddi4+0x19c>
 800091c:	4630      	mov	r0, r6
 800091e:	e74a      	b.n	80007b6 <__udivmoddi4+0x14a>
 8000920:	f1ac 0c02 	sub.w	ip, ip, #2
 8000924:	4439      	add	r1, r7
 8000926:	e713      	b.n	8000750 <__udivmoddi4+0xe4>
 8000928:	3802      	subs	r0, #2
 800092a:	443c      	add	r4, r7
 800092c:	e724      	b.n	8000778 <__udivmoddi4+0x10c>
 800092e:	bf00      	nop

08000930 <__aeabi_idiv0>:
 8000930:	4770      	bx	lr
 8000932:	bf00      	nop

08000934 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000934:	b580      	push	{r7, lr}
 8000936:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000938:	f000 fa4e 	bl	8000dd8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800093c:	f000 f858 	bl	80009f0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000940:	f000 f8ee 	bl	8000b20 <MX_GPIO_Init>
//  MX_DMA_Init();
  MX_USART2_UART_Init();
 8000944:	f000 f8c2 	bl	8000acc <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  // HAL_UART_Receive_DMA(&huart2,in_message,11);

  HAL_UART_Transmit(&huart2, hello, sizeof(hello),10);
 8000948:	230a      	movs	r3, #10
 800094a:	220b      	movs	r2, #11
 800094c:	491f      	ldr	r1, [pc, #124]	; (80009cc <main+0x98>)
 800094e:	4820      	ldr	r0, [pc, #128]	; (80009d0 <main+0x9c>)
 8000950:	f001 fbe1 	bl	8002116 <HAL_UART_Transmit>
//  while (huart2.gState == HAL_UART_STATE_BUSY_TX) {}

	  HAL_GPIO_WritePin(GPIOA,GPIO_PIN_5,GPIO_PIN_RESET);
 8000954:	2200      	movs	r2, #0
 8000956:	2120      	movs	r1, #32
 8000958:	481e      	ldr	r0, [pc, #120]	; (80009d4 <main+0xa0>)
 800095a:	f000 fe0b 	bl	8001574 <HAL_GPIO_WritePin>
  /* USER CODE BEGIN WHILE */


  while (1)
  {
	  HAL_UART_Receive(&huart2, in_message, sizeof(in_message)-1,3600000);
 800095e:	4b1e      	ldr	r3, [pc, #120]	; (80009d8 <main+0xa4>)
 8000960:	2204      	movs	r2, #4
 8000962:	491e      	ldr	r1, [pc, #120]	; (80009dc <main+0xa8>)
 8000964:	481a      	ldr	r0, [pc, #104]	; (80009d0 <main+0x9c>)
 8000966:	f001 fc68 	bl	800223a <HAL_UART_Receive>
//	  in_message[4] = '\0';

//	  if (huart2.RxXferCount==4){
			 HAL_UART_Transmit(&huart2, in_message,  sizeof(in_message),10);
 800096a:	230a      	movs	r3, #10
 800096c:	2205      	movs	r2, #5
 800096e:	491b      	ldr	r1, [pc, #108]	; (80009dc <main+0xa8>)
 8000970:	4817      	ldr	r0, [pc, #92]	; (80009d0 <main+0x9c>)
 8000972:	f001 fbd0 	bl	8002116 <HAL_UART_Transmit>
			 HAL_UART_Transmit(&huart2, enter, sizeof(enter),10);
 8000976:	230a      	movs	r3, #10
 8000978:	2202      	movs	r2, #2
 800097a:	4919      	ldr	r1, [pc, #100]	; (80009e0 <main+0xac>)
 800097c:	4814      	ldr	r0, [pc, #80]	; (80009d0 <main+0x9c>)
 800097e:	f001 fbca 	bl	8002116 <HAL_UART_Transmit>

			 if (strcmp(in_message,led_on)==0)
 8000982:	4918      	ldr	r1, [pc, #96]	; (80009e4 <main+0xb0>)
 8000984:	4815      	ldr	r0, [pc, #84]	; (80009dc <main+0xa8>)
 8000986:	f7ff fcef 	bl	8000368 <strcmp>
 800098a:	4603      	mov	r3, r0
 800098c:	2b00      	cmp	r3, #0
 800098e:	d105      	bne.n	800099c <main+0x68>
				 HAL_GPIO_WritePin(GPIOA,GPIO_PIN_5,GPIO_PIN_SET);
 8000990:	2201      	movs	r2, #1
 8000992:	2120      	movs	r1, #32
 8000994:	480f      	ldr	r0, [pc, #60]	; (80009d4 <main+0xa0>)
 8000996:	f000 fded 	bl	8001574 <HAL_GPIO_WritePin>
 800099a:	e012      	b.n	80009c2 <main+0x8e>
			 else if (strcmp(in_message, led_off)==0)
 800099c:	4912      	ldr	r1, [pc, #72]	; (80009e8 <main+0xb4>)
 800099e:	480f      	ldr	r0, [pc, #60]	; (80009dc <main+0xa8>)
 80009a0:	f7ff fce2 	bl	8000368 <strcmp>
 80009a4:	4603      	mov	r3, r0
 80009a6:	2b00      	cmp	r3, #0
 80009a8:	d105      	bne.n	80009b6 <main+0x82>
				 HAL_GPIO_WritePin(GPIOA,GPIO_PIN_5,GPIO_PIN_RESET);
 80009aa:	2200      	movs	r2, #0
 80009ac:	2120      	movs	r1, #32
 80009ae:	4809      	ldr	r0, [pc, #36]	; (80009d4 <main+0xa0>)
 80009b0:	f000 fde0 	bl	8001574 <HAL_GPIO_WritePin>
 80009b4:	e005      	b.n	80009c2 <main+0x8e>
			 else
				 HAL_UART_Transmit(&huart2, error, sizeof(error),10);
 80009b6:	230a      	movs	r3, #10
 80009b8:	2215      	movs	r2, #21
 80009ba:	490c      	ldr	r1, [pc, #48]	; (80009ec <main+0xb8>)
 80009bc:	4804      	ldr	r0, [pc, #16]	; (80009d0 <main+0x9c>)
 80009be:	f001 fbaa 	bl	8002116 <HAL_UART_Transmit>

//	  	 }

	 HAL_Delay(10);
 80009c2:	200a      	movs	r0, #10
 80009c4:	f000 fa7a 	bl	8000ebc <HAL_Delay>
	  HAL_UART_Receive(&huart2, in_message, sizeof(in_message)-1,3600000);
 80009c8:	e7c9      	b.n	800095e <main+0x2a>
 80009ca:	bf00      	nop
 80009cc:	20000000 	.word	0x20000000
 80009d0:	20000068 	.word	0x20000068
 80009d4:	40020000 	.word	0x40020000
 80009d8:	0036ee80 	.word	0x0036ee80
 80009dc:	20000024 	.word	0x20000024
 80009e0:	2000002c 	.word	0x2000002c
 80009e4:	20000038 	.word	0x20000038
 80009e8:	20000030 	.word	0x20000030
 80009ec:	2000000c 	.word	0x2000000c

080009f0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80009f0:	b580      	push	{r7, lr}
 80009f2:	b094      	sub	sp, #80	; 0x50
 80009f4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80009f6:	f107 031c 	add.w	r3, r7, #28
 80009fa:	2234      	movs	r2, #52	; 0x34
 80009fc:	2100      	movs	r1, #0
 80009fe:	4618      	mov	r0, r3
 8000a00:	f7ff fc56 	bl	80002b0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000a04:	f107 0308 	add.w	r3, r7, #8
 8000a08:	2200      	movs	r2, #0
 8000a0a:	601a      	str	r2, [r3, #0]
 8000a0c:	605a      	str	r2, [r3, #4]
 8000a0e:	609a      	str	r2, [r3, #8]
 8000a10:	60da      	str	r2, [r3, #12]
 8000a12:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a14:	2300      	movs	r3, #0
 8000a16:	607b      	str	r3, [r7, #4]
 8000a18:	4b2a      	ldr	r3, [pc, #168]	; (8000ac4 <SystemClock_Config+0xd4>)
 8000a1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a1c:	4a29      	ldr	r2, [pc, #164]	; (8000ac4 <SystemClock_Config+0xd4>)
 8000a1e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000a22:	6413      	str	r3, [r2, #64]	; 0x40
 8000a24:	4b27      	ldr	r3, [pc, #156]	; (8000ac4 <SystemClock_Config+0xd4>)
 8000a26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a28:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a2c:	607b      	str	r3, [r7, #4]
 8000a2e:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000a30:	2300      	movs	r3, #0
 8000a32:	603b      	str	r3, [r7, #0]
 8000a34:	4b24      	ldr	r3, [pc, #144]	; (8000ac8 <SystemClock_Config+0xd8>)
 8000a36:	681b      	ldr	r3, [r3, #0]
 8000a38:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000a3c:	4a22      	ldr	r2, [pc, #136]	; (8000ac8 <SystemClock_Config+0xd8>)
 8000a3e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000a42:	6013      	str	r3, [r2, #0]
 8000a44:	4b20      	ldr	r3, [pc, #128]	; (8000ac8 <SystemClock_Config+0xd8>)
 8000a46:	681b      	ldr	r3, [r3, #0]
 8000a48:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000a4c:	603b      	str	r3, [r7, #0]
 8000a4e:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000a50:	2302      	movs	r3, #2
 8000a52:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000a54:	2301      	movs	r3, #1
 8000a56:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000a58:	2310      	movs	r3, #16
 8000a5a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000a5c:	2302      	movs	r3, #2
 8000a5e:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000a60:	2300      	movs	r3, #0
 8000a62:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000a64:	2310      	movs	r3, #16
 8000a66:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000a68:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8000a6c:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000a6e:	2304      	movs	r3, #4
 8000a70:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000a72:	2302      	movs	r3, #2
 8000a74:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000a76:	2302      	movs	r3, #2
 8000a78:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000a7a:	f107 031c 	add.w	r3, r7, #28
 8000a7e:	4618      	mov	r0, r3
 8000a80:	f001 f85e 	bl	8001b40 <HAL_RCC_OscConfig>
 8000a84:	4603      	mov	r3, r0
 8000a86:	2b00      	cmp	r3, #0
 8000a88:	d001      	beq.n	8000a8e <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8000a8a:	f000 f8b7 	bl	8000bfc <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000a8e:	230f      	movs	r3, #15
 8000a90:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000a92:	2302      	movs	r3, #2
 8000a94:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000a96:	2300      	movs	r3, #0
 8000a98:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000a9a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000a9e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000aa0:	2300      	movs	r3, #0
 8000aa2:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000aa4:	f107 0308 	add.w	r3, r7, #8
 8000aa8:	2102      	movs	r1, #2
 8000aaa:	4618      	mov	r0, r3
 8000aac:	f000 fd7c 	bl	80015a8 <HAL_RCC_ClockConfig>
 8000ab0:	4603      	mov	r3, r0
 8000ab2:	2b00      	cmp	r3, #0
 8000ab4:	d001      	beq.n	8000aba <SystemClock_Config+0xca>
  {
    Error_Handler();
 8000ab6:	f000 f8a1 	bl	8000bfc <Error_Handler>
  }
}
 8000aba:	bf00      	nop
 8000abc:	3750      	adds	r7, #80	; 0x50
 8000abe:	46bd      	mov	sp, r7
 8000ac0:	bd80      	pop	{r7, pc}
 8000ac2:	bf00      	nop
 8000ac4:	40023800 	.word	0x40023800
 8000ac8:	40007000 	.word	0x40007000

08000acc <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000acc:	b580      	push	{r7, lr}
 8000ace:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000ad0:	4b11      	ldr	r3, [pc, #68]	; (8000b18 <MX_USART2_UART_Init+0x4c>)
 8000ad2:	4a12      	ldr	r2, [pc, #72]	; (8000b1c <MX_USART2_UART_Init+0x50>)
 8000ad4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000ad6:	4b10      	ldr	r3, [pc, #64]	; (8000b18 <MX_USART2_UART_Init+0x4c>)
 8000ad8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000adc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000ade:	4b0e      	ldr	r3, [pc, #56]	; (8000b18 <MX_USART2_UART_Init+0x4c>)
 8000ae0:	2200      	movs	r2, #0
 8000ae2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000ae4:	4b0c      	ldr	r3, [pc, #48]	; (8000b18 <MX_USART2_UART_Init+0x4c>)
 8000ae6:	2200      	movs	r2, #0
 8000ae8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000aea:	4b0b      	ldr	r3, [pc, #44]	; (8000b18 <MX_USART2_UART_Init+0x4c>)
 8000aec:	2200      	movs	r2, #0
 8000aee:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000af0:	4b09      	ldr	r3, [pc, #36]	; (8000b18 <MX_USART2_UART_Init+0x4c>)
 8000af2:	220c      	movs	r2, #12
 8000af4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000af6:	4b08      	ldr	r3, [pc, #32]	; (8000b18 <MX_USART2_UART_Init+0x4c>)
 8000af8:	2200      	movs	r2, #0
 8000afa:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000afc:	4b06      	ldr	r3, [pc, #24]	; (8000b18 <MX_USART2_UART_Init+0x4c>)
 8000afe:	2200      	movs	r2, #0
 8000b00:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000b02:	4805      	ldr	r0, [pc, #20]	; (8000b18 <MX_USART2_UART_Init+0x4c>)
 8000b04:	f001 faba 	bl	800207c <HAL_UART_Init>
 8000b08:	4603      	mov	r3, r0
 8000b0a:	2b00      	cmp	r3, #0
 8000b0c:	d001      	beq.n	8000b12 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000b0e:	f000 f875 	bl	8000bfc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000b12:	bf00      	nop
 8000b14:	bd80      	pop	{r7, pc}
 8000b16:	bf00      	nop
 8000b18:	20000068 	.word	0x20000068
 8000b1c:	40004400 	.word	0x40004400

08000b20 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000b20:	b580      	push	{r7, lr}
 8000b22:	b08a      	sub	sp, #40	; 0x28
 8000b24:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b26:	f107 0314 	add.w	r3, r7, #20
 8000b2a:	2200      	movs	r2, #0
 8000b2c:	601a      	str	r2, [r3, #0]
 8000b2e:	605a      	str	r2, [r3, #4]
 8000b30:	609a      	str	r2, [r3, #8]
 8000b32:	60da      	str	r2, [r3, #12]
 8000b34:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b36:	2300      	movs	r3, #0
 8000b38:	613b      	str	r3, [r7, #16]
 8000b3a:	4b2d      	ldr	r3, [pc, #180]	; (8000bf0 <MX_GPIO_Init+0xd0>)
 8000b3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b3e:	4a2c      	ldr	r2, [pc, #176]	; (8000bf0 <MX_GPIO_Init+0xd0>)
 8000b40:	f043 0304 	orr.w	r3, r3, #4
 8000b44:	6313      	str	r3, [r2, #48]	; 0x30
 8000b46:	4b2a      	ldr	r3, [pc, #168]	; (8000bf0 <MX_GPIO_Init+0xd0>)
 8000b48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b4a:	f003 0304 	and.w	r3, r3, #4
 8000b4e:	613b      	str	r3, [r7, #16]
 8000b50:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000b52:	2300      	movs	r3, #0
 8000b54:	60fb      	str	r3, [r7, #12]
 8000b56:	4b26      	ldr	r3, [pc, #152]	; (8000bf0 <MX_GPIO_Init+0xd0>)
 8000b58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b5a:	4a25      	ldr	r2, [pc, #148]	; (8000bf0 <MX_GPIO_Init+0xd0>)
 8000b5c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000b60:	6313      	str	r3, [r2, #48]	; 0x30
 8000b62:	4b23      	ldr	r3, [pc, #140]	; (8000bf0 <MX_GPIO_Init+0xd0>)
 8000b64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b66:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000b6a:	60fb      	str	r3, [r7, #12]
 8000b6c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b6e:	2300      	movs	r3, #0
 8000b70:	60bb      	str	r3, [r7, #8]
 8000b72:	4b1f      	ldr	r3, [pc, #124]	; (8000bf0 <MX_GPIO_Init+0xd0>)
 8000b74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b76:	4a1e      	ldr	r2, [pc, #120]	; (8000bf0 <MX_GPIO_Init+0xd0>)
 8000b78:	f043 0301 	orr.w	r3, r3, #1
 8000b7c:	6313      	str	r3, [r2, #48]	; 0x30
 8000b7e:	4b1c      	ldr	r3, [pc, #112]	; (8000bf0 <MX_GPIO_Init+0xd0>)
 8000b80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b82:	f003 0301 	and.w	r3, r3, #1
 8000b86:	60bb      	str	r3, [r7, #8]
 8000b88:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b8a:	2300      	movs	r3, #0
 8000b8c:	607b      	str	r3, [r7, #4]
 8000b8e:	4b18      	ldr	r3, [pc, #96]	; (8000bf0 <MX_GPIO_Init+0xd0>)
 8000b90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b92:	4a17      	ldr	r2, [pc, #92]	; (8000bf0 <MX_GPIO_Init+0xd0>)
 8000b94:	f043 0302 	orr.w	r3, r3, #2
 8000b98:	6313      	str	r3, [r2, #48]	; 0x30
 8000b9a:	4b15      	ldr	r3, [pc, #84]	; (8000bf0 <MX_GPIO_Init+0xd0>)
 8000b9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b9e:	f003 0302 	and.w	r3, r3, #2
 8000ba2:	607b      	str	r3, [r7, #4]
 8000ba4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000ba6:	2200      	movs	r2, #0
 8000ba8:	2120      	movs	r1, #32
 8000baa:	4812      	ldr	r0, [pc, #72]	; (8000bf4 <MX_GPIO_Init+0xd4>)
 8000bac:	f000 fce2 	bl	8001574 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000bb0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000bb4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000bb6:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8000bba:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bbc:	2300      	movs	r3, #0
 8000bbe:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000bc0:	f107 0314 	add.w	r3, r7, #20
 8000bc4:	4619      	mov	r1, r3
 8000bc6:	480c      	ldr	r0, [pc, #48]	; (8000bf8 <MX_GPIO_Init+0xd8>)
 8000bc8:	f000 fb40 	bl	800124c <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000bcc:	2320      	movs	r3, #32
 8000bce:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bd0:	2301      	movs	r3, #1
 8000bd2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bd4:	2300      	movs	r3, #0
 8000bd6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bd8:	2300      	movs	r3, #0
 8000bda:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000bdc:	f107 0314 	add.w	r3, r7, #20
 8000be0:	4619      	mov	r1, r3
 8000be2:	4804      	ldr	r0, [pc, #16]	; (8000bf4 <MX_GPIO_Init+0xd4>)
 8000be4:	f000 fb32 	bl	800124c <HAL_GPIO_Init>

}
 8000be8:	bf00      	nop
 8000bea:	3728      	adds	r7, #40	; 0x28
 8000bec:	46bd      	mov	sp, r7
 8000bee:	bd80      	pop	{r7, pc}
 8000bf0:	40023800 	.word	0x40023800
 8000bf4:	40020000 	.word	0x40020000
 8000bf8:	40020800 	.word	0x40020800

08000bfc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000bfc:	b480      	push	{r7}
 8000bfe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c00:	b672      	cpsid	i
}
 8000c02:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000c04:	e7fe      	b.n	8000c04 <Error_Handler+0x8>
	...

08000c08 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c08:	b580      	push	{r7, lr}
 8000c0a:	b082      	sub	sp, #8
 8000c0c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c0e:	2300      	movs	r3, #0
 8000c10:	607b      	str	r3, [r7, #4]
 8000c12:	4b10      	ldr	r3, [pc, #64]	; (8000c54 <HAL_MspInit+0x4c>)
 8000c14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c16:	4a0f      	ldr	r2, [pc, #60]	; (8000c54 <HAL_MspInit+0x4c>)
 8000c18:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000c1c:	6453      	str	r3, [r2, #68]	; 0x44
 8000c1e:	4b0d      	ldr	r3, [pc, #52]	; (8000c54 <HAL_MspInit+0x4c>)
 8000c20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c22:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000c26:	607b      	str	r3, [r7, #4]
 8000c28:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c2a:	2300      	movs	r3, #0
 8000c2c:	603b      	str	r3, [r7, #0]
 8000c2e:	4b09      	ldr	r3, [pc, #36]	; (8000c54 <HAL_MspInit+0x4c>)
 8000c30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c32:	4a08      	ldr	r2, [pc, #32]	; (8000c54 <HAL_MspInit+0x4c>)
 8000c34:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000c38:	6413      	str	r3, [r2, #64]	; 0x40
 8000c3a:	4b06      	ldr	r3, [pc, #24]	; (8000c54 <HAL_MspInit+0x4c>)
 8000c3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c3e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000c42:	603b      	str	r3, [r7, #0]
 8000c44:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000c46:	2007      	movs	r0, #7
 8000c48:	f000 fa2c 	bl	80010a4 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c4c:	bf00      	nop
 8000c4e:	3708      	adds	r7, #8
 8000c50:	46bd      	mov	sp, r7
 8000c52:	bd80      	pop	{r7, pc}
 8000c54:	40023800 	.word	0x40023800

08000c58 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000c58:	b580      	push	{r7, lr}
 8000c5a:	b08a      	sub	sp, #40	; 0x28
 8000c5c:	af00      	add	r7, sp, #0
 8000c5e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c60:	f107 0314 	add.w	r3, r7, #20
 8000c64:	2200      	movs	r2, #0
 8000c66:	601a      	str	r2, [r3, #0]
 8000c68:	605a      	str	r2, [r3, #4]
 8000c6a:	609a      	str	r2, [r3, #8]
 8000c6c:	60da      	str	r2, [r3, #12]
 8000c6e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000c70:	687b      	ldr	r3, [r7, #4]
 8000c72:	681b      	ldr	r3, [r3, #0]
 8000c74:	4a1d      	ldr	r2, [pc, #116]	; (8000cec <HAL_UART_MspInit+0x94>)
 8000c76:	4293      	cmp	r3, r2
 8000c78:	d133      	bne.n	8000ce2 <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000c7a:	2300      	movs	r3, #0
 8000c7c:	613b      	str	r3, [r7, #16]
 8000c7e:	4b1c      	ldr	r3, [pc, #112]	; (8000cf0 <HAL_UART_MspInit+0x98>)
 8000c80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c82:	4a1b      	ldr	r2, [pc, #108]	; (8000cf0 <HAL_UART_MspInit+0x98>)
 8000c84:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000c88:	6413      	str	r3, [r2, #64]	; 0x40
 8000c8a:	4b19      	ldr	r3, [pc, #100]	; (8000cf0 <HAL_UART_MspInit+0x98>)
 8000c8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c8e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000c92:	613b      	str	r3, [r7, #16]
 8000c94:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c96:	2300      	movs	r3, #0
 8000c98:	60fb      	str	r3, [r7, #12]
 8000c9a:	4b15      	ldr	r3, [pc, #84]	; (8000cf0 <HAL_UART_MspInit+0x98>)
 8000c9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c9e:	4a14      	ldr	r2, [pc, #80]	; (8000cf0 <HAL_UART_MspInit+0x98>)
 8000ca0:	f043 0301 	orr.w	r3, r3, #1
 8000ca4:	6313      	str	r3, [r2, #48]	; 0x30
 8000ca6:	4b12      	ldr	r3, [pc, #72]	; (8000cf0 <HAL_UART_MspInit+0x98>)
 8000ca8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000caa:	f003 0301 	and.w	r3, r3, #1
 8000cae:	60fb      	str	r3, [r7, #12]
 8000cb0:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000cb2:	230c      	movs	r3, #12
 8000cb4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cb6:	2302      	movs	r3, #2
 8000cb8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cba:	2300      	movs	r3, #0
 8000cbc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000cbe:	2303      	movs	r3, #3
 8000cc0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000cc2:	2307      	movs	r3, #7
 8000cc4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cc6:	f107 0314 	add.w	r3, r7, #20
 8000cca:	4619      	mov	r1, r3
 8000ccc:	4809      	ldr	r0, [pc, #36]	; (8000cf4 <HAL_UART_MspInit+0x9c>)
 8000cce:	f000 fabd 	bl	800124c <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8000cd2:	2200      	movs	r2, #0
 8000cd4:	2100      	movs	r1, #0
 8000cd6:	2026      	movs	r0, #38	; 0x26
 8000cd8:	f000 f9ef 	bl	80010ba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000cdc:	2026      	movs	r0, #38	; 0x26
 8000cde:	f000 fa08 	bl	80010f2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000ce2:	bf00      	nop
 8000ce4:	3728      	adds	r7, #40	; 0x28
 8000ce6:	46bd      	mov	sp, r7
 8000ce8:	bd80      	pop	{r7, pc}
 8000cea:	bf00      	nop
 8000cec:	40004400 	.word	0x40004400
 8000cf0:	40023800 	.word	0x40023800
 8000cf4:	40020000 	.word	0x40020000

08000cf8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000cf8:	b480      	push	{r7}
 8000cfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000cfc:	e7fe      	b.n	8000cfc <NMI_Handler+0x4>

08000cfe <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000cfe:	b480      	push	{r7}
 8000d00:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d02:	e7fe      	b.n	8000d02 <HardFault_Handler+0x4>

08000d04 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000d04:	b480      	push	{r7}
 8000d06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000d08:	e7fe      	b.n	8000d08 <MemManage_Handler+0x4>

08000d0a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000d0a:	b480      	push	{r7}
 8000d0c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000d0e:	e7fe      	b.n	8000d0e <BusFault_Handler+0x4>

08000d10 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000d10:	b480      	push	{r7}
 8000d12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000d14:	e7fe      	b.n	8000d14 <UsageFault_Handler+0x4>

08000d16 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000d16:	b480      	push	{r7}
 8000d18:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000d1a:	bf00      	nop
 8000d1c:	46bd      	mov	sp, r7
 8000d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d22:	4770      	bx	lr

08000d24 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000d24:	b480      	push	{r7}
 8000d26:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000d28:	bf00      	nop
 8000d2a:	46bd      	mov	sp, r7
 8000d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d30:	4770      	bx	lr

08000d32 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000d32:	b480      	push	{r7}
 8000d34:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000d36:	bf00      	nop
 8000d38:	46bd      	mov	sp, r7
 8000d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d3e:	4770      	bx	lr

08000d40 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000d40:	b580      	push	{r7, lr}
 8000d42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000d44:	f000 f89a 	bl	8000e7c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000d48:	bf00      	nop
 8000d4a:	bd80      	pop	{r7, pc}

08000d4c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000d4c:	b580      	push	{r7, lr}
 8000d4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000d50:	4802      	ldr	r0, [pc, #8]	; (8000d5c <USART2_IRQHandler+0x10>)
 8000d52:	f001 fb15 	bl	8002380 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000d56:	bf00      	nop
 8000d58:	bd80      	pop	{r7, pc}
 8000d5a:	bf00      	nop
 8000d5c:	20000068 	.word	0x20000068

08000d60 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000d60:	b480      	push	{r7}
 8000d62:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000d64:	4b06      	ldr	r3, [pc, #24]	; (8000d80 <SystemInit+0x20>)
 8000d66:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000d6a:	4a05      	ldr	r2, [pc, #20]	; (8000d80 <SystemInit+0x20>)
 8000d6c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000d70:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000d74:	bf00      	nop
 8000d76:	46bd      	mov	sp, r7
 8000d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d7c:	4770      	bx	lr
 8000d7e:	bf00      	nop
 8000d80:	e000ed00 	.word	0xe000ed00

08000d84 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000d84:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000dbc <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000d88:	480d      	ldr	r0, [pc, #52]	; (8000dc0 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000d8a:	490e      	ldr	r1, [pc, #56]	; (8000dc4 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000d8c:	4a0e      	ldr	r2, [pc, #56]	; (8000dc8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000d8e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000d90:	e002      	b.n	8000d98 <LoopCopyDataInit>

08000d92 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000d92:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000d94:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000d96:	3304      	adds	r3, #4

08000d98 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000d98:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000d9a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000d9c:	d3f9      	bcc.n	8000d92 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000d9e:	4a0b      	ldr	r2, [pc, #44]	; (8000dcc <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000da0:	4c0b      	ldr	r4, [pc, #44]	; (8000dd0 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000da2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000da4:	e001      	b.n	8000daa <LoopFillZerobss>

08000da6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000da6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000da8:	3204      	adds	r2, #4

08000daa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000daa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000dac:	d3fb      	bcc.n	8000da6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000dae:	f7ff ffd7 	bl	8000d60 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000db2:	f7ff fa59 	bl	8000268 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000db6:	f7ff fdbd 	bl	8000934 <main>
  bx  lr    
 8000dba:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000dbc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000dc0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000dc4:	2000004c 	.word	0x2000004c
  ldr r2, =_sidata
 8000dc8:	080030d0 	.word	0x080030d0
  ldr r2, =_sbss
 8000dcc:	2000004c 	.word	0x2000004c
  ldr r4, =_ebss
 8000dd0:	200000b0 	.word	0x200000b0

08000dd4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000dd4:	e7fe      	b.n	8000dd4 <ADC_IRQHandler>
	...

08000dd8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000dd8:	b580      	push	{r7, lr}
 8000dda:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000ddc:	4b0e      	ldr	r3, [pc, #56]	; (8000e18 <HAL_Init+0x40>)
 8000dde:	681b      	ldr	r3, [r3, #0]
 8000de0:	4a0d      	ldr	r2, [pc, #52]	; (8000e18 <HAL_Init+0x40>)
 8000de2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000de6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000de8:	4b0b      	ldr	r3, [pc, #44]	; (8000e18 <HAL_Init+0x40>)
 8000dea:	681b      	ldr	r3, [r3, #0]
 8000dec:	4a0a      	ldr	r2, [pc, #40]	; (8000e18 <HAL_Init+0x40>)
 8000dee:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000df2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000df4:	4b08      	ldr	r3, [pc, #32]	; (8000e18 <HAL_Init+0x40>)
 8000df6:	681b      	ldr	r3, [r3, #0]
 8000df8:	4a07      	ldr	r2, [pc, #28]	; (8000e18 <HAL_Init+0x40>)
 8000dfa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000dfe:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000e00:	2003      	movs	r0, #3
 8000e02:	f000 f94f 	bl	80010a4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000e06:	2000      	movs	r0, #0
 8000e08:	f000 f808 	bl	8000e1c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000e0c:	f7ff fefc 	bl	8000c08 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000e10:	2300      	movs	r3, #0
}
 8000e12:	4618      	mov	r0, r3
 8000e14:	bd80      	pop	{r7, pc}
 8000e16:	bf00      	nop
 8000e18:	40023c00 	.word	0x40023c00

08000e1c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e1c:	b580      	push	{r7, lr}
 8000e1e:	b082      	sub	sp, #8
 8000e20:	af00      	add	r7, sp, #0
 8000e22:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000e24:	4b12      	ldr	r3, [pc, #72]	; (8000e70 <HAL_InitTick+0x54>)
 8000e26:	681a      	ldr	r2, [r3, #0]
 8000e28:	4b12      	ldr	r3, [pc, #72]	; (8000e74 <HAL_InitTick+0x58>)
 8000e2a:	781b      	ldrb	r3, [r3, #0]
 8000e2c:	4619      	mov	r1, r3
 8000e2e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000e32:	fbb3 f3f1 	udiv	r3, r3, r1
 8000e36:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e3a:	4618      	mov	r0, r3
 8000e3c:	f000 f967 	bl	800110e <HAL_SYSTICK_Config>
 8000e40:	4603      	mov	r3, r0
 8000e42:	2b00      	cmp	r3, #0
 8000e44:	d001      	beq.n	8000e4a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000e46:	2301      	movs	r3, #1
 8000e48:	e00e      	b.n	8000e68 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000e4a:	687b      	ldr	r3, [r7, #4]
 8000e4c:	2b0f      	cmp	r3, #15
 8000e4e:	d80a      	bhi.n	8000e66 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000e50:	2200      	movs	r2, #0
 8000e52:	6879      	ldr	r1, [r7, #4]
 8000e54:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000e58:	f000 f92f 	bl	80010ba <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000e5c:	4a06      	ldr	r2, [pc, #24]	; (8000e78 <HAL_InitTick+0x5c>)
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000e62:	2300      	movs	r3, #0
 8000e64:	e000      	b.n	8000e68 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000e66:	2301      	movs	r3, #1
}
 8000e68:	4618      	mov	r0, r3
 8000e6a:	3708      	adds	r7, #8
 8000e6c:	46bd      	mov	sp, r7
 8000e6e:	bd80      	pop	{r7, pc}
 8000e70:	20000040 	.word	0x20000040
 8000e74:	20000048 	.word	0x20000048
 8000e78:	20000044 	.word	0x20000044

08000e7c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000e7c:	b480      	push	{r7}
 8000e7e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000e80:	4b06      	ldr	r3, [pc, #24]	; (8000e9c <HAL_IncTick+0x20>)
 8000e82:	781b      	ldrb	r3, [r3, #0]
 8000e84:	461a      	mov	r2, r3
 8000e86:	4b06      	ldr	r3, [pc, #24]	; (8000ea0 <HAL_IncTick+0x24>)
 8000e88:	681b      	ldr	r3, [r3, #0]
 8000e8a:	4413      	add	r3, r2
 8000e8c:	4a04      	ldr	r2, [pc, #16]	; (8000ea0 <HAL_IncTick+0x24>)
 8000e8e:	6013      	str	r3, [r2, #0]
}
 8000e90:	bf00      	nop
 8000e92:	46bd      	mov	sp, r7
 8000e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e98:	4770      	bx	lr
 8000e9a:	bf00      	nop
 8000e9c:	20000048 	.word	0x20000048
 8000ea0:	200000ac 	.word	0x200000ac

08000ea4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ea4:	b480      	push	{r7}
 8000ea6:	af00      	add	r7, sp, #0
  return uwTick;
 8000ea8:	4b03      	ldr	r3, [pc, #12]	; (8000eb8 <HAL_GetTick+0x14>)
 8000eaa:	681b      	ldr	r3, [r3, #0]
}
 8000eac:	4618      	mov	r0, r3
 8000eae:	46bd      	mov	sp, r7
 8000eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb4:	4770      	bx	lr
 8000eb6:	bf00      	nop
 8000eb8:	200000ac 	.word	0x200000ac

08000ebc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000ebc:	b580      	push	{r7, lr}
 8000ebe:	b084      	sub	sp, #16
 8000ec0:	af00      	add	r7, sp, #0
 8000ec2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000ec4:	f7ff ffee 	bl	8000ea4 <HAL_GetTick>
 8000ec8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000ece:	68fb      	ldr	r3, [r7, #12]
 8000ed0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8000ed4:	d005      	beq.n	8000ee2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000ed6:	4b0a      	ldr	r3, [pc, #40]	; (8000f00 <HAL_Delay+0x44>)
 8000ed8:	781b      	ldrb	r3, [r3, #0]
 8000eda:	461a      	mov	r2, r3
 8000edc:	68fb      	ldr	r3, [r7, #12]
 8000ede:	4413      	add	r3, r2
 8000ee0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000ee2:	bf00      	nop
 8000ee4:	f7ff ffde 	bl	8000ea4 <HAL_GetTick>
 8000ee8:	4602      	mov	r2, r0
 8000eea:	68bb      	ldr	r3, [r7, #8]
 8000eec:	1ad3      	subs	r3, r2, r3
 8000eee:	68fa      	ldr	r2, [r7, #12]
 8000ef0:	429a      	cmp	r2, r3
 8000ef2:	d8f7      	bhi.n	8000ee4 <HAL_Delay+0x28>
  {
  }
}
 8000ef4:	bf00      	nop
 8000ef6:	bf00      	nop
 8000ef8:	3710      	adds	r7, #16
 8000efa:	46bd      	mov	sp, r7
 8000efc:	bd80      	pop	{r7, pc}
 8000efe:	bf00      	nop
 8000f00:	20000048 	.word	0x20000048

08000f04 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f04:	b480      	push	{r7}
 8000f06:	b085      	sub	sp, #20
 8000f08:	af00      	add	r7, sp, #0
 8000f0a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	f003 0307 	and.w	r3, r3, #7
 8000f12:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000f14:	4b0c      	ldr	r3, [pc, #48]	; (8000f48 <__NVIC_SetPriorityGrouping+0x44>)
 8000f16:	68db      	ldr	r3, [r3, #12]
 8000f18:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000f1a:	68ba      	ldr	r2, [r7, #8]
 8000f1c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000f20:	4013      	ands	r3, r2
 8000f22:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000f24:	68fb      	ldr	r3, [r7, #12]
 8000f26:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000f28:	68bb      	ldr	r3, [r7, #8]
 8000f2a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000f2c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000f30:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000f34:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000f36:	4a04      	ldr	r2, [pc, #16]	; (8000f48 <__NVIC_SetPriorityGrouping+0x44>)
 8000f38:	68bb      	ldr	r3, [r7, #8]
 8000f3a:	60d3      	str	r3, [r2, #12]
}
 8000f3c:	bf00      	nop
 8000f3e:	3714      	adds	r7, #20
 8000f40:	46bd      	mov	sp, r7
 8000f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f46:	4770      	bx	lr
 8000f48:	e000ed00 	.word	0xe000ed00

08000f4c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000f4c:	b480      	push	{r7}
 8000f4e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000f50:	4b04      	ldr	r3, [pc, #16]	; (8000f64 <__NVIC_GetPriorityGrouping+0x18>)
 8000f52:	68db      	ldr	r3, [r3, #12]
 8000f54:	0a1b      	lsrs	r3, r3, #8
 8000f56:	f003 0307 	and.w	r3, r3, #7
}
 8000f5a:	4618      	mov	r0, r3
 8000f5c:	46bd      	mov	sp, r7
 8000f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f62:	4770      	bx	lr
 8000f64:	e000ed00 	.word	0xe000ed00

08000f68 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f68:	b480      	push	{r7}
 8000f6a:	b083      	sub	sp, #12
 8000f6c:	af00      	add	r7, sp, #0
 8000f6e:	4603      	mov	r3, r0
 8000f70:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f76:	2b00      	cmp	r3, #0
 8000f78:	db0b      	blt.n	8000f92 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000f7a:	79fb      	ldrb	r3, [r7, #7]
 8000f7c:	f003 021f 	and.w	r2, r3, #31
 8000f80:	4907      	ldr	r1, [pc, #28]	; (8000fa0 <__NVIC_EnableIRQ+0x38>)
 8000f82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f86:	095b      	lsrs	r3, r3, #5
 8000f88:	2001      	movs	r0, #1
 8000f8a:	fa00 f202 	lsl.w	r2, r0, r2
 8000f8e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000f92:	bf00      	nop
 8000f94:	370c      	adds	r7, #12
 8000f96:	46bd      	mov	sp, r7
 8000f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f9c:	4770      	bx	lr
 8000f9e:	bf00      	nop
 8000fa0:	e000e100 	.word	0xe000e100

08000fa4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000fa4:	b480      	push	{r7}
 8000fa6:	b083      	sub	sp, #12
 8000fa8:	af00      	add	r7, sp, #0
 8000faa:	4603      	mov	r3, r0
 8000fac:	6039      	str	r1, [r7, #0]
 8000fae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000fb0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fb4:	2b00      	cmp	r3, #0
 8000fb6:	db0a      	blt.n	8000fce <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fb8:	683b      	ldr	r3, [r7, #0]
 8000fba:	b2da      	uxtb	r2, r3
 8000fbc:	490c      	ldr	r1, [pc, #48]	; (8000ff0 <__NVIC_SetPriority+0x4c>)
 8000fbe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fc2:	0112      	lsls	r2, r2, #4
 8000fc4:	b2d2      	uxtb	r2, r2
 8000fc6:	440b      	add	r3, r1
 8000fc8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000fcc:	e00a      	b.n	8000fe4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fce:	683b      	ldr	r3, [r7, #0]
 8000fd0:	b2da      	uxtb	r2, r3
 8000fd2:	4908      	ldr	r1, [pc, #32]	; (8000ff4 <__NVIC_SetPriority+0x50>)
 8000fd4:	79fb      	ldrb	r3, [r7, #7]
 8000fd6:	f003 030f 	and.w	r3, r3, #15
 8000fda:	3b04      	subs	r3, #4
 8000fdc:	0112      	lsls	r2, r2, #4
 8000fde:	b2d2      	uxtb	r2, r2
 8000fe0:	440b      	add	r3, r1
 8000fe2:	761a      	strb	r2, [r3, #24]
}
 8000fe4:	bf00      	nop
 8000fe6:	370c      	adds	r7, #12
 8000fe8:	46bd      	mov	sp, r7
 8000fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fee:	4770      	bx	lr
 8000ff0:	e000e100 	.word	0xe000e100
 8000ff4:	e000ed00 	.word	0xe000ed00

08000ff8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000ff8:	b480      	push	{r7}
 8000ffa:	b089      	sub	sp, #36	; 0x24
 8000ffc:	af00      	add	r7, sp, #0
 8000ffe:	60f8      	str	r0, [r7, #12]
 8001000:	60b9      	str	r1, [r7, #8]
 8001002:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001004:	68fb      	ldr	r3, [r7, #12]
 8001006:	f003 0307 	and.w	r3, r3, #7
 800100a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800100c:	69fb      	ldr	r3, [r7, #28]
 800100e:	f1c3 0307 	rsb	r3, r3, #7
 8001012:	2b04      	cmp	r3, #4
 8001014:	bf28      	it	cs
 8001016:	2304      	movcs	r3, #4
 8001018:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800101a:	69fb      	ldr	r3, [r7, #28]
 800101c:	3304      	adds	r3, #4
 800101e:	2b06      	cmp	r3, #6
 8001020:	d902      	bls.n	8001028 <NVIC_EncodePriority+0x30>
 8001022:	69fb      	ldr	r3, [r7, #28]
 8001024:	3b03      	subs	r3, #3
 8001026:	e000      	b.n	800102a <NVIC_EncodePriority+0x32>
 8001028:	2300      	movs	r3, #0
 800102a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800102c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001030:	69bb      	ldr	r3, [r7, #24]
 8001032:	fa02 f303 	lsl.w	r3, r2, r3
 8001036:	43da      	mvns	r2, r3
 8001038:	68bb      	ldr	r3, [r7, #8]
 800103a:	401a      	ands	r2, r3
 800103c:	697b      	ldr	r3, [r7, #20]
 800103e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001040:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001044:	697b      	ldr	r3, [r7, #20]
 8001046:	fa01 f303 	lsl.w	r3, r1, r3
 800104a:	43d9      	mvns	r1, r3
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001050:	4313      	orrs	r3, r2
         );
}
 8001052:	4618      	mov	r0, r3
 8001054:	3724      	adds	r7, #36	; 0x24
 8001056:	46bd      	mov	sp, r7
 8001058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800105c:	4770      	bx	lr
	...

08001060 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001060:	b580      	push	{r7, lr}
 8001062:	b082      	sub	sp, #8
 8001064:	af00      	add	r7, sp, #0
 8001066:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	3b01      	subs	r3, #1
 800106c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001070:	d301      	bcc.n	8001076 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001072:	2301      	movs	r3, #1
 8001074:	e00f      	b.n	8001096 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001076:	4a0a      	ldr	r2, [pc, #40]	; (80010a0 <SysTick_Config+0x40>)
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	3b01      	subs	r3, #1
 800107c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800107e:	210f      	movs	r1, #15
 8001080:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001084:	f7ff ff8e 	bl	8000fa4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001088:	4b05      	ldr	r3, [pc, #20]	; (80010a0 <SysTick_Config+0x40>)
 800108a:	2200      	movs	r2, #0
 800108c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800108e:	4b04      	ldr	r3, [pc, #16]	; (80010a0 <SysTick_Config+0x40>)
 8001090:	2207      	movs	r2, #7
 8001092:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001094:	2300      	movs	r3, #0
}
 8001096:	4618      	mov	r0, r3
 8001098:	3708      	adds	r7, #8
 800109a:	46bd      	mov	sp, r7
 800109c:	bd80      	pop	{r7, pc}
 800109e:	bf00      	nop
 80010a0:	e000e010 	.word	0xe000e010

080010a4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80010a4:	b580      	push	{r7, lr}
 80010a6:	b082      	sub	sp, #8
 80010a8:	af00      	add	r7, sp, #0
 80010aa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80010ac:	6878      	ldr	r0, [r7, #4]
 80010ae:	f7ff ff29 	bl	8000f04 <__NVIC_SetPriorityGrouping>
}
 80010b2:	bf00      	nop
 80010b4:	3708      	adds	r7, #8
 80010b6:	46bd      	mov	sp, r7
 80010b8:	bd80      	pop	{r7, pc}

080010ba <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80010ba:	b580      	push	{r7, lr}
 80010bc:	b086      	sub	sp, #24
 80010be:	af00      	add	r7, sp, #0
 80010c0:	4603      	mov	r3, r0
 80010c2:	60b9      	str	r1, [r7, #8]
 80010c4:	607a      	str	r2, [r7, #4]
 80010c6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80010c8:	2300      	movs	r3, #0
 80010ca:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80010cc:	f7ff ff3e 	bl	8000f4c <__NVIC_GetPriorityGrouping>
 80010d0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80010d2:	687a      	ldr	r2, [r7, #4]
 80010d4:	68b9      	ldr	r1, [r7, #8]
 80010d6:	6978      	ldr	r0, [r7, #20]
 80010d8:	f7ff ff8e 	bl	8000ff8 <NVIC_EncodePriority>
 80010dc:	4602      	mov	r2, r0
 80010de:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80010e2:	4611      	mov	r1, r2
 80010e4:	4618      	mov	r0, r3
 80010e6:	f7ff ff5d 	bl	8000fa4 <__NVIC_SetPriority>
}
 80010ea:	bf00      	nop
 80010ec:	3718      	adds	r7, #24
 80010ee:	46bd      	mov	sp, r7
 80010f0:	bd80      	pop	{r7, pc}

080010f2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80010f2:	b580      	push	{r7, lr}
 80010f4:	b082      	sub	sp, #8
 80010f6:	af00      	add	r7, sp, #0
 80010f8:	4603      	mov	r3, r0
 80010fa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80010fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001100:	4618      	mov	r0, r3
 8001102:	f7ff ff31 	bl	8000f68 <__NVIC_EnableIRQ>
}
 8001106:	bf00      	nop
 8001108:	3708      	adds	r7, #8
 800110a:	46bd      	mov	sp, r7
 800110c:	bd80      	pop	{r7, pc}

0800110e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800110e:	b580      	push	{r7, lr}
 8001110:	b082      	sub	sp, #8
 8001112:	af00      	add	r7, sp, #0
 8001114:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001116:	6878      	ldr	r0, [r7, #4]
 8001118:	f7ff ffa2 	bl	8001060 <SysTick_Config>
 800111c:	4603      	mov	r3, r0
}
 800111e:	4618      	mov	r0, r3
 8001120:	3708      	adds	r7, #8
 8001122:	46bd      	mov	sp, r7
 8001124:	bd80      	pop	{r7, pc}

08001126 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001126:	b580      	push	{r7, lr}
 8001128:	b084      	sub	sp, #16
 800112a:	af00      	add	r7, sp, #0
 800112c:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001132:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001134:	f7ff feb6 	bl	8000ea4 <HAL_GetTick>
 8001138:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001140:	b2db      	uxtb	r3, r3
 8001142:	2b02      	cmp	r3, #2
 8001144:	d008      	beq.n	8001158 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	2280      	movs	r2, #128	; 0x80
 800114a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	2200      	movs	r2, #0
 8001150:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8001154:	2301      	movs	r3, #1
 8001156:	e052      	b.n	80011fe <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	681b      	ldr	r3, [r3, #0]
 800115c:	681a      	ldr	r2, [r3, #0]
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	f022 0216 	bic.w	r2, r2, #22
 8001166:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	695a      	ldr	r2, [r3, #20]
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	681b      	ldr	r3, [r3, #0]
 8001172:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001176:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800117c:	2b00      	cmp	r3, #0
 800117e:	d103      	bne.n	8001188 <HAL_DMA_Abort+0x62>
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001184:	2b00      	cmp	r3, #0
 8001186:	d007      	beq.n	8001198 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	681b      	ldr	r3, [r3, #0]
 800118c:	681a      	ldr	r2, [r3, #0]
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	681b      	ldr	r3, [r3, #0]
 8001192:	f022 0208 	bic.w	r2, r2, #8
 8001196:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	681a      	ldr	r2, [r3, #0]
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	f022 0201 	bic.w	r2, r2, #1
 80011a6:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80011a8:	e013      	b.n	80011d2 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80011aa:	f7ff fe7b 	bl	8000ea4 <HAL_GetTick>
 80011ae:	4602      	mov	r2, r0
 80011b0:	68bb      	ldr	r3, [r7, #8]
 80011b2:	1ad3      	subs	r3, r2, r3
 80011b4:	2b05      	cmp	r3, #5
 80011b6:	d90c      	bls.n	80011d2 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	2220      	movs	r2, #32
 80011bc:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	2203      	movs	r2, #3
 80011c2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	2200      	movs	r2, #0
 80011ca:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 80011ce:	2303      	movs	r3, #3
 80011d0:	e015      	b.n	80011fe <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	681b      	ldr	r3, [r3, #0]
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	f003 0301 	and.w	r3, r3, #1
 80011dc:	2b00      	cmp	r3, #0
 80011de:	d1e4      	bne.n	80011aa <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80011e4:	223f      	movs	r2, #63	; 0x3f
 80011e6:	409a      	lsls	r2, r3
 80011e8:	68fb      	ldr	r3, [r7, #12]
 80011ea:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	2201      	movs	r2, #1
 80011f0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	2200      	movs	r2, #0
 80011f8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 80011fc:	2300      	movs	r3, #0
}
 80011fe:	4618      	mov	r0, r3
 8001200:	3710      	adds	r7, #16
 8001202:	46bd      	mov	sp, r7
 8001204:	bd80      	pop	{r7, pc}

08001206 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001206:	b480      	push	{r7}
 8001208:	b083      	sub	sp, #12
 800120a:	af00      	add	r7, sp, #0
 800120c:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001214:	b2db      	uxtb	r3, r3
 8001216:	2b02      	cmp	r3, #2
 8001218:	d004      	beq.n	8001224 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	2280      	movs	r2, #128	; 0x80
 800121e:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8001220:	2301      	movs	r3, #1
 8001222:	e00c      	b.n	800123e <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	2205      	movs	r2, #5
 8001228:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	681a      	ldr	r2, [r3, #0]
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	f022 0201 	bic.w	r2, r2, #1
 800123a:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800123c:	2300      	movs	r3, #0
}
 800123e:	4618      	mov	r0, r3
 8001240:	370c      	adds	r7, #12
 8001242:	46bd      	mov	sp, r7
 8001244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001248:	4770      	bx	lr
	...

0800124c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800124c:	b480      	push	{r7}
 800124e:	b089      	sub	sp, #36	; 0x24
 8001250:	af00      	add	r7, sp, #0
 8001252:	6078      	str	r0, [r7, #4]
 8001254:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001256:	2300      	movs	r3, #0
 8001258:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800125a:	2300      	movs	r3, #0
 800125c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800125e:	2300      	movs	r3, #0
 8001260:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001262:	2300      	movs	r3, #0
 8001264:	61fb      	str	r3, [r7, #28]
 8001266:	e165      	b.n	8001534 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001268:	2201      	movs	r2, #1
 800126a:	69fb      	ldr	r3, [r7, #28]
 800126c:	fa02 f303 	lsl.w	r3, r2, r3
 8001270:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001272:	683b      	ldr	r3, [r7, #0]
 8001274:	681b      	ldr	r3, [r3, #0]
 8001276:	697a      	ldr	r2, [r7, #20]
 8001278:	4013      	ands	r3, r2
 800127a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800127c:	693a      	ldr	r2, [r7, #16]
 800127e:	697b      	ldr	r3, [r7, #20]
 8001280:	429a      	cmp	r2, r3
 8001282:	f040 8154 	bne.w	800152e <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001286:	683b      	ldr	r3, [r7, #0]
 8001288:	685b      	ldr	r3, [r3, #4]
 800128a:	f003 0303 	and.w	r3, r3, #3
 800128e:	2b01      	cmp	r3, #1
 8001290:	d005      	beq.n	800129e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001292:	683b      	ldr	r3, [r7, #0]
 8001294:	685b      	ldr	r3, [r3, #4]
 8001296:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800129a:	2b02      	cmp	r3, #2
 800129c:	d130      	bne.n	8001300 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	689b      	ldr	r3, [r3, #8]
 80012a2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80012a4:	69fb      	ldr	r3, [r7, #28]
 80012a6:	005b      	lsls	r3, r3, #1
 80012a8:	2203      	movs	r2, #3
 80012aa:	fa02 f303 	lsl.w	r3, r2, r3
 80012ae:	43db      	mvns	r3, r3
 80012b0:	69ba      	ldr	r2, [r7, #24]
 80012b2:	4013      	ands	r3, r2
 80012b4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80012b6:	683b      	ldr	r3, [r7, #0]
 80012b8:	68da      	ldr	r2, [r3, #12]
 80012ba:	69fb      	ldr	r3, [r7, #28]
 80012bc:	005b      	lsls	r3, r3, #1
 80012be:	fa02 f303 	lsl.w	r3, r2, r3
 80012c2:	69ba      	ldr	r2, [r7, #24]
 80012c4:	4313      	orrs	r3, r2
 80012c6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	69ba      	ldr	r2, [r7, #24]
 80012cc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	685b      	ldr	r3, [r3, #4]
 80012d2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80012d4:	2201      	movs	r2, #1
 80012d6:	69fb      	ldr	r3, [r7, #28]
 80012d8:	fa02 f303 	lsl.w	r3, r2, r3
 80012dc:	43db      	mvns	r3, r3
 80012de:	69ba      	ldr	r2, [r7, #24]
 80012e0:	4013      	ands	r3, r2
 80012e2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80012e4:	683b      	ldr	r3, [r7, #0]
 80012e6:	685b      	ldr	r3, [r3, #4]
 80012e8:	091b      	lsrs	r3, r3, #4
 80012ea:	f003 0201 	and.w	r2, r3, #1
 80012ee:	69fb      	ldr	r3, [r7, #28]
 80012f0:	fa02 f303 	lsl.w	r3, r2, r3
 80012f4:	69ba      	ldr	r2, [r7, #24]
 80012f6:	4313      	orrs	r3, r2
 80012f8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	69ba      	ldr	r2, [r7, #24]
 80012fe:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001300:	683b      	ldr	r3, [r7, #0]
 8001302:	685b      	ldr	r3, [r3, #4]
 8001304:	f003 0303 	and.w	r3, r3, #3
 8001308:	2b03      	cmp	r3, #3
 800130a:	d017      	beq.n	800133c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	68db      	ldr	r3, [r3, #12]
 8001310:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001312:	69fb      	ldr	r3, [r7, #28]
 8001314:	005b      	lsls	r3, r3, #1
 8001316:	2203      	movs	r2, #3
 8001318:	fa02 f303 	lsl.w	r3, r2, r3
 800131c:	43db      	mvns	r3, r3
 800131e:	69ba      	ldr	r2, [r7, #24]
 8001320:	4013      	ands	r3, r2
 8001322:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001324:	683b      	ldr	r3, [r7, #0]
 8001326:	689a      	ldr	r2, [r3, #8]
 8001328:	69fb      	ldr	r3, [r7, #28]
 800132a:	005b      	lsls	r3, r3, #1
 800132c:	fa02 f303 	lsl.w	r3, r2, r3
 8001330:	69ba      	ldr	r2, [r7, #24]
 8001332:	4313      	orrs	r3, r2
 8001334:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	69ba      	ldr	r2, [r7, #24]
 800133a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800133c:	683b      	ldr	r3, [r7, #0]
 800133e:	685b      	ldr	r3, [r3, #4]
 8001340:	f003 0303 	and.w	r3, r3, #3
 8001344:	2b02      	cmp	r3, #2
 8001346:	d123      	bne.n	8001390 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001348:	69fb      	ldr	r3, [r7, #28]
 800134a:	08da      	lsrs	r2, r3, #3
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	3208      	adds	r2, #8
 8001350:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001354:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001356:	69fb      	ldr	r3, [r7, #28]
 8001358:	f003 0307 	and.w	r3, r3, #7
 800135c:	009b      	lsls	r3, r3, #2
 800135e:	220f      	movs	r2, #15
 8001360:	fa02 f303 	lsl.w	r3, r2, r3
 8001364:	43db      	mvns	r3, r3
 8001366:	69ba      	ldr	r2, [r7, #24]
 8001368:	4013      	ands	r3, r2
 800136a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800136c:	683b      	ldr	r3, [r7, #0]
 800136e:	691a      	ldr	r2, [r3, #16]
 8001370:	69fb      	ldr	r3, [r7, #28]
 8001372:	f003 0307 	and.w	r3, r3, #7
 8001376:	009b      	lsls	r3, r3, #2
 8001378:	fa02 f303 	lsl.w	r3, r2, r3
 800137c:	69ba      	ldr	r2, [r7, #24]
 800137e:	4313      	orrs	r3, r2
 8001380:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001382:	69fb      	ldr	r3, [r7, #28]
 8001384:	08da      	lsrs	r2, r3, #3
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	3208      	adds	r2, #8
 800138a:	69b9      	ldr	r1, [r7, #24]
 800138c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001396:	69fb      	ldr	r3, [r7, #28]
 8001398:	005b      	lsls	r3, r3, #1
 800139a:	2203      	movs	r2, #3
 800139c:	fa02 f303 	lsl.w	r3, r2, r3
 80013a0:	43db      	mvns	r3, r3
 80013a2:	69ba      	ldr	r2, [r7, #24]
 80013a4:	4013      	ands	r3, r2
 80013a6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80013a8:	683b      	ldr	r3, [r7, #0]
 80013aa:	685b      	ldr	r3, [r3, #4]
 80013ac:	f003 0203 	and.w	r2, r3, #3
 80013b0:	69fb      	ldr	r3, [r7, #28]
 80013b2:	005b      	lsls	r3, r3, #1
 80013b4:	fa02 f303 	lsl.w	r3, r2, r3
 80013b8:	69ba      	ldr	r2, [r7, #24]
 80013ba:	4313      	orrs	r3, r2
 80013bc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	69ba      	ldr	r2, [r7, #24]
 80013c2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80013c4:	683b      	ldr	r3, [r7, #0]
 80013c6:	685b      	ldr	r3, [r3, #4]
 80013c8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	f000 80ae 	beq.w	800152e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80013d2:	2300      	movs	r3, #0
 80013d4:	60fb      	str	r3, [r7, #12]
 80013d6:	4b5d      	ldr	r3, [pc, #372]	; (800154c <HAL_GPIO_Init+0x300>)
 80013d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80013da:	4a5c      	ldr	r2, [pc, #368]	; (800154c <HAL_GPIO_Init+0x300>)
 80013dc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80013e0:	6453      	str	r3, [r2, #68]	; 0x44
 80013e2:	4b5a      	ldr	r3, [pc, #360]	; (800154c <HAL_GPIO_Init+0x300>)
 80013e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80013e6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80013ea:	60fb      	str	r3, [r7, #12]
 80013ec:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80013ee:	4a58      	ldr	r2, [pc, #352]	; (8001550 <HAL_GPIO_Init+0x304>)
 80013f0:	69fb      	ldr	r3, [r7, #28]
 80013f2:	089b      	lsrs	r3, r3, #2
 80013f4:	3302      	adds	r3, #2
 80013f6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80013fa:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80013fc:	69fb      	ldr	r3, [r7, #28]
 80013fe:	f003 0303 	and.w	r3, r3, #3
 8001402:	009b      	lsls	r3, r3, #2
 8001404:	220f      	movs	r2, #15
 8001406:	fa02 f303 	lsl.w	r3, r2, r3
 800140a:	43db      	mvns	r3, r3
 800140c:	69ba      	ldr	r2, [r7, #24]
 800140e:	4013      	ands	r3, r2
 8001410:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	4a4f      	ldr	r2, [pc, #316]	; (8001554 <HAL_GPIO_Init+0x308>)
 8001416:	4293      	cmp	r3, r2
 8001418:	d025      	beq.n	8001466 <HAL_GPIO_Init+0x21a>
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	4a4e      	ldr	r2, [pc, #312]	; (8001558 <HAL_GPIO_Init+0x30c>)
 800141e:	4293      	cmp	r3, r2
 8001420:	d01f      	beq.n	8001462 <HAL_GPIO_Init+0x216>
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	4a4d      	ldr	r2, [pc, #308]	; (800155c <HAL_GPIO_Init+0x310>)
 8001426:	4293      	cmp	r3, r2
 8001428:	d019      	beq.n	800145e <HAL_GPIO_Init+0x212>
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	4a4c      	ldr	r2, [pc, #304]	; (8001560 <HAL_GPIO_Init+0x314>)
 800142e:	4293      	cmp	r3, r2
 8001430:	d013      	beq.n	800145a <HAL_GPIO_Init+0x20e>
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	4a4b      	ldr	r2, [pc, #300]	; (8001564 <HAL_GPIO_Init+0x318>)
 8001436:	4293      	cmp	r3, r2
 8001438:	d00d      	beq.n	8001456 <HAL_GPIO_Init+0x20a>
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	4a4a      	ldr	r2, [pc, #296]	; (8001568 <HAL_GPIO_Init+0x31c>)
 800143e:	4293      	cmp	r3, r2
 8001440:	d007      	beq.n	8001452 <HAL_GPIO_Init+0x206>
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	4a49      	ldr	r2, [pc, #292]	; (800156c <HAL_GPIO_Init+0x320>)
 8001446:	4293      	cmp	r3, r2
 8001448:	d101      	bne.n	800144e <HAL_GPIO_Init+0x202>
 800144a:	2306      	movs	r3, #6
 800144c:	e00c      	b.n	8001468 <HAL_GPIO_Init+0x21c>
 800144e:	2307      	movs	r3, #7
 8001450:	e00a      	b.n	8001468 <HAL_GPIO_Init+0x21c>
 8001452:	2305      	movs	r3, #5
 8001454:	e008      	b.n	8001468 <HAL_GPIO_Init+0x21c>
 8001456:	2304      	movs	r3, #4
 8001458:	e006      	b.n	8001468 <HAL_GPIO_Init+0x21c>
 800145a:	2303      	movs	r3, #3
 800145c:	e004      	b.n	8001468 <HAL_GPIO_Init+0x21c>
 800145e:	2302      	movs	r3, #2
 8001460:	e002      	b.n	8001468 <HAL_GPIO_Init+0x21c>
 8001462:	2301      	movs	r3, #1
 8001464:	e000      	b.n	8001468 <HAL_GPIO_Init+0x21c>
 8001466:	2300      	movs	r3, #0
 8001468:	69fa      	ldr	r2, [r7, #28]
 800146a:	f002 0203 	and.w	r2, r2, #3
 800146e:	0092      	lsls	r2, r2, #2
 8001470:	4093      	lsls	r3, r2
 8001472:	69ba      	ldr	r2, [r7, #24]
 8001474:	4313      	orrs	r3, r2
 8001476:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001478:	4935      	ldr	r1, [pc, #212]	; (8001550 <HAL_GPIO_Init+0x304>)
 800147a:	69fb      	ldr	r3, [r7, #28]
 800147c:	089b      	lsrs	r3, r3, #2
 800147e:	3302      	adds	r3, #2
 8001480:	69ba      	ldr	r2, [r7, #24]
 8001482:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001486:	4b3a      	ldr	r3, [pc, #232]	; (8001570 <HAL_GPIO_Init+0x324>)
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800148c:	693b      	ldr	r3, [r7, #16]
 800148e:	43db      	mvns	r3, r3
 8001490:	69ba      	ldr	r2, [r7, #24]
 8001492:	4013      	ands	r3, r2
 8001494:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001496:	683b      	ldr	r3, [r7, #0]
 8001498:	685b      	ldr	r3, [r3, #4]
 800149a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d003      	beq.n	80014aa <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80014a2:	69ba      	ldr	r2, [r7, #24]
 80014a4:	693b      	ldr	r3, [r7, #16]
 80014a6:	4313      	orrs	r3, r2
 80014a8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80014aa:	4a31      	ldr	r2, [pc, #196]	; (8001570 <HAL_GPIO_Init+0x324>)
 80014ac:	69bb      	ldr	r3, [r7, #24]
 80014ae:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80014b0:	4b2f      	ldr	r3, [pc, #188]	; (8001570 <HAL_GPIO_Init+0x324>)
 80014b2:	685b      	ldr	r3, [r3, #4]
 80014b4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80014b6:	693b      	ldr	r3, [r7, #16]
 80014b8:	43db      	mvns	r3, r3
 80014ba:	69ba      	ldr	r2, [r7, #24]
 80014bc:	4013      	ands	r3, r2
 80014be:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80014c0:	683b      	ldr	r3, [r7, #0]
 80014c2:	685b      	ldr	r3, [r3, #4]
 80014c4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	d003      	beq.n	80014d4 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80014cc:	69ba      	ldr	r2, [r7, #24]
 80014ce:	693b      	ldr	r3, [r7, #16]
 80014d0:	4313      	orrs	r3, r2
 80014d2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80014d4:	4a26      	ldr	r2, [pc, #152]	; (8001570 <HAL_GPIO_Init+0x324>)
 80014d6:	69bb      	ldr	r3, [r7, #24]
 80014d8:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80014da:	4b25      	ldr	r3, [pc, #148]	; (8001570 <HAL_GPIO_Init+0x324>)
 80014dc:	689b      	ldr	r3, [r3, #8]
 80014de:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80014e0:	693b      	ldr	r3, [r7, #16]
 80014e2:	43db      	mvns	r3, r3
 80014e4:	69ba      	ldr	r2, [r7, #24]
 80014e6:	4013      	ands	r3, r2
 80014e8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80014ea:	683b      	ldr	r3, [r7, #0]
 80014ec:	685b      	ldr	r3, [r3, #4]
 80014ee:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	d003      	beq.n	80014fe <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80014f6:	69ba      	ldr	r2, [r7, #24]
 80014f8:	693b      	ldr	r3, [r7, #16]
 80014fa:	4313      	orrs	r3, r2
 80014fc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80014fe:	4a1c      	ldr	r2, [pc, #112]	; (8001570 <HAL_GPIO_Init+0x324>)
 8001500:	69bb      	ldr	r3, [r7, #24]
 8001502:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001504:	4b1a      	ldr	r3, [pc, #104]	; (8001570 <HAL_GPIO_Init+0x324>)
 8001506:	68db      	ldr	r3, [r3, #12]
 8001508:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800150a:	693b      	ldr	r3, [r7, #16]
 800150c:	43db      	mvns	r3, r3
 800150e:	69ba      	ldr	r2, [r7, #24]
 8001510:	4013      	ands	r3, r2
 8001512:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001514:	683b      	ldr	r3, [r7, #0]
 8001516:	685b      	ldr	r3, [r3, #4]
 8001518:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800151c:	2b00      	cmp	r3, #0
 800151e:	d003      	beq.n	8001528 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001520:	69ba      	ldr	r2, [r7, #24]
 8001522:	693b      	ldr	r3, [r7, #16]
 8001524:	4313      	orrs	r3, r2
 8001526:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001528:	4a11      	ldr	r2, [pc, #68]	; (8001570 <HAL_GPIO_Init+0x324>)
 800152a:	69bb      	ldr	r3, [r7, #24]
 800152c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800152e:	69fb      	ldr	r3, [r7, #28]
 8001530:	3301      	adds	r3, #1
 8001532:	61fb      	str	r3, [r7, #28]
 8001534:	69fb      	ldr	r3, [r7, #28]
 8001536:	2b0f      	cmp	r3, #15
 8001538:	f67f ae96 	bls.w	8001268 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800153c:	bf00      	nop
 800153e:	bf00      	nop
 8001540:	3724      	adds	r7, #36	; 0x24
 8001542:	46bd      	mov	sp, r7
 8001544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001548:	4770      	bx	lr
 800154a:	bf00      	nop
 800154c:	40023800 	.word	0x40023800
 8001550:	40013800 	.word	0x40013800
 8001554:	40020000 	.word	0x40020000
 8001558:	40020400 	.word	0x40020400
 800155c:	40020800 	.word	0x40020800
 8001560:	40020c00 	.word	0x40020c00
 8001564:	40021000 	.word	0x40021000
 8001568:	40021400 	.word	0x40021400
 800156c:	40021800 	.word	0x40021800
 8001570:	40013c00 	.word	0x40013c00

08001574 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001574:	b480      	push	{r7}
 8001576:	b083      	sub	sp, #12
 8001578:	af00      	add	r7, sp, #0
 800157a:	6078      	str	r0, [r7, #4]
 800157c:	460b      	mov	r3, r1
 800157e:	807b      	strh	r3, [r7, #2]
 8001580:	4613      	mov	r3, r2
 8001582:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001584:	787b      	ldrb	r3, [r7, #1]
 8001586:	2b00      	cmp	r3, #0
 8001588:	d003      	beq.n	8001592 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800158a:	887a      	ldrh	r2, [r7, #2]
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001590:	e003      	b.n	800159a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001592:	887b      	ldrh	r3, [r7, #2]
 8001594:	041a      	lsls	r2, r3, #16
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	619a      	str	r2, [r3, #24]
}
 800159a:	bf00      	nop
 800159c:	370c      	adds	r7, #12
 800159e:	46bd      	mov	sp, r7
 80015a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015a4:	4770      	bx	lr
	...

080015a8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80015a8:	b580      	push	{r7, lr}
 80015aa:	b084      	sub	sp, #16
 80015ac:	af00      	add	r7, sp, #0
 80015ae:	6078      	str	r0, [r7, #4]
 80015b0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	d101      	bne.n	80015bc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80015b8:	2301      	movs	r3, #1
 80015ba:	e0cc      	b.n	8001756 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80015bc:	4b68      	ldr	r3, [pc, #416]	; (8001760 <HAL_RCC_ClockConfig+0x1b8>)
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	f003 030f 	and.w	r3, r3, #15
 80015c4:	683a      	ldr	r2, [r7, #0]
 80015c6:	429a      	cmp	r2, r3
 80015c8:	d90c      	bls.n	80015e4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80015ca:	4b65      	ldr	r3, [pc, #404]	; (8001760 <HAL_RCC_ClockConfig+0x1b8>)
 80015cc:	683a      	ldr	r2, [r7, #0]
 80015ce:	b2d2      	uxtb	r2, r2
 80015d0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80015d2:	4b63      	ldr	r3, [pc, #396]	; (8001760 <HAL_RCC_ClockConfig+0x1b8>)
 80015d4:	681b      	ldr	r3, [r3, #0]
 80015d6:	f003 030f 	and.w	r3, r3, #15
 80015da:	683a      	ldr	r2, [r7, #0]
 80015dc:	429a      	cmp	r2, r3
 80015de:	d001      	beq.n	80015e4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80015e0:	2301      	movs	r3, #1
 80015e2:	e0b8      	b.n	8001756 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	f003 0302 	and.w	r3, r3, #2
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	d020      	beq.n	8001632 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	f003 0304 	and.w	r3, r3, #4
 80015f8:	2b00      	cmp	r3, #0
 80015fa:	d005      	beq.n	8001608 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80015fc:	4b59      	ldr	r3, [pc, #356]	; (8001764 <HAL_RCC_ClockConfig+0x1bc>)
 80015fe:	689b      	ldr	r3, [r3, #8]
 8001600:	4a58      	ldr	r2, [pc, #352]	; (8001764 <HAL_RCC_ClockConfig+0x1bc>)
 8001602:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001606:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	f003 0308 	and.w	r3, r3, #8
 8001610:	2b00      	cmp	r3, #0
 8001612:	d005      	beq.n	8001620 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001614:	4b53      	ldr	r3, [pc, #332]	; (8001764 <HAL_RCC_ClockConfig+0x1bc>)
 8001616:	689b      	ldr	r3, [r3, #8]
 8001618:	4a52      	ldr	r2, [pc, #328]	; (8001764 <HAL_RCC_ClockConfig+0x1bc>)
 800161a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800161e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001620:	4b50      	ldr	r3, [pc, #320]	; (8001764 <HAL_RCC_ClockConfig+0x1bc>)
 8001622:	689b      	ldr	r3, [r3, #8]
 8001624:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	689b      	ldr	r3, [r3, #8]
 800162c:	494d      	ldr	r1, [pc, #308]	; (8001764 <HAL_RCC_ClockConfig+0x1bc>)
 800162e:	4313      	orrs	r3, r2
 8001630:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	f003 0301 	and.w	r3, r3, #1
 800163a:	2b00      	cmp	r3, #0
 800163c:	d044      	beq.n	80016c8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	685b      	ldr	r3, [r3, #4]
 8001642:	2b01      	cmp	r3, #1
 8001644:	d107      	bne.n	8001656 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001646:	4b47      	ldr	r3, [pc, #284]	; (8001764 <HAL_RCC_ClockConfig+0x1bc>)
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800164e:	2b00      	cmp	r3, #0
 8001650:	d119      	bne.n	8001686 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001652:	2301      	movs	r3, #1
 8001654:	e07f      	b.n	8001756 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	685b      	ldr	r3, [r3, #4]
 800165a:	2b02      	cmp	r3, #2
 800165c:	d003      	beq.n	8001666 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001662:	2b03      	cmp	r3, #3
 8001664:	d107      	bne.n	8001676 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001666:	4b3f      	ldr	r3, [pc, #252]	; (8001764 <HAL_RCC_ClockConfig+0x1bc>)
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800166e:	2b00      	cmp	r3, #0
 8001670:	d109      	bne.n	8001686 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001672:	2301      	movs	r3, #1
 8001674:	e06f      	b.n	8001756 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001676:	4b3b      	ldr	r3, [pc, #236]	; (8001764 <HAL_RCC_ClockConfig+0x1bc>)
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	f003 0302 	and.w	r3, r3, #2
 800167e:	2b00      	cmp	r3, #0
 8001680:	d101      	bne.n	8001686 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001682:	2301      	movs	r3, #1
 8001684:	e067      	b.n	8001756 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001686:	4b37      	ldr	r3, [pc, #220]	; (8001764 <HAL_RCC_ClockConfig+0x1bc>)
 8001688:	689b      	ldr	r3, [r3, #8]
 800168a:	f023 0203 	bic.w	r2, r3, #3
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	685b      	ldr	r3, [r3, #4]
 8001692:	4934      	ldr	r1, [pc, #208]	; (8001764 <HAL_RCC_ClockConfig+0x1bc>)
 8001694:	4313      	orrs	r3, r2
 8001696:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001698:	f7ff fc04 	bl	8000ea4 <HAL_GetTick>
 800169c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800169e:	e00a      	b.n	80016b6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80016a0:	f7ff fc00 	bl	8000ea4 <HAL_GetTick>
 80016a4:	4602      	mov	r2, r0
 80016a6:	68fb      	ldr	r3, [r7, #12]
 80016a8:	1ad3      	subs	r3, r2, r3
 80016aa:	f241 3288 	movw	r2, #5000	; 0x1388
 80016ae:	4293      	cmp	r3, r2
 80016b0:	d901      	bls.n	80016b6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80016b2:	2303      	movs	r3, #3
 80016b4:	e04f      	b.n	8001756 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80016b6:	4b2b      	ldr	r3, [pc, #172]	; (8001764 <HAL_RCC_ClockConfig+0x1bc>)
 80016b8:	689b      	ldr	r3, [r3, #8]
 80016ba:	f003 020c 	and.w	r2, r3, #12
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	685b      	ldr	r3, [r3, #4]
 80016c2:	009b      	lsls	r3, r3, #2
 80016c4:	429a      	cmp	r2, r3
 80016c6:	d1eb      	bne.n	80016a0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80016c8:	4b25      	ldr	r3, [pc, #148]	; (8001760 <HAL_RCC_ClockConfig+0x1b8>)
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	f003 030f 	and.w	r3, r3, #15
 80016d0:	683a      	ldr	r2, [r7, #0]
 80016d2:	429a      	cmp	r2, r3
 80016d4:	d20c      	bcs.n	80016f0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80016d6:	4b22      	ldr	r3, [pc, #136]	; (8001760 <HAL_RCC_ClockConfig+0x1b8>)
 80016d8:	683a      	ldr	r2, [r7, #0]
 80016da:	b2d2      	uxtb	r2, r2
 80016dc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80016de:	4b20      	ldr	r3, [pc, #128]	; (8001760 <HAL_RCC_ClockConfig+0x1b8>)
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	f003 030f 	and.w	r3, r3, #15
 80016e6:	683a      	ldr	r2, [r7, #0]
 80016e8:	429a      	cmp	r2, r3
 80016ea:	d001      	beq.n	80016f0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80016ec:	2301      	movs	r3, #1
 80016ee:	e032      	b.n	8001756 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	f003 0304 	and.w	r3, r3, #4
 80016f8:	2b00      	cmp	r3, #0
 80016fa:	d008      	beq.n	800170e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80016fc:	4b19      	ldr	r3, [pc, #100]	; (8001764 <HAL_RCC_ClockConfig+0x1bc>)
 80016fe:	689b      	ldr	r3, [r3, #8]
 8001700:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	68db      	ldr	r3, [r3, #12]
 8001708:	4916      	ldr	r1, [pc, #88]	; (8001764 <HAL_RCC_ClockConfig+0x1bc>)
 800170a:	4313      	orrs	r3, r2
 800170c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	f003 0308 	and.w	r3, r3, #8
 8001716:	2b00      	cmp	r3, #0
 8001718:	d009      	beq.n	800172e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800171a:	4b12      	ldr	r3, [pc, #72]	; (8001764 <HAL_RCC_ClockConfig+0x1bc>)
 800171c:	689b      	ldr	r3, [r3, #8]
 800171e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	691b      	ldr	r3, [r3, #16]
 8001726:	00db      	lsls	r3, r3, #3
 8001728:	490e      	ldr	r1, [pc, #56]	; (8001764 <HAL_RCC_ClockConfig+0x1bc>)
 800172a:	4313      	orrs	r3, r2
 800172c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800172e:	f000 f855 	bl	80017dc <HAL_RCC_GetSysClockFreq>
 8001732:	4602      	mov	r2, r0
 8001734:	4b0b      	ldr	r3, [pc, #44]	; (8001764 <HAL_RCC_ClockConfig+0x1bc>)
 8001736:	689b      	ldr	r3, [r3, #8]
 8001738:	091b      	lsrs	r3, r3, #4
 800173a:	f003 030f 	and.w	r3, r3, #15
 800173e:	490a      	ldr	r1, [pc, #40]	; (8001768 <HAL_RCC_ClockConfig+0x1c0>)
 8001740:	5ccb      	ldrb	r3, [r1, r3]
 8001742:	fa22 f303 	lsr.w	r3, r2, r3
 8001746:	4a09      	ldr	r2, [pc, #36]	; (800176c <HAL_RCC_ClockConfig+0x1c4>)
 8001748:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800174a:	4b09      	ldr	r3, [pc, #36]	; (8001770 <HAL_RCC_ClockConfig+0x1c8>)
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	4618      	mov	r0, r3
 8001750:	f7ff fb64 	bl	8000e1c <HAL_InitTick>

  return HAL_OK;
 8001754:	2300      	movs	r3, #0
}
 8001756:	4618      	mov	r0, r3
 8001758:	3710      	adds	r7, #16
 800175a:	46bd      	mov	sp, r7
 800175c:	bd80      	pop	{r7, pc}
 800175e:	bf00      	nop
 8001760:	40023c00 	.word	0x40023c00
 8001764:	40023800 	.word	0x40023800
 8001768:	080030a8 	.word	0x080030a8
 800176c:	20000040 	.word	0x20000040
 8001770:	20000044 	.word	0x20000044

08001774 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001774:	b480      	push	{r7}
 8001776:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001778:	4b03      	ldr	r3, [pc, #12]	; (8001788 <HAL_RCC_GetHCLKFreq+0x14>)
 800177a:	681b      	ldr	r3, [r3, #0]
}
 800177c:	4618      	mov	r0, r3
 800177e:	46bd      	mov	sp, r7
 8001780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001784:	4770      	bx	lr
 8001786:	bf00      	nop
 8001788:	20000040 	.word	0x20000040

0800178c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800178c:	b580      	push	{r7, lr}
 800178e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001790:	f7ff fff0 	bl	8001774 <HAL_RCC_GetHCLKFreq>
 8001794:	4602      	mov	r2, r0
 8001796:	4b05      	ldr	r3, [pc, #20]	; (80017ac <HAL_RCC_GetPCLK1Freq+0x20>)
 8001798:	689b      	ldr	r3, [r3, #8]
 800179a:	0a9b      	lsrs	r3, r3, #10
 800179c:	f003 0307 	and.w	r3, r3, #7
 80017a0:	4903      	ldr	r1, [pc, #12]	; (80017b0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80017a2:	5ccb      	ldrb	r3, [r1, r3]
 80017a4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80017a8:	4618      	mov	r0, r3
 80017aa:	bd80      	pop	{r7, pc}
 80017ac:	40023800 	.word	0x40023800
 80017b0:	080030b8 	.word	0x080030b8

080017b4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80017b4:	b580      	push	{r7, lr}
 80017b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80017b8:	f7ff ffdc 	bl	8001774 <HAL_RCC_GetHCLKFreq>
 80017bc:	4602      	mov	r2, r0
 80017be:	4b05      	ldr	r3, [pc, #20]	; (80017d4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80017c0:	689b      	ldr	r3, [r3, #8]
 80017c2:	0b5b      	lsrs	r3, r3, #13
 80017c4:	f003 0307 	and.w	r3, r3, #7
 80017c8:	4903      	ldr	r1, [pc, #12]	; (80017d8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80017ca:	5ccb      	ldrb	r3, [r1, r3]
 80017cc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80017d0:	4618      	mov	r0, r3
 80017d2:	bd80      	pop	{r7, pc}
 80017d4:	40023800 	.word	0x40023800
 80017d8:	080030b8 	.word	0x080030b8

080017dc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80017dc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80017e0:	b088      	sub	sp, #32
 80017e2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80017e4:	2300      	movs	r3, #0
 80017e6:	617b      	str	r3, [r7, #20]
  uint32_t pllvco = 0U;
 80017e8:	2300      	movs	r3, #0
 80017ea:	61fb      	str	r3, [r7, #28]
  uint32_t pllp = 0U;
 80017ec:	2300      	movs	r3, #0
 80017ee:	613b      	str	r3, [r7, #16]
  uint32_t pllr = 0U;
 80017f0:	2300      	movs	r3, #0
 80017f2:	60fb      	str	r3, [r7, #12]
  uint32_t sysclockfreq = 0U;
 80017f4:	2300      	movs	r3, #0
 80017f6:	61bb      	str	r3, [r7, #24]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80017f8:	4bce      	ldr	r3, [pc, #824]	; (8001b34 <HAL_RCC_GetSysClockFreq+0x358>)
 80017fa:	689b      	ldr	r3, [r3, #8]
 80017fc:	f003 030c 	and.w	r3, r3, #12
 8001800:	2b0c      	cmp	r3, #12
 8001802:	f200 818d 	bhi.w	8001b20 <HAL_RCC_GetSysClockFreq+0x344>
 8001806:	a201      	add	r2, pc, #4	; (adr r2, 800180c <HAL_RCC_GetSysClockFreq+0x30>)
 8001808:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800180c:	08001841 	.word	0x08001841
 8001810:	08001b21 	.word	0x08001b21
 8001814:	08001b21 	.word	0x08001b21
 8001818:	08001b21 	.word	0x08001b21
 800181c:	08001847 	.word	0x08001847
 8001820:	08001b21 	.word	0x08001b21
 8001824:	08001b21 	.word	0x08001b21
 8001828:	08001b21 	.word	0x08001b21
 800182c:	0800184d 	.word	0x0800184d
 8001830:	08001b21 	.word	0x08001b21
 8001834:	08001b21 	.word	0x08001b21
 8001838:	08001b21 	.word	0x08001b21
 800183c:	080019c1 	.word	0x080019c1
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001840:	4bbd      	ldr	r3, [pc, #756]	; (8001b38 <HAL_RCC_GetSysClockFreq+0x35c>)
 8001842:	61bb      	str	r3, [r7, #24]
       break;
 8001844:	e16f      	b.n	8001b26 <HAL_RCC_GetSysClockFreq+0x34a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001846:	4bbd      	ldr	r3, [pc, #756]	; (8001b3c <HAL_RCC_GetSysClockFreq+0x360>)
 8001848:	61bb      	str	r3, [r7, #24]
      break;
 800184a:	e16c      	b.n	8001b26 <HAL_RCC_GetSysClockFreq+0x34a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800184c:	4bb9      	ldr	r3, [pc, #740]	; (8001b34 <HAL_RCC_GetSysClockFreq+0x358>)
 800184e:	685b      	ldr	r3, [r3, #4]
 8001850:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001854:	617b      	str	r3, [r7, #20]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001856:	4bb7      	ldr	r3, [pc, #732]	; (8001b34 <HAL_RCC_GetSysClockFreq+0x358>)
 8001858:	685b      	ldr	r3, [r3, #4]
 800185a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800185e:	2b00      	cmp	r3, #0
 8001860:	d053      	beq.n	800190a <HAL_RCC_GetSysClockFreq+0x12e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001862:	4bb4      	ldr	r3, [pc, #720]	; (8001b34 <HAL_RCC_GetSysClockFreq+0x358>)
 8001864:	685b      	ldr	r3, [r3, #4]
 8001866:	099b      	lsrs	r3, r3, #6
 8001868:	461a      	mov	r2, r3
 800186a:	f04f 0300 	mov.w	r3, #0
 800186e:	f240 10ff 	movw	r0, #511	; 0x1ff
 8001872:	f04f 0100 	mov.w	r1, #0
 8001876:	ea02 0400 	and.w	r4, r2, r0
 800187a:	603c      	str	r4, [r7, #0]
 800187c:	400b      	ands	r3, r1
 800187e:	607b      	str	r3, [r7, #4]
 8001880:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001884:	4620      	mov	r0, r4
 8001886:	4629      	mov	r1, r5
 8001888:	f04f 0200 	mov.w	r2, #0
 800188c:	f04f 0300 	mov.w	r3, #0
 8001890:	014b      	lsls	r3, r1, #5
 8001892:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8001896:	0142      	lsls	r2, r0, #5
 8001898:	4610      	mov	r0, r2
 800189a:	4619      	mov	r1, r3
 800189c:	4623      	mov	r3, r4
 800189e:	1ac0      	subs	r0, r0, r3
 80018a0:	462b      	mov	r3, r5
 80018a2:	eb61 0103 	sbc.w	r1, r1, r3
 80018a6:	f04f 0200 	mov.w	r2, #0
 80018aa:	f04f 0300 	mov.w	r3, #0
 80018ae:	018b      	lsls	r3, r1, #6
 80018b0:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80018b4:	0182      	lsls	r2, r0, #6
 80018b6:	1a12      	subs	r2, r2, r0
 80018b8:	eb63 0301 	sbc.w	r3, r3, r1
 80018bc:	f04f 0000 	mov.w	r0, #0
 80018c0:	f04f 0100 	mov.w	r1, #0
 80018c4:	00d9      	lsls	r1, r3, #3
 80018c6:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80018ca:	00d0      	lsls	r0, r2, #3
 80018cc:	4602      	mov	r2, r0
 80018ce:	460b      	mov	r3, r1
 80018d0:	4621      	mov	r1, r4
 80018d2:	1852      	adds	r2, r2, r1
 80018d4:	4629      	mov	r1, r5
 80018d6:	eb43 0101 	adc.w	r1, r3, r1
 80018da:	460b      	mov	r3, r1
 80018dc:	f04f 0000 	mov.w	r0, #0
 80018e0:	f04f 0100 	mov.w	r1, #0
 80018e4:	0259      	lsls	r1, r3, #9
 80018e6:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 80018ea:	0250      	lsls	r0, r2, #9
 80018ec:	4602      	mov	r2, r0
 80018ee:	460b      	mov	r3, r1
 80018f0:	4610      	mov	r0, r2
 80018f2:	4619      	mov	r1, r3
 80018f4:	697b      	ldr	r3, [r7, #20]
 80018f6:	461a      	mov	r2, r3
 80018f8:	f04f 0300 	mov.w	r3, #0
 80018fc:	f7fe fe9e 	bl	800063c <__aeabi_uldivmod>
 8001900:	4602      	mov	r2, r0
 8001902:	460b      	mov	r3, r1
 8001904:	4613      	mov	r3, r2
 8001906:	61fb      	str	r3, [r7, #28]
 8001908:	e04c      	b.n	80019a4 <HAL_RCC_GetSysClockFreq+0x1c8>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800190a:	4b8a      	ldr	r3, [pc, #552]	; (8001b34 <HAL_RCC_GetSysClockFreq+0x358>)
 800190c:	685b      	ldr	r3, [r3, #4]
 800190e:	099b      	lsrs	r3, r3, #6
 8001910:	461a      	mov	r2, r3
 8001912:	f04f 0300 	mov.w	r3, #0
 8001916:	f240 10ff 	movw	r0, #511	; 0x1ff
 800191a:	f04f 0100 	mov.w	r1, #0
 800191e:	ea02 0a00 	and.w	sl, r2, r0
 8001922:	ea03 0b01 	and.w	fp, r3, r1
 8001926:	4650      	mov	r0, sl
 8001928:	4659      	mov	r1, fp
 800192a:	f04f 0200 	mov.w	r2, #0
 800192e:	f04f 0300 	mov.w	r3, #0
 8001932:	014b      	lsls	r3, r1, #5
 8001934:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8001938:	0142      	lsls	r2, r0, #5
 800193a:	4610      	mov	r0, r2
 800193c:	4619      	mov	r1, r3
 800193e:	ebb0 000a 	subs.w	r0, r0, sl
 8001942:	eb61 010b 	sbc.w	r1, r1, fp
 8001946:	f04f 0200 	mov.w	r2, #0
 800194a:	f04f 0300 	mov.w	r3, #0
 800194e:	018b      	lsls	r3, r1, #6
 8001950:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8001954:	0182      	lsls	r2, r0, #6
 8001956:	1a12      	subs	r2, r2, r0
 8001958:	eb63 0301 	sbc.w	r3, r3, r1
 800195c:	f04f 0000 	mov.w	r0, #0
 8001960:	f04f 0100 	mov.w	r1, #0
 8001964:	00d9      	lsls	r1, r3, #3
 8001966:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800196a:	00d0      	lsls	r0, r2, #3
 800196c:	4602      	mov	r2, r0
 800196e:	460b      	mov	r3, r1
 8001970:	eb12 020a 	adds.w	r2, r2, sl
 8001974:	eb43 030b 	adc.w	r3, r3, fp
 8001978:	f04f 0000 	mov.w	r0, #0
 800197c:	f04f 0100 	mov.w	r1, #0
 8001980:	0299      	lsls	r1, r3, #10
 8001982:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8001986:	0290      	lsls	r0, r2, #10
 8001988:	4602      	mov	r2, r0
 800198a:	460b      	mov	r3, r1
 800198c:	4610      	mov	r0, r2
 800198e:	4619      	mov	r1, r3
 8001990:	697b      	ldr	r3, [r7, #20]
 8001992:	461a      	mov	r2, r3
 8001994:	f04f 0300 	mov.w	r3, #0
 8001998:	f7fe fe50 	bl	800063c <__aeabi_uldivmod>
 800199c:	4602      	mov	r2, r0
 800199e:	460b      	mov	r3, r1
 80019a0:	4613      	mov	r3, r2
 80019a2:	61fb      	str	r3, [r7, #28]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80019a4:	4b63      	ldr	r3, [pc, #396]	; (8001b34 <HAL_RCC_GetSysClockFreq+0x358>)
 80019a6:	685b      	ldr	r3, [r3, #4]
 80019a8:	0c1b      	lsrs	r3, r3, #16
 80019aa:	f003 0303 	and.w	r3, r3, #3
 80019ae:	3301      	adds	r3, #1
 80019b0:	005b      	lsls	r3, r3, #1
 80019b2:	613b      	str	r3, [r7, #16]

      sysclockfreq = pllvco/pllp;
 80019b4:	69fa      	ldr	r2, [r7, #28]
 80019b6:	693b      	ldr	r3, [r7, #16]
 80019b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80019bc:	61bb      	str	r3, [r7, #24]
      break;
 80019be:	e0b2      	b.n	8001b26 <HAL_RCC_GetSysClockFreq+0x34a>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80019c0:	4b5c      	ldr	r3, [pc, #368]	; (8001b34 <HAL_RCC_GetSysClockFreq+0x358>)
 80019c2:	685b      	ldr	r3, [r3, #4]
 80019c4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80019c8:	617b      	str	r3, [r7, #20]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80019ca:	4b5a      	ldr	r3, [pc, #360]	; (8001b34 <HAL_RCC_GetSysClockFreq+0x358>)
 80019cc:	685b      	ldr	r3, [r3, #4]
 80019ce:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d04d      	beq.n	8001a72 <HAL_RCC_GetSysClockFreq+0x296>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80019d6:	4b57      	ldr	r3, [pc, #348]	; (8001b34 <HAL_RCC_GetSysClockFreq+0x358>)
 80019d8:	685b      	ldr	r3, [r3, #4]
 80019da:	099b      	lsrs	r3, r3, #6
 80019dc:	461a      	mov	r2, r3
 80019de:	f04f 0300 	mov.w	r3, #0
 80019e2:	f240 10ff 	movw	r0, #511	; 0x1ff
 80019e6:	f04f 0100 	mov.w	r1, #0
 80019ea:	ea02 0800 	and.w	r8, r2, r0
 80019ee:	ea03 0901 	and.w	r9, r3, r1
 80019f2:	4640      	mov	r0, r8
 80019f4:	4649      	mov	r1, r9
 80019f6:	f04f 0200 	mov.w	r2, #0
 80019fa:	f04f 0300 	mov.w	r3, #0
 80019fe:	014b      	lsls	r3, r1, #5
 8001a00:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8001a04:	0142      	lsls	r2, r0, #5
 8001a06:	4610      	mov	r0, r2
 8001a08:	4619      	mov	r1, r3
 8001a0a:	ebb0 0008 	subs.w	r0, r0, r8
 8001a0e:	eb61 0109 	sbc.w	r1, r1, r9
 8001a12:	f04f 0200 	mov.w	r2, #0
 8001a16:	f04f 0300 	mov.w	r3, #0
 8001a1a:	018b      	lsls	r3, r1, #6
 8001a1c:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8001a20:	0182      	lsls	r2, r0, #6
 8001a22:	1a12      	subs	r2, r2, r0
 8001a24:	eb63 0301 	sbc.w	r3, r3, r1
 8001a28:	f04f 0000 	mov.w	r0, #0
 8001a2c:	f04f 0100 	mov.w	r1, #0
 8001a30:	00d9      	lsls	r1, r3, #3
 8001a32:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8001a36:	00d0      	lsls	r0, r2, #3
 8001a38:	4602      	mov	r2, r0
 8001a3a:	460b      	mov	r3, r1
 8001a3c:	eb12 0208 	adds.w	r2, r2, r8
 8001a40:	eb43 0309 	adc.w	r3, r3, r9
 8001a44:	f04f 0000 	mov.w	r0, #0
 8001a48:	f04f 0100 	mov.w	r1, #0
 8001a4c:	0259      	lsls	r1, r3, #9
 8001a4e:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8001a52:	0250      	lsls	r0, r2, #9
 8001a54:	4602      	mov	r2, r0
 8001a56:	460b      	mov	r3, r1
 8001a58:	4610      	mov	r0, r2
 8001a5a:	4619      	mov	r1, r3
 8001a5c:	697b      	ldr	r3, [r7, #20]
 8001a5e:	461a      	mov	r2, r3
 8001a60:	f04f 0300 	mov.w	r3, #0
 8001a64:	f7fe fdea 	bl	800063c <__aeabi_uldivmod>
 8001a68:	4602      	mov	r2, r0
 8001a6a:	460b      	mov	r3, r1
 8001a6c:	4613      	mov	r3, r2
 8001a6e:	61fb      	str	r3, [r7, #28]
 8001a70:	e04a      	b.n	8001b08 <HAL_RCC_GetSysClockFreq+0x32c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001a72:	4b30      	ldr	r3, [pc, #192]	; (8001b34 <HAL_RCC_GetSysClockFreq+0x358>)
 8001a74:	685b      	ldr	r3, [r3, #4]
 8001a76:	099b      	lsrs	r3, r3, #6
 8001a78:	461a      	mov	r2, r3
 8001a7a:	f04f 0300 	mov.w	r3, #0
 8001a7e:	f240 10ff 	movw	r0, #511	; 0x1ff
 8001a82:	f04f 0100 	mov.w	r1, #0
 8001a86:	ea02 0400 	and.w	r4, r2, r0
 8001a8a:	ea03 0501 	and.w	r5, r3, r1
 8001a8e:	4620      	mov	r0, r4
 8001a90:	4629      	mov	r1, r5
 8001a92:	f04f 0200 	mov.w	r2, #0
 8001a96:	f04f 0300 	mov.w	r3, #0
 8001a9a:	014b      	lsls	r3, r1, #5
 8001a9c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8001aa0:	0142      	lsls	r2, r0, #5
 8001aa2:	4610      	mov	r0, r2
 8001aa4:	4619      	mov	r1, r3
 8001aa6:	1b00      	subs	r0, r0, r4
 8001aa8:	eb61 0105 	sbc.w	r1, r1, r5
 8001aac:	f04f 0200 	mov.w	r2, #0
 8001ab0:	f04f 0300 	mov.w	r3, #0
 8001ab4:	018b      	lsls	r3, r1, #6
 8001ab6:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8001aba:	0182      	lsls	r2, r0, #6
 8001abc:	1a12      	subs	r2, r2, r0
 8001abe:	eb63 0301 	sbc.w	r3, r3, r1
 8001ac2:	f04f 0000 	mov.w	r0, #0
 8001ac6:	f04f 0100 	mov.w	r1, #0
 8001aca:	00d9      	lsls	r1, r3, #3
 8001acc:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8001ad0:	00d0      	lsls	r0, r2, #3
 8001ad2:	4602      	mov	r2, r0
 8001ad4:	460b      	mov	r3, r1
 8001ad6:	1912      	adds	r2, r2, r4
 8001ad8:	eb45 0303 	adc.w	r3, r5, r3
 8001adc:	f04f 0000 	mov.w	r0, #0
 8001ae0:	f04f 0100 	mov.w	r1, #0
 8001ae4:	0299      	lsls	r1, r3, #10
 8001ae6:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8001aea:	0290      	lsls	r0, r2, #10
 8001aec:	4602      	mov	r2, r0
 8001aee:	460b      	mov	r3, r1
 8001af0:	4610      	mov	r0, r2
 8001af2:	4619      	mov	r1, r3
 8001af4:	697b      	ldr	r3, [r7, #20]
 8001af6:	461a      	mov	r2, r3
 8001af8:	f04f 0300 	mov.w	r3, #0
 8001afc:	f7fe fd9e 	bl	800063c <__aeabi_uldivmod>
 8001b00:	4602      	mov	r2, r0
 8001b02:	460b      	mov	r3, r1
 8001b04:	4613      	mov	r3, r2
 8001b06:	61fb      	str	r3, [r7, #28]
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8001b08:	4b0a      	ldr	r3, [pc, #40]	; (8001b34 <HAL_RCC_GetSysClockFreq+0x358>)
 8001b0a:	685b      	ldr	r3, [r3, #4]
 8001b0c:	0f1b      	lsrs	r3, r3, #28
 8001b0e:	f003 0307 	and.w	r3, r3, #7
 8001b12:	60fb      	str	r3, [r7, #12]

      sysclockfreq = pllvco/pllr;
 8001b14:	69fa      	ldr	r2, [r7, #28]
 8001b16:	68fb      	ldr	r3, [r7, #12]
 8001b18:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b1c:	61bb      	str	r3, [r7, #24]
      break;
 8001b1e:	e002      	b.n	8001b26 <HAL_RCC_GetSysClockFreq+0x34a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001b20:	4b05      	ldr	r3, [pc, #20]	; (8001b38 <HAL_RCC_GetSysClockFreq+0x35c>)
 8001b22:	61bb      	str	r3, [r7, #24]
      break;
 8001b24:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001b26:	69bb      	ldr	r3, [r7, #24]
}
 8001b28:	4618      	mov	r0, r3
 8001b2a:	3720      	adds	r7, #32
 8001b2c:	46bd      	mov	sp, r7
 8001b2e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001b32:	bf00      	nop
 8001b34:	40023800 	.word	0x40023800
 8001b38:	00f42400 	.word	0x00f42400
 8001b3c:	007a1200 	.word	0x007a1200

08001b40 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001b40:	b580      	push	{r7, lr}
 8001b42:	b086      	sub	sp, #24
 8001b44:	af00      	add	r7, sp, #0
 8001b46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	d101      	bne.n	8001b52 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001b4e:	2301      	movs	r3, #1
 8001b50:	e28d      	b.n	800206e <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	f003 0301 	and.w	r3, r3, #1
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	f000 8083 	beq.w	8001c66 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8001b60:	4b94      	ldr	r3, [pc, #592]	; (8001db4 <HAL_RCC_OscConfig+0x274>)
 8001b62:	689b      	ldr	r3, [r3, #8]
 8001b64:	f003 030c 	and.w	r3, r3, #12
 8001b68:	2b04      	cmp	r3, #4
 8001b6a:	d019      	beq.n	8001ba0 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8001b6c:	4b91      	ldr	r3, [pc, #580]	; (8001db4 <HAL_RCC_OscConfig+0x274>)
 8001b6e:	689b      	ldr	r3, [r3, #8]
 8001b70:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8001b74:	2b08      	cmp	r3, #8
 8001b76:	d106      	bne.n	8001b86 <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8001b78:	4b8e      	ldr	r3, [pc, #568]	; (8001db4 <HAL_RCC_OscConfig+0x274>)
 8001b7a:	685b      	ldr	r3, [r3, #4]
 8001b7c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001b80:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001b84:	d00c      	beq.n	8001ba0 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001b86:	4b8b      	ldr	r3, [pc, #556]	; (8001db4 <HAL_RCC_OscConfig+0x274>)
 8001b88:	689b      	ldr	r3, [r3, #8]
 8001b8a:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8001b8e:	2b0c      	cmp	r3, #12
 8001b90:	d112      	bne.n	8001bb8 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001b92:	4b88      	ldr	r3, [pc, #544]	; (8001db4 <HAL_RCC_OscConfig+0x274>)
 8001b94:	685b      	ldr	r3, [r3, #4]
 8001b96:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001b9a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001b9e:	d10b      	bne.n	8001bb8 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001ba0:	4b84      	ldr	r3, [pc, #528]	; (8001db4 <HAL_RCC_OscConfig+0x274>)
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	d05b      	beq.n	8001c64 <HAL_RCC_OscConfig+0x124>
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	685b      	ldr	r3, [r3, #4]
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	d157      	bne.n	8001c64 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8001bb4:	2301      	movs	r3, #1
 8001bb6:	e25a      	b.n	800206e <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	685b      	ldr	r3, [r3, #4]
 8001bbc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001bc0:	d106      	bne.n	8001bd0 <HAL_RCC_OscConfig+0x90>
 8001bc2:	4b7c      	ldr	r3, [pc, #496]	; (8001db4 <HAL_RCC_OscConfig+0x274>)
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	4a7b      	ldr	r2, [pc, #492]	; (8001db4 <HAL_RCC_OscConfig+0x274>)
 8001bc8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001bcc:	6013      	str	r3, [r2, #0]
 8001bce:	e01d      	b.n	8001c0c <HAL_RCC_OscConfig+0xcc>
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	685b      	ldr	r3, [r3, #4]
 8001bd4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001bd8:	d10c      	bne.n	8001bf4 <HAL_RCC_OscConfig+0xb4>
 8001bda:	4b76      	ldr	r3, [pc, #472]	; (8001db4 <HAL_RCC_OscConfig+0x274>)
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	4a75      	ldr	r2, [pc, #468]	; (8001db4 <HAL_RCC_OscConfig+0x274>)
 8001be0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001be4:	6013      	str	r3, [r2, #0]
 8001be6:	4b73      	ldr	r3, [pc, #460]	; (8001db4 <HAL_RCC_OscConfig+0x274>)
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	4a72      	ldr	r2, [pc, #456]	; (8001db4 <HAL_RCC_OscConfig+0x274>)
 8001bec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001bf0:	6013      	str	r3, [r2, #0]
 8001bf2:	e00b      	b.n	8001c0c <HAL_RCC_OscConfig+0xcc>
 8001bf4:	4b6f      	ldr	r3, [pc, #444]	; (8001db4 <HAL_RCC_OscConfig+0x274>)
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	4a6e      	ldr	r2, [pc, #440]	; (8001db4 <HAL_RCC_OscConfig+0x274>)
 8001bfa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001bfe:	6013      	str	r3, [r2, #0]
 8001c00:	4b6c      	ldr	r3, [pc, #432]	; (8001db4 <HAL_RCC_OscConfig+0x274>)
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	4a6b      	ldr	r2, [pc, #428]	; (8001db4 <HAL_RCC_OscConfig+0x274>)
 8001c06:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001c0a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	685b      	ldr	r3, [r3, #4]
 8001c10:	2b00      	cmp	r3, #0
 8001c12:	d013      	beq.n	8001c3c <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c14:	f7ff f946 	bl	8000ea4 <HAL_GetTick>
 8001c18:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c1a:	e008      	b.n	8001c2e <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001c1c:	f7ff f942 	bl	8000ea4 <HAL_GetTick>
 8001c20:	4602      	mov	r2, r0
 8001c22:	693b      	ldr	r3, [r7, #16]
 8001c24:	1ad3      	subs	r3, r2, r3
 8001c26:	2b64      	cmp	r3, #100	; 0x64
 8001c28:	d901      	bls.n	8001c2e <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8001c2a:	2303      	movs	r3, #3
 8001c2c:	e21f      	b.n	800206e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c2e:	4b61      	ldr	r3, [pc, #388]	; (8001db4 <HAL_RCC_OscConfig+0x274>)
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	d0f0      	beq.n	8001c1c <HAL_RCC_OscConfig+0xdc>
 8001c3a:	e014      	b.n	8001c66 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c3c:	f7ff f932 	bl	8000ea4 <HAL_GetTick>
 8001c40:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c42:	e008      	b.n	8001c56 <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001c44:	f7ff f92e 	bl	8000ea4 <HAL_GetTick>
 8001c48:	4602      	mov	r2, r0
 8001c4a:	693b      	ldr	r3, [r7, #16]
 8001c4c:	1ad3      	subs	r3, r2, r3
 8001c4e:	2b64      	cmp	r3, #100	; 0x64
 8001c50:	d901      	bls.n	8001c56 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8001c52:	2303      	movs	r3, #3
 8001c54:	e20b      	b.n	800206e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c56:	4b57      	ldr	r3, [pc, #348]	; (8001db4 <HAL_RCC_OscConfig+0x274>)
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d1f0      	bne.n	8001c44 <HAL_RCC_OscConfig+0x104>
 8001c62:	e000      	b.n	8001c66 <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c64:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	f003 0302 	and.w	r3, r3, #2
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	d06f      	beq.n	8001d52 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8001c72:	4b50      	ldr	r3, [pc, #320]	; (8001db4 <HAL_RCC_OscConfig+0x274>)
 8001c74:	689b      	ldr	r3, [r3, #8]
 8001c76:	f003 030c 	and.w	r3, r3, #12
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d017      	beq.n	8001cae <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8001c7e:	4b4d      	ldr	r3, [pc, #308]	; (8001db4 <HAL_RCC_OscConfig+0x274>)
 8001c80:	689b      	ldr	r3, [r3, #8]
 8001c82:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8001c86:	2b08      	cmp	r3, #8
 8001c88:	d105      	bne.n	8001c96 <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8001c8a:	4b4a      	ldr	r3, [pc, #296]	; (8001db4 <HAL_RCC_OscConfig+0x274>)
 8001c8c:	685b      	ldr	r3, [r3, #4]
 8001c8e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d00b      	beq.n	8001cae <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001c96:	4b47      	ldr	r3, [pc, #284]	; (8001db4 <HAL_RCC_OscConfig+0x274>)
 8001c98:	689b      	ldr	r3, [r3, #8]
 8001c9a:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8001c9e:	2b0c      	cmp	r3, #12
 8001ca0:	d11c      	bne.n	8001cdc <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001ca2:	4b44      	ldr	r3, [pc, #272]	; (8001db4 <HAL_RCC_OscConfig+0x274>)
 8001ca4:	685b      	ldr	r3, [r3, #4]
 8001ca6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d116      	bne.n	8001cdc <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001cae:	4b41      	ldr	r3, [pc, #260]	; (8001db4 <HAL_RCC_OscConfig+0x274>)
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	f003 0302 	and.w	r3, r3, #2
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d005      	beq.n	8001cc6 <HAL_RCC_OscConfig+0x186>
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	68db      	ldr	r3, [r3, #12]
 8001cbe:	2b01      	cmp	r3, #1
 8001cc0:	d001      	beq.n	8001cc6 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8001cc2:	2301      	movs	r3, #1
 8001cc4:	e1d3      	b.n	800206e <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001cc6:	4b3b      	ldr	r3, [pc, #236]	; (8001db4 <HAL_RCC_OscConfig+0x274>)
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	691b      	ldr	r3, [r3, #16]
 8001cd2:	00db      	lsls	r3, r3, #3
 8001cd4:	4937      	ldr	r1, [pc, #220]	; (8001db4 <HAL_RCC_OscConfig+0x274>)
 8001cd6:	4313      	orrs	r3, r2
 8001cd8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001cda:	e03a      	b.n	8001d52 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	68db      	ldr	r3, [r3, #12]
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	d020      	beq.n	8001d26 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001ce4:	4b34      	ldr	r3, [pc, #208]	; (8001db8 <HAL_RCC_OscConfig+0x278>)
 8001ce6:	2201      	movs	r2, #1
 8001ce8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001cea:	f7ff f8db 	bl	8000ea4 <HAL_GetTick>
 8001cee:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001cf0:	e008      	b.n	8001d04 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001cf2:	f7ff f8d7 	bl	8000ea4 <HAL_GetTick>
 8001cf6:	4602      	mov	r2, r0
 8001cf8:	693b      	ldr	r3, [r7, #16]
 8001cfa:	1ad3      	subs	r3, r2, r3
 8001cfc:	2b02      	cmp	r3, #2
 8001cfe:	d901      	bls.n	8001d04 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8001d00:	2303      	movs	r3, #3
 8001d02:	e1b4      	b.n	800206e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001d04:	4b2b      	ldr	r3, [pc, #172]	; (8001db4 <HAL_RCC_OscConfig+0x274>)
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	f003 0302 	and.w	r3, r3, #2
 8001d0c:	2b00      	cmp	r3, #0
 8001d0e:	d0f0      	beq.n	8001cf2 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d10:	4b28      	ldr	r3, [pc, #160]	; (8001db4 <HAL_RCC_OscConfig+0x274>)
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	691b      	ldr	r3, [r3, #16]
 8001d1c:	00db      	lsls	r3, r3, #3
 8001d1e:	4925      	ldr	r1, [pc, #148]	; (8001db4 <HAL_RCC_OscConfig+0x274>)
 8001d20:	4313      	orrs	r3, r2
 8001d22:	600b      	str	r3, [r1, #0]
 8001d24:	e015      	b.n	8001d52 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001d26:	4b24      	ldr	r3, [pc, #144]	; (8001db8 <HAL_RCC_OscConfig+0x278>)
 8001d28:	2200      	movs	r2, #0
 8001d2a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d2c:	f7ff f8ba 	bl	8000ea4 <HAL_GetTick>
 8001d30:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001d32:	e008      	b.n	8001d46 <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001d34:	f7ff f8b6 	bl	8000ea4 <HAL_GetTick>
 8001d38:	4602      	mov	r2, r0
 8001d3a:	693b      	ldr	r3, [r7, #16]
 8001d3c:	1ad3      	subs	r3, r2, r3
 8001d3e:	2b02      	cmp	r3, #2
 8001d40:	d901      	bls.n	8001d46 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8001d42:	2303      	movs	r3, #3
 8001d44:	e193      	b.n	800206e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001d46:	4b1b      	ldr	r3, [pc, #108]	; (8001db4 <HAL_RCC_OscConfig+0x274>)
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	f003 0302 	and.w	r3, r3, #2
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d1f0      	bne.n	8001d34 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	f003 0308 	and.w	r3, r3, #8
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d036      	beq.n	8001dcc <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	695b      	ldr	r3, [r3, #20]
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d016      	beq.n	8001d94 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001d66:	4b15      	ldr	r3, [pc, #84]	; (8001dbc <HAL_RCC_OscConfig+0x27c>)
 8001d68:	2201      	movs	r2, #1
 8001d6a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d6c:	f7ff f89a 	bl	8000ea4 <HAL_GetTick>
 8001d70:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d72:	e008      	b.n	8001d86 <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001d74:	f7ff f896 	bl	8000ea4 <HAL_GetTick>
 8001d78:	4602      	mov	r2, r0
 8001d7a:	693b      	ldr	r3, [r7, #16]
 8001d7c:	1ad3      	subs	r3, r2, r3
 8001d7e:	2b02      	cmp	r3, #2
 8001d80:	d901      	bls.n	8001d86 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8001d82:	2303      	movs	r3, #3
 8001d84:	e173      	b.n	800206e <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d86:	4b0b      	ldr	r3, [pc, #44]	; (8001db4 <HAL_RCC_OscConfig+0x274>)
 8001d88:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001d8a:	f003 0302 	and.w	r3, r3, #2
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d0f0      	beq.n	8001d74 <HAL_RCC_OscConfig+0x234>
 8001d92:	e01b      	b.n	8001dcc <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001d94:	4b09      	ldr	r3, [pc, #36]	; (8001dbc <HAL_RCC_OscConfig+0x27c>)
 8001d96:	2200      	movs	r2, #0
 8001d98:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d9a:	f7ff f883 	bl	8000ea4 <HAL_GetTick>
 8001d9e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001da0:	e00e      	b.n	8001dc0 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001da2:	f7ff f87f 	bl	8000ea4 <HAL_GetTick>
 8001da6:	4602      	mov	r2, r0
 8001da8:	693b      	ldr	r3, [r7, #16]
 8001daa:	1ad3      	subs	r3, r2, r3
 8001dac:	2b02      	cmp	r3, #2
 8001dae:	d907      	bls.n	8001dc0 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8001db0:	2303      	movs	r3, #3
 8001db2:	e15c      	b.n	800206e <HAL_RCC_OscConfig+0x52e>
 8001db4:	40023800 	.word	0x40023800
 8001db8:	42470000 	.word	0x42470000
 8001dbc:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001dc0:	4b8a      	ldr	r3, [pc, #552]	; (8001fec <HAL_RCC_OscConfig+0x4ac>)
 8001dc2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001dc4:	f003 0302 	and.w	r3, r3, #2
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d1ea      	bne.n	8001da2 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	f003 0304 	and.w	r3, r3, #4
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	f000 8097 	beq.w	8001f08 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001dda:	2300      	movs	r3, #0
 8001ddc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001dde:	4b83      	ldr	r3, [pc, #524]	; (8001fec <HAL_RCC_OscConfig+0x4ac>)
 8001de0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001de2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	d10f      	bne.n	8001e0a <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001dea:	2300      	movs	r3, #0
 8001dec:	60bb      	str	r3, [r7, #8]
 8001dee:	4b7f      	ldr	r3, [pc, #508]	; (8001fec <HAL_RCC_OscConfig+0x4ac>)
 8001df0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001df2:	4a7e      	ldr	r2, [pc, #504]	; (8001fec <HAL_RCC_OscConfig+0x4ac>)
 8001df4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001df8:	6413      	str	r3, [r2, #64]	; 0x40
 8001dfa:	4b7c      	ldr	r3, [pc, #496]	; (8001fec <HAL_RCC_OscConfig+0x4ac>)
 8001dfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dfe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e02:	60bb      	str	r3, [r7, #8]
 8001e04:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001e06:	2301      	movs	r3, #1
 8001e08:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e0a:	4b79      	ldr	r3, [pc, #484]	; (8001ff0 <HAL_RCC_OscConfig+0x4b0>)
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d118      	bne.n	8001e48 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001e16:	4b76      	ldr	r3, [pc, #472]	; (8001ff0 <HAL_RCC_OscConfig+0x4b0>)
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	4a75      	ldr	r2, [pc, #468]	; (8001ff0 <HAL_RCC_OscConfig+0x4b0>)
 8001e1c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001e20:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001e22:	f7ff f83f 	bl	8000ea4 <HAL_GetTick>
 8001e26:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e28:	e008      	b.n	8001e3c <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001e2a:	f7ff f83b 	bl	8000ea4 <HAL_GetTick>
 8001e2e:	4602      	mov	r2, r0
 8001e30:	693b      	ldr	r3, [r7, #16]
 8001e32:	1ad3      	subs	r3, r2, r3
 8001e34:	2b02      	cmp	r3, #2
 8001e36:	d901      	bls.n	8001e3c <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8001e38:	2303      	movs	r3, #3
 8001e3a:	e118      	b.n	800206e <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e3c:	4b6c      	ldr	r3, [pc, #432]	; (8001ff0 <HAL_RCC_OscConfig+0x4b0>)
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	d0f0      	beq.n	8001e2a <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	689b      	ldr	r3, [r3, #8]
 8001e4c:	2b01      	cmp	r3, #1
 8001e4e:	d106      	bne.n	8001e5e <HAL_RCC_OscConfig+0x31e>
 8001e50:	4b66      	ldr	r3, [pc, #408]	; (8001fec <HAL_RCC_OscConfig+0x4ac>)
 8001e52:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e54:	4a65      	ldr	r2, [pc, #404]	; (8001fec <HAL_RCC_OscConfig+0x4ac>)
 8001e56:	f043 0301 	orr.w	r3, r3, #1
 8001e5a:	6713      	str	r3, [r2, #112]	; 0x70
 8001e5c:	e01c      	b.n	8001e98 <HAL_RCC_OscConfig+0x358>
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	689b      	ldr	r3, [r3, #8]
 8001e62:	2b05      	cmp	r3, #5
 8001e64:	d10c      	bne.n	8001e80 <HAL_RCC_OscConfig+0x340>
 8001e66:	4b61      	ldr	r3, [pc, #388]	; (8001fec <HAL_RCC_OscConfig+0x4ac>)
 8001e68:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e6a:	4a60      	ldr	r2, [pc, #384]	; (8001fec <HAL_RCC_OscConfig+0x4ac>)
 8001e6c:	f043 0304 	orr.w	r3, r3, #4
 8001e70:	6713      	str	r3, [r2, #112]	; 0x70
 8001e72:	4b5e      	ldr	r3, [pc, #376]	; (8001fec <HAL_RCC_OscConfig+0x4ac>)
 8001e74:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e76:	4a5d      	ldr	r2, [pc, #372]	; (8001fec <HAL_RCC_OscConfig+0x4ac>)
 8001e78:	f043 0301 	orr.w	r3, r3, #1
 8001e7c:	6713      	str	r3, [r2, #112]	; 0x70
 8001e7e:	e00b      	b.n	8001e98 <HAL_RCC_OscConfig+0x358>
 8001e80:	4b5a      	ldr	r3, [pc, #360]	; (8001fec <HAL_RCC_OscConfig+0x4ac>)
 8001e82:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e84:	4a59      	ldr	r2, [pc, #356]	; (8001fec <HAL_RCC_OscConfig+0x4ac>)
 8001e86:	f023 0301 	bic.w	r3, r3, #1
 8001e8a:	6713      	str	r3, [r2, #112]	; 0x70
 8001e8c:	4b57      	ldr	r3, [pc, #348]	; (8001fec <HAL_RCC_OscConfig+0x4ac>)
 8001e8e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e90:	4a56      	ldr	r2, [pc, #344]	; (8001fec <HAL_RCC_OscConfig+0x4ac>)
 8001e92:	f023 0304 	bic.w	r3, r3, #4
 8001e96:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	689b      	ldr	r3, [r3, #8]
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	d015      	beq.n	8001ecc <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001ea0:	f7ff f800 	bl	8000ea4 <HAL_GetTick>
 8001ea4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ea6:	e00a      	b.n	8001ebe <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001ea8:	f7fe fffc 	bl	8000ea4 <HAL_GetTick>
 8001eac:	4602      	mov	r2, r0
 8001eae:	693b      	ldr	r3, [r7, #16]
 8001eb0:	1ad3      	subs	r3, r2, r3
 8001eb2:	f241 3288 	movw	r2, #5000	; 0x1388
 8001eb6:	4293      	cmp	r3, r2
 8001eb8:	d901      	bls.n	8001ebe <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8001eba:	2303      	movs	r3, #3
 8001ebc:	e0d7      	b.n	800206e <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ebe:	4b4b      	ldr	r3, [pc, #300]	; (8001fec <HAL_RCC_OscConfig+0x4ac>)
 8001ec0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001ec2:	f003 0302 	and.w	r3, r3, #2
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d0ee      	beq.n	8001ea8 <HAL_RCC_OscConfig+0x368>
 8001eca:	e014      	b.n	8001ef6 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001ecc:	f7fe ffea 	bl	8000ea4 <HAL_GetTick>
 8001ed0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001ed2:	e00a      	b.n	8001eea <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001ed4:	f7fe ffe6 	bl	8000ea4 <HAL_GetTick>
 8001ed8:	4602      	mov	r2, r0
 8001eda:	693b      	ldr	r3, [r7, #16]
 8001edc:	1ad3      	subs	r3, r2, r3
 8001ede:	f241 3288 	movw	r2, #5000	; 0x1388
 8001ee2:	4293      	cmp	r3, r2
 8001ee4:	d901      	bls.n	8001eea <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8001ee6:	2303      	movs	r3, #3
 8001ee8:	e0c1      	b.n	800206e <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001eea:	4b40      	ldr	r3, [pc, #256]	; (8001fec <HAL_RCC_OscConfig+0x4ac>)
 8001eec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001eee:	f003 0302 	and.w	r3, r3, #2
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d1ee      	bne.n	8001ed4 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001ef6:	7dfb      	ldrb	r3, [r7, #23]
 8001ef8:	2b01      	cmp	r3, #1
 8001efa:	d105      	bne.n	8001f08 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001efc:	4b3b      	ldr	r3, [pc, #236]	; (8001fec <HAL_RCC_OscConfig+0x4ac>)
 8001efe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f00:	4a3a      	ldr	r2, [pc, #232]	; (8001fec <HAL_RCC_OscConfig+0x4ac>)
 8001f02:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001f06:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	699b      	ldr	r3, [r3, #24]
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	f000 80ad 	beq.w	800206c <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001f12:	4b36      	ldr	r3, [pc, #216]	; (8001fec <HAL_RCC_OscConfig+0x4ac>)
 8001f14:	689b      	ldr	r3, [r3, #8]
 8001f16:	f003 030c 	and.w	r3, r3, #12
 8001f1a:	2b08      	cmp	r3, #8
 8001f1c:	d060      	beq.n	8001fe0 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	699b      	ldr	r3, [r3, #24]
 8001f22:	2b02      	cmp	r3, #2
 8001f24:	d145      	bne.n	8001fb2 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f26:	4b33      	ldr	r3, [pc, #204]	; (8001ff4 <HAL_RCC_OscConfig+0x4b4>)
 8001f28:	2200      	movs	r2, #0
 8001f2a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f2c:	f7fe ffba 	bl	8000ea4 <HAL_GetTick>
 8001f30:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001f32:	e008      	b.n	8001f46 <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001f34:	f7fe ffb6 	bl	8000ea4 <HAL_GetTick>
 8001f38:	4602      	mov	r2, r0
 8001f3a:	693b      	ldr	r3, [r7, #16]
 8001f3c:	1ad3      	subs	r3, r2, r3
 8001f3e:	2b02      	cmp	r3, #2
 8001f40:	d901      	bls.n	8001f46 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8001f42:	2303      	movs	r3, #3
 8001f44:	e093      	b.n	800206e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001f46:	4b29      	ldr	r3, [pc, #164]	; (8001fec <HAL_RCC_OscConfig+0x4ac>)
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d1f0      	bne.n	8001f34 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	69da      	ldr	r2, [r3, #28]
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	6a1b      	ldr	r3, [r3, #32]
 8001f5a:	431a      	orrs	r2, r3
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f60:	019b      	lsls	r3, r3, #6
 8001f62:	431a      	orrs	r2, r3
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f68:	085b      	lsrs	r3, r3, #1
 8001f6a:	3b01      	subs	r3, #1
 8001f6c:	041b      	lsls	r3, r3, #16
 8001f6e:	431a      	orrs	r2, r3
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f74:	061b      	lsls	r3, r3, #24
 8001f76:	431a      	orrs	r2, r3
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f7c:	071b      	lsls	r3, r3, #28
 8001f7e:	491b      	ldr	r1, [pc, #108]	; (8001fec <HAL_RCC_OscConfig+0x4ac>)
 8001f80:	4313      	orrs	r3, r2
 8001f82:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001f84:	4b1b      	ldr	r3, [pc, #108]	; (8001ff4 <HAL_RCC_OscConfig+0x4b4>)
 8001f86:	2201      	movs	r2, #1
 8001f88:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f8a:	f7fe ff8b 	bl	8000ea4 <HAL_GetTick>
 8001f8e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001f90:	e008      	b.n	8001fa4 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001f92:	f7fe ff87 	bl	8000ea4 <HAL_GetTick>
 8001f96:	4602      	mov	r2, r0
 8001f98:	693b      	ldr	r3, [r7, #16]
 8001f9a:	1ad3      	subs	r3, r2, r3
 8001f9c:	2b02      	cmp	r3, #2
 8001f9e:	d901      	bls.n	8001fa4 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8001fa0:	2303      	movs	r3, #3
 8001fa2:	e064      	b.n	800206e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001fa4:	4b11      	ldr	r3, [pc, #68]	; (8001fec <HAL_RCC_OscConfig+0x4ac>)
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d0f0      	beq.n	8001f92 <HAL_RCC_OscConfig+0x452>
 8001fb0:	e05c      	b.n	800206c <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001fb2:	4b10      	ldr	r3, [pc, #64]	; (8001ff4 <HAL_RCC_OscConfig+0x4b4>)
 8001fb4:	2200      	movs	r2, #0
 8001fb6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001fb8:	f7fe ff74 	bl	8000ea4 <HAL_GetTick>
 8001fbc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001fbe:	e008      	b.n	8001fd2 <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001fc0:	f7fe ff70 	bl	8000ea4 <HAL_GetTick>
 8001fc4:	4602      	mov	r2, r0
 8001fc6:	693b      	ldr	r3, [r7, #16]
 8001fc8:	1ad3      	subs	r3, r2, r3
 8001fca:	2b02      	cmp	r3, #2
 8001fcc:	d901      	bls.n	8001fd2 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8001fce:	2303      	movs	r3, #3
 8001fd0:	e04d      	b.n	800206e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001fd2:	4b06      	ldr	r3, [pc, #24]	; (8001fec <HAL_RCC_OscConfig+0x4ac>)
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d1f0      	bne.n	8001fc0 <HAL_RCC_OscConfig+0x480>
 8001fde:	e045      	b.n	800206c <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	699b      	ldr	r3, [r3, #24]
 8001fe4:	2b01      	cmp	r3, #1
 8001fe6:	d107      	bne.n	8001ff8 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8001fe8:	2301      	movs	r3, #1
 8001fea:	e040      	b.n	800206e <HAL_RCC_OscConfig+0x52e>
 8001fec:	40023800 	.word	0x40023800
 8001ff0:	40007000 	.word	0x40007000
 8001ff4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001ff8:	4b1f      	ldr	r3, [pc, #124]	; (8002078 <HAL_RCC_OscConfig+0x538>)
 8001ffa:	685b      	ldr	r3, [r3, #4]
 8001ffc:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	699b      	ldr	r3, [r3, #24]
 8002002:	2b01      	cmp	r3, #1
 8002004:	d030      	beq.n	8002068 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002006:	68fb      	ldr	r3, [r7, #12]
 8002008:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002010:	429a      	cmp	r2, r3
 8002012:	d129      	bne.n	8002068 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002014:	68fb      	ldr	r3, [r7, #12]
 8002016:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800201e:	429a      	cmp	r2, r3
 8002020:	d122      	bne.n	8002068 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002022:	68fa      	ldr	r2, [r7, #12]
 8002024:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002028:	4013      	ands	r3, r2
 800202a:	687a      	ldr	r2, [r7, #4]
 800202c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800202e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002030:	4293      	cmp	r3, r2
 8002032:	d119      	bne.n	8002068 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800203e:	085b      	lsrs	r3, r3, #1
 8002040:	3b01      	subs	r3, #1
 8002042:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002044:	429a      	cmp	r2, r3
 8002046:	d10f      	bne.n	8002068 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002048:	68fb      	ldr	r3, [r7, #12]
 800204a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002052:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002054:	429a      	cmp	r2, r3
 8002056:	d107      	bne.n	8002068 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8002058:	68fb      	ldr	r3, [r7, #12]
 800205a:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002062:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002064:	429a      	cmp	r2, r3
 8002066:	d001      	beq.n	800206c <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8002068:	2301      	movs	r3, #1
 800206a:	e000      	b.n	800206e <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 800206c:	2300      	movs	r3, #0
}
 800206e:	4618      	mov	r0, r3
 8002070:	3718      	adds	r7, #24
 8002072:	46bd      	mov	sp, r7
 8002074:	bd80      	pop	{r7, pc}
 8002076:	bf00      	nop
 8002078:	40023800 	.word	0x40023800

0800207c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800207c:	b580      	push	{r7, lr}
 800207e:	b082      	sub	sp, #8
 8002080:	af00      	add	r7, sp, #0
 8002082:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	2b00      	cmp	r3, #0
 8002088:	d101      	bne.n	800208e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800208a:	2301      	movs	r3, #1
 800208c:	e03f      	b.n	800210e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002094:	b2db      	uxtb	r3, r3
 8002096:	2b00      	cmp	r3, #0
 8002098:	d106      	bne.n	80020a8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	2200      	movs	r2, #0
 800209e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80020a2:	6878      	ldr	r0, [r7, #4]
 80020a4:	f7fe fdd8 	bl	8000c58 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	2224      	movs	r2, #36	; 0x24
 80020ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	68da      	ldr	r2, [r3, #12]
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80020be:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80020c0:	6878      	ldr	r0, [r7, #4]
 80020c2:	f000 fe1d 	bl	8002d00 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	691a      	ldr	r2, [r3, #16]
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80020d4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	695a      	ldr	r2, [r3, #20]
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80020e4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	68da      	ldr	r2, [r3, #12]
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80020f4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	2200      	movs	r2, #0
 80020fa:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	2220      	movs	r2, #32
 8002100:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	2220      	movs	r2, #32
 8002108:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800210c:	2300      	movs	r3, #0
}
 800210e:	4618      	mov	r0, r3
 8002110:	3708      	adds	r7, #8
 8002112:	46bd      	mov	sp, r7
 8002114:	bd80      	pop	{r7, pc}

08002116 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002116:	b580      	push	{r7, lr}
 8002118:	b08a      	sub	sp, #40	; 0x28
 800211a:	af02      	add	r7, sp, #8
 800211c:	60f8      	str	r0, [r7, #12]
 800211e:	60b9      	str	r1, [r7, #8]
 8002120:	603b      	str	r3, [r7, #0]
 8002122:	4613      	mov	r3, r2
 8002124:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002126:	2300      	movs	r3, #0
 8002128:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800212a:	68fb      	ldr	r3, [r7, #12]
 800212c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002130:	b2db      	uxtb	r3, r3
 8002132:	2b20      	cmp	r3, #32
 8002134:	d17c      	bne.n	8002230 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002136:	68bb      	ldr	r3, [r7, #8]
 8002138:	2b00      	cmp	r3, #0
 800213a:	d002      	beq.n	8002142 <HAL_UART_Transmit+0x2c>
 800213c:	88fb      	ldrh	r3, [r7, #6]
 800213e:	2b00      	cmp	r3, #0
 8002140:	d101      	bne.n	8002146 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002142:	2301      	movs	r3, #1
 8002144:	e075      	b.n	8002232 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002146:	68fb      	ldr	r3, [r7, #12]
 8002148:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800214c:	2b01      	cmp	r3, #1
 800214e:	d101      	bne.n	8002154 <HAL_UART_Transmit+0x3e>
 8002150:	2302      	movs	r3, #2
 8002152:	e06e      	b.n	8002232 <HAL_UART_Transmit+0x11c>
 8002154:	68fb      	ldr	r3, [r7, #12]
 8002156:	2201      	movs	r2, #1
 8002158:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	2200      	movs	r2, #0
 8002160:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002162:	68fb      	ldr	r3, [r7, #12]
 8002164:	2221      	movs	r2, #33	; 0x21
 8002166:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800216a:	f7fe fe9b 	bl	8000ea4 <HAL_GetTick>
 800216e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002170:	68fb      	ldr	r3, [r7, #12]
 8002172:	88fa      	ldrh	r2, [r7, #6]
 8002174:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8002176:	68fb      	ldr	r3, [r7, #12]
 8002178:	88fa      	ldrh	r2, [r7, #6]
 800217a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800217c:	68fb      	ldr	r3, [r7, #12]
 800217e:	689b      	ldr	r3, [r3, #8]
 8002180:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002184:	d108      	bne.n	8002198 <HAL_UART_Transmit+0x82>
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	691b      	ldr	r3, [r3, #16]
 800218a:	2b00      	cmp	r3, #0
 800218c:	d104      	bne.n	8002198 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800218e:	2300      	movs	r3, #0
 8002190:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8002192:	68bb      	ldr	r3, [r7, #8]
 8002194:	61bb      	str	r3, [r7, #24]
 8002196:	e003      	b.n	80021a0 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8002198:	68bb      	ldr	r3, [r7, #8]
 800219a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800219c:	2300      	movs	r3, #0
 800219e:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	2200      	movs	r2, #0
 80021a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80021a8:	e02a      	b.n	8002200 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80021aa:	683b      	ldr	r3, [r7, #0]
 80021ac:	9300      	str	r3, [sp, #0]
 80021ae:	697b      	ldr	r3, [r7, #20]
 80021b0:	2200      	movs	r2, #0
 80021b2:	2180      	movs	r1, #128	; 0x80
 80021b4:	68f8      	ldr	r0, [r7, #12]
 80021b6:	f000 fb9b 	bl	80028f0 <UART_WaitOnFlagUntilTimeout>
 80021ba:	4603      	mov	r3, r0
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d001      	beq.n	80021c4 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80021c0:	2303      	movs	r3, #3
 80021c2:	e036      	b.n	8002232 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80021c4:	69fb      	ldr	r3, [r7, #28]
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d10b      	bne.n	80021e2 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80021ca:	69bb      	ldr	r3, [r7, #24]
 80021cc:	881b      	ldrh	r3, [r3, #0]
 80021ce:	461a      	mov	r2, r3
 80021d0:	68fb      	ldr	r3, [r7, #12]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80021d8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80021da:	69bb      	ldr	r3, [r7, #24]
 80021dc:	3302      	adds	r3, #2
 80021de:	61bb      	str	r3, [r7, #24]
 80021e0:	e007      	b.n	80021f2 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80021e2:	69fb      	ldr	r3, [r7, #28]
 80021e4:	781a      	ldrb	r2, [r3, #0]
 80021e6:	68fb      	ldr	r3, [r7, #12]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80021ec:	69fb      	ldr	r3, [r7, #28]
 80021ee:	3301      	adds	r3, #1
 80021f0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80021f2:	68fb      	ldr	r3, [r7, #12]
 80021f4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80021f6:	b29b      	uxth	r3, r3
 80021f8:	3b01      	subs	r3, #1
 80021fa:	b29a      	uxth	r2, r3
 80021fc:	68fb      	ldr	r3, [r7, #12]
 80021fe:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8002200:	68fb      	ldr	r3, [r7, #12]
 8002202:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002204:	b29b      	uxth	r3, r3
 8002206:	2b00      	cmp	r3, #0
 8002208:	d1cf      	bne.n	80021aa <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800220a:	683b      	ldr	r3, [r7, #0]
 800220c:	9300      	str	r3, [sp, #0]
 800220e:	697b      	ldr	r3, [r7, #20]
 8002210:	2200      	movs	r2, #0
 8002212:	2140      	movs	r1, #64	; 0x40
 8002214:	68f8      	ldr	r0, [r7, #12]
 8002216:	f000 fb6b 	bl	80028f0 <UART_WaitOnFlagUntilTimeout>
 800221a:	4603      	mov	r3, r0
 800221c:	2b00      	cmp	r3, #0
 800221e:	d001      	beq.n	8002224 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8002220:	2303      	movs	r3, #3
 8002222:	e006      	b.n	8002232 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002224:	68fb      	ldr	r3, [r7, #12]
 8002226:	2220      	movs	r2, #32
 8002228:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800222c:	2300      	movs	r3, #0
 800222e:	e000      	b.n	8002232 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8002230:	2302      	movs	r3, #2
  }
}
 8002232:	4618      	mov	r0, r3
 8002234:	3720      	adds	r7, #32
 8002236:	46bd      	mov	sp, r7
 8002238:	bd80      	pop	{r7, pc}

0800223a <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800223a:	b580      	push	{r7, lr}
 800223c:	b08a      	sub	sp, #40	; 0x28
 800223e:	af02      	add	r7, sp, #8
 8002240:	60f8      	str	r0, [r7, #12]
 8002242:	60b9      	str	r1, [r7, #8]
 8002244:	603b      	str	r3, [r7, #0]
 8002246:	4613      	mov	r3, r2
 8002248:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800224a:	2300      	movs	r3, #0
 800224c:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800224e:	68fb      	ldr	r3, [r7, #12]
 8002250:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002254:	b2db      	uxtb	r3, r3
 8002256:	2b20      	cmp	r3, #32
 8002258:	f040 808c 	bne.w	8002374 <HAL_UART_Receive+0x13a>
  {
    if ((pData == NULL) || (Size == 0U))
 800225c:	68bb      	ldr	r3, [r7, #8]
 800225e:	2b00      	cmp	r3, #0
 8002260:	d002      	beq.n	8002268 <HAL_UART_Receive+0x2e>
 8002262:	88fb      	ldrh	r3, [r7, #6]
 8002264:	2b00      	cmp	r3, #0
 8002266:	d101      	bne.n	800226c <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8002268:	2301      	movs	r3, #1
 800226a:	e084      	b.n	8002376 <HAL_UART_Receive+0x13c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800226c:	68fb      	ldr	r3, [r7, #12]
 800226e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002272:	2b01      	cmp	r3, #1
 8002274:	d101      	bne.n	800227a <HAL_UART_Receive+0x40>
 8002276:	2302      	movs	r3, #2
 8002278:	e07d      	b.n	8002376 <HAL_UART_Receive+0x13c>
 800227a:	68fb      	ldr	r3, [r7, #12]
 800227c:	2201      	movs	r2, #1
 800227e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002282:	68fb      	ldr	r3, [r7, #12]
 8002284:	2200      	movs	r2, #0
 8002286:	641a      	str	r2, [r3, #64]	; 0x40
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	2222      	movs	r2, #34	; 0x22
 800228c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	2200      	movs	r2, #0
 8002294:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002296:	f7fe fe05 	bl	8000ea4 <HAL_GetTick>
 800229a:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 800229c:	68fb      	ldr	r3, [r7, #12]
 800229e:	88fa      	ldrh	r2, [r7, #6]
 80022a0:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 80022a2:	68fb      	ldr	r3, [r7, #12]
 80022a4:	88fa      	ldrh	r2, [r7, #6]
 80022a6:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	689b      	ldr	r3, [r3, #8]
 80022ac:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80022b0:	d108      	bne.n	80022c4 <HAL_UART_Receive+0x8a>
 80022b2:	68fb      	ldr	r3, [r7, #12]
 80022b4:	691b      	ldr	r3, [r3, #16]
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d104      	bne.n	80022c4 <HAL_UART_Receive+0x8a>
    {
      pdata8bits  = NULL;
 80022ba:	2300      	movs	r3, #0
 80022bc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80022be:	68bb      	ldr	r3, [r7, #8]
 80022c0:	61bb      	str	r3, [r7, #24]
 80022c2:	e003      	b.n	80022cc <HAL_UART_Receive+0x92>
    }
    else
    {
      pdata8bits  = pData;
 80022c4:	68bb      	ldr	r3, [r7, #8]
 80022c6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80022c8:	2300      	movs	r3, #0
 80022ca:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80022cc:	68fb      	ldr	r3, [r7, #12]
 80022ce:	2200      	movs	r2, #0
 80022d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 80022d4:	e043      	b.n	800235e <HAL_UART_Receive+0x124>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80022d6:	683b      	ldr	r3, [r7, #0]
 80022d8:	9300      	str	r3, [sp, #0]
 80022da:	697b      	ldr	r3, [r7, #20]
 80022dc:	2200      	movs	r2, #0
 80022de:	2120      	movs	r1, #32
 80022e0:	68f8      	ldr	r0, [r7, #12]
 80022e2:	f000 fb05 	bl	80028f0 <UART_WaitOnFlagUntilTimeout>
 80022e6:	4603      	mov	r3, r0
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d001      	beq.n	80022f0 <HAL_UART_Receive+0xb6>
      {
        return HAL_TIMEOUT;
 80022ec:	2303      	movs	r3, #3
 80022ee:	e042      	b.n	8002376 <HAL_UART_Receive+0x13c>
      }
      if (pdata8bits == NULL)
 80022f0:	69fb      	ldr	r3, [r7, #28]
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d10c      	bne.n	8002310 <HAL_UART_Receive+0xd6>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 80022f6:	68fb      	ldr	r3, [r7, #12]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	685b      	ldr	r3, [r3, #4]
 80022fc:	b29b      	uxth	r3, r3
 80022fe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002302:	b29a      	uxth	r2, r3
 8002304:	69bb      	ldr	r3, [r7, #24]
 8002306:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8002308:	69bb      	ldr	r3, [r7, #24]
 800230a:	3302      	adds	r3, #2
 800230c:	61bb      	str	r3, [r7, #24]
 800230e:	e01f      	b.n	8002350 <HAL_UART_Receive+0x116>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	689b      	ldr	r3, [r3, #8]
 8002314:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002318:	d007      	beq.n	800232a <HAL_UART_Receive+0xf0>
 800231a:	68fb      	ldr	r3, [r7, #12]
 800231c:	689b      	ldr	r3, [r3, #8]
 800231e:	2b00      	cmp	r3, #0
 8002320:	d10a      	bne.n	8002338 <HAL_UART_Receive+0xfe>
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	691b      	ldr	r3, [r3, #16]
 8002326:	2b00      	cmp	r3, #0
 8002328:	d106      	bne.n	8002338 <HAL_UART_Receive+0xfe>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800232a:	68fb      	ldr	r3, [r7, #12]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	685b      	ldr	r3, [r3, #4]
 8002330:	b2da      	uxtb	r2, r3
 8002332:	69fb      	ldr	r3, [r7, #28]
 8002334:	701a      	strb	r2, [r3, #0]
 8002336:	e008      	b.n	800234a <HAL_UART_Receive+0x110>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	685b      	ldr	r3, [r3, #4]
 800233e:	b2db      	uxtb	r3, r3
 8002340:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002344:	b2da      	uxtb	r2, r3
 8002346:	69fb      	ldr	r3, [r7, #28]
 8002348:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 800234a:	69fb      	ldr	r3, [r7, #28]
 800234c:	3301      	adds	r3, #1
 800234e:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002354:	b29b      	uxth	r3, r3
 8002356:	3b01      	subs	r3, #1
 8002358:	b29a      	uxth	r2, r3
 800235a:	68fb      	ldr	r3, [r7, #12]
 800235c:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 800235e:	68fb      	ldr	r3, [r7, #12]
 8002360:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002362:	b29b      	uxth	r3, r3
 8002364:	2b00      	cmp	r3, #0
 8002366:	d1b6      	bne.n	80022d6 <HAL_UART_Receive+0x9c>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	2220      	movs	r2, #32
 800236c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    return HAL_OK;
 8002370:	2300      	movs	r3, #0
 8002372:	e000      	b.n	8002376 <HAL_UART_Receive+0x13c>
  }
  else
  {
    return HAL_BUSY;
 8002374:	2302      	movs	r3, #2
  }
}
 8002376:	4618      	mov	r0, r3
 8002378:	3720      	adds	r7, #32
 800237a:	46bd      	mov	sp, r7
 800237c:	bd80      	pop	{r7, pc}
	...

08002380 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002380:	b580      	push	{r7, lr}
 8002382:	b0ba      	sub	sp, #232	; 0xe8
 8002384:	af00      	add	r7, sp, #0
 8002386:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	68db      	ldr	r3, [r3, #12]
 8002398:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	695b      	ldr	r3, [r3, #20]
 80023a2:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 80023a6:	2300      	movs	r3, #0
 80023a8:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 80023ac:	2300      	movs	r3, #0
 80023ae:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80023b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80023b6:	f003 030f 	and.w	r3, r3, #15
 80023ba:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 80023be:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d10f      	bne.n	80023e6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80023c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80023ca:	f003 0320 	and.w	r3, r3, #32
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d009      	beq.n	80023e6 <HAL_UART_IRQHandler+0x66>
 80023d2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80023d6:	f003 0320 	and.w	r3, r3, #32
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d003      	beq.n	80023e6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80023de:	6878      	ldr	r0, [r7, #4]
 80023e0:	f000 fbd3 	bl	8002b8a <UART_Receive_IT>
      return;
 80023e4:	e256      	b.n	8002894 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80023e6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	f000 80de 	beq.w	80025ac <HAL_UART_IRQHandler+0x22c>
 80023f0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80023f4:	f003 0301 	and.w	r3, r3, #1
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d106      	bne.n	800240a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80023fc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002400:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8002404:	2b00      	cmp	r3, #0
 8002406:	f000 80d1 	beq.w	80025ac <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800240a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800240e:	f003 0301 	and.w	r3, r3, #1
 8002412:	2b00      	cmp	r3, #0
 8002414:	d00b      	beq.n	800242e <HAL_UART_IRQHandler+0xae>
 8002416:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800241a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800241e:	2b00      	cmp	r3, #0
 8002420:	d005      	beq.n	800242e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002426:	f043 0201 	orr.w	r2, r3, #1
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800242e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002432:	f003 0304 	and.w	r3, r3, #4
 8002436:	2b00      	cmp	r3, #0
 8002438:	d00b      	beq.n	8002452 <HAL_UART_IRQHandler+0xd2>
 800243a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800243e:	f003 0301 	and.w	r3, r3, #1
 8002442:	2b00      	cmp	r3, #0
 8002444:	d005      	beq.n	8002452 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800244a:	f043 0202 	orr.w	r2, r3, #2
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002452:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002456:	f003 0302 	and.w	r3, r3, #2
 800245a:	2b00      	cmp	r3, #0
 800245c:	d00b      	beq.n	8002476 <HAL_UART_IRQHandler+0xf6>
 800245e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002462:	f003 0301 	and.w	r3, r3, #1
 8002466:	2b00      	cmp	r3, #0
 8002468:	d005      	beq.n	8002476 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800246e:	f043 0204 	orr.w	r2, r3, #4
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8002476:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800247a:	f003 0308 	and.w	r3, r3, #8
 800247e:	2b00      	cmp	r3, #0
 8002480:	d011      	beq.n	80024a6 <HAL_UART_IRQHandler+0x126>
 8002482:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002486:	f003 0320 	and.w	r3, r3, #32
 800248a:	2b00      	cmp	r3, #0
 800248c:	d105      	bne.n	800249a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800248e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002492:	f003 0301 	and.w	r3, r3, #1
 8002496:	2b00      	cmp	r3, #0
 8002498:	d005      	beq.n	80024a6 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800249e:	f043 0208 	orr.w	r2, r3, #8
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	f000 81ed 	beq.w	800288a <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80024b0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80024b4:	f003 0320 	and.w	r3, r3, #32
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d008      	beq.n	80024ce <HAL_UART_IRQHandler+0x14e>
 80024bc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80024c0:	f003 0320 	and.w	r3, r3, #32
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d002      	beq.n	80024ce <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80024c8:	6878      	ldr	r0, [r7, #4]
 80024ca:	f000 fb5e 	bl	8002b8a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	695b      	ldr	r3, [r3, #20]
 80024d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80024d8:	2b40      	cmp	r3, #64	; 0x40
 80024da:	bf0c      	ite	eq
 80024dc:	2301      	moveq	r3, #1
 80024de:	2300      	movne	r3, #0
 80024e0:	b2db      	uxtb	r3, r3
 80024e2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024ea:	f003 0308 	and.w	r3, r3, #8
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d103      	bne.n	80024fa <HAL_UART_IRQHandler+0x17a>
 80024f2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d04f      	beq.n	800259a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80024fa:	6878      	ldr	r0, [r7, #4]
 80024fc:	f000 fa66 	bl	80029cc <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	695b      	ldr	r3, [r3, #20]
 8002506:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800250a:	2b40      	cmp	r3, #64	; 0x40
 800250c:	d141      	bne.n	8002592 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	3314      	adds	r3, #20
 8002514:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002518:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800251c:	e853 3f00 	ldrex	r3, [r3]
 8002520:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8002524:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002528:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800252c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	3314      	adds	r3, #20
 8002536:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800253a:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800253e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002542:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8002546:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800254a:	e841 2300 	strex	r3, r2, [r1]
 800254e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8002552:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8002556:	2b00      	cmp	r3, #0
 8002558:	d1d9      	bne.n	800250e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800255e:	2b00      	cmp	r3, #0
 8002560:	d013      	beq.n	800258a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002566:	4a7d      	ldr	r2, [pc, #500]	; (800275c <HAL_UART_IRQHandler+0x3dc>)
 8002568:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800256e:	4618      	mov	r0, r3
 8002570:	f7fe fe49 	bl	8001206 <HAL_DMA_Abort_IT>
 8002574:	4603      	mov	r3, r0
 8002576:	2b00      	cmp	r3, #0
 8002578:	d016      	beq.n	80025a8 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800257e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002580:	687a      	ldr	r2, [r7, #4]
 8002582:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002584:	4610      	mov	r0, r2
 8002586:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002588:	e00e      	b.n	80025a8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800258a:	6878      	ldr	r0, [r7, #4]
 800258c:	f000 f99a 	bl	80028c4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002590:	e00a      	b.n	80025a8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002592:	6878      	ldr	r0, [r7, #4]
 8002594:	f000 f996 	bl	80028c4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002598:	e006      	b.n	80025a8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800259a:	6878      	ldr	r0, [r7, #4]
 800259c:	f000 f992 	bl	80028c4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	2200      	movs	r2, #0
 80025a4:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 80025a6:	e170      	b.n	800288a <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80025a8:	bf00      	nop
    return;
 80025aa:	e16e      	b.n	800288a <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025b0:	2b01      	cmp	r3, #1
 80025b2:	f040 814a 	bne.w	800284a <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80025b6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80025ba:	f003 0310 	and.w	r3, r3, #16
 80025be:	2b00      	cmp	r3, #0
 80025c0:	f000 8143 	beq.w	800284a <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80025c4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80025c8:	f003 0310 	and.w	r3, r3, #16
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	f000 813c 	beq.w	800284a <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80025d2:	2300      	movs	r3, #0
 80025d4:	60bb      	str	r3, [r7, #8]
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	60bb      	str	r3, [r7, #8]
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	685b      	ldr	r3, [r3, #4]
 80025e4:	60bb      	str	r3, [r7, #8]
 80025e6:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	695b      	ldr	r3, [r3, #20]
 80025ee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80025f2:	2b40      	cmp	r3, #64	; 0x40
 80025f4:	f040 80b4 	bne.w	8002760 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	685b      	ldr	r3, [r3, #4]
 8002600:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8002604:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8002608:	2b00      	cmp	r3, #0
 800260a:	f000 8140 	beq.w	800288e <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8002612:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8002616:	429a      	cmp	r2, r3
 8002618:	f080 8139 	bcs.w	800288e <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8002622:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002628:	69db      	ldr	r3, [r3, #28]
 800262a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800262e:	f000 8088 	beq.w	8002742 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	330c      	adds	r3, #12
 8002638:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800263c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002640:	e853 3f00 	ldrex	r3, [r3]
 8002644:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8002648:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800264c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002650:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	330c      	adds	r3, #12
 800265a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800265e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8002662:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002666:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800266a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800266e:	e841 2300 	strex	r3, r2, [r1]
 8002672:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8002676:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800267a:	2b00      	cmp	r3, #0
 800267c:	d1d9      	bne.n	8002632 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	3314      	adds	r3, #20
 8002684:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002686:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002688:	e853 3f00 	ldrex	r3, [r3]
 800268c:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800268e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002690:	f023 0301 	bic.w	r3, r3, #1
 8002694:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	3314      	adds	r3, #20
 800269e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80026a2:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80026a6:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80026a8:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80026aa:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80026ae:	e841 2300 	strex	r3, r2, [r1]
 80026b2:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80026b4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d1e1      	bne.n	800267e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	3314      	adds	r3, #20
 80026c0:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80026c2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80026c4:	e853 3f00 	ldrex	r3, [r3]
 80026c8:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80026ca:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80026cc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80026d0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	3314      	adds	r3, #20
 80026da:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80026de:	66fa      	str	r2, [r7, #108]	; 0x6c
 80026e0:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80026e2:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80026e4:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80026e6:	e841 2300 	strex	r3, r2, [r1]
 80026ea:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80026ec:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d1e3      	bne.n	80026ba <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	2220      	movs	r2, #32
 80026f6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	2200      	movs	r2, #0
 80026fe:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	330c      	adds	r3, #12
 8002706:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002708:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800270a:	e853 3f00 	ldrex	r3, [r3]
 800270e:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8002710:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002712:	f023 0310 	bic.w	r3, r3, #16
 8002716:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	330c      	adds	r3, #12
 8002720:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8002724:	65ba      	str	r2, [r7, #88]	; 0x58
 8002726:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002728:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800272a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800272c:	e841 2300 	strex	r3, r2, [r1]
 8002730:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8002732:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002734:	2b00      	cmp	r3, #0
 8002736:	d1e3      	bne.n	8002700 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800273c:	4618      	mov	r0, r3
 800273e:	f7fe fcf2 	bl	8001126 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800274a:	b29b      	uxth	r3, r3
 800274c:	1ad3      	subs	r3, r2, r3
 800274e:	b29b      	uxth	r3, r3
 8002750:	4619      	mov	r1, r3
 8002752:	6878      	ldr	r0, [r7, #4]
 8002754:	f000 f8c0 	bl	80028d8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002758:	e099      	b.n	800288e <HAL_UART_IRQHandler+0x50e>
 800275a:	bf00      	nop
 800275c:	08002a93 	.word	0x08002a93
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002768:	b29b      	uxth	r3, r3
 800276a:	1ad3      	subs	r3, r2, r3
 800276c:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002774:	b29b      	uxth	r3, r3
 8002776:	2b00      	cmp	r3, #0
 8002778:	f000 808b 	beq.w	8002892 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 800277c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8002780:	2b00      	cmp	r3, #0
 8002782:	f000 8086 	beq.w	8002892 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	330c      	adds	r3, #12
 800278c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800278e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002790:	e853 3f00 	ldrex	r3, [r3]
 8002794:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8002796:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002798:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800279c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	330c      	adds	r3, #12
 80027a6:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 80027aa:	647a      	str	r2, [r7, #68]	; 0x44
 80027ac:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80027ae:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80027b0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80027b2:	e841 2300 	strex	r3, r2, [r1]
 80027b6:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80027b8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d1e3      	bne.n	8002786 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	3314      	adds	r3, #20
 80027c4:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80027c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027c8:	e853 3f00 	ldrex	r3, [r3]
 80027cc:	623b      	str	r3, [r7, #32]
   return(result);
 80027ce:	6a3b      	ldr	r3, [r7, #32]
 80027d0:	f023 0301 	bic.w	r3, r3, #1
 80027d4:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	3314      	adds	r3, #20
 80027de:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80027e2:	633a      	str	r2, [r7, #48]	; 0x30
 80027e4:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80027e6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80027e8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80027ea:	e841 2300 	strex	r3, r2, [r1]
 80027ee:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80027f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d1e3      	bne.n	80027be <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	2220      	movs	r2, #32
 80027fa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	2200      	movs	r2, #0
 8002802:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	330c      	adds	r3, #12
 800280a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800280c:	693b      	ldr	r3, [r7, #16]
 800280e:	e853 3f00 	ldrex	r3, [r3]
 8002812:	60fb      	str	r3, [r7, #12]
   return(result);
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	f023 0310 	bic.w	r3, r3, #16
 800281a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	330c      	adds	r3, #12
 8002824:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8002828:	61fa      	str	r2, [r7, #28]
 800282a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800282c:	69b9      	ldr	r1, [r7, #24]
 800282e:	69fa      	ldr	r2, [r7, #28]
 8002830:	e841 2300 	strex	r3, r2, [r1]
 8002834:	617b      	str	r3, [r7, #20]
   return(result);
 8002836:	697b      	ldr	r3, [r7, #20]
 8002838:	2b00      	cmp	r3, #0
 800283a:	d1e3      	bne.n	8002804 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800283c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8002840:	4619      	mov	r1, r3
 8002842:	6878      	ldr	r0, [r7, #4]
 8002844:	f000 f848 	bl	80028d8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002848:	e023      	b.n	8002892 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800284a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800284e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002852:	2b00      	cmp	r3, #0
 8002854:	d009      	beq.n	800286a <HAL_UART_IRQHandler+0x4ea>
 8002856:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800285a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800285e:	2b00      	cmp	r3, #0
 8002860:	d003      	beq.n	800286a <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8002862:	6878      	ldr	r0, [r7, #4]
 8002864:	f000 f929 	bl	8002aba <UART_Transmit_IT>
    return;
 8002868:	e014      	b.n	8002894 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800286a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800286e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002872:	2b00      	cmp	r3, #0
 8002874:	d00e      	beq.n	8002894 <HAL_UART_IRQHandler+0x514>
 8002876:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800287a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800287e:	2b00      	cmp	r3, #0
 8002880:	d008      	beq.n	8002894 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8002882:	6878      	ldr	r0, [r7, #4]
 8002884:	f000 f969 	bl	8002b5a <UART_EndTransmit_IT>
    return;
 8002888:	e004      	b.n	8002894 <HAL_UART_IRQHandler+0x514>
    return;
 800288a:	bf00      	nop
 800288c:	e002      	b.n	8002894 <HAL_UART_IRQHandler+0x514>
      return;
 800288e:	bf00      	nop
 8002890:	e000      	b.n	8002894 <HAL_UART_IRQHandler+0x514>
      return;
 8002892:	bf00      	nop
  }
}
 8002894:	37e8      	adds	r7, #232	; 0xe8
 8002896:	46bd      	mov	sp, r7
 8002898:	bd80      	pop	{r7, pc}
 800289a:	bf00      	nop

0800289c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800289c:	b480      	push	{r7}
 800289e:	b083      	sub	sp, #12
 80028a0:	af00      	add	r7, sp, #0
 80028a2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80028a4:	bf00      	nop
 80028a6:	370c      	adds	r7, #12
 80028a8:	46bd      	mov	sp, r7
 80028aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ae:	4770      	bx	lr

080028b0 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80028b0:	b480      	push	{r7}
 80028b2:	b083      	sub	sp, #12
 80028b4:	af00      	add	r7, sp, #0
 80028b6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80028b8:	bf00      	nop
 80028ba:	370c      	adds	r7, #12
 80028bc:	46bd      	mov	sp, r7
 80028be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c2:	4770      	bx	lr

080028c4 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80028c4:	b480      	push	{r7}
 80028c6:	b083      	sub	sp, #12
 80028c8:	af00      	add	r7, sp, #0
 80028ca:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80028cc:	bf00      	nop
 80028ce:	370c      	adds	r7, #12
 80028d0:	46bd      	mov	sp, r7
 80028d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d6:	4770      	bx	lr

080028d8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80028d8:	b480      	push	{r7}
 80028da:	b083      	sub	sp, #12
 80028dc:	af00      	add	r7, sp, #0
 80028de:	6078      	str	r0, [r7, #4]
 80028e0:	460b      	mov	r3, r1
 80028e2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80028e4:	bf00      	nop
 80028e6:	370c      	adds	r7, #12
 80028e8:	46bd      	mov	sp, r7
 80028ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ee:	4770      	bx	lr

080028f0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80028f0:	b580      	push	{r7, lr}
 80028f2:	b090      	sub	sp, #64	; 0x40
 80028f4:	af00      	add	r7, sp, #0
 80028f6:	60f8      	str	r0, [r7, #12]
 80028f8:	60b9      	str	r1, [r7, #8]
 80028fa:	603b      	str	r3, [r7, #0]
 80028fc:	4613      	mov	r3, r2
 80028fe:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002900:	e050      	b.n	80029a4 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002902:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002904:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002908:	d04c      	beq.n	80029a4 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800290a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800290c:	2b00      	cmp	r3, #0
 800290e:	d007      	beq.n	8002920 <UART_WaitOnFlagUntilTimeout+0x30>
 8002910:	f7fe fac8 	bl	8000ea4 <HAL_GetTick>
 8002914:	4602      	mov	r2, r0
 8002916:	683b      	ldr	r3, [r7, #0]
 8002918:	1ad3      	subs	r3, r2, r3
 800291a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800291c:	429a      	cmp	r2, r3
 800291e:	d241      	bcs.n	80029a4 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	330c      	adds	r3, #12
 8002926:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002928:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800292a:	e853 3f00 	ldrex	r3, [r3]
 800292e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8002930:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002932:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8002936:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	330c      	adds	r3, #12
 800293e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002940:	637a      	str	r2, [r7, #52]	; 0x34
 8002942:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002944:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002946:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002948:	e841 2300 	strex	r3, r2, [r1]
 800294c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800294e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002950:	2b00      	cmp	r3, #0
 8002952:	d1e5      	bne.n	8002920 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	3314      	adds	r3, #20
 800295a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800295c:	697b      	ldr	r3, [r7, #20]
 800295e:	e853 3f00 	ldrex	r3, [r3]
 8002962:	613b      	str	r3, [r7, #16]
   return(result);
 8002964:	693b      	ldr	r3, [r7, #16]
 8002966:	f023 0301 	bic.w	r3, r3, #1
 800296a:	63bb      	str	r3, [r7, #56]	; 0x38
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	3314      	adds	r3, #20
 8002972:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002974:	623a      	str	r2, [r7, #32]
 8002976:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002978:	69f9      	ldr	r1, [r7, #28]
 800297a:	6a3a      	ldr	r2, [r7, #32]
 800297c:	e841 2300 	strex	r3, r2, [r1]
 8002980:	61bb      	str	r3, [r7, #24]
   return(result);
 8002982:	69bb      	ldr	r3, [r7, #24]
 8002984:	2b00      	cmp	r3, #0
 8002986:	d1e5      	bne.n	8002954 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	2220      	movs	r2, #32
 800298c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	2220      	movs	r2, #32
 8002994:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	2200      	movs	r2, #0
 800299c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80029a0:	2303      	movs	r3, #3
 80029a2:	e00f      	b.n	80029c4 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	681a      	ldr	r2, [r3, #0]
 80029aa:	68bb      	ldr	r3, [r7, #8]
 80029ac:	4013      	ands	r3, r2
 80029ae:	68ba      	ldr	r2, [r7, #8]
 80029b0:	429a      	cmp	r2, r3
 80029b2:	bf0c      	ite	eq
 80029b4:	2301      	moveq	r3, #1
 80029b6:	2300      	movne	r3, #0
 80029b8:	b2db      	uxtb	r3, r3
 80029ba:	461a      	mov	r2, r3
 80029bc:	79fb      	ldrb	r3, [r7, #7]
 80029be:	429a      	cmp	r2, r3
 80029c0:	d09f      	beq.n	8002902 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80029c2:	2300      	movs	r3, #0
}
 80029c4:	4618      	mov	r0, r3
 80029c6:	3740      	adds	r7, #64	; 0x40
 80029c8:	46bd      	mov	sp, r7
 80029ca:	bd80      	pop	{r7, pc}

080029cc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80029cc:	b480      	push	{r7}
 80029ce:	b095      	sub	sp, #84	; 0x54
 80029d0:	af00      	add	r7, sp, #0
 80029d2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	330c      	adds	r3, #12
 80029da:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80029dc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80029de:	e853 3f00 	ldrex	r3, [r3]
 80029e2:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80029e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80029e6:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80029ea:	64fb      	str	r3, [r7, #76]	; 0x4c
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	330c      	adds	r3, #12
 80029f2:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80029f4:	643a      	str	r2, [r7, #64]	; 0x40
 80029f6:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80029f8:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80029fa:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80029fc:	e841 2300 	strex	r3, r2, [r1]
 8002a00:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8002a02:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d1e5      	bne.n	80029d4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	3314      	adds	r3, #20
 8002a0e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a10:	6a3b      	ldr	r3, [r7, #32]
 8002a12:	e853 3f00 	ldrex	r3, [r3]
 8002a16:	61fb      	str	r3, [r7, #28]
   return(result);
 8002a18:	69fb      	ldr	r3, [r7, #28]
 8002a1a:	f023 0301 	bic.w	r3, r3, #1
 8002a1e:	64bb      	str	r3, [r7, #72]	; 0x48
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	3314      	adds	r3, #20
 8002a26:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002a28:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002a2a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002a2c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002a2e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002a30:	e841 2300 	strex	r3, r2, [r1]
 8002a34:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8002a36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d1e5      	bne.n	8002a08 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a40:	2b01      	cmp	r3, #1
 8002a42:	d119      	bne.n	8002a78 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	330c      	adds	r3, #12
 8002a4a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	e853 3f00 	ldrex	r3, [r3]
 8002a52:	60bb      	str	r3, [r7, #8]
   return(result);
 8002a54:	68bb      	ldr	r3, [r7, #8]
 8002a56:	f023 0310 	bic.w	r3, r3, #16
 8002a5a:	647b      	str	r3, [r7, #68]	; 0x44
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	330c      	adds	r3, #12
 8002a62:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002a64:	61ba      	str	r2, [r7, #24]
 8002a66:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002a68:	6979      	ldr	r1, [r7, #20]
 8002a6a:	69ba      	ldr	r2, [r7, #24]
 8002a6c:	e841 2300 	strex	r3, r2, [r1]
 8002a70:	613b      	str	r3, [r7, #16]
   return(result);
 8002a72:	693b      	ldr	r3, [r7, #16]
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d1e5      	bne.n	8002a44 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	2220      	movs	r2, #32
 8002a7c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	2200      	movs	r2, #0
 8002a84:	631a      	str	r2, [r3, #48]	; 0x30
}
 8002a86:	bf00      	nop
 8002a88:	3754      	adds	r7, #84	; 0x54
 8002a8a:	46bd      	mov	sp, r7
 8002a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a90:	4770      	bx	lr

08002a92 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8002a92:	b580      	push	{r7, lr}
 8002a94:	b084      	sub	sp, #16
 8002a96:	af00      	add	r7, sp, #0
 8002a98:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a9e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	2200      	movs	r2, #0
 8002aa4:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	2200      	movs	r2, #0
 8002aaa:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8002aac:	68f8      	ldr	r0, [r7, #12]
 8002aae:	f7ff ff09 	bl	80028c4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002ab2:	bf00      	nop
 8002ab4:	3710      	adds	r7, #16
 8002ab6:	46bd      	mov	sp, r7
 8002ab8:	bd80      	pop	{r7, pc}

08002aba <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8002aba:	b480      	push	{r7}
 8002abc:	b085      	sub	sp, #20
 8002abe:	af00      	add	r7, sp, #0
 8002ac0:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002ac8:	b2db      	uxtb	r3, r3
 8002aca:	2b21      	cmp	r3, #33	; 0x21
 8002acc:	d13e      	bne.n	8002b4c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	689b      	ldr	r3, [r3, #8]
 8002ad2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002ad6:	d114      	bne.n	8002b02 <UART_Transmit_IT+0x48>
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	691b      	ldr	r3, [r3, #16]
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d110      	bne.n	8002b02 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	6a1b      	ldr	r3, [r3, #32]
 8002ae4:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	881b      	ldrh	r3, [r3, #0]
 8002aea:	461a      	mov	r2, r3
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002af4:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	6a1b      	ldr	r3, [r3, #32]
 8002afa:	1c9a      	adds	r2, r3, #2
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	621a      	str	r2, [r3, #32]
 8002b00:	e008      	b.n	8002b14 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	6a1b      	ldr	r3, [r3, #32]
 8002b06:	1c59      	adds	r1, r3, #1
 8002b08:	687a      	ldr	r2, [r7, #4]
 8002b0a:	6211      	str	r1, [r2, #32]
 8002b0c:	781a      	ldrb	r2, [r3, #0]
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002b18:	b29b      	uxth	r3, r3
 8002b1a:	3b01      	subs	r3, #1
 8002b1c:	b29b      	uxth	r3, r3
 8002b1e:	687a      	ldr	r2, [r7, #4]
 8002b20:	4619      	mov	r1, r3
 8002b22:	84d1      	strh	r1, [r2, #38]	; 0x26
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d10f      	bne.n	8002b48 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	68da      	ldr	r2, [r3, #12]
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002b36:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	68da      	ldr	r2, [r3, #12]
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002b46:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8002b48:	2300      	movs	r3, #0
 8002b4a:	e000      	b.n	8002b4e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8002b4c:	2302      	movs	r3, #2
  }
}
 8002b4e:	4618      	mov	r0, r3
 8002b50:	3714      	adds	r7, #20
 8002b52:	46bd      	mov	sp, r7
 8002b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b58:	4770      	bx	lr

08002b5a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8002b5a:	b580      	push	{r7, lr}
 8002b5c:	b082      	sub	sp, #8
 8002b5e:	af00      	add	r7, sp, #0
 8002b60:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	68da      	ldr	r2, [r3, #12]
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002b70:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	2220      	movs	r2, #32
 8002b76:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8002b7a:	6878      	ldr	r0, [r7, #4]
 8002b7c:	f7ff fe8e 	bl	800289c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8002b80:	2300      	movs	r3, #0
}
 8002b82:	4618      	mov	r0, r3
 8002b84:	3708      	adds	r7, #8
 8002b86:	46bd      	mov	sp, r7
 8002b88:	bd80      	pop	{r7, pc}

08002b8a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8002b8a:	b580      	push	{r7, lr}
 8002b8c:	b08c      	sub	sp, #48	; 0x30
 8002b8e:	af00      	add	r7, sp, #0
 8002b90:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002b98:	b2db      	uxtb	r3, r3
 8002b9a:	2b22      	cmp	r3, #34	; 0x22
 8002b9c:	f040 80ab 	bne.w	8002cf6 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	689b      	ldr	r3, [r3, #8]
 8002ba4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002ba8:	d117      	bne.n	8002bda <UART_Receive_IT+0x50>
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	691b      	ldr	r3, [r3, #16]
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d113      	bne.n	8002bda <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8002bb2:	2300      	movs	r3, #0
 8002bb4:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002bba:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	685b      	ldr	r3, [r3, #4]
 8002bc2:	b29b      	uxth	r3, r3
 8002bc4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002bc8:	b29a      	uxth	r2, r3
 8002bca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002bcc:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002bd2:	1c9a      	adds	r2, r3, #2
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	629a      	str	r2, [r3, #40]	; 0x28
 8002bd8:	e026      	b.n	8002c28 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002bde:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8002be0:	2300      	movs	r3, #0
 8002be2:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	689b      	ldr	r3, [r3, #8]
 8002be8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002bec:	d007      	beq.n	8002bfe <UART_Receive_IT+0x74>
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	689b      	ldr	r3, [r3, #8]
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d10a      	bne.n	8002c0c <UART_Receive_IT+0x82>
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	691b      	ldr	r3, [r3, #16]
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d106      	bne.n	8002c0c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	685b      	ldr	r3, [r3, #4]
 8002c04:	b2da      	uxtb	r2, r3
 8002c06:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c08:	701a      	strb	r2, [r3, #0]
 8002c0a:	e008      	b.n	8002c1e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	685b      	ldr	r3, [r3, #4]
 8002c12:	b2db      	uxtb	r3, r3
 8002c14:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002c18:	b2da      	uxtb	r2, r3
 8002c1a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c1c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c22:	1c5a      	adds	r2, r3, #1
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002c2c:	b29b      	uxth	r3, r3
 8002c2e:	3b01      	subs	r3, #1
 8002c30:	b29b      	uxth	r3, r3
 8002c32:	687a      	ldr	r2, [r7, #4]
 8002c34:	4619      	mov	r1, r3
 8002c36:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d15a      	bne.n	8002cf2 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	68da      	ldr	r2, [r3, #12]
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	f022 0220 	bic.w	r2, r2, #32
 8002c4a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	68da      	ldr	r2, [r3, #12]
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002c5a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	695a      	ldr	r2, [r3, #20]
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	f022 0201 	bic.w	r2, r2, #1
 8002c6a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	2220      	movs	r2, #32
 8002c70:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c78:	2b01      	cmp	r3, #1
 8002c7a:	d135      	bne.n	8002ce8 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	2200      	movs	r2, #0
 8002c80:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	330c      	adds	r3, #12
 8002c88:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c8a:	697b      	ldr	r3, [r7, #20]
 8002c8c:	e853 3f00 	ldrex	r3, [r3]
 8002c90:	613b      	str	r3, [r7, #16]
   return(result);
 8002c92:	693b      	ldr	r3, [r7, #16]
 8002c94:	f023 0310 	bic.w	r3, r3, #16
 8002c98:	627b      	str	r3, [r7, #36]	; 0x24
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	330c      	adds	r3, #12
 8002ca0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002ca2:	623a      	str	r2, [r7, #32]
 8002ca4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ca6:	69f9      	ldr	r1, [r7, #28]
 8002ca8:	6a3a      	ldr	r2, [r7, #32]
 8002caa:	e841 2300 	strex	r3, r2, [r1]
 8002cae:	61bb      	str	r3, [r7, #24]
   return(result);
 8002cb0:	69bb      	ldr	r3, [r7, #24]
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d1e5      	bne.n	8002c82 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	f003 0310 	and.w	r3, r3, #16
 8002cc0:	2b10      	cmp	r3, #16
 8002cc2:	d10a      	bne.n	8002cda <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002cc4:	2300      	movs	r3, #0
 8002cc6:	60fb      	str	r3, [r7, #12]
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	60fb      	str	r3, [r7, #12]
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	685b      	ldr	r3, [r3, #4]
 8002cd6:	60fb      	str	r3, [r7, #12]
 8002cd8:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8002cde:	4619      	mov	r1, r3
 8002ce0:	6878      	ldr	r0, [r7, #4]
 8002ce2:	f7ff fdf9 	bl	80028d8 <HAL_UARTEx_RxEventCallback>
 8002ce6:	e002      	b.n	8002cee <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8002ce8:	6878      	ldr	r0, [r7, #4]
 8002cea:	f7ff fde1 	bl	80028b0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8002cee:	2300      	movs	r3, #0
 8002cf0:	e002      	b.n	8002cf8 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8002cf2:	2300      	movs	r3, #0
 8002cf4:	e000      	b.n	8002cf8 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8002cf6:	2302      	movs	r3, #2
  }
}
 8002cf8:	4618      	mov	r0, r3
 8002cfa:	3730      	adds	r7, #48	; 0x30
 8002cfc:	46bd      	mov	sp, r7
 8002cfe:	bd80      	pop	{r7, pc}

08002d00 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002d00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002d04:	b09f      	sub	sp, #124	; 0x7c
 8002d06:	af00      	add	r7, sp, #0
 8002d08:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002d0a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	691b      	ldr	r3, [r3, #16]
 8002d10:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8002d14:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002d16:	68d9      	ldr	r1, [r3, #12]
 8002d18:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002d1a:	681a      	ldr	r2, [r3, #0]
 8002d1c:	ea40 0301 	orr.w	r3, r0, r1
 8002d20:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002d22:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002d24:	689a      	ldr	r2, [r3, #8]
 8002d26:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002d28:	691b      	ldr	r3, [r3, #16]
 8002d2a:	431a      	orrs	r2, r3
 8002d2c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002d2e:	695b      	ldr	r3, [r3, #20]
 8002d30:	431a      	orrs	r2, r3
 8002d32:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002d34:	69db      	ldr	r3, [r3, #28]
 8002d36:	4313      	orrs	r3, r2
 8002d38:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 8002d3a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	68db      	ldr	r3, [r3, #12]
 8002d40:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8002d44:	f021 010c 	bic.w	r1, r1, #12
 8002d48:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002d4a:	681a      	ldr	r2, [r3, #0]
 8002d4c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002d4e:	430b      	orrs	r3, r1
 8002d50:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002d52:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	695b      	ldr	r3, [r3, #20]
 8002d58:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8002d5c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002d5e:	6999      	ldr	r1, [r3, #24]
 8002d60:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002d62:	681a      	ldr	r2, [r3, #0]
 8002d64:	ea40 0301 	orr.w	r3, r0, r1
 8002d68:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002d6a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002d6c:	681a      	ldr	r2, [r3, #0]
 8002d6e:	4bc5      	ldr	r3, [pc, #788]	; (8003084 <UART_SetConfig+0x384>)
 8002d70:	429a      	cmp	r2, r3
 8002d72:	d004      	beq.n	8002d7e <UART_SetConfig+0x7e>
 8002d74:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002d76:	681a      	ldr	r2, [r3, #0]
 8002d78:	4bc3      	ldr	r3, [pc, #780]	; (8003088 <UART_SetConfig+0x388>)
 8002d7a:	429a      	cmp	r2, r3
 8002d7c:	d103      	bne.n	8002d86 <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002d7e:	f7fe fd19 	bl	80017b4 <HAL_RCC_GetPCLK2Freq>
 8002d82:	6778      	str	r0, [r7, #116]	; 0x74
 8002d84:	e002      	b.n	8002d8c <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002d86:	f7fe fd01 	bl	800178c <HAL_RCC_GetPCLK1Freq>
 8002d8a:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002d8c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002d8e:	69db      	ldr	r3, [r3, #28]
 8002d90:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002d94:	f040 80b6 	bne.w	8002f04 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002d98:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002d9a:	461c      	mov	r4, r3
 8002d9c:	f04f 0500 	mov.w	r5, #0
 8002da0:	4622      	mov	r2, r4
 8002da2:	462b      	mov	r3, r5
 8002da4:	1891      	adds	r1, r2, r2
 8002da6:	6439      	str	r1, [r7, #64]	; 0x40
 8002da8:	415b      	adcs	r3, r3
 8002daa:	647b      	str	r3, [r7, #68]	; 0x44
 8002dac:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8002db0:	1912      	adds	r2, r2, r4
 8002db2:	eb45 0303 	adc.w	r3, r5, r3
 8002db6:	f04f 0000 	mov.w	r0, #0
 8002dba:	f04f 0100 	mov.w	r1, #0
 8002dbe:	00d9      	lsls	r1, r3, #3
 8002dc0:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002dc4:	00d0      	lsls	r0, r2, #3
 8002dc6:	4602      	mov	r2, r0
 8002dc8:	460b      	mov	r3, r1
 8002dca:	1911      	adds	r1, r2, r4
 8002dcc:	6639      	str	r1, [r7, #96]	; 0x60
 8002dce:	416b      	adcs	r3, r5
 8002dd0:	667b      	str	r3, [r7, #100]	; 0x64
 8002dd2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002dd4:	685b      	ldr	r3, [r3, #4]
 8002dd6:	461a      	mov	r2, r3
 8002dd8:	f04f 0300 	mov.w	r3, #0
 8002ddc:	1891      	adds	r1, r2, r2
 8002dde:	63b9      	str	r1, [r7, #56]	; 0x38
 8002de0:	415b      	adcs	r3, r3
 8002de2:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002de4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8002de8:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8002dec:	f7fd fc26 	bl	800063c <__aeabi_uldivmod>
 8002df0:	4602      	mov	r2, r0
 8002df2:	460b      	mov	r3, r1
 8002df4:	4ba5      	ldr	r3, [pc, #660]	; (800308c <UART_SetConfig+0x38c>)
 8002df6:	fba3 2302 	umull	r2, r3, r3, r2
 8002dfa:	095b      	lsrs	r3, r3, #5
 8002dfc:	011e      	lsls	r6, r3, #4
 8002dfe:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002e00:	461c      	mov	r4, r3
 8002e02:	f04f 0500 	mov.w	r5, #0
 8002e06:	4622      	mov	r2, r4
 8002e08:	462b      	mov	r3, r5
 8002e0a:	1891      	adds	r1, r2, r2
 8002e0c:	6339      	str	r1, [r7, #48]	; 0x30
 8002e0e:	415b      	adcs	r3, r3
 8002e10:	637b      	str	r3, [r7, #52]	; 0x34
 8002e12:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8002e16:	1912      	adds	r2, r2, r4
 8002e18:	eb45 0303 	adc.w	r3, r5, r3
 8002e1c:	f04f 0000 	mov.w	r0, #0
 8002e20:	f04f 0100 	mov.w	r1, #0
 8002e24:	00d9      	lsls	r1, r3, #3
 8002e26:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002e2a:	00d0      	lsls	r0, r2, #3
 8002e2c:	4602      	mov	r2, r0
 8002e2e:	460b      	mov	r3, r1
 8002e30:	1911      	adds	r1, r2, r4
 8002e32:	65b9      	str	r1, [r7, #88]	; 0x58
 8002e34:	416b      	adcs	r3, r5
 8002e36:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002e38:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002e3a:	685b      	ldr	r3, [r3, #4]
 8002e3c:	461a      	mov	r2, r3
 8002e3e:	f04f 0300 	mov.w	r3, #0
 8002e42:	1891      	adds	r1, r2, r2
 8002e44:	62b9      	str	r1, [r7, #40]	; 0x28
 8002e46:	415b      	adcs	r3, r3
 8002e48:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002e4a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002e4e:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8002e52:	f7fd fbf3 	bl	800063c <__aeabi_uldivmod>
 8002e56:	4602      	mov	r2, r0
 8002e58:	460b      	mov	r3, r1
 8002e5a:	4b8c      	ldr	r3, [pc, #560]	; (800308c <UART_SetConfig+0x38c>)
 8002e5c:	fba3 1302 	umull	r1, r3, r3, r2
 8002e60:	095b      	lsrs	r3, r3, #5
 8002e62:	2164      	movs	r1, #100	; 0x64
 8002e64:	fb01 f303 	mul.w	r3, r1, r3
 8002e68:	1ad3      	subs	r3, r2, r3
 8002e6a:	00db      	lsls	r3, r3, #3
 8002e6c:	3332      	adds	r3, #50	; 0x32
 8002e6e:	4a87      	ldr	r2, [pc, #540]	; (800308c <UART_SetConfig+0x38c>)
 8002e70:	fba2 2303 	umull	r2, r3, r2, r3
 8002e74:	095b      	lsrs	r3, r3, #5
 8002e76:	005b      	lsls	r3, r3, #1
 8002e78:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002e7c:	441e      	add	r6, r3
 8002e7e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002e80:	4618      	mov	r0, r3
 8002e82:	f04f 0100 	mov.w	r1, #0
 8002e86:	4602      	mov	r2, r0
 8002e88:	460b      	mov	r3, r1
 8002e8a:	1894      	adds	r4, r2, r2
 8002e8c:	623c      	str	r4, [r7, #32]
 8002e8e:	415b      	adcs	r3, r3
 8002e90:	627b      	str	r3, [r7, #36]	; 0x24
 8002e92:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002e96:	1812      	adds	r2, r2, r0
 8002e98:	eb41 0303 	adc.w	r3, r1, r3
 8002e9c:	f04f 0400 	mov.w	r4, #0
 8002ea0:	f04f 0500 	mov.w	r5, #0
 8002ea4:	00dd      	lsls	r5, r3, #3
 8002ea6:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8002eaa:	00d4      	lsls	r4, r2, #3
 8002eac:	4622      	mov	r2, r4
 8002eae:	462b      	mov	r3, r5
 8002eb0:	1814      	adds	r4, r2, r0
 8002eb2:	653c      	str	r4, [r7, #80]	; 0x50
 8002eb4:	414b      	adcs	r3, r1
 8002eb6:	657b      	str	r3, [r7, #84]	; 0x54
 8002eb8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002eba:	685b      	ldr	r3, [r3, #4]
 8002ebc:	461a      	mov	r2, r3
 8002ebe:	f04f 0300 	mov.w	r3, #0
 8002ec2:	1891      	adds	r1, r2, r2
 8002ec4:	61b9      	str	r1, [r7, #24]
 8002ec6:	415b      	adcs	r3, r3
 8002ec8:	61fb      	str	r3, [r7, #28]
 8002eca:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002ece:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8002ed2:	f7fd fbb3 	bl	800063c <__aeabi_uldivmod>
 8002ed6:	4602      	mov	r2, r0
 8002ed8:	460b      	mov	r3, r1
 8002eda:	4b6c      	ldr	r3, [pc, #432]	; (800308c <UART_SetConfig+0x38c>)
 8002edc:	fba3 1302 	umull	r1, r3, r3, r2
 8002ee0:	095b      	lsrs	r3, r3, #5
 8002ee2:	2164      	movs	r1, #100	; 0x64
 8002ee4:	fb01 f303 	mul.w	r3, r1, r3
 8002ee8:	1ad3      	subs	r3, r2, r3
 8002eea:	00db      	lsls	r3, r3, #3
 8002eec:	3332      	adds	r3, #50	; 0x32
 8002eee:	4a67      	ldr	r2, [pc, #412]	; (800308c <UART_SetConfig+0x38c>)
 8002ef0:	fba2 2303 	umull	r2, r3, r2, r3
 8002ef4:	095b      	lsrs	r3, r3, #5
 8002ef6:	f003 0207 	and.w	r2, r3, #7
 8002efa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	4432      	add	r2, r6
 8002f00:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8002f02:	e0b9      	b.n	8003078 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002f04:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002f06:	461c      	mov	r4, r3
 8002f08:	f04f 0500 	mov.w	r5, #0
 8002f0c:	4622      	mov	r2, r4
 8002f0e:	462b      	mov	r3, r5
 8002f10:	1891      	adds	r1, r2, r2
 8002f12:	6139      	str	r1, [r7, #16]
 8002f14:	415b      	adcs	r3, r3
 8002f16:	617b      	str	r3, [r7, #20]
 8002f18:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8002f1c:	1912      	adds	r2, r2, r4
 8002f1e:	eb45 0303 	adc.w	r3, r5, r3
 8002f22:	f04f 0000 	mov.w	r0, #0
 8002f26:	f04f 0100 	mov.w	r1, #0
 8002f2a:	00d9      	lsls	r1, r3, #3
 8002f2c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002f30:	00d0      	lsls	r0, r2, #3
 8002f32:	4602      	mov	r2, r0
 8002f34:	460b      	mov	r3, r1
 8002f36:	eb12 0804 	adds.w	r8, r2, r4
 8002f3a:	eb43 0905 	adc.w	r9, r3, r5
 8002f3e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002f40:	685b      	ldr	r3, [r3, #4]
 8002f42:	4618      	mov	r0, r3
 8002f44:	f04f 0100 	mov.w	r1, #0
 8002f48:	f04f 0200 	mov.w	r2, #0
 8002f4c:	f04f 0300 	mov.w	r3, #0
 8002f50:	008b      	lsls	r3, r1, #2
 8002f52:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8002f56:	0082      	lsls	r2, r0, #2
 8002f58:	4640      	mov	r0, r8
 8002f5a:	4649      	mov	r1, r9
 8002f5c:	f7fd fb6e 	bl	800063c <__aeabi_uldivmod>
 8002f60:	4602      	mov	r2, r0
 8002f62:	460b      	mov	r3, r1
 8002f64:	4b49      	ldr	r3, [pc, #292]	; (800308c <UART_SetConfig+0x38c>)
 8002f66:	fba3 2302 	umull	r2, r3, r3, r2
 8002f6a:	095b      	lsrs	r3, r3, #5
 8002f6c:	011e      	lsls	r6, r3, #4
 8002f6e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002f70:	4618      	mov	r0, r3
 8002f72:	f04f 0100 	mov.w	r1, #0
 8002f76:	4602      	mov	r2, r0
 8002f78:	460b      	mov	r3, r1
 8002f7a:	1894      	adds	r4, r2, r2
 8002f7c:	60bc      	str	r4, [r7, #8]
 8002f7e:	415b      	adcs	r3, r3
 8002f80:	60fb      	str	r3, [r7, #12]
 8002f82:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002f86:	1812      	adds	r2, r2, r0
 8002f88:	eb41 0303 	adc.w	r3, r1, r3
 8002f8c:	f04f 0400 	mov.w	r4, #0
 8002f90:	f04f 0500 	mov.w	r5, #0
 8002f94:	00dd      	lsls	r5, r3, #3
 8002f96:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8002f9a:	00d4      	lsls	r4, r2, #3
 8002f9c:	4622      	mov	r2, r4
 8002f9e:	462b      	mov	r3, r5
 8002fa0:	1814      	adds	r4, r2, r0
 8002fa2:	64bc      	str	r4, [r7, #72]	; 0x48
 8002fa4:	414b      	adcs	r3, r1
 8002fa6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002fa8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002faa:	685b      	ldr	r3, [r3, #4]
 8002fac:	4618      	mov	r0, r3
 8002fae:	f04f 0100 	mov.w	r1, #0
 8002fb2:	f04f 0200 	mov.w	r2, #0
 8002fb6:	f04f 0300 	mov.w	r3, #0
 8002fba:	008b      	lsls	r3, r1, #2
 8002fbc:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8002fc0:	0082      	lsls	r2, r0, #2
 8002fc2:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8002fc6:	f7fd fb39 	bl	800063c <__aeabi_uldivmod>
 8002fca:	4602      	mov	r2, r0
 8002fcc:	460b      	mov	r3, r1
 8002fce:	4b2f      	ldr	r3, [pc, #188]	; (800308c <UART_SetConfig+0x38c>)
 8002fd0:	fba3 1302 	umull	r1, r3, r3, r2
 8002fd4:	095b      	lsrs	r3, r3, #5
 8002fd6:	2164      	movs	r1, #100	; 0x64
 8002fd8:	fb01 f303 	mul.w	r3, r1, r3
 8002fdc:	1ad3      	subs	r3, r2, r3
 8002fde:	011b      	lsls	r3, r3, #4
 8002fe0:	3332      	adds	r3, #50	; 0x32
 8002fe2:	4a2a      	ldr	r2, [pc, #168]	; (800308c <UART_SetConfig+0x38c>)
 8002fe4:	fba2 2303 	umull	r2, r3, r2, r3
 8002fe8:	095b      	lsrs	r3, r3, #5
 8002fea:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002fee:	441e      	add	r6, r3
 8002ff0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002ff2:	4618      	mov	r0, r3
 8002ff4:	f04f 0100 	mov.w	r1, #0
 8002ff8:	4602      	mov	r2, r0
 8002ffa:	460b      	mov	r3, r1
 8002ffc:	1894      	adds	r4, r2, r2
 8002ffe:	603c      	str	r4, [r7, #0]
 8003000:	415b      	adcs	r3, r3
 8003002:	607b      	str	r3, [r7, #4]
 8003004:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003008:	1812      	adds	r2, r2, r0
 800300a:	eb41 0303 	adc.w	r3, r1, r3
 800300e:	f04f 0400 	mov.w	r4, #0
 8003012:	f04f 0500 	mov.w	r5, #0
 8003016:	00dd      	lsls	r5, r3, #3
 8003018:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800301c:	00d4      	lsls	r4, r2, #3
 800301e:	4622      	mov	r2, r4
 8003020:	462b      	mov	r3, r5
 8003022:	eb12 0a00 	adds.w	sl, r2, r0
 8003026:	eb43 0b01 	adc.w	fp, r3, r1
 800302a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800302c:	685b      	ldr	r3, [r3, #4]
 800302e:	4618      	mov	r0, r3
 8003030:	f04f 0100 	mov.w	r1, #0
 8003034:	f04f 0200 	mov.w	r2, #0
 8003038:	f04f 0300 	mov.w	r3, #0
 800303c:	008b      	lsls	r3, r1, #2
 800303e:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8003042:	0082      	lsls	r2, r0, #2
 8003044:	4650      	mov	r0, sl
 8003046:	4659      	mov	r1, fp
 8003048:	f7fd faf8 	bl	800063c <__aeabi_uldivmod>
 800304c:	4602      	mov	r2, r0
 800304e:	460b      	mov	r3, r1
 8003050:	4b0e      	ldr	r3, [pc, #56]	; (800308c <UART_SetConfig+0x38c>)
 8003052:	fba3 1302 	umull	r1, r3, r3, r2
 8003056:	095b      	lsrs	r3, r3, #5
 8003058:	2164      	movs	r1, #100	; 0x64
 800305a:	fb01 f303 	mul.w	r3, r1, r3
 800305e:	1ad3      	subs	r3, r2, r3
 8003060:	011b      	lsls	r3, r3, #4
 8003062:	3332      	adds	r3, #50	; 0x32
 8003064:	4a09      	ldr	r2, [pc, #36]	; (800308c <UART_SetConfig+0x38c>)
 8003066:	fba2 2303 	umull	r2, r3, r2, r3
 800306a:	095b      	lsrs	r3, r3, #5
 800306c:	f003 020f 	and.w	r2, r3, #15
 8003070:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	4432      	add	r2, r6
 8003076:	609a      	str	r2, [r3, #8]
}
 8003078:	bf00      	nop
 800307a:	377c      	adds	r7, #124	; 0x7c
 800307c:	46bd      	mov	sp, r7
 800307e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003082:	bf00      	nop
 8003084:	40011000 	.word	0x40011000
 8003088:	40011400 	.word	0x40011400
 800308c:	51eb851f 	.word	0x51eb851f

08003090 <_init>:
 8003090:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003092:	bf00      	nop
 8003094:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003096:	bc08      	pop	{r3}
 8003098:	469e      	mov	lr, r3
 800309a:	4770      	bx	lr

0800309c <_fini>:
 800309c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800309e:	bf00      	nop
 80030a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80030a2:	bc08      	pop	{r3}
 80030a4:	469e      	mov	lr, r3
 80030a6:	4770      	bx	lr
