processSpaceRandom8kB

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000064                       # Number of seconds simulated
sim_ticks                                    64229000                       # Number of ticks simulated
final_tick                                   64229000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 531928                       # Simulator instruction rate (inst/s)
host_op_rate                                   531692                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             2847913803                       # Simulator tick rate (ticks/s)
host_mem_usage                                6716572                       # Number of bytes of host memory used
host_seconds                                     0.02                       # Real time elapsed on the host
sim_insts                                       11987                       # Number of instructions simulated
sim_ops                                         11987                       # Number of ops (including micro ops) simulated



system.cache.pwrStateResidencyTicks::UNDEFINED     64229000                       # Cumulative time (in ticks) in various power states
system.cache.hits                               15979                       # Number of hits
system.cache.misses                               760                       # Number of misses
system.cache.missLatency::samples                 760                       # Ticks for misses to the cache
system.cache.missLatency::mean           62486.842105                       # Ticks for misses to the cache
system.cache.missLatency::gmean          56666.886786                       # Ticks for misses to the cache
system.cache.missLatency::stdev          34895.361528                       # Ticks for misses to the cache
system.cache.missLatency::0-32767                  74      9.74%      9.74% # Ticks for misses to the cache
system.cache.missLatency::32768-65535             511     67.24%     76.97% # Ticks for misses to the cache
system.cache.missLatency::65536-98303             132     17.37%     94.34% # Ticks for misses to the cache
system.cache.missLatency::98304-131071             15      1.97%     96.32% # Ticks for misses to the cache
system.cache.missLatency::131072-163839            14      1.84%     98.16% # Ticks for misses to the cache
system.cache.missLatency::163840-196607             5      0.66%     98.82% # Ticks for misses to the cache
system.cache.missLatency::196608-229375             1      0.13%     98.95% # Ticks for misses to the cache
system.cache.missLatency::229376-262143             0      0.00%     98.95% # Ticks for misses to the cache
system.cache.missLatency::262144-294911             3      0.39%     99.34% # Ticks for misses to the cache
system.cache.missLatency::294912-327679             4      0.53%     99.87% # Ticks for misses to the cache
system.cache.missLatency::327680-360447             1      0.13%    100.00% # Ticks for misses to the cache
system.cache.missLatency::360448-393215             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::393216-425983             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::425984-458751             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::458752-491519             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::491520-524287             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::total                   760                       # Ticks for misses to the cache
system.cache.hitRatio                        0.954597                       # The ratio of hits to the total accesses to the cache
system.membus.pkt_count_system.cache.mem_side::system.mem_ctrl.port         2152                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cache.mem_side::system.mem_ctrl.port        89088                       # Cumulative packet size per connected master and slave (bytes)
