ARM GAS  /tmp/cc9hWBGK.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 4
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"gd32f4xx_rtc.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c"
  18              		.section	.text.rtc_init_mode_enter,"ax",%progbits
  19              		.align	1
  20              		.global	rtc_init_mode_enter
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	rtc_init_mode_enter:
  26              	.LFB118:
   1:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** /*!
   2:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \file    gd32f4xx_rtc.c
   3:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \brief   RTC driver
   4:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
   5:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \version 2016-08-15, V1.0.0, firmware for GD32F4xx
   6:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \version 2018-12-12, V2.0.0, firmware for GD32F4xx
   7:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \version 2020-09-30, V2.1.0, firmware for GD32F4xx
   8:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \version 2022-03-09, V3.0.0, firmware for GD32F4xx
   9:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** */
  10:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
  11:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** /*
  12:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     Copyright (c) 2022, GigaDevice Semiconductor Inc.
  13:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
  14:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     Redistribution and use in source and binary forms, with or without modification,
  15:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** are permitted provided that the following conditions are met:
  16:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
  17:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     1. Redistributions of source code must retain the above copyright notice, this
  18:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****        list of conditions and the following disclaimer.
  19:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     2. Redistributions in binary form must reproduce the above copyright notice,
  20:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****        this list of conditions and the following disclaimer in the documentation
  21:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****        and/or other materials provided with the distribution.
  22:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     3. Neither the name of the copyright holder nor the names of its contributors
  23:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****        may be used to endorse or promote products derived from this software without
  24:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****        specific prior written permission.
  25:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
  26:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  27:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
  28:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
  29:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
  30:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
  31:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
  32:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
ARM GAS  /tmp/cc9hWBGK.s 			page 2


  33:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  34:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY
  35:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** OF SUCH DAMAGE.
  36:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** */
  37:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
  38:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
  39:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** #include "gd32f4xx_rtc.h"
  40:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
  41:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** /* RTC timeout value */
  42:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** #define RTC_WTWF_TIMEOUT                   ((uint32_t)0x00004000U)                    /*!< wakeup t
  43:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** #define RTC_INITM_TIMEOUT                  ((uint32_t)0x00004000U)                    /*!< initiali
  44:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** #define RTC_RSYNF_TIMEOUT                  ((uint32_t)0x00008000U)                    /*!< register
  45:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** #define RTC_HRFC_TIMEOUT                   ((uint32_t)0x20000000U)                    /*!< recalibr
  46:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** #define RTC_SHIFTCTL_TIMEOUT               ((uint32_t)0x00001000U)                    /*!< shift fu
  47:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** #define RTC_ALRMXWF_TIMEOUT                ((uint32_t)0x00008000U)                    /*!< alarm co
  48:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
  49:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** /*!
  50:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \brief    reset most of the RTC registers
  51:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[in]  none
  52:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[out] none
  53:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \retval     ErrStatus: ERROR or SUCCESS
  54:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** */
  55:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** ErrStatus rtc_deinit(void)
  56:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** {
  57:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     ErrStatus error_status = ERROR;
  58:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     volatile uint32_t time_index = RTC_WTWF_TIMEOUT;
  59:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     uint32_t flag_status = RESET;
  60:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* RTC_TAMP register is not under write protection */
  61:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_TAMP = RTC_REGISTER_RESET;
  62:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
  63:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* disable the write protection */
  64:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY1;
  65:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY2;
  66:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
  67:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* enter init mode */
  68:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     error_status = rtc_init_mode_enter();
  69:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
  70:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     if(ERROR != error_status) {
  71:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         /* reset RTC_CTL register, but RTC_CTL[2��0] */
  72:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         RTC_CTL &= (RTC_REGISTER_RESET | RTC_CTL_WTCS);
  73:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         /* before reset RTC_TIME and RTC_DATE, BPSHAD bit in RTC_CTL should be reset as the conditi
  74:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****            in order to read calendar from shadow register, not the real registers being reset */
  75:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         RTC_TIME = RTC_REGISTER_RESET;
  76:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         RTC_DATE = RTC_DATE_RESET;
  77:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
  78:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         RTC_PSC = RTC_PSC_RESET;
  79:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         /* only when RTC_CTL_WTEN=0 and RTC_STAT_WTWF=1 can write RTC_CTL[2��0] */
  80:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         /* wait until the WTWF flag to be set */
  81:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         do {
  82:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****             flag_status = RTC_STAT & RTC_STAT_WTWF;
  83:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         } while((--time_index > 0U) && ((uint32_t)RESET == flag_status));
  84:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
  85:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         if((uint32_t)RESET == flag_status) {
  86:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****             error_status = ERROR;
  87:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         } else {
  88:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****             RTC_CTL &= RTC_REGISTER_RESET;
  89:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****             RTC_WUT = RTC_WUT_RESET;
ARM GAS  /tmp/cc9hWBGK.s 			page 3


  90:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****             RTC_COSC = RTC_REGISTER_RESET;
  91:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****             /* to write RTC_ALRMxSS register, ALRMxEN bit in RTC_CTL register should be reset as th
  92:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****             RTC_ALRM0TD = RTC_REGISTER_RESET;
  93:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****             RTC_ALRM1TD = RTC_REGISTER_RESET;
  94:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****             RTC_ALRM0SS = RTC_REGISTER_RESET;
  95:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****             RTC_ALRM1SS = RTC_REGISTER_RESET;
  96:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****             /* reset RTC_STAT register, also exit init mode.
  97:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                at the same time, RTC_STAT_SOPF bit is reset, as the condition to reset RTC_SHIFTCTL
  98:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****             RTC_STAT = RTC_STAT_RESET;
  99:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****             /* reset RTC_SHIFTCTL and RTC_HRFC register, this can be done without the init mode */
 100:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****             RTC_SHIFTCTL   = RTC_REGISTER_RESET;
 101:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****             RTC_HRFC       = RTC_REGISTER_RESET;
 102:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****             error_status = rtc_register_sync_wait();
 103:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         }
 104:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     }
 105:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 106:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* enable the write protection */
 107:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_LOCK_KEY;
 108:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 109:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     return error_status;
 110:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** }
 111:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 112:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** /*!
 113:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \brief    initialize RTC registers
 114:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[in]  rtc_initpara_struct: pointer to a rtc_parameter_struct structure which contains
 115:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                 parameters for initialization of the rtc peripheral
 116:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                 members of the structure and the member values are shown as below:
 117:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                   year: 0x0 - 0x99(BCD format)
 118:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                   month: RTC_JAN, RTC_FEB, RTC_MAR, RTC_APR, RTC_MAY, RTC_JUN,
 119:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                              RTC_JUL, RTC_AUG, RTC_SEP, RTC_OCT, RTC_NOV, RTC_DEC
 120:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                   date: 0x1 - 0x31(BCD format)
 121:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                   day_of_week: RTC_MONDAY, RTC_TUESDAY, RTC_WEDSDAY, RTC_THURSDAY
 122:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                                    RTC_FRIDAY, RTC_SATURDAY, RTC_SUNDAY
 123:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                   hour: 0x0 - 0x12(BCD format) or 0x0 - 0x23(BCD format) depending on the rtc_displ
 124:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                   minute: 0x0 - 0x59(BCD format)
 125:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                   second: 0x0 - 0x59(BCD format)
 126:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                   factor_asyn: 0x0 - 0x7F
 127:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                   factor_syn: 0x0 - 0x7FFF
 128:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                   am_pm: RTC_AM, RTC_PM
 129:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                   display_format: RTC_24HOUR, RTC_12HOUR
 130:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[out] none
 131:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \retval     ErrStatus: ERROR or SUCCESS
 132:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** */
 133:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** ErrStatus rtc_init(rtc_parameter_struct *rtc_initpara_struct)
 134:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** {
 135:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     ErrStatus error_status = ERROR;
 136:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     uint32_t reg_time = 0U, reg_date = 0U;
 137:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 138:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     reg_date = (DATE_YR(rtc_initpara_struct->year) | \
 139:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                 DATE_DOW(rtc_initpara_struct->day_of_week) | \
 140:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                 DATE_MON(rtc_initpara_struct->month) | \
 141:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                 DATE_DAY(rtc_initpara_struct->date));
 142:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 143:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     reg_time = (rtc_initpara_struct->am_pm | \
 144:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                 TIME_HR(rtc_initpara_struct->hour)  | \
 145:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                 TIME_MN(rtc_initpara_struct->minute) | \
 146:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                 TIME_SC(rtc_initpara_struct->second));
ARM GAS  /tmp/cc9hWBGK.s 			page 4


 147:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 148:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* 1st: disable the write protection */
 149:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY1;
 150:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY2;
 151:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 152:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* 2nd: enter init mode */
 153:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     error_status = rtc_init_mode_enter();
 154:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 155:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     if(ERROR != error_status) {
 156:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         RTC_PSC = (uint32_t)(PSC_FACTOR_A(rtc_initpara_struct->factor_asyn) | \
 157:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                              PSC_FACTOR_S(rtc_initpara_struct->factor_syn));
 158:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 159:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         RTC_TIME = (uint32_t)reg_time;
 160:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         RTC_DATE = (uint32_t)reg_date;
 161:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 162:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         RTC_CTL &= (uint32_t)(~RTC_CTL_CS);
 163:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         RTC_CTL |=  rtc_initpara_struct->display_format;
 164:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 165:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         /* 3rd: exit init mode */
 166:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         rtc_init_mode_exit();
 167:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 168:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         /* 4th: wait the RSYNF flag to set */
 169:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         error_status = rtc_register_sync_wait();
 170:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     }
 171:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 172:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* 5th:  enable the write protection */
 173:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_LOCK_KEY;
 174:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 175:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     return error_status;
 176:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** }
 177:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 178:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** /*!
 179:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \brief    enter RTC init mode
 180:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[in]  none
 181:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[out] none
 182:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \retval     ErrStatus: ERROR or SUCCESS
 183:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** */
 184:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** ErrStatus rtc_init_mode_enter(void)
 185:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** {
  27              		.loc 1 185 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
 186:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     volatile uint32_t time_index = RTC_INITM_TIMEOUT;
  32              		.loc 1 186 5 view .LVU1
 185:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     volatile uint32_t time_index = RTC_INITM_TIMEOUT;
  33              		.loc 1 185 1 is_stmt 0 view .LVU2
  34 0000 82B0     		sub	sp, sp, #8
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 8
  37              		.loc 1 186 23 view .LVU3
  38 0002 4FF48043 		mov	r3, #16384
  39 0006 0193     		str	r3, [sp, #4]
 187:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     uint32_t flag_status = RESET;
  40              		.loc 1 187 5 is_stmt 1 view .LVU4
  41              	.LVL0:
ARM GAS  /tmp/cc9hWBGK.s 			page 5


 188:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     ErrStatus error_status = ERROR;
  42              		.loc 1 188 5 view .LVU5
 189:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 190:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* check whether it has been in init mode */
 191:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     if((uint32_t)RESET == (RTC_STAT & RTC_STAT_INITF)) {
  43              		.loc 1 191 5 view .LVU6
  44              		.loc 1 191 28 is_stmt 0 view .LVU7
  45 0008 0D4B     		ldr	r3, .L11
  46 000a D3F80C28 		ldr	r2, [r3, #2060]
  47              		.loc 1 191 7 view .LVU8
  48 000e 5206     		lsls	r2, r2, #25
  49 0010 14D4     		bmi	.L5
 192:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         RTC_STAT |= RTC_STAT_INITM;
  50              		.loc 1 192 9 is_stmt 1 view .LVU9
  51 0012 D3F80C28 		ldr	r2, [r3, #2060]
  52              		.loc 1 192 18 is_stmt 0 view .LVU10
  53 0016 42F08002 		orr	r2, r2, #128
  54 001a C3F80C28 		str	r2, [r3, #2060]
  55              	.LVL1:
  56              	.L4:
 193:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 194:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         /* wait until the INITF flag to be set */
 195:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         do {
  57              		.loc 1 195 9 is_stmt 1 discriminator 2 view .LVU11
 196:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****             flag_status = RTC_STAT & RTC_STAT_INITF;
  58              		.loc 1 196 13 discriminator 2 view .LVU12
  59              		.loc 1 196 27 is_stmt 0 discriminator 2 view .LVU13
  60 001e D3F80C08 		ldr	r0, [r3, #2060]
 197:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         } while((--time_index > 0U) && ((uint32_t)RESET == flag_status));
  61              		.loc 1 197 18 discriminator 2 view .LVU14
  62 0022 019A     		ldr	r2, [sp, #4]
  63 0024 013A     		subs	r2, r2, #1
 196:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****             flag_status = RTC_STAT & RTC_STAT_INITF;
  64              		.loc 1 196 25 discriminator 2 view .LVU15
  65 0026 00F04000 		and	r0, r0, #64
  66              	.LVL2:
  67              		.loc 1 197 37 is_stmt 1 discriminator 2 view .LVU16
  68 002a 0192     		str	r2, [sp, #4]
  69 002c 0AB1     		cbz	r2, .L3
  70              		.loc 1 197 37 is_stmt 0 discriminator 1 view .LVU17
  71 002e 0028     		cmp	r0, #0
  72 0030 F5D0     		beq	.L4
  73              	.L3:
 198:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 199:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         if((uint32_t)RESET != flag_status) {
  74              		.loc 1 199 9 is_stmt 1 view .LVU18
  75              		.loc 1 199 11 is_stmt 0 view .LVU19
  76 0032 0038     		subs	r0, r0, #0
  77              		.loc 1 199 11 view .LVU20
  78 0034 18BF     		it	ne
  79 0036 0120     		movne	r0, #1
  80              	.LVL3:
  81              	.L2:
 200:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****             error_status = SUCCESS;
 201:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         }
 202:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     } else {
 203:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         error_status = SUCCESS;
ARM GAS  /tmp/cc9hWBGK.s 			page 6


 204:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     }
 205:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     return error_status;
  82              		.loc 1 205 5 is_stmt 1 view .LVU21
 206:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** }
  83              		.loc 1 206 1 is_stmt 0 view .LVU22
  84 0038 02B0     		add	sp, sp, #8
  85              	.LCFI1:
  86              		.cfi_remember_state
  87              		.cfi_def_cfa_offset 0
  88              		@ sp needed
  89 003a 7047     		bx	lr
  90              	.LVL4:
  91              	.L5:
  92              	.LCFI2:
  93              		.cfi_restore_state
 200:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****             error_status = SUCCESS;
  94              		.loc 1 200 26 view .LVU23
  95 003c 0120     		movs	r0, #1
  96 003e FBE7     		b	.L2
  97              	.L12:
  98              		.align	2
  99              	.L11:
 100 0040 00200040 		.word	1073750016
 101              		.cfi_endproc
 102              	.LFE118:
 104              		.section	.text.rtc_init_mode_exit,"ax",%progbits
 105              		.align	1
 106              		.global	rtc_init_mode_exit
 107              		.syntax unified
 108              		.thumb
 109              		.thumb_func
 111              	rtc_init_mode_exit:
 112              	.LFB119:
 207:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 208:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** /*!
 209:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \brief    exit RTC init mode
 210:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[in]  none
 211:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[out] none
 212:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \retval     none
 213:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** */
 214:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** void rtc_init_mode_exit(void)
 215:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** {
 113              		.loc 1 215 1 is_stmt 1 view -0
 114              		.cfi_startproc
 115              		@ args = 0, pretend = 0, frame = 0
 116              		@ frame_needed = 0, uses_anonymous_args = 0
 117              		@ link register save eliminated.
 216:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_STAT &= (uint32_t)(~RTC_STAT_INITM);
 118              		.loc 1 216 5 view .LVU25
 119 0000 034A     		ldr	r2, .L14
 120 0002 D2F80C38 		ldr	r3, [r2, #2060]
 121              		.loc 1 216 14 is_stmt 0 view .LVU26
 122 0006 23F08003 		bic	r3, r3, #128
 123 000a C2F80C38 		str	r3, [r2, #2060]
 217:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** }
 124              		.loc 1 217 1 view .LVU27
 125 000e 7047     		bx	lr
ARM GAS  /tmp/cc9hWBGK.s 			page 7


 126              	.L15:
 127              		.align	2
 128              	.L14:
 129 0010 00200040 		.word	1073750016
 130              		.cfi_endproc
 131              	.LFE119:
 133              		.section	.text.rtc_register_sync_wait,"ax",%progbits
 134              		.align	1
 135              		.global	rtc_register_sync_wait
 136              		.syntax unified
 137              		.thumb
 138              		.thumb_func
 140              	rtc_register_sync_wait:
 141              	.LFB120:
 218:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 219:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** /*!
 220:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \brief    wait until RTC_TIME and RTC_DATE registers are synchronized with APB clock, and the s
 221:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                 registers are updated
 222:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[in]  none
 223:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[out] none
 224:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \retval     ErrStatus: ERROR or SUCCESS
 225:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** */
 226:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** ErrStatus rtc_register_sync_wait(void)
 227:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** {
 142              		.loc 1 227 1 is_stmt 1 view -0
 143              		.cfi_startproc
 144              		@ args = 0, pretend = 0, frame = 8
 145              		@ frame_needed = 0, uses_anonymous_args = 0
 146              		@ link register save eliminated.
 228:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     volatile uint32_t time_index = RTC_RSYNF_TIMEOUT;
 147              		.loc 1 228 5 view .LVU29
 227:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     volatile uint32_t time_index = RTC_RSYNF_TIMEOUT;
 148              		.loc 1 227 1 is_stmt 0 view .LVU30
 149 0000 82B0     		sub	sp, sp, #8
 150              	.LCFI3:
 151              		.cfi_def_cfa_offset 8
 152              		.loc 1 228 23 view .LVU31
 153 0002 4FF40043 		mov	r3, #32768
 154 0006 0193     		str	r3, [sp, #4]
 229:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     uint32_t flag_status = RESET;
 155              		.loc 1 229 5 is_stmt 1 view .LVU32
 156              	.LVL5:
 230:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     ErrStatus error_status = ERROR;
 157              		.loc 1 230 5 view .LVU33
 231:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 232:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     if((uint32_t)RESET == (RTC_CTL & RTC_CTL_BPSHAD)) {
 158              		.loc 1 232 5 view .LVU34
 159              		.loc 1 232 28 is_stmt 0 view .LVU35
 160 0008 124B     		ldr	r3, .L26
 161 000a D3F80828 		ldr	r2, [r3, #2056]
 162              		.loc 1 232 7 view .LVU36
 163 000e 9206     		lsls	r2, r2, #26
 164 0010 1ED4     		bmi	.L20
 233:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         /* disable the write protection */
 234:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         RTC_WPK = RTC_UNLOCK_KEY1;
 165              		.loc 1 234 9 is_stmt 1 view .LVU37
 166              		.loc 1 234 17 is_stmt 0 view .LVU38
ARM GAS  /tmp/cc9hWBGK.s 			page 8


 167 0012 CA22     		movs	r2, #202
 168 0014 C3F82428 		str	r2, [r3, #2084]
 235:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         RTC_WPK = RTC_UNLOCK_KEY2;
 169              		.loc 1 235 9 is_stmt 1 view .LVU39
 170              		.loc 1 235 17 is_stmt 0 view .LVU40
 171 0018 5322     		movs	r2, #83
 172 001a C3F82428 		str	r2, [r3, #2084]
 236:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 237:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         /* firstly clear RSYNF flag */
 238:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         RTC_STAT &= (uint32_t)(~RTC_STAT_RSYNF);
 173              		.loc 1 238 9 is_stmt 1 view .LVU41
 174 001e D3F80C28 		ldr	r2, [r3, #2060]
 175              		.loc 1 238 18 is_stmt 0 view .LVU42
 176 0022 22F02002 		bic	r2, r2, #32
 177 0026 C3F80C28 		str	r2, [r3, #2060]
 178              	.LVL6:
 179              	.L19:
 239:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 240:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         /* wait until RSYNF flag to be set */
 241:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         do {
 180              		.loc 1 241 9 is_stmt 1 discriminator 2 view .LVU43
 242:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****             flag_status = RTC_STAT & RTC_STAT_RSYNF;
 181              		.loc 1 242 13 discriminator 2 view .LVU44
 182              		.loc 1 242 27 is_stmt 0 discriminator 2 view .LVU45
 183 002a D3F80C08 		ldr	r0, [r3, #2060]
 243:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         } while((--time_index > 0U) && ((uint32_t)RESET == flag_status));
 184              		.loc 1 243 18 discriminator 2 view .LVU46
 185 002e 019A     		ldr	r2, [sp, #4]
 186 0030 013A     		subs	r2, r2, #1
 242:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****             flag_status = RTC_STAT & RTC_STAT_RSYNF;
 187              		.loc 1 242 25 discriminator 2 view .LVU47
 188 0032 00F02000 		and	r0, r0, #32
 189              	.LVL7:
 190              		.loc 1 243 37 is_stmt 1 discriminator 2 view .LVU48
 191 0036 0192     		str	r2, [sp, #4]
 192 0038 0AB1     		cbz	r2, .L18
 193              		.loc 1 243 37 is_stmt 0 discriminator 1 view .LVU49
 194 003a 0028     		cmp	r0, #0
 195 003c F5D0     		beq	.L19
 196              	.L18:
 244:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 245:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         if((uint32_t)RESET != flag_status) {
 197              		.loc 1 245 9 is_stmt 1 view .LVU50
 198              		.loc 1 245 11 is_stmt 0 view .LVU51
 199 003e 0038     		subs	r0, r0, #0
 246:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****             error_status = SUCCESS;
 247:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         }
 248:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 249:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         /* enable the write protection */
 250:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         RTC_WPK = RTC_LOCK_KEY;
 200              		.loc 1 250 17 view .LVU52
 201 0040 4FF0FF02 		mov	r2, #255
 245:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****             error_status = SUCCESS;
 202              		.loc 1 245 11 view .LVU53
 203 0044 18BF     		it	ne
 204 0046 0120     		movne	r0, #1
 205              	.LVL8:
ARM GAS  /tmp/cc9hWBGK.s 			page 9


 206              		.loc 1 250 9 is_stmt 1 view .LVU54
 207              		.loc 1 250 17 is_stmt 0 view .LVU55
 208 0048 C3F82428 		str	r2, [r3, #2084]
 209              	.LVL9:
 210              	.L17:
 251:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     } else {
 252:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         error_status = SUCCESS;
 253:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     }
 254:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 255:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     return error_status;
 211              		.loc 1 255 5 is_stmt 1 view .LVU56
 256:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** }
 212              		.loc 1 256 1 is_stmt 0 view .LVU57
 213 004c 02B0     		add	sp, sp, #8
 214              	.LCFI4:
 215              		.cfi_remember_state
 216              		.cfi_def_cfa_offset 0
 217              		@ sp needed
 218 004e 7047     		bx	lr
 219              	.LVL10:
 220              	.L20:
 221              	.LCFI5:
 222              		.cfi_restore_state
 252:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     }
 223              		.loc 1 252 22 view .LVU58
 224 0050 0120     		movs	r0, #1
 225 0052 FBE7     		b	.L17
 226              	.L27:
 227              		.align	2
 228              	.L26:
 229 0054 00200040 		.word	1073750016
 230              		.cfi_endproc
 231              	.LFE120:
 233              		.section	.text.rtc_deinit,"ax",%progbits
 234              		.align	1
 235              		.global	rtc_deinit
 236              		.syntax unified
 237              		.thumb
 238              		.thumb_func
 240              	rtc_deinit:
 241              	.LFB116:
  56:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     ErrStatus error_status = ERROR;
 242              		.loc 1 56 1 is_stmt 1 view -0
 243              		.cfi_startproc
 244              		@ args = 0, pretend = 0, frame = 8
 245              		@ frame_needed = 0, uses_anonymous_args = 0
  57:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     volatile uint32_t time_index = RTC_WTWF_TIMEOUT;
 246              		.loc 1 57 5 view .LVU60
 247              	.LVL11:
  58:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     uint32_t flag_status = RESET;
 248              		.loc 1 58 5 view .LVU61
  56:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     ErrStatus error_status = ERROR;
 249              		.loc 1 56 1 is_stmt 0 view .LVU62
 250 0000 13B5     		push	{r0, r1, r4, lr}
 251              	.LCFI6:
 252              		.cfi_def_cfa_offset 16
 253              		.cfi_offset 4, -8
ARM GAS  /tmp/cc9hWBGK.s 			page 10


 254              		.cfi_offset 14, -4
  58:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     uint32_t flag_status = RESET;
 255              		.loc 1 58 23 view .LVU63
 256 0002 4FF48043 		mov	r3, #16384
  61:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 257              		.loc 1 61 14 view .LVU64
 258 0006 2649     		ldr	r1, .L40
  58:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     uint32_t flag_status = RESET;
 259              		.loc 1 58 23 view .LVU65
 260 0008 0193     		str	r3, [sp, #4]
  59:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* RTC_TAMP register is not under write protection */
 261              		.loc 1 59 5 is_stmt 1 view .LVU66
 262              	.LVL12:
  61:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 263              		.loc 1 61 5 view .LVU67
  61:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 264              		.loc 1 61 14 is_stmt 0 view .LVU68
 265 000a 0024     		movs	r4, #0
  64:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY2;
 266              		.loc 1 64 13 view .LVU69
 267 000c CA23     		movs	r3, #202
  61:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 268              		.loc 1 61 14 view .LVU70
 269 000e C1F84048 		str	r4, [r1, #2112]
  64:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY2;
 270              		.loc 1 64 5 is_stmt 1 view .LVU71
  64:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY2;
 271              		.loc 1 64 13 is_stmt 0 view .LVU72
 272 0012 C1F82438 		str	r3, [r1, #2084]
  65:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 273              		.loc 1 65 5 is_stmt 1 view .LVU73
  65:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 274              		.loc 1 65 13 is_stmt 0 view .LVU74
 275 0016 5323     		movs	r3, #83
 276 0018 C1F82438 		str	r3, [r1, #2084]
  68:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 277              		.loc 1 68 5 is_stmt 1 view .LVU75
  68:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 278              		.loc 1 68 20 is_stmt 0 view .LVU76
 279 001c FFF7FEFF 		bl	rtc_init_mode_enter
 280              	.LVL13:
  70:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         /* reset RTC_CTL register, but RTC_CTL[2��0] */
 281              		.loc 1 70 5 is_stmt 1 view .LVU77
  70:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         /* reset RTC_CTL register, but RTC_CTL[2��0] */
 282              		.loc 1 70 7 is_stmt 0 view .LVU78
 283 0020 30B9     		cbnz	r0, .L29
 284              	.LVL14:
 285              	.L34:
  68:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 286              		.loc 1 68 20 view .LVU79
 287 0022 0020     		movs	r0, #0
 288              	.LVL15:
 289              	.L30:
 107:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 290              		.loc 1 107 5 is_stmt 1 view .LVU80
 107:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 291              		.loc 1 107 13 is_stmt 0 view .LVU81
ARM GAS  /tmp/cc9hWBGK.s 			page 11


 292 0024 1E4B     		ldr	r3, .L40
 293 0026 FF22     		movs	r2, #255
 294 0028 C3F82428 		str	r2, [r3, #2084]
 109:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** }
 295              		.loc 1 109 5 is_stmt 1 view .LVU82
 110:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 296              		.loc 1 110 1 is_stmt 0 view .LVU83
 297 002c 02B0     		add	sp, sp, #8
 298              	.LCFI7:
 299              		.cfi_remember_state
 300              		.cfi_def_cfa_offset 8
 301              		@ sp needed
 302 002e 10BD     		pop	{r4, pc}
 303              	.LVL16:
 304              	.L29:
 305              	.LCFI8:
 306              		.cfi_restore_state
  72:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         /* before reset RTC_TIME and RTC_DATE, BPSHAD bit in RTC_CTL should be reset as the conditi
 307              		.loc 1 72 9 is_stmt 1 view .LVU84
 308 0030 D1F80838 		ldr	r3, [r1, #2056]
  72:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         /* before reset RTC_TIME and RTC_DATE, BPSHAD bit in RTC_CTL should be reset as the conditi
 309              		.loc 1 72 17 is_stmt 0 view .LVU85
 310 0034 03F00703 		and	r3, r3, #7
 311 0038 C1F80838 		str	r3, [r1, #2056]
  75:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         RTC_DATE = RTC_DATE_RESET;
 312              		.loc 1 75 9 is_stmt 1 view .LVU86
  76:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 313              		.loc 1 76 18 is_stmt 0 view .LVU87
 314 003c 42F20113 		movw	r3, #8449
  75:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         RTC_DATE = RTC_DATE_RESET;
 315              		.loc 1 75 18 view .LVU88
 316 0040 C1F80048 		str	r4, [r1, #2048]
  76:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 317              		.loc 1 76 9 is_stmt 1 view .LVU89
  76:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 318              		.loc 1 76 18 is_stmt 0 view .LVU90
 319 0044 C1F80438 		str	r3, [r1, #2052]
  78:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         /* only when RTC_CTL_WTEN=0 and RTC_STAT_WTWF=1 can write RTC_CTL[2��0] */
 320              		.loc 1 78 9 is_stmt 1 view .LVU91
  78:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         /* only when RTC_CTL_WTEN=0 and RTC_STAT_WTWF=1 can write RTC_CTL[2��0] */
 321              		.loc 1 78 17 is_stmt 0 view .LVU92
 322 0048 164B     		ldr	r3, .L40+4
 323 004a C1F81038 		str	r3, [r1, #2064]
 324              	.LVL17:
 325              	.L32:
  81:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****             flag_status = RTC_STAT & RTC_STAT_WTWF;
 326              		.loc 1 81 9 is_stmt 1 discriminator 2 view .LVU93
  82:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         } while((--time_index > 0U) && ((uint32_t)RESET == flag_status));
 327              		.loc 1 82 13 discriminator 2 view .LVU94
  82:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         } while((--time_index > 0U) && ((uint32_t)RESET == flag_status));
 328              		.loc 1 82 27 is_stmt 0 discriminator 2 view .LVU95
 329 004e D1F80C38 		ldr	r3, [r1, #2060]
  83:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 330              		.loc 1 83 18 discriminator 2 view .LVU96
 331 0052 019A     		ldr	r2, [sp, #4]
 332 0054 013A     		subs	r2, r2, #1
  82:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         } while((--time_index > 0U) && ((uint32_t)RESET == flag_status));
ARM GAS  /tmp/cc9hWBGK.s 			page 12


 333              		.loc 1 82 25 discriminator 2 view .LVU97
 334 0056 03F00403 		and	r3, r3, #4
 335              	.LVL18:
  83:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 336              		.loc 1 83 37 is_stmt 1 discriminator 2 view .LVU98
 337 005a 0192     		str	r2, [sp, #4]
 338 005c EAB1     		cbz	r2, .L31
  83:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 339              		.loc 1 83 37 is_stmt 0 discriminator 1 view .LVU99
 340 005e 002B     		cmp	r3, #0
 341 0060 F5D0     		beq	.L32
 342              	.L33:
  88:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****             RTC_WUT = RTC_WUT_RESET;
 343              		.loc 1 88 13 is_stmt 1 view .LVU100
 344 0062 D1F80838 		ldr	r3, [r1, #2056]
 345              	.LVL19:
  89:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****             RTC_COSC = RTC_REGISTER_RESET;
 346              		.loc 1 89 21 is_stmt 0 view .LVU101
 347 0066 4FF6FF72 		movw	r2, #65535
  88:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****             RTC_WUT = RTC_WUT_RESET;
 348              		.loc 1 88 21 view .LVU102
 349 006a 0023     		movs	r3, #0
 350 006c C1F80838 		str	r3, [r1, #2056]
  89:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****             RTC_COSC = RTC_REGISTER_RESET;
 351              		.loc 1 89 13 is_stmt 1 view .LVU103
  89:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****             RTC_COSC = RTC_REGISTER_RESET;
 352              		.loc 1 89 21 is_stmt 0 view .LVU104
 353 0070 C1F81428 		str	r2, [r1, #2068]
  90:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****             /* to write RTC_ALRMxSS register, ALRMxEN bit in RTC_CTL register should be reset as th
 354              		.loc 1 90 13 is_stmt 1 view .LVU105
  90:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****             /* to write RTC_ALRMxSS register, ALRMxEN bit in RTC_CTL register should be reset as th
 355              		.loc 1 90 22 is_stmt 0 view .LVU106
 356 0074 C1F81838 		str	r3, [r1, #2072]
  92:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****             RTC_ALRM1TD = RTC_REGISTER_RESET;
 357              		.loc 1 92 13 is_stmt 1 view .LVU107
  92:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****             RTC_ALRM1TD = RTC_REGISTER_RESET;
 358              		.loc 1 92 25 is_stmt 0 view .LVU108
 359 0078 C1F81C38 		str	r3, [r1, #2076]
  93:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****             RTC_ALRM0SS = RTC_REGISTER_RESET;
 360              		.loc 1 93 13 is_stmt 1 view .LVU109
  93:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****             RTC_ALRM0SS = RTC_REGISTER_RESET;
 361              		.loc 1 93 25 is_stmt 0 view .LVU110
 362 007c C1F82038 		str	r3, [r1, #2080]
  94:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****             RTC_ALRM1SS = RTC_REGISTER_RESET;
 363              		.loc 1 94 13 is_stmt 1 view .LVU111
  94:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****             RTC_ALRM1SS = RTC_REGISTER_RESET;
 364              		.loc 1 94 25 is_stmt 0 view .LVU112
 365 0080 C1F84438 		str	r3, [r1, #2116]
  95:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****             /* reset RTC_STAT register, also exit init mode.
 366              		.loc 1 95 13 is_stmt 1 view .LVU113
  95:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****             /* reset RTC_STAT register, also exit init mode.
 367              		.loc 1 95 25 is_stmt 0 view .LVU114
 368 0084 C1F84838 		str	r3, [r1, #2120]
  98:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****             /* reset RTC_SHIFTCTL and RTC_HRFC register, this can be done without the init mode */
 369              		.loc 1 98 13 is_stmt 1 view .LVU115
  98:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****             /* reset RTC_SHIFTCTL and RTC_HRFC register, this can be done without the init mode */
 370              		.loc 1 98 22 is_stmt 0 view .LVU116
ARM GAS  /tmp/cc9hWBGK.s 			page 13


 371 0088 C1F80C38 		str	r3, [r1, #2060]
 100:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****             RTC_HRFC       = RTC_REGISTER_RESET;
 372              		.loc 1 100 13 is_stmt 1 view .LVU117
 100:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****             RTC_HRFC       = RTC_REGISTER_RESET;
 373              		.loc 1 100 28 is_stmt 0 view .LVU118
 374 008c C1F82C38 		str	r3, [r1, #2092]
 101:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****             error_status = rtc_register_sync_wait();
 375              		.loc 1 101 13 is_stmt 1 view .LVU119
 101:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****             error_status = rtc_register_sync_wait();
 376              		.loc 1 101 28 is_stmt 0 view .LVU120
 377 0090 C1F83C38 		str	r3, [r1, #2108]
 102:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         }
 378              		.loc 1 102 13 is_stmt 1 view .LVU121
 102:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         }
 379              		.loc 1 102 28 is_stmt 0 view .LVU122
 380 0094 FFF7FEFF 		bl	rtc_register_sync_wait
 381              	.LVL20:
 102:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         }
 382              		.loc 1 102 28 view .LVU123
 383 0098 C4E7     		b	.L30
 384              	.LVL21:
 385              	.L31:
  85:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****             error_status = ERROR;
 386              		.loc 1 85 9 is_stmt 1 view .LVU124
  85:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****             error_status = ERROR;
 387              		.loc 1 85 11 is_stmt 0 view .LVU125
 388 009a 002B     		cmp	r3, #0
 389 009c C1D0     		beq	.L34
 390 009e E0E7     		b	.L33
 391              	.L41:
 392              		.align	2
 393              	.L40:
 394 00a0 00200040 		.word	1073750016
 395 00a4 FF007F00 		.word	8323327
 396              		.cfi_endproc
 397              	.LFE116:
 399              		.section	.text.rtc_init,"ax",%progbits
 400              		.align	1
 401              		.global	rtc_init
 402              		.syntax unified
 403              		.thumb
 404              		.thumb_func
 406              	rtc_init:
 407              	.LVL22:
 408              	.LFB117:
 134:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     ErrStatus error_status = ERROR;
 409              		.loc 1 134 1 is_stmt 1 view -0
 410              		.cfi_startproc
 411              		@ args = 0, pretend = 0, frame = 8
 412              		@ frame_needed = 0, uses_anonymous_args = 0
 135:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     uint32_t reg_time = 0U, reg_date = 0U;
 413              		.loc 1 135 5 view .LVU127
 136:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 414              		.loc 1 136 5 view .LVU128
 138:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                 DATE_DOW(rtc_initpara_struct->day_of_week) | \
 415              		.loc 1 138 5 view .LVU129
 134:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     ErrStatus error_status = ERROR;
ARM GAS  /tmp/cc9hWBGK.s 			page 14


 416              		.loc 1 134 1 is_stmt 0 view .LVU130
 417 0000 2DE9F74F 		push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, r10, fp, lr}
 418              	.LCFI9:
 419              		.cfi_def_cfa_offset 48
 420              		.cfi_offset 4, -36
 421              		.cfi_offset 5, -32
 422              		.cfi_offset 6, -28
 423              		.cfi_offset 7, -24
 424              		.cfi_offset 8, -20
 425              		.cfi_offset 9, -16
 426              		.cfi_offset 10, -12
 427              		.cfi_offset 11, -8
 428              		.cfi_offset 14, -4
 149:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY2;
 429              		.loc 1 149 13 view .LVU131
 430 0004 2D4C     		ldr	r4, .L47
 143:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                 TIME_HR(rtc_initpara_struct->hour)  | \
 431              		.loc 1 143 36 view .LVU132
 432 0006 C368     		ldr	r3, [r0, #12]
 433 0008 0193     		str	r3, [sp, #4]
 149:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY2;
 434              		.loc 1 149 13 view .LVU133
 435 000a CA22     		movs	r2, #202
 138:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                 DATE_DOW(rtc_initpara_struct->day_of_week) | \
 436              		.loc 1 138 17 view .LVU134
 437 000c 90F80090 		ldrb	r9, [r0]	@ zero_extendqisi2
 139:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                 DATE_MON(rtc_initpara_struct->month) | \
 438              		.loc 1 139 17 view .LVU135
 439 0010 90F80380 		ldrb	r8, [r0, #3]	@ zero_extendqisi2
 140:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                 DATE_DAY(rtc_initpara_struct->date));
 440              		.loc 1 140 17 view .LVU136
 441 0014 4778     		ldrb	r7, [r0, #1]	@ zero_extendqisi2
 141:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 442              		.loc 1 141 17 view .LVU137
 443 0016 8578     		ldrb	r5, [r0, #2]	@ zero_extendqisi2
 444              	.LVL23:
 143:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                 TIME_HR(rtc_initpara_struct->hour)  | \
 445              		.loc 1 143 5 is_stmt 1 view .LVU138
 144:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                 TIME_MN(rtc_initpara_struct->minute) | \
 446              		.loc 1 144 17 is_stmt 0 view .LVU139
 447 0018 0679     		ldrb	r6, [r0, #4]	@ zero_extendqisi2
 145:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                 TIME_SC(rtc_initpara_struct->second));
 448              		.loc 1 145 17 view .LVU140
 449 001a 90F805A0 		ldrb	r10, [r0, #5]	@ zero_extendqisi2
 146:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 450              		.loc 1 146 17 view .LVU141
 451 001e 90F806B0 		ldrb	fp, [r0, #6]	@ zero_extendqisi2
 149:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY2;
 452              		.loc 1 149 13 view .LVU142
 453 0022 C4F82428 		str	r2, [r4, #2084]
 454              	.LVL24:
 150:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 455              		.loc 1 150 13 view .LVU143
 456 0026 5322     		movs	r2, #83
 457 0028 C4F82428 		str	r2, [r4, #2084]
 134:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     ErrStatus error_status = ERROR;
 458              		.loc 1 134 1 view .LVU144
ARM GAS  /tmp/cc9hWBGK.s 			page 15


 459 002c 0146     		mov	r1, r0
 460              	.LVL25:
 149:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY2;
 461              		.loc 1 149 5 is_stmt 1 view .LVU145
 150:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 462              		.loc 1 150 5 view .LVU146
 153:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 463              		.loc 1 153 5 view .LVU147
 153:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 464              		.loc 1 153 20 is_stmt 0 view .LVU148
 465 002e FFF7FEFF 		bl	rtc_init_mode_enter
 466              	.LVL26:
 155:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         RTC_PSC = (uint32_t)(PSC_FACTOR_A(rtc_initpara_struct->factor_asyn) | \
 467              		.loc 1 155 5 is_stmt 1 view .LVU149
 155:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         RTC_PSC = (uint32_t)(PSC_FACTOR_A(rtc_initpara_struct->factor_asyn) | \
 468              		.loc 1 155 7 is_stmt 0 view .LVU150
 469 0032 019B     		ldr	r3, [sp, #4]
 470 0034 D0B3     		cbz	r0, .L43
 156:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                              PSC_FACTOR_S(rtc_initpara_struct->factor_syn));
 471              		.loc 1 156 9 is_stmt 1 view .LVU151
 156:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                              PSC_FACTOR_S(rtc_initpara_struct->factor_syn));
 472              		.loc 1 156 30 is_stmt 0 view .LVU152
 473 0036 0A89     		ldrh	r2, [r1, #8]
 157:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 474              		.loc 1 157 30 view .LVU153
 475 0038 4889     		ldrh	r0, [r1, #10]
 476              	.LVL27:
 144:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                 TIME_MN(rtc_initpara_struct->minute) | \
 477              		.loc 1 144 17 view .LVU154
 478 003a 3604     		lsls	r6, r6, #16
 146:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 479              		.loc 1 146 17 view .LVU155
 480 003c 0BF07F0B 		and	fp, fp, #127
 141:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 481              		.loc 1 141 17 view .LVU156
 482 0040 05F03F05 		and	r5, r5, #63
 483              	.LVL28:
 139:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                 DATE_MON(rtc_initpara_struct->month) | \
 484              		.loc 1 139 17 view .LVU157
 485 0044 4FEA4838 		lsl	r8, r8, #13
 143:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                 TIME_HR(rtc_initpara_struct->hour)  | \
 486              		.loc 1 143 14 view .LVU158
 487 0048 4BEA030B 		orr	fp, fp, r3
 156:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                              PSC_FACTOR_S(rtc_initpara_struct->factor_syn));
 488              		.loc 1 156 30 view .LVU159
 489 004c 1204     		lsls	r2, r2, #16
 144:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                 TIME_MN(rtc_initpara_struct->minute) | \
 490              		.loc 1 144 17 view .LVU160
 491 004e 06F47C16 		and	r6, r6, #4128768
 145:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                 TIME_SC(rtc_initpara_struct->second));
 492              		.loc 1 145 17 view .LVU161
 493 0052 4FEA0A2A 		lsl	r10, r10, #8
 138:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                 DATE_DOW(rtc_initpara_struct->day_of_week) | \
 494              		.loc 1 138 14 view .LVU162
 495 0056 45EA0945 		orr	r5, r5, r9, lsl #16
 139:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                 DATE_MON(rtc_initpara_struct->month) | \
 496              		.loc 1 139 17 view .LVU163
ARM GAS  /tmp/cc9hWBGK.s 			page 16


 497 005a 1FFA88F8 		uxth	r8, r8
 140:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                 DATE_DAY(rtc_initpara_struct->date));
 498              		.loc 1 140 17 view .LVU164
 499 005e 3F02     		lsls	r7, r7, #8
 157:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 500              		.loc 1 157 30 view .LVU165
 501 0060 C0F30E00 		ubfx	r0, r0, #0, #15
 156:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                              PSC_FACTOR_S(rtc_initpara_struct->factor_syn));
 502              		.loc 1 156 30 view .LVU166
 503 0064 02F4FE02 		and	r2, r2, #8323072
 143:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                 TIME_HR(rtc_initpara_struct->hour)  | \
 504              		.loc 1 143 14 view .LVU167
 505 0068 46EA0B06 		orr	r6, r6, fp
 145:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                 TIME_SC(rtc_initpara_struct->second));
 506              		.loc 1 145 17 view .LVU168
 507 006c 0AF4FE4A 		and	r10, r10, #32512
 138:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                 DATE_DOW(rtc_initpara_struct->day_of_week) | \
 508              		.loc 1 138 14 view .LVU169
 509 0070 45EA0805 		orr	r5, r5, r8
 140:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                 DATE_DAY(rtc_initpara_struct->date));
 510              		.loc 1 140 17 view .LVU170
 511 0074 07F4F857 		and	r7, r7, #7936
 156:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                              PSC_FACTOR_S(rtc_initpara_struct->factor_syn));
 512              		.loc 1 156 19 view .LVU171
 513 0078 0243     		orrs	r2, r2, r0
 143:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                 TIME_HR(rtc_initpara_struct->hour)  | \
 514              		.loc 1 143 14 view .LVU172
 515 007a 46EA0A06 		orr	r6, r6, r10
 138:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                 DATE_DOW(rtc_initpara_struct->day_of_week) | \
 516              		.loc 1 138 14 view .LVU173
 517 007e 3D43     		orrs	r5, r5, r7
 156:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                              PSC_FACTOR_S(rtc_initpara_struct->factor_syn));
 518              		.loc 1 156 17 view .LVU174
 519 0080 C4F81028 		str	r2, [r4, #2064]
 159:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         RTC_DATE = (uint32_t)reg_date;
 520              		.loc 1 159 9 is_stmt 1 view .LVU175
 159:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         RTC_DATE = (uint32_t)reg_date;
 521              		.loc 1 159 18 is_stmt 0 view .LVU176
 522 0084 C4F80068 		str	r6, [r4, #2048]
 160:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 523              		.loc 1 160 9 is_stmt 1 view .LVU177
 160:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 524              		.loc 1 160 18 is_stmt 0 view .LVU178
 525 0088 C4F80458 		str	r5, [r4, #2052]
 162:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         RTC_CTL |=  rtc_initpara_struct->display_format;
 526              		.loc 1 162 9 is_stmt 1 view .LVU179
 527 008c D4F80838 		ldr	r3, [r4, #2056]
 162:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         RTC_CTL |=  rtc_initpara_struct->display_format;
 528              		.loc 1 162 17 is_stmt 0 view .LVU180
 529 0090 23F04003 		bic	r3, r3, #64
 530 0094 C4F80838 		str	r3, [r4, #2056]
 163:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 531              		.loc 1 163 9 is_stmt 1 view .LVU181
 163:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 532              		.loc 1 163 17 is_stmt 0 view .LVU182
 533 0098 0A69     		ldr	r2, [r1, #16]
 163:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
ARM GAS  /tmp/cc9hWBGK.s 			page 17


 534              		.loc 1 163 9 view .LVU183
 535 009a D4F80838 		ldr	r3, [r4, #2056]
 163:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 536              		.loc 1 163 17 view .LVU184
 537 009e 1343     		orrs	r3, r3, r2
 538 00a0 C4F80838 		str	r3, [r4, #2056]
 166:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 539              		.loc 1 166 9 is_stmt 1 view .LVU185
 540 00a4 FFF7FEFF 		bl	rtc_init_mode_exit
 541              	.LVL29:
 169:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     }
 542              		.loc 1 169 9 view .LVU186
 169:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     }
 543              		.loc 1 169 24 is_stmt 0 view .LVU187
 544 00a8 FFF7FEFF 		bl	rtc_register_sync_wait
 545              	.LVL30:
 546              	.L43:
 173:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 547              		.loc 1 173 5 is_stmt 1 view .LVU188
 173:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 548              		.loc 1 173 13 is_stmt 0 view .LVU189
 549 00ac 034B     		ldr	r3, .L47
 550 00ae FF22     		movs	r2, #255
 551 00b0 C3F82428 		str	r2, [r3, #2084]
 175:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** }
 552              		.loc 1 175 5 is_stmt 1 view .LVU190
 176:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 553              		.loc 1 176 1 is_stmt 0 view .LVU191
 554 00b4 03B0     		add	sp, sp, #12
 555              	.LCFI10:
 556              		.cfi_def_cfa_offset 36
 557              		@ sp needed
 558 00b6 BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 559              	.L48:
 560 00ba 00BF     		.align	2
 561              	.L47:
 562 00bc 00200040 		.word	1073750016
 563              		.cfi_endproc
 564              	.LFE117:
 566              		.section	.text.rtc_current_time_get,"ax",%progbits
 567              		.align	1
 568              		.global	rtc_current_time_get
 569              		.syntax unified
 570              		.thumb
 571              		.thumb_func
 573              	rtc_current_time_get:
 574              	.LVL31:
 575              	.LFB121:
 257:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 258:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** /*!
 259:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \brief    get current time and date
 260:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[in]  none
 261:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[out] rtc_initpara_struct: pointer to a rtc_parameter_struct structure which contains
 262:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                 parameters for initialization of the rtc peripheral
 263:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                 members of the structure and the member values are shown as below:
 264:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                   year: 0x0 - 0x99(BCD format)
 265:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                   month: RTC_JAN, RTC_FEB, RTC_MAR, RTC_APR, RTC_MAY, RTC_JUN,
ARM GAS  /tmp/cc9hWBGK.s 			page 18


 266:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                              RTC_JUL, RTC_AUG, RTC_SEP, RTC_OCT, RTC_NOV, RTC_DEC
 267:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                   date: 0x1 - 0x31(BCD format)
 268:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                   day_of_week: RTC_MONDAY, RTC_TUESDAY, RTC_WEDSDAY, RTC_THURSDAY
 269:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                                    RTC_FRIDAY, RTC_SATURDAY, RTC_SUNDAY
 270:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                   hour: 0x0 - 0x12(BCD format) or 0x0 - 0x23(BCD format) depending on the rtc_displ
 271:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                   minute: 0x0 - 0x59(BCD format)
 272:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                   second: 0x0 - 0x59(BCD format)
 273:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                   factor_asyn: 0x0 - 0x7F
 274:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                   factor_syn: 0x0 - 0x7FFF
 275:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                   am_pm: RTC_AM, RTC_PM
 276:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                   display_format: RTC_24HOUR, RTC_12HOUR
 277:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \retval     none
 278:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** */
 279:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** void rtc_current_time_get(rtc_parameter_struct *rtc_initpara_struct)
 280:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** {
 576              		.loc 1 280 1 is_stmt 1 view -0
 577              		.cfi_startproc
 578              		@ args = 0, pretend = 0, frame = 0
 579              		@ frame_needed = 0, uses_anonymous_args = 0
 281:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     uint32_t temp_tr = 0U, temp_dr = 0U, temp_pscr = 0U, temp_ctlr = 0U;
 580              		.loc 1 281 5 view .LVU193
 282:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 283:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     temp_tr = (uint32_t)RTC_TIME;
 581              		.loc 1 283 5 view .LVU194
 280:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     uint32_t temp_tr = 0U, temp_dr = 0U, temp_pscr = 0U, temp_ctlr = 0U;
 582              		.loc 1 280 1 is_stmt 0 view .LVU195
 583 0000 30B5     		push	{r4, r5, lr}
 584              	.LCFI11:
 585              		.cfi_def_cfa_offset 12
 586              		.cfi_offset 4, -12
 587              		.cfi_offset 5, -8
 588              		.cfi_offset 14, -4
 589              		.loc 1 283 13 view .LVU196
 590 0002 154C     		ldr	r4, .L50
 591 0004 D4F80038 		ldr	r3, [r4, #2048]
 592              	.LVL32:
 284:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     temp_dr = (uint32_t)RTC_DATE;
 593              		.loc 1 284 5 is_stmt 1 view .LVU197
 594              		.loc 1 284 13 is_stmt 0 view .LVU198
 595 0008 D4F80428 		ldr	r2, [r4, #2052]
 596              	.LVL33:
 285:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     temp_pscr = (uint32_t)RTC_PSC;
 597              		.loc 1 285 5 is_stmt 1 view .LVU199
 598              		.loc 1 285 15 is_stmt 0 view .LVU200
 599 000c D4F81018 		ldr	r1, [r4, #2064]
 600              	.LVL34:
 286:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     temp_ctlr = (uint32_t)RTC_CTL;
 601              		.loc 1 286 5 is_stmt 1 view .LVU201
 602              		.loc 1 286 15 is_stmt 0 view .LVU202
 603 0010 D4F80848 		ldr	r4, [r4, #2056]
 604              	.LVL35:
 287:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 288:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* get current time and construct rtc_parameter_struct structure */
 289:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     rtc_initpara_struct->year = (uint8_t)GET_DATE_YR(temp_dr);
 605              		.loc 1 289 5 is_stmt 1 view .LVU203
 606              		.loc 1 289 42 is_stmt 0 view .LVU204
 607 0014 150C     		lsrs	r5, r2, #16
ARM GAS  /tmp/cc9hWBGK.s 			page 19


 608              		.loc 1 289 33 view .LVU205
 609 0016 0570     		strb	r5, [r0]
 290:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     rtc_initpara_struct->month = (uint8_t)GET_DATE_MON(temp_dr);
 610              		.loc 1 290 5 is_stmt 1 view .LVU206
 611              		.loc 1 290 34 is_stmt 0 view .LVU207
 612 0018 C2F30425 		ubfx	r5, r2, #8, #5
 613              		.loc 1 290 32 view .LVU208
 614 001c 4570     		strb	r5, [r0, #1]
 291:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     rtc_initpara_struct->date = (uint8_t)GET_DATE_DAY(temp_dr);
 615              		.loc 1 291 5 is_stmt 1 view .LVU209
 616              		.loc 1 291 33 is_stmt 0 view .LVU210
 617 001e 02F03F05 		and	r5, r2, #63
 292:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     rtc_initpara_struct->day_of_week = (uint8_t)GET_DATE_DOW(temp_dr);
 618              		.loc 1 292 40 view .LVU211
 619 0022 C2F34232 		ubfx	r2, r2, #13, #3
 620              	.LVL36:
 621              		.loc 1 292 38 view .LVU212
 622 0026 C270     		strb	r2, [r0, #3]
 293:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     rtc_initpara_struct->hour = (uint8_t)GET_TIME_HR(temp_tr);
 623              		.loc 1 293 33 view .LVU213
 624 0028 C3F30542 		ubfx	r2, r3, #16, #6
 625              		.loc 1 293 31 view .LVU214
 626 002c 0271     		strb	r2, [r0, #4]
 294:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     rtc_initpara_struct->minute = (uint8_t)GET_TIME_MN(temp_tr);
 627              		.loc 1 294 35 view .LVU215
 628 002e C3F30622 		ubfx	r2, r3, #8, #7
 629              		.loc 1 294 33 view .LVU216
 630 0032 4271     		strb	r2, [r0, #5]
 295:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     rtc_initpara_struct->second = (uint8_t)GET_TIME_SC(temp_tr);
 631              		.loc 1 295 35 view .LVU217
 632 0034 03F07F02 		and	r2, r3, #127
 633              		.loc 1 295 33 view .LVU218
 634 0038 8271     		strb	r2, [r0, #6]
 296:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     rtc_initpara_struct->factor_asyn = (uint16_t)GET_PSC_FACTOR_A(temp_pscr);
 297:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     rtc_initpara_struct->factor_syn = (uint16_t)GET_PSC_FACTOR_S(temp_pscr);
 298:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     rtc_initpara_struct->am_pm = (uint32_t)(temp_tr & RTC_TIME_PM);
 635              		.loc 1 298 34 view .LVU219
 636 003a 03F48003 		and	r3, r3, #4194304
 637              	.LVL37:
 296:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     rtc_initpara_struct->factor_asyn = (uint16_t)GET_PSC_FACTOR_A(temp_pscr);
 638              		.loc 1 296 40 view .LVU220
 639 003e C1F30642 		ubfx	r2, r1, #16, #7
 299:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     rtc_initpara_struct->display_format = (uint32_t)(temp_ctlr & RTC_CTL_CS);
 640              		.loc 1 299 43 view .LVU221
 641 0042 04F04004 		and	r4, r4, #64
 642              	.LVL38:
 297:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     rtc_initpara_struct->am_pm = (uint32_t)(temp_tr & RTC_TIME_PM);
 643              		.loc 1 297 39 view .LVU222
 644 0046 C1F30E01 		ubfx	r1, r1, #0, #15
 645              	.LVL39:
 291:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     rtc_initpara_struct->day_of_week = (uint8_t)GET_DATE_DOW(temp_dr);
 646              		.loc 1 291 31 view .LVU223
 647 004a 8570     		strb	r5, [r0, #2]
 292:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     rtc_initpara_struct->hour = (uint8_t)GET_TIME_HR(temp_tr);
 648              		.loc 1 292 5 is_stmt 1 view .LVU224
 293:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     rtc_initpara_struct->minute = (uint8_t)GET_TIME_MN(temp_tr);
 649              		.loc 1 293 5 view .LVU225
ARM GAS  /tmp/cc9hWBGK.s 			page 20


 294:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     rtc_initpara_struct->second = (uint8_t)GET_TIME_SC(temp_tr);
 650              		.loc 1 294 5 view .LVU226
 295:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     rtc_initpara_struct->factor_asyn = (uint16_t)GET_PSC_FACTOR_A(temp_pscr);
 651              		.loc 1 295 5 view .LVU227
 296:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     rtc_initpara_struct->factor_syn = (uint16_t)GET_PSC_FACTOR_S(temp_pscr);
 652              		.loc 1 296 5 view .LVU228
 296:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     rtc_initpara_struct->factor_syn = (uint16_t)GET_PSC_FACTOR_S(temp_pscr);
 653              		.loc 1 296 38 is_stmt 0 view .LVU229
 654 004c 0281     		strh	r2, [r0, #8]	@ movhi
 297:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     rtc_initpara_struct->am_pm = (uint32_t)(temp_tr & RTC_TIME_PM);
 655              		.loc 1 297 5 is_stmt 1 view .LVU230
 297:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     rtc_initpara_struct->am_pm = (uint32_t)(temp_tr & RTC_TIME_PM);
 656              		.loc 1 297 37 is_stmt 0 view .LVU231
 657 004e 4181     		strh	r1, [r0, #10]	@ movhi
 298:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     rtc_initpara_struct->display_format = (uint32_t)(temp_ctlr & RTC_CTL_CS);
 658              		.loc 1 298 5 is_stmt 1 view .LVU232
 298:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     rtc_initpara_struct->display_format = (uint32_t)(temp_ctlr & RTC_CTL_CS);
 659              		.loc 1 298 32 is_stmt 0 view .LVU233
 660 0050 C360     		str	r3, [r0, #12]
 661              		.loc 1 299 5 is_stmt 1 view .LVU234
 662              		.loc 1 299 41 is_stmt 0 view .LVU235
 663 0052 0461     		str	r4, [r0, #16]
 300:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** }
 664              		.loc 1 300 1 view .LVU236
 665 0054 30BD     		pop	{r4, r5, pc}
 666              	.L51:
 667 0056 00BF     		.align	2
 668              	.L50:
 669 0058 00200040 		.word	1073750016
 670              		.cfi_endproc
 671              	.LFE121:
 673              		.section	.text.rtc_subsecond_get,"ax",%progbits
 674              		.align	1
 675              		.global	rtc_subsecond_get
 676              		.syntax unified
 677              		.thumb
 678              		.thumb_func
 680              	rtc_subsecond_get:
 681              	.LFB122:
 301:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 302:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** /*!
 303:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \brief    get current subsecond value
 304:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[in]  none
 305:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[out] none
 306:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \retval     current subsecond value
 307:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** */
 308:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** uint32_t rtc_subsecond_get(void)
 309:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** {
 682              		.loc 1 309 1 is_stmt 1 view -0
 683              		.cfi_startproc
 684              		@ args = 0, pretend = 0, frame = 0
 685              		@ frame_needed = 0, uses_anonymous_args = 0
 686              		@ link register save eliminated.
 310:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     uint32_t reg = 0U;
 687              		.loc 1 310 5 view .LVU238
 688              	.LVL40:
 311:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* if BPSHAD bit is reset, reading RTC_SS will lock RTC_TIME and RTC_DATE automatically */
ARM GAS  /tmp/cc9hWBGK.s 			page 21


 312:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     reg = (uint32_t)RTC_SS;
 689              		.loc 1 312 5 view .LVU239
 690              		.loc 1 312 9 is_stmt 0 view .LVU240
 691 0000 024B     		ldr	r3, .L53
 692 0002 D3F82808 		ldr	r0, [r3, #2088]
 693              	.LVL41:
 313:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* read RTC_DATE to unlock the 3 shadow registers */
 314:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     (void)(RTC_DATE);
 694              		.loc 1 314 5 is_stmt 1 view .LVU241
 695 0006 D3F80438 		ldr	r3, [r3, #2052]
 315:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 316:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     return reg;
 696              		.loc 1 316 5 view .LVU242
 317:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** }
 697              		.loc 1 317 1 is_stmt 0 view .LVU243
 698 000a 7047     		bx	lr
 699              	.L54:
 700              		.align	2
 701              	.L53:
 702 000c 00200040 		.word	1073750016
 703              		.cfi_endproc
 704              	.LFE122:
 706              		.section	.text.rtc_alarm_config,"ax",%progbits
 707              		.align	1
 708              		.global	rtc_alarm_config
 709              		.syntax unified
 710              		.thumb
 711              		.thumb_func
 713              	rtc_alarm_config:
 714              	.LVL42:
 715              	.LFB123:
 318:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 319:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** /*!
 320:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \brief    configure RTC alarm
 321:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[in]  rtc_alarm: RTC_ALARM0 or RTC_ALARM1
 322:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[in]  rtc_alarm_time: pointer to a rtc_alarm_struct structure which contains
 323:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                 parameters for RTC alarm configuration
 324:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                 members of the structure and the member values are shown as below:
 325:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                   alarm_mask: RTC_ALARM_NONE_MASK, RTC_ALARM_DATE_MASK, RTC_ALARM_HOUR_MASK
 326:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                                   RTC_ALARM_MINUTE_MASK, RTC_ALARM_SECOND_MASK, RTC_ALARM_ALL_MASK
 327:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                   weekday_or_date: RTC_ALARM_DATE_SELECTED, RTC_ALARM_WEEKDAY_SELECTED
 328:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                   alarm_day: 1) 0x1 - 0x31(BCD format) if RTC_ALARM_DATE_SELECTED is set
 329:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                                  2) RTC_MONDAY, RTC_TUESDAY, RTC_WEDSDAY, RTC_THURSDAY, RTC_FRIDAY,
 330:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                                     RTC_SATURDAY, RTC_SUNDAY if RTC_ALARM_WEEKDAY_SELECTED is set
 331:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                   alarm_hour: 0x0 - 0x12(BCD format) or 0x0 - 0x23(BCD format) depending on the rtc
 332:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                   alarm_minute: 0x0 - 0x59(BCD format)
 333:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                   alarm_second: 0x0 - 0x59(BCD format)
 334:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                   am_pm: RTC_AM, RTC_PM
 335:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[out] none
 336:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \retval     none
 337:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** */
 338:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** void rtc_alarm_config(uint8_t rtc_alarm, rtc_alarm_struct *rtc_alarm_time)
 339:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** {
 716              		.loc 1 339 1 is_stmt 1 view -0
 717              		.cfi_startproc
 718              		@ args = 0, pretend = 0, frame = 0
 719              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/cc9hWBGK.s 			page 22


 720              		@ link register save eliminated.
 340:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     uint32_t reg_alrmtd = 0U;
 721              		.loc 1 340 5 view .LVU245
 341:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 342:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     reg_alrmtd = (rtc_alarm_time->alarm_mask | \
 722              		.loc 1 342 5 view .LVU246
 723              		.loc 1 342 16 is_stmt 0 view .LVU247
 724 0000 D1E90032 		ldrd	r3, r2, [r1]
 725 0004 1343     		orrs	r3, r3, r2
 726 0006 CA68     		ldr	r2, [r1, #12]
 727 0008 1343     		orrs	r3, r3, r2
 343:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                   rtc_alarm_time->weekday_or_date | \
 344:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                   rtc_alarm_time->am_pm | \
 345:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                   ALRMTD_DAY(rtc_alarm_time->alarm_day) | \
 346:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                   ALRMTD_HR(rtc_alarm_time->alarm_hour) | \
 347:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                   ALRMTD_MN(rtc_alarm_time->alarm_minute) | \
 348:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                   ALRMTD_SC(rtc_alarm_time->alarm_second));
 728              		.loc 1 348 19 view .LVU248
 729 000a CA7A     		ldrb	r2, [r1, #11]	@ zero_extendqisi2
 730 000c 02F07F02 		and	r2, r2, #127
 342:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                   rtc_alarm_time->weekday_or_date | \
 731              		.loc 1 342 16 view .LVU249
 732 0010 1343     		orrs	r3, r3, r2
 345:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                   ALRMTD_HR(rtc_alarm_time->alarm_hour) | \
 733              		.loc 1 345 19 view .LVU250
 734 0012 0A7A     		ldrb	r2, [r1, #8]	@ zero_extendqisi2
 735 0014 1206     		lsls	r2, r2, #24
 736 0016 02F07C52 		and	r2, r2, #1056964608
 342:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                   rtc_alarm_time->weekday_or_date | \
 737              		.loc 1 342 16 view .LVU251
 738 001a 1343     		orrs	r3, r3, r2
 346:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                   ALRMTD_MN(rtc_alarm_time->alarm_minute) | \
 739              		.loc 1 346 19 view .LVU252
 740 001c 4A7A     		ldrb	r2, [r1, #9]	@ zero_extendqisi2
 741 001e 1204     		lsls	r2, r2, #16
 742 0020 02F47C12 		and	r2, r2, #4128768
 342:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                   rtc_alarm_time->weekday_or_date | \
 743              		.loc 1 342 16 view .LVU253
 744 0024 1343     		orrs	r3, r3, r2
 347:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                   ALRMTD_SC(rtc_alarm_time->alarm_second));
 745              		.loc 1 347 19 view .LVU254
 746 0026 8A7A     		ldrb	r2, [r1, #10]	@ zero_extendqisi2
 747 0028 1202     		lsls	r2, r2, #8
 748 002a 02F4FE42 		and	r2, r2, #32512
 342:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                   rtc_alarm_time->weekday_or_date | \
 749              		.loc 1 342 16 view .LVU255
 750 002e 1343     		orrs	r3, r3, r2
 751              	.LVL43:
 349:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 350:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* disable the write protection */
 351:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY1;
 752              		.loc 1 351 5 is_stmt 1 view .LVU256
 753              		.loc 1 351 13 is_stmt 0 view .LVU257
 754 0030 084A     		ldr	r2, .L58
 755 0032 CA21     		movs	r1, #202
 756              	.LVL44:
 757              		.loc 1 351 13 view .LVU258
ARM GAS  /tmp/cc9hWBGK.s 			page 23


 758 0034 C2F82418 		str	r1, [r2, #2084]
 352:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY2;
 759              		.loc 1 352 5 is_stmt 1 view .LVU259
 353:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 354:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     if(RTC_ALARM0 == rtc_alarm) {
 760              		.loc 1 354 7 is_stmt 0 view .LVU260
 761 0038 0128     		cmp	r0, #1
 352:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY2;
 762              		.loc 1 352 13 view .LVU261
 763 003a 4FF05301 		mov	r1, #83
 764 003e C2F82418 		str	r1, [r2, #2084]
 765              		.loc 1 354 5 is_stmt 1 view .LVU262
 355:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         RTC_ALRM0TD = (uint32_t)reg_alrmtd;
 766              		.loc 1 355 9 view .LVU263
 767              		.loc 1 355 21 is_stmt 0 view .LVU264
 768 0042 0CBF     		ite	eq
 769 0044 C2F81C38 		streq	r3, [r2, #2076]
 356:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 357:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     } else {
 358:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         RTC_ALRM1TD = (uint32_t)reg_alrmtd;
 770              		.loc 1 358 9 is_stmt 1 view .LVU265
 771              		.loc 1 358 21 is_stmt 0 view .LVU266
 772 0048 C2F82038 		strne	r3, [r2, #2080]
 359:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     }
 360:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* enable the write protection */
 361:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_LOCK_KEY;
 773              		.loc 1 361 5 is_stmt 1 view .LVU267
 774              		.loc 1 361 13 is_stmt 0 view .LVU268
 775 004c FF23     		movs	r3, #255
 776              	.LVL45:
 777              		.loc 1 361 13 view .LVU269
 778 004e C2F82438 		str	r3, [r2, #2084]
 362:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** }
 779              		.loc 1 362 1 view .LVU270
 780 0052 7047     		bx	lr
 781              	.L59:
 782              		.align	2
 783              	.L58:
 784 0054 00200040 		.word	1073750016
 785              		.cfi_endproc
 786              	.LFE123:
 788              		.section	.text.rtc_alarm_subsecond_config,"ax",%progbits
 789              		.align	1
 790              		.global	rtc_alarm_subsecond_config
 791              		.syntax unified
 792              		.thumb
 793              		.thumb_func
 795              	rtc_alarm_subsecond_config:
 796              	.LVL46:
 797              	.LFB124:
 363:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 364:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** /*!
 365:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \brief    configure subsecond of RTC alarm
 366:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[in]  rtc_alarm: RTC_ALARM0 or RTC_ALARM1
 367:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[in]  mask_subsecond: alarm subsecond mask
 368:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****       \arg        RTC_MASKSSC_0_14: mask alarm subsecond configuration
 369:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****       \arg        RTC_MASKSSC_1_14: mask RTC_ALRMXSS_SSC[14:1], and RTC_ALRMXSS_SSC[0] is to be com
ARM GAS  /tmp/cc9hWBGK.s 			page 24


 370:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****       \arg        RTC_MASKSSC_2_14: mask RTC_ALRMXSS_SSC[14:2], and RTC_ALRMXSS_SSC[1:0] is to be c
 371:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****       \arg        RTC_MASKSSC_3_14: mask RTC_ALRMXSS_SSC[14:3], and RTC_ALRMXSS_SSC[2:0] is to be c
 372:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****       \arg        RTC_MASKSSC_4_14: mask RTC_ALRMXSS_SSC[14:4]], and RTC_ALRMXSS_SSC[3:0] is to be 
 373:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****       \arg        RTC_MASKSSC_5_14: mask RTC_ALRMXSS_SSC[14:5], and RTC_ALRMXSS_SSC[4:0] is to be c
 374:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****       \arg        RTC_MASKSSC_6_14: mask RTC_ALRMXSS_SSC[14:6], and RTC_ALRMXSS_SSC[5:0] is to be c
 375:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****       \arg        RTC_MASKSSC_7_14: mask RTC_ALRMXSS_SSC[14:7], and RTC_ALRMXSS_SSC[6:0] is to be c
 376:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****       \arg        RTC_MASKSSC_8_14: mask RTC_ALRMXSS_SSC[14:8], and RTC_ALRMXSS_SSC[7:0] is to be c
 377:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****       \arg        RTC_MASKSSC_9_14: mask RTC_ALRMXSS_SSC[14:9], and RTC_ALRMXSS_SSC[8:0] is to be c
 378:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****       \arg        RTC_MASKSSC_10_14: mask RTC_ALRMXSS_SSC[14:10], and RTC_ALRMXSS_SSC[9:0] is to be
 379:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****       \arg        RTC_MASKSSC_11_14: mask RTC_ALRMXSS_SSC[14:11], and RTC_ALRMXSS_SSC[10:0] is to b
 380:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****       \arg        RTC_MASKSSC_12_14: mask RTC_ALRMXSS_SSC[14:12], and RTC_ALRMXSS_SSC[11:0] is to b
 381:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****       \arg        RTC_MASKSSC_13_14: mask RTC_ALRMXSS_SSC[14:13], and RTC_ALRMXSS_SSC[12:0] is to b
 382:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****       \arg        RTC_MASKSSC_14: mask RTC_ALRMXSS_SSC[14], and RTC_ALRMXSS_SSC[13:0] is to be comp
 383:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****       \arg        RTC_MASKSSC_NONE: mask none, and RTC_ALRMXSS_SSC[14:0] is to be compared
 384:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[in]  subsecond: alarm subsecond value(0x000 - 0x7FFF)
 385:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[out] none
 386:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \retval     none
 387:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** */
 388:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** void rtc_alarm_subsecond_config(uint8_t rtc_alarm, uint32_t mask_subsecond, uint32_t subsecond)
 389:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** {
 798              		.loc 1 389 1 is_stmt 1 view -0
 799              		.cfi_startproc
 800              		@ args = 0, pretend = 0, frame = 0
 801              		@ frame_needed = 0, uses_anonymous_args = 0
 390:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* disable the write protection */
 391:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY1;
 802              		.loc 1 391 5 view .LVU272
 389:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* disable the write protection */
 803              		.loc 1 389 1 is_stmt 0 view .LVU273
 804 0000 10B5     		push	{r4, lr}
 805              	.LCFI12:
 806              		.cfi_def_cfa_offset 8
 807              		.cfi_offset 4, -8
 808              		.cfi_offset 14, -4
 809              		.loc 1 391 13 view .LVU274
 810 0002 0A4B     		ldr	r3, .L63
 811 0004 CA24     		movs	r4, #202
 812 0006 C3F82448 		str	r4, [r3, #2084]
 392:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY2;
 813              		.loc 1 392 5 is_stmt 1 view .LVU275
 393:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 394:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     if(RTC_ALARM0 == rtc_alarm) {
 395:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         RTC_ALRM0SS = mask_subsecond | subsecond;
 814              		.loc 1 395 38 is_stmt 0 view .LVU276
 815 000a 1143     		orrs	r1, r1, r2
 816              	.LVL47:
 394:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         RTC_ALRM0SS = mask_subsecond | subsecond;
 817              		.loc 1 394 7 view .LVU277
 818 000c 0128     		cmp	r0, #1
 392:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY2;
 819              		.loc 1 392 13 view .LVU278
 820 000e 4FF05304 		mov	r4, #83
 396:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     } else {
 397:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         RTC_ALRM1SS = mask_subsecond | subsecond;
 398:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     }
 399:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* enable the write protection */
 400:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_LOCK_KEY;
ARM GAS  /tmp/cc9hWBGK.s 			page 25


 821              		.loc 1 400 13 view .LVU279
 822 0012 4FF0FF02 		mov	r2, #255
 823              	.LVL48:
 392:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 824              		.loc 1 392 13 view .LVU280
 825 0016 C3F82448 		str	r4, [r3, #2084]
 394:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         RTC_ALRM0SS = mask_subsecond | subsecond;
 826              		.loc 1 394 5 is_stmt 1 view .LVU281
 395:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     } else {
 827              		.loc 1 395 9 view .LVU282
 395:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     } else {
 828              		.loc 1 395 21 is_stmt 0 view .LVU283
 829 001a 0CBF     		ite	eq
 830 001c C3F84418 		streq	r1, [r3, #2116]
 397:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     }
 831              		.loc 1 397 9 is_stmt 1 view .LVU284
 397:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     }
 832              		.loc 1 397 21 is_stmt 0 view .LVU285
 833 0020 C3F84818 		strne	r1, [r3, #2120]
 834              		.loc 1 400 5 is_stmt 1 view .LVU286
 835              		.loc 1 400 13 is_stmt 0 view .LVU287
 836 0024 C3F82428 		str	r2, [r3, #2084]
 401:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** }
 837              		.loc 1 401 1 view .LVU288
 838 0028 10BD     		pop	{r4, pc}
 839              	.L64:
 840 002a 00BF     		.align	2
 841              	.L63:
 842 002c 00200040 		.word	1073750016
 843              		.cfi_endproc
 844              	.LFE124:
 846              		.section	.text.rtc_alarm_get,"ax",%progbits
 847              		.align	1
 848              		.global	rtc_alarm_get
 849              		.syntax unified
 850              		.thumb
 851              		.thumb_func
 853              	rtc_alarm_get:
 854              	.LVL49:
 855              	.LFB125:
 402:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 403:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** /*!
 404:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \brief    get RTC alarm
 405:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[in]  rtc_alarm: RTC_ALARM0 or RTC_ALARM1
 406:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[out] rtc_alarm_time: pointer to a rtc_alarm_struct structure which contains
 407:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                 parameters for RTC alarm configuration
 408:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                 members of the structure and the member values are shown as below:
 409:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                   alarm_mask: RTC_ALARM_NONE_MASK, RTC_ALARM_DATE_MASK, RTC_ALARM_HOUR_MASK
 410:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                                   RTC_ALARM_MINUTE_MASK, RTC_ALARM_SECOND_MASK, RTC_ALARM_ALL_MASK
 411:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                   weekday_or_date: RTC_ALARM_DATE_SELECTED, RTC_ALARM_WEEKDAY_SELECTED
 412:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                   alarm_day: 1) 0x1 - 0x31(BCD format) if RTC_ALARM_DATE_SELECTED is set
 413:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                                  2) RTC_MONDAY, RTC_TUESDAY, RTC_WEDSDAY, RTC_THURSDAY, RTC_FRIDAY,
 414:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                                     RTC_SATURDAY, RTC_SUNDAY if RTC_ALARM_WEEKDAY_SELECTED is set
 415:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                   alarm_hour: 0x0 - 0x12(BCD format) or 0x0 - 0x23(BCD format) depending on the rtc
 416:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                   alarm_minute: 0x0 - 0x59(BCD format)
 417:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                   alarm_second: 0x0 - 0x59(BCD format)
 418:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                   am_pm: RTC_AM, RTC_PM
ARM GAS  /tmp/cc9hWBGK.s 			page 26


 419:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \retval     none
 420:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** */
 421:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** void rtc_alarm_get(uint8_t rtc_alarm, rtc_alarm_struct *rtc_alarm_time)
 422:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** {
 856              		.loc 1 422 1 is_stmt 1 view -0
 857              		.cfi_startproc
 858              		@ args = 0, pretend = 0, frame = 0
 859              		@ frame_needed = 0, uses_anonymous_args = 0
 860              		@ link register save eliminated.
 423:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     uint32_t reg_alrmtd = 0U;
 861              		.loc 1 423 5 view .LVU290
 424:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 425:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* get the value of RTC_ALRM0TD register */
 426:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     if(RTC_ALARM0 == rtc_alarm) {
 862              		.loc 1 426 5 view .LVU291
 863 0000 0E4B     		ldr	r3, .L68
 427:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         reg_alrmtd = RTC_ALRM0TD;
 864              		.loc 1 427 9 view .LVU292
 426:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         reg_alrmtd = RTC_ALRM0TD;
 865              		.loc 1 426 7 is_stmt 0 view .LVU293
 866 0002 0128     		cmp	r0, #1
 867              		.loc 1 427 20 view .LVU294
 868 0004 0CBF     		ite	eq
 869 0006 D3F81C38 		ldreq	r3, [r3, #2076]
 870              	.LVL50:
 428:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     } else {
 429:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         reg_alrmtd = RTC_ALRM1TD;
 871              		.loc 1 429 9 is_stmt 1 view .LVU295
 872              		.loc 1 429 20 is_stmt 0 view .LVU296
 873 000a D3F82038 		ldrne	r3, [r3, #2080]
 874              	.LVL51:
 430:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     }
 431:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* get alarm parameters and construct the rtc_alarm_struct structure */
 432:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     rtc_alarm_time->alarm_mask = reg_alrmtd & RTC_ALARM_ALL_MASK;
 875              		.loc 1 432 5 is_stmt 1 view .LVU297
 876              		.loc 1 432 45 is_stmt 0 view .LVU298
 877 000e 03F08032 		and	r2, r3, #-2139062144
 878              		.loc 1 432 32 view .LVU299
 879 0012 0A60     		str	r2, [r1]
 433:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     rtc_alarm_time->am_pm = (uint32_t)(reg_alrmtd & RTC_ALRMXTD_PM);
 880              		.loc 1 433 5 is_stmt 1 view .LVU300
 881              		.loc 1 433 29 is_stmt 0 view .LVU301
 882 0014 03F48002 		and	r2, r3, #4194304
 883              		.loc 1 433 27 view .LVU302
 884 0018 CA60     		str	r2, [r1, #12]
 434:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     rtc_alarm_time->weekday_or_date = (uint32_t)(reg_alrmtd & RTC_ALRMXTD_DOWS);
 885              		.loc 1 434 5 is_stmt 1 view .LVU303
 886              		.loc 1 434 39 is_stmt 0 view .LVU304
 887 001a 03F08042 		and	r2, r3, #1073741824
 888              		.loc 1 434 37 view .LVU305
 889 001e 4A60     		str	r2, [r1, #4]
 435:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     rtc_alarm_time->alarm_day = (uint8_t)GET_ALRMTD_DAY(reg_alrmtd);
 890              		.loc 1 435 5 is_stmt 1 view .LVU306
 891              		.loc 1 435 33 is_stmt 0 view .LVU307
 892 0020 C3F30562 		ubfx	r2, r3, #24, #6
 893              		.loc 1 435 31 view .LVU308
 894 0024 0A72     		strb	r2, [r1, #8]
ARM GAS  /tmp/cc9hWBGK.s 			page 27


 436:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     rtc_alarm_time->alarm_hour = (uint8_t)GET_ALRMTD_HR(reg_alrmtd);
 895              		.loc 1 436 5 is_stmt 1 view .LVU309
 896              		.loc 1 436 34 is_stmt 0 view .LVU310
 897 0026 C3F30542 		ubfx	r2, r3, #16, #6
 898              		.loc 1 436 32 view .LVU311
 899 002a 4A72     		strb	r2, [r1, #9]
 437:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     rtc_alarm_time->alarm_minute = (uint8_t)GET_ALRMTD_MN(reg_alrmtd);
 900              		.loc 1 437 5 is_stmt 1 view .LVU312
 901              		.loc 1 437 36 is_stmt 0 view .LVU313
 902 002c C3F30622 		ubfx	r2, r3, #8, #7
 438:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     rtc_alarm_time->alarm_second = (uint8_t)GET_ALRMTD_SC(reg_alrmtd);
 903              		.loc 1 438 36 view .LVU314
 904 0030 03F07F03 		and	r3, r3, #127
 905              	.LVL52:
 437:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     rtc_alarm_time->alarm_minute = (uint8_t)GET_ALRMTD_MN(reg_alrmtd);
 906              		.loc 1 437 34 view .LVU315
 907 0034 8A72     		strb	r2, [r1, #10]
 908              		.loc 1 438 5 is_stmt 1 view .LVU316
 909              		.loc 1 438 34 is_stmt 0 view .LVU317
 910 0036 CB72     		strb	r3, [r1, #11]
 439:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** }
 911              		.loc 1 439 1 view .LVU318
 912 0038 7047     		bx	lr
 913              	.L69:
 914 003a 00BF     		.align	2
 915              	.L68:
 916 003c 00200040 		.word	1073750016
 917              		.cfi_endproc
 918              	.LFE125:
 920              		.section	.text.rtc_alarm_subsecond_get,"ax",%progbits
 921              		.align	1
 922              		.global	rtc_alarm_subsecond_get
 923              		.syntax unified
 924              		.thumb
 925              		.thumb_func
 927              	rtc_alarm_subsecond_get:
 928              	.LVL53:
 929              	.LFB126:
 440:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 441:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** /*!
 442:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \brief    get RTC alarm subsecond
 443:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[in]  rtc_alarm: RTC_ALARM0 or RTC_ALARM1
 444:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[out] none
 445:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \retval     RTC alarm subsecond value
 446:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** */
 447:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** uint32_t rtc_alarm_subsecond_get(uint8_t rtc_alarm)
 448:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** {
 930              		.loc 1 448 1 is_stmt 1 view -0
 931              		.cfi_startproc
 932              		@ args = 0, pretend = 0, frame = 0
 933              		@ frame_needed = 0, uses_anonymous_args = 0
 934              		@ link register save eliminated.
 449:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     if(RTC_ALARM0 == rtc_alarm) {
 935              		.loc 1 449 5 view .LVU320
 936 0000 044B     		ldr	r3, .L74
 450:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         return ((uint32_t)(RTC_ALRM0SS & RTC_ALRM0SS_SSC));
 937              		.loc 1 450 9 view .LVU321
ARM GAS  /tmp/cc9hWBGK.s 			page 28


 449:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     if(RTC_ALARM0 == rtc_alarm) {
 938              		.loc 1 449 7 is_stmt 0 view .LVU322
 939 0002 0128     		cmp	r0, #1
 940              		.loc 1 450 17 view .LVU323
 941 0004 0CBF     		ite	eq
 942 0006 D3F84408 		ldreq	r0, [r3, #2116]
 943              	.LVL54:
 451:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     } else {
 452:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         return ((uint32_t)(RTC_ALRM1SS & RTC_ALRM1SS_SSC));
 944              		.loc 1 452 9 is_stmt 1 view .LVU324
 945              		.loc 1 452 17 is_stmt 0 view .LVU325
 946 000a D3F84808 		ldrne	r0, [r3, #2120]
 947 000e C0F30E00 		ubfx	r0, r0, #0, #15
 453:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     }
 454:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** }
 948              		.loc 1 454 1 view .LVU326
 949 0012 7047     		bx	lr
 950              	.L75:
 951              		.align	2
 952              	.L74:
 953 0014 00200040 		.word	1073750016
 954              		.cfi_endproc
 955              	.LFE126:
 957              		.section	.text.rtc_alarm_enable,"ax",%progbits
 958              		.align	1
 959              		.global	rtc_alarm_enable
 960              		.syntax unified
 961              		.thumb
 962              		.thumb_func
 964              	rtc_alarm_enable:
 965              	.LVL55:
 966              	.LFB127:
 455:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 456:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** /*!
 457:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \brief    enable RTC alarm
 458:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[in]  rtc_alarm: RTC_ALARM0 or RTC_ALARM1
 459:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[out] none
 460:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \retval     none
 461:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** */
 462:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** void rtc_alarm_enable(uint8_t rtc_alarm)
 463:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** {
 967              		.loc 1 463 1 is_stmt 1 view -0
 968              		.cfi_startproc
 969              		@ args = 0, pretend = 0, frame = 0
 970              		@ frame_needed = 0, uses_anonymous_args = 0
 971              		@ link register save eliminated.
 464:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* disable the write protection */
 465:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY1;
 972              		.loc 1 465 5 view .LVU328
 973              		.loc 1 465 13 is_stmt 0 view .LVU329
 974 0000 0A4B     		ldr	r3, .L80
 975 0002 CA22     		movs	r2, #202
 976 0004 C3F82428 		str	r2, [r3, #2084]
 466:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY2;
 977              		.loc 1 466 5 is_stmt 1 view .LVU330
 978              		.loc 1 466 13 is_stmt 0 view .LVU331
 979 0008 5322     		movs	r2, #83
ARM GAS  /tmp/cc9hWBGK.s 			page 29


 980 000a C3F82428 		str	r2, [r3, #2084]
 467:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 468:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     if(RTC_ALARM0 == rtc_alarm) {
 981              		.loc 1 468 5 is_stmt 1 view .LVU332
 469:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         RTC_CTL |= RTC_CTL_ALRM0EN;
 982              		.loc 1 469 9 is_stmt 0 view .LVU333
 983 000e D3F80828 		ldr	r2, [r3, #2056]
 468:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         RTC_CTL |= RTC_CTL_ALRM0EN;
 984              		.loc 1 468 7 view .LVU334
 985 0012 0128     		cmp	r0, #1
 986              		.loc 1 469 9 is_stmt 1 view .LVU335
 987              		.loc 1 469 17 is_stmt 0 view .LVU336
 988 0014 0CBF     		ite	eq
 989 0016 42F48072 		orreq	r2, r2, #256
 470:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     } else {
 471:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         RTC_CTL |= RTC_CTL_ALRM1EN;
 990              		.loc 1 471 9 is_stmt 1 view .LVU337
 991              		.loc 1 471 17 is_stmt 0 view .LVU338
 992 001a 42F40072 		orrne	r2, r2, #512
 993 001e C3F80828 		str	r2, [r3, #2056]
 472:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     }
 473:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* enable the write protection */
 474:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_LOCK_KEY;
 994              		.loc 1 474 5 is_stmt 1 view .LVU339
 995              		.loc 1 474 13 is_stmt 0 view .LVU340
 996 0022 FF22     		movs	r2, #255
 997 0024 C3F82428 		str	r2, [r3, #2084]
 475:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** }
 998              		.loc 1 475 1 view .LVU341
 999 0028 7047     		bx	lr
 1000              	.L81:
 1001 002a 00BF     		.align	2
 1002              	.L80:
 1003 002c 00200040 		.word	1073750016
 1004              		.cfi_endproc
 1005              	.LFE127:
 1007              		.section	.text.rtc_alarm_disable,"ax",%progbits
 1008              		.align	1
 1009              		.global	rtc_alarm_disable
 1010              		.syntax unified
 1011              		.thumb
 1012              		.thumb_func
 1014              	rtc_alarm_disable:
 1015              	.LVL56:
 1016              	.LFB128:
 476:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 477:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** /*!
 478:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \brief    disable RTC alarm
 479:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[in]  rtc_alarm: RTC_ALARM0 or RTC_ALARM1
 480:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[out] none
 481:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \retval     ErrStatus: ERROR or SUCCESS
 482:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** */
 483:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** ErrStatus rtc_alarm_disable(uint8_t rtc_alarm)
 484:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** {
 1017              		.loc 1 484 1 is_stmt 1 view -0
 1018              		.cfi_startproc
 1019              		@ args = 0, pretend = 0, frame = 8
ARM GAS  /tmp/cc9hWBGK.s 			page 30


 1020              		@ frame_needed = 0, uses_anonymous_args = 0
 1021              		@ link register save eliminated.
 485:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     volatile uint32_t time_index = RTC_ALRMXWF_TIMEOUT;
 1022              		.loc 1 485 5 view .LVU343
 484:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     volatile uint32_t time_index = RTC_ALRMXWF_TIMEOUT;
 1023              		.loc 1 484 1 is_stmt 0 view .LVU344
 1024 0000 82B0     		sub	sp, sp, #8
 1025              	.LCFI13:
 1026              		.cfi_def_cfa_offset 8
 1027              		.loc 1 485 23 view .LVU345
 1028 0002 4FF40043 		mov	r3, #32768
 1029 0006 0193     		str	r3, [sp, #4]
 486:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     ErrStatus error_status = ERROR;
 1030              		.loc 1 486 5 is_stmt 1 view .LVU346
 1031              	.LVL57:
 487:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     uint32_t flag_status = RESET;
 1032              		.loc 1 487 5 view .LVU347
 488:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 489:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* disable the write protection */
 490:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY1;
 1033              		.loc 1 490 5 view .LVU348
 1034              		.loc 1 490 13 is_stmt 0 view .LVU349
 1035 0008 194B     		ldr	r3, .L97
 1036 000a CA22     		movs	r2, #202
 1037 000c C3F82428 		str	r2, [r3, #2084]
 491:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY2;
 1038              		.loc 1 491 5 is_stmt 1 view .LVU350
 1039              		.loc 1 491 13 is_stmt 0 view .LVU351
 1040 0010 5322     		movs	r2, #83
 1041 0012 C3F82428 		str	r2, [r3, #2084]
 492:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 493:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* clear the state of alarm */
 494:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     if(RTC_ALARM0 == rtc_alarm) {
 1042              		.loc 1 494 5 is_stmt 1 view .LVU352
 1043              		.loc 1 494 7 is_stmt 0 view .LVU353
 1044 0016 0128     		cmp	r0, #1
 495:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         RTC_CTL &= (uint32_t)(~RTC_CTL_ALRM0EN);
 1045              		.loc 1 495 9 view .LVU354
 1046 0018 D3F80828 		ldr	r2, [r3, #2056]
 494:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         RTC_CTL &= (uint32_t)(~RTC_CTL_ALRM0EN);
 1047              		.loc 1 494 7 view .LVU355
 1048 001c 17D1     		bne	.L83
 1049              		.loc 1 495 9 is_stmt 1 view .LVU356
 1050              		.loc 1 495 17 is_stmt 0 view .LVU357
 1051 001e 22F48072 		bic	r2, r2, #256
 1052 0022 C3F80828 		str	r2, [r3, #2056]
 1053              	.LVL58:
 1054              	.L85:
 496:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         /* wait until ALRM0WF flag to be set after the alarm is disabled */
 497:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         do {
 1055              		.loc 1 497 9 is_stmt 1 discriminator 2 view .LVU358
 498:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****             flag_status = RTC_STAT & RTC_STAT_ALRM0WF;
 1056              		.loc 1 498 13 discriminator 2 view .LVU359
 1057              		.loc 1 498 27 is_stmt 0 discriminator 2 view .LVU360
 1058 0026 D3F80C08 		ldr	r0, [r3, #2060]
 499:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         } while((--time_index > 0U) && ((uint32_t)RESET == flag_status));
 1059              		.loc 1 499 18 discriminator 2 view .LVU361
ARM GAS  /tmp/cc9hWBGK.s 			page 31


 1060 002a 019A     		ldr	r2, [sp, #4]
 1061 002c 013A     		subs	r2, r2, #1
 498:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****             flag_status = RTC_STAT & RTC_STAT_ALRM0WF;
 1062              		.loc 1 498 25 discriminator 2 view .LVU362
 1063 002e 00F00100 		and	r0, r0, #1
 1064              	.LVL59:
 1065              		.loc 1 499 37 is_stmt 1 discriminator 2 view .LVU363
 1066 0032 0192     		str	r2, [sp, #4]
 1067 0034 0AB1     		cbz	r2, .L84
 1068              		.loc 1 499 37 is_stmt 0 discriminator 1 view .LVU364
 1069 0036 0028     		cmp	r0, #0
 1070 0038 F5D0     		beq	.L85
 1071              	.L84:
 500:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     } else {
 501:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         RTC_CTL &= (uint32_t)(~RTC_CTL_ALRM1EN);
 502:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         /* wait until ALRM1WF flag to be set after the alarm is disabled */
 503:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         do {
 504:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****             flag_status = RTC_STAT & RTC_STAT_ALRM1WF;
 505:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         } while((--time_index > 0U) && ((uint32_t)RESET == flag_status));
 506:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     }
 507:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 508:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     if((uint32_t)RESET != flag_status) {
 1072              		.loc 1 508 5 is_stmt 1 view .LVU365
 1073              	.LVL60:
 509:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         error_status = SUCCESS;
 510:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     }
 511:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 512:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* enable the write protection */
 513:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_LOCK_KEY;
 1074              		.loc 1 513 5 view .LVU366
 514:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 515:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     return error_status;
 516:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** }
 1075              		.loc 1 516 1 is_stmt 0 view .LVU367
 1076 003a 0038     		subs	r0, r0, #0
 513:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 1077              		.loc 1 513 13 view .LVU368
 1078 003c 0C4B     		ldr	r3, .L97
 1079 003e 4FF0FF02 		mov	r2, #255
 1080              		.loc 1 516 1 view .LVU369
 1081 0042 18BF     		it	ne
 1082 0044 0120     		movne	r0, #1
 1083              	.LVL61:
 513:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 1084              		.loc 1 513 13 view .LVU370
 1085 0046 C3F82428 		str	r2, [r3, #2084]
 515:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** }
 1086              		.loc 1 515 5 is_stmt 1 view .LVU371
 1087              		.loc 1 516 1 is_stmt 0 view .LVU372
 1088 004a 02B0     		add	sp, sp, #8
 1089              	.LCFI14:
 1090              		.cfi_remember_state
 1091              		.cfi_def_cfa_offset 0
 1092              		@ sp needed
 1093 004c 7047     		bx	lr
 1094              	.LVL62:
 1095              	.L83:
ARM GAS  /tmp/cc9hWBGK.s 			page 32


 1096              	.LCFI15:
 1097              		.cfi_restore_state
 501:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         /* wait until ALRM1WF flag to be set after the alarm is disabled */
 1098              		.loc 1 501 9 is_stmt 1 view .LVU373
 501:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         /* wait until ALRM1WF flag to be set after the alarm is disabled */
 1099              		.loc 1 501 17 is_stmt 0 view .LVU374
 1100 004e 22F40072 		bic	r2, r2, #512
 1101 0052 C3F80828 		str	r2, [r3, #2056]
 1102              	.LVL63:
 1103              	.L86:
 503:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****             flag_status = RTC_STAT & RTC_STAT_ALRM1WF;
 1104              		.loc 1 503 9 is_stmt 1 discriminator 2 view .LVU375
 504:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         } while((--time_index > 0U) && ((uint32_t)RESET == flag_status));
 1105              		.loc 1 504 13 discriminator 2 view .LVU376
 504:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         } while((--time_index > 0U) && ((uint32_t)RESET == flag_status));
 1106              		.loc 1 504 27 is_stmt 0 discriminator 2 view .LVU377
 1107 0056 D3F80C08 		ldr	r0, [r3, #2060]
 505:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     }
 1108              		.loc 1 505 18 discriminator 2 view .LVU378
 1109 005a 019A     		ldr	r2, [sp, #4]
 1110 005c 013A     		subs	r2, r2, #1
 504:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         } while((--time_index > 0U) && ((uint32_t)RESET == flag_status));
 1111              		.loc 1 504 25 discriminator 2 view .LVU379
 1112 005e 00F00200 		and	r0, r0, #2
 1113              	.LVL64:
 505:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     }
 1114              		.loc 1 505 37 is_stmt 1 discriminator 2 view .LVU380
 1115 0062 0192     		str	r2, [sp, #4]
 1116 0064 002A     		cmp	r2, #0
 1117 0066 E8D0     		beq	.L84
 505:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     }
 1118              		.loc 1 505 37 is_stmt 0 discriminator 1 view .LVU381
 1119 0068 0028     		cmp	r0, #0
 1120 006a F4D0     		beq	.L86
 1121 006c E5E7     		b	.L84
 1122              	.L98:
 1123 006e 00BF     		.align	2
 1124              	.L97:
 1125 0070 00200040 		.word	1073750016
 1126              		.cfi_endproc
 1127              	.LFE128:
 1129              		.section	.text.rtc_timestamp_enable,"ax",%progbits
 1130              		.align	1
 1131              		.global	rtc_timestamp_enable
 1132              		.syntax unified
 1133              		.thumb
 1134              		.thumb_func
 1136              	rtc_timestamp_enable:
 1137              	.LVL65:
 1138              	.LFB129:
 517:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 518:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** /*!
 519:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \brief    enable RTC time-stamp
 520:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[in]  edge: specify which edge to detect of time-stamp
 521:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****       \arg        RTC_TIMESTAMP_RISING_EDGE: rising edge is valid event edge for timestamp event
 522:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****       \arg        RTC_TIMESTAMP_FALLING_EDGE: falling edge is valid event edge for timestamp event
 523:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[out] none
ARM GAS  /tmp/cc9hWBGK.s 			page 33


 524:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \retval     none
 525:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** */
 526:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** void rtc_timestamp_enable(uint32_t edge)
 527:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** {
 1139              		.loc 1 527 1 is_stmt 1 view -0
 1140              		.cfi_startproc
 1141              		@ args = 0, pretend = 0, frame = 0
 1142              		@ frame_needed = 0, uses_anonymous_args = 0
 1143              		@ link register save eliminated.
 528:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     uint32_t reg_ctl = 0U;
 1144              		.loc 1 528 5 view .LVU383
 529:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 530:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* clear the bits to be configured in RTC_CTL */
 531:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     reg_ctl = (uint32_t)(RTC_CTL & (uint32_t)(~(RTC_CTL_TSEG | RTC_CTL_TSEN)));
 1145              		.loc 1 531 5 view .LVU384
 1146              		.loc 1 531 26 is_stmt 0 view .LVU385
 1147 0000 0A4A     		ldr	r2, .L100
 1148 0002 D2F80838 		ldr	r3, [r2, #2056]
 1149              	.LVL66:
 532:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 533:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* new configuration */
 534:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     reg_ctl |= (uint32_t)(edge | RTC_CTL_TSEN);
 1150              		.loc 1 534 5 is_stmt 1 view .LVU386
 531:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 1151              		.loc 1 531 13 is_stmt 0 view .LVU387
 1152 0006 23F40063 		bic	r3, r3, #2048
 1153              	.LVL67:
 531:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 1154              		.loc 1 531 13 view .LVU388
 1155 000a 23F00803 		bic	r3, r3, #8
 535:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 536:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* disable the write protection */
 537:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY1;
 1156              		.loc 1 537 13 view .LVU389
 1157 000e CA21     		movs	r1, #202
 534:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 1158              		.loc 1 534 13 view .LVU390
 1159 0010 0343     		orrs	r3, r3, r0
 1160              		.loc 1 537 13 view .LVU391
 1161 0012 C2F82418 		str	r1, [r2, #2084]
 534:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 1162              		.loc 1 534 13 view .LVU392
 1163 0016 43F40063 		orr	r3, r3, #2048
 1164              	.LVL68:
 1165              		.loc 1 537 5 is_stmt 1 view .LVU393
 538:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY2;
 1166              		.loc 1 538 5 view .LVU394
 1167              		.loc 1 538 13 is_stmt 0 view .LVU395
 1168 001a 5321     		movs	r1, #83
 1169 001c C2F82418 		str	r1, [r2, #2084]
 539:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 540:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_CTL = (uint32_t)reg_ctl;
 1170              		.loc 1 540 5 is_stmt 1 view .LVU396
 1171              		.loc 1 540 13 is_stmt 0 view .LVU397
 1172 0020 C2F80838 		str	r3, [r2, #2056]
 541:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 542:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* enable the write protection */
ARM GAS  /tmp/cc9hWBGK.s 			page 34


 543:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_LOCK_KEY;
 1173              		.loc 1 543 5 is_stmt 1 view .LVU398
 1174              		.loc 1 543 13 is_stmt 0 view .LVU399
 1175 0024 FF23     		movs	r3, #255
 1176              	.LVL69:
 1177              		.loc 1 543 13 view .LVU400
 1178 0026 C2F82438 		str	r3, [r2, #2084]
 1179              	.LVL70:
 544:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** }
 1180              		.loc 1 544 1 view .LVU401
 1181 002a 7047     		bx	lr
 1182              	.L101:
 1183              		.align	2
 1184              	.L100:
 1185 002c 00200040 		.word	1073750016
 1186              		.cfi_endproc
 1187              	.LFE129:
 1189              		.section	.text.rtc_timestamp_disable,"ax",%progbits
 1190              		.align	1
 1191              		.global	rtc_timestamp_disable
 1192              		.syntax unified
 1193              		.thumb
 1194              		.thumb_func
 1196              	rtc_timestamp_disable:
 1197              	.LFB130:
 545:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 546:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** /*!
 547:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \brief    disable RTC time-stamp
 548:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[in]  none
 549:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[out] none
 550:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \retval     none
 551:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** */
 552:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** void rtc_timestamp_disable(void)
 553:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** {
 1198              		.loc 1 553 1 is_stmt 1 view -0
 1199              		.cfi_startproc
 1200              		@ args = 0, pretend = 0, frame = 0
 1201              		@ frame_needed = 0, uses_anonymous_args = 0
 1202              		@ link register save eliminated.
 554:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* disable the write protection */
 555:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY1;
 1203              		.loc 1 555 5 view .LVU403
 1204              		.loc 1 555 13 is_stmt 0 view .LVU404
 1205 0000 084B     		ldr	r3, .L103
 1206 0002 CA22     		movs	r2, #202
 1207 0004 C3F82428 		str	r2, [r3, #2084]
 556:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY2;
 1208              		.loc 1 556 5 is_stmt 1 view .LVU405
 1209              		.loc 1 556 13 is_stmt 0 view .LVU406
 1210 0008 5322     		movs	r2, #83
 1211 000a C3F82428 		str	r2, [r3, #2084]
 557:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 558:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* clear the TSEN bit */
 559:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_CTL &= (uint32_t)(~ RTC_CTL_TSEN);
 1212              		.loc 1 559 5 is_stmt 1 view .LVU407
 1213 000e D3F80828 		ldr	r2, [r3, #2056]
 1214              		.loc 1 559 13 is_stmt 0 view .LVU408
ARM GAS  /tmp/cc9hWBGK.s 			page 35


 1215 0012 22F40062 		bic	r2, r2, #2048
 1216 0016 C3F80828 		str	r2, [r3, #2056]
 560:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 561:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* enable the write protection */
 562:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_LOCK_KEY;
 1217              		.loc 1 562 5 is_stmt 1 view .LVU409
 1218              		.loc 1 562 13 is_stmt 0 view .LVU410
 1219 001a FF22     		movs	r2, #255
 1220 001c C3F82428 		str	r2, [r3, #2084]
 563:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** }
 1221              		.loc 1 563 1 view .LVU411
 1222 0020 7047     		bx	lr
 1223              	.L104:
 1224 0022 00BF     		.align	2
 1225              	.L103:
 1226 0024 00200040 		.word	1073750016
 1227              		.cfi_endproc
 1228              	.LFE130:
 1230              		.section	.text.rtc_timestamp_get,"ax",%progbits
 1231              		.align	1
 1232              		.global	rtc_timestamp_get
 1233              		.syntax unified
 1234              		.thumb
 1235              		.thumb_func
 1237              	rtc_timestamp_get:
 1238              	.LVL71:
 1239              	.LFB131:
 564:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 565:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** /*!
 566:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \brief    get RTC timestamp time and date
 567:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[in]  none
 568:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[out] rtc_timestamp: pointer to a rtc_timestamp_struct structure which contains
 569:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                 parameters for RTC time-stamp configuration
 570:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                 members of the structure and the member values are shown as below:
 571:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                   timestamp_month: RTC_JAN, RTC_FEB, RTC_MAR, RTC_APR, RTC_MAY, RTC_JUN,
 572:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                                        RTC_JUL, RTC_AUG, RTC_SEP, RTC_OCT, RTC_NOV, RTC_DEC
 573:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                   timestamp_date: 0x1 - 0x31(BCD format)
 574:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                   timestamp_day: RTC_MONDAY, RTC_TUESDAY, RTC_WEDSDAY, RTC_THURSDAY, RTC_FRIDAY,
 575:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                                      RTC_SATURDAY, RTC_SUNDAY if RTC_ALARM_WEEKDAY_SELECTED is set
 576:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                   timestamp_hour: 0x0 - 0x12(BCD format) or 0x0 - 0x23(BCD format) depending on the
 577:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                   timestamp_minute: 0x0 - 0x59(BCD format)
 578:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                   timestamp_second: 0x0 - 0x59(BCD format)
 579:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                   am_pm: RTC_AM, RTC_PM
 580:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \retval     none
 581:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** */
 582:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** void rtc_timestamp_get(rtc_timestamp_struct *rtc_timestamp)
 583:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** {
 1240              		.loc 1 583 1 is_stmt 1 view -0
 1241              		.cfi_startproc
 1242              		@ args = 0, pretend = 0, frame = 0
 1243              		@ frame_needed = 0, uses_anonymous_args = 0
 1244              		@ link register save eliminated.
 584:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     uint32_t temp_tts = 0U, temp_dts = 0U;
 1245              		.loc 1 584 5 view .LVU413
 585:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 586:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* get the value of time_stamp registers */
 587:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     temp_tts = (uint32_t)RTC_TTS;
ARM GAS  /tmp/cc9hWBGK.s 			page 36


 1246              		.loc 1 587 5 view .LVU414
 1247              		.loc 1 587 14 is_stmt 0 view .LVU415
 1248 0000 0D4A     		ldr	r2, .L106
 1249 0002 D2F83038 		ldr	r3, [r2, #2096]
 1250              	.LVL72:
 588:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     temp_dts = (uint32_t)RTC_DTS;
 1251              		.loc 1 588 5 is_stmt 1 view .LVU416
 1252              		.loc 1 588 14 is_stmt 0 view .LVU417
 1253 0006 D2F83428 		ldr	r2, [r2, #2100]
 1254              	.LVL73:
 589:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 590:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* get timestamp time and construct the rtc_timestamp_struct structure */
 591:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     rtc_timestamp->am_pm = (uint32_t)(temp_tts & RTC_TTS_PM);
 1255              		.loc 1 591 5 is_stmt 1 view .LVU418
 1256              		.loc 1 591 28 is_stmt 0 view .LVU419
 1257 000a 03F48001 		and	r1, r3, #4194304
 1258              		.loc 1 591 26 view .LVU420
 1259 000e 8160     		str	r1, [r0, #8]
 592:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     rtc_timestamp->timestamp_month = (uint8_t)GET_DTS_MON(temp_dts);
 1260              		.loc 1 592 5 is_stmt 1 view .LVU421
 1261              		.loc 1 592 38 is_stmt 0 view .LVU422
 1262 0010 C2F30421 		ubfx	r1, r2, #8, #5
 1263              		.loc 1 592 36 view .LVU423
 1264 0014 0170     		strb	r1, [r0]
 593:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     rtc_timestamp->timestamp_date = (uint8_t)GET_DTS_DAY(temp_dts);
 1265              		.loc 1 593 5 is_stmt 1 view .LVU424
 1266              		.loc 1 593 37 is_stmt 0 view .LVU425
 1267 0016 02F03F01 		and	r1, r2, #63
 594:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     rtc_timestamp->timestamp_day = (uint8_t)GET_DTS_DOW(temp_dts);
 1268              		.loc 1 594 36 view .LVU426
 1269 001a C2F34232 		ubfx	r2, r2, #13, #3
 1270              	.LVL74:
 1271              		.loc 1 594 34 view .LVU427
 1272 001e 8270     		strb	r2, [r0, #2]
 595:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     rtc_timestamp->timestamp_hour = (uint8_t)GET_TTS_HR(temp_tts);
 1273              		.loc 1 595 37 view .LVU428
 1274 0020 C3F30542 		ubfx	r2, r3, #16, #6
 1275              		.loc 1 595 35 view .LVU429
 1276 0024 C270     		strb	r2, [r0, #3]
 596:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     rtc_timestamp->timestamp_minute = (uint8_t)GET_TTS_MN(temp_tts);
 1277              		.loc 1 596 39 view .LVU430
 1278 0026 C3F30622 		ubfx	r2, r3, #8, #7
 597:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     rtc_timestamp->timestamp_second = (uint8_t)GET_TTS_SC(temp_tts);
 1279              		.loc 1 597 39 view .LVU431
 1280 002a 03F07F03 		and	r3, r3, #127
 1281              	.LVL75:
 593:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     rtc_timestamp->timestamp_day = (uint8_t)GET_DTS_DOW(temp_dts);
 1282              		.loc 1 593 35 view .LVU432
 1283 002e 4170     		strb	r1, [r0, #1]
 594:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     rtc_timestamp->timestamp_hour = (uint8_t)GET_TTS_HR(temp_tts);
 1284              		.loc 1 594 5 is_stmt 1 view .LVU433
 595:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     rtc_timestamp->timestamp_minute = (uint8_t)GET_TTS_MN(temp_tts);
 1285              		.loc 1 595 5 view .LVU434
 596:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     rtc_timestamp->timestamp_second = (uint8_t)GET_TTS_SC(temp_tts);
 1286              		.loc 1 596 5 view .LVU435
 596:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     rtc_timestamp->timestamp_second = (uint8_t)GET_TTS_SC(temp_tts);
 1287              		.loc 1 596 37 is_stmt 0 view .LVU436
ARM GAS  /tmp/cc9hWBGK.s 			page 37


 1288 0030 0271     		strb	r2, [r0, #4]
 1289              		.loc 1 597 5 is_stmt 1 view .LVU437
 1290              		.loc 1 597 37 is_stmt 0 view .LVU438
 1291 0032 4371     		strb	r3, [r0, #5]
 598:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** }
 1292              		.loc 1 598 1 view .LVU439
 1293 0034 7047     		bx	lr
 1294              	.L107:
 1295 0036 00BF     		.align	2
 1296              	.L106:
 1297 0038 00200040 		.word	1073750016
 1298              		.cfi_endproc
 1299              	.LFE131:
 1301              		.section	.text.rtc_timestamp_subsecond_get,"ax",%progbits
 1302              		.align	1
 1303              		.global	rtc_timestamp_subsecond_get
 1304              		.syntax unified
 1305              		.thumb
 1306              		.thumb_func
 1308              	rtc_timestamp_subsecond_get:
 1309              	.LFB132:
 599:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 600:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** /*!
 601:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \brief    get RTC time-stamp subsecond
 602:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[in]  none
 603:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[out] none
 604:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \retval     RTC time-stamp subsecond value
 605:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** */
 606:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** uint32_t rtc_timestamp_subsecond_get(void)
 607:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** {
 1310              		.loc 1 607 1 is_stmt 1 view -0
 1311              		.cfi_startproc
 1312              		@ args = 0, pretend = 0, frame = 0
 1313              		@ frame_needed = 0, uses_anonymous_args = 0
 1314              		@ link register save eliminated.
 608:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     return ((uint32_t)RTC_SSTS);
 1315              		.loc 1 608 5 view .LVU441
 1316              		.loc 1 608 13 is_stmt 0 view .LVU442
 1317 0000 014B     		ldr	r3, .L109
 1318 0002 D3F83808 		ldr	r0, [r3, #2104]
 609:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** }
 1319              		.loc 1 609 1 view .LVU443
 1320 0006 7047     		bx	lr
 1321              	.L110:
 1322              		.align	2
 1323              	.L109:
 1324 0008 00200040 		.word	1073750016
 1325              		.cfi_endproc
 1326              	.LFE132:
 1328              		.section	.text.rtc_timestamp_pin_map,"ax",%progbits
 1329              		.align	1
 1330              		.global	rtc_timestamp_pin_map
 1331              		.syntax unified
 1332              		.thumb
 1333              		.thumb_func
 1335              	rtc_timestamp_pin_map:
 1336              	.LVL76:
ARM GAS  /tmp/cc9hWBGK.s 			page 38


 1337              	.LFB133:
 610:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 611:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** /*!
 612:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \brief    RTC time-stamp mapping
 613:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[in]  rtc_af:
 614:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****       \arg        RTC_AF0_TIMESTAMP: RTC_AF0 use for timestamp
 615:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****       \arg        RTC_AF1_TIMESTAMP: RTC_AF1 use for timestamp
 616:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[out] none
 617:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \retval     none
 618:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** */
 619:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** void rtc_timestamp_pin_map(uint32_t rtc_af)
 620:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** {
 1338              		.loc 1 620 1 is_stmt 1 view -0
 1339              		.cfi_startproc
 1340              		@ args = 0, pretend = 0, frame = 0
 1341              		@ frame_needed = 0, uses_anonymous_args = 0
 1342              		@ link register save eliminated.
 621:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_TAMP &= ~RTC_TAMP_TSSEL;
 1343              		.loc 1 621 5 view .LVU445
 1344 0000 064B     		ldr	r3, .L112
 1345 0002 D3F84028 		ldr	r2, [r3, #2112]
 1346              		.loc 1 621 14 is_stmt 0 view .LVU446
 1347 0006 22F40032 		bic	r2, r2, #131072
 1348 000a C3F84028 		str	r2, [r3, #2112]
 622:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_TAMP |= rtc_af;
 1349              		.loc 1 622 5 is_stmt 1 view .LVU447
 1350 000e D3F84028 		ldr	r2, [r3, #2112]
 1351              		.loc 1 622 14 is_stmt 0 view .LVU448
 1352 0012 0243     		orrs	r2, r2, r0
 1353 0014 C3F84028 		str	r2, [r3, #2112]
 623:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** }
 1354              		.loc 1 623 1 view .LVU449
 1355 0018 7047     		bx	lr
 1356              	.L113:
 1357 001a 00BF     		.align	2
 1358              	.L112:
 1359 001c 00200040 		.word	1073750016
 1360              		.cfi_endproc
 1361              	.LFE133:
 1363              		.section	.text.rtc_tamper_enable,"ax",%progbits
 1364              		.align	1
 1365              		.global	rtc_tamper_enable
 1366              		.syntax unified
 1367              		.thumb
 1368              		.thumb_func
 1370              	rtc_tamper_enable:
 1371              	.LVL77:
 1372              	.LFB134:
 624:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 625:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** /*!
 626:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \brief    enable RTC tamper
 627:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[in]  rtc_tamper: pointer to a rtc_tamper_struct structure which contains
 628:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                 parameters for RTC tamper configuration
 629:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                 members of the structure and the member values are shown as below:
 630:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                   detecting tamper event can using edge mode or level mode
 631:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                   (1) using edge mode configuration:
 632:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                   tamper_source: RTC_TAMPER0, RTC_TAMPER1
ARM GAS  /tmp/cc9hWBGK.s 			page 39


 633:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                   tamper_trigger: RTC_TAMPER_TRIGGER_EDGE_RISING, RTC_TAMPER_TRIGGER_EDGE_FALLING
 634:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                   tamper_filter: RTC_FLT_EDGE
 635:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                   tamper_with_timestamp: DISABLE, ENABLE
 636:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                   (2) using level mode configuration:
 637:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                   tamper_source: RTC_TAMPER0, RTC_TAMPER1
 638:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                   tamper_trigger:RTC_TAMPER_TRIGGER_LEVEL_LOW, RTC_TAMPER_TRIGGER_LEVEL_HIGH
 639:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                   tamper_filter: RTC_FLT_2S, RTC_FLT_4S, RTC_FLT_8S
 640:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                   tamper_sample_frequency: RTC_FREQ_DIV32768, RTC_FREQ_DIV16384, RTC_FREQ_DIV8192,
 641:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                                                RTC_FREQ_DIV4096, RTC_FREQ_DIV2048, RTC_FREQ_DIV1024
 642:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                                                RTC_FREQ_DIV512, RTC_FREQ_DIV256
 643:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                   tamper_precharge_enable: DISABLE, ENABLE
 644:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                   tamper_precharge_time: RTC_PRCH_1C, RTC_PRCH_2C, RTC_PRCH_4C, RTC_PRCH_8C
 645:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                   tamper_with_timestamp: DISABLE, ENABLE
 646:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[out] none
 647:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \retval     none
 648:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** */
 649:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** void rtc_tamper_enable(rtc_tamper_struct *rtc_tamper)
 650:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** {
 1373              		.loc 1 650 1 is_stmt 1 view -0
 1374              		.cfi_startproc
 1375              		@ args = 0, pretend = 0, frame = 0
 1376              		@ frame_needed = 0, uses_anonymous_args = 0
 1377              		@ link register save eliminated.
 651:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* disable tamper */
 652:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_TAMP &= (uint32_t)~(rtc_tamper->tamper_source);
 1378              		.loc 1 652 5 view .LVU451
 1379 0000 2B4B     		ldr	r3, .L131
 1380              		.loc 1 652 27 is_stmt 0 view .LVU452
 1381 0002 0168     		ldr	r1, [r0]
 1382              		.loc 1 652 5 view .LVU453
 1383 0004 D3F84028 		ldr	r2, [r3, #2112]
 1384              		.loc 1 652 14 view .LVU454
 1385 0008 22EA0102 		bic	r2, r2, r1
 1386 000c C3F84028 		str	r2, [r3, #2112]
 653:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 654:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* tamper filter must be used when the tamper source is voltage level detection */
 655:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_TAMP &= (uint32_t)~RTC_TAMP_FLT;
 1387              		.loc 1 655 5 is_stmt 1 view .LVU455
 1388 0010 D3F84028 		ldr	r2, [r3, #2112]
 1389              		.loc 1 655 14 is_stmt 0 view .LVU456
 1390 0014 22F4C052 		bic	r2, r2, #6144
 1391 0018 C3F84028 		str	r2, [r3, #2112]
 656:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 657:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* the tamper source is voltage level detection */
 658:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     if((uint32_t)(rtc_tamper->tamper_filter) != RTC_FLT_EDGE) {
 1392              		.loc 1 658 5 is_stmt 1 view .LVU457
 1393              		.loc 1 658 7 is_stmt 0 view .LVU458
 1394 001c 8268     		ldr	r2, [r0, #8]
 1395 001e DAB1     		cbz	r2, .L115
 659:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         RTC_TAMP &= (uint32_t)~(RTC_TAMP_DISPU | RTC_TAMP_PRCH | RTC_TAMP_FREQ | RTC_TAMP_FLT);
 1396              		.loc 1 659 9 is_stmt 1 view .LVU459
 1397 0020 D3F84028 		ldr	r2, [r3, #2112]
 1398              		.loc 1 659 18 is_stmt 0 view .LVU460
 1399 0024 22F47F42 		bic	r2, r2, #65280
 1400 0028 C3F84028 		str	r2, [r3, #2112]
 660:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 661:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         /* check if the tamper pin need precharge, if need, then configure the precharge time */
ARM GAS  /tmp/cc9hWBGK.s 			page 40


 662:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         if(DISABLE == rtc_tamper->tamper_precharge_enable) {
 1401              		.loc 1 662 9 is_stmt 1 view .LVU461
 1402              		.loc 1 662 11 is_stmt 0 view .LVU462
 1403 002c 027C     		ldrb	r2, [r0, #16]	@ zero_extendqisi2
 1404 002e 002A     		cmp	r2, #0
 1405 0030 38D1     		bne	.L116
 663:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****             RTC_TAMP |= (uint32_t)RTC_TAMP_DISPU;
 1406              		.loc 1 663 13 is_stmt 1 view .LVU463
 1407 0032 D3F84028 		ldr	r2, [r3, #2112]
 1408              		.loc 1 663 22 is_stmt 0 view .LVU464
 1409 0036 42F40042 		orr	r2, r2, #32768
 1410              	.L128:
 664:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         } else {
 665:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****             RTC_TAMP |= (uint32_t)(rtc_tamper->tamper_precharge_time);
 1411              		.loc 1 665 22 view .LVU465
 1412 003a C3F84028 		str	r2, [r3, #2112]
 666:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         }
 667:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 668:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         RTC_TAMP |= (uint32_t)(rtc_tamper->tamper_sample_frequency);
 1413              		.loc 1 668 9 is_stmt 1 view .LVU466
 1414 003e 1C4B     		ldr	r3, .L131
 1415              		.loc 1 668 18 is_stmt 0 view .LVU467
 1416 0040 C168     		ldr	r1, [r0, #12]
 1417              		.loc 1 668 9 view .LVU468
 1418 0042 D3F84028 		ldr	r2, [r3, #2112]
 1419              		.loc 1 668 18 view .LVU469
 1420 0046 0A43     		orrs	r2, r2, r1
 1421 0048 C3F84028 		str	r2, [r3, #2112]
 669:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         RTC_TAMP |= (uint32_t)(rtc_tamper->tamper_filter);
 1422              		.loc 1 669 9 is_stmt 1 view .LVU470
 1423 004c D3F84028 		ldr	r2, [r3, #2112]
 1424              		.loc 1 669 18 is_stmt 0 view .LVU471
 1425 0050 8168     		ldr	r1, [r0, #8]
 1426 0052 0A43     		orrs	r2, r2, r1
 1427 0054 C3F84028 		str	r2, [r3, #2112]
 670:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 671:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         /* configure the tamper trigger */
 672:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         RTC_TAMP &= ((uint32_t)~((rtc_tamper->tamper_source) << RTC_TAMPER_TRIGGER_POS));
 1428              		.loc 1 672 9 is_stmt 1 view .LVU472
 1429              	.L115:
 673:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         if(RTC_TAMPER_TRIGGER_LEVEL_LOW != rtc_tamper->tamper_trigger) {
 674:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****             RTC_TAMP |= (uint32_t)((rtc_tamper->tamper_source) << RTC_TAMPER_TRIGGER_POS);
 675:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         }
 676:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     } else {
 677:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 678:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         /* configure the tamper trigger */
 679:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         RTC_TAMP &= ((uint32_t)~((rtc_tamper->tamper_source) << RTC_TAMPER_TRIGGER_POS));
 1430              		.loc 1 679 9 view .LVU473
 1431 0058 D3F84028 		ldr	r2, [r3, #2112]
 1432              		.loc 1 679 62 is_stmt 0 view .LVU474
 1433 005c 0168     		ldr	r1, [r0]
 1434              		.loc 1 679 18 view .LVU475
 1435 005e 22EA4102 		bic	r2, r2, r1, lsl #1
 1436 0062 C3F84028 		str	r2, [r3, #2112]
 680:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         if(RTC_TAMPER_TRIGGER_EDGE_RISING != rtc_tamper->tamper_trigger) {
 1437              		.loc 1 680 9 is_stmt 1 view .LVU476
 1438              		.loc 1 680 11 is_stmt 0 view .LVU477
ARM GAS  /tmp/cc9hWBGK.s 			page 41


 1439 0066 4268     		ldr	r2, [r0, #4]
 1440 0068 32B1     		cbz	r2, .L119
 681:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****             RTC_TAMP |= (uint32_t)((rtc_tamper->tamper_source) << RTC_TAMPER_TRIGGER_POS);
 1441              		.loc 1 681 13 is_stmt 1 view .LVU478
 1442 006a D3F84028 		ldr	r2, [r3, #2112]
 1443              		.loc 1 681 64 is_stmt 0 view .LVU479
 1444 006e 0168     		ldr	r1, [r0]
 1445              		.loc 1 681 22 view .LVU480
 1446 0070 42EA4102 		orr	r2, r2, r1, lsl #1
 1447 0074 C3F84028 		str	r2, [r3, #2112]
 1448              	.L119:
 682:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         }
 683:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     }
 684:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 685:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_TAMP &= (uint32_t)~RTC_TAMP_TPTS;
 1449              		.loc 1 685 5 is_stmt 1 view .LVU481
 1450 0078 0D4B     		ldr	r3, .L131
 1451 007a D3F84028 		ldr	r2, [r3, #2112]
 1452              		.loc 1 685 14 is_stmt 0 view .LVU482
 1453 007e 22F08002 		bic	r2, r2, #128
 1454 0082 C3F84028 		str	r2, [r3, #2112]
 686:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     if(DISABLE != rtc_tamper->tamper_with_timestamp) {
 1455              		.loc 1 686 5 is_stmt 1 view .LVU483
 1456              		.loc 1 686 7 is_stmt 0 view .LVU484
 1457 0086 027E     		ldrb	r2, [r0, #24]	@ zero_extendqisi2
 1458 0088 2AB1     		cbz	r2, .L121
 687:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         /* the tamper event also cause a time-stamp event */
 688:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         RTC_TAMP |= (uint32_t)RTC_TAMP_TPTS;
 1459              		.loc 1 688 9 is_stmt 1 view .LVU485
 1460 008a D3F84028 		ldr	r2, [r3, #2112]
 1461              		.loc 1 688 18 is_stmt 0 view .LVU486
 1462 008e 42F08002 		orr	r2, r2, #128
 1463 0092 C3F84028 		str	r2, [r3, #2112]
 1464              	.L121:
 689:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     }
 690:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* enable tamper */
 691:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_TAMP |= (uint32_t)(rtc_tamper->tamper_source);
 1465              		.loc 1 691 5 is_stmt 1 view .LVU487
 1466 0096 D3F84028 		ldr	r2, [r3, #2112]
 1467              		.loc 1 691 14 is_stmt 0 view .LVU488
 1468 009a 0168     		ldr	r1, [r0]
 1469 009c 0A43     		orrs	r2, r2, r1
 1470 009e C3F84028 		str	r2, [r3, #2112]
 692:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** }
 1471              		.loc 1 692 1 view .LVU489
 1472 00a2 7047     		bx	lr
 1473              	.L116:
 665:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         }
 1474              		.loc 1 665 13 is_stmt 1 view .LVU490
 1475 00a4 D3F84028 		ldr	r2, [r3, #2112]
 665:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         }
 1476              		.loc 1 665 22 is_stmt 0 view .LVU491
 1477 00a8 4169     		ldr	r1, [r0, #20]
 1478 00aa 0A43     		orrs	r2, r2, r1
 1479 00ac C5E7     		b	.L128
 1480              	.L132:
 1481 00ae 00BF     		.align	2
ARM GAS  /tmp/cc9hWBGK.s 			page 42


 1482              	.L131:
 1483 00b0 00200040 		.word	1073750016
 1484              		.cfi_endproc
 1485              	.LFE134:
 1487              		.section	.text.rtc_tamper_disable,"ax",%progbits
 1488              		.align	1
 1489              		.global	rtc_tamper_disable
 1490              		.syntax unified
 1491              		.thumb
 1492              		.thumb_func
 1494              	rtc_tamper_disable:
 1495              	.LVL78:
 1496              	.LFB135:
 693:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 694:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** /*!
 695:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \brief    disable RTC tamper
 696:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[in]  source: specify which tamper source to be disabled
 697:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****       \arg        RTC_TAMPER0
 698:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****       \arg        RTC_TAMPER1
 699:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[out] none
 700:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \retval     none
 701:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** */
 702:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** void rtc_tamper_disable(uint32_t source)
 703:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** {
 1497              		.loc 1 703 1 is_stmt 1 view -0
 1498              		.cfi_startproc
 1499              		@ args = 0, pretend = 0, frame = 0
 1500              		@ frame_needed = 0, uses_anonymous_args = 0
 1501              		@ link register save eliminated.
 704:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* disable tamper */
 705:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_TAMP &= (uint32_t)~source;
 1502              		.loc 1 705 5 view .LVU493
 1503 0000 034A     		ldr	r2, .L134
 1504 0002 D2F84038 		ldr	r3, [r2, #2112]
 1505              		.loc 1 705 14 is_stmt 0 view .LVU494
 1506 0006 23EA0003 		bic	r3, r3, r0
 1507 000a C2F84038 		str	r3, [r2, #2112]
 706:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 707:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** }
 1508              		.loc 1 707 1 view .LVU495
 1509 000e 7047     		bx	lr
 1510              	.L135:
 1511              		.align	2
 1512              	.L134:
 1513 0010 00200040 		.word	1073750016
 1514              		.cfi_endproc
 1515              	.LFE135:
 1517              		.section	.text.rtc_tamper0_pin_map,"ax",%progbits
 1518              		.align	1
 1519              		.global	rtc_tamper0_pin_map
 1520              		.syntax unified
 1521              		.thumb
 1522              		.thumb_func
 1524              	rtc_tamper0_pin_map:
 1525              	.LVL79:
 1526              	.LFB136:
 708:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
ARM GAS  /tmp/cc9hWBGK.s 			page 43


 709:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** /*!
 710:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \brief    RTC tamper0 mapping
 711:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[in]  rtc_af:
 712:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****       \arg        RTC_AF0_TAMPER0: RTC_AF0 use for tamper0
 713:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****       \arg        RTC_AF1_TAMPER0: RTC_AF1 use for tamper0
 714:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[out] none
 715:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \retval     none
 716:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** */
 717:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** void rtc_tamper0_pin_map(uint32_t rtc_af)
 718:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** {
 1527              		.loc 1 718 1 is_stmt 1 view -0
 1528              		.cfi_startproc
 1529              		@ args = 0, pretend = 0, frame = 0
 1530              		@ frame_needed = 0, uses_anonymous_args = 0
 1531              		@ link register save eliminated.
 719:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_TAMP &= ~(RTC_TAMP_TP0EN | RTC_TAMP_TP0SEL);
 1532              		.loc 1 719 5 view .LVU497
 1533 0000 064B     		ldr	r3, .L137
 1534 0002 D3F84028 		ldr	r2, [r3, #2112]
 1535              		.loc 1 719 14 is_stmt 0 view .LVU498
 1536 0006 22F00112 		bic	r2, r2, #65537
 1537 000a C3F84028 		str	r2, [r3, #2112]
 720:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_TAMP |= rtc_af;
 1538              		.loc 1 720 5 is_stmt 1 view .LVU499
 1539 000e D3F84028 		ldr	r2, [r3, #2112]
 1540              		.loc 1 720 14 is_stmt 0 view .LVU500
 1541 0012 0243     		orrs	r2, r2, r0
 1542 0014 C3F84028 		str	r2, [r3, #2112]
 721:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** }
 1543              		.loc 1 721 1 view .LVU501
 1544 0018 7047     		bx	lr
 1545              	.L138:
 1546 001a 00BF     		.align	2
 1547              	.L137:
 1548 001c 00200040 		.word	1073750016
 1549              		.cfi_endproc
 1550              	.LFE136:
 1552              		.section	.text.rtc_interrupt_enable,"ax",%progbits
 1553              		.align	1
 1554              		.global	rtc_interrupt_enable
 1555              		.syntax unified
 1556              		.thumb
 1557              		.thumb_func
 1559              	rtc_interrupt_enable:
 1560              	.LVL80:
 1561              	.LFB137:
 722:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 723:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** /*!
 724:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \brief    enable specified RTC interrupt
 725:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[in]  interrupt: specify which interrupt source to be enabled
 726:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****       \arg        RTC_INT_TIMESTAMP: timestamp interrupt
 727:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****       \arg        RTC_INT_ALARM0: alarm0 interrupt
 728:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****       \arg        RTC_INT_ALARM1: alarm1 interrupt
 729:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****       \arg        RTC_INT_TAMP: tamper detection interrupt
 730:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****       \arg        RTC_INT_WAKEUP: wakeup timer interrupt
 731:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[out] none
 732:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \retval     none
ARM GAS  /tmp/cc9hWBGK.s 			page 44


 733:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** */
 734:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** void rtc_interrupt_enable(uint32_t interrupt)
 735:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** {
 1562              		.loc 1 735 1 is_stmt 1 view -0
 1563              		.cfi_startproc
 1564              		@ args = 0, pretend = 0, frame = 0
 1565              		@ frame_needed = 0, uses_anonymous_args = 0
 1566              		@ link register save eliminated.
 736:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* disable the write protection */
 737:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY1;
 1567              		.loc 1 737 5 view .LVU503
 1568              		.loc 1 737 13 is_stmt 0 view .LVU504
 1569 0000 0C4B     		ldr	r3, .L140
 1570 0002 CA22     		movs	r2, #202
 1571 0004 C3F82428 		str	r2, [r3, #2084]
 738:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY2;
 1572              		.loc 1 738 5 is_stmt 1 view .LVU505
 1573              		.loc 1 738 13 is_stmt 0 view .LVU506
 1574 0008 5322     		movs	r2, #83
 1575 000a C3F82428 		str	r2, [r3, #2084]
 739:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 740:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* enable the interrupts in RTC_CTL register */
 741:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_CTL |= (uint32_t)(interrupt & (uint32_t)~RTC_TAMP_TPIE);
 1576              		.loc 1 741 5 is_stmt 1 view .LVU507
 1577 000e D3F80818 		ldr	r1, [r3, #2056]
 1578              		.loc 1 741 16 is_stmt 0 view .LVU508
 1579 0012 20F00402 		bic	r2, r0, #4
 1580              		.loc 1 741 13 view .LVU509
 1581 0016 0A43     		orrs	r2, r2, r1
 1582 0018 C3F80828 		str	r2, [r3, #2056]
 742:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* enable the interrupts in RTC_TAMP register */
 743:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_TAMP |= (uint32_t)(interrupt & RTC_TAMP_TPIE);
 1583              		.loc 1 743 5 is_stmt 1 view .LVU510
 1584 001c D3F84028 		ldr	r2, [r3, #2112]
 1585              		.loc 1 743 17 is_stmt 0 view .LVU511
 1586 0020 00F00400 		and	r0, r0, #4
 1587              	.LVL81:
 1588              		.loc 1 743 14 view .LVU512
 1589 0024 1043     		orrs	r0, r0, r2
 744:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 745:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* enable the write protection */
 746:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_LOCK_KEY;
 1590              		.loc 1 746 13 view .LVU513
 1591 0026 FF22     		movs	r2, #255
 743:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 1592              		.loc 1 743 14 view .LVU514
 1593 0028 C3F84008 		str	r0, [r3, #2112]
 1594              		.loc 1 746 5 is_stmt 1 view .LVU515
 1595              		.loc 1 746 13 is_stmt 0 view .LVU516
 1596 002c C3F82428 		str	r2, [r3, #2084]
 747:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** }
 1597              		.loc 1 747 1 view .LVU517
 1598 0030 7047     		bx	lr
 1599              	.L141:
 1600 0032 00BF     		.align	2
 1601              	.L140:
 1602 0034 00200040 		.word	1073750016
ARM GAS  /tmp/cc9hWBGK.s 			page 45


 1603              		.cfi_endproc
 1604              	.LFE137:
 1606              		.section	.text.rtc_interrupt_disable,"ax",%progbits
 1607              		.align	1
 1608              		.global	rtc_interrupt_disable
 1609              		.syntax unified
 1610              		.thumb
 1611              		.thumb_func
 1613              	rtc_interrupt_disable:
 1614              	.LVL82:
 1615              	.LFB138:
 748:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 749:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** /*!
 750:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \brief    disble specified RTC interrupt
 751:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[in]  interrupt: specify which interrupt source to be disabled
 752:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****       \arg        RTC_INT_TIMESTAMP: timestamp interrupt
 753:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****       \arg        RTC_INT_ALARM0: alarm interrupt
 754:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****       \arg        RTC_INT_ALARM1: alarm interrupt
 755:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****       \arg        RTC_INT_TAMP: tamper detection interrupt
 756:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****       \arg        RTC_INT_WAKEUP: wakeup timer interrupt
 757:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[out] none
 758:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \retval     none
 759:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** */
 760:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** void rtc_interrupt_disable(uint32_t interrupt)
 761:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** {
 1616              		.loc 1 761 1 is_stmt 1 view -0
 1617              		.cfi_startproc
 1618              		@ args = 0, pretend = 0, frame = 0
 1619              		@ frame_needed = 0, uses_anonymous_args = 0
 1620              		@ link register save eliminated.
 762:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* disable the write protection */
 763:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY1;
 1621              		.loc 1 763 5 view .LVU519
 1622              		.loc 1 763 13 is_stmt 0 view .LVU520
 1623 0000 0D4B     		ldr	r3, .L143
 1624 0002 CA22     		movs	r2, #202
 1625 0004 C3F82428 		str	r2, [r3, #2084]
 764:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY2;
 1626              		.loc 1 764 5 is_stmt 1 view .LVU521
 1627              		.loc 1 764 13 is_stmt 0 view .LVU522
 1628 0008 5322     		movs	r2, #83
 1629 000a C3F82428 		str	r2, [r3, #2084]
 765:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 766:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* disable the interrupts in RTC_CTL register */
 767:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_CTL &= (uint32_t)~(interrupt & (uint32_t)~RTC_TAMP_TPIE);
 1630              		.loc 1 767 5 is_stmt 1 view .LVU523
 1631 000e D3F80828 		ldr	r2, [r3, #2056]
 1632              		.loc 1 767 38 is_stmt 0 view .LVU524
 1633 0012 20F00401 		bic	r1, r0, #4
 1634              		.loc 1 767 13 view .LVU525
 1635 0016 22EA0102 		bic	r2, r2, r1
 1636 001a C3F80828 		str	r2, [r3, #2056]
 768:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* disable the interrupts in RTC_TAMP register */
 769:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_TAMP &= (uint32_t)~(interrupt & RTC_TAMP_TPIE);
 1637              		.loc 1 769 5 is_stmt 1 view .LVU526
 1638 001e D3F84028 		ldr	r2, [r3, #2112]
 1639              		.loc 1 769 39 is_stmt 0 view .LVU527
ARM GAS  /tmp/cc9hWBGK.s 			page 46


 1640 0022 00F00400 		and	r0, r0, #4
 1641              	.LVL83:
 1642              		.loc 1 769 14 view .LVU528
 1643 0026 22EA0002 		bic	r2, r2, r0
 1644 002a C3F84028 		str	r2, [r3, #2112]
 770:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 771:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* enable the write protection */
 772:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_LOCK_KEY;
 1645              		.loc 1 772 5 is_stmt 1 view .LVU529
 1646              		.loc 1 772 13 is_stmt 0 view .LVU530
 1647 002e FF22     		movs	r2, #255
 1648 0030 C3F82428 		str	r2, [r3, #2084]
 773:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** }
 1649              		.loc 1 773 1 view .LVU531
 1650 0034 7047     		bx	lr
 1651              	.L144:
 1652 0036 00BF     		.align	2
 1653              	.L143:
 1654 0038 00200040 		.word	1073750016
 1655              		.cfi_endproc
 1656              	.LFE138:
 1658              		.section	.text.rtc_flag_get,"ax",%progbits
 1659              		.align	1
 1660              		.global	rtc_flag_get
 1661              		.syntax unified
 1662              		.thumb
 1663              		.thumb_func
 1665              	rtc_flag_get:
 1666              	.LVL84:
 1667              	.LFB139:
 774:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 775:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** /*!
 776:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \brief    check specified flag
 777:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[in]  flag: specify which flag to check
 778:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****       \arg        RTC_STAT_SCP: smooth calibration pending flag
 779:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****       \arg        RTC_FLAG_TP1: RTC tamper 1 detected flag
 780:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****       \arg        RTC_FLAG_TP0: RTC tamper 0 detected flag
 781:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****       \arg        RTC_FLAG_TSOVR: time-stamp overflow flag
 782:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****       \arg        RTC_FLAG_TS: time-stamp flag
 783:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****       \arg        RTC_FLAG_ALRM0: alarm0 occurs flag
 784:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****       \arg        RTC_FLAG_ALRM1: alarm1 occurs flag
 785:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****       \arg        RTC_FLAG_WT: wakeup timer occurs flag
 786:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****       \arg        RTC_FLAG_INIT: initialization state flag
 787:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****       \arg        RTC_FLAG_RSYN: register synchronization flag
 788:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****       \arg        RTC_FLAG_YCM: year configuration mark status flag
 789:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****       \arg        RTC_FLAG_SOP: shift function operation pending flag
 790:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****       \arg        RTC_FLAG_ALRM0W: alarm0 configuration can be write flag
 791:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****       \arg        RTC_FLAG_ALRM1W: alarm1 configuration can be write flag
 792:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****       \arg        RTC_FLAG_WTW: wakeup timer can be write flag
 793:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[out] none
 794:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \retval     FlagStatus: SET or RESET
 795:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** */
 796:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** FlagStatus rtc_flag_get(uint32_t flag)
 797:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** {
 1668              		.loc 1 797 1 is_stmt 1 view -0
 1669              		.cfi_startproc
 1670              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /tmp/cc9hWBGK.s 			page 47


 1671              		@ frame_needed = 0, uses_anonymous_args = 0
 1672              		@ link register save eliminated.
 798:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     FlagStatus flag_state = RESET;
 1673              		.loc 1 798 5 view .LVU533
 799:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 800:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     if((uint32_t)RESET != (RTC_STAT & flag)) {
 1674              		.loc 1 800 5 view .LVU534
 1675              		.loc 1 800 28 is_stmt 0 view .LVU535
 1676 0000 034B     		ldr	r3, .L146
 1677 0002 D3F80C38 		ldr	r3, [r3, #2060]
 1678              	.LVL85:
 801:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         flag_state = SET;
 802:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     }
 803:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     return flag_state;
 1679              		.loc 1 803 5 is_stmt 1 view .LVU536
 800:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         flag_state = SET;
 1680              		.loc 1 800 7 is_stmt 0 view .LVU537
 1681 0006 0342     		tst	r3, r0
 804:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** }
 1682              		.loc 1 804 1 view .LVU538
 1683 0008 14BF     		ite	ne
 1684 000a 0120     		movne	r0, #1
 1685              	.LVL86:
 1686              		.loc 1 804 1 view .LVU539
 1687 000c 0020     		moveq	r0, #0
 1688 000e 7047     		bx	lr
 1689              	.L147:
 1690              		.align	2
 1691              	.L146:
 1692 0010 00200040 		.word	1073750016
 1693              		.cfi_endproc
 1694              	.LFE139:
 1696              		.section	.text.rtc_flag_clear,"ax",%progbits
 1697              		.align	1
 1698              		.global	rtc_flag_clear
 1699              		.syntax unified
 1700              		.thumb
 1701              		.thumb_func
 1703              	rtc_flag_clear:
 1704              	.LVL87:
 1705              	.LFB140:
 805:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 806:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** /*!
 807:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \brief    clear specified flag
 808:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****       \arg        RTC_FLAG_TP1: RTC tamper 1 detected flag
 809:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****       \arg        RTC_FLAG_TP0: RTC tamper 0 detected flag
 810:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****       \arg        RTC_FLAG_TSOVR: time-stamp overflow flag
 811:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****       \arg        RTC_FLAG_TS: time-stamp flag
 812:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****       \arg        RTC_FLAG_WT: wakeup timer occurs flag
 813:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****       \arg        RTC_FLAG_ALARM0: alarm0 occurs flag
 814:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****       \arg        RTC_FLAG_ALARM1: alarm1 occurs flag
 815:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****       \arg        RTC_FLAG_RSYN: register synchronization flag
 816:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[out] none
 817:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \retval     none
 818:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** */
 819:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** void rtc_flag_clear(uint32_t flag)
 820:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** {
ARM GAS  /tmp/cc9hWBGK.s 			page 48


 1706              		.loc 1 820 1 is_stmt 1 view -0
 1707              		.cfi_startproc
 1708              		@ args = 0, pretend = 0, frame = 0
 1709              		@ frame_needed = 0, uses_anonymous_args = 0
 1710              		@ link register save eliminated.
 821:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_STAT &= (uint32_t)(~flag);
 1711              		.loc 1 821 5 view .LVU541
 1712 0000 034A     		ldr	r2, .L149
 1713 0002 D2F80C38 		ldr	r3, [r2, #2060]
 1714              		.loc 1 821 14 is_stmt 0 view .LVU542
 1715 0006 23EA0003 		bic	r3, r3, r0
 1716 000a C2F80C38 		str	r3, [r2, #2060]
 822:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** }
 1717              		.loc 1 822 1 view .LVU543
 1718 000e 7047     		bx	lr
 1719              	.L150:
 1720              		.align	2
 1721              	.L149:
 1722 0010 00200040 		.word	1073750016
 1723              		.cfi_endproc
 1724              	.LFE140:
 1726              		.section	.text.rtc_alarm_output_config,"ax",%progbits
 1727              		.align	1
 1728              		.global	rtc_alarm_output_config
 1729              		.syntax unified
 1730              		.thumb
 1731              		.thumb_func
 1733              	rtc_alarm_output_config:
 1734              	.LVL88:
 1735              	.LFB141:
 823:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 824:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** /*!
 825:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \brief    configure rtc alarm output source
 826:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[in]  source: specify signal to output
 827:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****       \arg        RTC_ALARM0_HIGH: when the  alarm0 flag is set, the output pin is high
 828:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****       \arg        RTC_ALARM0_LOW: when the  alarm0 flag is set, the output pin is low
 829:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****       \arg        RTC_ALARM1_HIGH: when the  alarm1 flag is set, the output pin is high
 830:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****       \arg        RTC_ALARM1_LOW: when the  alarm1 flag is set, the output pin is low
 831:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****       \arg        RTC_WAKEUP_HIGH: when the  wakeup flag is set, the output pin is high
 832:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****       \arg        RTC_WAKEUP_LOW: when the  wakeup flag is set, the output pin is low
 833:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[in]  mode: specify the output pin mode when output alarm signal
 834:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****       \arg        RTC_ALARM_OUTPUT_OD: open drain mode
 835:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****       \arg        RTC_ALARM_OUTPUT_PP: push pull mode
 836:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[out] none
 837:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \retval     none
 838:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** */
 839:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** void rtc_alarm_output_config(uint32_t source, uint32_t mode)
 840:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** {
 1736              		.loc 1 840 1 is_stmt 1 view -0
 1737              		.cfi_startproc
 1738              		@ args = 0, pretend = 0, frame = 0
 1739              		@ frame_needed = 0, uses_anonymous_args = 0
 1740              		@ link register save eliminated.
 841:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* disable the write protection */
 842:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY1;
 1741              		.loc 1 842 5 view .LVU545
 1742              		.loc 1 842 13 is_stmt 0 view .LVU546
ARM GAS  /tmp/cc9hWBGK.s 			page 49


 1743 0000 104B     		ldr	r3, .L152
 1744 0002 CA22     		movs	r2, #202
 1745 0004 C3F82428 		str	r2, [r3, #2084]
 843:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY2;
 1746              		.loc 1 843 5 is_stmt 1 view .LVU547
 1747              		.loc 1 843 13 is_stmt 0 view .LVU548
 1748 0008 5322     		movs	r2, #83
 1749 000a C3F82428 		str	r2, [r3, #2084]
 844:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 845:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_CTL &= ~(RTC_CTL_OS | RTC_CTL_OPOL);
 1750              		.loc 1 845 5 is_stmt 1 view .LVU549
 1751 000e D3F80828 		ldr	r2, [r3, #2056]
 1752              		.loc 1 845 13 is_stmt 0 view .LVU550
 1753 0012 22F4E002 		bic	r2, r2, #7340032
 1754 0016 C3F80828 		str	r2, [r3, #2056]
 846:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_TAMP &= ~RTC_TAMP_AOT;
 1755              		.loc 1 846 5 is_stmt 1 view .LVU551
 1756 001a D3F84028 		ldr	r2, [r3, #2112]
 1757              		.loc 1 846 14 is_stmt 0 view .LVU552
 1758 001e 22F48022 		bic	r2, r2, #262144
 1759 0022 C3F84028 		str	r2, [r3, #2112]
 847:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 848:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_CTL |= (uint32_t)(source);
 1760              		.loc 1 848 5 is_stmt 1 view .LVU553
 1761 0026 D3F80828 		ldr	r2, [r3, #2056]
 1762              		.loc 1 848 13 is_stmt 0 view .LVU554
 1763 002a 0243     		orrs	r2, r2, r0
 1764 002c C3F80828 		str	r2, [r3, #2056]
 849:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* alarm output */
 850:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_TAMP |= (uint32_t)(mode);
 1765              		.loc 1 850 5 is_stmt 1 view .LVU555
 1766 0030 D3F84028 		ldr	r2, [r3, #2112]
 1767              		.loc 1 850 14 is_stmt 0 view .LVU556
 1768 0034 0A43     		orrs	r2, r2, r1
 1769 0036 C3F84028 		str	r2, [r3, #2112]
 851:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 852:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* enable the write protection */
 853:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_LOCK_KEY;
 1770              		.loc 1 853 5 is_stmt 1 view .LVU557
 1771              		.loc 1 853 13 is_stmt 0 view .LVU558
 1772 003a FF22     		movs	r2, #255
 1773 003c C3F82428 		str	r2, [r3, #2084]
 854:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** }
 1774              		.loc 1 854 1 view .LVU559
 1775 0040 7047     		bx	lr
 1776              	.L153:
 1777 0042 00BF     		.align	2
 1778              	.L152:
 1779 0044 00200040 		.word	1073750016
 1780              		.cfi_endproc
 1781              	.LFE141:
 1783              		.section	.text.rtc_calibration_output_config,"ax",%progbits
 1784              		.align	1
 1785              		.global	rtc_calibration_output_config
 1786              		.syntax unified
 1787              		.thumb
 1788              		.thumb_func
ARM GAS  /tmp/cc9hWBGK.s 			page 50


 1790              	rtc_calibration_output_config:
 1791              	.LVL89:
 1792              	.LFB142:
 855:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 856:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** /*!
 857:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \brief    configure rtc calibration output source
 858:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[in]  source: specify signal to output
 859:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****       \arg        RTC_CALIBRATION_512HZ: when the LSE freqency is 32768Hz and the RTC_PSC
 860:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                                          is the default value, output 512Hz signal
 861:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****       \arg        RTC_CALIBRATION_1HZ: when the LSE freqency is 32768Hz and the RTC_PSC
 862:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                                        is the default value, output 1Hz signal
 863:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[out] none
 864:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \retval     none
 865:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** */
 866:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** void rtc_calibration_output_config(uint32_t source)
 867:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** {
 1793              		.loc 1 867 1 is_stmt 1 view -0
 1794              		.cfi_startproc
 1795              		@ args = 0, pretend = 0, frame = 0
 1796              		@ frame_needed = 0, uses_anonymous_args = 0
 1797              		@ link register save eliminated.
 868:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* disable the write protection */
 869:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY1;
 1798              		.loc 1 869 5 view .LVU561
 1799              		.loc 1 869 13 is_stmt 0 view .LVU562
 1800 0000 0A4B     		ldr	r3, .L155
 1801 0002 CA22     		movs	r2, #202
 1802 0004 C3F82428 		str	r2, [r3, #2084]
 870:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY2;
 1803              		.loc 1 870 5 is_stmt 1 view .LVU563
 1804              		.loc 1 870 13 is_stmt 0 view .LVU564
 1805 0008 5322     		movs	r2, #83
 1806 000a C3F82428 		str	r2, [r3, #2084]
 871:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 872:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_CTL &= (uint32_t)~(RTC_CTL_COEN | RTC_CTL_COS);
 1807              		.loc 1 872 5 is_stmt 1 view .LVU565
 1808 000e D3F80828 		ldr	r2, [r3, #2056]
 1809              		.loc 1 872 13 is_stmt 0 view .LVU566
 1810 0012 22F40802 		bic	r2, r2, #8912896
 1811 0016 C3F80828 		str	r2, [r3, #2056]
 873:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 874:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_CTL |= (uint32_t)(source);
 1812              		.loc 1 874 5 is_stmt 1 view .LVU567
 1813 001a D3F80828 		ldr	r2, [r3, #2056]
 1814              		.loc 1 874 13 is_stmt 0 view .LVU568
 1815 001e 0243     		orrs	r2, r2, r0
 1816 0020 C3F80828 		str	r2, [r3, #2056]
 875:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* enable the write protection */
 876:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_LOCK_KEY;
 1817              		.loc 1 876 5 is_stmt 1 view .LVU569
 1818              		.loc 1 876 13 is_stmt 0 view .LVU570
 1819 0024 FF22     		movs	r2, #255
 1820 0026 C3F82428 		str	r2, [r3, #2084]
 877:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** }
 1821              		.loc 1 877 1 view .LVU571
 1822 002a 7047     		bx	lr
 1823              	.L156:
ARM GAS  /tmp/cc9hWBGK.s 			page 51


 1824              		.align	2
 1825              	.L155:
 1826 002c 00200040 		.word	1073750016
 1827              		.cfi_endproc
 1828              	.LFE142:
 1830              		.section	.text.rtc_hour_adjust,"ax",%progbits
 1831              		.align	1
 1832              		.global	rtc_hour_adjust
 1833              		.syntax unified
 1834              		.thumb
 1835              		.thumb_func
 1837              	rtc_hour_adjust:
 1838              	.LVL90:
 1839              	.LFB143:
 878:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 879:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** /*!
 880:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \brief    adjust the daylight saving time by adding or substracting one hour from the current t
 881:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[in]  operation: hour adjustment operation
 882:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****       \arg        RTC_CTL_A1H: add one hour
 883:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****       \arg        RTC_CTL_S1H: substract one hour
 884:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[out] none
 885:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \retval     none
 886:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** */
 887:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** void rtc_hour_adjust(uint32_t operation)
 888:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** {
 1840              		.loc 1 888 1 is_stmt 1 view -0
 1841              		.cfi_startproc
 1842              		@ args = 0, pretend = 0, frame = 0
 1843              		@ frame_needed = 0, uses_anonymous_args = 0
 1844              		@ link register save eliminated.
 889:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* disable the write protection */
 890:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY1;
 1845              		.loc 1 890 5 view .LVU573
 1846              		.loc 1 890 13 is_stmt 0 view .LVU574
 1847 0000 074B     		ldr	r3, .L158
 1848 0002 CA22     		movs	r2, #202
 1849 0004 C3F82428 		str	r2, [r3, #2084]
 891:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY2;
 1850              		.loc 1 891 5 is_stmt 1 view .LVU575
 1851              		.loc 1 891 13 is_stmt 0 view .LVU576
 1852 0008 5322     		movs	r2, #83
 1853 000a C3F82428 		str	r2, [r3, #2084]
 892:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 893:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_CTL |= (uint32_t)(operation);
 1854              		.loc 1 893 5 is_stmt 1 view .LVU577
 1855 000e D3F80828 		ldr	r2, [r3, #2056]
 1856              		.loc 1 893 13 is_stmt 0 view .LVU578
 1857 0012 0243     		orrs	r2, r2, r0
 1858 0014 C3F80828 		str	r2, [r3, #2056]
 894:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 895:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* enable the write protection */
 896:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_LOCK_KEY;
 1859              		.loc 1 896 5 is_stmt 1 view .LVU579
 1860              		.loc 1 896 13 is_stmt 0 view .LVU580
 1861 0018 FF22     		movs	r2, #255
 1862 001a C3F82428 		str	r2, [r3, #2084]
 897:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** }
ARM GAS  /tmp/cc9hWBGK.s 			page 52


 1863              		.loc 1 897 1 view .LVU581
 1864 001e 7047     		bx	lr
 1865              	.L159:
 1866              		.align	2
 1867              	.L158:
 1868 0020 00200040 		.word	1073750016
 1869              		.cfi_endproc
 1870              	.LFE143:
 1872              		.section	.text.rtc_second_adjust,"ax",%progbits
 1873              		.align	1
 1874              		.global	rtc_second_adjust
 1875              		.syntax unified
 1876              		.thumb
 1877              		.thumb_func
 1879              	rtc_second_adjust:
 1880              	.LVL91:
 1881              	.LFB144:
 898:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 899:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** /*!
 900:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \brief    adjust RTC second or subsecond value of current time
 901:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[in]  add: add 1s to current time or not
 902:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****       \arg        RTC_SHIFT_ADD1S_RESET: no effect
 903:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****       \arg        RTC_SHIFT_ADD1S_SET: add 1s to current time
 904:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[in]  minus: number of subsecond to minus from current time(0x0 - 0x7FFF)
 905:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[out] none
 906:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \retval     ErrStatus: ERROR or SUCCESS
 907:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** */
 908:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** ErrStatus rtc_second_adjust(uint32_t add, uint32_t minus)
 909:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** {
 1882              		.loc 1 909 1 is_stmt 1 view -0
 1883              		.cfi_startproc
 1884              		@ args = 0, pretend = 0, frame = 8
 1885              		@ frame_needed = 0, uses_anonymous_args = 0
 910:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     volatile uint32_t time_index = RTC_SHIFTCTL_TIMEOUT;
 1886              		.loc 1 910 5 view .LVU583
 909:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     volatile uint32_t time_index = RTC_SHIFTCTL_TIMEOUT;
 1887              		.loc 1 909 1 is_stmt 0 view .LVU584
 1888 0000 13B5     		push	{r0, r1, r4, lr}
 1889              	.LCFI16:
 1890              		.cfi_def_cfa_offset 16
 1891              		.cfi_offset 4, -8
 1892              		.cfi_offset 14, -4
 1893              		.loc 1 910 23 view .LVU585
 1894 0002 4FF48053 		mov	r3, #4096
 1895 0006 0193     		str	r3, [sp, #4]
 911:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     ErrStatus error_status = ERROR;
 1896              		.loc 1 911 5 is_stmt 1 view .LVU586
 1897              	.LVL92:
 912:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     uint32_t flag_status = RESET;
 1898              		.loc 1 912 5 view .LVU587
 913:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     uint32_t temp = 0U;
 1899              		.loc 1 913 5 view .LVU588
 914:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* disable the write protection */
 915:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY1;
 1900              		.loc 1 915 5 view .LVU589
 1901              		.loc 1 915 13 is_stmt 0 view .LVU590
 1902 0008 124B     		ldr	r3, .L169
ARM GAS  /tmp/cc9hWBGK.s 			page 53


 1903 000a CA22     		movs	r2, #202
 1904 000c C3F82428 		str	r2, [r3, #2084]
 916:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY2;
 1905              		.loc 1 916 5 is_stmt 1 view .LVU591
 1906              		.loc 1 916 13 is_stmt 0 view .LVU592
 1907 0010 5322     		movs	r2, #83
 1908 0012 C3F82428 		str	r2, [r3, #2084]
 1909              	.LVL93:
 1910              	.L162:
 917:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 918:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* check if a shift operation is ongoing */
 919:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     do {
 1911              		.loc 1 919 5 is_stmt 1 discriminator 2 view .LVU593
 920:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         flag_status = RTC_STAT & RTC_STAT_SOPF;
 1912              		.loc 1 920 9 discriminator 2 view .LVU594
 1913              		.loc 1 920 23 is_stmt 0 discriminator 2 view .LVU595
 1914 0016 D3F80C28 		ldr	r2, [r3, #2060]
 921:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     } while((--time_index > 0U) && ((uint32_t)RESET != flag_status));
 1915              		.loc 1 921 14 discriminator 2 view .LVU596
 1916 001a 019C     		ldr	r4, [sp, #4]
 1917 001c 013C     		subs	r4, r4, #1
 920:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         flag_status = RTC_STAT & RTC_STAT_SOPF;
 1918              		.loc 1 920 21 discriminator 2 view .LVU597
 1919 001e 02F00802 		and	r2, r2, #8
 1920              	.LVL94:
 1921              		.loc 1 921 33 is_stmt 1 discriminator 2 view .LVU598
 1922 0022 0194     		str	r4, [sp, #4]
 1923 0024 0CB1     		cbz	r4, .L161
 1924              		.loc 1 921 33 is_stmt 0 discriminator 1 view .LVU599
 1925 0026 002A     		cmp	r2, #0
 1926 0028 F5D1     		bne	.L162
 1927              	.L161:
 922:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 923:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* check if the function of reference clock detection is disabled */
 924:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     temp = RTC_CTL & RTC_CTL_REFEN;
 1928              		.loc 1 924 5 is_stmt 1 view .LVU600
 1929              		.loc 1 924 12 is_stmt 0 view .LVU601
 1930 002a D3F80848 		ldr	r4, [r3, #2056]
 1931              	.LVL95:
 925:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     if((RESET == flag_status) && (RESET == temp)) {
 1932              		.loc 1 925 5 is_stmt 1 view .LVU602
 924:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     if((RESET == flag_status) && (RESET == temp)) {
 1933              		.loc 1 924 10 is_stmt 0 view .LVU603
 1934 002e 04F01004 		and	r4, r4, #16
 1935              	.LVL96:
 1936              		.loc 1 925 31 view .LVU604
 1937 0032 1443     		orrs	r4, r4, r2
 1938              	.LVL97:
 1939              		.loc 1 925 31 view .LVU605
 1940 0034 0CD1     		bne	.L164
 926:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         RTC_SHIFTCTL = (uint32_t)(add | SHIFTCTL_SFS(minus));
 1941              		.loc 1 926 9 is_stmt 1 view .LVU606
 1942              		.loc 1 926 41 is_stmt 0 view .LVU607
 1943 0036 C1F30E01 		ubfx	r1, r1, #0, #15
 1944              	.LVL98:
 1945              		.loc 1 926 24 view .LVU608
 1946 003a 0843     		orrs	r0, r0, r1
ARM GAS  /tmp/cc9hWBGK.s 			page 54


 1947              	.LVL99:
 1948              		.loc 1 926 22 view .LVU609
 1949 003c C3F82C08 		str	r0, [r3, #2092]
 927:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         error_status = rtc_register_sync_wait();
 1950              		.loc 1 927 9 is_stmt 1 view .LVU610
 1951              		.loc 1 927 24 is_stmt 0 view .LVU611
 1952 0040 FFF7FEFF 		bl	rtc_register_sync_wait
 1953              	.LVL100:
 1954              	.L163:
 928:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     }
 929:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 930:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* enable the write protection */
 931:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_LOCK_KEY;
 1955              		.loc 1 931 5 is_stmt 1 view .LVU612
 1956              		.loc 1 931 13 is_stmt 0 view .LVU613
 1957 0044 034B     		ldr	r3, .L169
 1958 0046 FF22     		movs	r2, #255
 1959 0048 C3F82428 		str	r2, [r3, #2084]
 932:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 933:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     return error_status;
 1960              		.loc 1 933 5 is_stmt 1 view .LVU614
 934:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** }
 1961              		.loc 1 934 1 is_stmt 0 view .LVU615
 1962 004c 02B0     		add	sp, sp, #8
 1963              	.LCFI17:
 1964              		.cfi_remember_state
 1965              		.cfi_def_cfa_offset 8
 1966              		@ sp needed
 1967 004e 10BD     		pop	{r4, pc}
 1968              	.LVL101:
 1969              	.L164:
 1970              	.LCFI18:
 1971              		.cfi_restore_state
 911:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     uint32_t flag_status = RESET;
 1972              		.loc 1 911 15 view .LVU616
 1973 0050 0020     		movs	r0, #0
 1974              	.LVL102:
 911:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     uint32_t flag_status = RESET;
 1975              		.loc 1 911 15 view .LVU617
 1976 0052 F7E7     		b	.L163
 1977              	.L170:
 1978              		.align	2
 1979              	.L169:
 1980 0054 00200040 		.word	1073750016
 1981              		.cfi_endproc
 1982              	.LFE144:
 1984              		.section	.text.rtc_bypass_shadow_enable,"ax",%progbits
 1985              		.align	1
 1986              		.global	rtc_bypass_shadow_enable
 1987              		.syntax unified
 1988              		.thumb
 1989              		.thumb_func
 1991              	rtc_bypass_shadow_enable:
 1992              	.LFB145:
 935:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 936:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** /*!
 937:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \brief    enable RTC bypass shadow registers function
ARM GAS  /tmp/cc9hWBGK.s 			page 55


 938:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[in]  none
 939:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[out] none
 940:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \retval     none
 941:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** */
 942:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** void rtc_bypass_shadow_enable(void)
 943:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** {
 1993              		.loc 1 943 1 is_stmt 1 view -0
 1994              		.cfi_startproc
 1995              		@ args = 0, pretend = 0, frame = 0
 1996              		@ frame_needed = 0, uses_anonymous_args = 0
 1997              		@ link register save eliminated.
 944:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* disable the write protection */
 945:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY1;
 1998              		.loc 1 945 5 view .LVU619
 1999              		.loc 1 945 13 is_stmt 0 view .LVU620
 2000 0000 084B     		ldr	r3, .L172
 2001 0002 CA22     		movs	r2, #202
 2002 0004 C3F82428 		str	r2, [r3, #2084]
 946:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY2;
 2003              		.loc 1 946 5 is_stmt 1 view .LVU621
 2004              		.loc 1 946 13 is_stmt 0 view .LVU622
 2005 0008 5322     		movs	r2, #83
 2006 000a C3F82428 		str	r2, [r3, #2084]
 947:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 948:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_CTL |= RTC_CTL_BPSHAD;
 2007              		.loc 1 948 5 is_stmt 1 view .LVU623
 2008 000e D3F80828 		ldr	r2, [r3, #2056]
 2009              		.loc 1 948 13 is_stmt 0 view .LVU624
 2010 0012 42F02002 		orr	r2, r2, #32
 2011 0016 C3F80828 		str	r2, [r3, #2056]
 949:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 950:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* enable the write protection */
 951:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_LOCK_KEY;
 2012              		.loc 1 951 5 is_stmt 1 view .LVU625
 2013              		.loc 1 951 13 is_stmt 0 view .LVU626
 2014 001a FF22     		movs	r2, #255
 2015 001c C3F82428 		str	r2, [r3, #2084]
 952:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** }
 2016              		.loc 1 952 1 view .LVU627
 2017 0020 7047     		bx	lr
 2018              	.L173:
 2019 0022 00BF     		.align	2
 2020              	.L172:
 2021 0024 00200040 		.word	1073750016
 2022              		.cfi_endproc
 2023              	.LFE145:
 2025              		.section	.text.rtc_bypass_shadow_disable,"ax",%progbits
 2026              		.align	1
 2027              		.global	rtc_bypass_shadow_disable
 2028              		.syntax unified
 2029              		.thumb
 2030              		.thumb_func
 2032              	rtc_bypass_shadow_disable:
 2033              	.LFB146:
 953:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 954:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** /*!
 955:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \brief    disable RTC bypass shadow registers function
ARM GAS  /tmp/cc9hWBGK.s 			page 56


 956:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[in]  none
 957:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[out] none
 958:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \retval     none
 959:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** */
 960:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** void rtc_bypass_shadow_disable(void)
 961:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** {
 2034              		.loc 1 961 1 is_stmt 1 view -0
 2035              		.cfi_startproc
 2036              		@ args = 0, pretend = 0, frame = 0
 2037              		@ frame_needed = 0, uses_anonymous_args = 0
 2038              		@ link register save eliminated.
 962:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* disable the write protection */
 963:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY1;
 2039              		.loc 1 963 5 view .LVU629
 2040              		.loc 1 963 13 is_stmt 0 view .LVU630
 2041 0000 084B     		ldr	r3, .L175
 2042 0002 CA22     		movs	r2, #202
 2043 0004 C3F82428 		str	r2, [r3, #2084]
 964:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY2;
 2044              		.loc 1 964 5 is_stmt 1 view .LVU631
 2045              		.loc 1 964 13 is_stmt 0 view .LVU632
 2046 0008 5322     		movs	r2, #83
 2047 000a C3F82428 		str	r2, [r3, #2084]
 965:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 966:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_CTL &= ~RTC_CTL_BPSHAD;
 2048              		.loc 1 966 5 is_stmt 1 view .LVU633
 2049 000e D3F80828 		ldr	r2, [r3, #2056]
 2050              		.loc 1 966 13 is_stmt 0 view .LVU634
 2051 0012 22F02002 		bic	r2, r2, #32
 2052 0016 C3F80828 		str	r2, [r3, #2056]
 967:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 968:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* enable the write protection */
 969:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_LOCK_KEY;
 2053              		.loc 1 969 5 is_stmt 1 view .LVU635
 2054              		.loc 1 969 13 is_stmt 0 view .LVU636
 2055 001a FF22     		movs	r2, #255
 2056 001c C3F82428 		str	r2, [r3, #2084]
 970:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** }
 2057              		.loc 1 970 1 view .LVU637
 2058 0020 7047     		bx	lr
 2059              	.L176:
 2060 0022 00BF     		.align	2
 2061              	.L175:
 2062 0024 00200040 		.word	1073750016
 2063              		.cfi_endproc
 2064              	.LFE146:
 2066              		.section	.text.rtc_refclock_detection_enable,"ax",%progbits
 2067              		.align	1
 2068              		.global	rtc_refclock_detection_enable
 2069              		.syntax unified
 2070              		.thumb
 2071              		.thumb_func
 2073              	rtc_refclock_detection_enable:
 2074              	.LFB147:
 971:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 972:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** /*!
 973:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \brief    enable RTC reference clock detection function
ARM GAS  /tmp/cc9hWBGK.s 			page 57


 974:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[in]  none
 975:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[out] none
 976:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \retval     ErrStatus: ERROR or SUCCESS
 977:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** */
 978:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** ErrStatus rtc_refclock_detection_enable(void)
 979:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** {
 2075              		.loc 1 979 1 is_stmt 1 view -0
 2076              		.cfi_startproc
 2077              		@ args = 0, pretend = 0, frame = 0
 2078              		@ frame_needed = 0, uses_anonymous_args = 0
 980:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     ErrStatus error_status = ERROR;
 2079              		.loc 1 980 5 view .LVU639
 2080              	.LVL103:
 981:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 982:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* disable the write protection */
 983:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY1;
 2081              		.loc 1 983 5 view .LVU640
 2082              		.loc 1 983 13 is_stmt 0 view .LVU641
 2083 0000 0B49     		ldr	r1, .L182
 979:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     ErrStatus error_status = ERROR;
 2084              		.loc 1 979 1 view .LVU642
 2085 0002 08B5     		push	{r3, lr}
 2086              	.LCFI19:
 2087              		.cfi_def_cfa_offset 8
 2088              		.cfi_offset 3, -8
 2089              		.cfi_offset 14, -4
 2090              		.loc 1 983 13 view .LVU643
 2091 0004 CA23     		movs	r3, #202
 2092 0006 C1F82438 		str	r3, [r1, #2084]
 984:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY2;
 2093              		.loc 1 984 5 is_stmt 1 view .LVU644
 2094              		.loc 1 984 13 is_stmt 0 view .LVU645
 2095 000a 5323     		movs	r3, #83
 2096 000c C1F82438 		str	r3, [r1, #2084]
 985:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 986:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* enter init mode */
 987:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     error_status = rtc_init_mode_enter();
 2097              		.loc 1 987 5 is_stmt 1 view .LVU646
 2098              		.loc 1 987 20 is_stmt 0 view .LVU647
 2099 0010 FFF7FEFF 		bl	rtc_init_mode_enter
 2100              	.LVL104:
 988:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 989:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     if(ERROR != error_status) {
 2101              		.loc 1 989 5 is_stmt 1 view .LVU648
 2102              		.loc 1 989 7 is_stmt 0 view .LVU649
 2103 0014 38B1     		cbz	r0, .L178
 990:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         RTC_CTL |= (uint32_t)RTC_CTL_REFEN;
 2104              		.loc 1 990 9 is_stmt 1 view .LVU650
 2105 0016 D1F80838 		ldr	r3, [r1, #2056]
 2106              		.loc 1 990 17 is_stmt 0 view .LVU651
 2107 001a 43F01003 		orr	r3, r3, #16
 2108 001e C1F80838 		str	r3, [r1, #2056]
 991:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         /* exit init mode */
 992:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         rtc_init_mode_exit();
 2109              		.loc 1 992 9 is_stmt 1 view .LVU652
 2110 0022 FFF7FEFF 		bl	rtc_init_mode_exit
 2111              	.LVL105:
ARM GAS  /tmp/cc9hWBGK.s 			page 58


 2112              	.L178:
 993:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     }
 994:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 995:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* enable the write protection */
 996:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_LOCK_KEY;
 2113              		.loc 1 996 5 view .LVU653
 2114              		.loc 1 996 13 is_stmt 0 view .LVU654
 2115 0026 FF23     		movs	r3, #255
 2116 0028 C1F82438 		str	r3, [r1, #2084]
 997:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 998:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     return error_status;
 2117              		.loc 1 998 5 is_stmt 1 view .LVU655
 999:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** }
 2118              		.loc 1 999 1 is_stmt 0 view .LVU656
 2119 002c 08BD     		pop	{r3, pc}
 2120              	.L183:
 2121 002e 00BF     		.align	2
 2122              	.L182:
 2123 0030 00200040 		.word	1073750016
 2124              		.cfi_endproc
 2125              	.LFE147:
 2127              		.section	.text.rtc_refclock_detection_disable,"ax",%progbits
 2128              		.align	1
 2129              		.global	rtc_refclock_detection_disable
 2130              		.syntax unified
 2131              		.thumb
 2132              		.thumb_func
 2134              	rtc_refclock_detection_disable:
 2135              	.LFB148:
1000:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
1001:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** /*!
1002:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \brief    disable RTC reference clock detection function
1003:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[in]  none
1004:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[out] none
1005:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \retval     ErrStatus: ERROR or SUCCESS
1006:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** */
1007:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** ErrStatus rtc_refclock_detection_disable(void)
1008:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** {
 2136              		.loc 1 1008 1 is_stmt 1 view -0
 2137              		.cfi_startproc
 2138              		@ args = 0, pretend = 0, frame = 0
 2139              		@ frame_needed = 0, uses_anonymous_args = 0
1009:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     ErrStatus error_status = ERROR;
 2140              		.loc 1 1009 5 view .LVU658
 2141              	.LVL106:
1010:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
1011:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* disable the write protection */
1012:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY1;
 2142              		.loc 1 1012 5 view .LVU659
 2143              		.loc 1 1012 13 is_stmt 0 view .LVU660
 2144 0000 0B49     		ldr	r1, .L189
1008:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     ErrStatus error_status = ERROR;
 2145              		.loc 1 1008 1 view .LVU661
 2146 0002 08B5     		push	{r3, lr}
 2147              	.LCFI20:
 2148              		.cfi_def_cfa_offset 8
 2149              		.cfi_offset 3, -8
ARM GAS  /tmp/cc9hWBGK.s 			page 59


 2150              		.cfi_offset 14, -4
 2151              		.loc 1 1012 13 view .LVU662
 2152 0004 CA23     		movs	r3, #202
 2153 0006 C1F82438 		str	r3, [r1, #2084]
1013:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY2;
 2154              		.loc 1 1013 5 is_stmt 1 view .LVU663
 2155              		.loc 1 1013 13 is_stmt 0 view .LVU664
 2156 000a 5323     		movs	r3, #83
 2157 000c C1F82438 		str	r3, [r1, #2084]
1014:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
1015:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* enter init mode */
1016:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     error_status = rtc_init_mode_enter();
 2158              		.loc 1 1016 5 is_stmt 1 view .LVU665
 2159              		.loc 1 1016 20 is_stmt 0 view .LVU666
 2160 0010 FFF7FEFF 		bl	rtc_init_mode_enter
 2161              	.LVL107:
1017:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
1018:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     if(ERROR != error_status) {
 2162              		.loc 1 1018 5 is_stmt 1 view .LVU667
 2163              		.loc 1 1018 7 is_stmt 0 view .LVU668
 2164 0014 38B1     		cbz	r0, .L185
1019:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         RTC_CTL &= (uint32_t)~RTC_CTL_REFEN;
 2165              		.loc 1 1019 9 is_stmt 1 view .LVU669
 2166 0016 D1F80838 		ldr	r3, [r1, #2056]
 2167              		.loc 1 1019 17 is_stmt 0 view .LVU670
 2168 001a 23F01003 		bic	r3, r3, #16
 2169 001e C1F80838 		str	r3, [r1, #2056]
1020:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         /* exit init mode */
1021:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         rtc_init_mode_exit();
 2170              		.loc 1 1021 9 is_stmt 1 view .LVU671
 2171 0022 FFF7FEFF 		bl	rtc_init_mode_exit
 2172              	.LVL108:
 2173              	.L185:
1022:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     }
1023:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
1024:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* enable the write protection */
1025:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_LOCK_KEY;
 2174              		.loc 1 1025 5 view .LVU672
 2175              		.loc 1 1025 13 is_stmt 0 view .LVU673
 2176 0026 FF23     		movs	r3, #255
 2177 0028 C1F82438 		str	r3, [r1, #2084]
1026:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
1027:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     return error_status;
 2178              		.loc 1 1027 5 is_stmt 1 view .LVU674
1028:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** }
 2179              		.loc 1 1028 1 is_stmt 0 view .LVU675
 2180 002c 08BD     		pop	{r3, pc}
 2181              	.L190:
 2182 002e 00BF     		.align	2
 2183              	.L189:
 2184 0030 00200040 		.word	1073750016
 2185              		.cfi_endproc
 2186              	.LFE148:
 2188              		.section	.text.rtc_wakeup_enable,"ax",%progbits
 2189              		.align	1
 2190              		.global	rtc_wakeup_enable
 2191              		.syntax unified
ARM GAS  /tmp/cc9hWBGK.s 			page 60


 2192              		.thumb
 2193              		.thumb_func
 2195              	rtc_wakeup_enable:
 2196              	.LFB149:
1029:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
1030:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** /*!
1031:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \brief    enable RTC auto wakeup function
1032:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[in]  none
1033:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[out] none
1034:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \retval     none
1035:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** */
1036:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** void rtc_wakeup_enable(void)
1037:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** {
 2197              		.loc 1 1037 1 is_stmt 1 view -0
 2198              		.cfi_startproc
 2199              		@ args = 0, pretend = 0, frame = 0
 2200              		@ frame_needed = 0, uses_anonymous_args = 0
 2201              		@ link register save eliminated.
1038:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* disable the write protection */
1039:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY1;
 2202              		.loc 1 1039 5 view .LVU677
 2203              		.loc 1 1039 13 is_stmt 0 view .LVU678
 2204 0000 084B     		ldr	r3, .L192
 2205 0002 CA22     		movs	r2, #202
 2206 0004 C3F82428 		str	r2, [r3, #2084]
1040:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY2;
 2207              		.loc 1 1040 5 is_stmt 1 view .LVU679
 2208              		.loc 1 1040 13 is_stmt 0 view .LVU680
 2209 0008 5322     		movs	r2, #83
 2210 000a C3F82428 		str	r2, [r3, #2084]
1041:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
1042:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_CTL |= RTC_CTL_WTEN;
 2211              		.loc 1 1042 5 is_stmt 1 view .LVU681
 2212 000e D3F80828 		ldr	r2, [r3, #2056]
 2213              		.loc 1 1042 13 is_stmt 0 view .LVU682
 2214 0012 42F48062 		orr	r2, r2, #1024
 2215 0016 C3F80828 		str	r2, [r3, #2056]
1043:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
1044:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* enable the write protection */
1045:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_LOCK_KEY;
 2216              		.loc 1 1045 5 is_stmt 1 view .LVU683
 2217              		.loc 1 1045 13 is_stmt 0 view .LVU684
 2218 001a FF22     		movs	r2, #255
 2219 001c C3F82428 		str	r2, [r3, #2084]
1046:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** }
 2220              		.loc 1 1046 1 view .LVU685
 2221 0020 7047     		bx	lr
 2222              	.L193:
 2223 0022 00BF     		.align	2
 2224              	.L192:
 2225 0024 00200040 		.word	1073750016
 2226              		.cfi_endproc
 2227              	.LFE149:
 2229              		.section	.text.rtc_wakeup_disable,"ax",%progbits
 2230              		.align	1
 2231              		.global	rtc_wakeup_disable
 2232              		.syntax unified
ARM GAS  /tmp/cc9hWBGK.s 			page 61


 2233              		.thumb
 2234              		.thumb_func
 2236              	rtc_wakeup_disable:
 2237              	.LFB150:
1047:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
1048:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** /*!
1049:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \brief    disable RTC auto wakeup function
1050:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[in]  none
1051:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[out] none
1052:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \retval     ErrStatus: ERROR or SUCCESS
1053:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** */
1054:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** ErrStatus rtc_wakeup_disable(void)
1055:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** {
 2238              		.loc 1 1055 1 is_stmt 1 view -0
 2239              		.cfi_startproc
 2240              		@ args = 0, pretend = 0, frame = 8
 2241              		@ frame_needed = 0, uses_anonymous_args = 0
 2242              		@ link register save eliminated.
1056:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     ErrStatus error_status = ERROR;
 2243              		.loc 1 1056 5 view .LVU687
 2244              	.LVL109:
1057:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     volatile uint32_t time_index = RTC_WTWF_TIMEOUT;
 2245              		.loc 1 1057 5 view .LVU688
1055:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     ErrStatus error_status = ERROR;
 2246              		.loc 1 1055 1 is_stmt 0 view .LVU689
 2247 0000 82B0     		sub	sp, sp, #8
 2248              	.LCFI21:
 2249              		.cfi_def_cfa_offset 8
 2250              		.loc 1 1057 23 view .LVU690
 2251 0002 4FF48043 		mov	r3, #16384
 2252 0006 0193     		str	r3, [sp, #4]
1058:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     uint32_t flag_status = RESET;
 2253              		.loc 1 1058 5 is_stmt 1 view .LVU691
 2254              	.LVL110:
1059:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* disable the write protection */
1060:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY1;
 2255              		.loc 1 1060 5 view .LVU692
 2256              		.loc 1 1060 13 is_stmt 0 view .LVU693
 2257 0008 0F4B     		ldr	r3, .L202
 2258 000a CA22     		movs	r2, #202
 2259 000c C3F82428 		str	r2, [r3, #2084]
1061:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY2;
 2260              		.loc 1 1061 5 is_stmt 1 view .LVU694
 2261              		.loc 1 1061 13 is_stmt 0 view .LVU695
 2262 0010 5322     		movs	r2, #83
 2263 0012 C3F82428 		str	r2, [r3, #2084]
1062:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_CTL &= ~RTC_CTL_WTEN;
 2264              		.loc 1 1062 5 is_stmt 1 view .LVU696
 2265 0016 D3F80828 		ldr	r2, [r3, #2056]
 2266              		.loc 1 1062 13 is_stmt 0 view .LVU697
 2267 001a 22F48062 		bic	r2, r2, #1024
 2268 001e C3F80828 		str	r2, [r3, #2056]
 2269              	.LVL111:
 2270              	.L196:
1063:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* wait until the WTWF flag to be set */
1064:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     do {
 2271              		.loc 1 1064 5 is_stmt 1 discriminator 2 view .LVU698
ARM GAS  /tmp/cc9hWBGK.s 			page 62


1065:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         flag_status = RTC_STAT & RTC_STAT_WTWF;
 2272              		.loc 1 1065 9 discriminator 2 view .LVU699
 2273              		.loc 1 1065 23 is_stmt 0 discriminator 2 view .LVU700
 2274 0022 D3F80C08 		ldr	r0, [r3, #2060]
1066:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     } while((--time_index > 0U) && ((uint32_t)RESET == flag_status));
 2275              		.loc 1 1066 14 discriminator 2 view .LVU701
 2276 0026 019A     		ldr	r2, [sp, #4]
 2277 0028 013A     		subs	r2, r2, #1
1065:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         flag_status = RTC_STAT & RTC_STAT_WTWF;
 2278              		.loc 1 1065 21 discriminator 2 view .LVU702
 2279 002a 00F00400 		and	r0, r0, #4
 2280              	.LVL112:
 2281              		.loc 1 1066 33 is_stmt 1 discriminator 2 view .LVU703
 2282 002e 0192     		str	r2, [sp, #4]
 2283 0030 0AB1     		cbz	r2, .L195
 2284              		.loc 1 1066 33 is_stmt 0 discriminator 1 view .LVU704
 2285 0032 0028     		cmp	r0, #0
 2286 0034 F5D0     		beq	.L196
 2287              	.L195:
1067:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
1068:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     if((uint32_t)RESET == flag_status) {
 2288              		.loc 1 1068 5 is_stmt 1 view .LVU705
 2289              	.LVL113:
1069:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         error_status = ERROR;
1070:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     } else {
1071:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         error_status = SUCCESS;
1072:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     }
1073:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* enable the write protection */
1074:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_LOCK_KEY;
 2290              		.loc 1 1074 5 view .LVU706
1075:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     return error_status;
1076:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** }
 2291              		.loc 1 1076 1 is_stmt 0 view .LVU707
 2292 0036 0038     		subs	r0, r0, #0
1074:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     return error_status;
 2293              		.loc 1 1074 13 view .LVU708
 2294 0038 4FF0FF02 		mov	r2, #255
 2295              		.loc 1 1076 1 view .LVU709
 2296 003c 18BF     		it	ne
 2297 003e 0120     		movne	r0, #1
 2298              	.LVL114:
1074:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     return error_status;
 2299              		.loc 1 1074 13 view .LVU710
 2300 0040 C3F82428 		str	r2, [r3, #2084]
1075:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     return error_status;
 2301              		.loc 1 1075 5 is_stmt 1 view .LVU711
 2302              		.loc 1 1076 1 is_stmt 0 view .LVU712
 2303 0044 02B0     		add	sp, sp, #8
 2304              	.LCFI22:
 2305              		.cfi_def_cfa_offset 0
 2306              		@ sp needed
 2307 0046 7047     		bx	lr
 2308              	.L203:
 2309              		.align	2
 2310              	.L202:
 2311 0048 00200040 		.word	1073750016
 2312              		.cfi_endproc
ARM GAS  /tmp/cc9hWBGK.s 			page 63


 2313              	.LFE150:
 2315              		.section	.text.rtc_wakeup_clock_set,"ax",%progbits
 2316              		.align	1
 2317              		.global	rtc_wakeup_clock_set
 2318              		.syntax unified
 2319              		.thumb
 2320              		.thumb_func
 2322              	rtc_wakeup_clock_set:
 2323              	.LVL115:
 2324              	.LFB151:
1077:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
1078:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** /*!
1079:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \brief    set RTC auto wakeup timer clock
1080:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[in]  wakeup_clock:
1081:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****       \arg        WAKEUP_RTCCK_DIV16: RTC auto wakeup timer clock is RTC clock divided by 16
1082:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****       \arg        WAKEUP_RTCCK_DIV8: RTC auto wakeup timer clock is RTC clock divided by 8
1083:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****       \arg        WAKEUP_RTCCK_DIV4: RTC auto wakeup timer clock is RTC clock divided by 4
1084:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****       \arg        WAKEUP_RTCCK_DIV2: RTC auto wakeup timer clock is RTC clock divided by 2
1085:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****       \arg        WAKEUP_CKSPRE: RTC auto wakeup timer clock is ckspre
1086:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****       \arg        WAKEUP_CKSPRE_2EXP16: RTC auto wakeup timer clock is ckspre and wakeup timer add 
1087:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[out] none
1088:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \retval     ErrStatus: ERROR or SUCCESS
1089:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** */
1090:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** ErrStatus rtc_wakeup_clock_set(uint8_t wakeup_clock)
1091:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** {
 2325              		.loc 1 1091 1 is_stmt 1 view -0
 2326              		.cfi_startproc
 2327              		@ args = 0, pretend = 0, frame = 8
 2328              		@ frame_needed = 0, uses_anonymous_args = 0
 2329              		@ link register save eliminated.
1092:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     ErrStatus error_status = ERROR;
 2330              		.loc 1 1092 5 view .LVU714
1093:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     volatile uint32_t time_index = RTC_WTWF_TIMEOUT;
 2331              		.loc 1 1093 5 view .LVU715
1091:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     ErrStatus error_status = ERROR;
 2332              		.loc 1 1091 1 is_stmt 0 view .LVU716
 2333 0000 82B0     		sub	sp, sp, #8
 2334              	.LCFI23:
 2335              		.cfi_def_cfa_offset 8
1094:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     uint32_t flag_status = RESET;
1095:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* disable the write protection */
1096:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY1;
 2336              		.loc 1 1096 13 view .LVU717
 2337 0002 154A     		ldr	r2, .L212
1093:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     uint32_t flag_status = RESET;
 2338              		.loc 1 1093 23 view .LVU718
 2339 0004 4FF48043 		mov	r3, #16384
 2340 0008 0193     		str	r3, [sp, #4]
1094:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     uint32_t flag_status = RESET;
 2341              		.loc 1 1094 5 is_stmt 1 view .LVU719
 2342              	.LVL116:
 2343              		.loc 1 1096 5 view .LVU720
 2344              		.loc 1 1096 13 is_stmt 0 view .LVU721
 2345 000a CA23     		movs	r3, #202
 2346 000c C2F82438 		str	r3, [r2, #2084]
1097:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY2;
 2347              		.loc 1 1097 5 is_stmt 1 view .LVU722
ARM GAS  /tmp/cc9hWBGK.s 			page 64


 2348              		.loc 1 1097 13 is_stmt 0 view .LVU723
 2349 0010 5323     		movs	r3, #83
 2350 0012 C2F82438 		str	r3, [r2, #2084]
 2351              	.LVL117:
 2352              	.L206:
1098:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* only when RTC_CTL_WTEN=0 and RTC_STAT_WTWF=1 can write RTC_CTL[2��0] */
1099:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* wait until the WTWF flag to be set */
1100:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     do {
 2353              		.loc 1 1100 5 is_stmt 1 discriminator 2 view .LVU724
1101:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         flag_status = RTC_STAT & RTC_STAT_WTWF;
 2354              		.loc 1 1101 9 discriminator 2 view .LVU725
 2355              		.loc 1 1101 23 is_stmt 0 discriminator 2 view .LVU726
 2356 0016 D2F80C38 		ldr	r3, [r2, #2060]
1102:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     } while((--time_index > 0U) && ((uint32_t)RESET == flag_status));
 2357              		.loc 1 1102 14 discriminator 2 view .LVU727
 2358 001a 0199     		ldr	r1, [sp, #4]
 2359 001c 0139     		subs	r1, r1, #1
1101:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         flag_status = RTC_STAT & RTC_STAT_WTWF;
 2360              		.loc 1 1101 21 discriminator 2 view .LVU728
 2361 001e 03F00403 		and	r3, r3, #4
 2362              	.LVL118:
 2363              		.loc 1 1102 33 is_stmt 1 discriminator 2 view .LVU729
 2364 0022 0191     		str	r1, [sp, #4]
 2365 0024 99B1     		cbz	r1, .L205
 2366              		.loc 1 1102 33 is_stmt 0 discriminator 1 view .LVU730
 2367 0026 002B     		cmp	r3, #0
 2368 0028 F5D0     		beq	.L206
 2369              	.L207:
1103:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
1104:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     if((uint32_t)RESET == flag_status) {
1105:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         error_status = ERROR;
1106:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     } else {
1107:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         RTC_CTL &= (uint32_t)~ RTC_CTL_WTCS;
 2370              		.loc 1 1107 9 is_stmt 1 view .LVU731
 2371 002a D2F80838 		ldr	r3, [r2, #2056]
 2372              	.LVL119:
 2373              		.loc 1 1107 17 is_stmt 0 view .LVU732
 2374 002e 23F00703 		bic	r3, r3, #7
 2375 0032 C2F80838 		str	r3, [r2, #2056]
1108:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         RTC_CTL |= (uint32_t)wakeup_clock;
 2376              		.loc 1 1108 9 is_stmt 1 view .LVU733
 2377 0036 D2F80838 		ldr	r3, [r2, #2056]
 2378              		.loc 1 1108 17 is_stmt 0 view .LVU734
 2379 003a 1843     		orrs	r0, r0, r3
 2380              	.LVL120:
 2381              		.loc 1 1108 17 view .LVU735
 2382 003c C2F80808 		str	r0, [r2, #2056]
1109:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         error_status = SUCCESS;
 2383              		.loc 1 1109 9 is_stmt 1 view .LVU736
 2384              	.LVL121:
 2385              		.loc 1 1109 22 is_stmt 0 view .LVU737
 2386 0040 0120     		movs	r0, #1
 2387              	.LVL122:
 2388              	.L208:
1110:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     }
1111:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* enable the write protection */
1112:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_LOCK_KEY;
ARM GAS  /tmp/cc9hWBGK.s 			page 65


 2389              		.loc 1 1112 5 is_stmt 1 view .LVU738
 2390              		.loc 1 1112 13 is_stmt 0 view .LVU739
 2391 0042 054B     		ldr	r3, .L212
 2392 0044 FF22     		movs	r2, #255
 2393 0046 C3F82428 		str	r2, [r3, #2084]
1113:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
1114:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     return error_status;
 2394              		.loc 1 1114 5 is_stmt 1 view .LVU740
1115:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** }
 2395              		.loc 1 1115 1 is_stmt 0 view .LVU741
 2396 004a 02B0     		add	sp, sp, #8
 2397              	.LCFI24:
 2398              		.cfi_remember_state
 2399              		.cfi_def_cfa_offset 0
 2400              		@ sp needed
 2401 004c 7047     		bx	lr
 2402              	.LVL123:
 2403              	.L205:
 2404              	.LCFI25:
 2405              		.cfi_restore_state
1104:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         error_status = ERROR;
 2406              		.loc 1 1104 5 is_stmt 1 view .LVU742
1104:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         error_status = ERROR;
 2407              		.loc 1 1104 7 is_stmt 0 view .LVU743
 2408 004e 002B     		cmp	r3, #0
 2409 0050 EBD1     		bne	.L207
1105:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     } else {
 2410              		.loc 1 1105 22 view .LVU744
 2411 0052 1846     		mov	r0, r3
 2412              	.LVL124:
1105:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     } else {
 2413              		.loc 1 1105 22 view .LVU745
 2414 0054 F5E7     		b	.L208
 2415              	.L213:
 2416 0056 00BF     		.align	2
 2417              	.L212:
 2418 0058 00200040 		.word	1073750016
 2419              		.cfi_endproc
 2420              	.LFE151:
 2422              		.section	.text.rtc_wakeup_timer_set,"ax",%progbits
 2423              		.align	1
 2424              		.global	rtc_wakeup_timer_set
 2425              		.syntax unified
 2426              		.thumb
 2427              		.thumb_func
 2429              	rtc_wakeup_timer_set:
 2430              	.LVL125:
 2431              	.LFB152:
1116:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
1117:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** /*!
1118:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \brief    set wakeup timer value
1119:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[in]  wakeup_timer: 0x0000-0xffff
1120:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[out] none
1121:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \retval     ErrStatus: ERROR or SUCCESS
1122:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** */
1123:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** ErrStatus rtc_wakeup_timer_set(uint16_t wakeup_timer)
1124:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** {
ARM GAS  /tmp/cc9hWBGK.s 			page 66


 2432              		.loc 1 1124 1 is_stmt 1 view -0
 2433              		.cfi_startproc
 2434              		@ args = 0, pretend = 0, frame = 8
 2435              		@ frame_needed = 0, uses_anonymous_args = 0
 2436              		@ link register save eliminated.
1125:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     ErrStatus error_status = ERROR;
 2437              		.loc 1 1125 5 view .LVU747
1126:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     volatile uint32_t time_index = RTC_WTWF_TIMEOUT;
 2438              		.loc 1 1126 5 view .LVU748
1124:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     ErrStatus error_status = ERROR;
 2439              		.loc 1 1124 1 is_stmt 0 view .LVU749
 2440 0000 82B0     		sub	sp, sp, #8
 2441              	.LCFI26:
 2442              		.cfi_def_cfa_offset 8
1127:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     uint32_t flag_status = RESET;
1128:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* disable the write protection */
1129:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY1;
 2443              		.loc 1 1129 13 view .LVU750
 2444 0002 104A     		ldr	r2, .L222
1126:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     uint32_t flag_status = RESET;
 2445              		.loc 1 1126 23 view .LVU751
 2446 0004 4FF48043 		mov	r3, #16384
 2447 0008 0193     		str	r3, [sp, #4]
1127:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     uint32_t flag_status = RESET;
 2448              		.loc 1 1127 5 is_stmt 1 view .LVU752
 2449              	.LVL126:
 2450              		.loc 1 1129 5 view .LVU753
 2451              		.loc 1 1129 13 is_stmt 0 view .LVU754
 2452 000a CA23     		movs	r3, #202
 2453 000c C2F82438 		str	r3, [r2, #2084]
1130:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY2;
 2454              		.loc 1 1130 5 is_stmt 1 view .LVU755
 2455              		.loc 1 1130 13 is_stmt 0 view .LVU756
 2456 0010 5323     		movs	r3, #83
 2457 0012 C2F82438 		str	r3, [r2, #2084]
 2458              	.LVL127:
 2459              	.L216:
1131:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* wait until the WTWF flag to be set */
1132:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     do {
 2460              		.loc 1 1132 5 is_stmt 1 discriminator 2 view .LVU757
1133:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         flag_status = RTC_STAT & RTC_STAT_WTWF;
 2461              		.loc 1 1133 9 discriminator 2 view .LVU758
 2462              		.loc 1 1133 23 is_stmt 0 discriminator 2 view .LVU759
 2463 0016 D2F80C38 		ldr	r3, [r2, #2060]
1134:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     } while((--time_index > 0U) && ((uint32_t)RESET == flag_status));
 2464              		.loc 1 1134 14 discriminator 2 view .LVU760
 2465 001a 0199     		ldr	r1, [sp, #4]
 2466 001c 0139     		subs	r1, r1, #1
1133:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         flag_status = RTC_STAT & RTC_STAT_WTWF;
 2467              		.loc 1 1133 21 discriminator 2 view .LVU761
 2468 001e 03F00403 		and	r3, r3, #4
 2469              	.LVL128:
 2470              		.loc 1 1134 33 is_stmt 1 discriminator 2 view .LVU762
 2471 0022 0191     		str	r1, [sp, #4]
 2472 0024 49B1     		cbz	r1, .L215
 2473              		.loc 1 1134 33 is_stmt 0 discriminator 1 view .LVU763
 2474 0026 002B     		cmp	r3, #0
ARM GAS  /tmp/cc9hWBGK.s 			page 67


 2475 0028 F5D0     		beq	.L216
 2476              	.L217:
1135:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
1136:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     if((uint32_t)RESET == flag_status) {
1137:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         error_status = ERROR;
1138:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     } else {
1139:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         RTC_WUT = (uint32_t)wakeup_timer;
 2477              		.loc 1 1139 9 is_stmt 1 view .LVU764
 2478              		.loc 1 1139 17 is_stmt 0 view .LVU765
 2479 002a C2F81408 		str	r0, [r2, #2068]
1140:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         error_status = SUCCESS;
 2480              		.loc 1 1140 9 is_stmt 1 view .LVU766
 2481              	.LVL129:
 2482              		.loc 1 1140 22 is_stmt 0 view .LVU767
 2483 002e 0120     		movs	r0, #1
 2484              	.LVL130:
 2485              	.L218:
1141:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     }
1142:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* enable the write protection */
1143:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_LOCK_KEY;
 2486              		.loc 1 1143 5 is_stmt 1 view .LVU768
 2487              		.loc 1 1143 13 is_stmt 0 view .LVU769
 2488 0030 FF23     		movs	r3, #255
 2489              	.LVL131:
 2490              		.loc 1 1143 13 view .LVU770
 2491 0032 C2F82438 		str	r3, [r2, #2084]
1144:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     return error_status;
 2492              		.loc 1 1144 5 is_stmt 1 view .LVU771
1145:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** }
 2493              		.loc 1 1145 1 is_stmt 0 view .LVU772
 2494 0036 02B0     		add	sp, sp, #8
 2495              	.LCFI27:
 2496              		.cfi_remember_state
 2497              		.cfi_def_cfa_offset 0
 2498              		@ sp needed
 2499 0038 7047     		bx	lr
 2500              	.LVL132:
 2501              	.L215:
 2502              	.LCFI28:
 2503              		.cfi_restore_state
1136:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         error_status = ERROR;
 2504              		.loc 1 1136 5 is_stmt 1 view .LVU773
1136:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         error_status = ERROR;
 2505              		.loc 1 1136 7 is_stmt 0 view .LVU774
 2506 003a 002B     		cmp	r3, #0
 2507 003c F5D1     		bne	.L217
1137:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     } else {
 2508              		.loc 1 1137 22 view .LVU775
 2509 003e 1846     		mov	r0, r3
 2510              	.LVL133:
1137:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     } else {
 2511              		.loc 1 1137 22 view .LVU776
 2512 0040 F6E7     		b	.L218
 2513              	.L223:
 2514 0042 00BF     		.align	2
 2515              	.L222:
 2516 0044 00200040 		.word	1073750016
ARM GAS  /tmp/cc9hWBGK.s 			page 68


 2517              		.cfi_endproc
 2518              	.LFE152:
 2520              		.section	.text.rtc_wakeup_timer_get,"ax",%progbits
 2521              		.align	1
 2522              		.global	rtc_wakeup_timer_get
 2523              		.syntax unified
 2524              		.thumb
 2525              		.thumb_func
 2527              	rtc_wakeup_timer_get:
 2528              	.LFB153:
1146:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
1147:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** /*!
1148:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \brief    get wakeup timer value
1149:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[in]  none
1150:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[out] none
1151:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \retval     wakeup timer value
1152:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** */
1153:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** uint16_t rtc_wakeup_timer_get(void)
1154:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** {
 2529              		.loc 1 1154 1 is_stmt 1 view -0
 2530              		.cfi_startproc
 2531              		@ args = 0, pretend = 0, frame = 0
 2532              		@ frame_needed = 0, uses_anonymous_args = 0
 2533              		@ link register save eliminated.
1155:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     return (uint16_t)RTC_WUT;
 2534              		.loc 1 1155 5 view .LVU778
 2535              		.loc 1 1155 22 is_stmt 0 view .LVU779
 2536 0000 024B     		ldr	r3, .L225
 2537 0002 D3F81408 		ldr	r0, [r3, #2068]
1156:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** }
 2538              		.loc 1 1156 1 view .LVU780
 2539 0006 80B2     		uxth	r0, r0
 2540 0008 7047     		bx	lr
 2541              	.L226:
 2542 000a 00BF     		.align	2
 2543              	.L225:
 2544 000c 00200040 		.word	1073750016
 2545              		.cfi_endproc
 2546              	.LFE153:
 2548              		.section	.text.rtc_smooth_calibration_config,"ax",%progbits
 2549              		.align	1
 2550              		.global	rtc_smooth_calibration_config
 2551              		.syntax unified
 2552              		.thumb
 2553              		.thumb_func
 2555              	rtc_smooth_calibration_config:
 2556              	.LVL134:
 2557              	.LFB154:
1157:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
1158:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** /*!
1159:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \brief    configure RTC smooth calibration
1160:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[in]  window: select calibration window
1161:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****       \arg        RTC_CALIBRATION_WINDOW_32S: 2exp20 RTCCLK cycles, 32s if RTCCLK = 32768 Hz
1162:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****       \arg        RTC_CALIBRATION_WINDOW_16S: 2exp19 RTCCLK cycles, 16s if RTCCLK = 32768 Hz
1163:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****       \arg        RTC_CALIBRATION_WINDOW_8S: 2exp18 RTCCLK cycles, 8s if RTCCLK = 32768 Hz
1164:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[in]  plus: add RTC clock or not
1165:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****       \arg        RTC_CALIBRATION_PLUS_SET: add one RTC clock every 2048 rtc clock
ARM GAS  /tmp/cc9hWBGK.s 			page 69


1166:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****       \arg        RTC_CALIBRATION_PLUS_RESET: no effect
1167:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[in]  minus: the RTC clock to minus during the calibration window(0x0 - 0x1FF)
1168:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[out] none
1169:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \retval     ErrStatus: ERROR or SUCCESS
1170:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** */
1171:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** ErrStatus rtc_smooth_calibration_config(uint32_t window, uint32_t plus, uint32_t minus)
1172:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** {
 2558              		.loc 1 1172 1 is_stmt 1 view -0
 2559              		.cfi_startproc
 2560              		@ args = 0, pretend = 0, frame = 8
 2561              		@ frame_needed = 0, uses_anonymous_args = 0
1173:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     volatile uint32_t time_index = RTC_HRFC_TIMEOUT;
 2562              		.loc 1 1173 5 view .LVU782
1172:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     volatile uint32_t time_index = RTC_HRFC_TIMEOUT;
 2563              		.loc 1 1172 1 is_stmt 0 view .LVU783
 2564 0000 73B5     		push	{r0, r1, r4, r5, r6, lr}
 2565              	.LCFI29:
 2566              		.cfi_def_cfa_offset 24
 2567              		.cfi_offset 4, -16
 2568              		.cfi_offset 5, -12
 2569              		.cfi_offset 6, -8
 2570              		.cfi_offset 14, -4
 2571              		.loc 1 1173 23 view .LVU784
 2572 0002 4FF00053 		mov	r3, #536870912
1174:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     ErrStatus error_status = ERROR;
1175:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     uint32_t flag_status = RESET;
1176:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
1177:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* disable the write protection */
1178:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY1;
 2573              		.loc 1 1178 13 view .LVU785
 2574 0006 114C     		ldr	r4, .L234
1173:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     ErrStatus error_status = ERROR;
 2575              		.loc 1 1173 23 view .LVU786
 2576 0008 0193     		str	r3, [sp, #4]
1174:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     ErrStatus error_status = ERROR;
 2577              		.loc 1 1174 5 is_stmt 1 view .LVU787
 2578              	.LVL135:
1175:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
 2579              		.loc 1 1175 5 view .LVU788
 2580              		.loc 1 1178 5 view .LVU789
 2581              		.loc 1 1178 13 is_stmt 0 view .LVU790
 2582 000a CA23     		movs	r3, #202
 2583 000c C4F82438 		str	r3, [r4, #2084]
1179:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY2;
 2584              		.loc 1 1179 5 is_stmt 1 view .LVU791
 2585              		.loc 1 1179 13 is_stmt 0 view .LVU792
 2586 0010 5323     		movs	r3, #83
1172:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     volatile uint32_t time_index = RTC_HRFC_TIMEOUT;
 2587              		.loc 1 1172 1 view .LVU793
 2588 0012 0646     		mov	r6, r0
 2589              		.loc 1 1179 13 view .LVU794
 2590 0014 C4F82438 		str	r3, [r4, #2084]
 2591              	.LVL136:
 2592              	.L229:
1180:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
1181:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* check if a smooth calibration operation is ongoing */
1182:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     do {
ARM GAS  /tmp/cc9hWBGK.s 			page 70


 2593              		.loc 1 1182 5 is_stmt 1 discriminator 2 view .LVU795
1183:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         flag_status = RTC_STAT & RTC_STAT_SCPF;
 2594              		.loc 1 1183 9 discriminator 2 view .LVU796
 2595              		.loc 1 1183 23 is_stmt 0 discriminator 2 view .LVU797
 2596 0018 D4F80C58 		ldr	r5, [r4, #2060]
1184:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     } while((--time_index > 0U) && ((uint32_t)RESET != flag_status));
 2597              		.loc 1 1184 14 discriminator 2 view .LVU798
 2598 001c 0198     		ldr	r0, [sp, #4]
 2599 001e 0138     		subs	r0, r0, #1
1183:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         flag_status = RTC_STAT & RTC_STAT_SCPF;
 2600              		.loc 1 1183 21 discriminator 2 view .LVU799
 2601 0020 05F48035 		and	r5, r5, #65536
 2602              	.LVL137:
 2603              		.loc 1 1184 33 is_stmt 1 discriminator 2 view .LVU800
 2604 0024 0190     		str	r0, [sp, #4]
 2605 0026 48B1     		cbz	r0, .L228
 2606              		.loc 1 1184 33 is_stmt 0 discriminator 1 view .LVU801
 2607 0028 002D     		cmp	r5, #0
 2608 002a F5D1     		bne	.L229
 2609              	.L230:
1185:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
1186:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     if((uint32_t)RESET == flag_status) {
1187:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         RTC_HRFC = (uint32_t)(window | plus | HRFC_CMSK(minus));
 2610              		.loc 1 1187 9 is_stmt 1 view .LVU802
 2611              		.loc 1 1187 47 is_stmt 0 view .LVU803
 2612 002c C2F30802 		ubfx	r2, r2, #0, #9
 2613              	.LVL138:
 2614              		.loc 1 1187 20 view .LVU804
 2615 0030 1143     		orrs	r1, r1, r2
 2616              	.LVL139:
 2617              		.loc 1 1187 20 view .LVU805
 2618 0032 3143     		orrs	r1, r1, r6
 2619              		.loc 1 1187 18 view .LVU806
 2620 0034 C4F83C18 		str	r1, [r4, #2108]
1188:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         error_status = SUCCESS;
 2621              		.loc 1 1188 9 is_stmt 1 view .LVU807
 2622              	.LVL140:
 2623              		.loc 1 1188 22 is_stmt 0 view .LVU808
 2624 0038 0120     		movs	r0, #1
 2625 003a 01E0     		b	.L231
 2626              	.LVL141:
 2627              	.L228:
1186:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         RTC_HRFC = (uint32_t)(window | plus | HRFC_CMSK(minus));
 2628              		.loc 1 1186 5 is_stmt 1 view .LVU809
1186:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         RTC_HRFC = (uint32_t)(window | plus | HRFC_CMSK(minus));
 2629              		.loc 1 1186 7 is_stmt 0 view .LVU810
 2630 003c 002D     		cmp	r5, #0
 2631 003e F5D0     		beq	.L230
 2632              	.LVL142:
 2633              	.L231:
1189:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     }
1190:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
1191:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* enable the write protection */
1192:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_LOCK_KEY;
 2634              		.loc 1 1192 5 is_stmt 1 view .LVU811
 2635              		.loc 1 1192 13 is_stmt 0 view .LVU812
 2636 0040 024B     		ldr	r3, .L234
ARM GAS  /tmp/cc9hWBGK.s 			page 71


 2637 0042 FF22     		movs	r2, #255
 2638 0044 C3F82428 		str	r2, [r3, #2084]
1193:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
1194:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     return error_status;
 2639              		.loc 1 1194 5 is_stmt 1 view .LVU813
1195:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** }
 2640              		.loc 1 1195 1 is_stmt 0 view .LVU814
 2641 0048 02B0     		add	sp, sp, #8
 2642              	.LCFI30:
 2643              		.cfi_def_cfa_offset 16
 2644              		@ sp needed
 2645 004a 70BD     		pop	{r4, r5, r6, pc}
 2646              	.LVL143:
 2647              	.L235:
 2648              		.loc 1 1195 1 view .LVU815
 2649              		.align	2
 2650              	.L234:
 2651 004c 00200040 		.word	1073750016
 2652              		.cfi_endproc
 2653              	.LFE154:
 2655              		.section	.text.rtc_coarse_calibration_enable,"ax",%progbits
 2656              		.align	1
 2657              		.global	rtc_coarse_calibration_enable
 2658              		.syntax unified
 2659              		.thumb
 2660              		.thumb_func
 2662              	rtc_coarse_calibration_enable:
 2663              	.LFB155:
1196:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
1197:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** /*!
1198:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \brief    enable RTC coarse calibration
1199:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[in]  none
1200:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[out] none
1201:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \retval     ErrStatus: ERROR or SUCCESS
1202:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** */
1203:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** ErrStatus rtc_coarse_calibration_enable(void)
1204:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** {
 2664              		.loc 1 1204 1 is_stmt 1 view -0
 2665              		.cfi_startproc
 2666              		@ args = 0, pretend = 0, frame = 0
 2667              		@ frame_needed = 0, uses_anonymous_args = 0
1205:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     ErrStatus error_status = ERROR;
 2668              		.loc 1 1205 5 view .LVU817
 2669              	.LVL144:
1206:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* disable the write protection */
1207:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY1;
 2670              		.loc 1 1207 5 view .LVU818
 2671              		.loc 1 1207 13 is_stmt 0 view .LVU819
 2672 0000 0B49     		ldr	r1, .L241
1204:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     ErrStatus error_status = ERROR;
 2673              		.loc 1 1204 1 view .LVU820
 2674 0002 08B5     		push	{r3, lr}
 2675              	.LCFI31:
 2676              		.cfi_def_cfa_offset 8
 2677              		.cfi_offset 3, -8
 2678              		.cfi_offset 14, -4
 2679              		.loc 1 1207 13 view .LVU821
ARM GAS  /tmp/cc9hWBGK.s 			page 72


 2680 0004 CA23     		movs	r3, #202
 2681 0006 C1F82438 		str	r3, [r1, #2084]
1208:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY2;
 2682              		.loc 1 1208 5 is_stmt 1 view .LVU822
 2683              		.loc 1 1208 13 is_stmt 0 view .LVU823
 2684 000a 5323     		movs	r3, #83
 2685 000c C1F82438 		str	r3, [r1, #2084]
1209:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* enter init mode */
1210:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     error_status = rtc_init_mode_enter();
 2686              		.loc 1 1210 5 is_stmt 1 view .LVU824
 2687              		.loc 1 1210 20 is_stmt 0 view .LVU825
 2688 0010 FFF7FEFF 		bl	rtc_init_mode_enter
 2689              	.LVL145:
1211:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
1212:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     if(ERROR != error_status) {
 2690              		.loc 1 1212 5 is_stmt 1 view .LVU826
 2691              		.loc 1 1212 7 is_stmt 0 view .LVU827
 2692 0014 38B1     		cbz	r0, .L237
1213:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         RTC_CTL |= (uint32_t)RTC_CTL_CCEN;
 2693              		.loc 1 1213 9 is_stmt 1 view .LVU828
 2694 0016 D1F80838 		ldr	r3, [r1, #2056]
 2695              		.loc 1 1213 17 is_stmt 0 view .LVU829
 2696 001a 43F08003 		orr	r3, r3, #128
 2697 001e C1F80838 		str	r3, [r1, #2056]
1214:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         /* exit init mode */
1215:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         rtc_init_mode_exit();
 2698              		.loc 1 1215 9 is_stmt 1 view .LVU830
 2699 0022 FFF7FEFF 		bl	rtc_init_mode_exit
 2700              	.LVL146:
 2701              	.L237:
1216:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     }
1217:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
1218:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* enable the write protection */
1219:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_LOCK_KEY;
 2702              		.loc 1 1219 5 view .LVU831
 2703              		.loc 1 1219 13 is_stmt 0 view .LVU832
 2704 0026 FF23     		movs	r3, #255
 2705 0028 C1F82438 		str	r3, [r1, #2084]
1220:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     return error_status;
 2706              		.loc 1 1220 5 is_stmt 1 view .LVU833
1221:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** }
 2707              		.loc 1 1221 1 is_stmt 0 view .LVU834
 2708 002c 08BD     		pop	{r3, pc}
 2709              	.L242:
 2710 002e 00BF     		.align	2
 2711              	.L241:
 2712 0030 00200040 		.word	1073750016
 2713              		.cfi_endproc
 2714              	.LFE155:
 2716              		.section	.text.rtc_coarse_calibration_disable,"ax",%progbits
 2717              		.align	1
 2718              		.global	rtc_coarse_calibration_disable
 2719              		.syntax unified
 2720              		.thumb
 2721              		.thumb_func
 2723              	rtc_coarse_calibration_disable:
 2724              	.LFB156:
ARM GAS  /tmp/cc9hWBGK.s 			page 73


1222:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
1223:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** /*!
1224:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \brief    disable RTC coarse calibration
1225:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[in]  none
1226:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[out] none
1227:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \retval     ErrStatus: ERROR or SUCCESS
1228:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** */
1229:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** ErrStatus rtc_coarse_calibration_disable(void)
1230:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** {
 2725              		.loc 1 1230 1 is_stmt 1 view -0
 2726              		.cfi_startproc
 2727              		@ args = 0, pretend = 0, frame = 0
 2728              		@ frame_needed = 0, uses_anonymous_args = 0
1231:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     ErrStatus error_status = ERROR;
 2729              		.loc 1 1231 5 view .LVU836
 2730              	.LVL147:
1232:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* disable the write protection */
1233:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY1;
 2731              		.loc 1 1233 5 view .LVU837
 2732              		.loc 1 1233 13 is_stmt 0 view .LVU838
 2733 0000 0B49     		ldr	r1, .L248
1230:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     ErrStatus error_status = ERROR;
 2734              		.loc 1 1230 1 view .LVU839
 2735 0002 08B5     		push	{r3, lr}
 2736              	.LCFI32:
 2737              		.cfi_def_cfa_offset 8
 2738              		.cfi_offset 3, -8
 2739              		.cfi_offset 14, -4
 2740              		.loc 1 1233 13 view .LVU840
 2741 0004 CA23     		movs	r3, #202
 2742 0006 C1F82438 		str	r3, [r1, #2084]
1234:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY2;
 2743              		.loc 1 1234 5 is_stmt 1 view .LVU841
 2744              		.loc 1 1234 13 is_stmt 0 view .LVU842
 2745 000a 5323     		movs	r3, #83
 2746 000c C1F82438 		str	r3, [r1, #2084]
1235:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* enter init mode */
1236:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     error_status = rtc_init_mode_enter();
 2747              		.loc 1 1236 5 is_stmt 1 view .LVU843
 2748              		.loc 1 1236 20 is_stmt 0 view .LVU844
 2749 0010 FFF7FEFF 		bl	rtc_init_mode_enter
 2750              	.LVL148:
1237:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
1238:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     if(ERROR != error_status) {
 2751              		.loc 1 1238 5 is_stmt 1 view .LVU845
 2752              		.loc 1 1238 7 is_stmt 0 view .LVU846
 2753 0014 38B1     		cbz	r0, .L244
1239:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         RTC_CTL &= (uint32_t)~RTC_CTL_CCEN;
 2754              		.loc 1 1239 9 is_stmt 1 view .LVU847
 2755 0016 D1F80838 		ldr	r3, [r1, #2056]
 2756              		.loc 1 1239 17 is_stmt 0 view .LVU848
 2757 001a 23F08003 		bic	r3, r3, #128
 2758 001e C1F80838 		str	r3, [r1, #2056]
1240:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         /* exit init mode */
1241:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         rtc_init_mode_exit();
 2759              		.loc 1 1241 9 is_stmt 1 view .LVU849
 2760 0022 FFF7FEFF 		bl	rtc_init_mode_exit
ARM GAS  /tmp/cc9hWBGK.s 			page 74


 2761              	.LVL149:
 2762              	.L244:
1242:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     }
1243:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
1244:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* enable the write protection */
1245:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_LOCK_KEY;
 2763              		.loc 1 1245 5 view .LVU850
 2764              		.loc 1 1245 13 is_stmt 0 view .LVU851
 2765 0026 FF23     		movs	r3, #255
 2766 0028 C1F82438 		str	r3, [r1, #2084]
1246:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     return error_status;
 2767              		.loc 1 1246 5 is_stmt 1 view .LVU852
1247:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** }
 2768              		.loc 1 1247 1 is_stmt 0 view .LVU853
 2769 002c 08BD     		pop	{r3, pc}
 2770              	.L249:
 2771 002e 00BF     		.align	2
 2772              	.L248:
 2773 0030 00200040 		.word	1073750016
 2774              		.cfi_endproc
 2775              	.LFE156:
 2777              		.section	.text.rtc_coarse_calibration_config,"ax",%progbits
 2778              		.align	1
 2779              		.global	rtc_coarse_calibration_config
 2780              		.syntax unified
 2781              		.thumb
 2782              		.thumb_func
 2784              	rtc_coarse_calibration_config:
 2785              	.LVL150:
 2786              	.LFB157:
1248:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
1249:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** /*!
1250:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \brief    config coarse calibration direction and step
1251:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[in]  direction: CALIB_INCREASE or CALIB_DECREASE
1252:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[in]  step: 0x00-0x1F
1253:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                 COSD=0:
1254:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                   0x00:+0 PPM
1255:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                   0x01:+4 PPM
1256:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                   0x02:+8 PPM
1257:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                   ....
1258:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                   0x1F:+126 PPM
1259:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                 COSD=1:
1260:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                   0x00:-0 PPM
1261:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                   0x01:-2 PPM
1262:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                   0x02:-4 PPM
1263:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                   ....
1264:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****                   0x1F:-63 PPM
1265:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \param[out] none
1266:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     \retval     ErrStatus: ERROR or SUCCESS
1267:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** */
1268:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** ErrStatus rtc_coarse_calibration_config(uint8_t direction, uint8_t step)
1269:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** {
 2787              		.loc 1 1269 1 is_stmt 1 view -0
 2788              		.cfi_startproc
 2789              		@ args = 0, pretend = 0, frame = 0
 2790              		@ frame_needed = 0, uses_anonymous_args = 0
1270:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     ErrStatus error_status = ERROR;
ARM GAS  /tmp/cc9hWBGK.s 			page 75


 2791              		.loc 1 1270 5 view .LVU855
1271:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* disable the write protection */
1272:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY1;
 2792              		.loc 1 1272 5 view .LVU856
1269:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     ErrStatus error_status = ERROR;
 2793              		.loc 1 1269 1 is_stmt 0 view .LVU857
 2794 0000 38B5     		push	{r3, r4, r5, lr}
 2795              	.LCFI33:
 2796              		.cfi_def_cfa_offset 16
 2797              		.cfi_offset 3, -16
 2798              		.cfi_offset 4, -12
 2799              		.cfi_offset 5, -8
 2800              		.cfi_offset 14, -4
 2801              		.loc 1 1272 13 view .LVU858
 2802 0002 144C     		ldr	r4, .L258
 2803 0004 CA23     		movs	r3, #202
 2804 0006 C4F82438 		str	r3, [r4, #2084]
1273:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_UNLOCK_KEY2;
 2805              		.loc 1 1273 5 is_stmt 1 view .LVU859
 2806              		.loc 1 1273 13 is_stmt 0 view .LVU860
 2807 000a 5323     		movs	r3, #83
 2808 000c C4F82438 		str	r3, [r4, #2084]
1274:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
1275:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* enter init mode */
1276:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     error_status = rtc_init_mode_enter();
 2809              		.loc 1 1276 5 is_stmt 1 view .LVU861
1269:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     ErrStatus error_status = ERROR;
 2810              		.loc 1 1269 1 is_stmt 0 view .LVU862
 2811 0010 0546     		mov	r5, r0
 2812              		.loc 1 1276 20 view .LVU863
 2813 0012 FFF7FEFF 		bl	rtc_init_mode_enter
 2814              	.LVL151:
1277:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
1278:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     if(ERROR != error_status) {
 2815              		.loc 1 1278 5 is_stmt 1 view .LVU864
 2816              		.loc 1 1278 7 is_stmt 0 view .LVU865
 2817 0016 C0B1     		cbz	r0, .L251
1279:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         if(CALIB_DECREASE == direction) {
 2818              		.loc 1 1279 9 is_stmt 1 view .LVU866
1280:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****             RTC_COSC |= (uint32_t)RTC_COSC_COSD;
 2819              		.loc 1 1280 13 is_stmt 0 view .LVU867
 2820 0018 D4F81838 		ldr	r3, [r4, #2072]
1279:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         if(CALIB_DECREASE == direction) {
 2821              		.loc 1 1279 11 view .LVU868
 2822 001c 022D     		cmp	r5, #2
 2823              		.loc 1 1280 13 is_stmt 1 view .LVU869
 2824              		.loc 1 1280 22 is_stmt 0 view .LVU870
 2825 001e 0CBF     		ite	eq
 2826 0020 43F08003 		orreq	r3, r3, #128
1281:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         } else {
1282:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****             RTC_COSC &= (uint32_t)~RTC_COSC_COSD;
 2827              		.loc 1 1282 13 is_stmt 1 view .LVU871
 2828              		.loc 1 1282 22 is_stmt 0 view .LVU872
 2829 0024 23F08003 		bicne	r3, r3, #128
 2830 0028 C4F81838 		str	r3, [r4, #2072]
1283:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         }
1284:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         RTC_COSC &= ~RTC_COSC_COSS;
ARM GAS  /tmp/cc9hWBGK.s 			page 76


 2831              		.loc 1 1284 9 is_stmt 1 view .LVU873
 2832 002c D4F81838 		ldr	r3, [r4, #2072]
 2833              		.loc 1 1284 18 is_stmt 0 view .LVU874
 2834 0030 23F01F03 		bic	r3, r3, #31
 2835 0034 C4F81838 		str	r3, [r4, #2072]
1285:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         RTC_COSC |= (uint32_t)((uint32_t)step & 0x1FU);
 2836              		.loc 1 1285 9 is_stmt 1 view .LVU875
 2837 0038 D4F81838 		ldr	r3, [r4, #2072]
 2838              		.loc 1 1285 21 is_stmt 0 view .LVU876
 2839 003c 01F01F01 		and	r1, r1, #31
 2840              	.LVL152:
 2841              		.loc 1 1285 18 view .LVU877
 2842 0040 1943     		orrs	r1, r1, r3
 2843 0042 C4F81818 		str	r1, [r4, #2072]
1286:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         /* exit init mode */
1287:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****         rtc_init_mode_exit();
 2844              		.loc 1 1287 9 is_stmt 1 view .LVU878
 2845 0046 FFF7FEFF 		bl	rtc_init_mode_exit
 2846              	.LVL153:
 2847              	.L251:
1288:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     }
1289:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
1290:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     /* enable the write protection */
1291:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     RTC_WPK = RTC_LOCK_KEY;
 2848              		.loc 1 1291 5 view .LVU879
 2849              		.loc 1 1291 13 is_stmt 0 view .LVU880
 2850 004a 024B     		ldr	r3, .L258
 2851 004c FF22     		movs	r2, #255
 2852 004e C3F82428 		str	r2, [r3, #2084]
1292:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** 
1293:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c ****     return error_status;
 2853              		.loc 1 1293 5 is_stmt 1 view .LVU881
1294:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_rtc.c **** }
 2854              		.loc 1 1294 1 is_stmt 0 view .LVU882
 2855 0052 38BD     		pop	{r3, r4, r5, pc}
 2856              	.L259:
 2857              		.align	2
 2858              	.L258:
 2859 0054 00200040 		.word	1073750016
 2860              		.cfi_endproc
 2861              	.LFE157:
 2863              		.text
 2864              	.Letext0:
 2865              		.file 2 "/usr/arm-none-eabi/include/machine/_default_types.h"
 2866              		.file 3 "/usr/arm-none-eabi/include/sys/_stdint.h"
 2867              		.file 4 "Drivers/CMSIS/Include/gd32f4xx.h"
 2868              		.file 5 "Drivers/GD32F4xx_standard_peripheral/Include/gd32f4xx_rtc.h"
ARM GAS  /tmp/cc9hWBGK.s 			page 77


DEFINED SYMBOLS
                            *ABS*:0000000000000000 gd32f4xx_rtc.c
     /tmp/cc9hWBGK.s:19     .text.rtc_init_mode_enter:0000000000000000 $t
     /tmp/cc9hWBGK.s:25     .text.rtc_init_mode_enter:0000000000000000 rtc_init_mode_enter
     /tmp/cc9hWBGK.s:100    .text.rtc_init_mode_enter:0000000000000040 $d
     /tmp/cc9hWBGK.s:105    .text.rtc_init_mode_exit:0000000000000000 $t
     /tmp/cc9hWBGK.s:111    .text.rtc_init_mode_exit:0000000000000000 rtc_init_mode_exit
     /tmp/cc9hWBGK.s:129    .text.rtc_init_mode_exit:0000000000000010 $d
     /tmp/cc9hWBGK.s:134    .text.rtc_register_sync_wait:0000000000000000 $t
     /tmp/cc9hWBGK.s:140    .text.rtc_register_sync_wait:0000000000000000 rtc_register_sync_wait
     /tmp/cc9hWBGK.s:229    .text.rtc_register_sync_wait:0000000000000054 $d
     /tmp/cc9hWBGK.s:234    .text.rtc_deinit:0000000000000000 $t
     /tmp/cc9hWBGK.s:240    .text.rtc_deinit:0000000000000000 rtc_deinit
     /tmp/cc9hWBGK.s:394    .text.rtc_deinit:00000000000000a0 $d
     /tmp/cc9hWBGK.s:400    .text.rtc_init:0000000000000000 $t
     /tmp/cc9hWBGK.s:406    .text.rtc_init:0000000000000000 rtc_init
     /tmp/cc9hWBGK.s:562    .text.rtc_init:00000000000000bc $d
     /tmp/cc9hWBGK.s:567    .text.rtc_current_time_get:0000000000000000 $t
     /tmp/cc9hWBGK.s:573    .text.rtc_current_time_get:0000000000000000 rtc_current_time_get
     /tmp/cc9hWBGK.s:669    .text.rtc_current_time_get:0000000000000058 $d
     /tmp/cc9hWBGK.s:674    .text.rtc_subsecond_get:0000000000000000 $t
     /tmp/cc9hWBGK.s:680    .text.rtc_subsecond_get:0000000000000000 rtc_subsecond_get
     /tmp/cc9hWBGK.s:702    .text.rtc_subsecond_get:000000000000000c $d
     /tmp/cc9hWBGK.s:707    .text.rtc_alarm_config:0000000000000000 $t
     /tmp/cc9hWBGK.s:713    .text.rtc_alarm_config:0000000000000000 rtc_alarm_config
     /tmp/cc9hWBGK.s:784    .text.rtc_alarm_config:0000000000000054 $d
     /tmp/cc9hWBGK.s:789    .text.rtc_alarm_subsecond_config:0000000000000000 $t
     /tmp/cc9hWBGK.s:795    .text.rtc_alarm_subsecond_config:0000000000000000 rtc_alarm_subsecond_config
     /tmp/cc9hWBGK.s:842    .text.rtc_alarm_subsecond_config:000000000000002c $d
     /tmp/cc9hWBGK.s:847    .text.rtc_alarm_get:0000000000000000 $t
     /tmp/cc9hWBGK.s:853    .text.rtc_alarm_get:0000000000000000 rtc_alarm_get
     /tmp/cc9hWBGK.s:916    .text.rtc_alarm_get:000000000000003c $d
     /tmp/cc9hWBGK.s:921    .text.rtc_alarm_subsecond_get:0000000000000000 $t
     /tmp/cc9hWBGK.s:927    .text.rtc_alarm_subsecond_get:0000000000000000 rtc_alarm_subsecond_get
     /tmp/cc9hWBGK.s:953    .text.rtc_alarm_subsecond_get:0000000000000014 $d
     /tmp/cc9hWBGK.s:958    .text.rtc_alarm_enable:0000000000000000 $t
     /tmp/cc9hWBGK.s:964    .text.rtc_alarm_enable:0000000000000000 rtc_alarm_enable
     /tmp/cc9hWBGK.s:1003   .text.rtc_alarm_enable:000000000000002c $d
     /tmp/cc9hWBGK.s:1008   .text.rtc_alarm_disable:0000000000000000 $t
     /tmp/cc9hWBGK.s:1014   .text.rtc_alarm_disable:0000000000000000 rtc_alarm_disable
     /tmp/cc9hWBGK.s:1125   .text.rtc_alarm_disable:0000000000000070 $d
     /tmp/cc9hWBGK.s:1130   .text.rtc_timestamp_enable:0000000000000000 $t
     /tmp/cc9hWBGK.s:1136   .text.rtc_timestamp_enable:0000000000000000 rtc_timestamp_enable
     /tmp/cc9hWBGK.s:1185   .text.rtc_timestamp_enable:000000000000002c $d
     /tmp/cc9hWBGK.s:1190   .text.rtc_timestamp_disable:0000000000000000 $t
     /tmp/cc9hWBGK.s:1196   .text.rtc_timestamp_disable:0000000000000000 rtc_timestamp_disable
     /tmp/cc9hWBGK.s:1226   .text.rtc_timestamp_disable:0000000000000024 $d
     /tmp/cc9hWBGK.s:1231   .text.rtc_timestamp_get:0000000000000000 $t
     /tmp/cc9hWBGK.s:1237   .text.rtc_timestamp_get:0000000000000000 rtc_timestamp_get
     /tmp/cc9hWBGK.s:1297   .text.rtc_timestamp_get:0000000000000038 $d
     /tmp/cc9hWBGK.s:1302   .text.rtc_timestamp_subsecond_get:0000000000000000 $t
     /tmp/cc9hWBGK.s:1308   .text.rtc_timestamp_subsecond_get:0000000000000000 rtc_timestamp_subsecond_get
     /tmp/cc9hWBGK.s:1324   .text.rtc_timestamp_subsecond_get:0000000000000008 $d
     /tmp/cc9hWBGK.s:1329   .text.rtc_timestamp_pin_map:0000000000000000 $t
     /tmp/cc9hWBGK.s:1335   .text.rtc_timestamp_pin_map:0000000000000000 rtc_timestamp_pin_map
     /tmp/cc9hWBGK.s:1359   .text.rtc_timestamp_pin_map:000000000000001c $d
     /tmp/cc9hWBGK.s:1364   .text.rtc_tamper_enable:0000000000000000 $t
ARM GAS  /tmp/cc9hWBGK.s 			page 78


     /tmp/cc9hWBGK.s:1370   .text.rtc_tamper_enable:0000000000000000 rtc_tamper_enable
     /tmp/cc9hWBGK.s:1483   .text.rtc_tamper_enable:00000000000000b0 $d
     /tmp/cc9hWBGK.s:1488   .text.rtc_tamper_disable:0000000000000000 $t
     /tmp/cc9hWBGK.s:1494   .text.rtc_tamper_disable:0000000000000000 rtc_tamper_disable
     /tmp/cc9hWBGK.s:1513   .text.rtc_tamper_disable:0000000000000010 $d
     /tmp/cc9hWBGK.s:1518   .text.rtc_tamper0_pin_map:0000000000000000 $t
     /tmp/cc9hWBGK.s:1524   .text.rtc_tamper0_pin_map:0000000000000000 rtc_tamper0_pin_map
     /tmp/cc9hWBGK.s:1548   .text.rtc_tamper0_pin_map:000000000000001c $d
     /tmp/cc9hWBGK.s:1553   .text.rtc_interrupt_enable:0000000000000000 $t
     /tmp/cc9hWBGK.s:1559   .text.rtc_interrupt_enable:0000000000000000 rtc_interrupt_enable
     /tmp/cc9hWBGK.s:1602   .text.rtc_interrupt_enable:0000000000000034 $d
     /tmp/cc9hWBGK.s:1607   .text.rtc_interrupt_disable:0000000000000000 $t
     /tmp/cc9hWBGK.s:1613   .text.rtc_interrupt_disable:0000000000000000 rtc_interrupt_disable
     /tmp/cc9hWBGK.s:1654   .text.rtc_interrupt_disable:0000000000000038 $d
     /tmp/cc9hWBGK.s:1659   .text.rtc_flag_get:0000000000000000 $t
     /tmp/cc9hWBGK.s:1665   .text.rtc_flag_get:0000000000000000 rtc_flag_get
     /tmp/cc9hWBGK.s:1692   .text.rtc_flag_get:0000000000000010 $d
     /tmp/cc9hWBGK.s:1697   .text.rtc_flag_clear:0000000000000000 $t
     /tmp/cc9hWBGK.s:1703   .text.rtc_flag_clear:0000000000000000 rtc_flag_clear
     /tmp/cc9hWBGK.s:1722   .text.rtc_flag_clear:0000000000000010 $d
     /tmp/cc9hWBGK.s:1727   .text.rtc_alarm_output_config:0000000000000000 $t
     /tmp/cc9hWBGK.s:1733   .text.rtc_alarm_output_config:0000000000000000 rtc_alarm_output_config
     /tmp/cc9hWBGK.s:1779   .text.rtc_alarm_output_config:0000000000000044 $d
     /tmp/cc9hWBGK.s:1784   .text.rtc_calibration_output_config:0000000000000000 $t
     /tmp/cc9hWBGK.s:1790   .text.rtc_calibration_output_config:0000000000000000 rtc_calibration_output_config
     /tmp/cc9hWBGK.s:1826   .text.rtc_calibration_output_config:000000000000002c $d
     /tmp/cc9hWBGK.s:1831   .text.rtc_hour_adjust:0000000000000000 $t
     /tmp/cc9hWBGK.s:1837   .text.rtc_hour_adjust:0000000000000000 rtc_hour_adjust
     /tmp/cc9hWBGK.s:1868   .text.rtc_hour_adjust:0000000000000020 $d
     /tmp/cc9hWBGK.s:1873   .text.rtc_second_adjust:0000000000000000 $t
     /tmp/cc9hWBGK.s:1879   .text.rtc_second_adjust:0000000000000000 rtc_second_adjust
     /tmp/cc9hWBGK.s:1980   .text.rtc_second_adjust:0000000000000054 $d
     /tmp/cc9hWBGK.s:1985   .text.rtc_bypass_shadow_enable:0000000000000000 $t
     /tmp/cc9hWBGK.s:1991   .text.rtc_bypass_shadow_enable:0000000000000000 rtc_bypass_shadow_enable
     /tmp/cc9hWBGK.s:2021   .text.rtc_bypass_shadow_enable:0000000000000024 $d
     /tmp/cc9hWBGK.s:2026   .text.rtc_bypass_shadow_disable:0000000000000000 $t
     /tmp/cc9hWBGK.s:2032   .text.rtc_bypass_shadow_disable:0000000000000000 rtc_bypass_shadow_disable
     /tmp/cc9hWBGK.s:2062   .text.rtc_bypass_shadow_disable:0000000000000024 $d
     /tmp/cc9hWBGK.s:2067   .text.rtc_refclock_detection_enable:0000000000000000 $t
     /tmp/cc9hWBGK.s:2073   .text.rtc_refclock_detection_enable:0000000000000000 rtc_refclock_detection_enable
     /tmp/cc9hWBGK.s:2123   .text.rtc_refclock_detection_enable:0000000000000030 $d
     /tmp/cc9hWBGK.s:2128   .text.rtc_refclock_detection_disable:0000000000000000 $t
     /tmp/cc9hWBGK.s:2134   .text.rtc_refclock_detection_disable:0000000000000000 rtc_refclock_detection_disable
     /tmp/cc9hWBGK.s:2184   .text.rtc_refclock_detection_disable:0000000000000030 $d
     /tmp/cc9hWBGK.s:2189   .text.rtc_wakeup_enable:0000000000000000 $t
     /tmp/cc9hWBGK.s:2195   .text.rtc_wakeup_enable:0000000000000000 rtc_wakeup_enable
     /tmp/cc9hWBGK.s:2225   .text.rtc_wakeup_enable:0000000000000024 $d
     /tmp/cc9hWBGK.s:2230   .text.rtc_wakeup_disable:0000000000000000 $t
     /tmp/cc9hWBGK.s:2236   .text.rtc_wakeup_disable:0000000000000000 rtc_wakeup_disable
     /tmp/cc9hWBGK.s:2311   .text.rtc_wakeup_disable:0000000000000048 $d
     /tmp/cc9hWBGK.s:2316   .text.rtc_wakeup_clock_set:0000000000000000 $t
     /tmp/cc9hWBGK.s:2322   .text.rtc_wakeup_clock_set:0000000000000000 rtc_wakeup_clock_set
     /tmp/cc9hWBGK.s:2418   .text.rtc_wakeup_clock_set:0000000000000058 $d
     /tmp/cc9hWBGK.s:2423   .text.rtc_wakeup_timer_set:0000000000000000 $t
     /tmp/cc9hWBGK.s:2429   .text.rtc_wakeup_timer_set:0000000000000000 rtc_wakeup_timer_set
     /tmp/cc9hWBGK.s:2516   .text.rtc_wakeup_timer_set:0000000000000044 $d
     /tmp/cc9hWBGK.s:2521   .text.rtc_wakeup_timer_get:0000000000000000 $t
ARM GAS  /tmp/cc9hWBGK.s 			page 79


     /tmp/cc9hWBGK.s:2527   .text.rtc_wakeup_timer_get:0000000000000000 rtc_wakeup_timer_get
     /tmp/cc9hWBGK.s:2544   .text.rtc_wakeup_timer_get:000000000000000c $d
     /tmp/cc9hWBGK.s:2549   .text.rtc_smooth_calibration_config:0000000000000000 $t
     /tmp/cc9hWBGK.s:2555   .text.rtc_smooth_calibration_config:0000000000000000 rtc_smooth_calibration_config
     /tmp/cc9hWBGK.s:2651   .text.rtc_smooth_calibration_config:000000000000004c $d
     /tmp/cc9hWBGK.s:2656   .text.rtc_coarse_calibration_enable:0000000000000000 $t
     /tmp/cc9hWBGK.s:2662   .text.rtc_coarse_calibration_enable:0000000000000000 rtc_coarse_calibration_enable
     /tmp/cc9hWBGK.s:2712   .text.rtc_coarse_calibration_enable:0000000000000030 $d
     /tmp/cc9hWBGK.s:2717   .text.rtc_coarse_calibration_disable:0000000000000000 $t
     /tmp/cc9hWBGK.s:2723   .text.rtc_coarse_calibration_disable:0000000000000000 rtc_coarse_calibration_disable
     /tmp/cc9hWBGK.s:2773   .text.rtc_coarse_calibration_disable:0000000000000030 $d
     /tmp/cc9hWBGK.s:2778   .text.rtc_coarse_calibration_config:0000000000000000 $t
     /tmp/cc9hWBGK.s:2784   .text.rtc_coarse_calibration_config:0000000000000000 rtc_coarse_calibration_config
     /tmp/cc9hWBGK.s:2859   .text.rtc_coarse_calibration_config:0000000000000054 $d

NO UNDEFINED SYMBOLS
