INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 01:56:34 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : mvt_float
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.132ns  (required time - arrival time)
  Source:                 mulf1/operator/sigProdExt_c2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.790ns period=5.580ns})
  Destination:            addf1/operator/expDiff_c1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.790ns period=5.580ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.580ns  (clk rise@5.580ns - clk rise@0.000ns)
  Data Path Delay:        5.436ns  (logic 2.341ns (43.068%)  route 3.095ns (56.932%))
  Logic Levels:           24  (CARRY4=16 LUT2=1 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 6.063 - 5.580 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2294, unset)         0.508     0.508    mulf1/operator/clk
    SLICE_X35Y82         FDRE                                         r  mulf1/operator/sigProdExt_c2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y82         FDRE (Prop_fdre_C_Q)         0.198     0.706 r  mulf1/operator/sigProdExt_c2_reg[15]/Q
                         net (fo=1, routed)           0.557     1.263    mulf1/operator/sigProdExt_c2[15]
    SLICE_X35Y82         LUT6 (Prop_lut6_I0_O)        0.120     1.383 r  mulf1/operator/newY_c1[4]_i_7__0/O
                         net (fo=1, routed)           0.247     1.630    mulf1/operator/newY_c1[4]_i_7__0_n_0
    SLICE_X34Y82         LUT5 (Prop_lut5_I2_O)        0.043     1.673 r  mulf1/operator/newY_c1[4]_i_5__0/O
                         net (fo=1, routed)           0.000     1.673    mulf1/operator/RoundingAdder/S[0]
    SLICE_X34Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     1.924 r  mulf1/operator/RoundingAdder/newY_c1_reg[4]_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     1.924    mulf1/operator/RoundingAdder/newY_c1_reg[4]_i_4__0_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.973 r  mulf1/operator/RoundingAdder/newY_c1_reg[8]_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     1.973    mulf1/operator/RoundingAdder/newY_c1_reg[8]_i_4__0_n_0
    SLICE_X34Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.022 r  mulf1/operator/RoundingAdder/newY_c1_reg[12]_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     2.022    mulf1/operator/RoundingAdder/newY_c1_reg[12]_i_4__0_n_0
    SLICE_X34Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.071 r  mulf1/operator/RoundingAdder/newY_c1_reg[16]_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     2.071    mulf1/operator/RoundingAdder/newY_c1_reg[16]_i_4__0_n_0
    SLICE_X34Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.120 r  mulf1/operator/RoundingAdder/expX_c1_reg[0]_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     2.120    mulf1/operator/RoundingAdder/expX_c1_reg[0]_i_4__0_n_0
    SLICE_X34Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.169 r  mulf1/operator/RoundingAdder/expX_c1_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     2.169    mulf1/operator/RoundingAdder/expX_c1_reg[0]_i_2__0_n_0
    SLICE_X34Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.218 r  mulf1/operator/RoundingAdder/expX_c1_reg[4]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     2.218    mulf1/operator/RoundingAdder/expX_c1_reg[4]_i_2__0_n_0
    SLICE_X34Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.267 r  mulf1/operator/RoundingAdder/expX_c1_reg[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     2.267    mulf1/operator/RoundingAdder/expX_c1_reg[7]_i_2__0_n_0
    SLICE_X34Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     2.371 r  mulf1/operator/RoundingAdder/expX_c1_reg[7]_i_5__0/O[0]
                         net (fo=11, routed)          0.428     2.799    mulf1/operator/RoundingAdder/p_0_in[32]
    SLICE_X35Y87         LUT5 (Prop_lut5_I2_O)        0.120     2.919 f  mulf1/operator/RoundingAdder/sXsYExnXY_c1[3]_i_11/O
                         net (fo=2, routed)           0.385     3.304    mulf1/operator/RoundingAdder/mulf1_result[29]
    SLICE_X36Y88         LUT5 (Prop_lut5_I3_O)        0.043     3.347 r  mulf1/operator/RoundingAdder/newY_c1[22]_i_8__0/O
                         net (fo=3, routed)           0.167     3.514    mulf1/operator/RoundingAdder/addf1/ieee2nfloat_1/eqOp1_in
    SLICE_X37Y88         LUT4 (Prop_lut4_I0_O)        0.043     3.557 r  mulf1/operator/RoundingAdder/newY_c1[0]_i_3__0/O
                         net (fo=25, routed)          0.299     3.856    mulf1/operator/RoundingAdder/exc_c2_reg[1]_2
    SLICE_X35Y87         LUT6 (Prop_lut6_I1_O)        0.043     3.899 r  mulf1/operator/RoundingAdder/newY_c1[4]_i_3__0/O
                         net (fo=4, routed)           0.290     4.189    buffer22/control/excExpFracY_c0[3]
    SLICE_X33Y87         LUT6 (Prop_lut6_I0_O)        0.043     4.232 r  buffer22/control/ltOp_carry_i_2__0/O
                         net (fo=1, routed)           0.171     4.403    addf1/operator/DI[2]
    SLICE_X32Y87         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.191     4.594 r  addf1/operator/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.594    addf1/operator/ltOp_carry_n_0
    SLICE_X32Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     4.643 r  addf1/operator/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.643    addf1/operator/ltOp_carry__0_n_0
    SLICE_X32Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     4.692 r  addf1/operator/ltOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.692    addf1/operator/ltOp_carry__1_n_0
    SLICE_X32Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     4.741 r  addf1/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.741    addf1/operator/ltOp_carry__2_n_0
    SLICE_X32Y91         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     4.868 r  addf1/operator/ltOp_carry__3/CO[0]
                         net (fo=67, routed)          0.364     5.232    buffer22/control/CO[0]
    SLICE_X33Y91         LUT2 (Prop_lut2_I0_O)        0.130     5.362 r  buffer22/control/i__carry_i_3__0/O
                         net (fo=1, routed)           0.187     5.549    addf1/operator/expDiff_c1_reg[3]_0[1]
    SLICE_X31Y90         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.242     5.791 r  addf1/operator/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.791    addf1/operator/_inferred__1/i__carry_n_0
    SLICE_X31Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     5.944 r  addf1/operator/_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.000     5.944    addf1/operator/expDiff_c0[5]
    SLICE_X31Y91         FDRE                                         r  addf1/operator/expDiff_c1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.580     5.580 r  
                                                      0.000     5.580 r  clk (IN)
                         net (fo=2294, unset)         0.483     6.063    addf1/operator/clk
    SLICE_X31Y91         FDRE                                         r  addf1/operator/expDiff_c1_reg[5]/C
                         clock pessimism              0.000     6.063    
                         clock uncertainty           -0.035     6.027    
    SLICE_X31Y91         FDRE (Setup_fdre_C_D)        0.048     6.075    addf1/operator/expDiff_c1_reg[5]
  -------------------------------------------------------------------
                         required time                          6.075    
                         arrival time                          -5.944    
  -------------------------------------------------------------------
                         slack                                  0.132    




