# Temporary Archive 

This folder contains outdated but useful Verilog code that I reference. I started with these files, and then Chisel-ified the codebase.