
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//ipcmk_gcc_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004014b8 <.init>:
  4014b8:	stp	x29, x30, [sp, #-16]!
  4014bc:	mov	x29, sp
  4014c0:	bl	401920 <ferror@plt+0x60>
  4014c4:	ldp	x29, x30, [sp], #16
  4014c8:	ret

Disassembly of section .plt:

00000000004014d0 <memcpy@plt-0x20>:
  4014d0:	stp	x16, x30, [sp, #-16]!
  4014d4:	adrp	x16, 415000 <ferror@plt+0x13740>
  4014d8:	ldr	x17, [x16, #4088]
  4014dc:	add	x16, x16, #0xff8
  4014e0:	br	x17
  4014e4:	nop
  4014e8:	nop
  4014ec:	nop

00000000004014f0 <memcpy@plt>:
  4014f0:	adrp	x16, 416000 <ferror@plt+0x14740>
  4014f4:	ldr	x17, [x16]
  4014f8:	add	x16, x16, #0x0
  4014fc:	br	x17

0000000000401500 <_exit@plt>:
  401500:	adrp	x16, 416000 <ferror@plt+0x14740>
  401504:	ldr	x17, [x16, #8]
  401508:	add	x16, x16, #0x8
  40150c:	br	x17

0000000000401510 <strtoul@plt>:
  401510:	adrp	x16, 416000 <ferror@plt+0x14740>
  401514:	ldr	x17, [x16, #16]
  401518:	add	x16, x16, #0x10
  40151c:	br	x17

0000000000401520 <strlen@plt>:
  401520:	adrp	x16, 416000 <ferror@plt+0x14740>
  401524:	ldr	x17, [x16, #24]
  401528:	add	x16, x16, #0x18
  40152c:	br	x17

0000000000401530 <fputs@plt>:
  401530:	adrp	x16, 416000 <ferror@plt+0x14740>
  401534:	ldr	x17, [x16, #32]
  401538:	add	x16, x16, #0x20
  40153c:	br	x17

0000000000401540 <exit@plt>:
  401540:	adrp	x16, 416000 <ferror@plt+0x14740>
  401544:	ldr	x17, [x16, #40]
  401548:	add	x16, x16, #0x28
  40154c:	br	x17

0000000000401550 <dup@plt>:
  401550:	adrp	x16, 416000 <ferror@plt+0x14740>
  401554:	ldr	x17, [x16, #48]
  401558:	add	x16, x16, #0x30
  40155c:	br	x17

0000000000401560 <strtod@plt>:
  401560:	adrp	x16, 416000 <ferror@plt+0x14740>
  401564:	ldr	x17, [x16, #56]
  401568:	add	x16, x16, #0x38
  40156c:	br	x17

0000000000401570 <semget@plt>:
  401570:	adrp	x16, 416000 <ferror@plt+0x14740>
  401574:	ldr	x17, [x16, #64]
  401578:	add	x16, x16, #0x40
  40157c:	br	x17

0000000000401580 <getuid@plt>:
  401580:	adrp	x16, 416000 <ferror@plt+0x14740>
  401584:	ldr	x17, [x16, #72]
  401588:	add	x16, x16, #0x48
  40158c:	br	x17

0000000000401590 <__cxa_atexit@plt>:
  401590:	adrp	x16, 416000 <ferror@plt+0x14740>
  401594:	ldr	x17, [x16, #80]
  401598:	add	x16, x16, #0x50
  40159c:	br	x17

00000000004015a0 <fputc@plt>:
  4015a0:	adrp	x16, 416000 <ferror@plt+0x14740>
  4015a4:	ldr	x17, [x16, #88]
  4015a8:	add	x16, x16, #0x58
  4015ac:	br	x17

00000000004015b0 <snprintf@plt>:
  4015b0:	adrp	x16, 416000 <ferror@plt+0x14740>
  4015b4:	ldr	x17, [x16, #96]
  4015b8:	add	x16, x16, #0x60
  4015bc:	br	x17

00000000004015c0 <localeconv@plt>:
  4015c0:	adrp	x16, 416000 <ferror@plt+0x14740>
  4015c4:	ldr	x17, [x16, #104]
  4015c8:	add	x16, x16, #0x68
  4015cc:	br	x17

00000000004015d0 <fileno@plt>:
  4015d0:	adrp	x16, 416000 <ferror@plt+0x14740>
  4015d4:	ldr	x17, [x16, #112]
  4015d8:	add	x16, x16, #0x70
  4015dc:	br	x17

00000000004015e0 <getpid@plt>:
  4015e0:	adrp	x16, 416000 <ferror@plt+0x14740>
  4015e4:	ldr	x17, [x16, #120]
  4015e8:	add	x16, x16, #0x78
  4015ec:	br	x17

00000000004015f0 <malloc@plt>:
  4015f0:	adrp	x16, 416000 <ferror@plt+0x14740>
  4015f4:	ldr	x17, [x16, #128]
  4015f8:	add	x16, x16, #0x80
  4015fc:	br	x17

0000000000401600 <open@plt>:
  401600:	adrp	x16, 416000 <ferror@plt+0x14740>
  401604:	ldr	x17, [x16, #136]
  401608:	add	x16, x16, #0x88
  40160c:	br	x17

0000000000401610 <getppid@plt>:
  401610:	adrp	x16, 416000 <ferror@plt+0x14740>
  401614:	ldr	x17, [x16, #144]
  401618:	add	x16, x16, #0x90
  40161c:	br	x17

0000000000401620 <__strtol_internal@plt>:
  401620:	adrp	x16, 416000 <ferror@plt+0x14740>
  401624:	ldr	x17, [x16, #152]
  401628:	add	x16, x16, #0x98
  40162c:	br	x17

0000000000401630 <strncmp@plt>:
  401630:	adrp	x16, 416000 <ferror@plt+0x14740>
  401634:	ldr	x17, [x16, #160]
  401638:	add	x16, x16, #0xa0
  40163c:	br	x17

0000000000401640 <bindtextdomain@plt>:
  401640:	adrp	x16, 416000 <ferror@plt+0x14740>
  401644:	ldr	x17, [x16, #168]
  401648:	add	x16, x16, #0xa8
  40164c:	br	x17

0000000000401650 <__libc_start_main@plt>:
  401650:	adrp	x16, 416000 <ferror@plt+0x14740>
  401654:	ldr	x17, [x16, #176]
  401658:	add	x16, x16, #0xb0
  40165c:	br	x17

0000000000401660 <fgetc@plt>:
  401660:	adrp	x16, 416000 <ferror@plt+0x14740>
  401664:	ldr	x17, [x16, #184]
  401668:	add	x16, x16, #0xb8
  40166c:	br	x17

0000000000401670 <gettimeofday@plt>:
  401670:	adrp	x16, 416000 <ferror@plt+0x14740>
  401674:	ldr	x17, [x16, #192]
  401678:	add	x16, x16, #0xc0
  40167c:	br	x17

0000000000401680 <random@plt>:
  401680:	adrp	x16, 416000 <ferror@plt+0x14740>
  401684:	ldr	x17, [x16, #200]
  401688:	add	x16, x16, #0xc8
  40168c:	br	x17

0000000000401690 <__strtoul_internal@plt>:
  401690:	adrp	x16, 416000 <ferror@plt+0x14740>
  401694:	ldr	x17, [x16, #208]
  401698:	add	x16, x16, #0xd0
  40169c:	br	x17

00000000004016a0 <strdup@plt>:
  4016a0:	adrp	x16, 416000 <ferror@plt+0x14740>
  4016a4:	ldr	x17, [x16, #216]
  4016a8:	add	x16, x16, #0xd8
  4016ac:	br	x17

00000000004016b0 <close@plt>:
  4016b0:	adrp	x16, 416000 <ferror@plt+0x14740>
  4016b4:	ldr	x17, [x16, #224]
  4016b8:	add	x16, x16, #0xe0
  4016bc:	br	x17

00000000004016c0 <__gmon_start__@plt>:
  4016c0:	adrp	x16, 416000 <ferror@plt+0x14740>
  4016c4:	ldr	x17, [x16, #232]
  4016c8:	add	x16, x16, #0xe8
  4016cc:	br	x17

00000000004016d0 <abort@plt>:
  4016d0:	adrp	x16, 416000 <ferror@plt+0x14740>
  4016d4:	ldr	x17, [x16, #240]
  4016d8:	add	x16, x16, #0xf0
  4016dc:	br	x17

00000000004016e0 <textdomain@plt>:
  4016e0:	adrp	x16, 416000 <ferror@plt+0x14740>
  4016e4:	ldr	x17, [x16, #248]
  4016e8:	add	x16, x16, #0xf8
  4016ec:	br	x17

00000000004016f0 <getopt_long@plt>:
  4016f0:	adrp	x16, 416000 <ferror@plt+0x14740>
  4016f4:	ldr	x17, [x16, #256]
  4016f8:	add	x16, x16, #0x100
  4016fc:	br	x17

0000000000401700 <msgget@plt>:
  401700:	adrp	x16, 416000 <ferror@plt+0x14740>
  401704:	ldr	x17, [x16, #264]
  401708:	add	x16, x16, #0x108
  40170c:	br	x17

0000000000401710 <strcmp@plt>:
  401710:	adrp	x16, 416000 <ferror@plt+0x14740>
  401714:	ldr	x17, [x16, #272]
  401718:	add	x16, x16, #0x110
  40171c:	br	x17

0000000000401720 <warn@plt>:
  401720:	adrp	x16, 416000 <ferror@plt+0x14740>
  401724:	ldr	x17, [x16, #280]
  401728:	add	x16, x16, #0x118
  40172c:	br	x17

0000000000401730 <__ctype_b_loc@plt>:
  401730:	adrp	x16, 416000 <ferror@plt+0x14740>
  401734:	ldr	x17, [x16, #288]
  401738:	add	x16, x16, #0x120
  40173c:	br	x17

0000000000401740 <strtol@plt>:
  401740:	adrp	x16, 416000 <ferror@plt+0x14740>
  401744:	ldr	x17, [x16, #296]
  401748:	add	x16, x16, #0x128
  40174c:	br	x17

0000000000401750 <free@plt>:
  401750:	adrp	x16, 416000 <ferror@plt+0x14740>
  401754:	ldr	x17, [x16, #304]
  401758:	add	x16, x16, #0x130
  40175c:	br	x17

0000000000401760 <shmget@plt>:
  401760:	adrp	x16, 416000 <ferror@plt+0x14740>
  401764:	ldr	x17, [x16, #312]
  401768:	add	x16, x16, #0x138
  40176c:	br	x17

0000000000401770 <nanosleep@plt>:
  401770:	adrp	x16, 416000 <ferror@plt+0x14740>
  401774:	ldr	x17, [x16, #320]
  401778:	add	x16, x16, #0x140
  40177c:	br	x17

0000000000401780 <vasprintf@plt>:
  401780:	adrp	x16, 416000 <ferror@plt+0x14740>
  401784:	ldr	x17, [x16, #328]
  401788:	add	x16, x16, #0x148
  40178c:	br	x17

0000000000401790 <strndup@plt>:
  401790:	adrp	x16, 416000 <ferror@plt+0x14740>
  401794:	ldr	x17, [x16, #336]
  401798:	add	x16, x16, #0x150
  40179c:	br	x17

00000000004017a0 <strspn@plt>:
  4017a0:	adrp	x16, 416000 <ferror@plt+0x14740>
  4017a4:	ldr	x17, [x16, #344]
  4017a8:	add	x16, x16, #0x158
  4017ac:	br	x17

00000000004017b0 <strchr@plt>:
  4017b0:	adrp	x16, 416000 <ferror@plt+0x14740>
  4017b4:	ldr	x17, [x16, #352]
  4017b8:	add	x16, x16, #0x160
  4017bc:	br	x17

00000000004017c0 <fcntl@plt>:
  4017c0:	adrp	x16, 416000 <ferror@plt+0x14740>
  4017c4:	ldr	x17, [x16, #360]
  4017c8:	add	x16, x16, #0x168
  4017cc:	br	x17

00000000004017d0 <fflush@plt>:
  4017d0:	adrp	x16, 416000 <ferror@plt+0x14740>
  4017d4:	ldr	x17, [x16, #368]
  4017d8:	add	x16, x16, #0x170
  4017dc:	br	x17

00000000004017e0 <warnx@plt>:
  4017e0:	adrp	x16, 416000 <ferror@plt+0x14740>
  4017e4:	ldr	x17, [x16, #376]
  4017e8:	add	x16, x16, #0x178
  4017ec:	br	x17

00000000004017f0 <read@plt>:
  4017f0:	adrp	x16, 416000 <ferror@plt+0x14740>
  4017f4:	ldr	x17, [x16, #384]
  4017f8:	add	x16, x16, #0x180
  4017fc:	br	x17

0000000000401800 <jrand48@plt>:
  401800:	adrp	x16, 416000 <ferror@plt+0x14740>
  401804:	ldr	x17, [x16, #392]
  401808:	add	x16, x16, #0x188
  40180c:	br	x17

0000000000401810 <dcgettext@plt>:
  401810:	adrp	x16, 416000 <ferror@plt+0x14740>
  401814:	ldr	x17, [x16, #400]
  401818:	add	x16, x16, #0x190
  40181c:	br	x17

0000000000401820 <srandom@plt>:
  401820:	adrp	x16, 416000 <ferror@plt+0x14740>
  401824:	ldr	x17, [x16, #408]
  401828:	add	x16, x16, #0x198
  40182c:	br	x17

0000000000401830 <errx@plt>:
  401830:	adrp	x16, 416000 <ferror@plt+0x14740>
  401834:	ldr	x17, [x16, #416]
  401838:	add	x16, x16, #0x1a0
  40183c:	br	x17

0000000000401840 <getrandom@plt>:
  401840:	adrp	x16, 416000 <ferror@plt+0x14740>
  401844:	ldr	x17, [x16, #424]
  401848:	add	x16, x16, #0x1a8
  40184c:	br	x17

0000000000401850 <strcspn@plt>:
  401850:	adrp	x16, 416000 <ferror@plt+0x14740>
  401854:	ldr	x17, [x16, #432]
  401858:	add	x16, x16, #0x1b0
  40185c:	br	x17

0000000000401860 <printf@plt>:
  401860:	adrp	x16, 416000 <ferror@plt+0x14740>
  401864:	ldr	x17, [x16, #440]
  401868:	add	x16, x16, #0x1b8
  40186c:	br	x17

0000000000401870 <__errno_location@plt>:
  401870:	adrp	x16, 416000 <ferror@plt+0x14740>
  401874:	ldr	x17, [x16, #448]
  401878:	add	x16, x16, #0x1c0
  40187c:	br	x17

0000000000401880 <syscall@plt>:
  401880:	adrp	x16, 416000 <ferror@plt+0x14740>
  401884:	ldr	x17, [x16, #456]
  401888:	add	x16, x16, #0x1c8
  40188c:	br	x17

0000000000401890 <fprintf@plt>:
  401890:	adrp	x16, 416000 <ferror@plt+0x14740>
  401894:	ldr	x17, [x16, #464]
  401898:	add	x16, x16, #0x1d0
  40189c:	br	x17

00000000004018a0 <err@plt>:
  4018a0:	adrp	x16, 416000 <ferror@plt+0x14740>
  4018a4:	ldr	x17, [x16, #472]
  4018a8:	add	x16, x16, #0x1d8
  4018ac:	br	x17

00000000004018b0 <setlocale@plt>:
  4018b0:	adrp	x16, 416000 <ferror@plt+0x14740>
  4018b4:	ldr	x17, [x16, #480]
  4018b8:	add	x16, x16, #0x1e0
  4018bc:	br	x17

00000000004018c0 <ferror@plt>:
  4018c0:	adrp	x16, 416000 <ferror@plt+0x14740>
  4018c4:	ldr	x17, [x16, #488]
  4018c8:	add	x16, x16, #0x1e8
  4018cc:	br	x17

Disassembly of section .text:

00000000004018d0 <.text>:
  4018d0:	mov	x29, #0x0                   	// #0
  4018d4:	mov	x30, #0x0                   	// #0
  4018d8:	mov	x5, x0
  4018dc:	ldr	x1, [sp]
  4018e0:	add	x2, sp, #0x8
  4018e4:	mov	x6, sp
  4018e8:	movz	x0, #0x0, lsl #48
  4018ec:	movk	x0, #0x0, lsl #32
  4018f0:	movk	x0, #0x40, lsl #16
  4018f4:	movk	x0, #0x1b30
  4018f8:	movz	x3, #0x0, lsl #48
  4018fc:	movk	x3, #0x0, lsl #32
  401900:	movk	x3, #0x40, lsl #16
  401904:	movk	x3, #0x4158
  401908:	movz	x4, #0x0, lsl #48
  40190c:	movk	x4, #0x0, lsl #32
  401910:	movk	x4, #0x40, lsl #16
  401914:	movk	x4, #0x41d8
  401918:	bl	401650 <__libc_start_main@plt>
  40191c:	bl	4016d0 <abort@plt>
  401920:	adrp	x0, 415000 <ferror@plt+0x13740>
  401924:	ldr	x0, [x0, #4064]
  401928:	cbz	x0, 401930 <ferror@plt+0x70>
  40192c:	b	4016c0 <__gmon_start__@plt>
  401930:	ret
  401934:	adrp	x0, 416000 <ferror@plt+0x14740>
  401938:	add	x0, x0, #0x208
  40193c:	adrp	x1, 416000 <ferror@plt+0x14740>
  401940:	add	x1, x1, #0x208
  401944:	cmp	x0, x1
  401948:	b.eq	40197c <ferror@plt+0xbc>  // b.none
  40194c:	stp	x29, x30, [sp, #-32]!
  401950:	mov	x29, sp
  401954:	adrp	x0, 404000 <ferror@plt+0x2740>
  401958:	ldr	x0, [x0, #520]
  40195c:	str	x0, [sp, #24]
  401960:	mov	x1, x0
  401964:	cbz	x1, 401974 <ferror@plt+0xb4>
  401968:	adrp	x0, 416000 <ferror@plt+0x14740>
  40196c:	add	x0, x0, #0x208
  401970:	blr	x1
  401974:	ldp	x29, x30, [sp], #32
  401978:	ret
  40197c:	ret
  401980:	adrp	x0, 416000 <ferror@plt+0x14740>
  401984:	add	x0, x0, #0x208
  401988:	adrp	x1, 416000 <ferror@plt+0x14740>
  40198c:	add	x1, x1, #0x208
  401990:	sub	x0, x0, x1
  401994:	lsr	x1, x0, #63
  401998:	add	x0, x1, x0, asr #3
  40199c:	cmp	xzr, x0, asr #1
  4019a0:	b.eq	4019d8 <ferror@plt+0x118>  // b.none
  4019a4:	stp	x29, x30, [sp, #-32]!
  4019a8:	mov	x29, sp
  4019ac:	asr	x1, x0, #1
  4019b0:	adrp	x0, 404000 <ferror@plt+0x2740>
  4019b4:	ldr	x0, [x0, #528]
  4019b8:	str	x0, [sp, #24]
  4019bc:	mov	x2, x0
  4019c0:	cbz	x2, 4019d0 <ferror@plt+0x110>
  4019c4:	adrp	x0, 416000 <ferror@plt+0x14740>
  4019c8:	add	x0, x0, #0x208
  4019cc:	blr	x2
  4019d0:	ldp	x29, x30, [sp], #32
  4019d4:	ret
  4019d8:	ret
  4019dc:	adrp	x0, 416000 <ferror@plt+0x14740>
  4019e0:	ldrb	w0, [x0, #552]
  4019e4:	cbnz	w0, 401a08 <ferror@plt+0x148>
  4019e8:	stp	x29, x30, [sp, #-16]!
  4019ec:	mov	x29, sp
  4019f0:	bl	401934 <ferror@plt+0x74>
  4019f4:	adrp	x0, 416000 <ferror@plt+0x14740>
  4019f8:	mov	w1, #0x1                   	// #1
  4019fc:	strb	w1, [x0, #552]
  401a00:	ldp	x29, x30, [sp], #16
  401a04:	ret
  401a08:	ret
  401a0c:	stp	x29, x30, [sp, #-16]!
  401a10:	mov	x29, sp
  401a14:	bl	401980 <ferror@plt+0xc0>
  401a18:	ldp	x29, x30, [sp], #16
  401a1c:	ret
  401a20:	stp	x29, x30, [sp, #-32]!
  401a24:	mov	x29, sp
  401a28:	stp	x19, x20, [sp, #16]
  401a2c:	adrp	x0, 416000 <ferror@plt+0x14740>
  401a30:	ldr	x20, [x0, #536]
  401a34:	bl	401870 <__errno_location@plt>
  401a38:	mov	x19, x0
  401a3c:	str	wzr, [x0]
  401a40:	mov	x0, x20
  401a44:	bl	4018c0 <ferror@plt>
  401a48:	cbz	w0, 401a90 <ferror@plt+0x1d0>
  401a4c:	ldr	w0, [x19]
  401a50:	cmp	w0, #0x9
  401a54:	b.eq	401a60 <ferror@plt+0x1a0>  // b.none
  401a58:	cmp	w0, #0x20
  401a5c:	b.ne	401abc <ferror@plt+0x1fc>  // b.any
  401a60:	adrp	x0, 416000 <ferror@plt+0x14740>
  401a64:	ldr	x20, [x0, #520]
  401a68:	str	wzr, [x19]
  401a6c:	mov	x0, x20
  401a70:	bl	4018c0 <ferror@plt>
  401a74:	cbz	w0, 401afc <ferror@plt+0x23c>
  401a78:	ldr	w0, [x19]
  401a7c:	cmp	w0, #0x9
  401a80:	b.ne	401b28 <ferror@plt+0x268>  // b.any
  401a84:	ldp	x19, x20, [sp, #16]
  401a88:	ldp	x29, x30, [sp], #32
  401a8c:	ret
  401a90:	mov	x0, x20
  401a94:	bl	4017d0 <fflush@plt>
  401a98:	cbnz	w0, 401a4c <ferror@plt+0x18c>
  401a9c:	mov	x0, x20
  401aa0:	bl	4015d0 <fileno@plt>
  401aa4:	tbnz	w0, #31, 401a4c <ferror@plt+0x18c>
  401aa8:	bl	401550 <dup@plt>
  401aac:	tbnz	w0, #31, 401a4c <ferror@plt+0x18c>
  401ab0:	bl	4016b0 <close@plt>
  401ab4:	cbz	w0, 401a60 <ferror@plt+0x1a0>
  401ab8:	b	401a4c <ferror@plt+0x18c>
  401abc:	cbz	w0, 401ae0 <ferror@plt+0x220>
  401ac0:	mov	w2, #0x5                   	// #5
  401ac4:	adrp	x1, 404000 <ferror@plt+0x2740>
  401ac8:	add	x1, x1, #0x218
  401acc:	mov	x0, #0x0                   	// #0
  401ad0:	bl	401810 <dcgettext@plt>
  401ad4:	bl	401720 <warn@plt>
  401ad8:	mov	w0, #0x1                   	// #1
  401adc:	bl	401500 <_exit@plt>
  401ae0:	mov	w2, #0x5                   	// #5
  401ae4:	adrp	x1, 404000 <ferror@plt+0x2740>
  401ae8:	add	x1, x1, #0x218
  401aec:	mov	x0, #0x0                   	// #0
  401af0:	bl	401810 <dcgettext@plt>
  401af4:	bl	4017e0 <warnx@plt>
  401af8:	b	401ad8 <ferror@plt+0x218>
  401afc:	mov	x0, x20
  401b00:	bl	4017d0 <fflush@plt>
  401b04:	cbnz	w0, 401a78 <ferror@plt+0x1b8>
  401b08:	mov	x0, x20
  401b0c:	bl	4015d0 <fileno@plt>
  401b10:	tbnz	w0, #31, 401a78 <ferror@plt+0x1b8>
  401b14:	bl	401550 <dup@plt>
  401b18:	tbnz	w0, #31, 401a78 <ferror@plt+0x1b8>
  401b1c:	bl	4016b0 <close@plt>
  401b20:	cbz	w0, 401a84 <ferror@plt+0x1c4>
  401b24:	b	401a78 <ferror@plt+0x1b8>
  401b28:	mov	w0, #0x1                   	// #1
  401b2c:	bl	401500 <_exit@plt>
  401b30:	stp	x29, x30, [sp, #-144]!
  401b34:	mov	x29, sp
  401b38:	stp	x19, x20, [sp, #16]
  401b3c:	stp	x21, x22, [sp, #32]
  401b40:	stp	x23, x24, [sp, #48]
  401b44:	stp	x25, x26, [sp, #64]
  401b48:	stp	x27, x28, [sp, #80]
  401b4c:	mov	w22, w0
  401b50:	mov	x21, x1
  401b54:	adrp	x1, 404000 <ferror@plt+0x2740>
  401b58:	add	x1, x1, #0x3e8
  401b5c:	mov	w0, #0x6                   	// #6
  401b60:	bl	4018b0 <setlocale@plt>
  401b64:	adrp	x19, 404000 <ferror@plt+0x2740>
  401b68:	add	x19, x19, #0x240
  401b6c:	adrp	x1, 404000 <ferror@plt+0x2740>
  401b70:	add	x1, x1, #0x228
  401b74:	mov	x0, x19
  401b78:	bl	401640 <bindtextdomain@plt>
  401b7c:	mov	x0, x19
  401b80:	bl	4016e0 <textdomain@plt>
  401b84:	adrp	x0, 401000 <memcpy@plt-0x4f0>
  401b88:	add	x0, x0, #0xa20
  401b8c:	bl	4041e0 <ferror@plt+0x2920>
  401b90:	str	wzr, [sp, #120]
  401b94:	mov	w23, #0x0                   	// #0
  401b98:	str	wzr, [sp, #108]
  401b9c:	str	wzr, [sp, #124]
  401ba0:	str	xzr, [sp, #112]
  401ba4:	mov	w27, #0x1a4                 	// #420
  401ba8:	adrp	x20, 404000 <ferror@plt+0x2740>
  401bac:	add	x20, x20, #0x5c0
  401bb0:	adrp	x19, 404000 <ferror@plt+0x2740>
  401bb4:	add	x19, x19, #0x4d0
  401bb8:	mov	w26, #0x1                   	// #1
  401bbc:	adrp	x25, 404000 <ferror@plt+0x2740>
  401bc0:	add	x25, x25, #0x268
  401bc4:	mov	w24, w26
  401bc8:	b	401be0 <ferror@plt+0x320>
  401bcc:	cmp	w0, #0x4d
  401bd0:	b.eq	401c70 <ferror@plt+0x3b0>  // b.none
  401bd4:	mov	w23, w24
  401bd8:	cmp	w0, #0x51
  401bdc:	b.ne	401e58 <ferror@plt+0x598>  // b.any
  401be0:	mov	x4, #0x0                   	// #0
  401be4:	mov	x3, x20
  401be8:	mov	x2, x19
  401bec:	mov	x1, x21
  401bf0:	mov	w0, w22
  401bf4:	bl	4016f0 <getopt_long@plt>
  401bf8:	cmn	w0, #0x1
  401bfc:	b.eq	401e90 <ferror@plt+0x5d0>  // b.none
  401c00:	cmp	w0, #0x53
  401c04:	b.eq	401ca4 <ferror@plt+0x3e4>  // b.none
  401c08:	b.le	401bcc <ferror@plt+0x30c>
  401c0c:	cmp	w0, #0x68
  401c10:	b.eq	401cd4 <ferror@plt+0x414>  // b.none
  401c14:	cmp	w0, #0x70
  401c18:	b.ne	401c38 <ferror@plt+0x378>  // b.any
  401c1c:	mov	w2, #0x8                   	// #8
  401c20:	mov	x1, #0x0                   	// #0
  401c24:	adrp	x0, 416000 <ferror@plt+0x14740>
  401c28:	ldr	x0, [x0, #528]
  401c2c:	bl	401510 <strtoul@plt>
  401c30:	mov	w27, w0
  401c34:	b	401be0 <ferror@plt+0x320>
  401c38:	cmp	w0, #0x56
  401c3c:	b.ne	401e58 <ferror@plt+0x598>  // b.any
  401c40:	mov	w2, #0x5                   	// #5
  401c44:	adrp	x1, 404000 <ferror@plt+0x2740>
  401c48:	add	x1, x1, #0x480
  401c4c:	mov	x0, #0x0                   	// #0
  401c50:	bl	401810 <dcgettext@plt>
  401c54:	adrp	x2, 404000 <ferror@plt+0x2740>
  401c58:	add	x2, x2, #0x490
  401c5c:	adrp	x1, 416000 <ferror@plt+0x14740>
  401c60:	ldr	x1, [x1, #544]
  401c64:	bl	401860 <printf@plt>
  401c68:	mov	w0, #0x0                   	// #0
  401c6c:	bl	401540 <exit@plt>
  401c70:	adrp	x0, 416000 <ferror@plt+0x14740>
  401c74:	ldr	x28, [x0, #528]
  401c78:	mov	w2, #0x5                   	// #5
  401c7c:	adrp	x1, 404000 <ferror@plt+0x2740>
  401c80:	add	x1, x1, #0x250
  401c84:	mov	x0, #0x0                   	// #0
  401c88:	bl	401810 <dcgettext@plt>
  401c8c:	mov	x1, x0
  401c90:	mov	x0, x28
  401c94:	bl	4032c8 <ferror@plt+0x1a08>
  401c98:	str	x0, [sp, #112]
  401c9c:	str	w26, [sp, #108]
  401ca0:	b	401be0 <ferror@plt+0x320>
  401ca4:	adrp	x0, 416000 <ferror@plt+0x14740>
  401ca8:	ldr	x28, [x0, #528]
  401cac:	mov	w2, #0x5                   	// #5
  401cb0:	mov	x1, x25
  401cb4:	mov	x0, #0x0                   	// #0
  401cb8:	bl	401810 <dcgettext@plt>
  401cbc:	mov	x1, x0
  401cc0:	mov	x0, x28
  401cc4:	bl	402fc4 <ferror@plt+0x1704>
  401cc8:	str	w0, [sp, #124]
  401ccc:	str	w26, [sp, #120]
  401cd0:	b	401be0 <ferror@plt+0x320>
  401cd4:	adrp	x0, 416000 <ferror@plt+0x14740>
  401cd8:	ldr	x19, [x0, #536]
  401cdc:	mov	w2, #0x5                   	// #5
  401ce0:	adrp	x1, 404000 <ferror@plt+0x2740>
  401ce4:	add	x1, x1, #0x288
  401ce8:	mov	x0, #0x0                   	// #0
  401cec:	bl	401810 <dcgettext@plt>
  401cf0:	mov	x1, x19
  401cf4:	bl	401530 <fputs@plt>
  401cf8:	mov	w2, #0x5                   	// #5
  401cfc:	adrp	x1, 404000 <ferror@plt+0x2740>
  401d00:	add	x1, x1, #0x298
  401d04:	mov	x0, #0x0                   	// #0
  401d08:	bl	401810 <dcgettext@plt>
  401d0c:	adrp	x1, 416000 <ferror@plt+0x14740>
  401d10:	ldr	x2, [x1, #544]
  401d14:	mov	x1, x0
  401d18:	mov	x0, x19
  401d1c:	bl	401890 <fprintf@plt>
  401d20:	mov	x1, x19
  401d24:	mov	w0, #0xa                   	// #10
  401d28:	bl	4015a0 <fputc@plt>
  401d2c:	mov	w2, #0x5                   	// #5
  401d30:	adrp	x1, 404000 <ferror@plt+0x2740>
  401d34:	add	x1, x1, #0x2a8
  401d38:	mov	x0, #0x0                   	// #0
  401d3c:	bl	401810 <dcgettext@plt>
  401d40:	mov	x1, x19
  401d44:	bl	401530 <fputs@plt>
  401d48:	mov	w2, #0x5                   	// #5
  401d4c:	adrp	x1, 404000 <ferror@plt+0x2740>
  401d50:	add	x1, x1, #0x2c8
  401d54:	mov	x0, #0x0                   	// #0
  401d58:	bl	401810 <dcgettext@plt>
  401d5c:	mov	x1, x19
  401d60:	bl	401530 <fputs@plt>
  401d64:	mov	w2, #0x5                   	// #5
  401d68:	adrp	x1, 404000 <ferror@plt+0x2740>
  401d6c:	add	x1, x1, #0x2d8
  401d70:	mov	x0, #0x0                   	// #0
  401d74:	bl	401810 <dcgettext@plt>
  401d78:	mov	x1, x19
  401d7c:	bl	401530 <fputs@plt>
  401d80:	mov	w2, #0x5                   	// #5
  401d84:	adrp	x1, 404000 <ferror@plt+0x2740>
  401d88:	add	x1, x1, #0x320
  401d8c:	mov	x0, #0x0                   	// #0
  401d90:	bl	401810 <dcgettext@plt>
  401d94:	mov	x1, x19
  401d98:	bl	401530 <fputs@plt>
  401d9c:	mov	w2, #0x5                   	// #5
  401da0:	adrp	x1, 404000 <ferror@plt+0x2740>
  401da4:	add	x1, x1, #0x370
  401da8:	mov	x0, #0x0                   	// #0
  401dac:	bl	401810 <dcgettext@plt>
  401db0:	mov	x1, x19
  401db4:	bl	401530 <fputs@plt>
  401db8:	mov	w2, #0x5                   	// #5
  401dbc:	adrp	x1, 404000 <ferror@plt+0x2740>
  401dc0:	add	x1, x1, #0x3a0
  401dc4:	mov	x0, #0x0                   	// #0
  401dc8:	bl	401810 <dcgettext@plt>
  401dcc:	mov	x1, x19
  401dd0:	bl	401530 <fputs@plt>
  401dd4:	mov	x1, x19
  401dd8:	mov	w0, #0xa                   	// #10
  401ddc:	bl	4015a0 <fputc@plt>
  401de0:	mov	w2, #0x5                   	// #5
  401de4:	adrp	x1, 404000 <ferror@plt+0x2740>
  401de8:	add	x1, x1, #0x3f0
  401dec:	mov	x0, #0x0                   	// #0
  401df0:	bl	401810 <dcgettext@plt>
  401df4:	mov	x19, x0
  401df8:	mov	w2, #0x5                   	// #5
  401dfc:	adrp	x1, 404000 <ferror@plt+0x2740>
  401e00:	add	x1, x1, #0x408
  401e04:	mov	x0, #0x0                   	// #0
  401e08:	bl	401810 <dcgettext@plt>
  401e0c:	mov	x4, x0
  401e10:	adrp	x3, 404000 <ferror@plt+0x2740>
  401e14:	add	x3, x3, #0x418
  401e18:	mov	x2, x19
  401e1c:	adrp	x1, 404000 <ferror@plt+0x2740>
  401e20:	add	x1, x1, #0x428
  401e24:	adrp	x0, 404000 <ferror@plt+0x2740>
  401e28:	add	x0, x0, #0x438
  401e2c:	bl	401860 <printf@plt>
  401e30:	mov	w2, #0x5                   	// #5
  401e34:	adrp	x1, 404000 <ferror@plt+0x2740>
  401e38:	add	x1, x1, #0x450
  401e3c:	mov	x0, #0x0                   	// #0
  401e40:	bl	401810 <dcgettext@plt>
  401e44:	adrp	x1, 404000 <ferror@plt+0x2740>
  401e48:	add	x1, x1, #0x470
  401e4c:	bl	401860 <printf@plt>
  401e50:	mov	w0, #0x0                   	// #0
  401e54:	bl	401540 <exit@plt>
  401e58:	adrp	x0, 416000 <ferror@plt+0x14740>
  401e5c:	ldr	x19, [x0, #520]
  401e60:	mov	w2, #0x5                   	// #5
  401e64:	adrp	x1, 404000 <ferror@plt+0x2740>
  401e68:	add	x1, x1, #0x4a8
  401e6c:	mov	x0, #0x0                   	// #0
  401e70:	bl	401810 <dcgettext@plt>
  401e74:	adrp	x1, 416000 <ferror@plt+0x14740>
  401e78:	ldr	x2, [x1, #544]
  401e7c:	mov	x1, x0
  401e80:	mov	x0, x19
  401e84:	bl	401890 <fprintf@plt>
  401e88:	mov	w0, #0x1                   	// #1
  401e8c:	bl	401540 <exit@plt>
  401e90:	ldr	w0, [sp, #108]
  401e94:	orr	w0, w23, w0
  401e98:	ldr	w1, [sp, #120]
  401e9c:	orr	w0, w0, w1
  401ea0:	cbz	w0, 401ed8 <ferror@plt+0x618>
  401ea4:	ldr	w0, [sp, #108]
  401ea8:	cbnz	w0, 401f28 <ferror@plt+0x668>
  401eac:	cbnz	w23, 401f90 <ferror@plt+0x6d0>
  401eb0:	ldr	w0, [sp, #120]
  401eb4:	cbnz	w0, 401ff4 <ferror@plt+0x734>
  401eb8:	mov	w0, #0x0                   	// #0
  401ebc:	ldp	x19, x20, [sp, #16]
  401ec0:	ldp	x21, x22, [sp, #32]
  401ec4:	ldp	x23, x24, [sp, #48]
  401ec8:	ldp	x25, x26, [sp, #64]
  401ecc:	ldp	x27, x28, [sp, #80]
  401ed0:	ldp	x29, x30, [sp], #144
  401ed4:	ret
  401ed8:	mov	w2, #0x5                   	// #5
  401edc:	adrp	x1, 404000 <ferror@plt+0x2740>
  401ee0:	add	x1, x1, #0x4e0
  401ee4:	mov	x0, #0x0                   	// #0
  401ee8:	bl	401810 <dcgettext@plt>
  401eec:	bl	4017e0 <warnx@plt>
  401ef0:	adrp	x0, 416000 <ferror@plt+0x14740>
  401ef4:	ldr	x19, [x0, #520]
  401ef8:	mov	w2, #0x5                   	// #5
  401efc:	adrp	x1, 404000 <ferror@plt+0x2740>
  401f00:	add	x1, x1, #0x4a8
  401f04:	mov	x0, #0x0                   	// #0
  401f08:	bl	401810 <dcgettext@plt>
  401f0c:	adrp	x1, 416000 <ferror@plt+0x14740>
  401f10:	ldr	x2, [x1, #544]
  401f14:	mov	x1, x0
  401f18:	mov	x0, x19
  401f1c:	bl	401890 <fprintf@plt>
  401f20:	mov	w0, #0x1                   	// #1
  401f24:	bl	401540 <exit@plt>
  401f28:	mov	x1, #0x4                   	// #4
  401f2c:	add	x0, sp, #0x8c
  401f30:	bl	4021dc <ferror@plt+0x91c>
  401f34:	orr	w2, w27, #0x200
  401f38:	ldr	x1, [sp, #112]
  401f3c:	ldr	w0, [sp, #140]
  401f40:	bl	401760 <shmget@plt>
  401f44:	mov	w19, w0
  401f48:	cmn	w0, #0x1
  401f4c:	b.eq	401f70 <ferror@plt+0x6b0>  // b.none
  401f50:	mov	w2, #0x5                   	// #5
  401f54:	adrp	x1, 404000 <ferror@plt+0x2740>
  401f58:	add	x1, x1, #0x510
  401f5c:	mov	x0, #0x0                   	// #0
  401f60:	bl	401810 <dcgettext@plt>
  401f64:	mov	w1, w19
  401f68:	bl	401860 <printf@plt>
  401f6c:	b	401eac <ferror@plt+0x5ec>
  401f70:	mov	w2, #0x5                   	// #5
  401f74:	adrp	x1, 404000 <ferror@plt+0x2740>
  401f78:	add	x1, x1, #0x4f0
  401f7c:	mov	x0, #0x0                   	// #0
  401f80:	bl	401810 <dcgettext@plt>
  401f84:	mov	x1, x0
  401f88:	mov	w0, #0x1                   	// #1
  401f8c:	bl	4018a0 <err@plt>
  401f90:	mov	x1, #0x4                   	// #4
  401f94:	add	x0, sp, #0x8c
  401f98:	bl	4021dc <ferror@plt+0x91c>
  401f9c:	orr	w1, w27, #0x200
  401fa0:	ldr	w0, [sp, #140]
  401fa4:	bl	401700 <msgget@plt>
  401fa8:	mov	w19, w0
  401fac:	cmn	w0, #0x1
  401fb0:	b.eq	401fd4 <ferror@plt+0x714>  // b.none
  401fb4:	mov	w2, #0x5                   	// #5
  401fb8:	adrp	x1, 404000 <ferror@plt+0x2740>
  401fbc:	add	x1, x1, #0x548
  401fc0:	mov	x0, #0x0                   	// #0
  401fc4:	bl	401810 <dcgettext@plt>
  401fc8:	mov	w1, w19
  401fcc:	bl	401860 <printf@plt>
  401fd0:	b	401eb0 <ferror@plt+0x5f0>
  401fd4:	mov	w2, #0x5                   	// #5
  401fd8:	adrp	x1, 404000 <ferror@plt+0x2740>
  401fdc:	add	x1, x1, #0x528
  401fe0:	mov	x0, #0x0                   	// #0
  401fe4:	bl	401810 <dcgettext@plt>
  401fe8:	mov	x1, x0
  401fec:	mov	w0, #0x1                   	// #1
  401ff0:	bl	4018a0 <err@plt>
  401ff4:	mov	x1, #0x4                   	// #4
  401ff8:	add	x0, sp, #0x8c
  401ffc:	bl	4021dc <ferror@plt+0x91c>
  402000:	orr	w2, w27, #0x200
  402004:	ldr	w1, [sp, #124]
  402008:	ldr	w0, [sp, #140]
  40200c:	bl	401570 <semget@plt>
  402010:	mov	w19, w0
  402014:	cmn	w0, #0x1
  402018:	b.eq	40203c <ferror@plt+0x77c>  // b.none
  40201c:	mov	w2, #0x5                   	// #5
  402020:	adrp	x1, 404000 <ferror@plt+0x2740>
  402024:	add	x1, x1, #0x578
  402028:	mov	x0, #0x0                   	// #0
  40202c:	bl	401810 <dcgettext@plt>
  402030:	mov	w1, w19
  402034:	bl	401860 <printf@plt>
  402038:	b	401eb8 <ferror@plt+0x5f8>
  40203c:	mov	w2, #0x5                   	// #5
  402040:	adrp	x1, 404000 <ferror@plt+0x2740>
  402044:	add	x1, x1, #0x560
  402048:	mov	x0, #0x0                   	// #0
  40204c:	bl	401810 <dcgettext@plt>
  402050:	mov	x1, x0
  402054:	mov	w0, #0x1                   	// #1
  402058:	bl	4018a0 <err@plt>
  40205c:	stp	x29, x30, [sp, #-48]!
  402060:	mov	x29, sp
  402064:	stp	x19, x20, [sp, #16]
  402068:	add	x20, sp, #0x20
  40206c:	mov	x1, #0x0                   	// #0
  402070:	mov	x0, x20
  402074:	bl	401670 <gettimeofday@plt>
  402078:	bl	4015e0 <getpid@plt>
  40207c:	mov	w19, w0
  402080:	bl	401580 <getuid@plt>
  402084:	ldr	x1, [sp, #32]
  402088:	ldr	x2, [sp, #40]
  40208c:	eor	w1, w1, w2
  402090:	eor	w0, w0, w19, lsl #16
  402094:	eor	w0, w1, w0
  402098:	bl	401820 <srandom@plt>
  40209c:	bl	4015e0 <getpid@plt>
  4020a0:	mov	w1, w0
  4020a4:	movz	x0, #0x0, lsl #16
  4020a8:	movk	x0, #0x10
  4020ac:	nop
  4020b0:	nop
  4020b4:	mrs	x2, tpidr_el0
  4020b8:	add	x19, x2, x0
  4020bc:	ldr	x3, [sp, #32]
  4020c0:	eor	w1, w1, w3
  4020c4:	strh	w1, [x2, x0]
  4020c8:	bl	401610 <getppid@plt>
  4020cc:	ldr	x1, [sp, #40]
  4020d0:	eor	w0, w0, w1
  4020d4:	strh	w0, [x19, #2]
  4020d8:	ldr	x0, [sp, #32]
  4020dc:	eor	x1, x1, x0
  4020e0:	asr	x1, x1, #16
  4020e4:	strh	w1, [x19, #4]
  4020e8:	mov	x1, #0x0                   	// #0
  4020ec:	mov	x0, x20
  4020f0:	bl	401670 <gettimeofday@plt>
  4020f4:	ldr	x19, [sp, #32]
  4020f8:	ldr	x0, [sp, #40]
  4020fc:	eor	w19, w19, w0
  402100:	ands	w19, w19, #0x1f
  402104:	b.eq	402114 <ferror@plt+0x854>  // b.none
  402108:	bl	401680 <random@plt>
  40210c:	subs	w19, w19, #0x1
  402110:	b.ne	402108 <ferror@plt+0x848>  // b.any
  402114:	ldp	x19, x20, [sp, #16]
  402118:	ldp	x29, x30, [sp], #48
  40211c:	ret
  402120:	stp	x29, x30, [sp, #-32]!
  402124:	mov	x29, sp
  402128:	stp	x19, x20, [sp, #16]
  40212c:	mov	w20, w0
  402130:	mov	w19, w1
  402134:	bl	401680 <random@plt>
  402138:	sub	w1, w19, w20
  40213c:	add	w1, w1, #0x1
  402140:	sxtw	x1, w1
  402144:	sdiv	x2, x0, x1
  402148:	msub	x0, x2, x1, x0
  40214c:	add	w0, w20, w0
  402150:	ldp	x19, x20, [sp, #16]
  402154:	ldp	x29, x30, [sp], #32
  402158:	ret
  40215c:	stp	x29, x30, [sp, #-32]!
  402160:	mov	x29, sp
  402164:	str	x19, [sp, #16]
  402168:	mov	w1, #0x80000               	// #524288
  40216c:	adrp	x0, 404000 <ferror@plt+0x2740>
  402170:	add	x0, x0, #0x6a0
  402174:	bl	401600 <open@plt>
  402178:	mov	w19, w0
  40217c:	cmn	w0, #0x1
  402180:	b.eq	40219c <ferror@plt+0x8dc>  // b.none
  402184:	tbz	w19, #31, 4021b8 <ferror@plt+0x8f8>
  402188:	bl	40205c <ferror@plt+0x79c>
  40218c:	mov	w0, w19
  402190:	ldr	x19, [sp, #16]
  402194:	ldp	x29, x30, [sp], #32
  402198:	ret
  40219c:	mov	w1, #0x800                 	// #2048
  4021a0:	movk	w1, #0x8, lsl #16
  4021a4:	adrp	x0, 404000 <ferror@plt+0x2740>
  4021a8:	add	x0, x0, #0x6b0
  4021ac:	bl	401600 <open@plt>
  4021b0:	mov	w19, w0
  4021b4:	b	402184 <ferror@plt+0x8c4>
  4021b8:	mov	w1, #0x1                   	// #1
  4021bc:	mov	w0, w19
  4021c0:	bl	4017c0 <fcntl@plt>
  4021c4:	tbnz	w0, #31, 402188 <ferror@plt+0x8c8>
  4021c8:	orr	w2, w0, #0x1
  4021cc:	mov	w1, #0x2                   	// #2
  4021d0:	mov	w0, w19
  4021d4:	bl	4017c0 <fcntl@plt>
  4021d8:	b	402188 <ferror@plt+0x8c8>
  4021dc:	stp	x29, x30, [sp, #-112]!
  4021e0:	mov	x29, sp
  4021e4:	stp	x19, x20, [sp, #16]
  4021e8:	stp	x21, x22, [sp, #32]
  4021ec:	stp	x23, x24, [sp, #48]
  4021f0:	mov	x21, x0
  4021f4:	mov	x24, x1
  4021f8:	cbz	x1, 402284 <ferror@plt+0x9c4>
  4021fc:	stp	x25, x26, [sp, #64]
  402200:	str	x27, [sp, #80]
  402204:	bl	401870 <__errno_location@plt>
  402208:	mov	x23, x0
  40220c:	mov	x19, x24
  402210:	mov	x20, x21
  402214:	mov	w22, #0x0                   	// #0
  402218:	mov	w25, #0x1                   	// #1
  40221c:	mov	x27, #0x5940                	// #22848
  402220:	movk	x27, #0x773, lsl #16
  402224:	add	x26, sp, #0x60
  402228:	b	402258 <ferror@plt+0x998>
  40222c:	ldr	w0, [x23]
  402230:	cmp	w0, #0xb
  402234:	ccmp	w22, #0x7, #0x0, eq  // eq = none
  402238:	b.gt	402358 <ferror@plt+0xa98>
  40223c:	str	xzr, [sp, #96]
  402240:	str	x27, [sp, #104]
  402244:	mov	x1, #0x0                   	// #0
  402248:	mov	x0, x26
  40224c:	bl	401770 <nanosleep@plt>
  402250:	add	w22, w22, #0x1
  402254:	cbz	x19, 402358 <ferror@plt+0xa98>
  402258:	str	wzr, [x23]
  40225c:	mov	w2, w25
  402260:	mov	x1, x19
  402264:	mov	x0, x20
  402268:	bl	401840 <getrandom@plt>
  40226c:	cmp	w0, #0x0
  402270:	b.le	40222c <ferror@plt+0x96c>
  402274:	sub	x19, x19, w0, sxtw
  402278:	add	x20, x20, w0, sxtw
  40227c:	mov	w22, #0x0                   	// #0
  402280:	b	402254 <ferror@plt+0x994>
  402284:	bl	401870 <__errno_location@plt>
  402288:	ldr	w0, [x0]
  40228c:	cmp	w0, #0x26
  402290:	b.eq	40242c <ferror@plt+0xb6c>  // b.none
  402294:	bl	40205c <ferror@plt+0x79c>
  402298:	b	4022bc <ferror@plt+0x9fc>
  40229c:	cmp	w23, #0x8
  4022a0:	b.le	4022fc <ferror@plt+0xa3c>
  4022a4:	ldp	x25, x26, [sp, #64]
  4022a8:	ldr	x27, [sp, #80]
  4022ac:	mov	w0, w22
  4022b0:	bl	4016b0 <close@plt>
  4022b4:	bl	40205c <ferror@plt+0x79c>
  4022b8:	cbnz	x24, 402370 <ferror@plt+0xab0>
  4022bc:	movz	x0, #0x0, lsl #16
  4022c0:	movk	x0, #0x10
  4022c4:	nop
  4022c8:	nop
  4022cc:	mrs	x1, tpidr_el0
  4022d0:	add	x19, x1, x0
  4022d4:	ldr	w0, [x1, x0]
  4022d8:	str	w0, [sp, #96]
  4022dc:	ldrh	w0, [x19, #4]
  4022e0:	strh	w0, [sp, #100]
  4022e4:	ldrsh	w20, [x19, #4]
  4022e8:	mov	x0, #0xb2                  	// #178
  4022ec:	bl	401880 <syscall@plt>
  4022f0:	eor	w20, w20, w0
  4022f4:	strh	w20, [x19, #4]
  4022f8:	b	4023fc <ferror@plt+0xb3c>
  4022fc:	add	w23, w23, #0x1
  402300:	str	xzr, [sp, #96]
  402304:	str	x26, [sp, #104]
  402308:	mov	x1, #0x0                   	// #0
  40230c:	mov	x0, x25
  402310:	bl	401770 <nanosleep@plt>
  402314:	cbz	x19, 402340 <ferror@plt+0xa80>
  402318:	mov	x2, x19
  40231c:	mov	x1, x20
  402320:	mov	w0, w22
  402324:	bl	4017f0 <read@plt>
  402328:	cmp	x0, #0x0
  40232c:	b.le	40229c <ferror@plt+0x9dc>
  402330:	sub	x19, x19, x0
  402334:	add	x20, x20, x0
  402338:	mov	w23, #0x0                   	// #0
  40233c:	b	402314 <ferror@plt+0xa54>
  402340:	ldp	x25, x26, [sp, #64]
  402344:	ldr	x27, [sp, #80]
  402348:	b	4022ac <ferror@plt+0x9ec>
  40234c:	ldp	x25, x26, [sp, #64]
  402350:	ldr	x27, [sp, #80]
  402354:	b	4022ac <ferror@plt+0x9ec>
  402358:	ldr	w0, [x23]
  40235c:	cmp	w0, #0x26
  402360:	b.eq	40244c <ferror@plt+0xb8c>  // b.none
  402364:	bl	40205c <ferror@plt+0x79c>
  402368:	ldp	x25, x26, [sp, #64]
  40236c:	ldr	x27, [sp, #80]
  402370:	mov	x19, #0x0                   	// #0
  402374:	bl	401680 <random@plt>
  402378:	asr	x1, x0, #7
  40237c:	ldrb	w0, [x21, x19]
  402380:	eor	w0, w0, w1
  402384:	strb	w0, [x21, x19]
  402388:	add	x19, x19, #0x1
  40238c:	cmp	x24, x19
  402390:	b.hi	402374 <ferror@plt+0xab4>  // b.pmore
  402394:	movz	x0, #0x0, lsl #16
  402398:	movk	x0, #0x10
  40239c:	nop
  4023a0:	nop
  4023a4:	mrs	x1, tpidr_el0
  4023a8:	add	x19, x1, x0
  4023ac:	ldr	w0, [x1, x0]
  4023b0:	str	w0, [sp, #96]
  4023b4:	ldrh	w0, [x19, #4]
  4023b8:	strh	w0, [sp, #100]
  4023bc:	ldrsh	w20, [x19, #4]
  4023c0:	mov	x0, #0xb2                  	// #178
  4023c4:	bl	401880 <syscall@plt>
  4023c8:	eor	w20, w20, w0
  4023cc:	strh	w20, [x19, #4]
  4023d0:	mov	x19, #0x0                   	// #0
  4023d4:	add	x20, sp, #0x60
  4023d8:	mov	x0, x20
  4023dc:	bl	401800 <jrand48@plt>
  4023e0:	asr	x1, x0, #7
  4023e4:	ldrb	w0, [x21, x19]
  4023e8:	eor	w0, w0, w1
  4023ec:	strb	w0, [x21, x19]
  4023f0:	add	x19, x19, #0x1
  4023f4:	cmp	x24, x19
  4023f8:	b.hi	4023d8 <ferror@plt+0xb18>  // b.pmore
  4023fc:	movz	x0, #0x0, lsl #16
  402400:	movk	x0, #0x10
  402404:	nop
  402408:	nop
  40240c:	mrs	x1, tpidr_el0
  402410:	ldr	w2, [sp, #96]
  402414:	str	w2, [x1, x0]
  402418:	ldp	x19, x20, [sp, #16]
  40241c:	ldp	x21, x22, [sp, #32]
  402420:	ldp	x23, x24, [sp, #48]
  402424:	ldp	x29, x30, [sp], #112
  402428:	ret
  40242c:	bl	40215c <ferror@plt+0x89c>
  402430:	mov	w22, w0
  402434:	tbz	w0, #31, 4022ac <ferror@plt+0x9ec>
  402438:	b	4022b4 <ferror@plt+0x9f4>
  40243c:	bl	40205c <ferror@plt+0x79c>
  402440:	ldp	x25, x26, [sp, #64]
  402444:	ldr	x27, [sp, #80]
  402448:	b	402370 <ferror@plt+0xab0>
  40244c:	bl	40215c <ferror@plt+0x89c>
  402450:	mov	w22, w0
  402454:	tbnz	w0, #31, 40243c <ferror@plt+0xb7c>
  402458:	cbz	x19, 40234c <ferror@plt+0xa8c>
  40245c:	mov	w23, #0x0                   	// #0
  402460:	mov	x26, #0x5940                	// #22848
  402464:	movk	x26, #0x773, lsl #16
  402468:	add	x25, sp, #0x60
  40246c:	b	402318 <ferror@plt+0xa58>
  402470:	stp	x29, x30, [sp, #-16]!
  402474:	mov	x29, sp
  402478:	mov	w2, #0x5                   	// #5
  40247c:	adrp	x1, 404000 <ferror@plt+0x2740>
  402480:	add	x1, x1, #0x6c0
  402484:	mov	x0, #0x0                   	// #0
  402488:	bl	401810 <dcgettext@plt>
  40248c:	ldp	x29, x30, [sp], #16
  402490:	ret
  402494:	str	xzr, [x1]
  402498:	cbnz	x0, 4024a4 <ferror@plt+0xbe4>
  40249c:	b	4024fc <ferror@plt+0xc3c>
  4024a0:	add	x0, x0, #0x1
  4024a4:	ldrsb	w2, [x0]
  4024a8:	cmp	w2, #0x2f
  4024ac:	b.ne	4024bc <ferror@plt+0xbfc>  // b.any
  4024b0:	ldrsb	w2, [x0, #1]
  4024b4:	cmp	w2, #0x2f
  4024b8:	b.eq	4024a0 <ferror@plt+0xbe0>  // b.none
  4024bc:	ldrsb	w2, [x0]
  4024c0:	cbz	w2, 402500 <ferror@plt+0xc40>
  4024c4:	mov	x2, #0x1                   	// #1
  4024c8:	str	x2, [x1]
  4024cc:	add	x3, x0, x2
  4024d0:	ldrsb	w2, [x0, #1]
  4024d4:	cmp	w2, #0x2f
  4024d8:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  4024dc:	b.eq	4024fc <ferror@plt+0xc3c>  // b.none
  4024e0:	ldr	x2, [x1]
  4024e4:	add	x2, x2, #0x1
  4024e8:	str	x2, [x1]
  4024ec:	ldrsb	w2, [x3, #1]!
  4024f0:	cmp	w2, #0x2f
  4024f4:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  4024f8:	b.ne	4024e0 <ferror@plt+0xc20>  // b.any
  4024fc:	ret
  402500:	mov	x0, #0x0                   	// #0
  402504:	b	4024fc <ferror@plt+0xc3c>
  402508:	stp	x29, x30, [sp, #-80]!
  40250c:	mov	x29, sp
  402510:	stp	x19, x20, [sp, #16]
  402514:	stp	x21, x22, [sp, #32]
  402518:	stp	x23, x24, [sp, #48]
  40251c:	mov	x24, x1
  402520:	ldrsb	w1, [x0]
  402524:	cbz	w1, 4025a4 <ferror@plt+0xce4>
  402528:	str	x25, [sp, #64]
  40252c:	mov	x19, #0x1                   	// #1
  402530:	mov	w21, #0x0                   	// #0
  402534:	mov	w23, #0x0                   	// #0
  402538:	mov	w25, #0x1                   	// #1
  40253c:	sub	x22, x0, #0x1
  402540:	b	402558 <ferror@plt+0xc98>
  402544:	mov	w21, w23
  402548:	mov	w20, w19
  40254c:	add	x19, x19, #0x1
  402550:	ldrsb	w1, [x22, x19]
  402554:	cbz	w1, 402584 <ferror@plt+0xcc4>
  402558:	sub	w20, w19, #0x1
  40255c:	cbnz	w21, 402544 <ferror@plt+0xc84>
  402560:	cmp	w1, #0x5c
  402564:	b.eq	40257c <ferror@plt+0xcbc>  // b.none
  402568:	mov	x0, x24
  40256c:	bl	4017b0 <strchr@plt>
  402570:	cbz	x0, 402548 <ferror@plt+0xc88>
  402574:	ldr	x25, [sp, #64]
  402578:	b	402588 <ferror@plt+0xcc8>
  40257c:	mov	w21, w25
  402580:	b	402548 <ferror@plt+0xc88>
  402584:	ldr	x25, [sp, #64]
  402588:	sub	w0, w20, w21
  40258c:	sxtw	x0, w0
  402590:	ldp	x19, x20, [sp, #16]
  402594:	ldp	x21, x22, [sp, #32]
  402598:	ldp	x23, x24, [sp, #48]
  40259c:	ldp	x29, x30, [sp], #80
  4025a0:	ret
  4025a4:	mov	w20, #0x0                   	// #0
  4025a8:	mov	w21, #0x0                   	// #0
  4025ac:	b	402588 <ferror@plt+0xcc8>
  4025b0:	stp	x29, x30, [sp, #-64]!
  4025b4:	mov	x29, sp
  4025b8:	stp	x19, x20, [sp, #16]
  4025bc:	stp	x21, x22, [sp, #32]
  4025c0:	mov	x19, x0
  4025c4:	mov	x22, x1
  4025c8:	mov	w21, w2
  4025cc:	str	xzr, [sp, #56]
  4025d0:	bl	401870 <__errno_location@plt>
  4025d4:	str	wzr, [x0]
  4025d8:	cbz	x19, 4025e8 <ferror@plt+0xd28>
  4025dc:	mov	x20, x0
  4025e0:	ldrsb	w0, [x19]
  4025e4:	cbnz	w0, 402604 <ferror@plt+0xd44>
  4025e8:	mov	x3, x19
  4025ec:	mov	x2, x22
  4025f0:	adrp	x1, 404000 <ferror@plt+0x2740>
  4025f4:	add	x1, x1, #0x6d8
  4025f8:	adrp	x0, 416000 <ferror@plt+0x14740>
  4025fc:	ldr	w0, [x0, #512]
  402600:	bl	401830 <errx@plt>
  402604:	mov	w3, #0x0                   	// #0
  402608:	mov	w2, w21
  40260c:	add	x1, sp, #0x38
  402610:	mov	x0, x19
  402614:	bl	401690 <__strtoul_internal@plt>
  402618:	ldr	w1, [x20]
  40261c:	cbnz	w1, 402648 <ferror@plt+0xd88>
  402620:	ldr	x1, [sp, #56]
  402624:	cmp	x1, x19
  402628:	b.eq	4025e8 <ferror@plt+0xd28>  // b.none
  40262c:	cbz	x1, 402638 <ferror@plt+0xd78>
  402630:	ldrsb	w1, [x1]
  402634:	cbnz	w1, 4025e8 <ferror@plt+0xd28>
  402638:	ldp	x19, x20, [sp, #16]
  40263c:	ldp	x21, x22, [sp, #32]
  402640:	ldp	x29, x30, [sp], #64
  402644:	ret
  402648:	cmp	w1, #0x22
  40264c:	b.ne	4025e8 <ferror@plt+0xd28>  // b.any
  402650:	mov	x3, x19
  402654:	mov	x2, x22
  402658:	adrp	x1, 404000 <ferror@plt+0x2740>
  40265c:	add	x1, x1, #0x6d8
  402660:	adrp	x0, 416000 <ferror@plt+0x14740>
  402664:	ldr	w0, [x0, #512]
  402668:	bl	4018a0 <err@plt>
  40266c:	stp	x29, x30, [sp, #-32]!
  402670:	mov	x29, sp
  402674:	stp	x19, x20, [sp, #16]
  402678:	mov	x20, x0
  40267c:	mov	x19, x1
  402680:	bl	4025b0 <ferror@plt+0xcf0>
  402684:	mov	x1, #0xffffffff            	// #4294967295
  402688:	cmp	x0, x1
  40268c:	b.hi	40269c <ferror@plt+0xddc>  // b.pmore
  402690:	ldp	x19, x20, [sp, #16]
  402694:	ldp	x29, x30, [sp], #32
  402698:	ret
  40269c:	bl	401870 <__errno_location@plt>
  4026a0:	mov	w1, #0x22                  	// #34
  4026a4:	str	w1, [x0]
  4026a8:	mov	x3, x20
  4026ac:	mov	x2, x19
  4026b0:	adrp	x1, 404000 <ferror@plt+0x2740>
  4026b4:	add	x1, x1, #0x6d8
  4026b8:	adrp	x0, 416000 <ferror@plt+0x14740>
  4026bc:	ldr	w0, [x0, #512]
  4026c0:	bl	4018a0 <err@plt>
  4026c4:	stp	x29, x30, [sp, #-32]!
  4026c8:	mov	x29, sp
  4026cc:	stp	x19, x20, [sp, #16]
  4026d0:	mov	x20, x0
  4026d4:	mov	x19, x1
  4026d8:	bl	40266c <ferror@plt+0xdac>
  4026dc:	mov	w1, #0xffff                	// #65535
  4026e0:	cmp	w0, w1
  4026e4:	b.hi	4026f4 <ferror@plt+0xe34>  // b.pmore
  4026e8:	ldp	x19, x20, [sp, #16]
  4026ec:	ldp	x29, x30, [sp], #32
  4026f0:	ret
  4026f4:	bl	401870 <__errno_location@plt>
  4026f8:	mov	w1, #0x22                  	// #34
  4026fc:	str	w1, [x0]
  402700:	mov	x3, x20
  402704:	mov	x2, x19
  402708:	adrp	x1, 404000 <ferror@plt+0x2740>
  40270c:	add	x1, x1, #0x6d8
  402710:	adrp	x0, 416000 <ferror@plt+0x14740>
  402714:	ldr	w0, [x0, #512]
  402718:	bl	4018a0 <err@plt>
  40271c:	adrp	x1, 416000 <ferror@plt+0x14740>
  402720:	str	w0, [x1, #512]
  402724:	ret
  402728:	stp	x29, x30, [sp, #-128]!
  40272c:	mov	x29, sp
  402730:	stp	x19, x20, [sp, #16]
  402734:	str	xzr, [x1]
  402738:	cbz	x0, 402b48 <ferror@plt+0x1288>
  40273c:	stp	x21, x22, [sp, #32]
  402740:	mov	x19, x0
  402744:	mov	x21, x1
  402748:	mov	x22, x2
  40274c:	ldrsb	w0, [x0]
  402750:	cbz	w0, 402b50 <ferror@plt+0x1290>
  402754:	stp	x23, x24, [sp, #48]
  402758:	bl	401730 <__ctype_b_loc@plt>
  40275c:	mov	x24, x0
  402760:	ldr	x4, [x0]
  402764:	mov	x1, x19
  402768:	ldrsb	w2, [x1]
  40276c:	and	x0, x2, #0xff
  402770:	ldrh	w3, [x4, x0, lsl #1]
  402774:	tbz	w3, #13, 402780 <ferror@plt+0xec0>
  402778:	add	x1, x1, #0x1
  40277c:	b	402768 <ferror@plt+0xea8>
  402780:	cmp	w2, #0x2d
  402784:	b.eq	402b74 <ferror@plt+0x12b4>  // b.none
  402788:	stp	x25, x26, [sp, #64]
  40278c:	bl	401870 <__errno_location@plt>
  402790:	mov	x25, x0
  402794:	str	wzr, [x0]
  402798:	str	xzr, [sp, #120]
  40279c:	mov	w3, #0x0                   	// #0
  4027a0:	mov	w2, #0x0                   	// #0
  4027a4:	add	x1, sp, #0x78
  4027a8:	mov	x0, x19
  4027ac:	bl	401690 <__strtoul_internal@plt>
  4027b0:	mov	x26, x0
  4027b4:	ldr	x20, [sp, #120]
  4027b8:	cmp	x20, x19
  4027bc:	b.eq	4027f8 <ferror@plt+0xf38>  // b.none
  4027c0:	ldr	w0, [x25]
  4027c4:	cbz	w0, 4027d4 <ferror@plt+0xf14>
  4027c8:	sub	x1, x26, #0x1
  4027cc:	cmn	x1, #0x3
  4027d0:	b.hi	402814 <ferror@plt+0xf54>  // b.pmore
  4027d4:	cbz	x20, 402b14 <ferror@plt+0x1254>
  4027d8:	ldrsb	w0, [x20]
  4027dc:	cbz	w0, 402b1c <ferror@plt+0x125c>
  4027e0:	stp	x27, x28, [sp, #80]
  4027e4:	mov	w19, #0x0                   	// #0
  4027e8:	mov	x27, #0x0                   	// #0
  4027ec:	add	x0, sp, #0x78
  4027f0:	str	x0, [sp, #104]
  4027f4:	b	402900 <ferror@plt+0x1040>
  4027f8:	ldr	w0, [x25]
  4027fc:	mov	w20, #0xffffffea            	// #-22
  402800:	cbnz	w0, 402814 <ferror@plt+0xf54>
  402804:	ldp	x21, x22, [sp, #32]
  402808:	ldp	x23, x24, [sp, #48]
  40280c:	ldp	x25, x26, [sp, #64]
  402810:	b	402b58 <ferror@plt+0x1298>
  402814:	neg	w20, w0
  402818:	b	402b24 <ferror@plt+0x1264>
  40281c:	ldrsb	w0, [x20, #2]
  402820:	and	w0, w0, #0xffffffdf
  402824:	cmp	w0, #0x42
  402828:	b.ne	402920 <ferror@plt+0x1060>  // b.any
  40282c:	ldrsb	w0, [x20, #3]
  402830:	cbnz	w0, 402920 <ferror@plt+0x1060>
  402834:	mov	w23, #0x400                 	// #1024
  402838:	b	402844 <ferror@plt+0xf84>
  40283c:	cbnz	w0, 402920 <ferror@plt+0x1060>
  402840:	mov	w23, #0x400                 	// #1024
  402844:	ldrsb	w20, [x20]
  402848:	mov	w1, w20
  40284c:	adrp	x0, 404000 <ferror@plt+0x2740>
  402850:	add	x0, x0, #0x6e8
  402854:	bl	4017b0 <strchr@plt>
  402858:	cbz	x0, 4029fc <ferror@plt+0x113c>
  40285c:	adrp	x2, 404000 <ferror@plt+0x2740>
  402860:	add	x2, x2, #0x6e8
  402864:	sub	x0, x0, x2
  402868:	add	w2, w0, #0x1
  40286c:	cbz	w2, 402c14 <ferror@plt+0x1354>
  402870:	sxtw	x3, w23
  402874:	umulh	x0, x26, x3
  402878:	cbnz	x0, 402a44 <ferror@plt+0x1184>
  40287c:	sub	w1, w2, #0x2
  402880:	mul	x26, x26, x3
  402884:	cmn	w1, #0x1
  402888:	b.eq	402a24 <ferror@plt+0x1164>  // b.none
  40288c:	umulh	x0, x26, x3
  402890:	sub	w1, w1, #0x1
  402894:	cbz	x0, 402880 <ferror@plt+0xfc0>
  402898:	mov	w20, #0xffffffde            	// #-34
  40289c:	b	402a28 <ferror@plt+0x1168>
  4028a0:	ldrsb	w0, [x20]
  4028a4:	cbz	w0, 402bb4 <ferror@plt+0x12f4>
  4028a8:	mov	x2, x23
  4028ac:	mov	x1, x20
  4028b0:	mov	x0, x28
  4028b4:	bl	401630 <strncmp@plt>
  4028b8:	cbnz	w0, 402bcc <ferror@plt+0x130c>
  4028bc:	add	x1, x20, x23
  4028c0:	ldrsb	w0, [x20, x23]
  4028c4:	cmp	w0, #0x30
  4028c8:	b.ne	402958 <ferror@plt+0x1098>  // b.any
  4028cc:	mov	x20, x1
  4028d0:	add	w2, w19, #0x1
  4028d4:	sub	w19, w20, w1
  4028d8:	add	w19, w19, w2
  4028dc:	ldrsb	w0, [x20, #1]!
  4028e0:	cmp	w0, #0x30
  4028e4:	b.eq	4028d4 <ferror@plt+0x1014>  // b.none
  4028e8:	sxtb	x0, w0
  4028ec:	ldr	x1, [x24]
  4028f0:	ldrh	w0, [x1, x0, lsl #1]
  4028f4:	tbnz	w0, #11, 402960 <ferror@plt+0x10a0>
  4028f8:	str	x20, [sp, #120]
  4028fc:	ldr	x20, [sp, #120]
  402900:	ldrsb	w0, [x20, #1]
  402904:	cmp	w0, #0x69
  402908:	b.eq	40281c <ferror@plt+0xf5c>  // b.none
  40290c:	and	w1, w0, #0xffffffdf
  402910:	cmp	w1, #0x42
  402914:	b.ne	40283c <ferror@plt+0xf7c>  // b.any
  402918:	ldrsb	w0, [x20, #2]
  40291c:	cbz	w0, 4029f4 <ferror@plt+0x1134>
  402920:	bl	4015c0 <localeconv@plt>
  402924:	cbz	x0, 402b84 <ferror@plt+0x12c4>
  402928:	ldr	x28, [x0]
  40292c:	cbz	x28, 402b9c <ferror@plt+0x12dc>
  402930:	mov	x0, x28
  402934:	bl	401520 <strlen@plt>
  402938:	mov	x23, x0
  40293c:	cbz	x27, 4028a0 <ferror@plt+0xfe0>
  402940:	mov	w20, #0xffffffea            	// #-22
  402944:	ldp	x21, x22, [sp, #32]
  402948:	ldp	x23, x24, [sp, #48]
  40294c:	ldp	x25, x26, [sp, #64]
  402950:	ldp	x27, x28, [sp, #80]
  402954:	b	402b58 <ferror@plt+0x1298>
  402958:	mov	x20, x1
  40295c:	b	4028e8 <ferror@plt+0x1028>
  402960:	str	wzr, [x25]
  402964:	str	xzr, [sp, #120]
  402968:	mov	w3, #0x0                   	// #0
  40296c:	mov	w2, #0x0                   	// #0
  402970:	ldr	x1, [sp, #104]
  402974:	mov	x0, x20
  402978:	bl	401690 <__strtoul_internal@plt>
  40297c:	mov	x27, x0
  402980:	ldr	x0, [sp, #120]
  402984:	cmp	x0, x20
  402988:	b.eq	4029c8 <ferror@plt+0x1108>  // b.none
  40298c:	ldr	w1, [x25]
  402990:	cbz	w1, 4029a0 <ferror@plt+0x10e0>
  402994:	sub	x2, x27, #0x1
  402998:	cmn	x2, #0x3
  40299c:	b.hi	4029e8 <ferror@plt+0x1128>  // b.pmore
  4029a0:	cbz	x27, 4028fc <ferror@plt+0x103c>
  4029a4:	cbz	x0, 402be4 <ferror@plt+0x1324>
  4029a8:	ldrsb	w0, [x0]
  4029ac:	cbnz	w0, 4028fc <ferror@plt+0x103c>
  4029b0:	mov	w20, #0xffffffea            	// #-22
  4029b4:	ldp	x21, x22, [sp, #32]
  4029b8:	ldp	x23, x24, [sp, #48]
  4029bc:	ldp	x25, x26, [sp, #64]
  4029c0:	ldp	x27, x28, [sp, #80]
  4029c4:	b	402b58 <ferror@plt+0x1298>
  4029c8:	ldr	w1, [x25]
  4029cc:	mov	w20, #0xffffffea            	// #-22
  4029d0:	cbnz	w1, 4029e8 <ferror@plt+0x1128>
  4029d4:	ldp	x21, x22, [sp, #32]
  4029d8:	ldp	x23, x24, [sp, #48]
  4029dc:	ldp	x25, x26, [sp, #64]
  4029e0:	ldp	x27, x28, [sp, #80]
  4029e4:	b	402b58 <ferror@plt+0x1298>
  4029e8:	neg	w20, w1
  4029ec:	ldp	x27, x28, [sp, #80]
  4029f0:	b	402b24 <ferror@plt+0x1264>
  4029f4:	mov	w23, #0x3e8                 	// #1000
  4029f8:	b	402844 <ferror@plt+0xf84>
  4029fc:	mov	w1, w20
  402a00:	adrp	x0, 404000 <ferror@plt+0x2740>
  402a04:	add	x0, x0, #0x6f8
  402a08:	bl	4017b0 <strchr@plt>
  402a0c:	cbz	x0, 402bfc <ferror@plt+0x133c>
  402a10:	adrp	x2, 404000 <ferror@plt+0x2740>
  402a14:	add	x2, x2, #0x6f8
  402a18:	sub	x0, x0, x2
  402a1c:	add	w2, w0, #0x1
  402a20:	b	40286c <ferror@plt+0xfac>
  402a24:	mov	w20, #0x0                   	// #0
  402a28:	cbz	x22, 402a30 <ferror@plt+0x1170>
  402a2c:	str	w2, [x22]
  402a30:	cmp	x27, #0x0
  402a34:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  402a38:	b.ne	402a4c <ferror@plt+0x118c>  // b.any
  402a3c:	ldp	x27, x28, [sp, #80]
  402a40:	b	402b20 <ferror@plt+0x1260>
  402a44:	mov	w20, #0xffffffde            	// #-34
  402a48:	b	402a28 <ferror@plt+0x1168>
  402a4c:	sxtw	x23, w23
  402a50:	sub	w0, w2, #0x2
  402a54:	mov	x4, #0x1                   	// #1
  402a58:	mul	x4, x4, x23
  402a5c:	cmn	w0, #0x1
  402a60:	b.eq	402a70 <ferror@plt+0x11b0>  // b.none
  402a64:	umulh	x1, x4, x23
  402a68:	sub	w0, w0, #0x1
  402a6c:	cbz	x1, 402a58 <ferror@plt+0x1198>
  402a70:	cmp	x27, #0xa
  402a74:	b.ls	402ac0 <ferror@plt+0x1200>  // b.plast
  402a78:	mov	x0, #0xa                   	// #10
  402a7c:	add	x0, x0, x0, lsl #2
  402a80:	lsl	x1, x0, #1
  402a84:	mov	x0, x1
  402a88:	cmp	x27, x1
  402a8c:	b.hi	402a7c <ferror@plt+0x11bc>  // b.pmore
  402a90:	cmp	w19, #0x0
  402a94:	b.le	402ab0 <ferror@plt+0x11f0>
  402a98:	mov	w1, #0x0                   	// #0
  402a9c:	add	x0, x0, x0, lsl #2
  402aa0:	lsl	x0, x0, #1
  402aa4:	add	w1, w1, #0x1
  402aa8:	cmp	w19, w1
  402aac:	b.ne	402a9c <ferror@plt+0x11dc>  // b.any
  402ab0:	mov	x2, #0x1                   	// #1
  402ab4:	mov	x6, #0xcccccccccccccccc    	// #-3689348814741910324
  402ab8:	movk	x6, #0xcccd
  402abc:	b	402ad0 <ferror@plt+0x1210>
  402ac0:	mov	x0, #0xa                   	// #10
  402ac4:	b	402a90 <ferror@plt+0x11d0>
  402ac8:	cmp	x5, #0x9
  402acc:	b.ls	402b0c <ferror@plt+0x124c>  // b.plast
  402ad0:	umulh	x3, x27, x6
  402ad4:	lsr	x1, x3, #3
  402ad8:	add	x1, x1, x1, lsl #2
  402adc:	sub	x1, x27, x1, lsl #1
  402ae0:	mov	x5, x27
  402ae4:	lsr	x27, x3, #3
  402ae8:	mov	x3, x2
  402aec:	add	x2, x2, x2, lsl #2
  402af0:	lsl	x2, x2, #1
  402af4:	cbz	w1, 402ac8 <ferror@plt+0x1208>
  402af8:	udiv	x3, x0, x3
  402afc:	udiv	x1, x3, x1
  402b00:	udiv	x1, x4, x1
  402b04:	add	x26, x26, x1
  402b08:	b	402ac8 <ferror@plt+0x1208>
  402b0c:	ldp	x27, x28, [sp, #80]
  402b10:	b	402b20 <ferror@plt+0x1260>
  402b14:	mov	w20, #0x0                   	// #0
  402b18:	b	402b20 <ferror@plt+0x1260>
  402b1c:	mov	w20, #0x0                   	// #0
  402b20:	str	x26, [x21]
  402b24:	tbnz	w20, #31, 402b38 <ferror@plt+0x1278>
  402b28:	ldp	x21, x22, [sp, #32]
  402b2c:	ldp	x23, x24, [sp, #48]
  402b30:	ldp	x25, x26, [sp, #64]
  402b34:	b	402b64 <ferror@plt+0x12a4>
  402b38:	ldp	x21, x22, [sp, #32]
  402b3c:	ldp	x23, x24, [sp, #48]
  402b40:	ldp	x25, x26, [sp, #64]
  402b44:	b	402b58 <ferror@plt+0x1298>
  402b48:	mov	w20, #0xffffffea            	// #-22
  402b4c:	b	402b58 <ferror@plt+0x1298>
  402b50:	mov	w20, #0xffffffea            	// #-22
  402b54:	ldp	x21, x22, [sp, #32]
  402b58:	bl	401870 <__errno_location@plt>
  402b5c:	neg	w1, w20
  402b60:	str	w1, [x0]
  402b64:	mov	w0, w20
  402b68:	ldp	x19, x20, [sp, #16]
  402b6c:	ldp	x29, x30, [sp], #128
  402b70:	ret
  402b74:	mov	w20, #0xffffffea            	// #-22
  402b78:	ldp	x21, x22, [sp, #32]
  402b7c:	ldp	x23, x24, [sp, #48]
  402b80:	b	402b58 <ferror@plt+0x1298>
  402b84:	mov	w20, #0xffffffea            	// #-22
  402b88:	ldp	x21, x22, [sp, #32]
  402b8c:	ldp	x23, x24, [sp, #48]
  402b90:	ldp	x25, x26, [sp, #64]
  402b94:	ldp	x27, x28, [sp, #80]
  402b98:	b	402b58 <ferror@plt+0x1298>
  402b9c:	mov	w20, #0xffffffea            	// #-22
  402ba0:	ldp	x21, x22, [sp, #32]
  402ba4:	ldp	x23, x24, [sp, #48]
  402ba8:	ldp	x25, x26, [sp, #64]
  402bac:	ldp	x27, x28, [sp, #80]
  402bb0:	b	402b58 <ferror@plt+0x1298>
  402bb4:	mov	w20, #0xffffffea            	// #-22
  402bb8:	ldp	x21, x22, [sp, #32]
  402bbc:	ldp	x23, x24, [sp, #48]
  402bc0:	ldp	x25, x26, [sp, #64]
  402bc4:	ldp	x27, x28, [sp, #80]
  402bc8:	b	402b58 <ferror@plt+0x1298>
  402bcc:	mov	w20, #0xffffffea            	// #-22
  402bd0:	ldp	x21, x22, [sp, #32]
  402bd4:	ldp	x23, x24, [sp, #48]
  402bd8:	ldp	x25, x26, [sp, #64]
  402bdc:	ldp	x27, x28, [sp, #80]
  402be0:	b	402b58 <ferror@plt+0x1298>
  402be4:	mov	w20, #0xffffffea            	// #-22
  402be8:	ldp	x21, x22, [sp, #32]
  402bec:	ldp	x23, x24, [sp, #48]
  402bf0:	ldp	x25, x26, [sp, #64]
  402bf4:	ldp	x27, x28, [sp, #80]
  402bf8:	b	402b58 <ferror@plt+0x1298>
  402bfc:	mov	w20, #0xffffffea            	// #-22
  402c00:	ldp	x21, x22, [sp, #32]
  402c04:	ldp	x23, x24, [sp, #48]
  402c08:	ldp	x25, x26, [sp, #64]
  402c0c:	ldp	x27, x28, [sp, #80]
  402c10:	b	402b58 <ferror@plt+0x1298>
  402c14:	mov	w20, w2
  402c18:	cbnz	x22, 402a2c <ferror@plt+0x116c>
  402c1c:	ldp	x27, x28, [sp, #80]
  402c20:	b	402b20 <ferror@plt+0x1260>
  402c24:	stp	x29, x30, [sp, #-16]!
  402c28:	mov	x29, sp
  402c2c:	mov	x2, #0x0                   	// #0
  402c30:	bl	402728 <ferror@plt+0xe68>
  402c34:	ldp	x29, x30, [sp], #16
  402c38:	ret
  402c3c:	stp	x29, x30, [sp, #-48]!
  402c40:	mov	x29, sp
  402c44:	stp	x19, x20, [sp, #16]
  402c48:	stp	x21, x22, [sp, #32]
  402c4c:	mov	x21, x0
  402c50:	mov	x22, x1
  402c54:	mov	x20, x0
  402c58:	cbnz	x0, 402c6c <ferror@plt+0x13ac>
  402c5c:	cbnz	x1, 402c8c <ferror@plt+0x13cc>
  402c60:	mov	w0, #0x0                   	// #0
  402c64:	b	402cac <ferror@plt+0x13ec>
  402c68:	add	x20, x20, #0x1
  402c6c:	ldrsb	w19, [x20]
  402c70:	cbz	w19, 402c88 <ferror@plt+0x13c8>
  402c74:	bl	401730 <__ctype_b_loc@plt>
  402c78:	and	x19, x19, #0xff
  402c7c:	ldr	x2, [x0]
  402c80:	ldrh	w2, [x2, x19, lsl #1]
  402c84:	tbnz	w2, #11, 402c68 <ferror@plt+0x13a8>
  402c88:	cbz	x22, 402c90 <ferror@plt+0x13d0>
  402c8c:	str	x20, [x22]
  402c90:	cmp	x20, #0x0
  402c94:	mov	w0, #0x0                   	// #0
  402c98:	ccmp	x21, x20, #0x2, ne  // ne = any
  402c9c:	b.cs	402cac <ferror@plt+0x13ec>  // b.hs, b.nlast
  402ca0:	ldrsb	w0, [x20]
  402ca4:	cmp	w0, #0x0
  402ca8:	cset	w0, eq  // eq = none
  402cac:	ldp	x19, x20, [sp, #16]
  402cb0:	ldp	x21, x22, [sp, #32]
  402cb4:	ldp	x29, x30, [sp], #48
  402cb8:	ret
  402cbc:	stp	x29, x30, [sp, #-48]!
  402cc0:	mov	x29, sp
  402cc4:	stp	x19, x20, [sp, #16]
  402cc8:	stp	x21, x22, [sp, #32]
  402ccc:	mov	x21, x0
  402cd0:	mov	x22, x1
  402cd4:	mov	x20, x0
  402cd8:	cbnz	x0, 402cec <ferror@plt+0x142c>
  402cdc:	cbnz	x1, 402d0c <ferror@plt+0x144c>
  402ce0:	mov	w0, #0x0                   	// #0
  402ce4:	b	402d2c <ferror@plt+0x146c>
  402ce8:	add	x20, x20, #0x1
  402cec:	ldrsb	w19, [x20]
  402cf0:	cbz	w19, 402d08 <ferror@plt+0x1448>
  402cf4:	bl	401730 <__ctype_b_loc@plt>
  402cf8:	and	x19, x19, #0xff
  402cfc:	ldr	x2, [x0]
  402d00:	ldrh	w2, [x2, x19, lsl #1]
  402d04:	tbnz	w2, #12, 402ce8 <ferror@plt+0x1428>
  402d08:	cbz	x22, 402d10 <ferror@plt+0x1450>
  402d0c:	str	x20, [x22]
  402d10:	cmp	x20, #0x0
  402d14:	mov	w0, #0x0                   	// #0
  402d18:	ccmp	x21, x20, #0x2, ne  // ne = any
  402d1c:	b.cs	402d2c <ferror@plt+0x146c>  // b.hs, b.nlast
  402d20:	ldrsb	w0, [x20]
  402d24:	cmp	w0, #0x0
  402d28:	cset	w0, eq  // eq = none
  402d2c:	ldp	x19, x20, [sp, #16]
  402d30:	ldp	x21, x22, [sp, #32]
  402d34:	ldp	x29, x30, [sp], #48
  402d38:	ret
  402d3c:	stp	x29, x30, [sp, #-128]!
  402d40:	mov	x29, sp
  402d44:	stp	x19, x20, [sp, #16]
  402d48:	stp	x21, x22, [sp, #32]
  402d4c:	mov	x20, x0
  402d50:	mov	x22, x1
  402d54:	str	x2, [sp, #80]
  402d58:	str	x3, [sp, #88]
  402d5c:	str	x4, [sp, #96]
  402d60:	str	x5, [sp, #104]
  402d64:	str	x6, [sp, #112]
  402d68:	str	x7, [sp, #120]
  402d6c:	add	x0, sp, #0x80
  402d70:	str	x0, [sp, #48]
  402d74:	str	x0, [sp, #56]
  402d78:	add	x0, sp, #0x50
  402d7c:	str	x0, [sp, #64]
  402d80:	mov	w0, #0xffffffd0            	// #-48
  402d84:	str	w0, [sp, #72]
  402d88:	str	wzr, [sp, #76]
  402d8c:	add	x21, sp, #0x80
  402d90:	b	402e30 <ferror@plt+0x1570>
  402d94:	add	w0, w3, #0x8
  402d98:	str	w0, [sp, #72]
  402d9c:	cmp	w0, #0x0
  402da0:	b.le	402db4 <ferror@plt+0x14f4>
  402da4:	add	x0, x2, #0xf
  402da8:	and	x0, x0, #0xfffffffffffffff8
  402dac:	str	x0, [sp, #48]
  402db0:	b	402e48 <ferror@plt+0x1588>
  402db4:	ldr	x1, [x21, w3, sxtw]
  402db8:	cbz	x1, 402e50 <ferror@plt+0x1590>
  402dbc:	cbz	w0, 402e00 <ferror@plt+0x1540>
  402dc0:	add	w3, w3, #0x10
  402dc4:	str	w3, [sp, #72]
  402dc8:	cmp	w3, #0x0
  402dcc:	b.le	402de0 <ferror@plt+0x1520>
  402dd0:	add	x0, x2, #0xf
  402dd4:	and	x0, x0, #0xfffffffffffffff8
  402dd8:	str	x0, [sp, #48]
  402ddc:	b	402e0c <ferror@plt+0x154c>
  402de0:	add	x2, x21, w0, sxtw
  402de4:	b	402e0c <ferror@plt+0x154c>
  402de8:	mov	w0, #0x1                   	// #1
  402dec:	ldp	x19, x20, [sp, #16]
  402df0:	ldp	x21, x22, [sp, #32]
  402df4:	ldp	x29, x30, [sp], #128
  402df8:	ret
  402dfc:	ldr	x2, [sp, #48]
  402e00:	add	x0, x2, #0xf
  402e04:	and	x0, x0, #0xfffffffffffffff8
  402e08:	str	x0, [sp, #48]
  402e0c:	ldr	x19, [x2]
  402e10:	cbz	x19, 402e50 <ferror@plt+0x1590>
  402e14:	mov	x0, x20
  402e18:	bl	401710 <strcmp@plt>
  402e1c:	cbz	w0, 402de8 <ferror@plt+0x1528>
  402e20:	mov	x1, x19
  402e24:	mov	x0, x20
  402e28:	bl	401710 <strcmp@plt>
  402e2c:	cbz	w0, 402dec <ferror@plt+0x152c>
  402e30:	ldr	w3, [sp, #72]
  402e34:	ldr	x2, [sp, #48]
  402e38:	tbnz	w3, #31, 402d94 <ferror@plt+0x14d4>
  402e3c:	add	x0, x2, #0xf
  402e40:	and	x0, x0, #0xfffffffffffffff8
  402e44:	str	x0, [sp, #48]
  402e48:	ldr	x1, [x2]
  402e4c:	cbnz	x1, 402dfc <ferror@plt+0x153c>
  402e50:	mov	x3, x20
  402e54:	mov	x2, x22
  402e58:	adrp	x1, 404000 <ferror@plt+0x2740>
  402e5c:	add	x1, x1, #0x6d8
  402e60:	adrp	x0, 416000 <ferror@plt+0x14740>
  402e64:	ldr	w0, [x0, #512]
  402e68:	bl	401830 <errx@plt>
  402e6c:	cbz	x1, 402ea4 <ferror@plt+0x15e4>
  402e70:	add	x3, x0, x1
  402e74:	sxtb	w2, w2
  402e78:	ldrsb	w1, [x0]
  402e7c:	cbz	w1, 402e9c <ferror@plt+0x15dc>
  402e80:	cmp	w2, w1
  402e84:	b.eq	402ea0 <ferror@plt+0x15e0>  // b.none
  402e88:	add	x0, x0, #0x1
  402e8c:	cmp	x3, x0
  402e90:	b.ne	402e78 <ferror@plt+0x15b8>  // b.any
  402e94:	mov	x0, #0x0                   	// #0
  402e98:	b	402ea0 <ferror@plt+0x15e0>
  402e9c:	mov	x0, #0x0                   	// #0
  402ea0:	ret
  402ea4:	mov	x0, #0x0                   	// #0
  402ea8:	b	402ea0 <ferror@plt+0x15e0>
  402eac:	stp	x29, x30, [sp, #-16]!
  402eb0:	mov	x29, sp
  402eb4:	mov	w2, #0xa                   	// #10
  402eb8:	bl	4026c4 <ferror@plt+0xe04>
  402ebc:	ldp	x29, x30, [sp], #16
  402ec0:	ret
  402ec4:	stp	x29, x30, [sp, #-16]!
  402ec8:	mov	x29, sp
  402ecc:	mov	w2, #0x10                  	// #16
  402ed0:	bl	4026c4 <ferror@plt+0xe04>
  402ed4:	ldp	x29, x30, [sp], #16
  402ed8:	ret
  402edc:	stp	x29, x30, [sp, #-16]!
  402ee0:	mov	x29, sp
  402ee4:	mov	w2, #0xa                   	// #10
  402ee8:	bl	40266c <ferror@plt+0xdac>
  402eec:	ldp	x29, x30, [sp], #16
  402ef0:	ret
  402ef4:	stp	x29, x30, [sp, #-16]!
  402ef8:	mov	x29, sp
  402efc:	mov	w2, #0x10                  	// #16
  402f00:	bl	40266c <ferror@plt+0xdac>
  402f04:	ldp	x29, x30, [sp], #16
  402f08:	ret
  402f0c:	stp	x29, x30, [sp, #-64]!
  402f10:	mov	x29, sp
  402f14:	stp	x19, x20, [sp, #16]
  402f18:	str	x21, [sp, #32]
  402f1c:	mov	x19, x0
  402f20:	mov	x21, x1
  402f24:	str	xzr, [sp, #56]
  402f28:	bl	401870 <__errno_location@plt>
  402f2c:	str	wzr, [x0]
  402f30:	cbz	x19, 402f40 <ferror@plt+0x1680>
  402f34:	mov	x20, x0
  402f38:	ldrsb	w0, [x19]
  402f3c:	cbnz	w0, 402f5c <ferror@plt+0x169c>
  402f40:	mov	x3, x19
  402f44:	mov	x2, x21
  402f48:	adrp	x1, 404000 <ferror@plt+0x2740>
  402f4c:	add	x1, x1, #0x6d8
  402f50:	adrp	x0, 416000 <ferror@plt+0x14740>
  402f54:	ldr	w0, [x0, #512]
  402f58:	bl	401830 <errx@plt>
  402f5c:	mov	w3, #0x0                   	// #0
  402f60:	mov	w2, #0xa                   	// #10
  402f64:	add	x1, sp, #0x38
  402f68:	mov	x0, x19
  402f6c:	bl	401620 <__strtol_internal@plt>
  402f70:	ldr	w1, [x20]
  402f74:	cbnz	w1, 402fa0 <ferror@plt+0x16e0>
  402f78:	ldr	x1, [sp, #56]
  402f7c:	cmp	x1, x19
  402f80:	b.eq	402f40 <ferror@plt+0x1680>  // b.none
  402f84:	cbz	x1, 402f90 <ferror@plt+0x16d0>
  402f88:	ldrsb	w1, [x1]
  402f8c:	cbnz	w1, 402f40 <ferror@plt+0x1680>
  402f90:	ldp	x19, x20, [sp, #16]
  402f94:	ldr	x21, [sp, #32]
  402f98:	ldp	x29, x30, [sp], #64
  402f9c:	ret
  402fa0:	cmp	w1, #0x22
  402fa4:	b.ne	402f40 <ferror@plt+0x1680>  // b.any
  402fa8:	mov	x3, x19
  402fac:	mov	x2, x21
  402fb0:	adrp	x1, 404000 <ferror@plt+0x2740>
  402fb4:	add	x1, x1, #0x6d8
  402fb8:	adrp	x0, 416000 <ferror@plt+0x14740>
  402fbc:	ldr	w0, [x0, #512]
  402fc0:	bl	4018a0 <err@plt>
  402fc4:	stp	x29, x30, [sp, #-32]!
  402fc8:	mov	x29, sp
  402fcc:	stp	x19, x20, [sp, #16]
  402fd0:	mov	x20, x0
  402fd4:	mov	x19, x1
  402fd8:	bl	402f0c <ferror@plt+0x164c>
  402fdc:	mov	x2, #0x80000000            	// #2147483648
  402fe0:	add	x2, x0, x2
  402fe4:	mov	x1, #0xffffffff            	// #4294967295
  402fe8:	cmp	x2, x1
  402fec:	b.hi	402ffc <ferror@plt+0x173c>  // b.pmore
  402ff0:	ldp	x19, x20, [sp, #16]
  402ff4:	ldp	x29, x30, [sp], #32
  402ff8:	ret
  402ffc:	bl	401870 <__errno_location@plt>
  403000:	mov	w1, #0x22                  	// #34
  403004:	str	w1, [x0]
  403008:	mov	x3, x20
  40300c:	mov	x2, x19
  403010:	adrp	x1, 404000 <ferror@plt+0x2740>
  403014:	add	x1, x1, #0x6d8
  403018:	adrp	x0, 416000 <ferror@plt+0x14740>
  40301c:	ldr	w0, [x0, #512]
  403020:	bl	4018a0 <err@plt>
  403024:	stp	x29, x30, [sp, #-32]!
  403028:	mov	x29, sp
  40302c:	stp	x19, x20, [sp, #16]
  403030:	mov	x20, x0
  403034:	mov	x19, x1
  403038:	bl	402fc4 <ferror@plt+0x1704>
  40303c:	add	w2, w0, #0x8, lsl #12
  403040:	mov	w1, #0xffff                	// #65535
  403044:	cmp	w2, w1
  403048:	b.hi	403058 <ferror@plt+0x1798>  // b.pmore
  40304c:	ldp	x19, x20, [sp, #16]
  403050:	ldp	x29, x30, [sp], #32
  403054:	ret
  403058:	bl	401870 <__errno_location@plt>
  40305c:	mov	w1, #0x22                  	// #34
  403060:	str	w1, [x0]
  403064:	mov	x3, x20
  403068:	mov	x2, x19
  40306c:	adrp	x1, 404000 <ferror@plt+0x2740>
  403070:	add	x1, x1, #0x6d8
  403074:	adrp	x0, 416000 <ferror@plt+0x14740>
  403078:	ldr	w0, [x0, #512]
  40307c:	bl	4018a0 <err@plt>
  403080:	stp	x29, x30, [sp, #-16]!
  403084:	mov	x29, sp
  403088:	mov	w2, #0xa                   	// #10
  40308c:	bl	4025b0 <ferror@plt+0xcf0>
  403090:	ldp	x29, x30, [sp], #16
  403094:	ret
  403098:	stp	x29, x30, [sp, #-16]!
  40309c:	mov	x29, sp
  4030a0:	mov	w2, #0x10                  	// #16
  4030a4:	bl	4025b0 <ferror@plt+0xcf0>
  4030a8:	ldp	x29, x30, [sp], #16
  4030ac:	ret
  4030b0:	stp	x29, x30, [sp, #-64]!
  4030b4:	mov	x29, sp
  4030b8:	stp	x19, x20, [sp, #16]
  4030bc:	str	x21, [sp, #32]
  4030c0:	mov	x19, x0
  4030c4:	mov	x21, x1
  4030c8:	str	xzr, [sp, #56]
  4030cc:	bl	401870 <__errno_location@plt>
  4030d0:	str	wzr, [x0]
  4030d4:	cbz	x19, 4030e4 <ferror@plt+0x1824>
  4030d8:	mov	x20, x0
  4030dc:	ldrsb	w0, [x19]
  4030e0:	cbnz	w0, 403100 <ferror@plt+0x1840>
  4030e4:	mov	x3, x19
  4030e8:	mov	x2, x21
  4030ec:	adrp	x1, 404000 <ferror@plt+0x2740>
  4030f0:	add	x1, x1, #0x6d8
  4030f4:	adrp	x0, 416000 <ferror@plt+0x14740>
  4030f8:	ldr	w0, [x0, #512]
  4030fc:	bl	401830 <errx@plt>
  403100:	add	x1, sp, #0x38
  403104:	mov	x0, x19
  403108:	bl	401560 <strtod@plt>
  40310c:	ldr	w0, [x20]
  403110:	cbnz	w0, 40313c <ferror@plt+0x187c>
  403114:	ldr	x0, [sp, #56]
  403118:	cmp	x0, x19
  40311c:	b.eq	4030e4 <ferror@plt+0x1824>  // b.none
  403120:	cbz	x0, 40312c <ferror@plt+0x186c>
  403124:	ldrsb	w0, [x0]
  403128:	cbnz	w0, 4030e4 <ferror@plt+0x1824>
  40312c:	ldp	x19, x20, [sp, #16]
  403130:	ldr	x21, [sp, #32]
  403134:	ldp	x29, x30, [sp], #64
  403138:	ret
  40313c:	cmp	w0, #0x22
  403140:	b.ne	4030e4 <ferror@plt+0x1824>  // b.any
  403144:	mov	x3, x19
  403148:	mov	x2, x21
  40314c:	adrp	x1, 404000 <ferror@plt+0x2740>
  403150:	add	x1, x1, #0x6d8
  403154:	adrp	x0, 416000 <ferror@plt+0x14740>
  403158:	ldr	w0, [x0, #512]
  40315c:	bl	4018a0 <err@plt>
  403160:	stp	x29, x30, [sp, #-64]!
  403164:	mov	x29, sp
  403168:	stp	x19, x20, [sp, #16]
  40316c:	str	x21, [sp, #32]
  403170:	mov	x19, x0
  403174:	mov	x21, x1
  403178:	str	xzr, [sp, #56]
  40317c:	bl	401870 <__errno_location@plt>
  403180:	str	wzr, [x0]
  403184:	cbz	x19, 403194 <ferror@plt+0x18d4>
  403188:	mov	x20, x0
  40318c:	ldrsb	w0, [x19]
  403190:	cbnz	w0, 4031b0 <ferror@plt+0x18f0>
  403194:	mov	x3, x19
  403198:	mov	x2, x21
  40319c:	adrp	x1, 404000 <ferror@plt+0x2740>
  4031a0:	add	x1, x1, #0x6d8
  4031a4:	adrp	x0, 416000 <ferror@plt+0x14740>
  4031a8:	ldr	w0, [x0, #512]
  4031ac:	bl	401830 <errx@plt>
  4031b0:	mov	w2, #0xa                   	// #10
  4031b4:	add	x1, sp, #0x38
  4031b8:	mov	x0, x19
  4031bc:	bl	401740 <strtol@plt>
  4031c0:	ldr	w1, [x20]
  4031c4:	cbnz	w1, 4031f0 <ferror@plt+0x1930>
  4031c8:	ldr	x1, [sp, #56]
  4031cc:	cmp	x1, x19
  4031d0:	b.eq	403194 <ferror@plt+0x18d4>  // b.none
  4031d4:	cbz	x1, 4031e0 <ferror@plt+0x1920>
  4031d8:	ldrsb	w1, [x1]
  4031dc:	cbnz	w1, 403194 <ferror@plt+0x18d4>
  4031e0:	ldp	x19, x20, [sp, #16]
  4031e4:	ldr	x21, [sp, #32]
  4031e8:	ldp	x29, x30, [sp], #64
  4031ec:	ret
  4031f0:	cmp	w1, #0x22
  4031f4:	b.ne	403194 <ferror@plt+0x18d4>  // b.any
  4031f8:	mov	x3, x19
  4031fc:	mov	x2, x21
  403200:	adrp	x1, 404000 <ferror@plt+0x2740>
  403204:	add	x1, x1, #0x6d8
  403208:	adrp	x0, 416000 <ferror@plt+0x14740>
  40320c:	ldr	w0, [x0, #512]
  403210:	bl	4018a0 <err@plt>
  403214:	stp	x29, x30, [sp, #-64]!
  403218:	mov	x29, sp
  40321c:	stp	x19, x20, [sp, #16]
  403220:	str	x21, [sp, #32]
  403224:	mov	x19, x0
  403228:	mov	x21, x1
  40322c:	str	xzr, [sp, #56]
  403230:	bl	401870 <__errno_location@plt>
  403234:	str	wzr, [x0]
  403238:	cbz	x19, 403248 <ferror@plt+0x1988>
  40323c:	mov	x20, x0
  403240:	ldrsb	w0, [x19]
  403244:	cbnz	w0, 403264 <ferror@plt+0x19a4>
  403248:	mov	x3, x19
  40324c:	mov	x2, x21
  403250:	adrp	x1, 404000 <ferror@plt+0x2740>
  403254:	add	x1, x1, #0x6d8
  403258:	adrp	x0, 416000 <ferror@plt+0x14740>
  40325c:	ldr	w0, [x0, #512]
  403260:	bl	401830 <errx@plt>
  403264:	mov	w2, #0xa                   	// #10
  403268:	add	x1, sp, #0x38
  40326c:	mov	x0, x19
  403270:	bl	401510 <strtoul@plt>
  403274:	ldr	w1, [x20]
  403278:	cbnz	w1, 4032a4 <ferror@plt+0x19e4>
  40327c:	ldr	x1, [sp, #56]
  403280:	cmp	x1, x19
  403284:	b.eq	403248 <ferror@plt+0x1988>  // b.none
  403288:	cbz	x1, 403294 <ferror@plt+0x19d4>
  40328c:	ldrsb	w1, [x1]
  403290:	cbnz	w1, 403248 <ferror@plt+0x1988>
  403294:	ldp	x19, x20, [sp, #16]
  403298:	ldr	x21, [sp, #32]
  40329c:	ldp	x29, x30, [sp], #64
  4032a0:	ret
  4032a4:	cmp	w1, #0x22
  4032a8:	b.ne	403248 <ferror@plt+0x1988>  // b.any
  4032ac:	mov	x3, x19
  4032b0:	mov	x2, x21
  4032b4:	adrp	x1, 404000 <ferror@plt+0x2740>
  4032b8:	add	x1, x1, #0x6d8
  4032bc:	adrp	x0, 416000 <ferror@plt+0x14740>
  4032c0:	ldr	w0, [x0, #512]
  4032c4:	bl	4018a0 <err@plt>
  4032c8:	stp	x29, x30, [sp, #-48]!
  4032cc:	mov	x29, sp
  4032d0:	stp	x19, x20, [sp, #16]
  4032d4:	mov	x20, x0
  4032d8:	mov	x19, x1
  4032dc:	add	x1, sp, #0x28
  4032e0:	bl	402c24 <ferror@plt+0x1364>
  4032e4:	cbz	w0, 403310 <ferror@plt+0x1a50>
  4032e8:	bl	401870 <__errno_location@plt>
  4032ec:	ldr	w0, [x0]
  4032f0:	cbz	w0, 403320 <ferror@plt+0x1a60>
  4032f4:	mov	x3, x20
  4032f8:	mov	x2, x19
  4032fc:	adrp	x1, 404000 <ferror@plt+0x2740>
  403300:	add	x1, x1, #0x6d8
  403304:	adrp	x0, 416000 <ferror@plt+0x14740>
  403308:	ldr	w0, [x0, #512]
  40330c:	bl	4018a0 <err@plt>
  403310:	ldr	x0, [sp, #40]
  403314:	ldp	x19, x20, [sp, #16]
  403318:	ldp	x29, x30, [sp], #48
  40331c:	ret
  403320:	mov	x3, x20
  403324:	mov	x2, x19
  403328:	adrp	x1, 404000 <ferror@plt+0x2740>
  40332c:	add	x1, x1, #0x6d8
  403330:	adrp	x0, 416000 <ferror@plt+0x14740>
  403334:	ldr	w0, [x0, #512]
  403338:	bl	401830 <errx@plt>
  40333c:	stp	x29, x30, [sp, #-32]!
  403340:	mov	x29, sp
  403344:	str	x19, [sp, #16]
  403348:	mov	x19, x1
  40334c:	mov	x1, x2
  403350:	bl	4030b0 <ferror@plt+0x17f0>
  403354:	fcvtzs	d1, d0
  403358:	str	d1, [x19]
  40335c:	scvtf	d1, d1
  403360:	fsub	d0, d0, d1
  403364:	mov	x0, #0x848000000000        	// #145685290680320
  403368:	movk	x0, #0x412e, lsl #48
  40336c:	fmov	d1, x0
  403370:	fmul	d0, d0, d1
  403374:	fcvtzs	d0, d0
  403378:	str	d0, [x19, #8]
  40337c:	ldr	x19, [sp, #16]
  403380:	ldp	x29, x30, [sp], #32
  403384:	ret
  403388:	mov	w2, w0
  40338c:	mov	x0, x1
  403390:	and	w1, w2, #0xf000
  403394:	cmp	w1, #0x4, lsl #12
  403398:	b.eq	4033e0 <ferror@plt+0x1b20>  // b.none
  40339c:	cmp	w1, #0xa, lsl #12
  4033a0:	b.eq	40350c <ferror@plt+0x1c4c>  // b.none
  4033a4:	cmp	w1, #0x2, lsl #12
  4033a8:	b.eq	40351c <ferror@plt+0x1c5c>  // b.none
  4033ac:	cmp	w1, #0x6, lsl #12
  4033b0:	b.eq	40352c <ferror@plt+0x1c6c>  // b.none
  4033b4:	cmp	w1, #0xc, lsl #12
  4033b8:	b.eq	40353c <ferror@plt+0x1c7c>  // b.none
  4033bc:	cmp	w1, #0x1, lsl #12
  4033c0:	b.eq	40354c <ferror@plt+0x1c8c>  // b.none
  4033c4:	mov	w3, #0x0                   	// #0
  4033c8:	cmp	w1, #0x8, lsl #12
  4033cc:	b.ne	4033ec <ferror@plt+0x1b2c>  // b.any
  4033d0:	mov	w1, #0x2d                  	// #45
  4033d4:	strb	w1, [x0]
  4033d8:	mov	w3, #0x1                   	// #1
  4033dc:	b	4033ec <ferror@plt+0x1b2c>
  4033e0:	mov	w1, #0x64                  	// #100
  4033e4:	strb	w1, [x0]
  4033e8:	mov	w3, #0x1                   	// #1
  4033ec:	tst	x2, #0x100
  4033f0:	mov	w1, #0x72                  	// #114
  4033f4:	mov	w4, #0x2d                  	// #45
  4033f8:	csel	w1, w1, w4, ne  // ne = any
  4033fc:	add	w4, w3, #0x1
  403400:	and	x5, x3, #0xffff
  403404:	strb	w1, [x0, x5]
  403408:	tst	x2, #0x80
  40340c:	mov	w5, #0x77                  	// #119
  403410:	mov	w1, #0x2d                  	// #45
  403414:	csel	w5, w5, w1, ne  // ne = any
  403418:	add	w1, w3, #0x2
  40341c:	and	w1, w1, #0xffff
  403420:	and	x4, x4, #0x3
  403424:	strb	w5, [x0, x4]
  403428:	tbz	w2, #11, 40355c <ferror@plt+0x1c9c>
  40342c:	tst	x2, #0x40
  403430:	mov	w5, #0x73                  	// #115
  403434:	mov	w4, #0x53                  	// #83
  403438:	csel	w5, w5, w4, ne  // ne = any
  40343c:	add	w4, w3, #0x3
  403440:	and	x1, x1, #0xffff
  403444:	strb	w5, [x0, x1]
  403448:	tst	x2, #0x20
  40344c:	mov	w5, #0x72                  	// #114
  403450:	mov	w1, #0x2d                  	// #45
  403454:	csel	w5, w5, w1, ne  // ne = any
  403458:	add	w1, w3, #0x4
  40345c:	and	x4, x4, #0x7
  403460:	strb	w5, [x0, x4]
  403464:	tst	x2, #0x10
  403468:	mov	w5, #0x77                  	// #119
  40346c:	mov	w4, #0x2d                  	// #45
  403470:	csel	w5, w5, w4, ne  // ne = any
  403474:	add	w4, w3, #0x5
  403478:	and	w4, w4, #0xffff
  40347c:	and	x1, x1, #0xf
  403480:	strb	w5, [x0, x1]
  403484:	tbz	w2, #10, 403570 <ferror@plt+0x1cb0>
  403488:	tst	x2, #0x8
  40348c:	mov	w5, #0x73                  	// #115
  403490:	mov	w1, #0x53                  	// #83
  403494:	csel	w5, w5, w1, ne  // ne = any
  403498:	add	w1, w3, #0x6
  40349c:	and	x4, x4, #0xffff
  4034a0:	strb	w5, [x0, x4]
  4034a4:	tst	x2, #0x4
  4034a8:	mov	w5, #0x72                  	// #114
  4034ac:	mov	w4, #0x2d                  	// #45
  4034b0:	csel	w5, w5, w4, ne  // ne = any
  4034b4:	add	w4, w3, #0x7
  4034b8:	and	x1, x1, #0xf
  4034bc:	strb	w5, [x0, x1]
  4034c0:	tst	x2, #0x2
  4034c4:	mov	w5, #0x77                  	// #119
  4034c8:	mov	w1, #0x2d                  	// #45
  4034cc:	csel	w5, w5, w1, ne  // ne = any
  4034d0:	add	w1, w3, #0x8
  4034d4:	and	w1, w1, #0xffff
  4034d8:	and	x4, x4, #0xf
  4034dc:	strb	w5, [x0, x4]
  4034e0:	tbz	w2, #9, 403584 <ferror@plt+0x1cc4>
  4034e4:	tst	x2, #0x1
  4034e8:	mov	w2, #0x74                  	// #116
  4034ec:	mov	w4, #0x54                  	// #84
  4034f0:	csel	w2, w2, w4, ne  // ne = any
  4034f4:	and	x1, x1, #0xffff
  4034f8:	strb	w2, [x0, x1]
  4034fc:	add	w3, w3, #0x9
  403500:	and	x3, x3, #0xffff
  403504:	strb	wzr, [x0, x3]
  403508:	ret
  40350c:	mov	w1, #0x6c                  	// #108
  403510:	strb	w1, [x0]
  403514:	mov	w3, #0x1                   	// #1
  403518:	b	4033ec <ferror@plt+0x1b2c>
  40351c:	mov	w1, #0x63                  	// #99
  403520:	strb	w1, [x0]
  403524:	mov	w3, #0x1                   	// #1
  403528:	b	4033ec <ferror@plt+0x1b2c>
  40352c:	mov	w1, #0x62                  	// #98
  403530:	strb	w1, [x0]
  403534:	mov	w3, #0x1                   	// #1
  403538:	b	4033ec <ferror@plt+0x1b2c>
  40353c:	mov	w1, #0x73                  	// #115
  403540:	strb	w1, [x0]
  403544:	mov	w3, #0x1                   	// #1
  403548:	b	4033ec <ferror@plt+0x1b2c>
  40354c:	mov	w1, #0x70                  	// #112
  403550:	strb	w1, [x0]
  403554:	mov	w3, #0x1                   	// #1
  403558:	b	4033ec <ferror@plt+0x1b2c>
  40355c:	tst	x2, #0x40
  403560:	mov	w5, #0x78                  	// #120
  403564:	mov	w4, #0x2d                  	// #45
  403568:	csel	w5, w5, w4, ne  // ne = any
  40356c:	b	40343c <ferror@plt+0x1b7c>
  403570:	tst	x2, #0x8
  403574:	mov	w5, #0x78                  	// #120
  403578:	mov	w1, #0x2d                  	// #45
  40357c:	csel	w5, w5, w1, ne  // ne = any
  403580:	b	403498 <ferror@plt+0x1bd8>
  403584:	tst	x2, #0x1
  403588:	mov	w2, #0x78                  	// #120
  40358c:	mov	w4, #0x2d                  	// #45
  403590:	csel	w2, w2, w4, ne  // ne = any
  403594:	b	4034f4 <ferror@plt+0x1c34>
  403598:	stp	x29, x30, [sp, #-80]!
  40359c:	mov	x29, sp
  4035a0:	stp	x19, x20, [sp, #16]
  4035a4:	add	x5, sp, #0x28
  4035a8:	tbz	w0, #1, 4035b8 <ferror@plt+0x1cf8>
  4035ac:	mov	w2, #0x20                  	// #32
  4035b0:	strb	w2, [sp, #40]
  4035b4:	add	x5, sp, #0x29
  4035b8:	cmp	x1, #0x3ff
  4035bc:	b.ls	40374c <ferror@plt+0x1e8c>  // b.plast
  4035c0:	mov	x2, #0xfffff               	// #1048575
  4035c4:	cmp	x1, x2
  4035c8:	b.ls	403664 <ferror@plt+0x1da4>  // b.plast
  4035cc:	mov	x2, #0x3fffffff            	// #1073741823
  4035d0:	cmp	x1, x2
  4035d4:	b.ls	40366c <ferror@plt+0x1dac>  // b.plast
  4035d8:	mov	x2, #0xffffffffff          	// #1099511627775
  4035dc:	cmp	x1, x2
  4035e0:	b.ls	403674 <ferror@plt+0x1db4>  // b.plast
  4035e4:	mov	x2, #0x3ffffffffffff       	// #1125899906842623
  4035e8:	cmp	x1, x2
  4035ec:	b.ls	40367c <ferror@plt+0x1dbc>  // b.plast
  4035f0:	mov	x2, #0xfffffffffffffff     	// #1152921504606846975
  4035f4:	cmp	x1, x2
  4035f8:	mov	w19, #0x3c                  	// #60
  4035fc:	mov	w2, #0x46                  	// #70
  403600:	csel	w19, w19, w2, ls  // ls = plast
  403604:	sub	w4, w19, #0xa
  403608:	mov	w3, #0x6667                	// #26215
  40360c:	movk	w3, #0x6666, lsl #16
  403610:	smull	x3, w4, w3
  403614:	asr	x3, x3, #34
  403618:	sub	w3, w3, w4, asr #31
  40361c:	adrp	x2, 404000 <ferror@plt+0x2740>
  403620:	add	x2, x2, #0x710
  403624:	ldrsb	w3, [x2, w3, sxtw]
  403628:	lsr	x20, x1, x4
  40362c:	mov	x2, #0xffffffffffffffff    	// #-1
  403630:	lsl	x2, x2, x4
  403634:	bic	x1, x1, x2
  403638:	strb	w3, [x5]
  40363c:	and	w2, w0, #0x1
  403640:	cmp	w3, #0x42
  403644:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  403648:	b.eq	403760 <ferror@plt+0x1ea0>  // b.none
  40364c:	mov	w2, #0x69                  	// #105
  403650:	strb	w2, [x5, #1]
  403654:	add	x2, x5, #0x3
  403658:	mov	w3, #0x42                  	// #66
  40365c:	strb	w3, [x5, #2]
  403660:	b	403764 <ferror@plt+0x1ea4>
  403664:	mov	w19, #0x14                  	// #20
  403668:	b	403604 <ferror@plt+0x1d44>
  40366c:	mov	w19, #0x1e                  	// #30
  403670:	b	403604 <ferror@plt+0x1d44>
  403674:	mov	w19, #0x28                  	// #40
  403678:	b	403604 <ferror@plt+0x1d44>
  40367c:	mov	w19, #0x32                  	// #50
  403680:	b	403604 <ferror@plt+0x1d44>
  403684:	sub	w19, w19, #0x14
  403688:	lsr	x19, x1, x19
  40368c:	add	x19, x19, #0x32
  403690:	lsr	x19, x19, #2
  403694:	mov	x0, #0xf5c3                	// #62915
  403698:	movk	x0, #0x5c28, lsl #16
  40369c:	movk	x0, #0xc28f, lsl #32
  4036a0:	movk	x0, #0x28f5, lsl #48
  4036a4:	umulh	x19, x19, x0
  4036a8:	lsr	x19, x19, #2
  4036ac:	cmp	x19, #0xa
  4036b0:	b.eq	403700 <ferror@plt+0x1e40>  // b.none
  4036b4:	cbz	x19, 403704 <ferror@plt+0x1e44>
  4036b8:	bl	4015c0 <localeconv@plt>
  4036bc:	cbz	x0, 403734 <ferror@plt+0x1e74>
  4036c0:	ldr	x4, [x0]
  4036c4:	cbz	x4, 403740 <ferror@plt+0x1e80>
  4036c8:	ldrsb	w1, [x4]
  4036cc:	adrp	x0, 404000 <ferror@plt+0x2740>
  4036d0:	add	x0, x0, #0x708
  4036d4:	cmp	w1, #0x0
  4036d8:	csel	x4, x0, x4, eq  // eq = none
  4036dc:	add	x6, sp, #0x28
  4036e0:	mov	x5, x19
  4036e4:	mov	w3, w20
  4036e8:	adrp	x2, 404000 <ferror@plt+0x2740>
  4036ec:	add	x2, x2, #0x718
  4036f0:	mov	x1, #0x20                  	// #32
  4036f4:	add	x0, sp, #0x30
  4036f8:	bl	4015b0 <snprintf@plt>
  4036fc:	b	403720 <ferror@plt+0x1e60>
  403700:	add	w20, w20, #0x1
  403704:	add	x4, sp, #0x28
  403708:	mov	w3, w20
  40370c:	adrp	x2, 404000 <ferror@plt+0x2740>
  403710:	add	x2, x2, #0x728
  403714:	mov	x1, #0x20                  	// #32
  403718:	add	x0, sp, #0x30
  40371c:	bl	4015b0 <snprintf@plt>
  403720:	add	x0, sp, #0x30
  403724:	bl	4016a0 <strdup@plt>
  403728:	ldp	x19, x20, [sp, #16]
  40372c:	ldp	x29, x30, [sp], #80
  403730:	ret
  403734:	adrp	x4, 404000 <ferror@plt+0x2740>
  403738:	add	x4, x4, #0x708
  40373c:	b	4036dc <ferror@plt+0x1e1c>
  403740:	adrp	x4, 404000 <ferror@plt+0x2740>
  403744:	add	x4, x4, #0x708
  403748:	b	4036dc <ferror@plt+0x1e1c>
  40374c:	mov	w20, w1
  403750:	mov	w1, #0x42                  	// #66
  403754:	strb	w1, [x5]
  403758:	mov	w19, #0xa                   	// #10
  40375c:	mov	x1, #0x0                   	// #0
  403760:	add	x2, x5, #0x1
  403764:	strb	wzr, [x2]
  403768:	cbz	x1, 403704 <ferror@plt+0x1e44>
  40376c:	tbz	w0, #2, 403684 <ferror@plt+0x1dc4>
  403770:	sub	w19, w19, #0x14
  403774:	lsr	x19, x1, x19
  403778:	add	x19, x19, #0x5
  40377c:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  403780:	movk	x0, #0xcccd
  403784:	umulh	x19, x19, x0
  403788:	lsr	x19, x19, #3
  40378c:	umulh	x0, x19, x0
  403790:	lsr	x0, x0, #3
  403794:	add	x0, x0, x0, lsl #2
  403798:	cmp	x19, x0, lsl #1
  40379c:	b.ne	4036b4 <ferror@plt+0x1df4>  // b.any
  4037a0:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  4037a4:	movk	x0, #0xcccd
  4037a8:	umulh	x19, x19, x0
  4037ac:	lsr	x19, x19, #3
  4037b0:	b	4036b4 <ferror@plt+0x1df4>
  4037b4:	cbz	x0, 403894 <ferror@plt+0x1fd4>
  4037b8:	stp	x29, x30, [sp, #-64]!
  4037bc:	mov	x29, sp
  4037c0:	stp	x19, x20, [sp, #16]
  4037c4:	stp	x21, x22, [sp, #32]
  4037c8:	stp	x23, x24, [sp, #48]
  4037cc:	mov	x19, x0
  4037d0:	mov	x24, x1
  4037d4:	mov	x22, x2
  4037d8:	mov	x23, x3
  4037dc:	ldrsb	w4, [x0]
  4037e0:	cbz	w4, 40389c <ferror@plt+0x1fdc>
  4037e4:	cmp	x1, #0x0
  4037e8:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  4037ec:	ccmp	x3, #0x0, #0x4, ne  // ne = any
  4037f0:	b.eq	4038a4 <ferror@plt+0x1fe4>  // b.none
  4037f4:	mov	x21, #0x0                   	// #0
  4037f8:	mov	x0, #0x0                   	// #0
  4037fc:	b	403854 <ferror@plt+0x1f94>
  403800:	ldrsb	w1, [x19, #1]
  403804:	mov	x20, x19
  403808:	cbnz	w1, 403810 <ferror@plt+0x1f50>
  40380c:	add	x20, x19, #0x1
  403810:	cmp	x0, #0x0
  403814:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  403818:	b.eq	40384c <ferror@plt+0x1f8c>  // b.none
  40381c:	cmp	x0, x20
  403820:	b.cs	4038b4 <ferror@plt+0x1ff4>  // b.hs, b.nlast
  403824:	sub	x1, x20, x0
  403828:	blr	x23
  40382c:	cmn	w0, #0x1
  403830:	b.eq	403880 <ferror@plt+0x1fc0>  // b.none
  403834:	add	x1, x21, #0x1
  403838:	str	w0, [x24, x21, lsl #2]
  40383c:	ldrsb	w0, [x20]
  403840:	cbz	w0, 403878 <ferror@plt+0x1fb8>
  403844:	mov	x21, x1
  403848:	mov	x0, #0x0                   	// #0
  40384c:	ldrsb	w4, [x19, #1]!
  403850:	cbz	w4, 40387c <ferror@plt+0x1fbc>
  403854:	cmp	x22, x21
  403858:	b.ls	4038ac <ferror@plt+0x1fec>  // b.plast
  40385c:	cmp	x0, #0x0
  403860:	csel	x0, x0, x19, ne  // ne = any
  403864:	cmp	w4, #0x2c
  403868:	b.eq	403800 <ferror@plt+0x1f40>  // b.none
  40386c:	ldrsb	w1, [x19, #1]
  403870:	cbz	w1, 40380c <ferror@plt+0x1f4c>
  403874:	b	40384c <ferror@plt+0x1f8c>
  403878:	mov	x21, x1
  40387c:	mov	w0, w21
  403880:	ldp	x19, x20, [sp, #16]
  403884:	ldp	x21, x22, [sp, #32]
  403888:	ldp	x23, x24, [sp, #48]
  40388c:	ldp	x29, x30, [sp], #64
  403890:	ret
  403894:	mov	w0, #0xffffffff            	// #-1
  403898:	ret
  40389c:	mov	w0, #0xffffffff            	// #-1
  4038a0:	b	403880 <ferror@plt+0x1fc0>
  4038a4:	mov	w0, #0xffffffff            	// #-1
  4038a8:	b	403880 <ferror@plt+0x1fc0>
  4038ac:	mov	w0, #0xfffffffe            	// #-2
  4038b0:	b	403880 <ferror@plt+0x1fc0>
  4038b4:	mov	w0, #0xffffffff            	// #-1
  4038b8:	b	403880 <ferror@plt+0x1fc0>
  4038bc:	cbz	x0, 403934 <ferror@plt+0x2074>
  4038c0:	stp	x29, x30, [sp, #-32]!
  4038c4:	mov	x29, sp
  4038c8:	str	x19, [sp, #16]
  4038cc:	mov	x19, x3
  4038d0:	mov	x3, x4
  4038d4:	ldrsb	w4, [x0]
  4038d8:	cmp	x19, #0x0
  4038dc:	ccmp	w4, #0x0, #0x4, ne  // ne = any
  4038e0:	b.eq	40393c <ferror@plt+0x207c>  // b.none
  4038e4:	ldr	x5, [x19]
  4038e8:	cmp	x5, x2
  4038ec:	b.hi	403944 <ferror@plt+0x2084>  // b.pmore
  4038f0:	cmp	w4, #0x2b
  4038f4:	b.eq	40392c <ferror@plt+0x206c>  // b.none
  4038f8:	str	xzr, [x19]
  4038fc:	ldr	x4, [x19]
  403900:	sub	x2, x2, x4
  403904:	add	x1, x1, x4, lsl #2
  403908:	bl	4037b4 <ferror@plt+0x1ef4>
  40390c:	cmp	w0, #0x0
  403910:	b.le	403920 <ferror@plt+0x2060>
  403914:	ldr	x1, [x19]
  403918:	add	x1, x1, w0, sxtw
  40391c:	str	x1, [x19]
  403920:	ldr	x19, [sp, #16]
  403924:	ldp	x29, x30, [sp], #32
  403928:	ret
  40392c:	add	x0, x0, #0x1
  403930:	b	4038fc <ferror@plt+0x203c>
  403934:	mov	w0, #0xffffffff            	// #-1
  403938:	ret
  40393c:	mov	w0, #0xffffffff            	// #-1
  403940:	b	403920 <ferror@plt+0x2060>
  403944:	mov	w0, #0xffffffff            	// #-1
  403948:	b	403920 <ferror@plt+0x2060>
  40394c:	cmp	x2, #0x0
  403950:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  403954:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  403958:	b.eq	403a34 <ferror@plt+0x2174>  // b.none
  40395c:	stp	x29, x30, [sp, #-64]!
  403960:	mov	x29, sp
  403964:	stp	x19, x20, [sp, #16]
  403968:	stp	x21, x22, [sp, #32]
  40396c:	str	x23, [sp, #48]
  403970:	mov	x19, x0
  403974:	mov	x21, x1
  403978:	mov	x22, x2
  40397c:	mov	x0, #0x0                   	// #0
  403980:	mov	w23, #0x1                   	// #1
  403984:	b	4039f8 <ferror@plt+0x2138>
  403988:	ldrsb	w1, [x19, #1]
  40398c:	mov	x20, x19
  403990:	cbnz	w1, 403998 <ferror@plt+0x20d8>
  403994:	add	x20, x19, #0x1
  403998:	cmp	x0, #0x0
  40399c:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  4039a0:	b.eq	4039f4 <ferror@plt+0x2134>  // b.none
  4039a4:	cmp	x0, x20
  4039a8:	b.cs	403a3c <ferror@plt+0x217c>  // b.hs, b.nlast
  4039ac:	sub	x1, x20, x0
  4039b0:	blr	x22
  4039b4:	tbnz	w0, #31, 403a20 <ferror@plt+0x2160>
  4039b8:	add	w1, w0, #0x7
  4039bc:	cmp	w0, #0x0
  4039c0:	csel	w1, w1, w0, lt  // lt = tstop
  4039c4:	asr	w1, w1, #3
  4039c8:	negs	w3, w0
  4039cc:	and	w0, w0, #0x7
  4039d0:	and	w3, w3, #0x7
  4039d4:	csneg	w0, w0, w3, mi  // mi = first
  4039d8:	lsl	w3, w23, w0
  4039dc:	ldrb	w0, [x21, w1, sxtw]
  4039e0:	orr	w3, w3, w0
  4039e4:	strb	w3, [x21, w1, sxtw]
  4039e8:	ldrsb	w0, [x20]
  4039ec:	cbz	w0, 403a44 <ferror@plt+0x2184>
  4039f0:	mov	x0, #0x0                   	// #0
  4039f4:	add	x19, x19, #0x1
  4039f8:	ldrsb	w1, [x19]
  4039fc:	cbz	w1, 403a1c <ferror@plt+0x215c>
  403a00:	cmp	x0, #0x0
  403a04:	csel	x0, x0, x19, ne  // ne = any
  403a08:	cmp	w1, #0x2c
  403a0c:	b.eq	403988 <ferror@plt+0x20c8>  // b.none
  403a10:	ldrsb	w1, [x19, #1]
  403a14:	cbz	w1, 403994 <ferror@plt+0x20d4>
  403a18:	b	4039f4 <ferror@plt+0x2134>
  403a1c:	mov	w0, #0x0                   	// #0
  403a20:	ldp	x19, x20, [sp, #16]
  403a24:	ldp	x21, x22, [sp, #32]
  403a28:	ldr	x23, [sp, #48]
  403a2c:	ldp	x29, x30, [sp], #64
  403a30:	ret
  403a34:	mov	w0, #0xffffffea            	// #-22
  403a38:	ret
  403a3c:	mov	w0, #0xffffffff            	// #-1
  403a40:	b	403a20 <ferror@plt+0x2160>
  403a44:	mov	w0, #0x0                   	// #0
  403a48:	b	403a20 <ferror@plt+0x2160>
  403a4c:	cmp	x2, #0x0
  403a50:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  403a54:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  403a58:	b.eq	403b04 <ferror@plt+0x2244>  // b.none
  403a5c:	stp	x29, x30, [sp, #-48]!
  403a60:	mov	x29, sp
  403a64:	stp	x19, x20, [sp, #16]
  403a68:	stp	x21, x22, [sp, #32]
  403a6c:	mov	x19, x0
  403a70:	mov	x21, x1
  403a74:	mov	x22, x2
  403a78:	mov	x0, #0x0                   	// #0
  403a7c:	b	403acc <ferror@plt+0x220c>
  403a80:	ldrsb	w1, [x19, #1]
  403a84:	mov	x20, x19
  403a88:	cbnz	w1, 403a90 <ferror@plt+0x21d0>
  403a8c:	add	x20, x19, #0x1
  403a90:	cmp	x0, #0x0
  403a94:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  403a98:	b.eq	403ac8 <ferror@plt+0x2208>  // b.none
  403a9c:	cmp	x0, x20
  403aa0:	b.cs	403b0c <ferror@plt+0x224c>  // b.hs, b.nlast
  403aa4:	sub	x1, x20, x0
  403aa8:	blr	x22
  403aac:	tbnz	x0, #63, 403af4 <ferror@plt+0x2234>
  403ab0:	ldr	x3, [x21]
  403ab4:	orr	x0, x3, x0
  403ab8:	str	x0, [x21]
  403abc:	ldrsb	w0, [x20]
  403ac0:	cbz	w0, 403b14 <ferror@plt+0x2254>
  403ac4:	mov	x0, #0x0                   	// #0
  403ac8:	add	x19, x19, #0x1
  403acc:	ldrsb	w3, [x19]
  403ad0:	cbz	w3, 403af0 <ferror@plt+0x2230>
  403ad4:	cmp	x0, #0x0
  403ad8:	csel	x0, x0, x19, ne  // ne = any
  403adc:	cmp	w3, #0x2c
  403ae0:	b.eq	403a80 <ferror@plt+0x21c0>  // b.none
  403ae4:	ldrsb	w1, [x19, #1]
  403ae8:	cbz	w1, 403a8c <ferror@plt+0x21cc>
  403aec:	b	403ac8 <ferror@plt+0x2208>
  403af0:	mov	w0, #0x0                   	// #0
  403af4:	ldp	x19, x20, [sp, #16]
  403af8:	ldp	x21, x22, [sp, #32]
  403afc:	ldp	x29, x30, [sp], #48
  403b00:	ret
  403b04:	mov	w0, #0xffffffea            	// #-22
  403b08:	ret
  403b0c:	mov	w0, #0xffffffff            	// #-1
  403b10:	b	403af4 <ferror@plt+0x2234>
  403b14:	mov	w0, #0x0                   	// #0
  403b18:	b	403af4 <ferror@plt+0x2234>
  403b1c:	stp	x29, x30, [sp, #-80]!
  403b20:	mov	x29, sp
  403b24:	str	xzr, [sp, #72]
  403b28:	cbz	x0, 403c74 <ferror@plt+0x23b4>
  403b2c:	stp	x19, x20, [sp, #16]
  403b30:	stp	x21, x22, [sp, #32]
  403b34:	str	x23, [sp, #48]
  403b38:	mov	x19, x0
  403b3c:	mov	x23, x1
  403b40:	mov	x20, x2
  403b44:	mov	w21, w3
  403b48:	str	w3, [x1]
  403b4c:	str	w3, [x2]
  403b50:	bl	401870 <__errno_location@plt>
  403b54:	mov	x22, x0
  403b58:	str	wzr, [x0]
  403b5c:	ldrsb	w0, [x19]
  403b60:	cmp	w0, #0x3a
  403b64:	b.eq	403bc0 <ferror@plt+0x2300>  // b.none
  403b68:	mov	w2, #0xa                   	// #10
  403b6c:	add	x1, sp, #0x48
  403b70:	mov	x0, x19
  403b74:	bl	401740 <strtol@plt>
  403b78:	str	w0, [x23]
  403b7c:	str	w0, [x20]
  403b80:	ldr	w0, [x22]
  403b84:	cbnz	w0, 403ca4 <ferror@plt+0x23e4>
  403b88:	ldr	x1, [sp, #72]
  403b8c:	cmp	x1, #0x0
  403b90:	ccmp	x1, x19, #0x4, ne  // ne = any
  403b94:	b.eq	403cb8 <ferror@plt+0x23f8>  // b.none
  403b98:	ldrsb	w2, [x1]
  403b9c:	cmp	w2, #0x3a
  403ba0:	b.eq	403c08 <ferror@plt+0x2348>  // b.none
  403ba4:	cmp	w2, #0x2d
  403ba8:	b.eq	403c24 <ferror@plt+0x2364>  // b.none
  403bac:	ldp	x19, x20, [sp, #16]
  403bb0:	ldp	x21, x22, [sp, #32]
  403bb4:	ldr	x23, [sp, #48]
  403bb8:	ldp	x29, x30, [sp], #80
  403bbc:	ret
  403bc0:	add	x19, x19, #0x1
  403bc4:	mov	w2, #0xa                   	// #10
  403bc8:	add	x1, sp, #0x48
  403bcc:	mov	x0, x19
  403bd0:	bl	401740 <strtol@plt>
  403bd4:	str	w0, [x20]
  403bd8:	ldr	w0, [x22]
  403bdc:	cbnz	w0, 403c7c <ferror@plt+0x23bc>
  403be0:	ldr	x0, [sp, #72]
  403be4:	cbz	x0, 403c90 <ferror@plt+0x23d0>
  403be8:	ldrsb	w1, [x0]
  403bec:	cmp	w1, #0x0
  403bf0:	ccmp	x0, x19, #0x4, eq  // eq = none
  403bf4:	csetm	w0, eq  // eq = none
  403bf8:	ldp	x19, x20, [sp, #16]
  403bfc:	ldp	x21, x22, [sp, #32]
  403c00:	ldr	x23, [sp, #48]
  403c04:	b	403bb8 <ferror@plt+0x22f8>
  403c08:	ldrsb	w2, [x1, #1]
  403c0c:	cbnz	w2, 403c24 <ferror@plt+0x2364>
  403c10:	str	w21, [x20]
  403c14:	ldp	x19, x20, [sp, #16]
  403c18:	ldp	x21, x22, [sp, #32]
  403c1c:	ldr	x23, [sp, #48]
  403c20:	b	403bb8 <ferror@plt+0x22f8>
  403c24:	add	x19, x1, #0x1
  403c28:	str	xzr, [sp, #72]
  403c2c:	str	wzr, [x22]
  403c30:	mov	w2, #0xa                   	// #10
  403c34:	add	x1, sp, #0x48
  403c38:	mov	x0, x19
  403c3c:	bl	401740 <strtol@plt>
  403c40:	str	w0, [x20]
  403c44:	ldr	w0, [x22]
  403c48:	cbnz	w0, 403ccc <ferror@plt+0x240c>
  403c4c:	ldr	x0, [sp, #72]
  403c50:	cbz	x0, 403ce0 <ferror@plt+0x2420>
  403c54:	ldrsb	w1, [x0]
  403c58:	cmp	w1, #0x0
  403c5c:	ccmp	x0, x19, #0x4, eq  // eq = none
  403c60:	csetm	w0, eq  // eq = none
  403c64:	ldp	x19, x20, [sp, #16]
  403c68:	ldp	x21, x22, [sp, #32]
  403c6c:	ldr	x23, [sp, #48]
  403c70:	b	403bb8 <ferror@plt+0x22f8>
  403c74:	mov	w0, #0x0                   	// #0
  403c78:	b	403bb8 <ferror@plt+0x22f8>
  403c7c:	mov	w0, #0xffffffff            	// #-1
  403c80:	ldp	x19, x20, [sp, #16]
  403c84:	ldp	x21, x22, [sp, #32]
  403c88:	ldr	x23, [sp, #48]
  403c8c:	b	403bb8 <ferror@plt+0x22f8>
  403c90:	mov	w0, #0xffffffff            	// #-1
  403c94:	ldp	x19, x20, [sp, #16]
  403c98:	ldp	x21, x22, [sp, #32]
  403c9c:	ldr	x23, [sp, #48]
  403ca0:	b	403bb8 <ferror@plt+0x22f8>
  403ca4:	mov	w0, #0xffffffff            	// #-1
  403ca8:	ldp	x19, x20, [sp, #16]
  403cac:	ldp	x21, x22, [sp, #32]
  403cb0:	ldr	x23, [sp, #48]
  403cb4:	b	403bb8 <ferror@plt+0x22f8>
  403cb8:	mov	w0, #0xffffffff            	// #-1
  403cbc:	ldp	x19, x20, [sp, #16]
  403cc0:	ldp	x21, x22, [sp, #32]
  403cc4:	ldr	x23, [sp, #48]
  403cc8:	b	403bb8 <ferror@plt+0x22f8>
  403ccc:	mov	w0, #0xffffffff            	// #-1
  403cd0:	ldp	x19, x20, [sp, #16]
  403cd4:	ldp	x21, x22, [sp, #32]
  403cd8:	ldr	x23, [sp, #48]
  403cdc:	b	403bb8 <ferror@plt+0x22f8>
  403ce0:	mov	w0, #0xffffffff            	// #-1
  403ce4:	ldp	x19, x20, [sp, #16]
  403ce8:	ldp	x21, x22, [sp, #32]
  403cec:	ldr	x23, [sp, #48]
  403cf0:	b	403bb8 <ferror@plt+0x22f8>
  403cf4:	cmp	x0, #0x0
  403cf8:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  403cfc:	b.eq	403dc4 <ferror@plt+0x2504>  // b.none
  403d00:	stp	x29, x30, [sp, #-80]!
  403d04:	mov	x29, sp
  403d08:	stp	x19, x20, [sp, #16]
  403d0c:	stp	x21, x22, [sp, #32]
  403d10:	stp	x23, x24, [sp, #48]
  403d14:	mov	x20, x1
  403d18:	add	x24, sp, #0x40
  403d1c:	add	x23, sp, #0x48
  403d20:	b	403d50 <ferror@plt+0x2490>
  403d24:	cmp	x19, #0x0
  403d28:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  403d2c:	ccmp	x21, x22, #0x0, ne  // ne = any
  403d30:	b.ne	403dac <ferror@plt+0x24ec>  // b.any
  403d34:	mov	x2, x21
  403d38:	mov	x1, x20
  403d3c:	mov	x0, x19
  403d40:	bl	401630 <strncmp@plt>
  403d44:	cbnz	w0, 403dac <ferror@plt+0x24ec>
  403d48:	add	x0, x19, x21
  403d4c:	add	x20, x20, x22
  403d50:	mov	x1, x24
  403d54:	bl	402494 <ferror@plt+0xbd4>
  403d58:	mov	x19, x0
  403d5c:	mov	x1, x23
  403d60:	mov	x0, x20
  403d64:	bl	402494 <ferror@plt+0xbd4>
  403d68:	mov	x20, x0
  403d6c:	ldr	x21, [sp, #64]
  403d70:	ldr	x22, [sp, #72]
  403d74:	adds	x0, x21, x22
  403d78:	b.eq	403da4 <ferror@plt+0x24e4>  // b.none
  403d7c:	cmp	x0, #0x1
  403d80:	b.ne	403d24 <ferror@plt+0x2464>  // b.any
  403d84:	cbz	x19, 403d94 <ferror@plt+0x24d4>
  403d88:	ldrsb	w0, [x19]
  403d8c:	cmp	w0, #0x2f
  403d90:	b.eq	403da4 <ferror@plt+0x24e4>  // b.none
  403d94:	cbz	x20, 403dac <ferror@plt+0x24ec>
  403d98:	ldrsb	w0, [x20]
  403d9c:	cmp	w0, #0x2f
  403da0:	b.ne	403d24 <ferror@plt+0x2464>  // b.any
  403da4:	mov	w0, #0x1                   	// #1
  403da8:	b	403db0 <ferror@plt+0x24f0>
  403dac:	mov	w0, #0x0                   	// #0
  403db0:	ldp	x19, x20, [sp, #16]
  403db4:	ldp	x21, x22, [sp, #32]
  403db8:	ldp	x23, x24, [sp, #48]
  403dbc:	ldp	x29, x30, [sp], #80
  403dc0:	ret
  403dc4:	mov	w0, #0x0                   	// #0
  403dc8:	ret
  403dcc:	stp	x29, x30, [sp, #-64]!
  403dd0:	mov	x29, sp
  403dd4:	stp	x19, x20, [sp, #16]
  403dd8:	mov	x19, x0
  403ddc:	orr	x0, x0, x1
  403de0:	cbz	x0, 403e64 <ferror@plt+0x25a4>
  403de4:	stp	x21, x22, [sp, #32]
  403de8:	mov	x21, x1
  403dec:	mov	x22, x2
  403df0:	cbz	x19, 403e78 <ferror@plt+0x25b8>
  403df4:	cbz	x1, 403e90 <ferror@plt+0x25d0>
  403df8:	stp	x23, x24, [sp, #48]
  403dfc:	mov	x0, x19
  403e00:	bl	401520 <strlen@plt>
  403e04:	mov	x23, x0
  403e08:	mvn	x0, x0
  403e0c:	mov	x20, #0x0                   	// #0
  403e10:	cmp	x0, x22
  403e14:	b.cc	403ea4 <ferror@plt+0x25e4>  // b.lo, b.ul, b.last
  403e18:	add	x24, x23, x22
  403e1c:	add	x0, x24, #0x1
  403e20:	bl	4015f0 <malloc@plt>
  403e24:	mov	x20, x0
  403e28:	cbz	x0, 403eb0 <ferror@plt+0x25f0>
  403e2c:	mov	x2, x23
  403e30:	mov	x1, x19
  403e34:	bl	4014f0 <memcpy@plt>
  403e38:	mov	x2, x22
  403e3c:	mov	x1, x21
  403e40:	add	x0, x20, x23
  403e44:	bl	4014f0 <memcpy@plt>
  403e48:	strb	wzr, [x20, x24]
  403e4c:	ldp	x21, x22, [sp, #32]
  403e50:	ldp	x23, x24, [sp, #48]
  403e54:	mov	x0, x20
  403e58:	ldp	x19, x20, [sp, #16]
  403e5c:	ldp	x29, x30, [sp], #64
  403e60:	ret
  403e64:	adrp	x0, 404000 <ferror@plt+0x2740>
  403e68:	add	x0, x0, #0x3e8
  403e6c:	bl	4016a0 <strdup@plt>
  403e70:	mov	x20, x0
  403e74:	b	403e54 <ferror@plt+0x2594>
  403e78:	mov	x1, x2
  403e7c:	mov	x0, x21
  403e80:	bl	401790 <strndup@plt>
  403e84:	mov	x20, x0
  403e88:	ldp	x21, x22, [sp, #32]
  403e8c:	b	403e54 <ferror@plt+0x2594>
  403e90:	mov	x0, x19
  403e94:	bl	4016a0 <strdup@plt>
  403e98:	mov	x20, x0
  403e9c:	ldp	x21, x22, [sp, #32]
  403ea0:	b	403e54 <ferror@plt+0x2594>
  403ea4:	ldp	x21, x22, [sp, #32]
  403ea8:	ldp	x23, x24, [sp, #48]
  403eac:	b	403e54 <ferror@plt+0x2594>
  403eb0:	ldp	x21, x22, [sp, #32]
  403eb4:	ldp	x23, x24, [sp, #48]
  403eb8:	b	403e54 <ferror@plt+0x2594>
  403ebc:	stp	x29, x30, [sp, #-32]!
  403ec0:	mov	x29, sp
  403ec4:	stp	x19, x20, [sp, #16]
  403ec8:	mov	x20, x0
  403ecc:	mov	x19, x1
  403ed0:	mov	x2, #0x0                   	// #0
  403ed4:	cbz	x1, 403ee4 <ferror@plt+0x2624>
  403ed8:	mov	x0, x1
  403edc:	bl	401520 <strlen@plt>
  403ee0:	mov	x2, x0
  403ee4:	mov	x1, x19
  403ee8:	mov	x0, x20
  403eec:	bl	403dcc <ferror@plt+0x250c>
  403ef0:	ldp	x19, x20, [sp, #16]
  403ef4:	ldp	x29, x30, [sp], #32
  403ef8:	ret
  403efc:	stp	x29, x30, [sp, #-288]!
  403f00:	mov	x29, sp
  403f04:	str	x19, [sp, #16]
  403f08:	mov	x19, x0
  403f0c:	str	x2, [sp, #240]
  403f10:	str	x3, [sp, #248]
  403f14:	str	x4, [sp, #256]
  403f18:	str	x5, [sp, #264]
  403f1c:	str	x6, [sp, #272]
  403f20:	str	x7, [sp, #280]
  403f24:	str	q0, [sp, #112]
  403f28:	str	q1, [sp, #128]
  403f2c:	str	q2, [sp, #144]
  403f30:	str	q3, [sp, #160]
  403f34:	str	q4, [sp, #176]
  403f38:	str	q5, [sp, #192]
  403f3c:	str	q6, [sp, #208]
  403f40:	str	q7, [sp, #224]
  403f44:	add	x0, sp, #0x120
  403f48:	str	x0, [sp, #80]
  403f4c:	str	x0, [sp, #88]
  403f50:	add	x0, sp, #0xf0
  403f54:	str	x0, [sp, #96]
  403f58:	mov	w0, #0xffffffd0            	// #-48
  403f5c:	str	w0, [sp, #104]
  403f60:	mov	w0, #0xffffff80            	// #-128
  403f64:	str	w0, [sp, #108]
  403f68:	ldp	x2, x3, [sp, #80]
  403f6c:	stp	x2, x3, [sp, #32]
  403f70:	ldp	x2, x3, [sp, #96]
  403f74:	stp	x2, x3, [sp, #48]
  403f78:	add	x2, sp, #0x20
  403f7c:	add	x0, sp, #0x48
  403f80:	bl	401780 <vasprintf@plt>
  403f84:	tbnz	w0, #31, 403fb4 <ferror@plt+0x26f4>
  403f88:	sxtw	x2, w0
  403f8c:	ldr	x1, [sp, #72]
  403f90:	mov	x0, x19
  403f94:	bl	403dcc <ferror@plt+0x250c>
  403f98:	mov	x19, x0
  403f9c:	ldr	x0, [sp, #72]
  403fa0:	bl	401750 <free@plt>
  403fa4:	mov	x0, x19
  403fa8:	ldr	x19, [sp, #16]
  403fac:	ldp	x29, x30, [sp], #288
  403fb0:	ret
  403fb4:	mov	x19, #0x0                   	// #0
  403fb8:	b	403fa4 <ferror@plt+0x26e4>
  403fbc:	stp	x29, x30, [sp, #-80]!
  403fc0:	mov	x29, sp
  403fc4:	stp	x19, x20, [sp, #16]
  403fc8:	stp	x21, x22, [sp, #32]
  403fcc:	mov	x19, x0
  403fd0:	ldr	x21, [x0]
  403fd4:	ldrsb	w0, [x21]
  403fd8:	cbz	w0, 40410c <ferror@plt+0x284c>
  403fdc:	stp	x23, x24, [sp, #48]
  403fe0:	mov	x24, x1
  403fe4:	mov	x22, x2
  403fe8:	mov	w23, w3
  403fec:	mov	x1, x2
  403ff0:	mov	x0, x21
  403ff4:	bl	4017a0 <strspn@plt>
  403ff8:	add	x20, x21, x0
  403ffc:	ldrsb	w21, [x21, x0]
  404000:	cbz	w21, 404078 <ferror@plt+0x27b8>
  404004:	cbz	w23, 4040dc <ferror@plt+0x281c>
  404008:	mov	w1, w21
  40400c:	adrp	x0, 404000 <ferror@plt+0x2740>
  404010:	add	x0, x0, #0x730
  404014:	bl	4017b0 <strchr@plt>
  404018:	cbz	x0, 404098 <ferror@plt+0x27d8>
  40401c:	strb	w21, [sp, #72]
  404020:	strb	wzr, [sp, #73]
  404024:	add	x23, x20, #0x1
  404028:	add	x1, sp, #0x48
  40402c:	mov	x0, x23
  404030:	bl	402508 <ferror@plt+0xc48>
  404034:	str	x0, [x24]
  404038:	add	x1, x20, x0
  40403c:	ldrsb	w1, [x1, #1]
  404040:	cmp	w1, #0x0
  404044:	ccmp	w21, w1, #0x0, ne  // ne = any
  404048:	b.ne	404088 <ferror@plt+0x27c8>  // b.any
  40404c:	add	x0, x0, #0x2
  404050:	add	x21, x20, x0
  404054:	ldrsb	w1, [x20, x0]
  404058:	cbz	w1, 404068 <ferror@plt+0x27a8>
  40405c:	mov	x0, x22
  404060:	bl	4017b0 <strchr@plt>
  404064:	cbz	x0, 404088 <ferror@plt+0x27c8>
  404068:	str	x21, [x19]
  40406c:	mov	x20, x23
  404070:	ldp	x23, x24, [sp, #48]
  404074:	b	4040f8 <ferror@plt+0x2838>
  404078:	str	x20, [x19]
  40407c:	mov	x20, #0x0                   	// #0
  404080:	ldp	x23, x24, [sp, #48]
  404084:	b	4040f8 <ferror@plt+0x2838>
  404088:	str	x20, [x19]
  40408c:	mov	x20, #0x0                   	// #0
  404090:	ldp	x23, x24, [sp, #48]
  404094:	b	4040f8 <ferror@plt+0x2838>
  404098:	mov	x1, x22
  40409c:	mov	x0, x20
  4040a0:	bl	402508 <ferror@plt+0xc48>
  4040a4:	str	x0, [x24]
  4040a8:	add	x21, x20, x0
  4040ac:	ldrsb	w1, [x20, x0]
  4040b0:	cbz	w1, 4040c0 <ferror@plt+0x2800>
  4040b4:	mov	x0, x22
  4040b8:	bl	4017b0 <strchr@plt>
  4040bc:	cbz	x0, 4040cc <ferror@plt+0x280c>
  4040c0:	str	x21, [x19]
  4040c4:	ldp	x23, x24, [sp, #48]
  4040c8:	b	4040f8 <ferror@plt+0x2838>
  4040cc:	str	x20, [x19]
  4040d0:	mov	x20, x0
  4040d4:	ldp	x23, x24, [sp, #48]
  4040d8:	b	4040f8 <ferror@plt+0x2838>
  4040dc:	mov	x1, x22
  4040e0:	mov	x0, x20
  4040e4:	bl	401850 <strcspn@plt>
  4040e8:	str	x0, [x24]
  4040ec:	add	x0, x20, x0
  4040f0:	str	x0, [x19]
  4040f4:	ldp	x23, x24, [sp, #48]
  4040f8:	mov	x0, x20
  4040fc:	ldp	x19, x20, [sp, #16]
  404100:	ldp	x21, x22, [sp, #32]
  404104:	ldp	x29, x30, [sp], #80
  404108:	ret
  40410c:	mov	x20, #0x0                   	// #0
  404110:	b	4040f8 <ferror@plt+0x2838>
  404114:	stp	x29, x30, [sp, #-32]!
  404118:	mov	x29, sp
  40411c:	str	x19, [sp, #16]
  404120:	mov	x19, x0
  404124:	mov	x0, x19
  404128:	bl	401660 <fgetc@plt>
  40412c:	cmn	w0, #0x1
  404130:	b.eq	404144 <ferror@plt+0x2884>  // b.none
  404134:	cmp	w0, #0xa
  404138:	b.ne	404124 <ferror@plt+0x2864>  // b.any
  40413c:	mov	w0, #0x0                   	// #0
  404140:	b	404148 <ferror@plt+0x2888>
  404144:	mov	w0, #0x1                   	// #1
  404148:	ldr	x19, [sp, #16]
  40414c:	ldp	x29, x30, [sp], #32
  404150:	ret
  404154:	nop
  404158:	stp	x29, x30, [sp, #-64]!
  40415c:	mov	x29, sp
  404160:	stp	x19, x20, [sp, #16]
  404164:	adrp	x20, 415000 <ferror@plt+0x13740>
  404168:	add	x20, x20, #0xdf0
  40416c:	stp	x21, x22, [sp, #32]
  404170:	adrp	x21, 415000 <ferror@plt+0x13740>
  404174:	add	x21, x21, #0xde8
  404178:	sub	x20, x20, x21
  40417c:	mov	w22, w0
  404180:	stp	x23, x24, [sp, #48]
  404184:	mov	x23, x1
  404188:	mov	x24, x2
  40418c:	bl	4014b8 <memcpy@plt-0x38>
  404190:	cmp	xzr, x20, asr #3
  404194:	b.eq	4041c0 <ferror@plt+0x2900>  // b.none
  404198:	asr	x20, x20, #3
  40419c:	mov	x19, #0x0                   	// #0
  4041a0:	ldr	x3, [x21, x19, lsl #3]
  4041a4:	mov	x2, x24
  4041a8:	add	x19, x19, #0x1
  4041ac:	mov	x1, x23
  4041b0:	mov	w0, w22
  4041b4:	blr	x3
  4041b8:	cmp	x20, x19
  4041bc:	b.ne	4041a0 <ferror@plt+0x28e0>  // b.any
  4041c0:	ldp	x19, x20, [sp, #16]
  4041c4:	ldp	x21, x22, [sp, #32]
  4041c8:	ldp	x23, x24, [sp, #48]
  4041cc:	ldp	x29, x30, [sp], #64
  4041d0:	ret
  4041d4:	nop
  4041d8:	ret
  4041dc:	nop
  4041e0:	adrp	x2, 416000 <ferror@plt+0x14740>
  4041e4:	mov	x1, #0x0                   	// #0
  4041e8:	ldr	x2, [x2, #504]
  4041ec:	b	401590 <__cxa_atexit@plt>

Disassembly of section .fini:

00000000004041f0 <.fini>:
  4041f0:	stp	x29, x30, [sp, #-16]!
  4041f4:	mov	x29, sp
  4041f8:	ldp	x29, x30, [sp], #16
  4041fc:	ret
