{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 14 14:06:03 2024 " "Info: Processing started: Wed Feb 14 14:06:03 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off AA2380_MAXV -c AA2380-MAXV_TSTQ9 " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off AA2380_MAXV -c AA2380-MAXV_TSTQ9" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "AVG\[0\] " "Info: Assuming node \"AVG\[0\]\" is an undefined clock" {  } { { "F00_TestADC.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 80 680 848 96 "AVG\[2..0\]" "" } } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "AVG\[0\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "SR\[0\] " "Info: Assuming node \"SR\[0\]\" is an undefined clock" {  } { { "F00_TestADC.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 64 680 848 80 "SR\[2..0\]" "" } } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SR\[0\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "SR\[1\] " "Info: Assuming node \"SR\[1\]\" is an undefined clock" {  } { { "F00_TestADC.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 64 680 848 80 "SR\[2..0\]" "" } } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SR\[1\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "AVG\[1\] " "Info: Assuming node \"AVG\[1\]\" is an undefined clock" {  } { { "F00_TestADC.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 80 680 848 96 "AVG\[2..0\]" "" } } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "AVG\[1\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "MCLK " "Info: Assuming node \"MCLK\" is an undefined clock" {  } { { "F00_TestADC.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 176 168 336 192 "MCLK" "" } { 40 848 904 56 "MCLK" "" } } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "MCLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "SR\[2\] " "Info: Assuming node \"SR\[2\]\" is an undefined clock" {  } { { "F00_TestADC.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 64 680 848 80 "SR\[2..0\]" "" } } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SR\[2\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "AVG\[2\] " "Info: Assuming node \"AVG\[2\]\" is an undefined clock" {  } { { "F00_TestADC.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 80 680 848 96 "AVG\[2..0\]" "" } } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "AVG\[2\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "AQMODE " "Info: Assuming node \"AQMODE\" is an undefined clock" {  } { { "F00_TestADC.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 96 680 848 112 "AQMODE" "" } } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "AQMODE" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "65 " "Warning: Found 65 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "F1_readADC_multimodes:inst2\|T_CNVen_SHFT " "Info: Detected ripple clock \"F1_readADC_multimodes:inst2\|T_CNVen_SHFT\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 455 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|T_CNVen_SHFT" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Test_SEL_RDCLK\[3\]~5 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Test_SEL_RDCLK\[3\]~5\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 60 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Test_SEL_RDCLK\[3\]~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Mux14~2 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Mux14~2\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 334 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Mux14~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Mux14~1 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Mux14~1\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 334 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Mux14~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Mux14~0 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Mux14~0\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 334 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Mux14~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Mux15 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Mux15\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 349 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Mux15" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Mux15~5 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Mux15~5\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 349 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Mux15~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Mux15~4 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Mux15~4\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 349 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Mux15~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Mux15~3 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Mux15~3\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 349 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Mux15~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Mux15~2 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Mux15~2\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 349 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Mux15~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Mux15~1 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Mux15~1\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 349 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Mux15~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Mux15~0 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Mux15~0\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 349 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Mux15~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Mux6~5 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Mux6~5\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 255 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Mux6~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Mux6~4 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Mux6~4\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 255 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Mux6~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Mux6~3 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Mux6~3\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 255 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Mux6~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Mux6~1 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Mux6~1\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 255 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Mux6~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Mux6~0 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Mux6~0\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 255 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Mux6~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "F1_readADC_multimodes:inst2\|T_CNVen_SCK " "Info: Detected ripple clock \"F1_readADC_multimodes:inst2\|T_CNVen_SCK\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 455 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|T_CNVen_SCK" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Mux7~5 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Mux7~5\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 266 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Mux7~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Mux7~4 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Mux7~4\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 266 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Mux7~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Mux7~3 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Mux7~3\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 266 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Mux7~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Mux7~2 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Mux7~2\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 266 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Mux7~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Mux7~1 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Mux7~1\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 266 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Mux7~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Mux7~0 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Mux7~0\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 266 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Mux7~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "F1_readADC_multimodes:inst2\|MCLK_divider\[7\] " "Info: Detected ripple clock \"F1_readADC_multimodes:inst2\|MCLK_divider\[7\]\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 239 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|MCLK_divider\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "F1_readADC_multimodes:inst2\|MCLK_divider\[8\] " "Info: Detected ripple clock \"F1_readADC_multimodes:inst2\|MCLK_divider\[8\]\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 239 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|MCLK_divider\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "F1_readADC_multimodes:inst2\|MCLK_divider\[9\] " "Info: Detected ripple clock \"F1_readADC_multimodes:inst2\|MCLK_divider\[9\]\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 239 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|MCLK_divider\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "F1_readADC_multimodes:inst2\|MCLK_divider\[10\] " "Info: Detected ripple clock \"F1_readADC_multimodes:inst2\|MCLK_divider\[10\]\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 239 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|MCLK_divider\[10\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "F1_readADC_multimodes:inst2\|MCLK_divider\[6\] " "Info: Detected ripple clock \"F1_readADC_multimodes:inst2\|MCLK_divider\[6\]\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 239 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|MCLK_divider\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "F1_readADC_multimodes:inst2\|MCLK_divider\[11\] " "Info: Detected ripple clock \"F1_readADC_multimodes:inst2\|MCLK_divider\[11\]\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 239 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|MCLK_divider\[11\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "F1_readADC_multimodes:inst2\|MCLK_divider\[12\] " "Info: Detected ripple clock \"F1_readADC_multimodes:inst2\|MCLK_divider\[12\]\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 239 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|MCLK_divider\[12\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Test_SEL_RDCLK\[0\]~4 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Test_SEL_RDCLK\[0\]~4\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 60 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Test_SEL_RDCLK\[0\]~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|SEL_RDCLK~3 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|SEL_RDCLK~3\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 92 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|SEL_RDCLK~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Test_SEL_RDCLK\[1\]~3 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Test_SEL_RDCLK\[1\]~3\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 60 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Test_SEL_RDCLK\[1\]~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|SEL_RDCLK~2 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|SEL_RDCLK~2\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 92 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|SEL_RDCLK~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Add3~3 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Add3~3\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 329 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Add3~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Test_SEL_RDCLK\[2\]~2 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Test_SEL_RDCLK\[2\]~2\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 60 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Test_SEL_RDCLK\[2\]~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Add2~1 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Add2~1\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 325 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Add2~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|SEL_RDCLK~0 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|SEL_RDCLK~0\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 92 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|SEL_RDCLK~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Add2~0 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Add2~0\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 325 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Add2~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Add3~2 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Add3~2\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 329 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Add3~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Add3~1 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Add3~1\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 329 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Add3~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Add3~0 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Add3~0\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 329 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Add3~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Add0~4 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Add0~4\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 193 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Add0~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Add0~3 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Add0~3\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 193 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Add0~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Add0~2 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Add0~2\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 193 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Add0~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Equal2~0 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Equal2~0\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 324 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Equal2~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Test_ADC_SHIFT " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Test_ADC_SHIFT\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 64 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Test_ADC_SHIFT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Mux7 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Mux7\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 266 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Mux7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Fso " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Fso\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 36 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Fso" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|ReadCLK~0 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|ReadCLK~0\" as buffer" {  } { { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|ReadCLK~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "F1_readADC_multimodes:inst2\|AVGen_SCK " "Info: Detected ripple clock \"F1_readADC_multimodes:inst2\|AVGen_SCK\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 499 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|AVGen_SCK" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Test_ReadCLK " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Test_ReadCLK\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 58 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Test_ReadCLK" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "F1_readADC_multimodes:inst2\|AVGen_READ " "Info: Detected ripple clock \"F1_readADC_multimodes:inst2\|AVGen_READ\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 499 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|AVGen_READ" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Add0~1 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Add0~1\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 193 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Add0~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Add0~0 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Add0~0\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 193 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Add0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "F1_readADC_multimodes:inst2\|MCLK_divider\[5\] " "Info: Detected ripple clock \"F1_readADC_multimodes:inst2\|MCLK_divider\[5\]\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 239 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|MCLK_divider\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "F1_readADC_multimodes:inst2\|MCLK_divider\[4\] " "Info: Detected ripple clock \"F1_readADC_multimodes:inst2\|MCLK_divider\[4\]\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 239 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|MCLK_divider\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "F1_readADC_multimodes:inst2\|MCLK_divider\[2\] " "Info: Detected ripple clock \"F1_readADC_multimodes:inst2\|MCLK_divider\[2\]\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 239 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|MCLK_divider\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "F1_readADC_multimodes:inst2\|MCLK_divider\[3\] " "Info: Detected ripple clock \"F1_readADC_multimodes:inst2\|MCLK_divider\[3\]\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 239 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|MCLK_divider\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "F1_readADC_multimodes:inst2\|MCLK_divider\[0\] " "Info: Detected ripple clock \"F1_readADC_multimodes:inst2\|MCLK_divider\[0\]\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 239 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|MCLK_divider\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "F1_readADC_multimodes:inst2\|MCLK_divider\[1\] " "Info: Detected ripple clock \"F1_readADC_multimodes:inst2\|MCLK_divider\[1\]\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 239 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|MCLK_divider\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|SCKL " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|SCKL\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 46 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|SCKL" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|nFS " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|nFS\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 37 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|nFS" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "F1_readADC_multimodes:inst2\|CNVA " "Info: Detected ripple clock \"F1_readADC_multimodes:inst2\|CNVA\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 374 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|CNVA" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "AVG\[0\] register F1_readADC_multimodes:inst2\|CNVen_SCK register F1_readADC_multimodes:inst2\|T_CNVen_SCK 45.4 MHz 22.026 ns Internal " "Info: Clock \"AVG\[0\]\" has Internal fmax of 45.4 MHz between source register \"F1_readADC_multimodes:inst2\|CNVen_SCK\" and destination register \"F1_readADC_multimodes:inst2\|T_CNVen_SCK\" (period= 22.026 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.244 ns + Longest register register " "Info: + Longest register to register delay is 2.244 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F1_readADC_multimodes:inst2\|CNVen_SCK 1 REG LC_X5_Y9_N5 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y9_N5; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|CNVen_SCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { F1_readADC_multimodes:inst2|CNVen_SCK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 419 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.069 ns) + CELL(0.175 ns) 2.244 ns F1_readADC_multimodes:inst2\|T_CNVen_SCK 2 REG LC_X10_Y7_N4 2 " "Info: 2: + IC(2.069 ns) + CELL(0.175 ns) = 2.244 ns; Loc. = LC_X10_Y7_N4; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|T_CNVen_SCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.244 ns" { F1_readADC_multimodes:inst2|CNVen_SCK F1_readADC_multimodes:inst2|T_CNVen_SCK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 455 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.175 ns ( 7.80 % ) " "Info: Total cell delay = 0.175 ns ( 7.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.069 ns ( 92.20 % ) " "Info: Total interconnect delay = 2.069 ns ( 92.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.244 ns" { F1_readADC_multimodes:inst2|CNVen_SCK F1_readADC_multimodes:inst2|T_CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.244 ns" { F1_readADC_multimodes:inst2|CNVen_SCK {} F1_readADC_multimodes:inst2|T_CNVen_SCK {} } { 0.000ns 2.069ns } { 0.000ns 0.175ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-8.326 ns - Smallest " "Info: - Smallest clock skew is -8.326 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AVG\[0\] destination 4.832 ns + Shortest register " "Info: + Shortest clock path from clock \"AVG\[0\]\" to destination register is 4.832 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns AVG\[0\] 1 CLK PIN_N9 19 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_N9; Fanout = 19; CLK Node = 'AVG\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[0] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 80 680 848 96 "AVG\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.778 ns) + CELL(0.125 ns) 2.611 ns F1_readADC_multimodes:inst2\|Add0~0 2 COMB LC_X9_Y7_N2 13 " "Info: 2: + IC(1.778 ns) + CELL(0.125 ns) = 2.611 ns; Loc. = LC_X9_Y7_N2; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Add0~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.903 ns" { AVG[0] F1_readADC_multimodes:inst2|Add0~0 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.741 ns) + CELL(0.462 ns) 3.814 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 3 COMB LC_X10_Y7_N7 13 " "Info: 3: + IC(0.741 ns) + CELL(0.462 ns) = 3.814 ns; Loc. = LC_X10_Y7_N7; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.203 ns" { F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.444 ns) + CELL(0.574 ns) 4.832 ns F1_readADC_multimodes:inst2\|T_CNVen_SCK 4 REG LC_X10_Y7_N4 2 " "Info: 4: + IC(0.444 ns) + CELL(0.574 ns) = 4.832 ns; Loc. = LC_X10_Y7_N4; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|T_CNVen_SCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.018 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SCK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 455 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.869 ns ( 38.68 % ) " "Info: Total cell delay = 1.869 ns ( 38.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.963 ns ( 61.32 % ) " "Info: Total interconnect delay = 2.963 ns ( 61.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.832 ns" { AVG[0] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "4.832 ns" { AVG[0] {} AVG[0]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SCK {} } { 0.000ns 0.000ns 1.778ns 0.741ns 0.444ns } { 0.000ns 0.708ns 0.125ns 0.462ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AVG\[0\] source 13.158 ns - Longest register " "Info: - Longest clock path from clock \"AVG\[0\]\" to source register is 13.158 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns AVG\[0\] 1 CLK PIN_N9 19 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_N9; Fanout = 19; CLK Node = 'AVG\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[0] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 80 680 848 96 "AVG\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.782 ns) + CELL(0.125 ns) 2.615 ns F1_readADC_multimodes:inst2\|Equal2~0 2 COMB LC_X9_Y7_N7 11 " "Info: 2: + IC(1.782 ns) + CELL(0.125 ns) = 2.615 ns; Loc. = LC_X9_Y7_N7; Fanout = 11; COMB Node = 'F1_readADC_multimodes:inst2\|Equal2~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.907 ns" { AVG[0] F1_readADC_multimodes:inst2|Equal2~0 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 324 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.505 ns) + CELL(0.319 ns) 3.439 ns F1_readADC_multimodes:inst2\|SEL_RDCLK~2 3 COMB LC_X9_Y7_N0 2 " "Info: 3: + IC(0.505 ns) + CELL(0.319 ns) = 3.439 ns; Loc. = LC_X9_Y7_N0; Fanout = 2; COMB Node = 'F1_readADC_multimodes:inst2\|SEL_RDCLK~2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.824 ns" { F1_readADC_multimodes:inst2|Equal2~0 F1_readADC_multimodes:inst2|SEL_RDCLK~2 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 92 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(0.319 ns) 4.258 ns F1_readADC_multimodes:inst2\|Test_SEL_RDCLK\[1\]~3 4 COMB LC_X9_Y7_N1 3 " "Info: 4: + IC(0.500 ns) + CELL(0.319 ns) = 4.258 ns; Loc. = LC_X9_Y7_N1; Fanout = 3; COMB Node = 'F1_readADC_multimodes:inst2\|Test_SEL_RDCLK\[1\]~3'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.819 ns" { F1_readADC_multimodes:inst2|SEL_RDCLK~2 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[1]~3 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.951 ns) + CELL(0.571 ns) 6.780 ns F1_readADC_multimodes:inst2\|Mux14~1 5 COMB LC_X8_Y6_N8 1 " "Info: 5: + IC(1.951 ns) + CELL(0.571 ns) = 6.780 ns; Loc. = LC_X8_Y6_N8; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux14~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.522 ns" { F1_readADC_multimodes:inst2|Test_SEL_RDCLK[1]~3 F1_readADC_multimodes:inst2|Mux14~1 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 334 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.064 ns) + CELL(0.319 ns) 8.163 ns F1_readADC_multimodes:inst2\|Mux14~4 6 COMB LC_X10_Y6_N2 1 " "Info: 6: + IC(1.064 ns) + CELL(0.319 ns) = 8.163 ns; Loc. = LC_X10_Y6_N2; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux14~4'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.383 ns" { F1_readADC_multimodes:inst2|Mux14~1 F1_readADC_multimodes:inst2|Mux14~4 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 334 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.161 ns) + CELL(0.462 ns) 9.786 ns F1_readADC_multimodes:inst2\|Mux14 7 COMB LC_X10_Y7_N2 1 " "Info: 7: + IC(1.161 ns) + CELL(0.462 ns) = 9.786 ns; Loc. = LC_X10_Y7_N2; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux14'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.623 ns" { F1_readADC_multimodes:inst2|Mux14~4 F1_readADC_multimodes:inst2|Mux14 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 334 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.452 ns) + CELL(0.125 ns) 10.363 ns F1_readADC_multimodes:inst2\|ReadCLK~0 8 COMB LC_X10_Y7_N6 1 " "Info: 8: + IC(0.452 ns) + CELL(0.125 ns) = 10.363 ns; Loc. = LC_X10_Y7_N6; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|ReadCLK~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.577 ns" { F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 10.679 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 9 COMB LC_X10_Y7_N7 13 " "Info: 9: + IC(0.191 ns) + CELL(0.125 ns) = 10.679 ns; Loc. = LC_X10_Y7_N7; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.905 ns) + CELL(0.574 ns) 13.158 ns F1_readADC_multimodes:inst2\|CNVen_SCK 10 REG LC_X5_Y9_N5 2 " "Info: 10: + IC(1.905 ns) + CELL(0.574 ns) = 13.158 ns; Loc. = LC_X5_Y9_N5; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|CNVen_SCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.479 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SCK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 419 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.647 ns ( 27.72 % ) " "Info: Total cell delay = 3.647 ns ( 27.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.511 ns ( 72.28 % ) " "Info: Total interconnect delay = 9.511 ns ( 72.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "13.158 ns" { AVG[0] F1_readADC_multimodes:inst2|Equal2~0 F1_readADC_multimodes:inst2|SEL_RDCLK~2 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[1]~3 F1_readADC_multimodes:inst2|Mux14~1 F1_readADC_multimodes:inst2|Mux14~4 F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "13.158 ns" { AVG[0] {} AVG[0]~combout {} F1_readADC_multimodes:inst2|Equal2~0 {} F1_readADC_multimodes:inst2|SEL_RDCLK~2 {} F1_readADC_multimodes:inst2|Test_SEL_RDCLK[1]~3 {} F1_readADC_multimodes:inst2|Mux14~1 {} F1_readADC_multimodes:inst2|Mux14~4 {} F1_readADC_multimodes:inst2|Mux14 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|CNVen_SCK {} } { 0.000ns 0.000ns 1.782ns 0.505ns 0.500ns 1.951ns 1.064ns 1.161ns 0.452ns 0.191ns 1.905ns } { 0.000ns 0.708ns 0.125ns 0.319ns 0.319ns 0.571ns 0.319ns 0.462ns 0.125ns 0.125ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.832 ns" { AVG[0] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "4.832 ns" { AVG[0] {} AVG[0]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SCK {} } { 0.000ns 0.000ns 1.778ns 0.741ns 0.444ns } { 0.000ns 0.708ns 0.125ns 0.462ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "13.158 ns" { AVG[0] F1_readADC_multimodes:inst2|Equal2~0 F1_readADC_multimodes:inst2|SEL_RDCLK~2 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[1]~3 F1_readADC_multimodes:inst2|Mux14~1 F1_readADC_multimodes:inst2|Mux14~4 F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "13.158 ns" { AVG[0] {} AVG[0]~combout {} F1_readADC_multimodes:inst2|Equal2~0 {} F1_readADC_multimodes:inst2|SEL_RDCLK~2 {} F1_readADC_multimodes:inst2|Test_SEL_RDCLK[1]~3 {} F1_readADC_multimodes:inst2|Mux14~1 {} F1_readADC_multimodes:inst2|Mux14~4 {} F1_readADC_multimodes:inst2|Mux14 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|CNVen_SCK {} } { 0.000ns 0.000ns 1.782ns 0.505ns 0.500ns 1.951ns 1.064ns 1.161ns 0.452ns 0.191ns 1.905ns } { 0.000ns 0.708ns 0.125ns 0.319ns 0.319ns 0.571ns 0.319ns 0.462ns 0.125ns 0.125ns 0.574ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns + " "Info: + Micro clock to output delay of source is 0.235 ns" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 419 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.208 ns + " "Info: + Micro setup delay of destination is 0.208 ns" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 455 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 419 -1 0 } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 455 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.244 ns" { F1_readADC_multimodes:inst2|CNVen_SCK F1_readADC_multimodes:inst2|T_CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.244 ns" { F1_readADC_multimodes:inst2|CNVen_SCK {} F1_readADC_multimodes:inst2|T_CNVen_SCK {} } { 0.000ns 2.069ns } { 0.000ns 0.175ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.832 ns" { AVG[0] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "4.832 ns" { AVG[0] {} AVG[0]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SCK {} } { 0.000ns 0.000ns 1.778ns 0.741ns 0.444ns } { 0.000ns 0.708ns 0.125ns 0.462ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "13.158 ns" { AVG[0] F1_readADC_multimodes:inst2|Equal2~0 F1_readADC_multimodes:inst2|SEL_RDCLK~2 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[1]~3 F1_readADC_multimodes:inst2|Mux14~1 F1_readADC_multimodes:inst2|Mux14~4 F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "13.158 ns" { AVG[0] {} AVG[0]~combout {} F1_readADC_multimodes:inst2|Equal2~0 {} F1_readADC_multimodes:inst2|SEL_RDCLK~2 {} F1_readADC_multimodes:inst2|Test_SEL_RDCLK[1]~3 {} F1_readADC_multimodes:inst2|Mux14~1 {} F1_readADC_multimodes:inst2|Mux14~4 {} F1_readADC_multimodes:inst2|Mux14 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|CNVen_SCK {} } { 0.000ns 0.000ns 1.782ns 0.505ns 0.500ns 1.951ns 1.064ns 1.161ns 0.452ns 0.191ns 1.905ns } { 0.000ns 0.708ns 0.125ns 0.319ns 0.319ns 0.571ns 0.319ns 0.462ns 0.125ns 0.125ns 0.574ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "SR\[0\] register F1_readADC_multimodes:inst2\|CNVen_SCK register F1_readADC_multimodes:inst2\|T_CNVen_SCK 43.22 MHz 23.14 ns Internal " "Info: Clock \"SR\[0\]\" has Internal fmax of 43.22 MHz between source register \"F1_readADC_multimodes:inst2\|CNVen_SCK\" and destination register \"F1_readADC_multimodes:inst2\|T_CNVen_SCK\" (period= 23.14 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.244 ns + Longest register register " "Info: + Longest register to register delay is 2.244 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F1_readADC_multimodes:inst2\|CNVen_SCK 1 REG LC_X5_Y9_N5 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y9_N5; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|CNVen_SCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { F1_readADC_multimodes:inst2|CNVen_SCK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 419 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.069 ns) + CELL(0.175 ns) 2.244 ns F1_readADC_multimodes:inst2\|T_CNVen_SCK 2 REG LC_X10_Y7_N4 2 " "Info: 2: + IC(2.069 ns) + CELL(0.175 ns) = 2.244 ns; Loc. = LC_X10_Y7_N4; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|T_CNVen_SCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.244 ns" { F1_readADC_multimodes:inst2|CNVen_SCK F1_readADC_multimodes:inst2|T_CNVen_SCK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 455 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.175 ns ( 7.80 % ) " "Info: Total cell delay = 0.175 ns ( 7.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.069 ns ( 92.20 % ) " "Info: Total interconnect delay = 2.069 ns ( 92.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.244 ns" { F1_readADC_multimodes:inst2|CNVen_SCK F1_readADC_multimodes:inst2|T_CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.244 ns" { F1_readADC_multimodes:inst2|CNVen_SCK {} F1_readADC_multimodes:inst2|T_CNVen_SCK {} } { 0.000ns 2.069ns } { 0.000ns 0.175ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-8.883 ns - Smallest " "Info: - Smallest clock skew is -8.883 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SR\[0\] destination 5.526 ns + Shortest register " "Info: + Shortest clock path from clock \"SR\[0\]\" to destination register is 5.526 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns SR\[0\] 1 CLK PIN_B11 17 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_B11; Fanout = 17; CLK Node = 'SR\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SR[0] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 64 680 848 80 "SR\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.278 ns) + CELL(0.319 ns) 3.305 ns F1_readADC_multimodes:inst2\|Add0~0 2 COMB LC_X9_Y7_N2 13 " "Info: 2: + IC(2.278 ns) + CELL(0.319 ns) = 3.305 ns; Loc. = LC_X9_Y7_N2; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Add0~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.597 ns" { SR[0] F1_readADC_multimodes:inst2|Add0~0 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.741 ns) + CELL(0.462 ns) 4.508 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 3 COMB LC_X10_Y7_N7 13 " "Info: 3: + IC(0.741 ns) + CELL(0.462 ns) = 4.508 ns; Loc. = LC_X10_Y7_N7; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.203 ns" { F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.444 ns) + CELL(0.574 ns) 5.526 ns F1_readADC_multimodes:inst2\|T_CNVen_SCK 4 REG LC_X10_Y7_N4 2 " "Info: 4: + IC(0.444 ns) + CELL(0.574 ns) = 5.526 ns; Loc. = LC_X10_Y7_N4; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|T_CNVen_SCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.018 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SCK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 455 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.063 ns ( 37.33 % ) " "Info: Total cell delay = 2.063 ns ( 37.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.463 ns ( 62.67 % ) " "Info: Total interconnect delay = 3.463 ns ( 62.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.526 ns" { SR[0] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.526 ns" { SR[0] {} SR[0]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SCK {} } { 0.000ns 0.000ns 2.278ns 0.741ns 0.444ns } { 0.000ns 0.708ns 0.319ns 0.462ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SR\[0\] source 14.409 ns - Longest register " "Info: - Longest clock path from clock \"SR\[0\]\" to source register is 14.409 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns SR\[0\] 1 CLK PIN_B11 17 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_B11; Fanout = 17; CLK Node = 'SR\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SR[0] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 64 680 848 80 "SR\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.229 ns) + CELL(0.462 ns) 3.399 ns F1_readADC_multimodes:inst2\|Add3~3 2 COMB LC_X8_Y6_N5 1 " "Info: 2: + IC(2.229 ns) + CELL(0.462 ns) = 3.399 ns; Loc. = LC_X8_Y6_N5; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Add3~3'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.691 ns" { SR[0] F1_readADC_multimodes:inst2|Add3~3 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 329 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.166 ns) + CELL(0.125 ns) 4.690 ns F1_readADC_multimodes:inst2\|SEL_RDCLK~2 3 COMB LC_X9_Y7_N0 2 " "Info: 3: + IC(1.166 ns) + CELL(0.125 ns) = 4.690 ns; Loc. = LC_X9_Y7_N0; Fanout = 2; COMB Node = 'F1_readADC_multimodes:inst2\|SEL_RDCLK~2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.291 ns" { F1_readADC_multimodes:inst2|Add3~3 F1_readADC_multimodes:inst2|SEL_RDCLK~2 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 92 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(0.319 ns) 5.509 ns F1_readADC_multimodes:inst2\|Test_SEL_RDCLK\[1\]~3 4 COMB LC_X9_Y7_N1 3 " "Info: 4: + IC(0.500 ns) + CELL(0.319 ns) = 5.509 ns; Loc. = LC_X9_Y7_N1; Fanout = 3; COMB Node = 'F1_readADC_multimodes:inst2\|Test_SEL_RDCLK\[1\]~3'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.819 ns" { F1_readADC_multimodes:inst2|SEL_RDCLK~2 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[1]~3 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.951 ns) + CELL(0.571 ns) 8.031 ns F1_readADC_multimodes:inst2\|Mux14~1 5 COMB LC_X8_Y6_N8 1 " "Info: 5: + IC(1.951 ns) + CELL(0.571 ns) = 8.031 ns; Loc. = LC_X8_Y6_N8; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux14~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.522 ns" { F1_readADC_multimodes:inst2|Test_SEL_RDCLK[1]~3 F1_readADC_multimodes:inst2|Mux14~1 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 334 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.064 ns) + CELL(0.319 ns) 9.414 ns F1_readADC_multimodes:inst2\|Mux14~4 6 COMB LC_X10_Y6_N2 1 " "Info: 6: + IC(1.064 ns) + CELL(0.319 ns) = 9.414 ns; Loc. = LC_X10_Y6_N2; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux14~4'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.383 ns" { F1_readADC_multimodes:inst2|Mux14~1 F1_readADC_multimodes:inst2|Mux14~4 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 334 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.161 ns) + CELL(0.462 ns) 11.037 ns F1_readADC_multimodes:inst2\|Mux14 7 COMB LC_X10_Y7_N2 1 " "Info: 7: + IC(1.161 ns) + CELL(0.462 ns) = 11.037 ns; Loc. = LC_X10_Y7_N2; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux14'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.623 ns" { F1_readADC_multimodes:inst2|Mux14~4 F1_readADC_multimodes:inst2|Mux14 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 334 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.452 ns) + CELL(0.125 ns) 11.614 ns F1_readADC_multimodes:inst2\|ReadCLK~0 8 COMB LC_X10_Y7_N6 1 " "Info: 8: + IC(0.452 ns) + CELL(0.125 ns) = 11.614 ns; Loc. = LC_X10_Y7_N6; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|ReadCLK~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.577 ns" { F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 11.930 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 9 COMB LC_X10_Y7_N7 13 " "Info: 9: + IC(0.191 ns) + CELL(0.125 ns) = 11.930 ns; Loc. = LC_X10_Y7_N7; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.905 ns) + CELL(0.574 ns) 14.409 ns F1_readADC_multimodes:inst2\|CNVen_SCK 10 REG LC_X5_Y9_N5 2 " "Info: 10: + IC(1.905 ns) + CELL(0.574 ns) = 14.409 ns; Loc. = LC_X5_Y9_N5; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|CNVen_SCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.479 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SCK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 419 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.790 ns ( 26.30 % ) " "Info: Total cell delay = 3.790 ns ( 26.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.619 ns ( 73.70 % ) " "Info: Total interconnect delay = 10.619 ns ( 73.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "14.409 ns" { SR[0] F1_readADC_multimodes:inst2|Add3~3 F1_readADC_multimodes:inst2|SEL_RDCLK~2 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[1]~3 F1_readADC_multimodes:inst2|Mux14~1 F1_readADC_multimodes:inst2|Mux14~4 F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "14.409 ns" { SR[0] {} SR[0]~combout {} F1_readADC_multimodes:inst2|Add3~3 {} F1_readADC_multimodes:inst2|SEL_RDCLK~2 {} F1_readADC_multimodes:inst2|Test_SEL_RDCLK[1]~3 {} F1_readADC_multimodes:inst2|Mux14~1 {} F1_readADC_multimodes:inst2|Mux14~4 {} F1_readADC_multimodes:inst2|Mux14 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|CNVen_SCK {} } { 0.000ns 0.000ns 2.229ns 1.166ns 0.500ns 1.951ns 1.064ns 1.161ns 0.452ns 0.191ns 1.905ns } { 0.000ns 0.708ns 0.462ns 0.125ns 0.319ns 0.571ns 0.319ns 0.462ns 0.125ns 0.125ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.526 ns" { SR[0] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.526 ns" { SR[0] {} SR[0]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SCK {} } { 0.000ns 0.000ns 2.278ns 0.741ns 0.444ns } { 0.000ns 0.708ns 0.319ns 0.462ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "14.409 ns" { SR[0] F1_readADC_multimodes:inst2|Add3~3 F1_readADC_multimodes:inst2|SEL_RDCLK~2 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[1]~3 F1_readADC_multimodes:inst2|Mux14~1 F1_readADC_multimodes:inst2|Mux14~4 F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "14.409 ns" { SR[0] {} SR[0]~combout {} F1_readADC_multimodes:inst2|Add3~3 {} F1_readADC_multimodes:inst2|SEL_RDCLK~2 {} F1_readADC_multimodes:inst2|Test_SEL_RDCLK[1]~3 {} F1_readADC_multimodes:inst2|Mux14~1 {} F1_readADC_multimodes:inst2|Mux14~4 {} F1_readADC_multimodes:inst2|Mux14 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|CNVen_SCK {} } { 0.000ns 0.000ns 2.229ns 1.166ns 0.500ns 1.951ns 1.064ns 1.161ns 0.452ns 0.191ns 1.905ns } { 0.000ns 0.708ns 0.462ns 0.125ns 0.319ns 0.571ns 0.319ns 0.462ns 0.125ns 0.125ns 0.574ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns + " "Info: + Micro clock to output delay of source is 0.235 ns" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 419 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.208 ns + " "Info: + Micro setup delay of destination is 0.208 ns" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 455 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 419 -1 0 } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 455 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.244 ns" { F1_readADC_multimodes:inst2|CNVen_SCK F1_readADC_multimodes:inst2|T_CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.244 ns" { F1_readADC_multimodes:inst2|CNVen_SCK {} F1_readADC_multimodes:inst2|T_CNVen_SCK {} } { 0.000ns 2.069ns } { 0.000ns 0.175ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.526 ns" { SR[0] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.526 ns" { SR[0] {} SR[0]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SCK {} } { 0.000ns 0.000ns 2.278ns 0.741ns 0.444ns } { 0.000ns 0.708ns 0.319ns 0.462ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "14.409 ns" { SR[0] F1_readADC_multimodes:inst2|Add3~3 F1_readADC_multimodes:inst2|SEL_RDCLK~2 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[1]~3 F1_readADC_multimodes:inst2|Mux14~1 F1_readADC_multimodes:inst2|Mux14~4 F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "14.409 ns" { SR[0] {} SR[0]~combout {} F1_readADC_multimodes:inst2|Add3~3 {} F1_readADC_multimodes:inst2|SEL_RDCLK~2 {} F1_readADC_multimodes:inst2|Test_SEL_RDCLK[1]~3 {} F1_readADC_multimodes:inst2|Mux14~1 {} F1_readADC_multimodes:inst2|Mux14~4 {} F1_readADC_multimodes:inst2|Mux14 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|CNVen_SCK {} } { 0.000ns 0.000ns 2.229ns 1.166ns 0.500ns 1.951ns 1.064ns 1.161ns 0.452ns 0.191ns 1.905ns } { 0.000ns 0.708ns 0.462ns 0.125ns 0.319ns 0.571ns 0.319ns 0.462ns 0.125ns 0.125ns 0.574ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "SR\[1\] register F1_readADC_multimodes:inst2\|CNVen_SCK register F1_readADC_multimodes:inst2\|T_CNVen_SCK 44.84 MHz 22.304 ns Internal " "Info: Clock \"SR\[1\]\" has Internal fmax of 44.84 MHz between source register \"F1_readADC_multimodes:inst2\|CNVen_SCK\" and destination register \"F1_readADC_multimodes:inst2\|T_CNVen_SCK\" (period= 22.304 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.244 ns + Longest register register " "Info: + Longest register to register delay is 2.244 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F1_readADC_multimodes:inst2\|CNVen_SCK 1 REG LC_X5_Y9_N5 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y9_N5; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|CNVen_SCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { F1_readADC_multimodes:inst2|CNVen_SCK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 419 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.069 ns) + CELL(0.175 ns) 2.244 ns F1_readADC_multimodes:inst2\|T_CNVen_SCK 2 REG LC_X10_Y7_N4 2 " "Info: 2: + IC(2.069 ns) + CELL(0.175 ns) = 2.244 ns; Loc. = LC_X10_Y7_N4; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|T_CNVen_SCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.244 ns" { F1_readADC_multimodes:inst2|CNVen_SCK F1_readADC_multimodes:inst2|T_CNVen_SCK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 455 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.175 ns ( 7.80 % ) " "Info: Total cell delay = 0.175 ns ( 7.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.069 ns ( 92.20 % ) " "Info: Total interconnect delay = 2.069 ns ( 92.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.244 ns" { F1_readADC_multimodes:inst2|CNVen_SCK F1_readADC_multimodes:inst2|T_CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.244 ns" { F1_readADC_multimodes:inst2|CNVen_SCK {} F1_readADC_multimodes:inst2|T_CNVen_SCK {} } { 0.000ns 2.069ns } { 0.000ns 0.175ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-8.465 ns - Smallest " "Info: - Smallest clock skew is -8.465 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SR\[1\] destination 4.873 ns + Shortest register " "Info: + Shortest clock path from clock \"SR\[1\]\" to destination register is 4.873 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns SR\[1\] 1 CLK PIN_U9 15 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_U9; Fanout = 15; CLK Node = 'SR\[1\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SR[1] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 64 680 848 80 "SR\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.482 ns) + CELL(0.462 ns) 2.652 ns F1_readADC_multimodes:inst2\|Add0~0 2 COMB LC_X9_Y7_N2 13 " "Info: 2: + IC(1.482 ns) + CELL(0.462 ns) = 2.652 ns; Loc. = LC_X9_Y7_N2; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Add0~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.944 ns" { SR[1] F1_readADC_multimodes:inst2|Add0~0 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.741 ns) + CELL(0.462 ns) 3.855 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 3 COMB LC_X10_Y7_N7 13 " "Info: 3: + IC(0.741 ns) + CELL(0.462 ns) = 3.855 ns; Loc. = LC_X10_Y7_N7; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.203 ns" { F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.444 ns) + CELL(0.574 ns) 4.873 ns F1_readADC_multimodes:inst2\|T_CNVen_SCK 4 REG LC_X10_Y7_N4 2 " "Info: 4: + IC(0.444 ns) + CELL(0.574 ns) = 4.873 ns; Loc. = LC_X10_Y7_N4; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|T_CNVen_SCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.018 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SCK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 455 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.206 ns ( 45.27 % ) " "Info: Total cell delay = 2.206 ns ( 45.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.667 ns ( 54.73 % ) " "Info: Total interconnect delay = 2.667 ns ( 54.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.873 ns" { SR[1] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "4.873 ns" { SR[1] {} SR[1]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SCK {} } { 0.000ns 0.000ns 1.482ns 0.741ns 0.444ns } { 0.000ns 0.708ns 0.462ns 0.462ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SR\[1\] source 13.338 ns - Longest register " "Info: - Longest clock path from clock \"SR\[1\]\" to source register is 13.338 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns SR\[1\] 1 CLK PIN_U9 15 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_U9; Fanout = 15; CLK Node = 'SR\[1\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SR[1] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 64 680 848 80 "SR\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.495 ns) + CELL(0.125 ns) 2.328 ns F1_readADC_multimodes:inst2\|Add3~3 2 COMB LC_X8_Y6_N5 1 " "Info: 2: + IC(1.495 ns) + CELL(0.125 ns) = 2.328 ns; Loc. = LC_X8_Y6_N5; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Add3~3'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.620 ns" { SR[1] F1_readADC_multimodes:inst2|Add3~3 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 329 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.166 ns) + CELL(0.125 ns) 3.619 ns F1_readADC_multimodes:inst2\|SEL_RDCLK~2 3 COMB LC_X9_Y7_N0 2 " "Info: 3: + IC(1.166 ns) + CELL(0.125 ns) = 3.619 ns; Loc. = LC_X9_Y7_N0; Fanout = 2; COMB Node = 'F1_readADC_multimodes:inst2\|SEL_RDCLK~2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.291 ns" { F1_readADC_multimodes:inst2|Add3~3 F1_readADC_multimodes:inst2|SEL_RDCLK~2 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 92 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(0.319 ns) 4.438 ns F1_readADC_multimodes:inst2\|Test_SEL_RDCLK\[1\]~3 4 COMB LC_X9_Y7_N1 3 " "Info: 4: + IC(0.500 ns) + CELL(0.319 ns) = 4.438 ns; Loc. = LC_X9_Y7_N1; Fanout = 3; COMB Node = 'F1_readADC_multimodes:inst2\|Test_SEL_RDCLK\[1\]~3'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.819 ns" { F1_readADC_multimodes:inst2|SEL_RDCLK~2 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[1]~3 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.951 ns) + CELL(0.571 ns) 6.960 ns F1_readADC_multimodes:inst2\|Mux14~1 5 COMB LC_X8_Y6_N8 1 " "Info: 5: + IC(1.951 ns) + CELL(0.571 ns) = 6.960 ns; Loc. = LC_X8_Y6_N8; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux14~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.522 ns" { F1_readADC_multimodes:inst2|Test_SEL_RDCLK[1]~3 F1_readADC_multimodes:inst2|Mux14~1 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 334 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.064 ns) + CELL(0.319 ns) 8.343 ns F1_readADC_multimodes:inst2\|Mux14~4 6 COMB LC_X10_Y6_N2 1 " "Info: 6: + IC(1.064 ns) + CELL(0.319 ns) = 8.343 ns; Loc. = LC_X10_Y6_N2; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux14~4'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.383 ns" { F1_readADC_multimodes:inst2|Mux14~1 F1_readADC_multimodes:inst2|Mux14~4 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 334 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.161 ns) + CELL(0.462 ns) 9.966 ns F1_readADC_multimodes:inst2\|Mux14 7 COMB LC_X10_Y7_N2 1 " "Info: 7: + IC(1.161 ns) + CELL(0.462 ns) = 9.966 ns; Loc. = LC_X10_Y7_N2; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux14'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.623 ns" { F1_readADC_multimodes:inst2|Mux14~4 F1_readADC_multimodes:inst2|Mux14 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 334 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.452 ns) + CELL(0.125 ns) 10.543 ns F1_readADC_multimodes:inst2\|ReadCLK~0 8 COMB LC_X10_Y7_N6 1 " "Info: 8: + IC(0.452 ns) + CELL(0.125 ns) = 10.543 ns; Loc. = LC_X10_Y7_N6; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|ReadCLK~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.577 ns" { F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 10.859 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 9 COMB LC_X10_Y7_N7 13 " "Info: 9: + IC(0.191 ns) + CELL(0.125 ns) = 10.859 ns; Loc. = LC_X10_Y7_N7; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.905 ns) + CELL(0.574 ns) 13.338 ns F1_readADC_multimodes:inst2\|CNVen_SCK 10 REG LC_X5_Y9_N5 2 " "Info: 10: + IC(1.905 ns) + CELL(0.574 ns) = 13.338 ns; Loc. = LC_X5_Y9_N5; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|CNVen_SCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.479 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SCK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 419 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.453 ns ( 25.89 % ) " "Info: Total cell delay = 3.453 ns ( 25.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.885 ns ( 74.11 % ) " "Info: Total interconnect delay = 9.885 ns ( 74.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "13.338 ns" { SR[1] F1_readADC_multimodes:inst2|Add3~3 F1_readADC_multimodes:inst2|SEL_RDCLK~2 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[1]~3 F1_readADC_multimodes:inst2|Mux14~1 F1_readADC_multimodes:inst2|Mux14~4 F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "13.338 ns" { SR[1] {} SR[1]~combout {} F1_readADC_multimodes:inst2|Add3~3 {} F1_readADC_multimodes:inst2|SEL_RDCLK~2 {} F1_readADC_multimodes:inst2|Test_SEL_RDCLK[1]~3 {} F1_readADC_multimodes:inst2|Mux14~1 {} F1_readADC_multimodes:inst2|Mux14~4 {} F1_readADC_multimodes:inst2|Mux14 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|CNVen_SCK {} } { 0.000ns 0.000ns 1.495ns 1.166ns 0.500ns 1.951ns 1.064ns 1.161ns 0.452ns 0.191ns 1.905ns } { 0.000ns 0.708ns 0.125ns 0.125ns 0.319ns 0.571ns 0.319ns 0.462ns 0.125ns 0.125ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.873 ns" { SR[1] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "4.873 ns" { SR[1] {} SR[1]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SCK {} } { 0.000ns 0.000ns 1.482ns 0.741ns 0.444ns } { 0.000ns 0.708ns 0.462ns 0.462ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "13.338 ns" { SR[1] F1_readADC_multimodes:inst2|Add3~3 F1_readADC_multimodes:inst2|SEL_RDCLK~2 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[1]~3 F1_readADC_multimodes:inst2|Mux14~1 F1_readADC_multimodes:inst2|Mux14~4 F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "13.338 ns" { SR[1] {} SR[1]~combout {} F1_readADC_multimodes:inst2|Add3~3 {} F1_readADC_multimodes:inst2|SEL_RDCLK~2 {} F1_readADC_multimodes:inst2|Test_SEL_RDCLK[1]~3 {} F1_readADC_multimodes:inst2|Mux14~1 {} F1_readADC_multimodes:inst2|Mux14~4 {} F1_readADC_multimodes:inst2|Mux14 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|CNVen_SCK {} } { 0.000ns 0.000ns 1.495ns 1.166ns 0.500ns 1.951ns 1.064ns 1.161ns 0.452ns 0.191ns 1.905ns } { 0.000ns 0.708ns 0.125ns 0.125ns 0.319ns 0.571ns 0.319ns 0.462ns 0.125ns 0.125ns 0.574ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns + " "Info: + Micro clock to output delay of source is 0.235 ns" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 419 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.208 ns + " "Info: + Micro setup delay of destination is 0.208 ns" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 455 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 419 -1 0 } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 455 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.244 ns" { F1_readADC_multimodes:inst2|CNVen_SCK F1_readADC_multimodes:inst2|T_CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.244 ns" { F1_readADC_multimodes:inst2|CNVen_SCK {} F1_readADC_multimodes:inst2|T_CNVen_SCK {} } { 0.000ns 2.069ns } { 0.000ns 0.175ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.873 ns" { SR[1] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "4.873 ns" { SR[1] {} SR[1]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SCK {} } { 0.000ns 0.000ns 1.482ns 0.741ns 0.444ns } { 0.000ns 0.708ns 0.462ns 0.462ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "13.338 ns" { SR[1] F1_readADC_multimodes:inst2|Add3~3 F1_readADC_multimodes:inst2|SEL_RDCLK~2 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[1]~3 F1_readADC_multimodes:inst2|Mux14~1 F1_readADC_multimodes:inst2|Mux14~4 F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "13.338 ns" { SR[1] {} SR[1]~combout {} F1_readADC_multimodes:inst2|Add3~3 {} F1_readADC_multimodes:inst2|SEL_RDCLK~2 {} F1_readADC_multimodes:inst2|Test_SEL_RDCLK[1]~3 {} F1_readADC_multimodes:inst2|Mux14~1 {} F1_readADC_multimodes:inst2|Mux14~4 {} F1_readADC_multimodes:inst2|Mux14 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|CNVen_SCK {} } { 0.000ns 0.000ns 1.495ns 1.166ns 0.500ns 1.951ns 1.064ns 1.161ns 0.452ns 0.191ns 1.905ns } { 0.000ns 0.708ns 0.125ns 0.125ns 0.319ns 0.571ns 0.319ns 0.462ns 0.125ns 0.125ns 0.574ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "AVG\[1\] register F1_readADC_multimodes:inst2\|CNVen_SCK register F1_readADC_multimodes:inst2\|T_CNVen_SCK 46.3 MHz 21.6 ns Internal " "Info: Clock \"AVG\[1\]\" has Internal fmax of 46.3 MHz between source register \"F1_readADC_multimodes:inst2\|CNVen_SCK\" and destination register \"F1_readADC_multimodes:inst2\|T_CNVen_SCK\" (period= 21.6 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.244 ns + Longest register register " "Info: + Longest register to register delay is 2.244 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F1_readADC_multimodes:inst2\|CNVen_SCK 1 REG LC_X5_Y9_N5 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y9_N5; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|CNVen_SCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { F1_readADC_multimodes:inst2|CNVen_SCK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 419 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.069 ns) + CELL(0.175 ns) 2.244 ns F1_readADC_multimodes:inst2\|T_CNVen_SCK 2 REG LC_X10_Y7_N4 2 " "Info: 2: + IC(2.069 ns) + CELL(0.175 ns) = 2.244 ns; Loc. = LC_X10_Y7_N4; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|T_CNVen_SCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.244 ns" { F1_readADC_multimodes:inst2|CNVen_SCK F1_readADC_multimodes:inst2|T_CNVen_SCK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 455 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.175 ns ( 7.80 % ) " "Info: Total cell delay = 0.175 ns ( 7.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.069 ns ( 92.20 % ) " "Info: Total interconnect delay = 2.069 ns ( 92.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.244 ns" { F1_readADC_multimodes:inst2|CNVen_SCK F1_readADC_multimodes:inst2|T_CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.244 ns" { F1_readADC_multimodes:inst2|CNVen_SCK {} F1_readADC_multimodes:inst2|T_CNVen_SCK {} } { 0.000ns 2.069ns } { 0.000ns 0.175ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-8.113 ns - Smallest " "Info: - Smallest clock skew is -8.113 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AVG\[1\] destination 5.888 ns + Shortest register " "Info: + Shortest clock path from clock \"AVG\[1\]\" to destination register is 5.888 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns AVG\[1\] 1 CLK PIN_J15 20 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_J15; Fanout = 20; CLK Node = 'AVG\[1\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[1] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 80 680 848 96 "AVG\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.388 ns) + CELL(0.571 ns) 3.667 ns F1_readADC_multimodes:inst2\|Add0~0 2 COMB LC_X9_Y7_N2 13 " "Info: 2: + IC(2.388 ns) + CELL(0.571 ns) = 3.667 ns; Loc. = LC_X9_Y7_N2; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Add0~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.959 ns" { AVG[1] F1_readADC_multimodes:inst2|Add0~0 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.741 ns) + CELL(0.462 ns) 4.870 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 3 COMB LC_X10_Y7_N7 13 " "Info: 3: + IC(0.741 ns) + CELL(0.462 ns) = 4.870 ns; Loc. = LC_X10_Y7_N7; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.203 ns" { F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.444 ns) + CELL(0.574 ns) 5.888 ns F1_readADC_multimodes:inst2\|T_CNVen_SCK 4 REG LC_X10_Y7_N4 2 " "Info: 4: + IC(0.444 ns) + CELL(0.574 ns) = 5.888 ns; Loc. = LC_X10_Y7_N4; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|T_CNVen_SCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.018 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SCK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 455 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.315 ns ( 39.32 % ) " "Info: Total cell delay = 2.315 ns ( 39.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.573 ns ( 60.68 % ) " "Info: Total interconnect delay = 3.573 ns ( 60.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.888 ns" { AVG[1] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.888 ns" { AVG[1] {} AVG[1]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SCK {} } { 0.000ns 0.000ns 2.388ns 0.741ns 0.444ns } { 0.000ns 0.708ns 0.571ns 0.462ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AVG\[1\] source 14.001 ns - Longest register " "Info: - Longest clock path from clock \"AVG\[1\]\" to source register is 14.001 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns AVG\[1\] 1 CLK PIN_J15 20 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_J15; Fanout = 20; CLK Node = 'AVG\[1\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[1] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 80 680 848 96 "AVG\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.431 ns) + CELL(0.319 ns) 3.458 ns F1_readADC_multimodes:inst2\|Equal2~0 2 COMB LC_X9_Y7_N7 11 " "Info: 2: + IC(2.431 ns) + CELL(0.319 ns) = 3.458 ns; Loc. = LC_X9_Y7_N7; Fanout = 11; COMB Node = 'F1_readADC_multimodes:inst2\|Equal2~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.750 ns" { AVG[1] F1_readADC_multimodes:inst2|Equal2~0 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 324 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.505 ns) + CELL(0.319 ns) 4.282 ns F1_readADC_multimodes:inst2\|SEL_RDCLK~2 3 COMB LC_X9_Y7_N0 2 " "Info: 3: + IC(0.505 ns) + CELL(0.319 ns) = 4.282 ns; Loc. = LC_X9_Y7_N0; Fanout = 2; COMB Node = 'F1_readADC_multimodes:inst2\|SEL_RDCLK~2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.824 ns" { F1_readADC_multimodes:inst2|Equal2~0 F1_readADC_multimodes:inst2|SEL_RDCLK~2 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 92 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(0.319 ns) 5.101 ns F1_readADC_multimodes:inst2\|Test_SEL_RDCLK\[1\]~3 4 COMB LC_X9_Y7_N1 3 " "Info: 4: + IC(0.500 ns) + CELL(0.319 ns) = 5.101 ns; Loc. = LC_X9_Y7_N1; Fanout = 3; COMB Node = 'F1_readADC_multimodes:inst2\|Test_SEL_RDCLK\[1\]~3'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.819 ns" { F1_readADC_multimodes:inst2|SEL_RDCLK~2 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[1]~3 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.951 ns) + CELL(0.571 ns) 7.623 ns F1_readADC_multimodes:inst2\|Mux14~1 5 COMB LC_X8_Y6_N8 1 " "Info: 5: + IC(1.951 ns) + CELL(0.571 ns) = 7.623 ns; Loc. = LC_X8_Y6_N8; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux14~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.522 ns" { F1_readADC_multimodes:inst2|Test_SEL_RDCLK[1]~3 F1_readADC_multimodes:inst2|Mux14~1 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 334 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.064 ns) + CELL(0.319 ns) 9.006 ns F1_readADC_multimodes:inst2\|Mux14~4 6 COMB LC_X10_Y6_N2 1 " "Info: 6: + IC(1.064 ns) + CELL(0.319 ns) = 9.006 ns; Loc. = LC_X10_Y6_N2; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux14~4'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.383 ns" { F1_readADC_multimodes:inst2|Mux14~1 F1_readADC_multimodes:inst2|Mux14~4 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 334 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.161 ns) + CELL(0.462 ns) 10.629 ns F1_readADC_multimodes:inst2\|Mux14 7 COMB LC_X10_Y7_N2 1 " "Info: 7: + IC(1.161 ns) + CELL(0.462 ns) = 10.629 ns; Loc. = LC_X10_Y7_N2; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux14'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.623 ns" { F1_readADC_multimodes:inst2|Mux14~4 F1_readADC_multimodes:inst2|Mux14 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 334 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.452 ns) + CELL(0.125 ns) 11.206 ns F1_readADC_multimodes:inst2\|ReadCLK~0 8 COMB LC_X10_Y7_N6 1 " "Info: 8: + IC(0.452 ns) + CELL(0.125 ns) = 11.206 ns; Loc. = LC_X10_Y7_N6; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|ReadCLK~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.577 ns" { F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 11.522 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 9 COMB LC_X10_Y7_N7 13 " "Info: 9: + IC(0.191 ns) + CELL(0.125 ns) = 11.522 ns; Loc. = LC_X10_Y7_N7; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.905 ns) + CELL(0.574 ns) 14.001 ns F1_readADC_multimodes:inst2\|CNVen_SCK 10 REG LC_X5_Y9_N5 2 " "Info: 10: + IC(1.905 ns) + CELL(0.574 ns) = 14.001 ns; Loc. = LC_X5_Y9_N5; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|CNVen_SCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.479 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SCK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 419 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.841 ns ( 27.43 % ) " "Info: Total cell delay = 3.841 ns ( 27.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.160 ns ( 72.57 % ) " "Info: Total interconnect delay = 10.160 ns ( 72.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "14.001 ns" { AVG[1] F1_readADC_multimodes:inst2|Equal2~0 F1_readADC_multimodes:inst2|SEL_RDCLK~2 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[1]~3 F1_readADC_multimodes:inst2|Mux14~1 F1_readADC_multimodes:inst2|Mux14~4 F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "14.001 ns" { AVG[1] {} AVG[1]~combout {} F1_readADC_multimodes:inst2|Equal2~0 {} F1_readADC_multimodes:inst2|SEL_RDCLK~2 {} F1_readADC_multimodes:inst2|Test_SEL_RDCLK[1]~3 {} F1_readADC_multimodes:inst2|Mux14~1 {} F1_readADC_multimodes:inst2|Mux14~4 {} F1_readADC_multimodes:inst2|Mux14 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|CNVen_SCK {} } { 0.000ns 0.000ns 2.431ns 0.505ns 0.500ns 1.951ns 1.064ns 1.161ns 0.452ns 0.191ns 1.905ns } { 0.000ns 0.708ns 0.319ns 0.319ns 0.319ns 0.571ns 0.319ns 0.462ns 0.125ns 0.125ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.888 ns" { AVG[1] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.888 ns" { AVG[1] {} AVG[1]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SCK {} } { 0.000ns 0.000ns 2.388ns 0.741ns 0.444ns } { 0.000ns 0.708ns 0.571ns 0.462ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "14.001 ns" { AVG[1] F1_readADC_multimodes:inst2|Equal2~0 F1_readADC_multimodes:inst2|SEL_RDCLK~2 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[1]~3 F1_readADC_multimodes:inst2|Mux14~1 F1_readADC_multimodes:inst2|Mux14~4 F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "14.001 ns" { AVG[1] {} AVG[1]~combout {} F1_readADC_multimodes:inst2|Equal2~0 {} F1_readADC_multimodes:inst2|SEL_RDCLK~2 {} F1_readADC_multimodes:inst2|Test_SEL_RDCLK[1]~3 {} F1_readADC_multimodes:inst2|Mux14~1 {} F1_readADC_multimodes:inst2|Mux14~4 {} F1_readADC_multimodes:inst2|Mux14 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|CNVen_SCK {} } { 0.000ns 0.000ns 2.431ns 0.505ns 0.500ns 1.951ns 1.064ns 1.161ns 0.452ns 0.191ns 1.905ns } { 0.000ns 0.708ns 0.319ns 0.319ns 0.319ns 0.571ns 0.319ns 0.462ns 0.125ns 0.125ns 0.574ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns + " "Info: + Micro clock to output delay of source is 0.235 ns" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 419 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.208 ns + " "Info: + Micro setup delay of destination is 0.208 ns" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 455 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 419 -1 0 } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 455 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.244 ns" { F1_readADC_multimodes:inst2|CNVen_SCK F1_readADC_multimodes:inst2|T_CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.244 ns" { F1_readADC_multimodes:inst2|CNVen_SCK {} F1_readADC_multimodes:inst2|T_CNVen_SCK {} } { 0.000ns 2.069ns } { 0.000ns 0.175ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.888 ns" { AVG[1] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.888 ns" { AVG[1] {} AVG[1]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SCK {} } { 0.000ns 0.000ns 2.388ns 0.741ns 0.444ns } { 0.000ns 0.708ns 0.571ns 0.462ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "14.001 ns" { AVG[1] F1_readADC_multimodes:inst2|Equal2~0 F1_readADC_multimodes:inst2|SEL_RDCLK~2 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[1]~3 F1_readADC_multimodes:inst2|Mux14~1 F1_readADC_multimodes:inst2|Mux14~4 F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "14.001 ns" { AVG[1] {} AVG[1]~combout {} F1_readADC_multimodes:inst2|Equal2~0 {} F1_readADC_multimodes:inst2|SEL_RDCLK~2 {} F1_readADC_multimodes:inst2|Test_SEL_RDCLK[1]~3 {} F1_readADC_multimodes:inst2|Mux14~1 {} F1_readADC_multimodes:inst2|Mux14~4 {} F1_readADC_multimodes:inst2|Mux14 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|CNVen_SCK {} } { 0.000ns 0.000ns 2.431ns 0.505ns 0.500ns 1.951ns 1.064ns 1.161ns 0.452ns 0.191ns 1.905ns } { 0.000ns 0.708ns 0.319ns 0.319ns 0.319ns 0.571ns 0.319ns 0.462ns 0.125ns 0.125ns 0.574ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "MCLK register F1_readADC_multimodes:inst2\|CNVen_SCK register F1_readADC_multimodes:inst2\|T_CNVen_SCK 73.1 MHz 13.68 ns Internal " "Info: Clock \"MCLK\" has Internal fmax of 73.1 MHz between source register \"F1_readADC_multimodes:inst2\|CNVen_SCK\" and destination register \"F1_readADC_multimodes:inst2\|T_CNVen_SCK\" (period= 13.68 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.244 ns + Longest register register " "Info: + Longest register to register delay is 2.244 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F1_readADC_multimodes:inst2\|CNVen_SCK 1 REG LC_X5_Y9_N5 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y9_N5; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|CNVen_SCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { F1_readADC_multimodes:inst2|CNVen_SCK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 419 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.069 ns) + CELL(0.175 ns) 2.244 ns F1_readADC_multimodes:inst2\|T_CNVen_SCK 2 REG LC_X10_Y7_N4 2 " "Info: 2: + IC(2.069 ns) + CELL(0.175 ns) = 2.244 ns; Loc. = LC_X10_Y7_N4; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|T_CNVen_SCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.244 ns" { F1_readADC_multimodes:inst2|CNVen_SCK F1_readADC_multimodes:inst2|T_CNVen_SCK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 455 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.175 ns ( 7.80 % ) " "Info: Total cell delay = 0.175 ns ( 7.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.069 ns ( 92.20 % ) " "Info: Total interconnect delay = 2.069 ns ( 92.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.244 ns" { F1_readADC_multimodes:inst2|CNVen_SCK F1_readADC_multimodes:inst2|T_CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.244 ns" { F1_readADC_multimodes:inst2|CNVen_SCK {} F1_readADC_multimodes:inst2|T_CNVen_SCK {} } { 0.000ns 2.069ns } { 0.000ns 0.175ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.153 ns - Smallest " "Info: - Smallest clock skew is -4.153 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "MCLK destination 6.623 ns + Shortest register " "Info: + Shortest clock path from clock \"MCLK\" to destination register is 6.623 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns MCLK 1 CLK PIN_J6 35 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_J6; Fanout = 35; CLK Node = 'MCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MCLK } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 176 168 336 192 "MCLK" "" } { 40 848 904 56 "MCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.171 ns) + CELL(0.809 ns) 2.707 ns F1_readADC_multimodes:inst2\|MCLK_divider\[2\] 2 REG LC_X10_Y6_N5 7 " "Info: 2: + IC(1.171 ns) + CELL(0.809 ns) = 2.707 ns; Loc. = LC_X10_Y6_N5; Fanout = 7; REG Node = 'F1_readADC_multimodes:inst2\|MCLK_divider\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.980 ns" { MCLK F1_readADC_multimodes:inst2|MCLK_divider[2] } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 239 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.370 ns) + CELL(0.319 ns) 4.396 ns F1_readADC_multimodes:inst2\|Mux14~0 3 COMB LC_X10_Y7_N1 1 " "Info: 3: + IC(1.370 ns) + CELL(0.319 ns) = 4.396 ns; Loc. = LC_X10_Y7_N1; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux14~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.689 ns" { F1_readADC_multimodes:inst2|MCLK_divider[2] F1_readADC_multimodes:inst2|Mux14~0 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 334 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 4.712 ns F1_readADC_multimodes:inst2\|Mux14 4 COMB LC_X10_Y7_N2 1 " "Info: 4: + IC(0.191 ns) + CELL(0.125 ns) = 4.712 ns; Loc. = LC_X10_Y7_N2; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux14'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { F1_readADC_multimodes:inst2|Mux14~0 F1_readADC_multimodes:inst2|Mux14 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 334 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.452 ns) + CELL(0.125 ns) 5.289 ns F1_readADC_multimodes:inst2\|ReadCLK~0 5 COMB LC_X10_Y7_N6 1 " "Info: 5: + IC(0.452 ns) + CELL(0.125 ns) = 5.289 ns; Loc. = LC_X10_Y7_N6; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|ReadCLK~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.577 ns" { F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 5.605 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 6 COMB LC_X10_Y7_N7 13 " "Info: 6: + IC(0.191 ns) + CELL(0.125 ns) = 5.605 ns; Loc. = LC_X10_Y7_N7; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.444 ns) + CELL(0.574 ns) 6.623 ns F1_readADC_multimodes:inst2\|T_CNVen_SCK 7 REG LC_X10_Y7_N4 2 " "Info: 7: + IC(0.444 ns) + CELL(0.574 ns) = 6.623 ns; Loc. = LC_X10_Y7_N4; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|T_CNVen_SCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.018 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SCK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 455 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.804 ns ( 42.34 % ) " "Info: Total cell delay = 2.804 ns ( 42.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.819 ns ( 57.66 % ) " "Info: Total interconnect delay = 3.819 ns ( 57.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.623 ns" { MCLK F1_readADC_multimodes:inst2|MCLK_divider[2] F1_readADC_multimodes:inst2|Mux14~0 F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "6.623 ns" { MCLK {} MCLK~combout {} F1_readADC_multimodes:inst2|MCLK_divider[2] {} F1_readADC_multimodes:inst2|Mux14~0 {} F1_readADC_multimodes:inst2|Mux14 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SCK {} } { 0.000ns 0.000ns 1.171ns 1.370ns 0.191ns 0.452ns 0.191ns 0.444ns } { 0.000ns 0.727ns 0.809ns 0.319ns 0.125ns 0.125ns 0.125ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "MCLK source 10.776 ns - Longest register " "Info: - Longest clock path from clock \"MCLK\" to source register is 10.776 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns MCLK 1 CLK PIN_J6 35 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_J6; Fanout = 35; CLK Node = 'MCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MCLK } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 176 168 336 192 "MCLK" "" } { 40 848 904 56 "MCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.171 ns) + CELL(0.809 ns) 2.707 ns F1_readADC_multimodes:inst2\|MCLK_divider\[1\] 2 REG LC_X10_Y6_N4 5 " "Info: 2: + IC(1.171 ns) + CELL(0.809 ns) = 2.707 ns; Loc. = LC_X10_Y6_N4; Fanout = 5; REG Node = 'F1_readADC_multimodes:inst2\|MCLK_divider\[1\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.980 ns" { MCLK F1_readADC_multimodes:inst2|MCLK_divider[1] } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 239 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.229 ns) + CELL(0.462 ns) 4.398 ns F1_readADC_multimodes:inst2\|Mux14~1 3 COMB LC_X8_Y6_N8 1 " "Info: 3: + IC(1.229 ns) + CELL(0.462 ns) = 4.398 ns; Loc. = LC_X8_Y6_N8; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux14~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.691 ns" { F1_readADC_multimodes:inst2|MCLK_divider[1] F1_readADC_multimodes:inst2|Mux14~1 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 334 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.064 ns) + CELL(0.319 ns) 5.781 ns F1_readADC_multimodes:inst2\|Mux14~4 4 COMB LC_X10_Y6_N2 1 " "Info: 4: + IC(1.064 ns) + CELL(0.319 ns) = 5.781 ns; Loc. = LC_X10_Y6_N2; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux14~4'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.383 ns" { F1_readADC_multimodes:inst2|Mux14~1 F1_readADC_multimodes:inst2|Mux14~4 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 334 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.161 ns) + CELL(0.462 ns) 7.404 ns F1_readADC_multimodes:inst2\|Mux14 5 COMB LC_X10_Y7_N2 1 " "Info: 5: + IC(1.161 ns) + CELL(0.462 ns) = 7.404 ns; Loc. = LC_X10_Y7_N2; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux14'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.623 ns" { F1_readADC_multimodes:inst2|Mux14~4 F1_readADC_multimodes:inst2|Mux14 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 334 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.452 ns) + CELL(0.125 ns) 7.981 ns F1_readADC_multimodes:inst2\|ReadCLK~0 6 COMB LC_X10_Y7_N6 1 " "Info: 6: + IC(0.452 ns) + CELL(0.125 ns) = 7.981 ns; Loc. = LC_X10_Y7_N6; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|ReadCLK~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.577 ns" { F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 8.297 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 7 COMB LC_X10_Y7_N7 13 " "Info: 7: + IC(0.191 ns) + CELL(0.125 ns) = 8.297 ns; Loc. = LC_X10_Y7_N7; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.905 ns) + CELL(0.574 ns) 10.776 ns F1_readADC_multimodes:inst2\|CNVen_SCK 8 REG LC_X5_Y9_N5 2 " "Info: 8: + IC(1.905 ns) + CELL(0.574 ns) = 10.776 ns; Loc. = LC_X5_Y9_N5; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|CNVen_SCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.479 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SCK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 419 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.603 ns ( 33.44 % ) " "Info: Total cell delay = 3.603 ns ( 33.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.173 ns ( 66.56 % ) " "Info: Total interconnect delay = 7.173 ns ( 66.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.776 ns" { MCLK F1_readADC_multimodes:inst2|MCLK_divider[1] F1_readADC_multimodes:inst2|Mux14~1 F1_readADC_multimodes:inst2|Mux14~4 F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "10.776 ns" { MCLK {} MCLK~combout {} F1_readADC_multimodes:inst2|MCLK_divider[1] {} F1_readADC_multimodes:inst2|Mux14~1 {} F1_readADC_multimodes:inst2|Mux14~4 {} F1_readADC_multimodes:inst2|Mux14 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|CNVen_SCK {} } { 0.000ns 0.000ns 1.171ns 1.229ns 1.064ns 1.161ns 0.452ns 0.191ns 1.905ns } { 0.000ns 0.727ns 0.809ns 0.462ns 0.319ns 0.462ns 0.125ns 0.125ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.623 ns" { MCLK F1_readADC_multimodes:inst2|MCLK_divider[2] F1_readADC_multimodes:inst2|Mux14~0 F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "6.623 ns" { MCLK {} MCLK~combout {} F1_readADC_multimodes:inst2|MCLK_divider[2] {} F1_readADC_multimodes:inst2|Mux14~0 {} F1_readADC_multimodes:inst2|Mux14 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SCK {} } { 0.000ns 0.000ns 1.171ns 1.370ns 0.191ns 0.452ns 0.191ns 0.444ns } { 0.000ns 0.727ns 0.809ns 0.319ns 0.125ns 0.125ns 0.125ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.776 ns" { MCLK F1_readADC_multimodes:inst2|MCLK_divider[1] F1_readADC_multimodes:inst2|Mux14~1 F1_readADC_multimodes:inst2|Mux14~4 F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "10.776 ns" { MCLK {} MCLK~combout {} F1_readADC_multimodes:inst2|MCLK_divider[1] {} F1_readADC_multimodes:inst2|Mux14~1 {} F1_readADC_multimodes:inst2|Mux14~4 {} F1_readADC_multimodes:inst2|Mux14 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|CNVen_SCK {} } { 0.000ns 0.000ns 1.171ns 1.229ns 1.064ns 1.161ns 0.452ns 0.191ns 1.905ns } { 0.000ns 0.727ns 0.809ns 0.462ns 0.319ns 0.462ns 0.125ns 0.125ns 0.574ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns + " "Info: + Micro clock to output delay of source is 0.235 ns" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 419 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.208 ns + " "Info: + Micro setup delay of destination is 0.208 ns" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 455 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 419 -1 0 } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 455 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.244 ns" { F1_readADC_multimodes:inst2|CNVen_SCK F1_readADC_multimodes:inst2|T_CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.244 ns" { F1_readADC_multimodes:inst2|CNVen_SCK {} F1_readADC_multimodes:inst2|T_CNVen_SCK {} } { 0.000ns 2.069ns } { 0.000ns 0.175ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.623 ns" { MCLK F1_readADC_multimodes:inst2|MCLK_divider[2] F1_readADC_multimodes:inst2|Mux14~0 F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "6.623 ns" { MCLK {} MCLK~combout {} F1_readADC_multimodes:inst2|MCLK_divider[2] {} F1_readADC_multimodes:inst2|Mux14~0 {} F1_readADC_multimodes:inst2|Mux14 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SCK {} } { 0.000ns 0.000ns 1.171ns 1.370ns 0.191ns 0.452ns 0.191ns 0.444ns } { 0.000ns 0.727ns 0.809ns 0.319ns 0.125ns 0.125ns 0.125ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.776 ns" { MCLK F1_readADC_multimodes:inst2|MCLK_divider[1] F1_readADC_multimodes:inst2|Mux14~1 F1_readADC_multimodes:inst2|Mux14~4 F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "10.776 ns" { MCLK {} MCLK~combout {} F1_readADC_multimodes:inst2|MCLK_divider[1] {} F1_readADC_multimodes:inst2|Mux14~1 {} F1_readADC_multimodes:inst2|Mux14~4 {} F1_readADC_multimodes:inst2|Mux14 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|CNVen_SCK {} } { 0.000ns 0.000ns 1.171ns 1.229ns 1.064ns 1.161ns 0.452ns 0.191ns 1.905ns } { 0.000ns 0.727ns 0.809ns 0.462ns 0.319ns 0.462ns 0.125ns 0.125ns 0.574ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "SR\[2\] register F1_readADC_multimodes:inst2\|CNVen_SCK register F1_readADC_multimodes:inst2\|T_CNVen_SCK 45.14 MHz 22.152 ns Internal " "Info: Clock \"SR\[2\]\" has Internal fmax of 45.14 MHz between source register \"F1_readADC_multimodes:inst2\|CNVen_SCK\" and destination register \"F1_readADC_multimodes:inst2\|T_CNVen_SCK\" (period= 22.152 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.244 ns + Longest register register " "Info: + Longest register to register delay is 2.244 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F1_readADC_multimodes:inst2\|CNVen_SCK 1 REG LC_X5_Y9_N5 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y9_N5; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|CNVen_SCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { F1_readADC_multimodes:inst2|CNVen_SCK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 419 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.069 ns) + CELL(0.175 ns) 2.244 ns F1_readADC_multimodes:inst2\|T_CNVen_SCK 2 REG LC_X10_Y7_N4 2 " "Info: 2: + IC(2.069 ns) + CELL(0.175 ns) = 2.244 ns; Loc. = LC_X10_Y7_N4; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|T_CNVen_SCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.244 ns" { F1_readADC_multimodes:inst2|CNVen_SCK F1_readADC_multimodes:inst2|T_CNVen_SCK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 455 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.175 ns ( 7.80 % ) " "Info: Total cell delay = 0.175 ns ( 7.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.069 ns ( 92.20 % ) " "Info: Total interconnect delay = 2.069 ns ( 92.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.244 ns" { F1_readADC_multimodes:inst2|CNVen_SCK F1_readADC_multimodes:inst2|T_CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.244 ns" { F1_readADC_multimodes:inst2|CNVen_SCK {} F1_readADC_multimodes:inst2|T_CNVen_SCK {} } { 0.000ns 2.069ns } { 0.000ns 0.175ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-8.389 ns - Smallest " "Info: - Smallest clock skew is -8.389 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SR\[2\] destination 4.027 ns + Shortest register " "Info: + Shortest clock path from clock \"SR\[2\]\" to destination register is 4.027 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns SR\[2\] 1 CLK PIN_L5 19 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_L5; Fanout = 19; CLK Node = 'SR\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SR[2] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 64 680 848 80 "SR\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.982 ns) + CELL(0.319 ns) 3.009 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 2 COMB LC_X10_Y7_N7 13 " "Info: 2: + IC(1.982 ns) + CELL(0.319 ns) = 3.009 ns; Loc. = LC_X10_Y7_N7; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.301 ns" { SR[2] F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.444 ns) + CELL(0.574 ns) 4.027 ns F1_readADC_multimodes:inst2\|T_CNVen_SCK 3 REG LC_X10_Y7_N4 2 " "Info: 3: + IC(0.444 ns) + CELL(0.574 ns) = 4.027 ns; Loc. = LC_X10_Y7_N4; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|T_CNVen_SCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.018 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SCK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 455 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.601 ns ( 39.76 % ) " "Info: Total cell delay = 1.601 ns ( 39.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.426 ns ( 60.24 % ) " "Info: Total interconnect delay = 2.426 ns ( 60.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.027 ns" { SR[2] F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "4.027 ns" { SR[2] {} SR[2]~combout {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SCK {} } { 0.000ns 0.000ns 1.982ns 0.444ns } { 0.000ns 0.708ns 0.319ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SR\[2\] source 12.416 ns - Longest register " "Info: - Longest clock path from clock \"SR\[2\]\" to source register is 12.416 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns SR\[2\] 1 CLK PIN_L5 19 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_L5; Fanout = 19; CLK Node = 'SR\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SR[2] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 64 680 848 80 "SR\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.989 ns) + CELL(0.462 ns) 3.159 ns F1_readADC_multimodes:inst2\|Add3~2 2 COMB LC_X9_Y7_N3 3 " "Info: 2: + IC(1.989 ns) + CELL(0.462 ns) = 3.159 ns; Loc. = LC_X9_Y7_N3; Fanout = 3; COMB Node = 'F1_readADC_multimodes:inst2\|Add3~2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.451 ns" { SR[2] F1_readADC_multimodes:inst2|Add3~2 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 329 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.456 ns) + CELL(0.125 ns) 3.740 ns F1_readADC_multimodes:inst2\|Add2~1 3 COMB LC_X9_Y7_N9 1 " "Info: 3: + IC(0.456 ns) + CELL(0.125 ns) = 3.740 ns; Loc. = LC_X9_Y7_N9; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Add2~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.581 ns" { F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 325 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.730 ns) + CELL(0.319 ns) 4.789 ns F1_readADC_multimodes:inst2\|SEL_RDCLK~1 4 COMB LC_X10_Y7_N3 2 " "Info: 4: + IC(0.730 ns) + CELL(0.319 ns) = 4.789 ns; Loc. = LC_X10_Y7_N3; Fanout = 2; COMB Node = 'F1_readADC_multimodes:inst2\|SEL_RDCLK~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.049 ns" { F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 92 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.150 ns) + CELL(0.319 ns) 6.258 ns F1_readADC_multimodes:inst2\|Test_SEL_RDCLK\[2\]~2 5 COMB LC_X9_Y6_N2 2 " "Info: 5: + IC(1.150 ns) + CELL(0.319 ns) = 6.258 ns; Loc. = LC_X9_Y6_N2; Fanout = 2; COMB Node = 'F1_readADC_multimodes:inst2\|Test_SEL_RDCLK\[2\]~2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.469 ns" { F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.701 ns) + CELL(0.462 ns) 7.421 ns F1_readADC_multimodes:inst2\|Mux14~4 6 COMB LC_X10_Y6_N2 1 " "Info: 6: + IC(0.701 ns) + CELL(0.462 ns) = 7.421 ns; Loc. = LC_X10_Y6_N2; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux14~4'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.163 ns" { F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 F1_readADC_multimodes:inst2|Mux14~4 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 334 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.161 ns) + CELL(0.462 ns) 9.044 ns F1_readADC_multimodes:inst2\|Mux14 7 COMB LC_X10_Y7_N2 1 " "Info: 7: + IC(1.161 ns) + CELL(0.462 ns) = 9.044 ns; Loc. = LC_X10_Y7_N2; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux14'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.623 ns" { F1_readADC_multimodes:inst2|Mux14~4 F1_readADC_multimodes:inst2|Mux14 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 334 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.452 ns) + CELL(0.125 ns) 9.621 ns F1_readADC_multimodes:inst2\|ReadCLK~0 8 COMB LC_X10_Y7_N6 1 " "Info: 8: + IC(0.452 ns) + CELL(0.125 ns) = 9.621 ns; Loc. = LC_X10_Y7_N6; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|ReadCLK~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.577 ns" { F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 9.937 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 9 COMB LC_X10_Y7_N7 13 " "Info: 9: + IC(0.191 ns) + CELL(0.125 ns) = 9.937 ns; Loc. = LC_X10_Y7_N7; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.905 ns) + CELL(0.574 ns) 12.416 ns F1_readADC_multimodes:inst2\|CNVen_SCK 10 REG LC_X5_Y9_N5 2 " "Info: 10: + IC(1.905 ns) + CELL(0.574 ns) = 12.416 ns; Loc. = LC_X5_Y9_N5; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|CNVen_SCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.479 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SCK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 419 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.681 ns ( 29.65 % ) " "Info: Total cell delay = 3.681 ns ( 29.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.735 ns ( 70.35 % ) " "Info: Total interconnect delay = 8.735 ns ( 70.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "12.416 ns" { SR[2] F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 F1_readADC_multimodes:inst2|Mux14~4 F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "12.416 ns" { SR[2] {} SR[2]~combout {} F1_readADC_multimodes:inst2|Add3~2 {} F1_readADC_multimodes:inst2|Add2~1 {} F1_readADC_multimodes:inst2|SEL_RDCLK~1 {} F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 {} F1_readADC_multimodes:inst2|Mux14~4 {} F1_readADC_multimodes:inst2|Mux14 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|CNVen_SCK {} } { 0.000ns 0.000ns 1.989ns 0.456ns 0.730ns 1.150ns 0.701ns 1.161ns 0.452ns 0.191ns 1.905ns } { 0.000ns 0.708ns 0.462ns 0.125ns 0.319ns 0.319ns 0.462ns 0.462ns 0.125ns 0.125ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.027 ns" { SR[2] F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "4.027 ns" { SR[2] {} SR[2]~combout {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SCK {} } { 0.000ns 0.000ns 1.982ns 0.444ns } { 0.000ns 0.708ns 0.319ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "12.416 ns" { SR[2] F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 F1_readADC_multimodes:inst2|Mux14~4 F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "12.416 ns" { SR[2] {} SR[2]~combout {} F1_readADC_multimodes:inst2|Add3~2 {} F1_readADC_multimodes:inst2|Add2~1 {} F1_readADC_multimodes:inst2|SEL_RDCLK~1 {} F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 {} F1_readADC_multimodes:inst2|Mux14~4 {} F1_readADC_multimodes:inst2|Mux14 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|CNVen_SCK {} } { 0.000ns 0.000ns 1.989ns 0.456ns 0.730ns 1.150ns 0.701ns 1.161ns 0.452ns 0.191ns 1.905ns } { 0.000ns 0.708ns 0.462ns 0.125ns 0.319ns 0.319ns 0.462ns 0.462ns 0.125ns 0.125ns 0.574ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns + " "Info: + Micro clock to output delay of source is 0.235 ns" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 419 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.208 ns + " "Info: + Micro setup delay of destination is 0.208 ns" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 455 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 419 -1 0 } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 455 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.244 ns" { F1_readADC_multimodes:inst2|CNVen_SCK F1_readADC_multimodes:inst2|T_CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.244 ns" { F1_readADC_multimodes:inst2|CNVen_SCK {} F1_readADC_multimodes:inst2|T_CNVen_SCK {} } { 0.000ns 2.069ns } { 0.000ns 0.175ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.027 ns" { SR[2] F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "4.027 ns" { SR[2] {} SR[2]~combout {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SCK {} } { 0.000ns 0.000ns 1.982ns 0.444ns } { 0.000ns 0.708ns 0.319ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "12.416 ns" { SR[2] F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 F1_readADC_multimodes:inst2|Mux14~4 F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "12.416 ns" { SR[2] {} SR[2]~combout {} F1_readADC_multimodes:inst2|Add3~2 {} F1_readADC_multimodes:inst2|Add2~1 {} F1_readADC_multimodes:inst2|SEL_RDCLK~1 {} F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 {} F1_readADC_multimodes:inst2|Mux14~4 {} F1_readADC_multimodes:inst2|Mux14 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|CNVen_SCK {} } { 0.000ns 0.000ns 1.989ns 0.456ns 0.730ns 1.150ns 0.701ns 1.161ns 0.452ns 0.191ns 1.905ns } { 0.000ns 0.708ns 0.462ns 0.125ns 0.319ns 0.319ns 0.462ns 0.462ns 0.125ns 0.125ns 0.574ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "AVG\[2\] register F1_readADC_multimodes:inst2\|CNVen_SCK register F1_readADC_multimodes:inst2\|T_CNVen_SCK 41.44 MHz 24.132 ns Internal " "Info: Clock \"AVG\[2\]\" has Internal fmax of 41.44 MHz between source register \"F1_readADC_multimodes:inst2\|CNVen_SCK\" and destination register \"F1_readADC_multimodes:inst2\|T_CNVen_SCK\" (period= 24.132 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.244 ns + Longest register register " "Info: + Longest register to register delay is 2.244 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F1_readADC_multimodes:inst2\|CNVen_SCK 1 REG LC_X5_Y9_N5 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y9_N5; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|CNVen_SCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { F1_readADC_multimodes:inst2|CNVen_SCK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 419 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.069 ns) + CELL(0.175 ns) 2.244 ns F1_readADC_multimodes:inst2\|T_CNVen_SCK 2 REG LC_X10_Y7_N4 2 " "Info: 2: + IC(2.069 ns) + CELL(0.175 ns) = 2.244 ns; Loc. = LC_X10_Y7_N4; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|T_CNVen_SCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.244 ns" { F1_readADC_multimodes:inst2|CNVen_SCK F1_readADC_multimodes:inst2|T_CNVen_SCK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 455 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.175 ns ( 7.80 % ) " "Info: Total cell delay = 0.175 ns ( 7.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.069 ns ( 92.20 % ) " "Info: Total interconnect delay = 2.069 ns ( 92.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.244 ns" { F1_readADC_multimodes:inst2|CNVen_SCK F1_readADC_multimodes:inst2|T_CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.244 ns" { F1_readADC_multimodes:inst2|CNVen_SCK {} F1_readADC_multimodes:inst2|T_CNVen_SCK {} } { 0.000ns 2.069ns } { 0.000ns 0.175ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-9.379 ns - Smallest " "Info: - Smallest clock skew is -9.379 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AVG\[2\] destination 4.751 ns + Shortest register " "Info: + Shortest clock path from clock \"AVG\[2\]\" to destination register is 4.751 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns AVG\[2\] 1 CLK PIN_J3 29 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_J3; Fanout = 29; CLK Node = 'AVG\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[2] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 80 680 848 96 "AVG\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.454 ns) + CELL(0.571 ns) 3.733 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 2 COMB LC_X10_Y7_N7 13 " "Info: 2: + IC(2.454 ns) + CELL(0.571 ns) = 3.733 ns; Loc. = LC_X10_Y7_N7; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.025 ns" { AVG[2] F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.444 ns) + CELL(0.574 ns) 4.751 ns F1_readADC_multimodes:inst2\|T_CNVen_SCK 3 REG LC_X10_Y7_N4 2 " "Info: 3: + IC(0.444 ns) + CELL(0.574 ns) = 4.751 ns; Loc. = LC_X10_Y7_N4; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|T_CNVen_SCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.018 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SCK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 455 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.853 ns ( 39.00 % ) " "Info: Total cell delay = 1.853 ns ( 39.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.898 ns ( 61.00 % ) " "Info: Total interconnect delay = 2.898 ns ( 61.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.751 ns" { AVG[2] F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "4.751 ns" { AVG[2] {} AVG[2]~combout {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SCK {} } { 0.000ns 0.000ns 2.454ns 0.444ns } { 0.000ns 0.708ns 0.571ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AVG\[2\] source 14.130 ns - Longest register " "Info: - Longest clock path from clock \"AVG\[2\]\" to source register is 14.130 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns AVG\[2\] 1 CLK PIN_J3 29 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_J3; Fanout = 29; CLK Node = 'AVG\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[2] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 80 680 848 96 "AVG\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.417 ns) + CELL(0.462 ns) 3.587 ns F1_readADC_multimodes:inst2\|Equal2~0 2 COMB LC_X9_Y7_N7 11 " "Info: 2: + IC(2.417 ns) + CELL(0.462 ns) = 3.587 ns; Loc. = LC_X9_Y7_N7; Fanout = 11; COMB Node = 'F1_readADC_multimodes:inst2\|Equal2~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.879 ns" { AVG[2] F1_readADC_multimodes:inst2|Equal2~0 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 324 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.505 ns) + CELL(0.319 ns) 4.411 ns F1_readADC_multimodes:inst2\|SEL_RDCLK~2 3 COMB LC_X9_Y7_N0 2 " "Info: 3: + IC(0.505 ns) + CELL(0.319 ns) = 4.411 ns; Loc. = LC_X9_Y7_N0; Fanout = 2; COMB Node = 'F1_readADC_multimodes:inst2\|SEL_RDCLK~2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.824 ns" { F1_readADC_multimodes:inst2|Equal2~0 F1_readADC_multimodes:inst2|SEL_RDCLK~2 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 92 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(0.319 ns) 5.230 ns F1_readADC_multimodes:inst2\|Test_SEL_RDCLK\[1\]~3 4 COMB LC_X9_Y7_N1 3 " "Info: 4: + IC(0.500 ns) + CELL(0.319 ns) = 5.230 ns; Loc. = LC_X9_Y7_N1; Fanout = 3; COMB Node = 'F1_readADC_multimodes:inst2\|Test_SEL_RDCLK\[1\]~3'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.819 ns" { F1_readADC_multimodes:inst2|SEL_RDCLK~2 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[1]~3 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.951 ns) + CELL(0.571 ns) 7.752 ns F1_readADC_multimodes:inst2\|Mux14~1 5 COMB LC_X8_Y6_N8 1 " "Info: 5: + IC(1.951 ns) + CELL(0.571 ns) = 7.752 ns; Loc. = LC_X8_Y6_N8; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux14~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.522 ns" { F1_readADC_multimodes:inst2|Test_SEL_RDCLK[1]~3 F1_readADC_multimodes:inst2|Mux14~1 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 334 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.064 ns) + CELL(0.319 ns) 9.135 ns F1_readADC_multimodes:inst2\|Mux14~4 6 COMB LC_X10_Y6_N2 1 " "Info: 6: + IC(1.064 ns) + CELL(0.319 ns) = 9.135 ns; Loc. = LC_X10_Y6_N2; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux14~4'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.383 ns" { F1_readADC_multimodes:inst2|Mux14~1 F1_readADC_multimodes:inst2|Mux14~4 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 334 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.161 ns) + CELL(0.462 ns) 10.758 ns F1_readADC_multimodes:inst2\|Mux14 7 COMB LC_X10_Y7_N2 1 " "Info: 7: + IC(1.161 ns) + CELL(0.462 ns) = 10.758 ns; Loc. = LC_X10_Y7_N2; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux14'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.623 ns" { F1_readADC_multimodes:inst2|Mux14~4 F1_readADC_multimodes:inst2|Mux14 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 334 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.452 ns) + CELL(0.125 ns) 11.335 ns F1_readADC_multimodes:inst2\|ReadCLK~0 8 COMB LC_X10_Y7_N6 1 " "Info: 8: + IC(0.452 ns) + CELL(0.125 ns) = 11.335 ns; Loc. = LC_X10_Y7_N6; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|ReadCLK~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.577 ns" { F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 11.651 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 9 COMB LC_X10_Y7_N7 13 " "Info: 9: + IC(0.191 ns) + CELL(0.125 ns) = 11.651 ns; Loc. = LC_X10_Y7_N7; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.905 ns) + CELL(0.574 ns) 14.130 ns F1_readADC_multimodes:inst2\|CNVen_SCK 10 REG LC_X5_Y9_N5 2 " "Info: 10: + IC(1.905 ns) + CELL(0.574 ns) = 14.130 ns; Loc. = LC_X5_Y9_N5; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|CNVen_SCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.479 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SCK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 419 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.984 ns ( 28.20 % ) " "Info: Total cell delay = 3.984 ns ( 28.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.146 ns ( 71.80 % ) " "Info: Total interconnect delay = 10.146 ns ( 71.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "14.130 ns" { AVG[2] F1_readADC_multimodes:inst2|Equal2~0 F1_readADC_multimodes:inst2|SEL_RDCLK~2 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[1]~3 F1_readADC_multimodes:inst2|Mux14~1 F1_readADC_multimodes:inst2|Mux14~4 F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "14.130 ns" { AVG[2] {} AVG[2]~combout {} F1_readADC_multimodes:inst2|Equal2~0 {} F1_readADC_multimodes:inst2|SEL_RDCLK~2 {} F1_readADC_multimodes:inst2|Test_SEL_RDCLK[1]~3 {} F1_readADC_multimodes:inst2|Mux14~1 {} F1_readADC_multimodes:inst2|Mux14~4 {} F1_readADC_multimodes:inst2|Mux14 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|CNVen_SCK {} } { 0.000ns 0.000ns 2.417ns 0.505ns 0.500ns 1.951ns 1.064ns 1.161ns 0.452ns 0.191ns 1.905ns } { 0.000ns 0.708ns 0.462ns 0.319ns 0.319ns 0.571ns 0.319ns 0.462ns 0.125ns 0.125ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.751 ns" { AVG[2] F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "4.751 ns" { AVG[2] {} AVG[2]~combout {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SCK {} } { 0.000ns 0.000ns 2.454ns 0.444ns } { 0.000ns 0.708ns 0.571ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "14.130 ns" { AVG[2] F1_readADC_multimodes:inst2|Equal2~0 F1_readADC_multimodes:inst2|SEL_RDCLK~2 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[1]~3 F1_readADC_multimodes:inst2|Mux14~1 F1_readADC_multimodes:inst2|Mux14~4 F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "14.130 ns" { AVG[2] {} AVG[2]~combout {} F1_readADC_multimodes:inst2|Equal2~0 {} F1_readADC_multimodes:inst2|SEL_RDCLK~2 {} F1_readADC_multimodes:inst2|Test_SEL_RDCLK[1]~3 {} F1_readADC_multimodes:inst2|Mux14~1 {} F1_readADC_multimodes:inst2|Mux14~4 {} F1_readADC_multimodes:inst2|Mux14 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|CNVen_SCK {} } { 0.000ns 0.000ns 2.417ns 0.505ns 0.500ns 1.951ns 1.064ns 1.161ns 0.452ns 0.191ns 1.905ns } { 0.000ns 0.708ns 0.462ns 0.319ns 0.319ns 0.571ns 0.319ns 0.462ns 0.125ns 0.125ns 0.574ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns + " "Info: + Micro clock to output delay of source is 0.235 ns" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 419 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.208 ns + " "Info: + Micro setup delay of destination is 0.208 ns" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 455 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 419 -1 0 } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 455 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.244 ns" { F1_readADC_multimodes:inst2|CNVen_SCK F1_readADC_multimodes:inst2|T_CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.244 ns" { F1_readADC_multimodes:inst2|CNVen_SCK {} F1_readADC_multimodes:inst2|T_CNVen_SCK {} } { 0.000ns 2.069ns } { 0.000ns 0.175ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.751 ns" { AVG[2] F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "4.751 ns" { AVG[2] {} AVG[2]~combout {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SCK {} } { 0.000ns 0.000ns 2.454ns 0.444ns } { 0.000ns 0.708ns 0.571ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "14.130 ns" { AVG[2] F1_readADC_multimodes:inst2|Equal2~0 F1_readADC_multimodes:inst2|SEL_RDCLK~2 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[1]~3 F1_readADC_multimodes:inst2|Mux14~1 F1_readADC_multimodes:inst2|Mux14~4 F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "14.130 ns" { AVG[2] {} AVG[2]~combout {} F1_readADC_multimodes:inst2|Equal2~0 {} F1_readADC_multimodes:inst2|SEL_RDCLK~2 {} F1_readADC_multimodes:inst2|Test_SEL_RDCLK[1]~3 {} F1_readADC_multimodes:inst2|Mux14~1 {} F1_readADC_multimodes:inst2|Mux14~4 {} F1_readADC_multimodes:inst2|Mux14 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|CNVen_SCK {} } { 0.000ns 0.000ns 2.417ns 0.505ns 0.500ns 1.951ns 1.064ns 1.161ns 0.452ns 0.191ns 1.905ns } { 0.000ns 0.708ns 0.462ns 0.319ns 0.319ns 0.571ns 0.319ns 0.462ns 0.125ns 0.125ns 0.574ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "AQMODE register F1_readADC_multimodes:inst2\|CNVen_SCK register F1_readADC_multimodes:inst2\|T_CNVen_SCK 120.54 MHz 8.296 ns Internal " "Info: Clock \"AQMODE\" has Internal fmax of 120.54 MHz between source register \"F1_readADC_multimodes:inst2\|CNVen_SCK\" and destination register \"F1_readADC_multimodes:inst2\|T_CNVen_SCK\" (period= 8.296 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.244 ns + Longest register register " "Info: + Longest register to register delay is 2.244 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F1_readADC_multimodes:inst2\|CNVen_SCK 1 REG LC_X5_Y9_N5 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y9_N5; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|CNVen_SCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { F1_readADC_multimodes:inst2|CNVen_SCK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 419 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.069 ns) + CELL(0.175 ns) 2.244 ns F1_readADC_multimodes:inst2\|T_CNVen_SCK 2 REG LC_X10_Y7_N4 2 " "Info: 2: + IC(2.069 ns) + CELL(0.175 ns) = 2.244 ns; Loc. = LC_X10_Y7_N4; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|T_CNVen_SCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.244 ns" { F1_readADC_multimodes:inst2|CNVen_SCK F1_readADC_multimodes:inst2|T_CNVen_SCK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 455 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.175 ns ( 7.80 % ) " "Info: Total cell delay = 0.175 ns ( 7.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.069 ns ( 92.20 % ) " "Info: Total interconnect delay = 2.069 ns ( 92.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.244 ns" { F1_readADC_multimodes:inst2|CNVen_SCK F1_readADC_multimodes:inst2|T_CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.244 ns" { F1_readADC_multimodes:inst2|CNVen_SCK {} F1_readADC_multimodes:inst2|T_CNVen_SCK {} } { 0.000ns 2.069ns } { 0.000ns 0.175ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.461 ns - Smallest " "Info: - Smallest clock skew is -1.461 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AQMODE destination 3.921 ns + Shortest register " "Info: + Shortest clock path from clock \"AQMODE\" to destination register is 3.921 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns AQMODE 1 CLK PIN_U11 10 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_U11; Fanout = 10; CLK Node = 'AQMODE'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AQMODE } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 96 680 848 112 "AQMODE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.417 ns) + CELL(0.462 ns) 2.587 ns F1_readADC_multimodes:inst2\|ReadCLK~0 2 COMB LC_X10_Y7_N6 1 " "Info: 2: + IC(1.417 ns) + CELL(0.462 ns) = 2.587 ns; Loc. = LC_X10_Y7_N6; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|ReadCLK~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.879 ns" { AQMODE F1_readADC_multimodes:inst2|ReadCLK~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 2.903 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 3 COMB LC_X10_Y7_N7 13 " "Info: 3: + IC(0.191 ns) + CELL(0.125 ns) = 2.903 ns; Loc. = LC_X10_Y7_N7; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.444 ns) + CELL(0.574 ns) 3.921 ns F1_readADC_multimodes:inst2\|T_CNVen_SCK 4 REG LC_X10_Y7_N4 2 " "Info: 4: + IC(0.444 ns) + CELL(0.574 ns) = 3.921 ns; Loc. = LC_X10_Y7_N4; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|T_CNVen_SCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.018 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SCK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 455 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.869 ns ( 47.67 % ) " "Info: Total cell delay = 1.869 ns ( 47.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.052 ns ( 52.33 % ) " "Info: Total interconnect delay = 2.052 ns ( 52.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.921 ns" { AQMODE F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "3.921 ns" { AQMODE {} AQMODE~combout {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SCK {} } { 0.000ns 0.000ns 1.417ns 0.191ns 0.444ns } { 0.000ns 0.708ns 0.462ns 0.125ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AQMODE source 5.382 ns - Longest register " "Info: - Longest clock path from clock \"AQMODE\" to source register is 5.382 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns AQMODE 1 CLK PIN_U11 10 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_U11; Fanout = 10; CLK Node = 'AQMODE'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AQMODE } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 96 680 848 112 "AQMODE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.417 ns) + CELL(0.462 ns) 2.587 ns F1_readADC_multimodes:inst2\|ReadCLK~0 2 COMB LC_X10_Y7_N6 1 " "Info: 2: + IC(1.417 ns) + CELL(0.462 ns) = 2.587 ns; Loc. = LC_X10_Y7_N6; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|ReadCLK~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.879 ns" { AQMODE F1_readADC_multimodes:inst2|ReadCLK~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 2.903 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 3 COMB LC_X10_Y7_N7 13 " "Info: 3: + IC(0.191 ns) + CELL(0.125 ns) = 2.903 ns; Loc. = LC_X10_Y7_N7; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.905 ns) + CELL(0.574 ns) 5.382 ns F1_readADC_multimodes:inst2\|CNVen_SCK 4 REG LC_X5_Y9_N5 2 " "Info: 4: + IC(1.905 ns) + CELL(0.574 ns) = 5.382 ns; Loc. = LC_X5_Y9_N5; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|CNVen_SCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.479 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SCK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 419 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.869 ns ( 34.73 % ) " "Info: Total cell delay = 1.869 ns ( 34.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.513 ns ( 65.27 % ) " "Info: Total interconnect delay = 3.513 ns ( 65.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.382 ns" { AQMODE F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.382 ns" { AQMODE {} AQMODE~combout {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|CNVen_SCK {} } { 0.000ns 0.000ns 1.417ns 0.191ns 1.905ns } { 0.000ns 0.708ns 0.462ns 0.125ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.921 ns" { AQMODE F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "3.921 ns" { AQMODE {} AQMODE~combout {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SCK {} } { 0.000ns 0.000ns 1.417ns 0.191ns 0.444ns } { 0.000ns 0.708ns 0.462ns 0.125ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.382 ns" { AQMODE F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.382 ns" { AQMODE {} AQMODE~combout {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|CNVen_SCK {} } { 0.000ns 0.000ns 1.417ns 0.191ns 1.905ns } { 0.000ns 0.708ns 0.462ns 0.125ns 0.574ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns + " "Info: + Micro clock to output delay of source is 0.235 ns" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 419 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.208 ns + " "Info: + Micro setup delay of destination is 0.208 ns" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 455 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 419 -1 0 } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 455 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.244 ns" { F1_readADC_multimodes:inst2|CNVen_SCK F1_readADC_multimodes:inst2|T_CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.244 ns" { F1_readADC_multimodes:inst2|CNVen_SCK {} F1_readADC_multimodes:inst2|T_CNVen_SCK {} } { 0.000ns 2.069ns } { 0.000ns 0.175ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.921 ns" { AQMODE F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "3.921 ns" { AQMODE {} AQMODE~combout {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SCK {} } { 0.000ns 0.000ns 1.417ns 0.191ns 0.444ns } { 0.000ns 0.708ns 0.462ns 0.125ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.382 ns" { AQMODE F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SCK } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "5.382 ns" { AQMODE {} AQMODE~combout {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|CNVen_SCK {} } { 0.000ns 0.000ns 1.417ns 0.191ns 1.905ns } { 0.000ns 0.708ns 0.462ns 0.125ns 0.574ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "AVG\[0\] 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"AVG\[0\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "F1_readADC_multimodes:inst2\|r_DATAR\[9\] F1_readADC_multimodes:inst2\|r_DATAR\[9\] AVG\[0\] 7.42 ns " "Info: Found hold time violation between source  pin or register \"F1_readADC_multimodes:inst2\|r_DATAR\[9\]\" and destination pin or register \"F1_readADC_multimodes:inst2\|r_DATAR\[9\]\" for clock \"AVG\[0\]\" (Hold time is 7.42 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "8.762 ns + Largest " "Info: + Largest clock skew is 8.762 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AVG\[0\] destination 16.711 ns + Longest register " "Info: + Longest clock path from clock \"AVG\[0\]\" to destination register is 16.711 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns AVG\[0\] 1 CLK PIN_N9 19 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_N9; Fanout = 19; CLK Node = 'AVG\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[0] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 80 680 848 96 "AVG\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.748 ns) + CELL(0.462 ns) 2.918 ns F1_readADC_multimodes:inst2\|Add0~4 2 COMB LC_X9_Y6_N3 9 " "Info: 2: + IC(1.748 ns) + CELL(0.462 ns) = 2.918 ns; Loc. = LC_X9_Y6_N3; Fanout = 9; COMB Node = 'F1_readADC_multimodes:inst2\|Add0~4'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.210 ns" { AVG[0] F1_readADC_multimodes:inst2|Add0~4 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.090 ns) + CELL(0.462 ns) 4.470 ns F1_readADC_multimodes:inst2\|Mux6~3 3 COMB LC_X11_Y6_N9 1 " "Info: 3: + IC(1.090 ns) + CELL(0.462 ns) = 4.470 ns; Loc. = LC_X11_Y6_N9; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux6~3'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.552 ns" { F1_readADC_multimodes:inst2|Add0~4 F1_readADC_multimodes:inst2|Mux6~3 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 255 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.905 ns) + CELL(0.462 ns) 6.837 ns F1_readADC_multimodes:inst2\|Mux6~5 4 COMB LC_X11_Y7_N5 1 " "Info: 4: + IC(1.905 ns) + CELL(0.462 ns) = 6.837 ns; Loc. = LC_X11_Y7_N5; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux6~5'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.367 ns" { F1_readADC_multimodes:inst2|Mux6~3 F1_readADC_multimodes:inst2|Mux6~5 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 255 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.475 ns) + CELL(0.319 ns) 7.631 ns F1_readADC_multimodes:inst2\|Mux6 5 COMB LC_X11_Y7_N3 1 " "Info: 5: + IC(0.475 ns) + CELL(0.319 ns) = 7.631 ns; Loc. = LC_X11_Y7_N3; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux6'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.794 ns" { F1_readADC_multimodes:inst2|Mux6~5 F1_readADC_multimodes:inst2|Mux6 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 255 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.558 ns) + CELL(0.319 ns) 9.508 ns F1_readADC_multimodes:inst2\|nFS 6 COMB LC_X9_Y11_N5 13 " "Info: 6: + IC(1.558 ns) + CELL(0.319 ns) = 9.508 ns; Loc. = LC_X9_Y11_N5; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|nFS'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.877 ns" { F1_readADC_multimodes:inst2|Mux6 F1_readADC_multimodes:inst2|nFS } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.694 ns) + CELL(0.809 ns) 11.011 ns F1_readADC_multimodes:inst2\|AVGen_READ 7 REG LC_X10_Y11_N0 3 " "Info: 7: + IC(0.694 ns) + CELL(0.809 ns) = 11.011 ns; Loc. = LC_X10_Y11_N0; Fanout = 3; REG Node = 'F1_readADC_multimodes:inst2\|AVGen_READ'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.503 ns" { F1_readADC_multimodes:inst2|nFS F1_readADC_multimodes:inst2|AVGen_READ } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 499 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.310 ns) + CELL(0.571 ns) 12.892 ns F1_readADC_multimodes:inst2\|Test_ADC_SHIFT 8 COMB LC_X10_Y7_N8 25 " "Info: 8: + IC(1.310 ns) + CELL(0.571 ns) = 12.892 ns; Loc. = LC_X10_Y7_N8; Fanout = 25; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ADC_SHIFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.881 ns" { F1_readADC_multimodes:inst2|AVGen_READ F1_readADC_multimodes:inst2|Test_ADC_SHIFT } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.245 ns) + CELL(0.574 ns) 16.711 ns F1_readADC_multimodes:inst2\|r_DATAR\[9\] 9 REG LC_X4_Y7_N1 4 " "Info: 9: + IC(3.245 ns) + CELL(0.574 ns) = 16.711 ns; Loc. = LC_X4_Y7_N1; Fanout = 4; REG Node = 'F1_readADC_multimodes:inst2\|r_DATAR\[9\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { F1_readADC_multimodes:inst2|Test_ADC_SHIFT F1_readADC_multimodes:inst2|r_DATAR[9] } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 568 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.686 ns ( 28.04 % ) " "Info: Total cell delay = 4.686 ns ( 28.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.025 ns ( 71.96 % ) " "Info: Total interconnect delay = 12.025 ns ( 71.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "16.711 ns" { AVG[0] F1_readADC_multimodes:inst2|Add0~4 F1_readADC_multimodes:inst2|Mux6~3 F1_readADC_multimodes:inst2|Mux6~5 F1_readADC_multimodes:inst2|Mux6 F1_readADC_multimodes:inst2|nFS F1_readADC_multimodes:inst2|AVGen_READ F1_readADC_multimodes:inst2|Test_ADC_SHIFT F1_readADC_multimodes:inst2|r_DATAR[9] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "16.711 ns" { AVG[0] {} AVG[0]~combout {} F1_readADC_multimodes:inst2|Add0~4 {} F1_readADC_multimodes:inst2|Mux6~3 {} F1_readADC_multimodes:inst2|Mux6~5 {} F1_readADC_multimodes:inst2|Mux6 {} F1_readADC_multimodes:inst2|nFS {} F1_readADC_multimodes:inst2|AVGen_READ {} F1_readADC_multimodes:inst2|Test_ADC_SHIFT {} F1_readADC_multimodes:inst2|r_DATAR[9] {} } { 0.000ns 0.000ns 1.748ns 1.090ns 1.905ns 0.475ns 1.558ns 0.694ns 1.310ns 3.245ns } { 0.000ns 0.708ns 0.462ns 0.462ns 0.462ns 0.319ns 0.319ns 0.809ns 0.571ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AVG\[0\] source 7.949 ns - Shortest register " "Info: - Shortest clock path from clock \"AVG\[0\]\" to source register is 7.949 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns AVG\[0\] 1 CLK PIN_N9 19 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_N9; Fanout = 19; CLK Node = 'AVG\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[0] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 80 680 848 96 "AVG\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.778 ns) + CELL(0.125 ns) 2.611 ns F1_readADC_multimodes:inst2\|Add0~0 2 COMB LC_X9_Y7_N2 13 " "Info: 2: + IC(1.778 ns) + CELL(0.125 ns) = 2.611 ns; Loc. = LC_X9_Y7_N2; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Add0~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.903 ns" { AVG[0] F1_readADC_multimodes:inst2|Add0~0 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.741 ns) + CELL(0.462 ns) 3.814 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 3 COMB LC_X10_Y7_N7 13 " "Info: 3: + IC(0.741 ns) + CELL(0.462 ns) = 3.814 ns; Loc. = LC_X10_Y7_N7; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.203 ns" { F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 4.130 ns F1_readADC_multimodes:inst2\|Test_ADC_SHIFT 4 COMB LC_X10_Y7_N8 25 " "Info: 4: + IC(0.191 ns) + CELL(0.125 ns) = 4.130 ns; Loc. = LC_X10_Y7_N8; Fanout = 25; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ADC_SHIFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|Test_ADC_SHIFT } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.245 ns) + CELL(0.574 ns) 7.949 ns F1_readADC_multimodes:inst2\|r_DATAR\[9\] 5 REG LC_X4_Y7_N1 4 " "Info: 5: + IC(3.245 ns) + CELL(0.574 ns) = 7.949 ns; Loc. = LC_X4_Y7_N1; Fanout = 4; REG Node = 'F1_readADC_multimodes:inst2\|r_DATAR\[9\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { F1_readADC_multimodes:inst2|Test_ADC_SHIFT F1_readADC_multimodes:inst2|r_DATAR[9] } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 568 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.994 ns ( 25.08 % ) " "Info: Total cell delay = 1.994 ns ( 25.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.955 ns ( 74.92 % ) " "Info: Total interconnect delay = 5.955 ns ( 74.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.949 ns" { AVG[0] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|Test_ADC_SHIFT F1_readADC_multimodes:inst2|r_DATAR[9] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "7.949 ns" { AVG[0] {} AVG[0]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|Test_ADC_SHIFT {} F1_readADC_multimodes:inst2|r_DATAR[9] {} } { 0.000ns 0.000ns 1.778ns 0.741ns 0.191ns 3.245ns } { 0.000ns 0.708ns 0.125ns 0.462ns 0.125ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "16.711 ns" { AVG[0] F1_readADC_multimodes:inst2|Add0~4 F1_readADC_multimodes:inst2|Mux6~3 F1_readADC_multimodes:inst2|Mux6~5 F1_readADC_multimodes:inst2|Mux6 F1_readADC_multimodes:inst2|nFS F1_readADC_multimodes:inst2|AVGen_READ F1_readADC_multimodes:inst2|Test_ADC_SHIFT F1_readADC_multimodes:inst2|r_DATAR[9] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "16.711 ns" { AVG[0] {} AVG[0]~combout {} F1_readADC_multimodes:inst2|Add0~4 {} F1_readADC_multimodes:inst2|Mux6~3 {} F1_readADC_multimodes:inst2|Mux6~5 {} F1_readADC_multimodes:inst2|Mux6 {} F1_readADC_multimodes:inst2|nFS {} F1_readADC_multimodes:inst2|AVGen_READ {} F1_readADC_multimodes:inst2|Test_ADC_SHIFT {} F1_readADC_multimodes:inst2|r_DATAR[9] {} } { 0.000ns 0.000ns 1.748ns 1.090ns 1.905ns 0.475ns 1.558ns 0.694ns 1.310ns 3.245ns } { 0.000ns 0.708ns 0.462ns 0.462ns 0.462ns 0.319ns 0.319ns 0.809ns 0.571ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.949 ns" { AVG[0] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|Test_ADC_SHIFT F1_readADC_multimodes:inst2|r_DATAR[9] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "7.949 ns" { AVG[0] {} AVG[0]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|Test_ADC_SHIFT {} F1_readADC_multimodes:inst2|r_DATAR[9] {} } { 0.000ns 0.000ns 1.778ns 0.741ns 0.191ns 3.245ns } { 0.000ns 0.708ns 0.125ns 0.462ns 0.125ns 0.574ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns - " "Info: - Micro clock to output delay of source is 0.235 ns" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 568 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.245 ns - Shortest register register " "Info: - Shortest register to register delay is 1.245 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F1_readADC_multimodes:inst2\|r_DATAR\[9\] 1 REG LC_X4_Y7_N1 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X4_Y7_N1; Fanout = 4; REG Node = 'F1_readADC_multimodes:inst2\|r_DATAR\[9\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { F1_readADC_multimodes:inst2|r_DATAR[9] } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 568 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.582 ns) + CELL(0.663 ns) 1.245 ns F1_readADC_multimodes:inst2\|r_DATAR\[9\] 2 REG LC_X4_Y7_N1 4 " "Info: 2: + IC(0.582 ns) + CELL(0.663 ns) = 1.245 ns; Loc. = LC_X4_Y7_N1; Fanout = 4; REG Node = 'F1_readADC_multimodes:inst2\|r_DATAR\[9\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.245 ns" { F1_readADC_multimodes:inst2|r_DATAR[9] F1_readADC_multimodes:inst2|r_DATAR[9] } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 568 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.663 ns ( 53.25 % ) " "Info: Total cell delay = 0.663 ns ( 53.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.582 ns ( 46.75 % ) " "Info: Total interconnect delay = 0.582 ns ( 46.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.245 ns" { F1_readADC_multimodes:inst2|r_DATAR[9] F1_readADC_multimodes:inst2|r_DATAR[9] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "1.245 ns" { F1_readADC_multimodes:inst2|r_DATAR[9] {} F1_readADC_multimodes:inst2|r_DATAR[9] {} } { 0.000ns 0.582ns } { 0.000ns 0.663ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.138 ns + " "Info: + Micro hold delay of destination is 0.138 ns" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 568 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "16.711 ns" { AVG[0] F1_readADC_multimodes:inst2|Add0~4 F1_readADC_multimodes:inst2|Mux6~3 F1_readADC_multimodes:inst2|Mux6~5 F1_readADC_multimodes:inst2|Mux6 F1_readADC_multimodes:inst2|nFS F1_readADC_multimodes:inst2|AVGen_READ F1_readADC_multimodes:inst2|Test_ADC_SHIFT F1_readADC_multimodes:inst2|r_DATAR[9] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "16.711 ns" { AVG[0] {} AVG[0]~combout {} F1_readADC_multimodes:inst2|Add0~4 {} F1_readADC_multimodes:inst2|Mux6~3 {} F1_readADC_multimodes:inst2|Mux6~5 {} F1_readADC_multimodes:inst2|Mux6 {} F1_readADC_multimodes:inst2|nFS {} F1_readADC_multimodes:inst2|AVGen_READ {} F1_readADC_multimodes:inst2|Test_ADC_SHIFT {} F1_readADC_multimodes:inst2|r_DATAR[9] {} } { 0.000ns 0.000ns 1.748ns 1.090ns 1.905ns 0.475ns 1.558ns 0.694ns 1.310ns 3.245ns } { 0.000ns 0.708ns 0.462ns 0.462ns 0.462ns 0.319ns 0.319ns 0.809ns 0.571ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.949 ns" { AVG[0] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|Test_ADC_SHIFT F1_readADC_multimodes:inst2|r_DATAR[9] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "7.949 ns" { AVG[0] {} AVG[0]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|Test_ADC_SHIFT {} F1_readADC_multimodes:inst2|r_DATAR[9] {} } { 0.000ns 0.000ns 1.778ns 0.741ns 0.191ns 3.245ns } { 0.000ns 0.708ns 0.125ns 0.462ns 0.125ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.245 ns" { F1_readADC_multimodes:inst2|r_DATAR[9] F1_readADC_multimodes:inst2|r_DATAR[9] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "1.245 ns" { F1_readADC_multimodes:inst2|r_DATAR[9] {} F1_readADC_multimodes:inst2|r_DATAR[9] {} } { 0.000ns 0.582ns } { 0.000ns 0.663ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "SR\[0\] 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"SR\[0\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "F1_readADC_multimodes:inst2\|r_DATAR\[9\] F1_readADC_multimodes:inst2\|r_DATAR\[9\] SR\[0\] 7.389 ns " "Info: Found hold time violation between source  pin or register \"F1_readADC_multimodes:inst2\|r_DATAR\[9\]\" and destination pin or register \"F1_readADC_multimodes:inst2\|r_DATAR\[9\]\" for clock \"SR\[0\]\" (Hold time is 7.389 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "8.731 ns + Largest " "Info: + Largest clock skew is 8.731 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SR\[0\] destination 17.374 ns + Longest register " "Info: + Longest clock path from clock \"SR\[0\]\" to destination register is 17.374 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns SR\[0\] 1 CLK PIN_B11 17 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_B11; Fanout = 17; CLK Node = 'SR\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SR[0] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 64 680 848 80 "SR\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.229 ns) + CELL(0.462 ns) 3.399 ns F1_readADC_multimodes:inst2\|Add3~3 2 COMB LC_X8_Y6_N5 1 " "Info: 2: + IC(2.229 ns) + CELL(0.462 ns) = 3.399 ns; Loc. = LC_X8_Y6_N5; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Add3~3'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.691 ns" { SR[0] F1_readADC_multimodes:inst2|Add3~3 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 329 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.166 ns) + CELL(0.125 ns) 4.690 ns F1_readADC_multimodes:inst2\|SEL_RDCLK~2 3 COMB LC_X9_Y7_N0 2 " "Info: 3: + IC(1.166 ns) + CELL(0.125 ns) = 4.690 ns; Loc. = LC_X9_Y7_N0; Fanout = 2; COMB Node = 'F1_readADC_multimodes:inst2\|SEL_RDCLK~2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.291 ns" { F1_readADC_multimodes:inst2|Add3~3 F1_readADC_multimodes:inst2|SEL_RDCLK~2 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 92 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(0.319 ns) 5.509 ns F1_readADC_multimodes:inst2\|Test_SEL_RDCLK\[1\]~3 4 COMB LC_X9_Y7_N1 3 " "Info: 4: + IC(0.500 ns) + CELL(0.319 ns) = 5.509 ns; Loc. = LC_X9_Y7_N1; Fanout = 3; COMB Node = 'F1_readADC_multimodes:inst2\|Test_SEL_RDCLK\[1\]~3'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.819 ns" { F1_readADC_multimodes:inst2|SEL_RDCLK~2 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[1]~3 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.951 ns) + CELL(0.571 ns) 8.031 ns F1_readADC_multimodes:inst2\|Mux14~1 5 COMB LC_X8_Y6_N8 1 " "Info: 5: + IC(1.951 ns) + CELL(0.571 ns) = 8.031 ns; Loc. = LC_X8_Y6_N8; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux14~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.522 ns" { F1_readADC_multimodes:inst2|Test_SEL_RDCLK[1]~3 F1_readADC_multimodes:inst2|Mux14~1 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 334 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.064 ns) + CELL(0.319 ns) 9.414 ns F1_readADC_multimodes:inst2\|Mux14~4 6 COMB LC_X10_Y6_N2 1 " "Info: 6: + IC(1.064 ns) + CELL(0.319 ns) = 9.414 ns; Loc. = LC_X10_Y6_N2; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux14~4'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.383 ns" { F1_readADC_multimodes:inst2|Mux14~1 F1_readADC_multimodes:inst2|Mux14~4 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 334 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.161 ns) + CELL(0.462 ns) 11.037 ns F1_readADC_multimodes:inst2\|Mux14 7 COMB LC_X10_Y7_N2 1 " "Info: 7: + IC(1.161 ns) + CELL(0.462 ns) = 11.037 ns; Loc. = LC_X10_Y7_N2; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux14'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.623 ns" { F1_readADC_multimodes:inst2|Mux14~4 F1_readADC_multimodes:inst2|Mux14 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 334 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.452 ns) + CELL(0.125 ns) 11.614 ns F1_readADC_multimodes:inst2\|ReadCLK~0 8 COMB LC_X10_Y7_N6 1 " "Info: 8: + IC(0.452 ns) + CELL(0.125 ns) = 11.614 ns; Loc. = LC_X10_Y7_N6; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|ReadCLK~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.577 ns" { F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 11.930 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 9 COMB LC_X10_Y7_N7 13 " "Info: 9: + IC(0.191 ns) + CELL(0.125 ns) = 11.930 ns; Loc. = LC_X10_Y7_N7; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.444 ns) + CELL(0.809 ns) 13.183 ns F1_readADC_multimodes:inst2\|T_CNVen_SHFT 10 REG LC_X10_Y7_N8 2 " "Info: 10: + IC(0.444 ns) + CELL(0.809 ns) = 13.183 ns; Loc. = LC_X10_Y7_N8; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|T_CNVen_SHFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.253 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 455 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.372 ns) 13.555 ns F1_readADC_multimodes:inst2\|Test_ADC_SHIFT 11 COMB LC_X10_Y7_N8 25 " "Info: 11: + IC(0.000 ns) + CELL(0.372 ns) = 13.555 ns; Loc. = LC_X10_Y7_N8; Fanout = 25; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ADC_SHIFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.372 ns" { F1_readADC_multimodes:inst2|T_CNVen_SHFT F1_readADC_multimodes:inst2|Test_ADC_SHIFT } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.245 ns) + CELL(0.574 ns) 17.374 ns F1_readADC_multimodes:inst2\|r_DATAR\[9\] 12 REG LC_X4_Y7_N1 4 " "Info: 12: + IC(3.245 ns) + CELL(0.574 ns) = 17.374 ns; Loc. = LC_X4_Y7_N1; Fanout = 4; REG Node = 'F1_readADC_multimodes:inst2\|r_DATAR\[9\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { F1_readADC_multimodes:inst2|Test_ADC_SHIFT F1_readADC_multimodes:inst2|r_DATAR[9] } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 568 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.971 ns ( 28.61 % ) " "Info: Total cell delay = 4.971 ns ( 28.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.403 ns ( 71.39 % ) " "Info: Total interconnect delay = 12.403 ns ( 71.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "17.374 ns" { SR[0] F1_readADC_multimodes:inst2|Add3~3 F1_readADC_multimodes:inst2|SEL_RDCLK~2 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[1]~3 F1_readADC_multimodes:inst2|Mux14~1 F1_readADC_multimodes:inst2|Mux14~4 F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SHFT F1_readADC_multimodes:inst2|Test_ADC_SHIFT F1_readADC_multimodes:inst2|r_DATAR[9] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "17.374 ns" { SR[0] {} SR[0]~combout {} F1_readADC_multimodes:inst2|Add3~3 {} F1_readADC_multimodes:inst2|SEL_RDCLK~2 {} F1_readADC_multimodes:inst2|Test_SEL_RDCLK[1]~3 {} F1_readADC_multimodes:inst2|Mux14~1 {} F1_readADC_multimodes:inst2|Mux14~4 {} F1_readADC_multimodes:inst2|Mux14 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} F1_readADC_multimodes:inst2|Test_ADC_SHIFT {} F1_readADC_multimodes:inst2|r_DATAR[9] {} } { 0.000ns 0.000ns 2.229ns 1.166ns 0.500ns 1.951ns 1.064ns 1.161ns 0.452ns 0.191ns 0.444ns 0.000ns 3.245ns } { 0.000ns 0.708ns 0.462ns 0.125ns 0.319ns 0.571ns 0.319ns 0.462ns 0.125ns 0.125ns 0.809ns 0.372ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SR\[0\] source 8.643 ns - Shortest register " "Info: - Shortest clock path from clock \"SR\[0\]\" to source register is 8.643 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns SR\[0\] 1 CLK PIN_B11 17 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_B11; Fanout = 17; CLK Node = 'SR\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SR[0] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 64 680 848 80 "SR\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.278 ns) + CELL(0.319 ns) 3.305 ns F1_readADC_multimodes:inst2\|Add0~0 2 COMB LC_X9_Y7_N2 13 " "Info: 2: + IC(2.278 ns) + CELL(0.319 ns) = 3.305 ns; Loc. = LC_X9_Y7_N2; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Add0~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.597 ns" { SR[0] F1_readADC_multimodes:inst2|Add0~0 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.741 ns) + CELL(0.462 ns) 4.508 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 3 COMB LC_X10_Y7_N7 13 " "Info: 3: + IC(0.741 ns) + CELL(0.462 ns) = 4.508 ns; Loc. = LC_X10_Y7_N7; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.203 ns" { F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 4.824 ns F1_readADC_multimodes:inst2\|Test_ADC_SHIFT 4 COMB LC_X10_Y7_N8 25 " "Info: 4: + IC(0.191 ns) + CELL(0.125 ns) = 4.824 ns; Loc. = LC_X10_Y7_N8; Fanout = 25; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ADC_SHIFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|Test_ADC_SHIFT } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.245 ns) + CELL(0.574 ns) 8.643 ns F1_readADC_multimodes:inst2\|r_DATAR\[9\] 5 REG LC_X4_Y7_N1 4 " "Info: 5: + IC(3.245 ns) + CELL(0.574 ns) = 8.643 ns; Loc. = LC_X4_Y7_N1; Fanout = 4; REG Node = 'F1_readADC_multimodes:inst2\|r_DATAR\[9\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { F1_readADC_multimodes:inst2|Test_ADC_SHIFT F1_readADC_multimodes:inst2|r_DATAR[9] } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 568 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.188 ns ( 25.32 % ) " "Info: Total cell delay = 2.188 ns ( 25.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.455 ns ( 74.68 % ) " "Info: Total interconnect delay = 6.455 ns ( 74.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "8.643 ns" { SR[0] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|Test_ADC_SHIFT F1_readADC_multimodes:inst2|r_DATAR[9] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "8.643 ns" { SR[0] {} SR[0]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|Test_ADC_SHIFT {} F1_readADC_multimodes:inst2|r_DATAR[9] {} } { 0.000ns 0.000ns 2.278ns 0.741ns 0.191ns 3.245ns } { 0.000ns 0.708ns 0.319ns 0.462ns 0.125ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "17.374 ns" { SR[0] F1_readADC_multimodes:inst2|Add3~3 F1_readADC_multimodes:inst2|SEL_RDCLK~2 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[1]~3 F1_readADC_multimodes:inst2|Mux14~1 F1_readADC_multimodes:inst2|Mux14~4 F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SHFT F1_readADC_multimodes:inst2|Test_ADC_SHIFT F1_readADC_multimodes:inst2|r_DATAR[9] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "17.374 ns" { SR[0] {} SR[0]~combout {} F1_readADC_multimodes:inst2|Add3~3 {} F1_readADC_multimodes:inst2|SEL_RDCLK~2 {} F1_readADC_multimodes:inst2|Test_SEL_RDCLK[1]~3 {} F1_readADC_multimodes:inst2|Mux14~1 {} F1_readADC_multimodes:inst2|Mux14~4 {} F1_readADC_multimodes:inst2|Mux14 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} F1_readADC_multimodes:inst2|Test_ADC_SHIFT {} F1_readADC_multimodes:inst2|r_DATAR[9] {} } { 0.000ns 0.000ns 2.229ns 1.166ns 0.500ns 1.951ns 1.064ns 1.161ns 0.452ns 0.191ns 0.444ns 0.000ns 3.245ns } { 0.000ns 0.708ns 0.462ns 0.125ns 0.319ns 0.571ns 0.319ns 0.462ns 0.125ns 0.125ns 0.809ns 0.372ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "8.643 ns" { SR[0] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|Test_ADC_SHIFT F1_readADC_multimodes:inst2|r_DATAR[9] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "8.643 ns" { SR[0] {} SR[0]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|Test_ADC_SHIFT {} F1_readADC_multimodes:inst2|r_DATAR[9] {} } { 0.000ns 0.000ns 2.278ns 0.741ns 0.191ns 3.245ns } { 0.000ns 0.708ns 0.319ns 0.462ns 0.125ns 0.574ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns - " "Info: - Micro clock to output delay of source is 0.235 ns" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 568 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.245 ns - Shortest register register " "Info: - Shortest register to register delay is 1.245 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F1_readADC_multimodes:inst2\|r_DATAR\[9\] 1 REG LC_X4_Y7_N1 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X4_Y7_N1; Fanout = 4; REG Node = 'F1_readADC_multimodes:inst2\|r_DATAR\[9\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { F1_readADC_multimodes:inst2|r_DATAR[9] } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 568 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.582 ns) + CELL(0.663 ns) 1.245 ns F1_readADC_multimodes:inst2\|r_DATAR\[9\] 2 REG LC_X4_Y7_N1 4 " "Info: 2: + IC(0.582 ns) + CELL(0.663 ns) = 1.245 ns; Loc. = LC_X4_Y7_N1; Fanout = 4; REG Node = 'F1_readADC_multimodes:inst2\|r_DATAR\[9\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.245 ns" { F1_readADC_multimodes:inst2|r_DATAR[9] F1_readADC_multimodes:inst2|r_DATAR[9] } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 568 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.663 ns ( 53.25 % ) " "Info: Total cell delay = 0.663 ns ( 53.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.582 ns ( 46.75 % ) " "Info: Total interconnect delay = 0.582 ns ( 46.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.245 ns" { F1_readADC_multimodes:inst2|r_DATAR[9] F1_readADC_multimodes:inst2|r_DATAR[9] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "1.245 ns" { F1_readADC_multimodes:inst2|r_DATAR[9] {} F1_readADC_multimodes:inst2|r_DATAR[9] {} } { 0.000ns 0.582ns } { 0.000ns 0.663ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.138 ns + " "Info: + Micro hold delay of destination is 0.138 ns" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 568 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "17.374 ns" { SR[0] F1_readADC_multimodes:inst2|Add3~3 F1_readADC_multimodes:inst2|SEL_RDCLK~2 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[1]~3 F1_readADC_multimodes:inst2|Mux14~1 F1_readADC_multimodes:inst2|Mux14~4 F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SHFT F1_readADC_multimodes:inst2|Test_ADC_SHIFT F1_readADC_multimodes:inst2|r_DATAR[9] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "17.374 ns" { SR[0] {} SR[0]~combout {} F1_readADC_multimodes:inst2|Add3~3 {} F1_readADC_multimodes:inst2|SEL_RDCLK~2 {} F1_readADC_multimodes:inst2|Test_SEL_RDCLK[1]~3 {} F1_readADC_multimodes:inst2|Mux14~1 {} F1_readADC_multimodes:inst2|Mux14~4 {} F1_readADC_multimodes:inst2|Mux14 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} F1_readADC_multimodes:inst2|Test_ADC_SHIFT {} F1_readADC_multimodes:inst2|r_DATAR[9] {} } { 0.000ns 0.000ns 2.229ns 1.166ns 0.500ns 1.951ns 1.064ns 1.161ns 0.452ns 0.191ns 0.444ns 0.000ns 3.245ns } { 0.000ns 0.708ns 0.462ns 0.125ns 0.319ns 0.571ns 0.319ns 0.462ns 0.125ns 0.125ns 0.809ns 0.372ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "8.643 ns" { SR[0] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|Test_ADC_SHIFT F1_readADC_multimodes:inst2|r_DATAR[9] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "8.643 ns" { SR[0] {} SR[0]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|Test_ADC_SHIFT {} F1_readADC_multimodes:inst2|r_DATAR[9] {} } { 0.000ns 0.000ns 2.278ns 0.741ns 0.191ns 3.245ns } { 0.000ns 0.708ns 0.319ns 0.462ns 0.125ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.245 ns" { F1_readADC_multimodes:inst2|r_DATAR[9] F1_readADC_multimodes:inst2|r_DATAR[9] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "1.245 ns" { F1_readADC_multimodes:inst2|r_DATAR[9] {} F1_readADC_multimodes:inst2|r_DATAR[9] {} } { 0.000ns 0.582ns } { 0.000ns 0.663ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "SR\[1\] 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"SR\[1\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "F1_readADC_multimodes:inst2\|r_DATAR\[9\] F1_readADC_multimodes:inst2\|r_DATAR\[9\] SR\[1\] 6.971 ns " "Info: Found hold time violation between source  pin or register \"F1_readADC_multimodes:inst2\|r_DATAR\[9\]\" and destination pin or register \"F1_readADC_multimodes:inst2\|r_DATAR\[9\]\" for clock \"SR\[1\]\" (Hold time is 6.971 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "8.313 ns + Largest " "Info: + Largest clock skew is 8.313 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SR\[1\] destination 16.303 ns + Longest register " "Info: + Longest clock path from clock \"SR\[1\]\" to destination register is 16.303 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns SR\[1\] 1 CLK PIN_U9 15 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_U9; Fanout = 15; CLK Node = 'SR\[1\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SR[1] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 64 680 848 80 "SR\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.495 ns) + CELL(0.125 ns) 2.328 ns F1_readADC_multimodes:inst2\|Add3~3 2 COMB LC_X8_Y6_N5 1 " "Info: 2: + IC(1.495 ns) + CELL(0.125 ns) = 2.328 ns; Loc. = LC_X8_Y6_N5; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Add3~3'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.620 ns" { SR[1] F1_readADC_multimodes:inst2|Add3~3 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 329 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.166 ns) + CELL(0.125 ns) 3.619 ns F1_readADC_multimodes:inst2\|SEL_RDCLK~2 3 COMB LC_X9_Y7_N0 2 " "Info: 3: + IC(1.166 ns) + CELL(0.125 ns) = 3.619 ns; Loc. = LC_X9_Y7_N0; Fanout = 2; COMB Node = 'F1_readADC_multimodes:inst2\|SEL_RDCLK~2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.291 ns" { F1_readADC_multimodes:inst2|Add3~3 F1_readADC_multimodes:inst2|SEL_RDCLK~2 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 92 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(0.319 ns) 4.438 ns F1_readADC_multimodes:inst2\|Test_SEL_RDCLK\[1\]~3 4 COMB LC_X9_Y7_N1 3 " "Info: 4: + IC(0.500 ns) + CELL(0.319 ns) = 4.438 ns; Loc. = LC_X9_Y7_N1; Fanout = 3; COMB Node = 'F1_readADC_multimodes:inst2\|Test_SEL_RDCLK\[1\]~3'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.819 ns" { F1_readADC_multimodes:inst2|SEL_RDCLK~2 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[1]~3 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.951 ns) + CELL(0.571 ns) 6.960 ns F1_readADC_multimodes:inst2\|Mux14~1 5 COMB LC_X8_Y6_N8 1 " "Info: 5: + IC(1.951 ns) + CELL(0.571 ns) = 6.960 ns; Loc. = LC_X8_Y6_N8; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux14~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.522 ns" { F1_readADC_multimodes:inst2|Test_SEL_RDCLK[1]~3 F1_readADC_multimodes:inst2|Mux14~1 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 334 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.064 ns) + CELL(0.319 ns) 8.343 ns F1_readADC_multimodes:inst2\|Mux14~4 6 COMB LC_X10_Y6_N2 1 " "Info: 6: + IC(1.064 ns) + CELL(0.319 ns) = 8.343 ns; Loc. = LC_X10_Y6_N2; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux14~4'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.383 ns" { F1_readADC_multimodes:inst2|Mux14~1 F1_readADC_multimodes:inst2|Mux14~4 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 334 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.161 ns) + CELL(0.462 ns) 9.966 ns F1_readADC_multimodes:inst2\|Mux14 7 COMB LC_X10_Y7_N2 1 " "Info: 7: + IC(1.161 ns) + CELL(0.462 ns) = 9.966 ns; Loc. = LC_X10_Y7_N2; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux14'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.623 ns" { F1_readADC_multimodes:inst2|Mux14~4 F1_readADC_multimodes:inst2|Mux14 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 334 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.452 ns) + CELL(0.125 ns) 10.543 ns F1_readADC_multimodes:inst2\|ReadCLK~0 8 COMB LC_X10_Y7_N6 1 " "Info: 8: + IC(0.452 ns) + CELL(0.125 ns) = 10.543 ns; Loc. = LC_X10_Y7_N6; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|ReadCLK~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.577 ns" { F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 10.859 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 9 COMB LC_X10_Y7_N7 13 " "Info: 9: + IC(0.191 ns) + CELL(0.125 ns) = 10.859 ns; Loc. = LC_X10_Y7_N7; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.444 ns) + CELL(0.809 ns) 12.112 ns F1_readADC_multimodes:inst2\|T_CNVen_SHFT 10 REG LC_X10_Y7_N8 2 " "Info: 10: + IC(0.444 ns) + CELL(0.809 ns) = 12.112 ns; Loc. = LC_X10_Y7_N8; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|T_CNVen_SHFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.253 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 455 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.372 ns) 12.484 ns F1_readADC_multimodes:inst2\|Test_ADC_SHIFT 11 COMB LC_X10_Y7_N8 25 " "Info: 11: + IC(0.000 ns) + CELL(0.372 ns) = 12.484 ns; Loc. = LC_X10_Y7_N8; Fanout = 25; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ADC_SHIFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.372 ns" { F1_readADC_multimodes:inst2|T_CNVen_SHFT F1_readADC_multimodes:inst2|Test_ADC_SHIFT } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.245 ns) + CELL(0.574 ns) 16.303 ns F1_readADC_multimodes:inst2\|r_DATAR\[9\] 12 REG LC_X4_Y7_N1 4 " "Info: 12: + IC(3.245 ns) + CELL(0.574 ns) = 16.303 ns; Loc. = LC_X4_Y7_N1; Fanout = 4; REG Node = 'F1_readADC_multimodes:inst2\|r_DATAR\[9\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { F1_readADC_multimodes:inst2|Test_ADC_SHIFT F1_readADC_multimodes:inst2|r_DATAR[9] } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 568 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.634 ns ( 28.42 % ) " "Info: Total cell delay = 4.634 ns ( 28.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.669 ns ( 71.58 % ) " "Info: Total interconnect delay = 11.669 ns ( 71.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "16.303 ns" { SR[1] F1_readADC_multimodes:inst2|Add3~3 F1_readADC_multimodes:inst2|SEL_RDCLK~2 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[1]~3 F1_readADC_multimodes:inst2|Mux14~1 F1_readADC_multimodes:inst2|Mux14~4 F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SHFT F1_readADC_multimodes:inst2|Test_ADC_SHIFT F1_readADC_multimodes:inst2|r_DATAR[9] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "16.303 ns" { SR[1] {} SR[1]~combout {} F1_readADC_multimodes:inst2|Add3~3 {} F1_readADC_multimodes:inst2|SEL_RDCLK~2 {} F1_readADC_multimodes:inst2|Test_SEL_RDCLK[1]~3 {} F1_readADC_multimodes:inst2|Mux14~1 {} F1_readADC_multimodes:inst2|Mux14~4 {} F1_readADC_multimodes:inst2|Mux14 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} F1_readADC_multimodes:inst2|Test_ADC_SHIFT {} F1_readADC_multimodes:inst2|r_DATAR[9] {} } { 0.000ns 0.000ns 1.495ns 1.166ns 0.500ns 1.951ns 1.064ns 1.161ns 0.452ns 0.191ns 0.444ns 0.000ns 3.245ns } { 0.000ns 0.708ns 0.125ns 0.125ns 0.319ns 0.571ns 0.319ns 0.462ns 0.125ns 0.125ns 0.809ns 0.372ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SR\[1\] source 7.990 ns - Shortest register " "Info: - Shortest clock path from clock \"SR\[1\]\" to source register is 7.990 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns SR\[1\] 1 CLK PIN_U9 15 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_U9; Fanout = 15; CLK Node = 'SR\[1\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SR[1] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 64 680 848 80 "SR\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.482 ns) + CELL(0.462 ns) 2.652 ns F1_readADC_multimodes:inst2\|Add0~0 2 COMB LC_X9_Y7_N2 13 " "Info: 2: + IC(1.482 ns) + CELL(0.462 ns) = 2.652 ns; Loc. = LC_X9_Y7_N2; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Add0~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.944 ns" { SR[1] F1_readADC_multimodes:inst2|Add0~0 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.741 ns) + CELL(0.462 ns) 3.855 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 3 COMB LC_X10_Y7_N7 13 " "Info: 3: + IC(0.741 ns) + CELL(0.462 ns) = 3.855 ns; Loc. = LC_X10_Y7_N7; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.203 ns" { F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 4.171 ns F1_readADC_multimodes:inst2\|Test_ADC_SHIFT 4 COMB LC_X10_Y7_N8 25 " "Info: 4: + IC(0.191 ns) + CELL(0.125 ns) = 4.171 ns; Loc. = LC_X10_Y7_N8; Fanout = 25; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ADC_SHIFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|Test_ADC_SHIFT } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.245 ns) + CELL(0.574 ns) 7.990 ns F1_readADC_multimodes:inst2\|r_DATAR\[9\] 5 REG LC_X4_Y7_N1 4 " "Info: 5: + IC(3.245 ns) + CELL(0.574 ns) = 7.990 ns; Loc. = LC_X4_Y7_N1; Fanout = 4; REG Node = 'F1_readADC_multimodes:inst2\|r_DATAR\[9\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { F1_readADC_multimodes:inst2|Test_ADC_SHIFT F1_readADC_multimodes:inst2|r_DATAR[9] } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 568 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.331 ns ( 29.17 % ) " "Info: Total cell delay = 2.331 ns ( 29.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.659 ns ( 70.83 % ) " "Info: Total interconnect delay = 5.659 ns ( 70.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.990 ns" { SR[1] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|Test_ADC_SHIFT F1_readADC_multimodes:inst2|r_DATAR[9] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "7.990 ns" { SR[1] {} SR[1]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|Test_ADC_SHIFT {} F1_readADC_multimodes:inst2|r_DATAR[9] {} } { 0.000ns 0.000ns 1.482ns 0.741ns 0.191ns 3.245ns } { 0.000ns 0.708ns 0.462ns 0.462ns 0.125ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "16.303 ns" { SR[1] F1_readADC_multimodes:inst2|Add3~3 F1_readADC_multimodes:inst2|SEL_RDCLK~2 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[1]~3 F1_readADC_multimodes:inst2|Mux14~1 F1_readADC_multimodes:inst2|Mux14~4 F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SHFT F1_readADC_multimodes:inst2|Test_ADC_SHIFT F1_readADC_multimodes:inst2|r_DATAR[9] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "16.303 ns" { SR[1] {} SR[1]~combout {} F1_readADC_multimodes:inst2|Add3~3 {} F1_readADC_multimodes:inst2|SEL_RDCLK~2 {} F1_readADC_multimodes:inst2|Test_SEL_RDCLK[1]~3 {} F1_readADC_multimodes:inst2|Mux14~1 {} F1_readADC_multimodes:inst2|Mux14~4 {} F1_readADC_multimodes:inst2|Mux14 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} F1_readADC_multimodes:inst2|Test_ADC_SHIFT {} F1_readADC_multimodes:inst2|r_DATAR[9] {} } { 0.000ns 0.000ns 1.495ns 1.166ns 0.500ns 1.951ns 1.064ns 1.161ns 0.452ns 0.191ns 0.444ns 0.000ns 3.245ns } { 0.000ns 0.708ns 0.125ns 0.125ns 0.319ns 0.571ns 0.319ns 0.462ns 0.125ns 0.125ns 0.809ns 0.372ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.990 ns" { SR[1] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|Test_ADC_SHIFT F1_readADC_multimodes:inst2|r_DATAR[9] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "7.990 ns" { SR[1] {} SR[1]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|Test_ADC_SHIFT {} F1_readADC_multimodes:inst2|r_DATAR[9] {} } { 0.000ns 0.000ns 1.482ns 0.741ns 0.191ns 3.245ns } { 0.000ns 0.708ns 0.462ns 0.462ns 0.125ns 0.574ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns - " "Info: - Micro clock to output delay of source is 0.235 ns" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 568 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.245 ns - Shortest register register " "Info: - Shortest register to register delay is 1.245 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F1_readADC_multimodes:inst2\|r_DATAR\[9\] 1 REG LC_X4_Y7_N1 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X4_Y7_N1; Fanout = 4; REG Node = 'F1_readADC_multimodes:inst2\|r_DATAR\[9\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { F1_readADC_multimodes:inst2|r_DATAR[9] } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 568 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.582 ns) + CELL(0.663 ns) 1.245 ns F1_readADC_multimodes:inst2\|r_DATAR\[9\] 2 REG LC_X4_Y7_N1 4 " "Info: 2: + IC(0.582 ns) + CELL(0.663 ns) = 1.245 ns; Loc. = LC_X4_Y7_N1; Fanout = 4; REG Node = 'F1_readADC_multimodes:inst2\|r_DATAR\[9\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.245 ns" { F1_readADC_multimodes:inst2|r_DATAR[9] F1_readADC_multimodes:inst2|r_DATAR[9] } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 568 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.663 ns ( 53.25 % ) " "Info: Total cell delay = 0.663 ns ( 53.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.582 ns ( 46.75 % ) " "Info: Total interconnect delay = 0.582 ns ( 46.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.245 ns" { F1_readADC_multimodes:inst2|r_DATAR[9] F1_readADC_multimodes:inst2|r_DATAR[9] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "1.245 ns" { F1_readADC_multimodes:inst2|r_DATAR[9] {} F1_readADC_multimodes:inst2|r_DATAR[9] {} } { 0.000ns 0.582ns } { 0.000ns 0.663ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.138 ns + " "Info: + Micro hold delay of destination is 0.138 ns" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 568 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "16.303 ns" { SR[1] F1_readADC_multimodes:inst2|Add3~3 F1_readADC_multimodes:inst2|SEL_RDCLK~2 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[1]~3 F1_readADC_multimodes:inst2|Mux14~1 F1_readADC_multimodes:inst2|Mux14~4 F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SHFT F1_readADC_multimodes:inst2|Test_ADC_SHIFT F1_readADC_multimodes:inst2|r_DATAR[9] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "16.303 ns" { SR[1] {} SR[1]~combout {} F1_readADC_multimodes:inst2|Add3~3 {} F1_readADC_multimodes:inst2|SEL_RDCLK~2 {} F1_readADC_multimodes:inst2|Test_SEL_RDCLK[1]~3 {} F1_readADC_multimodes:inst2|Mux14~1 {} F1_readADC_multimodes:inst2|Mux14~4 {} F1_readADC_multimodes:inst2|Mux14 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} F1_readADC_multimodes:inst2|Test_ADC_SHIFT {} F1_readADC_multimodes:inst2|r_DATAR[9] {} } { 0.000ns 0.000ns 1.495ns 1.166ns 0.500ns 1.951ns 1.064ns 1.161ns 0.452ns 0.191ns 0.444ns 0.000ns 3.245ns } { 0.000ns 0.708ns 0.125ns 0.125ns 0.319ns 0.571ns 0.319ns 0.462ns 0.125ns 0.125ns 0.809ns 0.372ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.990 ns" { SR[1] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|Test_ADC_SHIFT F1_readADC_multimodes:inst2|r_DATAR[9] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "7.990 ns" { SR[1] {} SR[1]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|Test_ADC_SHIFT {} F1_readADC_multimodes:inst2|r_DATAR[9] {} } { 0.000ns 0.000ns 1.482ns 0.741ns 0.191ns 3.245ns } { 0.000ns 0.708ns 0.462ns 0.462ns 0.125ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.245 ns" { F1_readADC_multimodes:inst2|r_DATAR[9] F1_readADC_multimodes:inst2|r_DATAR[9] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "1.245 ns" { F1_readADC_multimodes:inst2|r_DATAR[9] {} F1_readADC_multimodes:inst2|r_DATAR[9] {} } { 0.000ns 0.582ns } { 0.000ns 0.663ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "AVG\[1\] 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"AVG\[1\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "F1_readADC_multimodes:inst2\|r_DATAR\[9\] F1_readADC_multimodes:inst2\|r_DATAR\[9\] AVG\[1\] 6.619 ns " "Info: Found hold time violation between source  pin or register \"F1_readADC_multimodes:inst2\|r_DATAR\[9\]\" and destination pin or register \"F1_readADC_multimodes:inst2\|r_DATAR\[9\]\" for clock \"AVG\[1\]\" (Hold time is 6.619 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "7.961 ns + Largest " "Info: + Largest clock skew is 7.961 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AVG\[1\] destination 16.966 ns + Longest register " "Info: + Longest clock path from clock \"AVG\[1\]\" to destination register is 16.966 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns AVG\[1\] 1 CLK PIN_J15 20 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_J15; Fanout = 20; CLK Node = 'AVG\[1\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[1] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 80 680 848 96 "AVG\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.431 ns) + CELL(0.319 ns) 3.458 ns F1_readADC_multimodes:inst2\|Equal2~0 2 COMB LC_X9_Y7_N7 11 " "Info: 2: + IC(2.431 ns) + CELL(0.319 ns) = 3.458 ns; Loc. = LC_X9_Y7_N7; Fanout = 11; COMB Node = 'F1_readADC_multimodes:inst2\|Equal2~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.750 ns" { AVG[1] F1_readADC_multimodes:inst2|Equal2~0 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 324 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.505 ns) + CELL(0.319 ns) 4.282 ns F1_readADC_multimodes:inst2\|SEL_RDCLK~2 3 COMB LC_X9_Y7_N0 2 " "Info: 3: + IC(0.505 ns) + CELL(0.319 ns) = 4.282 ns; Loc. = LC_X9_Y7_N0; Fanout = 2; COMB Node = 'F1_readADC_multimodes:inst2\|SEL_RDCLK~2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.824 ns" { F1_readADC_multimodes:inst2|Equal2~0 F1_readADC_multimodes:inst2|SEL_RDCLK~2 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 92 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(0.319 ns) 5.101 ns F1_readADC_multimodes:inst2\|Test_SEL_RDCLK\[1\]~3 4 COMB LC_X9_Y7_N1 3 " "Info: 4: + IC(0.500 ns) + CELL(0.319 ns) = 5.101 ns; Loc. = LC_X9_Y7_N1; Fanout = 3; COMB Node = 'F1_readADC_multimodes:inst2\|Test_SEL_RDCLK\[1\]~3'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.819 ns" { F1_readADC_multimodes:inst2|SEL_RDCLK~2 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[1]~3 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.951 ns) + CELL(0.571 ns) 7.623 ns F1_readADC_multimodes:inst2\|Mux14~1 5 COMB LC_X8_Y6_N8 1 " "Info: 5: + IC(1.951 ns) + CELL(0.571 ns) = 7.623 ns; Loc. = LC_X8_Y6_N8; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux14~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.522 ns" { F1_readADC_multimodes:inst2|Test_SEL_RDCLK[1]~3 F1_readADC_multimodes:inst2|Mux14~1 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 334 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.064 ns) + CELL(0.319 ns) 9.006 ns F1_readADC_multimodes:inst2\|Mux14~4 6 COMB LC_X10_Y6_N2 1 " "Info: 6: + IC(1.064 ns) + CELL(0.319 ns) = 9.006 ns; Loc. = LC_X10_Y6_N2; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux14~4'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.383 ns" { F1_readADC_multimodes:inst2|Mux14~1 F1_readADC_multimodes:inst2|Mux14~4 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 334 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.161 ns) + CELL(0.462 ns) 10.629 ns F1_readADC_multimodes:inst2\|Mux14 7 COMB LC_X10_Y7_N2 1 " "Info: 7: + IC(1.161 ns) + CELL(0.462 ns) = 10.629 ns; Loc. = LC_X10_Y7_N2; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux14'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.623 ns" { F1_readADC_multimodes:inst2|Mux14~4 F1_readADC_multimodes:inst2|Mux14 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 334 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.452 ns) + CELL(0.125 ns) 11.206 ns F1_readADC_multimodes:inst2\|ReadCLK~0 8 COMB LC_X10_Y7_N6 1 " "Info: 8: + IC(0.452 ns) + CELL(0.125 ns) = 11.206 ns; Loc. = LC_X10_Y7_N6; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|ReadCLK~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.577 ns" { F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 11.522 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 9 COMB LC_X10_Y7_N7 13 " "Info: 9: + IC(0.191 ns) + CELL(0.125 ns) = 11.522 ns; Loc. = LC_X10_Y7_N7; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.444 ns) + CELL(0.809 ns) 12.775 ns F1_readADC_multimodes:inst2\|T_CNVen_SHFT 10 REG LC_X10_Y7_N8 2 " "Info: 10: + IC(0.444 ns) + CELL(0.809 ns) = 12.775 ns; Loc. = LC_X10_Y7_N8; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|T_CNVen_SHFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.253 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 455 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.372 ns) 13.147 ns F1_readADC_multimodes:inst2\|Test_ADC_SHIFT 11 COMB LC_X10_Y7_N8 25 " "Info: 11: + IC(0.000 ns) + CELL(0.372 ns) = 13.147 ns; Loc. = LC_X10_Y7_N8; Fanout = 25; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ADC_SHIFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.372 ns" { F1_readADC_multimodes:inst2|T_CNVen_SHFT F1_readADC_multimodes:inst2|Test_ADC_SHIFT } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.245 ns) + CELL(0.574 ns) 16.966 ns F1_readADC_multimodes:inst2\|r_DATAR\[9\] 12 REG LC_X4_Y7_N1 4 " "Info: 12: + IC(3.245 ns) + CELL(0.574 ns) = 16.966 ns; Loc. = LC_X4_Y7_N1; Fanout = 4; REG Node = 'F1_readADC_multimodes:inst2\|r_DATAR\[9\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { F1_readADC_multimodes:inst2|Test_ADC_SHIFT F1_readADC_multimodes:inst2|r_DATAR[9] } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 568 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.022 ns ( 29.60 % ) " "Info: Total cell delay = 5.022 ns ( 29.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.944 ns ( 70.40 % ) " "Info: Total interconnect delay = 11.944 ns ( 70.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "16.966 ns" { AVG[1] F1_readADC_multimodes:inst2|Equal2~0 F1_readADC_multimodes:inst2|SEL_RDCLK~2 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[1]~3 F1_readADC_multimodes:inst2|Mux14~1 F1_readADC_multimodes:inst2|Mux14~4 F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SHFT F1_readADC_multimodes:inst2|Test_ADC_SHIFT F1_readADC_multimodes:inst2|r_DATAR[9] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "16.966 ns" { AVG[1] {} AVG[1]~combout {} F1_readADC_multimodes:inst2|Equal2~0 {} F1_readADC_multimodes:inst2|SEL_RDCLK~2 {} F1_readADC_multimodes:inst2|Test_SEL_RDCLK[1]~3 {} F1_readADC_multimodes:inst2|Mux14~1 {} F1_readADC_multimodes:inst2|Mux14~4 {} F1_readADC_multimodes:inst2|Mux14 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} F1_readADC_multimodes:inst2|Test_ADC_SHIFT {} F1_readADC_multimodes:inst2|r_DATAR[9] {} } { 0.000ns 0.000ns 2.431ns 0.505ns 0.500ns 1.951ns 1.064ns 1.161ns 0.452ns 0.191ns 0.444ns 0.000ns 3.245ns } { 0.000ns 0.708ns 0.319ns 0.319ns 0.319ns 0.571ns 0.319ns 0.462ns 0.125ns 0.125ns 0.809ns 0.372ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AVG\[1\] source 9.005 ns - Shortest register " "Info: - Shortest clock path from clock \"AVG\[1\]\" to source register is 9.005 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns AVG\[1\] 1 CLK PIN_J15 20 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_J15; Fanout = 20; CLK Node = 'AVG\[1\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[1] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 80 680 848 96 "AVG\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.388 ns) + CELL(0.571 ns) 3.667 ns F1_readADC_multimodes:inst2\|Add0~0 2 COMB LC_X9_Y7_N2 13 " "Info: 2: + IC(2.388 ns) + CELL(0.571 ns) = 3.667 ns; Loc. = LC_X9_Y7_N2; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Add0~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.959 ns" { AVG[1] F1_readADC_multimodes:inst2|Add0~0 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.741 ns) + CELL(0.462 ns) 4.870 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 3 COMB LC_X10_Y7_N7 13 " "Info: 3: + IC(0.741 ns) + CELL(0.462 ns) = 4.870 ns; Loc. = LC_X10_Y7_N7; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.203 ns" { F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 5.186 ns F1_readADC_multimodes:inst2\|Test_ADC_SHIFT 4 COMB LC_X10_Y7_N8 25 " "Info: 4: + IC(0.191 ns) + CELL(0.125 ns) = 5.186 ns; Loc. = LC_X10_Y7_N8; Fanout = 25; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ADC_SHIFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|Test_ADC_SHIFT } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.245 ns) + CELL(0.574 ns) 9.005 ns F1_readADC_multimodes:inst2\|r_DATAR\[9\] 5 REG LC_X4_Y7_N1 4 " "Info: 5: + IC(3.245 ns) + CELL(0.574 ns) = 9.005 ns; Loc. = LC_X4_Y7_N1; Fanout = 4; REG Node = 'F1_readADC_multimodes:inst2\|r_DATAR\[9\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { F1_readADC_multimodes:inst2|Test_ADC_SHIFT F1_readADC_multimodes:inst2|r_DATAR[9] } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 568 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.440 ns ( 27.10 % ) " "Info: Total cell delay = 2.440 ns ( 27.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.565 ns ( 72.90 % ) " "Info: Total interconnect delay = 6.565 ns ( 72.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "9.005 ns" { AVG[1] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|Test_ADC_SHIFT F1_readADC_multimodes:inst2|r_DATAR[9] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "9.005 ns" { AVG[1] {} AVG[1]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|Test_ADC_SHIFT {} F1_readADC_multimodes:inst2|r_DATAR[9] {} } { 0.000ns 0.000ns 2.388ns 0.741ns 0.191ns 3.245ns } { 0.000ns 0.708ns 0.571ns 0.462ns 0.125ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "16.966 ns" { AVG[1] F1_readADC_multimodes:inst2|Equal2~0 F1_readADC_multimodes:inst2|SEL_RDCLK~2 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[1]~3 F1_readADC_multimodes:inst2|Mux14~1 F1_readADC_multimodes:inst2|Mux14~4 F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SHFT F1_readADC_multimodes:inst2|Test_ADC_SHIFT F1_readADC_multimodes:inst2|r_DATAR[9] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "16.966 ns" { AVG[1] {} AVG[1]~combout {} F1_readADC_multimodes:inst2|Equal2~0 {} F1_readADC_multimodes:inst2|SEL_RDCLK~2 {} F1_readADC_multimodes:inst2|Test_SEL_RDCLK[1]~3 {} F1_readADC_multimodes:inst2|Mux14~1 {} F1_readADC_multimodes:inst2|Mux14~4 {} F1_readADC_multimodes:inst2|Mux14 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} F1_readADC_multimodes:inst2|Test_ADC_SHIFT {} F1_readADC_multimodes:inst2|r_DATAR[9] {} } { 0.000ns 0.000ns 2.431ns 0.505ns 0.500ns 1.951ns 1.064ns 1.161ns 0.452ns 0.191ns 0.444ns 0.000ns 3.245ns } { 0.000ns 0.708ns 0.319ns 0.319ns 0.319ns 0.571ns 0.319ns 0.462ns 0.125ns 0.125ns 0.809ns 0.372ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "9.005 ns" { AVG[1] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|Test_ADC_SHIFT F1_readADC_multimodes:inst2|r_DATAR[9] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "9.005 ns" { AVG[1] {} AVG[1]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|Test_ADC_SHIFT {} F1_readADC_multimodes:inst2|r_DATAR[9] {} } { 0.000ns 0.000ns 2.388ns 0.741ns 0.191ns 3.245ns } { 0.000ns 0.708ns 0.571ns 0.462ns 0.125ns 0.574ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns - " "Info: - Micro clock to output delay of source is 0.235 ns" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 568 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.245 ns - Shortest register register " "Info: - Shortest register to register delay is 1.245 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F1_readADC_multimodes:inst2\|r_DATAR\[9\] 1 REG LC_X4_Y7_N1 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X4_Y7_N1; Fanout = 4; REG Node = 'F1_readADC_multimodes:inst2\|r_DATAR\[9\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { F1_readADC_multimodes:inst2|r_DATAR[9] } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 568 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.582 ns) + CELL(0.663 ns) 1.245 ns F1_readADC_multimodes:inst2\|r_DATAR\[9\] 2 REG LC_X4_Y7_N1 4 " "Info: 2: + IC(0.582 ns) + CELL(0.663 ns) = 1.245 ns; Loc. = LC_X4_Y7_N1; Fanout = 4; REG Node = 'F1_readADC_multimodes:inst2\|r_DATAR\[9\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.245 ns" { F1_readADC_multimodes:inst2|r_DATAR[9] F1_readADC_multimodes:inst2|r_DATAR[9] } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 568 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.663 ns ( 53.25 % ) " "Info: Total cell delay = 0.663 ns ( 53.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.582 ns ( 46.75 % ) " "Info: Total interconnect delay = 0.582 ns ( 46.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.245 ns" { F1_readADC_multimodes:inst2|r_DATAR[9] F1_readADC_multimodes:inst2|r_DATAR[9] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "1.245 ns" { F1_readADC_multimodes:inst2|r_DATAR[9] {} F1_readADC_multimodes:inst2|r_DATAR[9] {} } { 0.000ns 0.582ns } { 0.000ns 0.663ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.138 ns + " "Info: + Micro hold delay of destination is 0.138 ns" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 568 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "16.966 ns" { AVG[1] F1_readADC_multimodes:inst2|Equal2~0 F1_readADC_multimodes:inst2|SEL_RDCLK~2 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[1]~3 F1_readADC_multimodes:inst2|Mux14~1 F1_readADC_multimodes:inst2|Mux14~4 F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SHFT F1_readADC_multimodes:inst2|Test_ADC_SHIFT F1_readADC_multimodes:inst2|r_DATAR[9] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "16.966 ns" { AVG[1] {} AVG[1]~combout {} F1_readADC_multimodes:inst2|Equal2~0 {} F1_readADC_multimodes:inst2|SEL_RDCLK~2 {} F1_readADC_multimodes:inst2|Test_SEL_RDCLK[1]~3 {} F1_readADC_multimodes:inst2|Mux14~1 {} F1_readADC_multimodes:inst2|Mux14~4 {} F1_readADC_multimodes:inst2|Mux14 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} F1_readADC_multimodes:inst2|Test_ADC_SHIFT {} F1_readADC_multimodes:inst2|r_DATAR[9] {} } { 0.000ns 0.000ns 2.431ns 0.505ns 0.500ns 1.951ns 1.064ns 1.161ns 0.452ns 0.191ns 0.444ns 0.000ns 3.245ns } { 0.000ns 0.708ns 0.319ns 0.319ns 0.319ns 0.571ns 0.319ns 0.462ns 0.125ns 0.125ns 0.809ns 0.372ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "9.005 ns" { AVG[1] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|Test_ADC_SHIFT F1_readADC_multimodes:inst2|r_DATAR[9] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "9.005 ns" { AVG[1] {} AVG[1]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|Test_ADC_SHIFT {} F1_readADC_multimodes:inst2|r_DATAR[9] {} } { 0.000ns 0.000ns 2.388ns 0.741ns 0.191ns 3.245ns } { 0.000ns 0.708ns 0.571ns 0.462ns 0.125ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.245 ns" { F1_readADC_multimodes:inst2|r_DATAR[9] F1_readADC_multimodes:inst2|r_DATAR[9] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "1.245 ns" { F1_readADC_multimodes:inst2|r_DATAR[9] {} F1_readADC_multimodes:inst2|r_DATAR[9] {} } { 0.000ns 0.582ns } { 0.000ns 0.663ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "MCLK 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"MCLK\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "F1_readADC_multimodes:inst2\|MCLK_div_Clear F1_readADC_multimodes:inst2\|CNVen_SHFT MCLK 6.865 ns " "Info: Found hold time violation between source  pin or register \"F1_readADC_multimodes:inst2\|MCLK_div_Clear\" and destination pin or register \"F1_readADC_multimodes:inst2\|CNVen_SHFT\" for clock \"MCLK\" (Hold time is 6.865 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "8.304 ns + Largest " "Info: + Largest clock skew is 8.304 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "MCLK destination 10.776 ns + Longest register " "Info: + Longest clock path from clock \"MCLK\" to destination register is 10.776 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns MCLK 1 CLK PIN_J6 35 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_J6; Fanout = 35; CLK Node = 'MCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MCLK } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 176 168 336 192 "MCLK" "" } { 40 848 904 56 "MCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.171 ns) + CELL(0.809 ns) 2.707 ns F1_readADC_multimodes:inst2\|MCLK_divider\[1\] 2 REG LC_X10_Y6_N4 5 " "Info: 2: + IC(1.171 ns) + CELL(0.809 ns) = 2.707 ns; Loc. = LC_X10_Y6_N4; Fanout = 5; REG Node = 'F1_readADC_multimodes:inst2\|MCLK_divider\[1\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.980 ns" { MCLK F1_readADC_multimodes:inst2|MCLK_divider[1] } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 239 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.229 ns) + CELL(0.462 ns) 4.398 ns F1_readADC_multimodes:inst2\|Mux14~1 3 COMB LC_X8_Y6_N8 1 " "Info: 3: + IC(1.229 ns) + CELL(0.462 ns) = 4.398 ns; Loc. = LC_X8_Y6_N8; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux14~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.691 ns" { F1_readADC_multimodes:inst2|MCLK_divider[1] F1_readADC_multimodes:inst2|Mux14~1 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 334 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.064 ns) + CELL(0.319 ns) 5.781 ns F1_readADC_multimodes:inst2\|Mux14~4 4 COMB LC_X10_Y6_N2 1 " "Info: 4: + IC(1.064 ns) + CELL(0.319 ns) = 5.781 ns; Loc. = LC_X10_Y6_N2; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux14~4'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.383 ns" { F1_readADC_multimodes:inst2|Mux14~1 F1_readADC_multimodes:inst2|Mux14~4 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 334 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.161 ns) + CELL(0.462 ns) 7.404 ns F1_readADC_multimodes:inst2\|Mux14 5 COMB LC_X10_Y7_N2 1 " "Info: 5: + IC(1.161 ns) + CELL(0.462 ns) = 7.404 ns; Loc. = LC_X10_Y7_N2; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux14'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.623 ns" { F1_readADC_multimodes:inst2|Mux14~4 F1_readADC_multimodes:inst2|Mux14 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 334 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.452 ns) + CELL(0.125 ns) 7.981 ns F1_readADC_multimodes:inst2\|ReadCLK~0 6 COMB LC_X10_Y7_N6 1 " "Info: 6: + IC(0.452 ns) + CELL(0.125 ns) = 7.981 ns; Loc. = LC_X10_Y7_N6; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|ReadCLK~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.577 ns" { F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 8.297 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 7 COMB LC_X10_Y7_N7 13 " "Info: 7: + IC(0.191 ns) + CELL(0.125 ns) = 8.297 ns; Loc. = LC_X10_Y7_N7; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.905 ns) + CELL(0.574 ns) 10.776 ns F1_readADC_multimodes:inst2\|CNVen_SHFT 8 REG LC_X5_Y9_N3 2 " "Info: 8: + IC(1.905 ns) + CELL(0.574 ns) = 10.776 ns; Loc. = LC_X5_Y9_N3; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|CNVen_SHFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.479 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 419 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.603 ns ( 33.44 % ) " "Info: Total cell delay = 3.603 ns ( 33.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.173 ns ( 66.56 % ) " "Info: Total interconnect delay = 7.173 ns ( 66.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.776 ns" { MCLK F1_readADC_multimodes:inst2|MCLK_divider[1] F1_readADC_multimodes:inst2|Mux14~1 F1_readADC_multimodes:inst2|Mux14~4 F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "10.776 ns" { MCLK {} MCLK~combout {} F1_readADC_multimodes:inst2|MCLK_divider[1] {} F1_readADC_multimodes:inst2|Mux14~1 {} F1_readADC_multimodes:inst2|Mux14~4 {} F1_readADC_multimodes:inst2|Mux14 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|CNVen_SHFT {} } { 0.000ns 0.000ns 1.171ns 1.229ns 1.064ns 1.161ns 0.452ns 0.191ns 1.905ns } { 0.000ns 0.727ns 0.809ns 0.462ns 0.319ns 0.462ns 0.125ns 0.125ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "MCLK source 2.472 ns - Shortest register " "Info: - Shortest clock path from clock \"MCLK\" to source register is 2.472 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns MCLK 1 CLK PIN_J6 35 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_J6; Fanout = 35; CLK Node = 'MCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MCLK } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 176 168 336 192 "MCLK" "" } { 40 848 904 56 "MCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.171 ns) + CELL(0.574 ns) 2.472 ns F1_readADC_multimodes:inst2\|MCLK_div_Clear 2 REG LC_X5_Y9_N7 19 " "Info: 2: + IC(1.171 ns) + CELL(0.574 ns) = 2.472 ns; Loc. = LC_X5_Y9_N7; Fanout = 19; REG Node = 'F1_readADC_multimodes:inst2\|MCLK_div_Clear'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.745 ns" { MCLK F1_readADC_multimodes:inst2|MCLK_div_Clear } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.301 ns ( 52.63 % ) " "Info: Total cell delay = 1.301 ns ( 52.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.171 ns ( 47.37 % ) " "Info: Total interconnect delay = 1.171 ns ( 47.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { MCLK F1_readADC_multimodes:inst2|MCLK_div_Clear } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { MCLK {} MCLK~combout {} F1_readADC_multimodes:inst2|MCLK_div_Clear {} } { 0.000ns 0.000ns 1.171ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.776 ns" { MCLK F1_readADC_multimodes:inst2|MCLK_divider[1] F1_readADC_multimodes:inst2|Mux14~1 F1_readADC_multimodes:inst2|Mux14~4 F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "10.776 ns" { MCLK {} MCLK~combout {} F1_readADC_multimodes:inst2|MCLK_divider[1] {} F1_readADC_multimodes:inst2|Mux14~1 {} F1_readADC_multimodes:inst2|Mux14~4 {} F1_readADC_multimodes:inst2|Mux14 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|CNVen_SHFT {} } { 0.000ns 0.000ns 1.171ns 1.229ns 1.064ns 1.161ns 0.452ns 0.191ns 1.905ns } { 0.000ns 0.727ns 0.809ns 0.462ns 0.319ns 0.462ns 0.125ns 0.125ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { MCLK F1_readADC_multimodes:inst2|MCLK_div_Clear } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { MCLK {} MCLK~combout {} F1_readADC_multimodes:inst2|MCLK_div_Clear {} } { 0.000ns 0.000ns 1.171ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns - " "Info: - Micro clock to output delay of source is 0.235 ns" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 74 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.342 ns - Shortest register register " "Info: - Shortest register to register delay is 1.342 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F1_readADC_multimodes:inst2\|MCLK_div_Clear 1 REG LC_X5_Y9_N7 19 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y9_N7; Fanout = 19; REG Node = 'F1_readADC_multimodes:inst2\|MCLK_div_Clear'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { F1_readADC_multimodes:inst2|MCLK_div_Clear } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.565 ns) + CELL(0.777 ns) 1.342 ns F1_readADC_multimodes:inst2\|CNVen_SHFT 2 REG LC_X5_Y9_N3 2 " "Info: 2: + IC(0.565 ns) + CELL(0.777 ns) = 1.342 ns; Loc. = LC_X5_Y9_N3; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|CNVen_SHFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.342 ns" { F1_readADC_multimodes:inst2|MCLK_div_Clear F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 419 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.777 ns ( 57.90 % ) " "Info: Total cell delay = 0.777 ns ( 57.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.565 ns ( 42.10 % ) " "Info: Total interconnect delay = 0.565 ns ( 42.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.342 ns" { F1_readADC_multimodes:inst2|MCLK_div_Clear F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "1.342 ns" { F1_readADC_multimodes:inst2|MCLK_div_Clear {} F1_readADC_multimodes:inst2|CNVen_SHFT {} } { 0.000ns 0.565ns } { 0.000ns 0.777ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.138 ns + " "Info: + Micro hold delay of destination is 0.138 ns" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 419 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.776 ns" { MCLK F1_readADC_multimodes:inst2|MCLK_divider[1] F1_readADC_multimodes:inst2|Mux14~1 F1_readADC_multimodes:inst2|Mux14~4 F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "10.776 ns" { MCLK {} MCLK~combout {} F1_readADC_multimodes:inst2|MCLK_divider[1] {} F1_readADC_multimodes:inst2|Mux14~1 {} F1_readADC_multimodes:inst2|Mux14~4 {} F1_readADC_multimodes:inst2|Mux14 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|CNVen_SHFT {} } { 0.000ns 0.000ns 1.171ns 1.229ns 1.064ns 1.161ns 0.452ns 0.191ns 1.905ns } { 0.000ns 0.727ns 0.809ns 0.462ns 0.319ns 0.462ns 0.125ns 0.125ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { MCLK F1_readADC_multimodes:inst2|MCLK_div_Clear } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { MCLK {} MCLK~combout {} F1_readADC_multimodes:inst2|MCLK_div_Clear {} } { 0.000ns 0.000ns 1.171ns } { 0.000ns 0.727ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.342 ns" { F1_readADC_multimodes:inst2|MCLK_div_Clear F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "1.342 ns" { F1_readADC_multimodes:inst2|MCLK_div_Clear {} F1_readADC_multimodes:inst2|CNVen_SHFT {} } { 0.000ns 0.565ns } { 0.000ns 0.777ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "SR\[2\] 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"SR\[2\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "F1_readADC_multimodes:inst2\|r_DATAR\[9\] F1_readADC_multimodes:inst2\|r_DATAR\[9\] SR\[2\] 6.895 ns " "Info: Found hold time violation between source  pin or register \"F1_readADC_multimodes:inst2\|r_DATAR\[9\]\" and destination pin or register \"F1_readADC_multimodes:inst2\|r_DATAR\[9\]\" for clock \"SR\[2\]\" (Hold time is 6.895 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "8.237 ns + Largest " "Info: + Largest clock skew is 8.237 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SR\[2\] destination 15.381 ns + Longest register " "Info: + Longest clock path from clock \"SR\[2\]\" to destination register is 15.381 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns SR\[2\] 1 CLK PIN_L5 19 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_L5; Fanout = 19; CLK Node = 'SR\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SR[2] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 64 680 848 80 "SR\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.989 ns) + CELL(0.462 ns) 3.159 ns F1_readADC_multimodes:inst2\|Add3~2 2 COMB LC_X9_Y7_N3 3 " "Info: 2: + IC(1.989 ns) + CELL(0.462 ns) = 3.159 ns; Loc. = LC_X9_Y7_N3; Fanout = 3; COMB Node = 'F1_readADC_multimodes:inst2\|Add3~2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.451 ns" { SR[2] F1_readADC_multimodes:inst2|Add3~2 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 329 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.456 ns) + CELL(0.125 ns) 3.740 ns F1_readADC_multimodes:inst2\|Add2~1 3 COMB LC_X9_Y7_N9 1 " "Info: 3: + IC(0.456 ns) + CELL(0.125 ns) = 3.740 ns; Loc. = LC_X9_Y7_N9; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Add2~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.581 ns" { F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 325 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.730 ns) + CELL(0.319 ns) 4.789 ns F1_readADC_multimodes:inst2\|SEL_RDCLK~1 4 COMB LC_X10_Y7_N3 2 " "Info: 4: + IC(0.730 ns) + CELL(0.319 ns) = 4.789 ns; Loc. = LC_X10_Y7_N3; Fanout = 2; COMB Node = 'F1_readADC_multimodes:inst2\|SEL_RDCLK~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.049 ns" { F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 92 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.150 ns) + CELL(0.319 ns) 6.258 ns F1_readADC_multimodes:inst2\|Test_SEL_RDCLK\[2\]~2 5 COMB LC_X9_Y6_N2 2 " "Info: 5: + IC(1.150 ns) + CELL(0.319 ns) = 6.258 ns; Loc. = LC_X9_Y6_N2; Fanout = 2; COMB Node = 'F1_readADC_multimodes:inst2\|Test_SEL_RDCLK\[2\]~2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.469 ns" { F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.701 ns) + CELL(0.462 ns) 7.421 ns F1_readADC_multimodes:inst2\|Mux14~4 6 COMB LC_X10_Y6_N2 1 " "Info: 6: + IC(0.701 ns) + CELL(0.462 ns) = 7.421 ns; Loc. = LC_X10_Y6_N2; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux14~4'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.163 ns" { F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 F1_readADC_multimodes:inst2|Mux14~4 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 334 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.161 ns) + CELL(0.462 ns) 9.044 ns F1_readADC_multimodes:inst2\|Mux14 7 COMB LC_X10_Y7_N2 1 " "Info: 7: + IC(1.161 ns) + CELL(0.462 ns) = 9.044 ns; Loc. = LC_X10_Y7_N2; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux14'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.623 ns" { F1_readADC_multimodes:inst2|Mux14~4 F1_readADC_multimodes:inst2|Mux14 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 334 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.452 ns) + CELL(0.125 ns) 9.621 ns F1_readADC_multimodes:inst2\|ReadCLK~0 8 COMB LC_X10_Y7_N6 1 " "Info: 8: + IC(0.452 ns) + CELL(0.125 ns) = 9.621 ns; Loc. = LC_X10_Y7_N6; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|ReadCLK~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.577 ns" { F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 9.937 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 9 COMB LC_X10_Y7_N7 13 " "Info: 9: + IC(0.191 ns) + CELL(0.125 ns) = 9.937 ns; Loc. = LC_X10_Y7_N7; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.444 ns) + CELL(0.809 ns) 11.190 ns F1_readADC_multimodes:inst2\|T_CNVen_SHFT 10 REG LC_X10_Y7_N8 2 " "Info: 10: + IC(0.444 ns) + CELL(0.809 ns) = 11.190 ns; Loc. = LC_X10_Y7_N8; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|T_CNVen_SHFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.253 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 455 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.372 ns) 11.562 ns F1_readADC_multimodes:inst2\|Test_ADC_SHIFT 11 COMB LC_X10_Y7_N8 25 " "Info: 11: + IC(0.000 ns) + CELL(0.372 ns) = 11.562 ns; Loc. = LC_X10_Y7_N8; Fanout = 25; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ADC_SHIFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.372 ns" { F1_readADC_multimodes:inst2|T_CNVen_SHFT F1_readADC_multimodes:inst2|Test_ADC_SHIFT } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.245 ns) + CELL(0.574 ns) 15.381 ns F1_readADC_multimodes:inst2\|r_DATAR\[9\] 12 REG LC_X4_Y7_N1 4 " "Info: 12: + IC(3.245 ns) + CELL(0.574 ns) = 15.381 ns; Loc. = LC_X4_Y7_N1; Fanout = 4; REG Node = 'F1_readADC_multimodes:inst2\|r_DATAR\[9\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { F1_readADC_multimodes:inst2|Test_ADC_SHIFT F1_readADC_multimodes:inst2|r_DATAR[9] } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 568 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.862 ns ( 31.61 % ) " "Info: Total cell delay = 4.862 ns ( 31.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.519 ns ( 68.39 % ) " "Info: Total interconnect delay = 10.519 ns ( 68.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "15.381 ns" { SR[2] F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 F1_readADC_multimodes:inst2|Mux14~4 F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SHFT F1_readADC_multimodes:inst2|Test_ADC_SHIFT F1_readADC_multimodes:inst2|r_DATAR[9] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "15.381 ns" { SR[2] {} SR[2]~combout {} F1_readADC_multimodes:inst2|Add3~2 {} F1_readADC_multimodes:inst2|Add2~1 {} F1_readADC_multimodes:inst2|SEL_RDCLK~1 {} F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 {} F1_readADC_multimodes:inst2|Mux14~4 {} F1_readADC_multimodes:inst2|Mux14 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} F1_readADC_multimodes:inst2|Test_ADC_SHIFT {} F1_readADC_multimodes:inst2|r_DATAR[9] {} } { 0.000ns 0.000ns 1.989ns 0.456ns 0.730ns 1.150ns 0.701ns 1.161ns 0.452ns 0.191ns 0.444ns 0.000ns 3.245ns } { 0.000ns 0.708ns 0.462ns 0.125ns 0.319ns 0.319ns 0.462ns 0.462ns 0.125ns 0.125ns 0.809ns 0.372ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SR\[2\] source 7.144 ns - Shortest register " "Info: - Shortest clock path from clock \"SR\[2\]\" to source register is 7.144 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns SR\[2\] 1 CLK PIN_L5 19 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_L5; Fanout = 19; CLK Node = 'SR\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SR[2] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 64 680 848 80 "SR\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.982 ns) + CELL(0.319 ns) 3.009 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 2 COMB LC_X10_Y7_N7 13 " "Info: 2: + IC(1.982 ns) + CELL(0.319 ns) = 3.009 ns; Loc. = LC_X10_Y7_N7; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.301 ns" { SR[2] F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 3.325 ns F1_readADC_multimodes:inst2\|Test_ADC_SHIFT 3 COMB LC_X10_Y7_N8 25 " "Info: 3: + IC(0.191 ns) + CELL(0.125 ns) = 3.325 ns; Loc. = LC_X10_Y7_N8; Fanout = 25; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ADC_SHIFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|Test_ADC_SHIFT } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.245 ns) + CELL(0.574 ns) 7.144 ns F1_readADC_multimodes:inst2\|r_DATAR\[9\] 4 REG LC_X4_Y7_N1 4 " "Info: 4: + IC(3.245 ns) + CELL(0.574 ns) = 7.144 ns; Loc. = LC_X4_Y7_N1; Fanout = 4; REG Node = 'F1_readADC_multimodes:inst2\|r_DATAR\[9\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { F1_readADC_multimodes:inst2|Test_ADC_SHIFT F1_readADC_multimodes:inst2|r_DATAR[9] } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 568 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.726 ns ( 24.16 % ) " "Info: Total cell delay = 1.726 ns ( 24.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.418 ns ( 75.84 % ) " "Info: Total interconnect delay = 5.418 ns ( 75.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.144 ns" { SR[2] F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|Test_ADC_SHIFT F1_readADC_multimodes:inst2|r_DATAR[9] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "7.144 ns" { SR[2] {} SR[2]~combout {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|Test_ADC_SHIFT {} F1_readADC_multimodes:inst2|r_DATAR[9] {} } { 0.000ns 0.000ns 1.982ns 0.191ns 3.245ns } { 0.000ns 0.708ns 0.319ns 0.125ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "15.381 ns" { SR[2] F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 F1_readADC_multimodes:inst2|Mux14~4 F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SHFT F1_readADC_multimodes:inst2|Test_ADC_SHIFT F1_readADC_multimodes:inst2|r_DATAR[9] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "15.381 ns" { SR[2] {} SR[2]~combout {} F1_readADC_multimodes:inst2|Add3~2 {} F1_readADC_multimodes:inst2|Add2~1 {} F1_readADC_multimodes:inst2|SEL_RDCLK~1 {} F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 {} F1_readADC_multimodes:inst2|Mux14~4 {} F1_readADC_multimodes:inst2|Mux14 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} F1_readADC_multimodes:inst2|Test_ADC_SHIFT {} F1_readADC_multimodes:inst2|r_DATAR[9] {} } { 0.000ns 0.000ns 1.989ns 0.456ns 0.730ns 1.150ns 0.701ns 1.161ns 0.452ns 0.191ns 0.444ns 0.000ns 3.245ns } { 0.000ns 0.708ns 0.462ns 0.125ns 0.319ns 0.319ns 0.462ns 0.462ns 0.125ns 0.125ns 0.809ns 0.372ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.144 ns" { SR[2] F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|Test_ADC_SHIFT F1_readADC_multimodes:inst2|r_DATAR[9] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "7.144 ns" { SR[2] {} SR[2]~combout {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|Test_ADC_SHIFT {} F1_readADC_multimodes:inst2|r_DATAR[9] {} } { 0.000ns 0.000ns 1.982ns 0.191ns 3.245ns } { 0.000ns 0.708ns 0.319ns 0.125ns 0.574ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns - " "Info: - Micro clock to output delay of source is 0.235 ns" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 568 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.245 ns - Shortest register register " "Info: - Shortest register to register delay is 1.245 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F1_readADC_multimodes:inst2\|r_DATAR\[9\] 1 REG LC_X4_Y7_N1 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X4_Y7_N1; Fanout = 4; REG Node = 'F1_readADC_multimodes:inst2\|r_DATAR\[9\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { F1_readADC_multimodes:inst2|r_DATAR[9] } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 568 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.582 ns) + CELL(0.663 ns) 1.245 ns F1_readADC_multimodes:inst2\|r_DATAR\[9\] 2 REG LC_X4_Y7_N1 4 " "Info: 2: + IC(0.582 ns) + CELL(0.663 ns) = 1.245 ns; Loc. = LC_X4_Y7_N1; Fanout = 4; REG Node = 'F1_readADC_multimodes:inst2\|r_DATAR\[9\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.245 ns" { F1_readADC_multimodes:inst2|r_DATAR[9] F1_readADC_multimodes:inst2|r_DATAR[9] } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 568 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.663 ns ( 53.25 % ) " "Info: Total cell delay = 0.663 ns ( 53.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.582 ns ( 46.75 % ) " "Info: Total interconnect delay = 0.582 ns ( 46.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.245 ns" { F1_readADC_multimodes:inst2|r_DATAR[9] F1_readADC_multimodes:inst2|r_DATAR[9] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "1.245 ns" { F1_readADC_multimodes:inst2|r_DATAR[9] {} F1_readADC_multimodes:inst2|r_DATAR[9] {} } { 0.000ns 0.582ns } { 0.000ns 0.663ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.138 ns + " "Info: + Micro hold delay of destination is 0.138 ns" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 568 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "15.381 ns" { SR[2] F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 F1_readADC_multimodes:inst2|Mux14~4 F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SHFT F1_readADC_multimodes:inst2|Test_ADC_SHIFT F1_readADC_multimodes:inst2|r_DATAR[9] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "15.381 ns" { SR[2] {} SR[2]~combout {} F1_readADC_multimodes:inst2|Add3~2 {} F1_readADC_multimodes:inst2|Add2~1 {} F1_readADC_multimodes:inst2|SEL_RDCLK~1 {} F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 {} F1_readADC_multimodes:inst2|Mux14~4 {} F1_readADC_multimodes:inst2|Mux14 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} F1_readADC_multimodes:inst2|Test_ADC_SHIFT {} F1_readADC_multimodes:inst2|r_DATAR[9] {} } { 0.000ns 0.000ns 1.989ns 0.456ns 0.730ns 1.150ns 0.701ns 1.161ns 0.452ns 0.191ns 0.444ns 0.000ns 3.245ns } { 0.000ns 0.708ns 0.462ns 0.125ns 0.319ns 0.319ns 0.462ns 0.462ns 0.125ns 0.125ns 0.809ns 0.372ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.144 ns" { SR[2] F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|Test_ADC_SHIFT F1_readADC_multimodes:inst2|r_DATAR[9] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "7.144 ns" { SR[2] {} SR[2]~combout {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|Test_ADC_SHIFT {} F1_readADC_multimodes:inst2|r_DATAR[9] {} } { 0.000ns 0.000ns 1.982ns 0.191ns 3.245ns } { 0.000ns 0.708ns 0.319ns 0.125ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.245 ns" { F1_readADC_multimodes:inst2|r_DATAR[9] F1_readADC_multimodes:inst2|r_DATAR[9] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "1.245 ns" { F1_readADC_multimodes:inst2|r_DATAR[9] {} F1_readADC_multimodes:inst2|r_DATAR[9] {} } { 0.000ns 0.582ns } { 0.000ns 0.663ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "AVG\[2\] 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"AVG\[2\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "F1_readADC_multimodes:inst2\|r_DATAR\[9\] F1_readADC_multimodes:inst2\|r_DATAR\[9\] AVG\[2\] 7.885 ns " "Info: Found hold time violation between source  pin or register \"F1_readADC_multimodes:inst2\|r_DATAR\[9\]\" and destination pin or register \"F1_readADC_multimodes:inst2\|r_DATAR\[9\]\" for clock \"AVG\[2\]\" (Hold time is 7.885 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "9.227 ns + Largest " "Info: + Largest clock skew is 9.227 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AVG\[2\] destination 17.095 ns + Longest register " "Info: + Longest clock path from clock \"AVG\[2\]\" to destination register is 17.095 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns AVG\[2\] 1 CLK PIN_J3 29 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_J3; Fanout = 29; CLK Node = 'AVG\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[2] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 80 680 848 96 "AVG\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.417 ns) + CELL(0.462 ns) 3.587 ns F1_readADC_multimodes:inst2\|Equal2~0 2 COMB LC_X9_Y7_N7 11 " "Info: 2: + IC(2.417 ns) + CELL(0.462 ns) = 3.587 ns; Loc. = LC_X9_Y7_N7; Fanout = 11; COMB Node = 'F1_readADC_multimodes:inst2\|Equal2~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.879 ns" { AVG[2] F1_readADC_multimodes:inst2|Equal2~0 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 324 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.505 ns) + CELL(0.319 ns) 4.411 ns F1_readADC_multimodes:inst2\|SEL_RDCLK~2 3 COMB LC_X9_Y7_N0 2 " "Info: 3: + IC(0.505 ns) + CELL(0.319 ns) = 4.411 ns; Loc. = LC_X9_Y7_N0; Fanout = 2; COMB Node = 'F1_readADC_multimodes:inst2\|SEL_RDCLK~2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.824 ns" { F1_readADC_multimodes:inst2|Equal2~0 F1_readADC_multimodes:inst2|SEL_RDCLK~2 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 92 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(0.319 ns) 5.230 ns F1_readADC_multimodes:inst2\|Test_SEL_RDCLK\[1\]~3 4 COMB LC_X9_Y7_N1 3 " "Info: 4: + IC(0.500 ns) + CELL(0.319 ns) = 5.230 ns; Loc. = LC_X9_Y7_N1; Fanout = 3; COMB Node = 'F1_readADC_multimodes:inst2\|Test_SEL_RDCLK\[1\]~3'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.819 ns" { F1_readADC_multimodes:inst2|SEL_RDCLK~2 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[1]~3 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.951 ns) + CELL(0.571 ns) 7.752 ns F1_readADC_multimodes:inst2\|Mux14~1 5 COMB LC_X8_Y6_N8 1 " "Info: 5: + IC(1.951 ns) + CELL(0.571 ns) = 7.752 ns; Loc. = LC_X8_Y6_N8; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux14~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.522 ns" { F1_readADC_multimodes:inst2|Test_SEL_RDCLK[1]~3 F1_readADC_multimodes:inst2|Mux14~1 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 334 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.064 ns) + CELL(0.319 ns) 9.135 ns F1_readADC_multimodes:inst2\|Mux14~4 6 COMB LC_X10_Y6_N2 1 " "Info: 6: + IC(1.064 ns) + CELL(0.319 ns) = 9.135 ns; Loc. = LC_X10_Y6_N2; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux14~4'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.383 ns" { F1_readADC_multimodes:inst2|Mux14~1 F1_readADC_multimodes:inst2|Mux14~4 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 334 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.161 ns) + CELL(0.462 ns) 10.758 ns F1_readADC_multimodes:inst2\|Mux14 7 COMB LC_X10_Y7_N2 1 " "Info: 7: + IC(1.161 ns) + CELL(0.462 ns) = 10.758 ns; Loc. = LC_X10_Y7_N2; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux14'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.623 ns" { F1_readADC_multimodes:inst2|Mux14~4 F1_readADC_multimodes:inst2|Mux14 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 334 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.452 ns) + CELL(0.125 ns) 11.335 ns F1_readADC_multimodes:inst2\|ReadCLK~0 8 COMB LC_X10_Y7_N6 1 " "Info: 8: + IC(0.452 ns) + CELL(0.125 ns) = 11.335 ns; Loc. = LC_X10_Y7_N6; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|ReadCLK~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.577 ns" { F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 11.651 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 9 COMB LC_X10_Y7_N7 13 " "Info: 9: + IC(0.191 ns) + CELL(0.125 ns) = 11.651 ns; Loc. = LC_X10_Y7_N7; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.444 ns) + CELL(0.809 ns) 12.904 ns F1_readADC_multimodes:inst2\|T_CNVen_SHFT 10 REG LC_X10_Y7_N8 2 " "Info: 10: + IC(0.444 ns) + CELL(0.809 ns) = 12.904 ns; Loc. = LC_X10_Y7_N8; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|T_CNVen_SHFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.253 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 455 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.372 ns) 13.276 ns F1_readADC_multimodes:inst2\|Test_ADC_SHIFT 11 COMB LC_X10_Y7_N8 25 " "Info: 11: + IC(0.000 ns) + CELL(0.372 ns) = 13.276 ns; Loc. = LC_X10_Y7_N8; Fanout = 25; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ADC_SHIFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.372 ns" { F1_readADC_multimodes:inst2|T_CNVen_SHFT F1_readADC_multimodes:inst2|Test_ADC_SHIFT } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.245 ns) + CELL(0.574 ns) 17.095 ns F1_readADC_multimodes:inst2\|r_DATAR\[9\] 12 REG LC_X4_Y7_N1 4 " "Info: 12: + IC(3.245 ns) + CELL(0.574 ns) = 17.095 ns; Loc. = LC_X4_Y7_N1; Fanout = 4; REG Node = 'F1_readADC_multimodes:inst2\|r_DATAR\[9\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { F1_readADC_multimodes:inst2|Test_ADC_SHIFT F1_readADC_multimodes:inst2|r_DATAR[9] } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 568 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.165 ns ( 30.21 % ) " "Info: Total cell delay = 5.165 ns ( 30.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.930 ns ( 69.79 % ) " "Info: Total interconnect delay = 11.930 ns ( 69.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "17.095 ns" { AVG[2] F1_readADC_multimodes:inst2|Equal2~0 F1_readADC_multimodes:inst2|SEL_RDCLK~2 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[1]~3 F1_readADC_multimodes:inst2|Mux14~1 F1_readADC_multimodes:inst2|Mux14~4 F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SHFT F1_readADC_multimodes:inst2|Test_ADC_SHIFT F1_readADC_multimodes:inst2|r_DATAR[9] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "17.095 ns" { AVG[2] {} AVG[2]~combout {} F1_readADC_multimodes:inst2|Equal2~0 {} F1_readADC_multimodes:inst2|SEL_RDCLK~2 {} F1_readADC_multimodes:inst2|Test_SEL_RDCLK[1]~3 {} F1_readADC_multimodes:inst2|Mux14~1 {} F1_readADC_multimodes:inst2|Mux14~4 {} F1_readADC_multimodes:inst2|Mux14 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} F1_readADC_multimodes:inst2|Test_ADC_SHIFT {} F1_readADC_multimodes:inst2|r_DATAR[9] {} } { 0.000ns 0.000ns 2.417ns 0.505ns 0.500ns 1.951ns 1.064ns 1.161ns 0.452ns 0.191ns 0.444ns 0.000ns 3.245ns } { 0.000ns 0.708ns 0.462ns 0.319ns 0.319ns 0.571ns 0.319ns 0.462ns 0.125ns 0.125ns 0.809ns 0.372ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AVG\[2\] source 7.868 ns - Shortest register " "Info: - Shortest clock path from clock \"AVG\[2\]\" to source register is 7.868 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns AVG\[2\] 1 CLK PIN_J3 29 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_J3; Fanout = 29; CLK Node = 'AVG\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[2] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 80 680 848 96 "AVG\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.454 ns) + CELL(0.571 ns) 3.733 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 2 COMB LC_X10_Y7_N7 13 " "Info: 2: + IC(2.454 ns) + CELL(0.571 ns) = 3.733 ns; Loc. = LC_X10_Y7_N7; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.025 ns" { AVG[2] F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 4.049 ns F1_readADC_multimodes:inst2\|Test_ADC_SHIFT 3 COMB LC_X10_Y7_N8 25 " "Info: 3: + IC(0.191 ns) + CELL(0.125 ns) = 4.049 ns; Loc. = LC_X10_Y7_N8; Fanout = 25; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ADC_SHIFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|Test_ADC_SHIFT } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.245 ns) + CELL(0.574 ns) 7.868 ns F1_readADC_multimodes:inst2\|r_DATAR\[9\] 4 REG LC_X4_Y7_N1 4 " "Info: 4: + IC(3.245 ns) + CELL(0.574 ns) = 7.868 ns; Loc. = LC_X4_Y7_N1; Fanout = 4; REG Node = 'F1_readADC_multimodes:inst2\|r_DATAR\[9\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { F1_readADC_multimodes:inst2|Test_ADC_SHIFT F1_readADC_multimodes:inst2|r_DATAR[9] } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 568 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.978 ns ( 25.14 % ) " "Info: Total cell delay = 1.978 ns ( 25.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.890 ns ( 74.86 % ) " "Info: Total interconnect delay = 5.890 ns ( 74.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.868 ns" { AVG[2] F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|Test_ADC_SHIFT F1_readADC_multimodes:inst2|r_DATAR[9] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "7.868 ns" { AVG[2] {} AVG[2]~combout {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|Test_ADC_SHIFT {} F1_readADC_multimodes:inst2|r_DATAR[9] {} } { 0.000ns 0.000ns 2.454ns 0.191ns 3.245ns } { 0.000ns 0.708ns 0.571ns 0.125ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "17.095 ns" { AVG[2] F1_readADC_multimodes:inst2|Equal2~0 F1_readADC_multimodes:inst2|SEL_RDCLK~2 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[1]~3 F1_readADC_multimodes:inst2|Mux14~1 F1_readADC_multimodes:inst2|Mux14~4 F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SHFT F1_readADC_multimodes:inst2|Test_ADC_SHIFT F1_readADC_multimodes:inst2|r_DATAR[9] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "17.095 ns" { AVG[2] {} AVG[2]~combout {} F1_readADC_multimodes:inst2|Equal2~0 {} F1_readADC_multimodes:inst2|SEL_RDCLK~2 {} F1_readADC_multimodes:inst2|Test_SEL_RDCLK[1]~3 {} F1_readADC_multimodes:inst2|Mux14~1 {} F1_readADC_multimodes:inst2|Mux14~4 {} F1_readADC_multimodes:inst2|Mux14 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} F1_readADC_multimodes:inst2|Test_ADC_SHIFT {} F1_readADC_multimodes:inst2|r_DATAR[9] {} } { 0.000ns 0.000ns 2.417ns 0.505ns 0.500ns 1.951ns 1.064ns 1.161ns 0.452ns 0.191ns 0.444ns 0.000ns 3.245ns } { 0.000ns 0.708ns 0.462ns 0.319ns 0.319ns 0.571ns 0.319ns 0.462ns 0.125ns 0.125ns 0.809ns 0.372ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.868 ns" { AVG[2] F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|Test_ADC_SHIFT F1_readADC_multimodes:inst2|r_DATAR[9] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "7.868 ns" { AVG[2] {} AVG[2]~combout {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|Test_ADC_SHIFT {} F1_readADC_multimodes:inst2|r_DATAR[9] {} } { 0.000ns 0.000ns 2.454ns 0.191ns 3.245ns } { 0.000ns 0.708ns 0.571ns 0.125ns 0.574ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns - " "Info: - Micro clock to output delay of source is 0.235 ns" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 568 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.245 ns - Shortest register register " "Info: - Shortest register to register delay is 1.245 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F1_readADC_multimodes:inst2\|r_DATAR\[9\] 1 REG LC_X4_Y7_N1 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X4_Y7_N1; Fanout = 4; REG Node = 'F1_readADC_multimodes:inst2\|r_DATAR\[9\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { F1_readADC_multimodes:inst2|r_DATAR[9] } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 568 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.582 ns) + CELL(0.663 ns) 1.245 ns F1_readADC_multimodes:inst2\|r_DATAR\[9\] 2 REG LC_X4_Y7_N1 4 " "Info: 2: + IC(0.582 ns) + CELL(0.663 ns) = 1.245 ns; Loc. = LC_X4_Y7_N1; Fanout = 4; REG Node = 'F1_readADC_multimodes:inst2\|r_DATAR\[9\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.245 ns" { F1_readADC_multimodes:inst2|r_DATAR[9] F1_readADC_multimodes:inst2|r_DATAR[9] } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 568 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.663 ns ( 53.25 % ) " "Info: Total cell delay = 0.663 ns ( 53.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.582 ns ( 46.75 % ) " "Info: Total interconnect delay = 0.582 ns ( 46.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.245 ns" { F1_readADC_multimodes:inst2|r_DATAR[9] F1_readADC_multimodes:inst2|r_DATAR[9] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "1.245 ns" { F1_readADC_multimodes:inst2|r_DATAR[9] {} F1_readADC_multimodes:inst2|r_DATAR[9] {} } { 0.000ns 0.582ns } { 0.000ns 0.663ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.138 ns + " "Info: + Micro hold delay of destination is 0.138 ns" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 568 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "17.095 ns" { AVG[2] F1_readADC_multimodes:inst2|Equal2~0 F1_readADC_multimodes:inst2|SEL_RDCLK~2 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[1]~3 F1_readADC_multimodes:inst2|Mux14~1 F1_readADC_multimodes:inst2|Mux14~4 F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SHFT F1_readADC_multimodes:inst2|Test_ADC_SHIFT F1_readADC_multimodes:inst2|r_DATAR[9] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "17.095 ns" { AVG[2] {} AVG[2]~combout {} F1_readADC_multimodes:inst2|Equal2~0 {} F1_readADC_multimodes:inst2|SEL_RDCLK~2 {} F1_readADC_multimodes:inst2|Test_SEL_RDCLK[1]~3 {} F1_readADC_multimodes:inst2|Mux14~1 {} F1_readADC_multimodes:inst2|Mux14~4 {} F1_readADC_multimodes:inst2|Mux14 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} F1_readADC_multimodes:inst2|Test_ADC_SHIFT {} F1_readADC_multimodes:inst2|r_DATAR[9] {} } { 0.000ns 0.000ns 2.417ns 0.505ns 0.500ns 1.951ns 1.064ns 1.161ns 0.452ns 0.191ns 0.444ns 0.000ns 3.245ns } { 0.000ns 0.708ns 0.462ns 0.319ns 0.319ns 0.571ns 0.319ns 0.462ns 0.125ns 0.125ns 0.809ns 0.372ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.868 ns" { AVG[2] F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|Test_ADC_SHIFT F1_readADC_multimodes:inst2|r_DATAR[9] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "7.868 ns" { AVG[2] {} AVG[2]~combout {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|Test_ADC_SHIFT {} F1_readADC_multimodes:inst2|r_DATAR[9] {} } { 0.000ns 0.000ns 2.454ns 0.191ns 3.245ns } { 0.000ns 0.708ns 0.571ns 0.125ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.245 ns" { F1_readADC_multimodes:inst2|r_DATAR[9] F1_readADC_multimodes:inst2|r_DATAR[9] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "1.245 ns" { F1_readADC_multimodes:inst2|r_DATAR[9] {} F1_readADC_multimodes:inst2|r_DATAR[9] {} } { 0.000ns 0.582ns } { 0.000ns 0.663ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "F1_readADC_multimodes:inst2\|AVGen_READ AVG\[1\] SR\[2\] 12.432 ns register " "Info: tsu for register \"F1_readADC_multimodes:inst2\|AVGen_READ\" (data pin = \"AVG\[1\]\", clock pin = \"SR\[2\]\") is 12.432 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "17.090 ns + Longest pin register " "Info: + Longest pin to register delay is 17.090 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns AVG\[1\] 1 CLK PIN_J15 20 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_J15; Fanout = 20; CLK Node = 'AVG\[1\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[1] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 80 680 848 96 "AVG\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.106 ns) + CELL(0.319 ns) 3.133 ns F1_readADC_multimodes:inst2\|Test_CK_cycle\[0\]~7 2 COMB LC_X12_Y11_N4 9 " "Info: 2: + IC(2.106 ns) + CELL(0.319 ns) = 3.133 ns; Loc. = LC_X12_Y11_N4; Fanout = 9; COMB Node = 'F1_readADC_multimodes:inst2\|Test_CK_cycle\[0\]~7'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.425 ns" { AVG[1] F1_readADC_multimodes:inst2|Test_CK_cycle[0]~7 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.131 ns) + CELL(0.319 ns) 4.583 ns F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|StageOut\[5\] 3 COMB LC_X11_Y12_N2 4 " "Info: 3: + IC(1.131 ns) + CELL(0.319 ns) = 4.583 ns; Loc. = LC_X11_Y12_N2; Fanout = 4; COMB Node = 'F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|StageOut\[5\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.450 ns" { F1_readADC_multimodes:inst2|Test_CK_cycle[0]~7 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[5] } "NODE_NAME" } } { "db/alt_u_div_die.tdf" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/db/alt_u_div_die.tdf" 57 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.229 ns) + CELL(0.467 ns) 6.279 ns F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_g7c:add_sub_2\|add_sub_cella\[1\]~12 4 COMB LC_X12_Y11_N6 2 " "Info: 4: + IC(1.229 ns) + CELL(0.467 ns) = 6.279 ns; Loc. = LC_X12_Y11_N6; Fanout = 2; COMB Node = 'F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_g7c:add_sub_2\|add_sub_cella\[1\]~12'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.696 ns" { F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[5] F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~12 } "NODE_NAME" } } { "db/add_sub_g7c.tdf" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/db/add_sub_g7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.077 ns) 6.356 ns F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_g7c:add_sub_2\|add_sub_cella\[1\]~7 5 COMB LC_X12_Y11_N7 1 " "Info: 5: + IC(0.000 ns) + CELL(0.077 ns) = 6.356 ns; Loc. = LC_X12_Y11_N7; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_g7c:add_sub_2\|add_sub_cella\[1\]~7'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.077 ns" { F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~12 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~7 } "NODE_NAME" } } { "db/add_sub_g7c.tdf" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/db/add_sub_g7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.509 ns) 6.865 ns F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_g7c:add_sub_2\|add_sub_cella\[1\]~0 6 COMB LC_X12_Y11_N8 4 " "Info: 6: + IC(0.000 ns) + CELL(0.509 ns) = 6.865 ns; Loc. = LC_X12_Y11_N8; Fanout = 4; COMB Node = 'F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_g7c:add_sub_2\|add_sub_cella\[1\]~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.509 ns" { F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~7 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~0 } "NODE_NAME" } } { "db/add_sub_g7c.tdf" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/db/add_sub_g7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.721 ns) + CELL(0.462 ns) 8.048 ns F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|StageOut\[12\]~0 7 COMB LC_X11_Y11_N0 4 " "Info: 7: + IC(0.721 ns) + CELL(0.462 ns) = 8.048 ns; Loc. = LC_X11_Y11_N0; Fanout = 4; COMB Node = 'F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|StageOut\[12\]~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.183 ns" { F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~0 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[12]~0 } "NODE_NAME" } } { "db/alt_u_div_die.tdf" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/db/alt_u_div_die.tdf" 57 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.117 ns) + CELL(0.467 ns) 9.632 ns F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\]~7 8 COMB LC_X13_Y11_N3 1 " "Info: 8: + IC(1.117 ns) + CELL(0.467 ns) = 9.632 ns; Loc. = LC_X13_Y11_N3; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\]~7'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.584 ns" { F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[12]~0 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~7 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.509 ns) 10.141 ns F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\]~0 9 COMB LC_X13_Y11_N4 1 " "Info: 9: + IC(0.000 ns) + CELL(0.509 ns) = 10.141 ns; Loc. = LC_X13_Y11_N4; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\]~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.509 ns" { F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~7 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~0 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.110 ns) + CELL(0.125 ns) 11.376 ns F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|selnose\[18\] 10 COMB LC_X10_Y11_N9 5 " "Info: 10: + IC(1.110 ns) + CELL(0.125 ns) = 11.376 ns; Loc. = LC_X10_Y11_N9; Fanout = 5; COMB Node = 'F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|selnose\[18\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.235 ns" { F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~0 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|selnose[18] } "NODE_NAME" } } { "db/alt_u_div_die.tdf" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/db/alt_u_div_die.tdf" 54 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.767 ns) + CELL(0.571 ns) 12.714 ns F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|StageOut\[18\]~1 11 COMB LC_X11_Y11_N8 2 " "Info: 11: + IC(0.767 ns) + CELL(0.571 ns) = 12.714 ns; Loc. = LC_X11_Y11_N8; Fanout = 2; COMB Node = 'F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|StageOut\[18\]~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.338 ns" { F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|selnose[18] F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[18]~1 } "NODE_NAME" } } { "db/alt_u_div_die.tdf" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/db/alt_u_div_die.tdf" 57 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.431 ns) + CELL(0.611 ns) 13.756 ns F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[1\]~7 12 COMB LC_X11_Y11_N5 1 " "Info: 12: + IC(0.431 ns) + CELL(0.611 ns) = 13.756 ns; Loc. = LC_X11_Y11_N5; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[1\]~7'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.042 ns" { F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[18]~1 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~7 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.509 ns) 14.265 ns F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[1\]~0 13 COMB LC_X11_Y11_N6 1 " "Info: 13: + IC(0.000 ns) + CELL(0.509 ns) = 14.265 ns; Loc. = LC_X11_Y11_N6; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[1\]~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.509 ns" { F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~7 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~0 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.737 ns) + CELL(0.319 ns) 15.321 ns F1_readADC_multimodes:inst2\|LessThan6~0 14 COMB LC_X10_Y11_N5 1 " "Info: 14: + IC(0.737 ns) + CELL(0.319 ns) = 15.321 ns; Loc. = LC_X10_Y11_N5; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|LessThan6~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.056 ns" { F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~0 F1_readADC_multimodes:inst2|LessThan6~0 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 523 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 15.637 ns F1_readADC_multimodes:inst2\|LessThan6~1 15 COMB LC_X10_Y11_N6 1 " "Info: 15: + IC(0.191 ns) + CELL(0.125 ns) = 15.637 ns; Loc. = LC_X10_Y11_N6; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|LessThan6~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { F1_readADC_multimodes:inst2|LessThan6~0 F1_readADC_multimodes:inst2|LessThan6~1 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 523 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 15.953 ns F1_readADC_multimodes:inst2\|LessThan6~2 16 COMB LC_X10_Y11_N7 1 " "Info: 16: + IC(0.191 ns) + CELL(0.125 ns) = 15.953 ns; Loc. = LC_X10_Y11_N7; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|LessThan6~2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { F1_readADC_multimodes:inst2|LessThan6~1 F1_readADC_multimodes:inst2|LessThan6~2 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 523 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 16.269 ns F1_readADC_multimodes:inst2\|LessThan6~3 17 COMB LC_X10_Y11_N8 1 " "Info: 17: + IC(0.191 ns) + CELL(0.125 ns) = 16.269 ns; Loc. = LC_X10_Y11_N8; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|LessThan6~3'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { F1_readADC_multimodes:inst2|LessThan6~2 F1_readADC_multimodes:inst2|LessThan6~3 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 523 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.452 ns) + CELL(0.369 ns) 17.090 ns F1_readADC_multimodes:inst2\|AVGen_READ 18 REG LC_X10_Y11_N0 3 " "Info: 18: + IC(0.452 ns) + CELL(0.369 ns) = 17.090 ns; Loc. = LC_X10_Y11_N0; Fanout = 3; REG Node = 'F1_readADC_multimodes:inst2\|AVGen_READ'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.821 ns" { F1_readADC_multimodes:inst2|LessThan6~3 F1_readADC_multimodes:inst2|AVGen_READ } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 499 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.716 ns ( 39.30 % ) " "Info: Total cell delay = 6.716 ns ( 39.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.374 ns ( 60.70 % ) " "Info: Total interconnect delay = 10.374 ns ( 60.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "17.090 ns" { AVG[1] F1_readADC_multimodes:inst2|Test_CK_cycle[0]~7 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[5] F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~12 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~7 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~0 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[12]~0 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~7 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~0 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|selnose[18] F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[18]~1 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~7 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~0 F1_readADC_multimodes:inst2|LessThan6~0 F1_readADC_multimodes:inst2|LessThan6~1 F1_readADC_multimodes:inst2|LessThan6~2 F1_readADC_multimodes:inst2|LessThan6~3 F1_readADC_multimodes:inst2|AVGen_READ } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "17.090 ns" { AVG[1] {} AVG[1]~combout {} F1_readADC_multimodes:inst2|Test_CK_cycle[0]~7 {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[5] {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~12 {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~7 {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~0 {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[12]~0 {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~7 {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~0 {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|selnose[18] {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[18]~1 {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~7 {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~0 {} F1_readADC_multimodes:inst2|LessThan6~0 {} F1_readADC_multimodes:inst2|LessThan6~1 {} F1_readADC_multimodes:inst2|LessThan6~2 {} F1_readADC_multimodes:inst2|LessThan6~3 {} F1_readADC_multimodes:inst2|AVGen_READ {} } { 0.000ns 0.000ns 2.106ns 1.131ns 1.229ns 0.000ns 0.000ns 0.721ns 1.117ns 0.000ns 1.110ns 0.767ns 0.431ns 0.000ns 0.737ns 0.191ns 0.191ns 0.191ns 0.452ns } { 0.000ns 0.708ns 0.319ns 0.319ns 0.467ns 0.077ns 0.509ns 0.462ns 0.467ns 0.509ns 0.125ns 0.571ns 0.611ns 0.509ns 0.319ns 0.125ns 0.125ns 0.125ns 0.369ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.208 ns + " "Info: + Micro setup delay of destination is 0.208 ns" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 499 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SR\[2\] destination 4.866 ns - Shortest register " "Info: - Shortest clock path from clock \"SR\[2\]\" to destination register is 4.866 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns SR\[2\] 1 CLK PIN_L5 19 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_L5; Fanout = 19; CLK Node = 'SR\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SR[2] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 64 680 848 80 "SR\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.428 ns) + CELL(0.462 ns) 3.598 ns F1_readADC_multimodes:inst2\|nFS 2 COMB LC_X9_Y11_N5 13 " "Info: 2: + IC(2.428 ns) + CELL(0.462 ns) = 3.598 ns; Loc. = LC_X9_Y11_N5; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|nFS'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.890 ns" { SR[2] F1_readADC_multimodes:inst2|nFS } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.694 ns) + CELL(0.574 ns) 4.866 ns F1_readADC_multimodes:inst2\|AVGen_READ 3 REG LC_X10_Y11_N0 3 " "Info: 3: + IC(0.694 ns) + CELL(0.574 ns) = 4.866 ns; Loc. = LC_X10_Y11_N0; Fanout = 3; REG Node = 'F1_readADC_multimodes:inst2\|AVGen_READ'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.268 ns" { F1_readADC_multimodes:inst2|nFS F1_readADC_multimodes:inst2|AVGen_READ } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 499 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.744 ns ( 35.84 % ) " "Info: Total cell delay = 1.744 ns ( 35.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.122 ns ( 64.16 % ) " "Info: Total interconnect delay = 3.122 ns ( 64.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.866 ns" { SR[2] F1_readADC_multimodes:inst2|nFS F1_readADC_multimodes:inst2|AVGen_READ } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "4.866 ns" { SR[2] {} SR[2]~combout {} F1_readADC_multimodes:inst2|nFS {} F1_readADC_multimodes:inst2|AVGen_READ {} } { 0.000ns 0.000ns 2.428ns 0.694ns } { 0.000ns 0.708ns 0.462ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "17.090 ns" { AVG[1] F1_readADC_multimodes:inst2|Test_CK_cycle[0]~7 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[5] F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~12 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~7 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~0 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[12]~0 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~7 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~0 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|selnose[18] F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[18]~1 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~7 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~0 F1_readADC_multimodes:inst2|LessThan6~0 F1_readADC_multimodes:inst2|LessThan6~1 F1_readADC_multimodes:inst2|LessThan6~2 F1_readADC_multimodes:inst2|LessThan6~3 F1_readADC_multimodes:inst2|AVGen_READ } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "17.090 ns" { AVG[1] {} AVG[1]~combout {} F1_readADC_multimodes:inst2|Test_CK_cycle[0]~7 {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[5] {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~12 {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~7 {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~0 {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[12]~0 {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~7 {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~0 {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|selnose[18] {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[18]~1 {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~7 {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~0 {} F1_readADC_multimodes:inst2|LessThan6~0 {} F1_readADC_multimodes:inst2|LessThan6~1 {} F1_readADC_multimodes:inst2|LessThan6~2 {} F1_readADC_multimodes:inst2|LessThan6~3 {} F1_readADC_multimodes:inst2|AVGen_READ {} } { 0.000ns 0.000ns 2.106ns 1.131ns 1.229ns 0.000ns 0.000ns 0.721ns 1.117ns 0.000ns 1.110ns 0.767ns 0.431ns 0.000ns 0.737ns 0.191ns 0.191ns 0.191ns 0.452ns } { 0.000ns 0.708ns 0.319ns 0.319ns 0.467ns 0.077ns 0.509ns 0.462ns 0.467ns 0.509ns 0.125ns 0.571ns 0.611ns 0.509ns 0.319ns 0.125ns 0.125ns 0.125ns 0.369ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.866 ns" { SR[2] F1_readADC_multimodes:inst2|nFS F1_readADC_multimodes:inst2|AVGen_READ } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "4.866 ns" { SR[2] {} SR[2]~combout {} F1_readADC_multimodes:inst2|nFS {} F1_readADC_multimodes:inst2|AVGen_READ {} } { 0.000ns 0.000ns 2.428ns 0.694ns } { 0.000ns 0.708ns 0.462ns 0.574ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "SR\[0\] rDATAL\[9\] F1_readADC_multimodes:inst2\|r_DATAR\[9\] 21.653 ns register " "Info: tco from clock \"SR\[0\]\" to destination pin \"rDATAL\[9\]\" through register \"F1_readADC_multimodes:inst2\|r_DATAR\[9\]\" is 21.653 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SR\[0\] source 17.374 ns + Longest register " "Info: + Longest clock path from clock \"SR\[0\]\" to source register is 17.374 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns SR\[0\] 1 CLK PIN_B11 17 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_B11; Fanout = 17; CLK Node = 'SR\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SR[0] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 64 680 848 80 "SR\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.229 ns) + CELL(0.462 ns) 3.399 ns F1_readADC_multimodes:inst2\|Add3~3 2 COMB LC_X8_Y6_N5 1 " "Info: 2: + IC(2.229 ns) + CELL(0.462 ns) = 3.399 ns; Loc. = LC_X8_Y6_N5; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Add3~3'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.691 ns" { SR[0] F1_readADC_multimodes:inst2|Add3~3 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 329 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.166 ns) + CELL(0.125 ns) 4.690 ns F1_readADC_multimodes:inst2\|SEL_RDCLK~2 3 COMB LC_X9_Y7_N0 2 " "Info: 3: + IC(1.166 ns) + CELL(0.125 ns) = 4.690 ns; Loc. = LC_X9_Y7_N0; Fanout = 2; COMB Node = 'F1_readADC_multimodes:inst2\|SEL_RDCLK~2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.291 ns" { F1_readADC_multimodes:inst2|Add3~3 F1_readADC_multimodes:inst2|SEL_RDCLK~2 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 92 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(0.319 ns) 5.509 ns F1_readADC_multimodes:inst2\|Test_SEL_RDCLK\[1\]~3 4 COMB LC_X9_Y7_N1 3 " "Info: 4: + IC(0.500 ns) + CELL(0.319 ns) = 5.509 ns; Loc. = LC_X9_Y7_N1; Fanout = 3; COMB Node = 'F1_readADC_multimodes:inst2\|Test_SEL_RDCLK\[1\]~3'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.819 ns" { F1_readADC_multimodes:inst2|SEL_RDCLK~2 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[1]~3 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.951 ns) + CELL(0.571 ns) 8.031 ns F1_readADC_multimodes:inst2\|Mux14~1 5 COMB LC_X8_Y6_N8 1 " "Info: 5: + IC(1.951 ns) + CELL(0.571 ns) = 8.031 ns; Loc. = LC_X8_Y6_N8; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux14~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.522 ns" { F1_readADC_multimodes:inst2|Test_SEL_RDCLK[1]~3 F1_readADC_multimodes:inst2|Mux14~1 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 334 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.064 ns) + CELL(0.319 ns) 9.414 ns F1_readADC_multimodes:inst2\|Mux14~4 6 COMB LC_X10_Y6_N2 1 " "Info: 6: + IC(1.064 ns) + CELL(0.319 ns) = 9.414 ns; Loc. = LC_X10_Y6_N2; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux14~4'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.383 ns" { F1_readADC_multimodes:inst2|Mux14~1 F1_readADC_multimodes:inst2|Mux14~4 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 334 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.161 ns) + CELL(0.462 ns) 11.037 ns F1_readADC_multimodes:inst2\|Mux14 7 COMB LC_X10_Y7_N2 1 " "Info: 7: + IC(1.161 ns) + CELL(0.462 ns) = 11.037 ns; Loc. = LC_X10_Y7_N2; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux14'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.623 ns" { F1_readADC_multimodes:inst2|Mux14~4 F1_readADC_multimodes:inst2|Mux14 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 334 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.452 ns) + CELL(0.125 ns) 11.614 ns F1_readADC_multimodes:inst2\|ReadCLK~0 8 COMB LC_X10_Y7_N6 1 " "Info: 8: + IC(0.452 ns) + CELL(0.125 ns) = 11.614 ns; Loc. = LC_X10_Y7_N6; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|ReadCLK~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.577 ns" { F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 11.930 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 9 COMB LC_X10_Y7_N7 13 " "Info: 9: + IC(0.191 ns) + CELL(0.125 ns) = 11.930 ns; Loc. = LC_X10_Y7_N7; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.444 ns) + CELL(0.809 ns) 13.183 ns F1_readADC_multimodes:inst2\|T_CNVen_SHFT 10 REG LC_X10_Y7_N8 2 " "Info: 10: + IC(0.444 ns) + CELL(0.809 ns) = 13.183 ns; Loc. = LC_X10_Y7_N8; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|T_CNVen_SHFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.253 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 455 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.372 ns) 13.555 ns F1_readADC_multimodes:inst2\|Test_ADC_SHIFT 11 COMB LC_X10_Y7_N8 25 " "Info: 11: + IC(0.000 ns) + CELL(0.372 ns) = 13.555 ns; Loc. = LC_X10_Y7_N8; Fanout = 25; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ADC_SHIFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.372 ns" { F1_readADC_multimodes:inst2|T_CNVen_SHFT F1_readADC_multimodes:inst2|Test_ADC_SHIFT } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.245 ns) + CELL(0.574 ns) 17.374 ns F1_readADC_multimodes:inst2\|r_DATAR\[9\] 12 REG LC_X4_Y7_N1 4 " "Info: 12: + IC(3.245 ns) + CELL(0.574 ns) = 17.374 ns; Loc. = LC_X4_Y7_N1; Fanout = 4; REG Node = 'F1_readADC_multimodes:inst2\|r_DATAR\[9\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { F1_readADC_multimodes:inst2|Test_ADC_SHIFT F1_readADC_multimodes:inst2|r_DATAR[9] } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 568 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.971 ns ( 28.61 % ) " "Info: Total cell delay = 4.971 ns ( 28.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.403 ns ( 71.39 % ) " "Info: Total interconnect delay = 12.403 ns ( 71.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "17.374 ns" { SR[0] F1_readADC_multimodes:inst2|Add3~3 F1_readADC_multimodes:inst2|SEL_RDCLK~2 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[1]~3 F1_readADC_multimodes:inst2|Mux14~1 F1_readADC_multimodes:inst2|Mux14~4 F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SHFT F1_readADC_multimodes:inst2|Test_ADC_SHIFT F1_readADC_multimodes:inst2|r_DATAR[9] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "17.374 ns" { SR[0] {} SR[0]~combout {} F1_readADC_multimodes:inst2|Add3~3 {} F1_readADC_multimodes:inst2|SEL_RDCLK~2 {} F1_readADC_multimodes:inst2|Test_SEL_RDCLK[1]~3 {} F1_readADC_multimodes:inst2|Mux14~1 {} F1_readADC_multimodes:inst2|Mux14~4 {} F1_readADC_multimodes:inst2|Mux14 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} F1_readADC_multimodes:inst2|Test_ADC_SHIFT {} F1_readADC_multimodes:inst2|r_DATAR[9] {} } { 0.000ns 0.000ns 2.229ns 1.166ns 0.500ns 1.951ns 1.064ns 1.161ns 0.452ns 0.191ns 0.444ns 0.000ns 3.245ns } { 0.000ns 0.708ns 0.462ns 0.125ns 0.319ns 0.571ns 0.319ns 0.462ns 0.125ns 0.125ns 0.809ns 0.372ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns + " "Info: + Micro clock to output delay of source is 0.235 ns" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 568 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.044 ns + Longest register pin " "Info: + Longest register to pin delay is 4.044 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F1_readADC_multimodes:inst2\|r_DATAR\[9\] 1 REG LC_X4_Y7_N1 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X4_Y7_N1; Fanout = 4; REG Node = 'F1_readADC_multimodes:inst2\|r_DATAR\[9\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { F1_readADC_multimodes:inst2|r_DATAR[9] } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 568 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.590 ns) + CELL(1.454 ns) 4.044 ns rDATAL\[9\] 2 PIN PIN_J18 0 " "Info: 2: + IC(2.590 ns) + CELL(1.454 ns) = 4.044 ns; Loc. = PIN_J18; Fanout = 0; PIN Node = 'rDATAL\[9\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.044 ns" { F1_readADC_multimodes:inst2|r_DATAR[9] rDATAL[9] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 96 1200 1376 112 "rDATAL\[23..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.454 ns ( 35.95 % ) " "Info: Total cell delay = 1.454 ns ( 35.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.590 ns ( 64.05 % ) " "Info: Total interconnect delay = 2.590 ns ( 64.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.044 ns" { F1_readADC_multimodes:inst2|r_DATAR[9] rDATAL[9] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "4.044 ns" { F1_readADC_multimodes:inst2|r_DATAR[9] {} rDATAL[9] {} } { 0.000ns 2.590ns } { 0.000ns 1.454ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "17.374 ns" { SR[0] F1_readADC_multimodes:inst2|Add3~3 F1_readADC_multimodes:inst2|SEL_RDCLK~2 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[1]~3 F1_readADC_multimodes:inst2|Mux14~1 F1_readADC_multimodes:inst2|Mux14~4 F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SHFT F1_readADC_multimodes:inst2|Test_ADC_SHIFT F1_readADC_multimodes:inst2|r_DATAR[9] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "17.374 ns" { SR[0] {} SR[0]~combout {} F1_readADC_multimodes:inst2|Add3~3 {} F1_readADC_multimodes:inst2|SEL_RDCLK~2 {} F1_readADC_multimodes:inst2|Test_SEL_RDCLK[1]~3 {} F1_readADC_multimodes:inst2|Mux14~1 {} F1_readADC_multimodes:inst2|Mux14~4 {} F1_readADC_multimodes:inst2|Mux14 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} F1_readADC_multimodes:inst2|Test_ADC_SHIFT {} F1_readADC_multimodes:inst2|r_DATAR[9] {} } { 0.000ns 0.000ns 2.229ns 1.166ns 0.500ns 1.951ns 1.064ns 1.161ns 0.452ns 0.191ns 0.444ns 0.000ns 3.245ns } { 0.000ns 0.708ns 0.462ns 0.125ns 0.319ns 0.571ns 0.319ns 0.462ns 0.125ns 0.125ns 0.809ns 0.372ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.044 ns" { F1_readADC_multimodes:inst2|r_DATAR[9] rDATAL[9] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "4.044 ns" { F1_readADC_multimodes:inst2|r_DATAR[9] {} rDATAL[9] {} } { 0.000ns 2.590ns } { 0.000ns 1.454ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "SR\[0\] SCKR 16.713 ns Longest " "Info: Longest tpd from source pin \"SR\[0\]\" to destination pin \"SCKR\" is 16.713 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns SR\[0\] 1 CLK PIN_B11 17 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_B11; Fanout = 17; CLK Node = 'SR\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SR[0] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 64 680 848 80 "SR\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.229 ns) + CELL(0.462 ns) 3.399 ns F1_readADC_multimodes:inst2\|Add3~3 2 COMB LC_X8_Y6_N5 1 " "Info: 2: + IC(2.229 ns) + CELL(0.462 ns) = 3.399 ns; Loc. = LC_X8_Y6_N5; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Add3~3'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.691 ns" { SR[0] F1_readADC_multimodes:inst2|Add3~3 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 329 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.166 ns) + CELL(0.125 ns) 4.690 ns F1_readADC_multimodes:inst2\|SEL_RDCLK~2 3 COMB LC_X9_Y7_N0 2 " "Info: 3: + IC(1.166 ns) + CELL(0.125 ns) = 4.690 ns; Loc. = LC_X9_Y7_N0; Fanout = 2; COMB Node = 'F1_readADC_multimodes:inst2\|SEL_RDCLK~2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.291 ns" { F1_readADC_multimodes:inst2|Add3~3 F1_readADC_multimodes:inst2|SEL_RDCLK~2 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 92 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(0.319 ns) 5.509 ns F1_readADC_multimodes:inst2\|Test_SEL_RDCLK\[1\]~3 4 COMB LC_X9_Y7_N1 3 " "Info: 4: + IC(0.500 ns) + CELL(0.319 ns) = 5.509 ns; Loc. = LC_X9_Y7_N1; Fanout = 3; COMB Node = 'F1_readADC_multimodes:inst2\|Test_SEL_RDCLK\[1\]~3'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.819 ns" { F1_readADC_multimodes:inst2|SEL_RDCLK~2 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[1]~3 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.951 ns) + CELL(0.571 ns) 8.031 ns F1_readADC_multimodes:inst2\|Mux14~1 5 COMB LC_X8_Y6_N8 1 " "Info: 5: + IC(1.951 ns) + CELL(0.571 ns) = 8.031 ns; Loc. = LC_X8_Y6_N8; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux14~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.522 ns" { F1_readADC_multimodes:inst2|Test_SEL_RDCLK[1]~3 F1_readADC_multimodes:inst2|Mux14~1 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 334 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.064 ns) + CELL(0.319 ns) 9.414 ns F1_readADC_multimodes:inst2\|Mux14~4 6 COMB LC_X10_Y6_N2 1 " "Info: 6: + IC(1.064 ns) + CELL(0.319 ns) = 9.414 ns; Loc. = LC_X10_Y6_N2; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux14~4'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.383 ns" { F1_readADC_multimodes:inst2|Mux14~1 F1_readADC_multimodes:inst2|Mux14~4 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 334 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.161 ns) + CELL(0.462 ns) 11.037 ns F1_readADC_multimodes:inst2\|Mux14 7 COMB LC_X10_Y7_N2 1 " "Info: 7: + IC(1.161 ns) + CELL(0.462 ns) = 11.037 ns; Loc. = LC_X10_Y7_N2; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux14'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.623 ns" { F1_readADC_multimodes:inst2|Mux14~4 F1_readADC_multimodes:inst2|Mux14 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 334 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.452 ns) + CELL(0.125 ns) 11.614 ns F1_readADC_multimodes:inst2\|ReadCLK~0 8 COMB LC_X10_Y7_N6 1 " "Info: 8: + IC(0.452 ns) + CELL(0.125 ns) = 11.614 ns; Loc. = LC_X10_Y7_N6; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|ReadCLK~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.577 ns" { F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 11.930 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 9 COMB LC_X10_Y7_N7 13 " "Info: 9: + IC(0.191 ns) + CELL(0.125 ns) = 11.930 ns; Loc. = LC_X10_Y7_N7; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.472 ns) + CELL(0.462 ns) 12.864 ns F1_readADC_multimodes:inst2\|SCKL 10 COMB LC_X10_Y7_N4 32 " "Info: 10: + IC(0.472 ns) + CELL(0.462 ns) = 12.864 ns; Loc. = LC_X10_Y7_N4; Fanout = 32; COMB Node = 'F1_readADC_multimodes:inst2\|SCKL'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.934 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|SCKL } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.395 ns) + CELL(1.454 ns) 16.713 ns SCKR 11 PIN PIN_N10 0 " "Info: 11: + IC(2.395 ns) + CELL(1.454 ns) = 16.713 ns; Loc. = PIN_N10; Fanout = 0; PIN Node = 'SCKR'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.849 ns" { F1_readADC_multimodes:inst2|SCKL SCKR } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 160 1448 1624 176 "SCKR" "" } { 168 1120 1176 184 "SCKR" "" } { 464 440 496 480 "SCKR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.132 ns ( 30.71 % ) " "Info: Total cell delay = 5.132 ns ( 30.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.581 ns ( 69.29 % ) " "Info: Total interconnect delay = 11.581 ns ( 69.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "16.713 ns" { SR[0] F1_readADC_multimodes:inst2|Add3~3 F1_readADC_multimodes:inst2|SEL_RDCLK~2 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[1]~3 F1_readADC_multimodes:inst2|Mux14~1 F1_readADC_multimodes:inst2|Mux14~4 F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|SCKL SCKR } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "16.713 ns" { SR[0] {} SR[0]~combout {} F1_readADC_multimodes:inst2|Add3~3 {} F1_readADC_multimodes:inst2|SEL_RDCLK~2 {} F1_readADC_multimodes:inst2|Test_SEL_RDCLK[1]~3 {} F1_readADC_multimodes:inst2|Mux14~1 {} F1_readADC_multimodes:inst2|Mux14~4 {} F1_readADC_multimodes:inst2|Mux14 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|SCKL {} SCKR {} } { 0.000ns 0.000ns 2.229ns 1.166ns 0.500ns 1.951ns 1.064ns 1.161ns 0.452ns 0.191ns 0.472ns 2.395ns } { 0.000ns 0.708ns 0.462ns 0.125ns 0.319ns 0.571ns 0.319ns 0.462ns 0.125ns 0.125ns 0.462ns 1.454ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "F1_readADC_multimodes:inst2\|CNVen_SHFT AQMODE SR\[0\] 8.348 ns register " "Info: th for register \"F1_readADC_multimodes:inst2\|CNVen_SHFT\" (data pin = \"AQMODE\", clock pin = \"SR\[0\]\") is 8.348 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SR\[0\] destination 14.409 ns + Longest register " "Info: + Longest clock path from clock \"SR\[0\]\" to destination register is 14.409 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns SR\[0\] 1 CLK PIN_B11 17 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_B11; Fanout = 17; CLK Node = 'SR\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SR[0] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 64 680 848 80 "SR\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.229 ns) + CELL(0.462 ns) 3.399 ns F1_readADC_multimodes:inst2\|Add3~3 2 COMB LC_X8_Y6_N5 1 " "Info: 2: + IC(2.229 ns) + CELL(0.462 ns) = 3.399 ns; Loc. = LC_X8_Y6_N5; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Add3~3'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.691 ns" { SR[0] F1_readADC_multimodes:inst2|Add3~3 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 329 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.166 ns) + CELL(0.125 ns) 4.690 ns F1_readADC_multimodes:inst2\|SEL_RDCLK~2 3 COMB LC_X9_Y7_N0 2 " "Info: 3: + IC(1.166 ns) + CELL(0.125 ns) = 4.690 ns; Loc. = LC_X9_Y7_N0; Fanout = 2; COMB Node = 'F1_readADC_multimodes:inst2\|SEL_RDCLK~2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.291 ns" { F1_readADC_multimodes:inst2|Add3~3 F1_readADC_multimodes:inst2|SEL_RDCLK~2 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 92 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(0.319 ns) 5.509 ns F1_readADC_multimodes:inst2\|Test_SEL_RDCLK\[1\]~3 4 COMB LC_X9_Y7_N1 3 " "Info: 4: + IC(0.500 ns) + CELL(0.319 ns) = 5.509 ns; Loc. = LC_X9_Y7_N1; Fanout = 3; COMB Node = 'F1_readADC_multimodes:inst2\|Test_SEL_RDCLK\[1\]~3'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.819 ns" { F1_readADC_multimodes:inst2|SEL_RDCLK~2 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[1]~3 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.951 ns) + CELL(0.571 ns) 8.031 ns F1_readADC_multimodes:inst2\|Mux14~1 5 COMB LC_X8_Y6_N8 1 " "Info: 5: + IC(1.951 ns) + CELL(0.571 ns) = 8.031 ns; Loc. = LC_X8_Y6_N8; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux14~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.522 ns" { F1_readADC_multimodes:inst2|Test_SEL_RDCLK[1]~3 F1_readADC_multimodes:inst2|Mux14~1 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 334 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.064 ns) + CELL(0.319 ns) 9.414 ns F1_readADC_multimodes:inst2\|Mux14~4 6 COMB LC_X10_Y6_N2 1 " "Info: 6: + IC(1.064 ns) + CELL(0.319 ns) = 9.414 ns; Loc. = LC_X10_Y6_N2; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux14~4'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.383 ns" { F1_readADC_multimodes:inst2|Mux14~1 F1_readADC_multimodes:inst2|Mux14~4 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 334 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.161 ns) + CELL(0.462 ns) 11.037 ns F1_readADC_multimodes:inst2\|Mux14 7 COMB LC_X10_Y7_N2 1 " "Info: 7: + IC(1.161 ns) + CELL(0.462 ns) = 11.037 ns; Loc. = LC_X10_Y7_N2; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux14'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.623 ns" { F1_readADC_multimodes:inst2|Mux14~4 F1_readADC_multimodes:inst2|Mux14 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 334 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.452 ns) + CELL(0.125 ns) 11.614 ns F1_readADC_multimodes:inst2\|ReadCLK~0 8 COMB LC_X10_Y7_N6 1 " "Info: 8: + IC(0.452 ns) + CELL(0.125 ns) = 11.614 ns; Loc. = LC_X10_Y7_N6; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|ReadCLK~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.577 ns" { F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 11.930 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 9 COMB LC_X10_Y7_N7 13 " "Info: 9: + IC(0.191 ns) + CELL(0.125 ns) = 11.930 ns; Loc. = LC_X10_Y7_N7; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.905 ns) + CELL(0.574 ns) 14.409 ns F1_readADC_multimodes:inst2\|CNVen_SHFT 10 REG LC_X5_Y9_N3 2 " "Info: 10: + IC(1.905 ns) + CELL(0.574 ns) = 14.409 ns; Loc. = LC_X5_Y9_N3; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|CNVen_SHFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.479 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 419 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.790 ns ( 26.30 % ) " "Info: Total cell delay = 3.790 ns ( 26.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.619 ns ( 73.70 % ) " "Info: Total interconnect delay = 10.619 ns ( 73.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "14.409 ns" { SR[0] F1_readADC_multimodes:inst2|Add3~3 F1_readADC_multimodes:inst2|SEL_RDCLK~2 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[1]~3 F1_readADC_multimodes:inst2|Mux14~1 F1_readADC_multimodes:inst2|Mux14~4 F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "14.409 ns" { SR[0] {} SR[0]~combout {} F1_readADC_multimodes:inst2|Add3~3 {} F1_readADC_multimodes:inst2|SEL_RDCLK~2 {} F1_readADC_multimodes:inst2|Test_SEL_RDCLK[1]~3 {} F1_readADC_multimodes:inst2|Mux14~1 {} F1_readADC_multimodes:inst2|Mux14~4 {} F1_readADC_multimodes:inst2|Mux14 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|CNVen_SHFT {} } { 0.000ns 0.000ns 2.229ns 1.166ns 0.500ns 1.951ns 1.064ns 1.161ns 0.452ns 0.191ns 1.905ns } { 0.000ns 0.708ns 0.462ns 0.125ns 0.319ns 0.571ns 0.319ns 0.462ns 0.125ns 0.125ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.138 ns + " "Info: + Micro hold delay of destination is 0.138 ns" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 419 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.199 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.199 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns AQMODE 1 CLK PIN_U11 10 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_U11; Fanout = 10; CLK Node = 'AQMODE'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AQMODE } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 96 680 848 112 "AQMODE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.381 ns) + CELL(0.125 ns) 3.214 ns F1_readADC_multimodes:inst2\|Test_CK_cycle\[4\]~0 2 COMB LC_X13_Y10_N9 5 " "Info: 2: + IC(2.381 ns) + CELL(0.125 ns) = 3.214 ns; Loc. = LC_X13_Y10_N9; Fanout = 5; COMB Node = 'F1_readADC_multimodes:inst2\|Test_CK_cycle\[4\]~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.506 ns" { AQMODE F1_readADC_multimodes:inst2|Test_CK_cycle[4]~0 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.963 ns) + CELL(0.462 ns) 5.639 ns F1_readADC_multimodes:inst2\|LessThan4~2 3 COMB LC_X5_Y9_N2 1 " "Info: 3: + IC(1.963 ns) + CELL(0.462 ns) = 5.639 ns; Loc. = LC_X5_Y9_N2; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|LessThan4~2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.425 ns" { F1_readADC_multimodes:inst2|Test_CK_cycle[4]~0 F1_readADC_multimodes:inst2|LessThan4~2 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 433 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.369 ns) 6.199 ns F1_readADC_multimodes:inst2\|CNVen_SHFT 4 REG LC_X5_Y9_N3 2 " "Info: 4: + IC(0.191 ns) + CELL(0.369 ns) = 6.199 ns; Loc. = LC_X5_Y9_N3; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|CNVen_SHFT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.560 ns" { F1_readADC_multimodes:inst2|LessThan4~2 F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 419 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.664 ns ( 26.84 % ) " "Info: Total cell delay = 1.664 ns ( 26.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.535 ns ( 73.16 % ) " "Info: Total interconnect delay = 4.535 ns ( 73.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.199 ns" { AQMODE F1_readADC_multimodes:inst2|Test_CK_cycle[4]~0 F1_readADC_multimodes:inst2|LessThan4~2 F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "6.199 ns" { AQMODE {} AQMODE~combout {} F1_readADC_multimodes:inst2|Test_CK_cycle[4]~0 {} F1_readADC_multimodes:inst2|LessThan4~2 {} F1_readADC_multimodes:inst2|CNVen_SHFT {} } { 0.000ns 0.000ns 2.381ns 1.963ns 0.191ns } { 0.000ns 0.708ns 0.125ns 0.462ns 0.369ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "14.409 ns" { SR[0] F1_readADC_multimodes:inst2|Add3~3 F1_readADC_multimodes:inst2|SEL_RDCLK~2 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[1]~3 F1_readADC_multimodes:inst2|Mux14~1 F1_readADC_multimodes:inst2|Mux14~4 F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "14.409 ns" { SR[0] {} SR[0]~combout {} F1_readADC_multimodes:inst2|Add3~3 {} F1_readADC_multimodes:inst2|SEL_RDCLK~2 {} F1_readADC_multimodes:inst2|Test_SEL_RDCLK[1]~3 {} F1_readADC_multimodes:inst2|Mux14~1 {} F1_readADC_multimodes:inst2|Mux14~4 {} F1_readADC_multimodes:inst2|Mux14 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|CNVen_SHFT {} } { 0.000ns 0.000ns 2.229ns 1.166ns 0.500ns 1.951ns 1.064ns 1.161ns 0.452ns 0.191ns 1.905ns } { 0.000ns 0.708ns 0.462ns 0.125ns 0.319ns 0.571ns 0.319ns 0.462ns 0.125ns 0.125ns 0.574ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.199 ns" { AQMODE F1_readADC_multimodes:inst2|Test_CK_cycle[4]~0 F1_readADC_multimodes:inst2|LessThan4~2 F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "6.199 ns" { AQMODE {} AQMODE~combout {} F1_readADC_multimodes:inst2|Test_CK_cycle[4]~0 {} F1_readADC_multimodes:inst2|LessThan4~2 {} F1_readADC_multimodes:inst2|CNVen_SHFT {} } { 0.000ns 0.000ns 2.381ns 1.963ns 0.191ns } { 0.000ns 0.708ns 0.125ns 0.462ns 0.369ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 9 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "164 " "Info: Peak virtual memory: 164 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 14 14:06:04 2024 " "Info: Processing ended: Wed Feb 14 14:06:04 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
