{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1668651985192 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668651985192 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 16 23:26:25 2022 " "Processing started: Wed Nov 16 23:26:25 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668651985192 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668651985192 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off aula14 -c aula14 " "Command: quartus_map --read_settings_files=on --write_settings_files=off aula14 -c aula14" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668651985192 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1668651985590 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1668651985590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file toplevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TopLevel-arquitetura " "Found design unit 1: TopLevel-arquitetura" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668651996856 ""} { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668651996856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668651996856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "registradorGenerico.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/registradorGenerico.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668651996859 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "registradorGenerico.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/registradorGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668651996859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668651996859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somaconstante.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somaconstante.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somaConstante-comportamento " "Found design unit 1: somaConstante-comportamento" {  } { { "somaConstante.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/somaConstante.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668651996861 ""} { "Info" "ISGN_ENTITY_NAME" "1 somaConstante " "Found entity 1: somaConstante" {  } { { "somaConstante.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/somaConstante.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668651996861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668651996861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoregistradores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoregistradores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoRegistradores-comportamento " "Found design unit 1: bancoRegistradores-comportamento" {  } { { "bancoRegistradores.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/bancoRegistradores.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668651996864 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoRegistradores " "Found entity 1: bancoRegistradores" {  } { { "bancoRegistradores.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/bancoRegistradores.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668651996864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668651996864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rommips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rommips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROMMIPS-assincrona " "Found design unit 1: ROMMIPS-assincrona" {  } { { "ROMMIPS.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/ROMMIPS.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668651996866 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROMMIPS " "Found entity 1: ROMMIPS" {  } { { "ROMMIPS.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/ROMMIPS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668651996866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668651996866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ulasomasubpassa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ulasomasubpassa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULASomaSubPassa-comportamento " "Found design unit 1: ULASomaSubPassa-comportamento" {  } { { "ULASomaSubPassa.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/ULASomaSubPassa.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668651996867 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULASomaSubPassa " "Found entity 1: ULASomaSubPassa" {  } { { "ULASomaSubPassa.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/ULASomaSubPassa.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668651996867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668651996867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somadorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somadorGenerico-comportamento " "Found design unit 1: somadorGenerico-comportamento" {  } { { "somadorGenerico.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/somadorGenerico.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668651996869 ""} { "Info" "ISGN_ENTITY_NAME" "1 somadorGenerico " "Found entity 1: somadorGenerico" {  } { { "somadorGenerico.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/somadorGenerico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668651996869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668651996869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1-comportamento " "Found design unit 1: muxGenerico2x1-comportamento" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/muxGenerico2x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668651996871 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1 " "Found entity 1: muxGenerico2x1" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/muxGenerico2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668651996871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668651996871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "estendesinalgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file estendesinalgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 estendeSinalGenerico-comportamento " "Found design unit 1: estendeSinalGenerico-comportamento" {  } { { "estendeSinalGenerico.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/estendeSinalGenerico.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668651996872 ""} { "Info" "ISGN_ENTITY_NAME" "1 estendeSinalGenerico " "Found entity 1: estendeSinalGenerico" {  } { { "estendeSinalGenerico.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/estendeSinalGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668651996872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668651996872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rammips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rammips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAMMIPS-assincrona " "Found design unit 1: RAMMIPS-assincrona" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/RAMMIPS.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668651996874 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAMMIPS " "Found entity 1: RAMMIPS" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/RAMMIPS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668651996874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668651996874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoderinstru.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoderinstru.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoderInstru-comportamento " "Found design unit 1: decoderInstru-comportamento" {  } { { "decoderInstru.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/decoderInstru.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668651996876 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoderInstru " "Found entity 1: decoderInstru" {  } { { "decoderInstru.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/decoderInstru.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668651996876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668651996876 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopLevel " "Elaborating entity \"TopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1668651996917 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DATA_OUT TopLevel.vhd(30) " "VHDL Signal Declaration warning at TopLevel.vhd(30): used implicit default value for signal \"DATA_OUT\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1668651996919 "|TopLevel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico registradorGenerico:ProgramCounter " "Elaborating entity \"registradorGenerico\" for hierarchy \"registradorGenerico:ProgramCounter\"" {  } { { "TopLevel.vhd" "ProgramCounter" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668651996920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somaConstante somaConstante:incrementaPC " "Elaborating entity \"somaConstante\" for hierarchy \"somaConstante:incrementaPC\"" {  } { { "TopLevel.vhd" "incrementaPC" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668651996922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somadorGenerico somadorGenerico:SOMADOR " "Elaborating entity \"somadorGenerico\" for hierarchy \"somadorGenerico:SOMADOR\"" {  } { { "TopLevel.vhd" "SOMADOR" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668651996923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 muxGenerico2x1:MuxBEQ " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"muxGenerico2x1:MuxBEQ\"" {  } { { "TopLevel.vhd" "MuxBEQ" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668651996924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROMMIPS ROMMIPS:ROM " "Elaborating entity \"ROMMIPS\" for hierarchy \"ROMMIPS:ROM\"" {  } { { "TopLevel.vhd" "ROM" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668651996926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 muxGenerico2x1:MuxRtRd " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"muxGenerico2x1:MuxRtRd\"" {  } { { "TopLevel.vhd" "MuxRtRd" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668651996927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "estendeSinalGenerico estendeSinalGenerico:Estende " "Elaborating entity \"estendeSinalGenerico\" for hierarchy \"estendeSinalGenerico:Estende\"" {  } { { "TopLevel.vhd" "Estende" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668651996928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoRegistradores bancoRegistradores:bancoRegs " "Elaborating entity \"bancoRegistradores\" for hierarchy \"bancoRegistradores:bancoRegs\"" {  } { { "TopLevel.vhd" "bancoRegs" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668651996929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULASomaSubPassa ULASomaSubPassa:ULA " "Elaborating entity \"ULASomaSubPassa\" for hierarchy \"ULASomaSubPassa:ULA\"" {  } { { "TopLevel.vhd" "ULA" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668651996931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAMMIPS RAMMIPS:RAM " "Elaborating entity \"RAMMIPS\" for hierarchy \"RAMMIPS:RAM\"" {  } { { "TopLevel.vhd" "RAM" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668651996933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoderInstru decoderInstru:DECODER " "Elaborating entity \"decoderInstru\" for hierarchy \"decoderInstru:DECODER\"" {  } { { "TopLevel.vhd" "DECODER" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668651996934 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "RAMMIPS:RAM\|memRAM " "RAM logic \"RAMMIPS:RAM\|memRAM\" is uninferred due to asynchronous read logic" {  } { { "RAMMIPS.vhd" "memRAM" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/RAMMIPS.vhd" 21 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1668651997360 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "bancoRegistradores:bancoRegs\|registrador " "RAM logic \"bancoRegistradores:bancoRegs\|registrador\" is uninferred due to asynchronous read logic" {  } { { "bancoRegistradores.vhd" "registrador" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/bancoRegistradores.vhd" 50 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1668651997360 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ROMMIPS:ROM\|memROM " "RAM logic \"ROMMIPS:ROM\|memROM\" is uninferred due to inappropriate RAM size" {  } { { "ROMMIPS.vhd" "memROM" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/ROMMIPS.vhd" 52 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1668651997360 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1668651997360 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[12\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[12\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1668651997372 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[11\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[11\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1668651997372 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[10\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[10\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1668651997372 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[9\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[9\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1668651997372 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[8\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[8\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1668651997372 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[7\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[7\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1668651997372 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[6\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[6\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1668651997372 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[5\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[5\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1668651997372 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[4\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[4\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1668651997372 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[3\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[3\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1668651997372 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[2\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[2\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1668651997372 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[1\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[1\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1668651997372 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[0\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[0\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1668651997372 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[13\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[13\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1668651997372 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[14\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[14\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1668651997372 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[15\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[15\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1668651997372 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[16\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[16\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1668651997372 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[17\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[17\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1668651997372 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[18\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[18\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1668651997372 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[19\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[19\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1668651997372 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[20\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[20\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1668651997372 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[21\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[21\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1668651997372 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[22\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[22\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1668651997372 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[23\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[23\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1668651997372 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[24\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[24\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1668651997372 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[25\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[25\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1668651997372 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[26\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[26\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1668651997372 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[27\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[27\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1668651997372 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[28\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[28\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1668651997372 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[29\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[29\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1668651997372 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[30\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[30\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1668651997372 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[31\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[31\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1668651997372 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1668651997372 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[0\] GND " "Pin \"DATA_OUT\[0\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668651999298 "|TopLevel|DATA_OUT[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[1\] GND " "Pin \"DATA_OUT\[1\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668651999298 "|TopLevel|DATA_OUT[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[2\] GND " "Pin \"DATA_OUT\[2\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668651999298 "|TopLevel|DATA_OUT[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[3\] GND " "Pin \"DATA_OUT\[3\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668651999298 "|TopLevel|DATA_OUT[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[4\] GND " "Pin \"DATA_OUT\[4\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668651999298 "|TopLevel|DATA_OUT[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[5\] GND " "Pin \"DATA_OUT\[5\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668651999298 "|TopLevel|DATA_OUT[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[6\] GND " "Pin \"DATA_OUT\[6\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668651999298 "|TopLevel|DATA_OUT[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[7\] GND " "Pin \"DATA_OUT\[7\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668651999298 "|TopLevel|DATA_OUT[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[8\] GND " "Pin \"DATA_OUT\[8\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668651999298 "|TopLevel|DATA_OUT[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[9\] GND " "Pin \"DATA_OUT\[9\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668651999298 "|TopLevel|DATA_OUT[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[10\] GND " "Pin \"DATA_OUT\[10\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668651999298 "|TopLevel|DATA_OUT[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[11\] GND " "Pin \"DATA_OUT\[11\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668651999298 "|TopLevel|DATA_OUT[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[12\] GND " "Pin \"DATA_OUT\[12\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668651999298 "|TopLevel|DATA_OUT[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[13\] GND " "Pin \"DATA_OUT\[13\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668651999298 "|TopLevel|DATA_OUT[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[14\] GND " "Pin \"DATA_OUT\[14\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668651999298 "|TopLevel|DATA_OUT[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[15\] GND " "Pin \"DATA_OUT\[15\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668651999298 "|TopLevel|DATA_OUT[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[16\] GND " "Pin \"DATA_OUT\[16\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668651999298 "|TopLevel|DATA_OUT[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[17\] GND " "Pin \"DATA_OUT\[17\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668651999298 "|TopLevel|DATA_OUT[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[18\] GND " "Pin \"DATA_OUT\[18\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668651999298 "|TopLevel|DATA_OUT[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[19\] GND " "Pin \"DATA_OUT\[19\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668651999298 "|TopLevel|DATA_OUT[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[20\] GND " "Pin \"DATA_OUT\[20\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668651999298 "|TopLevel|DATA_OUT[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[21\] GND " "Pin \"DATA_OUT\[21\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668651999298 "|TopLevel|DATA_OUT[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[22\] GND " "Pin \"DATA_OUT\[22\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668651999298 "|TopLevel|DATA_OUT[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[23\] GND " "Pin \"DATA_OUT\[23\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668651999298 "|TopLevel|DATA_OUT[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[24\] GND " "Pin \"DATA_OUT\[24\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668651999298 "|TopLevel|DATA_OUT[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[25\] GND " "Pin \"DATA_OUT\[25\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668651999298 "|TopLevel|DATA_OUT[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[26\] GND " "Pin \"DATA_OUT\[26\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668651999298 "|TopLevel|DATA_OUT[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[27\] GND " "Pin \"DATA_OUT\[27\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668651999298 "|TopLevel|DATA_OUT[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[28\] GND " "Pin \"DATA_OUT\[28\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668651999298 "|TopLevel|DATA_OUT[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[29\] GND " "Pin \"DATA_OUT\[29\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668651999298 "|TopLevel|DATA_OUT[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[30\] GND " "Pin \"DATA_OUT\[30\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668651999298 "|TopLevel|DATA_OUT[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[31\] GND " "Pin \"DATA_OUT\[31\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668651999298 "|TopLevel|DATA_OUT[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inspectEndRS\[1\] GND " "Pin \"inspectEndRS\[1\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668651999298 "|TopLevel|inspectEndRS[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inspectEndRS\[2\] GND " "Pin \"inspectEndRS\[2\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668651999298 "|TopLevel|inspectEndRS[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inspectEndRS\[4\] GND " "Pin \"inspectEndRS\[4\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668651999298 "|TopLevel|inspectEndRS[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inspectEndRT\[0\] GND " "Pin \"inspectEndRT\[0\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668651999298 "|TopLevel|inspectEndRT[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inspectEndRD\[0\] GND " "Pin \"inspectEndRD\[0\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668651999298 "|TopLevel|inspectEndRD[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inspectEndRD\[1\] GND " "Pin \"inspectEndRD\[1\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668651999298 "|TopLevel|inspectEndRD[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inspectEndRD\[2\] GND " "Pin \"inspectEndRD\[2\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668651999298 "|TopLevel|inspectEndRD[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inspectEndRD\[4\] GND " "Pin \"inspectEndRD\[4\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668651999298 "|TopLevel|inspectEndRD[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inspectInstru\[0\] GND " "Pin \"inspectInstru\[0\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668651999298 "|TopLevel|inspectInstru[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inspectInstru\[1\] GND " "Pin \"inspectInstru\[1\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668651999298 "|TopLevel|inspectInstru[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inspectInstru\[2\] GND " "Pin \"inspectInstru\[2\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668651999298 "|TopLevel|inspectInstru[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inspectInstru\[3\] GND " "Pin \"inspectInstru\[3\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668651999298 "|TopLevel|inspectInstru[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inspectInstru\[4\] GND " "Pin \"inspectInstru\[4\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668651999298 "|TopLevel|inspectInstru[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inspectInstru\[6\] GND " "Pin \"inspectInstru\[6\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668651999298 "|TopLevel|inspectInstru[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inspectInstru\[7\] GND " "Pin \"inspectInstru\[7\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668651999298 "|TopLevel|inspectInstru[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inspectInstru\[8\] GND " "Pin \"inspectInstru\[8\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668651999298 "|TopLevel|inspectInstru[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inspectInstru\[9\] GND " "Pin \"inspectInstru\[9\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668651999298 "|TopLevel|inspectInstru[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inspectInstru\[10\] GND " "Pin \"inspectInstru\[10\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668651999298 "|TopLevel|inspectInstru[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inspectInstru\[11\] GND " "Pin \"inspectInstru\[11\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668651999298 "|TopLevel|inspectInstru[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inspectInstru\[12\] GND " "Pin \"inspectInstru\[12\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668651999298 "|TopLevel|inspectInstru[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inspectInstru\[13\] GND " "Pin \"inspectInstru\[13\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668651999298 "|TopLevel|inspectInstru[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inspectInstru\[15\] GND " "Pin \"inspectInstru\[15\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668651999298 "|TopLevel|inspectInstru[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inspectInstru\[16\] GND " "Pin \"inspectInstru\[16\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668651999298 "|TopLevel|inspectInstru[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inspectInstru\[22\] GND " "Pin \"inspectInstru\[22\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668651999298 "|TopLevel|inspectInstru[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inspectInstru\[23\] GND " "Pin \"inspectInstru\[23\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668651999298 "|TopLevel|inspectInstru[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inspectInstru\[25\] GND " "Pin \"inspectInstru\[25\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668651999298 "|TopLevel|inspectInstru[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inspectInstru\[28\] GND " "Pin \"inspectInstru\[28\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668651999298 "|TopLevel|inspectInstru[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inspectInstru\[30\] GND " "Pin \"inspectInstru\[30\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668651999298 "|TopLevel|inspectInstru[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inspectPC\[0\] GND " "Pin \"inspectPC\[0\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668651999298 "|TopLevel|inspectPC[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inspectPC\[1\] GND " "Pin \"inspectPC\[1\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668651999298 "|TopLevel|inspectPC[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inspectSeletorULA\[1\] GND " "Pin \"inspectSeletorULA\[1\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668651999298 "|TopLevel|inspectSeletorULA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inspectSeletorULA\[2\] GND " "Pin \"inspectSeletorULA\[2\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668651999298 "|TopLevel|inspectSeletorULA[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inspectSeletorULA\[3\] GND " "Pin \"inspectSeletorULA\[3\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668651999298 "|TopLevel|inspectSeletorULA[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inspectControles\[2\] GND " "Pin \"inspectControles\[2\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668651999298 "|TopLevel|inspectControles[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inspectControles\[5\] GND " "Pin \"inspectControles\[5\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668651999298 "|TopLevel|inspectControles[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inspectControles\[6\] GND " "Pin \"inspectControles\[6\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668651999298 "|TopLevel|inspectControles[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inspectControles\[7\] GND " "Pin \"inspectControles\[7\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668651999298 "|TopLevel|inspectControles[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1668651999298 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1668651999482 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "448 " "448 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1668652001531 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1668652002003 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668652002003 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668652002356 "|TopLevel|CLOCK_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668652002356 "|TopLevel|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668652002356 "|TopLevel|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668652002356 "|TopLevel|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1668652002356 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3462 " "Implemented 3462 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1668652002365 ""} { "Info" "ICUT_CUT_TM_OPINS" "223 " "Implemented 223 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1668652002365 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3234 " "Implemented 3234 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1668652002365 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1668652002365 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 110 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 110 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4884 " "Peak virtual memory: 4884 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668652002396 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 16 23:26:42 2022 " "Processing ended: Wed Nov 16 23:26:42 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668652002396 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668652002396 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668652002396 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1668652002396 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1668652004081 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668652004081 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 16 23:26:43 2022 " "Processing started: Wed Nov 16 23:26:43 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668652004081 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1668652004081 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off aula14 -c aula14 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off aula14 -c aula14" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1668652004081 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1668652005247 ""}
{ "Info" "0" "" "Project  = aula14" {  } {  } 0 0 "Project  = aula14" 0 0 "Fitter" 0 0 1668652005248 ""}
{ "Info" "0" "" "Revision = aula14" {  } {  } 0 0 "Revision = aula14" 0 0 "Fitter" 0 0 1668652005249 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1668652005422 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1668652005423 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "aula14 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"aula14\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1668652005451 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1668652005496 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1668652005496 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1668652005853 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1668652005947 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1668652006412 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "223 228 " "No exact pin location assignment(s) for 223 pins of 228 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1668652006720 ""}
{ "Error" "ECIO_NUM_USER_IO_CAPACITY_EXCEEDED" "228 224 " "Design requires 228 user-specified I/O pins -- too many to fit in the 224 user I/O pin locations available in the selected device" { { "Info" "ICIO_NUM_USER_IO_CAPACITY_EXCEEDED_SUBMSG1" "228 228 0 " "Current design requires 228 user-specified I/O pins -- 228 normal user-specified I/O pins and 0 programming pins that have been constrained to use dual-purpose I/O pin locations" {  } {  } 0 179001 "Current design requires %1!d! user-specified I/O pins -- %2!d! normal user-specified I/O pins and %3!d! programming pins that have been constrained to use dual-purpose I/O pin locations" 0 0 "Design Software" 0 -1 1668652011953 ""} { "Info" "ICIO_NUM_USER_IO_CAPACITY_EXCEEDED_SUBMSG2" "224 196 28 " "Targeted device has 224 I/O pin locations available for user I/O -- 196 general-purpose I/O pins and 28 dual-purpose I/O pins" {  } {  } 0 179002 "Targeted device has %1!d! I/O pin locations available for user I/O -- %2!d! general-purpose I/O pins and %3!d! dual-purpose I/O pins" 0 0 "Design Software" 0 -1 1668652011953 ""}  } {  } 0 179000 "Design requires %1!d! user-specified I/O pins -- too many to fit in the %2!d! user I/O pin locations available in the selected device" 0 0 "Fitter" 0 -1 1668652011953 ""}
{ "Error" "EFSV_FITCC_ERROR_DURING_CONSTRAINTS_PROPAGATION" "" "An error occurred while applying the periphery constraints. Review the offending constraints and rerun the Fitter." {  } {  } 0 12289 "An error occurred while applying the periphery constraints. Review the offending constraints and rerun the Fitter." 0 0 "Fitter" 0 -1 1668652011956 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1668652011958 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1668652013213 ""}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "69 " "Following 69 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DATA_OUT\[0\] GND " "Pin DATA_OUT\[0\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DATA_OUT[0] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DATA_OUT\[1\] GND " "Pin DATA_OUT\[1\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DATA_OUT[1] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DATA_OUT\[2\] GND " "Pin DATA_OUT\[2\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DATA_OUT[2] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DATA_OUT\[3\] GND " "Pin DATA_OUT\[3\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DATA_OUT[3] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DATA_OUT\[4\] GND " "Pin DATA_OUT\[4\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DATA_OUT[4] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DATA_OUT\[5\] GND " "Pin DATA_OUT\[5\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DATA_OUT[5] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DATA_OUT\[6\] GND " "Pin DATA_OUT\[6\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DATA_OUT[6] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DATA_OUT\[7\] GND " "Pin DATA_OUT\[7\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DATA_OUT[7] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DATA_OUT\[8\] GND " "Pin DATA_OUT\[8\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DATA_OUT[8] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DATA_OUT\[9\] GND " "Pin DATA_OUT\[9\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DATA_OUT[9] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DATA_OUT\[10\] GND " "Pin DATA_OUT\[10\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DATA_OUT[10] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DATA_OUT\[11\] GND " "Pin DATA_OUT\[11\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DATA_OUT[11] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DATA_OUT\[12\] GND " "Pin DATA_OUT\[12\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DATA_OUT[12] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DATA_OUT\[13\] GND " "Pin DATA_OUT\[13\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DATA_OUT[13] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DATA_OUT\[14\] GND " "Pin DATA_OUT\[14\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DATA_OUT[14] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DATA_OUT\[15\] GND " "Pin DATA_OUT\[15\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DATA_OUT[15] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DATA_OUT\[16\] GND " "Pin DATA_OUT\[16\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DATA_OUT[16] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DATA_OUT\[17\] GND " "Pin DATA_OUT\[17\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DATA_OUT[17] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DATA_OUT\[18\] GND " "Pin DATA_OUT\[18\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DATA_OUT[18] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DATA_OUT\[19\] GND " "Pin DATA_OUT\[19\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DATA_OUT[19] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DATA_OUT\[20\] GND " "Pin DATA_OUT\[20\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DATA_OUT[20] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DATA_OUT\[21\] GND " "Pin DATA_OUT\[21\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DATA_OUT[21] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DATA_OUT\[22\] GND " "Pin DATA_OUT\[22\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DATA_OUT[22] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DATA_OUT\[23\] GND " "Pin DATA_OUT\[23\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DATA_OUT[23] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DATA_OUT\[24\] GND " "Pin DATA_OUT\[24\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DATA_OUT[24] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DATA_OUT\[25\] GND " "Pin DATA_OUT\[25\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DATA_OUT[25] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DATA_OUT\[26\] GND " "Pin DATA_OUT\[26\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DATA_OUT[26] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DATA_OUT\[27\] GND " "Pin DATA_OUT\[27\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DATA_OUT[27] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DATA_OUT\[28\] GND " "Pin DATA_OUT\[28\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DATA_OUT[28] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DATA_OUT\[29\] GND " "Pin DATA_OUT\[29\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DATA_OUT[29] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DATA_OUT\[30\] GND " "Pin DATA_OUT\[30\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DATA_OUT[30] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DATA_OUT\[31\] GND " "Pin DATA_OUT\[31\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DATA_OUT[31] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inspectEndRS\[1\] GND " "Pin inspectEndRS\[1\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { inspectEndRS[1] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 162 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inspectEndRS\[2\] GND " "Pin inspectEndRS\[2\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { inspectEndRS[2] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inspectEndRS\[4\] GND " "Pin inspectEndRS\[4\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { inspectEndRS[4] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 165 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inspectEndRT\[0\] GND " "Pin inspectEndRT\[0\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { inspectEndRT[0] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 166 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inspectEndRD\[0\] GND " "Pin inspectEndRD\[0\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { inspectEndRD[0] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 171 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inspectEndRD\[1\] GND " "Pin inspectEndRD\[1\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { inspectEndRD[1] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inspectEndRD\[2\] GND " "Pin inspectEndRD\[2\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { inspectEndRD[2] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 173 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inspectEndRD\[4\] GND " "Pin inspectEndRD\[4\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { inspectEndRD[4] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 175 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inspectInstru\[0\] GND " "Pin inspectInstru\[0\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { inspectInstru[0] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 38 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 176 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inspectInstru\[1\] GND " "Pin inspectInstru\[1\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { inspectInstru[1] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 38 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 177 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inspectInstru\[2\] GND " "Pin inspectInstru\[2\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { inspectInstru[2] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 38 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 178 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inspectInstru\[3\] GND " "Pin inspectInstru\[3\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { inspectInstru[3] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 38 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 179 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inspectInstru\[4\] GND " "Pin inspectInstru\[4\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { inspectInstru[4] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 38 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 180 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inspectInstru\[6\] GND " "Pin inspectInstru\[6\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { inspectInstru[6] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 38 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 182 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inspectInstru\[7\] GND " "Pin inspectInstru\[7\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { inspectInstru[7] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 38 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inspectInstru\[8\] GND " "Pin inspectInstru\[8\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { inspectInstru[8] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 38 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 184 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inspectInstru\[9\] GND " "Pin inspectInstru\[9\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { inspectInstru[9] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 38 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 185 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inspectInstru\[10\] GND " "Pin inspectInstru\[10\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { inspectInstru[10] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 38 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 186 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inspectInstru\[11\] GND " "Pin inspectInstru\[11\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { inspectInstru[11] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 38 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 187 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inspectInstru\[12\] GND " "Pin inspectInstru\[12\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { inspectInstru[12] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 38 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 188 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inspectInstru\[13\] GND " "Pin inspectInstru\[13\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { inspectInstru[13] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 38 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 189 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inspectInstru\[15\] GND " "Pin inspectInstru\[15\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { inspectInstru[15] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 38 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 191 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inspectInstru\[16\] GND " "Pin inspectInstru\[16\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { inspectInstru[16] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 38 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 192 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inspectInstru\[22\] GND " "Pin inspectInstru\[22\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { inspectInstru[22] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 38 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inspectInstru\[23\] GND " "Pin inspectInstru\[23\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { inspectInstru[23] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 38 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 199 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inspectInstru\[25\] GND " "Pin inspectInstru\[25\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { inspectInstru[25] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 38 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 201 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inspectInstru\[28\] GND " "Pin inspectInstru\[28\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { inspectInstru[28] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 38 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 204 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inspectInstru\[30\] GND " "Pin inspectInstru\[30\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { inspectInstru[30] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 38 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 206 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inspectPC\[0\] GND " "Pin inspectPC\[0\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { inspectPC[0] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 208 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inspectPC\[1\] GND " "Pin inspectPC\[1\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { inspectPC[1] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 209 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inspectSeletorULA\[1\] GND " "Pin inspectSeletorULA\[1\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { inspectSeletorULA[1] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 40 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 241 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inspectSeletorULA\[2\] GND " "Pin inspectSeletorULA\[2\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { inspectSeletorULA[2] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 40 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 242 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inspectSeletorULA\[3\] GND " "Pin inspectSeletorULA\[3\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { inspectSeletorULA[3] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 40 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 243 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inspectControles\[2\] GND " "Pin inspectControles\[2\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { inspectControles[2] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 246 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inspectControles\[5\] GND " "Pin inspectControles\[5\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { inspectControles[5] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 249 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inspectControles\[6\] GND " "Pin inspectControles\[6\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { inspectControles[6] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 250 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inspectControles\[7\] GND " "Pin inspectControles\[7\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { inspectControles[7] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 251 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""}  } {  } 0 169069 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1668652013234 ""}
{ "Error" "EFSV_FITCC_FAIL" "" "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 11802 "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1668652013246 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 3 s 6 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 3 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "5268 " "Peak virtual memory: 5268 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668652013657 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Nov 16 23:26:53 2022 " "Processing ended: Wed Nov 16 23:26:53 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668652013657 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668652013657 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668652013657 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1668652013657 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 116 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 116 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1668652014375 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1668651985192 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668651985192 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 16 23:26:25 2022 " "Processing started: Wed Nov 16 23:26:25 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668651985192 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668651985192 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off aula14 -c aula14 " "Command: quartus_map --read_settings_files=on --write_settings_files=off aula14 -c aula14" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668651985192 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1668651985590 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1668651985590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file toplevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TopLevel-arquitetura " "Found design unit 1: TopLevel-arquitetura" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668651996856 ""} { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668651996856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668651996856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "registradorGenerico.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/registradorGenerico.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668651996859 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "registradorGenerico.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/registradorGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668651996859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668651996859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somaconstante.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somaconstante.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somaConstante-comportamento " "Found design unit 1: somaConstante-comportamento" {  } { { "somaConstante.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/somaConstante.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668651996861 ""} { "Info" "ISGN_ENTITY_NAME" "1 somaConstante " "Found entity 1: somaConstante" {  } { { "somaConstante.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/somaConstante.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668651996861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668651996861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoregistradores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoregistradores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoRegistradores-comportamento " "Found design unit 1: bancoRegistradores-comportamento" {  } { { "bancoRegistradores.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/bancoRegistradores.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668651996864 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoRegistradores " "Found entity 1: bancoRegistradores" {  } { { "bancoRegistradores.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/bancoRegistradores.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668651996864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668651996864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rommips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rommips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROMMIPS-assincrona " "Found design unit 1: ROMMIPS-assincrona" {  } { { "ROMMIPS.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/ROMMIPS.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668651996866 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROMMIPS " "Found entity 1: ROMMIPS" {  } { { "ROMMIPS.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/ROMMIPS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668651996866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668651996866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ulasomasubpassa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ulasomasubpassa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULASomaSubPassa-comportamento " "Found design unit 1: ULASomaSubPassa-comportamento" {  } { { "ULASomaSubPassa.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/ULASomaSubPassa.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668651996867 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULASomaSubPassa " "Found entity 1: ULASomaSubPassa" {  } { { "ULASomaSubPassa.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/ULASomaSubPassa.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668651996867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668651996867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somadorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somadorGenerico-comportamento " "Found design unit 1: somadorGenerico-comportamento" {  } { { "somadorGenerico.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/somadorGenerico.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668651996869 ""} { "Info" "ISGN_ENTITY_NAME" "1 somadorGenerico " "Found entity 1: somadorGenerico" {  } { { "somadorGenerico.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/somadorGenerico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668651996869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668651996869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1-comportamento " "Found design unit 1: muxGenerico2x1-comportamento" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/muxGenerico2x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668651996871 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1 " "Found entity 1: muxGenerico2x1" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/muxGenerico2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668651996871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668651996871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "estendesinalgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file estendesinalgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 estendeSinalGenerico-comportamento " "Found design unit 1: estendeSinalGenerico-comportamento" {  } { { "estendeSinalGenerico.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/estendeSinalGenerico.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668651996872 ""} { "Info" "ISGN_ENTITY_NAME" "1 estendeSinalGenerico " "Found entity 1: estendeSinalGenerico" {  } { { "estendeSinalGenerico.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/estendeSinalGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668651996872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668651996872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rammips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rammips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAMMIPS-assincrona " "Found design unit 1: RAMMIPS-assincrona" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/RAMMIPS.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668651996874 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAMMIPS " "Found entity 1: RAMMIPS" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/RAMMIPS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668651996874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668651996874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoderinstru.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoderinstru.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoderInstru-comportamento " "Found design unit 1: decoderInstru-comportamento" {  } { { "decoderInstru.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/decoderInstru.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668651996876 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoderInstru " "Found entity 1: decoderInstru" {  } { { "decoderInstru.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/decoderInstru.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668651996876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668651996876 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopLevel " "Elaborating entity \"TopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1668651996917 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DATA_OUT TopLevel.vhd(30) " "VHDL Signal Declaration warning at TopLevel.vhd(30): used implicit default value for signal \"DATA_OUT\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1668651996919 "|TopLevel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico registradorGenerico:ProgramCounter " "Elaborating entity \"registradorGenerico\" for hierarchy \"registradorGenerico:ProgramCounter\"" {  } { { "TopLevel.vhd" "ProgramCounter" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668651996920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somaConstante somaConstante:incrementaPC " "Elaborating entity \"somaConstante\" for hierarchy \"somaConstante:incrementaPC\"" {  } { { "TopLevel.vhd" "incrementaPC" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668651996922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somadorGenerico somadorGenerico:SOMADOR " "Elaborating entity \"somadorGenerico\" for hierarchy \"somadorGenerico:SOMADOR\"" {  } { { "TopLevel.vhd" "SOMADOR" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668651996923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 muxGenerico2x1:MuxBEQ " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"muxGenerico2x1:MuxBEQ\"" {  } { { "TopLevel.vhd" "MuxBEQ" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668651996924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROMMIPS ROMMIPS:ROM " "Elaborating entity \"ROMMIPS\" for hierarchy \"ROMMIPS:ROM\"" {  } { { "TopLevel.vhd" "ROM" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668651996926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 muxGenerico2x1:MuxRtRd " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"muxGenerico2x1:MuxRtRd\"" {  } { { "TopLevel.vhd" "MuxRtRd" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668651996927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "estendeSinalGenerico estendeSinalGenerico:Estende " "Elaborating entity \"estendeSinalGenerico\" for hierarchy \"estendeSinalGenerico:Estende\"" {  } { { "TopLevel.vhd" "Estende" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668651996928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoRegistradores bancoRegistradores:bancoRegs " "Elaborating entity \"bancoRegistradores\" for hierarchy \"bancoRegistradores:bancoRegs\"" {  } { { "TopLevel.vhd" "bancoRegs" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668651996929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULASomaSubPassa ULASomaSubPassa:ULA " "Elaborating entity \"ULASomaSubPassa\" for hierarchy \"ULASomaSubPassa:ULA\"" {  } { { "TopLevel.vhd" "ULA" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668651996931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAMMIPS RAMMIPS:RAM " "Elaborating entity \"RAMMIPS\" for hierarchy \"RAMMIPS:RAM\"" {  } { { "TopLevel.vhd" "RAM" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668651996933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoderInstru decoderInstru:DECODER " "Elaborating entity \"decoderInstru\" for hierarchy \"decoderInstru:DECODER\"" {  } { { "TopLevel.vhd" "DECODER" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668651996934 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "RAMMIPS:RAM\|memRAM " "RAM logic \"RAMMIPS:RAM\|memRAM\" is uninferred due to asynchronous read logic" {  } { { "RAMMIPS.vhd" "memRAM" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/RAMMIPS.vhd" 21 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1668651997360 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "bancoRegistradores:bancoRegs\|registrador " "RAM logic \"bancoRegistradores:bancoRegs\|registrador\" is uninferred due to asynchronous read logic" {  } { { "bancoRegistradores.vhd" "registrador" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/bancoRegistradores.vhd" 50 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1668651997360 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ROMMIPS:ROM\|memROM " "RAM logic \"ROMMIPS:ROM\|memROM\" is uninferred due to inappropriate RAM size" {  } { { "ROMMIPS.vhd" "memROM" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/ROMMIPS.vhd" 52 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1668651997360 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1668651997360 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[12\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[12\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1668651997372 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[11\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[11\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1668651997372 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[10\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[10\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1668651997372 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[9\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[9\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1668651997372 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[8\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[8\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1668651997372 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[7\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[7\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1668651997372 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[6\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[6\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1668651997372 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[5\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[5\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1668651997372 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[4\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[4\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1668651997372 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[3\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[3\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1668651997372 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[2\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[2\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1668651997372 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[1\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[1\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1668651997372 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[0\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[0\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1668651997372 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[13\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[13\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1668651997372 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[14\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[14\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1668651997372 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[15\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[15\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1668651997372 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[16\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[16\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1668651997372 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[17\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[17\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1668651997372 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[18\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[18\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1668651997372 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[19\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[19\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1668651997372 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[20\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[20\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1668651997372 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[21\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[21\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1668651997372 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[22\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[22\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1668651997372 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[23\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[23\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1668651997372 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[24\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[24\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1668651997372 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[25\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[25\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1668651997372 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[26\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[26\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1668651997372 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[27\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[27\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1668651997372 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[28\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[28\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1668651997372 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[29\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[29\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1668651997372 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[30\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[30\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1668651997372 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAM\|Dado_out\[31\] " "Converted tri-state buffer \"RAMMIPS:RAM\|Dado_out\[31\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1668651997372 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1668651997372 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[0\] GND " "Pin \"DATA_OUT\[0\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668651999298 "|TopLevel|DATA_OUT[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[1\] GND " "Pin \"DATA_OUT\[1\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668651999298 "|TopLevel|DATA_OUT[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[2\] GND " "Pin \"DATA_OUT\[2\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668651999298 "|TopLevel|DATA_OUT[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[3\] GND " "Pin \"DATA_OUT\[3\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668651999298 "|TopLevel|DATA_OUT[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[4\] GND " "Pin \"DATA_OUT\[4\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668651999298 "|TopLevel|DATA_OUT[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[5\] GND " "Pin \"DATA_OUT\[5\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668651999298 "|TopLevel|DATA_OUT[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[6\] GND " "Pin \"DATA_OUT\[6\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668651999298 "|TopLevel|DATA_OUT[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[7\] GND " "Pin \"DATA_OUT\[7\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668651999298 "|TopLevel|DATA_OUT[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[8\] GND " "Pin \"DATA_OUT\[8\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668651999298 "|TopLevel|DATA_OUT[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[9\] GND " "Pin \"DATA_OUT\[9\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668651999298 "|TopLevel|DATA_OUT[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[10\] GND " "Pin \"DATA_OUT\[10\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668651999298 "|TopLevel|DATA_OUT[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[11\] GND " "Pin \"DATA_OUT\[11\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668651999298 "|TopLevel|DATA_OUT[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[12\] GND " "Pin \"DATA_OUT\[12\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668651999298 "|TopLevel|DATA_OUT[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[13\] GND " "Pin \"DATA_OUT\[13\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668651999298 "|TopLevel|DATA_OUT[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[14\] GND " "Pin \"DATA_OUT\[14\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668651999298 "|TopLevel|DATA_OUT[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[15\] GND " "Pin \"DATA_OUT\[15\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668651999298 "|TopLevel|DATA_OUT[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[16\] GND " "Pin \"DATA_OUT\[16\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668651999298 "|TopLevel|DATA_OUT[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[17\] GND " "Pin \"DATA_OUT\[17\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668651999298 "|TopLevel|DATA_OUT[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[18\] GND " "Pin \"DATA_OUT\[18\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668651999298 "|TopLevel|DATA_OUT[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[19\] GND " "Pin \"DATA_OUT\[19\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668651999298 "|TopLevel|DATA_OUT[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[20\] GND " "Pin \"DATA_OUT\[20\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668651999298 "|TopLevel|DATA_OUT[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[21\] GND " "Pin \"DATA_OUT\[21\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668651999298 "|TopLevel|DATA_OUT[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[22\] GND " "Pin \"DATA_OUT\[22\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668651999298 "|TopLevel|DATA_OUT[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[23\] GND " "Pin \"DATA_OUT\[23\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668651999298 "|TopLevel|DATA_OUT[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[24\] GND " "Pin \"DATA_OUT\[24\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668651999298 "|TopLevel|DATA_OUT[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[25\] GND " "Pin \"DATA_OUT\[25\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668651999298 "|TopLevel|DATA_OUT[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[26\] GND " "Pin \"DATA_OUT\[26\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668651999298 "|TopLevel|DATA_OUT[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[27\] GND " "Pin \"DATA_OUT\[27\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668651999298 "|TopLevel|DATA_OUT[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[28\] GND " "Pin \"DATA_OUT\[28\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668651999298 "|TopLevel|DATA_OUT[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[29\] GND " "Pin \"DATA_OUT\[29\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668651999298 "|TopLevel|DATA_OUT[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[30\] GND " "Pin \"DATA_OUT\[30\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668651999298 "|TopLevel|DATA_OUT[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[31\] GND " "Pin \"DATA_OUT\[31\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668651999298 "|TopLevel|DATA_OUT[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inspectEndRS\[1\] GND " "Pin \"inspectEndRS\[1\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668651999298 "|TopLevel|inspectEndRS[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inspectEndRS\[2\] GND " "Pin \"inspectEndRS\[2\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668651999298 "|TopLevel|inspectEndRS[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inspectEndRS\[4\] GND " "Pin \"inspectEndRS\[4\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668651999298 "|TopLevel|inspectEndRS[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inspectEndRT\[0\] GND " "Pin \"inspectEndRT\[0\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668651999298 "|TopLevel|inspectEndRT[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inspectEndRD\[0\] GND " "Pin \"inspectEndRD\[0\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668651999298 "|TopLevel|inspectEndRD[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inspectEndRD\[1\] GND " "Pin \"inspectEndRD\[1\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668651999298 "|TopLevel|inspectEndRD[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inspectEndRD\[2\] GND " "Pin \"inspectEndRD\[2\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668651999298 "|TopLevel|inspectEndRD[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inspectEndRD\[4\] GND " "Pin \"inspectEndRD\[4\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668651999298 "|TopLevel|inspectEndRD[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inspectInstru\[0\] GND " "Pin \"inspectInstru\[0\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668651999298 "|TopLevel|inspectInstru[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inspectInstru\[1\] GND " "Pin \"inspectInstru\[1\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668651999298 "|TopLevel|inspectInstru[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inspectInstru\[2\] GND " "Pin \"inspectInstru\[2\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668651999298 "|TopLevel|inspectInstru[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inspectInstru\[3\] GND " "Pin \"inspectInstru\[3\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668651999298 "|TopLevel|inspectInstru[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inspectInstru\[4\] GND " "Pin \"inspectInstru\[4\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668651999298 "|TopLevel|inspectInstru[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inspectInstru\[6\] GND " "Pin \"inspectInstru\[6\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668651999298 "|TopLevel|inspectInstru[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inspectInstru\[7\] GND " "Pin \"inspectInstru\[7\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668651999298 "|TopLevel|inspectInstru[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inspectInstru\[8\] GND " "Pin \"inspectInstru\[8\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668651999298 "|TopLevel|inspectInstru[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inspectInstru\[9\] GND " "Pin \"inspectInstru\[9\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668651999298 "|TopLevel|inspectInstru[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inspectInstru\[10\] GND " "Pin \"inspectInstru\[10\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668651999298 "|TopLevel|inspectInstru[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inspectInstru\[11\] GND " "Pin \"inspectInstru\[11\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668651999298 "|TopLevel|inspectInstru[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inspectInstru\[12\] GND " "Pin \"inspectInstru\[12\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668651999298 "|TopLevel|inspectInstru[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inspectInstru\[13\] GND " "Pin \"inspectInstru\[13\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668651999298 "|TopLevel|inspectInstru[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inspectInstru\[15\] GND " "Pin \"inspectInstru\[15\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668651999298 "|TopLevel|inspectInstru[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inspectInstru\[16\] GND " "Pin \"inspectInstru\[16\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668651999298 "|TopLevel|inspectInstru[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inspectInstru\[22\] GND " "Pin \"inspectInstru\[22\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668651999298 "|TopLevel|inspectInstru[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inspectInstru\[23\] GND " "Pin \"inspectInstru\[23\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668651999298 "|TopLevel|inspectInstru[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inspectInstru\[25\] GND " "Pin \"inspectInstru\[25\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668651999298 "|TopLevel|inspectInstru[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inspectInstru\[28\] GND " "Pin \"inspectInstru\[28\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668651999298 "|TopLevel|inspectInstru[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inspectInstru\[30\] GND " "Pin \"inspectInstru\[30\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668651999298 "|TopLevel|inspectInstru[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inspectPC\[0\] GND " "Pin \"inspectPC\[0\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668651999298 "|TopLevel|inspectPC[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inspectPC\[1\] GND " "Pin \"inspectPC\[1\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668651999298 "|TopLevel|inspectPC[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inspectSeletorULA\[1\] GND " "Pin \"inspectSeletorULA\[1\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668651999298 "|TopLevel|inspectSeletorULA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inspectSeletorULA\[2\] GND " "Pin \"inspectSeletorULA\[2\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668651999298 "|TopLevel|inspectSeletorULA[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inspectSeletorULA\[3\] GND " "Pin \"inspectSeletorULA\[3\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668651999298 "|TopLevel|inspectSeletorULA[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inspectControles\[2\] GND " "Pin \"inspectControles\[2\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668651999298 "|TopLevel|inspectControles[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inspectControles\[5\] GND " "Pin \"inspectControles\[5\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668651999298 "|TopLevel|inspectControles[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inspectControles\[6\] GND " "Pin \"inspectControles\[6\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668651999298 "|TopLevel|inspectControles[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inspectControles\[7\] GND " "Pin \"inspectControles\[7\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668651999298 "|TopLevel|inspectControles[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1668651999298 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1668651999482 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "448 " "448 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1668652001531 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1668652002003 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668652002003 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668652002356 "|TopLevel|CLOCK_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668652002356 "|TopLevel|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668652002356 "|TopLevel|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668652002356 "|TopLevel|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1668652002356 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3462 " "Implemented 3462 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1668652002365 ""} { "Info" "ICUT_CUT_TM_OPINS" "223 " "Implemented 223 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1668652002365 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3234 " "Implemented 3234 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1668652002365 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1668652002365 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 110 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 110 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4884 " "Peak virtual memory: 4884 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668652002396 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 16 23:26:42 2022 " "Processing ended: Wed Nov 16 23:26:42 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668652002396 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668652002396 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668652002396 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1668652002396 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1668652005422 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1668652005423 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "aula14 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"aula14\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1668652005451 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1668652005496 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1668652005496 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1668652005853 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1668652005947 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1668652006412 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "223 228 " "No exact pin location assignment(s) for 223 pins of 228 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1668652006720 ""}
{ "Error" "ECIO_NUM_USER_IO_CAPACITY_EXCEEDED" "228 224 " "Design requires 228 user-specified I/O pins -- too many to fit in the 224 user I/O pin locations available in the selected device" { { "Info" "ICIO_NUM_USER_IO_CAPACITY_EXCEEDED_SUBMSG1" "228 228 0 " "Current design requires 228 user-specified I/O pins -- 228 normal user-specified I/O pins and 0 programming pins that have been constrained to use dual-purpose I/O pin locations" {  } {  } 0 179001 "Current design requires %1!d! user-specified I/O pins -- %2!d! normal user-specified I/O pins and %3!d! programming pins that have been constrained to use dual-purpose I/O pin locations" 0 0 "Design Software" 0 -1 1668652011953 ""} { "Info" "ICIO_NUM_USER_IO_CAPACITY_EXCEEDED_SUBMSG2" "224 196 28 " "Targeted device has 224 I/O pin locations available for user I/O -- 196 general-purpose I/O pins and 28 dual-purpose I/O pins" {  } {  } 0 179002 "Targeted device has %1!d! I/O pin locations available for user I/O -- %2!d! general-purpose I/O pins and %3!d! dual-purpose I/O pins" 0 0 "Design Software" 0 -1 1668652011953 ""}  } {  } 0 179000 "Design requires %1!d! user-specified I/O pins -- too many to fit in the %2!d! user I/O pin locations available in the selected device" 0 0 "Fitter" 0 -1 1668652011953 ""}
{ "Error" "EFSV_FITCC_ERROR_DURING_CONSTRAINTS_PROPAGATION" "" "An error occurred while applying the periphery constraints. Review the offending constraints and rerun the Fitter." {  } {  } 0 12289 "An error occurred while applying the periphery constraints. Review the offending constraints and rerun the Fitter." 0 0 "Fitter" 0 -1 1668652011956 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1668652011958 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1668652013213 ""}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "69 " "Following 69 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DATA_OUT\[0\] GND " "Pin DATA_OUT\[0\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DATA_OUT[0] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DATA_OUT\[1\] GND " "Pin DATA_OUT\[1\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DATA_OUT[1] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DATA_OUT\[2\] GND " "Pin DATA_OUT\[2\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DATA_OUT[2] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DATA_OUT\[3\] GND " "Pin DATA_OUT\[3\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DATA_OUT[3] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DATA_OUT\[4\] GND " "Pin DATA_OUT\[4\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DATA_OUT[4] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DATA_OUT\[5\] GND " "Pin DATA_OUT\[5\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DATA_OUT[5] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DATA_OUT\[6\] GND " "Pin DATA_OUT\[6\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DATA_OUT[6] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DATA_OUT\[7\] GND " "Pin DATA_OUT\[7\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DATA_OUT[7] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DATA_OUT\[8\] GND " "Pin DATA_OUT\[8\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DATA_OUT[8] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DATA_OUT\[9\] GND " "Pin DATA_OUT\[9\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DATA_OUT[9] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DATA_OUT\[10\] GND " "Pin DATA_OUT\[10\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DATA_OUT[10] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DATA_OUT\[11\] GND " "Pin DATA_OUT\[11\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DATA_OUT[11] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DATA_OUT\[12\] GND " "Pin DATA_OUT\[12\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DATA_OUT[12] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DATA_OUT\[13\] GND " "Pin DATA_OUT\[13\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DATA_OUT[13] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DATA_OUT\[14\] GND " "Pin DATA_OUT\[14\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DATA_OUT[14] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DATA_OUT\[15\] GND " "Pin DATA_OUT\[15\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DATA_OUT[15] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DATA_OUT\[16\] GND " "Pin DATA_OUT\[16\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DATA_OUT[16] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DATA_OUT\[17\] GND " "Pin DATA_OUT\[17\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DATA_OUT[17] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DATA_OUT\[18\] GND " "Pin DATA_OUT\[18\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DATA_OUT[18] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DATA_OUT\[19\] GND " "Pin DATA_OUT\[19\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DATA_OUT[19] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DATA_OUT\[20\] GND " "Pin DATA_OUT\[20\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DATA_OUT[20] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DATA_OUT\[21\] GND " "Pin DATA_OUT\[21\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DATA_OUT[21] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DATA_OUT\[22\] GND " "Pin DATA_OUT\[22\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DATA_OUT[22] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DATA_OUT\[23\] GND " "Pin DATA_OUT\[23\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DATA_OUT[23] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DATA_OUT\[24\] GND " "Pin DATA_OUT\[24\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DATA_OUT[24] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DATA_OUT\[25\] GND " "Pin DATA_OUT\[25\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DATA_OUT[25] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DATA_OUT\[26\] GND " "Pin DATA_OUT\[26\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DATA_OUT[26] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DATA_OUT\[27\] GND " "Pin DATA_OUT\[27\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DATA_OUT[27] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DATA_OUT\[28\] GND " "Pin DATA_OUT\[28\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DATA_OUT[28] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DATA_OUT\[29\] GND " "Pin DATA_OUT\[29\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DATA_OUT[29] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DATA_OUT\[30\] GND " "Pin DATA_OUT\[30\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DATA_OUT[30] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DATA_OUT\[31\] GND " "Pin DATA_OUT\[31\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DATA_OUT[31] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inspectEndRS\[1\] GND " "Pin inspectEndRS\[1\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { inspectEndRS[1] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 162 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inspectEndRS\[2\] GND " "Pin inspectEndRS\[2\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { inspectEndRS[2] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inspectEndRS\[4\] GND " "Pin inspectEndRS\[4\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { inspectEndRS[4] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 165 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inspectEndRT\[0\] GND " "Pin inspectEndRT\[0\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { inspectEndRT[0] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 166 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inspectEndRD\[0\] GND " "Pin inspectEndRD\[0\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { inspectEndRD[0] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 171 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inspectEndRD\[1\] GND " "Pin inspectEndRD\[1\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { inspectEndRD[1] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inspectEndRD\[2\] GND " "Pin inspectEndRD\[2\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { inspectEndRD[2] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 173 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inspectEndRD\[4\] GND " "Pin inspectEndRD\[4\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { inspectEndRD[4] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 175 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inspectInstru\[0\] GND " "Pin inspectInstru\[0\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { inspectInstru[0] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 38 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 176 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inspectInstru\[1\] GND " "Pin inspectInstru\[1\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { inspectInstru[1] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 38 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 177 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inspectInstru\[2\] GND " "Pin inspectInstru\[2\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { inspectInstru[2] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 38 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 178 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inspectInstru\[3\] GND " "Pin inspectInstru\[3\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { inspectInstru[3] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 38 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 179 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inspectInstru\[4\] GND " "Pin inspectInstru\[4\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { inspectInstru[4] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 38 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 180 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inspectInstru\[6\] GND " "Pin inspectInstru\[6\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { inspectInstru[6] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 38 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 182 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inspectInstru\[7\] GND " "Pin inspectInstru\[7\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { inspectInstru[7] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 38 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inspectInstru\[8\] GND " "Pin inspectInstru\[8\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { inspectInstru[8] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 38 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 184 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inspectInstru\[9\] GND " "Pin inspectInstru\[9\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { inspectInstru[9] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 38 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 185 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inspectInstru\[10\] GND " "Pin inspectInstru\[10\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { inspectInstru[10] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 38 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 186 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inspectInstru\[11\] GND " "Pin inspectInstru\[11\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { inspectInstru[11] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 38 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 187 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inspectInstru\[12\] GND " "Pin inspectInstru\[12\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { inspectInstru[12] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 38 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 188 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inspectInstru\[13\] GND " "Pin inspectInstru\[13\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { inspectInstru[13] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 38 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 189 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inspectInstru\[15\] GND " "Pin inspectInstru\[15\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { inspectInstru[15] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 38 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 191 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inspectInstru\[16\] GND " "Pin inspectInstru\[16\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { inspectInstru[16] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 38 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 192 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inspectInstru\[22\] GND " "Pin inspectInstru\[22\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { inspectInstru[22] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 38 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inspectInstru\[23\] GND " "Pin inspectInstru\[23\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { inspectInstru[23] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 38 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 199 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inspectInstru\[25\] GND " "Pin inspectInstru\[25\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { inspectInstru[25] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 38 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 201 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inspectInstru\[28\] GND " "Pin inspectInstru\[28\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { inspectInstru[28] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 38 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 204 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inspectInstru\[30\] GND " "Pin inspectInstru\[30\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { inspectInstru[30] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 38 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 206 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inspectPC\[0\] GND " "Pin inspectPC\[0\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { inspectPC[0] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 208 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inspectPC\[1\] GND " "Pin inspectPC\[1\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { inspectPC[1] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 209 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inspectSeletorULA\[1\] GND " "Pin inspectSeletorULA\[1\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { inspectSeletorULA[1] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 40 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 241 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inspectSeletorULA\[2\] GND " "Pin inspectSeletorULA\[2\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { inspectSeletorULA[2] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 40 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 242 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inspectSeletorULA\[3\] GND " "Pin inspectSeletorULA\[3\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { inspectSeletorULA[3] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 40 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 243 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inspectControles\[2\] GND " "Pin inspectControles\[2\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { inspectControles[2] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 246 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inspectControles\[5\] GND " "Pin inspectControles\[5\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { inspectControles[5] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 249 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inspectControles\[6\] GND " "Pin inspectControles\[6\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { inspectControles[6] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 250 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inspectControles\[7\] GND " "Pin inspectControles\[7\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { inspectControles[7] } } } { "TopLevel.vhd" "" { Text "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/TopLevel.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gui_r/OneDrive/Documentos/GitHub/Insper/design-computadores/aula-15/" { { 0 { 0 ""} 0 251 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1668652013234 ""}  } {  } 0 169069 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1668652013234 ""}
{ "Error" "EFSV_FITCC_FAIL" "" "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 11802 "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1668652013246 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 3 s 6 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 3 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "5268 " "Peak virtual memory: 5268 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668652013657 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Nov 16 23:26:53 2022 " "Processing ended: Wed Nov 16 23:26:53 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668652013657 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668652013657 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668652013657 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1668652013657 ""}
