
/*******************************************************************************************************************************/
/*********************************************bt controller symbol**************************************************************/

#ifndef  __BT_CONTROLLER_2003_T2_SYMBOL_H__
#define  __BT_CONTROLLER_2003_T2_SYMBOL_H__


#define HCI_FC_ENV_T2_ADDR                                            0XC0007FD4
#define LD_ACL_ENV_T2_ADDR                                            0XC00006B0
#define BT_UTIL_BUF_ENV_T2_ADDR                                       0XC0000880
#define BLE_UTIL_BUF_ENV_T2_ADDR                                      0XC0006CB0
#define LD_BES_BT_ENV_T2_ADDR                                         0XC0001738
#define DBG_STATE_T2_ADDR                                             0XC0005F08
#define LC_STATE_T2_ADDR                                              0XC0000B90
#define LD_SCO_ENV_T2_ADDR                                            0XC00006CC
#define RX_MONITOR_T2_ADDR                                            0XC0006514
#define LC_ENV_T2_ADDR                                                0XC0000B80
#define LM_NB_SYNC_ACTIVE_T2_ADDR                                     0XC00003E2
#define LM_ENV_T2_ADDR                                                0XC00001C4
#define LM_KEY_ENV_T2_ADDR                                            0XC0000318
#define HCI_ENV_T2_ADDR                                               0XC0007EF0
#define LC_SCO_ENV_T2_ADDR                                            0XC00003C4
#define LLM_ENV_T2_ADDR                                               0XC00070A0
#define LD_ENV_T2_ADDR                                                0XC0000C64
#define RWIP_ENV_T2_ADDR                                              0XC0005C9C
#define BLE_RX_MONITOR_T2_ADDR                                        0XC00064C4
#define LLC_ENV_T2_ADDR                                               0XC0007A10
#define RWIP_RF_T2_ADDR                                               0XC0005C04
#define LD_ACL_METRICS_T2_ADDR                                        0XC00003FC
#define RF_RX_HWGAIN_TBL_T2_ADDR                                      0XC0004414
#define RF_HWAGC_RSSI_CORRECT_TBL_T2_ADDR                             0XC0004384
#define RF_RX_GAIN_FIXED_TBL_T2_ADDR                                  0XC00064B8
#define HCI_DBG_EBQ_TEST_MODE_T2_ADDR                                 0XC0005FEC
#define HOST_REF_CLK_T2_ADDR                                          0XC0005BA8
#define DBG_TRC_TL_ENV_T2_ADDR                                        0XC00060BC
#define DBG_TRC_MEM_ENV_T2_ADDR                                       0XC00060C8
#define DBG_BT_COMMON_SETTING_T2_ADDR                                 0XC0005F84
#define DBG_BT_SCHE_SETTING_T2_ADDR                                   0XC000601C
#define DBG_BT_IBRT_SETTING_T2_ADDR                                   0XC0005E78
#define DBG_BT_HW_FEAT_SETTING_T2_ADDR                                0XC0005F48
#define HCI_DBG_SET_SW_RSSI_T2_ADDR                                   0XC0006044
#define LP_CLK_T2_ADDR                                                0XC0005C98
#define RWIP_PROG_DELAY_T2_ADDR                                       0XC0005C90
#define DATA_BACKUP_CNT_T2_ADDR                                       0XC0004060
#define DATA_BACKUP_ADDR_PTR_T2_ADDR                                  0XC0004064
#define DATA_BACKUP_VAL_PTR_T2_ADDR                                   0XC0004068
#define SCH_MULTI_IBRT_ADJUST_ENV_T2_ADDR                             0XC0008378
#define RF_HWAGC_RSSI_CORRECT_TBL_T2_ADDR                             0XC0004384
#define RF_RX_GAIN_THS_TBL_LE_T2_ADDR                                 0XC00043F4
#define REPLACE_MOBILE_ADDR_T2_ADDR                                   0XC0000BBC
#define REPLACE_ADDR_VALID_T2_ADDR                                    0XC00000C8
#define PCM_NEED_START_FLAG_T2_ADDR                                   0XC00000B0
#define I2V_VAL_T2_ADDR                                               0XC000009C
#define I2V_THD_T2_ADDR                                               0XC0000048
#define RF_RX_GAIN_THS_TBL_BT_3M_T2_ADDR                              0XC0006498
#define TESTMODE_3M_FLAG_T2_ADDR                                      0XC0005BCC
#define TESTMODE_3M_EN_T2_ADDR                                        0XC0005BCB
#define TESTMODE_1M_FLAG_T2_ADDR                                      0XC0005BCA
#define TESTMODE_1M_EN_T2_ADDR                                        0XC0005BC9
#define NORMAL_IQTAB_T2_ADDR                                          0XC00064E4
#define NORMAL_IQTAB_EN_T2_ADDR                                       0XC0005BC4
#define POWER_ADJUST_EN_T2_ADDR                                       0XC0005BC8
#define LD_IBRT_ENV_T2_ADDR                                           0XC000174C
#define LLM_LOCAL_LE_FEATS_T2_ADDR                                    0XC0004490
#define ISOOHCI_ENV_T2_ADDR                                           0XC00083B4
#define RF_RX_GAIN_THS_TBL_BT_T2_ADDR                                 0XC00043D4
#define LLD_CON_ENV_T2_ADDR                                           0XC0007E10
#define I2V_VAL_T2_ADDR                                               0XC000009C
#define RF_RX_GAIN_THS_TBL_BT_3M_T2_ADDR                              0XC0006498
#define TESTMODE_3M_FLAG_T2_ADDR                                      0XC0005BCC
#define NORMAL_IQTAB_T2_ADDR                                          0XC00064E4
#define POWER_ADJUST_EN_T2_ADDR                                       0XC0005BC8
#define LLD_ISO_ENV_T2_ADDR                                           0XC0007E3C
#define HCI_DBG_SET_TRANSQ_FLAG_T2_ADDR                               0XC0005EEC

#endif