-- Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
-- Date        : Fri Dec 31 12:11:08 2021
-- Host        : caslab-cloudfpga running 64-bit Ubuntu 18.04.6 LTS
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ ulp_krnl_ro_rtl_1_0_sim_netlist.vhdl
-- Design      : ulp_krnl_ro_rtl_1_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xcku15p-ffva1156-2LV-e
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_counter is
  port (
    tick : in STD_LOGIC;
    reset : in STD_LOGIC;
    count : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute COUNTER_BIT : integer;
  attribute COUNTER_BIT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_counter : entity is 32;
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_counter;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_counter is
  signal \^count\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \count_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \count_reg_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg_reg[15]_i_1_n_10\ : STD_LOGIC;
  signal \count_reg_reg[15]_i_1_n_11\ : STD_LOGIC;
  signal \count_reg_reg[15]_i_1_n_12\ : STD_LOGIC;
  signal \count_reg_reg[15]_i_1_n_13\ : STD_LOGIC;
  signal \count_reg_reg[15]_i_1_n_14\ : STD_LOGIC;
  signal \count_reg_reg[15]_i_1_n_15\ : STD_LOGIC;
  signal \count_reg_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg_reg[15]_i_1_n_8\ : STD_LOGIC;
  signal \count_reg_reg[15]_i_1_n_9\ : STD_LOGIC;
  signal \count_reg_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg_reg[23]_i_1_n_10\ : STD_LOGIC;
  signal \count_reg_reg[23]_i_1_n_11\ : STD_LOGIC;
  signal \count_reg_reg[23]_i_1_n_12\ : STD_LOGIC;
  signal \count_reg_reg[23]_i_1_n_13\ : STD_LOGIC;
  signal \count_reg_reg[23]_i_1_n_14\ : STD_LOGIC;
  signal \count_reg_reg[23]_i_1_n_15\ : STD_LOGIC;
  signal \count_reg_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg_reg[23]_i_1_n_8\ : STD_LOGIC;
  signal \count_reg_reg[23]_i_1_n_9\ : STD_LOGIC;
  signal \count_reg_reg[31]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg_reg[31]_i_1_n_10\ : STD_LOGIC;
  signal \count_reg_reg[31]_i_1_n_11\ : STD_LOGIC;
  signal \count_reg_reg[31]_i_1_n_12\ : STD_LOGIC;
  signal \count_reg_reg[31]_i_1_n_13\ : STD_LOGIC;
  signal \count_reg_reg[31]_i_1_n_14\ : STD_LOGIC;
  signal \count_reg_reg[31]_i_1_n_15\ : STD_LOGIC;
  signal \count_reg_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg_reg[31]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg_reg[31]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg_reg[31]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg_reg[31]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg_reg[31]_i_1_n_8\ : STD_LOGIC;
  signal \count_reg_reg[31]_i_1_n_9\ : STD_LOGIC;
  signal \count_reg_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \count_reg_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \count_reg_reg[7]_i_1_n_12\ : STD_LOGIC;
  signal \count_reg_reg[7]_i_1_n_13\ : STD_LOGIC;
  signal \count_reg_reg[7]_i_1_n_14\ : STD_LOGIC;
  signal \count_reg_reg[7]_i_1_n_15\ : STD_LOGIC;
  signal \count_reg_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \count_reg_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal \NLW_count_reg_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \count_reg_reg[15]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \count_reg_reg[23]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \count_reg_reg[31]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \count_reg_reg[7]_i_1\ : label is 16;
begin
  count(31 downto 0) <= \^count\(31 downto 0);
\count_reg[7]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count\(0),
      O => \count_reg[7]_i_2_n_0\
    );
\count_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => tick,
      CE => '1',
      CLR => reset,
      D => \count_reg_reg[7]_i_1_n_15\,
      Q => \^count\(0)
    );
\count_reg_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => tick,
      CE => '1',
      CLR => reset,
      D => \count_reg_reg[15]_i_1_n_13\,
      Q => \^count\(10)
    );
\count_reg_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => tick,
      CE => '1',
      CLR => reset,
      D => \count_reg_reg[15]_i_1_n_12\,
      Q => \^count\(11)
    );
\count_reg_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => tick,
      CE => '1',
      CLR => reset,
      D => \count_reg_reg[15]_i_1_n_11\,
      Q => \^count\(12)
    );
\count_reg_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => tick,
      CE => '1',
      CLR => reset,
      D => \count_reg_reg[15]_i_1_n_10\,
      Q => \^count\(13)
    );
\count_reg_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => tick,
      CE => '1',
      CLR => reset,
      D => \count_reg_reg[15]_i_1_n_9\,
      Q => \^count\(14)
    );
\count_reg_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => tick,
      CE => '1',
      CLR => reset,
      D => \count_reg_reg[15]_i_1_n_8\,
      Q => \^count\(15)
    );
\count_reg_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \count_reg_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \count_reg_reg[15]_i_1_n_0\,
      CO(6) => \count_reg_reg[15]_i_1_n_1\,
      CO(5) => \count_reg_reg[15]_i_1_n_2\,
      CO(4) => \count_reg_reg[15]_i_1_n_3\,
      CO(3) => \count_reg_reg[15]_i_1_n_4\,
      CO(2) => \count_reg_reg[15]_i_1_n_5\,
      CO(1) => \count_reg_reg[15]_i_1_n_6\,
      CO(0) => \count_reg_reg[15]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \count_reg_reg[15]_i_1_n_8\,
      O(6) => \count_reg_reg[15]_i_1_n_9\,
      O(5) => \count_reg_reg[15]_i_1_n_10\,
      O(4) => \count_reg_reg[15]_i_1_n_11\,
      O(3) => \count_reg_reg[15]_i_1_n_12\,
      O(2) => \count_reg_reg[15]_i_1_n_13\,
      O(1) => \count_reg_reg[15]_i_1_n_14\,
      O(0) => \count_reg_reg[15]_i_1_n_15\,
      S(7 downto 0) => \^count\(15 downto 8)
    );
\count_reg_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => tick,
      CE => '1',
      CLR => reset,
      D => \count_reg_reg[23]_i_1_n_15\,
      Q => \^count\(16)
    );
\count_reg_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => tick,
      CE => '1',
      CLR => reset,
      D => \count_reg_reg[23]_i_1_n_14\,
      Q => \^count\(17)
    );
\count_reg_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => tick,
      CE => '1',
      CLR => reset,
      D => \count_reg_reg[23]_i_1_n_13\,
      Q => \^count\(18)
    );
\count_reg_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => tick,
      CE => '1',
      CLR => reset,
      D => \count_reg_reg[23]_i_1_n_12\,
      Q => \^count\(19)
    );
\count_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => tick,
      CE => '1',
      CLR => reset,
      D => \count_reg_reg[7]_i_1_n_14\,
      Q => \^count\(1)
    );
\count_reg_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => tick,
      CE => '1',
      CLR => reset,
      D => \count_reg_reg[23]_i_1_n_11\,
      Q => \^count\(20)
    );
\count_reg_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => tick,
      CE => '1',
      CLR => reset,
      D => \count_reg_reg[23]_i_1_n_10\,
      Q => \^count\(21)
    );
\count_reg_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => tick,
      CE => '1',
      CLR => reset,
      D => \count_reg_reg[23]_i_1_n_9\,
      Q => \^count\(22)
    );
\count_reg_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => tick,
      CE => '1',
      CLR => reset,
      D => \count_reg_reg[23]_i_1_n_8\,
      Q => \^count\(23)
    );
\count_reg_reg[23]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \count_reg_reg[15]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \count_reg_reg[23]_i_1_n_0\,
      CO(6) => \count_reg_reg[23]_i_1_n_1\,
      CO(5) => \count_reg_reg[23]_i_1_n_2\,
      CO(4) => \count_reg_reg[23]_i_1_n_3\,
      CO(3) => \count_reg_reg[23]_i_1_n_4\,
      CO(2) => \count_reg_reg[23]_i_1_n_5\,
      CO(1) => \count_reg_reg[23]_i_1_n_6\,
      CO(0) => \count_reg_reg[23]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \count_reg_reg[23]_i_1_n_8\,
      O(6) => \count_reg_reg[23]_i_1_n_9\,
      O(5) => \count_reg_reg[23]_i_1_n_10\,
      O(4) => \count_reg_reg[23]_i_1_n_11\,
      O(3) => \count_reg_reg[23]_i_1_n_12\,
      O(2) => \count_reg_reg[23]_i_1_n_13\,
      O(1) => \count_reg_reg[23]_i_1_n_14\,
      O(0) => \count_reg_reg[23]_i_1_n_15\,
      S(7 downto 0) => \^count\(23 downto 16)
    );
\count_reg_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => tick,
      CE => '1',
      CLR => reset,
      D => \count_reg_reg[31]_i_1_n_15\,
      Q => \^count\(24)
    );
\count_reg_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => tick,
      CE => '1',
      CLR => reset,
      D => \count_reg_reg[31]_i_1_n_14\,
      Q => \^count\(25)
    );
\count_reg_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => tick,
      CE => '1',
      CLR => reset,
      D => \count_reg_reg[31]_i_1_n_13\,
      Q => \^count\(26)
    );
\count_reg_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => tick,
      CE => '1',
      CLR => reset,
      D => \count_reg_reg[31]_i_1_n_12\,
      Q => \^count\(27)
    );
\count_reg_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => tick,
      CE => '1',
      CLR => reset,
      D => \count_reg_reg[31]_i_1_n_11\,
      Q => \^count\(28)
    );
\count_reg_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => tick,
      CE => '1',
      CLR => reset,
      D => \count_reg_reg[31]_i_1_n_10\,
      Q => \^count\(29)
    );
\count_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => tick,
      CE => '1',
      CLR => reset,
      D => \count_reg_reg[7]_i_1_n_13\,
      Q => \^count\(2)
    );
\count_reg_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => tick,
      CE => '1',
      CLR => reset,
      D => \count_reg_reg[31]_i_1_n_9\,
      Q => \^count\(30)
    );
\count_reg_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => tick,
      CE => '1',
      CLR => reset,
      D => \count_reg_reg[31]_i_1_n_8\,
      Q => \^count\(31)
    );
\count_reg_reg[31]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \count_reg_reg[23]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_count_reg_reg[31]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \count_reg_reg[31]_i_1_n_1\,
      CO(5) => \count_reg_reg[31]_i_1_n_2\,
      CO(4) => \count_reg_reg[31]_i_1_n_3\,
      CO(3) => \count_reg_reg[31]_i_1_n_4\,
      CO(2) => \count_reg_reg[31]_i_1_n_5\,
      CO(1) => \count_reg_reg[31]_i_1_n_6\,
      CO(0) => \count_reg_reg[31]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \count_reg_reg[31]_i_1_n_8\,
      O(6) => \count_reg_reg[31]_i_1_n_9\,
      O(5) => \count_reg_reg[31]_i_1_n_10\,
      O(4) => \count_reg_reg[31]_i_1_n_11\,
      O(3) => \count_reg_reg[31]_i_1_n_12\,
      O(2) => \count_reg_reg[31]_i_1_n_13\,
      O(1) => \count_reg_reg[31]_i_1_n_14\,
      O(0) => \count_reg_reg[31]_i_1_n_15\,
      S(7 downto 0) => \^count\(31 downto 24)
    );
\count_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => tick,
      CE => '1',
      CLR => reset,
      D => \count_reg_reg[7]_i_1_n_12\,
      Q => \^count\(3)
    );
\count_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => tick,
      CE => '1',
      CLR => reset,
      D => \count_reg_reg[7]_i_1_n_11\,
      Q => \^count\(4)
    );
\count_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => tick,
      CE => '1',
      CLR => reset,
      D => \count_reg_reg[7]_i_1_n_10\,
      Q => \^count\(5)
    );
\count_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => tick,
      CE => '1',
      CLR => reset,
      D => \count_reg_reg[7]_i_1_n_9\,
      Q => \^count\(6)
    );
\count_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => tick,
      CE => '1',
      CLR => reset,
      D => \count_reg_reg[7]_i_1_n_8\,
      Q => \^count\(7)
    );
\count_reg_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \count_reg_reg[7]_i_1_n_0\,
      CO(6) => \count_reg_reg[7]_i_1_n_1\,
      CO(5) => \count_reg_reg[7]_i_1_n_2\,
      CO(4) => \count_reg_reg[7]_i_1_n_3\,
      CO(3) => \count_reg_reg[7]_i_1_n_4\,
      CO(2) => \count_reg_reg[7]_i_1_n_5\,
      CO(1) => \count_reg_reg[7]_i_1_n_6\,
      CO(0) => \count_reg_reg[7]_i_1_n_7\,
      DI(7 downto 0) => B"00000001",
      O(7) => \count_reg_reg[7]_i_1_n_8\,
      O(6) => \count_reg_reg[7]_i_1_n_9\,
      O(5) => \count_reg_reg[7]_i_1_n_10\,
      O(4) => \count_reg_reg[7]_i_1_n_11\,
      O(3) => \count_reg_reg[7]_i_1_n_12\,
      O(2) => \count_reg_reg[7]_i_1_n_13\,
      O(1) => \count_reg_reg[7]_i_1_n_14\,
      O(0) => \count_reg_reg[7]_i_1_n_15\,
      S(7 downto 1) => \^count\(7 downto 1),
      S(0) => \count_reg[7]_i_2_n_0\
    );
\count_reg_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => tick,
      CE => '1',
      CLR => reset,
      D => \count_reg_reg[15]_i_1_n_15\,
      Q => \^count\(8)
    );
\count_reg_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => tick,
      CE => '1',
      CLR => reset,
      D => \count_reg_reg[15]_i_1_n_14\,
      Q => \^count\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_ro_rtl_control_s_axi is
  port (
    FSM_sequential_rstate_reg_0 : out STD_LOGIC;
    ap_start_pulse : out STD_LOGIC;
    sent_mul_reg : out STD_LOGIC;
    \int_length_r_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 30 downto 0 );
    s_axi_control_AWREADY : out STD_LOGIC;
    s_axi_control_ARREADY : out STD_LOGIC;
    \FSM_onehot_wstate_reg[1]_0\ : out STD_LOGIC;
    s_axi_control_BVALID : out STD_LOGIC;
    interrupt : out STD_LOGIC;
    ap_idle_reg : out STD_LOGIC;
    \int_ro_in_reg[0]_0\ : out STD_LOGIC;
    \int_ro_in_reg[1]_0\ : out STD_LOGIC;
    \int_ro_in_reg[2]_0\ : out STD_LOGIC;
    \int_ro_in_reg[3]_0\ : out STD_LOGIC;
    \int_ro_in_reg[4]_0\ : out STD_LOGIC;
    \int_ro_in_reg[5]_0\ : out STD_LOGIC;
    \int_ro_in_reg[6]_0\ : out STD_LOGIC;
    \int_ro_in_reg[7]_0\ : out STD_LOGIC;
    \int_ro_in_reg[8]_0\ : out STD_LOGIC;
    \int_a_reg[0]_0\ : out STD_LOGIC;
    \int_a_reg[1]_0\ : out STD_LOGIC;
    \int_a_reg[2]_0\ : out STD_LOGIC;
    \int_a_reg[3]_0\ : out STD_LOGIC;
    \int_a_reg[4]_0\ : out STD_LOGIC;
    \int_a_reg[5]_0\ : out STD_LOGIC;
    \int_a_reg[6]_0\ : out STD_LOGIC;
    \int_a_reg[7]_0\ : out STD_LOGIC;
    \int_a_reg[8]_0\ : out STD_LOGIC;
    ap_start_r_reg : out STD_LOGIC;
    ap_start : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 63 downto 0 );
    \int_length_r_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \int_length_r_reg[30]_0\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    O : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \int_ro_in_reg[24]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \int_ro_in_reg[32]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \int_ro_in_reg[40]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \int_ro_in_reg[48]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \int_ro_in_reg[56]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \int_ro_in_reg[63]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    ap_start_r_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \int_a_reg[24]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \int_a_reg[32]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \int_a_reg[40]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \int_a_reg[48]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \int_a_reg[56]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \int_a_reg[63]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axi_control_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    areset : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \addr_reg[1]_4\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \addr_reg[0]_3\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    sent_mul : in STD_LOGIC;
    m_axi_gmem_BVALID : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    s_axi_control_ARADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axi_control_ARVALID : in STD_LOGIC;
    s_axi_control_RREADY : in STD_LOGIC;
    s_axi_control_AWVALID : in STD_LOGIC;
    s_axi_control_WVALID : in STD_LOGIC;
    s_axi_control_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_control_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_BREADY : in STD_LOGIC;
    ap_idle : in STD_LOGIC;
    ap_done : in STD_LOGIC;
    ap_start_r : in STD_LOGIC;
    s_axi_control_AWADDR : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_ro_rtl_control_s_axi;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_ro_rtl_control_s_axi is
  signal \FSM_onehot_wstate[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_wstate[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_wstate[2]_i_1_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_wstate_reg[1]_0\ : STD_LOGIC;
  signal \FSM_onehot_wstate_reg_n_0_[0]\ : STD_LOGIC;
  signal \^fsm_sequential_rstate_reg_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal a : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \addr[0][17]_i_2_n_0\ : STD_LOGIC;
  signal \addr[0][17]_i_3_n_0\ : STD_LOGIC;
  signal \addr[0][17]_i_4_n_0\ : STD_LOGIC;
  signal \addr[0][17]_i_5_n_0\ : STD_LOGIC;
  signal \addr[0][17]_i_6_n_0\ : STD_LOGIC;
  signal \addr[0][17]_i_7_n_0\ : STD_LOGIC;
  signal \addr[0][17]_i_8_n_0\ : STD_LOGIC;
  signal \addr[0][17]_i_9_n_0\ : STD_LOGIC;
  signal \addr[0][25]_i_2_n_0\ : STD_LOGIC;
  signal \addr[0][25]_i_3_n_0\ : STD_LOGIC;
  signal \addr[0][25]_i_4_n_0\ : STD_LOGIC;
  signal \addr[0][25]_i_5_n_0\ : STD_LOGIC;
  signal \addr[0][25]_i_6_n_0\ : STD_LOGIC;
  signal \addr[0][25]_i_7_n_0\ : STD_LOGIC;
  signal \addr[0][25]_i_8_n_0\ : STD_LOGIC;
  signal \addr[0][25]_i_9_n_0\ : STD_LOGIC;
  signal \addr[0][33]_i_2_n_0\ : STD_LOGIC;
  signal \addr[0][33]_i_3_n_0\ : STD_LOGIC;
  signal \addr[0][33]_i_4_n_0\ : STD_LOGIC;
  signal \addr[0][33]_i_5_n_0\ : STD_LOGIC;
  signal \addr[0][33]_i_6_n_0\ : STD_LOGIC;
  signal \addr[0][33]_i_7_n_0\ : STD_LOGIC;
  signal \addr[0][33]_i_8_n_0\ : STD_LOGIC;
  signal \addr[0][33]_i_9_n_0\ : STD_LOGIC;
  signal \addr[0][41]_i_2_n_0\ : STD_LOGIC;
  signal \addr[0][41]_i_3_n_0\ : STD_LOGIC;
  signal \addr[0][41]_i_4_n_0\ : STD_LOGIC;
  signal \addr[0][41]_i_5_n_0\ : STD_LOGIC;
  signal \addr[0][41]_i_6_n_0\ : STD_LOGIC;
  signal \addr[0][41]_i_7_n_0\ : STD_LOGIC;
  signal \addr[0][41]_i_8_n_0\ : STD_LOGIC;
  signal \addr[0][41]_i_9_n_0\ : STD_LOGIC;
  signal \addr[0][49]_i_2_n_0\ : STD_LOGIC;
  signal \addr[0][49]_i_3_n_0\ : STD_LOGIC;
  signal \addr[0][49]_i_4_n_0\ : STD_LOGIC;
  signal \addr[0][49]_i_5_n_0\ : STD_LOGIC;
  signal \addr[0][49]_i_6_n_0\ : STD_LOGIC;
  signal \addr[0][49]_i_7_n_0\ : STD_LOGIC;
  signal \addr[0][49]_i_8_n_0\ : STD_LOGIC;
  signal \addr[0][49]_i_9_n_0\ : STD_LOGIC;
  signal \addr[0][57]_i_2_n_0\ : STD_LOGIC;
  signal \addr[0][57]_i_3_n_0\ : STD_LOGIC;
  signal \addr[0][57]_i_4_n_0\ : STD_LOGIC;
  signal \addr[0][57]_i_5_n_0\ : STD_LOGIC;
  signal \addr[0][57]_i_6_n_0\ : STD_LOGIC;
  signal \addr[0][57]_i_7_n_0\ : STD_LOGIC;
  signal \addr[0][57]_i_8_n_0\ : STD_LOGIC;
  signal \addr[0][9]_i_10_n_0\ : STD_LOGIC;
  signal \addr[0][9]_i_2_n_0\ : STD_LOGIC;
  signal \addr[0][9]_i_3_n_0\ : STD_LOGIC;
  signal \addr[0][9]_i_4_n_0\ : STD_LOGIC;
  signal \addr[0][9]_i_5_n_0\ : STD_LOGIC;
  signal \addr[0][9]_i_6_n_0\ : STD_LOGIC;
  signal \addr[0][9]_i_7_n_0\ : STD_LOGIC;
  signal \addr[0][9]_i_8_n_0\ : STD_LOGIC;
  signal \addr[0][9]_i_9_n_0\ : STD_LOGIC;
  signal \addr[1][17]_i_2_n_0\ : STD_LOGIC;
  signal \addr[1][17]_i_3_n_0\ : STD_LOGIC;
  signal \addr[1][17]_i_4_n_0\ : STD_LOGIC;
  signal \addr[1][17]_i_5_n_0\ : STD_LOGIC;
  signal \addr[1][17]_i_6_n_0\ : STD_LOGIC;
  signal \addr[1][17]_i_7_n_0\ : STD_LOGIC;
  signal \addr[1][17]_i_8_n_0\ : STD_LOGIC;
  signal \addr[1][17]_i_9_n_0\ : STD_LOGIC;
  signal \addr[1][25]_i_2_n_0\ : STD_LOGIC;
  signal \addr[1][25]_i_3_n_0\ : STD_LOGIC;
  signal \addr[1][25]_i_4_n_0\ : STD_LOGIC;
  signal \addr[1][25]_i_5_n_0\ : STD_LOGIC;
  signal \addr[1][25]_i_6_n_0\ : STD_LOGIC;
  signal \addr[1][25]_i_7_n_0\ : STD_LOGIC;
  signal \addr[1][25]_i_8_n_0\ : STD_LOGIC;
  signal \addr[1][25]_i_9_n_0\ : STD_LOGIC;
  signal \addr[1][33]_i_2_n_0\ : STD_LOGIC;
  signal \addr[1][33]_i_3_n_0\ : STD_LOGIC;
  signal \addr[1][33]_i_4_n_0\ : STD_LOGIC;
  signal \addr[1][33]_i_5_n_0\ : STD_LOGIC;
  signal \addr[1][33]_i_6_n_0\ : STD_LOGIC;
  signal \addr[1][33]_i_7_n_0\ : STD_LOGIC;
  signal \addr[1][33]_i_8_n_0\ : STD_LOGIC;
  signal \addr[1][33]_i_9_n_0\ : STD_LOGIC;
  signal \addr[1][41]_i_2_n_0\ : STD_LOGIC;
  signal \addr[1][41]_i_3_n_0\ : STD_LOGIC;
  signal \addr[1][41]_i_4_n_0\ : STD_LOGIC;
  signal \addr[1][41]_i_5_n_0\ : STD_LOGIC;
  signal \addr[1][41]_i_6_n_0\ : STD_LOGIC;
  signal \addr[1][41]_i_7_n_0\ : STD_LOGIC;
  signal \addr[1][41]_i_8_n_0\ : STD_LOGIC;
  signal \addr[1][41]_i_9_n_0\ : STD_LOGIC;
  signal \addr[1][49]_i_2_n_0\ : STD_LOGIC;
  signal \addr[1][49]_i_3_n_0\ : STD_LOGIC;
  signal \addr[1][49]_i_4_n_0\ : STD_LOGIC;
  signal \addr[1][49]_i_5_n_0\ : STD_LOGIC;
  signal \addr[1][49]_i_6_n_0\ : STD_LOGIC;
  signal \addr[1][49]_i_7_n_0\ : STD_LOGIC;
  signal \addr[1][49]_i_8_n_0\ : STD_LOGIC;
  signal \addr[1][49]_i_9_n_0\ : STD_LOGIC;
  signal \addr[1][57]_i_2_n_0\ : STD_LOGIC;
  signal \addr[1][57]_i_3_n_0\ : STD_LOGIC;
  signal \addr[1][57]_i_4_n_0\ : STD_LOGIC;
  signal \addr[1][57]_i_5_n_0\ : STD_LOGIC;
  signal \addr[1][57]_i_6_n_0\ : STD_LOGIC;
  signal \addr[1][57]_i_7_n_0\ : STD_LOGIC;
  signal \addr[1][57]_i_8_n_0\ : STD_LOGIC;
  signal \addr[1][9]_i_10_n_0\ : STD_LOGIC;
  signal \addr[1][9]_i_2_n_0\ : STD_LOGIC;
  signal \addr[1][9]_i_3_n_0\ : STD_LOGIC;
  signal \addr[1][9]_i_4_n_0\ : STD_LOGIC;
  signal \addr[1][9]_i_5_n_0\ : STD_LOGIC;
  signal \addr[1][9]_i_6_n_0\ : STD_LOGIC;
  signal \addr[1][9]_i_7_n_0\ : STD_LOGIC;
  signal \addr[1][9]_i_8_n_0\ : STD_LOGIC;
  signal \addr[1][9]_i_9_n_0\ : STD_LOGIC;
  signal \addr_reg[0][17]_i_1_n_0\ : STD_LOGIC;
  signal \addr_reg[0][17]_i_1_n_1\ : STD_LOGIC;
  signal \addr_reg[0][17]_i_1_n_2\ : STD_LOGIC;
  signal \addr_reg[0][17]_i_1_n_3\ : STD_LOGIC;
  signal \addr_reg[0][17]_i_1_n_4\ : STD_LOGIC;
  signal \addr_reg[0][17]_i_1_n_5\ : STD_LOGIC;
  signal \addr_reg[0][17]_i_1_n_6\ : STD_LOGIC;
  signal \addr_reg[0][17]_i_1_n_7\ : STD_LOGIC;
  signal \addr_reg[0][25]_i_1_n_0\ : STD_LOGIC;
  signal \addr_reg[0][25]_i_1_n_1\ : STD_LOGIC;
  signal \addr_reg[0][25]_i_1_n_2\ : STD_LOGIC;
  signal \addr_reg[0][25]_i_1_n_3\ : STD_LOGIC;
  signal \addr_reg[0][25]_i_1_n_4\ : STD_LOGIC;
  signal \addr_reg[0][25]_i_1_n_5\ : STD_LOGIC;
  signal \addr_reg[0][25]_i_1_n_6\ : STD_LOGIC;
  signal \addr_reg[0][25]_i_1_n_7\ : STD_LOGIC;
  signal \addr_reg[0][33]_i_1_n_0\ : STD_LOGIC;
  signal \addr_reg[0][33]_i_1_n_1\ : STD_LOGIC;
  signal \addr_reg[0][33]_i_1_n_2\ : STD_LOGIC;
  signal \addr_reg[0][33]_i_1_n_3\ : STD_LOGIC;
  signal \addr_reg[0][33]_i_1_n_4\ : STD_LOGIC;
  signal \addr_reg[0][33]_i_1_n_5\ : STD_LOGIC;
  signal \addr_reg[0][33]_i_1_n_6\ : STD_LOGIC;
  signal \addr_reg[0][33]_i_1_n_7\ : STD_LOGIC;
  signal \addr_reg[0][41]_i_1_n_0\ : STD_LOGIC;
  signal \addr_reg[0][41]_i_1_n_1\ : STD_LOGIC;
  signal \addr_reg[0][41]_i_1_n_2\ : STD_LOGIC;
  signal \addr_reg[0][41]_i_1_n_3\ : STD_LOGIC;
  signal \addr_reg[0][41]_i_1_n_4\ : STD_LOGIC;
  signal \addr_reg[0][41]_i_1_n_5\ : STD_LOGIC;
  signal \addr_reg[0][41]_i_1_n_6\ : STD_LOGIC;
  signal \addr_reg[0][41]_i_1_n_7\ : STD_LOGIC;
  signal \addr_reg[0][49]_i_1_n_0\ : STD_LOGIC;
  signal \addr_reg[0][49]_i_1_n_1\ : STD_LOGIC;
  signal \addr_reg[0][49]_i_1_n_2\ : STD_LOGIC;
  signal \addr_reg[0][49]_i_1_n_3\ : STD_LOGIC;
  signal \addr_reg[0][49]_i_1_n_4\ : STD_LOGIC;
  signal \addr_reg[0][49]_i_1_n_5\ : STD_LOGIC;
  signal \addr_reg[0][49]_i_1_n_6\ : STD_LOGIC;
  signal \addr_reg[0][49]_i_1_n_7\ : STD_LOGIC;
  signal \addr_reg[0][57]_i_1_n_2\ : STD_LOGIC;
  signal \addr_reg[0][57]_i_1_n_3\ : STD_LOGIC;
  signal \addr_reg[0][57]_i_1_n_4\ : STD_LOGIC;
  signal \addr_reg[0][57]_i_1_n_5\ : STD_LOGIC;
  signal \addr_reg[0][57]_i_1_n_6\ : STD_LOGIC;
  signal \addr_reg[0][57]_i_1_n_7\ : STD_LOGIC;
  signal \addr_reg[0][9]_i_1_n_0\ : STD_LOGIC;
  signal \addr_reg[0][9]_i_1_n_1\ : STD_LOGIC;
  signal \addr_reg[0][9]_i_1_n_2\ : STD_LOGIC;
  signal \addr_reg[0][9]_i_1_n_3\ : STD_LOGIC;
  signal \addr_reg[0][9]_i_1_n_4\ : STD_LOGIC;
  signal \addr_reg[0][9]_i_1_n_5\ : STD_LOGIC;
  signal \addr_reg[0][9]_i_1_n_6\ : STD_LOGIC;
  signal \addr_reg[0][9]_i_1_n_7\ : STD_LOGIC;
  signal \addr_reg[1][17]_i_1_n_0\ : STD_LOGIC;
  signal \addr_reg[1][17]_i_1_n_1\ : STD_LOGIC;
  signal \addr_reg[1][17]_i_1_n_2\ : STD_LOGIC;
  signal \addr_reg[1][17]_i_1_n_3\ : STD_LOGIC;
  signal \addr_reg[1][17]_i_1_n_4\ : STD_LOGIC;
  signal \addr_reg[1][17]_i_1_n_5\ : STD_LOGIC;
  signal \addr_reg[1][17]_i_1_n_6\ : STD_LOGIC;
  signal \addr_reg[1][17]_i_1_n_7\ : STD_LOGIC;
  signal \addr_reg[1][25]_i_1_n_0\ : STD_LOGIC;
  signal \addr_reg[1][25]_i_1_n_1\ : STD_LOGIC;
  signal \addr_reg[1][25]_i_1_n_2\ : STD_LOGIC;
  signal \addr_reg[1][25]_i_1_n_3\ : STD_LOGIC;
  signal \addr_reg[1][25]_i_1_n_4\ : STD_LOGIC;
  signal \addr_reg[1][25]_i_1_n_5\ : STD_LOGIC;
  signal \addr_reg[1][25]_i_1_n_6\ : STD_LOGIC;
  signal \addr_reg[1][25]_i_1_n_7\ : STD_LOGIC;
  signal \addr_reg[1][33]_i_1_n_0\ : STD_LOGIC;
  signal \addr_reg[1][33]_i_1_n_1\ : STD_LOGIC;
  signal \addr_reg[1][33]_i_1_n_2\ : STD_LOGIC;
  signal \addr_reg[1][33]_i_1_n_3\ : STD_LOGIC;
  signal \addr_reg[1][33]_i_1_n_4\ : STD_LOGIC;
  signal \addr_reg[1][33]_i_1_n_5\ : STD_LOGIC;
  signal \addr_reg[1][33]_i_1_n_6\ : STD_LOGIC;
  signal \addr_reg[1][33]_i_1_n_7\ : STD_LOGIC;
  signal \addr_reg[1][41]_i_1_n_0\ : STD_LOGIC;
  signal \addr_reg[1][41]_i_1_n_1\ : STD_LOGIC;
  signal \addr_reg[1][41]_i_1_n_2\ : STD_LOGIC;
  signal \addr_reg[1][41]_i_1_n_3\ : STD_LOGIC;
  signal \addr_reg[1][41]_i_1_n_4\ : STD_LOGIC;
  signal \addr_reg[1][41]_i_1_n_5\ : STD_LOGIC;
  signal \addr_reg[1][41]_i_1_n_6\ : STD_LOGIC;
  signal \addr_reg[1][41]_i_1_n_7\ : STD_LOGIC;
  signal \addr_reg[1][49]_i_1_n_0\ : STD_LOGIC;
  signal \addr_reg[1][49]_i_1_n_1\ : STD_LOGIC;
  signal \addr_reg[1][49]_i_1_n_2\ : STD_LOGIC;
  signal \addr_reg[1][49]_i_1_n_3\ : STD_LOGIC;
  signal \addr_reg[1][49]_i_1_n_4\ : STD_LOGIC;
  signal \addr_reg[1][49]_i_1_n_5\ : STD_LOGIC;
  signal \addr_reg[1][49]_i_1_n_6\ : STD_LOGIC;
  signal \addr_reg[1][49]_i_1_n_7\ : STD_LOGIC;
  signal \addr_reg[1][57]_i_1_n_2\ : STD_LOGIC;
  signal \addr_reg[1][57]_i_1_n_3\ : STD_LOGIC;
  signal \addr_reg[1][57]_i_1_n_4\ : STD_LOGIC;
  signal \addr_reg[1][57]_i_1_n_5\ : STD_LOGIC;
  signal \addr_reg[1][57]_i_1_n_6\ : STD_LOGIC;
  signal \addr_reg[1][57]_i_1_n_7\ : STD_LOGIC;
  signal \addr_reg[1][9]_i_1_n_0\ : STD_LOGIC;
  signal \addr_reg[1][9]_i_1_n_1\ : STD_LOGIC;
  signal \addr_reg[1][9]_i_1_n_2\ : STD_LOGIC;
  signal \addr_reg[1][9]_i_1_n_3\ : STD_LOGIC;
  signal \addr_reg[1][9]_i_1_n_4\ : STD_LOGIC;
  signal \addr_reg[1][9]_i_1_n_5\ : STD_LOGIC;
  signal \addr_reg[1][9]_i_1_n_6\ : STD_LOGIC;
  signal \addr_reg[1][9]_i_1_n_7\ : STD_LOGIC;
  signal \^ap_start\ : STD_LOGIC;
  signal \^ap_start_pulse\ : STD_LOGIC;
  signal ar_hs : STD_LOGIC;
  signal b : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal c : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \^d\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \final_burst_len[7]_i_2_n_0\ : STD_LOGIC;
  signal \int_a[31]_i_1_n_0\ : STD_LOGIC;
  signal \int_a[63]_i_1_n_0\ : STD_LOGIC;
  signal int_a_reg0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal int_a_reg012_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_ap_done__0\ : STD_LOGIC;
  signal int_ap_done_i_1_n_0 : STD_LOGIC;
  signal int_ap_done_i_2_n_0 : STD_LOGIC;
  signal int_ap_done_i_3_n_0 : STD_LOGIC;
  signal int_ap_start1 : STD_LOGIC;
  signal int_ap_start3_out : STD_LOGIC;
  signal int_ap_start_i_1_n_0 : STD_LOGIC;
  signal int_auto_restart_i_1_n_0 : STD_LOGIC;
  signal int_auto_restart_reg_n_0 : STD_LOGIC;
  signal \int_b[31]_i_1_n_0\ : STD_LOGIC;
  signal \int_b[63]_i_1_n_0\ : STD_LOGIC;
  signal \int_b[63]_i_3_n_0\ : STD_LOGIC;
  signal int_b_reg0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal int_b_reg09_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_c[31]_i_1_n_0\ : STD_LOGIC;
  signal \int_c[63]_i_1_n_0\ : STD_LOGIC;
  signal int_c_reg0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal int_c_reg07_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_d[31]_i_1_n_0\ : STD_LOGIC;
  signal \int_d[63]_i_1_n_0\ : STD_LOGIC;
  signal int_d_reg0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal int_d_reg05_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal int_gie_i_1_n_0 : STD_LOGIC;
  signal int_gie_i_2_n_0 : STD_LOGIC;
  signal int_gie_reg_n_0 : STD_LOGIC;
  signal int_ier9_out : STD_LOGIC;
  signal \int_ier[1]_i_2_n_0\ : STD_LOGIC;
  signal \int_ier_reg_n_0_[0]\ : STD_LOGIC;
  signal int_isr6_out : STD_LOGIC;
  signal \int_isr[0]_i_1_n_0\ : STD_LOGIC;
  signal \int_isr[1]_i_1_n_0\ : STD_LOGIC;
  signal \int_isr_reg_n_0_[0]\ : STD_LOGIC;
  signal int_length_r0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_length_r[31]_i_1_n_0\ : STD_LOGIC;
  signal \int_length_r[31]_i_3_n_0\ : STD_LOGIC;
  signal \int_ro_in[31]_i_1_n_0\ : STD_LOGIC;
  signal \int_ro_in[63]_i_1_n_0\ : STD_LOGIC;
  signal int_ro_in_reg0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal int_ro_in_reg03_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_ro_out[31]_i_1_n_0\ : STD_LOGIC;
  signal \int_ro_out[63]_i_1_n_0\ : STD_LOGIC;
  signal int_ro_out_reg0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal int_ro_out_reg01_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal length_r : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \num_transactions[15]_i_2_n_0\ : STD_LOGIC;
  signal \num_transactions[15]_i_3_n_0\ : STD_LOGIC;
  signal \num_transactions[15]_i_4_n_0\ : STD_LOGIC;
  signal \num_transactions[15]_i_5_n_0\ : STD_LOGIC;
  signal \num_transactions[15]_i_6_n_0\ : STD_LOGIC;
  signal \num_transactions[15]_i_7_n_0\ : STD_LOGIC;
  signal \num_transactions[15]_i_8_n_0\ : STD_LOGIC;
  signal \num_transactions[15]_i_9_n_0\ : STD_LOGIC;
  signal \num_transactions[23]_i_2_n_0\ : STD_LOGIC;
  signal \num_transactions[23]_i_3_n_0\ : STD_LOGIC;
  signal \num_transactions[23]_i_4_n_0\ : STD_LOGIC;
  signal \num_transactions[23]_i_5_n_0\ : STD_LOGIC;
  signal \num_transactions[23]_i_6_n_0\ : STD_LOGIC;
  signal \num_transactions[23]_i_7_n_0\ : STD_LOGIC;
  signal \num_transactions[23]_i_8_n_0\ : STD_LOGIC;
  signal \num_transactions[23]_i_9_n_0\ : STD_LOGIC;
  signal \num_transactions[7]_i_2_n_0\ : STD_LOGIC;
  signal \num_transactions[7]_i_3_n_0\ : STD_LOGIC;
  signal \num_transactions[7]_i_4_n_0\ : STD_LOGIC;
  signal \num_transactions[7]_i_5_n_0\ : STD_LOGIC;
  signal \num_transactions[7]_i_6_n_0\ : STD_LOGIC;
  signal \num_transactions[7]_i_7_n_0\ : STD_LOGIC;
  signal \num_transactions[7]_i_8_n_0\ : STD_LOGIC;
  signal \num_transactions[7]_i_9_n_0\ : STD_LOGIC;
  signal \num_transactions_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \num_transactions_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \num_transactions_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \num_transactions_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \num_transactions_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \num_transactions_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \num_transactions_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \num_transactions_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \num_transactions_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \num_transactions_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \num_transactions_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \num_transactions_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \num_transactions_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \num_transactions_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \num_transactions_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \num_transactions_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \num_transactions_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \num_transactions_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \num_transactions_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \num_transactions_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \num_transactions_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \num_transactions_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \num_transactions_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal rdata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \rdata[0]_i_10_n_0\ : STD_LOGIC;
  signal \rdata[0]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[0]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[0]_i_7_n_0\ : STD_LOGIC;
  signal \rdata[0]_i_8_n_0\ : STD_LOGIC;
  signal \rdata[0]_i_9_n_0\ : STD_LOGIC;
  signal \rdata[10]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[10]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[10]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[10]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[10]_i_6_n_0\ : STD_LOGIC;
  signal \rdata[11]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[11]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[11]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[11]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[11]_i_6_n_0\ : STD_LOGIC;
  signal \rdata[12]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[12]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[12]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[12]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[12]_i_6_n_0\ : STD_LOGIC;
  signal \rdata[12]_i_7_n_0\ : STD_LOGIC;
  signal \rdata[13]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[13]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[13]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[13]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[13]_i_6_n_0\ : STD_LOGIC;
  signal \rdata[13]_i_7_n_0\ : STD_LOGIC;
  signal \rdata[14]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[14]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[14]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[14]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[14]_i_6_n_0\ : STD_LOGIC;
  signal \rdata[14]_i_7_n_0\ : STD_LOGIC;
  signal \rdata[15]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[15]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[15]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[15]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[15]_i_6_n_0\ : STD_LOGIC;
  signal \rdata[15]_i_7_n_0\ : STD_LOGIC;
  signal \rdata[16]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[16]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[16]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[16]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[16]_i_6_n_0\ : STD_LOGIC;
  signal \rdata[16]_i_7_n_0\ : STD_LOGIC;
  signal \rdata[17]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[17]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[17]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[17]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[17]_i_6_n_0\ : STD_LOGIC;
  signal \rdata[17]_i_7_n_0\ : STD_LOGIC;
  signal \rdata[18]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[18]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[18]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[18]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[18]_i_6_n_0\ : STD_LOGIC;
  signal \rdata[18]_i_7_n_0\ : STD_LOGIC;
  signal \rdata[19]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[19]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[19]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[19]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[19]_i_6_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_10_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_7_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_8_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_9_n_0\ : STD_LOGIC;
  signal \rdata[20]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[20]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[20]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[20]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[20]_i_6_n_0\ : STD_LOGIC;
  signal \rdata[20]_i_7_n_0\ : STD_LOGIC;
  signal \rdata[21]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[21]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[21]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[21]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[21]_i_6_n_0\ : STD_LOGIC;
  signal \rdata[21]_i_7_n_0\ : STD_LOGIC;
  signal \rdata[22]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[22]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[22]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[22]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[22]_i_6_n_0\ : STD_LOGIC;
  signal \rdata[22]_i_7_n_0\ : STD_LOGIC;
  signal \rdata[23]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[23]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[23]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[23]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[23]_i_6_n_0\ : STD_LOGIC;
  signal \rdata[23]_i_7_n_0\ : STD_LOGIC;
  signal \rdata[24]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[24]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[24]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[24]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[24]_i_6_n_0\ : STD_LOGIC;
  signal \rdata[24]_i_7_n_0\ : STD_LOGIC;
  signal \rdata[25]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[25]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[25]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[25]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[25]_i_6_n_0\ : STD_LOGIC;
  signal \rdata[25]_i_7_n_0\ : STD_LOGIC;
  signal \rdata[26]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[26]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[26]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[26]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[26]_i_6_n_0\ : STD_LOGIC;
  signal \rdata[26]_i_7_n_0\ : STD_LOGIC;
  signal \rdata[27]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[27]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[27]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[27]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[27]_i_6_n_0\ : STD_LOGIC;
  signal \rdata[27]_i_7_n_0\ : STD_LOGIC;
  signal \rdata[28]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[28]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[28]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[28]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[28]_i_6_n_0\ : STD_LOGIC;
  signal \rdata[28]_i_7_n_0\ : STD_LOGIC;
  signal \rdata[29]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[29]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[29]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[29]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[29]_i_6_n_0\ : STD_LOGIC;
  signal \rdata[29]_i_7_n_0\ : STD_LOGIC;
  signal \rdata[2]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[2]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[2]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[2]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[2]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[2]_i_6_n_0\ : STD_LOGIC;
  signal \rdata[2]_i_7_n_0\ : STD_LOGIC;
  signal \rdata[2]_i_8_n_0\ : STD_LOGIC;
  signal \rdata[30]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[30]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[30]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[30]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[30]_i_6_n_0\ : STD_LOGIC;
  signal \rdata[30]_i_7_n_0\ : STD_LOGIC;
  signal \rdata[31]_i_10_n_0\ : STD_LOGIC;
  signal \rdata[31]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[31]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[31]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[31]_i_6_n_0\ : STD_LOGIC;
  signal \rdata[31]_i_7_n_0\ : STD_LOGIC;
  signal \rdata[31]_i_8_n_0\ : STD_LOGIC;
  signal \rdata[31]_i_9_n_0\ : STD_LOGIC;
  signal \rdata[3]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[3]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[3]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[3]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[3]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[3]_i_6_n_0\ : STD_LOGIC;
  signal \rdata[3]_i_7_n_0\ : STD_LOGIC;
  signal \rdata[3]_i_8_n_0\ : STD_LOGIC;
  signal \rdata[4]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[4]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[4]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[4]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[4]_i_6_n_0\ : STD_LOGIC;
  signal \rdata[4]_i_7_n_0\ : STD_LOGIC;
  signal \rdata[5]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[5]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[5]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[5]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[5]_i_6_n_0\ : STD_LOGIC;
  signal \rdata[5]_i_7_n_0\ : STD_LOGIC;
  signal \rdata[6]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[6]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[6]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[6]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[6]_i_6_n_0\ : STD_LOGIC;
  signal \rdata[6]_i_7_n_0\ : STD_LOGIC;
  signal \rdata[7]_i_10_n_0\ : STD_LOGIC;
  signal \rdata[7]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[7]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[7]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[7]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[7]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[7]_i_6_n_0\ : STD_LOGIC;
  signal \rdata[7]_i_7_n_0\ : STD_LOGIC;
  signal \rdata[7]_i_8_n_0\ : STD_LOGIC;
  signal \rdata[7]_i_9_n_0\ : STD_LOGIC;
  signal \rdata[8]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[8]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[8]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[8]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[8]_i_6_n_0\ : STD_LOGIC;
  signal \rdata[8]_i_7_n_0\ : STD_LOGIC;
  signal \rdata[9]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[9]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[9]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[9]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[9]_i_6_n_0\ : STD_LOGIC;
  signal \rdata[9]_i_7_n_0\ : STD_LOGIC;
  signal \rdata_reg[0]_i_4_n_0\ : STD_LOGIC;
  signal \rdata_reg[0]_i_5_n_0\ : STD_LOGIC;
  signal \rdata_reg[0]_i_6_n_0\ : STD_LOGIC;
  signal \rdata_reg[1]_i_4_n_0\ : STD_LOGIC;
  signal \rdata_reg[1]_i_5_n_0\ : STD_LOGIC;
  signal \rdata_reg[1]_i_6_n_0\ : STD_LOGIC;
  signal rnext : STD_LOGIC;
  signal ro_in : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal ro_out : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \^s_axi_control_bvalid\ : STD_LOGIC;
  signal waddr : STD_LOGIC;
  signal \waddr_reg_n_0_[0]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[1]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[2]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[3]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[4]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[5]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[6]\ : STD_LOGIC;
  signal \NLW_addr_reg[0][57]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_addr_reg[0][57]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_addr_reg[1][57]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_addr_reg[1][57]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_num_transactions_reg[23]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_wstate[1]_i_1\ : label is "soft_lutpair132";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[0]\ : label is "WRDATA:010,WRRESP:100,WRIDLE:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[1]\ : label is "WRDATA:010,WRRESP:100,WRIDLE:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[2]\ : label is "WRDATA:010,WRRESP:100,WRIDLE:001";
  attribute FSM_ENCODED_STATES of FSM_sequential_rstate_reg : label is "RDIDLE:0,RDDATA:1";
  attribute SOFT_HLUTNM of \addr[0][0]_i_2\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \addr[0][1]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \addr[0][2]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \addr[0][3]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \addr[0][4]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \addr[0][5]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \addr[0][6]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \addr[0][7]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \addr[0][8]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \addr[1][0]_i_2\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \addr[1][1]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \addr[1][2]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \addr[1][3]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \addr[1][4]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \addr[1][5]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \addr[1][6]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \addr[1][7]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \addr[1][8]_i_1\ : label is "soft_lutpair154";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \addr_reg[0][17]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \addr_reg[0][25]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \addr_reg[0][33]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \addr_reg[0][41]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \addr_reg[0][49]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \addr_reg[0][57]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \addr_reg[0][9]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \addr_reg[1][17]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \addr_reg[1][25]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \addr_reg[1][33]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \addr_reg[1][41]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \addr_reg[1][49]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \addr_reg[1][57]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \addr_reg[1][9]_i_1\ : label is 16;
  attribute SOFT_HLUTNM of ap_done_i_1 : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of ap_idle_i_1 : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \final_burst_len[0]_i_1\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \final_burst_len[1]_i_1__0\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \final_burst_len[2]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \final_burst_len[3]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \final_burst_len[4]_i_1__0\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \final_burst_len[6]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \final_burst_len[7]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \final_burst_len[7]_i_2\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \int_a[0]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \int_a[10]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \int_a[11]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \int_a[12]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \int_a[13]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \int_a[14]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \int_a[15]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \int_a[16]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \int_a[17]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \int_a[18]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \int_a[19]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \int_a[1]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \int_a[20]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \int_a[21]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \int_a[22]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \int_a[23]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \int_a[24]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \int_a[25]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \int_a[26]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \int_a[27]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \int_a[28]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \int_a[29]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \int_a[2]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \int_a[30]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \int_a[31]_i_2\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \int_a[32]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \int_a[33]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \int_a[34]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \int_a[35]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \int_a[36]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \int_a[37]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \int_a[38]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \int_a[39]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \int_a[3]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \int_a[40]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \int_a[41]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \int_a[42]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \int_a[43]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \int_a[44]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \int_a[45]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \int_a[46]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \int_a[47]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \int_a[48]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \int_a[49]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \int_a[4]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \int_a[50]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \int_a[51]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \int_a[52]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \int_a[53]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \int_a[54]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \int_a[55]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \int_a[56]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \int_a[57]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \int_a[58]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \int_a[59]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \int_a[5]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \int_a[60]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \int_a[61]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \int_a[62]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \int_a[63]_i_2\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \int_a[6]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \int_a[7]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \int_a[8]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \int_a[9]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of int_ap_done_i_2 : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of int_ap_done_i_3 : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of int_ap_start_i_1 : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of int_auto_restart_i_2 : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \int_b[0]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \int_b[10]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \int_b[11]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \int_b[12]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \int_b[13]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \int_b[14]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \int_b[15]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \int_b[16]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \int_b[17]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \int_b[18]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \int_b[19]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \int_b[1]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \int_b[20]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \int_b[21]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \int_b[22]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \int_b[23]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \int_b[24]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \int_b[25]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \int_b[26]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \int_b[27]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \int_b[28]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \int_b[29]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \int_b[2]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \int_b[30]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \int_b[31]_i_2\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \int_b[32]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \int_b[33]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \int_b[34]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \int_b[35]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \int_b[36]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \int_b[37]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \int_b[38]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \int_b[39]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \int_b[3]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \int_b[40]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \int_b[41]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \int_b[42]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \int_b[43]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \int_b[44]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \int_b[45]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \int_b[46]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \int_b[47]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \int_b[48]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \int_b[49]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \int_b[4]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \int_b[50]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \int_b[51]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \int_b[52]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \int_b[53]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \int_b[54]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \int_b[55]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \int_b[56]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \int_b[57]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \int_b[58]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \int_b[59]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \int_b[5]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \int_b[60]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \int_b[61]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \int_b[62]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \int_b[63]_i_2\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \int_b[6]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \int_b[7]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \int_b[8]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \int_b[9]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \int_c[0]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \int_c[10]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \int_c[11]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \int_c[12]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \int_c[13]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \int_c[14]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \int_c[15]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \int_c[16]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \int_c[17]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \int_c[18]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \int_c[19]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \int_c[1]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \int_c[20]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \int_c[21]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \int_c[22]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \int_c[23]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \int_c[24]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \int_c[25]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \int_c[26]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \int_c[27]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \int_c[28]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \int_c[29]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \int_c[2]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \int_c[30]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \int_c[31]_i_2\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \int_c[32]_i_1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \int_c[33]_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \int_c[34]_i_1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \int_c[35]_i_1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \int_c[36]_i_1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \int_c[37]_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \int_c[38]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \int_c[39]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \int_c[3]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \int_c[40]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \int_c[41]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \int_c[42]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \int_c[43]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \int_c[44]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \int_c[45]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \int_c[46]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \int_c[47]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \int_c[48]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \int_c[49]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \int_c[4]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \int_c[50]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \int_c[51]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \int_c[52]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \int_c[53]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \int_c[54]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \int_c[55]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \int_c[56]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \int_c[57]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \int_c[58]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \int_c[59]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \int_c[5]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \int_c[60]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \int_c[61]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \int_c[62]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \int_c[63]_i_2\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \int_c[6]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \int_c[7]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \int_c[8]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \int_c[9]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \int_d[0]_i_1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \int_d[10]_i_1\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \int_d[11]_i_1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \int_d[12]_i_1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \int_d[13]_i_1\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \int_d[14]_i_1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \int_d[15]_i_1\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \int_d[16]_i_1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \int_d[17]_i_1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \int_d[18]_i_1\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \int_d[19]_i_1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \int_d[1]_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \int_d[20]_i_1\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \int_d[21]_i_1\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \int_d[22]_i_1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \int_d[23]_i_1\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \int_d[24]_i_1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \int_d[25]_i_1\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \int_d[26]_i_1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \int_d[27]_i_1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \int_d[28]_i_1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \int_d[29]_i_1\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \int_d[2]_i_1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \int_d[30]_i_1\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \int_d[31]_i_2\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \int_d[32]_i_1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \int_d[33]_i_1\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \int_d[34]_i_1\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \int_d[35]_i_1\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \int_d[36]_i_1\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \int_d[37]_i_1\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \int_d[38]_i_1\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \int_d[39]_i_1\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \int_d[3]_i_1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \int_d[40]_i_1\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \int_d[41]_i_1\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \int_d[42]_i_1\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \int_d[43]_i_1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \int_d[44]_i_1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \int_d[45]_i_1\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \int_d[46]_i_1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \int_d[47]_i_1\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \int_d[48]_i_1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \int_d[49]_i_1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \int_d[4]_i_1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \int_d[50]_i_1\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \int_d[51]_i_1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \int_d[52]_i_1\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \int_d[53]_i_1\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \int_d[54]_i_1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \int_d[55]_i_1\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \int_d[56]_i_1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \int_d[57]_i_1\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \int_d[58]_i_1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \int_d[59]_i_1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \int_d[5]_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \int_d[60]_i_1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \int_d[61]_i_1\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \int_d[62]_i_1\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \int_d[63]_i_2\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \int_d[6]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \int_d[7]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \int_d[8]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \int_d[9]_i_1\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \int_isr[0]_i_2\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \int_length_r[0]_i_1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \int_length_r[10]_i_1\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \int_length_r[11]_i_1\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \int_length_r[12]_i_1\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \int_length_r[13]_i_1\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \int_length_r[14]_i_1\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \int_length_r[15]_i_1\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \int_length_r[16]_i_1\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \int_length_r[17]_i_1\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \int_length_r[18]_i_1\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \int_length_r[19]_i_1\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \int_length_r[1]_i_1\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \int_length_r[20]_i_1\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \int_length_r[21]_i_1\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \int_length_r[22]_i_1\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \int_length_r[23]_i_1\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \int_length_r[24]_i_1\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \int_length_r[25]_i_1\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \int_length_r[26]_i_1\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \int_length_r[27]_i_1\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \int_length_r[28]_i_1\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \int_length_r[29]_i_1\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \int_length_r[2]_i_1\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \int_length_r[30]_i_1\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \int_length_r[31]_i_2\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \int_length_r[3]_i_1\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \int_length_r[4]_i_1\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \int_length_r[5]_i_1\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \int_length_r[6]_i_1\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \int_length_r[7]_i_1\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \int_length_r[8]_i_1\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \int_length_r[9]_i_1\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \int_ro_in[0]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \int_ro_in[10]_i_1\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \int_ro_in[11]_i_1\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \int_ro_in[12]_i_1\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \int_ro_in[13]_i_1\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \int_ro_in[14]_i_1\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \int_ro_in[15]_i_1\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \int_ro_in[16]_i_1\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \int_ro_in[17]_i_1\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \int_ro_in[18]_i_1\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \int_ro_in[19]_i_1\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \int_ro_in[1]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \int_ro_in[20]_i_1\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \int_ro_in[21]_i_1\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \int_ro_in[22]_i_1\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \int_ro_in[23]_i_1\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \int_ro_in[24]_i_1\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \int_ro_in[25]_i_1\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \int_ro_in[26]_i_1\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \int_ro_in[27]_i_1\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \int_ro_in[28]_i_1\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \int_ro_in[29]_i_1\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \int_ro_in[2]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \int_ro_in[30]_i_1\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \int_ro_in[31]_i_2\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \int_ro_in[32]_i_1\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \int_ro_in[33]_i_1\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \int_ro_in[34]_i_1\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \int_ro_in[35]_i_1\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \int_ro_in[36]_i_1\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \int_ro_in[37]_i_1\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \int_ro_in[38]_i_1\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \int_ro_in[39]_i_1\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \int_ro_in[3]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \int_ro_in[40]_i_1\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \int_ro_in[41]_i_1\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \int_ro_in[42]_i_1\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \int_ro_in[43]_i_1\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \int_ro_in[44]_i_1\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \int_ro_in[45]_i_1\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \int_ro_in[46]_i_1\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \int_ro_in[47]_i_1\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \int_ro_in[48]_i_1\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \int_ro_in[49]_i_1\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \int_ro_in[4]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \int_ro_in[50]_i_1\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \int_ro_in[51]_i_1\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \int_ro_in[52]_i_1\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \int_ro_in[53]_i_1\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \int_ro_in[54]_i_1\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \int_ro_in[55]_i_1\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \int_ro_in[56]_i_1\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \int_ro_in[57]_i_1\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \int_ro_in[58]_i_1\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \int_ro_in[59]_i_1\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \int_ro_in[5]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \int_ro_in[60]_i_1\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \int_ro_in[61]_i_1\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \int_ro_in[62]_i_1\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \int_ro_in[63]_i_2\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \int_ro_in[6]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \int_ro_in[7]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \int_ro_in[8]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \int_ro_in[9]_i_1\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \int_ro_out[0]_i_1\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \int_ro_out[10]_i_1\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \int_ro_out[11]_i_1\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \int_ro_out[12]_i_1\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \int_ro_out[13]_i_1\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \int_ro_out[14]_i_1\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \int_ro_out[15]_i_1\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \int_ro_out[16]_i_1\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \int_ro_out[17]_i_1\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \int_ro_out[18]_i_1\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \int_ro_out[19]_i_1\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \int_ro_out[1]_i_1\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \int_ro_out[20]_i_1\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \int_ro_out[21]_i_1\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \int_ro_out[22]_i_1\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \int_ro_out[23]_i_1\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \int_ro_out[24]_i_1\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \int_ro_out[25]_i_1\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \int_ro_out[26]_i_1\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \int_ro_out[27]_i_1\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \int_ro_out[28]_i_1\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \int_ro_out[29]_i_1\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \int_ro_out[2]_i_1\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \int_ro_out[30]_i_1\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \int_ro_out[31]_i_2\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \int_ro_out[32]_i_1\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \int_ro_out[33]_i_1\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \int_ro_out[34]_i_1\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \int_ro_out[35]_i_1\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \int_ro_out[36]_i_1\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \int_ro_out[37]_i_1\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \int_ro_out[38]_i_1\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \int_ro_out[39]_i_1\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \int_ro_out[3]_i_1\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \int_ro_out[40]_i_1\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \int_ro_out[41]_i_1\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \int_ro_out[42]_i_1\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \int_ro_out[43]_i_1\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \int_ro_out[44]_i_1\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \int_ro_out[45]_i_1\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \int_ro_out[46]_i_1\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \int_ro_out[47]_i_1\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \int_ro_out[48]_i_1\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \int_ro_out[49]_i_1\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \int_ro_out[4]_i_1\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \int_ro_out[50]_i_1\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \int_ro_out[51]_i_1\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \int_ro_out[52]_i_1\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \int_ro_out[53]_i_1\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \int_ro_out[54]_i_1\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \int_ro_out[55]_i_1\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \int_ro_out[56]_i_1\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \int_ro_out[57]_i_1\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \int_ro_out[58]_i_1\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \int_ro_out[59]_i_1\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \int_ro_out[5]_i_1\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \int_ro_out[60]_i_1\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \int_ro_out[61]_i_1\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \int_ro_out[62]_i_1\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \int_ro_out[63]_i_2\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \int_ro_out[6]_i_1\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \int_ro_out[7]_i_1\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \int_ro_out[8]_i_1\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \int_ro_out[9]_i_1\ : label is "soft_lutpair328";
  attribute ADDER_THRESHOLD of \num_transactions_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \num_transactions_reg[23]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \num_transactions_reg[7]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of \rdata[2]_i_2\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \rdata[31]_i_4\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \rdata[31]_i_5\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \rdata[31]_i_7\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \rdata[3]_i_2\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \rdata[7]_i_10\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \rdata[7]_i_2\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \rdata[7]_i_3\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of s_axi_control_ARREADY_INST_0 : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of s_axi_control_AWREADY_INST_0 : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \wm_ctrl_length[0]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \wm_ctrl_length[31]_i_1\ : label is "soft_lutpair136";
begin
  \FSM_onehot_wstate_reg[1]_0\ <= \^fsm_onehot_wstate_reg[1]_0\;
  FSM_sequential_rstate_reg_0 <= \^fsm_sequential_rstate_reg_0\;
  Q(30 downto 0) <= \^q\(30 downto 0);
  ap_start <= \^ap_start\;
  ap_start_pulse <= \^ap_start_pulse\;
  s_axi_control_BVALID <= \^s_axi_control_bvalid\;
\FSM_onehot_wstate[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \^s_axi_control_bvalid\,
      I1 => s_axi_control_BREADY,
      I2 => s_axi_control_AWVALID,
      I3 => \FSM_onehot_wstate_reg_n_0_[0]\,
      O => \FSM_onehot_wstate[0]_i_1_n_0\
    );
\FSM_onehot_wstate[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => s_axi_control_AWVALID,
      I1 => \FSM_onehot_wstate_reg_n_0_[0]\,
      I2 => s_axi_control_WVALID,
      I3 => \^fsm_onehot_wstate_reg[1]_0\,
      O => \FSM_onehot_wstate[1]_i_1_n_0\
    );
\FSM_onehot_wstate[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F8"
    )
        port map (
      I0 => \^fsm_onehot_wstate_reg[1]_0\,
      I1 => s_axi_control_WVALID,
      I2 => \^s_axi_control_bvalid\,
      I3 => s_axi_control_BREADY,
      O => \FSM_onehot_wstate[2]_i_1_n_0\
    );
\FSM_onehot_wstate_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[0]_i_1_n_0\,
      Q => \FSM_onehot_wstate_reg_n_0_[0]\,
      S => areset
    );
\FSM_onehot_wstate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[1]_i_1_n_0\,
      Q => \^fsm_onehot_wstate_reg[1]_0\,
      R => areset
    );
\FSM_onehot_wstate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[2]_i_1_n_0\,
      Q => \^s_axi_control_bvalid\,
      R => areset
    );
FSM_sequential_rstate_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => s_axi_control_ARVALID,
      I1 => s_axi_control_RREADY,
      I2 => \^fsm_sequential_rstate_reg_0\,
      O => rnext
    );
FSM_sequential_rstate_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext,
      Q => \^fsm_sequential_rstate_reg_0\,
      R => areset
    );
\addr[0][0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ro_in(0),
      I1 => \^ap_start_pulse\,
      I2 => \addr_reg[0]_3\(0),
      O => \int_ro_in_reg[0]_0\
    );
\addr[0][17]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ro_in(24),
      I1 => \^ap_start_pulse\,
      I2 => \addr_reg[0]_3\(24),
      O => \addr[0][17]_i_2_n_0\
    );
\addr[0][17]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ro_in(23),
      I1 => \^ap_start_pulse\,
      I2 => \addr_reg[0]_3\(23),
      O => \addr[0][17]_i_3_n_0\
    );
\addr[0][17]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ro_in(22),
      I1 => \^ap_start_pulse\,
      I2 => \addr_reg[0]_3\(22),
      O => \addr[0][17]_i_4_n_0\
    );
\addr[0][17]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ro_in(21),
      I1 => \^ap_start_pulse\,
      I2 => \addr_reg[0]_3\(21),
      O => \addr[0][17]_i_5_n_0\
    );
\addr[0][17]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ro_in(20),
      I1 => \^ap_start_pulse\,
      I2 => \addr_reg[0]_3\(20),
      O => \addr[0][17]_i_6_n_0\
    );
\addr[0][17]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ro_in(19),
      I1 => \^ap_start_pulse\,
      I2 => \addr_reg[0]_3\(19),
      O => \addr[0][17]_i_7_n_0\
    );
\addr[0][17]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ro_in(18),
      I1 => \^ap_start_pulse\,
      I2 => \addr_reg[0]_3\(18),
      O => \addr[0][17]_i_8_n_0\
    );
\addr[0][17]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ro_in(17),
      I1 => \^ap_start_pulse\,
      I2 => \addr_reg[0]_3\(17),
      O => \addr[0][17]_i_9_n_0\
    );
\addr[0][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ro_in(1),
      I1 => \^ap_start_pulse\,
      I2 => \addr_reg[0]_3\(1),
      O => \int_ro_in_reg[1]_0\
    );
\addr[0][25]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ro_in(32),
      I1 => \^ap_start_pulse\,
      I2 => \addr_reg[0]_3\(32),
      O => \addr[0][25]_i_2_n_0\
    );
\addr[0][25]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ro_in(31),
      I1 => \^ap_start_pulse\,
      I2 => \addr_reg[0]_3\(31),
      O => \addr[0][25]_i_3_n_0\
    );
\addr[0][25]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ro_in(30),
      I1 => \^ap_start_pulse\,
      I2 => \addr_reg[0]_3\(30),
      O => \addr[0][25]_i_4_n_0\
    );
\addr[0][25]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ro_in(29),
      I1 => \^ap_start_pulse\,
      I2 => \addr_reg[0]_3\(29),
      O => \addr[0][25]_i_5_n_0\
    );
\addr[0][25]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ro_in(28),
      I1 => \^ap_start_pulse\,
      I2 => \addr_reg[0]_3\(28),
      O => \addr[0][25]_i_6_n_0\
    );
\addr[0][25]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ro_in(27),
      I1 => \^ap_start_pulse\,
      I2 => \addr_reg[0]_3\(27),
      O => \addr[0][25]_i_7_n_0\
    );
\addr[0][25]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ro_in(26),
      I1 => \^ap_start_pulse\,
      I2 => \addr_reg[0]_3\(26),
      O => \addr[0][25]_i_8_n_0\
    );
\addr[0][25]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ro_in(25),
      I1 => \^ap_start_pulse\,
      I2 => \addr_reg[0]_3\(25),
      O => \addr[0][25]_i_9_n_0\
    );
\addr[0][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ro_in(2),
      I1 => \^ap_start_pulse\,
      I2 => \addr_reg[0]_3\(2),
      O => \int_ro_in_reg[2]_0\
    );
\addr[0][33]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ro_in(40),
      I1 => \^ap_start_pulse\,
      I2 => \addr_reg[0]_3\(40),
      O => \addr[0][33]_i_2_n_0\
    );
\addr[0][33]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ro_in(39),
      I1 => \^ap_start_pulse\,
      I2 => \addr_reg[0]_3\(39),
      O => \addr[0][33]_i_3_n_0\
    );
\addr[0][33]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ro_in(38),
      I1 => \^ap_start_pulse\,
      I2 => \addr_reg[0]_3\(38),
      O => \addr[0][33]_i_4_n_0\
    );
\addr[0][33]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ro_in(37),
      I1 => \^ap_start_pulse\,
      I2 => \addr_reg[0]_3\(37),
      O => \addr[0][33]_i_5_n_0\
    );
\addr[0][33]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ro_in(36),
      I1 => \^ap_start_pulse\,
      I2 => \addr_reg[0]_3\(36),
      O => \addr[0][33]_i_6_n_0\
    );
\addr[0][33]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ro_in(35),
      I1 => \^ap_start_pulse\,
      I2 => \addr_reg[0]_3\(35),
      O => \addr[0][33]_i_7_n_0\
    );
\addr[0][33]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ro_in(34),
      I1 => \^ap_start_pulse\,
      I2 => \addr_reg[0]_3\(34),
      O => \addr[0][33]_i_8_n_0\
    );
\addr[0][33]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ro_in(33),
      I1 => \^ap_start_pulse\,
      I2 => \addr_reg[0]_3\(33),
      O => \addr[0][33]_i_9_n_0\
    );
\addr[0][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ro_in(3),
      I1 => \^ap_start_pulse\,
      I2 => \addr_reg[0]_3\(3),
      O => \int_ro_in_reg[3]_0\
    );
\addr[0][41]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ro_in(48),
      I1 => \^ap_start_pulse\,
      I2 => \addr_reg[0]_3\(48),
      O => \addr[0][41]_i_2_n_0\
    );
\addr[0][41]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ro_in(47),
      I1 => \^ap_start_pulse\,
      I2 => \addr_reg[0]_3\(47),
      O => \addr[0][41]_i_3_n_0\
    );
\addr[0][41]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ro_in(46),
      I1 => \^ap_start_pulse\,
      I2 => \addr_reg[0]_3\(46),
      O => \addr[0][41]_i_4_n_0\
    );
\addr[0][41]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ro_in(45),
      I1 => \^ap_start_pulse\,
      I2 => \addr_reg[0]_3\(45),
      O => \addr[0][41]_i_5_n_0\
    );
\addr[0][41]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ro_in(44),
      I1 => \^ap_start_pulse\,
      I2 => \addr_reg[0]_3\(44),
      O => \addr[0][41]_i_6_n_0\
    );
\addr[0][41]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ro_in(43),
      I1 => \^ap_start_pulse\,
      I2 => \addr_reg[0]_3\(43),
      O => \addr[0][41]_i_7_n_0\
    );
\addr[0][41]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ro_in(42),
      I1 => \^ap_start_pulse\,
      I2 => \addr_reg[0]_3\(42),
      O => \addr[0][41]_i_8_n_0\
    );
\addr[0][41]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ro_in(41),
      I1 => \^ap_start_pulse\,
      I2 => \addr_reg[0]_3\(41),
      O => \addr[0][41]_i_9_n_0\
    );
\addr[0][49]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ro_in(56),
      I1 => \^ap_start_pulse\,
      I2 => \addr_reg[0]_3\(56),
      O => \addr[0][49]_i_2_n_0\
    );
\addr[0][49]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ro_in(55),
      I1 => \^ap_start_pulse\,
      I2 => \addr_reg[0]_3\(55),
      O => \addr[0][49]_i_3_n_0\
    );
\addr[0][49]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ro_in(54),
      I1 => \^ap_start_pulse\,
      I2 => \addr_reg[0]_3\(54),
      O => \addr[0][49]_i_4_n_0\
    );
\addr[0][49]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ro_in(53),
      I1 => \^ap_start_pulse\,
      I2 => \addr_reg[0]_3\(53),
      O => \addr[0][49]_i_5_n_0\
    );
\addr[0][49]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ro_in(52),
      I1 => \^ap_start_pulse\,
      I2 => \addr_reg[0]_3\(52),
      O => \addr[0][49]_i_6_n_0\
    );
\addr[0][49]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ro_in(51),
      I1 => \^ap_start_pulse\,
      I2 => \addr_reg[0]_3\(51),
      O => \addr[0][49]_i_7_n_0\
    );
\addr[0][49]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ro_in(50),
      I1 => \^ap_start_pulse\,
      I2 => \addr_reg[0]_3\(50),
      O => \addr[0][49]_i_8_n_0\
    );
\addr[0][49]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ro_in(49),
      I1 => \^ap_start_pulse\,
      I2 => \addr_reg[0]_3\(49),
      O => \addr[0][49]_i_9_n_0\
    );
\addr[0][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ro_in(4),
      I1 => \^ap_start_pulse\,
      I2 => \addr_reg[0]_3\(4),
      O => \int_ro_in_reg[4]_0\
    );
\addr[0][57]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ro_in(63),
      I1 => \^ap_start_pulse\,
      I2 => \addr_reg[0]_3\(63),
      O => \addr[0][57]_i_2_n_0\
    );
\addr[0][57]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ro_in(62),
      I1 => \^ap_start_pulse\,
      I2 => \addr_reg[0]_3\(62),
      O => \addr[0][57]_i_3_n_0\
    );
\addr[0][57]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ro_in(61),
      I1 => \^ap_start_pulse\,
      I2 => \addr_reg[0]_3\(61),
      O => \addr[0][57]_i_4_n_0\
    );
\addr[0][57]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ro_in(60),
      I1 => \^ap_start_pulse\,
      I2 => \addr_reg[0]_3\(60),
      O => \addr[0][57]_i_5_n_0\
    );
\addr[0][57]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ro_in(59),
      I1 => \^ap_start_pulse\,
      I2 => \addr_reg[0]_3\(59),
      O => \addr[0][57]_i_6_n_0\
    );
\addr[0][57]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ro_in(58),
      I1 => \^ap_start_pulse\,
      I2 => \addr_reg[0]_3\(58),
      O => \addr[0][57]_i_7_n_0\
    );
\addr[0][57]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ro_in(57),
      I1 => \^ap_start_pulse\,
      I2 => \addr_reg[0]_3\(57),
      O => \addr[0][57]_i_8_n_0\
    );
\addr[0][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ro_in(5),
      I1 => \^ap_start_pulse\,
      I2 => \addr_reg[0]_3\(5),
      O => \int_ro_in_reg[5]_0\
    );
\addr[0][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ro_in(6),
      I1 => \^ap_start_pulse\,
      I2 => \addr_reg[0]_3\(6),
      O => \int_ro_in_reg[6]_0\
    );
\addr[0][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ro_in(7),
      I1 => \^ap_start_pulse\,
      I2 => \addr_reg[0]_3\(7),
      O => \int_ro_in_reg[7]_0\
    );
\addr[0][8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ro_in(8),
      I1 => \^ap_start_pulse\,
      I2 => \addr_reg[0]_3\(8),
      O => \int_ro_in_reg[8]_0\
    );
\addr[0][9]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ro_in(9),
      I1 => \^ap_start_pulse\,
      I2 => \addr_reg[0]_3\(9),
      O => \addr[0][9]_i_10_n_0\
    );
\addr[0][9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_start_r,
      I1 => \^ap_start\,
      O => \addr[0][9]_i_2_n_0\
    );
\addr[0][9]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ro_in(16),
      I1 => \^ap_start_pulse\,
      I2 => \addr_reg[0]_3\(16),
      O => \addr[0][9]_i_3_n_0\
    );
\addr[0][9]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ro_in(15),
      I1 => \^ap_start_pulse\,
      I2 => \addr_reg[0]_3\(15),
      O => \addr[0][9]_i_4_n_0\
    );
\addr[0][9]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ro_in(14),
      I1 => \^ap_start_pulse\,
      I2 => \addr_reg[0]_3\(14),
      O => \addr[0][9]_i_5_n_0\
    );
\addr[0][9]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ro_in(13),
      I1 => \^ap_start_pulse\,
      I2 => \addr_reg[0]_3\(13),
      O => \addr[0][9]_i_6_n_0\
    );
\addr[0][9]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ro_in(12),
      I1 => \^ap_start_pulse\,
      I2 => \addr_reg[0]_3\(12),
      O => \addr[0][9]_i_7_n_0\
    );
\addr[0][9]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ro_in(11),
      I1 => \^ap_start_pulse\,
      I2 => \addr_reg[0]_3\(11),
      O => \addr[0][9]_i_8_n_0\
    );
\addr[0][9]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => \addr_reg[0]_3\(10),
      I1 => ro_in(10),
      I2 => \^ap_start_pulse\,
      O => \addr[0][9]_i_9_n_0\
    );
\addr[1][0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => a(0),
      I1 => \^ap_start_pulse\,
      I2 => \addr_reg[1]_4\(0),
      O => \int_a_reg[0]_0\
    );
\addr[1][17]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => a(24),
      I1 => \^ap_start_pulse\,
      I2 => \addr_reg[1]_4\(24),
      O => \addr[1][17]_i_2_n_0\
    );
\addr[1][17]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => a(23),
      I1 => \^ap_start_pulse\,
      I2 => \addr_reg[1]_4\(23),
      O => \addr[1][17]_i_3_n_0\
    );
\addr[1][17]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => a(22),
      I1 => \^ap_start_pulse\,
      I2 => \addr_reg[1]_4\(22),
      O => \addr[1][17]_i_4_n_0\
    );
\addr[1][17]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => a(21),
      I1 => \^ap_start_pulse\,
      I2 => \addr_reg[1]_4\(21),
      O => \addr[1][17]_i_5_n_0\
    );
\addr[1][17]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => a(20),
      I1 => \^ap_start_pulse\,
      I2 => \addr_reg[1]_4\(20),
      O => \addr[1][17]_i_6_n_0\
    );
\addr[1][17]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => a(19),
      I1 => \^ap_start_pulse\,
      I2 => \addr_reg[1]_4\(19),
      O => \addr[1][17]_i_7_n_0\
    );
\addr[1][17]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => a(18),
      I1 => \^ap_start_pulse\,
      I2 => \addr_reg[1]_4\(18),
      O => \addr[1][17]_i_8_n_0\
    );
\addr[1][17]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => a(17),
      I1 => \^ap_start_pulse\,
      I2 => \addr_reg[1]_4\(17),
      O => \addr[1][17]_i_9_n_0\
    );
\addr[1][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => a(1),
      I1 => \^ap_start_pulse\,
      I2 => \addr_reg[1]_4\(1),
      O => \int_a_reg[1]_0\
    );
\addr[1][25]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => a(32),
      I1 => \^ap_start_pulse\,
      I2 => \addr_reg[1]_4\(32),
      O => \addr[1][25]_i_2_n_0\
    );
\addr[1][25]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => a(31),
      I1 => \^ap_start_pulse\,
      I2 => \addr_reg[1]_4\(31),
      O => \addr[1][25]_i_3_n_0\
    );
\addr[1][25]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => a(30),
      I1 => \^ap_start_pulse\,
      I2 => \addr_reg[1]_4\(30),
      O => \addr[1][25]_i_4_n_0\
    );
\addr[1][25]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => a(29),
      I1 => \^ap_start_pulse\,
      I2 => \addr_reg[1]_4\(29),
      O => \addr[1][25]_i_5_n_0\
    );
\addr[1][25]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => a(28),
      I1 => \^ap_start_pulse\,
      I2 => \addr_reg[1]_4\(28),
      O => \addr[1][25]_i_6_n_0\
    );
\addr[1][25]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => a(27),
      I1 => \^ap_start_pulse\,
      I2 => \addr_reg[1]_4\(27),
      O => \addr[1][25]_i_7_n_0\
    );
\addr[1][25]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => a(26),
      I1 => \^ap_start_pulse\,
      I2 => \addr_reg[1]_4\(26),
      O => \addr[1][25]_i_8_n_0\
    );
\addr[1][25]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => a(25),
      I1 => \^ap_start_pulse\,
      I2 => \addr_reg[1]_4\(25),
      O => \addr[1][25]_i_9_n_0\
    );
\addr[1][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => a(2),
      I1 => \^ap_start_pulse\,
      I2 => \addr_reg[1]_4\(2),
      O => \int_a_reg[2]_0\
    );
\addr[1][33]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => a(40),
      I1 => \^ap_start_pulse\,
      I2 => \addr_reg[1]_4\(40),
      O => \addr[1][33]_i_2_n_0\
    );
\addr[1][33]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => a(39),
      I1 => \^ap_start_pulse\,
      I2 => \addr_reg[1]_4\(39),
      O => \addr[1][33]_i_3_n_0\
    );
\addr[1][33]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => a(38),
      I1 => \^ap_start_pulse\,
      I2 => \addr_reg[1]_4\(38),
      O => \addr[1][33]_i_4_n_0\
    );
\addr[1][33]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => a(37),
      I1 => \^ap_start_pulse\,
      I2 => \addr_reg[1]_4\(37),
      O => \addr[1][33]_i_5_n_0\
    );
\addr[1][33]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => a(36),
      I1 => \^ap_start_pulse\,
      I2 => \addr_reg[1]_4\(36),
      O => \addr[1][33]_i_6_n_0\
    );
\addr[1][33]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => a(35),
      I1 => \^ap_start_pulse\,
      I2 => \addr_reg[1]_4\(35),
      O => \addr[1][33]_i_7_n_0\
    );
\addr[1][33]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => a(34),
      I1 => \^ap_start_pulse\,
      I2 => \addr_reg[1]_4\(34),
      O => \addr[1][33]_i_8_n_0\
    );
\addr[1][33]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => a(33),
      I1 => \^ap_start_pulse\,
      I2 => \addr_reg[1]_4\(33),
      O => \addr[1][33]_i_9_n_0\
    );
\addr[1][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => a(3),
      I1 => \^ap_start_pulse\,
      I2 => \addr_reg[1]_4\(3),
      O => \int_a_reg[3]_0\
    );
\addr[1][41]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => a(48),
      I1 => \^ap_start_pulse\,
      I2 => \addr_reg[1]_4\(48),
      O => \addr[1][41]_i_2_n_0\
    );
\addr[1][41]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => a(47),
      I1 => \^ap_start_pulse\,
      I2 => \addr_reg[1]_4\(47),
      O => \addr[1][41]_i_3_n_0\
    );
\addr[1][41]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => a(46),
      I1 => \^ap_start_pulse\,
      I2 => \addr_reg[1]_4\(46),
      O => \addr[1][41]_i_4_n_0\
    );
\addr[1][41]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => a(45),
      I1 => \^ap_start_pulse\,
      I2 => \addr_reg[1]_4\(45),
      O => \addr[1][41]_i_5_n_0\
    );
\addr[1][41]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => a(44),
      I1 => \^ap_start_pulse\,
      I2 => \addr_reg[1]_4\(44),
      O => \addr[1][41]_i_6_n_0\
    );
\addr[1][41]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => a(43),
      I1 => \^ap_start_pulse\,
      I2 => \addr_reg[1]_4\(43),
      O => \addr[1][41]_i_7_n_0\
    );
\addr[1][41]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => a(42),
      I1 => \^ap_start_pulse\,
      I2 => \addr_reg[1]_4\(42),
      O => \addr[1][41]_i_8_n_0\
    );
\addr[1][41]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => a(41),
      I1 => \^ap_start_pulse\,
      I2 => \addr_reg[1]_4\(41),
      O => \addr[1][41]_i_9_n_0\
    );
\addr[1][49]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => a(56),
      I1 => \^ap_start_pulse\,
      I2 => \addr_reg[1]_4\(56),
      O => \addr[1][49]_i_2_n_0\
    );
\addr[1][49]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => a(55),
      I1 => \^ap_start_pulse\,
      I2 => \addr_reg[1]_4\(55),
      O => \addr[1][49]_i_3_n_0\
    );
\addr[1][49]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => a(54),
      I1 => \^ap_start_pulse\,
      I2 => \addr_reg[1]_4\(54),
      O => \addr[1][49]_i_4_n_0\
    );
\addr[1][49]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => a(53),
      I1 => \^ap_start_pulse\,
      I2 => \addr_reg[1]_4\(53),
      O => \addr[1][49]_i_5_n_0\
    );
\addr[1][49]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => a(52),
      I1 => \^ap_start_pulse\,
      I2 => \addr_reg[1]_4\(52),
      O => \addr[1][49]_i_6_n_0\
    );
\addr[1][49]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => a(51),
      I1 => \^ap_start_pulse\,
      I2 => \addr_reg[1]_4\(51),
      O => \addr[1][49]_i_7_n_0\
    );
\addr[1][49]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => a(50),
      I1 => \^ap_start_pulse\,
      I2 => \addr_reg[1]_4\(50),
      O => \addr[1][49]_i_8_n_0\
    );
\addr[1][49]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => a(49),
      I1 => \^ap_start_pulse\,
      I2 => \addr_reg[1]_4\(49),
      O => \addr[1][49]_i_9_n_0\
    );
\addr[1][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => a(4),
      I1 => \^ap_start_pulse\,
      I2 => \addr_reg[1]_4\(4),
      O => \int_a_reg[4]_0\
    );
\addr[1][57]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => a(63),
      I1 => \^ap_start_pulse\,
      I2 => \addr_reg[1]_4\(63),
      O => \addr[1][57]_i_2_n_0\
    );
\addr[1][57]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => a(62),
      I1 => \^ap_start_pulse\,
      I2 => \addr_reg[1]_4\(62),
      O => \addr[1][57]_i_3_n_0\
    );
\addr[1][57]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => a(61),
      I1 => \^ap_start_pulse\,
      I2 => \addr_reg[1]_4\(61),
      O => \addr[1][57]_i_4_n_0\
    );
\addr[1][57]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => a(60),
      I1 => \^ap_start_pulse\,
      I2 => \addr_reg[1]_4\(60),
      O => \addr[1][57]_i_5_n_0\
    );
\addr[1][57]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => a(59),
      I1 => \^ap_start_pulse\,
      I2 => \addr_reg[1]_4\(59),
      O => \addr[1][57]_i_6_n_0\
    );
\addr[1][57]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => a(58),
      I1 => \^ap_start_pulse\,
      I2 => \addr_reg[1]_4\(58),
      O => \addr[1][57]_i_7_n_0\
    );
\addr[1][57]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => a(57),
      I1 => \^ap_start_pulse\,
      I2 => \addr_reg[1]_4\(57),
      O => \addr[1][57]_i_8_n_0\
    );
\addr[1][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => a(5),
      I1 => \^ap_start_pulse\,
      I2 => \addr_reg[1]_4\(5),
      O => \int_a_reg[5]_0\
    );
\addr[1][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => a(6),
      I1 => \^ap_start_pulse\,
      I2 => \addr_reg[1]_4\(6),
      O => \int_a_reg[6]_0\
    );
\addr[1][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => a(7),
      I1 => \^ap_start_pulse\,
      I2 => \addr_reg[1]_4\(7),
      O => \int_a_reg[7]_0\
    );
\addr[1][8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => a(8),
      I1 => \^ap_start_pulse\,
      I2 => \addr_reg[1]_4\(8),
      O => \int_a_reg[8]_0\
    );
\addr[1][9]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => a(9),
      I1 => \^ap_start_pulse\,
      I2 => \addr_reg[1]_4\(9),
      O => \addr[1][9]_i_10_n_0\
    );
\addr[1][9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_start_r,
      I1 => \^ap_start\,
      O => \addr[1][9]_i_2_n_0\
    );
\addr[1][9]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => a(16),
      I1 => \^ap_start_pulse\,
      I2 => \addr_reg[1]_4\(16),
      O => \addr[1][9]_i_3_n_0\
    );
\addr[1][9]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => a(15),
      I1 => \^ap_start_pulse\,
      I2 => \addr_reg[1]_4\(15),
      O => \addr[1][9]_i_4_n_0\
    );
\addr[1][9]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => a(14),
      I1 => \^ap_start_pulse\,
      I2 => \addr_reg[1]_4\(14),
      O => \addr[1][9]_i_5_n_0\
    );
\addr[1][9]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => a(13),
      I1 => \^ap_start_pulse\,
      I2 => \addr_reg[1]_4\(13),
      O => \addr[1][9]_i_6_n_0\
    );
\addr[1][9]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => a(12),
      I1 => \^ap_start_pulse\,
      I2 => \addr_reg[1]_4\(12),
      O => \addr[1][9]_i_7_n_0\
    );
\addr[1][9]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => a(11),
      I1 => \^ap_start_pulse\,
      I2 => \addr_reg[1]_4\(11),
      O => \addr[1][9]_i_8_n_0\
    );
\addr[1][9]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => \addr_reg[1]_4\(10),
      I1 => a(10),
      I2 => \^ap_start_pulse\,
      O => \addr[1][9]_i_9_n_0\
    );
\addr_reg[0][17]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \addr_reg[0][9]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \addr_reg[0][17]_i_1_n_0\,
      CO(6) => \addr_reg[0][17]_i_1_n_1\,
      CO(5) => \addr_reg[0][17]_i_1_n_2\,
      CO(4) => \addr_reg[0][17]_i_1_n_3\,
      CO(3) => \addr_reg[0][17]_i_1_n_4\,
      CO(2) => \addr_reg[0][17]_i_1_n_5\,
      CO(1) => \addr_reg[0][17]_i_1_n_6\,
      CO(0) => \addr_reg[0][17]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \int_ro_in_reg[24]_0\(7 downto 0),
      S(7) => \addr[0][17]_i_2_n_0\,
      S(6) => \addr[0][17]_i_3_n_0\,
      S(5) => \addr[0][17]_i_4_n_0\,
      S(4) => \addr[0][17]_i_5_n_0\,
      S(3) => \addr[0][17]_i_6_n_0\,
      S(2) => \addr[0][17]_i_7_n_0\,
      S(1) => \addr[0][17]_i_8_n_0\,
      S(0) => \addr[0][17]_i_9_n_0\
    );
\addr_reg[0][25]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \addr_reg[0][17]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \addr_reg[0][25]_i_1_n_0\,
      CO(6) => \addr_reg[0][25]_i_1_n_1\,
      CO(5) => \addr_reg[0][25]_i_1_n_2\,
      CO(4) => \addr_reg[0][25]_i_1_n_3\,
      CO(3) => \addr_reg[0][25]_i_1_n_4\,
      CO(2) => \addr_reg[0][25]_i_1_n_5\,
      CO(1) => \addr_reg[0][25]_i_1_n_6\,
      CO(0) => \addr_reg[0][25]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \int_ro_in_reg[32]_0\(7 downto 0),
      S(7) => \addr[0][25]_i_2_n_0\,
      S(6) => \addr[0][25]_i_3_n_0\,
      S(5) => \addr[0][25]_i_4_n_0\,
      S(4) => \addr[0][25]_i_5_n_0\,
      S(3) => \addr[0][25]_i_6_n_0\,
      S(2) => \addr[0][25]_i_7_n_0\,
      S(1) => \addr[0][25]_i_8_n_0\,
      S(0) => \addr[0][25]_i_9_n_0\
    );
\addr_reg[0][33]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \addr_reg[0][25]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \addr_reg[0][33]_i_1_n_0\,
      CO(6) => \addr_reg[0][33]_i_1_n_1\,
      CO(5) => \addr_reg[0][33]_i_1_n_2\,
      CO(4) => \addr_reg[0][33]_i_1_n_3\,
      CO(3) => \addr_reg[0][33]_i_1_n_4\,
      CO(2) => \addr_reg[0][33]_i_1_n_5\,
      CO(1) => \addr_reg[0][33]_i_1_n_6\,
      CO(0) => \addr_reg[0][33]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \int_ro_in_reg[40]_0\(7 downto 0),
      S(7) => \addr[0][33]_i_2_n_0\,
      S(6) => \addr[0][33]_i_3_n_0\,
      S(5) => \addr[0][33]_i_4_n_0\,
      S(4) => \addr[0][33]_i_5_n_0\,
      S(3) => \addr[0][33]_i_6_n_0\,
      S(2) => \addr[0][33]_i_7_n_0\,
      S(1) => \addr[0][33]_i_8_n_0\,
      S(0) => \addr[0][33]_i_9_n_0\
    );
\addr_reg[0][41]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \addr_reg[0][33]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \addr_reg[0][41]_i_1_n_0\,
      CO(6) => \addr_reg[0][41]_i_1_n_1\,
      CO(5) => \addr_reg[0][41]_i_1_n_2\,
      CO(4) => \addr_reg[0][41]_i_1_n_3\,
      CO(3) => \addr_reg[0][41]_i_1_n_4\,
      CO(2) => \addr_reg[0][41]_i_1_n_5\,
      CO(1) => \addr_reg[0][41]_i_1_n_6\,
      CO(0) => \addr_reg[0][41]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \int_ro_in_reg[48]_0\(7 downto 0),
      S(7) => \addr[0][41]_i_2_n_0\,
      S(6) => \addr[0][41]_i_3_n_0\,
      S(5) => \addr[0][41]_i_4_n_0\,
      S(4) => \addr[0][41]_i_5_n_0\,
      S(3) => \addr[0][41]_i_6_n_0\,
      S(2) => \addr[0][41]_i_7_n_0\,
      S(1) => \addr[0][41]_i_8_n_0\,
      S(0) => \addr[0][41]_i_9_n_0\
    );
\addr_reg[0][49]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \addr_reg[0][41]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \addr_reg[0][49]_i_1_n_0\,
      CO(6) => \addr_reg[0][49]_i_1_n_1\,
      CO(5) => \addr_reg[0][49]_i_1_n_2\,
      CO(4) => \addr_reg[0][49]_i_1_n_3\,
      CO(3) => \addr_reg[0][49]_i_1_n_4\,
      CO(2) => \addr_reg[0][49]_i_1_n_5\,
      CO(1) => \addr_reg[0][49]_i_1_n_6\,
      CO(0) => \addr_reg[0][49]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \int_ro_in_reg[56]_0\(7 downto 0),
      S(7) => \addr[0][49]_i_2_n_0\,
      S(6) => \addr[0][49]_i_3_n_0\,
      S(5) => \addr[0][49]_i_4_n_0\,
      S(4) => \addr[0][49]_i_5_n_0\,
      S(3) => \addr[0][49]_i_6_n_0\,
      S(2) => \addr[0][49]_i_7_n_0\,
      S(1) => \addr[0][49]_i_8_n_0\,
      S(0) => \addr[0][49]_i_9_n_0\
    );
\addr_reg[0][57]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \addr_reg[0][49]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_addr_reg[0][57]_i_1_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \addr_reg[0][57]_i_1_n_2\,
      CO(4) => \addr_reg[0][57]_i_1_n_3\,
      CO(3) => \addr_reg[0][57]_i_1_n_4\,
      CO(2) => \addr_reg[0][57]_i_1_n_5\,
      CO(1) => \addr_reg[0][57]_i_1_n_6\,
      CO(0) => \addr_reg[0][57]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \NLW_addr_reg[0][57]_i_1_O_UNCONNECTED\(7),
      O(6 downto 0) => \int_ro_in_reg[63]_0\(6 downto 0),
      S(7) => '0',
      S(6) => \addr[0][57]_i_2_n_0\,
      S(5) => \addr[0][57]_i_3_n_0\,
      S(4) => \addr[0][57]_i_4_n_0\,
      S(3) => \addr[0][57]_i_5_n_0\,
      S(2) => \addr[0][57]_i_6_n_0\,
      S(1) => \addr[0][57]_i_7_n_0\,
      S(0) => \addr[0][57]_i_8_n_0\
    );
\addr_reg[0][9]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \addr_reg[0][9]_i_1_n_0\,
      CO(6) => \addr_reg[0][9]_i_1_n_1\,
      CO(5) => \addr_reg[0][9]_i_1_n_2\,
      CO(4) => \addr_reg[0][9]_i_1_n_3\,
      CO(3) => \addr_reg[0][9]_i_1_n_4\,
      CO(2) => \addr_reg[0][9]_i_1_n_5\,
      CO(1) => \addr_reg[0][9]_i_1_n_6\,
      CO(0) => \addr_reg[0][9]_i_1_n_7\,
      DI(7 downto 2) => B"000000",
      DI(1) => \addr[0][9]_i_2_n_0\,
      DI(0) => '0',
      O(7 downto 0) => O(7 downto 0),
      S(7) => \addr[0][9]_i_3_n_0\,
      S(6) => \addr[0][9]_i_4_n_0\,
      S(5) => \addr[0][9]_i_5_n_0\,
      S(4) => \addr[0][9]_i_6_n_0\,
      S(3) => \addr[0][9]_i_7_n_0\,
      S(2) => \addr[0][9]_i_8_n_0\,
      S(1) => \addr[0][9]_i_9_n_0\,
      S(0) => \addr[0][9]_i_10_n_0\
    );
\addr_reg[1][17]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \addr_reg[1][9]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \addr_reg[1][17]_i_1_n_0\,
      CO(6) => \addr_reg[1][17]_i_1_n_1\,
      CO(5) => \addr_reg[1][17]_i_1_n_2\,
      CO(4) => \addr_reg[1][17]_i_1_n_3\,
      CO(3) => \addr_reg[1][17]_i_1_n_4\,
      CO(2) => \addr_reg[1][17]_i_1_n_5\,
      CO(1) => \addr_reg[1][17]_i_1_n_6\,
      CO(0) => \addr_reg[1][17]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \int_a_reg[24]_0\(7 downto 0),
      S(7) => \addr[1][17]_i_2_n_0\,
      S(6) => \addr[1][17]_i_3_n_0\,
      S(5) => \addr[1][17]_i_4_n_0\,
      S(4) => \addr[1][17]_i_5_n_0\,
      S(3) => \addr[1][17]_i_6_n_0\,
      S(2) => \addr[1][17]_i_7_n_0\,
      S(1) => \addr[1][17]_i_8_n_0\,
      S(0) => \addr[1][17]_i_9_n_0\
    );
\addr_reg[1][25]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \addr_reg[1][17]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \addr_reg[1][25]_i_1_n_0\,
      CO(6) => \addr_reg[1][25]_i_1_n_1\,
      CO(5) => \addr_reg[1][25]_i_1_n_2\,
      CO(4) => \addr_reg[1][25]_i_1_n_3\,
      CO(3) => \addr_reg[1][25]_i_1_n_4\,
      CO(2) => \addr_reg[1][25]_i_1_n_5\,
      CO(1) => \addr_reg[1][25]_i_1_n_6\,
      CO(0) => \addr_reg[1][25]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \int_a_reg[32]_0\(7 downto 0),
      S(7) => \addr[1][25]_i_2_n_0\,
      S(6) => \addr[1][25]_i_3_n_0\,
      S(5) => \addr[1][25]_i_4_n_0\,
      S(4) => \addr[1][25]_i_5_n_0\,
      S(3) => \addr[1][25]_i_6_n_0\,
      S(2) => \addr[1][25]_i_7_n_0\,
      S(1) => \addr[1][25]_i_8_n_0\,
      S(0) => \addr[1][25]_i_9_n_0\
    );
\addr_reg[1][33]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \addr_reg[1][25]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \addr_reg[1][33]_i_1_n_0\,
      CO(6) => \addr_reg[1][33]_i_1_n_1\,
      CO(5) => \addr_reg[1][33]_i_1_n_2\,
      CO(4) => \addr_reg[1][33]_i_1_n_3\,
      CO(3) => \addr_reg[1][33]_i_1_n_4\,
      CO(2) => \addr_reg[1][33]_i_1_n_5\,
      CO(1) => \addr_reg[1][33]_i_1_n_6\,
      CO(0) => \addr_reg[1][33]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \int_a_reg[40]_0\(7 downto 0),
      S(7) => \addr[1][33]_i_2_n_0\,
      S(6) => \addr[1][33]_i_3_n_0\,
      S(5) => \addr[1][33]_i_4_n_0\,
      S(4) => \addr[1][33]_i_5_n_0\,
      S(3) => \addr[1][33]_i_6_n_0\,
      S(2) => \addr[1][33]_i_7_n_0\,
      S(1) => \addr[1][33]_i_8_n_0\,
      S(0) => \addr[1][33]_i_9_n_0\
    );
\addr_reg[1][41]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \addr_reg[1][33]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \addr_reg[1][41]_i_1_n_0\,
      CO(6) => \addr_reg[1][41]_i_1_n_1\,
      CO(5) => \addr_reg[1][41]_i_1_n_2\,
      CO(4) => \addr_reg[1][41]_i_1_n_3\,
      CO(3) => \addr_reg[1][41]_i_1_n_4\,
      CO(2) => \addr_reg[1][41]_i_1_n_5\,
      CO(1) => \addr_reg[1][41]_i_1_n_6\,
      CO(0) => \addr_reg[1][41]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \int_a_reg[48]_0\(7 downto 0),
      S(7) => \addr[1][41]_i_2_n_0\,
      S(6) => \addr[1][41]_i_3_n_0\,
      S(5) => \addr[1][41]_i_4_n_0\,
      S(4) => \addr[1][41]_i_5_n_0\,
      S(3) => \addr[1][41]_i_6_n_0\,
      S(2) => \addr[1][41]_i_7_n_0\,
      S(1) => \addr[1][41]_i_8_n_0\,
      S(0) => \addr[1][41]_i_9_n_0\
    );
\addr_reg[1][49]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \addr_reg[1][41]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \addr_reg[1][49]_i_1_n_0\,
      CO(6) => \addr_reg[1][49]_i_1_n_1\,
      CO(5) => \addr_reg[1][49]_i_1_n_2\,
      CO(4) => \addr_reg[1][49]_i_1_n_3\,
      CO(3) => \addr_reg[1][49]_i_1_n_4\,
      CO(2) => \addr_reg[1][49]_i_1_n_5\,
      CO(1) => \addr_reg[1][49]_i_1_n_6\,
      CO(0) => \addr_reg[1][49]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \int_a_reg[56]_0\(7 downto 0),
      S(7) => \addr[1][49]_i_2_n_0\,
      S(6) => \addr[1][49]_i_3_n_0\,
      S(5) => \addr[1][49]_i_4_n_0\,
      S(4) => \addr[1][49]_i_5_n_0\,
      S(3) => \addr[1][49]_i_6_n_0\,
      S(2) => \addr[1][49]_i_7_n_0\,
      S(1) => \addr[1][49]_i_8_n_0\,
      S(0) => \addr[1][49]_i_9_n_0\
    );
\addr_reg[1][57]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \addr_reg[1][49]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_addr_reg[1][57]_i_1_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \addr_reg[1][57]_i_1_n_2\,
      CO(4) => \addr_reg[1][57]_i_1_n_3\,
      CO(3) => \addr_reg[1][57]_i_1_n_4\,
      CO(2) => \addr_reg[1][57]_i_1_n_5\,
      CO(1) => \addr_reg[1][57]_i_1_n_6\,
      CO(0) => \addr_reg[1][57]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \NLW_addr_reg[1][57]_i_1_O_UNCONNECTED\(7),
      O(6 downto 0) => \int_a_reg[63]_0\(6 downto 0),
      S(7) => '0',
      S(6) => \addr[1][57]_i_2_n_0\,
      S(5) => \addr[1][57]_i_3_n_0\,
      S(4) => \addr[1][57]_i_4_n_0\,
      S(3) => \addr[1][57]_i_5_n_0\,
      S(2) => \addr[1][57]_i_6_n_0\,
      S(1) => \addr[1][57]_i_7_n_0\,
      S(0) => \addr[1][57]_i_8_n_0\
    );
\addr_reg[1][9]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \addr_reg[1][9]_i_1_n_0\,
      CO(6) => \addr_reg[1][9]_i_1_n_1\,
      CO(5) => \addr_reg[1][9]_i_1_n_2\,
      CO(4) => \addr_reg[1][9]_i_1_n_3\,
      CO(3) => \addr_reg[1][9]_i_1_n_4\,
      CO(2) => \addr_reg[1][9]_i_1_n_5\,
      CO(1) => \addr_reg[1][9]_i_1_n_6\,
      CO(0) => \addr_reg[1][9]_i_1_n_7\,
      DI(7 downto 2) => B"000000",
      DI(1) => \addr[1][9]_i_2_n_0\,
      DI(0) => '0',
      O(7 downto 0) => ap_start_r_reg_0(7 downto 0),
      S(7) => \addr[1][9]_i_3_n_0\,
      S(6) => \addr[1][9]_i_4_n_0\,
      S(5) => \addr[1][9]_i_5_n_0\,
      S(4) => \addr[1][9]_i_6_n_0\,
      S(3) => \addr[1][9]_i_7_n_0\,
      S(2) => \addr[1][9]_i_8_n_0\,
      S(1) => \addr[1][9]_i_9_n_0\,
      S(0) => \addr[1][9]_i_10_n_0\
    );
ap_done_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^ap_start_pulse\,
      I1 => sent_mul,
      I2 => m_axi_gmem_BVALID,
      I3 => ap_done_reg,
      O => sent_mul_reg
    );
ap_idle_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF4"
    )
        port map (
      I0 => \^ap_start_pulse\,
      I1 => ap_idle,
      I2 => areset,
      I3 => ap_done,
      O => ap_idle_reg
    );
\final_burst_len[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => length_r(0),
      O => \int_length_r_reg[7]_0\(0)
    );
\final_burst_len[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => length_r(0),
      O => \int_length_r_reg[7]_0\(1)
    );
\final_burst_len[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \^q\(0),
      I1 => length_r(0),
      I2 => \^q\(1),
      O => \int_length_r_reg[7]_0\(2)
    );
\final_burst_len[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => \^q\(1),
      I1 => length_r(0),
      I2 => \^q\(0),
      I3 => \^q\(2),
      O => \int_length_r_reg[7]_0\(3)
    );
\final_burst_len[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => length_r(0),
      I3 => \^q\(0),
      I4 => \^q\(2),
      O => \int_length_r_reg[7]_0\(4)
    );
\final_burst_len[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => length_r(0),
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \int_length_r_reg[7]_0\(5)
    );
\final_burst_len[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      I2 => \^q\(3),
      I3 => \final_burst_len[7]_i_2_n_0\,
      O => \int_length_r_reg[7]_0\(6)
    );
\final_burst_len[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(5),
      I2 => \final_burst_len[7]_i_2_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \int_length_r_reg[7]_0\(7)
    );
\final_burst_len[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => length_r(0),
      I3 => \^q\(1),
      O => \final_burst_len[7]_i_2_n_0\
    );
\int_a[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => s_axi_control_WSTRB(0),
      I2 => a(0),
      O => int_a_reg012_out(0)
    );
\int_a[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(10),
      I1 => s_axi_control_WSTRB(1),
      I2 => a(10),
      O => int_a_reg012_out(10)
    );
\int_a[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(11),
      I1 => s_axi_control_WSTRB(1),
      I2 => a(11),
      O => int_a_reg012_out(11)
    );
\int_a[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(12),
      I1 => s_axi_control_WSTRB(1),
      I2 => a(12),
      O => int_a_reg012_out(12)
    );
\int_a[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(13),
      I1 => s_axi_control_WSTRB(1),
      I2 => a(13),
      O => int_a_reg012_out(13)
    );
\int_a[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(14),
      I1 => s_axi_control_WSTRB(1),
      I2 => a(14),
      O => int_a_reg012_out(14)
    );
\int_a[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(15),
      I1 => s_axi_control_WSTRB(1),
      I2 => a(15),
      O => int_a_reg012_out(15)
    );
\int_a[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(16),
      I1 => s_axi_control_WSTRB(2),
      I2 => a(16),
      O => int_a_reg012_out(16)
    );
\int_a[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(17),
      I1 => s_axi_control_WSTRB(2),
      I2 => a(17),
      O => int_a_reg012_out(17)
    );
\int_a[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(18),
      I1 => s_axi_control_WSTRB(2),
      I2 => a(18),
      O => int_a_reg012_out(18)
    );
\int_a[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(19),
      I1 => s_axi_control_WSTRB(2),
      I2 => a(19),
      O => int_a_reg012_out(19)
    );
\int_a[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(1),
      I1 => s_axi_control_WSTRB(0),
      I2 => a(1),
      O => int_a_reg012_out(1)
    );
\int_a[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(20),
      I1 => s_axi_control_WSTRB(2),
      I2 => a(20),
      O => int_a_reg012_out(20)
    );
\int_a[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(21),
      I1 => s_axi_control_WSTRB(2),
      I2 => a(21),
      O => int_a_reg012_out(21)
    );
\int_a[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(22),
      I1 => s_axi_control_WSTRB(2),
      I2 => a(22),
      O => int_a_reg012_out(22)
    );
\int_a[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(23),
      I1 => s_axi_control_WSTRB(2),
      I2 => a(23),
      O => int_a_reg012_out(23)
    );
\int_a[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(24),
      I1 => s_axi_control_WSTRB(3),
      I2 => a(24),
      O => int_a_reg012_out(24)
    );
\int_a[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(25),
      I1 => s_axi_control_WSTRB(3),
      I2 => a(25),
      O => int_a_reg012_out(25)
    );
\int_a[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(26),
      I1 => s_axi_control_WSTRB(3),
      I2 => a(26),
      O => int_a_reg012_out(26)
    );
\int_a[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(27),
      I1 => s_axi_control_WSTRB(3),
      I2 => a(27),
      O => int_a_reg012_out(27)
    );
\int_a[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(28),
      I1 => s_axi_control_WSTRB(3),
      I2 => a(28),
      O => int_a_reg012_out(28)
    );
\int_a[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(29),
      I1 => s_axi_control_WSTRB(3),
      I2 => a(29),
      O => int_a_reg012_out(29)
    );
\int_a[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(2),
      I1 => s_axi_control_WSTRB(0),
      I2 => a(2),
      O => int_a_reg012_out(2)
    );
\int_a[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(30),
      I1 => s_axi_control_WSTRB(3),
      I2 => a(30),
      O => int_a_reg012_out(30)
    );
\int_a[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \waddr_reg_n_0_[3]\,
      I1 => \waddr_reg_n_0_[2]\,
      I2 => \waddr_reg_n_0_[4]\,
      I3 => \int_ier[1]_i_2_n_0\,
      O => \int_a[31]_i_1_n_0\
    );
\int_a[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(31),
      I1 => s_axi_control_WSTRB(3),
      I2 => a(31),
      O => int_a_reg012_out(31)
    );
\int_a[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => s_axi_control_WSTRB(0),
      I2 => a(32),
      O => int_a_reg0(0)
    );
\int_a[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(1),
      I1 => s_axi_control_WSTRB(0),
      I2 => a(33),
      O => int_a_reg0(1)
    );
\int_a[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(2),
      I1 => s_axi_control_WSTRB(0),
      I2 => a(34),
      O => int_a_reg0(2)
    );
\int_a[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(3),
      I1 => s_axi_control_WSTRB(0),
      I2 => a(35),
      O => int_a_reg0(3)
    );
\int_a[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(4),
      I1 => s_axi_control_WSTRB(0),
      I2 => a(36),
      O => int_a_reg0(4)
    );
\int_a[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(5),
      I1 => s_axi_control_WSTRB(0),
      I2 => a(37),
      O => int_a_reg0(5)
    );
\int_a[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(6),
      I1 => s_axi_control_WSTRB(0),
      I2 => a(38),
      O => int_a_reg0(6)
    );
\int_a[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(7),
      I1 => s_axi_control_WSTRB(0),
      I2 => a(39),
      O => int_a_reg0(7)
    );
\int_a[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(3),
      I1 => s_axi_control_WSTRB(0),
      I2 => a(3),
      O => int_a_reg012_out(3)
    );
\int_a[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(8),
      I1 => s_axi_control_WSTRB(1),
      I2 => a(40),
      O => int_a_reg0(8)
    );
\int_a[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(9),
      I1 => s_axi_control_WSTRB(1),
      I2 => a(41),
      O => int_a_reg0(9)
    );
\int_a[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(10),
      I1 => s_axi_control_WSTRB(1),
      I2 => a(42),
      O => int_a_reg0(10)
    );
\int_a[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(11),
      I1 => s_axi_control_WSTRB(1),
      I2 => a(43),
      O => int_a_reg0(11)
    );
\int_a[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(12),
      I1 => s_axi_control_WSTRB(1),
      I2 => a(44),
      O => int_a_reg0(12)
    );
\int_a[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(13),
      I1 => s_axi_control_WSTRB(1),
      I2 => a(45),
      O => int_a_reg0(13)
    );
\int_a[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(14),
      I1 => s_axi_control_WSTRB(1),
      I2 => a(46),
      O => int_a_reg0(14)
    );
\int_a[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(15),
      I1 => s_axi_control_WSTRB(1),
      I2 => a(47),
      O => int_a_reg0(15)
    );
\int_a[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(16),
      I1 => s_axi_control_WSTRB(2),
      I2 => a(48),
      O => int_a_reg0(16)
    );
\int_a[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(17),
      I1 => s_axi_control_WSTRB(2),
      I2 => a(49),
      O => int_a_reg0(17)
    );
\int_a[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(4),
      I1 => s_axi_control_WSTRB(0),
      I2 => a(4),
      O => int_a_reg012_out(4)
    );
\int_a[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(18),
      I1 => s_axi_control_WSTRB(2),
      I2 => a(50),
      O => int_a_reg0(18)
    );
\int_a[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(19),
      I1 => s_axi_control_WSTRB(2),
      I2 => a(51),
      O => int_a_reg0(19)
    );
\int_a[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(20),
      I1 => s_axi_control_WSTRB(2),
      I2 => a(52),
      O => int_a_reg0(20)
    );
\int_a[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(21),
      I1 => s_axi_control_WSTRB(2),
      I2 => a(53),
      O => int_a_reg0(21)
    );
\int_a[54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(22),
      I1 => s_axi_control_WSTRB(2),
      I2 => a(54),
      O => int_a_reg0(22)
    );
\int_a[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(23),
      I1 => s_axi_control_WSTRB(2),
      I2 => a(55),
      O => int_a_reg0(23)
    );
\int_a[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(24),
      I1 => s_axi_control_WSTRB(3),
      I2 => a(56),
      O => int_a_reg0(24)
    );
\int_a[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(25),
      I1 => s_axi_control_WSTRB(3),
      I2 => a(57),
      O => int_a_reg0(25)
    );
\int_a[58]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(26),
      I1 => s_axi_control_WSTRB(3),
      I2 => a(58),
      O => int_a_reg0(26)
    );
\int_a[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(27),
      I1 => s_axi_control_WSTRB(3),
      I2 => a(59),
      O => int_a_reg0(27)
    );
\int_a[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(5),
      I1 => s_axi_control_WSTRB(0),
      I2 => a(5),
      O => int_a_reg012_out(5)
    );
\int_a[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(28),
      I1 => s_axi_control_WSTRB(3),
      I2 => a(60),
      O => int_a_reg0(28)
    );
\int_a[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(29),
      I1 => s_axi_control_WSTRB(3),
      I2 => a(61),
      O => int_a_reg0(29)
    );
\int_a[62]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(30),
      I1 => s_axi_control_WSTRB(3),
      I2 => a(62),
      O => int_a_reg0(30)
    );
\int_a[63]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \waddr_reg_n_0_[3]\,
      I1 => \waddr_reg_n_0_[2]\,
      I2 => \waddr_reg_n_0_[4]\,
      I3 => \int_ier[1]_i_2_n_0\,
      O => \int_a[63]_i_1_n_0\
    );
\int_a[63]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(31),
      I1 => s_axi_control_WSTRB(3),
      I2 => a(63),
      O => int_a_reg0(31)
    );
\int_a[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(6),
      I1 => s_axi_control_WSTRB(0),
      I2 => a(6),
      O => int_a_reg012_out(6)
    );
\int_a[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(7),
      I1 => s_axi_control_WSTRB(0),
      I2 => a(7),
      O => int_a_reg012_out(7)
    );
\int_a[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(8),
      I1 => s_axi_control_WSTRB(1),
      I2 => a(8),
      O => int_a_reg012_out(8)
    );
\int_a[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(9),
      I1 => s_axi_control_WSTRB(1),
      I2 => a(9),
      O => int_a_reg012_out(9)
    );
\int_a_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a[31]_i_1_n_0\,
      D => int_a_reg012_out(0),
      Q => a(0),
      R => areset
    );
\int_a_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a[31]_i_1_n_0\,
      D => int_a_reg012_out(10),
      Q => a(10),
      R => areset
    );
\int_a_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a[31]_i_1_n_0\,
      D => int_a_reg012_out(11),
      Q => a(11),
      R => areset
    );
\int_a_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a[31]_i_1_n_0\,
      D => int_a_reg012_out(12),
      Q => a(12),
      R => areset
    );
\int_a_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a[31]_i_1_n_0\,
      D => int_a_reg012_out(13),
      Q => a(13),
      R => areset
    );
\int_a_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a[31]_i_1_n_0\,
      D => int_a_reg012_out(14),
      Q => a(14),
      R => areset
    );
\int_a_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a[31]_i_1_n_0\,
      D => int_a_reg012_out(15),
      Q => a(15),
      R => areset
    );
\int_a_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a[31]_i_1_n_0\,
      D => int_a_reg012_out(16),
      Q => a(16),
      R => areset
    );
\int_a_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a[31]_i_1_n_0\,
      D => int_a_reg012_out(17),
      Q => a(17),
      R => areset
    );
\int_a_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a[31]_i_1_n_0\,
      D => int_a_reg012_out(18),
      Q => a(18),
      R => areset
    );
\int_a_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a[31]_i_1_n_0\,
      D => int_a_reg012_out(19),
      Q => a(19),
      R => areset
    );
\int_a_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a[31]_i_1_n_0\,
      D => int_a_reg012_out(1),
      Q => a(1),
      R => areset
    );
\int_a_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a[31]_i_1_n_0\,
      D => int_a_reg012_out(20),
      Q => a(20),
      R => areset
    );
\int_a_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a[31]_i_1_n_0\,
      D => int_a_reg012_out(21),
      Q => a(21),
      R => areset
    );
\int_a_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a[31]_i_1_n_0\,
      D => int_a_reg012_out(22),
      Q => a(22),
      R => areset
    );
\int_a_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a[31]_i_1_n_0\,
      D => int_a_reg012_out(23),
      Q => a(23),
      R => areset
    );
\int_a_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a[31]_i_1_n_0\,
      D => int_a_reg012_out(24),
      Q => a(24),
      R => areset
    );
\int_a_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a[31]_i_1_n_0\,
      D => int_a_reg012_out(25),
      Q => a(25),
      R => areset
    );
\int_a_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a[31]_i_1_n_0\,
      D => int_a_reg012_out(26),
      Q => a(26),
      R => areset
    );
\int_a_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a[31]_i_1_n_0\,
      D => int_a_reg012_out(27),
      Q => a(27),
      R => areset
    );
\int_a_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a[31]_i_1_n_0\,
      D => int_a_reg012_out(28),
      Q => a(28),
      R => areset
    );
\int_a_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a[31]_i_1_n_0\,
      D => int_a_reg012_out(29),
      Q => a(29),
      R => areset
    );
\int_a_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a[31]_i_1_n_0\,
      D => int_a_reg012_out(2),
      Q => a(2),
      R => areset
    );
\int_a_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a[31]_i_1_n_0\,
      D => int_a_reg012_out(30),
      Q => a(30),
      R => areset
    );
\int_a_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a[31]_i_1_n_0\,
      D => int_a_reg012_out(31),
      Q => a(31),
      R => areset
    );
\int_a_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a[63]_i_1_n_0\,
      D => int_a_reg0(0),
      Q => a(32),
      R => areset
    );
\int_a_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a[63]_i_1_n_0\,
      D => int_a_reg0(1),
      Q => a(33),
      R => areset
    );
\int_a_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a[63]_i_1_n_0\,
      D => int_a_reg0(2),
      Q => a(34),
      R => areset
    );
\int_a_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a[63]_i_1_n_0\,
      D => int_a_reg0(3),
      Q => a(35),
      R => areset
    );
\int_a_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a[63]_i_1_n_0\,
      D => int_a_reg0(4),
      Q => a(36),
      R => areset
    );
\int_a_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a[63]_i_1_n_0\,
      D => int_a_reg0(5),
      Q => a(37),
      R => areset
    );
\int_a_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a[63]_i_1_n_0\,
      D => int_a_reg0(6),
      Q => a(38),
      R => areset
    );
\int_a_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a[63]_i_1_n_0\,
      D => int_a_reg0(7),
      Q => a(39),
      R => areset
    );
\int_a_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a[31]_i_1_n_0\,
      D => int_a_reg012_out(3),
      Q => a(3),
      R => areset
    );
\int_a_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a[63]_i_1_n_0\,
      D => int_a_reg0(8),
      Q => a(40),
      R => areset
    );
\int_a_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a[63]_i_1_n_0\,
      D => int_a_reg0(9),
      Q => a(41),
      R => areset
    );
\int_a_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a[63]_i_1_n_0\,
      D => int_a_reg0(10),
      Q => a(42),
      R => areset
    );
\int_a_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a[63]_i_1_n_0\,
      D => int_a_reg0(11),
      Q => a(43),
      R => areset
    );
\int_a_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a[63]_i_1_n_0\,
      D => int_a_reg0(12),
      Q => a(44),
      R => areset
    );
\int_a_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a[63]_i_1_n_0\,
      D => int_a_reg0(13),
      Q => a(45),
      R => areset
    );
\int_a_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a[63]_i_1_n_0\,
      D => int_a_reg0(14),
      Q => a(46),
      R => areset
    );
\int_a_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a[63]_i_1_n_0\,
      D => int_a_reg0(15),
      Q => a(47),
      R => areset
    );
\int_a_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a[63]_i_1_n_0\,
      D => int_a_reg0(16),
      Q => a(48),
      R => areset
    );
\int_a_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a[63]_i_1_n_0\,
      D => int_a_reg0(17),
      Q => a(49),
      R => areset
    );
\int_a_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a[31]_i_1_n_0\,
      D => int_a_reg012_out(4),
      Q => a(4),
      R => areset
    );
\int_a_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a[63]_i_1_n_0\,
      D => int_a_reg0(18),
      Q => a(50),
      R => areset
    );
\int_a_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a[63]_i_1_n_0\,
      D => int_a_reg0(19),
      Q => a(51),
      R => areset
    );
\int_a_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a[63]_i_1_n_0\,
      D => int_a_reg0(20),
      Q => a(52),
      R => areset
    );
\int_a_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a[63]_i_1_n_0\,
      D => int_a_reg0(21),
      Q => a(53),
      R => areset
    );
\int_a_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a[63]_i_1_n_0\,
      D => int_a_reg0(22),
      Q => a(54),
      R => areset
    );
\int_a_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a[63]_i_1_n_0\,
      D => int_a_reg0(23),
      Q => a(55),
      R => areset
    );
\int_a_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a[63]_i_1_n_0\,
      D => int_a_reg0(24),
      Q => a(56),
      R => areset
    );
\int_a_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a[63]_i_1_n_0\,
      D => int_a_reg0(25),
      Q => a(57),
      R => areset
    );
\int_a_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a[63]_i_1_n_0\,
      D => int_a_reg0(26),
      Q => a(58),
      R => areset
    );
\int_a_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a[63]_i_1_n_0\,
      D => int_a_reg0(27),
      Q => a(59),
      R => areset
    );
\int_a_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a[31]_i_1_n_0\,
      D => int_a_reg012_out(5),
      Q => a(5),
      R => areset
    );
\int_a_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a[63]_i_1_n_0\,
      D => int_a_reg0(28),
      Q => a(60),
      R => areset
    );
\int_a_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a[63]_i_1_n_0\,
      D => int_a_reg0(29),
      Q => a(61),
      R => areset
    );
\int_a_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a[63]_i_1_n_0\,
      D => int_a_reg0(30),
      Q => a(62),
      R => areset
    );
\int_a_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a[63]_i_1_n_0\,
      D => int_a_reg0(31),
      Q => a(63),
      R => areset
    );
\int_a_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a[31]_i_1_n_0\,
      D => int_a_reg012_out(6),
      Q => a(6),
      R => areset
    );
\int_a_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a[31]_i_1_n_0\,
      D => int_a_reg012_out(7),
      Q => a(7),
      R => areset
    );
\int_a_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a[31]_i_1_n_0\,
      D => int_a_reg012_out(8),
      Q => a(8),
      R => areset
    );
\int_a_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_a[31]_i_1_n_0\,
      D => int_a_reg012_out(9),
      Q => a(9),
      R => areset
    );
int_ap_done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFFAAAAAAAA"
    )
        port map (
      I0 => ap_done,
      I1 => int_ap_done_i_2_n_0,
      I2 => int_ap_done_i_3_n_0,
      I3 => \rdata[24]_i_4_n_0\,
      I4 => ar_hs,
      I5 => \int_ap_done__0\,
      O => int_ap_done_i_1_n_0
    );
int_ap_done_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_axi_control_ARADDR(4),
      I1 => s_axi_control_ARADDR(5),
      O => int_ap_done_i_2_n_0
    );
int_ap_done_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => s_axi_control_ARADDR(2),
      I1 => s_axi_control_ARADDR(3),
      O => int_ap_done_i_3_n_0
    );
int_ap_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_done_i_1_n_0,
      Q => \int_ap_done__0\,
      R => areset
    );
int_ap_start_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF8"
    )
        port map (
      I0 => int_auto_restart_reg_n_0,
      I1 => ap_done,
      I2 => int_ap_start3_out,
      I3 => \^ap_start\,
      O => int_ap_start_i_1_n_0
    );
int_ap_start_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => \waddr_reg_n_0_[2]\,
      I2 => s_axi_control_WSTRB(0),
      I3 => \waddr_reg_n_0_[3]\,
      I4 => \int_ier[1]_i_2_n_0\,
      I5 => \waddr_reg_n_0_[4]\,
      O => int_ap_start3_out
    );
int_ap_start_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_start_i_1_n_0,
      Q => \^ap_start\,
      R => areset
    );
int_auto_restart_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(7),
      I1 => int_ap_start1,
      I2 => int_auto_restart_reg_n_0,
      O => int_auto_restart_i_1_n_0
    );
int_auto_restart_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \waddr_reg_n_0_[4]\,
      I1 => \int_ier[1]_i_2_n_0\,
      I2 => \waddr_reg_n_0_[3]\,
      I3 => s_axi_control_WSTRB(0),
      I4 => \waddr_reg_n_0_[2]\,
      O => int_ap_start1
    );
int_auto_restart_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_auto_restart_i_1_n_0,
      Q => int_auto_restart_reg_n_0,
      R => areset
    );
\int_b[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => s_axi_control_WSTRB(0),
      I2 => b(0),
      O => int_b_reg09_out(0)
    );
\int_b[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(10),
      I1 => s_axi_control_WSTRB(1),
      I2 => b(10),
      O => int_b_reg09_out(10)
    );
\int_b[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(11),
      I1 => s_axi_control_WSTRB(1),
      I2 => b(11),
      O => int_b_reg09_out(11)
    );
\int_b[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(12),
      I1 => s_axi_control_WSTRB(1),
      I2 => b(12),
      O => int_b_reg09_out(12)
    );
\int_b[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(13),
      I1 => s_axi_control_WSTRB(1),
      I2 => b(13),
      O => int_b_reg09_out(13)
    );
\int_b[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(14),
      I1 => s_axi_control_WSTRB(1),
      I2 => b(14),
      O => int_b_reg09_out(14)
    );
\int_b[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(15),
      I1 => s_axi_control_WSTRB(1),
      I2 => b(15),
      O => int_b_reg09_out(15)
    );
\int_b[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(16),
      I1 => s_axi_control_WSTRB(2),
      I2 => b(16),
      O => int_b_reg09_out(16)
    );
\int_b[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(17),
      I1 => s_axi_control_WSTRB(2),
      I2 => b(17),
      O => int_b_reg09_out(17)
    );
\int_b[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(18),
      I1 => s_axi_control_WSTRB(2),
      I2 => b(18),
      O => int_b_reg09_out(18)
    );
\int_b[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(19),
      I1 => s_axi_control_WSTRB(2),
      I2 => b(19),
      O => int_b_reg09_out(19)
    );
\int_b[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(1),
      I1 => s_axi_control_WSTRB(0),
      I2 => b(1),
      O => int_b_reg09_out(1)
    );
\int_b[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(20),
      I1 => s_axi_control_WSTRB(2),
      I2 => b(20),
      O => int_b_reg09_out(20)
    );
\int_b[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(21),
      I1 => s_axi_control_WSTRB(2),
      I2 => b(21),
      O => int_b_reg09_out(21)
    );
\int_b[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(22),
      I1 => s_axi_control_WSTRB(2),
      I2 => b(22),
      O => int_b_reg09_out(22)
    );
\int_b[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(23),
      I1 => s_axi_control_WSTRB(2),
      I2 => b(23),
      O => int_b_reg09_out(23)
    );
\int_b[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(24),
      I1 => s_axi_control_WSTRB(3),
      I2 => b(24),
      O => int_b_reg09_out(24)
    );
\int_b[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(25),
      I1 => s_axi_control_WSTRB(3),
      I2 => b(25),
      O => int_b_reg09_out(25)
    );
\int_b[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(26),
      I1 => s_axi_control_WSTRB(3),
      I2 => b(26),
      O => int_b_reg09_out(26)
    );
\int_b[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(27),
      I1 => s_axi_control_WSTRB(3),
      I2 => b(27),
      O => int_b_reg09_out(27)
    );
\int_b[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(28),
      I1 => s_axi_control_WSTRB(3),
      I2 => b(28),
      O => int_b_reg09_out(28)
    );
\int_b[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(29),
      I1 => s_axi_control_WSTRB(3),
      I2 => b(29),
      O => int_b_reg09_out(29)
    );
\int_b[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(2),
      I1 => s_axi_control_WSTRB(0),
      I2 => b(2),
      O => int_b_reg09_out(2)
    );
\int_b[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(30),
      I1 => s_axi_control_WSTRB(3),
      I2 => b(30),
      O => int_b_reg09_out(30)
    );
\int_b[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \waddr_reg_n_0_[3]\,
      I1 => \waddr_reg_n_0_[2]\,
      I2 => \waddr_reg_n_0_[4]\,
      I3 => \int_ier[1]_i_2_n_0\,
      O => \int_b[31]_i_1_n_0\
    );
\int_b[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(31),
      I1 => s_axi_control_WSTRB(3),
      I2 => b(31),
      O => int_b_reg09_out(31)
    );
\int_b[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => s_axi_control_WSTRB(0),
      I2 => b(32),
      O => int_b_reg0(0)
    );
\int_b[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(1),
      I1 => s_axi_control_WSTRB(0),
      I2 => b(33),
      O => int_b_reg0(1)
    );
\int_b[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(2),
      I1 => s_axi_control_WSTRB(0),
      I2 => b(34),
      O => int_b_reg0(2)
    );
\int_b[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(3),
      I1 => s_axi_control_WSTRB(0),
      I2 => b(35),
      O => int_b_reg0(3)
    );
\int_b[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(4),
      I1 => s_axi_control_WSTRB(0),
      I2 => b(36),
      O => int_b_reg0(4)
    );
\int_b[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(5),
      I1 => s_axi_control_WSTRB(0),
      I2 => b(37),
      O => int_b_reg0(5)
    );
\int_b[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(6),
      I1 => s_axi_control_WSTRB(0),
      I2 => b(38),
      O => int_b_reg0(6)
    );
\int_b[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(7),
      I1 => s_axi_control_WSTRB(0),
      I2 => b(39),
      O => int_b_reg0(7)
    );
\int_b[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(3),
      I1 => s_axi_control_WSTRB(0),
      I2 => b(3),
      O => int_b_reg09_out(3)
    );
\int_b[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(8),
      I1 => s_axi_control_WSTRB(1),
      I2 => b(40),
      O => int_b_reg0(8)
    );
\int_b[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(9),
      I1 => s_axi_control_WSTRB(1),
      I2 => b(41),
      O => int_b_reg0(9)
    );
\int_b[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(10),
      I1 => s_axi_control_WSTRB(1),
      I2 => b(42),
      O => int_b_reg0(10)
    );
\int_b[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(11),
      I1 => s_axi_control_WSTRB(1),
      I2 => b(43),
      O => int_b_reg0(11)
    );
\int_b[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(12),
      I1 => s_axi_control_WSTRB(1),
      I2 => b(44),
      O => int_b_reg0(12)
    );
\int_b[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(13),
      I1 => s_axi_control_WSTRB(1),
      I2 => b(45),
      O => int_b_reg0(13)
    );
\int_b[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(14),
      I1 => s_axi_control_WSTRB(1),
      I2 => b(46),
      O => int_b_reg0(14)
    );
\int_b[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(15),
      I1 => s_axi_control_WSTRB(1),
      I2 => b(47),
      O => int_b_reg0(15)
    );
\int_b[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(16),
      I1 => s_axi_control_WSTRB(2),
      I2 => b(48),
      O => int_b_reg0(16)
    );
\int_b[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(17),
      I1 => s_axi_control_WSTRB(2),
      I2 => b(49),
      O => int_b_reg0(17)
    );
\int_b[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(4),
      I1 => s_axi_control_WSTRB(0),
      I2 => b(4),
      O => int_b_reg09_out(4)
    );
\int_b[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(18),
      I1 => s_axi_control_WSTRB(2),
      I2 => b(50),
      O => int_b_reg0(18)
    );
\int_b[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(19),
      I1 => s_axi_control_WSTRB(2),
      I2 => b(51),
      O => int_b_reg0(19)
    );
\int_b[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(20),
      I1 => s_axi_control_WSTRB(2),
      I2 => b(52),
      O => int_b_reg0(20)
    );
\int_b[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(21),
      I1 => s_axi_control_WSTRB(2),
      I2 => b(53),
      O => int_b_reg0(21)
    );
\int_b[54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(22),
      I1 => s_axi_control_WSTRB(2),
      I2 => b(54),
      O => int_b_reg0(22)
    );
\int_b[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(23),
      I1 => s_axi_control_WSTRB(2),
      I2 => b(55),
      O => int_b_reg0(23)
    );
\int_b[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(24),
      I1 => s_axi_control_WSTRB(3),
      I2 => b(56),
      O => int_b_reg0(24)
    );
\int_b[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(25),
      I1 => s_axi_control_WSTRB(3),
      I2 => b(57),
      O => int_b_reg0(25)
    );
\int_b[58]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(26),
      I1 => s_axi_control_WSTRB(3),
      I2 => b(58),
      O => int_b_reg0(26)
    );
\int_b[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(27),
      I1 => s_axi_control_WSTRB(3),
      I2 => b(59),
      O => int_b_reg0(27)
    );
\int_b[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(5),
      I1 => s_axi_control_WSTRB(0),
      I2 => b(5),
      O => int_b_reg09_out(5)
    );
\int_b[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(28),
      I1 => s_axi_control_WSTRB(3),
      I2 => b(60),
      O => int_b_reg0(28)
    );
\int_b[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(29),
      I1 => s_axi_control_WSTRB(3),
      I2 => b(61),
      O => int_b_reg0(29)
    );
\int_b[62]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(30),
      I1 => s_axi_control_WSTRB(3),
      I2 => b(62),
      O => int_b_reg0(30)
    );
\int_b[63]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \waddr_reg_n_0_[3]\,
      I1 => \waddr_reg_n_0_[2]\,
      I2 => \int_b[63]_i_3_n_0\,
      I3 => \waddr_reg_n_0_[4]\,
      O => \int_b[63]_i_1_n_0\
    );
\int_b[63]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(31),
      I1 => s_axi_control_WSTRB(3),
      I2 => b(63),
      O => int_b_reg0(31)
    );
\int_b[63]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF7FFFFFFFF"
    )
        port map (
      I0 => \^fsm_onehot_wstate_reg[1]_0\,
      I1 => s_axi_control_WVALID,
      I2 => \waddr_reg_n_0_[1]\,
      I3 => \waddr_reg_n_0_[0]\,
      I4 => \waddr_reg_n_0_[6]\,
      I5 => \waddr_reg_n_0_[5]\,
      O => \int_b[63]_i_3_n_0\
    );
\int_b[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(6),
      I1 => s_axi_control_WSTRB(0),
      I2 => b(6),
      O => int_b_reg09_out(6)
    );
\int_b[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(7),
      I1 => s_axi_control_WSTRB(0),
      I2 => b(7),
      O => int_b_reg09_out(7)
    );
\int_b[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(8),
      I1 => s_axi_control_WSTRB(1),
      I2 => b(8),
      O => int_b_reg09_out(8)
    );
\int_b[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(9),
      I1 => s_axi_control_WSTRB(1),
      I2 => b(9),
      O => int_b_reg09_out(9)
    );
\int_b_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b[31]_i_1_n_0\,
      D => int_b_reg09_out(0),
      Q => b(0),
      R => areset
    );
\int_b_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b[31]_i_1_n_0\,
      D => int_b_reg09_out(10),
      Q => b(10),
      R => areset
    );
\int_b_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b[31]_i_1_n_0\,
      D => int_b_reg09_out(11),
      Q => b(11),
      R => areset
    );
\int_b_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b[31]_i_1_n_0\,
      D => int_b_reg09_out(12),
      Q => b(12),
      R => areset
    );
\int_b_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b[31]_i_1_n_0\,
      D => int_b_reg09_out(13),
      Q => b(13),
      R => areset
    );
\int_b_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b[31]_i_1_n_0\,
      D => int_b_reg09_out(14),
      Q => b(14),
      R => areset
    );
\int_b_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b[31]_i_1_n_0\,
      D => int_b_reg09_out(15),
      Q => b(15),
      R => areset
    );
\int_b_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b[31]_i_1_n_0\,
      D => int_b_reg09_out(16),
      Q => b(16),
      R => areset
    );
\int_b_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b[31]_i_1_n_0\,
      D => int_b_reg09_out(17),
      Q => b(17),
      R => areset
    );
\int_b_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b[31]_i_1_n_0\,
      D => int_b_reg09_out(18),
      Q => b(18),
      R => areset
    );
\int_b_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b[31]_i_1_n_0\,
      D => int_b_reg09_out(19),
      Q => b(19),
      R => areset
    );
\int_b_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b[31]_i_1_n_0\,
      D => int_b_reg09_out(1),
      Q => b(1),
      R => areset
    );
\int_b_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b[31]_i_1_n_0\,
      D => int_b_reg09_out(20),
      Q => b(20),
      R => areset
    );
\int_b_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b[31]_i_1_n_0\,
      D => int_b_reg09_out(21),
      Q => b(21),
      R => areset
    );
\int_b_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b[31]_i_1_n_0\,
      D => int_b_reg09_out(22),
      Q => b(22),
      R => areset
    );
\int_b_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b[31]_i_1_n_0\,
      D => int_b_reg09_out(23),
      Q => b(23),
      R => areset
    );
\int_b_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b[31]_i_1_n_0\,
      D => int_b_reg09_out(24),
      Q => b(24),
      R => areset
    );
\int_b_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b[31]_i_1_n_0\,
      D => int_b_reg09_out(25),
      Q => b(25),
      R => areset
    );
\int_b_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b[31]_i_1_n_0\,
      D => int_b_reg09_out(26),
      Q => b(26),
      R => areset
    );
\int_b_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b[31]_i_1_n_0\,
      D => int_b_reg09_out(27),
      Q => b(27),
      R => areset
    );
\int_b_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b[31]_i_1_n_0\,
      D => int_b_reg09_out(28),
      Q => b(28),
      R => areset
    );
\int_b_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b[31]_i_1_n_0\,
      D => int_b_reg09_out(29),
      Q => b(29),
      R => areset
    );
\int_b_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b[31]_i_1_n_0\,
      D => int_b_reg09_out(2),
      Q => b(2),
      R => areset
    );
\int_b_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b[31]_i_1_n_0\,
      D => int_b_reg09_out(30),
      Q => b(30),
      R => areset
    );
\int_b_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b[31]_i_1_n_0\,
      D => int_b_reg09_out(31),
      Q => b(31),
      R => areset
    );
\int_b_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b[63]_i_1_n_0\,
      D => int_b_reg0(0),
      Q => b(32),
      R => areset
    );
\int_b_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b[63]_i_1_n_0\,
      D => int_b_reg0(1),
      Q => b(33),
      R => areset
    );
\int_b_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b[63]_i_1_n_0\,
      D => int_b_reg0(2),
      Q => b(34),
      R => areset
    );
\int_b_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b[63]_i_1_n_0\,
      D => int_b_reg0(3),
      Q => b(35),
      R => areset
    );
\int_b_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b[63]_i_1_n_0\,
      D => int_b_reg0(4),
      Q => b(36),
      R => areset
    );
\int_b_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b[63]_i_1_n_0\,
      D => int_b_reg0(5),
      Q => b(37),
      R => areset
    );
\int_b_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b[63]_i_1_n_0\,
      D => int_b_reg0(6),
      Q => b(38),
      R => areset
    );
\int_b_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b[63]_i_1_n_0\,
      D => int_b_reg0(7),
      Q => b(39),
      R => areset
    );
\int_b_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b[31]_i_1_n_0\,
      D => int_b_reg09_out(3),
      Q => b(3),
      R => areset
    );
\int_b_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b[63]_i_1_n_0\,
      D => int_b_reg0(8),
      Q => b(40),
      R => areset
    );
\int_b_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b[63]_i_1_n_0\,
      D => int_b_reg0(9),
      Q => b(41),
      R => areset
    );
\int_b_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b[63]_i_1_n_0\,
      D => int_b_reg0(10),
      Q => b(42),
      R => areset
    );
\int_b_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b[63]_i_1_n_0\,
      D => int_b_reg0(11),
      Q => b(43),
      R => areset
    );
\int_b_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b[63]_i_1_n_0\,
      D => int_b_reg0(12),
      Q => b(44),
      R => areset
    );
\int_b_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b[63]_i_1_n_0\,
      D => int_b_reg0(13),
      Q => b(45),
      R => areset
    );
\int_b_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b[63]_i_1_n_0\,
      D => int_b_reg0(14),
      Q => b(46),
      R => areset
    );
\int_b_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b[63]_i_1_n_0\,
      D => int_b_reg0(15),
      Q => b(47),
      R => areset
    );
\int_b_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b[63]_i_1_n_0\,
      D => int_b_reg0(16),
      Q => b(48),
      R => areset
    );
\int_b_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b[63]_i_1_n_0\,
      D => int_b_reg0(17),
      Q => b(49),
      R => areset
    );
\int_b_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b[31]_i_1_n_0\,
      D => int_b_reg09_out(4),
      Q => b(4),
      R => areset
    );
\int_b_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b[63]_i_1_n_0\,
      D => int_b_reg0(18),
      Q => b(50),
      R => areset
    );
\int_b_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b[63]_i_1_n_0\,
      D => int_b_reg0(19),
      Q => b(51),
      R => areset
    );
\int_b_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b[63]_i_1_n_0\,
      D => int_b_reg0(20),
      Q => b(52),
      R => areset
    );
\int_b_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b[63]_i_1_n_0\,
      D => int_b_reg0(21),
      Q => b(53),
      R => areset
    );
\int_b_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b[63]_i_1_n_0\,
      D => int_b_reg0(22),
      Q => b(54),
      R => areset
    );
\int_b_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b[63]_i_1_n_0\,
      D => int_b_reg0(23),
      Q => b(55),
      R => areset
    );
\int_b_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b[63]_i_1_n_0\,
      D => int_b_reg0(24),
      Q => b(56),
      R => areset
    );
\int_b_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b[63]_i_1_n_0\,
      D => int_b_reg0(25),
      Q => b(57),
      R => areset
    );
\int_b_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b[63]_i_1_n_0\,
      D => int_b_reg0(26),
      Q => b(58),
      R => areset
    );
\int_b_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b[63]_i_1_n_0\,
      D => int_b_reg0(27),
      Q => b(59),
      R => areset
    );
\int_b_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b[31]_i_1_n_0\,
      D => int_b_reg09_out(5),
      Q => b(5),
      R => areset
    );
\int_b_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b[63]_i_1_n_0\,
      D => int_b_reg0(28),
      Q => b(60),
      R => areset
    );
\int_b_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b[63]_i_1_n_0\,
      D => int_b_reg0(29),
      Q => b(61),
      R => areset
    );
\int_b_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b[63]_i_1_n_0\,
      D => int_b_reg0(30),
      Q => b(62),
      R => areset
    );
\int_b_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b[63]_i_1_n_0\,
      D => int_b_reg0(31),
      Q => b(63),
      R => areset
    );
\int_b_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b[31]_i_1_n_0\,
      D => int_b_reg09_out(6),
      Q => b(6),
      R => areset
    );
\int_b_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b[31]_i_1_n_0\,
      D => int_b_reg09_out(7),
      Q => b(7),
      R => areset
    );
\int_b_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b[31]_i_1_n_0\,
      D => int_b_reg09_out(8),
      Q => b(8),
      R => areset
    );
\int_b_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_b[31]_i_1_n_0\,
      D => int_b_reg09_out(9),
      Q => b(9),
      R => areset
    );
\int_c[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => s_axi_control_WSTRB(0),
      I2 => c(0),
      O => int_c_reg07_out(0)
    );
\int_c[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(10),
      I1 => s_axi_control_WSTRB(1),
      I2 => c(10),
      O => int_c_reg07_out(10)
    );
\int_c[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(11),
      I1 => s_axi_control_WSTRB(1),
      I2 => c(11),
      O => int_c_reg07_out(11)
    );
\int_c[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(12),
      I1 => s_axi_control_WSTRB(1),
      I2 => c(12),
      O => int_c_reg07_out(12)
    );
\int_c[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(13),
      I1 => s_axi_control_WSTRB(1),
      I2 => c(13),
      O => int_c_reg07_out(13)
    );
\int_c[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(14),
      I1 => s_axi_control_WSTRB(1),
      I2 => c(14),
      O => int_c_reg07_out(14)
    );
\int_c[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(15),
      I1 => s_axi_control_WSTRB(1),
      I2 => c(15),
      O => int_c_reg07_out(15)
    );
\int_c[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(16),
      I1 => s_axi_control_WSTRB(2),
      I2 => c(16),
      O => int_c_reg07_out(16)
    );
\int_c[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(17),
      I1 => s_axi_control_WSTRB(2),
      I2 => c(17),
      O => int_c_reg07_out(17)
    );
\int_c[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(18),
      I1 => s_axi_control_WSTRB(2),
      I2 => c(18),
      O => int_c_reg07_out(18)
    );
\int_c[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(19),
      I1 => s_axi_control_WSTRB(2),
      I2 => c(19),
      O => int_c_reg07_out(19)
    );
\int_c[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(1),
      I1 => s_axi_control_WSTRB(0),
      I2 => c(1),
      O => int_c_reg07_out(1)
    );
\int_c[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(20),
      I1 => s_axi_control_WSTRB(2),
      I2 => c(20),
      O => int_c_reg07_out(20)
    );
\int_c[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(21),
      I1 => s_axi_control_WSTRB(2),
      I2 => c(21),
      O => int_c_reg07_out(21)
    );
\int_c[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(22),
      I1 => s_axi_control_WSTRB(2),
      I2 => c(22),
      O => int_c_reg07_out(22)
    );
\int_c[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(23),
      I1 => s_axi_control_WSTRB(2),
      I2 => c(23),
      O => int_c_reg07_out(23)
    );
\int_c[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(24),
      I1 => s_axi_control_WSTRB(3),
      I2 => c(24),
      O => int_c_reg07_out(24)
    );
\int_c[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(25),
      I1 => s_axi_control_WSTRB(3),
      I2 => c(25),
      O => int_c_reg07_out(25)
    );
\int_c[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(26),
      I1 => s_axi_control_WSTRB(3),
      I2 => c(26),
      O => int_c_reg07_out(26)
    );
\int_c[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(27),
      I1 => s_axi_control_WSTRB(3),
      I2 => c(27),
      O => int_c_reg07_out(27)
    );
\int_c[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(28),
      I1 => s_axi_control_WSTRB(3),
      I2 => c(28),
      O => int_c_reg07_out(28)
    );
\int_c[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(29),
      I1 => s_axi_control_WSTRB(3),
      I2 => c(29),
      O => int_c_reg07_out(29)
    );
\int_c[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(2),
      I1 => s_axi_control_WSTRB(0),
      I2 => c(2),
      O => int_c_reg07_out(2)
    );
\int_c[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(30),
      I1 => s_axi_control_WSTRB(3),
      I2 => c(30),
      O => int_c_reg07_out(30)
    );
\int_c[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \waddr_reg_n_0_[3]\,
      I1 => \waddr_reg_n_0_[2]\,
      I2 => \waddr_reg_n_0_[4]\,
      I3 => \int_b[63]_i_3_n_0\,
      O => \int_c[31]_i_1_n_0\
    );
\int_c[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(31),
      I1 => s_axi_control_WSTRB(3),
      I2 => c(31),
      O => int_c_reg07_out(31)
    );
\int_c[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => s_axi_control_WSTRB(0),
      I2 => c(32),
      O => int_c_reg0(0)
    );
\int_c[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(1),
      I1 => s_axi_control_WSTRB(0),
      I2 => c(33),
      O => int_c_reg0(1)
    );
\int_c[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(2),
      I1 => s_axi_control_WSTRB(0),
      I2 => c(34),
      O => int_c_reg0(2)
    );
\int_c[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(3),
      I1 => s_axi_control_WSTRB(0),
      I2 => c(35),
      O => int_c_reg0(3)
    );
\int_c[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(4),
      I1 => s_axi_control_WSTRB(0),
      I2 => c(36),
      O => int_c_reg0(4)
    );
\int_c[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(5),
      I1 => s_axi_control_WSTRB(0),
      I2 => c(37),
      O => int_c_reg0(5)
    );
\int_c[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(6),
      I1 => s_axi_control_WSTRB(0),
      I2 => c(38),
      O => int_c_reg0(6)
    );
\int_c[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(7),
      I1 => s_axi_control_WSTRB(0),
      I2 => c(39),
      O => int_c_reg0(7)
    );
\int_c[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(3),
      I1 => s_axi_control_WSTRB(0),
      I2 => c(3),
      O => int_c_reg07_out(3)
    );
\int_c[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(8),
      I1 => s_axi_control_WSTRB(1),
      I2 => c(40),
      O => int_c_reg0(8)
    );
\int_c[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(9),
      I1 => s_axi_control_WSTRB(1),
      I2 => c(41),
      O => int_c_reg0(9)
    );
\int_c[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(10),
      I1 => s_axi_control_WSTRB(1),
      I2 => c(42),
      O => int_c_reg0(10)
    );
\int_c[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(11),
      I1 => s_axi_control_WSTRB(1),
      I2 => c(43),
      O => int_c_reg0(11)
    );
\int_c[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(12),
      I1 => s_axi_control_WSTRB(1),
      I2 => c(44),
      O => int_c_reg0(12)
    );
\int_c[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(13),
      I1 => s_axi_control_WSTRB(1),
      I2 => c(45),
      O => int_c_reg0(13)
    );
\int_c[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(14),
      I1 => s_axi_control_WSTRB(1),
      I2 => c(46),
      O => int_c_reg0(14)
    );
\int_c[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(15),
      I1 => s_axi_control_WSTRB(1),
      I2 => c(47),
      O => int_c_reg0(15)
    );
\int_c[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(16),
      I1 => s_axi_control_WSTRB(2),
      I2 => c(48),
      O => int_c_reg0(16)
    );
\int_c[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(17),
      I1 => s_axi_control_WSTRB(2),
      I2 => c(49),
      O => int_c_reg0(17)
    );
\int_c[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(4),
      I1 => s_axi_control_WSTRB(0),
      I2 => c(4),
      O => int_c_reg07_out(4)
    );
\int_c[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(18),
      I1 => s_axi_control_WSTRB(2),
      I2 => c(50),
      O => int_c_reg0(18)
    );
\int_c[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(19),
      I1 => s_axi_control_WSTRB(2),
      I2 => c(51),
      O => int_c_reg0(19)
    );
\int_c[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(20),
      I1 => s_axi_control_WSTRB(2),
      I2 => c(52),
      O => int_c_reg0(20)
    );
\int_c[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(21),
      I1 => s_axi_control_WSTRB(2),
      I2 => c(53),
      O => int_c_reg0(21)
    );
\int_c[54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(22),
      I1 => s_axi_control_WSTRB(2),
      I2 => c(54),
      O => int_c_reg0(22)
    );
\int_c[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(23),
      I1 => s_axi_control_WSTRB(2),
      I2 => c(55),
      O => int_c_reg0(23)
    );
\int_c[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(24),
      I1 => s_axi_control_WSTRB(3),
      I2 => c(56),
      O => int_c_reg0(24)
    );
\int_c[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(25),
      I1 => s_axi_control_WSTRB(3),
      I2 => c(57),
      O => int_c_reg0(25)
    );
\int_c[58]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(26),
      I1 => s_axi_control_WSTRB(3),
      I2 => c(58),
      O => int_c_reg0(26)
    );
\int_c[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(27),
      I1 => s_axi_control_WSTRB(3),
      I2 => c(59),
      O => int_c_reg0(27)
    );
\int_c[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(5),
      I1 => s_axi_control_WSTRB(0),
      I2 => c(5),
      O => int_c_reg07_out(5)
    );
\int_c[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(28),
      I1 => s_axi_control_WSTRB(3),
      I2 => c(60),
      O => int_c_reg0(28)
    );
\int_c[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(29),
      I1 => s_axi_control_WSTRB(3),
      I2 => c(61),
      O => int_c_reg0(29)
    );
\int_c[62]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(30),
      I1 => s_axi_control_WSTRB(3),
      I2 => c(62),
      O => int_c_reg0(30)
    );
\int_c[63]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \waddr_reg_n_0_[2]\,
      I1 => \waddr_reg_n_0_[3]\,
      I2 => \waddr_reg_n_0_[4]\,
      I3 => \int_b[63]_i_3_n_0\,
      O => \int_c[63]_i_1_n_0\
    );
\int_c[63]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(31),
      I1 => s_axi_control_WSTRB(3),
      I2 => c(63),
      O => int_c_reg0(31)
    );
\int_c[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(6),
      I1 => s_axi_control_WSTRB(0),
      I2 => c(6),
      O => int_c_reg07_out(6)
    );
\int_c[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(7),
      I1 => s_axi_control_WSTRB(0),
      I2 => c(7),
      O => int_c_reg07_out(7)
    );
\int_c[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(8),
      I1 => s_axi_control_WSTRB(1),
      I2 => c(8),
      O => int_c_reg07_out(8)
    );
\int_c[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(9),
      I1 => s_axi_control_WSTRB(1),
      I2 => c(9),
      O => int_c_reg07_out(9)
    );
\int_c_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_c[31]_i_1_n_0\,
      D => int_c_reg07_out(0),
      Q => c(0),
      R => areset
    );
\int_c_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_c[31]_i_1_n_0\,
      D => int_c_reg07_out(10),
      Q => c(10),
      R => areset
    );
\int_c_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_c[31]_i_1_n_0\,
      D => int_c_reg07_out(11),
      Q => c(11),
      R => areset
    );
\int_c_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_c[31]_i_1_n_0\,
      D => int_c_reg07_out(12),
      Q => c(12),
      R => areset
    );
\int_c_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_c[31]_i_1_n_0\,
      D => int_c_reg07_out(13),
      Q => c(13),
      R => areset
    );
\int_c_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_c[31]_i_1_n_0\,
      D => int_c_reg07_out(14),
      Q => c(14),
      R => areset
    );
\int_c_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_c[31]_i_1_n_0\,
      D => int_c_reg07_out(15),
      Q => c(15),
      R => areset
    );
\int_c_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_c[31]_i_1_n_0\,
      D => int_c_reg07_out(16),
      Q => c(16),
      R => areset
    );
\int_c_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_c[31]_i_1_n_0\,
      D => int_c_reg07_out(17),
      Q => c(17),
      R => areset
    );
\int_c_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_c[31]_i_1_n_0\,
      D => int_c_reg07_out(18),
      Q => c(18),
      R => areset
    );
\int_c_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_c[31]_i_1_n_0\,
      D => int_c_reg07_out(19),
      Q => c(19),
      R => areset
    );
\int_c_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_c[31]_i_1_n_0\,
      D => int_c_reg07_out(1),
      Q => c(1),
      R => areset
    );
\int_c_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_c[31]_i_1_n_0\,
      D => int_c_reg07_out(20),
      Q => c(20),
      R => areset
    );
\int_c_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_c[31]_i_1_n_0\,
      D => int_c_reg07_out(21),
      Q => c(21),
      R => areset
    );
\int_c_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_c[31]_i_1_n_0\,
      D => int_c_reg07_out(22),
      Q => c(22),
      R => areset
    );
\int_c_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_c[31]_i_1_n_0\,
      D => int_c_reg07_out(23),
      Q => c(23),
      R => areset
    );
\int_c_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_c[31]_i_1_n_0\,
      D => int_c_reg07_out(24),
      Q => c(24),
      R => areset
    );
\int_c_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_c[31]_i_1_n_0\,
      D => int_c_reg07_out(25),
      Q => c(25),
      R => areset
    );
\int_c_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_c[31]_i_1_n_0\,
      D => int_c_reg07_out(26),
      Q => c(26),
      R => areset
    );
\int_c_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_c[31]_i_1_n_0\,
      D => int_c_reg07_out(27),
      Q => c(27),
      R => areset
    );
\int_c_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_c[31]_i_1_n_0\,
      D => int_c_reg07_out(28),
      Q => c(28),
      R => areset
    );
\int_c_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_c[31]_i_1_n_0\,
      D => int_c_reg07_out(29),
      Q => c(29),
      R => areset
    );
\int_c_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_c[31]_i_1_n_0\,
      D => int_c_reg07_out(2),
      Q => c(2),
      R => areset
    );
\int_c_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_c[31]_i_1_n_0\,
      D => int_c_reg07_out(30),
      Q => c(30),
      R => areset
    );
\int_c_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_c[31]_i_1_n_0\,
      D => int_c_reg07_out(31),
      Q => c(31),
      R => areset
    );
\int_c_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_c[63]_i_1_n_0\,
      D => int_c_reg0(0),
      Q => c(32),
      R => areset
    );
\int_c_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_c[63]_i_1_n_0\,
      D => int_c_reg0(1),
      Q => c(33),
      R => areset
    );
\int_c_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_c[63]_i_1_n_0\,
      D => int_c_reg0(2),
      Q => c(34),
      R => areset
    );
\int_c_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_c[63]_i_1_n_0\,
      D => int_c_reg0(3),
      Q => c(35),
      R => areset
    );
\int_c_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_c[63]_i_1_n_0\,
      D => int_c_reg0(4),
      Q => c(36),
      R => areset
    );
\int_c_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_c[63]_i_1_n_0\,
      D => int_c_reg0(5),
      Q => c(37),
      R => areset
    );
\int_c_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_c[63]_i_1_n_0\,
      D => int_c_reg0(6),
      Q => c(38),
      R => areset
    );
\int_c_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_c[63]_i_1_n_0\,
      D => int_c_reg0(7),
      Q => c(39),
      R => areset
    );
\int_c_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_c[31]_i_1_n_0\,
      D => int_c_reg07_out(3),
      Q => c(3),
      R => areset
    );
\int_c_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_c[63]_i_1_n_0\,
      D => int_c_reg0(8),
      Q => c(40),
      R => areset
    );
\int_c_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_c[63]_i_1_n_0\,
      D => int_c_reg0(9),
      Q => c(41),
      R => areset
    );
\int_c_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_c[63]_i_1_n_0\,
      D => int_c_reg0(10),
      Q => c(42),
      R => areset
    );
\int_c_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_c[63]_i_1_n_0\,
      D => int_c_reg0(11),
      Q => c(43),
      R => areset
    );
\int_c_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_c[63]_i_1_n_0\,
      D => int_c_reg0(12),
      Q => c(44),
      R => areset
    );
\int_c_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_c[63]_i_1_n_0\,
      D => int_c_reg0(13),
      Q => c(45),
      R => areset
    );
\int_c_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_c[63]_i_1_n_0\,
      D => int_c_reg0(14),
      Q => c(46),
      R => areset
    );
\int_c_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_c[63]_i_1_n_0\,
      D => int_c_reg0(15),
      Q => c(47),
      R => areset
    );
\int_c_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_c[63]_i_1_n_0\,
      D => int_c_reg0(16),
      Q => c(48),
      R => areset
    );
\int_c_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_c[63]_i_1_n_0\,
      D => int_c_reg0(17),
      Q => c(49),
      R => areset
    );
\int_c_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_c[31]_i_1_n_0\,
      D => int_c_reg07_out(4),
      Q => c(4),
      R => areset
    );
\int_c_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_c[63]_i_1_n_0\,
      D => int_c_reg0(18),
      Q => c(50),
      R => areset
    );
\int_c_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_c[63]_i_1_n_0\,
      D => int_c_reg0(19),
      Q => c(51),
      R => areset
    );
\int_c_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_c[63]_i_1_n_0\,
      D => int_c_reg0(20),
      Q => c(52),
      R => areset
    );
\int_c_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_c[63]_i_1_n_0\,
      D => int_c_reg0(21),
      Q => c(53),
      R => areset
    );
\int_c_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_c[63]_i_1_n_0\,
      D => int_c_reg0(22),
      Q => c(54),
      R => areset
    );
\int_c_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_c[63]_i_1_n_0\,
      D => int_c_reg0(23),
      Q => c(55),
      R => areset
    );
\int_c_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_c[63]_i_1_n_0\,
      D => int_c_reg0(24),
      Q => c(56),
      R => areset
    );
\int_c_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_c[63]_i_1_n_0\,
      D => int_c_reg0(25),
      Q => c(57),
      R => areset
    );
\int_c_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_c[63]_i_1_n_0\,
      D => int_c_reg0(26),
      Q => c(58),
      R => areset
    );
\int_c_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_c[63]_i_1_n_0\,
      D => int_c_reg0(27),
      Q => c(59),
      R => areset
    );
\int_c_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_c[31]_i_1_n_0\,
      D => int_c_reg07_out(5),
      Q => c(5),
      R => areset
    );
\int_c_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_c[63]_i_1_n_0\,
      D => int_c_reg0(28),
      Q => c(60),
      R => areset
    );
\int_c_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_c[63]_i_1_n_0\,
      D => int_c_reg0(29),
      Q => c(61),
      R => areset
    );
\int_c_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_c[63]_i_1_n_0\,
      D => int_c_reg0(30),
      Q => c(62),
      R => areset
    );
\int_c_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_c[63]_i_1_n_0\,
      D => int_c_reg0(31),
      Q => c(63),
      R => areset
    );
\int_c_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_c[31]_i_1_n_0\,
      D => int_c_reg07_out(6),
      Q => c(6),
      R => areset
    );
\int_c_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_c[31]_i_1_n_0\,
      D => int_c_reg07_out(7),
      Q => c(7),
      R => areset
    );
\int_c_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_c[31]_i_1_n_0\,
      D => int_c_reg07_out(8),
      Q => c(8),
      R => areset
    );
\int_c_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_c[31]_i_1_n_0\,
      D => int_c_reg07_out(9),
      Q => c(9),
      R => areset
    );
\int_d[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^d\(0),
      O => int_d_reg05_out(0)
    );
\int_d[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(10),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^d\(10),
      O => int_d_reg05_out(10)
    );
\int_d[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(11),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^d\(11),
      O => int_d_reg05_out(11)
    );
\int_d[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(12),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^d\(12),
      O => int_d_reg05_out(12)
    );
\int_d[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(13),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^d\(13),
      O => int_d_reg05_out(13)
    );
\int_d[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(14),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^d\(14),
      O => int_d_reg05_out(14)
    );
\int_d[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(15),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^d\(15),
      O => int_d_reg05_out(15)
    );
\int_d[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(16),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^d\(16),
      O => int_d_reg05_out(16)
    );
\int_d[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(17),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^d\(17),
      O => int_d_reg05_out(17)
    );
\int_d[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(18),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^d\(18),
      O => int_d_reg05_out(18)
    );
\int_d[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(19),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^d\(19),
      O => int_d_reg05_out(19)
    );
\int_d[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(1),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^d\(1),
      O => int_d_reg05_out(1)
    );
\int_d[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(20),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^d\(20),
      O => int_d_reg05_out(20)
    );
\int_d[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(21),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^d\(21),
      O => int_d_reg05_out(21)
    );
\int_d[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(22),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^d\(22),
      O => int_d_reg05_out(22)
    );
\int_d[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(23),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^d\(23),
      O => int_d_reg05_out(23)
    );
\int_d[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(24),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^d\(24),
      O => int_d_reg05_out(24)
    );
\int_d[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(25),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^d\(25),
      O => int_d_reg05_out(25)
    );
\int_d[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(26),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^d\(26),
      O => int_d_reg05_out(26)
    );
\int_d[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(27),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^d\(27),
      O => int_d_reg05_out(27)
    );
\int_d[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(28),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^d\(28),
      O => int_d_reg05_out(28)
    );
\int_d[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(29),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^d\(29),
      O => int_d_reg05_out(29)
    );
\int_d[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(2),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^d\(2),
      O => int_d_reg05_out(2)
    );
\int_d[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(30),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^d\(30),
      O => int_d_reg05_out(30)
    );
\int_d[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \waddr_reg_n_0_[2]\,
      I1 => \waddr_reg_n_0_[3]\,
      I2 => \int_b[63]_i_3_n_0\,
      I3 => \waddr_reg_n_0_[4]\,
      O => \int_d[31]_i_1_n_0\
    );
\int_d[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(31),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^d\(31),
      O => int_d_reg05_out(31)
    );
\int_d[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^d\(32),
      O => int_d_reg0(0)
    );
\int_d[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(1),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^d\(33),
      O => int_d_reg0(1)
    );
\int_d[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(2),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^d\(34),
      O => int_d_reg0(2)
    );
\int_d[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(3),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^d\(35),
      O => int_d_reg0(3)
    );
\int_d[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(4),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^d\(36),
      O => int_d_reg0(4)
    );
\int_d[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(5),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^d\(37),
      O => int_d_reg0(5)
    );
\int_d[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(6),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^d\(38),
      O => int_d_reg0(6)
    );
\int_d[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(7),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^d\(39),
      O => int_d_reg0(7)
    );
\int_d[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(3),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^d\(3),
      O => int_d_reg05_out(3)
    );
\int_d[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(8),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^d\(40),
      O => int_d_reg0(8)
    );
\int_d[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(9),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^d\(41),
      O => int_d_reg0(9)
    );
\int_d[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(10),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^d\(42),
      O => int_d_reg0(10)
    );
\int_d[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(11),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^d\(43),
      O => int_d_reg0(11)
    );
\int_d[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(12),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^d\(44),
      O => int_d_reg0(12)
    );
\int_d[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(13),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^d\(45),
      O => int_d_reg0(13)
    );
\int_d[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(14),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^d\(46),
      O => int_d_reg0(14)
    );
\int_d[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(15),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^d\(47),
      O => int_d_reg0(15)
    );
\int_d[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(16),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^d\(48),
      O => int_d_reg0(16)
    );
\int_d[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(17),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^d\(49),
      O => int_d_reg0(17)
    );
\int_d[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(4),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^d\(4),
      O => int_d_reg05_out(4)
    );
\int_d[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(18),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^d\(50),
      O => int_d_reg0(18)
    );
\int_d[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(19),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^d\(51),
      O => int_d_reg0(19)
    );
\int_d[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(20),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^d\(52),
      O => int_d_reg0(20)
    );
\int_d[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(21),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^d\(53),
      O => int_d_reg0(21)
    );
\int_d[54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(22),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^d\(54),
      O => int_d_reg0(22)
    );
\int_d[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(23),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^d\(55),
      O => int_d_reg0(23)
    );
\int_d[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(24),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^d\(56),
      O => int_d_reg0(24)
    );
\int_d[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(25),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^d\(57),
      O => int_d_reg0(25)
    );
\int_d[58]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(26),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^d\(58),
      O => int_d_reg0(26)
    );
\int_d[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(27),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^d\(59),
      O => int_d_reg0(27)
    );
\int_d[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(5),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^d\(5),
      O => int_d_reg05_out(5)
    );
\int_d[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(28),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^d\(60),
      O => int_d_reg0(28)
    );
\int_d[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(29),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^d\(61),
      O => int_d_reg0(29)
    );
\int_d[62]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(30),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^d\(62),
      O => int_d_reg0(30)
    );
\int_d[63]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \waddr_reg_n_0_[3]\,
      I1 => \waddr_reg_n_0_[2]\,
      I2 => \int_b[63]_i_3_n_0\,
      I3 => \waddr_reg_n_0_[4]\,
      O => \int_d[63]_i_1_n_0\
    );
\int_d[63]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(31),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^d\(63),
      O => int_d_reg0(31)
    );
\int_d[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(6),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^d\(6),
      O => int_d_reg05_out(6)
    );
\int_d[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(7),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^d\(7),
      O => int_d_reg05_out(7)
    );
\int_d[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(8),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^d\(8),
      O => int_d_reg05_out(8)
    );
\int_d[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(9),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^d\(9),
      O => int_d_reg05_out(9)
    );
\int_d_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_d[31]_i_1_n_0\,
      D => int_d_reg05_out(0),
      Q => \^d\(0),
      R => areset
    );
\int_d_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_d[31]_i_1_n_0\,
      D => int_d_reg05_out(10),
      Q => \^d\(10),
      R => areset
    );
\int_d_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_d[31]_i_1_n_0\,
      D => int_d_reg05_out(11),
      Q => \^d\(11),
      R => areset
    );
\int_d_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_d[31]_i_1_n_0\,
      D => int_d_reg05_out(12),
      Q => \^d\(12),
      R => areset
    );
\int_d_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_d[31]_i_1_n_0\,
      D => int_d_reg05_out(13),
      Q => \^d\(13),
      R => areset
    );
\int_d_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_d[31]_i_1_n_0\,
      D => int_d_reg05_out(14),
      Q => \^d\(14),
      R => areset
    );
\int_d_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_d[31]_i_1_n_0\,
      D => int_d_reg05_out(15),
      Q => \^d\(15),
      R => areset
    );
\int_d_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_d[31]_i_1_n_0\,
      D => int_d_reg05_out(16),
      Q => \^d\(16),
      R => areset
    );
\int_d_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_d[31]_i_1_n_0\,
      D => int_d_reg05_out(17),
      Q => \^d\(17),
      R => areset
    );
\int_d_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_d[31]_i_1_n_0\,
      D => int_d_reg05_out(18),
      Q => \^d\(18),
      R => areset
    );
\int_d_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_d[31]_i_1_n_0\,
      D => int_d_reg05_out(19),
      Q => \^d\(19),
      R => areset
    );
\int_d_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_d[31]_i_1_n_0\,
      D => int_d_reg05_out(1),
      Q => \^d\(1),
      R => areset
    );
\int_d_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_d[31]_i_1_n_0\,
      D => int_d_reg05_out(20),
      Q => \^d\(20),
      R => areset
    );
\int_d_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_d[31]_i_1_n_0\,
      D => int_d_reg05_out(21),
      Q => \^d\(21),
      R => areset
    );
\int_d_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_d[31]_i_1_n_0\,
      D => int_d_reg05_out(22),
      Q => \^d\(22),
      R => areset
    );
\int_d_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_d[31]_i_1_n_0\,
      D => int_d_reg05_out(23),
      Q => \^d\(23),
      R => areset
    );
\int_d_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_d[31]_i_1_n_0\,
      D => int_d_reg05_out(24),
      Q => \^d\(24),
      R => areset
    );
\int_d_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_d[31]_i_1_n_0\,
      D => int_d_reg05_out(25),
      Q => \^d\(25),
      R => areset
    );
\int_d_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_d[31]_i_1_n_0\,
      D => int_d_reg05_out(26),
      Q => \^d\(26),
      R => areset
    );
\int_d_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_d[31]_i_1_n_0\,
      D => int_d_reg05_out(27),
      Q => \^d\(27),
      R => areset
    );
\int_d_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_d[31]_i_1_n_0\,
      D => int_d_reg05_out(28),
      Q => \^d\(28),
      R => areset
    );
\int_d_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_d[31]_i_1_n_0\,
      D => int_d_reg05_out(29),
      Q => \^d\(29),
      R => areset
    );
\int_d_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_d[31]_i_1_n_0\,
      D => int_d_reg05_out(2),
      Q => \^d\(2),
      R => areset
    );
\int_d_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_d[31]_i_1_n_0\,
      D => int_d_reg05_out(30),
      Q => \^d\(30),
      R => areset
    );
\int_d_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_d[31]_i_1_n_0\,
      D => int_d_reg05_out(31),
      Q => \^d\(31),
      R => areset
    );
\int_d_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_d[63]_i_1_n_0\,
      D => int_d_reg0(0),
      Q => \^d\(32),
      R => areset
    );
\int_d_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_d[63]_i_1_n_0\,
      D => int_d_reg0(1),
      Q => \^d\(33),
      R => areset
    );
\int_d_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_d[63]_i_1_n_0\,
      D => int_d_reg0(2),
      Q => \^d\(34),
      R => areset
    );
\int_d_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_d[63]_i_1_n_0\,
      D => int_d_reg0(3),
      Q => \^d\(35),
      R => areset
    );
\int_d_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_d[63]_i_1_n_0\,
      D => int_d_reg0(4),
      Q => \^d\(36),
      R => areset
    );
\int_d_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_d[63]_i_1_n_0\,
      D => int_d_reg0(5),
      Q => \^d\(37),
      R => areset
    );
\int_d_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_d[63]_i_1_n_0\,
      D => int_d_reg0(6),
      Q => \^d\(38),
      R => areset
    );
\int_d_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_d[63]_i_1_n_0\,
      D => int_d_reg0(7),
      Q => \^d\(39),
      R => areset
    );
\int_d_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_d[31]_i_1_n_0\,
      D => int_d_reg05_out(3),
      Q => \^d\(3),
      R => areset
    );
\int_d_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_d[63]_i_1_n_0\,
      D => int_d_reg0(8),
      Q => \^d\(40),
      R => areset
    );
\int_d_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_d[63]_i_1_n_0\,
      D => int_d_reg0(9),
      Q => \^d\(41),
      R => areset
    );
\int_d_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_d[63]_i_1_n_0\,
      D => int_d_reg0(10),
      Q => \^d\(42),
      R => areset
    );
\int_d_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_d[63]_i_1_n_0\,
      D => int_d_reg0(11),
      Q => \^d\(43),
      R => areset
    );
\int_d_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_d[63]_i_1_n_0\,
      D => int_d_reg0(12),
      Q => \^d\(44),
      R => areset
    );
\int_d_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_d[63]_i_1_n_0\,
      D => int_d_reg0(13),
      Q => \^d\(45),
      R => areset
    );
\int_d_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_d[63]_i_1_n_0\,
      D => int_d_reg0(14),
      Q => \^d\(46),
      R => areset
    );
\int_d_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_d[63]_i_1_n_0\,
      D => int_d_reg0(15),
      Q => \^d\(47),
      R => areset
    );
\int_d_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_d[63]_i_1_n_0\,
      D => int_d_reg0(16),
      Q => \^d\(48),
      R => areset
    );
\int_d_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_d[63]_i_1_n_0\,
      D => int_d_reg0(17),
      Q => \^d\(49),
      R => areset
    );
\int_d_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_d[31]_i_1_n_0\,
      D => int_d_reg05_out(4),
      Q => \^d\(4),
      R => areset
    );
\int_d_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_d[63]_i_1_n_0\,
      D => int_d_reg0(18),
      Q => \^d\(50),
      R => areset
    );
\int_d_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_d[63]_i_1_n_0\,
      D => int_d_reg0(19),
      Q => \^d\(51),
      R => areset
    );
\int_d_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_d[63]_i_1_n_0\,
      D => int_d_reg0(20),
      Q => \^d\(52),
      R => areset
    );
\int_d_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_d[63]_i_1_n_0\,
      D => int_d_reg0(21),
      Q => \^d\(53),
      R => areset
    );
\int_d_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_d[63]_i_1_n_0\,
      D => int_d_reg0(22),
      Q => \^d\(54),
      R => areset
    );
\int_d_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_d[63]_i_1_n_0\,
      D => int_d_reg0(23),
      Q => \^d\(55),
      R => areset
    );
\int_d_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_d[63]_i_1_n_0\,
      D => int_d_reg0(24),
      Q => \^d\(56),
      R => areset
    );
\int_d_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_d[63]_i_1_n_0\,
      D => int_d_reg0(25),
      Q => \^d\(57),
      R => areset
    );
\int_d_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_d[63]_i_1_n_0\,
      D => int_d_reg0(26),
      Q => \^d\(58),
      R => areset
    );
\int_d_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_d[63]_i_1_n_0\,
      D => int_d_reg0(27),
      Q => \^d\(59),
      R => areset
    );
\int_d_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_d[31]_i_1_n_0\,
      D => int_d_reg05_out(5),
      Q => \^d\(5),
      R => areset
    );
\int_d_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_d[63]_i_1_n_0\,
      D => int_d_reg0(28),
      Q => \^d\(60),
      R => areset
    );
\int_d_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_d[63]_i_1_n_0\,
      D => int_d_reg0(29),
      Q => \^d\(61),
      R => areset
    );
\int_d_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_d[63]_i_1_n_0\,
      D => int_d_reg0(30),
      Q => \^d\(62),
      R => areset
    );
\int_d_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_d[63]_i_1_n_0\,
      D => int_d_reg0(31),
      Q => \^d\(63),
      R => areset
    );
\int_d_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_d[31]_i_1_n_0\,
      D => int_d_reg05_out(6),
      Q => \^d\(6),
      R => areset
    );
\int_d_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_d[31]_i_1_n_0\,
      D => int_d_reg05_out(7),
      Q => \^d\(7),
      R => areset
    );
\int_d_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_d[31]_i_1_n_0\,
      D => int_d_reg05_out(8),
      Q => \^d\(8),
      R => areset
    );
\int_d_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_d[31]_i_1_n_0\,
      D => int_d_reg05_out(9),
      Q => \^d\(9),
      R => areset
    );
int_gie_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => int_gie_i_2_n_0,
      I2 => \waddr_reg_n_0_[2]\,
      I3 => s_axi_control_WSTRB(0),
      I4 => int_gie_reg_n_0,
      O => int_gie_i_1_n_0
    );
int_gie_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \waddr_reg_n_0_[3]\,
      I1 => \int_ier[1]_i_2_n_0\,
      I2 => \waddr_reg_n_0_[4]\,
      O => int_gie_i_2_n_0
    );
int_gie_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_gie_i_1_n_0,
      Q => int_gie_reg_n_0,
      R => areset
    );
\int_ier[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => s_axi_control_WSTRB(0),
      I1 => \waddr_reg_n_0_[2]\,
      I2 => \waddr_reg_n_0_[3]\,
      I3 => \waddr_reg_n_0_[4]\,
      I4 => \int_ier[1]_i_2_n_0\,
      O => int_ier9_out
    );
\int_ier[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFBF"
    )
        port map (
      I0 => \waddr_reg_n_0_[5]\,
      I1 => \^fsm_onehot_wstate_reg[1]_0\,
      I2 => s_axi_control_WVALID,
      I3 => \waddr_reg_n_0_[1]\,
      I4 => \waddr_reg_n_0_[0]\,
      I5 => \waddr_reg_n_0_[6]\,
      O => \int_ier[1]_i_2_n_0\
    );
\int_ier_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_ier9_out,
      D => s_axi_control_WDATA(0),
      Q => \int_ier_reg_n_0_[0]\,
      R => areset
    );
\int_ier_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_ier9_out,
      D => s_axi_control_WDATA(1),
      Q => p_0_in,
      R => areset
    );
\int_isr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F777F888"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => int_isr6_out,
      I2 => \int_ier_reg_n_0_[0]\,
      I3 => ap_done,
      I4 => \int_isr_reg_n_0_[0]\,
      O => \int_isr[0]_i_1_n_0\
    );
\int_isr[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \waddr_reg_n_0_[2]\,
      I1 => s_axi_control_WSTRB(0),
      I2 => \waddr_reg_n_0_[3]\,
      I3 => \waddr_reg_n_0_[4]\,
      I4 => \int_ier[1]_i_2_n_0\,
      O => int_isr6_out
    );
\int_isr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F777F888"
    )
        port map (
      I0 => s_axi_control_WDATA(1),
      I1 => int_isr6_out,
      I2 => p_0_in,
      I3 => ap_done,
      I4 => p_1_in,
      O => \int_isr[1]_i_1_n_0\
    );
\int_isr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[0]_i_1_n_0\,
      Q => \int_isr_reg_n_0_[0]\,
      R => areset
    );
\int_isr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[1]_i_1_n_0\,
      Q => p_1_in,
      R => areset
    );
\int_length_r[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => s_axi_control_WSTRB(0),
      I2 => length_r(0),
      O => int_length_r0(0)
    );
\int_length_r[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(10),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^q\(9),
      O => int_length_r0(10)
    );
\int_length_r[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(11),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^q\(10),
      O => int_length_r0(11)
    );
\int_length_r[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(12),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^q\(11),
      O => int_length_r0(12)
    );
\int_length_r[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(13),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^q\(12),
      O => int_length_r0(13)
    );
\int_length_r[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(14),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^q\(13),
      O => int_length_r0(14)
    );
\int_length_r[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(15),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^q\(14),
      O => int_length_r0(15)
    );
\int_length_r[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(16),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^q\(15),
      O => int_length_r0(16)
    );
\int_length_r[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(17),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^q\(16),
      O => int_length_r0(17)
    );
\int_length_r[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(18),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^q\(17),
      O => int_length_r0(18)
    );
\int_length_r[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(19),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^q\(18),
      O => int_length_r0(19)
    );
\int_length_r[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(1),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^q\(0),
      O => int_length_r0(1)
    );
\int_length_r[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(20),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^q\(19),
      O => int_length_r0(20)
    );
\int_length_r[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(21),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^q\(20),
      O => int_length_r0(21)
    );
\int_length_r[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(22),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^q\(21),
      O => int_length_r0(22)
    );
\int_length_r[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(23),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^q\(22),
      O => int_length_r0(23)
    );
\int_length_r[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(24),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^q\(23),
      O => int_length_r0(24)
    );
\int_length_r[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(25),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^q\(24),
      O => int_length_r0(25)
    );
\int_length_r[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(26),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^q\(25),
      O => int_length_r0(26)
    );
\int_length_r[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(27),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^q\(26),
      O => int_length_r0(27)
    );
\int_length_r[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(28),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^q\(27),
      O => int_length_r0(28)
    );
\int_length_r[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(29),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^q\(28),
      O => int_length_r0(29)
    );
\int_length_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(2),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^q\(1),
      O => int_length_r0(2)
    );
\int_length_r[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(30),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^q\(29),
      O => int_length_r0(30)
    );
\int_length_r[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \int_length_r[31]_i_3_n_0\,
      I1 => \waddr_reg_n_0_[4]\,
      I2 => \waddr_reg_n_0_[3]\,
      I3 => \waddr_reg_n_0_[2]\,
      O => \int_length_r[31]_i_1_n_0\
    );
\int_length_r[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(31),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^q\(30),
      O => int_length_r0(31)
    );
\int_length_r[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEFFFFFFF"
    )
        port map (
      I0 => \waddr_reg_n_0_[0]\,
      I1 => \waddr_reg_n_0_[1]\,
      I2 => s_axi_control_WVALID,
      I3 => \^fsm_onehot_wstate_reg[1]_0\,
      I4 => \waddr_reg_n_0_[6]\,
      I5 => \waddr_reg_n_0_[5]\,
      O => \int_length_r[31]_i_3_n_0\
    );
\int_length_r[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(3),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^q\(2),
      O => int_length_r0(3)
    );
\int_length_r[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(4),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^q\(3),
      O => int_length_r0(4)
    );
\int_length_r[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(5),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^q\(4),
      O => int_length_r0(5)
    );
\int_length_r[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(6),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^q\(5),
      O => int_length_r0(6)
    );
\int_length_r[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(7),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^q\(6),
      O => int_length_r0(7)
    );
\int_length_r[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(8),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^q\(7),
      O => int_length_r0(8)
    );
\int_length_r[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(9),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^q\(8),
      O => int_length_r0(9)
    );
\int_length_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_length_r[31]_i_1_n_0\,
      D => int_length_r0(0),
      Q => length_r(0),
      R => areset
    );
\int_length_r_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_length_r[31]_i_1_n_0\,
      D => int_length_r0(10),
      Q => \^q\(9),
      R => areset
    );
\int_length_r_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_length_r[31]_i_1_n_0\,
      D => int_length_r0(11),
      Q => \^q\(10),
      R => areset
    );
\int_length_r_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_length_r[31]_i_1_n_0\,
      D => int_length_r0(12),
      Q => \^q\(11),
      R => areset
    );
\int_length_r_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_length_r[31]_i_1_n_0\,
      D => int_length_r0(13),
      Q => \^q\(12),
      R => areset
    );
\int_length_r_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_length_r[31]_i_1_n_0\,
      D => int_length_r0(14),
      Q => \^q\(13),
      R => areset
    );
\int_length_r_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_length_r[31]_i_1_n_0\,
      D => int_length_r0(15),
      Q => \^q\(14),
      R => areset
    );
\int_length_r_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_length_r[31]_i_1_n_0\,
      D => int_length_r0(16),
      Q => \^q\(15),
      R => areset
    );
\int_length_r_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_length_r[31]_i_1_n_0\,
      D => int_length_r0(17),
      Q => \^q\(16),
      R => areset
    );
\int_length_r_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_length_r[31]_i_1_n_0\,
      D => int_length_r0(18),
      Q => \^q\(17),
      R => areset
    );
\int_length_r_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_length_r[31]_i_1_n_0\,
      D => int_length_r0(19),
      Q => \^q\(18),
      R => areset
    );
\int_length_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_length_r[31]_i_1_n_0\,
      D => int_length_r0(1),
      Q => \^q\(0),
      R => areset
    );
\int_length_r_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_length_r[31]_i_1_n_0\,
      D => int_length_r0(20),
      Q => \^q\(19),
      R => areset
    );
\int_length_r_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_length_r[31]_i_1_n_0\,
      D => int_length_r0(21),
      Q => \^q\(20),
      R => areset
    );
\int_length_r_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_length_r[31]_i_1_n_0\,
      D => int_length_r0(22),
      Q => \^q\(21),
      R => areset
    );
\int_length_r_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_length_r[31]_i_1_n_0\,
      D => int_length_r0(23),
      Q => \^q\(22),
      R => areset
    );
\int_length_r_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_length_r[31]_i_1_n_0\,
      D => int_length_r0(24),
      Q => \^q\(23),
      R => areset
    );
\int_length_r_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_length_r[31]_i_1_n_0\,
      D => int_length_r0(25),
      Q => \^q\(24),
      R => areset
    );
\int_length_r_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_length_r[31]_i_1_n_0\,
      D => int_length_r0(26),
      Q => \^q\(25),
      R => areset
    );
\int_length_r_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_length_r[31]_i_1_n_0\,
      D => int_length_r0(27),
      Q => \^q\(26),
      R => areset
    );
\int_length_r_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_length_r[31]_i_1_n_0\,
      D => int_length_r0(28),
      Q => \^q\(27),
      R => areset
    );
\int_length_r_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_length_r[31]_i_1_n_0\,
      D => int_length_r0(29),
      Q => \^q\(28),
      R => areset
    );
\int_length_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_length_r[31]_i_1_n_0\,
      D => int_length_r0(2),
      Q => \^q\(1),
      R => areset
    );
\int_length_r_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_length_r[31]_i_1_n_0\,
      D => int_length_r0(30),
      Q => \^q\(29),
      R => areset
    );
\int_length_r_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_length_r[31]_i_1_n_0\,
      D => int_length_r0(31),
      Q => \^q\(30),
      R => areset
    );
\int_length_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_length_r[31]_i_1_n_0\,
      D => int_length_r0(3),
      Q => \^q\(2),
      R => areset
    );
\int_length_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_length_r[31]_i_1_n_0\,
      D => int_length_r0(4),
      Q => \^q\(3),
      R => areset
    );
\int_length_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_length_r[31]_i_1_n_0\,
      D => int_length_r0(5),
      Q => \^q\(4),
      R => areset
    );
\int_length_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_length_r[31]_i_1_n_0\,
      D => int_length_r0(6),
      Q => \^q\(5),
      R => areset
    );
\int_length_r_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_length_r[31]_i_1_n_0\,
      D => int_length_r0(7),
      Q => \^q\(6),
      R => areset
    );
\int_length_r_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_length_r[31]_i_1_n_0\,
      D => int_length_r0(8),
      Q => \^q\(7),
      R => areset
    );
\int_length_r_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_length_r[31]_i_1_n_0\,
      D => int_length_r0(9),
      Q => \^q\(8),
      R => areset
    );
\int_ro_in[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => s_axi_control_WSTRB(0),
      I2 => ro_in(0),
      O => int_ro_in_reg03_out(0)
    );
\int_ro_in[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(10),
      I1 => s_axi_control_WSTRB(1),
      I2 => ro_in(10),
      O => int_ro_in_reg03_out(10)
    );
\int_ro_in[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(11),
      I1 => s_axi_control_WSTRB(1),
      I2 => ro_in(11),
      O => int_ro_in_reg03_out(11)
    );
\int_ro_in[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(12),
      I1 => s_axi_control_WSTRB(1),
      I2 => ro_in(12),
      O => int_ro_in_reg03_out(12)
    );
\int_ro_in[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(13),
      I1 => s_axi_control_WSTRB(1),
      I2 => ro_in(13),
      O => int_ro_in_reg03_out(13)
    );
\int_ro_in[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(14),
      I1 => s_axi_control_WSTRB(1),
      I2 => ro_in(14),
      O => int_ro_in_reg03_out(14)
    );
\int_ro_in[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(15),
      I1 => s_axi_control_WSTRB(1),
      I2 => ro_in(15),
      O => int_ro_in_reg03_out(15)
    );
\int_ro_in[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(16),
      I1 => s_axi_control_WSTRB(2),
      I2 => ro_in(16),
      O => int_ro_in_reg03_out(16)
    );
\int_ro_in[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(17),
      I1 => s_axi_control_WSTRB(2),
      I2 => ro_in(17),
      O => int_ro_in_reg03_out(17)
    );
\int_ro_in[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(18),
      I1 => s_axi_control_WSTRB(2),
      I2 => ro_in(18),
      O => int_ro_in_reg03_out(18)
    );
\int_ro_in[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(19),
      I1 => s_axi_control_WSTRB(2),
      I2 => ro_in(19),
      O => int_ro_in_reg03_out(19)
    );
\int_ro_in[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(1),
      I1 => s_axi_control_WSTRB(0),
      I2 => ro_in(1),
      O => int_ro_in_reg03_out(1)
    );
\int_ro_in[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(20),
      I1 => s_axi_control_WSTRB(2),
      I2 => ro_in(20),
      O => int_ro_in_reg03_out(20)
    );
\int_ro_in[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(21),
      I1 => s_axi_control_WSTRB(2),
      I2 => ro_in(21),
      O => int_ro_in_reg03_out(21)
    );
\int_ro_in[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(22),
      I1 => s_axi_control_WSTRB(2),
      I2 => ro_in(22),
      O => int_ro_in_reg03_out(22)
    );
\int_ro_in[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(23),
      I1 => s_axi_control_WSTRB(2),
      I2 => ro_in(23),
      O => int_ro_in_reg03_out(23)
    );
\int_ro_in[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(24),
      I1 => s_axi_control_WSTRB(3),
      I2 => ro_in(24),
      O => int_ro_in_reg03_out(24)
    );
\int_ro_in[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(25),
      I1 => s_axi_control_WSTRB(3),
      I2 => ro_in(25),
      O => int_ro_in_reg03_out(25)
    );
\int_ro_in[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(26),
      I1 => s_axi_control_WSTRB(3),
      I2 => ro_in(26),
      O => int_ro_in_reg03_out(26)
    );
\int_ro_in[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(27),
      I1 => s_axi_control_WSTRB(3),
      I2 => ro_in(27),
      O => int_ro_in_reg03_out(27)
    );
\int_ro_in[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(28),
      I1 => s_axi_control_WSTRB(3),
      I2 => ro_in(28),
      O => int_ro_in_reg03_out(28)
    );
\int_ro_in[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(29),
      I1 => s_axi_control_WSTRB(3),
      I2 => ro_in(29),
      O => int_ro_in_reg03_out(29)
    );
\int_ro_in[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(2),
      I1 => s_axi_control_WSTRB(0),
      I2 => ro_in(2),
      O => int_ro_in_reg03_out(2)
    );
\int_ro_in[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(30),
      I1 => s_axi_control_WSTRB(3),
      I2 => ro_in(30),
      O => int_ro_in_reg03_out(30)
    );
\int_ro_in[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \waddr_reg_n_0_[2]\,
      I1 => \waddr_reg_n_0_[3]\,
      I2 => \int_length_r[31]_i_3_n_0\,
      I3 => \waddr_reg_n_0_[4]\,
      O => \int_ro_in[31]_i_1_n_0\
    );
\int_ro_in[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(31),
      I1 => s_axi_control_WSTRB(3),
      I2 => ro_in(31),
      O => int_ro_in_reg03_out(31)
    );
\int_ro_in[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => s_axi_control_WSTRB(0),
      I2 => ro_in(32),
      O => int_ro_in_reg0(0)
    );
\int_ro_in[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(1),
      I1 => s_axi_control_WSTRB(0),
      I2 => ro_in(33),
      O => int_ro_in_reg0(1)
    );
\int_ro_in[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(2),
      I1 => s_axi_control_WSTRB(0),
      I2 => ro_in(34),
      O => int_ro_in_reg0(2)
    );
\int_ro_in[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(3),
      I1 => s_axi_control_WSTRB(0),
      I2 => ro_in(35),
      O => int_ro_in_reg0(3)
    );
\int_ro_in[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(4),
      I1 => s_axi_control_WSTRB(0),
      I2 => ro_in(36),
      O => int_ro_in_reg0(4)
    );
\int_ro_in[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(5),
      I1 => s_axi_control_WSTRB(0),
      I2 => ro_in(37),
      O => int_ro_in_reg0(5)
    );
\int_ro_in[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(6),
      I1 => s_axi_control_WSTRB(0),
      I2 => ro_in(38),
      O => int_ro_in_reg0(6)
    );
\int_ro_in[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(7),
      I1 => s_axi_control_WSTRB(0),
      I2 => ro_in(39),
      O => int_ro_in_reg0(7)
    );
\int_ro_in[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(3),
      I1 => s_axi_control_WSTRB(0),
      I2 => ro_in(3),
      O => int_ro_in_reg03_out(3)
    );
\int_ro_in[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(8),
      I1 => s_axi_control_WSTRB(1),
      I2 => ro_in(40),
      O => int_ro_in_reg0(8)
    );
\int_ro_in[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(9),
      I1 => s_axi_control_WSTRB(1),
      I2 => ro_in(41),
      O => int_ro_in_reg0(9)
    );
\int_ro_in[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(10),
      I1 => s_axi_control_WSTRB(1),
      I2 => ro_in(42),
      O => int_ro_in_reg0(10)
    );
\int_ro_in[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(11),
      I1 => s_axi_control_WSTRB(1),
      I2 => ro_in(43),
      O => int_ro_in_reg0(11)
    );
\int_ro_in[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(12),
      I1 => s_axi_control_WSTRB(1),
      I2 => ro_in(44),
      O => int_ro_in_reg0(12)
    );
\int_ro_in[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(13),
      I1 => s_axi_control_WSTRB(1),
      I2 => ro_in(45),
      O => int_ro_in_reg0(13)
    );
\int_ro_in[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(14),
      I1 => s_axi_control_WSTRB(1),
      I2 => ro_in(46),
      O => int_ro_in_reg0(14)
    );
\int_ro_in[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(15),
      I1 => s_axi_control_WSTRB(1),
      I2 => ro_in(47),
      O => int_ro_in_reg0(15)
    );
\int_ro_in[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(16),
      I1 => s_axi_control_WSTRB(2),
      I2 => ro_in(48),
      O => int_ro_in_reg0(16)
    );
\int_ro_in[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(17),
      I1 => s_axi_control_WSTRB(2),
      I2 => ro_in(49),
      O => int_ro_in_reg0(17)
    );
\int_ro_in[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(4),
      I1 => s_axi_control_WSTRB(0),
      I2 => ro_in(4),
      O => int_ro_in_reg03_out(4)
    );
\int_ro_in[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(18),
      I1 => s_axi_control_WSTRB(2),
      I2 => ro_in(50),
      O => int_ro_in_reg0(18)
    );
\int_ro_in[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(19),
      I1 => s_axi_control_WSTRB(2),
      I2 => ro_in(51),
      O => int_ro_in_reg0(19)
    );
\int_ro_in[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(20),
      I1 => s_axi_control_WSTRB(2),
      I2 => ro_in(52),
      O => int_ro_in_reg0(20)
    );
\int_ro_in[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(21),
      I1 => s_axi_control_WSTRB(2),
      I2 => ro_in(53),
      O => int_ro_in_reg0(21)
    );
\int_ro_in[54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(22),
      I1 => s_axi_control_WSTRB(2),
      I2 => ro_in(54),
      O => int_ro_in_reg0(22)
    );
\int_ro_in[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(23),
      I1 => s_axi_control_WSTRB(2),
      I2 => ro_in(55),
      O => int_ro_in_reg0(23)
    );
\int_ro_in[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(24),
      I1 => s_axi_control_WSTRB(3),
      I2 => ro_in(56),
      O => int_ro_in_reg0(24)
    );
\int_ro_in[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(25),
      I1 => s_axi_control_WSTRB(3),
      I2 => ro_in(57),
      O => int_ro_in_reg0(25)
    );
\int_ro_in[58]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(26),
      I1 => s_axi_control_WSTRB(3),
      I2 => ro_in(58),
      O => int_ro_in_reg0(26)
    );
\int_ro_in[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(27),
      I1 => s_axi_control_WSTRB(3),
      I2 => ro_in(59),
      O => int_ro_in_reg0(27)
    );
\int_ro_in[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(5),
      I1 => s_axi_control_WSTRB(0),
      I2 => ro_in(5),
      O => int_ro_in_reg03_out(5)
    );
\int_ro_in[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(28),
      I1 => s_axi_control_WSTRB(3),
      I2 => ro_in(60),
      O => int_ro_in_reg0(28)
    );
\int_ro_in[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(29),
      I1 => s_axi_control_WSTRB(3),
      I2 => ro_in(61),
      O => int_ro_in_reg0(29)
    );
\int_ro_in[62]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(30),
      I1 => s_axi_control_WSTRB(3),
      I2 => ro_in(62),
      O => int_ro_in_reg0(30)
    );
\int_ro_in[63]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \int_length_r[31]_i_3_n_0\,
      I1 => \waddr_reg_n_0_[4]\,
      I2 => \waddr_reg_n_0_[3]\,
      I3 => \waddr_reg_n_0_[2]\,
      O => \int_ro_in[63]_i_1_n_0\
    );
\int_ro_in[63]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(31),
      I1 => s_axi_control_WSTRB(3),
      I2 => ro_in(63),
      O => int_ro_in_reg0(31)
    );
\int_ro_in[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(6),
      I1 => s_axi_control_WSTRB(0),
      I2 => ro_in(6),
      O => int_ro_in_reg03_out(6)
    );
\int_ro_in[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(7),
      I1 => s_axi_control_WSTRB(0),
      I2 => ro_in(7),
      O => int_ro_in_reg03_out(7)
    );
\int_ro_in[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(8),
      I1 => s_axi_control_WSTRB(1),
      I2 => ro_in(8),
      O => int_ro_in_reg03_out(8)
    );
\int_ro_in[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(9),
      I1 => s_axi_control_WSTRB(1),
      I2 => ro_in(9),
      O => int_ro_in_reg03_out(9)
    );
\int_ro_in_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ro_in[31]_i_1_n_0\,
      D => int_ro_in_reg03_out(0),
      Q => ro_in(0),
      R => areset
    );
\int_ro_in_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ro_in[31]_i_1_n_0\,
      D => int_ro_in_reg03_out(10),
      Q => ro_in(10),
      R => areset
    );
\int_ro_in_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ro_in[31]_i_1_n_0\,
      D => int_ro_in_reg03_out(11),
      Q => ro_in(11),
      R => areset
    );
\int_ro_in_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ro_in[31]_i_1_n_0\,
      D => int_ro_in_reg03_out(12),
      Q => ro_in(12),
      R => areset
    );
\int_ro_in_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ro_in[31]_i_1_n_0\,
      D => int_ro_in_reg03_out(13),
      Q => ro_in(13),
      R => areset
    );
\int_ro_in_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ro_in[31]_i_1_n_0\,
      D => int_ro_in_reg03_out(14),
      Q => ro_in(14),
      R => areset
    );
\int_ro_in_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ro_in[31]_i_1_n_0\,
      D => int_ro_in_reg03_out(15),
      Q => ro_in(15),
      R => areset
    );
\int_ro_in_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ro_in[31]_i_1_n_0\,
      D => int_ro_in_reg03_out(16),
      Q => ro_in(16),
      R => areset
    );
\int_ro_in_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ro_in[31]_i_1_n_0\,
      D => int_ro_in_reg03_out(17),
      Q => ro_in(17),
      R => areset
    );
\int_ro_in_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ro_in[31]_i_1_n_0\,
      D => int_ro_in_reg03_out(18),
      Q => ro_in(18),
      R => areset
    );
\int_ro_in_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ro_in[31]_i_1_n_0\,
      D => int_ro_in_reg03_out(19),
      Q => ro_in(19),
      R => areset
    );
\int_ro_in_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ro_in[31]_i_1_n_0\,
      D => int_ro_in_reg03_out(1),
      Q => ro_in(1),
      R => areset
    );
\int_ro_in_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ro_in[31]_i_1_n_0\,
      D => int_ro_in_reg03_out(20),
      Q => ro_in(20),
      R => areset
    );
\int_ro_in_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ro_in[31]_i_1_n_0\,
      D => int_ro_in_reg03_out(21),
      Q => ro_in(21),
      R => areset
    );
\int_ro_in_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ro_in[31]_i_1_n_0\,
      D => int_ro_in_reg03_out(22),
      Q => ro_in(22),
      R => areset
    );
\int_ro_in_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ro_in[31]_i_1_n_0\,
      D => int_ro_in_reg03_out(23),
      Q => ro_in(23),
      R => areset
    );
\int_ro_in_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ro_in[31]_i_1_n_0\,
      D => int_ro_in_reg03_out(24),
      Q => ro_in(24),
      R => areset
    );
\int_ro_in_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ro_in[31]_i_1_n_0\,
      D => int_ro_in_reg03_out(25),
      Q => ro_in(25),
      R => areset
    );
\int_ro_in_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ro_in[31]_i_1_n_0\,
      D => int_ro_in_reg03_out(26),
      Q => ro_in(26),
      R => areset
    );
\int_ro_in_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ro_in[31]_i_1_n_0\,
      D => int_ro_in_reg03_out(27),
      Q => ro_in(27),
      R => areset
    );
\int_ro_in_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ro_in[31]_i_1_n_0\,
      D => int_ro_in_reg03_out(28),
      Q => ro_in(28),
      R => areset
    );
\int_ro_in_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ro_in[31]_i_1_n_0\,
      D => int_ro_in_reg03_out(29),
      Q => ro_in(29),
      R => areset
    );
\int_ro_in_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ro_in[31]_i_1_n_0\,
      D => int_ro_in_reg03_out(2),
      Q => ro_in(2),
      R => areset
    );
\int_ro_in_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ro_in[31]_i_1_n_0\,
      D => int_ro_in_reg03_out(30),
      Q => ro_in(30),
      R => areset
    );
\int_ro_in_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ro_in[31]_i_1_n_0\,
      D => int_ro_in_reg03_out(31),
      Q => ro_in(31),
      R => areset
    );
\int_ro_in_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ro_in[63]_i_1_n_0\,
      D => int_ro_in_reg0(0),
      Q => ro_in(32),
      R => areset
    );
\int_ro_in_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ro_in[63]_i_1_n_0\,
      D => int_ro_in_reg0(1),
      Q => ro_in(33),
      R => areset
    );
\int_ro_in_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ro_in[63]_i_1_n_0\,
      D => int_ro_in_reg0(2),
      Q => ro_in(34),
      R => areset
    );
\int_ro_in_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ro_in[63]_i_1_n_0\,
      D => int_ro_in_reg0(3),
      Q => ro_in(35),
      R => areset
    );
\int_ro_in_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ro_in[63]_i_1_n_0\,
      D => int_ro_in_reg0(4),
      Q => ro_in(36),
      R => areset
    );
\int_ro_in_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ro_in[63]_i_1_n_0\,
      D => int_ro_in_reg0(5),
      Q => ro_in(37),
      R => areset
    );
\int_ro_in_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ro_in[63]_i_1_n_0\,
      D => int_ro_in_reg0(6),
      Q => ro_in(38),
      R => areset
    );
\int_ro_in_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ro_in[63]_i_1_n_0\,
      D => int_ro_in_reg0(7),
      Q => ro_in(39),
      R => areset
    );
\int_ro_in_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ro_in[31]_i_1_n_0\,
      D => int_ro_in_reg03_out(3),
      Q => ro_in(3),
      R => areset
    );
\int_ro_in_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ro_in[63]_i_1_n_0\,
      D => int_ro_in_reg0(8),
      Q => ro_in(40),
      R => areset
    );
\int_ro_in_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ro_in[63]_i_1_n_0\,
      D => int_ro_in_reg0(9),
      Q => ro_in(41),
      R => areset
    );
\int_ro_in_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ro_in[63]_i_1_n_0\,
      D => int_ro_in_reg0(10),
      Q => ro_in(42),
      R => areset
    );
\int_ro_in_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ro_in[63]_i_1_n_0\,
      D => int_ro_in_reg0(11),
      Q => ro_in(43),
      R => areset
    );
\int_ro_in_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ro_in[63]_i_1_n_0\,
      D => int_ro_in_reg0(12),
      Q => ro_in(44),
      R => areset
    );
\int_ro_in_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ro_in[63]_i_1_n_0\,
      D => int_ro_in_reg0(13),
      Q => ro_in(45),
      R => areset
    );
\int_ro_in_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ro_in[63]_i_1_n_0\,
      D => int_ro_in_reg0(14),
      Q => ro_in(46),
      R => areset
    );
\int_ro_in_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ro_in[63]_i_1_n_0\,
      D => int_ro_in_reg0(15),
      Q => ro_in(47),
      R => areset
    );
\int_ro_in_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ro_in[63]_i_1_n_0\,
      D => int_ro_in_reg0(16),
      Q => ro_in(48),
      R => areset
    );
\int_ro_in_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ro_in[63]_i_1_n_0\,
      D => int_ro_in_reg0(17),
      Q => ro_in(49),
      R => areset
    );
\int_ro_in_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ro_in[31]_i_1_n_0\,
      D => int_ro_in_reg03_out(4),
      Q => ro_in(4),
      R => areset
    );
\int_ro_in_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ro_in[63]_i_1_n_0\,
      D => int_ro_in_reg0(18),
      Q => ro_in(50),
      R => areset
    );
\int_ro_in_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ro_in[63]_i_1_n_0\,
      D => int_ro_in_reg0(19),
      Q => ro_in(51),
      R => areset
    );
\int_ro_in_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ro_in[63]_i_1_n_0\,
      D => int_ro_in_reg0(20),
      Q => ro_in(52),
      R => areset
    );
\int_ro_in_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ro_in[63]_i_1_n_0\,
      D => int_ro_in_reg0(21),
      Q => ro_in(53),
      R => areset
    );
\int_ro_in_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ro_in[63]_i_1_n_0\,
      D => int_ro_in_reg0(22),
      Q => ro_in(54),
      R => areset
    );
\int_ro_in_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ro_in[63]_i_1_n_0\,
      D => int_ro_in_reg0(23),
      Q => ro_in(55),
      R => areset
    );
\int_ro_in_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ro_in[63]_i_1_n_0\,
      D => int_ro_in_reg0(24),
      Q => ro_in(56),
      R => areset
    );
\int_ro_in_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ro_in[63]_i_1_n_0\,
      D => int_ro_in_reg0(25),
      Q => ro_in(57),
      R => areset
    );
\int_ro_in_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ro_in[63]_i_1_n_0\,
      D => int_ro_in_reg0(26),
      Q => ro_in(58),
      R => areset
    );
\int_ro_in_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ro_in[63]_i_1_n_0\,
      D => int_ro_in_reg0(27),
      Q => ro_in(59),
      R => areset
    );
\int_ro_in_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ro_in[31]_i_1_n_0\,
      D => int_ro_in_reg03_out(5),
      Q => ro_in(5),
      R => areset
    );
\int_ro_in_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ro_in[63]_i_1_n_0\,
      D => int_ro_in_reg0(28),
      Q => ro_in(60),
      R => areset
    );
\int_ro_in_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ro_in[63]_i_1_n_0\,
      D => int_ro_in_reg0(29),
      Q => ro_in(61),
      R => areset
    );
\int_ro_in_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ro_in[63]_i_1_n_0\,
      D => int_ro_in_reg0(30),
      Q => ro_in(62),
      R => areset
    );
\int_ro_in_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ro_in[63]_i_1_n_0\,
      D => int_ro_in_reg0(31),
      Q => ro_in(63),
      R => areset
    );
\int_ro_in_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ro_in[31]_i_1_n_0\,
      D => int_ro_in_reg03_out(6),
      Q => ro_in(6),
      R => areset
    );
\int_ro_in_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ro_in[31]_i_1_n_0\,
      D => int_ro_in_reg03_out(7),
      Q => ro_in(7),
      R => areset
    );
\int_ro_in_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ro_in[31]_i_1_n_0\,
      D => int_ro_in_reg03_out(8),
      Q => ro_in(8),
      R => areset
    );
\int_ro_in_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ro_in[31]_i_1_n_0\,
      D => int_ro_in_reg03_out(9),
      Q => ro_in(9),
      R => areset
    );
\int_ro_out[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => s_axi_control_WSTRB(0),
      I2 => ro_out(0),
      O => int_ro_out_reg01_out(0)
    );
\int_ro_out[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(10),
      I1 => s_axi_control_WSTRB(1),
      I2 => ro_out(10),
      O => int_ro_out_reg01_out(10)
    );
\int_ro_out[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(11),
      I1 => s_axi_control_WSTRB(1),
      I2 => ro_out(11),
      O => int_ro_out_reg01_out(11)
    );
\int_ro_out[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(12),
      I1 => s_axi_control_WSTRB(1),
      I2 => ro_out(12),
      O => int_ro_out_reg01_out(12)
    );
\int_ro_out[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(13),
      I1 => s_axi_control_WSTRB(1),
      I2 => ro_out(13),
      O => int_ro_out_reg01_out(13)
    );
\int_ro_out[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(14),
      I1 => s_axi_control_WSTRB(1),
      I2 => ro_out(14),
      O => int_ro_out_reg01_out(14)
    );
\int_ro_out[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(15),
      I1 => s_axi_control_WSTRB(1),
      I2 => ro_out(15),
      O => int_ro_out_reg01_out(15)
    );
\int_ro_out[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(16),
      I1 => s_axi_control_WSTRB(2),
      I2 => ro_out(16),
      O => int_ro_out_reg01_out(16)
    );
\int_ro_out[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(17),
      I1 => s_axi_control_WSTRB(2),
      I2 => ro_out(17),
      O => int_ro_out_reg01_out(17)
    );
\int_ro_out[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(18),
      I1 => s_axi_control_WSTRB(2),
      I2 => ro_out(18),
      O => int_ro_out_reg01_out(18)
    );
\int_ro_out[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(19),
      I1 => s_axi_control_WSTRB(2),
      I2 => ro_out(19),
      O => int_ro_out_reg01_out(19)
    );
\int_ro_out[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(1),
      I1 => s_axi_control_WSTRB(0),
      I2 => ro_out(1),
      O => int_ro_out_reg01_out(1)
    );
\int_ro_out[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(20),
      I1 => s_axi_control_WSTRB(2),
      I2 => ro_out(20),
      O => int_ro_out_reg01_out(20)
    );
\int_ro_out[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(21),
      I1 => s_axi_control_WSTRB(2),
      I2 => ro_out(21),
      O => int_ro_out_reg01_out(21)
    );
\int_ro_out[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(22),
      I1 => s_axi_control_WSTRB(2),
      I2 => ro_out(22),
      O => int_ro_out_reg01_out(22)
    );
\int_ro_out[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(23),
      I1 => s_axi_control_WSTRB(2),
      I2 => ro_out(23),
      O => int_ro_out_reg01_out(23)
    );
\int_ro_out[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(24),
      I1 => s_axi_control_WSTRB(3),
      I2 => ro_out(24),
      O => int_ro_out_reg01_out(24)
    );
\int_ro_out[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(25),
      I1 => s_axi_control_WSTRB(3),
      I2 => ro_out(25),
      O => int_ro_out_reg01_out(25)
    );
\int_ro_out[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(26),
      I1 => s_axi_control_WSTRB(3),
      I2 => ro_out(26),
      O => int_ro_out_reg01_out(26)
    );
\int_ro_out[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(27),
      I1 => s_axi_control_WSTRB(3),
      I2 => ro_out(27),
      O => int_ro_out_reg01_out(27)
    );
\int_ro_out[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(28),
      I1 => s_axi_control_WSTRB(3),
      I2 => ro_out(28),
      O => int_ro_out_reg01_out(28)
    );
\int_ro_out[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(29),
      I1 => s_axi_control_WSTRB(3),
      I2 => ro_out(29),
      O => int_ro_out_reg01_out(29)
    );
\int_ro_out[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(2),
      I1 => s_axi_control_WSTRB(0),
      I2 => ro_out(2),
      O => int_ro_out_reg01_out(2)
    );
\int_ro_out[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(30),
      I1 => s_axi_control_WSTRB(3),
      I2 => ro_out(30),
      O => int_ro_out_reg01_out(30)
    );
\int_ro_out[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \int_length_r[31]_i_3_n_0\,
      I1 => \waddr_reg_n_0_[4]\,
      I2 => \waddr_reg_n_0_[3]\,
      I3 => \waddr_reg_n_0_[2]\,
      O => \int_ro_out[31]_i_1_n_0\
    );
\int_ro_out[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(31),
      I1 => s_axi_control_WSTRB(3),
      I2 => ro_out(31),
      O => int_ro_out_reg01_out(31)
    );
\int_ro_out[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => s_axi_control_WSTRB(0),
      I2 => ro_out(32),
      O => int_ro_out_reg0(0)
    );
\int_ro_out[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(1),
      I1 => s_axi_control_WSTRB(0),
      I2 => ro_out(33),
      O => int_ro_out_reg0(1)
    );
\int_ro_out[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(2),
      I1 => s_axi_control_WSTRB(0),
      I2 => ro_out(34),
      O => int_ro_out_reg0(2)
    );
\int_ro_out[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(3),
      I1 => s_axi_control_WSTRB(0),
      I2 => ro_out(35),
      O => int_ro_out_reg0(3)
    );
\int_ro_out[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(4),
      I1 => s_axi_control_WSTRB(0),
      I2 => ro_out(36),
      O => int_ro_out_reg0(4)
    );
\int_ro_out[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(5),
      I1 => s_axi_control_WSTRB(0),
      I2 => ro_out(37),
      O => int_ro_out_reg0(5)
    );
\int_ro_out[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(6),
      I1 => s_axi_control_WSTRB(0),
      I2 => ro_out(38),
      O => int_ro_out_reg0(6)
    );
\int_ro_out[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(7),
      I1 => s_axi_control_WSTRB(0),
      I2 => ro_out(39),
      O => int_ro_out_reg0(7)
    );
\int_ro_out[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(3),
      I1 => s_axi_control_WSTRB(0),
      I2 => ro_out(3),
      O => int_ro_out_reg01_out(3)
    );
\int_ro_out[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(8),
      I1 => s_axi_control_WSTRB(1),
      I2 => ro_out(40),
      O => int_ro_out_reg0(8)
    );
\int_ro_out[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(9),
      I1 => s_axi_control_WSTRB(1),
      I2 => ro_out(41),
      O => int_ro_out_reg0(9)
    );
\int_ro_out[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(10),
      I1 => s_axi_control_WSTRB(1),
      I2 => ro_out(42),
      O => int_ro_out_reg0(10)
    );
\int_ro_out[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(11),
      I1 => s_axi_control_WSTRB(1),
      I2 => ro_out(43),
      O => int_ro_out_reg0(11)
    );
\int_ro_out[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(12),
      I1 => s_axi_control_WSTRB(1),
      I2 => ro_out(44),
      O => int_ro_out_reg0(12)
    );
\int_ro_out[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(13),
      I1 => s_axi_control_WSTRB(1),
      I2 => ro_out(45),
      O => int_ro_out_reg0(13)
    );
\int_ro_out[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(14),
      I1 => s_axi_control_WSTRB(1),
      I2 => ro_out(46),
      O => int_ro_out_reg0(14)
    );
\int_ro_out[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(15),
      I1 => s_axi_control_WSTRB(1),
      I2 => ro_out(47),
      O => int_ro_out_reg0(15)
    );
\int_ro_out[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(16),
      I1 => s_axi_control_WSTRB(2),
      I2 => ro_out(48),
      O => int_ro_out_reg0(16)
    );
\int_ro_out[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(17),
      I1 => s_axi_control_WSTRB(2),
      I2 => ro_out(49),
      O => int_ro_out_reg0(17)
    );
\int_ro_out[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(4),
      I1 => s_axi_control_WSTRB(0),
      I2 => ro_out(4),
      O => int_ro_out_reg01_out(4)
    );
\int_ro_out[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(18),
      I1 => s_axi_control_WSTRB(2),
      I2 => ro_out(50),
      O => int_ro_out_reg0(18)
    );
\int_ro_out[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(19),
      I1 => s_axi_control_WSTRB(2),
      I2 => ro_out(51),
      O => int_ro_out_reg0(19)
    );
\int_ro_out[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(20),
      I1 => s_axi_control_WSTRB(2),
      I2 => ro_out(52),
      O => int_ro_out_reg0(20)
    );
\int_ro_out[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(21),
      I1 => s_axi_control_WSTRB(2),
      I2 => ro_out(53),
      O => int_ro_out_reg0(21)
    );
\int_ro_out[54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(22),
      I1 => s_axi_control_WSTRB(2),
      I2 => ro_out(54),
      O => int_ro_out_reg0(22)
    );
\int_ro_out[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(23),
      I1 => s_axi_control_WSTRB(2),
      I2 => ro_out(55),
      O => int_ro_out_reg0(23)
    );
\int_ro_out[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(24),
      I1 => s_axi_control_WSTRB(3),
      I2 => ro_out(56),
      O => int_ro_out_reg0(24)
    );
\int_ro_out[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(25),
      I1 => s_axi_control_WSTRB(3),
      I2 => ro_out(57),
      O => int_ro_out_reg0(25)
    );
\int_ro_out[58]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(26),
      I1 => s_axi_control_WSTRB(3),
      I2 => ro_out(58),
      O => int_ro_out_reg0(26)
    );
\int_ro_out[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(27),
      I1 => s_axi_control_WSTRB(3),
      I2 => ro_out(59),
      O => int_ro_out_reg0(27)
    );
\int_ro_out[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(5),
      I1 => s_axi_control_WSTRB(0),
      I2 => ro_out(5),
      O => int_ro_out_reg01_out(5)
    );
\int_ro_out[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(28),
      I1 => s_axi_control_WSTRB(3),
      I2 => ro_out(60),
      O => int_ro_out_reg0(28)
    );
\int_ro_out[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(29),
      I1 => s_axi_control_WSTRB(3),
      I2 => ro_out(61),
      O => int_ro_out_reg0(29)
    );
\int_ro_out[62]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(30),
      I1 => s_axi_control_WSTRB(3),
      I2 => ro_out(62),
      O => int_ro_out_reg0(30)
    );
\int_ro_out[63]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \waddr_reg_n_0_[2]\,
      I1 => \waddr_reg_n_0_[3]\,
      I2 => \int_length_r[31]_i_3_n_0\,
      I3 => \waddr_reg_n_0_[4]\,
      O => \int_ro_out[63]_i_1_n_0\
    );
\int_ro_out[63]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(31),
      I1 => s_axi_control_WSTRB(3),
      I2 => ro_out(63),
      O => int_ro_out_reg0(31)
    );
\int_ro_out[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(6),
      I1 => s_axi_control_WSTRB(0),
      I2 => ro_out(6),
      O => int_ro_out_reg01_out(6)
    );
\int_ro_out[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(7),
      I1 => s_axi_control_WSTRB(0),
      I2 => ro_out(7),
      O => int_ro_out_reg01_out(7)
    );
\int_ro_out[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(8),
      I1 => s_axi_control_WSTRB(1),
      I2 => ro_out(8),
      O => int_ro_out_reg01_out(8)
    );
\int_ro_out[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(9),
      I1 => s_axi_control_WSTRB(1),
      I2 => ro_out(9),
      O => int_ro_out_reg01_out(9)
    );
\int_ro_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ro_out[31]_i_1_n_0\,
      D => int_ro_out_reg01_out(0),
      Q => ro_out(0),
      R => areset
    );
\int_ro_out_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ro_out[31]_i_1_n_0\,
      D => int_ro_out_reg01_out(10),
      Q => ro_out(10),
      R => areset
    );
\int_ro_out_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ro_out[31]_i_1_n_0\,
      D => int_ro_out_reg01_out(11),
      Q => ro_out(11),
      R => areset
    );
\int_ro_out_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ro_out[31]_i_1_n_0\,
      D => int_ro_out_reg01_out(12),
      Q => ro_out(12),
      R => areset
    );
\int_ro_out_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ro_out[31]_i_1_n_0\,
      D => int_ro_out_reg01_out(13),
      Q => ro_out(13),
      R => areset
    );
\int_ro_out_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ro_out[31]_i_1_n_0\,
      D => int_ro_out_reg01_out(14),
      Q => ro_out(14),
      R => areset
    );
\int_ro_out_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ro_out[31]_i_1_n_0\,
      D => int_ro_out_reg01_out(15),
      Q => ro_out(15),
      R => areset
    );
\int_ro_out_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ro_out[31]_i_1_n_0\,
      D => int_ro_out_reg01_out(16),
      Q => ro_out(16),
      R => areset
    );
\int_ro_out_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ro_out[31]_i_1_n_0\,
      D => int_ro_out_reg01_out(17),
      Q => ro_out(17),
      R => areset
    );
\int_ro_out_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ro_out[31]_i_1_n_0\,
      D => int_ro_out_reg01_out(18),
      Q => ro_out(18),
      R => areset
    );
\int_ro_out_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ro_out[31]_i_1_n_0\,
      D => int_ro_out_reg01_out(19),
      Q => ro_out(19),
      R => areset
    );
\int_ro_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ro_out[31]_i_1_n_0\,
      D => int_ro_out_reg01_out(1),
      Q => ro_out(1),
      R => areset
    );
\int_ro_out_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ro_out[31]_i_1_n_0\,
      D => int_ro_out_reg01_out(20),
      Q => ro_out(20),
      R => areset
    );
\int_ro_out_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ro_out[31]_i_1_n_0\,
      D => int_ro_out_reg01_out(21),
      Q => ro_out(21),
      R => areset
    );
\int_ro_out_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ro_out[31]_i_1_n_0\,
      D => int_ro_out_reg01_out(22),
      Q => ro_out(22),
      R => areset
    );
\int_ro_out_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ro_out[31]_i_1_n_0\,
      D => int_ro_out_reg01_out(23),
      Q => ro_out(23),
      R => areset
    );
\int_ro_out_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ro_out[31]_i_1_n_0\,
      D => int_ro_out_reg01_out(24),
      Q => ro_out(24),
      R => areset
    );
\int_ro_out_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ro_out[31]_i_1_n_0\,
      D => int_ro_out_reg01_out(25),
      Q => ro_out(25),
      R => areset
    );
\int_ro_out_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ro_out[31]_i_1_n_0\,
      D => int_ro_out_reg01_out(26),
      Q => ro_out(26),
      R => areset
    );
\int_ro_out_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ro_out[31]_i_1_n_0\,
      D => int_ro_out_reg01_out(27),
      Q => ro_out(27),
      R => areset
    );
\int_ro_out_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ro_out[31]_i_1_n_0\,
      D => int_ro_out_reg01_out(28),
      Q => ro_out(28),
      R => areset
    );
\int_ro_out_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ro_out[31]_i_1_n_0\,
      D => int_ro_out_reg01_out(29),
      Q => ro_out(29),
      R => areset
    );
\int_ro_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ro_out[31]_i_1_n_0\,
      D => int_ro_out_reg01_out(2),
      Q => ro_out(2),
      R => areset
    );
\int_ro_out_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ro_out[31]_i_1_n_0\,
      D => int_ro_out_reg01_out(30),
      Q => ro_out(30),
      R => areset
    );
\int_ro_out_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ro_out[31]_i_1_n_0\,
      D => int_ro_out_reg01_out(31),
      Q => ro_out(31),
      R => areset
    );
\int_ro_out_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ro_out[63]_i_1_n_0\,
      D => int_ro_out_reg0(0),
      Q => ro_out(32),
      R => areset
    );
\int_ro_out_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ro_out[63]_i_1_n_0\,
      D => int_ro_out_reg0(1),
      Q => ro_out(33),
      R => areset
    );
\int_ro_out_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ro_out[63]_i_1_n_0\,
      D => int_ro_out_reg0(2),
      Q => ro_out(34),
      R => areset
    );
\int_ro_out_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ro_out[63]_i_1_n_0\,
      D => int_ro_out_reg0(3),
      Q => ro_out(35),
      R => areset
    );
\int_ro_out_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ro_out[63]_i_1_n_0\,
      D => int_ro_out_reg0(4),
      Q => ro_out(36),
      R => areset
    );
\int_ro_out_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ro_out[63]_i_1_n_0\,
      D => int_ro_out_reg0(5),
      Q => ro_out(37),
      R => areset
    );
\int_ro_out_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ro_out[63]_i_1_n_0\,
      D => int_ro_out_reg0(6),
      Q => ro_out(38),
      R => areset
    );
\int_ro_out_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ro_out[63]_i_1_n_0\,
      D => int_ro_out_reg0(7),
      Q => ro_out(39),
      R => areset
    );
\int_ro_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ro_out[31]_i_1_n_0\,
      D => int_ro_out_reg01_out(3),
      Q => ro_out(3),
      R => areset
    );
\int_ro_out_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ro_out[63]_i_1_n_0\,
      D => int_ro_out_reg0(8),
      Q => ro_out(40),
      R => areset
    );
\int_ro_out_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ro_out[63]_i_1_n_0\,
      D => int_ro_out_reg0(9),
      Q => ro_out(41),
      R => areset
    );
\int_ro_out_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ro_out[63]_i_1_n_0\,
      D => int_ro_out_reg0(10),
      Q => ro_out(42),
      R => areset
    );
\int_ro_out_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ro_out[63]_i_1_n_0\,
      D => int_ro_out_reg0(11),
      Q => ro_out(43),
      R => areset
    );
\int_ro_out_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ro_out[63]_i_1_n_0\,
      D => int_ro_out_reg0(12),
      Q => ro_out(44),
      R => areset
    );
\int_ro_out_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ro_out[63]_i_1_n_0\,
      D => int_ro_out_reg0(13),
      Q => ro_out(45),
      R => areset
    );
\int_ro_out_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ro_out[63]_i_1_n_0\,
      D => int_ro_out_reg0(14),
      Q => ro_out(46),
      R => areset
    );
\int_ro_out_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ro_out[63]_i_1_n_0\,
      D => int_ro_out_reg0(15),
      Q => ro_out(47),
      R => areset
    );
\int_ro_out_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ro_out[63]_i_1_n_0\,
      D => int_ro_out_reg0(16),
      Q => ro_out(48),
      R => areset
    );
\int_ro_out_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ro_out[63]_i_1_n_0\,
      D => int_ro_out_reg0(17),
      Q => ro_out(49),
      R => areset
    );
\int_ro_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ro_out[31]_i_1_n_0\,
      D => int_ro_out_reg01_out(4),
      Q => ro_out(4),
      R => areset
    );
\int_ro_out_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ro_out[63]_i_1_n_0\,
      D => int_ro_out_reg0(18),
      Q => ro_out(50),
      R => areset
    );
\int_ro_out_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ro_out[63]_i_1_n_0\,
      D => int_ro_out_reg0(19),
      Q => ro_out(51),
      R => areset
    );
\int_ro_out_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ro_out[63]_i_1_n_0\,
      D => int_ro_out_reg0(20),
      Q => ro_out(52),
      R => areset
    );
\int_ro_out_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ro_out[63]_i_1_n_0\,
      D => int_ro_out_reg0(21),
      Q => ro_out(53),
      R => areset
    );
\int_ro_out_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ro_out[63]_i_1_n_0\,
      D => int_ro_out_reg0(22),
      Q => ro_out(54),
      R => areset
    );
\int_ro_out_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ro_out[63]_i_1_n_0\,
      D => int_ro_out_reg0(23),
      Q => ro_out(55),
      R => areset
    );
\int_ro_out_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ro_out[63]_i_1_n_0\,
      D => int_ro_out_reg0(24),
      Q => ro_out(56),
      R => areset
    );
\int_ro_out_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ro_out[63]_i_1_n_0\,
      D => int_ro_out_reg0(25),
      Q => ro_out(57),
      R => areset
    );
\int_ro_out_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ro_out[63]_i_1_n_0\,
      D => int_ro_out_reg0(26),
      Q => ro_out(58),
      R => areset
    );
\int_ro_out_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ro_out[63]_i_1_n_0\,
      D => int_ro_out_reg0(27),
      Q => ro_out(59),
      R => areset
    );
\int_ro_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ro_out[31]_i_1_n_0\,
      D => int_ro_out_reg01_out(5),
      Q => ro_out(5),
      R => areset
    );
\int_ro_out_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ro_out[63]_i_1_n_0\,
      D => int_ro_out_reg0(28),
      Q => ro_out(60),
      R => areset
    );
\int_ro_out_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ro_out[63]_i_1_n_0\,
      D => int_ro_out_reg0(29),
      Q => ro_out(61),
      R => areset
    );
\int_ro_out_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ro_out[63]_i_1_n_0\,
      D => int_ro_out_reg0(30),
      Q => ro_out(62),
      R => areset
    );
\int_ro_out_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ro_out[63]_i_1_n_0\,
      D => int_ro_out_reg0(31),
      Q => ro_out(63),
      R => areset
    );
\int_ro_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ro_out[31]_i_1_n_0\,
      D => int_ro_out_reg01_out(6),
      Q => ro_out(6),
      R => areset
    );
\int_ro_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ro_out[31]_i_1_n_0\,
      D => int_ro_out_reg01_out(7),
      Q => ro_out(7),
      R => areset
    );
\int_ro_out_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ro_out[31]_i_1_n_0\,
      D => int_ro_out_reg01_out(8),
      Q => ro_out(8),
      R => areset
    );
\int_ro_out_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ro_out[31]_i_1_n_0\,
      D => int_ro_out_reg01_out(9),
      Q => ro_out(9),
      R => areset
    );
interrupt_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => int_gie_reg_n_0,
      I1 => p_1_in,
      I2 => \int_isr_reg_n_0_[0]\,
      O => interrupt
    );
\num_transactions[15]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(22),
      O => \num_transactions[15]_i_2_n_0\
    );
\num_transactions[15]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(21),
      O => \num_transactions[15]_i_3_n_0\
    );
\num_transactions[15]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(20),
      O => \num_transactions[15]_i_4_n_0\
    );
\num_transactions[15]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(19),
      O => \num_transactions[15]_i_5_n_0\
    );
\num_transactions[15]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(18),
      O => \num_transactions[15]_i_6_n_0\
    );
\num_transactions[15]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(17),
      O => \num_transactions[15]_i_7_n_0\
    );
\num_transactions[15]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(16),
      O => \num_transactions[15]_i_8_n_0\
    );
\num_transactions[15]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(15),
      O => \num_transactions[15]_i_9_n_0\
    );
\num_transactions[23]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(30),
      O => \num_transactions[23]_i_2_n_0\
    );
\num_transactions[23]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(29),
      O => \num_transactions[23]_i_3_n_0\
    );
\num_transactions[23]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(28),
      O => \num_transactions[23]_i_4_n_0\
    );
\num_transactions[23]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(27),
      O => \num_transactions[23]_i_5_n_0\
    );
\num_transactions[23]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(26),
      O => \num_transactions[23]_i_6_n_0\
    );
\num_transactions[23]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(25),
      O => \num_transactions[23]_i_7_n_0\
    );
\num_transactions[23]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(24),
      O => \num_transactions[23]_i_8_n_0\
    );
\num_transactions[23]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(23),
      O => \num_transactions[23]_i_9_n_0\
    );
\num_transactions[7]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(14),
      O => \num_transactions[7]_i_2_n_0\
    );
\num_transactions[7]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(13),
      O => \num_transactions[7]_i_3_n_0\
    );
\num_transactions[7]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(12),
      O => \num_transactions[7]_i_4_n_0\
    );
\num_transactions[7]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(11),
      O => \num_transactions[7]_i_5_n_0\
    );
\num_transactions[7]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(10),
      O => \num_transactions[7]_i_6_n_0\
    );
\num_transactions[7]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(9),
      O => \num_transactions[7]_i_7_n_0\
    );
\num_transactions[7]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(8),
      O => \num_transactions[7]_i_8_n_0\
    );
\num_transactions[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555556"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(4),
      I2 => \^q\(3),
      I3 => \final_burst_len[7]_i_2_n_0\,
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \num_transactions[7]_i_9_n_0\
    );
\num_transactions_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \num_transactions_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \num_transactions_reg[15]_i_1_n_0\,
      CO(6) => \num_transactions_reg[15]_i_1_n_1\,
      CO(5) => \num_transactions_reg[15]_i_1_n_2\,
      CO(4) => \num_transactions_reg[15]_i_1_n_3\,
      CO(3) => \num_transactions_reg[15]_i_1_n_4\,
      CO(2) => \num_transactions_reg[15]_i_1_n_5\,
      CO(1) => \num_transactions_reg[15]_i_1_n_6\,
      CO(0) => \num_transactions_reg[15]_i_1_n_7\,
      DI(7 downto 0) => \^q\(22 downto 15),
      O(7 downto 0) => \int_length_r_reg[30]_0\(15 downto 8),
      S(7) => \num_transactions[15]_i_2_n_0\,
      S(6) => \num_transactions[15]_i_3_n_0\,
      S(5) => \num_transactions[15]_i_4_n_0\,
      S(4) => \num_transactions[15]_i_5_n_0\,
      S(3) => \num_transactions[15]_i_6_n_0\,
      S(2) => \num_transactions[15]_i_7_n_0\,
      S(1) => \num_transactions[15]_i_8_n_0\,
      S(0) => \num_transactions[15]_i_9_n_0\
    );
\num_transactions_reg[23]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \num_transactions_reg[15]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_num_transactions_reg[23]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \num_transactions_reg[23]_i_1_n_1\,
      CO(5) => \num_transactions_reg[23]_i_1_n_2\,
      CO(4) => \num_transactions_reg[23]_i_1_n_3\,
      CO(3) => \num_transactions_reg[23]_i_1_n_4\,
      CO(2) => \num_transactions_reg[23]_i_1_n_5\,
      CO(1) => \num_transactions_reg[23]_i_1_n_6\,
      CO(0) => \num_transactions_reg[23]_i_1_n_7\,
      DI(7) => '0',
      DI(6 downto 0) => \^q\(29 downto 23),
      O(7 downto 0) => \int_length_r_reg[30]_0\(23 downto 16),
      S(7) => \num_transactions[23]_i_2_n_0\,
      S(6) => \num_transactions[23]_i_3_n_0\,
      S(5) => \num_transactions[23]_i_4_n_0\,
      S(4) => \num_transactions[23]_i_5_n_0\,
      S(3) => \num_transactions[23]_i_6_n_0\,
      S(2) => \num_transactions[23]_i_7_n_0\,
      S(1) => \num_transactions[23]_i_8_n_0\,
      S(0) => \num_transactions[23]_i_9_n_0\
    );
\num_transactions_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \num_transactions_reg[7]_i_1_n_0\,
      CO(6) => \num_transactions_reg[7]_i_1_n_1\,
      CO(5) => \num_transactions_reg[7]_i_1_n_2\,
      CO(4) => \num_transactions_reg[7]_i_1_n_3\,
      CO(3) => \num_transactions_reg[7]_i_1_n_4\,
      CO(2) => \num_transactions_reg[7]_i_1_n_5\,
      CO(1) => \num_transactions_reg[7]_i_1_n_6\,
      CO(0) => \num_transactions_reg[7]_i_1_n_7\,
      DI(7 downto 0) => \^q\(14 downto 7),
      O(7 downto 0) => \int_length_r_reg[30]_0\(7 downto 0),
      S(7) => \num_transactions[7]_i_2_n_0\,
      S(6) => \num_transactions[7]_i_3_n_0\,
      S(5) => \num_transactions[7]_i_4_n_0\,
      S(4) => \num_transactions[7]_i_5_n_0\,
      S(3) => \num_transactions[7]_i_6_n_0\,
      S(2) => \num_transactions[7]_i_7_n_0\,
      S(1) => \num_transactions[7]_i_8_n_0\,
      S(0) => \num_transactions[7]_i_9_n_0\
    );
\rdata[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10FF1010"
    )
        port map (
      I0 => \rdata[31]_i_4_n_0\,
      I1 => \rdata[0]_i_2_n_0\,
      I2 => \rdata[0]_i_3_n_0\,
      I3 => \rdata[24]_i_4_n_0\,
      I4 => \rdata_reg[0]_i_4_n_0\,
      O => rdata(0)
    );
\rdata[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => c(32),
      I1 => s_axi_control_ARADDR(3),
      I2 => s_axi_control_ARADDR(2),
      I3 => c(0),
      O => \rdata[0]_i_10_n_0\
    );
\rdata[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055FF330F"
    )
        port map (
      I0 => ro_in(32),
      I1 => ro_in(0),
      I2 => length_r(0),
      I3 => s_axi_control_ARADDR(3),
      I4 => s_axi_control_ARADDR(2),
      I5 => \rdata[31]_i_7_n_0\,
      O => \rdata[0]_i_2_n_0\
    );
\rdata[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3808FFFF"
    )
        port map (
      I0 => ro_out(0),
      I1 => s_axi_control_ARADDR(2),
      I2 => s_axi_control_ARADDR(3),
      I3 => ro_out(32),
      I4 => s_axi_control_ARADDR(4),
      O => \rdata[0]_i_3_n_0\
    );
\rdata[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_isr_reg_n_0_[0]\,
      I1 => \int_ier_reg_n_0_[0]\,
      I2 => s_axi_control_ARADDR(3),
      I3 => int_gie_reg_n_0,
      I4 => s_axi_control_ARADDR(2),
      I5 => \^ap_start\,
      O => \rdata[0]_i_7_n_0\
    );
\rdata[0]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => b(0),
      I1 => s_axi_control_ARADDR(3),
      I2 => a(32),
      I3 => s_axi_control_ARADDR(2),
      I4 => a(0),
      O => \rdata[0]_i_8_n_0\
    );
\rdata[0]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \^d\(32),
      I1 => \^d\(0),
      I2 => s_axi_control_ARADDR(3),
      I3 => b(32),
      I4 => s_axi_control_ARADDR(2),
      O => \rdata[0]_i_9_n_0\
    );
\rdata[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => \rdata[10]_i_2_n_0\,
      I1 => \rdata[10]_i_3_n_0\,
      I2 => \rdata[24]_i_4_n_0\,
      I3 => \rdata[10]_i_4_n_0\,
      I4 => s_axi_control_ARADDR(5),
      I5 => \rdata[10]_i_5_n_0\,
      O => rdata(10)
    );
\rdata[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FABFFFBFAAAAAAAA"
    )
        port map (
      I0 => \rdata[31]_i_4_n_0\,
      I1 => ro_out(42),
      I2 => s_axi_control_ARADDR(3),
      I3 => s_axi_control_ARADDR(2),
      I4 => ro_out(10),
      I5 => s_axi_control_ARADDR(4),
      O => \rdata[10]_i_2_n_0\
    );
\rdata[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAA00CCF0"
    )
        port map (
      I0 => ro_in(42),
      I1 => ro_in(10),
      I2 => \^q\(9),
      I3 => s_axi_control_ARADDR(3),
      I4 => s_axi_control_ARADDR(2),
      I5 => \rdata[31]_i_7_n_0\,
      O => \rdata[10]_i_3_n_0\
    );
\rdata[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3808FFFF38080000"
    )
        port map (
      I0 => c(42),
      I1 => s_axi_control_ARADDR(3),
      I2 => s_axi_control_ARADDR(2),
      I3 => c(10),
      I4 => s_axi_control_ARADDR(4),
      I5 => \rdata[10]_i_6_n_0\,
      O => \rdata[10]_i_4_n_0\
    );
\rdata[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCE200E200000000"
    )
        port map (
      I0 => a(10),
      I1 => s_axi_control_ARADDR(2),
      I2 => a(42),
      I3 => s_axi_control_ARADDR(3),
      I4 => b(10),
      I5 => s_axi_control_ARADDR(4),
      O => \rdata[10]_i_5_n_0\
    );
\rdata[10]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \^d\(42),
      I1 => \^d\(10),
      I2 => s_axi_control_ARADDR(3),
      I3 => b(42),
      I4 => s_axi_control_ARADDR(2),
      O => \rdata[10]_i_6_n_0\
    );
\rdata[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => \rdata[11]_i_2_n_0\,
      I1 => \rdata[11]_i_3_n_0\,
      I2 => \rdata[24]_i_4_n_0\,
      I3 => \rdata[11]_i_4_n_0\,
      I4 => s_axi_control_ARADDR(5),
      I5 => \rdata[11]_i_5_n_0\,
      O => rdata(11)
    );
\rdata[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FABFFFBFAAAAAAAA"
    )
        port map (
      I0 => \rdata[31]_i_4_n_0\,
      I1 => ro_out(43),
      I2 => s_axi_control_ARADDR(3),
      I3 => s_axi_control_ARADDR(2),
      I4 => ro_out(11),
      I5 => s_axi_control_ARADDR(4),
      O => \rdata[11]_i_2_n_0\
    );
\rdata[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAA00CCF0"
    )
        port map (
      I0 => ro_in(43),
      I1 => ro_in(11),
      I2 => \^q\(10),
      I3 => s_axi_control_ARADDR(3),
      I4 => s_axi_control_ARADDR(2),
      I5 => \rdata[31]_i_7_n_0\,
      O => \rdata[11]_i_3_n_0\
    );
\rdata[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3808FFFF38080000"
    )
        port map (
      I0 => c(43),
      I1 => s_axi_control_ARADDR(3),
      I2 => s_axi_control_ARADDR(2),
      I3 => c(11),
      I4 => s_axi_control_ARADDR(4),
      I5 => \rdata[11]_i_6_n_0\,
      O => \rdata[11]_i_4_n_0\
    );
\rdata[11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCE200E200000000"
    )
        port map (
      I0 => a(11),
      I1 => s_axi_control_ARADDR(2),
      I2 => a(43),
      I3 => s_axi_control_ARADDR(3),
      I4 => b(11),
      I5 => s_axi_control_ARADDR(4),
      O => \rdata[11]_i_5_n_0\
    );
\rdata[11]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \^d\(43),
      I1 => \^d\(11),
      I2 => s_axi_control_ARADDR(3),
      I3 => b(43),
      I4 => s_axi_control_ARADDR(2),
      O => \rdata[11]_i_6_n_0\
    );
\rdata[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF10"
    )
        port map (
      I0 => \rdata[31]_i_4_n_0\,
      I1 => \rdata[12]_i_2_n_0\,
      I2 => \rdata[12]_i_3_n_0\,
      I3 => \rdata[12]_i_4_n_0\,
      O => rdata(12)
    );
\rdata[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055FF330F"
    )
        port map (
      I0 => ro_in(44),
      I1 => ro_in(12),
      I2 => \^q\(11),
      I3 => s_axi_control_ARADDR(3),
      I4 => s_axi_control_ARADDR(2),
      I5 => \rdata[31]_i_7_n_0\,
      O => \rdata[12]_i_2_n_0\
    );
\rdata[12]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3808FFFF"
    )
        port map (
      I0 => ro_out(12),
      I1 => s_axi_control_ARADDR(2),
      I2 => s_axi_control_ARADDR(3),
      I3 => ro_out(44),
      I4 => s_axi_control_ARADDR(4),
      O => \rdata[12]_i_3_n_0\
    );
\rdata[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \rdata[12]_i_5_n_0\,
      I1 => s_axi_control_ARADDR(5),
      I2 => \rdata[12]_i_6_n_0\,
      I3 => s_axi_control_ARADDR(4),
      I4 => \rdata[12]_i_7_n_0\,
      I5 => \rdata[24]_i_4_n_0\,
      O => \rdata[12]_i_4_n_0\
    );
\rdata[12]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCE200E200000000"
    )
        port map (
      I0 => a(12),
      I1 => s_axi_control_ARADDR(2),
      I2 => a(44),
      I3 => s_axi_control_ARADDR(3),
      I4 => b(12),
      I5 => s_axi_control_ARADDR(4),
      O => \rdata[12]_i_5_n_0\
    );
\rdata[12]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \^d\(44),
      I1 => \^d\(12),
      I2 => s_axi_control_ARADDR(3),
      I3 => b(44),
      I4 => s_axi_control_ARADDR(2),
      O => \rdata[12]_i_6_n_0\
    );
\rdata[12]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => c(44),
      I1 => s_axi_control_ARADDR(3),
      I2 => s_axi_control_ARADDR(2),
      I3 => c(12),
      O => \rdata[12]_i_7_n_0\
    );
\rdata[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF10"
    )
        port map (
      I0 => \rdata[31]_i_4_n_0\,
      I1 => \rdata[13]_i_2_n_0\,
      I2 => \rdata[13]_i_3_n_0\,
      I3 => \rdata[13]_i_4_n_0\,
      O => rdata(13)
    );
\rdata[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055FF330F"
    )
        port map (
      I0 => ro_in(45),
      I1 => ro_in(13),
      I2 => \^q\(12),
      I3 => s_axi_control_ARADDR(3),
      I4 => s_axi_control_ARADDR(2),
      I5 => \rdata[31]_i_7_n_0\,
      O => \rdata[13]_i_2_n_0\
    );
\rdata[13]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3808FFFF"
    )
        port map (
      I0 => ro_out(13),
      I1 => s_axi_control_ARADDR(2),
      I2 => s_axi_control_ARADDR(3),
      I3 => ro_out(45),
      I4 => s_axi_control_ARADDR(4),
      O => \rdata[13]_i_3_n_0\
    );
\rdata[13]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \rdata[13]_i_5_n_0\,
      I1 => s_axi_control_ARADDR(5),
      I2 => \rdata[13]_i_6_n_0\,
      I3 => s_axi_control_ARADDR(4),
      I4 => \rdata[13]_i_7_n_0\,
      I5 => \rdata[24]_i_4_n_0\,
      O => \rdata[13]_i_4_n_0\
    );
\rdata[13]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCE200E200000000"
    )
        port map (
      I0 => a(13),
      I1 => s_axi_control_ARADDR(2),
      I2 => a(45),
      I3 => s_axi_control_ARADDR(3),
      I4 => b(13),
      I5 => s_axi_control_ARADDR(4),
      O => \rdata[13]_i_5_n_0\
    );
\rdata[13]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \^d\(45),
      I1 => \^d\(13),
      I2 => s_axi_control_ARADDR(3),
      I3 => b(45),
      I4 => s_axi_control_ARADDR(2),
      O => \rdata[13]_i_6_n_0\
    );
\rdata[13]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => c(45),
      I1 => s_axi_control_ARADDR(3),
      I2 => s_axi_control_ARADDR(2),
      I3 => c(13),
      O => \rdata[13]_i_7_n_0\
    );
\rdata[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF10"
    )
        port map (
      I0 => \rdata[31]_i_4_n_0\,
      I1 => \rdata[14]_i_2_n_0\,
      I2 => \rdata[14]_i_3_n_0\,
      I3 => \rdata[14]_i_4_n_0\,
      O => rdata(14)
    );
\rdata[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055FF330F"
    )
        port map (
      I0 => ro_in(46),
      I1 => ro_in(14),
      I2 => \^q\(13),
      I3 => s_axi_control_ARADDR(3),
      I4 => s_axi_control_ARADDR(2),
      I5 => \rdata[31]_i_7_n_0\,
      O => \rdata[14]_i_2_n_0\
    );
\rdata[14]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3808FFFF"
    )
        port map (
      I0 => ro_out(14),
      I1 => s_axi_control_ARADDR(2),
      I2 => s_axi_control_ARADDR(3),
      I3 => ro_out(46),
      I4 => s_axi_control_ARADDR(4),
      O => \rdata[14]_i_3_n_0\
    );
\rdata[14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \rdata[14]_i_5_n_0\,
      I1 => s_axi_control_ARADDR(5),
      I2 => \rdata[14]_i_6_n_0\,
      I3 => s_axi_control_ARADDR(4),
      I4 => \rdata[14]_i_7_n_0\,
      I5 => \rdata[24]_i_4_n_0\,
      O => \rdata[14]_i_4_n_0\
    );
\rdata[14]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCE200E200000000"
    )
        port map (
      I0 => a(14),
      I1 => s_axi_control_ARADDR(2),
      I2 => a(46),
      I3 => s_axi_control_ARADDR(3),
      I4 => b(14),
      I5 => s_axi_control_ARADDR(4),
      O => \rdata[14]_i_5_n_0\
    );
\rdata[14]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \^d\(46),
      I1 => \^d\(14),
      I2 => s_axi_control_ARADDR(3),
      I3 => b(46),
      I4 => s_axi_control_ARADDR(2),
      O => \rdata[14]_i_6_n_0\
    );
\rdata[14]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => c(46),
      I1 => s_axi_control_ARADDR(3),
      I2 => s_axi_control_ARADDR(2),
      I3 => c(14),
      O => \rdata[14]_i_7_n_0\
    );
\rdata[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF10"
    )
        port map (
      I0 => \rdata[31]_i_4_n_0\,
      I1 => \rdata[15]_i_2_n_0\,
      I2 => \rdata[15]_i_3_n_0\,
      I3 => \rdata[15]_i_4_n_0\,
      O => rdata(15)
    );
\rdata[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055FF330F"
    )
        port map (
      I0 => ro_in(47),
      I1 => ro_in(15),
      I2 => \^q\(14),
      I3 => s_axi_control_ARADDR(3),
      I4 => s_axi_control_ARADDR(2),
      I5 => \rdata[31]_i_7_n_0\,
      O => \rdata[15]_i_2_n_0\
    );
\rdata[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3808FFFF"
    )
        port map (
      I0 => ro_out(15),
      I1 => s_axi_control_ARADDR(2),
      I2 => s_axi_control_ARADDR(3),
      I3 => ro_out(47),
      I4 => s_axi_control_ARADDR(4),
      O => \rdata[15]_i_3_n_0\
    );
\rdata[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \rdata[15]_i_5_n_0\,
      I1 => s_axi_control_ARADDR(5),
      I2 => \rdata[15]_i_6_n_0\,
      I3 => s_axi_control_ARADDR(4),
      I4 => \rdata[15]_i_7_n_0\,
      I5 => \rdata[24]_i_4_n_0\,
      O => \rdata[15]_i_4_n_0\
    );
\rdata[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCE200E200000000"
    )
        port map (
      I0 => a(15),
      I1 => s_axi_control_ARADDR(2),
      I2 => a(47),
      I3 => s_axi_control_ARADDR(3),
      I4 => b(15),
      I5 => s_axi_control_ARADDR(4),
      O => \rdata[15]_i_5_n_0\
    );
\rdata[15]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \^d\(47),
      I1 => \^d\(15),
      I2 => s_axi_control_ARADDR(3),
      I3 => b(47),
      I4 => s_axi_control_ARADDR(2),
      O => \rdata[15]_i_6_n_0\
    );
\rdata[15]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => c(47),
      I1 => s_axi_control_ARADDR(3),
      I2 => s_axi_control_ARADDR(2),
      I3 => c(15),
      O => \rdata[15]_i_7_n_0\
    );
\rdata[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF10"
    )
        port map (
      I0 => \rdata[31]_i_4_n_0\,
      I1 => \rdata[16]_i_2_n_0\,
      I2 => \rdata[16]_i_3_n_0\,
      I3 => \rdata[16]_i_4_n_0\,
      O => rdata(16)
    );
\rdata[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055FF330F"
    )
        port map (
      I0 => ro_in(48),
      I1 => ro_in(16),
      I2 => \^q\(15),
      I3 => s_axi_control_ARADDR(3),
      I4 => s_axi_control_ARADDR(2),
      I5 => \rdata[31]_i_7_n_0\,
      O => \rdata[16]_i_2_n_0\
    );
\rdata[16]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3808FFFF"
    )
        port map (
      I0 => ro_out(16),
      I1 => s_axi_control_ARADDR(2),
      I2 => s_axi_control_ARADDR(3),
      I3 => ro_out(48),
      I4 => s_axi_control_ARADDR(4),
      O => \rdata[16]_i_3_n_0\
    );
\rdata[16]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \rdata[16]_i_5_n_0\,
      I1 => s_axi_control_ARADDR(5),
      I2 => \rdata[16]_i_6_n_0\,
      I3 => s_axi_control_ARADDR(4),
      I4 => \rdata[16]_i_7_n_0\,
      I5 => \rdata[24]_i_4_n_0\,
      O => \rdata[16]_i_4_n_0\
    );
\rdata[16]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCE200E200000000"
    )
        port map (
      I0 => a(16),
      I1 => s_axi_control_ARADDR(2),
      I2 => a(48),
      I3 => s_axi_control_ARADDR(3),
      I4 => b(16),
      I5 => s_axi_control_ARADDR(4),
      O => \rdata[16]_i_5_n_0\
    );
\rdata[16]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \^d\(48),
      I1 => \^d\(16),
      I2 => s_axi_control_ARADDR(3),
      I3 => b(48),
      I4 => s_axi_control_ARADDR(2),
      O => \rdata[16]_i_6_n_0\
    );
\rdata[16]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => c(48),
      I1 => s_axi_control_ARADDR(3),
      I2 => s_axi_control_ARADDR(2),
      I3 => c(16),
      O => \rdata[16]_i_7_n_0\
    );
\rdata[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF10"
    )
        port map (
      I0 => \rdata[31]_i_4_n_0\,
      I1 => \rdata[17]_i_2_n_0\,
      I2 => \rdata[17]_i_3_n_0\,
      I3 => \rdata[17]_i_4_n_0\,
      O => rdata(17)
    );
\rdata[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055FF330F"
    )
        port map (
      I0 => ro_in(49),
      I1 => ro_in(17),
      I2 => \^q\(16),
      I3 => s_axi_control_ARADDR(3),
      I4 => s_axi_control_ARADDR(2),
      I5 => \rdata[31]_i_7_n_0\,
      O => \rdata[17]_i_2_n_0\
    );
\rdata[17]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3808FFFF"
    )
        port map (
      I0 => ro_out(17),
      I1 => s_axi_control_ARADDR(2),
      I2 => s_axi_control_ARADDR(3),
      I3 => ro_out(49),
      I4 => s_axi_control_ARADDR(4),
      O => \rdata[17]_i_3_n_0\
    );
\rdata[17]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \rdata[17]_i_5_n_0\,
      I1 => s_axi_control_ARADDR(5),
      I2 => \rdata[17]_i_6_n_0\,
      I3 => s_axi_control_ARADDR(4),
      I4 => \rdata[17]_i_7_n_0\,
      I5 => \rdata[24]_i_4_n_0\,
      O => \rdata[17]_i_4_n_0\
    );
\rdata[17]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCE200E200000000"
    )
        port map (
      I0 => a(17),
      I1 => s_axi_control_ARADDR(2),
      I2 => a(49),
      I3 => s_axi_control_ARADDR(3),
      I4 => b(17),
      I5 => s_axi_control_ARADDR(4),
      O => \rdata[17]_i_5_n_0\
    );
\rdata[17]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \^d\(49),
      I1 => \^d\(17),
      I2 => s_axi_control_ARADDR(3),
      I3 => b(49),
      I4 => s_axi_control_ARADDR(2),
      O => \rdata[17]_i_6_n_0\
    );
\rdata[17]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => c(49),
      I1 => s_axi_control_ARADDR(3),
      I2 => s_axi_control_ARADDR(2),
      I3 => c(17),
      O => \rdata[17]_i_7_n_0\
    );
\rdata[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF10"
    )
        port map (
      I0 => \rdata[31]_i_4_n_0\,
      I1 => \rdata[18]_i_2_n_0\,
      I2 => \rdata[18]_i_3_n_0\,
      I3 => \rdata[18]_i_4_n_0\,
      O => rdata(18)
    );
\rdata[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055FF330F"
    )
        port map (
      I0 => ro_in(50),
      I1 => ro_in(18),
      I2 => \^q\(17),
      I3 => s_axi_control_ARADDR(3),
      I4 => s_axi_control_ARADDR(2),
      I5 => \rdata[31]_i_7_n_0\,
      O => \rdata[18]_i_2_n_0\
    );
\rdata[18]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3808FFFF"
    )
        port map (
      I0 => ro_out(18),
      I1 => s_axi_control_ARADDR(2),
      I2 => s_axi_control_ARADDR(3),
      I3 => ro_out(50),
      I4 => s_axi_control_ARADDR(4),
      O => \rdata[18]_i_3_n_0\
    );
\rdata[18]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \rdata[18]_i_5_n_0\,
      I1 => s_axi_control_ARADDR(5),
      I2 => \rdata[18]_i_6_n_0\,
      I3 => s_axi_control_ARADDR(4),
      I4 => \rdata[18]_i_7_n_0\,
      I5 => \rdata[24]_i_4_n_0\,
      O => \rdata[18]_i_4_n_0\
    );
\rdata[18]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCE200E200000000"
    )
        port map (
      I0 => a(18),
      I1 => s_axi_control_ARADDR(2),
      I2 => a(50),
      I3 => s_axi_control_ARADDR(3),
      I4 => b(18),
      I5 => s_axi_control_ARADDR(4),
      O => \rdata[18]_i_5_n_0\
    );
\rdata[18]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \^d\(50),
      I1 => \^d\(18),
      I2 => s_axi_control_ARADDR(3),
      I3 => b(50),
      I4 => s_axi_control_ARADDR(2),
      O => \rdata[18]_i_6_n_0\
    );
\rdata[18]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => c(50),
      I1 => s_axi_control_ARADDR(3),
      I2 => s_axi_control_ARADDR(2),
      I3 => c(18),
      O => \rdata[18]_i_7_n_0\
    );
\rdata[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => \rdata[19]_i_2_n_0\,
      I1 => \rdata[19]_i_3_n_0\,
      I2 => \rdata[24]_i_4_n_0\,
      I3 => \rdata[19]_i_4_n_0\,
      I4 => s_axi_control_ARADDR(5),
      I5 => \rdata[19]_i_5_n_0\,
      O => rdata(19)
    );
\rdata[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FABFFFBFAAAAAAAA"
    )
        port map (
      I0 => \rdata[31]_i_4_n_0\,
      I1 => ro_out(51),
      I2 => s_axi_control_ARADDR(3),
      I3 => s_axi_control_ARADDR(2),
      I4 => ro_out(19),
      I5 => s_axi_control_ARADDR(4),
      O => \rdata[19]_i_2_n_0\
    );
\rdata[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAA00CCF0"
    )
        port map (
      I0 => ro_in(51),
      I1 => ro_in(19),
      I2 => \^q\(18),
      I3 => s_axi_control_ARADDR(3),
      I4 => s_axi_control_ARADDR(2),
      I5 => \rdata[31]_i_7_n_0\,
      O => \rdata[19]_i_3_n_0\
    );
\rdata[19]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3808FFFF38080000"
    )
        port map (
      I0 => c(51),
      I1 => s_axi_control_ARADDR(3),
      I2 => s_axi_control_ARADDR(2),
      I3 => c(19),
      I4 => s_axi_control_ARADDR(4),
      I5 => \rdata[19]_i_6_n_0\,
      O => \rdata[19]_i_4_n_0\
    );
\rdata[19]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCE200E200000000"
    )
        port map (
      I0 => a(19),
      I1 => s_axi_control_ARADDR(2),
      I2 => a(51),
      I3 => s_axi_control_ARADDR(3),
      I4 => b(19),
      I5 => s_axi_control_ARADDR(4),
      O => \rdata[19]_i_5_n_0\
    );
\rdata[19]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \^d\(51),
      I1 => \^d\(19),
      I2 => s_axi_control_ARADDR(3),
      I3 => b(51),
      I4 => s_axi_control_ARADDR(2),
      O => \rdata[19]_i_6_n_0\
    );
\rdata[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10FF1010"
    )
        port map (
      I0 => \rdata[31]_i_4_n_0\,
      I1 => \rdata[1]_i_2_n_0\,
      I2 => \rdata[1]_i_3_n_0\,
      I3 => \rdata[24]_i_4_n_0\,
      I4 => \rdata_reg[1]_i_4_n_0\,
      O => rdata(1)
    );
\rdata[1]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => c(33),
      I1 => s_axi_control_ARADDR(3),
      I2 => s_axi_control_ARADDR(2),
      I3 => c(1),
      O => \rdata[1]_i_10_n_0\
    );
\rdata[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055FF330F"
    )
        port map (
      I0 => ro_in(33),
      I1 => ro_in(1),
      I2 => \^q\(0),
      I3 => s_axi_control_ARADDR(3),
      I4 => s_axi_control_ARADDR(2),
      I5 => \rdata[31]_i_7_n_0\,
      O => \rdata[1]_i_2_n_0\
    );
\rdata[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3808FFFF"
    )
        port map (
      I0 => ro_out(1),
      I1 => s_axi_control_ARADDR(2),
      I2 => s_axi_control_ARADDR(3),
      I3 => ro_out(33),
      I4 => s_axi_control_ARADDR(4),
      O => \rdata[1]_i_3_n_0\
    );
\rdata[1]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => p_1_in,
      I1 => p_0_in,
      I2 => s_axi_control_ARADDR(3),
      I3 => \int_ap_done__0\,
      I4 => s_axi_control_ARADDR(2),
      O => \rdata[1]_i_7_n_0\
    );
\rdata[1]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => b(1),
      I1 => s_axi_control_ARADDR(3),
      I2 => a(33),
      I3 => s_axi_control_ARADDR(2),
      I4 => a(1),
      O => \rdata[1]_i_8_n_0\
    );
\rdata[1]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \^d\(33),
      I1 => \^d\(1),
      I2 => s_axi_control_ARADDR(3),
      I3 => b(33),
      I4 => s_axi_control_ARADDR(2),
      O => \rdata[1]_i_9_n_0\
    );
\rdata[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF10"
    )
        port map (
      I0 => \rdata[31]_i_4_n_0\,
      I1 => \rdata[20]_i_2_n_0\,
      I2 => \rdata[20]_i_3_n_0\,
      I3 => \rdata[20]_i_4_n_0\,
      O => rdata(20)
    );
\rdata[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055FF330F"
    )
        port map (
      I0 => ro_in(52),
      I1 => ro_in(20),
      I2 => \^q\(19),
      I3 => s_axi_control_ARADDR(3),
      I4 => s_axi_control_ARADDR(2),
      I5 => \rdata[31]_i_7_n_0\,
      O => \rdata[20]_i_2_n_0\
    );
\rdata[20]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3808FFFF"
    )
        port map (
      I0 => ro_out(20),
      I1 => s_axi_control_ARADDR(2),
      I2 => s_axi_control_ARADDR(3),
      I3 => ro_out(52),
      I4 => s_axi_control_ARADDR(4),
      O => \rdata[20]_i_3_n_0\
    );
\rdata[20]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \rdata[20]_i_5_n_0\,
      I1 => s_axi_control_ARADDR(5),
      I2 => \rdata[20]_i_6_n_0\,
      I3 => s_axi_control_ARADDR(4),
      I4 => \rdata[20]_i_7_n_0\,
      I5 => \rdata[24]_i_4_n_0\,
      O => \rdata[20]_i_4_n_0\
    );
\rdata[20]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCE200E200000000"
    )
        port map (
      I0 => a(20),
      I1 => s_axi_control_ARADDR(2),
      I2 => a(52),
      I3 => s_axi_control_ARADDR(3),
      I4 => b(20),
      I5 => s_axi_control_ARADDR(4),
      O => \rdata[20]_i_5_n_0\
    );
\rdata[20]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \^d\(52),
      I1 => \^d\(20),
      I2 => s_axi_control_ARADDR(3),
      I3 => b(52),
      I4 => s_axi_control_ARADDR(2),
      O => \rdata[20]_i_6_n_0\
    );
\rdata[20]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => c(52),
      I1 => s_axi_control_ARADDR(3),
      I2 => s_axi_control_ARADDR(2),
      I3 => c(20),
      O => \rdata[20]_i_7_n_0\
    );
\rdata[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF10"
    )
        port map (
      I0 => \rdata[31]_i_4_n_0\,
      I1 => \rdata[21]_i_2_n_0\,
      I2 => \rdata[21]_i_3_n_0\,
      I3 => \rdata[21]_i_4_n_0\,
      O => rdata(21)
    );
\rdata[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055FF330F"
    )
        port map (
      I0 => ro_in(53),
      I1 => ro_in(21),
      I2 => \^q\(20),
      I3 => s_axi_control_ARADDR(3),
      I4 => s_axi_control_ARADDR(2),
      I5 => \rdata[31]_i_7_n_0\,
      O => \rdata[21]_i_2_n_0\
    );
\rdata[21]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3808FFFF"
    )
        port map (
      I0 => ro_out(21),
      I1 => s_axi_control_ARADDR(2),
      I2 => s_axi_control_ARADDR(3),
      I3 => ro_out(53),
      I4 => s_axi_control_ARADDR(4),
      O => \rdata[21]_i_3_n_0\
    );
\rdata[21]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \rdata[21]_i_5_n_0\,
      I1 => s_axi_control_ARADDR(5),
      I2 => \rdata[21]_i_6_n_0\,
      I3 => s_axi_control_ARADDR(4),
      I4 => \rdata[21]_i_7_n_0\,
      I5 => \rdata[24]_i_4_n_0\,
      O => \rdata[21]_i_4_n_0\
    );
\rdata[21]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCE200E200000000"
    )
        port map (
      I0 => a(21),
      I1 => s_axi_control_ARADDR(2),
      I2 => a(53),
      I3 => s_axi_control_ARADDR(3),
      I4 => b(21),
      I5 => s_axi_control_ARADDR(4),
      O => \rdata[21]_i_5_n_0\
    );
\rdata[21]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \^d\(53),
      I1 => \^d\(21),
      I2 => s_axi_control_ARADDR(3),
      I3 => b(53),
      I4 => s_axi_control_ARADDR(2),
      O => \rdata[21]_i_6_n_0\
    );
\rdata[21]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => c(53),
      I1 => s_axi_control_ARADDR(3),
      I2 => s_axi_control_ARADDR(2),
      I3 => c(21),
      O => \rdata[21]_i_7_n_0\
    );
\rdata[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF10"
    )
        port map (
      I0 => \rdata[31]_i_4_n_0\,
      I1 => \rdata[22]_i_2_n_0\,
      I2 => \rdata[22]_i_3_n_0\,
      I3 => \rdata[22]_i_4_n_0\,
      O => rdata(22)
    );
\rdata[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055FF330F"
    )
        port map (
      I0 => ro_in(54),
      I1 => ro_in(22),
      I2 => \^q\(21),
      I3 => s_axi_control_ARADDR(3),
      I4 => s_axi_control_ARADDR(2),
      I5 => \rdata[31]_i_7_n_0\,
      O => \rdata[22]_i_2_n_0\
    );
\rdata[22]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3808FFFF"
    )
        port map (
      I0 => ro_out(22),
      I1 => s_axi_control_ARADDR(2),
      I2 => s_axi_control_ARADDR(3),
      I3 => ro_out(54),
      I4 => s_axi_control_ARADDR(4),
      O => \rdata[22]_i_3_n_0\
    );
\rdata[22]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \rdata[22]_i_5_n_0\,
      I1 => s_axi_control_ARADDR(5),
      I2 => \rdata[22]_i_6_n_0\,
      I3 => s_axi_control_ARADDR(4),
      I4 => \rdata[22]_i_7_n_0\,
      I5 => \rdata[24]_i_4_n_0\,
      O => \rdata[22]_i_4_n_0\
    );
\rdata[22]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCE200E200000000"
    )
        port map (
      I0 => a(22),
      I1 => s_axi_control_ARADDR(2),
      I2 => a(54),
      I3 => s_axi_control_ARADDR(3),
      I4 => b(22),
      I5 => s_axi_control_ARADDR(4),
      O => \rdata[22]_i_5_n_0\
    );
\rdata[22]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \^d\(54),
      I1 => \^d\(22),
      I2 => s_axi_control_ARADDR(3),
      I3 => b(54),
      I4 => s_axi_control_ARADDR(2),
      O => \rdata[22]_i_6_n_0\
    );
\rdata[22]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => c(54),
      I1 => s_axi_control_ARADDR(3),
      I2 => s_axi_control_ARADDR(2),
      I3 => c(22),
      O => \rdata[22]_i_7_n_0\
    );
\rdata[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF10"
    )
        port map (
      I0 => \rdata[31]_i_4_n_0\,
      I1 => \rdata[23]_i_2_n_0\,
      I2 => \rdata[23]_i_3_n_0\,
      I3 => \rdata[23]_i_4_n_0\,
      O => rdata(23)
    );
\rdata[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055FF330F"
    )
        port map (
      I0 => ro_in(55),
      I1 => ro_in(23),
      I2 => \^q\(22),
      I3 => s_axi_control_ARADDR(3),
      I4 => s_axi_control_ARADDR(2),
      I5 => \rdata[31]_i_7_n_0\,
      O => \rdata[23]_i_2_n_0\
    );
\rdata[23]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3808FFFF"
    )
        port map (
      I0 => ro_out(23),
      I1 => s_axi_control_ARADDR(2),
      I2 => s_axi_control_ARADDR(3),
      I3 => ro_out(55),
      I4 => s_axi_control_ARADDR(4),
      O => \rdata[23]_i_3_n_0\
    );
\rdata[23]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \rdata[23]_i_5_n_0\,
      I1 => s_axi_control_ARADDR(5),
      I2 => \rdata[23]_i_6_n_0\,
      I3 => s_axi_control_ARADDR(4),
      I4 => \rdata[23]_i_7_n_0\,
      I5 => \rdata[24]_i_4_n_0\,
      O => \rdata[23]_i_4_n_0\
    );
\rdata[23]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCE200E200000000"
    )
        port map (
      I0 => a(23),
      I1 => s_axi_control_ARADDR(2),
      I2 => a(55),
      I3 => s_axi_control_ARADDR(3),
      I4 => b(23),
      I5 => s_axi_control_ARADDR(4),
      O => \rdata[23]_i_5_n_0\
    );
\rdata[23]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \^d\(55),
      I1 => \^d\(23),
      I2 => s_axi_control_ARADDR(3),
      I3 => b(55),
      I4 => s_axi_control_ARADDR(2),
      O => \rdata[23]_i_6_n_0\
    );
\rdata[23]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => c(55),
      I1 => s_axi_control_ARADDR(3),
      I2 => s_axi_control_ARADDR(2),
      I3 => c(23),
      O => \rdata[23]_i_7_n_0\
    );
\rdata[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => \rdata[24]_i_2_n_0\,
      I1 => \rdata[24]_i_3_n_0\,
      I2 => \rdata[24]_i_4_n_0\,
      I3 => \rdata[24]_i_5_n_0\,
      I4 => s_axi_control_ARADDR(5),
      I5 => \rdata[24]_i_6_n_0\,
      O => rdata(24)
    );
\rdata[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FABFFFBFAAAAAAAA"
    )
        port map (
      I0 => \rdata[31]_i_4_n_0\,
      I1 => ro_out(56),
      I2 => s_axi_control_ARADDR(3),
      I3 => s_axi_control_ARADDR(2),
      I4 => ro_out(24),
      I5 => s_axi_control_ARADDR(4),
      O => \rdata[24]_i_2_n_0\
    );
\rdata[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAA00CCF0"
    )
        port map (
      I0 => ro_in(56),
      I1 => ro_in(24),
      I2 => \^q\(23),
      I3 => s_axi_control_ARADDR(3),
      I4 => s_axi_control_ARADDR(2),
      I5 => \rdata[31]_i_7_n_0\,
      O => \rdata[24]_i_3_n_0\
    );
\rdata[24]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => s_axi_control_ARADDR(6),
      I1 => s_axi_control_ARADDR(1),
      I2 => s_axi_control_ARADDR(0),
      O => \rdata[24]_i_4_n_0\
    );
\rdata[24]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3808FFFF38080000"
    )
        port map (
      I0 => c(56),
      I1 => s_axi_control_ARADDR(3),
      I2 => s_axi_control_ARADDR(2),
      I3 => c(24),
      I4 => s_axi_control_ARADDR(4),
      I5 => \rdata[24]_i_7_n_0\,
      O => \rdata[24]_i_5_n_0\
    );
\rdata[24]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCE200E200000000"
    )
        port map (
      I0 => a(24),
      I1 => s_axi_control_ARADDR(2),
      I2 => a(56),
      I3 => s_axi_control_ARADDR(3),
      I4 => b(24),
      I5 => s_axi_control_ARADDR(4),
      O => \rdata[24]_i_6_n_0\
    );
\rdata[24]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \^d\(56),
      I1 => \^d\(24),
      I2 => s_axi_control_ARADDR(3),
      I3 => b(56),
      I4 => s_axi_control_ARADDR(2),
      O => \rdata[24]_i_7_n_0\
    );
\rdata[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF10"
    )
        port map (
      I0 => \rdata[31]_i_4_n_0\,
      I1 => \rdata[25]_i_2_n_0\,
      I2 => \rdata[25]_i_3_n_0\,
      I3 => \rdata[25]_i_4_n_0\,
      O => rdata(25)
    );
\rdata[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055FF330F"
    )
        port map (
      I0 => ro_in(57),
      I1 => ro_in(25),
      I2 => \^q\(24),
      I3 => s_axi_control_ARADDR(3),
      I4 => s_axi_control_ARADDR(2),
      I5 => \rdata[31]_i_7_n_0\,
      O => \rdata[25]_i_2_n_0\
    );
\rdata[25]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3808FFFF"
    )
        port map (
      I0 => ro_out(25),
      I1 => s_axi_control_ARADDR(2),
      I2 => s_axi_control_ARADDR(3),
      I3 => ro_out(57),
      I4 => s_axi_control_ARADDR(4),
      O => \rdata[25]_i_3_n_0\
    );
\rdata[25]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \rdata[25]_i_5_n_0\,
      I1 => s_axi_control_ARADDR(5),
      I2 => \rdata[25]_i_6_n_0\,
      I3 => s_axi_control_ARADDR(4),
      I4 => \rdata[25]_i_7_n_0\,
      I5 => \rdata[24]_i_4_n_0\,
      O => \rdata[25]_i_4_n_0\
    );
\rdata[25]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCE200E200000000"
    )
        port map (
      I0 => a(25),
      I1 => s_axi_control_ARADDR(2),
      I2 => a(57),
      I3 => s_axi_control_ARADDR(3),
      I4 => b(25),
      I5 => s_axi_control_ARADDR(4),
      O => \rdata[25]_i_5_n_0\
    );
\rdata[25]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \^d\(57),
      I1 => \^d\(25),
      I2 => s_axi_control_ARADDR(3),
      I3 => b(57),
      I4 => s_axi_control_ARADDR(2),
      O => \rdata[25]_i_6_n_0\
    );
\rdata[25]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => c(57),
      I1 => s_axi_control_ARADDR(3),
      I2 => s_axi_control_ARADDR(2),
      I3 => c(25),
      O => \rdata[25]_i_7_n_0\
    );
\rdata[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF10"
    )
        port map (
      I0 => \rdata[31]_i_4_n_0\,
      I1 => \rdata[26]_i_2_n_0\,
      I2 => \rdata[26]_i_3_n_0\,
      I3 => \rdata[26]_i_4_n_0\,
      O => rdata(26)
    );
\rdata[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055FF330F"
    )
        port map (
      I0 => ro_in(58),
      I1 => ro_in(26),
      I2 => \^q\(25),
      I3 => s_axi_control_ARADDR(3),
      I4 => s_axi_control_ARADDR(2),
      I5 => \rdata[31]_i_7_n_0\,
      O => \rdata[26]_i_2_n_0\
    );
\rdata[26]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3808FFFF"
    )
        port map (
      I0 => ro_out(26),
      I1 => s_axi_control_ARADDR(2),
      I2 => s_axi_control_ARADDR(3),
      I3 => ro_out(58),
      I4 => s_axi_control_ARADDR(4),
      O => \rdata[26]_i_3_n_0\
    );
\rdata[26]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \rdata[26]_i_5_n_0\,
      I1 => s_axi_control_ARADDR(5),
      I2 => \rdata[26]_i_6_n_0\,
      I3 => s_axi_control_ARADDR(4),
      I4 => \rdata[26]_i_7_n_0\,
      I5 => \rdata[24]_i_4_n_0\,
      O => \rdata[26]_i_4_n_0\
    );
\rdata[26]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCE200E200000000"
    )
        port map (
      I0 => a(26),
      I1 => s_axi_control_ARADDR(2),
      I2 => a(58),
      I3 => s_axi_control_ARADDR(3),
      I4 => b(26),
      I5 => s_axi_control_ARADDR(4),
      O => \rdata[26]_i_5_n_0\
    );
\rdata[26]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \^d\(58),
      I1 => \^d\(26),
      I2 => s_axi_control_ARADDR(3),
      I3 => b(58),
      I4 => s_axi_control_ARADDR(2),
      O => \rdata[26]_i_6_n_0\
    );
\rdata[26]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => c(58),
      I1 => s_axi_control_ARADDR(3),
      I2 => s_axi_control_ARADDR(2),
      I3 => c(26),
      O => \rdata[26]_i_7_n_0\
    );
\rdata[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF10"
    )
        port map (
      I0 => \rdata[31]_i_4_n_0\,
      I1 => \rdata[27]_i_2_n_0\,
      I2 => \rdata[27]_i_3_n_0\,
      I3 => \rdata[27]_i_4_n_0\,
      O => rdata(27)
    );
\rdata[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055FF330F"
    )
        port map (
      I0 => ro_in(59),
      I1 => ro_in(27),
      I2 => \^q\(26),
      I3 => s_axi_control_ARADDR(3),
      I4 => s_axi_control_ARADDR(2),
      I5 => \rdata[31]_i_7_n_0\,
      O => \rdata[27]_i_2_n_0\
    );
\rdata[27]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3808FFFF"
    )
        port map (
      I0 => ro_out(27),
      I1 => s_axi_control_ARADDR(2),
      I2 => s_axi_control_ARADDR(3),
      I3 => ro_out(59),
      I4 => s_axi_control_ARADDR(4),
      O => \rdata[27]_i_3_n_0\
    );
\rdata[27]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \rdata[27]_i_5_n_0\,
      I1 => s_axi_control_ARADDR(5),
      I2 => \rdata[27]_i_6_n_0\,
      I3 => s_axi_control_ARADDR(4),
      I4 => \rdata[27]_i_7_n_0\,
      I5 => \rdata[24]_i_4_n_0\,
      O => \rdata[27]_i_4_n_0\
    );
\rdata[27]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCE200E200000000"
    )
        port map (
      I0 => a(27),
      I1 => s_axi_control_ARADDR(2),
      I2 => a(59),
      I3 => s_axi_control_ARADDR(3),
      I4 => b(27),
      I5 => s_axi_control_ARADDR(4),
      O => \rdata[27]_i_5_n_0\
    );
\rdata[27]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \^d\(59),
      I1 => \^d\(27),
      I2 => s_axi_control_ARADDR(3),
      I3 => b(59),
      I4 => s_axi_control_ARADDR(2),
      O => \rdata[27]_i_6_n_0\
    );
\rdata[27]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => c(59),
      I1 => s_axi_control_ARADDR(3),
      I2 => s_axi_control_ARADDR(2),
      I3 => c(27),
      O => \rdata[27]_i_7_n_0\
    );
\rdata[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF10"
    )
        port map (
      I0 => \rdata[31]_i_4_n_0\,
      I1 => \rdata[28]_i_2_n_0\,
      I2 => \rdata[28]_i_3_n_0\,
      I3 => \rdata[28]_i_4_n_0\,
      O => rdata(28)
    );
\rdata[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055FF330F"
    )
        port map (
      I0 => ro_in(60),
      I1 => ro_in(28),
      I2 => \^q\(27),
      I3 => s_axi_control_ARADDR(3),
      I4 => s_axi_control_ARADDR(2),
      I5 => \rdata[31]_i_7_n_0\,
      O => \rdata[28]_i_2_n_0\
    );
\rdata[28]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3808FFFF"
    )
        port map (
      I0 => ro_out(28),
      I1 => s_axi_control_ARADDR(2),
      I2 => s_axi_control_ARADDR(3),
      I3 => ro_out(60),
      I4 => s_axi_control_ARADDR(4),
      O => \rdata[28]_i_3_n_0\
    );
\rdata[28]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \rdata[28]_i_5_n_0\,
      I1 => s_axi_control_ARADDR(5),
      I2 => \rdata[28]_i_6_n_0\,
      I3 => s_axi_control_ARADDR(4),
      I4 => \rdata[28]_i_7_n_0\,
      I5 => \rdata[24]_i_4_n_0\,
      O => \rdata[28]_i_4_n_0\
    );
\rdata[28]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCE200E200000000"
    )
        port map (
      I0 => a(28),
      I1 => s_axi_control_ARADDR(2),
      I2 => a(60),
      I3 => s_axi_control_ARADDR(3),
      I4 => b(28),
      I5 => s_axi_control_ARADDR(4),
      O => \rdata[28]_i_5_n_0\
    );
\rdata[28]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \^d\(60),
      I1 => \^d\(28),
      I2 => s_axi_control_ARADDR(3),
      I3 => b(60),
      I4 => s_axi_control_ARADDR(2),
      O => \rdata[28]_i_6_n_0\
    );
\rdata[28]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => c(60),
      I1 => s_axi_control_ARADDR(3),
      I2 => s_axi_control_ARADDR(2),
      I3 => c(28),
      O => \rdata[28]_i_7_n_0\
    );
\rdata[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF10"
    )
        port map (
      I0 => \rdata[31]_i_4_n_0\,
      I1 => \rdata[29]_i_2_n_0\,
      I2 => \rdata[29]_i_3_n_0\,
      I3 => \rdata[29]_i_4_n_0\,
      O => rdata(29)
    );
\rdata[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055FF330F"
    )
        port map (
      I0 => ro_in(61),
      I1 => ro_in(29),
      I2 => \^q\(28),
      I3 => s_axi_control_ARADDR(3),
      I4 => s_axi_control_ARADDR(2),
      I5 => \rdata[31]_i_7_n_0\,
      O => \rdata[29]_i_2_n_0\
    );
\rdata[29]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3808FFFF"
    )
        port map (
      I0 => ro_out(29),
      I1 => s_axi_control_ARADDR(2),
      I2 => s_axi_control_ARADDR(3),
      I3 => ro_out(61),
      I4 => s_axi_control_ARADDR(4),
      O => \rdata[29]_i_3_n_0\
    );
\rdata[29]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \rdata[29]_i_5_n_0\,
      I1 => s_axi_control_ARADDR(5),
      I2 => \rdata[29]_i_6_n_0\,
      I3 => s_axi_control_ARADDR(4),
      I4 => \rdata[29]_i_7_n_0\,
      I5 => \rdata[24]_i_4_n_0\,
      O => \rdata[29]_i_4_n_0\
    );
\rdata[29]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCE200E200000000"
    )
        port map (
      I0 => a(29),
      I1 => s_axi_control_ARADDR(2),
      I2 => a(61),
      I3 => s_axi_control_ARADDR(3),
      I4 => b(29),
      I5 => s_axi_control_ARADDR(4),
      O => \rdata[29]_i_5_n_0\
    );
\rdata[29]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \^d\(61),
      I1 => \^d\(29),
      I2 => s_axi_control_ARADDR(3),
      I3 => b(61),
      I4 => s_axi_control_ARADDR(2),
      O => \rdata[29]_i_6_n_0\
    );
\rdata[29]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => c(61),
      I1 => s_axi_control_ARADDR(3),
      I2 => s_axi_control_ARADDR(2),
      I3 => c(29),
      O => \rdata[29]_i_7_n_0\
    );
\rdata[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444444445455"
    )
        port map (
      I0 => \rdata[7]_i_2_n_0\,
      I1 => \rdata[2]_i_2_n_0\,
      I2 => \rdata[2]_i_3_n_0\,
      I3 => \rdata[2]_i_4_n_0\,
      I4 => \rdata[2]_i_5_n_0\,
      I5 => \rdata[2]_i_6_n_0\,
      O => \rdata[2]_i_1_n_0\
    );
\rdata[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
        port map (
      I0 => \rdata[2]_i_7_n_0\,
      I1 => s_axi_control_ARADDR(4),
      I2 => \rdata[2]_i_8_n_0\,
      I3 => s_axi_control_ARADDR(6),
      I4 => s_axi_control_ARADDR(5),
      O => \rdata[2]_i_2_n_0\
    );
\rdata[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2C200000FFFFFFFF"
    )
        port map (
      I0 => c(34),
      I1 => s_axi_control_ARADDR(2),
      I2 => s_axi_control_ARADDR(3),
      I3 => c(2),
      I4 => s_axi_control_ARADDR(4),
      I5 => s_axi_control_ARADDR(5),
      O => \rdata[2]_i_3_n_0\
    );
\rdata[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEFBBEFEEEFFFEF"
    )
        port map (
      I0 => s_axi_control_ARADDR(4),
      I1 => s_axi_control_ARADDR(2),
      I2 => b(34),
      I3 => s_axi_control_ARADDR(3),
      I4 => \^d\(2),
      I5 => \^d\(34),
      O => \rdata[2]_i_4_n_0\
    );
\rdata[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAFFFB"
    )
        port map (
      I0 => s_axi_control_ARADDR(6),
      I1 => ap_idle,
      I2 => s_axi_control_ARADDR(3),
      I3 => s_axi_control_ARADDR(2),
      I4 => s_axi_control_ARADDR(4),
      I5 => s_axi_control_ARADDR(5),
      O => \rdata[2]_i_5_n_0\
    );
\rdata[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F55FF33"
    )
        port map (
      I0 => a(34),
      I1 => a(2),
      I2 => b(2),
      I3 => s_axi_control_ARADDR(3),
      I4 => s_axi_control_ARADDR(2),
      I5 => \rdata[7]_i_10_n_0\,
      O => \rdata[2]_i_6_n_0\
    );
\rdata[2]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => ro_in(34),
      I1 => ro_in(2),
      I2 => s_axi_control_ARADDR(3),
      I3 => \^q\(1),
      I4 => s_axi_control_ARADDR(2),
      O => \rdata[2]_i_7_n_0\
    );
\rdata[2]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => ro_out(34),
      I1 => s_axi_control_ARADDR(3),
      I2 => s_axi_control_ARADDR(2),
      I3 => ro_out(2),
      O => \rdata[2]_i_8_n_0\
    );
\rdata[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF10"
    )
        port map (
      I0 => \rdata[31]_i_4_n_0\,
      I1 => \rdata[30]_i_2_n_0\,
      I2 => \rdata[30]_i_3_n_0\,
      I3 => \rdata[30]_i_4_n_0\,
      O => rdata(30)
    );
\rdata[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055FF330F"
    )
        port map (
      I0 => ro_in(62),
      I1 => ro_in(30),
      I2 => \^q\(29),
      I3 => s_axi_control_ARADDR(3),
      I4 => s_axi_control_ARADDR(2),
      I5 => \rdata[31]_i_7_n_0\,
      O => \rdata[30]_i_2_n_0\
    );
\rdata[30]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3808FFFF"
    )
        port map (
      I0 => ro_out(30),
      I1 => s_axi_control_ARADDR(2),
      I2 => s_axi_control_ARADDR(3),
      I3 => ro_out(62),
      I4 => s_axi_control_ARADDR(4),
      O => \rdata[30]_i_3_n_0\
    );
\rdata[30]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \rdata[30]_i_5_n_0\,
      I1 => s_axi_control_ARADDR(5),
      I2 => \rdata[30]_i_6_n_0\,
      I3 => s_axi_control_ARADDR(4),
      I4 => \rdata[30]_i_7_n_0\,
      I5 => \rdata[24]_i_4_n_0\,
      O => \rdata[30]_i_4_n_0\
    );
\rdata[30]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCE200E200000000"
    )
        port map (
      I0 => a(30),
      I1 => s_axi_control_ARADDR(2),
      I2 => a(62),
      I3 => s_axi_control_ARADDR(3),
      I4 => b(30),
      I5 => s_axi_control_ARADDR(4),
      O => \rdata[30]_i_5_n_0\
    );
\rdata[30]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \^d\(62),
      I1 => \^d\(30),
      I2 => s_axi_control_ARADDR(3),
      I3 => b(62),
      I4 => s_axi_control_ARADDR(2),
      O => \rdata[30]_i_6_n_0\
    );
\rdata[30]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => c(62),
      I1 => s_axi_control_ARADDR(3),
      I2 => s_axi_control_ARADDR(2),
      I3 => c(30),
      O => \rdata[30]_i_7_n_0\
    );
\rdata[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => s_axi_control_ARVALID,
      I1 => areset,
      I2 => \^fsm_sequential_rstate_reg_0\,
      O => ar_hs
    );
\rdata[31]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => c(63),
      I1 => s_axi_control_ARADDR(3),
      I2 => s_axi_control_ARADDR(2),
      I3 => c(31),
      O => \rdata[31]_i_10_n_0\
    );
\rdata[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF10"
    )
        port map (
      I0 => \rdata[31]_i_3_n_0\,
      I1 => \rdata[31]_i_4_n_0\,
      I2 => \rdata[31]_i_5_n_0\,
      I3 => \rdata[31]_i_6_n_0\,
      O => rdata(31)
    );
\rdata[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055FF330F"
    )
        port map (
      I0 => ro_in(63),
      I1 => ro_in(31),
      I2 => \^q\(30),
      I3 => s_axi_control_ARADDR(3),
      I4 => s_axi_control_ARADDR(2),
      I5 => \rdata[31]_i_7_n_0\,
      O => \rdata[31]_i_3_n_0\
    );
\rdata[31]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => s_axi_control_ARADDR(1),
      I1 => s_axi_control_ARADDR(0),
      I2 => s_axi_control_ARADDR(6),
      I3 => s_axi_control_ARADDR(5),
      O => \rdata[31]_i_4_n_0\
    );
\rdata[31]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3808FFFF"
    )
        port map (
      I0 => ro_out(31),
      I1 => s_axi_control_ARADDR(2),
      I2 => s_axi_control_ARADDR(3),
      I3 => ro_out(63),
      I4 => s_axi_control_ARADDR(4),
      O => \rdata[31]_i_5_n_0\
    );
\rdata[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \rdata[31]_i_8_n_0\,
      I1 => s_axi_control_ARADDR(5),
      I2 => \rdata[31]_i_9_n_0\,
      I3 => s_axi_control_ARADDR(4),
      I4 => \rdata[31]_i_10_n_0\,
      I5 => \rdata[24]_i_4_n_0\,
      O => \rdata[31]_i_6_n_0\
    );
\rdata[31]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"5D"
    )
        port map (
      I0 => s_axi_control_ARADDR(6),
      I1 => s_axi_control_ARADDR(4),
      I2 => s_axi_control_ARADDR(5),
      O => \rdata[31]_i_7_n_0\
    );
\rdata[31]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCE200E200000000"
    )
        port map (
      I0 => a(31),
      I1 => s_axi_control_ARADDR(2),
      I2 => a(63),
      I3 => s_axi_control_ARADDR(3),
      I4 => b(31),
      I5 => s_axi_control_ARADDR(4),
      O => \rdata[31]_i_8_n_0\
    );
\rdata[31]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \^d\(63),
      I1 => \^d\(31),
      I2 => s_axi_control_ARADDR(3),
      I3 => b(63),
      I4 => s_axi_control_ARADDR(2),
      O => \rdata[31]_i_9_n_0\
    );
\rdata[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444444445455"
    )
        port map (
      I0 => \rdata[7]_i_2_n_0\,
      I1 => \rdata[3]_i_2_n_0\,
      I2 => \rdata[3]_i_3_n_0\,
      I3 => \rdata[3]_i_4_n_0\,
      I4 => \rdata[3]_i_5_n_0\,
      I5 => \rdata[3]_i_6_n_0\,
      O => \rdata[3]_i_1_n_0\
    );
\rdata[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
        port map (
      I0 => \rdata[3]_i_7_n_0\,
      I1 => s_axi_control_ARADDR(4),
      I2 => \rdata[3]_i_8_n_0\,
      I3 => s_axi_control_ARADDR(6),
      I4 => s_axi_control_ARADDR(5),
      O => \rdata[3]_i_2_n_0\
    );
\rdata[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2C200000FFFFFFFF"
    )
        port map (
      I0 => c(35),
      I1 => s_axi_control_ARADDR(2),
      I2 => s_axi_control_ARADDR(3),
      I3 => c(3),
      I4 => s_axi_control_ARADDR(4),
      I5 => s_axi_control_ARADDR(5),
      O => \rdata[3]_i_3_n_0\
    );
\rdata[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEFBBEFEEEFFFEF"
    )
        port map (
      I0 => s_axi_control_ARADDR(4),
      I1 => s_axi_control_ARADDR(2),
      I2 => b(35),
      I3 => s_axi_control_ARADDR(3),
      I4 => \^d\(3),
      I5 => \^d\(35),
      O => \rdata[3]_i_4_n_0\
    );
\rdata[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAFFFB"
    )
        port map (
      I0 => s_axi_control_ARADDR(6),
      I1 => ap_done,
      I2 => s_axi_control_ARADDR(3),
      I3 => s_axi_control_ARADDR(2),
      I4 => s_axi_control_ARADDR(4),
      I5 => s_axi_control_ARADDR(5),
      O => \rdata[3]_i_5_n_0\
    );
\rdata[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F55FF33"
    )
        port map (
      I0 => a(35),
      I1 => a(3),
      I2 => b(3),
      I3 => s_axi_control_ARADDR(3),
      I4 => s_axi_control_ARADDR(2),
      I5 => \rdata[7]_i_10_n_0\,
      O => \rdata[3]_i_6_n_0\
    );
\rdata[3]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => ro_in(35),
      I1 => ro_in(3),
      I2 => s_axi_control_ARADDR(3),
      I3 => \^q\(2),
      I4 => s_axi_control_ARADDR(2),
      O => \rdata[3]_i_7_n_0\
    );
\rdata[3]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => ro_out(35),
      I1 => s_axi_control_ARADDR(3),
      I2 => s_axi_control_ARADDR(2),
      I3 => ro_out(3),
      O => \rdata[3]_i_8_n_0\
    );
\rdata[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF10"
    )
        port map (
      I0 => \rdata[31]_i_4_n_0\,
      I1 => \rdata[4]_i_2_n_0\,
      I2 => \rdata[4]_i_3_n_0\,
      I3 => \rdata[4]_i_4_n_0\,
      O => rdata(4)
    );
\rdata[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055FF330F"
    )
        port map (
      I0 => ro_in(36),
      I1 => ro_in(4),
      I2 => \^q\(3),
      I3 => s_axi_control_ARADDR(3),
      I4 => s_axi_control_ARADDR(2),
      I5 => \rdata[31]_i_7_n_0\,
      O => \rdata[4]_i_2_n_0\
    );
\rdata[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3808FFFF"
    )
        port map (
      I0 => ro_out(4),
      I1 => s_axi_control_ARADDR(2),
      I2 => s_axi_control_ARADDR(3),
      I3 => ro_out(36),
      I4 => s_axi_control_ARADDR(4),
      O => \rdata[4]_i_3_n_0\
    );
\rdata[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \rdata[4]_i_5_n_0\,
      I1 => s_axi_control_ARADDR(5),
      I2 => \rdata[4]_i_6_n_0\,
      I3 => s_axi_control_ARADDR(4),
      I4 => \rdata[4]_i_7_n_0\,
      I5 => \rdata[24]_i_4_n_0\,
      O => \rdata[4]_i_4_n_0\
    );
\rdata[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCE200E200000000"
    )
        port map (
      I0 => a(4),
      I1 => s_axi_control_ARADDR(2),
      I2 => a(36),
      I3 => s_axi_control_ARADDR(3),
      I4 => b(4),
      I5 => s_axi_control_ARADDR(4),
      O => \rdata[4]_i_5_n_0\
    );
\rdata[4]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \^d\(36),
      I1 => \^d\(4),
      I2 => s_axi_control_ARADDR(3),
      I3 => b(36),
      I4 => s_axi_control_ARADDR(2),
      O => \rdata[4]_i_6_n_0\
    );
\rdata[4]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => c(36),
      I1 => s_axi_control_ARADDR(3),
      I2 => s_axi_control_ARADDR(2),
      I3 => c(4),
      O => \rdata[4]_i_7_n_0\
    );
\rdata[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF10"
    )
        port map (
      I0 => \rdata[31]_i_4_n_0\,
      I1 => \rdata[5]_i_2_n_0\,
      I2 => \rdata[5]_i_3_n_0\,
      I3 => \rdata[5]_i_4_n_0\,
      O => rdata(5)
    );
\rdata[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055FF330F"
    )
        port map (
      I0 => ro_in(37),
      I1 => ro_in(5),
      I2 => \^q\(4),
      I3 => s_axi_control_ARADDR(3),
      I4 => s_axi_control_ARADDR(2),
      I5 => \rdata[31]_i_7_n_0\,
      O => \rdata[5]_i_2_n_0\
    );
\rdata[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3808FFFF"
    )
        port map (
      I0 => ro_out(5),
      I1 => s_axi_control_ARADDR(2),
      I2 => s_axi_control_ARADDR(3),
      I3 => ro_out(37),
      I4 => s_axi_control_ARADDR(4),
      O => \rdata[5]_i_3_n_0\
    );
\rdata[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \rdata[5]_i_5_n_0\,
      I1 => s_axi_control_ARADDR(5),
      I2 => \rdata[5]_i_6_n_0\,
      I3 => s_axi_control_ARADDR(4),
      I4 => \rdata[5]_i_7_n_0\,
      I5 => \rdata[24]_i_4_n_0\,
      O => \rdata[5]_i_4_n_0\
    );
\rdata[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCE200E200000000"
    )
        port map (
      I0 => a(5),
      I1 => s_axi_control_ARADDR(2),
      I2 => a(37),
      I3 => s_axi_control_ARADDR(3),
      I4 => b(5),
      I5 => s_axi_control_ARADDR(4),
      O => \rdata[5]_i_5_n_0\
    );
\rdata[5]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \^d\(37),
      I1 => \^d\(5),
      I2 => s_axi_control_ARADDR(3),
      I3 => b(37),
      I4 => s_axi_control_ARADDR(2),
      O => \rdata[5]_i_6_n_0\
    );
\rdata[5]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => c(37),
      I1 => s_axi_control_ARADDR(3),
      I2 => s_axi_control_ARADDR(2),
      I3 => c(5),
      O => \rdata[5]_i_7_n_0\
    );
\rdata[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF10"
    )
        port map (
      I0 => \rdata[31]_i_4_n_0\,
      I1 => \rdata[6]_i_2_n_0\,
      I2 => \rdata[6]_i_3_n_0\,
      I3 => \rdata[6]_i_4_n_0\,
      O => rdata(6)
    );
\rdata[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055FF330F"
    )
        port map (
      I0 => ro_in(38),
      I1 => ro_in(6),
      I2 => \^q\(5),
      I3 => s_axi_control_ARADDR(3),
      I4 => s_axi_control_ARADDR(2),
      I5 => \rdata[31]_i_7_n_0\,
      O => \rdata[6]_i_2_n_0\
    );
\rdata[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3808FFFF"
    )
        port map (
      I0 => ro_out(6),
      I1 => s_axi_control_ARADDR(2),
      I2 => s_axi_control_ARADDR(3),
      I3 => ro_out(38),
      I4 => s_axi_control_ARADDR(4),
      O => \rdata[6]_i_3_n_0\
    );
\rdata[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \rdata[6]_i_5_n_0\,
      I1 => s_axi_control_ARADDR(5),
      I2 => \rdata[6]_i_6_n_0\,
      I3 => s_axi_control_ARADDR(4),
      I4 => \rdata[6]_i_7_n_0\,
      I5 => \rdata[24]_i_4_n_0\,
      O => \rdata[6]_i_4_n_0\
    );
\rdata[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCE200E200000000"
    )
        port map (
      I0 => a(6),
      I1 => s_axi_control_ARADDR(2),
      I2 => a(38),
      I3 => s_axi_control_ARADDR(3),
      I4 => b(6),
      I5 => s_axi_control_ARADDR(4),
      O => \rdata[6]_i_5_n_0\
    );
\rdata[6]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \^d\(38),
      I1 => \^d\(6),
      I2 => s_axi_control_ARADDR(3),
      I3 => b(38),
      I4 => s_axi_control_ARADDR(2),
      O => \rdata[6]_i_6_n_0\
    );
\rdata[6]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => c(38),
      I1 => s_axi_control_ARADDR(3),
      I2 => s_axi_control_ARADDR(2),
      I3 => c(6),
      O => \rdata[6]_i_7_n_0\
    );
\rdata[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444444445455"
    )
        port map (
      I0 => \rdata[7]_i_2_n_0\,
      I1 => \rdata[7]_i_3_n_0\,
      I2 => \rdata[7]_i_4_n_0\,
      I3 => \rdata[7]_i_5_n_0\,
      I4 => \rdata[7]_i_6_n_0\,
      I5 => \rdata[7]_i_7_n_0\,
      O => \rdata[7]_i_1_n_0\
    );
\rdata[7]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => s_axi_control_ARADDR(5),
      I1 => s_axi_control_ARADDR(4),
      O => \rdata[7]_i_10_n_0\
    );
\rdata[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => s_axi_control_ARADDR(0),
      I1 => s_axi_control_ARADDR(1),
      O => \rdata[7]_i_2_n_0\
    );
\rdata[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
        port map (
      I0 => \rdata[7]_i_8_n_0\,
      I1 => s_axi_control_ARADDR(4),
      I2 => \rdata[7]_i_9_n_0\,
      I3 => s_axi_control_ARADDR(6),
      I4 => s_axi_control_ARADDR(5),
      O => \rdata[7]_i_3_n_0\
    );
\rdata[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2C200000FFFFFFFF"
    )
        port map (
      I0 => c(39),
      I1 => s_axi_control_ARADDR(2),
      I2 => s_axi_control_ARADDR(3),
      I3 => c(7),
      I4 => s_axi_control_ARADDR(4),
      I5 => s_axi_control_ARADDR(5),
      O => \rdata[7]_i_4_n_0\
    );
\rdata[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEFBBEFEEEFFFEF"
    )
        port map (
      I0 => s_axi_control_ARADDR(4),
      I1 => s_axi_control_ARADDR(2),
      I2 => b(39),
      I3 => s_axi_control_ARADDR(3),
      I4 => \^d\(7),
      I5 => \^d\(39),
      O => \rdata[7]_i_5_n_0\
    );
\rdata[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAFFFB"
    )
        port map (
      I0 => s_axi_control_ARADDR(6),
      I1 => int_auto_restart_reg_n_0,
      I2 => s_axi_control_ARADDR(3),
      I3 => s_axi_control_ARADDR(2),
      I4 => s_axi_control_ARADDR(4),
      I5 => s_axi_control_ARADDR(5),
      O => \rdata[7]_i_6_n_0\
    );
\rdata[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F55FF33"
    )
        port map (
      I0 => a(39),
      I1 => a(7),
      I2 => b(7),
      I3 => s_axi_control_ARADDR(3),
      I4 => s_axi_control_ARADDR(2),
      I5 => \rdata[7]_i_10_n_0\,
      O => \rdata[7]_i_7_n_0\
    );
\rdata[7]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => ro_in(39),
      I1 => ro_in(7),
      I2 => s_axi_control_ARADDR(3),
      I3 => \^q\(6),
      I4 => s_axi_control_ARADDR(2),
      O => \rdata[7]_i_8_n_0\
    );
\rdata[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => ro_out(39),
      I1 => s_axi_control_ARADDR(3),
      I2 => s_axi_control_ARADDR(2),
      I3 => ro_out(7),
      O => \rdata[7]_i_9_n_0\
    );
\rdata[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF10"
    )
        port map (
      I0 => \rdata[31]_i_4_n_0\,
      I1 => \rdata[8]_i_2_n_0\,
      I2 => \rdata[8]_i_3_n_0\,
      I3 => \rdata[8]_i_4_n_0\,
      O => rdata(8)
    );
\rdata[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055FF330F"
    )
        port map (
      I0 => ro_in(40),
      I1 => ro_in(8),
      I2 => \^q\(7),
      I3 => s_axi_control_ARADDR(3),
      I4 => s_axi_control_ARADDR(2),
      I5 => \rdata[31]_i_7_n_0\,
      O => \rdata[8]_i_2_n_0\
    );
\rdata[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3808FFFF"
    )
        port map (
      I0 => ro_out(8),
      I1 => s_axi_control_ARADDR(2),
      I2 => s_axi_control_ARADDR(3),
      I3 => ro_out(40),
      I4 => s_axi_control_ARADDR(4),
      O => \rdata[8]_i_3_n_0\
    );
\rdata[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \rdata[8]_i_5_n_0\,
      I1 => s_axi_control_ARADDR(5),
      I2 => \rdata[8]_i_6_n_0\,
      I3 => s_axi_control_ARADDR(4),
      I4 => \rdata[8]_i_7_n_0\,
      I5 => \rdata[24]_i_4_n_0\,
      O => \rdata[8]_i_4_n_0\
    );
\rdata[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCE200E200000000"
    )
        port map (
      I0 => a(8),
      I1 => s_axi_control_ARADDR(2),
      I2 => a(40),
      I3 => s_axi_control_ARADDR(3),
      I4 => b(8),
      I5 => s_axi_control_ARADDR(4),
      O => \rdata[8]_i_5_n_0\
    );
\rdata[8]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \^d\(40),
      I1 => \^d\(8),
      I2 => s_axi_control_ARADDR(3),
      I3 => b(40),
      I4 => s_axi_control_ARADDR(2),
      O => \rdata[8]_i_6_n_0\
    );
\rdata[8]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => c(40),
      I1 => s_axi_control_ARADDR(3),
      I2 => s_axi_control_ARADDR(2),
      I3 => c(8),
      O => \rdata[8]_i_7_n_0\
    );
\rdata[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF10"
    )
        port map (
      I0 => \rdata[31]_i_4_n_0\,
      I1 => \rdata[9]_i_2_n_0\,
      I2 => \rdata[9]_i_3_n_0\,
      I3 => \rdata[9]_i_4_n_0\,
      O => rdata(9)
    );
\rdata[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055FF330F"
    )
        port map (
      I0 => ro_in(41),
      I1 => ro_in(9),
      I2 => \^q\(8),
      I3 => s_axi_control_ARADDR(3),
      I4 => s_axi_control_ARADDR(2),
      I5 => \rdata[31]_i_7_n_0\,
      O => \rdata[9]_i_2_n_0\
    );
\rdata[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3808FFFF"
    )
        port map (
      I0 => ro_out(9),
      I1 => s_axi_control_ARADDR(2),
      I2 => s_axi_control_ARADDR(3),
      I3 => ro_out(41),
      I4 => s_axi_control_ARADDR(4),
      O => \rdata[9]_i_3_n_0\
    );
\rdata[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \rdata[9]_i_5_n_0\,
      I1 => s_axi_control_ARADDR(5),
      I2 => \rdata[9]_i_6_n_0\,
      I3 => s_axi_control_ARADDR(4),
      I4 => \rdata[9]_i_7_n_0\,
      I5 => \rdata[24]_i_4_n_0\,
      O => \rdata[9]_i_4_n_0\
    );
\rdata[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCE200E200000000"
    )
        port map (
      I0 => a(9),
      I1 => s_axi_control_ARADDR(2),
      I2 => a(41),
      I3 => s_axi_control_ARADDR(3),
      I4 => b(9),
      I5 => s_axi_control_ARADDR(4),
      O => \rdata[9]_i_5_n_0\
    );
\rdata[9]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \^d\(41),
      I1 => \^d\(9),
      I2 => s_axi_control_ARADDR(3),
      I3 => b(41),
      I4 => s_axi_control_ARADDR(2),
      O => \rdata[9]_i_6_n_0\
    );
\rdata[9]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => c(41),
      I1 => s_axi_control_ARADDR(3),
      I2 => s_axi_control_ARADDR(2),
      I3 => c(9),
      O => \rdata[9]_i_7_n_0\
    );
\rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(0),
      Q => s_axi_control_RDATA(0),
      R => '0'
    );
\rdata_reg[0]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rdata_reg[0]_i_5_n_0\,
      I1 => \rdata_reg[0]_i_6_n_0\,
      O => \rdata_reg[0]_i_4_n_0\,
      S => s_axi_control_ARADDR(5)
    );
\rdata_reg[0]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[0]_i_7_n_0\,
      I1 => \rdata[0]_i_8_n_0\,
      O => \rdata_reg[0]_i_5_n_0\,
      S => s_axi_control_ARADDR(4)
    );
\rdata_reg[0]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[0]_i_9_n_0\,
      I1 => \rdata[0]_i_10_n_0\,
      O => \rdata_reg[0]_i_6_n_0\,
      S => s_axi_control_ARADDR(4)
    );
\rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(10),
      Q => s_axi_control_RDATA(10),
      R => '0'
    );
\rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(11),
      Q => s_axi_control_RDATA(11),
      R => '0'
    );
\rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(12),
      Q => s_axi_control_RDATA(12),
      R => '0'
    );
\rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(13),
      Q => s_axi_control_RDATA(13),
      R => '0'
    );
\rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(14),
      Q => s_axi_control_RDATA(14),
      R => '0'
    );
\rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(15),
      Q => s_axi_control_RDATA(15),
      R => '0'
    );
\rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(16),
      Q => s_axi_control_RDATA(16),
      R => '0'
    );
\rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(17),
      Q => s_axi_control_RDATA(17),
      R => '0'
    );
\rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(18),
      Q => s_axi_control_RDATA(18),
      R => '0'
    );
\rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(19),
      Q => s_axi_control_RDATA(19),
      R => '0'
    );
\rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(1),
      Q => s_axi_control_RDATA(1),
      R => '0'
    );
\rdata_reg[1]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rdata_reg[1]_i_5_n_0\,
      I1 => \rdata_reg[1]_i_6_n_0\,
      O => \rdata_reg[1]_i_4_n_0\,
      S => s_axi_control_ARADDR(5)
    );
\rdata_reg[1]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[1]_i_7_n_0\,
      I1 => \rdata[1]_i_8_n_0\,
      O => \rdata_reg[1]_i_5_n_0\,
      S => s_axi_control_ARADDR(4)
    );
\rdata_reg[1]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[1]_i_9_n_0\,
      I1 => \rdata[1]_i_10_n_0\,
      O => \rdata_reg[1]_i_6_n_0\,
      S => s_axi_control_ARADDR(4)
    );
\rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(20),
      Q => s_axi_control_RDATA(20),
      R => '0'
    );
\rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(21),
      Q => s_axi_control_RDATA(21),
      R => '0'
    );
\rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(22),
      Q => s_axi_control_RDATA(22),
      R => '0'
    );
\rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(23),
      Q => s_axi_control_RDATA(23),
      R => '0'
    );
\rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(24),
      Q => s_axi_control_RDATA(24),
      R => '0'
    );
\rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(25),
      Q => s_axi_control_RDATA(25),
      R => '0'
    );
\rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(26),
      Q => s_axi_control_RDATA(26),
      R => '0'
    );
\rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(27),
      Q => s_axi_control_RDATA(27),
      R => '0'
    );
\rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(28),
      Q => s_axi_control_RDATA(28),
      R => '0'
    );
\rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(29),
      Q => s_axi_control_RDATA(29),
      R => '0'
    );
\rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[2]_i_1_n_0\,
      Q => s_axi_control_RDATA(2),
      R => '0'
    );
\rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(30),
      Q => s_axi_control_RDATA(30),
      R => '0'
    );
\rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(31),
      Q => s_axi_control_RDATA(31),
      R => '0'
    );
\rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[3]_i_1_n_0\,
      Q => s_axi_control_RDATA(3),
      R => '0'
    );
\rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(4),
      Q => s_axi_control_RDATA(4),
      R => '0'
    );
\rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(5),
      Q => s_axi_control_RDATA(5),
      R => '0'
    );
\rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(6),
      Q => s_axi_control_RDATA(6),
      R => '0'
    );
\rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[7]_i_1_n_0\,
      Q => s_axi_control_RDATA(7),
      R => '0'
    );
\rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(8),
      Q => s_axi_control_RDATA(8),
      R => '0'
    );
\rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(9),
      Q => s_axi_control_RDATA(9),
      R => '0'
    );
s_axi_control_ARREADY_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => areset,
      I1 => \^fsm_sequential_rstate_reg_0\,
      O => s_axi_control_ARREADY
    );
s_axi_control_AWREADY_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \FSM_onehot_wstate_reg_n_0_[0]\,
      I1 => areset,
      O => s_axi_control_AWREADY
    );
start_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^ap_start\,
      I1 => ap_start_r,
      O => \^ap_start_pulse\
    );
\waddr[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => s_axi_control_AWVALID,
      I1 => \FSM_onehot_wstate_reg_n_0_[0]\,
      I2 => areset,
      O => waddr
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_control_AWADDR(0),
      Q => \waddr_reg_n_0_[0]\,
      R => '0'
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_control_AWADDR(1),
      Q => \waddr_reg_n_0_[1]\,
      R => '0'
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_control_AWADDR(2),
      Q => \waddr_reg_n_0_[2]\,
      R => '0'
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_control_AWADDR(3),
      Q => \waddr_reg_n_0_[3]\,
      R => '0'
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_control_AWADDR(4),
      Q => \waddr_reg_n_0_[4]\,
      R => '0'
    );
\waddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_control_AWADDR(5),
      Q => \waddr_reg_n_0_[5]\,
      R => '0'
    );
\waddr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_control_AWADDR(6),
      Q => \waddr_reg_n_0_[6]\,
      R => '0'
    );
\wm_ctrl_length[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8888B888"
    )
        port map (
      I0 => length_r(0),
      I1 => \^ap_start_pulse\,
      I2 => m_axi_gmem_BVALID,
      I3 => ap_done_reg,
      I4 => sent_mul,
      O => \int_length_r_reg[0]_0\(0)
    );
\wm_ctrl_length[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_start_r,
      I1 => \^ap_start\,
      O => ap_start_r_reg
    );
\wm_ctrl_offset[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888B8888888"
    )
        port map (
      I0 => c(0),
      I1 => \^ap_start_pulse\,
      I2 => ro_out(0),
      I3 => m_axi_gmem_BVALID,
      I4 => ap_done_reg,
      I5 => sent_mul,
      O => D(0)
    );
\wm_ctrl_offset[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888B8888888"
    )
        port map (
      I0 => c(10),
      I1 => \^ap_start_pulse\,
      I2 => ro_out(10),
      I3 => m_axi_gmem_BVALID,
      I4 => ap_done_reg,
      I5 => sent_mul,
      O => D(10)
    );
\wm_ctrl_offset[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888B8888888"
    )
        port map (
      I0 => c(11),
      I1 => \^ap_start_pulse\,
      I2 => ro_out(11),
      I3 => m_axi_gmem_BVALID,
      I4 => ap_done_reg,
      I5 => sent_mul,
      O => D(11)
    );
\wm_ctrl_offset[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888B8888888"
    )
        port map (
      I0 => c(12),
      I1 => \^ap_start_pulse\,
      I2 => ro_out(12),
      I3 => m_axi_gmem_BVALID,
      I4 => ap_done_reg,
      I5 => sent_mul,
      O => D(12)
    );
\wm_ctrl_offset[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888B8888888"
    )
        port map (
      I0 => c(13),
      I1 => \^ap_start_pulse\,
      I2 => ro_out(13),
      I3 => m_axi_gmem_BVALID,
      I4 => ap_done_reg,
      I5 => sent_mul,
      O => D(13)
    );
\wm_ctrl_offset[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888B8888888"
    )
        port map (
      I0 => c(14),
      I1 => \^ap_start_pulse\,
      I2 => ro_out(14),
      I3 => m_axi_gmem_BVALID,
      I4 => ap_done_reg,
      I5 => sent_mul,
      O => D(14)
    );
\wm_ctrl_offset[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888B8888888"
    )
        port map (
      I0 => c(15),
      I1 => \^ap_start_pulse\,
      I2 => ro_out(15),
      I3 => m_axi_gmem_BVALID,
      I4 => ap_done_reg,
      I5 => sent_mul,
      O => D(15)
    );
\wm_ctrl_offset[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888B8888888"
    )
        port map (
      I0 => c(16),
      I1 => \^ap_start_pulse\,
      I2 => ro_out(16),
      I3 => m_axi_gmem_BVALID,
      I4 => ap_done_reg,
      I5 => sent_mul,
      O => D(16)
    );
\wm_ctrl_offset[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888B8888888"
    )
        port map (
      I0 => c(17),
      I1 => \^ap_start_pulse\,
      I2 => ro_out(17),
      I3 => m_axi_gmem_BVALID,
      I4 => ap_done_reg,
      I5 => sent_mul,
      O => D(17)
    );
\wm_ctrl_offset[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888B8888888"
    )
        port map (
      I0 => c(18),
      I1 => \^ap_start_pulse\,
      I2 => ro_out(18),
      I3 => m_axi_gmem_BVALID,
      I4 => ap_done_reg,
      I5 => sent_mul,
      O => D(18)
    );
\wm_ctrl_offset[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888B8888888"
    )
        port map (
      I0 => c(19),
      I1 => \^ap_start_pulse\,
      I2 => ro_out(19),
      I3 => m_axi_gmem_BVALID,
      I4 => ap_done_reg,
      I5 => sent_mul,
      O => D(19)
    );
\wm_ctrl_offset[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888B8888888"
    )
        port map (
      I0 => c(1),
      I1 => \^ap_start_pulse\,
      I2 => ro_out(1),
      I3 => m_axi_gmem_BVALID,
      I4 => ap_done_reg,
      I5 => sent_mul,
      O => D(1)
    );
\wm_ctrl_offset[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888B8888888"
    )
        port map (
      I0 => c(20),
      I1 => \^ap_start_pulse\,
      I2 => ro_out(20),
      I3 => m_axi_gmem_BVALID,
      I4 => ap_done_reg,
      I5 => sent_mul,
      O => D(20)
    );
\wm_ctrl_offset[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888B8888888"
    )
        port map (
      I0 => c(21),
      I1 => \^ap_start_pulse\,
      I2 => ro_out(21),
      I3 => m_axi_gmem_BVALID,
      I4 => ap_done_reg,
      I5 => sent_mul,
      O => D(21)
    );
\wm_ctrl_offset[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888B8888888"
    )
        port map (
      I0 => c(22),
      I1 => \^ap_start_pulse\,
      I2 => ro_out(22),
      I3 => m_axi_gmem_BVALID,
      I4 => ap_done_reg,
      I5 => sent_mul,
      O => D(22)
    );
\wm_ctrl_offset[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888B8888888"
    )
        port map (
      I0 => c(23),
      I1 => \^ap_start_pulse\,
      I2 => ro_out(23),
      I3 => m_axi_gmem_BVALID,
      I4 => ap_done_reg,
      I5 => sent_mul,
      O => D(23)
    );
\wm_ctrl_offset[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888B8888888"
    )
        port map (
      I0 => c(24),
      I1 => \^ap_start_pulse\,
      I2 => ro_out(24),
      I3 => m_axi_gmem_BVALID,
      I4 => ap_done_reg,
      I5 => sent_mul,
      O => D(24)
    );
\wm_ctrl_offset[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888B8888888"
    )
        port map (
      I0 => c(25),
      I1 => \^ap_start_pulse\,
      I2 => ro_out(25),
      I3 => m_axi_gmem_BVALID,
      I4 => ap_done_reg,
      I5 => sent_mul,
      O => D(25)
    );
\wm_ctrl_offset[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888B8888888"
    )
        port map (
      I0 => c(26),
      I1 => \^ap_start_pulse\,
      I2 => ro_out(26),
      I3 => m_axi_gmem_BVALID,
      I4 => ap_done_reg,
      I5 => sent_mul,
      O => D(26)
    );
\wm_ctrl_offset[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888B8888888"
    )
        port map (
      I0 => c(27),
      I1 => \^ap_start_pulse\,
      I2 => ro_out(27),
      I3 => m_axi_gmem_BVALID,
      I4 => ap_done_reg,
      I5 => sent_mul,
      O => D(27)
    );
\wm_ctrl_offset[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888B8888888"
    )
        port map (
      I0 => c(28),
      I1 => \^ap_start_pulse\,
      I2 => ro_out(28),
      I3 => m_axi_gmem_BVALID,
      I4 => ap_done_reg,
      I5 => sent_mul,
      O => D(28)
    );
\wm_ctrl_offset[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888B8888888"
    )
        port map (
      I0 => c(29),
      I1 => \^ap_start_pulse\,
      I2 => ro_out(29),
      I3 => m_axi_gmem_BVALID,
      I4 => ap_done_reg,
      I5 => sent_mul,
      O => D(29)
    );
\wm_ctrl_offset[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888B8888888"
    )
        port map (
      I0 => c(2),
      I1 => \^ap_start_pulse\,
      I2 => ro_out(2),
      I3 => m_axi_gmem_BVALID,
      I4 => ap_done_reg,
      I5 => sent_mul,
      O => D(2)
    );
\wm_ctrl_offset[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888B8888888"
    )
        port map (
      I0 => c(30),
      I1 => \^ap_start_pulse\,
      I2 => ro_out(30),
      I3 => m_axi_gmem_BVALID,
      I4 => ap_done_reg,
      I5 => sent_mul,
      O => D(30)
    );
\wm_ctrl_offset[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888B8888888"
    )
        port map (
      I0 => c(31),
      I1 => \^ap_start_pulse\,
      I2 => ro_out(31),
      I3 => m_axi_gmem_BVALID,
      I4 => ap_done_reg,
      I5 => sent_mul,
      O => D(31)
    );
\wm_ctrl_offset[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888B8888888"
    )
        port map (
      I0 => c(32),
      I1 => \^ap_start_pulse\,
      I2 => ro_out(32),
      I3 => m_axi_gmem_BVALID,
      I4 => ap_done_reg,
      I5 => sent_mul,
      O => D(32)
    );
\wm_ctrl_offset[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888B8888888"
    )
        port map (
      I0 => c(33),
      I1 => \^ap_start_pulse\,
      I2 => ro_out(33),
      I3 => m_axi_gmem_BVALID,
      I4 => ap_done_reg,
      I5 => sent_mul,
      O => D(33)
    );
\wm_ctrl_offset[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888B8888888"
    )
        port map (
      I0 => c(34),
      I1 => \^ap_start_pulse\,
      I2 => ro_out(34),
      I3 => m_axi_gmem_BVALID,
      I4 => ap_done_reg,
      I5 => sent_mul,
      O => D(34)
    );
\wm_ctrl_offset[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888B8888888"
    )
        port map (
      I0 => c(35),
      I1 => \^ap_start_pulse\,
      I2 => ro_out(35),
      I3 => m_axi_gmem_BVALID,
      I4 => ap_done_reg,
      I5 => sent_mul,
      O => D(35)
    );
\wm_ctrl_offset[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888B8888888"
    )
        port map (
      I0 => c(36),
      I1 => \^ap_start_pulse\,
      I2 => ro_out(36),
      I3 => m_axi_gmem_BVALID,
      I4 => ap_done_reg,
      I5 => sent_mul,
      O => D(36)
    );
\wm_ctrl_offset[37]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888B8888888"
    )
        port map (
      I0 => c(37),
      I1 => \^ap_start_pulse\,
      I2 => ro_out(37),
      I3 => m_axi_gmem_BVALID,
      I4 => ap_done_reg,
      I5 => sent_mul,
      O => D(37)
    );
\wm_ctrl_offset[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888B8888888"
    )
        port map (
      I0 => c(38),
      I1 => \^ap_start_pulse\,
      I2 => ro_out(38),
      I3 => m_axi_gmem_BVALID,
      I4 => ap_done_reg,
      I5 => sent_mul,
      O => D(38)
    );
\wm_ctrl_offset[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888B8888888"
    )
        port map (
      I0 => c(39),
      I1 => \^ap_start_pulse\,
      I2 => ro_out(39),
      I3 => m_axi_gmem_BVALID,
      I4 => ap_done_reg,
      I5 => sent_mul,
      O => D(39)
    );
\wm_ctrl_offset[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888B8888888"
    )
        port map (
      I0 => c(3),
      I1 => \^ap_start_pulse\,
      I2 => ro_out(3),
      I3 => m_axi_gmem_BVALID,
      I4 => ap_done_reg,
      I5 => sent_mul,
      O => D(3)
    );
\wm_ctrl_offset[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888B8888888"
    )
        port map (
      I0 => c(40),
      I1 => \^ap_start_pulse\,
      I2 => ro_out(40),
      I3 => m_axi_gmem_BVALID,
      I4 => ap_done_reg,
      I5 => sent_mul,
      O => D(40)
    );
\wm_ctrl_offset[41]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888B8888888"
    )
        port map (
      I0 => c(41),
      I1 => \^ap_start_pulse\,
      I2 => ro_out(41),
      I3 => m_axi_gmem_BVALID,
      I4 => ap_done_reg,
      I5 => sent_mul,
      O => D(41)
    );
\wm_ctrl_offset[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888B8888888"
    )
        port map (
      I0 => c(42),
      I1 => \^ap_start_pulse\,
      I2 => ro_out(42),
      I3 => m_axi_gmem_BVALID,
      I4 => ap_done_reg,
      I5 => sent_mul,
      O => D(42)
    );
\wm_ctrl_offset[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888B8888888"
    )
        port map (
      I0 => c(43),
      I1 => \^ap_start_pulse\,
      I2 => ro_out(43),
      I3 => m_axi_gmem_BVALID,
      I4 => ap_done_reg,
      I5 => sent_mul,
      O => D(43)
    );
\wm_ctrl_offset[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888B8888888"
    )
        port map (
      I0 => c(44),
      I1 => \^ap_start_pulse\,
      I2 => ro_out(44),
      I3 => m_axi_gmem_BVALID,
      I4 => ap_done_reg,
      I5 => sent_mul,
      O => D(44)
    );
\wm_ctrl_offset[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888B8888888"
    )
        port map (
      I0 => c(45),
      I1 => \^ap_start_pulse\,
      I2 => ro_out(45),
      I3 => m_axi_gmem_BVALID,
      I4 => ap_done_reg,
      I5 => sent_mul,
      O => D(45)
    );
\wm_ctrl_offset[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888B8888888"
    )
        port map (
      I0 => c(46),
      I1 => \^ap_start_pulse\,
      I2 => ro_out(46),
      I3 => m_axi_gmem_BVALID,
      I4 => ap_done_reg,
      I5 => sent_mul,
      O => D(46)
    );
\wm_ctrl_offset[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888B8888888"
    )
        port map (
      I0 => c(47),
      I1 => \^ap_start_pulse\,
      I2 => ro_out(47),
      I3 => m_axi_gmem_BVALID,
      I4 => ap_done_reg,
      I5 => sent_mul,
      O => D(47)
    );
\wm_ctrl_offset[48]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888B8888888"
    )
        port map (
      I0 => c(48),
      I1 => \^ap_start_pulse\,
      I2 => ro_out(48),
      I3 => m_axi_gmem_BVALID,
      I4 => ap_done_reg,
      I5 => sent_mul,
      O => D(48)
    );
\wm_ctrl_offset[49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888B8888888"
    )
        port map (
      I0 => c(49),
      I1 => \^ap_start_pulse\,
      I2 => ro_out(49),
      I3 => m_axi_gmem_BVALID,
      I4 => ap_done_reg,
      I5 => sent_mul,
      O => D(49)
    );
\wm_ctrl_offset[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888B8888888"
    )
        port map (
      I0 => c(4),
      I1 => \^ap_start_pulse\,
      I2 => ro_out(4),
      I3 => m_axi_gmem_BVALID,
      I4 => ap_done_reg,
      I5 => sent_mul,
      O => D(4)
    );
\wm_ctrl_offset[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888B8888888"
    )
        port map (
      I0 => c(50),
      I1 => \^ap_start_pulse\,
      I2 => ro_out(50),
      I3 => m_axi_gmem_BVALID,
      I4 => ap_done_reg,
      I5 => sent_mul,
      O => D(50)
    );
\wm_ctrl_offset[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888B8888888"
    )
        port map (
      I0 => c(51),
      I1 => \^ap_start_pulse\,
      I2 => ro_out(51),
      I3 => m_axi_gmem_BVALID,
      I4 => ap_done_reg,
      I5 => sent_mul,
      O => D(51)
    );
\wm_ctrl_offset[52]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888B8888888"
    )
        port map (
      I0 => c(52),
      I1 => \^ap_start_pulse\,
      I2 => ro_out(52),
      I3 => m_axi_gmem_BVALID,
      I4 => ap_done_reg,
      I5 => sent_mul,
      O => D(52)
    );
\wm_ctrl_offset[53]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888B8888888"
    )
        port map (
      I0 => c(53),
      I1 => \^ap_start_pulse\,
      I2 => ro_out(53),
      I3 => m_axi_gmem_BVALID,
      I4 => ap_done_reg,
      I5 => sent_mul,
      O => D(53)
    );
\wm_ctrl_offset[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888B8888888"
    )
        port map (
      I0 => c(54),
      I1 => \^ap_start_pulse\,
      I2 => ro_out(54),
      I3 => m_axi_gmem_BVALID,
      I4 => ap_done_reg,
      I5 => sent_mul,
      O => D(54)
    );
\wm_ctrl_offset[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888B8888888"
    )
        port map (
      I0 => c(55),
      I1 => \^ap_start_pulse\,
      I2 => ro_out(55),
      I3 => m_axi_gmem_BVALID,
      I4 => ap_done_reg,
      I5 => sent_mul,
      O => D(55)
    );
\wm_ctrl_offset[56]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888B8888888"
    )
        port map (
      I0 => c(56),
      I1 => \^ap_start_pulse\,
      I2 => ro_out(56),
      I3 => m_axi_gmem_BVALID,
      I4 => ap_done_reg,
      I5 => sent_mul,
      O => D(56)
    );
\wm_ctrl_offset[57]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888B8888888"
    )
        port map (
      I0 => c(57),
      I1 => \^ap_start_pulse\,
      I2 => ro_out(57),
      I3 => m_axi_gmem_BVALID,
      I4 => ap_done_reg,
      I5 => sent_mul,
      O => D(57)
    );
\wm_ctrl_offset[58]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888B8888888"
    )
        port map (
      I0 => c(58),
      I1 => \^ap_start_pulse\,
      I2 => ro_out(58),
      I3 => m_axi_gmem_BVALID,
      I4 => ap_done_reg,
      I5 => sent_mul,
      O => D(58)
    );
\wm_ctrl_offset[59]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888B8888888"
    )
        port map (
      I0 => c(59),
      I1 => \^ap_start_pulse\,
      I2 => ro_out(59),
      I3 => m_axi_gmem_BVALID,
      I4 => ap_done_reg,
      I5 => sent_mul,
      O => D(59)
    );
\wm_ctrl_offset[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888B8888888"
    )
        port map (
      I0 => c(5),
      I1 => \^ap_start_pulse\,
      I2 => ro_out(5),
      I3 => m_axi_gmem_BVALID,
      I4 => ap_done_reg,
      I5 => sent_mul,
      O => D(5)
    );
\wm_ctrl_offset[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888B8888888"
    )
        port map (
      I0 => c(60),
      I1 => \^ap_start_pulse\,
      I2 => ro_out(60),
      I3 => m_axi_gmem_BVALID,
      I4 => ap_done_reg,
      I5 => sent_mul,
      O => D(60)
    );
\wm_ctrl_offset[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888B8888888"
    )
        port map (
      I0 => c(61),
      I1 => \^ap_start_pulse\,
      I2 => ro_out(61),
      I3 => m_axi_gmem_BVALID,
      I4 => ap_done_reg,
      I5 => sent_mul,
      O => D(61)
    );
\wm_ctrl_offset[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888B8888888"
    )
        port map (
      I0 => c(62),
      I1 => \^ap_start_pulse\,
      I2 => ro_out(62),
      I3 => m_axi_gmem_BVALID,
      I4 => ap_done_reg,
      I5 => sent_mul,
      O => D(62)
    );
\wm_ctrl_offset[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888B8888888"
    )
        port map (
      I0 => c(63),
      I1 => \^ap_start_pulse\,
      I2 => ro_out(63),
      I3 => m_axi_gmem_BVALID,
      I4 => ap_done_reg,
      I5 => sent_mul,
      O => D(63)
    );
\wm_ctrl_offset[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888B8888888"
    )
        port map (
      I0 => c(6),
      I1 => \^ap_start_pulse\,
      I2 => ro_out(6),
      I3 => m_axi_gmem_BVALID,
      I4 => ap_done_reg,
      I5 => sent_mul,
      O => D(6)
    );
\wm_ctrl_offset[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888B8888888"
    )
        port map (
      I0 => c(7),
      I1 => \^ap_start_pulse\,
      I2 => ro_out(7),
      I3 => m_axi_gmem_BVALID,
      I4 => ap_done_reg,
      I5 => sent_mul,
      O => D(7)
    );
\wm_ctrl_offset[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888B8888888"
    )
        port map (
      I0 => c(8),
      I1 => \^ap_start_pulse\,
      I2 => ro_out(8),
      I3 => m_axi_gmem_BVALID,
      I4 => ap_done_reg,
      I5 => sent_mul,
      O => D(8)
    );
\wm_ctrl_offset[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888B8888888"
    )
        port map (
      I0 => c(9),
      I1 => \^ap_start_pulse\,
      I2 => ro_out(9),
      I3 => m_axi_gmem_BVALID,
      I4 => ap_done_reg,
      I5 => sent_mul,
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_ro_rtl_counter is
  port (
    m_axi_gmem_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \num_transactions_reg[15]\ : out STD_LOGIC;
    awvalid_r_reg : out STD_LOGIC;
    areset : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    start : in STD_LOGIC;
    m_axi_gmem_AWREADY : in STD_LOGIC;
    \count_r_reg[23]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \m_axi_gmem_AWLEN[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \count_r_reg[7]_0\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_ro_rtl_counter;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_ro_rtl_counter is
  signal aw_final_transaction : STD_LOGIC;
  signal \^awvalid_r_reg\ : STD_LOGIC;
  signal \count_r[0]_i_10__0_n_0\ : STD_LOGIC;
  signal \count_r[0]_i_11__0_n_0\ : STD_LOGIC;
  signal \count_r[0]_i_12__0_n_0\ : STD_LOGIC;
  signal \count_r[0]_i_13__0_n_0\ : STD_LOGIC;
  signal \count_r[0]_i_14__0_n_0\ : STD_LOGIC;
  signal \count_r[0]_i_15__0_n_0\ : STD_LOGIC;
  signal \count_r[0]_i_16__0_n_0\ : STD_LOGIC;
  signal \count_r[0]_i_17__1_n_0\ : STD_LOGIC;
  signal \count_r[0]_i_18__0_n_0\ : STD_LOGIC;
  signal \count_r[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \count_r[0]_i_4__0_n_0\ : STD_LOGIC;
  signal \count_r[0]_i_5__0_n_0\ : STD_LOGIC;
  signal \count_r[0]_i_6__0_n_0\ : STD_LOGIC;
  signal \count_r[0]_i_7__0_n_0\ : STD_LOGIC;
  signal \count_r[0]_i_8__0_n_0\ : STD_LOGIC;
  signal \count_r[0]_i_9__0_n_0\ : STD_LOGIC;
  signal \count_r[16]_i_10__0_n_0\ : STD_LOGIC;
  signal \count_r[16]_i_11__0_n_0\ : STD_LOGIC;
  signal \count_r[16]_i_12__0_n_0\ : STD_LOGIC;
  signal \count_r[16]_i_13__0_n_0\ : STD_LOGIC;
  signal \count_r[16]_i_14__0_n_0\ : STD_LOGIC;
  signal \count_r[16]_i_15__0_n_0\ : STD_LOGIC;
  signal \count_r[16]_i_16__0_n_0\ : STD_LOGIC;
  signal \count_r[16]_i_2__0_n_0\ : STD_LOGIC;
  signal \count_r[16]_i_3__0_n_0\ : STD_LOGIC;
  signal \count_r[16]_i_4__0_n_0\ : STD_LOGIC;
  signal \count_r[16]_i_5__0_n_0\ : STD_LOGIC;
  signal \count_r[16]_i_6__0_n_0\ : STD_LOGIC;
  signal \count_r[16]_i_7__0_n_0\ : STD_LOGIC;
  signal \count_r[16]_i_8__0_n_0\ : STD_LOGIC;
  signal \count_r[16]_i_9__1_n_0\ : STD_LOGIC;
  signal \count_r[8]_i_10__0_n_0\ : STD_LOGIC;
  signal \count_r[8]_i_11__0_n_0\ : STD_LOGIC;
  signal \count_r[8]_i_12__0_n_0\ : STD_LOGIC;
  signal \count_r[8]_i_13__0_n_0\ : STD_LOGIC;
  signal \count_r[8]_i_14__0_n_0\ : STD_LOGIC;
  signal \count_r[8]_i_15__0_n_0\ : STD_LOGIC;
  signal \count_r[8]_i_16__0_n_0\ : STD_LOGIC;
  signal \count_r[8]_i_17__0_n_0\ : STD_LOGIC;
  signal \count_r[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \count_r[8]_i_3__0_n_0\ : STD_LOGIC;
  signal \count_r[8]_i_4__0_n_0\ : STD_LOGIC;
  signal \count_r[8]_i_5__0_n_0\ : STD_LOGIC;
  signal \count_r[8]_i_6__0_n_0\ : STD_LOGIC;
  signal \count_r[8]_i_7__0_n_0\ : STD_LOGIC;
  signal \count_r[8]_i_8__0_n_0\ : STD_LOGIC;
  signal \count_r[8]_i_9__0_n_0\ : STD_LOGIC;
  signal \count_r_reg[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \count_r_reg[0]_i_2__0_n_1\ : STD_LOGIC;
  signal \count_r_reg[0]_i_2__0_n_10\ : STD_LOGIC;
  signal \count_r_reg[0]_i_2__0_n_11\ : STD_LOGIC;
  signal \count_r_reg[0]_i_2__0_n_12\ : STD_LOGIC;
  signal \count_r_reg[0]_i_2__0_n_13\ : STD_LOGIC;
  signal \count_r_reg[0]_i_2__0_n_14\ : STD_LOGIC;
  signal \count_r_reg[0]_i_2__0_n_15\ : STD_LOGIC;
  signal \count_r_reg[0]_i_2__0_n_2\ : STD_LOGIC;
  signal \count_r_reg[0]_i_2__0_n_3\ : STD_LOGIC;
  signal \count_r_reg[0]_i_2__0_n_4\ : STD_LOGIC;
  signal \count_r_reg[0]_i_2__0_n_5\ : STD_LOGIC;
  signal \count_r_reg[0]_i_2__0_n_6\ : STD_LOGIC;
  signal \count_r_reg[0]_i_2__0_n_7\ : STD_LOGIC;
  signal \count_r_reg[0]_i_2__0_n_8\ : STD_LOGIC;
  signal \count_r_reg[0]_i_2__0_n_9\ : STD_LOGIC;
  signal \count_r_reg[16]_i_1__0_n_1\ : STD_LOGIC;
  signal \count_r_reg[16]_i_1__0_n_10\ : STD_LOGIC;
  signal \count_r_reg[16]_i_1__0_n_11\ : STD_LOGIC;
  signal \count_r_reg[16]_i_1__0_n_12\ : STD_LOGIC;
  signal \count_r_reg[16]_i_1__0_n_13\ : STD_LOGIC;
  signal \count_r_reg[16]_i_1__0_n_14\ : STD_LOGIC;
  signal \count_r_reg[16]_i_1__0_n_15\ : STD_LOGIC;
  signal \count_r_reg[16]_i_1__0_n_2\ : STD_LOGIC;
  signal \count_r_reg[16]_i_1__0_n_3\ : STD_LOGIC;
  signal \count_r_reg[16]_i_1__0_n_4\ : STD_LOGIC;
  signal \count_r_reg[16]_i_1__0_n_5\ : STD_LOGIC;
  signal \count_r_reg[16]_i_1__0_n_6\ : STD_LOGIC;
  signal \count_r_reg[16]_i_1__0_n_7\ : STD_LOGIC;
  signal \count_r_reg[16]_i_1__0_n_8\ : STD_LOGIC;
  signal \count_r_reg[16]_i_1__0_n_9\ : STD_LOGIC;
  signal \count_r_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_r_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \count_r_reg[8]_i_1__0_n_10\ : STD_LOGIC;
  signal \count_r_reg[8]_i_1__0_n_11\ : STD_LOGIC;
  signal \count_r_reg[8]_i_1__0_n_12\ : STD_LOGIC;
  signal \count_r_reg[8]_i_1__0_n_13\ : STD_LOGIC;
  signal \count_r_reg[8]_i_1__0_n_14\ : STD_LOGIC;
  signal \count_r_reg[8]_i_1__0_n_15\ : STD_LOGIC;
  signal \count_r_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \count_r_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \count_r_reg[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \count_r_reg[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \count_r_reg[8]_i_1__0_n_6\ : STD_LOGIC;
  signal \count_r_reg[8]_i_1__0_n_7\ : STD_LOGIC;
  signal \count_r_reg[8]_i_1__0_n_8\ : STD_LOGIC;
  signal \count_r_reg[8]_i_1__0_n_9\ : STD_LOGIC;
  signal \count_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \count_r_reg_n_0_[10]\ : STD_LOGIC;
  signal \count_r_reg_n_0_[11]\ : STD_LOGIC;
  signal \count_r_reg_n_0_[12]\ : STD_LOGIC;
  signal \count_r_reg_n_0_[13]\ : STD_LOGIC;
  signal \count_r_reg_n_0_[14]\ : STD_LOGIC;
  signal \count_r_reg_n_0_[15]\ : STD_LOGIC;
  signal \count_r_reg_n_0_[16]\ : STD_LOGIC;
  signal \count_r_reg_n_0_[17]\ : STD_LOGIC;
  signal \count_r_reg_n_0_[18]\ : STD_LOGIC;
  signal \count_r_reg_n_0_[19]\ : STD_LOGIC;
  signal \count_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \count_r_reg_n_0_[20]\ : STD_LOGIC;
  signal \count_r_reg_n_0_[21]\ : STD_LOGIC;
  signal \count_r_reg_n_0_[22]\ : STD_LOGIC;
  signal \count_r_reg_n_0_[23]\ : STD_LOGIC;
  signal \count_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \count_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \count_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \count_r_reg_n_0_[5]\ : STD_LOGIC;
  signal \count_r_reg_n_0_[6]\ : STD_LOGIC;
  signal \count_r_reg_n_0_[7]\ : STD_LOGIC;
  signal \count_r_reg_n_0_[8]\ : STD_LOGIC;
  signal \count_r_reg_n_0_[9]\ : STD_LOGIC;
  signal \is_zero_r_i_1__1_n_0\ : STD_LOGIC;
  signal \is_zero_r_i_2__4_n_0\ : STD_LOGIC;
  signal \is_zero_r_i_3__0_n_0\ : STD_LOGIC;
  signal \is_zero_r_i_4__1_n_0\ : STD_LOGIC;
  signal \is_zero_r_i_5__0_n_0\ : STD_LOGIC;
  signal \is_zero_r_i_6__0_n_0\ : STD_LOGIC;
  signal \is_zero_r_i_7__0_n_0\ : STD_LOGIC;
  signal \m_axi_gmem_AWLEN[7]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \m_axi_gmem_AWLEN[7]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \m_axi_gmem_AWLEN[7]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \m_axi_gmem_AWLEN[7]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \m_axi_gmem_AWLEN[7]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \m_axi_gmem_AWLEN[7]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \^num_transactions_reg[15]\ : STD_LOGIC;
  signal \NLW_count_r_reg[16]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \count_r_reg[0]_i_2__0\ : label is 16;
  attribute ADDER_THRESHOLD of \count_r_reg[16]_i_1__0\ : label is 16;
  attribute ADDER_THRESHOLD of \count_r_reg[8]_i_1__0\ : label is 16;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \m_axi_gmem_AWLEN[0]_INST_0\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \m_axi_gmem_AWLEN[1]_INST_0\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \m_axi_gmem_AWLEN[2]_INST_0\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \m_axi_gmem_AWLEN[3]_INST_0\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \m_axi_gmem_AWLEN[4]_INST_0\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \m_axi_gmem_AWLEN[5]_INST_0\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \m_axi_gmem_AWLEN[6]_INST_0\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \m_axi_gmem_AWLEN[7]_INST_0\ : label is "soft_lutpair87";
begin
  awvalid_r_reg <= \^awvalid_r_reg\;
  \num_transactions_reg[15]\ <= \^num_transactions_reg[15]\;
\count_r[0]_i_10__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => start,
      O => \count_r[0]_i_10__0_n_0\
    );
\count_r[0]_i_11__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \count_r_reg_n_0_[7]\,
      I1 => start,
      I2 => Q(7),
      O => \count_r[0]_i_11__0_n_0\
    );
\count_r[0]_i_12__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \count_r_reg_n_0_[6]\,
      I1 => start,
      I2 => Q(6),
      O => \count_r[0]_i_12__0_n_0\
    );
\count_r[0]_i_13__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \count_r_reg_n_0_[5]\,
      I1 => start,
      I2 => Q(5),
      O => \count_r[0]_i_13__0_n_0\
    );
\count_r[0]_i_14__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \count_r_reg_n_0_[4]\,
      I1 => start,
      I2 => Q(4),
      O => \count_r[0]_i_14__0_n_0\
    );
\count_r[0]_i_15__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \count_r_reg_n_0_[3]\,
      I1 => start,
      I2 => Q(3),
      O => \count_r[0]_i_15__0_n_0\
    );
\count_r[0]_i_16__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \count_r_reg_n_0_[2]\,
      I1 => start,
      I2 => Q(2),
      O => \count_r[0]_i_16__0_n_0\
    );
\count_r[0]_i_17__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \count_r_reg_n_0_[1]\,
      I1 => start,
      I2 => Q(1),
      O => \count_r[0]_i_17__1_n_0\
    );
\count_r[0]_i_18__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(0),
      I1 => start,
      I2 => \count_r_reg_n_0_[0]\,
      O => \count_r[0]_i_18__0_n_0\
    );
\count_r[0]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => start,
      I1 => m_axi_gmem_AWREADY,
      I2 => \count_r_reg[23]_0\,
      O => \count_r[0]_i_1__4_n_0\
    );
\count_r[0]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => start,
      O => \count_r[0]_i_4__0_n_0\
    );
\count_r[0]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => start,
      O => \count_r[0]_i_5__0_n_0\
    );
\count_r[0]_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => start,
      O => \count_r[0]_i_6__0_n_0\
    );
\count_r[0]_i_7__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => start,
      O => \count_r[0]_i_7__0_n_0\
    );
\count_r[0]_i_8__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => start,
      O => \count_r[0]_i_8__0_n_0\
    );
\count_r[0]_i_9__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => start,
      O => \count_r[0]_i_9__0_n_0\
    );
\count_r[16]_i_10__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \count_r_reg_n_0_[22]\,
      I1 => start,
      I2 => Q(22),
      O => \count_r[16]_i_10__0_n_0\
    );
\count_r[16]_i_11__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \count_r_reg_n_0_[21]\,
      I1 => start,
      I2 => Q(21),
      O => \count_r[16]_i_11__0_n_0\
    );
\count_r[16]_i_12__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \count_r_reg_n_0_[20]\,
      I1 => start,
      I2 => Q(20),
      O => \count_r[16]_i_12__0_n_0\
    );
\count_r[16]_i_13__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \count_r_reg_n_0_[19]\,
      I1 => start,
      I2 => Q(19),
      O => \count_r[16]_i_13__0_n_0\
    );
\count_r[16]_i_14__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \count_r_reg_n_0_[18]\,
      I1 => start,
      I2 => Q(18),
      O => \count_r[16]_i_14__0_n_0\
    );
\count_r[16]_i_15__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \count_r_reg_n_0_[17]\,
      I1 => start,
      I2 => Q(17),
      O => \count_r[16]_i_15__0_n_0\
    );
\count_r[16]_i_16__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \count_r_reg_n_0_[16]\,
      I1 => start,
      I2 => Q(16),
      O => \count_r[16]_i_16__0_n_0\
    );
\count_r[16]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => start,
      O => \count_r[16]_i_2__0_n_0\
    );
\count_r[16]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => start,
      O => \count_r[16]_i_3__0_n_0\
    );
\count_r[16]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => start,
      O => \count_r[16]_i_4__0_n_0\
    );
\count_r[16]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => start,
      O => \count_r[16]_i_5__0_n_0\
    );
\count_r[16]_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => start,
      O => \count_r[16]_i_6__0_n_0\
    );
\count_r[16]_i_7__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => start,
      O => \count_r[16]_i_7__0_n_0\
    );
\count_r[16]_i_8__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => start,
      O => \count_r[16]_i_8__0_n_0\
    );
\count_r[16]_i_9__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A3"
    )
        port map (
      I0 => Q(23),
      I1 => \count_r_reg_n_0_[23]\,
      I2 => start,
      O => \count_r[16]_i_9__1_n_0\
    );
\count_r[8]_i_10__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \count_r_reg_n_0_[15]\,
      I1 => start,
      I2 => Q(15),
      O => \count_r[8]_i_10__0_n_0\
    );
\count_r[8]_i_11__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \count_r_reg_n_0_[14]\,
      I1 => start,
      I2 => Q(14),
      O => \count_r[8]_i_11__0_n_0\
    );
\count_r[8]_i_12__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \count_r_reg_n_0_[13]\,
      I1 => start,
      I2 => Q(13),
      O => \count_r[8]_i_12__0_n_0\
    );
\count_r[8]_i_13__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \count_r_reg_n_0_[12]\,
      I1 => start,
      I2 => Q(12),
      O => \count_r[8]_i_13__0_n_0\
    );
\count_r[8]_i_14__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \count_r_reg_n_0_[11]\,
      I1 => start,
      I2 => Q(11),
      O => \count_r[8]_i_14__0_n_0\
    );
\count_r[8]_i_15__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \count_r_reg_n_0_[10]\,
      I1 => start,
      I2 => Q(10),
      O => \count_r[8]_i_15__0_n_0\
    );
\count_r[8]_i_16__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \count_r_reg_n_0_[9]\,
      I1 => start,
      I2 => Q(9),
      O => \count_r[8]_i_16__0_n_0\
    );
\count_r[8]_i_17__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \count_r_reg_n_0_[8]\,
      I1 => start,
      I2 => Q(8),
      O => \count_r[8]_i_17__0_n_0\
    );
\count_r[8]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => start,
      O => \count_r[8]_i_2__0_n_0\
    );
\count_r[8]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => start,
      O => \count_r[8]_i_3__0_n_0\
    );
\count_r[8]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => start,
      O => \count_r[8]_i_4__0_n_0\
    );
\count_r[8]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => start,
      O => \count_r[8]_i_5__0_n_0\
    );
\count_r[8]_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => start,
      O => \count_r[8]_i_6__0_n_0\
    );
\count_r[8]_i_7__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => start,
      O => \count_r[8]_i_7__0_n_0\
    );
\count_r[8]_i_8__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => start,
      O => \count_r[8]_i_8__0_n_0\
    );
\count_r[8]_i_9__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => start,
      O => \count_r[8]_i_9__0_n_0\
    );
\count_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \count_r[0]_i_1__4_n_0\,
      D => \count_r_reg[0]_i_2__0_n_15\,
      Q => \count_r_reg_n_0_[0]\,
      R => areset
    );
\count_r_reg[0]_i_2__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \count_r_reg[7]_0\,
      CI_TOP => '0',
      CO(7) => \count_r_reg[0]_i_2__0_n_0\,
      CO(6) => \count_r_reg[0]_i_2__0_n_1\,
      CO(5) => \count_r_reg[0]_i_2__0_n_2\,
      CO(4) => \count_r_reg[0]_i_2__0_n_3\,
      CO(3) => \count_r_reg[0]_i_2__0_n_4\,
      CO(2) => \count_r_reg[0]_i_2__0_n_5\,
      CO(1) => \count_r_reg[0]_i_2__0_n_6\,
      CO(0) => \count_r_reg[0]_i_2__0_n_7\,
      DI(7) => \count_r[0]_i_4__0_n_0\,
      DI(6) => \count_r[0]_i_5__0_n_0\,
      DI(5) => \count_r[0]_i_6__0_n_0\,
      DI(4) => \count_r[0]_i_7__0_n_0\,
      DI(3) => \count_r[0]_i_8__0_n_0\,
      DI(2) => \count_r[0]_i_9__0_n_0\,
      DI(1) => \count_r[0]_i_10__0_n_0\,
      DI(0) => '0',
      O(7) => \count_r_reg[0]_i_2__0_n_8\,
      O(6) => \count_r_reg[0]_i_2__0_n_9\,
      O(5) => \count_r_reg[0]_i_2__0_n_10\,
      O(4) => \count_r_reg[0]_i_2__0_n_11\,
      O(3) => \count_r_reg[0]_i_2__0_n_12\,
      O(2) => \count_r_reg[0]_i_2__0_n_13\,
      O(1) => \count_r_reg[0]_i_2__0_n_14\,
      O(0) => \count_r_reg[0]_i_2__0_n_15\,
      S(7) => \count_r[0]_i_11__0_n_0\,
      S(6) => \count_r[0]_i_12__0_n_0\,
      S(5) => \count_r[0]_i_13__0_n_0\,
      S(4) => \count_r[0]_i_14__0_n_0\,
      S(3) => \count_r[0]_i_15__0_n_0\,
      S(2) => \count_r[0]_i_16__0_n_0\,
      S(1) => \count_r[0]_i_17__1_n_0\,
      S(0) => \count_r[0]_i_18__0_n_0\
    );
\count_r_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \count_r[0]_i_1__4_n_0\,
      D => \count_r_reg[8]_i_1__0_n_13\,
      Q => \count_r_reg_n_0_[10]\,
      R => areset
    );
\count_r_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \count_r[0]_i_1__4_n_0\,
      D => \count_r_reg[8]_i_1__0_n_12\,
      Q => \count_r_reg_n_0_[11]\,
      R => areset
    );
\count_r_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \count_r[0]_i_1__4_n_0\,
      D => \count_r_reg[8]_i_1__0_n_11\,
      Q => \count_r_reg_n_0_[12]\,
      R => areset
    );
\count_r_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \count_r[0]_i_1__4_n_0\,
      D => \count_r_reg[8]_i_1__0_n_10\,
      Q => \count_r_reg_n_0_[13]\,
      R => areset
    );
\count_r_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \count_r[0]_i_1__4_n_0\,
      D => \count_r_reg[8]_i_1__0_n_9\,
      Q => \count_r_reg_n_0_[14]\,
      R => areset
    );
\count_r_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \count_r[0]_i_1__4_n_0\,
      D => \count_r_reg[8]_i_1__0_n_8\,
      Q => \count_r_reg_n_0_[15]\,
      R => areset
    );
\count_r_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \count_r[0]_i_1__4_n_0\,
      D => \count_r_reg[16]_i_1__0_n_15\,
      Q => \count_r_reg_n_0_[16]\,
      R => areset
    );
\count_r_reg[16]_i_1__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \count_r_reg[8]_i_1__0_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_count_r_reg[16]_i_1__0_CO_UNCONNECTED\(7),
      CO(6) => \count_r_reg[16]_i_1__0_n_1\,
      CO(5) => \count_r_reg[16]_i_1__0_n_2\,
      CO(4) => \count_r_reg[16]_i_1__0_n_3\,
      CO(3) => \count_r_reg[16]_i_1__0_n_4\,
      CO(2) => \count_r_reg[16]_i_1__0_n_5\,
      CO(1) => \count_r_reg[16]_i_1__0_n_6\,
      CO(0) => \count_r_reg[16]_i_1__0_n_7\,
      DI(7) => '0',
      DI(6) => \count_r[16]_i_2__0_n_0\,
      DI(5) => \count_r[16]_i_3__0_n_0\,
      DI(4) => \count_r[16]_i_4__0_n_0\,
      DI(3) => \count_r[16]_i_5__0_n_0\,
      DI(2) => \count_r[16]_i_6__0_n_0\,
      DI(1) => \count_r[16]_i_7__0_n_0\,
      DI(0) => \count_r[16]_i_8__0_n_0\,
      O(7) => \count_r_reg[16]_i_1__0_n_8\,
      O(6) => \count_r_reg[16]_i_1__0_n_9\,
      O(5) => \count_r_reg[16]_i_1__0_n_10\,
      O(4) => \count_r_reg[16]_i_1__0_n_11\,
      O(3) => \count_r_reg[16]_i_1__0_n_12\,
      O(2) => \count_r_reg[16]_i_1__0_n_13\,
      O(1) => \count_r_reg[16]_i_1__0_n_14\,
      O(0) => \count_r_reg[16]_i_1__0_n_15\,
      S(7) => \count_r[16]_i_9__1_n_0\,
      S(6) => \count_r[16]_i_10__0_n_0\,
      S(5) => \count_r[16]_i_11__0_n_0\,
      S(4) => \count_r[16]_i_12__0_n_0\,
      S(3) => \count_r[16]_i_13__0_n_0\,
      S(2) => \count_r[16]_i_14__0_n_0\,
      S(1) => \count_r[16]_i_15__0_n_0\,
      S(0) => \count_r[16]_i_16__0_n_0\
    );
\count_r_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \count_r[0]_i_1__4_n_0\,
      D => \count_r_reg[16]_i_1__0_n_14\,
      Q => \count_r_reg_n_0_[17]\,
      R => areset
    );
\count_r_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \count_r[0]_i_1__4_n_0\,
      D => \count_r_reg[16]_i_1__0_n_13\,
      Q => \count_r_reg_n_0_[18]\,
      R => areset
    );
\count_r_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \count_r[0]_i_1__4_n_0\,
      D => \count_r_reg[16]_i_1__0_n_12\,
      Q => \count_r_reg_n_0_[19]\,
      R => areset
    );
\count_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \count_r[0]_i_1__4_n_0\,
      D => \count_r_reg[0]_i_2__0_n_14\,
      Q => \count_r_reg_n_0_[1]\,
      R => areset
    );
\count_r_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \count_r[0]_i_1__4_n_0\,
      D => \count_r_reg[16]_i_1__0_n_11\,
      Q => \count_r_reg_n_0_[20]\,
      R => areset
    );
\count_r_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \count_r[0]_i_1__4_n_0\,
      D => \count_r_reg[16]_i_1__0_n_10\,
      Q => \count_r_reg_n_0_[21]\,
      R => areset
    );
\count_r_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \count_r[0]_i_1__4_n_0\,
      D => \count_r_reg[16]_i_1__0_n_9\,
      Q => \count_r_reg_n_0_[22]\,
      R => areset
    );
\count_r_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \count_r[0]_i_1__4_n_0\,
      D => \count_r_reg[16]_i_1__0_n_8\,
      Q => \count_r_reg_n_0_[23]\,
      R => areset
    );
\count_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \count_r[0]_i_1__4_n_0\,
      D => \count_r_reg[0]_i_2__0_n_13\,
      Q => \count_r_reg_n_0_[2]\,
      R => areset
    );
\count_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \count_r[0]_i_1__4_n_0\,
      D => \count_r_reg[0]_i_2__0_n_12\,
      Q => \count_r_reg_n_0_[3]\,
      R => areset
    );
\count_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \count_r[0]_i_1__4_n_0\,
      D => \count_r_reg[0]_i_2__0_n_11\,
      Q => \count_r_reg_n_0_[4]\,
      R => areset
    );
\count_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \count_r[0]_i_1__4_n_0\,
      D => \count_r_reg[0]_i_2__0_n_10\,
      Q => \count_r_reg_n_0_[5]\,
      R => areset
    );
\count_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \count_r[0]_i_1__4_n_0\,
      D => \count_r_reg[0]_i_2__0_n_9\,
      Q => \count_r_reg_n_0_[6]\,
      R => areset
    );
\count_r_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \count_r[0]_i_1__4_n_0\,
      D => \count_r_reg[0]_i_2__0_n_8\,
      Q => \count_r_reg_n_0_[7]\,
      R => areset
    );
\count_r_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \count_r[0]_i_1__4_n_0\,
      D => \count_r_reg[8]_i_1__0_n_15\,
      Q => \count_r_reg_n_0_[8]\,
      R => areset
    );
\count_r_reg[8]_i_1__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \count_r_reg[0]_i_2__0_n_0\,
      CI_TOP => '0',
      CO(7) => \count_r_reg[8]_i_1__0_n_0\,
      CO(6) => \count_r_reg[8]_i_1__0_n_1\,
      CO(5) => \count_r_reg[8]_i_1__0_n_2\,
      CO(4) => \count_r_reg[8]_i_1__0_n_3\,
      CO(3) => \count_r_reg[8]_i_1__0_n_4\,
      CO(2) => \count_r_reg[8]_i_1__0_n_5\,
      CO(1) => \count_r_reg[8]_i_1__0_n_6\,
      CO(0) => \count_r_reg[8]_i_1__0_n_7\,
      DI(7) => \count_r[8]_i_2__0_n_0\,
      DI(6) => \count_r[8]_i_3__0_n_0\,
      DI(5) => \count_r[8]_i_4__0_n_0\,
      DI(4) => \count_r[8]_i_5__0_n_0\,
      DI(3) => \count_r[8]_i_6__0_n_0\,
      DI(2) => \count_r[8]_i_7__0_n_0\,
      DI(1) => \count_r[8]_i_8__0_n_0\,
      DI(0) => \count_r[8]_i_9__0_n_0\,
      O(7) => \count_r_reg[8]_i_1__0_n_8\,
      O(6) => \count_r_reg[8]_i_1__0_n_9\,
      O(5) => \count_r_reg[8]_i_1__0_n_10\,
      O(4) => \count_r_reg[8]_i_1__0_n_11\,
      O(3) => \count_r_reg[8]_i_1__0_n_12\,
      O(2) => \count_r_reg[8]_i_1__0_n_13\,
      O(1) => \count_r_reg[8]_i_1__0_n_14\,
      O(0) => \count_r_reg[8]_i_1__0_n_15\,
      S(7) => \count_r[8]_i_10__0_n_0\,
      S(6) => \count_r[8]_i_11__0_n_0\,
      S(5) => \count_r[8]_i_12__0_n_0\,
      S(4) => \count_r[8]_i_13__0_n_0\,
      S(3) => \count_r[8]_i_14__0_n_0\,
      S(2) => \count_r[8]_i_15__0_n_0\,
      S(1) => \count_r[8]_i_16__0_n_0\,
      S(0) => \count_r[8]_i_17__0_n_0\
    );
\count_r_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \count_r[0]_i_1__4_n_0\,
      D => \count_r_reg[8]_i_1__0_n_14\,
      Q => \count_r_reg_n_0_[9]\,
      R => areset
    );
\is_zero_r_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAAB"
    )
        port map (
      I0 => \^num_transactions_reg[15]\,
      I1 => \is_zero_r_i_2__4_n_0\,
      I2 => \count_r_reg_n_0_[9]\,
      I3 => \count_r_reg_n_0_[4]\,
      I4 => \count_r_reg_n_0_[11]\,
      I5 => \is_zero_r_i_3__0_n_0\,
      O => \is_zero_r_i_1__1_n_0\
    );
\is_zero_r_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFB"
    )
        port map (
      I0 => \^awvalid_r_reg\,
      I1 => \count_r_reg_n_0_[0]\,
      I2 => start,
      I3 => \is_zero_r_i_4__1_n_0\,
      I4 => \is_zero_r_i_5__0_n_0\,
      I5 => \is_zero_r_i_6__0_n_0\,
      O => \is_zero_r_i_2__4_n_0\
    );
\is_zero_r_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \count_r_reg_n_0_[5]\,
      I1 => \count_r_reg_n_0_[19]\,
      I2 => \count_r_reg_n_0_[13]\,
      I3 => \count_r_reg_n_0_[20]\,
      I4 => \is_zero_r_i_7__0_n_0\,
      O => \is_zero_r_i_3__0_n_0\
    );
\is_zero_r_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \count_r_reg[23]_0\,
      I1 => m_axi_gmem_AWREADY,
      O => \^awvalid_r_reg\
    );
\is_zero_r_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \count_r_reg_n_0_[10]\,
      I1 => \count_r_reg_n_0_[7]\,
      I2 => \count_r_reg_n_0_[12]\,
      I3 => \count_r_reg_n_0_[6]\,
      O => \is_zero_r_i_4__1_n_0\
    );
\is_zero_r_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \count_r_reg_n_0_[23]\,
      I1 => \count_r_reg_n_0_[2]\,
      I2 => \count_r_reg_n_0_[8]\,
      I3 => \count_r_reg_n_0_[1]\,
      O => \is_zero_r_i_5__0_n_0\
    );
\is_zero_r_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \count_r_reg_n_0_[17]\,
      I1 => \count_r_reg_n_0_[15]\,
      I2 => \count_r_reg_n_0_[22]\,
      I3 => \count_r_reg_n_0_[3]\,
      O => \is_zero_r_i_6__0_n_0\
    );
\is_zero_r_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \count_r_reg_n_0_[21]\,
      I1 => \count_r_reg_n_0_[18]\,
      I2 => \count_r_reg_n_0_[16]\,
      I3 => \count_r_reg_n_0_[14]\,
      O => \is_zero_r_i_7__0_n_0\
    );
is_zero_r_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \count_r[0]_i_1__4_n_0\,
      D => \is_zero_r_i_1__1_n_0\,
      Q => aw_final_transaction,
      S => areset
    );
\m_axi_gmem_AWLEN[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \m_axi_gmem_AWLEN[7]\(0),
      I1 => \^num_transactions_reg[15]\,
      I2 => aw_final_transaction,
      O => m_axi_gmem_AWLEN(0)
    );
\m_axi_gmem_AWLEN[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \m_axi_gmem_AWLEN[7]\(1),
      I1 => \^num_transactions_reg[15]\,
      I2 => aw_final_transaction,
      O => m_axi_gmem_AWLEN(1)
    );
\m_axi_gmem_AWLEN[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \m_axi_gmem_AWLEN[7]\(2),
      I1 => \^num_transactions_reg[15]\,
      I2 => aw_final_transaction,
      O => m_axi_gmem_AWLEN(2)
    );
\m_axi_gmem_AWLEN[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \m_axi_gmem_AWLEN[7]\(3),
      I1 => \^num_transactions_reg[15]\,
      I2 => aw_final_transaction,
      O => m_axi_gmem_AWLEN(3)
    );
\m_axi_gmem_AWLEN[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \m_axi_gmem_AWLEN[7]\(4),
      I1 => \^num_transactions_reg[15]\,
      I2 => aw_final_transaction,
      O => m_axi_gmem_AWLEN(4)
    );
\m_axi_gmem_AWLEN[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \m_axi_gmem_AWLEN[7]\(5),
      I1 => \^num_transactions_reg[15]\,
      I2 => aw_final_transaction,
      O => m_axi_gmem_AWLEN(5)
    );
\m_axi_gmem_AWLEN[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \m_axi_gmem_AWLEN[7]\(6),
      I1 => \^num_transactions_reg[15]\,
      I2 => aw_final_transaction,
      O => m_axi_gmem_AWLEN(6)
    );
\m_axi_gmem_AWLEN[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \m_axi_gmem_AWLEN[7]\(7),
      I1 => \^num_transactions_reg[15]\,
      I2 => aw_final_transaction,
      O => m_axi_gmem_AWLEN(7)
    );
\m_axi_gmem_AWLEN[7]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \m_axi_gmem_AWLEN[7]_INST_0_i_2_n_0\,
      I1 => \m_axi_gmem_AWLEN[7]_INST_0_i_3_n_0\,
      I2 => \m_axi_gmem_AWLEN[7]_INST_0_i_4_n_0\,
      I3 => \m_axi_gmem_AWLEN[7]_INST_0_i_5_n_0\,
      I4 => \m_axi_gmem_AWLEN[7]_INST_0_i_6_n_0\,
      I5 => \m_axi_gmem_AWLEN[7]_INST_0_i_7_n_0\,
      O => \^num_transactions_reg[15]\
    );
\m_axi_gmem_AWLEN[7]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => Q(10),
      I3 => Q(3),
      O => \m_axi_gmem_AWLEN[7]_INST_0_i_2_n_0\
    );
\m_axi_gmem_AWLEN[7]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(17),
      I1 => Q(13),
      I2 => Q(23),
      I3 => Q(4),
      O => \m_axi_gmem_AWLEN[7]_INST_0_i_3_n_0\
    );
\m_axi_gmem_AWLEN[7]_INST_0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => Q(9),
      I1 => Q(6),
      I2 => Q(11),
      O => \m_axi_gmem_AWLEN[7]_INST_0_i_4_n_0\
    );
\m_axi_gmem_AWLEN[7]_INST_0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(19),
      I1 => Q(0),
      I2 => Q(5),
      I3 => Q(1),
      O => \m_axi_gmem_AWLEN[7]_INST_0_i_5_n_0\
    );
\m_axi_gmem_AWLEN[7]_INST_0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(22),
      I1 => Q(8),
      I2 => Q(18),
      I3 => Q(7),
      O => \m_axi_gmem_AWLEN[7]_INST_0_i_6_n_0\
    );
\m_axi_gmem_AWLEN[7]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => start,
      I1 => Q(20),
      I2 => Q(2),
      I3 => Q(16),
      I4 => Q(12),
      I5 => Q(21),
      O => \m_axi_gmem_AWLEN[7]_INST_0_i_7_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_ro_rtl_counter_0 is
  port (
    is_zero_r_reg_0 : out STD_LOGIC;
    start_reg : out STD_LOGIC;
    wm_ctrl_start0 : out STD_LOGIC;
    m_axi_gmem_BVALID_0 : out STD_LOGIC;
    areset : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    start : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 );
    is_zero_r_reg_1 : in STD_LOGIC;
    m_axi_gmem_BVALID : in STD_LOGIC;
    sent_mul : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_ro_rtl_counter_0 : entity is "krnl_ro_rtl_counter";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_ro_rtl_counter_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_ro_rtl_counter_0 is
  signal \count_r[0]_i_10__1_n_0\ : STD_LOGIC;
  signal \count_r[0]_i_11__1_n_0\ : STD_LOGIC;
  signal \count_r[0]_i_12__1_n_0\ : STD_LOGIC;
  signal \count_r[0]_i_13__1_n_0\ : STD_LOGIC;
  signal \count_r[0]_i_14__1_n_0\ : STD_LOGIC;
  signal \count_r[0]_i_15__1_n_0\ : STD_LOGIC;
  signal \count_r[0]_i_16__1_n_0\ : STD_LOGIC;
  signal \count_r[0]_i_17_n_0\ : STD_LOGIC;
  signal \count_r[0]_i_3__1_n_0\ : STD_LOGIC;
  signal \count_r[0]_i_4__1_n_0\ : STD_LOGIC;
  signal \count_r[0]_i_5__1_n_0\ : STD_LOGIC;
  signal \count_r[0]_i_6__1_n_0\ : STD_LOGIC;
  signal \count_r[0]_i_7__1_n_0\ : STD_LOGIC;
  signal \count_r[0]_i_8__1_n_0\ : STD_LOGIC;
  signal \count_r[0]_i_9__1_n_0\ : STD_LOGIC;
  signal \count_r[16]_i_10__1_n_0\ : STD_LOGIC;
  signal \count_r[16]_i_11__1_n_0\ : STD_LOGIC;
  signal \count_r[16]_i_12__1_n_0\ : STD_LOGIC;
  signal \count_r[16]_i_13__1_n_0\ : STD_LOGIC;
  signal \count_r[16]_i_14__1_n_0\ : STD_LOGIC;
  signal \count_r[16]_i_15__1_n_0\ : STD_LOGIC;
  signal \count_r[16]_i_16__1_n_0\ : STD_LOGIC;
  signal \count_r[16]_i_2__1_n_0\ : STD_LOGIC;
  signal \count_r[16]_i_3__1_n_0\ : STD_LOGIC;
  signal \count_r[16]_i_4__1_n_0\ : STD_LOGIC;
  signal \count_r[16]_i_5__1_n_0\ : STD_LOGIC;
  signal \count_r[16]_i_6__1_n_0\ : STD_LOGIC;
  signal \count_r[16]_i_7__1_n_0\ : STD_LOGIC;
  signal \count_r[16]_i_8__1_n_0\ : STD_LOGIC;
  signal \count_r[16]_i_9__0_n_0\ : STD_LOGIC;
  signal \count_r[8]_i_10__1_n_0\ : STD_LOGIC;
  signal \count_r[8]_i_11__1_n_0\ : STD_LOGIC;
  signal \count_r[8]_i_12__1_n_0\ : STD_LOGIC;
  signal \count_r[8]_i_13__1_n_0\ : STD_LOGIC;
  signal \count_r[8]_i_14__1_n_0\ : STD_LOGIC;
  signal \count_r[8]_i_15__1_n_0\ : STD_LOGIC;
  signal \count_r[8]_i_16__1_n_0\ : STD_LOGIC;
  signal \count_r[8]_i_17__1_n_0\ : STD_LOGIC;
  signal \count_r[8]_i_2__1_n_0\ : STD_LOGIC;
  signal \count_r[8]_i_3__1_n_0\ : STD_LOGIC;
  signal \count_r[8]_i_4__1_n_0\ : STD_LOGIC;
  signal \count_r[8]_i_5__1_n_0\ : STD_LOGIC;
  signal \count_r[8]_i_6__1_n_0\ : STD_LOGIC;
  signal \count_r[8]_i_7__1_n_0\ : STD_LOGIC;
  signal \count_r[8]_i_8__1_n_0\ : STD_LOGIC;
  signal \count_r[8]_i_9__1_n_0\ : STD_LOGIC;
  signal \count_r_reg[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \count_r_reg[0]_i_2__1_n_1\ : STD_LOGIC;
  signal \count_r_reg[0]_i_2__1_n_10\ : STD_LOGIC;
  signal \count_r_reg[0]_i_2__1_n_11\ : STD_LOGIC;
  signal \count_r_reg[0]_i_2__1_n_12\ : STD_LOGIC;
  signal \count_r_reg[0]_i_2__1_n_13\ : STD_LOGIC;
  signal \count_r_reg[0]_i_2__1_n_14\ : STD_LOGIC;
  signal \count_r_reg[0]_i_2__1_n_15\ : STD_LOGIC;
  signal \count_r_reg[0]_i_2__1_n_2\ : STD_LOGIC;
  signal \count_r_reg[0]_i_2__1_n_3\ : STD_LOGIC;
  signal \count_r_reg[0]_i_2__1_n_4\ : STD_LOGIC;
  signal \count_r_reg[0]_i_2__1_n_5\ : STD_LOGIC;
  signal \count_r_reg[0]_i_2__1_n_6\ : STD_LOGIC;
  signal \count_r_reg[0]_i_2__1_n_7\ : STD_LOGIC;
  signal \count_r_reg[0]_i_2__1_n_8\ : STD_LOGIC;
  signal \count_r_reg[0]_i_2__1_n_9\ : STD_LOGIC;
  signal \count_r_reg[16]_i_1__1_n_1\ : STD_LOGIC;
  signal \count_r_reg[16]_i_1__1_n_10\ : STD_LOGIC;
  signal \count_r_reg[16]_i_1__1_n_11\ : STD_LOGIC;
  signal \count_r_reg[16]_i_1__1_n_12\ : STD_LOGIC;
  signal \count_r_reg[16]_i_1__1_n_13\ : STD_LOGIC;
  signal \count_r_reg[16]_i_1__1_n_14\ : STD_LOGIC;
  signal \count_r_reg[16]_i_1__1_n_15\ : STD_LOGIC;
  signal \count_r_reg[16]_i_1__1_n_2\ : STD_LOGIC;
  signal \count_r_reg[16]_i_1__1_n_3\ : STD_LOGIC;
  signal \count_r_reg[16]_i_1__1_n_4\ : STD_LOGIC;
  signal \count_r_reg[16]_i_1__1_n_5\ : STD_LOGIC;
  signal \count_r_reg[16]_i_1__1_n_6\ : STD_LOGIC;
  signal \count_r_reg[16]_i_1__1_n_7\ : STD_LOGIC;
  signal \count_r_reg[16]_i_1__1_n_8\ : STD_LOGIC;
  signal \count_r_reg[16]_i_1__1_n_9\ : STD_LOGIC;
  signal \count_r_reg[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_r_reg[8]_i_1__1_n_1\ : STD_LOGIC;
  signal \count_r_reg[8]_i_1__1_n_10\ : STD_LOGIC;
  signal \count_r_reg[8]_i_1__1_n_11\ : STD_LOGIC;
  signal \count_r_reg[8]_i_1__1_n_12\ : STD_LOGIC;
  signal \count_r_reg[8]_i_1__1_n_13\ : STD_LOGIC;
  signal \count_r_reg[8]_i_1__1_n_14\ : STD_LOGIC;
  signal \count_r_reg[8]_i_1__1_n_15\ : STD_LOGIC;
  signal \count_r_reg[8]_i_1__1_n_2\ : STD_LOGIC;
  signal \count_r_reg[8]_i_1__1_n_3\ : STD_LOGIC;
  signal \count_r_reg[8]_i_1__1_n_4\ : STD_LOGIC;
  signal \count_r_reg[8]_i_1__1_n_5\ : STD_LOGIC;
  signal \count_r_reg[8]_i_1__1_n_6\ : STD_LOGIC;
  signal \count_r_reg[8]_i_1__1_n_7\ : STD_LOGIC;
  signal \count_r_reg[8]_i_1__1_n_8\ : STD_LOGIC;
  signal \count_r_reg[8]_i_1__1_n_9\ : STD_LOGIC;
  signal \count_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \count_r_reg_n_0_[10]\ : STD_LOGIC;
  signal \count_r_reg_n_0_[11]\ : STD_LOGIC;
  signal \count_r_reg_n_0_[12]\ : STD_LOGIC;
  signal \count_r_reg_n_0_[13]\ : STD_LOGIC;
  signal \count_r_reg_n_0_[14]\ : STD_LOGIC;
  signal \count_r_reg_n_0_[15]\ : STD_LOGIC;
  signal \count_r_reg_n_0_[16]\ : STD_LOGIC;
  signal \count_r_reg_n_0_[17]\ : STD_LOGIC;
  signal \count_r_reg_n_0_[18]\ : STD_LOGIC;
  signal \count_r_reg_n_0_[19]\ : STD_LOGIC;
  signal \count_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \count_r_reg_n_0_[20]\ : STD_LOGIC;
  signal \count_r_reg_n_0_[21]\ : STD_LOGIC;
  signal \count_r_reg_n_0_[22]\ : STD_LOGIC;
  signal \count_r_reg_n_0_[23]\ : STD_LOGIC;
  signal \count_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \count_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \count_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \count_r_reg_n_0_[5]\ : STD_LOGIC;
  signal \count_r_reg_n_0_[6]\ : STD_LOGIC;
  signal \count_r_reg_n_0_[7]\ : STD_LOGIC;
  signal \count_r_reg_n_0_[8]\ : STD_LOGIC;
  signal \count_r_reg_n_0_[9]\ : STD_LOGIC;
  signal is_zero_r : STD_LOGIC;
  signal \is_zero_r_i_1__0_n_0\ : STD_LOGIC;
  signal \is_zero_r_i_2__5_n_0\ : STD_LOGIC;
  signal \is_zero_r_i_3__1_n_0\ : STD_LOGIC;
  signal \is_zero_r_i_4__2_n_0\ : STD_LOGIC;
  signal \is_zero_r_i_5__1_n_0\ : STD_LOGIC;
  signal \is_zero_r_i_6__1_n_0\ : STD_LOGIC;
  signal \is_zero_r_i_7__1_n_0\ : STD_LOGIC;
  signal \^is_zero_r_reg_0\ : STD_LOGIC;
  signal \^start_reg\ : STD_LOGIC;
  signal \NLW_count_r_reg[16]_i_1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \count_r_reg[0]_i_2__1\ : label is 16;
  attribute ADDER_THRESHOLD of \count_r_reg[16]_i_1__1\ : label is 16;
  attribute ADDER_THRESHOLD of \count_r_reg[8]_i_1__1\ : label is 16;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of sent_mul_i_1 : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of wm_ctrl_start_i_1 : label is "soft_lutpair88";
begin
  is_zero_r_reg_0 <= \^is_zero_r_reg_0\;
  start_reg <= \^start_reg\;
\count_r[0]_i_10__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \count_r_reg_n_0_[7]\,
      I1 => start,
      I2 => Q(7),
      O => \count_r[0]_i_10__1_n_0\
    );
\count_r[0]_i_11__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \count_r_reg_n_0_[6]\,
      I1 => start,
      I2 => Q(6),
      O => \count_r[0]_i_11__1_n_0\
    );
\count_r[0]_i_12__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \count_r_reg_n_0_[5]\,
      I1 => start,
      I2 => Q(5),
      O => \count_r[0]_i_12__1_n_0\
    );
\count_r[0]_i_13__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \count_r_reg_n_0_[4]\,
      I1 => start,
      I2 => Q(4),
      O => \count_r[0]_i_13__1_n_0\
    );
\count_r[0]_i_14__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \count_r_reg_n_0_[3]\,
      I1 => start,
      I2 => Q(3),
      O => \count_r[0]_i_14__1_n_0\
    );
\count_r[0]_i_15__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \count_r_reg_n_0_[2]\,
      I1 => start,
      I2 => Q(2),
      O => \count_r[0]_i_15__1_n_0\
    );
\count_r[0]_i_16__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \count_r_reg_n_0_[1]\,
      I1 => start,
      I2 => Q(1),
      O => \count_r[0]_i_16__1_n_0\
    );
\count_r[0]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(0),
      I1 => start,
      I2 => \count_r_reg_n_0_[0]\,
      O => \count_r[0]_i_17_n_0\
    );
\count_r[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => start,
      I1 => m_axi_gmem_BVALID,
      O => is_zero_r
    );
\count_r[0]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => start,
      O => \^start_reg\
    );
\count_r[0]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => start,
      O => \count_r[0]_i_3__1_n_0\
    );
\count_r[0]_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => start,
      O => \count_r[0]_i_4__1_n_0\
    );
\count_r[0]_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => start,
      O => \count_r[0]_i_5__1_n_0\
    );
\count_r[0]_i_6__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => start,
      O => \count_r[0]_i_6__1_n_0\
    );
\count_r[0]_i_7__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => start,
      O => \count_r[0]_i_7__1_n_0\
    );
\count_r[0]_i_8__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => start,
      O => \count_r[0]_i_8__1_n_0\
    );
\count_r[0]_i_9__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => start,
      O => \count_r[0]_i_9__1_n_0\
    );
\count_r[16]_i_10__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \count_r_reg_n_0_[22]\,
      I1 => start,
      I2 => Q(22),
      O => \count_r[16]_i_10__1_n_0\
    );
\count_r[16]_i_11__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \count_r_reg_n_0_[21]\,
      I1 => start,
      I2 => Q(21),
      O => \count_r[16]_i_11__1_n_0\
    );
\count_r[16]_i_12__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \count_r_reg_n_0_[20]\,
      I1 => start,
      I2 => Q(20),
      O => \count_r[16]_i_12__1_n_0\
    );
\count_r[16]_i_13__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \count_r_reg_n_0_[19]\,
      I1 => start,
      I2 => Q(19),
      O => \count_r[16]_i_13__1_n_0\
    );
\count_r[16]_i_14__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \count_r_reg_n_0_[18]\,
      I1 => start,
      I2 => Q(18),
      O => \count_r[16]_i_14__1_n_0\
    );
\count_r[16]_i_15__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \count_r_reg_n_0_[17]\,
      I1 => start,
      I2 => Q(17),
      O => \count_r[16]_i_15__1_n_0\
    );
\count_r[16]_i_16__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \count_r_reg_n_0_[16]\,
      I1 => start,
      I2 => Q(16),
      O => \count_r[16]_i_16__1_n_0\
    );
\count_r[16]_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => start,
      O => \count_r[16]_i_2__1_n_0\
    );
\count_r[16]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => start,
      O => \count_r[16]_i_3__1_n_0\
    );
\count_r[16]_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => start,
      O => \count_r[16]_i_4__1_n_0\
    );
\count_r[16]_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => start,
      O => \count_r[16]_i_5__1_n_0\
    );
\count_r[16]_i_6__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => start,
      O => \count_r[16]_i_6__1_n_0\
    );
\count_r[16]_i_7__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => start,
      O => \count_r[16]_i_7__1_n_0\
    );
\count_r[16]_i_8__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => start,
      O => \count_r[16]_i_8__1_n_0\
    );
\count_r[16]_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A3"
    )
        port map (
      I0 => Q(23),
      I1 => \count_r_reg_n_0_[23]\,
      I2 => start,
      O => \count_r[16]_i_9__0_n_0\
    );
\count_r[8]_i_10__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \count_r_reg_n_0_[15]\,
      I1 => start,
      I2 => Q(15),
      O => \count_r[8]_i_10__1_n_0\
    );
\count_r[8]_i_11__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \count_r_reg_n_0_[14]\,
      I1 => start,
      I2 => Q(14),
      O => \count_r[8]_i_11__1_n_0\
    );
\count_r[8]_i_12__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \count_r_reg_n_0_[13]\,
      I1 => start,
      I2 => Q(13),
      O => \count_r[8]_i_12__1_n_0\
    );
\count_r[8]_i_13__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \count_r_reg_n_0_[12]\,
      I1 => start,
      I2 => Q(12),
      O => \count_r[8]_i_13__1_n_0\
    );
\count_r[8]_i_14__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \count_r_reg_n_0_[11]\,
      I1 => start,
      I2 => Q(11),
      O => \count_r[8]_i_14__1_n_0\
    );
\count_r[8]_i_15__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \count_r_reg_n_0_[10]\,
      I1 => start,
      I2 => Q(10),
      O => \count_r[8]_i_15__1_n_0\
    );
\count_r[8]_i_16__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \count_r_reg_n_0_[9]\,
      I1 => start,
      I2 => Q(9),
      O => \count_r[8]_i_16__1_n_0\
    );
\count_r[8]_i_17__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \count_r_reg_n_0_[8]\,
      I1 => start,
      I2 => Q(8),
      O => \count_r[8]_i_17__1_n_0\
    );
\count_r[8]_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => start,
      O => \count_r[8]_i_2__1_n_0\
    );
\count_r[8]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => start,
      O => \count_r[8]_i_3__1_n_0\
    );
\count_r[8]_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => start,
      O => \count_r[8]_i_4__1_n_0\
    );
\count_r[8]_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => start,
      O => \count_r[8]_i_5__1_n_0\
    );
\count_r[8]_i_6__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => start,
      O => \count_r[8]_i_6__1_n_0\
    );
\count_r[8]_i_7__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => start,
      O => \count_r[8]_i_7__1_n_0\
    );
\count_r[8]_i_8__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => start,
      O => \count_r[8]_i_8__1_n_0\
    );
\count_r[8]_i_9__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => start,
      O => \count_r[8]_i_9__1_n_0\
    );
\count_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => is_zero_r,
      D => \count_r_reg[0]_i_2__1_n_15\,
      Q => \count_r_reg_n_0_[0]\,
      R => areset
    );
\count_r_reg[0]_i_2__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \^start_reg\,
      CI_TOP => '0',
      CO(7) => \count_r_reg[0]_i_2__1_n_0\,
      CO(6) => \count_r_reg[0]_i_2__1_n_1\,
      CO(5) => \count_r_reg[0]_i_2__1_n_2\,
      CO(4) => \count_r_reg[0]_i_2__1_n_3\,
      CO(3) => \count_r_reg[0]_i_2__1_n_4\,
      CO(2) => \count_r_reg[0]_i_2__1_n_5\,
      CO(1) => \count_r_reg[0]_i_2__1_n_6\,
      CO(0) => \count_r_reg[0]_i_2__1_n_7\,
      DI(7) => \count_r[0]_i_3__1_n_0\,
      DI(6) => \count_r[0]_i_4__1_n_0\,
      DI(5) => \count_r[0]_i_5__1_n_0\,
      DI(4) => \count_r[0]_i_6__1_n_0\,
      DI(3) => \count_r[0]_i_7__1_n_0\,
      DI(2) => \count_r[0]_i_8__1_n_0\,
      DI(1) => \count_r[0]_i_9__1_n_0\,
      DI(0) => '0',
      O(7) => \count_r_reg[0]_i_2__1_n_8\,
      O(6) => \count_r_reg[0]_i_2__1_n_9\,
      O(5) => \count_r_reg[0]_i_2__1_n_10\,
      O(4) => \count_r_reg[0]_i_2__1_n_11\,
      O(3) => \count_r_reg[0]_i_2__1_n_12\,
      O(2) => \count_r_reg[0]_i_2__1_n_13\,
      O(1) => \count_r_reg[0]_i_2__1_n_14\,
      O(0) => \count_r_reg[0]_i_2__1_n_15\,
      S(7) => \count_r[0]_i_10__1_n_0\,
      S(6) => \count_r[0]_i_11__1_n_0\,
      S(5) => \count_r[0]_i_12__1_n_0\,
      S(4) => \count_r[0]_i_13__1_n_0\,
      S(3) => \count_r[0]_i_14__1_n_0\,
      S(2) => \count_r[0]_i_15__1_n_0\,
      S(1) => \count_r[0]_i_16__1_n_0\,
      S(0) => \count_r[0]_i_17_n_0\
    );
\count_r_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => is_zero_r,
      D => \count_r_reg[8]_i_1__1_n_13\,
      Q => \count_r_reg_n_0_[10]\,
      R => areset
    );
\count_r_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => is_zero_r,
      D => \count_r_reg[8]_i_1__1_n_12\,
      Q => \count_r_reg_n_0_[11]\,
      R => areset
    );
\count_r_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => is_zero_r,
      D => \count_r_reg[8]_i_1__1_n_11\,
      Q => \count_r_reg_n_0_[12]\,
      R => areset
    );
\count_r_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => is_zero_r,
      D => \count_r_reg[8]_i_1__1_n_10\,
      Q => \count_r_reg_n_0_[13]\,
      R => areset
    );
\count_r_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => is_zero_r,
      D => \count_r_reg[8]_i_1__1_n_9\,
      Q => \count_r_reg_n_0_[14]\,
      R => areset
    );
\count_r_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => is_zero_r,
      D => \count_r_reg[8]_i_1__1_n_8\,
      Q => \count_r_reg_n_0_[15]\,
      R => areset
    );
\count_r_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => is_zero_r,
      D => \count_r_reg[16]_i_1__1_n_15\,
      Q => \count_r_reg_n_0_[16]\,
      R => areset
    );
\count_r_reg[16]_i_1__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \count_r_reg[8]_i_1__1_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_count_r_reg[16]_i_1__1_CO_UNCONNECTED\(7),
      CO(6) => \count_r_reg[16]_i_1__1_n_1\,
      CO(5) => \count_r_reg[16]_i_1__1_n_2\,
      CO(4) => \count_r_reg[16]_i_1__1_n_3\,
      CO(3) => \count_r_reg[16]_i_1__1_n_4\,
      CO(2) => \count_r_reg[16]_i_1__1_n_5\,
      CO(1) => \count_r_reg[16]_i_1__1_n_6\,
      CO(0) => \count_r_reg[16]_i_1__1_n_7\,
      DI(7) => '0',
      DI(6) => \count_r[16]_i_2__1_n_0\,
      DI(5) => \count_r[16]_i_3__1_n_0\,
      DI(4) => \count_r[16]_i_4__1_n_0\,
      DI(3) => \count_r[16]_i_5__1_n_0\,
      DI(2) => \count_r[16]_i_6__1_n_0\,
      DI(1) => \count_r[16]_i_7__1_n_0\,
      DI(0) => \count_r[16]_i_8__1_n_0\,
      O(7) => \count_r_reg[16]_i_1__1_n_8\,
      O(6) => \count_r_reg[16]_i_1__1_n_9\,
      O(5) => \count_r_reg[16]_i_1__1_n_10\,
      O(4) => \count_r_reg[16]_i_1__1_n_11\,
      O(3) => \count_r_reg[16]_i_1__1_n_12\,
      O(2) => \count_r_reg[16]_i_1__1_n_13\,
      O(1) => \count_r_reg[16]_i_1__1_n_14\,
      O(0) => \count_r_reg[16]_i_1__1_n_15\,
      S(7) => \count_r[16]_i_9__0_n_0\,
      S(6) => \count_r[16]_i_10__1_n_0\,
      S(5) => \count_r[16]_i_11__1_n_0\,
      S(4) => \count_r[16]_i_12__1_n_0\,
      S(3) => \count_r[16]_i_13__1_n_0\,
      S(2) => \count_r[16]_i_14__1_n_0\,
      S(1) => \count_r[16]_i_15__1_n_0\,
      S(0) => \count_r[16]_i_16__1_n_0\
    );
\count_r_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => is_zero_r,
      D => \count_r_reg[16]_i_1__1_n_14\,
      Q => \count_r_reg_n_0_[17]\,
      R => areset
    );
\count_r_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => is_zero_r,
      D => \count_r_reg[16]_i_1__1_n_13\,
      Q => \count_r_reg_n_0_[18]\,
      R => areset
    );
\count_r_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => is_zero_r,
      D => \count_r_reg[16]_i_1__1_n_12\,
      Q => \count_r_reg_n_0_[19]\,
      R => areset
    );
\count_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => is_zero_r,
      D => \count_r_reg[0]_i_2__1_n_14\,
      Q => \count_r_reg_n_0_[1]\,
      R => areset
    );
\count_r_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => is_zero_r,
      D => \count_r_reg[16]_i_1__1_n_11\,
      Q => \count_r_reg_n_0_[20]\,
      R => areset
    );
\count_r_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => is_zero_r,
      D => \count_r_reg[16]_i_1__1_n_10\,
      Q => \count_r_reg_n_0_[21]\,
      R => areset
    );
\count_r_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => is_zero_r,
      D => \count_r_reg[16]_i_1__1_n_9\,
      Q => \count_r_reg_n_0_[22]\,
      R => areset
    );
\count_r_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => is_zero_r,
      D => \count_r_reg[16]_i_1__1_n_8\,
      Q => \count_r_reg_n_0_[23]\,
      R => areset
    );
\count_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => is_zero_r,
      D => \count_r_reg[0]_i_2__1_n_13\,
      Q => \count_r_reg_n_0_[2]\,
      R => areset
    );
\count_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => is_zero_r,
      D => \count_r_reg[0]_i_2__1_n_12\,
      Q => \count_r_reg_n_0_[3]\,
      R => areset
    );
\count_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => is_zero_r,
      D => \count_r_reg[0]_i_2__1_n_11\,
      Q => \count_r_reg_n_0_[4]\,
      R => areset
    );
\count_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => is_zero_r,
      D => \count_r_reg[0]_i_2__1_n_10\,
      Q => \count_r_reg_n_0_[5]\,
      R => areset
    );
\count_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => is_zero_r,
      D => \count_r_reg[0]_i_2__1_n_9\,
      Q => \count_r_reg_n_0_[6]\,
      R => areset
    );
\count_r_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => is_zero_r,
      D => \count_r_reg[0]_i_2__1_n_8\,
      Q => \count_r_reg_n_0_[7]\,
      R => areset
    );
\count_r_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => is_zero_r,
      D => \count_r_reg[8]_i_1__1_n_15\,
      Q => \count_r_reg_n_0_[8]\,
      R => areset
    );
\count_r_reg[8]_i_1__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \count_r_reg[0]_i_2__1_n_0\,
      CI_TOP => '0',
      CO(7) => \count_r_reg[8]_i_1__1_n_0\,
      CO(6) => \count_r_reg[8]_i_1__1_n_1\,
      CO(5) => \count_r_reg[8]_i_1__1_n_2\,
      CO(4) => \count_r_reg[8]_i_1__1_n_3\,
      CO(3) => \count_r_reg[8]_i_1__1_n_4\,
      CO(2) => \count_r_reg[8]_i_1__1_n_5\,
      CO(1) => \count_r_reg[8]_i_1__1_n_6\,
      CO(0) => \count_r_reg[8]_i_1__1_n_7\,
      DI(7) => \count_r[8]_i_2__1_n_0\,
      DI(6) => \count_r[8]_i_3__1_n_0\,
      DI(5) => \count_r[8]_i_4__1_n_0\,
      DI(4) => \count_r[8]_i_5__1_n_0\,
      DI(3) => \count_r[8]_i_6__1_n_0\,
      DI(2) => \count_r[8]_i_7__1_n_0\,
      DI(1) => \count_r[8]_i_8__1_n_0\,
      DI(0) => \count_r[8]_i_9__1_n_0\,
      O(7) => \count_r_reg[8]_i_1__1_n_8\,
      O(6) => \count_r_reg[8]_i_1__1_n_9\,
      O(5) => \count_r_reg[8]_i_1__1_n_10\,
      O(4) => \count_r_reg[8]_i_1__1_n_11\,
      O(3) => \count_r_reg[8]_i_1__1_n_12\,
      O(2) => \count_r_reg[8]_i_1__1_n_13\,
      O(1) => \count_r_reg[8]_i_1__1_n_14\,
      O(0) => \count_r_reg[8]_i_1__1_n_15\,
      S(7) => \count_r[8]_i_10__1_n_0\,
      S(6) => \count_r[8]_i_11__1_n_0\,
      S(5) => \count_r[8]_i_12__1_n_0\,
      S(4) => \count_r[8]_i_13__1_n_0\,
      S(3) => \count_r[8]_i_14__1_n_0\,
      S(2) => \count_r[8]_i_15__1_n_0\,
      S(1) => \count_r[8]_i_16__1_n_0\,
      S(0) => \count_r[8]_i_17__1_n_0\
    );
\count_r_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => is_zero_r,
      D => \count_r_reg[8]_i_1__1_n_14\,
      Q => \count_r_reg_n_0_[9]\,
      R => areset
    );
\is_zero_r_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => is_zero_r_reg_1,
      I1 => \is_zero_r_i_2__5_n_0\,
      I2 => \is_zero_r_i_3__1_n_0\,
      O => \is_zero_r_i_1__0_n_0\
    );
\is_zero_r_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEF"
    )
        port map (
      I0 => \is_zero_r_i_4__2_n_0\,
      I1 => \is_zero_r_i_5__1_n_0\,
      I2 => m_axi_gmem_BVALID,
      I3 => \count_r_reg_n_0_[16]\,
      I4 => \count_r_reg_n_0_[6]\,
      I5 => \count_r_reg_n_0_[3]\,
      O => \is_zero_r_i_2__5_n_0\
    );
\is_zero_r_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \count_r_reg_n_0_[10]\,
      I1 => \count_r_reg_n_0_[14]\,
      I2 => \count_r_reg_n_0_[12]\,
      I3 => \count_r_reg_n_0_[18]\,
      I4 => \is_zero_r_i_6__1_n_0\,
      I5 => \is_zero_r_i_7__1_n_0\,
      O => \is_zero_r_i_3__1_n_0\
    );
\is_zero_r_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => \count_r_reg_n_0_[0]\,
      I1 => start,
      I2 => \count_r_reg_n_0_[7]\,
      I3 => \count_r_reg_n_0_[21]\,
      I4 => \count_r_reg_n_0_[1]\,
      I5 => \count_r_reg_n_0_[8]\,
      O => \is_zero_r_i_4__2_n_0\
    );
\is_zero_r_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \count_r_reg_n_0_[23]\,
      I1 => \count_r_reg_n_0_[19]\,
      I2 => \count_r_reg_n_0_[22]\,
      I3 => \count_r_reg_n_0_[20]\,
      O => \is_zero_r_i_5__1_n_0\
    );
\is_zero_r_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \count_r_reg_n_0_[5]\,
      I1 => \count_r_reg_n_0_[2]\,
      I2 => \count_r_reg_n_0_[17]\,
      I3 => \count_r_reg_n_0_[9]\,
      O => \is_zero_r_i_6__1_n_0\
    );
\is_zero_r_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \count_r_reg_n_0_[15]\,
      I1 => \count_r_reg_n_0_[4]\,
      I2 => \count_r_reg_n_0_[13]\,
      I3 => \count_r_reg_n_0_[11]\,
      O => \is_zero_r_i_7__1_n_0\
    );
is_zero_r_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => is_zero_r,
      D => \is_zero_r_i_1__0_n_0\,
      Q => \^is_zero_r_reg_0\,
      S => areset
    );
sent_mul_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => m_axi_gmem_BVALID,
      I1 => \^is_zero_r_reg_0\,
      I2 => sent_mul,
      O => m_axi_gmem_BVALID_0
    );
wm_ctrl_start_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => m_axi_gmem_BVALID,
      I1 => \^is_zero_r_reg_0\,
      I2 => sent_mul,
      O => wm_ctrl_start0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_ro_rtl_counter_2 is
  port (
    m_axi_gmem_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    start_reg : out STD_LOGIC;
    areset : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    start : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 );
    m_axi_gmem_ARREADY : in STD_LOGIC;
    ar_idle_reg : in STD_LOGIC;
    ar_idle_reg_0 : in STD_LOGIC;
    \m_axi_gmem_ARLEN[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ar_idle : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_ro_rtl_counter_2 : entity is "krnl_ro_rtl_counter";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_ro_rtl_counter_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_ro_rtl_counter_2 is
  signal ar_final_transaction : STD_LOGIC;
  signal \count_r[0]_i_10_n_0\ : STD_LOGIC;
  signal \count_r[0]_i_11_n_0\ : STD_LOGIC;
  signal \count_r[0]_i_12_n_0\ : STD_LOGIC;
  signal \count_r[0]_i_13_n_0\ : STD_LOGIC;
  signal \count_r[0]_i_14_n_0\ : STD_LOGIC;
  signal \count_r[0]_i_15_n_0\ : STD_LOGIC;
  signal \count_r[0]_i_16_n_0\ : STD_LOGIC;
  signal \count_r[0]_i_17__0_n_0\ : STD_LOGIC;
  signal \count_r[0]_i_18_n_0\ : STD_LOGIC;
  signal \count_r[0]_i_3_n_0\ : STD_LOGIC;
  signal \count_r[0]_i_4_n_0\ : STD_LOGIC;
  signal \count_r[0]_i_5_n_0\ : STD_LOGIC;
  signal \count_r[0]_i_6_n_0\ : STD_LOGIC;
  signal \count_r[0]_i_7_n_0\ : STD_LOGIC;
  signal \count_r[0]_i_8_n_0\ : STD_LOGIC;
  signal \count_r[0]_i_9_n_0\ : STD_LOGIC;
  signal \count_r[16]_i_10_n_0\ : STD_LOGIC;
  signal \count_r[16]_i_11_n_0\ : STD_LOGIC;
  signal \count_r[16]_i_12_n_0\ : STD_LOGIC;
  signal \count_r[16]_i_13_n_0\ : STD_LOGIC;
  signal \count_r[16]_i_14_n_0\ : STD_LOGIC;
  signal \count_r[16]_i_15_n_0\ : STD_LOGIC;
  signal \count_r[16]_i_16_n_0\ : STD_LOGIC;
  signal \count_r[16]_i_2_n_0\ : STD_LOGIC;
  signal \count_r[16]_i_3_n_0\ : STD_LOGIC;
  signal \count_r[16]_i_4_n_0\ : STD_LOGIC;
  signal \count_r[16]_i_5_n_0\ : STD_LOGIC;
  signal \count_r[16]_i_6_n_0\ : STD_LOGIC;
  signal \count_r[16]_i_7_n_0\ : STD_LOGIC;
  signal \count_r[16]_i_8_n_0\ : STD_LOGIC;
  signal \count_r[16]_i_9_n_0\ : STD_LOGIC;
  signal \count_r[8]_i_10_n_0\ : STD_LOGIC;
  signal \count_r[8]_i_11_n_0\ : STD_LOGIC;
  signal \count_r[8]_i_12_n_0\ : STD_LOGIC;
  signal \count_r[8]_i_13_n_0\ : STD_LOGIC;
  signal \count_r[8]_i_14_n_0\ : STD_LOGIC;
  signal \count_r[8]_i_15_n_0\ : STD_LOGIC;
  signal \count_r[8]_i_16_n_0\ : STD_LOGIC;
  signal \count_r[8]_i_17_n_0\ : STD_LOGIC;
  signal \count_r[8]_i_2_n_0\ : STD_LOGIC;
  signal \count_r[8]_i_3_n_0\ : STD_LOGIC;
  signal \count_r[8]_i_4_n_0\ : STD_LOGIC;
  signal \count_r[8]_i_5_n_0\ : STD_LOGIC;
  signal \count_r[8]_i_6_n_0\ : STD_LOGIC;
  signal \count_r[8]_i_7_n_0\ : STD_LOGIC;
  signal \count_r[8]_i_8_n_0\ : STD_LOGIC;
  signal \count_r[8]_i_9_n_0\ : STD_LOGIC;
  signal \count_r_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \count_r_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \count_r_reg[0]_i_2_n_10\ : STD_LOGIC;
  signal \count_r_reg[0]_i_2_n_11\ : STD_LOGIC;
  signal \count_r_reg[0]_i_2_n_12\ : STD_LOGIC;
  signal \count_r_reg[0]_i_2_n_13\ : STD_LOGIC;
  signal \count_r_reg[0]_i_2_n_14\ : STD_LOGIC;
  signal \count_r_reg[0]_i_2_n_15\ : STD_LOGIC;
  signal \count_r_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \count_r_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \count_r_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \count_r_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \count_r_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \count_r_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \count_r_reg[0]_i_2_n_8\ : STD_LOGIC;
  signal \count_r_reg[0]_i_2_n_9\ : STD_LOGIC;
  signal \count_r_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \count_r_reg[16]_i_1_n_10\ : STD_LOGIC;
  signal \count_r_reg[16]_i_1_n_11\ : STD_LOGIC;
  signal \count_r_reg[16]_i_1_n_12\ : STD_LOGIC;
  signal \count_r_reg[16]_i_1_n_13\ : STD_LOGIC;
  signal \count_r_reg[16]_i_1_n_14\ : STD_LOGIC;
  signal \count_r_reg[16]_i_1_n_15\ : STD_LOGIC;
  signal \count_r_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \count_r_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \count_r_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \count_r_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \count_r_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \count_r_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \count_r_reg[16]_i_1_n_8\ : STD_LOGIC;
  signal \count_r_reg[16]_i_1_n_9\ : STD_LOGIC;
  signal \count_r_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \count_r_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \count_r_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \count_r_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \count_r_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \count_r_reg[8]_i_1_n_13\ : STD_LOGIC;
  signal \count_r_reg[8]_i_1_n_14\ : STD_LOGIC;
  signal \count_r_reg[8]_i_1_n_15\ : STD_LOGIC;
  signal \count_r_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \count_r_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \count_r_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \count_r_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \count_r_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \count_r_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \count_r_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \count_r_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal \count_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \count_r_reg_n_0_[10]\ : STD_LOGIC;
  signal \count_r_reg_n_0_[11]\ : STD_LOGIC;
  signal \count_r_reg_n_0_[12]\ : STD_LOGIC;
  signal \count_r_reg_n_0_[13]\ : STD_LOGIC;
  signal \count_r_reg_n_0_[14]\ : STD_LOGIC;
  signal \count_r_reg_n_0_[15]\ : STD_LOGIC;
  signal \count_r_reg_n_0_[16]\ : STD_LOGIC;
  signal \count_r_reg_n_0_[17]\ : STD_LOGIC;
  signal \count_r_reg_n_0_[18]\ : STD_LOGIC;
  signal \count_r_reg_n_0_[19]\ : STD_LOGIC;
  signal \count_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \count_r_reg_n_0_[20]\ : STD_LOGIC;
  signal \count_r_reg_n_0_[21]\ : STD_LOGIC;
  signal \count_r_reg_n_0_[22]\ : STD_LOGIC;
  signal \count_r_reg_n_0_[23]\ : STD_LOGIC;
  signal \count_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \count_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \count_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \count_r_reg_n_0_[5]\ : STD_LOGIC;
  signal \count_r_reg_n_0_[6]\ : STD_LOGIC;
  signal \count_r_reg_n_0_[7]\ : STD_LOGIC;
  signal \count_r_reg_n_0_[8]\ : STD_LOGIC;
  signal \count_r_reg_n_0_[9]\ : STD_LOGIC;
  signal is_zero_r : STD_LOGIC;
  signal is_zero_r_i_1_n_0 : STD_LOGIC;
  signal is_zero_r_i_2_n_0 : STD_LOGIC;
  signal is_zero_r_i_3_n_0 : STD_LOGIC;
  signal is_zero_r_i_4_n_0 : STD_LOGIC;
  signal is_zero_r_i_5_n_0 : STD_LOGIC;
  signal is_zero_r_i_6_n_0 : STD_LOGIC;
  signal is_zero_r_i_7_n_0 : STD_LOGIC;
  signal \m_axi_gmem_ARLEN[7]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axi_gmem_ARLEN[7]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \m_axi_gmem_ARLEN[7]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \m_axi_gmem_ARLEN[7]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \m_axi_gmem_ARLEN[7]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \m_axi_gmem_ARLEN[7]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \m_axi_gmem_ARLEN[7]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \NLW_count_r_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \count_r_reg[0]_i_2\ : label is 16;
  attribute ADDER_THRESHOLD of \count_r_reg[16]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \count_r_reg[8]_i_1\ : label is 16;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of is_zero_r_i_1 : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \m_axi_gmem_ARLEN[0]_INST_0\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \m_axi_gmem_ARLEN[1]_INST_0\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \m_axi_gmem_ARLEN[2]_INST_0\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \m_axi_gmem_ARLEN[3]_INST_0\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \m_axi_gmem_ARLEN[4]_INST_0\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \m_axi_gmem_ARLEN[5]_INST_0\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \m_axi_gmem_ARLEN[6]_INST_0\ : label is "soft_lutpair51";
begin
ar_idle_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555510000000"
    )
        port map (
      I0 => start,
      I1 => ar_idle_reg_0,
      I2 => ar_idle_reg,
      I3 => m_axi_gmem_ARREADY,
      I4 => ar_final_transaction,
      I5 => ar_idle,
      O => start_reg
    );
\count_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAEA"
    )
        port map (
      I0 => start,
      I1 => m_axi_gmem_ARREADY,
      I2 => ar_idle_reg,
      I3 => ar_idle_reg_0,
      O => is_zero_r
    );
\count_r[0]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => start,
      O => \count_r[0]_i_10_n_0\
    );
\count_r[0]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \count_r_reg_n_0_[7]\,
      I1 => start,
      I2 => Q(7),
      O => \count_r[0]_i_11_n_0\
    );
\count_r[0]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \count_r_reg_n_0_[6]\,
      I1 => start,
      I2 => Q(6),
      O => \count_r[0]_i_12_n_0\
    );
\count_r[0]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \count_r_reg_n_0_[5]\,
      I1 => start,
      I2 => Q(5),
      O => \count_r[0]_i_13_n_0\
    );
\count_r[0]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \count_r_reg_n_0_[4]\,
      I1 => start,
      I2 => Q(4),
      O => \count_r[0]_i_14_n_0\
    );
\count_r[0]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \count_r_reg_n_0_[3]\,
      I1 => start,
      I2 => Q(3),
      O => \count_r[0]_i_15_n_0\
    );
\count_r[0]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \count_r_reg_n_0_[2]\,
      I1 => start,
      I2 => Q(2),
      O => \count_r[0]_i_16_n_0\
    );
\count_r[0]_i_17__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \count_r_reg_n_0_[1]\,
      I1 => start,
      I2 => Q(1),
      O => \count_r[0]_i_17__0_n_0\
    );
\count_r[0]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(0),
      I1 => start,
      I2 => \count_r_reg_n_0_[0]\,
      O => \count_r[0]_i_18_n_0\
    );
\count_r[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => start,
      O => \count_r[0]_i_3_n_0\
    );
\count_r[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => start,
      O => \count_r[0]_i_4_n_0\
    );
\count_r[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => start,
      O => \count_r[0]_i_5_n_0\
    );
\count_r[0]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => start,
      O => \count_r[0]_i_6_n_0\
    );
\count_r[0]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => start,
      O => \count_r[0]_i_7_n_0\
    );
\count_r[0]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => start,
      O => \count_r[0]_i_8_n_0\
    );
\count_r[0]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => start,
      O => \count_r[0]_i_9_n_0\
    );
\count_r[16]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \count_r_reg_n_0_[22]\,
      I1 => start,
      I2 => Q(22),
      O => \count_r[16]_i_10_n_0\
    );
\count_r[16]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \count_r_reg_n_0_[21]\,
      I1 => start,
      I2 => Q(21),
      O => \count_r[16]_i_11_n_0\
    );
\count_r[16]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \count_r_reg_n_0_[20]\,
      I1 => start,
      I2 => Q(20),
      O => \count_r[16]_i_12_n_0\
    );
\count_r[16]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \count_r_reg_n_0_[19]\,
      I1 => start,
      I2 => Q(19),
      O => \count_r[16]_i_13_n_0\
    );
\count_r[16]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \count_r_reg_n_0_[18]\,
      I1 => start,
      I2 => Q(18),
      O => \count_r[16]_i_14_n_0\
    );
\count_r[16]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \count_r_reg_n_0_[17]\,
      I1 => start,
      I2 => Q(17),
      O => \count_r[16]_i_15_n_0\
    );
\count_r[16]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \count_r_reg_n_0_[16]\,
      I1 => start,
      I2 => Q(16),
      O => \count_r[16]_i_16_n_0\
    );
\count_r[16]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => start,
      O => \count_r[16]_i_2_n_0\
    );
\count_r[16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => start,
      O => \count_r[16]_i_3_n_0\
    );
\count_r[16]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => start,
      O => \count_r[16]_i_4_n_0\
    );
\count_r[16]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => start,
      O => \count_r[16]_i_5_n_0\
    );
\count_r[16]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => start,
      O => \count_r[16]_i_6_n_0\
    );
\count_r[16]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => start,
      O => \count_r[16]_i_7_n_0\
    );
\count_r[16]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => start,
      O => \count_r[16]_i_8_n_0\
    );
\count_r[16]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A3"
    )
        port map (
      I0 => Q(23),
      I1 => \count_r_reg_n_0_[23]\,
      I2 => start,
      O => \count_r[16]_i_9_n_0\
    );
\count_r[8]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \count_r_reg_n_0_[15]\,
      I1 => start,
      I2 => Q(15),
      O => \count_r[8]_i_10_n_0\
    );
\count_r[8]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \count_r_reg_n_0_[14]\,
      I1 => start,
      I2 => Q(14),
      O => \count_r[8]_i_11_n_0\
    );
\count_r[8]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \count_r_reg_n_0_[13]\,
      I1 => start,
      I2 => Q(13),
      O => \count_r[8]_i_12_n_0\
    );
\count_r[8]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \count_r_reg_n_0_[12]\,
      I1 => start,
      I2 => Q(12),
      O => \count_r[8]_i_13_n_0\
    );
\count_r[8]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \count_r_reg_n_0_[11]\,
      I1 => start,
      I2 => Q(11),
      O => \count_r[8]_i_14_n_0\
    );
\count_r[8]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \count_r_reg_n_0_[10]\,
      I1 => start,
      I2 => Q(10),
      O => \count_r[8]_i_15_n_0\
    );
\count_r[8]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \count_r_reg_n_0_[9]\,
      I1 => start,
      I2 => Q(9),
      O => \count_r[8]_i_16_n_0\
    );
\count_r[8]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \count_r_reg_n_0_[8]\,
      I1 => start,
      I2 => Q(8),
      O => \count_r[8]_i_17_n_0\
    );
\count_r[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => start,
      O => \count_r[8]_i_2_n_0\
    );
\count_r[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => start,
      O => \count_r[8]_i_3_n_0\
    );
\count_r[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => start,
      O => \count_r[8]_i_4_n_0\
    );
\count_r[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => start,
      O => \count_r[8]_i_5_n_0\
    );
\count_r[8]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => start,
      O => \count_r[8]_i_6_n_0\
    );
\count_r[8]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => start,
      O => \count_r[8]_i_7_n_0\
    );
\count_r[8]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => start,
      O => \count_r[8]_i_8_n_0\
    );
\count_r[8]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => start,
      O => \count_r[8]_i_9_n_0\
    );
\count_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => is_zero_r,
      D => \count_r_reg[0]_i_2_n_15\,
      Q => \count_r_reg_n_0_[0]\,
      R => areset
    );
\count_r_reg[0]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \count_r[0]_i_3_n_0\,
      CI_TOP => '0',
      CO(7) => \count_r_reg[0]_i_2_n_0\,
      CO(6) => \count_r_reg[0]_i_2_n_1\,
      CO(5) => \count_r_reg[0]_i_2_n_2\,
      CO(4) => \count_r_reg[0]_i_2_n_3\,
      CO(3) => \count_r_reg[0]_i_2_n_4\,
      CO(2) => \count_r_reg[0]_i_2_n_5\,
      CO(1) => \count_r_reg[0]_i_2_n_6\,
      CO(0) => \count_r_reg[0]_i_2_n_7\,
      DI(7) => \count_r[0]_i_4_n_0\,
      DI(6) => \count_r[0]_i_5_n_0\,
      DI(5) => \count_r[0]_i_6_n_0\,
      DI(4) => \count_r[0]_i_7_n_0\,
      DI(3) => \count_r[0]_i_8_n_0\,
      DI(2) => \count_r[0]_i_9_n_0\,
      DI(1) => \count_r[0]_i_10_n_0\,
      DI(0) => '0',
      O(7) => \count_r_reg[0]_i_2_n_8\,
      O(6) => \count_r_reg[0]_i_2_n_9\,
      O(5) => \count_r_reg[0]_i_2_n_10\,
      O(4) => \count_r_reg[0]_i_2_n_11\,
      O(3) => \count_r_reg[0]_i_2_n_12\,
      O(2) => \count_r_reg[0]_i_2_n_13\,
      O(1) => \count_r_reg[0]_i_2_n_14\,
      O(0) => \count_r_reg[0]_i_2_n_15\,
      S(7) => \count_r[0]_i_11_n_0\,
      S(6) => \count_r[0]_i_12_n_0\,
      S(5) => \count_r[0]_i_13_n_0\,
      S(4) => \count_r[0]_i_14_n_0\,
      S(3) => \count_r[0]_i_15_n_0\,
      S(2) => \count_r[0]_i_16_n_0\,
      S(1) => \count_r[0]_i_17__0_n_0\,
      S(0) => \count_r[0]_i_18_n_0\
    );
\count_r_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => is_zero_r,
      D => \count_r_reg[8]_i_1_n_13\,
      Q => \count_r_reg_n_0_[10]\,
      R => areset
    );
\count_r_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => is_zero_r,
      D => \count_r_reg[8]_i_1_n_12\,
      Q => \count_r_reg_n_0_[11]\,
      R => areset
    );
\count_r_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => is_zero_r,
      D => \count_r_reg[8]_i_1_n_11\,
      Q => \count_r_reg_n_0_[12]\,
      R => areset
    );
\count_r_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => is_zero_r,
      D => \count_r_reg[8]_i_1_n_10\,
      Q => \count_r_reg_n_0_[13]\,
      R => areset
    );
\count_r_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => is_zero_r,
      D => \count_r_reg[8]_i_1_n_9\,
      Q => \count_r_reg_n_0_[14]\,
      R => areset
    );
\count_r_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => is_zero_r,
      D => \count_r_reg[8]_i_1_n_8\,
      Q => \count_r_reg_n_0_[15]\,
      R => areset
    );
\count_r_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => is_zero_r,
      D => \count_r_reg[16]_i_1_n_15\,
      Q => \count_r_reg_n_0_[16]\,
      R => areset
    );
\count_r_reg[16]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \count_r_reg[8]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_count_r_reg[16]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \count_r_reg[16]_i_1_n_1\,
      CO(5) => \count_r_reg[16]_i_1_n_2\,
      CO(4) => \count_r_reg[16]_i_1_n_3\,
      CO(3) => \count_r_reg[16]_i_1_n_4\,
      CO(2) => \count_r_reg[16]_i_1_n_5\,
      CO(1) => \count_r_reg[16]_i_1_n_6\,
      CO(0) => \count_r_reg[16]_i_1_n_7\,
      DI(7) => '0',
      DI(6) => \count_r[16]_i_2_n_0\,
      DI(5) => \count_r[16]_i_3_n_0\,
      DI(4) => \count_r[16]_i_4_n_0\,
      DI(3) => \count_r[16]_i_5_n_0\,
      DI(2) => \count_r[16]_i_6_n_0\,
      DI(1) => \count_r[16]_i_7_n_0\,
      DI(0) => \count_r[16]_i_8_n_0\,
      O(7) => \count_r_reg[16]_i_1_n_8\,
      O(6) => \count_r_reg[16]_i_1_n_9\,
      O(5) => \count_r_reg[16]_i_1_n_10\,
      O(4) => \count_r_reg[16]_i_1_n_11\,
      O(3) => \count_r_reg[16]_i_1_n_12\,
      O(2) => \count_r_reg[16]_i_1_n_13\,
      O(1) => \count_r_reg[16]_i_1_n_14\,
      O(0) => \count_r_reg[16]_i_1_n_15\,
      S(7) => \count_r[16]_i_9_n_0\,
      S(6) => \count_r[16]_i_10_n_0\,
      S(5) => \count_r[16]_i_11_n_0\,
      S(4) => \count_r[16]_i_12_n_0\,
      S(3) => \count_r[16]_i_13_n_0\,
      S(2) => \count_r[16]_i_14_n_0\,
      S(1) => \count_r[16]_i_15_n_0\,
      S(0) => \count_r[16]_i_16_n_0\
    );
\count_r_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => is_zero_r,
      D => \count_r_reg[16]_i_1_n_14\,
      Q => \count_r_reg_n_0_[17]\,
      R => areset
    );
\count_r_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => is_zero_r,
      D => \count_r_reg[16]_i_1_n_13\,
      Q => \count_r_reg_n_0_[18]\,
      R => areset
    );
\count_r_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => is_zero_r,
      D => \count_r_reg[16]_i_1_n_12\,
      Q => \count_r_reg_n_0_[19]\,
      R => areset
    );
\count_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => is_zero_r,
      D => \count_r_reg[0]_i_2_n_14\,
      Q => \count_r_reg_n_0_[1]\,
      R => areset
    );
\count_r_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => is_zero_r,
      D => \count_r_reg[16]_i_1_n_11\,
      Q => \count_r_reg_n_0_[20]\,
      R => areset
    );
\count_r_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => is_zero_r,
      D => \count_r_reg[16]_i_1_n_10\,
      Q => \count_r_reg_n_0_[21]\,
      R => areset
    );
\count_r_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => is_zero_r,
      D => \count_r_reg[16]_i_1_n_9\,
      Q => \count_r_reg_n_0_[22]\,
      R => areset
    );
\count_r_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => is_zero_r,
      D => \count_r_reg[16]_i_1_n_8\,
      Q => \count_r_reg_n_0_[23]\,
      R => areset
    );
\count_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => is_zero_r,
      D => \count_r_reg[0]_i_2_n_13\,
      Q => \count_r_reg_n_0_[2]\,
      R => areset
    );
\count_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => is_zero_r,
      D => \count_r_reg[0]_i_2_n_12\,
      Q => \count_r_reg_n_0_[3]\,
      R => areset
    );
\count_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => is_zero_r,
      D => \count_r_reg[0]_i_2_n_11\,
      Q => \count_r_reg_n_0_[4]\,
      R => areset
    );
\count_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => is_zero_r,
      D => \count_r_reg[0]_i_2_n_10\,
      Q => \count_r_reg_n_0_[5]\,
      R => areset
    );
\count_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => is_zero_r,
      D => \count_r_reg[0]_i_2_n_9\,
      Q => \count_r_reg_n_0_[6]\,
      R => areset
    );
\count_r_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => is_zero_r,
      D => \count_r_reg[0]_i_2_n_8\,
      Q => \count_r_reg_n_0_[7]\,
      R => areset
    );
\count_r_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => is_zero_r,
      D => \count_r_reg[8]_i_1_n_15\,
      Q => \count_r_reg_n_0_[8]\,
      R => areset
    );
\count_r_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \count_r_reg[0]_i_2_n_0\,
      CI_TOP => '0',
      CO(7) => \count_r_reg[8]_i_1_n_0\,
      CO(6) => \count_r_reg[8]_i_1_n_1\,
      CO(5) => \count_r_reg[8]_i_1_n_2\,
      CO(4) => \count_r_reg[8]_i_1_n_3\,
      CO(3) => \count_r_reg[8]_i_1_n_4\,
      CO(2) => \count_r_reg[8]_i_1_n_5\,
      CO(1) => \count_r_reg[8]_i_1_n_6\,
      CO(0) => \count_r_reg[8]_i_1_n_7\,
      DI(7) => \count_r[8]_i_2_n_0\,
      DI(6) => \count_r[8]_i_3_n_0\,
      DI(5) => \count_r[8]_i_4_n_0\,
      DI(4) => \count_r[8]_i_5_n_0\,
      DI(3) => \count_r[8]_i_6_n_0\,
      DI(2) => \count_r[8]_i_7_n_0\,
      DI(1) => \count_r[8]_i_8_n_0\,
      DI(0) => \count_r[8]_i_9_n_0\,
      O(7) => \count_r_reg[8]_i_1_n_8\,
      O(6) => \count_r_reg[8]_i_1_n_9\,
      O(5) => \count_r_reg[8]_i_1_n_10\,
      O(4) => \count_r_reg[8]_i_1_n_11\,
      O(3) => \count_r_reg[8]_i_1_n_12\,
      O(2) => \count_r_reg[8]_i_1_n_13\,
      O(1) => \count_r_reg[8]_i_1_n_14\,
      O(0) => \count_r_reg[8]_i_1_n_15\,
      S(7) => \count_r[8]_i_10_n_0\,
      S(6) => \count_r[8]_i_11_n_0\,
      S(5) => \count_r[8]_i_12_n_0\,
      S(4) => \count_r[8]_i_13_n_0\,
      S(3) => \count_r[8]_i_14_n_0\,
      S(2) => \count_r[8]_i_15_n_0\,
      S(1) => \count_r[8]_i_16_n_0\,
      S(0) => \count_r[8]_i_17_n_0\
    );
\count_r_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => is_zero_r,
      D => \count_r_reg[8]_i_1_n_14\,
      Q => \count_r_reg_n_0_[9]\,
      R => areset
    );
is_zero_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \m_axi_gmem_ARLEN[7]_INST_0_i_1_n_0\,
      I1 => is_zero_r_i_2_n_0,
      I2 => is_zero_r_i_3_n_0,
      O => is_zero_r_i_1_n_0
    );
is_zero_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => is_zero_r_i_4_n_0,
      I1 => is_zero_r_i_5_n_0,
      I2 => \count_r_reg_n_0_[23]\,
      I3 => \count_r_reg_n_0_[12]\,
      I4 => \count_r_reg_n_0_[18]\,
      I5 => \count_r_reg_n_0_[1]\,
      O => is_zero_r_i_2_n_0
    );
is_zero_r_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => is_zero_r_i_6_n_0,
      I1 => \count_r_reg_n_0_[10]\,
      I2 => \count_r_reg_n_0_[0]\,
      I3 => \count_r_reg_n_0_[19]\,
      I4 => \count_r_reg_n_0_[5]\,
      I5 => is_zero_r_i_7_n_0,
      O => is_zero_r_i_3_n_0
    );
is_zero_r_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \count_r_reg_n_0_[6]\,
      I1 => start,
      I2 => \count_r_reg_n_0_[14]\,
      I3 => \count_r_reg_n_0_[21]\,
      I4 => \count_r_reg_n_0_[3]\,
      I5 => \count_r_reg_n_0_[17]\,
      O => is_zero_r_i_4_n_0
    );
is_zero_r_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \count_r_reg_n_0_[15]\,
      I1 => \count_r_reg_n_0_[8]\,
      I2 => \count_r_reg_n_0_[20]\,
      I3 => \count_r_reg_n_0_[2]\,
      O => is_zero_r_i_5_n_0
    );
is_zero_r_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \count_r_reg_n_0_[11]\,
      I1 => \count_r_reg_n_0_[7]\,
      I2 => \count_r_reg_n_0_[22]\,
      I3 => \count_r_reg_n_0_[9]\,
      O => is_zero_r_i_6_n_0
    );
is_zero_r_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF7"
    )
        port map (
      I0 => m_axi_gmem_ARREADY,
      I1 => ar_idle_reg,
      I2 => ar_idle_reg_0,
      I3 => \count_r_reg_n_0_[13]\,
      I4 => \count_r_reg_n_0_[16]\,
      I5 => \count_r_reg_n_0_[4]\,
      O => is_zero_r_i_7_n_0
    );
is_zero_r_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => is_zero_r,
      D => is_zero_r_i_1_n_0,
      Q => ar_final_transaction,
      S => areset
    );
\m_axi_gmem_ARLEN[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \m_axi_gmem_ARLEN[7]\(0),
      I1 => \m_axi_gmem_ARLEN[7]_INST_0_i_1_n_0\,
      I2 => ar_final_transaction,
      O => m_axi_gmem_ARLEN(0)
    );
\m_axi_gmem_ARLEN[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \m_axi_gmem_ARLEN[7]\(1),
      I1 => \m_axi_gmem_ARLEN[7]_INST_0_i_1_n_0\,
      I2 => ar_final_transaction,
      O => m_axi_gmem_ARLEN(1)
    );
\m_axi_gmem_ARLEN[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \m_axi_gmem_ARLEN[7]\(2),
      I1 => \m_axi_gmem_ARLEN[7]_INST_0_i_1_n_0\,
      I2 => ar_final_transaction,
      O => m_axi_gmem_ARLEN(2)
    );
\m_axi_gmem_ARLEN[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \m_axi_gmem_ARLEN[7]\(3),
      I1 => \m_axi_gmem_ARLEN[7]_INST_0_i_1_n_0\,
      I2 => ar_final_transaction,
      O => m_axi_gmem_ARLEN(3)
    );
\m_axi_gmem_ARLEN[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \m_axi_gmem_ARLEN[7]\(4),
      I1 => \m_axi_gmem_ARLEN[7]_INST_0_i_1_n_0\,
      I2 => ar_final_transaction,
      O => m_axi_gmem_ARLEN(4)
    );
\m_axi_gmem_ARLEN[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \m_axi_gmem_ARLEN[7]\(5),
      I1 => \m_axi_gmem_ARLEN[7]_INST_0_i_1_n_0\,
      I2 => ar_final_transaction,
      O => m_axi_gmem_ARLEN(5)
    );
\m_axi_gmem_ARLEN[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \m_axi_gmem_ARLEN[7]\(6),
      I1 => \m_axi_gmem_ARLEN[7]_INST_0_i_1_n_0\,
      I2 => ar_final_transaction,
      O => m_axi_gmem_ARLEN(6)
    );
\m_axi_gmem_ARLEN[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \m_axi_gmem_ARLEN[7]\(7),
      I1 => \m_axi_gmem_ARLEN[7]_INST_0_i_1_n_0\,
      I2 => ar_final_transaction,
      O => m_axi_gmem_ARLEN(7)
    );
\m_axi_gmem_ARLEN[7]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \m_axi_gmem_ARLEN[7]_INST_0_i_2_n_0\,
      I1 => \m_axi_gmem_ARLEN[7]_INST_0_i_3_n_0\,
      I2 => \m_axi_gmem_ARLEN[7]_INST_0_i_4_n_0\,
      I3 => \m_axi_gmem_ARLEN[7]_INST_0_i_5_n_0\,
      I4 => \m_axi_gmem_ARLEN[7]_INST_0_i_6_n_0\,
      I5 => \m_axi_gmem_ARLEN[7]_INST_0_i_7_n_0\,
      O => \m_axi_gmem_ARLEN[7]_INST_0_i_1_n_0\
    );
\m_axi_gmem_ARLEN[7]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(21),
      I1 => Q(8),
      I2 => Q(15),
      I3 => Q(7),
      O => \m_axi_gmem_ARLEN[7]_INST_0_i_2_n_0\
    );
\m_axi_gmem_ARLEN[7]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(22),
      I1 => Q(0),
      I2 => Q(11),
      I3 => Q(4),
      O => \m_axi_gmem_ARLEN[7]_INST_0_i_3_n_0\
    );
\m_axi_gmem_ARLEN[7]_INST_0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => Q(5),
      O => \m_axi_gmem_ARLEN[7]_INST_0_i_4_n_0\
    );
\m_axi_gmem_ARLEN[7]_INST_0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(17),
      I1 => Q(3),
      I2 => Q(14),
      I3 => Q(12),
      O => \m_axi_gmem_ARLEN[7]_INST_0_i_5_n_0\
    );
\m_axi_gmem_ARLEN[7]_INST_0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(10),
      I1 => Q(9),
      I2 => Q(18),
      I3 => Q(16),
      O => \m_axi_gmem_ARLEN[7]_INST_0_i_6_n_0\
    );
\m_axi_gmem_ARLEN[7]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => start,
      I1 => Q(20),
      I2 => Q(13),
      I3 => Q(19),
      I4 => Q(6),
      I5 => Q(23),
      O => \m_axi_gmem_ARLEN[7]_INST_0_i_7_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_ro_rtl_counter__parameterized0\ is
  port (
    m_axi_gmem_ARREADY_0 : out STD_LOGIC;
    areset : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    m_axi_gmem_RLAST : in STD_LOGIC;
    m_axi_gmem_RID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem_RVALID : in STD_LOGIC;
    m_axi_gmem_ARREADY : in STD_LOGIC;
    arvalid_r_reg : in STD_LOGIC;
    arvalid_r_reg_0 : in STD_LOGIC;
    arvalid_r_reg_1 : in STD_LOGIC;
    arvalid_r_reg_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_ro_rtl_counter__parameterized0\ : entity is "krnl_ro_rtl_counter";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_ro_rtl_counter__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_ro_rtl_counter__parameterized0\ is
  signal \count_r[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_r[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_r[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \count_r[1]_i_3__0_n_0\ : STD_LOGIC;
  signal \count_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \count_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \is_zero_r_i_1__4_n_0\ : STD_LOGIC;
  signal \is_zero_r_i_2__1_n_0\ : STD_LOGIC;
  signal is_zero_r_reg_n_0 : STD_LOGIC;
begin
arvalid_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5050505353535053"
    )
        port map (
      I0 => m_axi_gmem_ARREADY,
      I1 => arvalid_r_reg_1,
      I2 => arvalid_r_reg,
      I3 => is_zero_r_reg_n_0,
      I4 => arvalid_r_reg_0,
      I5 => arvalid_r_reg_2,
      O => m_axi_gmem_ARREADY_0
    );
\count_r[0]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \count_r_reg_n_0_[0]\,
      O => \count_r[0]_i_1__3_n_0\
    );
\count_r[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808F70808080808"
    )
        port map (
      I0 => m_axi_gmem_ARREADY,
      I1 => arvalid_r_reg,
      I2 => arvalid_r_reg_0,
      I3 => m_axi_gmem_RVALID,
      I4 => m_axi_gmem_RID(0),
      I5 => m_axi_gmem_RLAST,
      O => \count_r[1]_i_1__0_n_0\
    );
\count_r[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFF04000400FBFF"
    )
        port map (
      I0 => \count_r[1]_i_3__0_n_0\,
      I1 => m_axi_gmem_RLAST,
      I2 => m_axi_gmem_RID(0),
      I3 => m_axi_gmem_RVALID,
      I4 => \count_r_reg_n_0_[0]\,
      I5 => \count_r_reg_n_0_[1]\,
      O => \count_r[1]_i_2__0_n_0\
    );
\count_r[1]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => arvalid_r_reg_0,
      I1 => arvalid_r_reg,
      I2 => m_axi_gmem_ARREADY,
      O => \count_r[1]_i_3__0_n_0\
    );
\count_r_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \count_r[1]_i_1__0_n_0\,
      D => \count_r[0]_i_1__3_n_0\,
      Q => \count_r_reg_n_0_[0]\,
      S => areset
    );
\count_r_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \count_r[1]_i_1__0_n_0\,
      D => \count_r[1]_i_2__0_n_0\,
      Q => \count_r_reg_n_0_[1]\,
      S => areset
    );
\is_zero_r_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F82F0820"
    )
        port map (
      I0 => \count_r_reg_n_0_[0]\,
      I1 => \count_r_reg_n_0_[1]\,
      I2 => \count_r[1]_i_3__0_n_0\,
      I3 => \is_zero_r_i_2__1_n_0\,
      I4 => is_zero_r_reg_n_0,
      O => \is_zero_r_i_1__4_n_0\
    );
\is_zero_r_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => m_axi_gmem_RLAST,
      I1 => m_axi_gmem_RID(0),
      I2 => m_axi_gmem_RVALID,
      O => \is_zero_r_i_2__1_n_0\
    );
is_zero_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \is_zero_r_i_1__4_n_0\,
      Q => is_zero_r_reg_n_0,
      R => areset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_ro_rtl_counter__parameterized0_1\ is
  port (
    is_zero_r_reg_0 : out STD_LOGIC;
    areset : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    m_axi_gmem_RLAST : in STD_LOGIC;
    m_axi_gmem_RVALID : in STD_LOGIC;
    m_axi_gmem_RID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem_ARREADY : in STD_LOGIC;
    \count_r_reg[1]_0\ : in STD_LOGIC;
    \count_r_reg[1]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_ro_rtl_counter__parameterized0_1\ : entity is "krnl_ro_rtl_counter";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_ro_rtl_counter__parameterized0_1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_ro_rtl_counter__parameterized0_1\ is
  signal \count_r[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_r[1]_i_2_n_0\ : STD_LOGIC;
  signal \count_r[1]_i_3_n_0\ : STD_LOGIC;
  signal \count_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \count_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \is_zero_r_i_1__5_n_0\ : STD_LOGIC;
  signal \is_zero_r_i_2__0_n_0\ : STD_LOGIC;
  signal \^is_zero_r_reg_0\ : STD_LOGIC;
begin
  is_zero_r_reg_0 <= \^is_zero_r_reg_0\;
\count_r[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \count_r_reg_n_0_[0]\,
      O => \count_r[0]_i_1__2_n_0\
    );
\count_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F80808080808080"
    )
        port map (
      I0 => m_axi_gmem_RID(0),
      I1 => m_axi_gmem_RVALID,
      I2 => m_axi_gmem_RLAST,
      I3 => m_axi_gmem_ARREADY,
      I4 => \count_r_reg[1]_0\,
      I5 => \count_r_reg[1]_1\,
      O => \count_r[1]_i_1_n_0\
    );
\count_r[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF40004000BFFF"
    )
        port map (
      I0 => \count_r[1]_i_3_n_0\,
      I1 => m_axi_gmem_RLAST,
      I2 => m_axi_gmem_RVALID,
      I3 => m_axi_gmem_RID(0),
      I4 => \count_r_reg_n_0_[0]\,
      I5 => \count_r_reg_n_0_[1]\,
      O => \count_r[1]_i_2_n_0\
    );
\count_r[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \count_r_reg[1]_1\,
      I1 => \count_r_reg[1]_0\,
      I2 => m_axi_gmem_ARREADY,
      O => \count_r[1]_i_3_n_0\
    );
\count_r_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \count_r[1]_i_1_n_0\,
      D => \count_r[0]_i_1__2_n_0\,
      Q => \count_r_reg_n_0_[0]\,
      S => areset
    );
\count_r_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \count_r[1]_i_1_n_0\,
      D => \count_r[1]_i_2_n_0\,
      Q => \count_r_reg_n_0_[1]\,
      S => areset
    );
\is_zero_r_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F28F0280"
    )
        port map (
      I0 => \count_r_reg_n_0_[0]\,
      I1 => \count_r_reg_n_0_[1]\,
      I2 => \is_zero_r_i_2__0_n_0\,
      I3 => \count_r[1]_i_3_n_0\,
      I4 => \^is_zero_r_reg_0\,
      O => \is_zero_r_i_1__5_n_0\
    );
\is_zero_r_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => m_axi_gmem_RLAST,
      I1 => m_axi_gmem_RVALID,
      I2 => m_axi_gmem_RID(0),
      O => \is_zero_r_i_2__0_n_0\
    );
is_zero_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \is_zero_r_i_1__5_n_0\,
      Q => \^is_zero_r_reg_0\,
      R => areset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_ro_rtl_counter__parameterized1\ is
  port (
    m_axi_gmem_WLAST : out STD_LOGIC;
    areset : in STD_LOGIC;
    is_zero_r_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_ro_rtl_counter__parameterized1\ : entity is "krnl_ro_rtl_counter";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_ro_rtl_counter__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_ro_rtl_counter__parameterized1\ is
  signal \is_zero_r_i_1__3_n_0\ : STD_LOGIC;
  signal \is_zero_r_i_2__2_n_0\ : STD_LOGIC;
begin
\is_zero_r_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \is_zero_r_i_2__2_n_0\,
      I1 => Q(6),
      I2 => Q(2),
      I3 => Q(7),
      I4 => Q(0),
      O => \is_zero_r_i_1__3_n_0\
    );
\is_zero_r_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(1),
      O => \is_zero_r_i_2__2_n_0\
    );
is_zero_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => is_zero_r_reg_0,
      D => \is_zero_r_i_1__3_n_0\,
      Q => m_axi_gmem_WLAST,
      R => areset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_ro_rtl_counter__parameterized2\ is
  port (
    m_axi_gmem_AWREADY_0 : out STD_LOGIC;
    areset : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    m_axi_gmem_AWREADY : in STD_LOGIC;
    awvalid_r_reg : in STD_LOGIC;
    is_zero_r_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_ro_rtl_counter__parameterized2\ : entity is "krnl_ro_rtl_counter";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_ro_rtl_counter__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_ro_rtl_counter__parameterized2\ is
  signal count_r0_carry_i_1_n_0 : STD_LOGIC;
  signal count_r0_carry_i_2_n_0 : STD_LOGIC;
  signal count_r0_carry_i_3_n_0 : STD_LOGIC;
  signal count_r0_carry_i_4_n_0 : STD_LOGIC;
  signal count_r0_carry_i_5_n_0 : STD_LOGIC;
  signal count_r0_carry_i_6_n_0 : STD_LOGIC;
  signal count_r0_carry_i_7_n_0 : STD_LOGIC;
  signal count_r0_carry_n_10 : STD_LOGIC;
  signal count_r0_carry_n_11 : STD_LOGIC;
  signal count_r0_carry_n_12 : STD_LOGIC;
  signal count_r0_carry_n_13 : STD_LOGIC;
  signal count_r0_carry_n_14 : STD_LOGIC;
  signal count_r0_carry_n_15 : STD_LOGIC;
  signal count_r0_carry_n_2 : STD_LOGIC;
  signal count_r0_carry_n_3 : STD_LOGIC;
  signal count_r0_carry_n_4 : STD_LOGIC;
  signal count_r0_carry_n_5 : STD_LOGIC;
  signal count_r0_carry_n_6 : STD_LOGIC;
  signal count_r0_carry_n_7 : STD_LOGIC;
  signal count_r0_carry_n_9 : STD_LOGIC;
  signal \count_r[0]_i_1__1_n_0\ : STD_LOGIC;
  signal idle_aw : STD_LOGIC;
  signal \inst_w_to_aw_cntr[0]/count_r_reg\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \is_zero_r_i_1__2_n_0\ : STD_LOGIC;
  signal \is_zero_r_i_2__3_n_0\ : STD_LOGIC;
  signal \is_zero_r_i_3__2_n_0\ : STD_LOGIC;
  signal NLW_count_r0_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal NLW_count_r0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of count_r0_carry : label is 35;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of count_r0_carry : label is "{SYNTH-8 {cell *THIS*}}";
begin
awvalid_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => m_axi_gmem_AWREADY,
      I1 => idle_aw,
      I2 => awvalid_r_reg,
      O => m_axi_gmem_AWREADY_0
    );
count_r0_carry: unisim.vcomponents.CARRY8
     port map (
      CI => \inst_w_to_aw_cntr[0]/count_r_reg\(0),
      CI_TOP => '0',
      CO(7 downto 6) => NLW_count_r0_carry_CO_UNCONNECTED(7 downto 6),
      CO(5) => count_r0_carry_n_2,
      CO(4) => count_r0_carry_n_3,
      CO(3) => count_r0_carry_n_4,
      CO(2) => count_r0_carry_n_5,
      CO(1) => count_r0_carry_n_6,
      CO(0) => count_r0_carry_n_7,
      DI(7 downto 6) => B"00",
      DI(5 downto 1) => \inst_w_to_aw_cntr[0]/count_r_reg\(5 downto 1),
      DI(0) => '0',
      O(7) => NLW_count_r0_carry_O_UNCONNECTED(7),
      O(6) => count_r0_carry_n_9,
      O(5) => count_r0_carry_n_10,
      O(4) => count_r0_carry_n_11,
      O(3) => count_r0_carry_n_12,
      O(2) => count_r0_carry_n_13,
      O(1) => count_r0_carry_n_14,
      O(0) => count_r0_carry_n_15,
      S(7) => '0',
      S(6) => count_r0_carry_i_1_n_0,
      S(5) => count_r0_carry_i_2_n_0,
      S(4) => count_r0_carry_i_3_n_0,
      S(3) => count_r0_carry_i_4_n_0,
      S(2) => count_r0_carry_i_5_n_0,
      S(1) => count_r0_carry_i_6_n_0,
      S(0) => count_r0_carry_i_7_n_0
    );
count_r0_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \inst_w_to_aw_cntr[0]/count_r_reg\(6),
      I1 => \inst_w_to_aw_cntr[0]/count_r_reg\(7),
      O => count_r0_carry_i_1_n_0
    );
count_r0_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \inst_w_to_aw_cntr[0]/count_r_reg\(5),
      I1 => \inst_w_to_aw_cntr[0]/count_r_reg\(6),
      O => count_r0_carry_i_2_n_0
    );
count_r0_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \inst_w_to_aw_cntr[0]/count_r_reg\(4),
      I1 => \inst_w_to_aw_cntr[0]/count_r_reg\(5),
      O => count_r0_carry_i_3_n_0
    );
count_r0_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \inst_w_to_aw_cntr[0]/count_r_reg\(3),
      I1 => \inst_w_to_aw_cntr[0]/count_r_reg\(4),
      O => count_r0_carry_i_4_n_0
    );
count_r0_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \inst_w_to_aw_cntr[0]/count_r_reg\(2),
      I1 => \inst_w_to_aw_cntr[0]/count_r_reg\(3),
      O => count_r0_carry_i_5_n_0
    );
count_r0_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \inst_w_to_aw_cntr[0]/count_r_reg\(1),
      I1 => \inst_w_to_aw_cntr[0]/count_r_reg\(2),
      O => count_r0_carry_i_6_n_0
    );
count_r0_carry_i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \inst_w_to_aw_cntr[0]/count_r_reg\(1),
      O => count_r0_carry_i_7_n_0
    );
\count_r[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \inst_w_to_aw_cntr[0]/count_r_reg\(0),
      O => \count_r[0]_i_1__1_n_0\
    );
\count_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \is_zero_r_i_1__2_n_0\,
      D => \count_r[0]_i_1__1_n_0\,
      Q => \inst_w_to_aw_cntr[0]/count_r_reg\(0),
      R => areset
    );
\count_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \is_zero_r_i_1__2_n_0\,
      D => count_r0_carry_n_15,
      Q => \inst_w_to_aw_cntr[0]/count_r_reg\(1),
      R => areset
    );
\count_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \is_zero_r_i_1__2_n_0\,
      D => count_r0_carry_n_14,
      Q => \inst_w_to_aw_cntr[0]/count_r_reg\(2),
      R => areset
    );
\count_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \is_zero_r_i_1__2_n_0\,
      D => count_r0_carry_n_13,
      Q => \inst_w_to_aw_cntr[0]/count_r_reg\(3),
      R => areset
    );
\count_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \is_zero_r_i_1__2_n_0\,
      D => count_r0_carry_n_12,
      Q => \inst_w_to_aw_cntr[0]/count_r_reg\(4),
      R => areset
    );
\count_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \is_zero_r_i_1__2_n_0\,
      D => count_r0_carry_n_11,
      Q => \inst_w_to_aw_cntr[0]/count_r_reg\(5),
      R => areset
    );
\count_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \is_zero_r_i_1__2_n_0\,
      D => count_r0_carry_n_10,
      Q => \inst_w_to_aw_cntr[0]/count_r_reg\(6),
      R => areset
    );
\count_r_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \is_zero_r_i_1__2_n_0\,
      D => count_r0_carry_n_9,
      Q => \inst_w_to_aw_cntr[0]/count_r_reg\(7),
      R => areset
    );
\is_zero_r_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => m_axi_gmem_AWREADY,
      I1 => awvalid_r_reg,
      O => \is_zero_r_i_1__2_n_0\
    );
\is_zero_r_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => \is_zero_r_i_3__2_n_0\,
      I1 => \inst_w_to_aw_cntr[0]/count_r_reg\(6),
      I2 => \inst_w_to_aw_cntr[0]/count_r_reg\(7),
      I3 => is_zero_r_reg_0,
      I4 => \inst_w_to_aw_cntr[0]/count_r_reg\(0),
      I5 => \inst_w_to_aw_cntr[0]/count_r_reg\(5),
      O => \is_zero_r_i_2__3_n_0\
    );
\is_zero_r_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \inst_w_to_aw_cntr[0]/count_r_reg\(3),
      I1 => \inst_w_to_aw_cntr[0]/count_r_reg\(2),
      I2 => \inst_w_to_aw_cntr[0]/count_r_reg\(4),
      I3 => \inst_w_to_aw_cntr[0]/count_r_reg\(1),
      O => \is_zero_r_i_3__2_n_0\
    );
is_zero_r_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \is_zero_r_i_1__2_n_0\,
      D => \is_zero_r_i_2__3_n_0\,
      Q => idle_aw,
      S => areset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ring_oscillator is
  port (
    enable : in STD_LOGIC;
    ro_out : out STD_LOGIC
  );
  attribute LAST : integer;
  attribute LAST of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ring_oscillator : entity is 3;
  attribute RO_TYPE : integer;
  attribute RO_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ring_oscillator : entity is 2;
  attribute STAGES : integer;
  attribute STAGES of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ring_oscillator : entity is 2;
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ring_oscillator;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ring_oscillator is
  signal ro_wire : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute ALLOW_COMBINATORIAL_LOOPS : boolean;
  attribute ALLOW_COMBINATORIAL_LOOPS of ro_wire : signal is std.standard.true;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ro_wire : signal is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of ro_inv : label is "PRIMITIVE";
  attribute DONT_TOUCH of ro_inv : label is std.standard.true;
  attribute ALLOW_COMBINATORIAL_LOOPS_string : string;
  attribute ALLOW_COMBINATORIAL_LOOPS_string of ro_ld : label is "TRUE";
  attribute BOX_TYPE of ro_ld : label is "PRIMITIVE";
  attribute DONT_TOUCH of ro_ld : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ro_ld : label is "LD";
  attribute BOX_TYPE of \ro_stages[0].ro_buf\ : label is "PRIMITIVE";
  attribute DONT_TOUCH of \ro_stages[0].ro_buf\ : label is std.standard.true;
  attribute BOX_TYPE of \ro_stages[1].ro_buf\ : label is "PRIMITIVE";
  attribute DONT_TOUCH of \ro_stages[1].ro_buf\ : label is std.standard.true;
begin
  ro_out <= ro_wire(3);
ro_inv: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => ro_wire(0),
      I1 => enable,
      O => ro_wire(1)
    );
ro_ld: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => ro_wire(3),
      G => '1',
      GE => '1',
      Q => ro_wire(0)
    );
\ro_stages[0].ro_buf\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ro_wire(1),
      O => ro_wire(2)
    );
\ro_stages[1].ro_buf\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ro_wire(2),
      O => ro_wire(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0\ is
  port (
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    leaving_empty0 : out STD_LOGIC;
    \count_value_i_reg[6]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ : out STD_LOGIC;
    \count_value_i_reg[2]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_empty_i : in STD_LOGIC;
    ram_wr_en_pf : in STD_LOGIC;
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC;
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\ : in STD_LOGIC;
    clr_full : in STD_LOGIC;
    \count_value_i_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \count_value_i[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_2_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_2__1_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_4_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_9_n_0\ : STD_LOGIC;
  signal going_full1 : STD_LOGIC;
  signal \^leaving_empty0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \count_value_i[5]_i_1__1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \count_value_i[6]_i_1__1\ : label is "soft_lutpair35";
begin
  Q(9 downto 0) <= \^q\(9 downto 0);
  leaving_empty0 <= \^leaving_empty0\;
\count_value_i[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \count_value_i_reg[2]_0\(0),
      I1 => \count_value_i_reg[2]_0\(1),
      I2 => \^q\(0),
      O => \count_value_i[0]_i_1__1_n_0\
    );
\count_value_i[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2FD0"
    )
        port map (
      I0 => \count_value_i_reg[2]_0\(1),
      I1 => \count_value_i_reg[2]_0\(0),
      I2 => \^q\(0),
      I3 => \^q\(1),
      O => \count_value_i[1]_i_1__1_n_0\
    );
\count_value_i[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"75FF8A00"
    )
        port map (
      I0 => \^q\(0),
      I1 => \count_value_i_reg[2]_0\(0),
      I2 => \count_value_i_reg[2]_0\(1),
      I3 => \^q\(1),
      I4 => \^q\(2),
      O => \count_value_i[2]_i_1__1_n_0\
    );
\count_value_i[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__1_n_0\
    );
\count_value_i[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__1_n_0\
    );
\count_value_i[5]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[7]_i_2_n_0\,
      I2 => \^q\(4),
      I3 => \^q\(5),
      O => \count_value_i[5]_i_1__1_n_0\
    );
\count_value_i[6]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \count_value_i[7]_i_2_n_0\,
      I2 => \^q\(3),
      I3 => \^q\(5),
      I4 => \^q\(6),
      O => \count_value_i[6]_i_1__1_n_0\
    );
\count_value_i[7]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \count_value_i[7]_i_2_n_0\,
      I3 => \^q\(4),
      I4 => \^q\(6),
      I5 => \^q\(7),
      O => \count_value_i[7]_i_1__1_n_0\
    );
\count_value_i[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800080800000000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => ram_empty_i,
      I3 => \count_value_i_reg[2]_0\(0),
      I4 => \count_value_i_reg[2]_0\(1),
      I5 => \^q\(1),
      O => \count_value_i[7]_i_2_n_0\
    );
\count_value_i[8]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \count_value_i[9]_i_2__1_n_0\,
      I2 => \^q\(5),
      I3 => \^q\(7),
      I4 => \^q\(8),
      O => \count_value_i[8]_i_1__1_n_0\
    );
\count_value_i[9]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(5),
      I2 => \count_value_i[9]_i_2__1_n_0\,
      I3 => \^q\(6),
      I4 => \^q\(8),
      I5 => \^q\(9),
      O => \count_value_i[9]_i_1__1_n_0\
    );
\count_value_i[9]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \count_value_i_reg[0]_0\,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[9]_i_2__1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[0]_i_1__1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[1]_i_1__1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[2]_i_1__1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[3]_i_1__1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[4]_i_1__1_n_0\,
      Q => \^q\(4),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[5]_i_1__1_n_0\,
      Q => \^q\(5),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[6]_i_1__1_n_0\,
      Q => \^q\(6),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[7]_i_1__1_n_0\,
      Q => \^q\(7),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[8]_i_1__1_n_0\,
      Q => \^q\(8),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[9]_i_1__1_n_0\,
      Q => \^q\(9),
      R => \count_value_i_reg[0]_1\(0)
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000003B2A2A2A"
    )
        port map (
      I0 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\,
      I1 => \count_value_i_reg[0]_0\,
      I2 => \^leaving_empty0\,
      I3 => going_full1,
      I4 => ram_wr_en_pf,
      I5 => clr_full,
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82000000"
    )
        port map (
      I0 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_4_n_0\,
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\(9),
      I2 => \^q\(9),
      I3 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5_n_0\,
      I4 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0\,
      O => \^leaving_empty0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82000000"
    )
        port map (
      I0 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_n_0\,
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(9),
      I2 => \^q\(9),
      I3 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8_n_0\,
      I4 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_9_n_0\,
      O => going_full1
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\(0),
      I2 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_4_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\(6),
      I2 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\(8),
      I3 => \^q\(8),
      I4 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\(7),
      I5 => \^q\(7),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\(3),
      I2 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\(5),
      I3 => \^q\(5),
      I4 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\(4),
      I5 => \^q\(4),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(0),
      I2 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(6),
      I2 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(8),
      I3 => \^q\(8),
      I4 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(7),
      I5 => \^q\(7),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(3),
      I2 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(5),
      I3 => \^q\(5),
      I4 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(4),
      I5 => \^q\(4),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_9_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[10]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(8),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(8),
      I2 => \^q\(9),
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(9),
      O => S(1)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[10]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(7),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(7),
      I2 => \^q\(8),
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(8),
      O => S(0)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(5),
      I2 => \^q\(6),
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(6),
      O => \count_value_i_reg[6]_0\(4)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(4),
      I2 => \^q\(5),
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(5),
      O => \count_value_i_reg[6]_0\(3)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(3),
      I2 => \^q\(4),
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(4),
      O => \count_value_i_reg[6]_0\(2)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(2),
      I2 => \^q\(3),
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(3),
      O => \count_value_i_reg[6]_0\(1)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(1),
      I2 => \^q\(2),
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(2),
      O => \count_value_i_reg[6]_0\(0)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF5D555555040000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \count_value_i_reg[2]_0\(1),
      I2 => \count_value_i_reg[2]_0\(0),
      I3 => ram_empty_i,
      I4 => ram_wr_en_pf,
      I5 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(0),
      O => DI(0)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(6),
      I2 => \^q\(7),
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(7),
      O => \count_value_i_reg[6]_0\(5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_11\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    leaving_empty0 : out STD_LOGIC;
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ : out STD_LOGIC;
    \count_value_i_reg[0]_0\ : in STD_LOGIC;
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_2\ : in STD_LOGIC;
    ram_wr_en_pf : in STD_LOGIC;
    clr_full : in STD_LOGIC;
    \count_value_i_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_11\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_11\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_11\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \count_value_i[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2__1_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_2__1_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_10_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_9_n_0\ : STD_LOGIC;
  signal going_full1 : STD_LOGIC;
  signal \^leaving_empty0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1__1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \count_value_i[7]_i_1__1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \count_value_i[8]_i_1__1\ : label is "soft_lutpair9";
begin
  Q(9 downto 0) <= \^q\(9 downto 0);
  leaving_empty0 <= \^leaving_empty0\;
\count_value_i[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => \count_value_i_reg[1]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__1_n_0\
    );
\count_value_i[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[1]_0\(1),
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__1_n_0\
    );
\count_value_i[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__1_n_0\
    );
\count_value_i[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__1_n_0\
    );
\count_value_i[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__1_n_0\
    );
\count_value_i[5]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2__1_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1__1_n_0\
    );
\count_value_i[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2__1_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1__1_n_0\
    );
\count_value_i[6]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAA200000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \count_value_i_reg[1]_0\(1),
      I2 => \count_value_i_reg[1]_0\(0),
      I3 => rd_en,
      I4 => ram_empty_i,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2__1_n_0\
    );
\count_value_i[7]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i[9]_i_2__1_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(7),
      O => \count_value_i[7]_i_1__1_n_0\
    );
\count_value_i[8]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \count_value_i[9]_i_2__1_n_0\,
      I2 => \^q\(5),
      I3 => \^q\(7),
      I4 => \^q\(8),
      O => \count_value_i[8]_i_1__1_n_0\
    );
\count_value_i[9]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(5),
      I2 => \count_value_i[9]_i_2__1_n_0\,
      I3 => \^q\(6),
      I4 => \^q\(8),
      I5 => \^q\(9),
      O => \count_value_i[9]_i_1__1_n_0\
    );
\count_value_i[9]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \count_value_i_reg[0]_0\,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[9]_i_2__1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[0]_i_1__1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[1]_i_1__1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[2]_i_1__1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[3]_i_1__1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[4]_i_1__1_n_0\,
      Q => \^q\(4),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[5]_i_1__1_n_0\,
      Q => \^q\(5),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[6]_i_1__1_n_0\,
      Q => \^q\(6),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[7]_i_1__1_n_0\,
      Q => \^q\(7),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[8]_i_1__1_n_0\,
      Q => \^q\(8),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[9]_i_1__1_n_0\,
      Q => \^q\(9),
      R => \count_value_i_reg[0]_1\(0)
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000003B2A2A2A"
    )
        port map (
      I0 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_2\,
      I1 => \count_value_i_reg[0]_0\,
      I2 => \^leaving_empty0\,
      I3 => going_full1,
      I4 => ram_wr_en_pf,
      I5 => clr_full,
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(3),
      I2 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(5),
      I3 => \^q\(5),
      I4 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(4),
      I5 => \^q\(4),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_10_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82000000"
    )
        port map (
      I0 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5_n_0\,
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\(9),
      I2 => \^q\(9),
      I3 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0\,
      I4 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_n_0\,
      O => \^leaving_empty0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82000000"
    )
        port map (
      I0 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8_n_0\,
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(9),
      I2 => \^q\(9),
      I3 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_9_n_0\,
      I4 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_10_n_0\,
      O => going_full1
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\(0),
      I2 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\(6),
      I2 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\(8),
      I3 => \^q\(8),
      I4 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\(7),
      I5 => \^q\(7),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\(3),
      I2 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\(5),
      I3 => \^q\(5),
      I4 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\(4),
      I5 => \^q\(4),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(0),
      I2 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(6),
      I2 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(8),
      I3 => \^q\(8),
      I4 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(7),
      I5 => \^q\(7),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_9_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_14\ is
  port (
    ram_empty_i0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \gen_pntr_flags_cc.ram_empty_i_reg\ : in STD_LOGIC;
    leaving_empty0 : in STD_LOGIC;
    ram_wr_en_pf : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \count_value_i_reg[5]_0\ : in STD_LOGIC;
    \count_value_i_reg[9]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_d1 : in STD_LOGIC;
    \gen_pntr_flags_cc.ram_empty_i_reg_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_14\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_14\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_14\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \count_value_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_2__0_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_4_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_5_n_0\ : STD_LOGIC;
  signal going_empty1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \count_value_i[7]_i_1__0\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \count_value_i[8]_i_1__0\ : label is "soft_lutpair14";
begin
  Q(9 downto 0) <= \^q\(9 downto 0);
\count_value_i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1_n_0\
    );
\count_value_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1_n_0\
    );
\count_value_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1_n_0\
    );
\count_value_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1_n_0\
    );
\count_value_i[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1_n_0\
    );
\count_value_i[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2__0_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1__0_n_0\
    );
\count_value_i[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2__0_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1__0_n_0\
    );
\count_value_i[6]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => wr_en,
      I2 => \count_value_i_reg[5]_0\,
      I3 => \count_value_i_reg[9]_0\(0),
      I4 => rst_d1,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2__0_n_0\
    );
\count_value_i[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i[9]_i_2__0_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(7),
      O => \count_value_i[7]_i_1__0_n_0\
    );
\count_value_i[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \count_value_i[9]_i_2__0_n_0\,
      I2 => \^q\(5),
      I3 => \^q\(7),
      I4 => \^q\(8),
      O => \count_value_i[8]_i_1__0_n_0\
    );
\count_value_i[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(5),
      I2 => \count_value_i[9]_i_2__0_n_0\,
      I3 => \^q\(6),
      I4 => \^q\(8),
      I5 => \^q\(9),
      O => \count_value_i[9]_i_1__0_n_0\
    );
\count_value_i[9]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => ram_wr_en_pf,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[9]_i_2__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[0]_i_1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[9]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[1]_i_1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[9]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[2]_i_1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[9]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[3]_i_1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[9]_0\(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[4]_i_1_n_0\,
      Q => \^q\(4),
      R => \count_value_i_reg[9]_0\(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[5]_i_1__0_n_0\,
      Q => \^q\(5),
      R => \count_value_i_reg[9]_0\(0)
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[6]_i_1__0_n_0\,
      Q => \^q\(6),
      R => \count_value_i_reg[9]_0\(0)
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[7]_i_1__0_n_0\,
      Q => \^q\(7),
      R => \count_value_i_reg[9]_0\(0)
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[8]_i_1__0_n_0\,
      Q => \^q\(8),
      R => \count_value_i_reg[9]_0\(0)
    );
\count_value_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[9]_i_1__0_n_0\,
      Q => \^q\(9),
      R => \count_value_i_reg[9]_0\(0)
    );
\gen_pntr_flags_cc.ram_empty_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0088"
    )
        port map (
      I0 => \gen_pntr_flags_cc.ram_empty_i_reg\,
      I1 => going_empty1,
      I2 => leaving_empty0,
      I3 => ram_wr_en_pf,
      I4 => ram_empty_i,
      O => ram_empty_i0
    );
\gen_pntr_flags_cc.ram_empty_i_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82000000"
    )
        port map (
      I0 => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\,
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(9),
      I2 => \^q\(9),
      I3 => \gen_pntr_flags_cc.ram_empty_i_i_4_n_0\,
      I4 => \gen_pntr_flags_cc.ram_empty_i_i_5_n_0\,
      O => going_empty1
    );
\gen_pntr_flags_cc.ram_empty_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(0),
      I2 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\
    );
\gen_pntr_flags_cc.ram_empty_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(6),
      I2 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(8),
      I3 => \^q\(8),
      I4 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(7),
      I5 => \^q\(7),
      O => \gen_pntr_flags_cc.ram_empty_i_i_4_n_0\
    );
\gen_pntr_flags_cc.ram_empty_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(3),
      I2 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(5),
      I3 => \^q\(5),
      I4 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(4),
      I5 => \^q\(4),
      O => \gen_pntr_flags_cc.ram_empty_i_i_5_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_3\ is
  port (
    ram_empty_i0 : out STD_LOGIC;
    \count_value_i_reg[9]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    leaving_empty0 : in STD_LOGIC;
    ram_wr_en_pf : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \count_value_i_reg[5]_0\ : in STD_LOGIC;
    \count_value_i_reg[9]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_d1 : in STD_LOGIC;
    \gen_pntr_flags_cc.ram_empty_i_reg\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_3\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_3\ is
  signal \count_value_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_2__0_n_0\ : STD_LOGIC;
  signal \^count_value_i_reg[9]_0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_4_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_5_n_0\ : STD_LOGIC;
  signal going_empty1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \count_value_i[7]_i_1__0\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \count_value_i[8]_i_1__0\ : label is "soft_lutpair41";
begin
  \count_value_i_reg[9]_0\(9 downto 0) <= \^count_value_i_reg[9]_0\(9 downto 0);
\count_value_i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count_value_i_reg[9]_0\(0),
      O => \count_value_i[0]_i_1_n_0\
    );
\count_value_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^count_value_i_reg[9]_0\(0),
      I1 => \^count_value_i_reg[9]_0\(1),
      O => \count_value_i[1]_i_1_n_0\
    );
\count_value_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^count_value_i_reg[9]_0\(0),
      I1 => \^count_value_i_reg[9]_0\(1),
      I2 => \^count_value_i_reg[9]_0\(2),
      O => \count_value_i[2]_i_1_n_0\
    );
\count_value_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^count_value_i_reg[9]_0\(1),
      I1 => \^count_value_i_reg[9]_0\(0),
      I2 => \^count_value_i_reg[9]_0\(2),
      I3 => \^count_value_i_reg[9]_0\(3),
      O => \count_value_i[3]_i_1_n_0\
    );
\count_value_i[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^count_value_i_reg[9]_0\(2),
      I1 => \^count_value_i_reg[9]_0\(0),
      I2 => \^count_value_i_reg[9]_0\(1),
      I3 => \^count_value_i_reg[9]_0\(3),
      I4 => \^count_value_i_reg[9]_0\(4),
      O => \count_value_i[4]_i_1_n_0\
    );
\count_value_i[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^count_value_i_reg[9]_0\(3),
      I1 => \count_value_i[6]_i_2__0_n_0\,
      I2 => \^count_value_i_reg[9]_0\(2),
      I3 => \^count_value_i_reg[9]_0\(4),
      I4 => \^count_value_i_reg[9]_0\(5),
      O => \count_value_i[5]_i_1__0_n_0\
    );
\count_value_i[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^count_value_i_reg[9]_0\(4),
      I1 => \^count_value_i_reg[9]_0\(2),
      I2 => \count_value_i[6]_i_2__0_n_0\,
      I3 => \^count_value_i_reg[9]_0\(3),
      I4 => \^count_value_i_reg[9]_0\(5),
      I5 => \^count_value_i_reg[9]_0\(6),
      O => \count_value_i[6]_i_1__0_n_0\
    );
\count_value_i[6]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \^count_value_i_reg[9]_0\(1),
      I1 => wr_en,
      I2 => \count_value_i_reg[5]_0\,
      I3 => \count_value_i_reg[9]_1\(0),
      I4 => rst_d1,
      I5 => \^count_value_i_reg[9]_0\(0),
      O => \count_value_i[6]_i_2__0_n_0\
    );
\count_value_i[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^count_value_i_reg[9]_0\(5),
      I1 => \count_value_i[9]_i_2__0_n_0\,
      I2 => \^count_value_i_reg[9]_0\(6),
      I3 => \^count_value_i_reg[9]_0\(7),
      O => \count_value_i[7]_i_1__0_n_0\
    );
\count_value_i[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^count_value_i_reg[9]_0\(6),
      I1 => \count_value_i[9]_i_2__0_n_0\,
      I2 => \^count_value_i_reg[9]_0\(5),
      I3 => \^count_value_i_reg[9]_0\(7),
      I4 => \^count_value_i_reg[9]_0\(8),
      O => \count_value_i[8]_i_1__0_n_0\
    );
\count_value_i[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^count_value_i_reg[9]_0\(7),
      I1 => \^count_value_i_reg[9]_0\(5),
      I2 => \count_value_i[9]_i_2__0_n_0\,
      I3 => \^count_value_i_reg[9]_0\(6),
      I4 => \^count_value_i_reg[9]_0\(8),
      I5 => \^count_value_i_reg[9]_0\(9),
      O => \count_value_i[9]_i_1__0_n_0\
    );
\count_value_i[9]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^count_value_i_reg[9]_0\(4),
      I1 => \^count_value_i_reg[9]_0\(2),
      I2 => \^count_value_i_reg[9]_0\(0),
      I3 => ram_wr_en_pf,
      I4 => \^count_value_i_reg[9]_0\(1),
      I5 => \^count_value_i_reg[9]_0\(3),
      O => \count_value_i[9]_i_2__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[0]_i_1_n_0\,
      Q => \^count_value_i_reg[9]_0\(0),
      R => \count_value_i_reg[9]_1\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[1]_i_1_n_0\,
      Q => \^count_value_i_reg[9]_0\(1),
      R => \count_value_i_reg[9]_1\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[2]_i_1_n_0\,
      Q => \^count_value_i_reg[9]_0\(2),
      R => \count_value_i_reg[9]_1\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[3]_i_1_n_0\,
      Q => \^count_value_i_reg[9]_0\(3),
      R => \count_value_i_reg[9]_1\(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[4]_i_1_n_0\,
      Q => \^count_value_i_reg[9]_0\(4),
      R => \count_value_i_reg[9]_1\(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[5]_i_1__0_n_0\,
      Q => \^count_value_i_reg[9]_0\(5),
      R => \count_value_i_reg[9]_1\(0)
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[6]_i_1__0_n_0\,
      Q => \^count_value_i_reg[9]_0\(6),
      R => \count_value_i_reg[9]_1\(0)
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[7]_i_1__0_n_0\,
      Q => \^count_value_i_reg[9]_0\(7),
      R => \count_value_i_reg[9]_1\(0)
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[8]_i_1__0_n_0\,
      Q => \^count_value_i_reg[9]_0\(8),
      R => \count_value_i_reg[9]_1\(0)
    );
\count_value_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[9]_i_1__0_n_0\,
      Q => \^count_value_i_reg[9]_0\(9),
      R => \count_value_i_reg[9]_1\(0)
    );
\gen_pntr_flags_cc.ram_empty_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF0000B0B0"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => going_empty1,
      I3 => leaving_empty0,
      I4 => ram_wr_en_pf,
      I5 => ram_empty_i,
      O => ram_empty_i0
    );
\gen_pntr_flags_cc.ram_empty_i_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82000000"
    )
        port map (
      I0 => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\,
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg\(9),
      I2 => \^count_value_i_reg[9]_0\(9),
      I3 => \gen_pntr_flags_cc.ram_empty_i_i_4_n_0\,
      I4 => \gen_pntr_flags_cc.ram_empty_i_i_5_n_0\,
      O => going_empty1
    );
\gen_pntr_flags_cc.ram_empty_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^count_value_i_reg[9]_0\(0),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg\(0),
      I2 => \gen_pntr_flags_cc.ram_empty_i_reg\(2),
      I3 => \^count_value_i_reg[9]_0\(2),
      I4 => \gen_pntr_flags_cc.ram_empty_i_reg\(1),
      I5 => \^count_value_i_reg[9]_0\(1),
      O => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\
    );
\gen_pntr_flags_cc.ram_empty_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^count_value_i_reg[9]_0\(6),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg\(6),
      I2 => \gen_pntr_flags_cc.ram_empty_i_reg\(8),
      I3 => \^count_value_i_reg[9]_0\(8),
      I4 => \gen_pntr_flags_cc.ram_empty_i_reg\(7),
      I5 => \^count_value_i_reg[9]_0\(7),
      O => \gen_pntr_flags_cc.ram_empty_i_i_4_n_0\
    );
\gen_pntr_flags_cc.ram_empty_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^count_value_i_reg[9]_0\(3),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg\(3),
      I2 => \gen_pntr_flags_cc.ram_empty_i_reg\(5),
      I3 => \^count_value_i_reg[9]_0\(5),
      I4 => \gen_pntr_flags_cc.ram_empty_i_reg\(4),
      I5 => \^count_value_i_reg[9]_0\(4),
      O => \gen_pntr_flags_cc.ram_empty_i_i_5_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_5\ is
  port (
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    leaving_empty0 : out STD_LOGIC;
    \count_value_i_reg[6]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ : out STD_LOGIC;
    \count_value_i_reg[2]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_empty_i : in STD_LOGIC;
    ram_wr_en_pf : in STD_LOGIC;
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC;
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\ : in STD_LOGIC;
    clr_full : in STD_LOGIC;
    \count_value_i_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_5\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_5\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \count_value_i[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_2_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_2__1_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_4_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_9_n_0\ : STD_LOGIC;
  signal going_full1 : STD_LOGIC;
  signal \^leaving_empty0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \count_value_i[5]_i_1__1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \count_value_i[6]_i_1__1\ : label is "soft_lutpair22";
begin
  Q(9 downto 0) <= \^q\(9 downto 0);
  leaving_empty0 <= \^leaving_empty0\;
\count_value_i[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \count_value_i_reg[2]_0\(0),
      I1 => \count_value_i_reg[2]_0\(1),
      I2 => \^q\(0),
      O => \count_value_i[0]_i_1__1_n_0\
    );
\count_value_i[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2FD0"
    )
        port map (
      I0 => \count_value_i_reg[2]_0\(1),
      I1 => \count_value_i_reg[2]_0\(0),
      I2 => \^q\(0),
      I3 => \^q\(1),
      O => \count_value_i[1]_i_1__1_n_0\
    );
\count_value_i[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"75FF8A00"
    )
        port map (
      I0 => \^q\(0),
      I1 => \count_value_i_reg[2]_0\(0),
      I2 => \count_value_i_reg[2]_0\(1),
      I3 => \^q\(1),
      I4 => \^q\(2),
      O => \count_value_i[2]_i_1__1_n_0\
    );
\count_value_i[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__1_n_0\
    );
\count_value_i[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__1_n_0\
    );
\count_value_i[5]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[7]_i_2_n_0\,
      I2 => \^q\(4),
      I3 => \^q\(5),
      O => \count_value_i[5]_i_1__1_n_0\
    );
\count_value_i[6]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \count_value_i[7]_i_2_n_0\,
      I2 => \^q\(3),
      I3 => \^q\(5),
      I4 => \^q\(6),
      O => \count_value_i[6]_i_1__1_n_0\
    );
\count_value_i[7]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \count_value_i[7]_i_2_n_0\,
      I3 => \^q\(4),
      I4 => \^q\(6),
      I5 => \^q\(7),
      O => \count_value_i[7]_i_1__1_n_0\
    );
\count_value_i[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800080800000000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => ram_empty_i,
      I3 => \count_value_i_reg[2]_0\(0),
      I4 => \count_value_i_reg[2]_0\(1),
      I5 => \^q\(1),
      O => \count_value_i[7]_i_2_n_0\
    );
\count_value_i[8]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \count_value_i[9]_i_2__1_n_0\,
      I2 => \^q\(5),
      I3 => \^q\(7),
      I4 => \^q\(8),
      O => \count_value_i[8]_i_1__1_n_0\
    );
\count_value_i[9]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(5),
      I2 => \count_value_i[9]_i_2__1_n_0\,
      I3 => \^q\(6),
      I4 => \^q\(8),
      I5 => \^q\(9),
      O => \count_value_i[9]_i_1__1_n_0\
    );
\count_value_i[9]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \count_value_i_reg[0]_0\,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[9]_i_2__1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[0]_i_1__1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[1]_i_1__1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[2]_i_1__1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[3]_i_1__1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[4]_i_1__1_n_0\,
      Q => \^q\(4),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[5]_i_1__1_n_0\,
      Q => \^q\(5),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[6]_i_1__1_n_0\,
      Q => \^q\(6),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[7]_i_1__1_n_0\,
      Q => \^q\(7),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[8]_i_1__1_n_0\,
      Q => \^q\(8),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[9]_i_1__1_n_0\,
      Q => \^q\(9),
      R => \count_value_i_reg[0]_1\(0)
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000003B2A2A2A"
    )
        port map (
      I0 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\,
      I1 => \count_value_i_reg[0]_0\,
      I2 => \^leaving_empty0\,
      I3 => going_full1,
      I4 => ram_wr_en_pf,
      I5 => clr_full,
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82000000"
    )
        port map (
      I0 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_4_n_0\,
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\(9),
      I2 => \^q\(9),
      I3 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5_n_0\,
      I4 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0\,
      O => \^leaving_empty0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82000000"
    )
        port map (
      I0 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_n_0\,
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(9),
      I2 => \^q\(9),
      I3 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8_n_0\,
      I4 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_9_n_0\,
      O => going_full1
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\(0),
      I2 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_4_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\(6),
      I2 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\(8),
      I3 => \^q\(8),
      I4 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\(7),
      I5 => \^q\(7),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\(3),
      I2 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\(5),
      I3 => \^q\(5),
      I4 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\(4),
      I5 => \^q\(4),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(0),
      I2 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(6),
      I2 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(8),
      I3 => \^q\(8),
      I4 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(7),
      I5 => \^q\(7),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(3),
      I2 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(5),
      I3 => \^q\(5),
      I4 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(4),
      I5 => \^q\(4),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_9_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[10]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(8),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(8),
      I2 => \^q\(9),
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(9),
      O => S(1)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[10]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(7),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(7),
      I2 => \^q\(8),
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(8),
      O => S(0)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(5),
      I2 => \^q\(6),
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(6),
      O => \count_value_i_reg[6]_0\(4)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(4),
      I2 => \^q\(5),
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(5),
      O => \count_value_i_reg[6]_0\(3)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(3),
      I2 => \^q\(4),
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(4),
      O => \count_value_i_reg[6]_0\(2)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(2),
      I2 => \^q\(3),
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(3),
      O => \count_value_i_reg[6]_0\(1)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(1),
      I2 => \^q\(2),
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(2),
      O => \count_value_i_reg[6]_0\(0)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF5D555555040000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \count_value_i_reg[2]_0\(1),
      I2 => \count_value_i_reg[2]_0\(0),
      I3 => ram_empty_i,
      I4 => ram_wr_en_pf,
      I5 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(0),
      O => DI(0)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(6),
      I2 => \^q\(7),
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(7),
      O => \count_value_i_reg[6]_0\(5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_8\ is
  port (
    ram_empty_i0 : out STD_LOGIC;
    \count_value_i_reg[9]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    leaving_empty0 : in STD_LOGIC;
    ram_wr_en_pf : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \count_value_i_reg[5]_0\ : in STD_LOGIC;
    \count_value_i_reg[9]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_d1 : in STD_LOGIC;
    \gen_pntr_flags_cc.ram_empty_i_reg\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_8\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_8\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_8\ is
  signal \count_value_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_2__0_n_0\ : STD_LOGIC;
  signal \^count_value_i_reg[9]_0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_4_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_5_n_0\ : STD_LOGIC;
  signal going_empty1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \count_value_i[7]_i_1__0\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \count_value_i[8]_i_1__0\ : label is "soft_lutpair28";
begin
  \count_value_i_reg[9]_0\(9 downto 0) <= \^count_value_i_reg[9]_0\(9 downto 0);
\count_value_i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count_value_i_reg[9]_0\(0),
      O => \count_value_i[0]_i_1_n_0\
    );
\count_value_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^count_value_i_reg[9]_0\(0),
      I1 => \^count_value_i_reg[9]_0\(1),
      O => \count_value_i[1]_i_1_n_0\
    );
\count_value_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^count_value_i_reg[9]_0\(0),
      I1 => \^count_value_i_reg[9]_0\(1),
      I2 => \^count_value_i_reg[9]_0\(2),
      O => \count_value_i[2]_i_1_n_0\
    );
\count_value_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^count_value_i_reg[9]_0\(1),
      I1 => \^count_value_i_reg[9]_0\(0),
      I2 => \^count_value_i_reg[9]_0\(2),
      I3 => \^count_value_i_reg[9]_0\(3),
      O => \count_value_i[3]_i_1_n_0\
    );
\count_value_i[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^count_value_i_reg[9]_0\(2),
      I1 => \^count_value_i_reg[9]_0\(0),
      I2 => \^count_value_i_reg[9]_0\(1),
      I3 => \^count_value_i_reg[9]_0\(3),
      I4 => \^count_value_i_reg[9]_0\(4),
      O => \count_value_i[4]_i_1_n_0\
    );
\count_value_i[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^count_value_i_reg[9]_0\(3),
      I1 => \count_value_i[6]_i_2__0_n_0\,
      I2 => \^count_value_i_reg[9]_0\(2),
      I3 => \^count_value_i_reg[9]_0\(4),
      I4 => \^count_value_i_reg[9]_0\(5),
      O => \count_value_i[5]_i_1__0_n_0\
    );
\count_value_i[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^count_value_i_reg[9]_0\(4),
      I1 => \^count_value_i_reg[9]_0\(2),
      I2 => \count_value_i[6]_i_2__0_n_0\,
      I3 => \^count_value_i_reg[9]_0\(3),
      I4 => \^count_value_i_reg[9]_0\(5),
      I5 => \^count_value_i_reg[9]_0\(6),
      O => \count_value_i[6]_i_1__0_n_0\
    );
\count_value_i[6]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \^count_value_i_reg[9]_0\(1),
      I1 => wr_en,
      I2 => \count_value_i_reg[5]_0\,
      I3 => \count_value_i_reg[9]_1\(0),
      I4 => rst_d1,
      I5 => \^count_value_i_reg[9]_0\(0),
      O => \count_value_i[6]_i_2__0_n_0\
    );
\count_value_i[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^count_value_i_reg[9]_0\(5),
      I1 => \count_value_i[9]_i_2__0_n_0\,
      I2 => \^count_value_i_reg[9]_0\(6),
      I3 => \^count_value_i_reg[9]_0\(7),
      O => \count_value_i[7]_i_1__0_n_0\
    );
\count_value_i[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^count_value_i_reg[9]_0\(6),
      I1 => \count_value_i[9]_i_2__0_n_0\,
      I2 => \^count_value_i_reg[9]_0\(5),
      I3 => \^count_value_i_reg[9]_0\(7),
      I4 => \^count_value_i_reg[9]_0\(8),
      O => \count_value_i[8]_i_1__0_n_0\
    );
\count_value_i[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^count_value_i_reg[9]_0\(7),
      I1 => \^count_value_i_reg[9]_0\(5),
      I2 => \count_value_i[9]_i_2__0_n_0\,
      I3 => \^count_value_i_reg[9]_0\(6),
      I4 => \^count_value_i_reg[9]_0\(8),
      I5 => \^count_value_i_reg[9]_0\(9),
      O => \count_value_i[9]_i_1__0_n_0\
    );
\count_value_i[9]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^count_value_i_reg[9]_0\(4),
      I1 => \^count_value_i_reg[9]_0\(2),
      I2 => \^count_value_i_reg[9]_0\(0),
      I3 => ram_wr_en_pf,
      I4 => \^count_value_i_reg[9]_0\(1),
      I5 => \^count_value_i_reg[9]_0\(3),
      O => \count_value_i[9]_i_2__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[0]_i_1_n_0\,
      Q => \^count_value_i_reg[9]_0\(0),
      R => \count_value_i_reg[9]_1\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[1]_i_1_n_0\,
      Q => \^count_value_i_reg[9]_0\(1),
      R => \count_value_i_reg[9]_1\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[2]_i_1_n_0\,
      Q => \^count_value_i_reg[9]_0\(2),
      R => \count_value_i_reg[9]_1\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[3]_i_1_n_0\,
      Q => \^count_value_i_reg[9]_0\(3),
      R => \count_value_i_reg[9]_1\(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[4]_i_1_n_0\,
      Q => \^count_value_i_reg[9]_0\(4),
      R => \count_value_i_reg[9]_1\(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[5]_i_1__0_n_0\,
      Q => \^count_value_i_reg[9]_0\(5),
      R => \count_value_i_reg[9]_1\(0)
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[6]_i_1__0_n_0\,
      Q => \^count_value_i_reg[9]_0\(6),
      R => \count_value_i_reg[9]_1\(0)
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[7]_i_1__0_n_0\,
      Q => \^count_value_i_reg[9]_0\(7),
      R => \count_value_i_reg[9]_1\(0)
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[8]_i_1__0_n_0\,
      Q => \^count_value_i_reg[9]_0\(8),
      R => \count_value_i_reg[9]_1\(0)
    );
\count_value_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[9]_i_1__0_n_0\,
      Q => \^count_value_i_reg[9]_0\(9),
      R => \count_value_i_reg[9]_1\(0)
    );
\gen_pntr_flags_cc.ram_empty_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF0000B0B0"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => going_empty1,
      I3 => leaving_empty0,
      I4 => ram_wr_en_pf,
      I5 => ram_empty_i,
      O => ram_empty_i0
    );
\gen_pntr_flags_cc.ram_empty_i_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82000000"
    )
        port map (
      I0 => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\,
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg\(9),
      I2 => \^count_value_i_reg[9]_0\(9),
      I3 => \gen_pntr_flags_cc.ram_empty_i_i_4_n_0\,
      I4 => \gen_pntr_flags_cc.ram_empty_i_i_5_n_0\,
      O => going_empty1
    );
\gen_pntr_flags_cc.ram_empty_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^count_value_i_reg[9]_0\(0),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg\(0),
      I2 => \gen_pntr_flags_cc.ram_empty_i_reg\(2),
      I3 => \^count_value_i_reg[9]_0\(2),
      I4 => \gen_pntr_flags_cc.ram_empty_i_reg\(1),
      I5 => \^count_value_i_reg[9]_0\(1),
      O => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\
    );
\gen_pntr_flags_cc.ram_empty_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^count_value_i_reg[9]_0\(6),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg\(6),
      I2 => \gen_pntr_flags_cc.ram_empty_i_reg\(8),
      I3 => \^count_value_i_reg[9]_0\(8),
      I4 => \gen_pntr_flags_cc.ram_empty_i_reg\(7),
      I5 => \^count_value_i_reg[9]_0\(7),
      O => \gen_pntr_flags_cc.ram_empty_i_i_4_n_0\
    );
\gen_pntr_flags_cc.ram_empty_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^count_value_i_reg[9]_0\(3),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg\(3),
      I2 => \gen_pntr_flags_cc.ram_empty_i_reg\(5),
      I3 => \^count_value_i_reg[9]_0\(5),
      I4 => \gen_pntr_flags_cc.ram_empty_i_reg\(4),
      I5 => \^count_value_i_reg[9]_0\(4),
      O => \gen_pntr_flags_cc.ram_empty_i_i_5_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ : out STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \count_value_i_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1\ is
  signal \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \count_value_i[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_2__2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__2\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__2\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__2\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__2\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \count_value_i[5]_i_1__2\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \count_value_i[6]_i_1__2\ : label is "soft_lutpair38";
begin
  \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ <= \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\;
  Q(9 downto 0) <= \^q\(9 downto 0);
\count_value_i[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(0),
      I1 => \count_value_i_reg[0]_0\(1),
      I2 => \^q\(0),
      O => \count_value_i[0]_i_1__2_n_0\
    );
\count_value_i[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2FD0"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => \^q\(0),
      I3 => \^q\(1),
      O => \count_value_i[1]_i_1__2_n_0\
    );
\count_value_i[2]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"75FF8A00"
    )
        port map (
      I0 => \^q\(0),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => \count_value_i_reg[0]_0\(1),
      I3 => \^q\(1),
      I4 => \^q\(2),
      O => \count_value_i[2]_i_1__2_n_0\
    );
\count_value_i[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__2_n_0\
    );
\count_value_i[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__2_n_0\
    );
\count_value_i[5]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[7]_i_2__0_n_0\,
      I2 => \^q\(4),
      I3 => \^q\(5),
      O => \count_value_i[5]_i_1__2_n_0\
    );
\count_value_i[6]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \count_value_i[7]_i_2__0_n_0\,
      I2 => \^q\(3),
      I3 => \^q\(5),
      I4 => \^q\(6),
      O => \count_value_i[6]_i_1__2_n_0\
    );
\count_value_i[7]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \count_value_i[7]_i_2__0_n_0\,
      I3 => \^q\(4),
      I4 => \^q\(6),
      I5 => \^q\(7),
      O => \count_value_i[7]_i_1__2_n_0\
    );
\count_value_i[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800080800000000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => ram_empty_i,
      I3 => \count_value_i_reg[0]_0\(0),
      I4 => \count_value_i_reg[0]_0\(1),
      I5 => \^q\(1),
      O => \count_value_i[7]_i_2__0_n_0\
    );
\count_value_i[8]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \count_value_i[9]_i_2__2_n_0\,
      I2 => \^q\(5),
      I3 => \^q\(7),
      I4 => \^q\(8),
      O => \count_value_i[8]_i_1__2_n_0\
    );
\count_value_i[9]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(5),
      I2 => \count_value_i[9]_i_2__2_n_0\,
      I3 => \^q\(6),
      I4 => \^q\(8),
      I5 => \^q\(9),
      O => \count_value_i[9]_i_1__2_n_0\
    );
\count_value_i[9]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[9]_i_2__2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[0]_i_1__2_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[1]_i_1__2_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[2]_i_1__2_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[3]_i_1__2_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[4]_i_1__2_n_0\,
      Q => \^q\(4),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[5]_i_1__2_n_0\,
      Q => \^q\(5),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[6]_i_1__2_n_0\,
      Q => \^q\(6),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[7]_i_1__2_n_0\,
      Q => \^q\(7),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[8]_i_1__2_n_0\,
      Q => \^q\(8),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[9]_i_1__2_n_0\,
      Q => \^q\(9),
      R => \count_value_i_reg[0]_1\(0)
    );
\gen_sdpram.xpm_memory_base_inst_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => ram_empty_i,
      O => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_12\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ : out STD_LOGIC;
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \count_value_i_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_12\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_12\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_12\ is
  signal \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \count_value_i[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2__2_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_2__2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__2\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__2\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \count_value_i[7]_i_1__2\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \count_value_i[8]_i_1__2\ : label is "soft_lutpair12";
begin
  \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ <= \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\;
  Q(9 downto 0) <= \^q\(9 downto 0);
\count_value_i[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => \count_value_i_reg[0]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__2_n_0\
    );
\count_value_i[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__2_n_0\
    );
\count_value_i[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__2_n_0\
    );
\count_value_i[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__2_n_0\
    );
\count_value_i[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__2_n_0\
    );
\count_value_i[5]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2__2_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1__2_n_0\
    );
\count_value_i[6]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2__2_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1__2_n_0\
    );
\count_value_i[6]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAA200000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \count_value_i_reg[0]_0\(1),
      I2 => \count_value_i_reg[0]_0\(0),
      I3 => rd_en,
      I4 => ram_empty_i,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2__2_n_0\
    );
\count_value_i[7]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i[9]_i_2__2_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(7),
      O => \count_value_i[7]_i_1__2_n_0\
    );
\count_value_i[8]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \count_value_i[9]_i_2__2_n_0\,
      I2 => \^q\(5),
      I3 => \^q\(7),
      I4 => \^q\(8),
      O => \count_value_i[8]_i_1__2_n_0\
    );
\count_value_i[9]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(5),
      I2 => \count_value_i[9]_i_2__2_n_0\,
      I3 => \^q\(6),
      I4 => \^q\(8),
      I5 => \^q\(9),
      O => \count_value_i[9]_i_1__2_n_0\
    );
\count_value_i[9]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[9]_i_2__2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[0]_i_1__2_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[1]_i_1__2_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[2]_i_1__2_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[3]_i_1__2_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[4]_i_1__2_n_0\,
      Q => \^q\(4),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[5]_i_1__2_n_0\,
      Q => \^q\(5),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[6]_i_1__2_n_0\,
      Q => \^q\(6),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[7]_i_1__2_n_0\,
      Q => \^q\(7),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[8]_i_1__2_n_0\,
      Q => \^q\(8),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[9]_i_1__2_n_0\,
      Q => \^q\(9),
      R => \count_value_i_reg[0]_1\(0)
    );
\gen_sdpram.xpm_memory_base_inst_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FD"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => ram_empty_i,
      O => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_15\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    ram_wr_en_pf : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \count_value_i_reg[5]_0\ : in STD_LOGIC;
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_d1 : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_15\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_15\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_15\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \count_value_i[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__0\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__0\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__0\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__0\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \count_value_i[7]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \count_value_i[8]_i_1\ : label is "soft_lutpair17";
begin
  Q(9 downto 0) <= \^q\(9 downto 0);
\count_value_i[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__0_n_0\
    );
\count_value_i[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__0_n_0\
    );
\count_value_i[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__0_n_0\
    );
\count_value_i[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__0_n_0\
    );
\count_value_i[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__0_n_0\
    );
\count_value_i[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1_n_0\
    );
\count_value_i[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1_n_0\
    );
\count_value_i[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => wr_en,
      I2 => \count_value_i_reg[5]_0\,
      I3 => \count_value_i_reg[0]_0\(0),
      I4 => rst_d1,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2_n_0\
    );
\count_value_i[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i[9]_i_2_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(7),
      O => \count_value_i[7]_i_1_n_0\
    );
\count_value_i[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \count_value_i[9]_i_2_n_0\,
      I2 => \^q\(5),
      I3 => \^q\(7),
      I4 => \^q\(8),
      O => \count_value_i[8]_i_1_n_0\
    );
\count_value_i[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(5),
      I2 => \count_value_i[9]_i_2_n_0\,
      I3 => \^q\(6),
      I4 => \^q\(8),
      I5 => \^q\(9),
      O => \count_value_i[9]_i_1_n_0\
    );
\count_value_i[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => ram_wr_en_pf,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[9]_i_2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[0]_i_1__0_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[1]_i_1__0_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[2]_i_1__0_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[3]_i_1__0_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[4]_i_1__0_n_0\,
      Q => \^q\(4),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[5]_i_1_n_0\,
      Q => \^q\(5),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[6]_i_1_n_0\,
      Q => \^q\(6),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[7]_i_1_n_0\,
      Q => \^q\(7),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[8]_i_1_n_0\,
      Q => \^q\(8),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[9]_i_1_n_0\,
      Q => \^q\(9),
      R => \count_value_i_reg[0]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_4\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    D : out STD_LOGIC_VECTOR ( 9 downto 0 );
    ram_wr_en_pf : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \count_value_i_reg[5]_0\ : in STD_LOGIC;
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_d1 : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_empty_i : in STD_LOGIC;
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_1\ : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_4\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_4\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \count_value_i[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[10]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_15_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_16_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_3_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_4_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_5_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_6_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_7_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]_i_1_n_7\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__0\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__0\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__0\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__0\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \count_value_i[7]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \count_value_i[8]_i_1\ : label is "soft_lutpair44";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1\ : label is 35;
begin
  Q(9 downto 0) <= \^q\(9 downto 0);
\count_value_i[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__0_n_0\
    );
\count_value_i[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__0_n_0\
    );
\count_value_i[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__0_n_0\
    );
\count_value_i[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__0_n_0\
    );
\count_value_i[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__0_n_0\
    );
\count_value_i[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1_n_0\
    );
\count_value_i[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1_n_0\
    );
\count_value_i[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => wr_en,
      I2 => \count_value_i_reg[5]_0\,
      I3 => \count_value_i_reg[0]_0\(0),
      I4 => rst_d1,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2_n_0\
    );
\count_value_i[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i[9]_i_2_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(7),
      O => \count_value_i[7]_i_1_n_0\
    );
\count_value_i[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \count_value_i[9]_i_2_n_0\,
      I2 => \^q\(5),
      I3 => \^q\(7),
      I4 => \^q\(8),
      O => \count_value_i[8]_i_1_n_0\
    );
\count_value_i[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(5),
      I2 => \count_value_i[9]_i_2_n_0\,
      I3 => \^q\(6),
      I4 => \^q\(8),
      I5 => \^q\(9),
      O => \count_value_i[9]_i_1_n_0\
    );
\count_value_i[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => ram_wr_en_pf,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[9]_i_2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[0]_i_1__0_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[1]_i_1__0_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[2]_i_1__0_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[3]_i_1__0_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[4]_i_1__0_n_0\,
      Q => \^q\(4),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[5]_i_1_n_0\,
      Q => \^q\(5),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[6]_i_1_n_0\,
      Q => \^q\(6),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[7]_i_1_n_0\,
      Q => \^q\(7),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[8]_i_1_n_0\,
      Q => \^q\(8),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[9]_i_1_n_0\,
      Q => \^q\(9),
      R => \count_value_i_reg[0]_0\(0)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[10]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(7),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(7),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[10]_i_2_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F75108AE08AEF751"
    )
        port map (
      I0 => \^q\(0),
      I1 => ram_wr_en_pf,
      I2 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_1\,
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(0),
      I4 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_15_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999696969996999"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(0),
      I2 => ram_wr_en_pf,
      I3 => ram_empty_i,
      I4 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_0\(0),
      I5 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_0\(1),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_16_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(6),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_2_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(5),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_3_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(4),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_4_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(3),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_5_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(2),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_6_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(1),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_7_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]_i_1_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]_i_1_n_7\,
      DI(7 downto 1) => B"0000000",
      DI(0) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[10]_i_2_n_0\,
      O(7 downto 2) => \NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]_i_1_O_UNCONNECTED\(7 downto 2),
      O(1 downto 0) => D(9 downto 8),
      S(7 downto 2) => B"000000",
      S(1 downto 0) => S(1 downto 0)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_0\,
      CO(6) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_1\,
      CO(5) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_2\,
      CO(4) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_3\,
      CO(3) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_4\,
      CO(2) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_5\,
      CO(1) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_6\,
      CO(0) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_7\,
      DI(7) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_2_n_0\,
      DI(6) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_3_n_0\,
      DI(5) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_4_n_0\,
      DI(4) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_5_n_0\,
      DI(3) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_6_n_0\,
      DI(2) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_7_n_0\,
      DI(1) => DI(0),
      DI(0) => '0',
      O(7 downto 0) => D(7 downto 0),
      S(7 downto 2) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\(5 downto 0),
      S(1) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_15_n_0\,
      S(0) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_16_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_6\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ : out STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \count_value_i_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_6\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_6\ is
  signal \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \count_value_i[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_2__2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__2\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__2\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__2\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__2\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \count_value_i[5]_i_1__2\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \count_value_i[6]_i_1__2\ : label is "soft_lutpair25";
begin
  \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ <= \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\;
  Q(9 downto 0) <= \^q\(9 downto 0);
\count_value_i[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(0),
      I1 => \count_value_i_reg[0]_0\(1),
      I2 => \^q\(0),
      O => \count_value_i[0]_i_1__2_n_0\
    );
\count_value_i[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2FD0"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => \^q\(0),
      I3 => \^q\(1),
      O => \count_value_i[1]_i_1__2_n_0\
    );
\count_value_i[2]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"75FF8A00"
    )
        port map (
      I0 => \^q\(0),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => \count_value_i_reg[0]_0\(1),
      I3 => \^q\(1),
      I4 => \^q\(2),
      O => \count_value_i[2]_i_1__2_n_0\
    );
\count_value_i[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__2_n_0\
    );
\count_value_i[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__2_n_0\
    );
\count_value_i[5]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[7]_i_2__0_n_0\,
      I2 => \^q\(4),
      I3 => \^q\(5),
      O => \count_value_i[5]_i_1__2_n_0\
    );
\count_value_i[6]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \count_value_i[7]_i_2__0_n_0\,
      I2 => \^q\(3),
      I3 => \^q\(5),
      I4 => \^q\(6),
      O => \count_value_i[6]_i_1__2_n_0\
    );
\count_value_i[7]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \count_value_i[7]_i_2__0_n_0\,
      I3 => \^q\(4),
      I4 => \^q\(6),
      I5 => \^q\(7),
      O => \count_value_i[7]_i_1__2_n_0\
    );
\count_value_i[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800080800000000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => ram_empty_i,
      I3 => \count_value_i_reg[0]_0\(0),
      I4 => \count_value_i_reg[0]_0\(1),
      I5 => \^q\(1),
      O => \count_value_i[7]_i_2__0_n_0\
    );
\count_value_i[8]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \count_value_i[9]_i_2__2_n_0\,
      I2 => \^q\(5),
      I3 => \^q\(7),
      I4 => \^q\(8),
      O => \count_value_i[8]_i_1__2_n_0\
    );
\count_value_i[9]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(5),
      I2 => \count_value_i[9]_i_2__2_n_0\,
      I3 => \^q\(6),
      I4 => \^q\(8),
      I5 => \^q\(9),
      O => \count_value_i[9]_i_1__2_n_0\
    );
\count_value_i[9]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[9]_i_2__2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[0]_i_1__2_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[1]_i_1__2_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[2]_i_1__2_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[3]_i_1__2_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[4]_i_1__2_n_0\,
      Q => \^q\(4),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[5]_i_1__2_n_0\,
      Q => \^q\(5),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[6]_i_1__2_n_0\,
      Q => \^q\(6),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[7]_i_1__2_n_0\,
      Q => \^q\(7),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[8]_i_1__2_n_0\,
      Q => \^q\(8),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[9]_i_1__2_n_0\,
      Q => \^q\(9),
      R => \count_value_i_reg[0]_1\(0)
    );
\gen_sdpram.xpm_memory_base_inst_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => ram_empty_i,
      O => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_9\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    D : out STD_LOGIC_VECTOR ( 9 downto 0 );
    ram_wr_en_pf : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \count_value_i_reg[5]_0\ : in STD_LOGIC;
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_d1 : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_empty_i : in STD_LOGIC;
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_1\ : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_9\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_9\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_9\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \count_value_i[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[10]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_15_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_16_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_3_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_4_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_5_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_6_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_7_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]_i_1_n_7\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__0\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__0\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__0\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__0\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \count_value_i[7]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \count_value_i[8]_i_1\ : label is "soft_lutpair31";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1\ : label is 35;
begin
  Q(9 downto 0) <= \^q\(9 downto 0);
\count_value_i[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__0_n_0\
    );
\count_value_i[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__0_n_0\
    );
\count_value_i[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__0_n_0\
    );
\count_value_i[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__0_n_0\
    );
\count_value_i[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__0_n_0\
    );
\count_value_i[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1_n_0\
    );
\count_value_i[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1_n_0\
    );
\count_value_i[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => wr_en,
      I2 => \count_value_i_reg[5]_0\,
      I3 => \count_value_i_reg[0]_0\(0),
      I4 => rst_d1,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2_n_0\
    );
\count_value_i[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i[9]_i_2_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(7),
      O => \count_value_i[7]_i_1_n_0\
    );
\count_value_i[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \count_value_i[9]_i_2_n_0\,
      I2 => \^q\(5),
      I3 => \^q\(7),
      I4 => \^q\(8),
      O => \count_value_i[8]_i_1_n_0\
    );
\count_value_i[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(5),
      I2 => \count_value_i[9]_i_2_n_0\,
      I3 => \^q\(6),
      I4 => \^q\(8),
      I5 => \^q\(9),
      O => \count_value_i[9]_i_1_n_0\
    );
\count_value_i[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => ram_wr_en_pf,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[9]_i_2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[0]_i_1__0_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[1]_i_1__0_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[2]_i_1__0_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[3]_i_1__0_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[4]_i_1__0_n_0\,
      Q => \^q\(4),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[5]_i_1_n_0\,
      Q => \^q\(5),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[6]_i_1_n_0\,
      Q => \^q\(6),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[7]_i_1_n_0\,
      Q => \^q\(7),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[8]_i_1_n_0\,
      Q => \^q\(8),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[9]_i_1_n_0\,
      Q => \^q\(9),
      R => \count_value_i_reg[0]_0\(0)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[10]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(7),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(7),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[10]_i_2_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F75108AE08AEF751"
    )
        port map (
      I0 => \^q\(0),
      I1 => ram_wr_en_pf,
      I2 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_1\,
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(0),
      I4 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_15_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999696969996999"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(0),
      I2 => ram_wr_en_pf,
      I3 => ram_empty_i,
      I4 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_0\(0),
      I5 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_0\(1),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_16_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(6),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_2_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(5),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_3_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(4),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_4_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(3),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_5_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(2),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_6_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(1),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_7_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]_i_1_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]_i_1_n_7\,
      DI(7 downto 1) => B"0000000",
      DI(0) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[10]_i_2_n_0\,
      O(7 downto 2) => \NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]_i_1_O_UNCONNECTED\(7 downto 2),
      O(1 downto 0) => D(9 downto 8),
      S(7 downto 2) => B"000000",
      S(1 downto 0) => S(1 downto 0)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_0\,
      CO(6) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_1\,
      CO(5) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_2\,
      CO(4) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_3\,
      CO(3) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_4\,
      CO(2) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_5\,
      CO(1) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_6\,
      CO(0) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_7\,
      DI(7) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_2_n_0\,
      DI(6) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_3_n_0\,
      DI(5) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_4_n_0\,
      DI(4) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_5_n_0\,
      DI(3) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_6_n_0\,
      DI(2) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_7_n_0\,
      DI(1) => DI(0),
      DI(0) => '0',
      O(7 downto 0) => D(7 downto 0),
      S(7 downto 2) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\(5 downto 0),
      S(1) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_15_n_0\,
      S(0) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_16_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3\ is
  port (
    leaving_empty0 : out STD_LOGIC;
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ : out STD_LOGIC;
    \count_value_i_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_2\ : in STD_LOGIC;
    ram_wr_en_pf : in STD_LOGIC;
    clr_full : in STD_LOGIC;
    \count_value_i_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3\ is
  signal \count_value_i[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2__1_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_2__1_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8_n_0\ : STD_LOGIC;
  signal going_full1 : STD_LOGIC;
  signal \^leaving_empty0\ : STD_LOGIC;
  signal rd_pntr_ext : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1__1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__1\ : label is "soft_lutpair1";
begin
  leaving_empty0 <= \^leaving_empty0\;
\count_value_i[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => Q(0),
      I2 => Q(1),
      I3 => rd_pntr_ext(0),
      O => \count_value_i[0]_i_1__1_n_0\
    );
\count_value_i[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => rd_en,
      I3 => rd_pntr_ext(0),
      I4 => rd_pntr_ext(1),
      O => \count_value_i[1]_i_1__1_n_0\
    );
\count_value_i[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => rd_pntr_ext(0),
      I1 => rd_pntr_ext(1),
      I2 => rd_pntr_ext(2),
      O => \count_value_i[2]_i_1__1_n_0\
    );
\count_value_i[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => rd_pntr_ext(1),
      I1 => rd_pntr_ext(0),
      I2 => rd_pntr_ext(2),
      I3 => rd_pntr_ext(3),
      O => \count_value_i[3]_i_1__1_n_0\
    );
\count_value_i[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => rd_pntr_ext(2),
      I1 => rd_pntr_ext(0),
      I2 => rd_pntr_ext(1),
      I3 => rd_pntr_ext(3),
      I4 => rd_pntr_ext(4),
      O => \count_value_i[4]_i_1__1_n_0\
    );
\count_value_i[5]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => rd_pntr_ext(3),
      I1 => \count_value_i[6]_i_2__1_n_0\,
      I2 => rd_pntr_ext(2),
      I3 => rd_pntr_ext(4),
      I4 => rd_pntr_ext(5),
      O => \count_value_i[5]_i_1__1_n_0\
    );
\count_value_i[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => rd_pntr_ext(4),
      I1 => rd_pntr_ext(2),
      I2 => \count_value_i[6]_i_2__1_n_0\,
      I3 => rd_pntr_ext(3),
      I4 => rd_pntr_ext(5),
      I5 => rd_pntr_ext(6),
      O => \count_value_i[6]_i_1__1_n_0\
    );
\count_value_i[6]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAA200000000"
    )
        port map (
      I0 => rd_pntr_ext(1),
      I1 => Q(1),
      I2 => Q(0),
      I3 => rd_en,
      I4 => ram_empty_i,
      I5 => rd_pntr_ext(0),
      O => \count_value_i[6]_i_2__1_n_0\
    );
\count_value_i[7]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => rd_pntr_ext(5),
      I1 => \count_value_i[7]_i_3__0_n_0\,
      I2 => rd_pntr_ext(6),
      I3 => rd_pntr_ext(7),
      O => \count_value_i[7]_i_2__1_n_0\
    );
\count_value_i[7]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => rd_pntr_ext(4),
      I1 => rd_pntr_ext(2),
      I2 => rd_pntr_ext(0),
      I3 => \count_value_i_reg[0]_0\,
      I4 => rd_pntr_ext(1),
      I5 => rd_pntr_ext(3),
      O => \count_value_i[7]_i_3__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[0]_i_1__1_n_0\,
      Q => rd_pntr_ext(0),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[1]_i_1__1_n_0\,
      Q => rd_pntr_ext(1),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[2]_i_1__1_n_0\,
      Q => rd_pntr_ext(2),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[3]_i_1__1_n_0\,
      Q => rd_pntr_ext(3),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[4]_i_1__1_n_0\,
      Q => rd_pntr_ext(4),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[5]_i_1__1_n_0\,
      Q => rd_pntr_ext(5),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[6]_i_1__1_n_0\,
      Q => rd_pntr_ext(6),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \count_value_i_reg[0]_0\,
      D => \count_value_i[7]_i_2__1_n_0\,
      Q => rd_pntr_ext(7),
      R => \count_value_i_reg[0]_1\(0)
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000003B2A2A2A"
    )
        port map (
      I0 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_2\,
      I1 => \count_value_i_reg[0]_0\,
      I2 => \^leaving_empty0\,
      I3 => going_full1,
      I4 => ram_wr_en_pf,
      I5 => clr_full,
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000000000"
    )
        port map (
      I0 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\(7),
      I1 => rd_pntr_ext(7),
      I2 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\(6),
      I3 => rd_pntr_ext(6),
      I4 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5_n_0\,
      I5 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0\,
      O => \^leaving_empty0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000000000"
    )
        port map (
      I0 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(7),
      I1 => rd_pntr_ext(7),
      I2 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(6),
      I3 => rd_pntr_ext(6),
      I4 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_n_0\,
      I5 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8_n_0\,
      O => going_full1
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => rd_pntr_ext(3),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\(3),
      I2 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\(5),
      I3 => rd_pntr_ext(5),
      I4 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\(4),
      I5 => rd_pntr_ext(4),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => rd_pntr_ext(0),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\(0),
      I2 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\(2),
      I3 => rd_pntr_ext(2),
      I4 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\(1),
      I5 => rd_pntr_ext(1),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => rd_pntr_ext(3),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(3),
      I2 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(5),
      I3 => rd_pntr_ext(5),
      I4 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(4),
      I5 => rd_pntr_ext(4),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => rd_pntr_ext(0),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(0),
      I2 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(2),
      I3 => rd_pntr_ext(2),
      I4 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(1),
      I5 => rd_pntr_ext(1),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3_18\ is
  port (
    ram_empty_i0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gen_pntr_flags_cc.ram_empty_i_reg\ : in STD_LOGIC;
    leaving_empty0 : in STD_LOGIC;
    ram_wr_en_pf : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \count_value_i_reg[5]_0\ : in STD_LOGIC;
    \count_value_i_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_d1 : in STD_LOGIC;
    \gen_pntr_flags_cc.ram_empty_i_reg_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3_18\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3_18\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3_18\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \count_value_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_3_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_4_n_0\ : STD_LOGIC;
  signal going_empty1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1\ : label is "soft_lutpair4";
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
\count_value_i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1_n_0\
    );
\count_value_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1_n_0\
    );
\count_value_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1_n_0\
    );
\count_value_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1_n_0\
    );
\count_value_i[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1_n_0\
    );
\count_value_i[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2__0_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1__0_n_0\
    );
\count_value_i[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2__0_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1__0_n_0\
    );
\count_value_i[6]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => wr_en,
      I2 => \count_value_i_reg[5]_0\,
      I3 => \count_value_i_reg[7]_0\(0),
      I4 => rst_d1,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2__0_n_0\
    );
\count_value_i[7]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i[7]_i_3_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(7),
      O => \count_value_i[7]_i_2__0_n_0\
    );
\count_value_i[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => ram_wr_en_pf,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[7]_i_3_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[0]_i_1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[7]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[1]_i_1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[7]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[2]_i_1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[7]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[3]_i_1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[7]_0\(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[4]_i_1_n_0\,
      Q => \^q\(4),
      R => \count_value_i_reg[7]_0\(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[5]_i_1__0_n_0\,
      Q => \^q\(5),
      R => \count_value_i_reg[7]_0\(0)
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[6]_i_1__0_n_0\,
      Q => \^q\(6),
      R => \count_value_i_reg[7]_0\(0)
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[7]_i_2__0_n_0\,
      Q => \^q\(7),
      R => \count_value_i_reg[7]_0\(0)
    );
\gen_pntr_flags_cc.ram_empty_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0088"
    )
        port map (
      I0 => \gen_pntr_flags_cc.ram_empty_i_reg\,
      I1 => going_empty1,
      I2 => leaving_empty0,
      I3 => ram_wr_en_pf,
      I4 => ram_empty_i,
      O => ram_empty_i0
    );
\gen_pntr_flags_cc.ram_empty_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000000000"
    )
        port map (
      I0 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(7),
      I1 => \^q\(7),
      I2 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(6),
      I3 => \^q\(6),
      I4 => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\,
      I5 => \gen_pntr_flags_cc.ram_empty_i_i_4_n_0\,
      O => going_empty1
    );
\gen_pntr_flags_cc.ram_empty_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(3),
      I2 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(5),
      I3 => \^q\(5),
      I4 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(4),
      I5 => \^q\(4),
      O => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\
    );
\gen_pntr_flags_cc.ram_empty_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(0),
      I2 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ram_empty_i_i_4_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized4\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ : out STD_LOGIC;
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \count_value_i_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized4\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized4\ is
  signal \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \count_value_i[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2__2_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_2__2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__2\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__2\ : label is "soft_lutpair3";
begin
  \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ <= \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\;
  Q(7 downto 0) <= \^q\(7 downto 0);
\count_value_i[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => \count_value_i_reg[0]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__2_n_0\
    );
\count_value_i[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__2_n_0\
    );
\count_value_i[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__2_n_0\
    );
\count_value_i[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__2_n_0\
    );
\count_value_i[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__2_n_0\
    );
\count_value_i[5]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2__2_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1__2_n_0\
    );
\count_value_i[6]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2__2_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1__2_n_0\
    );
\count_value_i[6]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAA200000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \count_value_i_reg[0]_0\(1),
      I2 => \count_value_i_reg[0]_0\(0),
      I3 => rd_en,
      I4 => ram_empty_i,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2__2_n_0\
    );
\count_value_i[7]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i[7]_i_2__2_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(7),
      O => \count_value_i[7]_i_1__1_n_0\
    );
\count_value_i[7]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FD"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => ram_empty_i,
      O => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\
    );
\count_value_i[7]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[7]_i_2__2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[0]_i_1__2_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[1]_i_1__2_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[2]_i_1__2_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[3]_i_1__2_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[4]_i_1__2_n_0\,
      Q => \^q\(4),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[5]_i_1__2_n_0\,
      Q => \^q\(5),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[6]_i_1__2_n_0\,
      Q => \^q\(6),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[7]_i_1__1_n_0\,
      Q => \^q\(7),
      R => \count_value_i_reg[0]_1\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized4_19\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_wr_en_pf : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \count_value_i_reg[5]_0\ : in STD_LOGIC;
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_d1 : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized4_19\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized4_19\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized4_19\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \count_value_i[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__0\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__0\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__0\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__0\ : label is "soft_lutpair6";
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
\count_value_i[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__0_n_0\
    );
\count_value_i[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__0_n_0\
    );
\count_value_i[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__0_n_0\
    );
\count_value_i[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__0_n_0\
    );
\count_value_i[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__0_n_0\
    );
\count_value_i[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1_n_0\
    );
\count_value_i[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1_n_0\
    );
\count_value_i[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => wr_en,
      I2 => \count_value_i_reg[5]_0\,
      I3 => \count_value_i_reg[0]_0\(0),
      I4 => rst_d1,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2_n_0\
    );
\count_value_i[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i[7]_i_2_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(7),
      O => \count_value_i[7]_i_1_n_0\
    );
\count_value_i[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => ram_wr_en_pf,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[7]_i_2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[0]_i_1__0_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[1]_i_1__0_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[2]_i_1__0_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[3]_i_1__0_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[4]_i_1__0_n_0\,
      Q => \^q\(4),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[5]_i_1_n_0\,
      Q => \^q\(5),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[6]_i_1_n_0\,
      Q => \^q\(6),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[7]_i_1_n_0\,
      Q => \^q\(7),
      R => \count_value_i_reg[0]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit is
  port (
    rst_d1 : out STD_LOGIC;
    clr_full : out STD_LOGIC;
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_wr_en_pf_q_reg\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    prog_full_i217_in : in STD_LOGIC;
    ram_wr_en_pf_q : in STD_LOGIC;
    ram_rd_en_pf_q : in STD_LOGIC;
    prog_full : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit is
  signal \^clr_full\ : STD_LOGIC;
  signal \^rst_d1\ : STD_LOGIC;
begin
  clr_full <= \^clr_full\;
  rst_d1 <= \^rst_d1\;
d_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => Q(0),
      Q => \^rst_d1\,
      R => '0'
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51550040"
    )
        port map (
      I0 => \^clr_full\,
      I1 => prog_full_i217_in,
      I2 => ram_wr_en_pf_q,
      I3 => ram_rd_en_pf_q,
      I4 => prog_full,
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_wr_en_pf_q_reg\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => rst,
      I1 => \^rst_d1\,
      I2 => Q(0),
      O => \^clr_full\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_13 is
  port (
    rst_d1 : out STD_LOGIC;
    clr_full : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_13 : entity is "xpm_fifo_reg_bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_13;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_13 is
  signal \^rst_d1\ : STD_LOGIC;
begin
  rst_d1 <= \^rst_d1\;
d_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => Q(0),
      Q => \^rst_d1\,
      R => '0'
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => rst,
      I1 => \^rst_d1\,
      I2 => Q(0),
      O => clr_full
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_17 is
  port (
    rst_d1 : out STD_LOGIC;
    clr_full : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_17 : entity is "xpm_fifo_reg_bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_17;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_17 is
  signal \^rst_d1\ : STD_LOGIC;
begin
  rst_d1 <= \^rst_d1\;
d_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => Q(0),
      Q => \^rst_d1\,
      R => '0'
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => rst,
      I1 => \^rst_d1\,
      I2 => Q(0),
      O => clr_full
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_7 is
  port (
    rst_d1 : out STD_LOGIC;
    clr_full : out STD_LOGIC;
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_wr_en_pf_q_reg\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    prog_full_i217_in : in STD_LOGIC;
    ram_wr_en_pf_q : in STD_LOGIC;
    ram_rd_en_pf_q : in STD_LOGIC;
    prog_full : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_7 : entity is "xpm_fifo_reg_bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_7;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_7 is
  signal \^clr_full\ : STD_LOGIC;
  signal \^rst_d1\ : STD_LOGIC;
begin
  clr_full <= \^clr_full\;
  rst_d1 <= \^rst_d1\;
d_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => Q(0),
      Q => \^rst_d1\,
      R => '0'
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51550040"
    )
        port map (
      I0 => \^clr_full\,
      I1 => prog_full_i217_in,
      I2 => ram_wr_en_pf_q,
      I3 => ram_rd_en_pf_q,
      I4 => prog_full,
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_wr_en_pf_q_reg\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => rst,
      I1 => \^rst_d1\,
      I2 => Q(0),
      O => \^clr_full\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst is
  port (
    ram_wr_en_pf : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    rst : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \count_value_i_reg[9]\ : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gen_rst_cc.fifo_wr_rst_cc\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \power_on_rst_reg_n_0_[0]\ : STD_LOGIC;
  signal rst_i : STD_LOGIC;
begin
  Q(0) <= \^q\(0);
\gen_rst_cc.fifo_wr_rst_cc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in,
      I1 => rst,
      O => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \gen_rst_cc.fifo_wr_rst_cc\(0),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(0),
      Q => \gen_rst_cc.fifo_wr_rst_cc\(1),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(1),
      Q => \^q\(0),
      S => rst_i
    );
\gen_sdpram.xpm_memory_base_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => wr_en,
      I1 => \count_value_i_reg[9]\,
      I2 => \^q\(0),
      I3 => rst_d1,
      O => ram_wr_en_pf
    );
\power_on_rst_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \power_on_rst_reg_n_0_[0]\,
      R => '0'
    );
\power_on_rst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \power_on_rst_reg_n_0_[0]\,
      Q => p_0_in,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst_10 is
  port (
    ram_wr_en_pf : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    rst : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \count_value_i_reg[9]\ : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst_10 : entity is "xpm_fifo_rst";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst_10;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst_10 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gen_rst_cc.fifo_wr_rst_cc\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \power_on_rst_reg_n_0_[0]\ : STD_LOGIC;
  signal rst_i : STD_LOGIC;
begin
  Q(0) <= \^q\(0);
\gen_rst_cc.fifo_wr_rst_cc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in,
      I1 => rst,
      O => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \gen_rst_cc.fifo_wr_rst_cc\(0),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(0),
      Q => \gen_rst_cc.fifo_wr_rst_cc\(1),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(1),
      Q => \^q\(0),
      S => rst_i
    );
\gen_sdpram.xpm_memory_base_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => wr_en,
      I1 => \count_value_i_reg[9]\,
      I2 => \^q\(0),
      I3 => rst_d1,
      O => ram_wr_en_pf
    );
\power_on_rst_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \power_on_rst_reg_n_0_[0]\,
      R => '0'
    );
\power_on_rst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \power_on_rst_reg_n_0_[0]\,
      Q => p_0_in,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst_16 is
  port (
    ram_wr_en_pf : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    rst : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \count_value_i_reg[9]\ : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst_16 : entity is "xpm_fifo_rst";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst_16;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst_16 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gen_rst_cc.fifo_wr_rst_cc\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \power_on_rst_reg_n_0_[0]\ : STD_LOGIC;
  signal rst_i : STD_LOGIC;
begin
  Q(0) <= \^q\(0);
\gen_rst_cc.fifo_wr_rst_cc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in,
      I1 => rst,
      O => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \gen_rst_cc.fifo_wr_rst_cc\(0),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(0),
      Q => \gen_rst_cc.fifo_wr_rst_cc\(1),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(1),
      Q => \^q\(0),
      S => rst_i
    );
\gen_sdpram.xpm_memory_base_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => wr_en,
      I1 => \count_value_i_reg[9]\,
      I2 => \^q\(0),
      I3 => rst_d1,
      O => ram_wr_en_pf
    );
\power_on_rst_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \power_on_rst_reg_n_0_[0]\,
      R => '0'
    );
\power_on_rst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \power_on_rst_reg_n_0_[0]\,
      Q => p_0_in,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst_20 is
  port (
    ram_wr_en_pf : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    rst : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \count_value_i_reg[7]\ : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst_20 : entity is "xpm_fifo_rst";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst_20;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst_20 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gen_rst_cc.fifo_wr_rst_cc\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \power_on_rst_reg_n_0_[0]\ : STD_LOGIC;
  signal rst_i : STD_LOGIC;
begin
  Q(0) <= \^q\(0);
\count_value_i[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => wr_en,
      I1 => \count_value_i_reg[7]\,
      I2 => \^q\(0),
      I3 => rst_d1,
      O => ram_wr_en_pf
    );
\gen_rst_cc.fifo_wr_rst_cc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in,
      I1 => rst,
      O => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \gen_rst_cc.fifo_wr_rst_cc\(0),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(0),
      Q => \gen_rst_cc.fifo_wr_rst_cc\(1),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(1),
      Q => \^q\(0),
      S => rst_i
    );
\power_on_rst_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \power_on_rst_reg_n_0_[0]\,
      R => '0'
    );
\power_on_rst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \power_on_rst_reg_n_0_[0]\,
      Q => p_0_in,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 31 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 9 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 31 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 31 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 10;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 10;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 32;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 32;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute ECC_MODE : integer;
  attribute ECC_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 32768;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1024;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "auto";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 32;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 32;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 32;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 32;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 32;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 10;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 10;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 10;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 10;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 32;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 32;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 32;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 32;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 32;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 32;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 2;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "soft";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 32;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 32;
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base is
  signal \<const0>\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_100\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_101\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_102\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_103\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_104\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_105\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_106\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_107\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_108\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_109\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_110\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_111\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_112\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_113\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_114\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_115\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_116\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_117\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_118\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_119\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_120\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_121\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_122\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_123\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_124\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_125\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_126\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_127\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_128\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_129\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_130\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_131\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ : integer;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 1023;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is "p0_d32";
  attribute \MEM.PORTA.DATA_LSB\ : integer;
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 0;
  attribute \MEM.PORTA.DATA_MSB\ : integer;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 31;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 0;
  attribute \MEM.PORTB.ADDRESS_END\ : integer;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 1023;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is "p0_d32";
  attribute \MEM.PORTB.DATA_LSB\ : integer;
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 0;
  attribute \MEM.PORTB.DATA_MSB\ : integer;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 31;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is "";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 32768;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 31;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  douta(31) <= \<const0>\;
  douta(30) <= \<const0>\;
  douta(29) <= \<const0>\;
  douta(28) <= \<const0>\;
  douta(27) <= \<const0>\;
  douta(26) <= \<const0>\;
  douta(25) <= \<const0>\;
  douta(24) <= \<const0>\;
  douta(23) <= \<const0>\;
  douta(22) <= \<const0>\;
  douta(21) <= \<const0>\;
  douta(20) <= \<const0>\;
  douta(19) <= \<const0>\;
  douta(18) <= \<const0>\;
  douta(17) <= \<const0>\;
  douta(16) <= \<const0>\;
  douta(15) <= \<const0>\;
  douta(14) <= \<const0>\;
  douta(13) <= \<const0>\;
  douta(12) <= \<const0>\;
  douta(11) <= \<const0>\;
  douta(10) <= \<const0>\;
  douta(9) <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  doutb(31) <= \<const0>\;
  doutb(30) <= \<const0>\;
  doutb(29) <= \<const0>\;
  doutb(28) <= \<const0>\;
  doutb(27) <= \<const0>\;
  doutb(26) <= \<const0>\;
  doutb(25) <= \<const0>\;
  doutb(24) <= \<const0>\;
  doutb(23) <= \<const0>\;
  doutb(22) <= \<const0>\;
  doutb(21) <= \<const0>\;
  doutb(20) <= \<const0>\;
  doutb(19) <= \<const0>\;
  doutb(18) <= \<const0>\;
  doutb(17) <= \<const0>\;
  doutb(16) <= \<const0>\;
  doutb(15) <= \<const0>\;
  doutb(14) <= \<const0>\;
  doutb(13) <= \<const0>\;
  doutb(12) <= \<const0>\;
  doutb(11) <= \<const0>\;
  doutb(10) <= \<const0>\;
  doutb(9) <= \<const0>\;
  doutb(8) <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_0\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 1,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(14 downto 5) => addrb(9 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 0) => dina(31 downto 0),
      DINBDIN(31 downto 0) => B"11111111111111111111111111111111",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTADOUT_UNCONNECTED\(31 downto 0),
      DOUTBDOUT(31) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_100\,
      DOUTBDOUT(30) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_101\,
      DOUTBDOUT(29) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_102\,
      DOUTBDOUT(28) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_103\,
      DOUTBDOUT(27) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_104\,
      DOUTBDOUT(26) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_105\,
      DOUTBDOUT(25) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_106\,
      DOUTBDOUT(24) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_107\,
      DOUTBDOUT(23) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_108\,
      DOUTBDOUT(22) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_109\,
      DOUTBDOUT(21) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_110\,
      DOUTBDOUT(20) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_111\,
      DOUTBDOUT(19) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_112\,
      DOUTBDOUT(18) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_113\,
      DOUTBDOUT(17) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_114\,
      DOUTBDOUT(16) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_115\,
      DOUTBDOUT(15) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_116\,
      DOUTBDOUT(14) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_117\,
      DOUTBDOUT(13) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_118\,
      DOUTBDOUT(12) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_119\,
      DOUTBDOUT(11) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_120\,
      DOUTBDOUT(10) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_121\,
      DOUTBDOUT(9) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_122\,
      DOUTBDOUT(8) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_123\,
      DOUTBDOUT(7) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_124\,
      DOUTBDOUT(6) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_125\,
      DOUTBDOUT(5) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_126\,
      DOUTBDOUT(4) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_127\,
      DOUTBDOUT(3) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_128\,
      DOUTBDOUT(2) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_129\,
      DOUTBDOUT(1) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_130\,
      DOUTBDOUT(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_131\,
      DOUTPADOUTP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTPBDOUTP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => '1',
      ENBWREN => enb,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => regceb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => rstb,
      SBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 31 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 9 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 31 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 31 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 10;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 10;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 32;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 32;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 0;
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 0;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 32768;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is "xpm_memory_base";
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 1024;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is "auto";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 32;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 32;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 32;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 32;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 32;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 10;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 10;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 10;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 10;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 32;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 32;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 32;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 32;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 32;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 32;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 2;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is "soft";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 32;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ : entity is 32;
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\ is
  signal \<const0>\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ : integer;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 1023;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is "p0_d32";
  attribute \MEM.PORTA.DATA_LSB\ : integer;
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 0;
  attribute \MEM.PORTA.DATA_MSB\ : integer;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 31;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 0;
  attribute \MEM.PORTB.ADDRESS_END\ : integer;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 1023;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is "p0_d32";
  attribute \MEM.PORTB.DATA_LSB\ : integer;
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 0;
  attribute \MEM.PORTB.DATA_MSB\ : integer;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 31;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is "";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 32768;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 31;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  douta(31) <= \<const0>\;
  douta(30) <= \<const0>\;
  douta(29) <= \<const0>\;
  douta(28) <= \<const0>\;
  douta(27) <= \<const0>\;
  douta(26) <= \<const0>\;
  douta(25) <= \<const0>\;
  douta(24) <= \<const0>\;
  douta(23) <= \<const0>\;
  douta(22) <= \<const0>\;
  douta(21) <= \<const0>\;
  douta(20) <= \<const0>\;
  douta(19) <= \<const0>\;
  douta(18) <= \<const0>\;
  douta(17) <= \<const0>\;
  douta(16) <= \<const0>\;
  douta(15) <= \<const0>\;
  douta(14) <= \<const0>\;
  douta(13) <= \<const0>\;
  douta(12) <= \<const0>\;
  douta(11) <= \<const0>\;
  douta(10) <= \<const0>\;
  douta(9) <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_0\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 1,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(14 downto 5) => addrb(9 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 0) => dina(31 downto 0),
      DINBDIN(31 downto 0) => B"11111111111111111111111111111111",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTADOUT_UNCONNECTED\(31 downto 0),
      DOUTBDOUT(31 downto 0) => doutb(31 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTPBDOUTP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => '1',
      ENBWREN => enb,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => regceb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => rstb,
      SBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__3\ is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 31 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 9 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 31 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 31 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__3\ : entity is 10;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__3\ : entity is 10;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__3\ : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__3\ : entity is 32;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__3\ : entity is 32;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__3\ : entity is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__3\ : entity is 0;
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__3\ : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__3\ : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__3\ : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__3\ : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__3\ : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__3\ : entity is 0;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__3\ : entity is 32768;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__3\ : entity is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__3\ : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__3\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__3\ : entity is "xpm_memory_base";
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__3\ : entity is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__3\ : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__3\ : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__3\ : entity is 1024;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__3\ : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__3\ : entity is "auto";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__3\ : entity is 32;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__3\ : entity is 32;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__3\ : entity is 32;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__3\ : entity is 32;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__3\ : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__3\ : entity is 32;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__3\ : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__3\ : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__3\ : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__3\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__3\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__3\ : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__3\ : entity is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__3\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__3\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__3\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__3\ : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__3\ : entity is 10;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__3\ : entity is 10;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__3\ : entity is 10;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__3\ : entity is 10;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__3\ : entity is 32;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__3\ : entity is 32;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__3\ : entity is 32;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__3\ : entity is 32;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__3\ : entity is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__3\ : entity is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__3\ : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__3\ : entity is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__3\ : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__3\ : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__3\ : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__3\ : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__3\ : entity is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__3\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__3\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__3\ : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__3\ : entity is 32;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__3\ : entity is 32;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__3\ : entity is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__3\ : entity is 2;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__3\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__3\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__3\ : entity is "soft";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__3\ : entity is 32;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__3\ : entity is 32;
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__3\ is
  signal \<const0>\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_100\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_101\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_102\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_103\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_104\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_105\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_106\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_107\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_108\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_109\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_110\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_111\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_112\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_113\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_114\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_115\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_116\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_117\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_118\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_119\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_120\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_121\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_122\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_123\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_124\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_125\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_126\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_127\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_128\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_129\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_130\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_131\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ : integer;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 1023;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is "p0_d32";
  attribute \MEM.PORTA.DATA_LSB\ : integer;
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 0;
  attribute \MEM.PORTA.DATA_MSB\ : integer;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 31;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 0;
  attribute \MEM.PORTB.ADDRESS_END\ : integer;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 1023;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is "p0_d32";
  attribute \MEM.PORTB.DATA_LSB\ : integer;
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 0;
  attribute \MEM.PORTB.DATA_MSB\ : integer;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 31;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is "";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 32768;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 31;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  douta(31) <= \<const0>\;
  douta(30) <= \<const0>\;
  douta(29) <= \<const0>\;
  douta(28) <= \<const0>\;
  douta(27) <= \<const0>\;
  douta(26) <= \<const0>\;
  douta(25) <= \<const0>\;
  douta(24) <= \<const0>\;
  douta(23) <= \<const0>\;
  douta(22) <= \<const0>\;
  douta(21) <= \<const0>\;
  douta(20) <= \<const0>\;
  douta(19) <= \<const0>\;
  douta(18) <= \<const0>\;
  douta(17) <= \<const0>\;
  douta(16) <= \<const0>\;
  douta(15) <= \<const0>\;
  douta(14) <= \<const0>\;
  douta(13) <= \<const0>\;
  douta(12) <= \<const0>\;
  douta(11) <= \<const0>\;
  douta(10) <= \<const0>\;
  douta(9) <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  doutb(31) <= \<const0>\;
  doutb(30) <= \<const0>\;
  doutb(29) <= \<const0>\;
  doutb(28) <= \<const0>\;
  doutb(27) <= \<const0>\;
  doutb(26) <= \<const0>\;
  doutb(25) <= \<const0>\;
  doutb(24) <= \<const0>\;
  doutb(23) <= \<const0>\;
  doutb(22) <= \<const0>\;
  doutb(21) <= \<const0>\;
  doutb(20) <= \<const0>\;
  doutb(19) <= \<const0>\;
  doutb(18) <= \<const0>\;
  doutb(17) <= \<const0>\;
  doutb(16) <= \<const0>\;
  doutb(15) <= \<const0>\;
  doutb(14) <= \<const0>\;
  doutb(13) <= \<const0>\;
  doutb(12) <= \<const0>\;
  doutb(11) <= \<const0>\;
  doutb(10) <= \<const0>\;
  doutb(9) <= \<const0>\;
  doutb(8) <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_0\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 1,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(14 downto 5) => addrb(9 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 0) => dina(31 downto 0),
      DINBDIN(31 downto 0) => B"11111111111111111111111111111111",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTADOUT_UNCONNECTED\(31 downto 0),
      DOUTBDOUT(31) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_100\,
      DOUTBDOUT(30) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_101\,
      DOUTBDOUT(29) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_102\,
      DOUTBDOUT(28) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_103\,
      DOUTBDOUT(27) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_104\,
      DOUTBDOUT(26) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_105\,
      DOUTBDOUT(25) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_106\,
      DOUTBDOUT(24) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_107\,
      DOUTBDOUT(23) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_108\,
      DOUTBDOUT(22) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_109\,
      DOUTBDOUT(21) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_110\,
      DOUTBDOUT(20) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_111\,
      DOUTBDOUT(19) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_112\,
      DOUTBDOUT(18) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_113\,
      DOUTBDOUT(17) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_114\,
      DOUTBDOUT(16) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_115\,
      DOUTBDOUT(15) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_116\,
      DOUTBDOUT(14) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_117\,
      DOUTBDOUT(13) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_118\,
      DOUTBDOUT(12) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_119\,
      DOUTBDOUT(11) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_120\,
      DOUTBDOUT(10) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_121\,
      DOUTBDOUT(9) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_122\,
      DOUTBDOUT(8) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_123\,
      DOUTBDOUT(7) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_124\,
      DOUTBDOUT(6) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_125\,
      DOUTBDOUT(5) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_126\,
      DOUTBDOUT(4) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_127\,
      DOUTBDOUT(3) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_128\,
      DOUTBDOUT(2) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_129\,
      DOUTBDOUT(1) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_130\,
      DOUTBDOUT(0) => \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_131\,
      DOUTPADOUTP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTPBDOUTP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => '1',
      ENBWREN => enb,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => regceb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => rstb,
      SBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_ro_rtl_axi_read_master is
  port (
    \addr_reg[0]_3\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    \addr_reg[1]_4\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    \id_reg[0]_0\ : out STD_LOGIC;
    arvalid_r_reg_0 : out STD_LOGIC;
    m_axi_gmem_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_gmem_ARADDR : out STD_LOGIC_VECTOR ( 63 downto 0 );
    ap_start_pulse : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    areset : in STD_LOGIC;
    \addr_reg[0][0]_0\ : in STD_LOGIC;
    \addr_reg[0][1]_0\ : in STD_LOGIC;
    \addr_reg[0][2]_0\ : in STD_LOGIC;
    \addr_reg[0][3]_0\ : in STD_LOGIC;
    \addr_reg[0][4]_0\ : in STD_LOGIC;
    \addr_reg[0][5]_0\ : in STD_LOGIC;
    \addr_reg[0][6]_0\ : in STD_LOGIC;
    \addr_reg[0][7]_0\ : in STD_LOGIC;
    \addr_reg[0][8]_0\ : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \addr_reg[0][24]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \addr_reg[0][32]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \addr_reg[0][40]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \addr_reg[0][48]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \addr_reg[0][56]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \addr_reg[0][63]_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \addr_reg[1][0]_0\ : in STD_LOGIC;
    \addr_reg[1][1]_0\ : in STD_LOGIC;
    \addr_reg[1][2]_0\ : in STD_LOGIC;
    \addr_reg[1][3]_0\ : in STD_LOGIC;
    \addr_reg[1][4]_0\ : in STD_LOGIC;
    \addr_reg[1][5]_0\ : in STD_LOGIC;
    \addr_reg[1][6]_0\ : in STD_LOGIC;
    \addr_reg[1][7]_0\ : in STD_LOGIC;
    \addr_reg[1][8]_0\ : in STD_LOGIC;
    \addr_reg[1][16]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \addr_reg[1][24]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \addr_reg[1][32]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \addr_reg[1][40]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \addr_reg[1][48]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \addr_reg[1][56]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \addr_reg[1][63]_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    m_axi_gmem_RLAST : in STD_LOGIC;
    m_axi_gmem_RVALID : in STD_LOGIC;
    m_axi_gmem_RID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem_ARREADY : in STD_LOGIC;
    prog_full : in STD_LOGIC_VECTOR ( 1 downto 0 );
    D : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \final_burst_len_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_ro_rtl_axi_read_master;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_ro_rtl_axi_read_master is
  signal \addr[0][0]_i_1_n_0\ : STD_LOGIC;
  signal \addr[1][0]_i_1_n_0\ : STD_LOGIC;
  signal \^addr_reg[0]_3\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \^addr_reg[1]_4\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal ar_idle : STD_LOGIC;
  signal arvalid_r_i_2_n_0 : STD_LOGIC;
  signal \^arvalid_r_reg_0\ : STD_LOGIC;
  signal final_burst_len : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \id[0]_i_1_n_0\ : STD_LOGIC;
  signal \^id_reg[0]_0\ : STD_LOGIC;
  signal \inst_ar_to_r_transaction_cntr_n_0_[0]\ : STD_LOGIC;
  signal \inst_ar_to_r_transaction_cntr_n_0_[1]\ : STD_LOGIC;
  signal inst_ar_transaction_cntr_n_8 : STD_LOGIC;
  signal num_transactions : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal start : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \m_axi_gmem_ARADDR[0]_INST_0\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \m_axi_gmem_ARADDR[10]_INST_0\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \m_axi_gmem_ARADDR[11]_INST_0\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \m_axi_gmem_ARADDR[12]_INST_0\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \m_axi_gmem_ARADDR[13]_INST_0\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \m_axi_gmem_ARADDR[14]_INST_0\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \m_axi_gmem_ARADDR[15]_INST_0\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \m_axi_gmem_ARADDR[16]_INST_0\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \m_axi_gmem_ARADDR[17]_INST_0\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \m_axi_gmem_ARADDR[18]_INST_0\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \m_axi_gmem_ARADDR[19]_INST_0\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \m_axi_gmem_ARADDR[1]_INST_0\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \m_axi_gmem_ARADDR[20]_INST_0\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \m_axi_gmem_ARADDR[21]_INST_0\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \m_axi_gmem_ARADDR[22]_INST_0\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \m_axi_gmem_ARADDR[23]_INST_0\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \m_axi_gmem_ARADDR[24]_INST_0\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \m_axi_gmem_ARADDR[25]_INST_0\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \m_axi_gmem_ARADDR[26]_INST_0\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \m_axi_gmem_ARADDR[27]_INST_0\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \m_axi_gmem_ARADDR[28]_INST_0\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \m_axi_gmem_ARADDR[29]_INST_0\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \m_axi_gmem_ARADDR[2]_INST_0\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \m_axi_gmem_ARADDR[30]_INST_0\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \m_axi_gmem_ARADDR[31]_INST_0\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \m_axi_gmem_ARADDR[32]_INST_0\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \m_axi_gmem_ARADDR[33]_INST_0\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \m_axi_gmem_ARADDR[34]_INST_0\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \m_axi_gmem_ARADDR[35]_INST_0\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \m_axi_gmem_ARADDR[36]_INST_0\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \m_axi_gmem_ARADDR[37]_INST_0\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \m_axi_gmem_ARADDR[38]_INST_0\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \m_axi_gmem_ARADDR[39]_INST_0\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \m_axi_gmem_ARADDR[3]_INST_0\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \m_axi_gmem_ARADDR[40]_INST_0\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \m_axi_gmem_ARADDR[41]_INST_0\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \m_axi_gmem_ARADDR[42]_INST_0\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \m_axi_gmem_ARADDR[43]_INST_0\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \m_axi_gmem_ARADDR[44]_INST_0\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \m_axi_gmem_ARADDR[45]_INST_0\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \m_axi_gmem_ARADDR[46]_INST_0\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \m_axi_gmem_ARADDR[47]_INST_0\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \m_axi_gmem_ARADDR[48]_INST_0\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \m_axi_gmem_ARADDR[49]_INST_0\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \m_axi_gmem_ARADDR[4]_INST_0\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \m_axi_gmem_ARADDR[50]_INST_0\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \m_axi_gmem_ARADDR[51]_INST_0\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \m_axi_gmem_ARADDR[52]_INST_0\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \m_axi_gmem_ARADDR[53]_INST_0\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \m_axi_gmem_ARADDR[54]_INST_0\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \m_axi_gmem_ARADDR[55]_INST_0\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \m_axi_gmem_ARADDR[56]_INST_0\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \m_axi_gmem_ARADDR[57]_INST_0\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \m_axi_gmem_ARADDR[58]_INST_0\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \m_axi_gmem_ARADDR[59]_INST_0\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \m_axi_gmem_ARADDR[5]_INST_0\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \m_axi_gmem_ARADDR[60]_INST_0\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \m_axi_gmem_ARADDR[61]_INST_0\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \m_axi_gmem_ARADDR[62]_INST_0\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \m_axi_gmem_ARADDR[63]_INST_0\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \m_axi_gmem_ARADDR[6]_INST_0\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \m_axi_gmem_ARADDR[7]_INST_0\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \m_axi_gmem_ARADDR[8]_INST_0\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \m_axi_gmem_ARADDR[9]_INST_0\ : label is "soft_lutpair79";
begin
  \addr_reg[0]_3\(63 downto 0) <= \^addr_reg[0]_3\(63 downto 0);
  \addr_reg[1]_4\(63 downto 0) <= \^addr_reg[1]_4\(63 downto 0);
  arvalid_r_reg_0 <= \^arvalid_r_reg_0\;
  \id_reg[0]_0\ <= \^id_reg[0]_0\;
\addr[0][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF08"
    )
        port map (
      I0 => m_axi_gmem_ARREADY,
      I1 => \^arvalid_r_reg_0\,
      I2 => \^id_reg[0]_0\,
      I3 => ap_start_pulse,
      O => \addr[0][0]_i_1_n_0\
    );
\addr[1][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => m_axi_gmem_ARREADY,
      I1 => \^arvalid_r_reg_0\,
      I2 => \^id_reg[0]_0\,
      I3 => ap_start_pulse,
      O => \addr[1][0]_i_1_n_0\
    );
\addr_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][0]_i_1_n_0\,
      D => \addr_reg[0][0]_0\,
      Q => \^addr_reg[0]_3\(0),
      R => '0'
    );
\addr_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][0]_i_1_n_0\,
      D => O(1),
      Q => \^addr_reg[0]_3\(10),
      R => '0'
    );
\addr_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][0]_i_1_n_0\,
      D => O(2),
      Q => \^addr_reg[0]_3\(11),
      R => '0'
    );
\addr_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][0]_i_1_n_0\,
      D => O(3),
      Q => \^addr_reg[0]_3\(12),
      R => '0'
    );
\addr_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][0]_i_1_n_0\,
      D => O(4),
      Q => \^addr_reg[0]_3\(13),
      R => '0'
    );
\addr_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][0]_i_1_n_0\,
      D => O(5),
      Q => \^addr_reg[0]_3\(14),
      R => '0'
    );
\addr_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][0]_i_1_n_0\,
      D => O(6),
      Q => \^addr_reg[0]_3\(15),
      R => '0'
    );
\addr_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][0]_i_1_n_0\,
      D => O(7),
      Q => \^addr_reg[0]_3\(16),
      R => '0'
    );
\addr_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][0]_i_1_n_0\,
      D => \addr_reg[0][24]_0\(0),
      Q => \^addr_reg[0]_3\(17),
      R => '0'
    );
\addr_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][0]_i_1_n_0\,
      D => \addr_reg[0][24]_0\(1),
      Q => \^addr_reg[0]_3\(18),
      R => '0'
    );
\addr_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][0]_i_1_n_0\,
      D => \addr_reg[0][24]_0\(2),
      Q => \^addr_reg[0]_3\(19),
      R => '0'
    );
\addr_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][0]_i_1_n_0\,
      D => \addr_reg[0][1]_0\,
      Q => \^addr_reg[0]_3\(1),
      R => '0'
    );
\addr_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][0]_i_1_n_0\,
      D => \addr_reg[0][24]_0\(3),
      Q => \^addr_reg[0]_3\(20),
      R => '0'
    );
\addr_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][0]_i_1_n_0\,
      D => \addr_reg[0][24]_0\(4),
      Q => \^addr_reg[0]_3\(21),
      R => '0'
    );
\addr_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][0]_i_1_n_0\,
      D => \addr_reg[0][24]_0\(5),
      Q => \^addr_reg[0]_3\(22),
      R => '0'
    );
\addr_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][0]_i_1_n_0\,
      D => \addr_reg[0][24]_0\(6),
      Q => \^addr_reg[0]_3\(23),
      R => '0'
    );
\addr_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][0]_i_1_n_0\,
      D => \addr_reg[0][24]_0\(7),
      Q => \^addr_reg[0]_3\(24),
      R => '0'
    );
\addr_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][0]_i_1_n_0\,
      D => \addr_reg[0][32]_0\(0),
      Q => \^addr_reg[0]_3\(25),
      R => '0'
    );
\addr_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][0]_i_1_n_0\,
      D => \addr_reg[0][32]_0\(1),
      Q => \^addr_reg[0]_3\(26),
      R => '0'
    );
\addr_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][0]_i_1_n_0\,
      D => \addr_reg[0][32]_0\(2),
      Q => \^addr_reg[0]_3\(27),
      R => '0'
    );
\addr_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][0]_i_1_n_0\,
      D => \addr_reg[0][32]_0\(3),
      Q => \^addr_reg[0]_3\(28),
      R => '0'
    );
\addr_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][0]_i_1_n_0\,
      D => \addr_reg[0][32]_0\(4),
      Q => \^addr_reg[0]_3\(29),
      R => '0'
    );
\addr_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][0]_i_1_n_0\,
      D => \addr_reg[0][2]_0\,
      Q => \^addr_reg[0]_3\(2),
      R => '0'
    );
\addr_reg[0][30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][0]_i_1_n_0\,
      D => \addr_reg[0][32]_0\(5),
      Q => \^addr_reg[0]_3\(30),
      R => '0'
    );
\addr_reg[0][31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][0]_i_1_n_0\,
      D => \addr_reg[0][32]_0\(6),
      Q => \^addr_reg[0]_3\(31),
      R => '0'
    );
\addr_reg[0][32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][0]_i_1_n_0\,
      D => \addr_reg[0][32]_0\(7),
      Q => \^addr_reg[0]_3\(32),
      R => '0'
    );
\addr_reg[0][33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][0]_i_1_n_0\,
      D => \addr_reg[0][40]_0\(0),
      Q => \^addr_reg[0]_3\(33),
      R => '0'
    );
\addr_reg[0][34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][0]_i_1_n_0\,
      D => \addr_reg[0][40]_0\(1),
      Q => \^addr_reg[0]_3\(34),
      R => '0'
    );
\addr_reg[0][35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][0]_i_1_n_0\,
      D => \addr_reg[0][40]_0\(2),
      Q => \^addr_reg[0]_3\(35),
      R => '0'
    );
\addr_reg[0][36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][0]_i_1_n_0\,
      D => \addr_reg[0][40]_0\(3),
      Q => \^addr_reg[0]_3\(36),
      R => '0'
    );
\addr_reg[0][37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][0]_i_1_n_0\,
      D => \addr_reg[0][40]_0\(4),
      Q => \^addr_reg[0]_3\(37),
      R => '0'
    );
\addr_reg[0][38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][0]_i_1_n_0\,
      D => \addr_reg[0][40]_0\(5),
      Q => \^addr_reg[0]_3\(38),
      R => '0'
    );
\addr_reg[0][39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][0]_i_1_n_0\,
      D => \addr_reg[0][40]_0\(6),
      Q => \^addr_reg[0]_3\(39),
      R => '0'
    );
\addr_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][0]_i_1_n_0\,
      D => \addr_reg[0][3]_0\,
      Q => \^addr_reg[0]_3\(3),
      R => '0'
    );
\addr_reg[0][40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][0]_i_1_n_0\,
      D => \addr_reg[0][40]_0\(7),
      Q => \^addr_reg[0]_3\(40),
      R => '0'
    );
\addr_reg[0][41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][0]_i_1_n_0\,
      D => \addr_reg[0][48]_0\(0),
      Q => \^addr_reg[0]_3\(41),
      R => '0'
    );
\addr_reg[0][42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][0]_i_1_n_0\,
      D => \addr_reg[0][48]_0\(1),
      Q => \^addr_reg[0]_3\(42),
      R => '0'
    );
\addr_reg[0][43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][0]_i_1_n_0\,
      D => \addr_reg[0][48]_0\(2),
      Q => \^addr_reg[0]_3\(43),
      R => '0'
    );
\addr_reg[0][44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][0]_i_1_n_0\,
      D => \addr_reg[0][48]_0\(3),
      Q => \^addr_reg[0]_3\(44),
      R => '0'
    );
\addr_reg[0][45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][0]_i_1_n_0\,
      D => \addr_reg[0][48]_0\(4),
      Q => \^addr_reg[0]_3\(45),
      R => '0'
    );
\addr_reg[0][46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][0]_i_1_n_0\,
      D => \addr_reg[0][48]_0\(5),
      Q => \^addr_reg[0]_3\(46),
      R => '0'
    );
\addr_reg[0][47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][0]_i_1_n_0\,
      D => \addr_reg[0][48]_0\(6),
      Q => \^addr_reg[0]_3\(47),
      R => '0'
    );
\addr_reg[0][48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][0]_i_1_n_0\,
      D => \addr_reg[0][48]_0\(7),
      Q => \^addr_reg[0]_3\(48),
      R => '0'
    );
\addr_reg[0][49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][0]_i_1_n_0\,
      D => \addr_reg[0][56]_0\(0),
      Q => \^addr_reg[0]_3\(49),
      R => '0'
    );
\addr_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][0]_i_1_n_0\,
      D => \addr_reg[0][4]_0\,
      Q => \^addr_reg[0]_3\(4),
      R => '0'
    );
\addr_reg[0][50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][0]_i_1_n_0\,
      D => \addr_reg[0][56]_0\(1),
      Q => \^addr_reg[0]_3\(50),
      R => '0'
    );
\addr_reg[0][51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][0]_i_1_n_0\,
      D => \addr_reg[0][56]_0\(2),
      Q => \^addr_reg[0]_3\(51),
      R => '0'
    );
\addr_reg[0][52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][0]_i_1_n_0\,
      D => \addr_reg[0][56]_0\(3),
      Q => \^addr_reg[0]_3\(52),
      R => '0'
    );
\addr_reg[0][53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][0]_i_1_n_0\,
      D => \addr_reg[0][56]_0\(4),
      Q => \^addr_reg[0]_3\(53),
      R => '0'
    );
\addr_reg[0][54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][0]_i_1_n_0\,
      D => \addr_reg[0][56]_0\(5),
      Q => \^addr_reg[0]_3\(54),
      R => '0'
    );
\addr_reg[0][55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][0]_i_1_n_0\,
      D => \addr_reg[0][56]_0\(6),
      Q => \^addr_reg[0]_3\(55),
      R => '0'
    );
\addr_reg[0][56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][0]_i_1_n_0\,
      D => \addr_reg[0][56]_0\(7),
      Q => \^addr_reg[0]_3\(56),
      R => '0'
    );
\addr_reg[0][57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][0]_i_1_n_0\,
      D => \addr_reg[0][63]_0\(0),
      Q => \^addr_reg[0]_3\(57),
      R => '0'
    );
\addr_reg[0][58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][0]_i_1_n_0\,
      D => \addr_reg[0][63]_0\(1),
      Q => \^addr_reg[0]_3\(58),
      R => '0'
    );
\addr_reg[0][59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][0]_i_1_n_0\,
      D => \addr_reg[0][63]_0\(2),
      Q => \^addr_reg[0]_3\(59),
      R => '0'
    );
\addr_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][0]_i_1_n_0\,
      D => \addr_reg[0][5]_0\,
      Q => \^addr_reg[0]_3\(5),
      R => '0'
    );
\addr_reg[0][60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][0]_i_1_n_0\,
      D => \addr_reg[0][63]_0\(3),
      Q => \^addr_reg[0]_3\(60),
      R => '0'
    );
\addr_reg[0][61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][0]_i_1_n_0\,
      D => \addr_reg[0][63]_0\(4),
      Q => \^addr_reg[0]_3\(61),
      R => '0'
    );
\addr_reg[0][62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][0]_i_1_n_0\,
      D => \addr_reg[0][63]_0\(5),
      Q => \^addr_reg[0]_3\(62),
      R => '0'
    );
\addr_reg[0][63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][0]_i_1_n_0\,
      D => \addr_reg[0][63]_0\(6),
      Q => \^addr_reg[0]_3\(63),
      R => '0'
    );
\addr_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][0]_i_1_n_0\,
      D => \addr_reg[0][6]_0\,
      Q => \^addr_reg[0]_3\(6),
      R => '0'
    );
\addr_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][0]_i_1_n_0\,
      D => \addr_reg[0][7]_0\,
      Q => \^addr_reg[0]_3\(7),
      R => '0'
    );
\addr_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][0]_i_1_n_0\,
      D => \addr_reg[0][8]_0\,
      Q => \^addr_reg[0]_3\(8),
      R => '0'
    );
\addr_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][0]_i_1_n_0\,
      D => O(0),
      Q => \^addr_reg[0]_3\(9),
      R => '0'
    );
\addr_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[1][0]_i_1_n_0\,
      D => \addr_reg[1][0]_0\,
      Q => \^addr_reg[1]_4\(0),
      R => '0'
    );
\addr_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[1][0]_i_1_n_0\,
      D => \addr_reg[1][16]_0\(1),
      Q => \^addr_reg[1]_4\(10),
      R => '0'
    );
\addr_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[1][0]_i_1_n_0\,
      D => \addr_reg[1][16]_0\(2),
      Q => \^addr_reg[1]_4\(11),
      R => '0'
    );
\addr_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[1][0]_i_1_n_0\,
      D => \addr_reg[1][16]_0\(3),
      Q => \^addr_reg[1]_4\(12),
      R => '0'
    );
\addr_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[1][0]_i_1_n_0\,
      D => \addr_reg[1][16]_0\(4),
      Q => \^addr_reg[1]_4\(13),
      R => '0'
    );
\addr_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[1][0]_i_1_n_0\,
      D => \addr_reg[1][16]_0\(5),
      Q => \^addr_reg[1]_4\(14),
      R => '0'
    );
\addr_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[1][0]_i_1_n_0\,
      D => \addr_reg[1][16]_0\(6),
      Q => \^addr_reg[1]_4\(15),
      R => '0'
    );
\addr_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[1][0]_i_1_n_0\,
      D => \addr_reg[1][16]_0\(7),
      Q => \^addr_reg[1]_4\(16),
      R => '0'
    );
\addr_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[1][0]_i_1_n_0\,
      D => \addr_reg[1][24]_0\(0),
      Q => \^addr_reg[1]_4\(17),
      R => '0'
    );
\addr_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[1][0]_i_1_n_0\,
      D => \addr_reg[1][24]_0\(1),
      Q => \^addr_reg[1]_4\(18),
      R => '0'
    );
\addr_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[1][0]_i_1_n_0\,
      D => \addr_reg[1][24]_0\(2),
      Q => \^addr_reg[1]_4\(19),
      R => '0'
    );
\addr_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[1][0]_i_1_n_0\,
      D => \addr_reg[1][1]_0\,
      Q => \^addr_reg[1]_4\(1),
      R => '0'
    );
\addr_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[1][0]_i_1_n_0\,
      D => \addr_reg[1][24]_0\(3),
      Q => \^addr_reg[1]_4\(20),
      R => '0'
    );
\addr_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[1][0]_i_1_n_0\,
      D => \addr_reg[1][24]_0\(4),
      Q => \^addr_reg[1]_4\(21),
      R => '0'
    );
\addr_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[1][0]_i_1_n_0\,
      D => \addr_reg[1][24]_0\(5),
      Q => \^addr_reg[1]_4\(22),
      R => '0'
    );
\addr_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[1][0]_i_1_n_0\,
      D => \addr_reg[1][24]_0\(6),
      Q => \^addr_reg[1]_4\(23),
      R => '0'
    );
\addr_reg[1][24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[1][0]_i_1_n_0\,
      D => \addr_reg[1][24]_0\(7),
      Q => \^addr_reg[1]_4\(24),
      R => '0'
    );
\addr_reg[1][25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[1][0]_i_1_n_0\,
      D => \addr_reg[1][32]_0\(0),
      Q => \^addr_reg[1]_4\(25),
      R => '0'
    );
\addr_reg[1][26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[1][0]_i_1_n_0\,
      D => \addr_reg[1][32]_0\(1),
      Q => \^addr_reg[1]_4\(26),
      R => '0'
    );
\addr_reg[1][27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[1][0]_i_1_n_0\,
      D => \addr_reg[1][32]_0\(2),
      Q => \^addr_reg[1]_4\(27),
      R => '0'
    );
\addr_reg[1][28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[1][0]_i_1_n_0\,
      D => \addr_reg[1][32]_0\(3),
      Q => \^addr_reg[1]_4\(28),
      R => '0'
    );
\addr_reg[1][29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[1][0]_i_1_n_0\,
      D => \addr_reg[1][32]_0\(4),
      Q => \^addr_reg[1]_4\(29),
      R => '0'
    );
\addr_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[1][0]_i_1_n_0\,
      D => \addr_reg[1][2]_0\,
      Q => \^addr_reg[1]_4\(2),
      R => '0'
    );
\addr_reg[1][30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[1][0]_i_1_n_0\,
      D => \addr_reg[1][32]_0\(5),
      Q => \^addr_reg[1]_4\(30),
      R => '0'
    );
\addr_reg[1][31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[1][0]_i_1_n_0\,
      D => \addr_reg[1][32]_0\(6),
      Q => \^addr_reg[1]_4\(31),
      R => '0'
    );
\addr_reg[1][32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[1][0]_i_1_n_0\,
      D => \addr_reg[1][32]_0\(7),
      Q => \^addr_reg[1]_4\(32),
      R => '0'
    );
\addr_reg[1][33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[1][0]_i_1_n_0\,
      D => \addr_reg[1][40]_0\(0),
      Q => \^addr_reg[1]_4\(33),
      R => '0'
    );
\addr_reg[1][34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[1][0]_i_1_n_0\,
      D => \addr_reg[1][40]_0\(1),
      Q => \^addr_reg[1]_4\(34),
      R => '0'
    );
\addr_reg[1][35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[1][0]_i_1_n_0\,
      D => \addr_reg[1][40]_0\(2),
      Q => \^addr_reg[1]_4\(35),
      R => '0'
    );
\addr_reg[1][36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[1][0]_i_1_n_0\,
      D => \addr_reg[1][40]_0\(3),
      Q => \^addr_reg[1]_4\(36),
      R => '0'
    );
\addr_reg[1][37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[1][0]_i_1_n_0\,
      D => \addr_reg[1][40]_0\(4),
      Q => \^addr_reg[1]_4\(37),
      R => '0'
    );
\addr_reg[1][38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[1][0]_i_1_n_0\,
      D => \addr_reg[1][40]_0\(5),
      Q => \^addr_reg[1]_4\(38),
      R => '0'
    );
\addr_reg[1][39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[1][0]_i_1_n_0\,
      D => \addr_reg[1][40]_0\(6),
      Q => \^addr_reg[1]_4\(39),
      R => '0'
    );
\addr_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[1][0]_i_1_n_0\,
      D => \addr_reg[1][3]_0\,
      Q => \^addr_reg[1]_4\(3),
      R => '0'
    );
\addr_reg[1][40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[1][0]_i_1_n_0\,
      D => \addr_reg[1][40]_0\(7),
      Q => \^addr_reg[1]_4\(40),
      R => '0'
    );
\addr_reg[1][41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[1][0]_i_1_n_0\,
      D => \addr_reg[1][48]_0\(0),
      Q => \^addr_reg[1]_4\(41),
      R => '0'
    );
\addr_reg[1][42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[1][0]_i_1_n_0\,
      D => \addr_reg[1][48]_0\(1),
      Q => \^addr_reg[1]_4\(42),
      R => '0'
    );
\addr_reg[1][43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[1][0]_i_1_n_0\,
      D => \addr_reg[1][48]_0\(2),
      Q => \^addr_reg[1]_4\(43),
      R => '0'
    );
\addr_reg[1][44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[1][0]_i_1_n_0\,
      D => \addr_reg[1][48]_0\(3),
      Q => \^addr_reg[1]_4\(44),
      R => '0'
    );
\addr_reg[1][45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[1][0]_i_1_n_0\,
      D => \addr_reg[1][48]_0\(4),
      Q => \^addr_reg[1]_4\(45),
      R => '0'
    );
\addr_reg[1][46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[1][0]_i_1_n_0\,
      D => \addr_reg[1][48]_0\(5),
      Q => \^addr_reg[1]_4\(46),
      R => '0'
    );
\addr_reg[1][47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[1][0]_i_1_n_0\,
      D => \addr_reg[1][48]_0\(6),
      Q => \^addr_reg[1]_4\(47),
      R => '0'
    );
\addr_reg[1][48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[1][0]_i_1_n_0\,
      D => \addr_reg[1][48]_0\(7),
      Q => \^addr_reg[1]_4\(48),
      R => '0'
    );
\addr_reg[1][49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[1][0]_i_1_n_0\,
      D => \addr_reg[1][56]_0\(0),
      Q => \^addr_reg[1]_4\(49),
      R => '0'
    );
\addr_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[1][0]_i_1_n_0\,
      D => \addr_reg[1][4]_0\,
      Q => \^addr_reg[1]_4\(4),
      R => '0'
    );
\addr_reg[1][50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[1][0]_i_1_n_0\,
      D => \addr_reg[1][56]_0\(1),
      Q => \^addr_reg[1]_4\(50),
      R => '0'
    );
\addr_reg[1][51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[1][0]_i_1_n_0\,
      D => \addr_reg[1][56]_0\(2),
      Q => \^addr_reg[1]_4\(51),
      R => '0'
    );
\addr_reg[1][52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[1][0]_i_1_n_0\,
      D => \addr_reg[1][56]_0\(3),
      Q => \^addr_reg[1]_4\(52),
      R => '0'
    );
\addr_reg[1][53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[1][0]_i_1_n_0\,
      D => \addr_reg[1][56]_0\(4),
      Q => \^addr_reg[1]_4\(53),
      R => '0'
    );
\addr_reg[1][54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[1][0]_i_1_n_0\,
      D => \addr_reg[1][56]_0\(5),
      Q => \^addr_reg[1]_4\(54),
      R => '0'
    );
\addr_reg[1][55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[1][0]_i_1_n_0\,
      D => \addr_reg[1][56]_0\(6),
      Q => \^addr_reg[1]_4\(55),
      R => '0'
    );
\addr_reg[1][56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[1][0]_i_1_n_0\,
      D => \addr_reg[1][56]_0\(7),
      Q => \^addr_reg[1]_4\(56),
      R => '0'
    );
\addr_reg[1][57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[1][0]_i_1_n_0\,
      D => \addr_reg[1][63]_0\(0),
      Q => \^addr_reg[1]_4\(57),
      R => '0'
    );
\addr_reg[1][58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[1][0]_i_1_n_0\,
      D => \addr_reg[1][63]_0\(1),
      Q => \^addr_reg[1]_4\(58),
      R => '0'
    );
\addr_reg[1][59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[1][0]_i_1_n_0\,
      D => \addr_reg[1][63]_0\(2),
      Q => \^addr_reg[1]_4\(59),
      R => '0'
    );
\addr_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[1][0]_i_1_n_0\,
      D => \addr_reg[1][5]_0\,
      Q => \^addr_reg[1]_4\(5),
      R => '0'
    );
\addr_reg[1][60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[1][0]_i_1_n_0\,
      D => \addr_reg[1][63]_0\(3),
      Q => \^addr_reg[1]_4\(60),
      R => '0'
    );
\addr_reg[1][61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[1][0]_i_1_n_0\,
      D => \addr_reg[1][63]_0\(4),
      Q => \^addr_reg[1]_4\(61),
      R => '0'
    );
\addr_reg[1][62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[1][0]_i_1_n_0\,
      D => \addr_reg[1][63]_0\(5),
      Q => \^addr_reg[1]_4\(62),
      R => '0'
    );
\addr_reg[1][63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[1][0]_i_1_n_0\,
      D => \addr_reg[1][63]_0\(6),
      Q => \^addr_reg[1]_4\(63),
      R => '0'
    );
\addr_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[1][0]_i_1_n_0\,
      D => \addr_reg[1][6]_0\,
      Q => \^addr_reg[1]_4\(6),
      R => '0'
    );
\addr_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[1][0]_i_1_n_0\,
      D => \addr_reg[1][7]_0\,
      Q => \^addr_reg[1]_4\(7),
      R => '0'
    );
\addr_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[1][0]_i_1_n_0\,
      D => \addr_reg[1][8]_0\,
      Q => \^addr_reg[1]_4\(8),
      R => '0'
    );
\addr_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[1][0]_i_1_n_0\,
      D => \addr_reg[1][16]_0\(0),
      Q => \^addr_reg[1]_4\(9),
      R => '0'
    );
ar_idle_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => inst_ar_transaction_cntr_n_8,
      Q => ar_idle,
      S => areset
    );
arvalid_r_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => ar_idle,
      I1 => prog_full(0),
      I2 => \^id_reg[0]_0\,
      I3 => prog_full(1),
      O => arvalid_r_i_2_n_0
    );
arvalid_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \inst_ar_to_r_transaction_cntr_n_0_[0]\,
      Q => \^arvalid_r_reg_0\,
      R => areset
    );
\final_burst_len_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \final_burst_len_reg[7]_0\(0),
      Q => final_burst_len(0),
      R => '0'
    );
\final_burst_len_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \final_burst_len_reg[7]_0\(1),
      Q => final_burst_len(1),
      R => '0'
    );
\final_burst_len_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \final_burst_len_reg[7]_0\(2),
      Q => final_burst_len(2),
      R => '0'
    );
\final_burst_len_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \final_burst_len_reg[7]_0\(3),
      Q => final_burst_len(3),
      R => '0'
    );
\final_burst_len_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \final_burst_len_reg[7]_0\(4),
      Q => final_burst_len(4),
      R => '0'
    );
\final_burst_len_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \final_burst_len_reg[7]_0\(5),
      Q => final_burst_len(5),
      R => '0'
    );
\final_burst_len_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \final_burst_len_reg[7]_0\(6),
      Q => final_burst_len(6),
      R => '0'
    );
\final_burst_len_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \final_burst_len_reg[7]_0\(7),
      Q => final_burst_len(7),
      R => '0'
    );
\id[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF6A"
    )
        port map (
      I0 => \^id_reg[0]_0\,
      I1 => m_axi_gmem_ARREADY,
      I2 => \^arvalid_r_reg_0\,
      I3 => start,
      O => \id[0]_i_1_n_0\
    );
\id_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \id[0]_i_1_n_0\,
      Q => \^id_reg[0]_0\,
      R => '0'
    );
\inst_ar_to_r_transaction_cntr[0]\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_ro_rtl_counter__parameterized0\
     port map (
      ap_clk => ap_clk,
      areset => areset,
      arvalid_r_reg => \^arvalid_r_reg_0\,
      arvalid_r_reg_0 => \^id_reg[0]_0\,
      arvalid_r_reg_1 => arvalid_r_i_2_n_0,
      arvalid_r_reg_2 => \inst_ar_to_r_transaction_cntr_n_0_[1]\,
      m_axi_gmem_ARREADY => m_axi_gmem_ARREADY,
      m_axi_gmem_ARREADY_0 => \inst_ar_to_r_transaction_cntr_n_0_[0]\,
      m_axi_gmem_RID(0) => m_axi_gmem_RID(0),
      m_axi_gmem_RLAST => m_axi_gmem_RLAST,
      m_axi_gmem_RVALID => m_axi_gmem_RVALID
    );
\inst_ar_to_r_transaction_cntr[1]\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_ro_rtl_counter__parameterized0_1\
     port map (
      ap_clk => ap_clk,
      areset => areset,
      \count_r_reg[1]_0\ => \^arvalid_r_reg_0\,
      \count_r_reg[1]_1\ => \^id_reg[0]_0\,
      is_zero_r_reg_0 => \inst_ar_to_r_transaction_cntr_n_0_[1]\,
      m_axi_gmem_ARREADY => m_axi_gmem_ARREADY,
      m_axi_gmem_RID(0) => m_axi_gmem_RID(0),
      m_axi_gmem_RLAST => m_axi_gmem_RLAST,
      m_axi_gmem_RVALID => m_axi_gmem_RVALID
    );
inst_ar_transaction_cntr: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_ro_rtl_counter_2
     port map (
      Q(23 downto 0) => num_transactions(23 downto 0),
      ap_clk => ap_clk,
      ar_idle => ar_idle,
      ar_idle_reg => \^arvalid_r_reg_0\,
      ar_idle_reg_0 => \^id_reg[0]_0\,
      areset => areset,
      m_axi_gmem_ARLEN(7 downto 0) => m_axi_gmem_ARLEN(7 downto 0),
      \m_axi_gmem_ARLEN[7]\(7 downto 0) => final_burst_len(7 downto 0),
      m_axi_gmem_ARREADY => m_axi_gmem_ARREADY,
      start => start,
      start_reg => inst_ar_transaction_cntr_n_8
    );
\m_axi_gmem_ARADDR[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^addr_reg[1]_4\(0),
      I1 => \^id_reg[0]_0\,
      I2 => \^addr_reg[0]_3\(0),
      O => m_axi_gmem_ARADDR(0)
    );
\m_axi_gmem_ARADDR[10]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^addr_reg[1]_4\(10),
      I1 => \^id_reg[0]_0\,
      I2 => \^addr_reg[0]_3\(10),
      O => m_axi_gmem_ARADDR(10)
    );
\m_axi_gmem_ARADDR[11]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^addr_reg[1]_4\(11),
      I1 => \^id_reg[0]_0\,
      I2 => \^addr_reg[0]_3\(11),
      O => m_axi_gmem_ARADDR(11)
    );
\m_axi_gmem_ARADDR[12]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^addr_reg[1]_4\(12),
      I1 => \^id_reg[0]_0\,
      I2 => \^addr_reg[0]_3\(12),
      O => m_axi_gmem_ARADDR(12)
    );
\m_axi_gmem_ARADDR[13]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^addr_reg[1]_4\(13),
      I1 => \^id_reg[0]_0\,
      I2 => \^addr_reg[0]_3\(13),
      O => m_axi_gmem_ARADDR(13)
    );
\m_axi_gmem_ARADDR[14]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^addr_reg[1]_4\(14),
      I1 => \^id_reg[0]_0\,
      I2 => \^addr_reg[0]_3\(14),
      O => m_axi_gmem_ARADDR(14)
    );
\m_axi_gmem_ARADDR[15]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^addr_reg[1]_4\(15),
      I1 => \^id_reg[0]_0\,
      I2 => \^addr_reg[0]_3\(15),
      O => m_axi_gmem_ARADDR(15)
    );
\m_axi_gmem_ARADDR[16]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^addr_reg[1]_4\(16),
      I1 => \^id_reg[0]_0\,
      I2 => \^addr_reg[0]_3\(16),
      O => m_axi_gmem_ARADDR(16)
    );
\m_axi_gmem_ARADDR[17]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^addr_reg[1]_4\(17),
      I1 => \^id_reg[0]_0\,
      I2 => \^addr_reg[0]_3\(17),
      O => m_axi_gmem_ARADDR(17)
    );
\m_axi_gmem_ARADDR[18]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^addr_reg[1]_4\(18),
      I1 => \^id_reg[0]_0\,
      I2 => \^addr_reg[0]_3\(18),
      O => m_axi_gmem_ARADDR(18)
    );
\m_axi_gmem_ARADDR[19]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^addr_reg[1]_4\(19),
      I1 => \^id_reg[0]_0\,
      I2 => \^addr_reg[0]_3\(19),
      O => m_axi_gmem_ARADDR(19)
    );
\m_axi_gmem_ARADDR[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^addr_reg[1]_4\(1),
      I1 => \^id_reg[0]_0\,
      I2 => \^addr_reg[0]_3\(1),
      O => m_axi_gmem_ARADDR(1)
    );
\m_axi_gmem_ARADDR[20]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^addr_reg[1]_4\(20),
      I1 => \^id_reg[0]_0\,
      I2 => \^addr_reg[0]_3\(20),
      O => m_axi_gmem_ARADDR(20)
    );
\m_axi_gmem_ARADDR[21]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^addr_reg[1]_4\(21),
      I1 => \^id_reg[0]_0\,
      I2 => \^addr_reg[0]_3\(21),
      O => m_axi_gmem_ARADDR(21)
    );
\m_axi_gmem_ARADDR[22]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^addr_reg[1]_4\(22),
      I1 => \^id_reg[0]_0\,
      I2 => \^addr_reg[0]_3\(22),
      O => m_axi_gmem_ARADDR(22)
    );
\m_axi_gmem_ARADDR[23]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^addr_reg[1]_4\(23),
      I1 => \^id_reg[0]_0\,
      I2 => \^addr_reg[0]_3\(23),
      O => m_axi_gmem_ARADDR(23)
    );
\m_axi_gmem_ARADDR[24]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^addr_reg[1]_4\(24),
      I1 => \^id_reg[0]_0\,
      I2 => \^addr_reg[0]_3\(24),
      O => m_axi_gmem_ARADDR(24)
    );
\m_axi_gmem_ARADDR[25]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^addr_reg[1]_4\(25),
      I1 => \^id_reg[0]_0\,
      I2 => \^addr_reg[0]_3\(25),
      O => m_axi_gmem_ARADDR(25)
    );
\m_axi_gmem_ARADDR[26]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^addr_reg[1]_4\(26),
      I1 => \^id_reg[0]_0\,
      I2 => \^addr_reg[0]_3\(26),
      O => m_axi_gmem_ARADDR(26)
    );
\m_axi_gmem_ARADDR[27]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^addr_reg[1]_4\(27),
      I1 => \^id_reg[0]_0\,
      I2 => \^addr_reg[0]_3\(27),
      O => m_axi_gmem_ARADDR(27)
    );
\m_axi_gmem_ARADDR[28]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^addr_reg[1]_4\(28),
      I1 => \^id_reg[0]_0\,
      I2 => \^addr_reg[0]_3\(28),
      O => m_axi_gmem_ARADDR(28)
    );
\m_axi_gmem_ARADDR[29]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^addr_reg[1]_4\(29),
      I1 => \^id_reg[0]_0\,
      I2 => \^addr_reg[0]_3\(29),
      O => m_axi_gmem_ARADDR(29)
    );
\m_axi_gmem_ARADDR[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^addr_reg[1]_4\(2),
      I1 => \^id_reg[0]_0\,
      I2 => \^addr_reg[0]_3\(2),
      O => m_axi_gmem_ARADDR(2)
    );
\m_axi_gmem_ARADDR[30]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^addr_reg[1]_4\(30),
      I1 => \^id_reg[0]_0\,
      I2 => \^addr_reg[0]_3\(30),
      O => m_axi_gmem_ARADDR(30)
    );
\m_axi_gmem_ARADDR[31]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^addr_reg[1]_4\(31),
      I1 => \^id_reg[0]_0\,
      I2 => \^addr_reg[0]_3\(31),
      O => m_axi_gmem_ARADDR(31)
    );
\m_axi_gmem_ARADDR[32]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^addr_reg[1]_4\(32),
      I1 => \^id_reg[0]_0\,
      I2 => \^addr_reg[0]_3\(32),
      O => m_axi_gmem_ARADDR(32)
    );
\m_axi_gmem_ARADDR[33]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^addr_reg[1]_4\(33),
      I1 => \^id_reg[0]_0\,
      I2 => \^addr_reg[0]_3\(33),
      O => m_axi_gmem_ARADDR(33)
    );
\m_axi_gmem_ARADDR[34]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^addr_reg[1]_4\(34),
      I1 => \^id_reg[0]_0\,
      I2 => \^addr_reg[0]_3\(34),
      O => m_axi_gmem_ARADDR(34)
    );
\m_axi_gmem_ARADDR[35]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^addr_reg[1]_4\(35),
      I1 => \^id_reg[0]_0\,
      I2 => \^addr_reg[0]_3\(35),
      O => m_axi_gmem_ARADDR(35)
    );
\m_axi_gmem_ARADDR[36]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^addr_reg[1]_4\(36),
      I1 => \^id_reg[0]_0\,
      I2 => \^addr_reg[0]_3\(36),
      O => m_axi_gmem_ARADDR(36)
    );
\m_axi_gmem_ARADDR[37]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^addr_reg[1]_4\(37),
      I1 => \^id_reg[0]_0\,
      I2 => \^addr_reg[0]_3\(37),
      O => m_axi_gmem_ARADDR(37)
    );
\m_axi_gmem_ARADDR[38]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^addr_reg[1]_4\(38),
      I1 => \^id_reg[0]_0\,
      I2 => \^addr_reg[0]_3\(38),
      O => m_axi_gmem_ARADDR(38)
    );
\m_axi_gmem_ARADDR[39]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^addr_reg[1]_4\(39),
      I1 => \^id_reg[0]_0\,
      I2 => \^addr_reg[0]_3\(39),
      O => m_axi_gmem_ARADDR(39)
    );
\m_axi_gmem_ARADDR[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^addr_reg[1]_4\(3),
      I1 => \^id_reg[0]_0\,
      I2 => \^addr_reg[0]_3\(3),
      O => m_axi_gmem_ARADDR(3)
    );
\m_axi_gmem_ARADDR[40]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^addr_reg[1]_4\(40),
      I1 => \^id_reg[0]_0\,
      I2 => \^addr_reg[0]_3\(40),
      O => m_axi_gmem_ARADDR(40)
    );
\m_axi_gmem_ARADDR[41]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^addr_reg[1]_4\(41),
      I1 => \^id_reg[0]_0\,
      I2 => \^addr_reg[0]_3\(41),
      O => m_axi_gmem_ARADDR(41)
    );
\m_axi_gmem_ARADDR[42]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^addr_reg[1]_4\(42),
      I1 => \^id_reg[0]_0\,
      I2 => \^addr_reg[0]_3\(42),
      O => m_axi_gmem_ARADDR(42)
    );
\m_axi_gmem_ARADDR[43]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^addr_reg[1]_4\(43),
      I1 => \^id_reg[0]_0\,
      I2 => \^addr_reg[0]_3\(43),
      O => m_axi_gmem_ARADDR(43)
    );
\m_axi_gmem_ARADDR[44]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^addr_reg[1]_4\(44),
      I1 => \^id_reg[0]_0\,
      I2 => \^addr_reg[0]_3\(44),
      O => m_axi_gmem_ARADDR(44)
    );
\m_axi_gmem_ARADDR[45]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^addr_reg[1]_4\(45),
      I1 => \^id_reg[0]_0\,
      I2 => \^addr_reg[0]_3\(45),
      O => m_axi_gmem_ARADDR(45)
    );
\m_axi_gmem_ARADDR[46]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^addr_reg[1]_4\(46),
      I1 => \^id_reg[0]_0\,
      I2 => \^addr_reg[0]_3\(46),
      O => m_axi_gmem_ARADDR(46)
    );
\m_axi_gmem_ARADDR[47]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^addr_reg[1]_4\(47),
      I1 => \^id_reg[0]_0\,
      I2 => \^addr_reg[0]_3\(47),
      O => m_axi_gmem_ARADDR(47)
    );
\m_axi_gmem_ARADDR[48]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^addr_reg[1]_4\(48),
      I1 => \^id_reg[0]_0\,
      I2 => \^addr_reg[0]_3\(48),
      O => m_axi_gmem_ARADDR(48)
    );
\m_axi_gmem_ARADDR[49]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^addr_reg[1]_4\(49),
      I1 => \^id_reg[0]_0\,
      I2 => \^addr_reg[0]_3\(49),
      O => m_axi_gmem_ARADDR(49)
    );
\m_axi_gmem_ARADDR[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^addr_reg[1]_4\(4),
      I1 => \^id_reg[0]_0\,
      I2 => \^addr_reg[0]_3\(4),
      O => m_axi_gmem_ARADDR(4)
    );
\m_axi_gmem_ARADDR[50]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^addr_reg[1]_4\(50),
      I1 => \^id_reg[0]_0\,
      I2 => \^addr_reg[0]_3\(50),
      O => m_axi_gmem_ARADDR(50)
    );
\m_axi_gmem_ARADDR[51]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^addr_reg[1]_4\(51),
      I1 => \^id_reg[0]_0\,
      I2 => \^addr_reg[0]_3\(51),
      O => m_axi_gmem_ARADDR(51)
    );
\m_axi_gmem_ARADDR[52]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^addr_reg[1]_4\(52),
      I1 => \^id_reg[0]_0\,
      I2 => \^addr_reg[0]_3\(52),
      O => m_axi_gmem_ARADDR(52)
    );
\m_axi_gmem_ARADDR[53]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^addr_reg[1]_4\(53),
      I1 => \^id_reg[0]_0\,
      I2 => \^addr_reg[0]_3\(53),
      O => m_axi_gmem_ARADDR(53)
    );
\m_axi_gmem_ARADDR[54]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^addr_reg[1]_4\(54),
      I1 => \^id_reg[0]_0\,
      I2 => \^addr_reg[0]_3\(54),
      O => m_axi_gmem_ARADDR(54)
    );
\m_axi_gmem_ARADDR[55]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^addr_reg[1]_4\(55),
      I1 => \^id_reg[0]_0\,
      I2 => \^addr_reg[0]_3\(55),
      O => m_axi_gmem_ARADDR(55)
    );
\m_axi_gmem_ARADDR[56]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^addr_reg[1]_4\(56),
      I1 => \^id_reg[0]_0\,
      I2 => \^addr_reg[0]_3\(56),
      O => m_axi_gmem_ARADDR(56)
    );
\m_axi_gmem_ARADDR[57]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^addr_reg[1]_4\(57),
      I1 => \^id_reg[0]_0\,
      I2 => \^addr_reg[0]_3\(57),
      O => m_axi_gmem_ARADDR(57)
    );
\m_axi_gmem_ARADDR[58]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^addr_reg[1]_4\(58),
      I1 => \^id_reg[0]_0\,
      I2 => \^addr_reg[0]_3\(58),
      O => m_axi_gmem_ARADDR(58)
    );
\m_axi_gmem_ARADDR[59]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^addr_reg[1]_4\(59),
      I1 => \^id_reg[0]_0\,
      I2 => \^addr_reg[0]_3\(59),
      O => m_axi_gmem_ARADDR(59)
    );
\m_axi_gmem_ARADDR[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^addr_reg[1]_4\(5),
      I1 => \^id_reg[0]_0\,
      I2 => \^addr_reg[0]_3\(5),
      O => m_axi_gmem_ARADDR(5)
    );
\m_axi_gmem_ARADDR[60]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^addr_reg[1]_4\(60),
      I1 => \^id_reg[0]_0\,
      I2 => \^addr_reg[0]_3\(60),
      O => m_axi_gmem_ARADDR(60)
    );
\m_axi_gmem_ARADDR[61]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^addr_reg[1]_4\(61),
      I1 => \^id_reg[0]_0\,
      I2 => \^addr_reg[0]_3\(61),
      O => m_axi_gmem_ARADDR(61)
    );
\m_axi_gmem_ARADDR[62]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^addr_reg[1]_4\(62),
      I1 => \^id_reg[0]_0\,
      I2 => \^addr_reg[0]_3\(62),
      O => m_axi_gmem_ARADDR(62)
    );
\m_axi_gmem_ARADDR[63]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^addr_reg[1]_4\(63),
      I1 => \^id_reg[0]_0\,
      I2 => \^addr_reg[0]_3\(63),
      O => m_axi_gmem_ARADDR(63)
    );
\m_axi_gmem_ARADDR[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^addr_reg[1]_4\(6),
      I1 => \^id_reg[0]_0\,
      I2 => \^addr_reg[0]_3\(6),
      O => m_axi_gmem_ARADDR(6)
    );
\m_axi_gmem_ARADDR[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^addr_reg[1]_4\(7),
      I1 => \^id_reg[0]_0\,
      I2 => \^addr_reg[0]_3\(7),
      O => m_axi_gmem_ARADDR(7)
    );
\m_axi_gmem_ARADDR[8]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^addr_reg[1]_4\(8),
      I1 => \^id_reg[0]_0\,
      I2 => \^addr_reg[0]_3\(8),
      O => m_axi_gmem_ARADDR(8)
    );
\m_axi_gmem_ARADDR[9]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^addr_reg[1]_4\(9),
      I1 => \^id_reg[0]_0\,
      I2 => \^addr_reg[0]_3\(9),
      O => m_axi_gmem_ARADDR(9)
    );
\num_transactions_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(0),
      Q => num_transactions(0),
      R => '0'
    );
\num_transactions_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(10),
      Q => num_transactions(10),
      R => '0'
    );
\num_transactions_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(11),
      Q => num_transactions(11),
      R => '0'
    );
\num_transactions_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(12),
      Q => num_transactions(12),
      R => '0'
    );
\num_transactions_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(13),
      Q => num_transactions(13),
      R => '0'
    );
\num_transactions_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(14),
      Q => num_transactions(14),
      R => '0'
    );
\num_transactions_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(15),
      Q => num_transactions(15),
      R => '0'
    );
\num_transactions_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(16),
      Q => num_transactions(16),
      R => '0'
    );
\num_transactions_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(17),
      Q => num_transactions(17),
      R => '0'
    );
\num_transactions_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(18),
      Q => num_transactions(18),
      R => '0'
    );
\num_transactions_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(19),
      Q => num_transactions(19),
      R => '0'
    );
\num_transactions_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(1),
      Q => num_transactions(1),
      R => '0'
    );
\num_transactions_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(20),
      Q => num_transactions(20),
      R => '0'
    );
\num_transactions_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(21),
      Q => num_transactions(21),
      R => '0'
    );
\num_transactions_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(22),
      Q => num_transactions(22),
      R => '0'
    );
\num_transactions_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(23),
      Q => num_transactions(23),
      R => '0'
    );
\num_transactions_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(2),
      Q => num_transactions(2),
      R => '0'
    );
\num_transactions_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(3),
      Q => num_transactions(3),
      R => '0'
    );
\num_transactions_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(4),
      Q => num_transactions(4),
      R => '0'
    );
\num_transactions_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(5),
      Q => num_transactions(5),
      R => '0'
    );
\num_transactions_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(6),
      Q => num_transactions(6),
      R => '0'
    );
\num_transactions_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(7),
      Q => num_transactions(7),
      R => '0'
    );
\num_transactions_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(8),
      Q => num_transactions(8),
      R => '0'
    );
\num_transactions_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(9),
      Q => num_transactions(9),
      R => '0'
    );
start_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_start_pulse,
      Q => start,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_ro_rtl_axi_write_master is
  port (
    m_axi_gmem_AWADDR : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_gmem_WLAST : out STD_LOGIC;
    is_zero_r_reg : out STD_LOGIC;
    awvalid_r_reg_0 : out STD_LOGIC;
    m_axi_gmem_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    wm_ctrl_start0 : out STD_LOGIC;
    m_axi_gmem_BVALID_0 : out STD_LOGIC;
    areset : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    wm_ctrl_start : in STD_LOGIC;
    m_axi_gmem_AWREADY : in STD_LOGIC;
    m_axi_gmem_BVALID : in STD_LOGIC;
    sent_mul : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 63 downto 0 );
    wm_ctrl_length : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_ro_rtl_axi_write_master;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_ro_rtl_axi_write_master is
  signal \addr[0][0]_i_1__0_n_0\ : STD_LOGIC;
  signal \addr[0][10]_i_1_n_0\ : STD_LOGIC;
  signal \addr[0][11]_i_1_n_0\ : STD_LOGIC;
  signal \addr[0][12]_i_1_n_0\ : STD_LOGIC;
  signal \addr[0][13]_i_1_n_0\ : STD_LOGIC;
  signal \addr[0][14]_i_1_n_0\ : STD_LOGIC;
  signal \addr[0][15]_i_1_n_0\ : STD_LOGIC;
  signal \addr[0][16]_i_1_n_0\ : STD_LOGIC;
  signal \addr[0][17]_i_1_n_0\ : STD_LOGIC;
  signal \addr[0][18]_i_1_n_0\ : STD_LOGIC;
  signal \addr[0][19]_i_1_n_0\ : STD_LOGIC;
  signal \addr[0][1]_i_1__0_n_0\ : STD_LOGIC;
  signal \addr[0][20]_i_1_n_0\ : STD_LOGIC;
  signal \addr[0][21]_i_1_n_0\ : STD_LOGIC;
  signal \addr[0][22]_i_1_n_0\ : STD_LOGIC;
  signal \addr[0][23]_i_1_n_0\ : STD_LOGIC;
  signal \addr[0][24]_i_1_n_0\ : STD_LOGIC;
  signal \addr[0][25]_i_1_n_0\ : STD_LOGIC;
  signal \addr[0][26]_i_1_n_0\ : STD_LOGIC;
  signal \addr[0][27]_i_1_n_0\ : STD_LOGIC;
  signal \addr[0][28]_i_1_n_0\ : STD_LOGIC;
  signal \addr[0][29]_i_1_n_0\ : STD_LOGIC;
  signal \addr[0][2]_i_1__0_n_0\ : STD_LOGIC;
  signal \addr[0][30]_i_1_n_0\ : STD_LOGIC;
  signal \addr[0][31]_i_1_n_0\ : STD_LOGIC;
  signal \addr[0][32]_i_1_n_0\ : STD_LOGIC;
  signal \addr[0][33]_i_1_n_0\ : STD_LOGIC;
  signal \addr[0][34]_i_1_n_0\ : STD_LOGIC;
  signal \addr[0][35]_i_1_n_0\ : STD_LOGIC;
  signal \addr[0][36]_i_1_n_0\ : STD_LOGIC;
  signal \addr[0][37]_i_1_n_0\ : STD_LOGIC;
  signal \addr[0][38]_i_1_n_0\ : STD_LOGIC;
  signal \addr[0][39]_i_1_n_0\ : STD_LOGIC;
  signal \addr[0][3]_i_1__0_n_0\ : STD_LOGIC;
  signal \addr[0][40]_i_1_n_0\ : STD_LOGIC;
  signal \addr[0][41]_i_1_n_0\ : STD_LOGIC;
  signal \addr[0][42]_i_1_n_0\ : STD_LOGIC;
  signal \addr[0][43]_i_1_n_0\ : STD_LOGIC;
  signal \addr[0][44]_i_1_n_0\ : STD_LOGIC;
  signal \addr[0][45]_i_1_n_0\ : STD_LOGIC;
  signal \addr[0][46]_i_1_n_0\ : STD_LOGIC;
  signal \addr[0][47]_i_1_n_0\ : STD_LOGIC;
  signal \addr[0][48]_i_1_n_0\ : STD_LOGIC;
  signal \addr[0][49]_i_1_n_0\ : STD_LOGIC;
  signal \addr[0][4]_i_1__0_n_0\ : STD_LOGIC;
  signal \addr[0][50]_i_1_n_0\ : STD_LOGIC;
  signal \addr[0][51]_i_1_n_0\ : STD_LOGIC;
  signal \addr[0][52]_i_1_n_0\ : STD_LOGIC;
  signal \addr[0][53]_i_1_n_0\ : STD_LOGIC;
  signal \addr[0][54]_i_1_n_0\ : STD_LOGIC;
  signal \addr[0][55]_i_1_n_0\ : STD_LOGIC;
  signal \addr[0][56]_i_1_n_0\ : STD_LOGIC;
  signal \addr[0][57]_i_1_n_0\ : STD_LOGIC;
  signal \addr[0][58]_i_1_n_0\ : STD_LOGIC;
  signal \addr[0][59]_i_1_n_0\ : STD_LOGIC;
  signal \addr[0][5]_i_1__0_n_0\ : STD_LOGIC;
  signal \addr[0][60]_i_1_n_0\ : STD_LOGIC;
  signal \addr[0][61]_i_1_n_0\ : STD_LOGIC;
  signal \addr[0][62]_i_1_n_0\ : STD_LOGIC;
  signal \addr[0][63]_i_1_n_0\ : STD_LOGIC;
  signal \addr[0][63]_i_2_n_0\ : STD_LOGIC;
  signal \addr[0][6]_i_1__0_n_0\ : STD_LOGIC;
  signal \addr[0][7]_i_1__0_n_0\ : STD_LOGIC;
  signal \addr[0][8]_i_1__0_n_0\ : STD_LOGIC;
  signal \addr[0][9]_i_1_n_0\ : STD_LOGIC;
  signal \^awvalid_r_reg_0\ : STD_LOGIC;
  signal final_burst_len : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal final_burst_len0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \final_burst_len[7]_i_2__0_n_0\ : STD_LOGIC;
  signal inst_aw_transaction_cntr_n_8 : STD_LOGIC;
  signal inst_aw_transaction_cntr_n_9 : STD_LOGIC;
  signal \inst_b_transaction_cntr_n_1_[1]\ : STD_LOGIC;
  signal \inst_w_to_aw_cntr_n_0_[1]\ : STD_LOGIC;
  signal \^m_axi_gmem_awaddr\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal num_transactions : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal num_transactions0 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \num_transactions1_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \num_transactions1_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \num_transactions1_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \num_transactions1_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \num_transactions1_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \num_transactions1_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \num_transactions1_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \num_transactions1_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \num_transactions1_carry__0_n_0\ : STD_LOGIC;
  signal \num_transactions1_carry__0_n_1\ : STD_LOGIC;
  signal \num_transactions1_carry__0_n_2\ : STD_LOGIC;
  signal \num_transactions1_carry__0_n_3\ : STD_LOGIC;
  signal \num_transactions1_carry__0_n_4\ : STD_LOGIC;
  signal \num_transactions1_carry__0_n_5\ : STD_LOGIC;
  signal \num_transactions1_carry__0_n_6\ : STD_LOGIC;
  signal \num_transactions1_carry__0_n_7\ : STD_LOGIC;
  signal \num_transactions1_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \num_transactions1_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \num_transactions1_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \num_transactions1_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \num_transactions1_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \num_transactions1_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \num_transactions1_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \num_transactions1_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \num_transactions1_carry__1_n_1\ : STD_LOGIC;
  signal \num_transactions1_carry__1_n_2\ : STD_LOGIC;
  signal \num_transactions1_carry__1_n_3\ : STD_LOGIC;
  signal \num_transactions1_carry__1_n_4\ : STD_LOGIC;
  signal \num_transactions1_carry__1_n_5\ : STD_LOGIC;
  signal \num_transactions1_carry__1_n_6\ : STD_LOGIC;
  signal \num_transactions1_carry__1_n_7\ : STD_LOGIC;
  signal num_transactions1_carry_i_1_n_0 : STD_LOGIC;
  signal num_transactions1_carry_i_2_n_0 : STD_LOGIC;
  signal num_transactions1_carry_i_3_n_0 : STD_LOGIC;
  signal num_transactions1_carry_i_4_n_0 : STD_LOGIC;
  signal num_transactions1_carry_i_5_n_0 : STD_LOGIC;
  signal num_transactions1_carry_i_6_n_0 : STD_LOGIC;
  signal num_transactions1_carry_i_7_n_0 : STD_LOGIC;
  signal num_transactions1_carry_i_8_n_0 : STD_LOGIC;
  signal num_transactions1_carry_n_0 : STD_LOGIC;
  signal num_transactions1_carry_n_1 : STD_LOGIC;
  signal num_transactions1_carry_n_2 : STD_LOGIC;
  signal num_transactions1_carry_n_3 : STD_LOGIC;
  signal num_transactions1_carry_n_4 : STD_LOGIC;
  signal num_transactions1_carry_n_5 : STD_LOGIC;
  signal num_transactions1_carry_n_6 : STD_LOGIC;
  signal num_transactions1_carry_n_7 : STD_LOGIC;
  signal \p_0_in0_carry__0_n_0\ : STD_LOGIC;
  signal \p_0_in0_carry__0_n_1\ : STD_LOGIC;
  signal \p_0_in0_carry__0_n_10\ : STD_LOGIC;
  signal \p_0_in0_carry__0_n_11\ : STD_LOGIC;
  signal \p_0_in0_carry__0_n_12\ : STD_LOGIC;
  signal \p_0_in0_carry__0_n_13\ : STD_LOGIC;
  signal \p_0_in0_carry__0_n_14\ : STD_LOGIC;
  signal \p_0_in0_carry__0_n_15\ : STD_LOGIC;
  signal \p_0_in0_carry__0_n_2\ : STD_LOGIC;
  signal \p_0_in0_carry__0_n_3\ : STD_LOGIC;
  signal \p_0_in0_carry__0_n_4\ : STD_LOGIC;
  signal \p_0_in0_carry__0_n_5\ : STD_LOGIC;
  signal \p_0_in0_carry__0_n_6\ : STD_LOGIC;
  signal \p_0_in0_carry__0_n_7\ : STD_LOGIC;
  signal \p_0_in0_carry__0_n_8\ : STD_LOGIC;
  signal \p_0_in0_carry__0_n_9\ : STD_LOGIC;
  signal \p_0_in0_carry__1_n_0\ : STD_LOGIC;
  signal \p_0_in0_carry__1_n_1\ : STD_LOGIC;
  signal \p_0_in0_carry__1_n_10\ : STD_LOGIC;
  signal \p_0_in0_carry__1_n_11\ : STD_LOGIC;
  signal \p_0_in0_carry__1_n_12\ : STD_LOGIC;
  signal \p_0_in0_carry__1_n_13\ : STD_LOGIC;
  signal \p_0_in0_carry__1_n_14\ : STD_LOGIC;
  signal \p_0_in0_carry__1_n_15\ : STD_LOGIC;
  signal \p_0_in0_carry__1_n_2\ : STD_LOGIC;
  signal \p_0_in0_carry__1_n_3\ : STD_LOGIC;
  signal \p_0_in0_carry__1_n_4\ : STD_LOGIC;
  signal \p_0_in0_carry__1_n_5\ : STD_LOGIC;
  signal \p_0_in0_carry__1_n_6\ : STD_LOGIC;
  signal \p_0_in0_carry__1_n_7\ : STD_LOGIC;
  signal \p_0_in0_carry__1_n_8\ : STD_LOGIC;
  signal \p_0_in0_carry__1_n_9\ : STD_LOGIC;
  signal \p_0_in0_carry__2_n_0\ : STD_LOGIC;
  signal \p_0_in0_carry__2_n_1\ : STD_LOGIC;
  signal \p_0_in0_carry__2_n_10\ : STD_LOGIC;
  signal \p_0_in0_carry__2_n_11\ : STD_LOGIC;
  signal \p_0_in0_carry__2_n_12\ : STD_LOGIC;
  signal \p_0_in0_carry__2_n_13\ : STD_LOGIC;
  signal \p_0_in0_carry__2_n_14\ : STD_LOGIC;
  signal \p_0_in0_carry__2_n_15\ : STD_LOGIC;
  signal \p_0_in0_carry__2_n_2\ : STD_LOGIC;
  signal \p_0_in0_carry__2_n_3\ : STD_LOGIC;
  signal \p_0_in0_carry__2_n_4\ : STD_LOGIC;
  signal \p_0_in0_carry__2_n_5\ : STD_LOGIC;
  signal \p_0_in0_carry__2_n_6\ : STD_LOGIC;
  signal \p_0_in0_carry__2_n_7\ : STD_LOGIC;
  signal \p_0_in0_carry__2_n_8\ : STD_LOGIC;
  signal \p_0_in0_carry__2_n_9\ : STD_LOGIC;
  signal \p_0_in0_carry__3_n_0\ : STD_LOGIC;
  signal \p_0_in0_carry__3_n_1\ : STD_LOGIC;
  signal \p_0_in0_carry__3_n_10\ : STD_LOGIC;
  signal \p_0_in0_carry__3_n_11\ : STD_LOGIC;
  signal \p_0_in0_carry__3_n_12\ : STD_LOGIC;
  signal \p_0_in0_carry__3_n_13\ : STD_LOGIC;
  signal \p_0_in0_carry__3_n_14\ : STD_LOGIC;
  signal \p_0_in0_carry__3_n_15\ : STD_LOGIC;
  signal \p_0_in0_carry__3_n_2\ : STD_LOGIC;
  signal \p_0_in0_carry__3_n_3\ : STD_LOGIC;
  signal \p_0_in0_carry__3_n_4\ : STD_LOGIC;
  signal \p_0_in0_carry__3_n_5\ : STD_LOGIC;
  signal \p_0_in0_carry__3_n_6\ : STD_LOGIC;
  signal \p_0_in0_carry__3_n_7\ : STD_LOGIC;
  signal \p_0_in0_carry__3_n_8\ : STD_LOGIC;
  signal \p_0_in0_carry__3_n_9\ : STD_LOGIC;
  signal \p_0_in0_carry__4_n_0\ : STD_LOGIC;
  signal \p_0_in0_carry__4_n_1\ : STD_LOGIC;
  signal \p_0_in0_carry__4_n_10\ : STD_LOGIC;
  signal \p_0_in0_carry__4_n_11\ : STD_LOGIC;
  signal \p_0_in0_carry__4_n_12\ : STD_LOGIC;
  signal \p_0_in0_carry__4_n_13\ : STD_LOGIC;
  signal \p_0_in0_carry__4_n_14\ : STD_LOGIC;
  signal \p_0_in0_carry__4_n_15\ : STD_LOGIC;
  signal \p_0_in0_carry__4_n_2\ : STD_LOGIC;
  signal \p_0_in0_carry__4_n_3\ : STD_LOGIC;
  signal \p_0_in0_carry__4_n_4\ : STD_LOGIC;
  signal \p_0_in0_carry__4_n_5\ : STD_LOGIC;
  signal \p_0_in0_carry__4_n_6\ : STD_LOGIC;
  signal \p_0_in0_carry__4_n_7\ : STD_LOGIC;
  signal \p_0_in0_carry__4_n_8\ : STD_LOGIC;
  signal \p_0_in0_carry__4_n_9\ : STD_LOGIC;
  signal \p_0_in0_carry__5_n_10\ : STD_LOGIC;
  signal \p_0_in0_carry__5_n_11\ : STD_LOGIC;
  signal \p_0_in0_carry__5_n_12\ : STD_LOGIC;
  signal \p_0_in0_carry__5_n_13\ : STD_LOGIC;
  signal \p_0_in0_carry__5_n_14\ : STD_LOGIC;
  signal \p_0_in0_carry__5_n_15\ : STD_LOGIC;
  signal \p_0_in0_carry__5_n_2\ : STD_LOGIC;
  signal \p_0_in0_carry__5_n_3\ : STD_LOGIC;
  signal \p_0_in0_carry__5_n_4\ : STD_LOGIC;
  signal \p_0_in0_carry__5_n_5\ : STD_LOGIC;
  signal \p_0_in0_carry__5_n_6\ : STD_LOGIC;
  signal \p_0_in0_carry__5_n_7\ : STD_LOGIC;
  signal \p_0_in0_carry__5_n_9\ : STD_LOGIC;
  signal p_0_in0_carry_i_1_n_0 : STD_LOGIC;
  signal p_0_in0_carry_n_0 : STD_LOGIC;
  signal p_0_in0_carry_n_1 : STD_LOGIC;
  signal p_0_in0_carry_n_10 : STD_LOGIC;
  signal p_0_in0_carry_n_11 : STD_LOGIC;
  signal p_0_in0_carry_n_12 : STD_LOGIC;
  signal p_0_in0_carry_n_13 : STD_LOGIC;
  signal p_0_in0_carry_n_14 : STD_LOGIC;
  signal p_0_in0_carry_n_15 : STD_LOGIC;
  signal p_0_in0_carry_n_2 : STD_LOGIC;
  signal p_0_in0_carry_n_3 : STD_LOGIC;
  signal p_0_in0_carry_n_4 : STD_LOGIC;
  signal p_0_in0_carry_n_5 : STD_LOGIC;
  signal p_0_in0_carry_n_6 : STD_LOGIC;
  signal p_0_in0_carry_n_7 : STD_LOGIC;
  signal p_0_in0_carry_n_8 : STD_LOGIC;
  signal p_0_in0_carry_n_9 : STD_LOGIC;
  signal start : STD_LOGIC;
  signal \NLW_num_transactions1_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_p_0_in0_carry__5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_p_0_in0_carry__5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \addr[0][0]_i_1__0\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \addr[0][10]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \addr[0][11]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \addr[0][12]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \addr[0][13]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \addr[0][14]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \addr[0][15]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \addr[0][16]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \addr[0][17]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \addr[0][18]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \addr[0][19]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \addr[0][1]_i_1__0\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \addr[0][20]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \addr[0][21]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \addr[0][22]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \addr[0][23]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \addr[0][24]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \addr[0][25]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \addr[0][26]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \addr[0][27]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \addr[0][28]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \addr[0][29]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \addr[0][2]_i_1__0\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \addr[0][30]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \addr[0][31]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \addr[0][32]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \addr[0][33]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \addr[0][34]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \addr[0][35]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \addr[0][36]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \addr[0][37]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \addr[0][38]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \addr[0][39]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \addr[0][3]_i_1__0\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \addr[0][40]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \addr[0][41]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \addr[0][42]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \addr[0][43]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \addr[0][44]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \addr[0][45]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \addr[0][46]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \addr[0][47]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \addr[0][48]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \addr[0][49]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \addr[0][4]_i_1__0\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \addr[0][50]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \addr[0][51]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \addr[0][52]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \addr[0][53]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \addr[0][54]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \addr[0][55]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \addr[0][56]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \addr[0][57]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \addr[0][58]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \addr[0][59]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \addr[0][5]_i_1__0\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \addr[0][60]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \addr[0][61]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \addr[0][62]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \addr[0][63]_i_2\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \addr[0][6]_i_1__0\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \addr[0][7]_i_1__0\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \addr[0][8]_i_1__0\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \addr[0][9]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \final_burst_len[1]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \final_burst_len[2]_i_1__0\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \final_burst_len[3]_i_1__0\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \final_burst_len[4]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \final_burst_len[6]_i_1__0\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \final_burst_len[7]_i_1__0\ : label is "soft_lutpair123";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of num_transactions1_carry : label is 35;
  attribute ADDER_THRESHOLD of \num_transactions1_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \num_transactions1_carry__1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of p_0_in0_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \p_0_in0_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \p_0_in0_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \p_0_in0_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \p_0_in0_carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \p_0_in0_carry__4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \p_0_in0_carry__5\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  awvalid_r_reg_0 <= \^awvalid_r_reg_0\;
  m_axi_gmem_AWADDR(63 downto 0) <= \^m_axi_gmem_awaddr\(63 downto 0);
\addr[0][0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(0),
      I1 => wm_ctrl_start,
      I2 => \^m_axi_gmem_awaddr\(0),
      O => \addr[0][0]_i_1__0_n_0\
    );
\addr[0][10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(10),
      I1 => wm_ctrl_start,
      I2 => p_0_in0_carry_n_14,
      O => \addr[0][10]_i_1_n_0\
    );
\addr[0][11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(11),
      I1 => wm_ctrl_start,
      I2 => p_0_in0_carry_n_13,
      O => \addr[0][11]_i_1_n_0\
    );
\addr[0][12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(12),
      I1 => wm_ctrl_start,
      I2 => p_0_in0_carry_n_12,
      O => \addr[0][12]_i_1_n_0\
    );
\addr[0][13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(13),
      I1 => wm_ctrl_start,
      I2 => p_0_in0_carry_n_11,
      O => \addr[0][13]_i_1_n_0\
    );
\addr[0][14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(14),
      I1 => wm_ctrl_start,
      I2 => p_0_in0_carry_n_10,
      O => \addr[0][14]_i_1_n_0\
    );
\addr[0][15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(15),
      I1 => wm_ctrl_start,
      I2 => p_0_in0_carry_n_9,
      O => \addr[0][15]_i_1_n_0\
    );
\addr[0][16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(16),
      I1 => wm_ctrl_start,
      I2 => p_0_in0_carry_n_8,
      O => \addr[0][16]_i_1_n_0\
    );
\addr[0][17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(17),
      I1 => wm_ctrl_start,
      I2 => \p_0_in0_carry__0_n_15\,
      O => \addr[0][17]_i_1_n_0\
    );
\addr[0][18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(18),
      I1 => wm_ctrl_start,
      I2 => \p_0_in0_carry__0_n_14\,
      O => \addr[0][18]_i_1_n_0\
    );
\addr[0][19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(19),
      I1 => wm_ctrl_start,
      I2 => \p_0_in0_carry__0_n_13\,
      O => \addr[0][19]_i_1_n_0\
    );
\addr[0][1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(1),
      I1 => wm_ctrl_start,
      I2 => \^m_axi_gmem_awaddr\(1),
      O => \addr[0][1]_i_1__0_n_0\
    );
\addr[0][20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(20),
      I1 => wm_ctrl_start,
      I2 => \p_0_in0_carry__0_n_12\,
      O => \addr[0][20]_i_1_n_0\
    );
\addr[0][21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(21),
      I1 => wm_ctrl_start,
      I2 => \p_0_in0_carry__0_n_11\,
      O => \addr[0][21]_i_1_n_0\
    );
\addr[0][22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(22),
      I1 => wm_ctrl_start,
      I2 => \p_0_in0_carry__0_n_10\,
      O => \addr[0][22]_i_1_n_0\
    );
\addr[0][23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(23),
      I1 => wm_ctrl_start,
      I2 => \p_0_in0_carry__0_n_9\,
      O => \addr[0][23]_i_1_n_0\
    );
\addr[0][24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(24),
      I1 => wm_ctrl_start,
      I2 => \p_0_in0_carry__0_n_8\,
      O => \addr[0][24]_i_1_n_0\
    );
\addr[0][25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(25),
      I1 => wm_ctrl_start,
      I2 => \p_0_in0_carry__1_n_15\,
      O => \addr[0][25]_i_1_n_0\
    );
\addr[0][26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(26),
      I1 => wm_ctrl_start,
      I2 => \p_0_in0_carry__1_n_14\,
      O => \addr[0][26]_i_1_n_0\
    );
\addr[0][27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(27),
      I1 => wm_ctrl_start,
      I2 => \p_0_in0_carry__1_n_13\,
      O => \addr[0][27]_i_1_n_0\
    );
\addr[0][28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(28),
      I1 => wm_ctrl_start,
      I2 => \p_0_in0_carry__1_n_12\,
      O => \addr[0][28]_i_1_n_0\
    );
\addr[0][29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(29),
      I1 => wm_ctrl_start,
      I2 => \p_0_in0_carry__1_n_11\,
      O => \addr[0][29]_i_1_n_0\
    );
\addr[0][2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(2),
      I1 => wm_ctrl_start,
      I2 => \^m_axi_gmem_awaddr\(2),
      O => \addr[0][2]_i_1__0_n_0\
    );
\addr[0][30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(30),
      I1 => wm_ctrl_start,
      I2 => \p_0_in0_carry__1_n_10\,
      O => \addr[0][30]_i_1_n_0\
    );
\addr[0][31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(31),
      I1 => wm_ctrl_start,
      I2 => \p_0_in0_carry__1_n_9\,
      O => \addr[0][31]_i_1_n_0\
    );
\addr[0][32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(32),
      I1 => wm_ctrl_start,
      I2 => \p_0_in0_carry__1_n_8\,
      O => \addr[0][32]_i_1_n_0\
    );
\addr[0][33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(33),
      I1 => wm_ctrl_start,
      I2 => \p_0_in0_carry__2_n_15\,
      O => \addr[0][33]_i_1_n_0\
    );
\addr[0][34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(34),
      I1 => wm_ctrl_start,
      I2 => \p_0_in0_carry__2_n_14\,
      O => \addr[0][34]_i_1_n_0\
    );
\addr[0][35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(35),
      I1 => wm_ctrl_start,
      I2 => \p_0_in0_carry__2_n_13\,
      O => \addr[0][35]_i_1_n_0\
    );
\addr[0][36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(36),
      I1 => wm_ctrl_start,
      I2 => \p_0_in0_carry__2_n_12\,
      O => \addr[0][36]_i_1_n_0\
    );
\addr[0][37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(37),
      I1 => wm_ctrl_start,
      I2 => \p_0_in0_carry__2_n_11\,
      O => \addr[0][37]_i_1_n_0\
    );
\addr[0][38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(38),
      I1 => wm_ctrl_start,
      I2 => \p_0_in0_carry__2_n_10\,
      O => \addr[0][38]_i_1_n_0\
    );
\addr[0][39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(39),
      I1 => wm_ctrl_start,
      I2 => \p_0_in0_carry__2_n_9\,
      O => \addr[0][39]_i_1_n_0\
    );
\addr[0][3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(3),
      I1 => wm_ctrl_start,
      I2 => \^m_axi_gmem_awaddr\(3),
      O => \addr[0][3]_i_1__0_n_0\
    );
\addr[0][40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(40),
      I1 => wm_ctrl_start,
      I2 => \p_0_in0_carry__2_n_8\,
      O => \addr[0][40]_i_1_n_0\
    );
\addr[0][41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(41),
      I1 => wm_ctrl_start,
      I2 => \p_0_in0_carry__3_n_15\,
      O => \addr[0][41]_i_1_n_0\
    );
\addr[0][42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(42),
      I1 => wm_ctrl_start,
      I2 => \p_0_in0_carry__3_n_14\,
      O => \addr[0][42]_i_1_n_0\
    );
\addr[0][43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(43),
      I1 => wm_ctrl_start,
      I2 => \p_0_in0_carry__3_n_13\,
      O => \addr[0][43]_i_1_n_0\
    );
\addr[0][44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(44),
      I1 => wm_ctrl_start,
      I2 => \p_0_in0_carry__3_n_12\,
      O => \addr[0][44]_i_1_n_0\
    );
\addr[0][45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(45),
      I1 => wm_ctrl_start,
      I2 => \p_0_in0_carry__3_n_11\,
      O => \addr[0][45]_i_1_n_0\
    );
\addr[0][46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(46),
      I1 => wm_ctrl_start,
      I2 => \p_0_in0_carry__3_n_10\,
      O => \addr[0][46]_i_1_n_0\
    );
\addr[0][47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(47),
      I1 => wm_ctrl_start,
      I2 => \p_0_in0_carry__3_n_9\,
      O => \addr[0][47]_i_1_n_0\
    );
\addr[0][48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(48),
      I1 => wm_ctrl_start,
      I2 => \p_0_in0_carry__3_n_8\,
      O => \addr[0][48]_i_1_n_0\
    );
\addr[0][49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(49),
      I1 => wm_ctrl_start,
      I2 => \p_0_in0_carry__4_n_15\,
      O => \addr[0][49]_i_1_n_0\
    );
\addr[0][4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(4),
      I1 => wm_ctrl_start,
      I2 => \^m_axi_gmem_awaddr\(4),
      O => \addr[0][4]_i_1__0_n_0\
    );
\addr[0][50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(50),
      I1 => wm_ctrl_start,
      I2 => \p_0_in0_carry__4_n_14\,
      O => \addr[0][50]_i_1_n_0\
    );
\addr[0][51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(51),
      I1 => wm_ctrl_start,
      I2 => \p_0_in0_carry__4_n_13\,
      O => \addr[0][51]_i_1_n_0\
    );
\addr[0][52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(52),
      I1 => wm_ctrl_start,
      I2 => \p_0_in0_carry__4_n_12\,
      O => \addr[0][52]_i_1_n_0\
    );
\addr[0][53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(53),
      I1 => wm_ctrl_start,
      I2 => \p_0_in0_carry__4_n_11\,
      O => \addr[0][53]_i_1_n_0\
    );
\addr[0][54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(54),
      I1 => wm_ctrl_start,
      I2 => \p_0_in0_carry__4_n_10\,
      O => \addr[0][54]_i_1_n_0\
    );
\addr[0][55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(55),
      I1 => wm_ctrl_start,
      I2 => \p_0_in0_carry__4_n_9\,
      O => \addr[0][55]_i_1_n_0\
    );
\addr[0][56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(56),
      I1 => wm_ctrl_start,
      I2 => \p_0_in0_carry__4_n_8\,
      O => \addr[0][56]_i_1_n_0\
    );
\addr[0][57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(57),
      I1 => wm_ctrl_start,
      I2 => \p_0_in0_carry__5_n_15\,
      O => \addr[0][57]_i_1_n_0\
    );
\addr[0][58]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(58),
      I1 => wm_ctrl_start,
      I2 => \p_0_in0_carry__5_n_14\,
      O => \addr[0][58]_i_1_n_0\
    );
\addr[0][59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(59),
      I1 => wm_ctrl_start,
      I2 => \p_0_in0_carry__5_n_13\,
      O => \addr[0][59]_i_1_n_0\
    );
\addr[0][5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(5),
      I1 => wm_ctrl_start,
      I2 => \^m_axi_gmem_awaddr\(5),
      O => \addr[0][5]_i_1__0_n_0\
    );
\addr[0][60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(60),
      I1 => wm_ctrl_start,
      I2 => \p_0_in0_carry__5_n_12\,
      O => \addr[0][60]_i_1_n_0\
    );
\addr[0][61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(61),
      I1 => wm_ctrl_start,
      I2 => \p_0_in0_carry__5_n_11\,
      O => \addr[0][61]_i_1_n_0\
    );
\addr[0][62]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(62),
      I1 => wm_ctrl_start,
      I2 => \p_0_in0_carry__5_n_10\,
      O => \addr[0][62]_i_1_n_0\
    );
\addr[0][63]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => wm_ctrl_start,
      I1 => m_axi_gmem_AWREADY,
      I2 => \^awvalid_r_reg_0\,
      O => \addr[0][63]_i_1_n_0\
    );
\addr[0][63]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(63),
      I1 => wm_ctrl_start,
      I2 => \p_0_in0_carry__5_n_9\,
      O => \addr[0][63]_i_2_n_0\
    );
\addr[0][6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(6),
      I1 => wm_ctrl_start,
      I2 => \^m_axi_gmem_awaddr\(6),
      O => \addr[0][6]_i_1__0_n_0\
    );
\addr[0][7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(7),
      I1 => wm_ctrl_start,
      I2 => \^m_axi_gmem_awaddr\(7),
      O => \addr[0][7]_i_1__0_n_0\
    );
\addr[0][8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(8),
      I1 => wm_ctrl_start,
      I2 => \^m_axi_gmem_awaddr\(8),
      O => \addr[0][8]_i_1__0_n_0\
    );
\addr[0][9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(9),
      I1 => wm_ctrl_start,
      I2 => p_0_in0_carry_n_15,
      O => \addr[0][9]_i_1_n_0\
    );
\addr_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][63]_i_1_n_0\,
      D => \addr[0][0]_i_1__0_n_0\,
      Q => \^m_axi_gmem_awaddr\(0),
      R => '0'
    );
\addr_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][63]_i_1_n_0\,
      D => \addr[0][10]_i_1_n_0\,
      Q => \^m_axi_gmem_awaddr\(10),
      R => '0'
    );
\addr_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][63]_i_1_n_0\,
      D => \addr[0][11]_i_1_n_0\,
      Q => \^m_axi_gmem_awaddr\(11),
      R => '0'
    );
\addr_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][63]_i_1_n_0\,
      D => \addr[0][12]_i_1_n_0\,
      Q => \^m_axi_gmem_awaddr\(12),
      R => '0'
    );
\addr_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][63]_i_1_n_0\,
      D => \addr[0][13]_i_1_n_0\,
      Q => \^m_axi_gmem_awaddr\(13),
      R => '0'
    );
\addr_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][63]_i_1_n_0\,
      D => \addr[0][14]_i_1_n_0\,
      Q => \^m_axi_gmem_awaddr\(14),
      R => '0'
    );
\addr_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][63]_i_1_n_0\,
      D => \addr[0][15]_i_1_n_0\,
      Q => \^m_axi_gmem_awaddr\(15),
      R => '0'
    );
\addr_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][63]_i_1_n_0\,
      D => \addr[0][16]_i_1_n_0\,
      Q => \^m_axi_gmem_awaddr\(16),
      R => '0'
    );
\addr_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][63]_i_1_n_0\,
      D => \addr[0][17]_i_1_n_0\,
      Q => \^m_axi_gmem_awaddr\(17),
      R => '0'
    );
\addr_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][63]_i_1_n_0\,
      D => \addr[0][18]_i_1_n_0\,
      Q => \^m_axi_gmem_awaddr\(18),
      R => '0'
    );
\addr_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][63]_i_1_n_0\,
      D => \addr[0][19]_i_1_n_0\,
      Q => \^m_axi_gmem_awaddr\(19),
      R => '0'
    );
\addr_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][63]_i_1_n_0\,
      D => \addr[0][1]_i_1__0_n_0\,
      Q => \^m_axi_gmem_awaddr\(1),
      R => '0'
    );
\addr_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][63]_i_1_n_0\,
      D => \addr[0][20]_i_1_n_0\,
      Q => \^m_axi_gmem_awaddr\(20),
      R => '0'
    );
\addr_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][63]_i_1_n_0\,
      D => \addr[0][21]_i_1_n_0\,
      Q => \^m_axi_gmem_awaddr\(21),
      R => '0'
    );
\addr_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][63]_i_1_n_0\,
      D => \addr[0][22]_i_1_n_0\,
      Q => \^m_axi_gmem_awaddr\(22),
      R => '0'
    );
\addr_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][63]_i_1_n_0\,
      D => \addr[0][23]_i_1_n_0\,
      Q => \^m_axi_gmem_awaddr\(23),
      R => '0'
    );
\addr_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][63]_i_1_n_0\,
      D => \addr[0][24]_i_1_n_0\,
      Q => \^m_axi_gmem_awaddr\(24),
      R => '0'
    );
\addr_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][63]_i_1_n_0\,
      D => \addr[0][25]_i_1_n_0\,
      Q => \^m_axi_gmem_awaddr\(25),
      R => '0'
    );
\addr_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][63]_i_1_n_0\,
      D => \addr[0][26]_i_1_n_0\,
      Q => \^m_axi_gmem_awaddr\(26),
      R => '0'
    );
\addr_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][63]_i_1_n_0\,
      D => \addr[0][27]_i_1_n_0\,
      Q => \^m_axi_gmem_awaddr\(27),
      R => '0'
    );
\addr_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][63]_i_1_n_0\,
      D => \addr[0][28]_i_1_n_0\,
      Q => \^m_axi_gmem_awaddr\(28),
      R => '0'
    );
\addr_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][63]_i_1_n_0\,
      D => \addr[0][29]_i_1_n_0\,
      Q => \^m_axi_gmem_awaddr\(29),
      R => '0'
    );
\addr_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][63]_i_1_n_0\,
      D => \addr[0][2]_i_1__0_n_0\,
      Q => \^m_axi_gmem_awaddr\(2),
      R => '0'
    );
\addr_reg[0][30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][63]_i_1_n_0\,
      D => \addr[0][30]_i_1_n_0\,
      Q => \^m_axi_gmem_awaddr\(30),
      R => '0'
    );
\addr_reg[0][31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][63]_i_1_n_0\,
      D => \addr[0][31]_i_1_n_0\,
      Q => \^m_axi_gmem_awaddr\(31),
      R => '0'
    );
\addr_reg[0][32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][63]_i_1_n_0\,
      D => \addr[0][32]_i_1_n_0\,
      Q => \^m_axi_gmem_awaddr\(32),
      R => '0'
    );
\addr_reg[0][33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][63]_i_1_n_0\,
      D => \addr[0][33]_i_1_n_0\,
      Q => \^m_axi_gmem_awaddr\(33),
      R => '0'
    );
\addr_reg[0][34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][63]_i_1_n_0\,
      D => \addr[0][34]_i_1_n_0\,
      Q => \^m_axi_gmem_awaddr\(34),
      R => '0'
    );
\addr_reg[0][35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][63]_i_1_n_0\,
      D => \addr[0][35]_i_1_n_0\,
      Q => \^m_axi_gmem_awaddr\(35),
      R => '0'
    );
\addr_reg[0][36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][63]_i_1_n_0\,
      D => \addr[0][36]_i_1_n_0\,
      Q => \^m_axi_gmem_awaddr\(36),
      R => '0'
    );
\addr_reg[0][37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][63]_i_1_n_0\,
      D => \addr[0][37]_i_1_n_0\,
      Q => \^m_axi_gmem_awaddr\(37),
      R => '0'
    );
\addr_reg[0][38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][63]_i_1_n_0\,
      D => \addr[0][38]_i_1_n_0\,
      Q => \^m_axi_gmem_awaddr\(38),
      R => '0'
    );
\addr_reg[0][39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][63]_i_1_n_0\,
      D => \addr[0][39]_i_1_n_0\,
      Q => \^m_axi_gmem_awaddr\(39),
      R => '0'
    );
\addr_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][63]_i_1_n_0\,
      D => \addr[0][3]_i_1__0_n_0\,
      Q => \^m_axi_gmem_awaddr\(3),
      R => '0'
    );
\addr_reg[0][40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][63]_i_1_n_0\,
      D => \addr[0][40]_i_1_n_0\,
      Q => \^m_axi_gmem_awaddr\(40),
      R => '0'
    );
\addr_reg[0][41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][63]_i_1_n_0\,
      D => \addr[0][41]_i_1_n_0\,
      Q => \^m_axi_gmem_awaddr\(41),
      R => '0'
    );
\addr_reg[0][42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][63]_i_1_n_0\,
      D => \addr[0][42]_i_1_n_0\,
      Q => \^m_axi_gmem_awaddr\(42),
      R => '0'
    );
\addr_reg[0][43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][63]_i_1_n_0\,
      D => \addr[0][43]_i_1_n_0\,
      Q => \^m_axi_gmem_awaddr\(43),
      R => '0'
    );
\addr_reg[0][44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][63]_i_1_n_0\,
      D => \addr[0][44]_i_1_n_0\,
      Q => \^m_axi_gmem_awaddr\(44),
      R => '0'
    );
\addr_reg[0][45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][63]_i_1_n_0\,
      D => \addr[0][45]_i_1_n_0\,
      Q => \^m_axi_gmem_awaddr\(45),
      R => '0'
    );
\addr_reg[0][46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][63]_i_1_n_0\,
      D => \addr[0][46]_i_1_n_0\,
      Q => \^m_axi_gmem_awaddr\(46),
      R => '0'
    );
\addr_reg[0][47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][63]_i_1_n_0\,
      D => \addr[0][47]_i_1_n_0\,
      Q => \^m_axi_gmem_awaddr\(47),
      R => '0'
    );
\addr_reg[0][48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][63]_i_1_n_0\,
      D => \addr[0][48]_i_1_n_0\,
      Q => \^m_axi_gmem_awaddr\(48),
      R => '0'
    );
\addr_reg[0][49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][63]_i_1_n_0\,
      D => \addr[0][49]_i_1_n_0\,
      Q => \^m_axi_gmem_awaddr\(49),
      R => '0'
    );
\addr_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][63]_i_1_n_0\,
      D => \addr[0][4]_i_1__0_n_0\,
      Q => \^m_axi_gmem_awaddr\(4),
      R => '0'
    );
\addr_reg[0][50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][63]_i_1_n_0\,
      D => \addr[0][50]_i_1_n_0\,
      Q => \^m_axi_gmem_awaddr\(50),
      R => '0'
    );
\addr_reg[0][51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][63]_i_1_n_0\,
      D => \addr[0][51]_i_1_n_0\,
      Q => \^m_axi_gmem_awaddr\(51),
      R => '0'
    );
\addr_reg[0][52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][63]_i_1_n_0\,
      D => \addr[0][52]_i_1_n_0\,
      Q => \^m_axi_gmem_awaddr\(52),
      R => '0'
    );
\addr_reg[0][53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][63]_i_1_n_0\,
      D => \addr[0][53]_i_1_n_0\,
      Q => \^m_axi_gmem_awaddr\(53),
      R => '0'
    );
\addr_reg[0][54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][63]_i_1_n_0\,
      D => \addr[0][54]_i_1_n_0\,
      Q => \^m_axi_gmem_awaddr\(54),
      R => '0'
    );
\addr_reg[0][55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][63]_i_1_n_0\,
      D => \addr[0][55]_i_1_n_0\,
      Q => \^m_axi_gmem_awaddr\(55),
      R => '0'
    );
\addr_reg[0][56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][63]_i_1_n_0\,
      D => \addr[0][56]_i_1_n_0\,
      Q => \^m_axi_gmem_awaddr\(56),
      R => '0'
    );
\addr_reg[0][57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][63]_i_1_n_0\,
      D => \addr[0][57]_i_1_n_0\,
      Q => \^m_axi_gmem_awaddr\(57),
      R => '0'
    );
\addr_reg[0][58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][63]_i_1_n_0\,
      D => \addr[0][58]_i_1_n_0\,
      Q => \^m_axi_gmem_awaddr\(58),
      R => '0'
    );
\addr_reg[0][59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][63]_i_1_n_0\,
      D => \addr[0][59]_i_1_n_0\,
      Q => \^m_axi_gmem_awaddr\(59),
      R => '0'
    );
\addr_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][63]_i_1_n_0\,
      D => \addr[0][5]_i_1__0_n_0\,
      Q => \^m_axi_gmem_awaddr\(5),
      R => '0'
    );
\addr_reg[0][60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][63]_i_1_n_0\,
      D => \addr[0][60]_i_1_n_0\,
      Q => \^m_axi_gmem_awaddr\(60),
      R => '0'
    );
\addr_reg[0][61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][63]_i_1_n_0\,
      D => \addr[0][61]_i_1_n_0\,
      Q => \^m_axi_gmem_awaddr\(61),
      R => '0'
    );
\addr_reg[0][62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][63]_i_1_n_0\,
      D => \addr[0][62]_i_1_n_0\,
      Q => \^m_axi_gmem_awaddr\(62),
      R => '0'
    );
\addr_reg[0][63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][63]_i_1_n_0\,
      D => \addr[0][63]_i_2_n_0\,
      Q => \^m_axi_gmem_awaddr\(63),
      R => '0'
    );
\addr_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][63]_i_1_n_0\,
      D => \addr[0][6]_i_1__0_n_0\,
      Q => \^m_axi_gmem_awaddr\(6),
      R => '0'
    );
\addr_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][63]_i_1_n_0\,
      D => \addr[0][7]_i_1__0_n_0\,
      Q => \^m_axi_gmem_awaddr\(7),
      R => '0'
    );
\addr_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][63]_i_1_n_0\,
      D => \addr[0][8]_i_1__0_n_0\,
      Q => \^m_axi_gmem_awaddr\(8),
      R => '0'
    );
\addr_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[0][63]_i_1_n_0\,
      D => \addr[0][9]_i_1_n_0\,
      Q => \^m_axi_gmem_awaddr\(9),
      R => '0'
    );
awvalid_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \inst_w_to_aw_cntr_n_0_[1]\,
      Q => \^awvalid_r_reg_0\,
      R => areset
    );
\final_burst_len[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wm_ctrl_length(0),
      O => final_burst_len0(0)
    );
\final_burst_len[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => wm_ctrl_length(1),
      I1 => wm_ctrl_length(0),
      O => final_burst_len0(1)
    );
\final_burst_len[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => wm_ctrl_length(2),
      I1 => wm_ctrl_length(0),
      I2 => wm_ctrl_length(1),
      O => final_burst_len0(2)
    );
\final_burst_len[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => wm_ctrl_length(3),
      I1 => wm_ctrl_length(1),
      I2 => wm_ctrl_length(0),
      I3 => wm_ctrl_length(2),
      O => final_burst_len0(3)
    );
\final_burst_len[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => wm_ctrl_length(4),
      I1 => wm_ctrl_length(2),
      I2 => wm_ctrl_length(0),
      I3 => wm_ctrl_length(1),
      I4 => wm_ctrl_length(3),
      O => final_burst_len0(4)
    );
\final_burst_len[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => wm_ctrl_length(5),
      I1 => wm_ctrl_length(3),
      I2 => wm_ctrl_length(1),
      I3 => wm_ctrl_length(0),
      I4 => wm_ctrl_length(2),
      I5 => wm_ctrl_length(4),
      O => final_burst_len0(5)
    );
\final_burst_len[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => wm_ctrl_length(6),
      I1 => \final_burst_len[7]_i_2__0_n_0\,
      O => final_burst_len0(6)
    );
\final_burst_len[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => wm_ctrl_length(6),
      I1 => \final_burst_len[7]_i_2__0_n_0\,
      I2 => wm_ctrl_length(7),
      O => final_burst_len0(7)
    );
\final_burst_len[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => wm_ctrl_length(4),
      I1 => wm_ctrl_length(2),
      I2 => wm_ctrl_length(0),
      I3 => wm_ctrl_length(1),
      I4 => wm_ctrl_length(3),
      I5 => wm_ctrl_length(5),
      O => \final_burst_len[7]_i_2__0_n_0\
    );
\final_burst_len_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => final_burst_len0(0),
      Q => final_burst_len(0),
      R => '0'
    );
\final_burst_len_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => final_burst_len0(1),
      Q => final_burst_len(1),
      R => '0'
    );
\final_burst_len_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => final_burst_len0(2),
      Q => final_burst_len(2),
      R => '0'
    );
\final_burst_len_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => final_burst_len0(3),
      Q => final_burst_len(3),
      R => '0'
    );
\final_burst_len_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => final_burst_len0(4),
      Q => final_burst_len(4),
      R => '0'
    );
\final_burst_len_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => final_burst_len0(5),
      Q => final_burst_len(5),
      R => '0'
    );
\final_burst_len_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => final_burst_len0(6),
      Q => final_burst_len(6),
      R => '0'
    );
\final_burst_len_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => final_burst_len0(7),
      Q => final_burst_len(7),
      R => '0'
    );
inst_aw_transaction_cntr: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_ro_rtl_counter
     port map (
      Q(23 downto 0) => num_transactions(23 downto 0),
      ap_clk => ap_clk,
      areset => areset,
      awvalid_r_reg => inst_aw_transaction_cntr_n_9,
      \count_r_reg[23]_0\ => \^awvalid_r_reg_0\,
      \count_r_reg[7]_0\ => \inst_b_transaction_cntr_n_1_[1]\,
      m_axi_gmem_AWLEN(7 downto 0) => m_axi_gmem_AWLEN(7 downto 0),
      \m_axi_gmem_AWLEN[7]\(7 downto 0) => final_burst_len(7 downto 0),
      m_axi_gmem_AWREADY => m_axi_gmem_AWREADY,
      \num_transactions_reg[15]\ => inst_aw_transaction_cntr_n_8,
      start => start
    );
\inst_b_transaction_cntr[1]\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_ro_rtl_counter_0
     port map (
      Q(23 downto 0) => num_transactions(23 downto 0),
      ap_clk => ap_clk,
      areset => areset,
      is_zero_r_reg_0 => is_zero_r_reg,
      is_zero_r_reg_1 => inst_aw_transaction_cntr_n_8,
      m_axi_gmem_BVALID => m_axi_gmem_BVALID,
      m_axi_gmem_BVALID_0 => m_axi_gmem_BVALID_0,
      sent_mul => sent_mul,
      start => start,
      start_reg => \inst_b_transaction_cntr_n_1_[1]\,
      wm_ctrl_start0 => wm_ctrl_start0
    );
inst_burst_cntr: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_ro_rtl_counter__parameterized1\
     port map (
      Q(7 downto 0) => final_burst_len(7 downto 0),
      ap_clk => ap_clk,
      areset => areset,
      is_zero_r_reg_0 => inst_aw_transaction_cntr_n_8,
      m_axi_gmem_WLAST => m_axi_gmem_WLAST
    );
\inst_w_to_aw_cntr[1]\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_ro_rtl_counter__parameterized2\
     port map (
      ap_clk => ap_clk,
      areset => areset,
      awvalid_r_reg => \^awvalid_r_reg_0\,
      is_zero_r_reg_0 => inst_aw_transaction_cntr_n_9,
      m_axi_gmem_AWREADY => m_axi_gmem_AWREADY,
      m_axi_gmem_AWREADY_0 => \inst_w_to_aw_cntr_n_0_[1]\
    );
num_transactions1_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => num_transactions1_carry_n_0,
      CO(6) => num_transactions1_carry_n_1,
      CO(5) => num_transactions1_carry_n_2,
      CO(4) => num_transactions1_carry_n_3,
      CO(3) => num_transactions1_carry_n_4,
      CO(2) => num_transactions1_carry_n_5,
      CO(1) => num_transactions1_carry_n_6,
      CO(0) => num_transactions1_carry_n_7,
      DI(7 downto 0) => wm_ctrl_length(15 downto 8),
      O(7 downto 0) => num_transactions0(7 downto 0),
      S(7) => num_transactions1_carry_i_1_n_0,
      S(6) => num_transactions1_carry_i_2_n_0,
      S(5) => num_transactions1_carry_i_3_n_0,
      S(4) => num_transactions1_carry_i_4_n_0,
      S(3) => num_transactions1_carry_i_5_n_0,
      S(2) => num_transactions1_carry_i_6_n_0,
      S(1) => num_transactions1_carry_i_7_n_0,
      S(0) => num_transactions1_carry_i_8_n_0
    );
\num_transactions1_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => num_transactions1_carry_n_0,
      CI_TOP => '0',
      CO(7) => \num_transactions1_carry__0_n_0\,
      CO(6) => \num_transactions1_carry__0_n_1\,
      CO(5) => \num_transactions1_carry__0_n_2\,
      CO(4) => \num_transactions1_carry__0_n_3\,
      CO(3) => \num_transactions1_carry__0_n_4\,
      CO(2) => \num_transactions1_carry__0_n_5\,
      CO(1) => \num_transactions1_carry__0_n_6\,
      CO(0) => \num_transactions1_carry__0_n_7\,
      DI(7 downto 0) => wm_ctrl_length(23 downto 16),
      O(7 downto 0) => num_transactions0(15 downto 8),
      S(7) => \num_transactions1_carry__0_i_1_n_0\,
      S(6) => \num_transactions1_carry__0_i_2_n_0\,
      S(5) => \num_transactions1_carry__0_i_3_n_0\,
      S(4) => \num_transactions1_carry__0_i_4_n_0\,
      S(3) => \num_transactions1_carry__0_i_5_n_0\,
      S(2) => \num_transactions1_carry__0_i_6_n_0\,
      S(1) => \num_transactions1_carry__0_i_7_n_0\,
      S(0) => \num_transactions1_carry__0_i_8_n_0\
    );
\num_transactions1_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wm_ctrl_length(23),
      O => \num_transactions1_carry__0_i_1_n_0\
    );
\num_transactions1_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wm_ctrl_length(22),
      O => \num_transactions1_carry__0_i_2_n_0\
    );
\num_transactions1_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wm_ctrl_length(21),
      O => \num_transactions1_carry__0_i_3_n_0\
    );
\num_transactions1_carry__0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wm_ctrl_length(20),
      O => \num_transactions1_carry__0_i_4_n_0\
    );
\num_transactions1_carry__0_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wm_ctrl_length(19),
      O => \num_transactions1_carry__0_i_5_n_0\
    );
\num_transactions1_carry__0_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wm_ctrl_length(18),
      O => \num_transactions1_carry__0_i_6_n_0\
    );
\num_transactions1_carry__0_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wm_ctrl_length(17),
      O => \num_transactions1_carry__0_i_7_n_0\
    );
\num_transactions1_carry__0_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wm_ctrl_length(16),
      O => \num_transactions1_carry__0_i_8_n_0\
    );
\num_transactions1_carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \num_transactions1_carry__0_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_num_transactions1_carry__1_CO_UNCONNECTED\(7),
      CO(6) => \num_transactions1_carry__1_n_1\,
      CO(5) => \num_transactions1_carry__1_n_2\,
      CO(4) => \num_transactions1_carry__1_n_3\,
      CO(3) => \num_transactions1_carry__1_n_4\,
      CO(2) => \num_transactions1_carry__1_n_5\,
      CO(1) => \num_transactions1_carry__1_n_6\,
      CO(0) => \num_transactions1_carry__1_n_7\,
      DI(7) => '0',
      DI(6 downto 0) => wm_ctrl_length(30 downto 24),
      O(7 downto 0) => num_transactions0(23 downto 16),
      S(7) => \num_transactions1_carry__1_i_1_n_0\,
      S(6) => \num_transactions1_carry__1_i_2_n_0\,
      S(5) => \num_transactions1_carry__1_i_3_n_0\,
      S(4) => \num_transactions1_carry__1_i_4_n_0\,
      S(3) => \num_transactions1_carry__1_i_5_n_0\,
      S(2) => \num_transactions1_carry__1_i_6_n_0\,
      S(1) => \num_transactions1_carry__1_i_7_n_0\,
      S(0) => \num_transactions1_carry__1_i_8_n_0\
    );
\num_transactions1_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wm_ctrl_length(31),
      O => \num_transactions1_carry__1_i_1_n_0\
    );
\num_transactions1_carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wm_ctrl_length(30),
      O => \num_transactions1_carry__1_i_2_n_0\
    );
\num_transactions1_carry__1_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wm_ctrl_length(29),
      O => \num_transactions1_carry__1_i_3_n_0\
    );
\num_transactions1_carry__1_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wm_ctrl_length(28),
      O => \num_transactions1_carry__1_i_4_n_0\
    );
\num_transactions1_carry__1_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wm_ctrl_length(27),
      O => \num_transactions1_carry__1_i_5_n_0\
    );
\num_transactions1_carry__1_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wm_ctrl_length(26),
      O => \num_transactions1_carry__1_i_6_n_0\
    );
\num_transactions1_carry__1_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wm_ctrl_length(25),
      O => \num_transactions1_carry__1_i_7_n_0\
    );
\num_transactions1_carry__1_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wm_ctrl_length(24),
      O => \num_transactions1_carry__1_i_8_n_0\
    );
num_transactions1_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wm_ctrl_length(15),
      O => num_transactions1_carry_i_1_n_0
    );
num_transactions1_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wm_ctrl_length(14),
      O => num_transactions1_carry_i_2_n_0
    );
num_transactions1_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wm_ctrl_length(13),
      O => num_transactions1_carry_i_3_n_0
    );
num_transactions1_carry_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wm_ctrl_length(12),
      O => num_transactions1_carry_i_4_n_0
    );
num_transactions1_carry_i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wm_ctrl_length(11),
      O => num_transactions1_carry_i_5_n_0
    );
num_transactions1_carry_i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wm_ctrl_length(10),
      O => num_transactions1_carry_i_6_n_0
    );
num_transactions1_carry_i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wm_ctrl_length(9),
      O => num_transactions1_carry_i_7_n_0
    );
num_transactions1_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5556"
    )
        port map (
      I0 => wm_ctrl_length(8),
      I1 => wm_ctrl_length(7),
      I2 => \final_burst_len[7]_i_2__0_n_0\,
      I3 => wm_ctrl_length(6),
      O => num_transactions1_carry_i_8_n_0
    );
\num_transactions_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => num_transactions0(0),
      Q => num_transactions(0),
      R => '0'
    );
\num_transactions_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => num_transactions0(10),
      Q => num_transactions(10),
      R => '0'
    );
\num_transactions_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => num_transactions0(11),
      Q => num_transactions(11),
      R => '0'
    );
\num_transactions_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => num_transactions0(12),
      Q => num_transactions(12),
      R => '0'
    );
\num_transactions_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => num_transactions0(13),
      Q => num_transactions(13),
      R => '0'
    );
\num_transactions_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => num_transactions0(14),
      Q => num_transactions(14),
      R => '0'
    );
\num_transactions_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => num_transactions0(15),
      Q => num_transactions(15),
      R => '0'
    );
\num_transactions_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => num_transactions0(16),
      Q => num_transactions(16),
      R => '0'
    );
\num_transactions_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => num_transactions0(17),
      Q => num_transactions(17),
      R => '0'
    );
\num_transactions_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => num_transactions0(18),
      Q => num_transactions(18),
      R => '0'
    );
\num_transactions_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => num_transactions0(19),
      Q => num_transactions(19),
      R => '0'
    );
\num_transactions_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => num_transactions0(1),
      Q => num_transactions(1),
      R => '0'
    );
\num_transactions_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => num_transactions0(20),
      Q => num_transactions(20),
      R => '0'
    );
\num_transactions_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => num_transactions0(21),
      Q => num_transactions(21),
      R => '0'
    );
\num_transactions_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => num_transactions0(22),
      Q => num_transactions(22),
      R => '0'
    );
\num_transactions_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => num_transactions0(23),
      Q => num_transactions(23),
      R => '0'
    );
\num_transactions_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => num_transactions0(2),
      Q => num_transactions(2),
      R => '0'
    );
\num_transactions_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => num_transactions0(3),
      Q => num_transactions(3),
      R => '0'
    );
\num_transactions_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => num_transactions0(4),
      Q => num_transactions(4),
      R => '0'
    );
\num_transactions_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => num_transactions0(5),
      Q => num_transactions(5),
      R => '0'
    );
\num_transactions_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => num_transactions0(6),
      Q => num_transactions(6),
      R => '0'
    );
\num_transactions_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => num_transactions0(7),
      Q => num_transactions(7),
      R => '0'
    );
\num_transactions_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => num_transactions0(8),
      Q => num_transactions(8),
      R => '0'
    );
\num_transactions_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => num_transactions0(9),
      Q => num_transactions(9),
      R => '0'
    );
p_0_in0_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => p_0_in0_carry_n_0,
      CO(6) => p_0_in0_carry_n_1,
      CO(5) => p_0_in0_carry_n_2,
      CO(4) => p_0_in0_carry_n_3,
      CO(3) => p_0_in0_carry_n_4,
      CO(2) => p_0_in0_carry_n_5,
      CO(1) => p_0_in0_carry_n_6,
      CO(0) => p_0_in0_carry_n_7,
      DI(7 downto 2) => B"000000",
      DI(1) => \^m_axi_gmem_awaddr\(10),
      DI(0) => '0',
      O(7) => p_0_in0_carry_n_8,
      O(6) => p_0_in0_carry_n_9,
      O(5) => p_0_in0_carry_n_10,
      O(4) => p_0_in0_carry_n_11,
      O(3) => p_0_in0_carry_n_12,
      O(2) => p_0_in0_carry_n_13,
      O(1) => p_0_in0_carry_n_14,
      O(0) => p_0_in0_carry_n_15,
      S(7 downto 2) => \^m_axi_gmem_awaddr\(16 downto 11),
      S(1) => p_0_in0_carry_i_1_n_0,
      S(0) => \^m_axi_gmem_awaddr\(9)
    );
\p_0_in0_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => p_0_in0_carry_n_0,
      CI_TOP => '0',
      CO(7) => \p_0_in0_carry__0_n_0\,
      CO(6) => \p_0_in0_carry__0_n_1\,
      CO(5) => \p_0_in0_carry__0_n_2\,
      CO(4) => \p_0_in0_carry__0_n_3\,
      CO(3) => \p_0_in0_carry__0_n_4\,
      CO(2) => \p_0_in0_carry__0_n_5\,
      CO(1) => \p_0_in0_carry__0_n_6\,
      CO(0) => \p_0_in0_carry__0_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \p_0_in0_carry__0_n_8\,
      O(6) => \p_0_in0_carry__0_n_9\,
      O(5) => \p_0_in0_carry__0_n_10\,
      O(4) => \p_0_in0_carry__0_n_11\,
      O(3) => \p_0_in0_carry__0_n_12\,
      O(2) => \p_0_in0_carry__0_n_13\,
      O(1) => \p_0_in0_carry__0_n_14\,
      O(0) => \p_0_in0_carry__0_n_15\,
      S(7 downto 0) => \^m_axi_gmem_awaddr\(24 downto 17)
    );
\p_0_in0_carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \p_0_in0_carry__0_n_0\,
      CI_TOP => '0',
      CO(7) => \p_0_in0_carry__1_n_0\,
      CO(6) => \p_0_in0_carry__1_n_1\,
      CO(5) => \p_0_in0_carry__1_n_2\,
      CO(4) => \p_0_in0_carry__1_n_3\,
      CO(3) => \p_0_in0_carry__1_n_4\,
      CO(2) => \p_0_in0_carry__1_n_5\,
      CO(1) => \p_0_in0_carry__1_n_6\,
      CO(0) => \p_0_in0_carry__1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \p_0_in0_carry__1_n_8\,
      O(6) => \p_0_in0_carry__1_n_9\,
      O(5) => \p_0_in0_carry__1_n_10\,
      O(4) => \p_0_in0_carry__1_n_11\,
      O(3) => \p_0_in0_carry__1_n_12\,
      O(2) => \p_0_in0_carry__1_n_13\,
      O(1) => \p_0_in0_carry__1_n_14\,
      O(0) => \p_0_in0_carry__1_n_15\,
      S(7 downto 0) => \^m_axi_gmem_awaddr\(32 downto 25)
    );
\p_0_in0_carry__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \p_0_in0_carry__1_n_0\,
      CI_TOP => '0',
      CO(7) => \p_0_in0_carry__2_n_0\,
      CO(6) => \p_0_in0_carry__2_n_1\,
      CO(5) => \p_0_in0_carry__2_n_2\,
      CO(4) => \p_0_in0_carry__2_n_3\,
      CO(3) => \p_0_in0_carry__2_n_4\,
      CO(2) => \p_0_in0_carry__2_n_5\,
      CO(1) => \p_0_in0_carry__2_n_6\,
      CO(0) => \p_0_in0_carry__2_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \p_0_in0_carry__2_n_8\,
      O(6) => \p_0_in0_carry__2_n_9\,
      O(5) => \p_0_in0_carry__2_n_10\,
      O(4) => \p_0_in0_carry__2_n_11\,
      O(3) => \p_0_in0_carry__2_n_12\,
      O(2) => \p_0_in0_carry__2_n_13\,
      O(1) => \p_0_in0_carry__2_n_14\,
      O(0) => \p_0_in0_carry__2_n_15\,
      S(7 downto 0) => \^m_axi_gmem_awaddr\(40 downto 33)
    );
\p_0_in0_carry__3\: unisim.vcomponents.CARRY8
     port map (
      CI => \p_0_in0_carry__2_n_0\,
      CI_TOP => '0',
      CO(7) => \p_0_in0_carry__3_n_0\,
      CO(6) => \p_0_in0_carry__3_n_1\,
      CO(5) => \p_0_in0_carry__3_n_2\,
      CO(4) => \p_0_in0_carry__3_n_3\,
      CO(3) => \p_0_in0_carry__3_n_4\,
      CO(2) => \p_0_in0_carry__3_n_5\,
      CO(1) => \p_0_in0_carry__3_n_6\,
      CO(0) => \p_0_in0_carry__3_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \p_0_in0_carry__3_n_8\,
      O(6) => \p_0_in0_carry__3_n_9\,
      O(5) => \p_0_in0_carry__3_n_10\,
      O(4) => \p_0_in0_carry__3_n_11\,
      O(3) => \p_0_in0_carry__3_n_12\,
      O(2) => \p_0_in0_carry__3_n_13\,
      O(1) => \p_0_in0_carry__3_n_14\,
      O(0) => \p_0_in0_carry__3_n_15\,
      S(7 downto 0) => \^m_axi_gmem_awaddr\(48 downto 41)
    );
\p_0_in0_carry__4\: unisim.vcomponents.CARRY8
     port map (
      CI => \p_0_in0_carry__3_n_0\,
      CI_TOP => '0',
      CO(7) => \p_0_in0_carry__4_n_0\,
      CO(6) => \p_0_in0_carry__4_n_1\,
      CO(5) => \p_0_in0_carry__4_n_2\,
      CO(4) => \p_0_in0_carry__4_n_3\,
      CO(3) => \p_0_in0_carry__4_n_4\,
      CO(2) => \p_0_in0_carry__4_n_5\,
      CO(1) => \p_0_in0_carry__4_n_6\,
      CO(0) => \p_0_in0_carry__4_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \p_0_in0_carry__4_n_8\,
      O(6) => \p_0_in0_carry__4_n_9\,
      O(5) => \p_0_in0_carry__4_n_10\,
      O(4) => \p_0_in0_carry__4_n_11\,
      O(3) => \p_0_in0_carry__4_n_12\,
      O(2) => \p_0_in0_carry__4_n_13\,
      O(1) => \p_0_in0_carry__4_n_14\,
      O(0) => \p_0_in0_carry__4_n_15\,
      S(7 downto 0) => \^m_axi_gmem_awaddr\(56 downto 49)
    );
\p_0_in0_carry__5\: unisim.vcomponents.CARRY8
     port map (
      CI => \p_0_in0_carry__4_n_0\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_p_0_in0_carry__5_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \p_0_in0_carry__5_n_2\,
      CO(4) => \p_0_in0_carry__5_n_3\,
      CO(3) => \p_0_in0_carry__5_n_4\,
      CO(2) => \p_0_in0_carry__5_n_5\,
      CO(1) => \p_0_in0_carry__5_n_6\,
      CO(0) => \p_0_in0_carry__5_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \NLW_p_0_in0_carry__5_O_UNCONNECTED\(7),
      O(6) => \p_0_in0_carry__5_n_9\,
      O(5) => \p_0_in0_carry__5_n_10\,
      O(4) => \p_0_in0_carry__5_n_11\,
      O(3) => \p_0_in0_carry__5_n_12\,
      O(2) => \p_0_in0_carry__5_n_13\,
      O(1) => \p_0_in0_carry__5_n_14\,
      O(0) => \p_0_in0_carry__5_n_15\,
      S(7) => '0',
      S(6 downto 0) => \^m_axi_gmem_awaddr\(63 downto 57)
    );
p_0_in0_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^m_axi_gmem_awaddr\(10),
      O => p_0_in0_carry_i_1_n_0
    );
start_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => wm_ctrl_start,
      Q => start,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ro_sensor is
  port (
    aclk : in STD_LOGIC;
    areset : in STD_LOGIC;
    s_tvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    \s_tdata[0]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_tready : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_tvalid : out STD_LOGIC;
    m_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_tready : in STD_LOGIC
  );
  attribute CLOCKS_PER_BIT : integer;
  attribute CLOCKS_PER_BIT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ro_sensor : entity is 8388608;
  attribute CONTINUE_MEASURE : string;
  attribute CONTINUE_MEASURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ro_sensor : entity is "3'b010";
  attribute COUNTER_BIT : integer;
  attribute COUNTER_BIT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ro_sensor : entity is 32;
  attribute C_DATA_WIDTH : integer;
  attribute C_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ro_sensor : entity is 32;
  attribute C_NUM_CHANNELS_RO : integer;
  attribute C_NUM_CHANNELS_RO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ro_sensor : entity is 1;
  attribute IDLE : string;
  attribute IDLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ro_sensor : entity is "3'b000";
  attribute ROMEASURE : string;
  attribute ROMEASURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ro_sensor : entity is "3'b001";
  attribute RO_TYPE : integer;
  attribute RO_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ro_sensor : entity is 1;
  attribute STAGES : integer;
  attribute STAGES of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ro_sensor : entity is 2;
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ro_sensor;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ro_sensor is
  signal counter_clk : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal counter_clk0 : STD_LOGIC;
  signal \counter_clk[0]_i_1_n_0\ : STD_LOGIC;
  signal \counter_clk[23]_i_3_n_0\ : STD_LOGIC;
  signal \counter_clk[23]_i_4_n_0\ : STD_LOGIC;
  signal \counter_clk[23]_i_5_n_0\ : STD_LOGIC;
  signal \counter_clk_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \counter_clk_reg[16]_i_2_n_1\ : STD_LOGIC;
  signal \counter_clk_reg[16]_i_2_n_10\ : STD_LOGIC;
  signal \counter_clk_reg[16]_i_2_n_11\ : STD_LOGIC;
  signal \counter_clk_reg[16]_i_2_n_12\ : STD_LOGIC;
  signal \counter_clk_reg[16]_i_2_n_13\ : STD_LOGIC;
  signal \counter_clk_reg[16]_i_2_n_14\ : STD_LOGIC;
  signal \counter_clk_reg[16]_i_2_n_15\ : STD_LOGIC;
  signal \counter_clk_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \counter_clk_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \counter_clk_reg[16]_i_2_n_4\ : STD_LOGIC;
  signal \counter_clk_reg[16]_i_2_n_5\ : STD_LOGIC;
  signal \counter_clk_reg[16]_i_2_n_6\ : STD_LOGIC;
  signal \counter_clk_reg[16]_i_2_n_7\ : STD_LOGIC;
  signal \counter_clk_reg[16]_i_2_n_8\ : STD_LOGIC;
  signal \counter_clk_reg[16]_i_2_n_9\ : STD_LOGIC;
  signal \counter_clk_reg[23]_i_6_n_10\ : STD_LOGIC;
  signal \counter_clk_reg[23]_i_6_n_11\ : STD_LOGIC;
  signal \counter_clk_reg[23]_i_6_n_12\ : STD_LOGIC;
  signal \counter_clk_reg[23]_i_6_n_13\ : STD_LOGIC;
  signal \counter_clk_reg[23]_i_6_n_14\ : STD_LOGIC;
  signal \counter_clk_reg[23]_i_6_n_15\ : STD_LOGIC;
  signal \counter_clk_reg[23]_i_6_n_2\ : STD_LOGIC;
  signal \counter_clk_reg[23]_i_6_n_3\ : STD_LOGIC;
  signal \counter_clk_reg[23]_i_6_n_4\ : STD_LOGIC;
  signal \counter_clk_reg[23]_i_6_n_5\ : STD_LOGIC;
  signal \counter_clk_reg[23]_i_6_n_6\ : STD_LOGIC;
  signal \counter_clk_reg[23]_i_6_n_7\ : STD_LOGIC;
  signal \counter_clk_reg[23]_i_6_n_9\ : STD_LOGIC;
  signal \counter_clk_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \counter_clk_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \counter_clk_reg[8]_i_2_n_10\ : STD_LOGIC;
  signal \counter_clk_reg[8]_i_2_n_11\ : STD_LOGIC;
  signal \counter_clk_reg[8]_i_2_n_12\ : STD_LOGIC;
  signal \counter_clk_reg[8]_i_2_n_13\ : STD_LOGIC;
  signal \counter_clk_reg[8]_i_2_n_14\ : STD_LOGIC;
  signal \counter_clk_reg[8]_i_2_n_15\ : STD_LOGIC;
  signal \counter_clk_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \counter_clk_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \counter_clk_reg[8]_i_2_n_4\ : STD_LOGIC;
  signal \counter_clk_reg[8]_i_2_n_5\ : STD_LOGIC;
  signal \counter_clk_reg[8]_i_2_n_6\ : STD_LOGIC;
  signal \counter_clk_reg[8]_i_2_n_7\ : STD_LOGIC;
  signal \counter_clk_reg[8]_i_2_n_8\ : STD_LOGIC;
  signal \counter_clk_reg[8]_i_2_n_9\ : STD_LOGIC;
  signal m_tdata_reg : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \p_1_in__0\ : STD_LOGIC_VECTOR ( 23 downto 1 );
  signal ro_counter_count : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ro_counter_count : signal is std.standard.true;
  signal ro_counter_reset : STD_LOGIC;
  attribute DONT_TOUCH of ro_counter_reset : signal is std.standard.true;
  signal ro_counter_reset_i_1_n_0 : STD_LOGIC;
  signal ro_out : STD_LOGIC;
  signal \^s_tvalid\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal state : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute DONT_TOUCH of state : signal is std.standard.true;
  signal \state[0]_i_10_n_0\ : STD_LOGIC;
  signal \state[0]_i_11_n_0\ : STD_LOGIC;
  signal \state[0]_i_2_n_0\ : STD_LOGIC;
  signal \state[0]_i_3_n_0\ : STD_LOGIC;
  signal \state[0]_i_4_n_0\ : STD_LOGIC;
  signal \state[0]_i_5_n_0\ : STD_LOGIC;
  signal \state[0]_i_6_n_0\ : STD_LOGIC;
  signal \state[0]_i_7_n_0\ : STD_LOGIC;
  signal \state[0]_i_8_n_0\ : STD_LOGIC;
  signal \state[0]_i_9_n_0\ : STD_LOGIC;
  signal \NLW_counter_clk_reg[23]_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_counter_clk_reg[23]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute COUNTER_BIT of counter_RO : label is 32;
  attribute DONT_TOUCH of counter_RO : label is std.standard.true;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \counter_clk[23]_i_3\ : label is "soft_lutpair0";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \counter_clk_reg[16]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \counter_clk_reg[23]_i_6\ : label is 35;
  attribute ADDER_THRESHOLD of \counter_clk_reg[8]_i_2\ : label is 35;
  attribute DONT_TOUCH of ro_INST : label is std.standard.true;
  attribute LAST : integer;
  attribute LAST of ro_INST : label is 3;
  attribute RO_TYPE of ro_INST : label is 2;
  attribute STAGES of ro_INST : label is 2;
  attribute DONT_TOUCH of ro_counter_reset_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ro_counter_reset_reg : label is "yes";
  attribute SOFT_HLUTNM of \state[0]_i_9\ : label is "soft_lutpair0";
  attribute DONT_TOUCH of \state_reg[0]\ : label is std.standard.true;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \state_reg[0]\ : label is "IDLE:000,ROMEASURE:001,CONTINUE_MEASURE:010";
  attribute KEEP of \state_reg[0]\ : label is "yes";
  attribute DONT_TOUCH of \state_reg[1]\ : label is std.standard.true;
  attribute FSM_ENCODED_STATES of \state_reg[1]\ : label is "IDLE:000,ROMEASURE:001,CONTINUE_MEASURE:010";
  attribute KEEP of \state_reg[1]\ : label is "yes";
  attribute DONT_TOUCH of \state_reg[2]\ : label is std.standard.true;
  attribute FSM_ENCODED_STATES of \state_reg[2]\ : label is "IDLE:000,ROMEASURE:001,CONTINUE_MEASURE:010";
  attribute KEEP of \state_reg[2]\ : label is "yes";
begin
  \^s_tvalid\(0) <= s_tvalid(0);
  m_tvalid <= \^s_tvalid\(0);
counter_RO: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_counter
     port map (
      count(31 downto 0) => ro_counter_count(31 downto 0),
      reset => ro_counter_reset,
      tick => ro_out
    );
\counter_clk[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state(0),
      I1 => counter_clk(0),
      O => \counter_clk[0]_i_1_n_0\
    );
\counter_clk[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \counter_clk_reg[16]_i_2_n_14\,
      O => \p_1_in__0\(10)
    );
\counter_clk[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \counter_clk_reg[16]_i_2_n_13\,
      O => \p_1_in__0\(11)
    );
\counter_clk[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \counter_clk_reg[16]_i_2_n_12\,
      O => \p_1_in__0\(12)
    );
\counter_clk[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \counter_clk_reg[16]_i_2_n_11\,
      O => \p_1_in__0\(13)
    );
\counter_clk[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \counter_clk_reg[16]_i_2_n_10\,
      O => \p_1_in__0\(14)
    );
\counter_clk[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \counter_clk_reg[16]_i_2_n_9\,
      O => \p_1_in__0\(15)
    );
\counter_clk[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \counter_clk_reg[16]_i_2_n_8\,
      O => \p_1_in__0\(16)
    );
\counter_clk[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \counter_clk_reg[23]_i_6_n_15\,
      O => \p_1_in__0\(17)
    );
\counter_clk[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \counter_clk_reg[23]_i_6_n_14\,
      O => \p_1_in__0\(18)
    );
\counter_clk[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \counter_clk_reg[23]_i_6_n_13\,
      O => \p_1_in__0\(19)
    );
\counter_clk[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \counter_clk_reg[8]_i_2_n_15\,
      O => \p_1_in__0\(1)
    );
\counter_clk[20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \counter_clk_reg[23]_i_6_n_12\,
      O => \p_1_in__0\(20)
    );
\counter_clk[21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \counter_clk_reg[23]_i_6_n_11\,
      O => \p_1_in__0\(21)
    );
\counter_clk[22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \counter_clk_reg[23]_i_6_n_10\,
      O => \p_1_in__0\(22)
    );
\counter_clk[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555500000004"
    )
        port map (
      I0 => state(2),
      I1 => \s_tdata[0]\(0),
      I2 => \counter_clk[23]_i_3_n_0\,
      I3 => \counter_clk[23]_i_4_n_0\,
      I4 => \state[0]_i_2_n_0\,
      I5 => \counter_clk[23]_i_5_n_0\,
      O => counter_clk0
    );
\counter_clk[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \counter_clk_reg[23]_i_6_n_9\,
      O => \p_1_in__0\(23)
    );
\counter_clk[23]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \s_tdata[0]\(13),
      I1 => \s_tdata[0]\(12),
      I2 => \s_tdata[0]\(15),
      I3 => \s_tdata[0]\(14),
      I4 => \state[0]_i_8_n_0\,
      O => \counter_clk[23]_i_3_n_0\
    );
\counter_clk[23]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \state[0]_i_11_n_0\,
      I1 => \s_tdata[0]\(1),
      I2 => state(0),
      I3 => \s_tdata[0]\(3),
      I4 => \s_tdata[0]\(2),
      O => \counter_clk[23]_i_4_n_0\
    );
\counter_clk[23]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1A"
    )
        port map (
      I0 => state(1),
      I1 => counter_clk(23),
      I2 => state(0),
      O => \counter_clk[23]_i_5_n_0\
    );
\counter_clk[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \counter_clk_reg[8]_i_2_n_14\,
      O => \p_1_in__0\(2)
    );
\counter_clk[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \counter_clk_reg[8]_i_2_n_13\,
      O => \p_1_in__0\(3)
    );
\counter_clk[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \counter_clk_reg[8]_i_2_n_12\,
      O => \p_1_in__0\(4)
    );
\counter_clk[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \counter_clk_reg[8]_i_2_n_11\,
      O => \p_1_in__0\(5)
    );
\counter_clk[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \counter_clk_reg[8]_i_2_n_10\,
      O => \p_1_in__0\(6)
    );
\counter_clk[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \counter_clk_reg[8]_i_2_n_9\,
      O => \p_1_in__0\(7)
    );
\counter_clk[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \counter_clk_reg[8]_i_2_n_8\,
      O => \p_1_in__0\(8)
    );
\counter_clk[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => \counter_clk_reg[16]_i_2_n_15\,
      O => \p_1_in__0\(9)
    );
\counter_clk_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => counter_clk0,
      D => \counter_clk[0]_i_1_n_0\,
      Q => counter_clk(0),
      R => areset
    );
\counter_clk_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => counter_clk0,
      D => \p_1_in__0\(10),
      Q => counter_clk(10),
      R => areset
    );
\counter_clk_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => counter_clk0,
      D => \p_1_in__0\(11),
      Q => counter_clk(11),
      R => areset
    );
\counter_clk_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => counter_clk0,
      D => \p_1_in__0\(12),
      Q => counter_clk(12),
      R => areset
    );
\counter_clk_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => counter_clk0,
      D => \p_1_in__0\(13),
      Q => counter_clk(13),
      R => areset
    );
\counter_clk_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => counter_clk0,
      D => \p_1_in__0\(14),
      Q => counter_clk(14),
      R => areset
    );
\counter_clk_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => counter_clk0,
      D => \p_1_in__0\(15),
      Q => counter_clk(15),
      R => areset
    );
\counter_clk_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => counter_clk0,
      D => \p_1_in__0\(16),
      Q => counter_clk(16),
      R => areset
    );
\counter_clk_reg[16]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \counter_clk_reg[8]_i_2_n_0\,
      CI_TOP => '0',
      CO(7) => \counter_clk_reg[16]_i_2_n_0\,
      CO(6) => \counter_clk_reg[16]_i_2_n_1\,
      CO(5) => \counter_clk_reg[16]_i_2_n_2\,
      CO(4) => \counter_clk_reg[16]_i_2_n_3\,
      CO(3) => \counter_clk_reg[16]_i_2_n_4\,
      CO(2) => \counter_clk_reg[16]_i_2_n_5\,
      CO(1) => \counter_clk_reg[16]_i_2_n_6\,
      CO(0) => \counter_clk_reg[16]_i_2_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \counter_clk_reg[16]_i_2_n_8\,
      O(6) => \counter_clk_reg[16]_i_2_n_9\,
      O(5) => \counter_clk_reg[16]_i_2_n_10\,
      O(4) => \counter_clk_reg[16]_i_2_n_11\,
      O(3) => \counter_clk_reg[16]_i_2_n_12\,
      O(2) => \counter_clk_reg[16]_i_2_n_13\,
      O(1) => \counter_clk_reg[16]_i_2_n_14\,
      O(0) => \counter_clk_reg[16]_i_2_n_15\,
      S(7 downto 0) => counter_clk(16 downto 9)
    );
\counter_clk_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => counter_clk0,
      D => \p_1_in__0\(17),
      Q => counter_clk(17),
      R => areset
    );
\counter_clk_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => counter_clk0,
      D => \p_1_in__0\(18),
      Q => counter_clk(18),
      R => areset
    );
\counter_clk_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => counter_clk0,
      D => \p_1_in__0\(19),
      Q => counter_clk(19),
      R => areset
    );
\counter_clk_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => counter_clk0,
      D => \p_1_in__0\(1),
      Q => counter_clk(1),
      R => areset
    );
\counter_clk_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => counter_clk0,
      D => \p_1_in__0\(20),
      Q => counter_clk(20),
      R => areset
    );
\counter_clk_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => counter_clk0,
      D => \p_1_in__0\(21),
      Q => counter_clk(21),
      R => areset
    );
\counter_clk_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => counter_clk0,
      D => \p_1_in__0\(22),
      Q => counter_clk(22),
      R => areset
    );
\counter_clk_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => counter_clk0,
      D => \p_1_in__0\(23),
      Q => counter_clk(23),
      R => areset
    );
\counter_clk_reg[23]_i_6\: unisim.vcomponents.CARRY8
     port map (
      CI => \counter_clk_reg[16]_i_2_n_0\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_counter_clk_reg[23]_i_6_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \counter_clk_reg[23]_i_6_n_2\,
      CO(4) => \counter_clk_reg[23]_i_6_n_3\,
      CO(3) => \counter_clk_reg[23]_i_6_n_4\,
      CO(2) => \counter_clk_reg[23]_i_6_n_5\,
      CO(1) => \counter_clk_reg[23]_i_6_n_6\,
      CO(0) => \counter_clk_reg[23]_i_6_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \NLW_counter_clk_reg[23]_i_6_O_UNCONNECTED\(7),
      O(6) => \counter_clk_reg[23]_i_6_n_9\,
      O(5) => \counter_clk_reg[23]_i_6_n_10\,
      O(4) => \counter_clk_reg[23]_i_6_n_11\,
      O(3) => \counter_clk_reg[23]_i_6_n_12\,
      O(2) => \counter_clk_reg[23]_i_6_n_13\,
      O(1) => \counter_clk_reg[23]_i_6_n_14\,
      O(0) => \counter_clk_reg[23]_i_6_n_15\,
      S(7) => '0',
      S(6 downto 0) => counter_clk(23 downto 17)
    );
\counter_clk_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => counter_clk0,
      D => \p_1_in__0\(2),
      Q => counter_clk(2),
      R => areset
    );
\counter_clk_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => counter_clk0,
      D => \p_1_in__0\(3),
      Q => counter_clk(3),
      R => areset
    );
\counter_clk_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => counter_clk0,
      D => \p_1_in__0\(4),
      Q => counter_clk(4),
      R => areset
    );
\counter_clk_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => counter_clk0,
      D => \p_1_in__0\(5),
      Q => counter_clk(5),
      R => areset
    );
\counter_clk_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => counter_clk0,
      D => \p_1_in__0\(6),
      Q => counter_clk(6),
      R => areset
    );
\counter_clk_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => counter_clk0,
      D => \p_1_in__0\(7),
      Q => counter_clk(7),
      R => areset
    );
\counter_clk_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => counter_clk0,
      D => \p_1_in__0\(8),
      Q => counter_clk(8),
      R => areset
    );
\counter_clk_reg[8]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => counter_clk(0),
      CI_TOP => '0',
      CO(7) => \counter_clk_reg[8]_i_2_n_0\,
      CO(6) => \counter_clk_reg[8]_i_2_n_1\,
      CO(5) => \counter_clk_reg[8]_i_2_n_2\,
      CO(4) => \counter_clk_reg[8]_i_2_n_3\,
      CO(3) => \counter_clk_reg[8]_i_2_n_4\,
      CO(2) => \counter_clk_reg[8]_i_2_n_5\,
      CO(1) => \counter_clk_reg[8]_i_2_n_6\,
      CO(0) => \counter_clk_reg[8]_i_2_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \counter_clk_reg[8]_i_2_n_8\,
      O(6) => \counter_clk_reg[8]_i_2_n_9\,
      O(5) => \counter_clk_reg[8]_i_2_n_10\,
      O(4) => \counter_clk_reg[8]_i_2_n_11\,
      O(3) => \counter_clk_reg[8]_i_2_n_12\,
      O(2) => \counter_clk_reg[8]_i_2_n_13\,
      O(1) => \counter_clk_reg[8]_i_2_n_14\,
      O(0) => \counter_clk_reg[8]_i_2_n_15\,
      S(7 downto 0) => counter_clk(8 downto 1)
    );
\counter_clk_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => counter_clk0,
      D => \p_1_in__0\(9),
      Q => counter_clk(9),
      R => areset
    );
\m_tdata_reg[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => state(2),
      I1 => state(1),
      I2 => state(0),
      I3 => counter_clk(23),
      I4 => areset,
      O => m_tdata_reg
    );
\m_tdata_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => m_tdata_reg,
      D => ro_counter_count(0),
      Q => m_tdata(0),
      R => '0'
    );
\m_tdata_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => m_tdata_reg,
      D => ro_counter_count(10),
      Q => m_tdata(10),
      R => '0'
    );
\m_tdata_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => m_tdata_reg,
      D => ro_counter_count(11),
      Q => m_tdata(11),
      R => '0'
    );
\m_tdata_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => m_tdata_reg,
      D => ro_counter_count(12),
      Q => m_tdata(12),
      R => '0'
    );
\m_tdata_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => m_tdata_reg,
      D => ro_counter_count(13),
      Q => m_tdata(13),
      R => '0'
    );
\m_tdata_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => m_tdata_reg,
      D => ro_counter_count(14),
      Q => m_tdata(14),
      R => '0'
    );
\m_tdata_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => m_tdata_reg,
      D => ro_counter_count(15),
      Q => m_tdata(15),
      R => '0'
    );
\m_tdata_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => m_tdata_reg,
      D => ro_counter_count(16),
      Q => m_tdata(16),
      R => '0'
    );
\m_tdata_reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => m_tdata_reg,
      D => ro_counter_count(17),
      Q => m_tdata(17),
      R => '0'
    );
\m_tdata_reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => m_tdata_reg,
      D => ro_counter_count(18),
      Q => m_tdata(18),
      R => '0'
    );
\m_tdata_reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => m_tdata_reg,
      D => ro_counter_count(19),
      Q => m_tdata(19),
      R => '0'
    );
\m_tdata_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => m_tdata_reg,
      D => ro_counter_count(1),
      Q => m_tdata(1),
      R => '0'
    );
\m_tdata_reg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => m_tdata_reg,
      D => ro_counter_count(20),
      Q => m_tdata(20),
      R => '0'
    );
\m_tdata_reg_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => m_tdata_reg,
      D => ro_counter_count(21),
      Q => m_tdata(21),
      R => '0'
    );
\m_tdata_reg_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => m_tdata_reg,
      D => ro_counter_count(22),
      Q => m_tdata(22),
      R => '0'
    );
\m_tdata_reg_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => m_tdata_reg,
      D => ro_counter_count(23),
      Q => m_tdata(23),
      R => '0'
    );
\m_tdata_reg_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => m_tdata_reg,
      D => ro_counter_count(24),
      Q => m_tdata(24),
      R => '0'
    );
\m_tdata_reg_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => m_tdata_reg,
      D => ro_counter_count(25),
      Q => m_tdata(25),
      R => '0'
    );
\m_tdata_reg_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => m_tdata_reg,
      D => ro_counter_count(26),
      Q => m_tdata(26),
      R => '0'
    );
\m_tdata_reg_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => m_tdata_reg,
      D => ro_counter_count(27),
      Q => m_tdata(27),
      R => '0'
    );
\m_tdata_reg_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => m_tdata_reg,
      D => ro_counter_count(28),
      Q => m_tdata(28),
      R => '0'
    );
\m_tdata_reg_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => m_tdata_reg,
      D => ro_counter_count(29),
      Q => m_tdata(29),
      R => '0'
    );
\m_tdata_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => m_tdata_reg,
      D => ro_counter_count(2),
      Q => m_tdata(2),
      R => '0'
    );
\m_tdata_reg_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => m_tdata_reg,
      D => ro_counter_count(30),
      Q => m_tdata(30),
      R => '0'
    );
\m_tdata_reg_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => m_tdata_reg,
      D => ro_counter_count(31),
      Q => m_tdata(31),
      R => '0'
    );
\m_tdata_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => m_tdata_reg,
      D => ro_counter_count(3),
      Q => m_tdata(3),
      R => '0'
    );
\m_tdata_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => m_tdata_reg,
      D => ro_counter_count(4),
      Q => m_tdata(4),
      R => '0'
    );
\m_tdata_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => m_tdata_reg,
      D => ro_counter_count(5),
      Q => m_tdata(5),
      R => '0'
    );
\m_tdata_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => m_tdata_reg,
      D => ro_counter_count(6),
      Q => m_tdata(6),
      R => '0'
    );
\m_tdata_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => m_tdata_reg,
      D => ro_counter_count(7),
      Q => m_tdata(7),
      R => '0'
    );
\m_tdata_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => m_tdata_reg,
      D => ro_counter_count(8),
      Q => m_tdata(8),
      R => '0'
    );
\m_tdata_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => m_tdata_reg,
      D => ro_counter_count(9),
      Q => m_tdata(9),
      R => '0'
    );
ro_INST: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ring_oscillator
     port map (
      enable => '1',
      ro_out => ro_out
    );
ro_counter_reset_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state(2),
      I1 => state(0),
      O => ro_counter_reset_i_1_n_0
    );
ro_counter_reset_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ro_counter_reset_i_1_n_0,
      Q => ro_counter_reset,
      S => areset
    );
\s_tready[0]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => m_tready,
      I1 => \^s_tvalid\(0),
      O => s_tready(0)
    );
\state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000550100555501"
    )
        port map (
      I0 => state(2),
      I1 => \state[0]_i_2_n_0\,
      I2 => \state[0]_i_3_n_0\,
      I3 => state(1),
      I4 => state(0),
      I5 => counter_clk(23),
      O => p_0_in(0)
    );
\state[0]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \s_tdata[0]\(3),
      I1 => \s_tdata[0]\(2),
      O => \state[0]_i_10_n_0\
    );
\state[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \s_tdata[0]\(6),
      I1 => \s_tdata[0]\(7),
      I2 => \s_tdata[0]\(4),
      I3 => \s_tdata[0]\(5),
      O => \state[0]_i_11_n_0\
    );
\state[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \state[0]_i_4_n_0\,
      I1 => \state[0]_i_5_n_0\,
      I2 => \state[0]_i_6_n_0\,
      I3 => \state[0]_i_7_n_0\,
      O => \state[0]_i_2_n_0\
    );
\state[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => \state[0]_i_8_n_0\,
      I1 => \state[0]_i_9_n_0\,
      I2 => \state[0]_i_10_n_0\,
      I3 => \s_tdata[0]\(0),
      I4 => \s_tdata[0]\(1),
      I5 => \state[0]_i_11_n_0\,
      O => \state[0]_i_3_n_0\
    );
\state[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \s_tdata[0]\(26),
      I1 => \s_tdata[0]\(27),
      I2 => \s_tdata[0]\(24),
      I3 => \s_tdata[0]\(25),
      O => \state[0]_i_4_n_0\
    );
\state[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \s_tdata[0]\(31),
      I1 => \s_tdata[0]\(30),
      I2 => \s_tdata[0]\(28),
      I3 => \s_tdata[0]\(29),
      O => \state[0]_i_5_n_0\
    );
\state[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \s_tdata[0]\(18),
      I1 => \s_tdata[0]\(19),
      I2 => \s_tdata[0]\(16),
      I3 => \s_tdata[0]\(17),
      O => \state[0]_i_6_n_0\
    );
\state[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \s_tdata[0]\(22),
      I1 => \s_tdata[0]\(23),
      I2 => \s_tdata[0]\(20),
      I3 => \s_tdata[0]\(21),
      O => \state[0]_i_7_n_0\
    );
\state[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \s_tdata[0]\(10),
      I1 => \s_tdata[0]\(11),
      I2 => \s_tdata[0]\(8),
      I3 => \s_tdata[0]\(9),
      O => \state[0]_i_8_n_0\
    );
\state[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \s_tdata[0]\(14),
      I1 => \s_tdata[0]\(15),
      I2 => \s_tdata[0]\(12),
      I3 => \s_tdata[0]\(13),
      O => \state[0]_i_9_n_0\
    );
\state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => state(1),
      I1 => state(2),
      I2 => state(0),
      I3 => counter_clk(23),
      O => p_0_in(1)
    );
\state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => p_0_in(0),
      Q => state(0),
      R => areset
    );
\state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => p_0_in(1),
      Q => state(1),
      R => areset
    );
\state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => '0',
      Q => state(2),
      R => areset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    full : out STD_LOGIC;
    full_n : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 1;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "0";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b0";
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 1024;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 1;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 32768;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 1024;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 1;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b1";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 8;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 1019;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 252;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 1019;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 5;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 254;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 11;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 11;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 10;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 32;
  attribute READ_MODE : integer;
  attribute READ_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "0707";
  attribute VERSION : integer;
  attribute VERSION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 1;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 32;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 11;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 11;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 10;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 10;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 5;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 3;
  attribute invalid : integer;
  attribute invalid of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "soft";
  attribute stage1_valid : integer;
  attribute stage1_valid of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 1;
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base is
  signal \<const0>\ : STD_LOGIC;
  signal clr_full : STD_LOGIC;
  signal \count_value_i__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal diff_pntr_pf_q : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal diff_pntr_pf_q0 : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal \gen_fwft.ram_regout_en\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_4_n_0\ : STD_LOGIC;
  signal \gen_sdpram.xpm_memory_base_inst_n_34\ : STD_LOGIC;
  signal \gen_sdpram.xpm_memory_base_inst_n_35\ : STD_LOGIC;
  signal \gen_sdpram.xpm_memory_base_inst_n_36\ : STD_LOGIC;
  signal \gen_sdpram.xpm_memory_base_inst_n_37\ : STD_LOGIC;
  signal \gen_sdpram.xpm_memory_base_inst_n_38\ : STD_LOGIC;
  signal \gen_sdpram.xpm_memory_base_inst_n_39\ : STD_LOGIC;
  signal \gen_sdpram.xpm_memory_base_inst_n_40\ : STD_LOGIC;
  signal \gen_sdpram.xpm_memory_base_inst_n_41\ : STD_LOGIC;
  signal \gen_sdpram.xpm_memory_base_inst_n_42\ : STD_LOGIC;
  signal \gen_sdpram.xpm_memory_base_inst_n_43\ : STD_LOGIC;
  signal \gen_sdpram.xpm_memory_base_inst_n_44\ : STD_LOGIC;
  signal \gen_sdpram.xpm_memory_base_inst_n_45\ : STD_LOGIC;
  signal \gen_sdpram.xpm_memory_base_inst_n_46\ : STD_LOGIC;
  signal \gen_sdpram.xpm_memory_base_inst_n_47\ : STD_LOGIC;
  signal \gen_sdpram.xpm_memory_base_inst_n_48\ : STD_LOGIC;
  signal \gen_sdpram.xpm_memory_base_inst_n_49\ : STD_LOGIC;
  signal \gen_sdpram.xpm_memory_base_inst_n_50\ : STD_LOGIC;
  signal \gen_sdpram.xpm_memory_base_inst_n_51\ : STD_LOGIC;
  signal \gen_sdpram.xpm_memory_base_inst_n_52\ : STD_LOGIC;
  signal \gen_sdpram.xpm_memory_base_inst_n_53\ : STD_LOGIC;
  signal \gen_sdpram.xpm_memory_base_inst_n_54\ : STD_LOGIC;
  signal \gen_sdpram.xpm_memory_base_inst_n_55\ : STD_LOGIC;
  signal \gen_sdpram.xpm_memory_base_inst_n_56\ : STD_LOGIC;
  signal \gen_sdpram.xpm_memory_base_inst_n_57\ : STD_LOGIC;
  signal \gen_sdpram.xpm_memory_base_inst_n_58\ : STD_LOGIC;
  signal \gen_sdpram.xpm_memory_base_inst_n_59\ : STD_LOGIC;
  signal \gen_sdpram.xpm_memory_base_inst_n_60\ : STD_LOGIC;
  signal \gen_sdpram.xpm_memory_base_inst_n_61\ : STD_LOGIC;
  signal \gen_sdpram.xpm_memory_base_inst_n_62\ : STD_LOGIC;
  signal \gen_sdpram.xpm_memory_base_inst_n_63\ : STD_LOGIC;
  signal \gen_sdpram.xpm_memory_base_inst_n_64\ : STD_LOGIC;
  signal \gen_sdpram.xpm_memory_base_inst_n_65\ : STD_LOGIC;
  signal leaving_empty0 : STD_LOGIC;
  signal \next_fwft_state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^prog_full\ : STD_LOGIC;
  signal prog_full_i217_in : STD_LOGIC;
  signal ram_empty_i : STD_LOGIC;
  signal ram_empty_i0 : STD_LOGIC;
  signal ram_rd_en_pf_q : STD_LOGIC;
  signal ram_wr_en_pf : STD_LOGIC;
  signal ram_wr_en_pf_q : STD_LOGIC;
  signal rd_pntr_ext : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal rdp_inst_n_0 : STD_LOGIC;
  signal rdp_inst_n_11 : STD_LOGIC;
  signal rdp_inst_n_12 : STD_LOGIC;
  signal rdp_inst_n_14 : STD_LOGIC;
  signal rdp_inst_n_15 : STD_LOGIC;
  signal rdp_inst_n_16 : STD_LOGIC;
  signal rdp_inst_n_17 : STD_LOGIC;
  signal rdp_inst_n_18 : STD_LOGIC;
  signal rdp_inst_n_19 : STD_LOGIC;
  signal rdp_inst_n_20 : STD_LOGIC;
  signal rdpp1_inst_n_10 : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  signal rst_d1_inst_n_2 : STD_LOGIC;
  signal wr_pntr_ext : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal wrpp1_inst_n_0 : STD_LOGIC;
  signal wrpp1_inst_n_1 : STD_LOGIC;
  signal wrpp1_inst_n_2 : STD_LOGIC;
  signal wrpp1_inst_n_3 : STD_LOGIC;
  signal wrpp1_inst_n_4 : STD_LOGIC;
  signal wrpp1_inst_n_5 : STD_LOGIC;
  signal wrpp1_inst_n_6 : STD_LOGIC;
  signal wrpp1_inst_n_7 : STD_LOGIC;
  signal wrpp1_inst_n_8 : STD_LOGIC;
  signal wrpp1_inst_n_9 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_1 : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\ : label is "soft_lutpair47";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 10;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 10;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute CASCADE_HEIGHT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute KEEP_HIERARCHY of \gen_sdpram.xpm_memory_base_inst\ : label is "soft";
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE\ : boolean;
  attribute \MEM.ADDRESS_SPACE\ of \gen_sdpram.xpm_memory_base_inst\ : label is std.standard.true;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ : integer;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ of \gen_sdpram.xpm_memory_base_inst\ : label is 31;
  attribute \MEM.ADDRESS_SPACE_END\ : integer;
  attribute \MEM.ADDRESS_SPACE_END\ of \gen_sdpram.xpm_memory_base_inst\ : label is 1023;
  attribute \MEM.CORE_MEMORY_WIDTH\ : integer;
  attribute \MEM.CORE_MEMORY_WIDTH\ of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \gen_sdpram.xpm_memory_base_inst\ : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \gen_sdpram.xpm_memory_base_inst\ : label is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \gen_sdpram.xpm_memory_base_inst\ : label is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \gen_sdpram.xpm_memory_base_inst\ : label is 32768;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 1024;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is "auto";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 10;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 10;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 10;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 10;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute SIM_ASSERT_CHK of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute VERSION of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute XPM_MODULE of \gen_sdpram.xpm_memory_base_inst\ : label is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute SOFT_HLUTNM of \gen_sdpram.xpm_memory_base_inst_i_3\ : label is "soft_lutpair47";
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  dout(31) <= \<const0>\;
  dout(30) <= \<const0>\;
  dout(29) <= \<const0>\;
  dout(28) <= \<const0>\;
  dout(27) <= \<const0>\;
  dout(26) <= \<const0>\;
  dout(25) <= \<const0>\;
  dout(24) <= \<const0>\;
  dout(23) <= \<const0>\;
  dout(22) <= \<const0>\;
  dout(21) <= \<const0>\;
  dout(20) <= \<const0>\;
  dout(19) <= \<const0>\;
  dout(18) <= \<const0>\;
  dout(17) <= \<const0>\;
  dout(16) <= \<const0>\;
  dout(15) <= \<const0>\;
  dout(14) <= \<const0>\;
  dout(13) <= \<const0>\;
  dout(12) <= \<const0>\;
  dout(11) <= \<const0>\;
  dout(10) <= \<const0>\;
  dout(9) <= \<const0>\;
  dout(8) <= \<const0>\;
  dout(7) <= \<const0>\;
  dout(6) <= \<const0>\;
  dout(5) <= \<const0>\;
  dout(4) <= \<const0>\;
  dout(3) <= \<const0>\;
  dout(2) <= \<const0>\;
  dout(1) <= \<const0>\;
  dout(0) <= \<const0>\;
  empty <= \<const0>\;
  full <= \<const0>\;
  full_n <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \^prog_full\;
  rd_data_count(10) <= \<const0>\;
  rd_data_count(9) <= \<const0>\;
  rd_data_count(8) <= \<const0>\;
  rd_data_count(7) <= \<const0>\;
  rd_data_count(6) <= \<const0>\;
  rd_data_count(5) <= \<const0>\;
  rd_data_count(4) <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(10) <= \<const0>\;
  wr_data_count(9) <= \<const0>\;
  wr_data_count(8) <= \<const0>\;
  wr_data_count(7) <= \<const0>\;
  wr_data_count(6) <= \<const0>\;
  wr_data_count(5) <= \<const0>\;
  wr_data_count(4) <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
\FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A1"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => curr_fwft_state(1),
      I2 => ram_empty_i,
      O => \next_fwft_state__0\(0)
    );
\FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => curr_fwft_state(0),
      O => \next_fwft_state__0\(1)
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(0),
      Q => curr_fwft_state(0),
      R => xpm_fifo_rst_inst_n_1
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(1),
      Q => curr_fwft_state(1),
      R => xpm_fifo_rst_inst_n_1
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rdp_inst_n_20,
      Q => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_n_0\,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.ram_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_empty_i0,
      Q => ram_empty_i,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(10),
      Q => diff_pntr_pf_q(10),
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(1),
      Q => diff_pntr_pf_q(1),
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(2),
      Q => diff_pntr_pf_q(2),
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(3),
      Q => diff_pntr_pf_q(3),
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(4),
      Q => diff_pntr_pf_q(4),
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(5),
      Q => diff_pntr_pf_q(5),
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(6),
      Q => diff_pntr_pf_q(6),
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(7),
      Q => diff_pntr_pf_q(7),
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(8),
      Q => diff_pntr_pf_q(8),
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(9),
      Q => diff_pntr_pf_q(9),
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => diff_pntr_pf_q(2),
      I1 => diff_pntr_pf_q(1),
      I2 => diff_pntr_pf_q(8),
      I3 => diff_pntr_pf_q(10),
      I4 => diff_pntr_pf_q(9),
      I5 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_4_n_0\,
      O => prog_full_i217_in
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => diff_pntr_pf_q(7),
      I1 => diff_pntr_pf_q(6),
      I2 => diff_pntr_pf_q(3),
      I3 => diff_pntr_pf_q(4),
      I4 => diff_pntr_pf_q(5),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_4_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rst_d1_inst_n_2,
      Q => \^prog_full\,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_rd_en_pf_q_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rdpp1_inst_n_10,
      Q => ram_rd_en_pf_q,
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_wr_en_pf_q_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_wr_en_pf,
      Q => ram_wr_en_pf_q,
      R => xpm_fifo_rst_inst_n_1
    );
\gen_sdpram.xpm_memory_base_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base
     port map (
      addra(9 downto 0) => wr_pntr_ext(9 downto 0),
      addrb(9 downto 0) => rd_pntr_ext(9 downto 0),
      clka => wr_clk,
      clkb => '0',
      dbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\,
      dbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\,
      dina(31 downto 0) => din(31 downto 0),
      dinb(31 downto 0) => B"00000000000000000000000000000000",
      douta(31 downto 0) => \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\(31 downto 0),
      doutb(31) => \gen_sdpram.xpm_memory_base_inst_n_34\,
      doutb(30) => \gen_sdpram.xpm_memory_base_inst_n_35\,
      doutb(29) => \gen_sdpram.xpm_memory_base_inst_n_36\,
      doutb(28) => \gen_sdpram.xpm_memory_base_inst_n_37\,
      doutb(27) => \gen_sdpram.xpm_memory_base_inst_n_38\,
      doutb(26) => \gen_sdpram.xpm_memory_base_inst_n_39\,
      doutb(25) => \gen_sdpram.xpm_memory_base_inst_n_40\,
      doutb(24) => \gen_sdpram.xpm_memory_base_inst_n_41\,
      doutb(23) => \gen_sdpram.xpm_memory_base_inst_n_42\,
      doutb(22) => \gen_sdpram.xpm_memory_base_inst_n_43\,
      doutb(21) => \gen_sdpram.xpm_memory_base_inst_n_44\,
      doutb(20) => \gen_sdpram.xpm_memory_base_inst_n_45\,
      doutb(19) => \gen_sdpram.xpm_memory_base_inst_n_46\,
      doutb(18) => \gen_sdpram.xpm_memory_base_inst_n_47\,
      doutb(17) => \gen_sdpram.xpm_memory_base_inst_n_48\,
      doutb(16) => \gen_sdpram.xpm_memory_base_inst_n_49\,
      doutb(15) => \gen_sdpram.xpm_memory_base_inst_n_50\,
      doutb(14) => \gen_sdpram.xpm_memory_base_inst_n_51\,
      doutb(13) => \gen_sdpram.xpm_memory_base_inst_n_52\,
      doutb(12) => \gen_sdpram.xpm_memory_base_inst_n_53\,
      doutb(11) => \gen_sdpram.xpm_memory_base_inst_n_54\,
      doutb(10) => \gen_sdpram.xpm_memory_base_inst_n_55\,
      doutb(9) => \gen_sdpram.xpm_memory_base_inst_n_56\,
      doutb(8) => \gen_sdpram.xpm_memory_base_inst_n_57\,
      doutb(7) => \gen_sdpram.xpm_memory_base_inst_n_58\,
      doutb(6) => \gen_sdpram.xpm_memory_base_inst_n_59\,
      doutb(5) => \gen_sdpram.xpm_memory_base_inst_n_60\,
      doutb(4) => \gen_sdpram.xpm_memory_base_inst_n_61\,
      doutb(3) => \gen_sdpram.xpm_memory_base_inst_n_62\,
      doutb(2) => \gen_sdpram.xpm_memory_base_inst_n_63\,
      doutb(1) => \gen_sdpram.xpm_memory_base_inst_n_64\,
      doutb(0) => \gen_sdpram.xpm_memory_base_inst_n_65\,
      ena => '0',
      enb => rdpp1_inst_n_10,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => \gen_fwft.ram_regout_en\,
      rsta => '0',
      rstb => xpm_fifo_rst_inst_n_1,
      sbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\,
      sbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\,
      sleep => sleep,
      wea(0) => ram_wr_en_pf,
      web(0) => '0'
    );
\gen_sdpram.xpm_memory_base_inst_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => curr_fwft_state(1),
      O => \gen_fwft.ram_regout_en\
    );
rdp_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0\
     port map (
      DI(0) => rdp_inst_n_0,
      Q(9 downto 0) => rd_pntr_ext(9 downto 0),
      S(1) => rdp_inst_n_11,
      S(0) => rdp_inst_n_12,
      clr_full => clr_full,
      \count_value_i_reg[0]_0\ => rdpp1_inst_n_10,
      \count_value_i_reg[0]_1\(0) => xpm_fifo_rst_inst_n_1,
      \count_value_i_reg[2]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[6]_0\(5) => rdp_inst_n_14,
      \count_value_i_reg[6]_0\(4) => rdp_inst_n_15,
      \count_value_i_reg[6]_0\(3) => rdp_inst_n_16,
      \count_value_i_reg[6]_0\(2) => rdp_inst_n_17,
      \count_value_i_reg[6]_0\(1) => rdp_inst_n_18,
      \count_value_i_reg[6]_0\(0) => rdp_inst_n_19,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ => rdp_inst_n_20,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\(9 downto 0) => wr_pntr_ext(9 downto 0),
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\ => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_n_0\,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(9) => wrpp1_inst_n_0,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(8) => wrpp1_inst_n_1,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(7) => wrpp1_inst_n_2,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(6) => wrpp1_inst_n_3,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(5) => wrpp1_inst_n_4,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(4) => wrpp1_inst_n_5,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(3) => wrpp1_inst_n_6,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(2) => wrpp1_inst_n_7,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(1) => wrpp1_inst_n_8,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(0) => wrpp1_inst_n_9,
      leaving_empty0 => leaving_empty0,
      ram_empty_i => ram_empty_i,
      ram_wr_en_pf => ram_wr_en_pf,
      wr_clk => wr_clk
    );
rdpp1_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1\
     port map (
      \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ => rdpp1_inst_n_10,
      Q(9 downto 0) => \count_value_i__0\(9 downto 0),
      \count_value_i_reg[0]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[0]_1\(0) => xpm_fifo_rst_inst_n_1,
      ram_empty_i => ram_empty_i,
      wr_clk => wr_clk
    );
rst_d1_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit
     port map (
      Q(0) => xpm_fifo_rst_inst_n_1,
      clr_full => clr_full,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_wr_en_pf_q_reg\ => rst_d1_inst_n_2,
      prog_full => \^prog_full\,
      prog_full_i217_in => prog_full_i217_in,
      ram_rd_en_pf_q => ram_rd_en_pf_q,
      ram_wr_en_pf_q => ram_wr_en_pf_q,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk
    );
wrp_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_3\
     port map (
      Q(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[5]_0\ => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_n_0\,
      \count_value_i_reg[9]_0\(9 downto 0) => wr_pntr_ext(9 downto 0),
      \count_value_i_reg[9]_1\(0) => xpm_fifo_rst_inst_n_1,
      \gen_pntr_flags_cc.ram_empty_i_reg\(9 downto 0) => \count_value_i__0\(9 downto 0),
      leaving_empty0 => leaving_empty0,
      ram_empty_i => ram_empty_i,
      ram_empty_i0 => ram_empty_i0,
      ram_wr_en_pf => ram_wr_en_pf,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
wrpp1_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_4\
     port map (
      D(9 downto 0) => diff_pntr_pf_q0(10 downto 1),
      DI(0) => rdp_inst_n_0,
      Q(9) => wrpp1_inst_n_0,
      Q(8) => wrpp1_inst_n_1,
      Q(7) => wrpp1_inst_n_2,
      Q(6) => wrpp1_inst_n_3,
      Q(5) => wrpp1_inst_n_4,
      Q(4) => wrpp1_inst_n_5,
      Q(3) => wrpp1_inst_n_6,
      Q(2) => wrpp1_inst_n_7,
      Q(1) => wrpp1_inst_n_8,
      Q(0) => wrpp1_inst_n_9,
      S(1) => rdp_inst_n_11,
      S(0) => rdp_inst_n_12,
      \count_value_i_reg[0]_0\(0) => xpm_fifo_rst_inst_n_1,
      \count_value_i_reg[5]_0\ => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_n_0\,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(7 downto 0) => rd_pntr_ext(7 downto 0),
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\(5) => rdp_inst_n_14,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\(4) => rdp_inst_n_15,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\(3) => rdp_inst_n_16,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\(2) => rdp_inst_n_17,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\(1) => rdp_inst_n_18,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\(0) => rdp_inst_n_19,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_1\ => rdpp1_inst_n_10,
      ram_empty_i => ram_empty_i,
      ram_wr_en_pf => ram_wr_en_pf,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
xpm_fifo_rst_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst
     port map (
      Q(0) => xpm_fifo_rst_inst_n_1,
      \count_value_i_reg[9]\ => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_n_0\,
      ram_wr_en_pf => ram_wr_en_pf,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__1\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    full : out STD_LOGIC;
    full_n : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__1\ : entity is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__1\ : entity is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__1\ : entity is 1;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__1\ : entity is "0";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__1\ : entity is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__1\ : entity is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__1\ : entity is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__1\ : entity is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__1\ : entity is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__1\ : entity is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__1\ : entity is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__1\ : entity is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__1\ : entity is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__1\ : entity is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__1\ : entity is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__1\ : entity is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__1\ : entity is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__1\ : entity is "1'b0";
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__1\ : entity is 0;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__1\ : entity is 0;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__1\ : entity is 1024;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__1\ : entity is 1;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__1\ : entity is 32768;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__1\ : entity is 1024;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__1\ : entity is 1;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__1\ : entity is "1'b1";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__1\ : entity is "xpm_fifo_base";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__1\ : entity is 8;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__1\ : entity is 1019;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__1\ : entity is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__1\ : entity is 252;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__1\ : entity is 1019;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__1\ : entity is 5;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__1\ : entity is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__1\ : entity is 254;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__1\ : entity is 11;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__1\ : entity is 11;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__1\ : entity is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__1\ : entity is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__1\ : entity is 10;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__1\ : entity is 32;
  attribute READ_MODE : integer;
  attribute READ_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__1\ : entity is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__1\ : entity is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__1\ : entity is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__1\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__1\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__1\ : entity is "0707";
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__1\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__1\ : entity is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__1\ : entity is 1;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__1\ : entity is 32;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__1\ : entity is 11;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__1\ : entity is 11;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__1\ : entity is 10;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__1\ : entity is 10;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__1\ : entity is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__1\ : entity is 5;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__1\ : entity is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__1\ : entity is 3;
  attribute invalid : integer;
  attribute invalid of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__1\ : entity is 0;
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__1\ : entity is "soft";
  attribute stage1_valid : integer;
  attribute stage1_valid of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__1\ : entity is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__1\ : entity is 1;
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__1\ is
  signal \<const0>\ : STD_LOGIC;
  signal clr_full : STD_LOGIC;
  signal \count_value_i__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^empty\ : STD_LOGIC;
  signal empty_fwft_i0 : STD_LOGIC;
  signal \gen_fwft.ram_regout_en\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_n_0\ : STD_LOGIC;
  signal leaving_empty0 : STD_LOGIC;
  signal \next_fwft_state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ram_empty_i : STD_LOGIC;
  signal ram_empty_i0 : STD_LOGIC;
  signal ram_wr_en_pf : STD_LOGIC;
  signal rd_pntr_ext : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal rdp_inst_n_11 : STD_LOGIC;
  signal rdpp1_inst_n_10 : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  signal wr_pntr_ext : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal wrpp1_inst_n_0 : STD_LOGIC;
  signal wrpp1_inst_n_1 : STD_LOGIC;
  signal wrpp1_inst_n_2 : STD_LOGIC;
  signal wrpp1_inst_n_3 : STD_LOGIC;
  signal wrpp1_inst_n_4 : STD_LOGIC;
  signal wrpp1_inst_n_5 : STD_LOGIC;
  signal wrpp1_inst_n_6 : STD_LOGIC;
  signal wrpp1_inst_n_7 : STD_LOGIC;
  signal wrpp1_inst_n_8 : STD_LOGIC;
  signal wrpp1_inst_n_9 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_1 : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\ : label is "soft_lutpair20";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute SOFT_HLUTNM of \gen_fwft.empty_fwft_i_i_1\ : label is "soft_lutpair21";
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 10;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 10;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute CASCADE_HEIGHT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute KEEP_HIERARCHY of \gen_sdpram.xpm_memory_base_inst\ : label is "soft";
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE\ : boolean;
  attribute \MEM.ADDRESS_SPACE\ of \gen_sdpram.xpm_memory_base_inst\ : label is std.standard.true;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ : integer;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ of \gen_sdpram.xpm_memory_base_inst\ : label is 31;
  attribute \MEM.ADDRESS_SPACE_END\ : integer;
  attribute \MEM.ADDRESS_SPACE_END\ of \gen_sdpram.xpm_memory_base_inst\ : label is 1023;
  attribute \MEM.CORE_MEMORY_WIDTH\ : integer;
  attribute \MEM.CORE_MEMORY_WIDTH\ of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \gen_sdpram.xpm_memory_base_inst\ : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \gen_sdpram.xpm_memory_base_inst\ : label is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \gen_sdpram.xpm_memory_base_inst\ : label is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \gen_sdpram.xpm_memory_base_inst\ : label is 32768;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 1024;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is "auto";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 10;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 10;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 10;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 10;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute SIM_ASSERT_CHK of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute VERSION of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute XPM_MODULE of \gen_sdpram.xpm_memory_base_inst\ : label is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute SOFT_HLUTNM of \gen_sdpram.xpm_memory_base_inst_i_3\ : label is "soft_lutpair21";
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  empty <= \^empty\;
  full <= \<const0>\;
  full_n <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(10) <= \<const0>\;
  rd_data_count(9) <= \<const0>\;
  rd_data_count(8) <= \<const0>\;
  rd_data_count(7) <= \<const0>\;
  rd_data_count(6) <= \<const0>\;
  rd_data_count(5) <= \<const0>\;
  rd_data_count(4) <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(10) <= \<const0>\;
  wr_data_count(9) <= \<const0>\;
  wr_data_count(8) <= \<const0>\;
  wr_data_count(7) <= \<const0>\;
  wr_data_count(6) <= \<const0>\;
  wr_data_count(5) <= \<const0>\;
  wr_data_count(4) <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
\FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A85"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => ram_empty_i,
      O => \next_fwft_state__0\(0)
    );
\FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3FF0"
    )
        port map (
      I0 => ram_empty_i,
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => curr_fwft_state(0),
      O => \next_fwft_state__0\(1)
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(0),
      Q => curr_fwft_state(0),
      R => xpm_fifo_rst_inst_n_1
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(1),
      Q => curr_fwft_state(1),
      R => xpm_fifo_rst_inst_n_1
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_fwft.empty_fwft_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F380"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => \^empty\,
      O => empty_fwft_i0
    );
\gen_fwft.empty_fwft_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => empty_fwft_i0,
      Q => \^empty\,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rdp_inst_n_11,
      Q => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_n_0\,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.ram_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_empty_i0,
      Q => ram_empty_i,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_sdpram.xpm_memory_base_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__1\
     port map (
      addra(9 downto 0) => wr_pntr_ext(9 downto 0),
      addrb(9 downto 0) => rd_pntr_ext(9 downto 0),
      clka => wr_clk,
      clkb => '0',
      dbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\,
      dbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\,
      dina(31 downto 0) => din(31 downto 0),
      dinb(31 downto 0) => B"00000000000000000000000000000000",
      douta(31 downto 0) => \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\(31 downto 0),
      doutb(31 downto 0) => dout(31 downto 0),
      ena => '0',
      enb => rdpp1_inst_n_10,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => \gen_fwft.ram_regout_en\,
      rsta => '0',
      rstb => xpm_fifo_rst_inst_n_1,
      sbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\,
      sbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\,
      sleep => sleep,
      wea(0) => ram_wr_en_pf,
      web(0) => '0'
    );
\gen_sdpram.xpm_memory_base_inst_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"62"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => curr_fwft_state(1),
      I2 => rd_en,
      O => \gen_fwft.ram_regout_en\
    );
rdp_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_11\
     port map (
      Q(9 downto 0) => rd_pntr_ext(9 downto 0),
      clr_full => clr_full,
      \count_value_i_reg[0]_0\ => rdpp1_inst_n_10,
      \count_value_i_reg[0]_1\(0) => xpm_fifo_rst_inst_n_1,
      \count_value_i_reg[1]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ => rdp_inst_n_11,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\(9 downto 0) => wr_pntr_ext(9 downto 0),
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(9) => wrpp1_inst_n_0,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(8) => wrpp1_inst_n_1,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(7) => wrpp1_inst_n_2,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(6) => wrpp1_inst_n_3,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(5) => wrpp1_inst_n_4,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(4) => wrpp1_inst_n_5,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(3) => wrpp1_inst_n_6,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(2) => wrpp1_inst_n_7,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(1) => wrpp1_inst_n_8,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(0) => wrpp1_inst_n_9,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_2\ => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_n_0\,
      leaving_empty0 => leaving_empty0,
      ram_empty_i => ram_empty_i,
      ram_wr_en_pf => ram_wr_en_pf,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rdpp1_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_12\
     port map (
      \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ => rdpp1_inst_n_10,
      Q(9 downto 0) => \count_value_i__0\(9 downto 0),
      \count_value_i_reg[0]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[0]_1\(0) => xpm_fifo_rst_inst_n_1,
      ram_empty_i => ram_empty_i,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rst_d1_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_13
     port map (
      Q(0) => xpm_fifo_rst_inst_n_1,
      clr_full => clr_full,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk
    );
wrp_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_14\
     port map (
      Q(9 downto 0) => wr_pntr_ext(9 downto 0),
      \count_value_i_reg[5]_0\ => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_n_0\,
      \count_value_i_reg[9]_0\(0) => xpm_fifo_rst_inst_n_1,
      \gen_pntr_flags_cc.ram_empty_i_reg\ => rdpp1_inst_n_10,
      \gen_pntr_flags_cc.ram_empty_i_reg_0\(9 downto 0) => \count_value_i__0\(9 downto 0),
      leaving_empty0 => leaving_empty0,
      ram_empty_i => ram_empty_i,
      ram_empty_i0 => ram_empty_i0,
      ram_wr_en_pf => ram_wr_en_pf,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
wrpp1_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_15\
     port map (
      Q(9) => wrpp1_inst_n_0,
      Q(8) => wrpp1_inst_n_1,
      Q(7) => wrpp1_inst_n_2,
      Q(6) => wrpp1_inst_n_3,
      Q(5) => wrpp1_inst_n_4,
      Q(4) => wrpp1_inst_n_5,
      Q(3) => wrpp1_inst_n_6,
      Q(2) => wrpp1_inst_n_7,
      Q(1) => wrpp1_inst_n_8,
      Q(0) => wrpp1_inst_n_9,
      \count_value_i_reg[0]_0\(0) => xpm_fifo_rst_inst_n_1,
      \count_value_i_reg[5]_0\ => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_n_0\,
      ram_wr_en_pf => ram_wr_en_pf,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
xpm_fifo_rst_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst_16
     port map (
      Q(0) => xpm_fifo_rst_inst_n_1,
      \count_value_i_reg[9]\ => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_n_0\,
      ram_wr_en_pf => ram_wr_en_pf,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__3\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    full : out STD_LOGIC;
    full_n : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__3\ : entity is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__3\ : entity is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__3\ : entity is 1;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__3\ : entity is "0";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__3\ : entity is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__3\ : entity is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__3\ : entity is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__3\ : entity is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__3\ : entity is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__3\ : entity is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__3\ : entity is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__3\ : entity is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__3\ : entity is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__3\ : entity is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__3\ : entity is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__3\ : entity is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__3\ : entity is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__3\ : entity is "1'b0";
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__3\ : entity is 0;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__3\ : entity is 0;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__3\ : entity is 1024;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__3\ : entity is 1;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__3\ : entity is 32768;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__3\ : entity is 1024;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__3\ : entity is 1;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__3\ : entity is "1'b1";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__3\ : entity is "xpm_fifo_base";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__3\ : entity is 8;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__3\ : entity is 1019;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__3\ : entity is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__3\ : entity is 252;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__3\ : entity is 1019;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__3\ : entity is 5;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__3\ : entity is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__3\ : entity is 254;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__3\ : entity is 11;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__3\ : entity is 11;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__3\ : entity is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__3\ : entity is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__3\ : entity is 10;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__3\ : entity is 32;
  attribute READ_MODE : integer;
  attribute READ_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__3\ : entity is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__3\ : entity is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__3\ : entity is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__3\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__3\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__3\ : entity is "0707";
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__3\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__3\ : entity is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__3\ : entity is 1;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__3\ : entity is 32;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__3\ : entity is 11;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__3\ : entity is 11;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__3\ : entity is 10;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__3\ : entity is 10;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__3\ : entity is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__3\ : entity is 5;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__3\ : entity is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__3\ : entity is 3;
  attribute invalid : integer;
  attribute invalid of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__3\ : entity is 0;
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__3\ : entity is "soft";
  attribute stage1_valid : integer;
  attribute stage1_valid of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__3\ : entity is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__3\ : entity is 1;
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__3\ is
  signal \<const0>\ : STD_LOGIC;
  signal clr_full : STD_LOGIC;
  signal \count_value_i__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal diff_pntr_pf_q : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal diff_pntr_pf_q0 : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal \gen_fwft.ram_regout_en\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_4_n_0\ : STD_LOGIC;
  signal \gen_sdpram.xpm_memory_base_inst_n_34\ : STD_LOGIC;
  signal \gen_sdpram.xpm_memory_base_inst_n_35\ : STD_LOGIC;
  signal \gen_sdpram.xpm_memory_base_inst_n_36\ : STD_LOGIC;
  signal \gen_sdpram.xpm_memory_base_inst_n_37\ : STD_LOGIC;
  signal \gen_sdpram.xpm_memory_base_inst_n_38\ : STD_LOGIC;
  signal \gen_sdpram.xpm_memory_base_inst_n_39\ : STD_LOGIC;
  signal \gen_sdpram.xpm_memory_base_inst_n_40\ : STD_LOGIC;
  signal \gen_sdpram.xpm_memory_base_inst_n_41\ : STD_LOGIC;
  signal \gen_sdpram.xpm_memory_base_inst_n_42\ : STD_LOGIC;
  signal \gen_sdpram.xpm_memory_base_inst_n_43\ : STD_LOGIC;
  signal \gen_sdpram.xpm_memory_base_inst_n_44\ : STD_LOGIC;
  signal \gen_sdpram.xpm_memory_base_inst_n_45\ : STD_LOGIC;
  signal \gen_sdpram.xpm_memory_base_inst_n_46\ : STD_LOGIC;
  signal \gen_sdpram.xpm_memory_base_inst_n_47\ : STD_LOGIC;
  signal \gen_sdpram.xpm_memory_base_inst_n_48\ : STD_LOGIC;
  signal \gen_sdpram.xpm_memory_base_inst_n_49\ : STD_LOGIC;
  signal \gen_sdpram.xpm_memory_base_inst_n_50\ : STD_LOGIC;
  signal \gen_sdpram.xpm_memory_base_inst_n_51\ : STD_LOGIC;
  signal \gen_sdpram.xpm_memory_base_inst_n_52\ : STD_LOGIC;
  signal \gen_sdpram.xpm_memory_base_inst_n_53\ : STD_LOGIC;
  signal \gen_sdpram.xpm_memory_base_inst_n_54\ : STD_LOGIC;
  signal \gen_sdpram.xpm_memory_base_inst_n_55\ : STD_LOGIC;
  signal \gen_sdpram.xpm_memory_base_inst_n_56\ : STD_LOGIC;
  signal \gen_sdpram.xpm_memory_base_inst_n_57\ : STD_LOGIC;
  signal \gen_sdpram.xpm_memory_base_inst_n_58\ : STD_LOGIC;
  signal \gen_sdpram.xpm_memory_base_inst_n_59\ : STD_LOGIC;
  signal \gen_sdpram.xpm_memory_base_inst_n_60\ : STD_LOGIC;
  signal \gen_sdpram.xpm_memory_base_inst_n_61\ : STD_LOGIC;
  signal \gen_sdpram.xpm_memory_base_inst_n_62\ : STD_LOGIC;
  signal \gen_sdpram.xpm_memory_base_inst_n_63\ : STD_LOGIC;
  signal \gen_sdpram.xpm_memory_base_inst_n_64\ : STD_LOGIC;
  signal \gen_sdpram.xpm_memory_base_inst_n_65\ : STD_LOGIC;
  signal leaving_empty0 : STD_LOGIC;
  signal \next_fwft_state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^prog_full\ : STD_LOGIC;
  signal prog_full_i217_in : STD_LOGIC;
  signal ram_empty_i : STD_LOGIC;
  signal ram_empty_i0 : STD_LOGIC;
  signal ram_rd_en_pf_q : STD_LOGIC;
  signal ram_wr_en_pf : STD_LOGIC;
  signal ram_wr_en_pf_q : STD_LOGIC;
  signal rd_pntr_ext : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal rdp_inst_n_0 : STD_LOGIC;
  signal rdp_inst_n_11 : STD_LOGIC;
  signal rdp_inst_n_12 : STD_LOGIC;
  signal rdp_inst_n_14 : STD_LOGIC;
  signal rdp_inst_n_15 : STD_LOGIC;
  signal rdp_inst_n_16 : STD_LOGIC;
  signal rdp_inst_n_17 : STD_LOGIC;
  signal rdp_inst_n_18 : STD_LOGIC;
  signal rdp_inst_n_19 : STD_LOGIC;
  signal rdp_inst_n_20 : STD_LOGIC;
  signal rdpp1_inst_n_10 : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  signal rst_d1_inst_n_2 : STD_LOGIC;
  signal wr_pntr_ext : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal wrpp1_inst_n_0 : STD_LOGIC;
  signal wrpp1_inst_n_1 : STD_LOGIC;
  signal wrpp1_inst_n_2 : STD_LOGIC;
  signal wrpp1_inst_n_3 : STD_LOGIC;
  signal wrpp1_inst_n_4 : STD_LOGIC;
  signal wrpp1_inst_n_5 : STD_LOGIC;
  signal wrpp1_inst_n_6 : STD_LOGIC;
  signal wrpp1_inst_n_7 : STD_LOGIC;
  signal wrpp1_inst_n_8 : STD_LOGIC;
  signal wrpp1_inst_n_9 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_1 : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\ : label is "soft_lutpair34";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 10;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 10;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute CASCADE_HEIGHT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute KEEP_HIERARCHY of \gen_sdpram.xpm_memory_base_inst\ : label is "soft";
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE\ : boolean;
  attribute \MEM.ADDRESS_SPACE\ of \gen_sdpram.xpm_memory_base_inst\ : label is std.standard.true;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ : integer;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ of \gen_sdpram.xpm_memory_base_inst\ : label is 31;
  attribute \MEM.ADDRESS_SPACE_END\ : integer;
  attribute \MEM.ADDRESS_SPACE_END\ of \gen_sdpram.xpm_memory_base_inst\ : label is 1023;
  attribute \MEM.CORE_MEMORY_WIDTH\ : integer;
  attribute \MEM.CORE_MEMORY_WIDTH\ of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \gen_sdpram.xpm_memory_base_inst\ : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \gen_sdpram.xpm_memory_base_inst\ : label is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \gen_sdpram.xpm_memory_base_inst\ : label is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \gen_sdpram.xpm_memory_base_inst\ : label is 32768;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 1024;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is "auto";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 10;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 10;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 10;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 10;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute SIM_ASSERT_CHK of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute VERSION of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute XPM_MODULE of \gen_sdpram.xpm_memory_base_inst\ : label is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute SOFT_HLUTNM of \gen_sdpram.xpm_memory_base_inst_i_3\ : label is "soft_lutpair34";
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  dout(31) <= \<const0>\;
  dout(30) <= \<const0>\;
  dout(29) <= \<const0>\;
  dout(28) <= \<const0>\;
  dout(27) <= \<const0>\;
  dout(26) <= \<const0>\;
  dout(25) <= \<const0>\;
  dout(24) <= \<const0>\;
  dout(23) <= \<const0>\;
  dout(22) <= \<const0>\;
  dout(21) <= \<const0>\;
  dout(20) <= \<const0>\;
  dout(19) <= \<const0>\;
  dout(18) <= \<const0>\;
  dout(17) <= \<const0>\;
  dout(16) <= \<const0>\;
  dout(15) <= \<const0>\;
  dout(14) <= \<const0>\;
  dout(13) <= \<const0>\;
  dout(12) <= \<const0>\;
  dout(11) <= \<const0>\;
  dout(10) <= \<const0>\;
  dout(9) <= \<const0>\;
  dout(8) <= \<const0>\;
  dout(7) <= \<const0>\;
  dout(6) <= \<const0>\;
  dout(5) <= \<const0>\;
  dout(4) <= \<const0>\;
  dout(3) <= \<const0>\;
  dout(2) <= \<const0>\;
  dout(1) <= \<const0>\;
  dout(0) <= \<const0>\;
  empty <= \<const0>\;
  full <= \<const0>\;
  full_n <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \^prog_full\;
  rd_data_count(10) <= \<const0>\;
  rd_data_count(9) <= \<const0>\;
  rd_data_count(8) <= \<const0>\;
  rd_data_count(7) <= \<const0>\;
  rd_data_count(6) <= \<const0>\;
  rd_data_count(5) <= \<const0>\;
  rd_data_count(4) <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(10) <= \<const0>\;
  wr_data_count(9) <= \<const0>\;
  wr_data_count(8) <= \<const0>\;
  wr_data_count(7) <= \<const0>\;
  wr_data_count(6) <= \<const0>\;
  wr_data_count(5) <= \<const0>\;
  wr_data_count(4) <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
\FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A1"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => curr_fwft_state(1),
      I2 => ram_empty_i,
      O => \next_fwft_state__0\(0)
    );
\FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => curr_fwft_state(0),
      O => \next_fwft_state__0\(1)
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(0),
      Q => curr_fwft_state(0),
      R => xpm_fifo_rst_inst_n_1
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(1),
      Q => curr_fwft_state(1),
      R => xpm_fifo_rst_inst_n_1
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rdp_inst_n_20,
      Q => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_n_0\,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.ram_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_empty_i0,
      Q => ram_empty_i,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(10),
      Q => diff_pntr_pf_q(10),
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(1),
      Q => diff_pntr_pf_q(1),
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(2),
      Q => diff_pntr_pf_q(2),
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(3),
      Q => diff_pntr_pf_q(3),
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(4),
      Q => diff_pntr_pf_q(4),
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(5),
      Q => diff_pntr_pf_q(5),
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(6),
      Q => diff_pntr_pf_q(6),
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(7),
      Q => diff_pntr_pf_q(7),
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(8),
      Q => diff_pntr_pf_q(8),
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(9),
      Q => diff_pntr_pf_q(9),
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => diff_pntr_pf_q(2),
      I1 => diff_pntr_pf_q(1),
      I2 => diff_pntr_pf_q(8),
      I3 => diff_pntr_pf_q(10),
      I4 => diff_pntr_pf_q(9),
      I5 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_4_n_0\,
      O => prog_full_i217_in
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => diff_pntr_pf_q(7),
      I1 => diff_pntr_pf_q(6),
      I2 => diff_pntr_pf_q(3),
      I3 => diff_pntr_pf_q(4),
      I4 => diff_pntr_pf_q(5),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_4_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rst_d1_inst_n_2,
      Q => \^prog_full\,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_rd_en_pf_q_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rdpp1_inst_n_10,
      Q => ram_rd_en_pf_q,
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_wr_en_pf_q_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_wr_en_pf,
      Q => ram_wr_en_pf_q,
      R => xpm_fifo_rst_inst_n_1
    );
\gen_sdpram.xpm_memory_base_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__3\
     port map (
      addra(9 downto 0) => wr_pntr_ext(9 downto 0),
      addrb(9 downto 0) => rd_pntr_ext(9 downto 0),
      clka => wr_clk,
      clkb => '0',
      dbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\,
      dbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\,
      dina(31 downto 0) => din(31 downto 0),
      dinb(31 downto 0) => B"00000000000000000000000000000000",
      douta(31 downto 0) => \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\(31 downto 0),
      doutb(31) => \gen_sdpram.xpm_memory_base_inst_n_34\,
      doutb(30) => \gen_sdpram.xpm_memory_base_inst_n_35\,
      doutb(29) => \gen_sdpram.xpm_memory_base_inst_n_36\,
      doutb(28) => \gen_sdpram.xpm_memory_base_inst_n_37\,
      doutb(27) => \gen_sdpram.xpm_memory_base_inst_n_38\,
      doutb(26) => \gen_sdpram.xpm_memory_base_inst_n_39\,
      doutb(25) => \gen_sdpram.xpm_memory_base_inst_n_40\,
      doutb(24) => \gen_sdpram.xpm_memory_base_inst_n_41\,
      doutb(23) => \gen_sdpram.xpm_memory_base_inst_n_42\,
      doutb(22) => \gen_sdpram.xpm_memory_base_inst_n_43\,
      doutb(21) => \gen_sdpram.xpm_memory_base_inst_n_44\,
      doutb(20) => \gen_sdpram.xpm_memory_base_inst_n_45\,
      doutb(19) => \gen_sdpram.xpm_memory_base_inst_n_46\,
      doutb(18) => \gen_sdpram.xpm_memory_base_inst_n_47\,
      doutb(17) => \gen_sdpram.xpm_memory_base_inst_n_48\,
      doutb(16) => \gen_sdpram.xpm_memory_base_inst_n_49\,
      doutb(15) => \gen_sdpram.xpm_memory_base_inst_n_50\,
      doutb(14) => \gen_sdpram.xpm_memory_base_inst_n_51\,
      doutb(13) => \gen_sdpram.xpm_memory_base_inst_n_52\,
      doutb(12) => \gen_sdpram.xpm_memory_base_inst_n_53\,
      doutb(11) => \gen_sdpram.xpm_memory_base_inst_n_54\,
      doutb(10) => \gen_sdpram.xpm_memory_base_inst_n_55\,
      doutb(9) => \gen_sdpram.xpm_memory_base_inst_n_56\,
      doutb(8) => \gen_sdpram.xpm_memory_base_inst_n_57\,
      doutb(7) => \gen_sdpram.xpm_memory_base_inst_n_58\,
      doutb(6) => \gen_sdpram.xpm_memory_base_inst_n_59\,
      doutb(5) => \gen_sdpram.xpm_memory_base_inst_n_60\,
      doutb(4) => \gen_sdpram.xpm_memory_base_inst_n_61\,
      doutb(3) => \gen_sdpram.xpm_memory_base_inst_n_62\,
      doutb(2) => \gen_sdpram.xpm_memory_base_inst_n_63\,
      doutb(1) => \gen_sdpram.xpm_memory_base_inst_n_64\,
      doutb(0) => \gen_sdpram.xpm_memory_base_inst_n_65\,
      ena => '0',
      enb => rdpp1_inst_n_10,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => \gen_fwft.ram_regout_en\,
      rsta => '0',
      rstb => xpm_fifo_rst_inst_n_1,
      sbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\,
      sbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\,
      sleep => sleep,
      wea(0) => ram_wr_en_pf,
      web(0) => '0'
    );
\gen_sdpram.xpm_memory_base_inst_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => curr_fwft_state(1),
      O => \gen_fwft.ram_regout_en\
    );
rdp_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_5\
     port map (
      DI(0) => rdp_inst_n_0,
      Q(9 downto 0) => rd_pntr_ext(9 downto 0),
      S(1) => rdp_inst_n_11,
      S(0) => rdp_inst_n_12,
      clr_full => clr_full,
      \count_value_i_reg[0]_0\ => rdpp1_inst_n_10,
      \count_value_i_reg[0]_1\(0) => xpm_fifo_rst_inst_n_1,
      \count_value_i_reg[2]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[6]_0\(5) => rdp_inst_n_14,
      \count_value_i_reg[6]_0\(4) => rdp_inst_n_15,
      \count_value_i_reg[6]_0\(3) => rdp_inst_n_16,
      \count_value_i_reg[6]_0\(2) => rdp_inst_n_17,
      \count_value_i_reg[6]_0\(1) => rdp_inst_n_18,
      \count_value_i_reg[6]_0\(0) => rdp_inst_n_19,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ => rdp_inst_n_20,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\(9 downto 0) => wr_pntr_ext(9 downto 0),
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\ => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_n_0\,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(9) => wrpp1_inst_n_0,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(8) => wrpp1_inst_n_1,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(7) => wrpp1_inst_n_2,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(6) => wrpp1_inst_n_3,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(5) => wrpp1_inst_n_4,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(4) => wrpp1_inst_n_5,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(3) => wrpp1_inst_n_6,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(2) => wrpp1_inst_n_7,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(1) => wrpp1_inst_n_8,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(0) => wrpp1_inst_n_9,
      leaving_empty0 => leaving_empty0,
      ram_empty_i => ram_empty_i,
      ram_wr_en_pf => ram_wr_en_pf,
      wr_clk => wr_clk
    );
rdpp1_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_6\
     port map (
      \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ => rdpp1_inst_n_10,
      Q(9 downto 0) => \count_value_i__0\(9 downto 0),
      \count_value_i_reg[0]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[0]_1\(0) => xpm_fifo_rst_inst_n_1,
      ram_empty_i => ram_empty_i,
      wr_clk => wr_clk
    );
rst_d1_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_7
     port map (
      Q(0) => xpm_fifo_rst_inst_n_1,
      clr_full => clr_full,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_wr_en_pf_q_reg\ => rst_d1_inst_n_2,
      prog_full => \^prog_full\,
      prog_full_i217_in => prog_full_i217_in,
      ram_rd_en_pf_q => ram_rd_en_pf_q,
      ram_wr_en_pf_q => ram_wr_en_pf_q,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk
    );
wrp_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_8\
     port map (
      Q(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[5]_0\ => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_n_0\,
      \count_value_i_reg[9]_0\(9 downto 0) => wr_pntr_ext(9 downto 0),
      \count_value_i_reg[9]_1\(0) => xpm_fifo_rst_inst_n_1,
      \gen_pntr_flags_cc.ram_empty_i_reg\(9 downto 0) => \count_value_i__0\(9 downto 0),
      leaving_empty0 => leaving_empty0,
      ram_empty_i => ram_empty_i,
      ram_empty_i0 => ram_empty_i0,
      ram_wr_en_pf => ram_wr_en_pf,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
wrpp1_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_9\
     port map (
      D(9 downto 0) => diff_pntr_pf_q0(10 downto 1),
      DI(0) => rdp_inst_n_0,
      Q(9) => wrpp1_inst_n_0,
      Q(8) => wrpp1_inst_n_1,
      Q(7) => wrpp1_inst_n_2,
      Q(6) => wrpp1_inst_n_3,
      Q(5) => wrpp1_inst_n_4,
      Q(4) => wrpp1_inst_n_5,
      Q(3) => wrpp1_inst_n_6,
      Q(2) => wrpp1_inst_n_7,
      Q(1) => wrpp1_inst_n_8,
      Q(0) => wrpp1_inst_n_9,
      S(1) => rdp_inst_n_11,
      S(0) => rdp_inst_n_12,
      \count_value_i_reg[0]_0\(0) => xpm_fifo_rst_inst_n_1,
      \count_value_i_reg[5]_0\ => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_n_0\,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(7 downto 0) => rd_pntr_ext(7 downto 0),
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\(5) => rdp_inst_n_14,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\(4) => rdp_inst_n_15,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\(3) => rdp_inst_n_16,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\(2) => rdp_inst_n_17,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\(1) => rdp_inst_n_18,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\(0) => rdp_inst_n_19,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_1\ => rdpp1_inst_n_10,
      ram_empty_i => ram_empty_i,
      ram_wr_en_pf => ram_wr_en_pf,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
xpm_fifo_rst_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst_10
     port map (
      Q(0) => xpm_fifo_rst_inst_n_1,
      \count_value_i_reg[9]\ => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_n_0\,
      ram_wr_en_pf => ram_wr_en_pf,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0__1\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    full : out STD_LOGIC;
    full_n : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 7 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 7 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0__1\ : entity is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0__1\ : entity is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0__1\ : entity is 1;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0__1\ : entity is "0";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0__1\ : entity is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0__1\ : entity is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0__1\ : entity is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0__1\ : entity is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0__1\ : entity is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0__1\ : entity is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0__1\ : entity is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0__1\ : entity is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0__1\ : entity is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0__1\ : entity is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0__1\ : entity is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0__1\ : entity is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0__1\ : entity is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0__1\ : entity is "1'b0";
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0__1\ : entity is 0;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0__1\ : entity is 0;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0__1\ : entity is 256;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0__1\ : entity is 1;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0__1\ : entity is 8192;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0__1\ : entity is 256;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0__1\ : entity is 1;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0__1\ : entity is "1'b1";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0__1\ : entity is "xpm_fifo_base";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0__1\ : entity is 8;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0__1\ : entity is 251;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0__1\ : entity is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0__1\ : entity is 8;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0__1\ : entity is 251;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0__1\ : entity is 5;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0__1\ : entity is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0__1\ : entity is 10;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0__1\ : entity is 8;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0__1\ : entity is 9;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0__1\ : entity is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0__1\ : entity is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0__1\ : entity is 8;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0__1\ : entity is 32;
  attribute READ_MODE : integer;
  attribute READ_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0__1\ : entity is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0__1\ : entity is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0__1\ : entity is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0__1\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0__1\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0__1\ : entity is "0707";
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0__1\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0__1\ : entity is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0__1\ : entity is 1;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0__1\ : entity is 32;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0__1\ : entity is 8;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0__1\ : entity is 9;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0__1\ : entity is 8;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0__1\ : entity is 8;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0__1\ : entity is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0__1\ : entity is 5;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0__1\ : entity is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0__1\ : entity is 3;
  attribute invalid : integer;
  attribute invalid of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0__1\ : entity is 0;
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0__1\ : entity is "soft";
  attribute stage1_valid : integer;
  attribute stage1_valid of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0__1\ : entity is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0__1\ : entity is 1;
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0__1\ is
  signal \<const0>\ : STD_LOGIC;
  signal clr_full : STD_LOGIC;
  signal \count_value_i__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^full\ : STD_LOGIC;
  signal leaving_empty0 : STD_LOGIC;
  signal \next_fwft_state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ram_empty_i : STD_LOGIC;
  signal ram_empty_i0 : STD_LOGIC;
  signal ram_wr_en_pf : STD_LOGIC;
  signal rdp_inst_n_1 : STD_LOGIC;
  signal rdpp1_inst_n_8 : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  signal wr_pntr_ext : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal wrpp1_inst_n_0 : STD_LOGIC;
  signal wrpp1_inst_n_1 : STD_LOGIC;
  signal wrpp1_inst_n_2 : STD_LOGIC;
  signal wrpp1_inst_n_3 : STD_LOGIC;
  signal wrpp1_inst_n_4 : STD_LOGIC;
  signal wrpp1_inst_n_5 : STD_LOGIC;
  signal wrpp1_inst_n_6 : STD_LOGIC;
  signal wrpp1_inst_n_7 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\ : label is "soft_lutpair8";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  dout(31) <= \<const0>\;
  dout(30) <= \<const0>\;
  dout(29) <= \<const0>\;
  dout(28) <= \<const0>\;
  dout(27) <= \<const0>\;
  dout(26) <= \<const0>\;
  dout(25) <= \<const0>\;
  dout(24) <= \<const0>\;
  dout(23) <= \<const0>\;
  dout(22) <= \<const0>\;
  dout(21) <= \<const0>\;
  dout(20) <= \<const0>\;
  dout(19) <= \<const0>\;
  dout(18) <= \<const0>\;
  dout(17) <= \<const0>\;
  dout(16) <= \<const0>\;
  dout(15) <= \<const0>\;
  dout(14) <= \<const0>\;
  dout(13) <= \<const0>\;
  dout(12) <= \<const0>\;
  dout(11) <= \<const0>\;
  dout(10) <= \<const0>\;
  dout(9) <= \<const0>\;
  dout(8) <= \<const0>\;
  dout(7) <= \<const0>\;
  dout(6) <= \<const0>\;
  dout(5) <= \<const0>\;
  dout(4) <= \<const0>\;
  dout(3) <= \<const0>\;
  dout(2) <= \<const0>\;
  dout(1) <= \<const0>\;
  dout(0) <= \<const0>\;
  empty <= \<const0>\;
  full <= \^full\;
  full_n <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(7) <= \<const0>\;
  rd_data_count(6) <= \<const0>\;
  rd_data_count(5) <= \<const0>\;
  rd_data_count(4) <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(7) <= \<const0>\;
  wr_data_count(6) <= \<const0>\;
  wr_data_count(5) <= \<const0>\;
  wr_data_count(4) <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
\FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A85"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => ram_empty_i,
      O => \next_fwft_state__0\(0)
    );
\FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3FF0"
    )
        port map (
      I0 => ram_empty_i,
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => curr_fwft_state(0),
      O => \next_fwft_state__0\(1)
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(0),
      Q => curr_fwft_state(0),
      R => xpm_fifo_rst_inst_n_1
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(1),
      Q => curr_fwft_state(1),
      R => xpm_fifo_rst_inst_n_1
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rdp_inst_n_1,
      Q => \^full\,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.ram_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_empty_i0,
      Q => ram_empty_i,
      S => xpm_fifo_rst_inst_n_1
    );
rdp_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3\
     port map (
      Q(1 downto 0) => curr_fwft_state(1 downto 0),
      clr_full => clr_full,
      \count_value_i_reg[0]_0\ => rdpp1_inst_n_8,
      \count_value_i_reg[0]_1\(0) => xpm_fifo_rst_inst_n_1,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ => rdp_inst_n_1,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\(7 downto 0) => wr_pntr_ext(7 downto 0),
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(7) => wrpp1_inst_n_0,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(6) => wrpp1_inst_n_1,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(5) => wrpp1_inst_n_2,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(4) => wrpp1_inst_n_3,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(3) => wrpp1_inst_n_4,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(2) => wrpp1_inst_n_5,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(1) => wrpp1_inst_n_6,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(0) => wrpp1_inst_n_7,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_2\ => \^full\,
      leaving_empty0 => leaving_empty0,
      ram_empty_i => ram_empty_i,
      ram_wr_en_pf => ram_wr_en_pf,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rdpp1_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized4\
     port map (
      \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ => rdpp1_inst_n_8,
      Q(7 downto 0) => \count_value_i__0\(7 downto 0),
      \count_value_i_reg[0]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[0]_1\(0) => xpm_fifo_rst_inst_n_1,
      ram_empty_i => ram_empty_i,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rst_d1_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_17
     port map (
      Q(0) => xpm_fifo_rst_inst_n_1,
      clr_full => clr_full,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk
    );
wrp_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3_18\
     port map (
      Q(7 downto 0) => wr_pntr_ext(7 downto 0),
      \count_value_i_reg[5]_0\ => \^full\,
      \count_value_i_reg[7]_0\(0) => xpm_fifo_rst_inst_n_1,
      \gen_pntr_flags_cc.ram_empty_i_reg\ => rdpp1_inst_n_8,
      \gen_pntr_flags_cc.ram_empty_i_reg_0\(7 downto 0) => \count_value_i__0\(7 downto 0),
      leaving_empty0 => leaving_empty0,
      ram_empty_i => ram_empty_i,
      ram_empty_i0 => ram_empty_i0,
      ram_wr_en_pf => ram_wr_en_pf,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
wrpp1_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized4_19\
     port map (
      Q(7) => wrpp1_inst_n_0,
      Q(6) => wrpp1_inst_n_1,
      Q(5) => wrpp1_inst_n_2,
      Q(4) => wrpp1_inst_n_3,
      Q(3) => wrpp1_inst_n_4,
      Q(2) => wrpp1_inst_n_5,
      Q(1) => wrpp1_inst_n_6,
      Q(0) => wrpp1_inst_n_7,
      \count_value_i_reg[0]_0\(0) => xpm_fifo_rst_inst_n_1,
      \count_value_i_reg[5]_0\ => \^full\,
      ram_wr_en_pf => ram_wr_en_pf,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
xpm_fifo_rst_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst_20
     port map (
      Q(0) => xpm_fifo_rst_inst_n_1,
      \count_value_i_reg[7]\ => \^full\,
      ram_wr_en_pf => ram_wr_en_pf,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    full : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is 0;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is "no_ecc";
  attribute EN_ADV_FEATURE_SYNC : string;
  attribute EN_ADV_FEATURE_SYNC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is "16'b0000011100000111";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is "auto";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is 1;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is 1024;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is 1;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is 254;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is 1;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is 0;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is 1;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is 11;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is 32;
  attribute READ_MODE : string;
  attribute READ_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is "fwft";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is "0707";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is 32;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is 11;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is "soft";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync is
  signal \<const0>\ : STD_LOGIC;
  signal xpm_fifo_base_inst_n_18 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_19 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_20 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_21 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_22 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_23 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_24 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_25 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_26 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_27 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_28 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_29 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_30 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_31 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_32 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_33 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_34 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_35 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_36 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_37 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_38 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_39 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_40 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_41 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_42 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_43 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_44 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_45 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_46 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_47 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_48 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_49 : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_full_n_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  attribute CASCADE_HEIGHT of xpm_fifo_base_inst : label is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of xpm_fifo_base_inst : label is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of xpm_fifo_base_inst : label is 1;
  attribute DOUT_RESET_VALUE of xpm_fifo_base_inst : label is "0";
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of xpm_fifo_base_inst : label is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of xpm_fifo_base_inst : label is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of xpm_fifo_base_inst : label is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of xpm_fifo_base_inst : label is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of xpm_fifo_base_inst : label is "1'b0";
  attribute FIFO_MEMORY_TYPE_integer : integer;
  attribute FIFO_MEMORY_TYPE_integer of xpm_fifo_base_inst : label is 0;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of xpm_fifo_base_inst : label is 0;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of xpm_fifo_base_inst : label is 1024;
  attribute FIFO_READ_LATENCY of xpm_fifo_base_inst : label is 1;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of xpm_fifo_base_inst : label is 32768;
  attribute FIFO_WRITE_DEPTH of xpm_fifo_base_inst : label is 1024;
  attribute FULL_RESET_VALUE of xpm_fifo_base_inst : label is 1;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of xpm_fifo_base_inst : label is "1'b1";
  attribute KEEP_HIERARCHY of xpm_fifo_base_inst : label is "soft";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of xpm_fifo_base_inst : label is 8;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of xpm_fifo_base_inst : label is 1019;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of xpm_fifo_base_inst : label is 252;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of xpm_fifo_base_inst : label is 1019;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PROG_EMPTY_THRESH of xpm_fifo_base_inst : label is 10;
  attribute PROG_FULL_THRESH of xpm_fifo_base_inst : label is 254;
  attribute RD_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 11;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 11;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of xpm_fifo_base_inst : label is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of xpm_fifo_base_inst : label is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of xpm_fifo_base_inst : label is 10;
  attribute READ_DATA_WIDTH of xpm_fifo_base_inst : label is 32;
  attribute READ_MODE_integer : integer;
  attribute READ_MODE_integer of xpm_fifo_base_inst : label is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of xpm_fifo_base_inst : label is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of xpm_fifo_base_inst : label is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of xpm_fifo_base_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_fifo_base_inst : label is 0;
  attribute USE_ADV_FEATURES of xpm_fifo_base_inst : label is "0707";
  attribute VERSION : integer;
  attribute VERSION of xpm_fifo_base_inst : label is 0;
  attribute WAKEUP_TIME of xpm_fifo_base_inst : label is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of xpm_fifo_base_inst : label is 1;
  attribute WRITE_DATA_WIDTH of xpm_fifo_base_inst : label is 32;
  attribute WR_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 11;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 11;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of xpm_fifo_base_inst : label is 10;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of xpm_fifo_base_inst : label is 10;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of xpm_fifo_base_inst : label is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of xpm_fifo_base_inst : label is 5;
  attribute XPM_MODULE of xpm_fifo_base_inst : label is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of xpm_fifo_base_inst : label is 3;
  attribute invalid : integer;
  attribute invalid of xpm_fifo_base_inst : label is 0;
  attribute stage1_valid : integer;
  attribute stage1_valid of xpm_fifo_base_inst : label is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of xpm_fifo_base_inst : label is 1;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  dout(31) <= \<const0>\;
  dout(30) <= \<const0>\;
  dout(29) <= \<const0>\;
  dout(28) <= \<const0>\;
  dout(27) <= \<const0>\;
  dout(26) <= \<const0>\;
  dout(25) <= \<const0>\;
  dout(24) <= \<const0>\;
  dout(23) <= \<const0>\;
  dout(22) <= \<const0>\;
  dout(21) <= \<const0>\;
  dout(20) <= \<const0>\;
  dout(19) <= \<const0>\;
  dout(18) <= \<const0>\;
  dout(17) <= \<const0>\;
  dout(16) <= \<const0>\;
  dout(15) <= \<const0>\;
  dout(14) <= \<const0>\;
  dout(13) <= \<const0>\;
  dout(12) <= \<const0>\;
  dout(11) <= \<const0>\;
  dout(10) <= \<const0>\;
  dout(9) <= \<const0>\;
  dout(8) <= \<const0>\;
  dout(7) <= \<const0>\;
  dout(6) <= \<const0>\;
  dout(5) <= \<const0>\;
  dout(4) <= \<const0>\;
  dout(3) <= \<const0>\;
  dout(2) <= \<const0>\;
  dout(1) <= \<const0>\;
  dout(0) <= \<const0>\;
  empty <= \<const0>\;
  full <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  rd_data_count(10) <= \<const0>\;
  rd_data_count(9) <= \<const0>\;
  rd_data_count(8) <= \<const0>\;
  rd_data_count(7) <= \<const0>\;
  rd_data_count(6) <= \<const0>\;
  rd_data_count(5) <= \<const0>\;
  rd_data_count(4) <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(10) <= \<const0>\;
  wr_data_count(9) <= \<const0>\;
  wr_data_count(8) <= \<const0>\;
  wr_data_count(7) <= \<const0>\;
  wr_data_count(6) <= \<const0>\;
  wr_data_count(5) <= \<const0>\;
  wr_data_count(4) <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
xpm_fifo_base_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base
     port map (
      almost_empty => NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED,
      almost_full => NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED,
      data_valid => NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED,
      dbiterr => NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED,
      din(31 downto 0) => din(31 downto 0),
      dout(31) => xpm_fifo_base_inst_n_18,
      dout(30) => xpm_fifo_base_inst_n_19,
      dout(29) => xpm_fifo_base_inst_n_20,
      dout(28) => xpm_fifo_base_inst_n_21,
      dout(27) => xpm_fifo_base_inst_n_22,
      dout(26) => xpm_fifo_base_inst_n_23,
      dout(25) => xpm_fifo_base_inst_n_24,
      dout(24) => xpm_fifo_base_inst_n_25,
      dout(23) => xpm_fifo_base_inst_n_26,
      dout(22) => xpm_fifo_base_inst_n_27,
      dout(21) => xpm_fifo_base_inst_n_28,
      dout(20) => xpm_fifo_base_inst_n_29,
      dout(19) => xpm_fifo_base_inst_n_30,
      dout(18) => xpm_fifo_base_inst_n_31,
      dout(17) => xpm_fifo_base_inst_n_32,
      dout(16) => xpm_fifo_base_inst_n_33,
      dout(15) => xpm_fifo_base_inst_n_34,
      dout(14) => xpm_fifo_base_inst_n_35,
      dout(13) => xpm_fifo_base_inst_n_36,
      dout(12) => xpm_fifo_base_inst_n_37,
      dout(11) => xpm_fifo_base_inst_n_38,
      dout(10) => xpm_fifo_base_inst_n_39,
      dout(9) => xpm_fifo_base_inst_n_40,
      dout(8) => xpm_fifo_base_inst_n_41,
      dout(7) => xpm_fifo_base_inst_n_42,
      dout(6) => xpm_fifo_base_inst_n_43,
      dout(5) => xpm_fifo_base_inst_n_44,
      dout(4) => xpm_fifo_base_inst_n_45,
      dout(3) => xpm_fifo_base_inst_n_46,
      dout(2) => xpm_fifo_base_inst_n_47,
      dout(1) => xpm_fifo_base_inst_n_48,
      dout(0) => xpm_fifo_base_inst_n_49,
      empty => NLW_xpm_fifo_base_inst_empty_UNCONNECTED,
      full => NLW_xpm_fifo_base_inst_full_UNCONNECTED,
      full_n => NLW_xpm_fifo_base_inst_full_n_UNCONNECTED,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => NLW_xpm_fifo_base_inst_overflow_UNCONNECTED,
      prog_empty => NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED,
      prog_full => prog_full,
      rd_clk => '0',
      rd_data_count(10 downto 0) => NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED(10 downto 0),
      rd_en => '0',
      rd_rst_busy => NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED,
      rst => rst,
      sbiterr => NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED,
      sleep => sleep,
      underflow => NLW_xpm_fifo_base_inst_underflow_UNCONNECTED,
      wr_ack => NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED,
      wr_clk => wr_clk,
      wr_data_count(10 downto 0) => NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED(10 downto 0),
      wr_en => wr_en,
      wr_rst_busy => NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__1\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    full : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__1\ : entity is 0;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__1\ : entity is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__1\ : entity is "no_ecc";
  attribute EN_ADV_FEATURE_SYNC : string;
  attribute EN_ADV_FEATURE_SYNC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__1\ : entity is "16'b0000011100000111";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__1\ : entity is "auto";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__1\ : entity is 1;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__1\ : entity is 1024;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__1\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__1\ : entity is "xpm_fifo_sync";
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__1\ : entity is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__1\ : entity is 254;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__1\ : entity is 1;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__1\ : entity is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__1\ : entity is 0;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__1\ : entity is 1;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__1\ : entity is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__1\ : entity is 11;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__1\ : entity is 32;
  attribute READ_MODE : string;
  attribute READ_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__1\ : entity is "fwft";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__1\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__1\ : entity is "0707";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__1\ : entity is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__1\ : entity is 32;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__1\ : entity is 11;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__1\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__1\ : entity is "soft";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__1\ is
  signal \<const0>\ : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_full_n_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  attribute CASCADE_HEIGHT of xpm_fifo_base_inst : label is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of xpm_fifo_base_inst : label is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of xpm_fifo_base_inst : label is 1;
  attribute DOUT_RESET_VALUE of xpm_fifo_base_inst : label is "0";
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of xpm_fifo_base_inst : label is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of xpm_fifo_base_inst : label is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of xpm_fifo_base_inst : label is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of xpm_fifo_base_inst : label is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of xpm_fifo_base_inst : label is "1'b0";
  attribute FIFO_MEMORY_TYPE_integer : integer;
  attribute FIFO_MEMORY_TYPE_integer of xpm_fifo_base_inst : label is 0;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of xpm_fifo_base_inst : label is 0;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of xpm_fifo_base_inst : label is 1024;
  attribute FIFO_READ_LATENCY of xpm_fifo_base_inst : label is 1;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of xpm_fifo_base_inst : label is 32768;
  attribute FIFO_WRITE_DEPTH of xpm_fifo_base_inst : label is 1024;
  attribute FULL_RESET_VALUE of xpm_fifo_base_inst : label is 1;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of xpm_fifo_base_inst : label is "1'b1";
  attribute KEEP_HIERARCHY of xpm_fifo_base_inst : label is "soft";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of xpm_fifo_base_inst : label is 8;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of xpm_fifo_base_inst : label is 1019;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of xpm_fifo_base_inst : label is 252;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of xpm_fifo_base_inst : label is 1019;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PROG_EMPTY_THRESH of xpm_fifo_base_inst : label is 10;
  attribute PROG_FULL_THRESH of xpm_fifo_base_inst : label is 254;
  attribute RD_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 11;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 11;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of xpm_fifo_base_inst : label is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of xpm_fifo_base_inst : label is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of xpm_fifo_base_inst : label is 10;
  attribute READ_DATA_WIDTH of xpm_fifo_base_inst : label is 32;
  attribute READ_MODE_integer : integer;
  attribute READ_MODE_integer of xpm_fifo_base_inst : label is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of xpm_fifo_base_inst : label is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of xpm_fifo_base_inst : label is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of xpm_fifo_base_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_fifo_base_inst : label is 0;
  attribute USE_ADV_FEATURES of xpm_fifo_base_inst : label is "0707";
  attribute VERSION : integer;
  attribute VERSION of xpm_fifo_base_inst : label is 0;
  attribute WAKEUP_TIME of xpm_fifo_base_inst : label is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of xpm_fifo_base_inst : label is 1;
  attribute WRITE_DATA_WIDTH of xpm_fifo_base_inst : label is 32;
  attribute WR_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 11;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 11;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of xpm_fifo_base_inst : label is 10;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of xpm_fifo_base_inst : label is 10;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of xpm_fifo_base_inst : label is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of xpm_fifo_base_inst : label is 5;
  attribute XPM_MODULE of xpm_fifo_base_inst : label is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of xpm_fifo_base_inst : label is 3;
  attribute invalid : integer;
  attribute invalid of xpm_fifo_base_inst : label is 0;
  attribute stage1_valid : integer;
  attribute stage1_valid of xpm_fifo_base_inst : label is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of xpm_fifo_base_inst : label is 1;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  full <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(10) <= \<const0>\;
  rd_data_count(9) <= \<const0>\;
  rd_data_count(8) <= \<const0>\;
  rd_data_count(7) <= \<const0>\;
  rd_data_count(6) <= \<const0>\;
  rd_data_count(5) <= \<const0>\;
  rd_data_count(4) <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(10) <= \<const0>\;
  wr_data_count(9) <= \<const0>\;
  wr_data_count(8) <= \<const0>\;
  wr_data_count(7) <= \<const0>\;
  wr_data_count(6) <= \<const0>\;
  wr_data_count(5) <= \<const0>\;
  wr_data_count(4) <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
xpm_fifo_base_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__1\
     port map (
      almost_empty => NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED,
      almost_full => NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED,
      data_valid => NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED,
      dbiterr => NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED,
      din(31 downto 0) => din(31 downto 0),
      dout(31 downto 0) => dout(31 downto 0),
      empty => empty,
      full => NLW_xpm_fifo_base_inst_full_UNCONNECTED,
      full_n => NLW_xpm_fifo_base_inst_full_n_UNCONNECTED,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => NLW_xpm_fifo_base_inst_overflow_UNCONNECTED,
      prog_empty => NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED,
      prog_full => NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED,
      rd_clk => '0',
      rd_data_count(10 downto 0) => NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED(10 downto 0),
      rd_en => rd_en,
      rd_rst_busy => NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED,
      rst => rst,
      sbiterr => NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED,
      sleep => sleep,
      underflow => NLW_xpm_fifo_base_inst_underflow_UNCONNECTED,
      wr_ack => NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED,
      wr_clk => wr_clk,
      wr_data_count(10 downto 0) => NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED(10 downto 0),
      wr_en => wr_en,
      wr_rst_busy => NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__3\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    full : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__3\ : entity is 0;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__3\ : entity is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__3\ : entity is "no_ecc";
  attribute EN_ADV_FEATURE_SYNC : string;
  attribute EN_ADV_FEATURE_SYNC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__3\ : entity is "16'b0000011100000111";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__3\ : entity is "auto";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__3\ : entity is 1;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__3\ : entity is 1024;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__3\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__3\ : entity is "xpm_fifo_sync";
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__3\ : entity is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__3\ : entity is 254;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__3\ : entity is 1;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__3\ : entity is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__3\ : entity is 0;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__3\ : entity is 1;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__3\ : entity is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__3\ : entity is 11;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__3\ : entity is 32;
  attribute READ_MODE : string;
  attribute READ_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__3\ : entity is "fwft";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__3\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__3\ : entity is "0707";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__3\ : entity is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__3\ : entity is 32;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__3\ : entity is 11;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__3\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__3\ : entity is "soft";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__3\ is
  signal \<const0>\ : STD_LOGIC;
  signal xpm_fifo_base_inst_n_18 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_19 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_20 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_21 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_22 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_23 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_24 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_25 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_26 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_27 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_28 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_29 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_30 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_31 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_32 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_33 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_34 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_35 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_36 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_37 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_38 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_39 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_40 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_41 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_42 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_43 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_44 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_45 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_46 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_47 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_48 : STD_LOGIC;
  signal xpm_fifo_base_inst_n_49 : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_full_n_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  attribute CASCADE_HEIGHT of xpm_fifo_base_inst : label is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of xpm_fifo_base_inst : label is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of xpm_fifo_base_inst : label is 1;
  attribute DOUT_RESET_VALUE of xpm_fifo_base_inst : label is "0";
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of xpm_fifo_base_inst : label is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of xpm_fifo_base_inst : label is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of xpm_fifo_base_inst : label is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of xpm_fifo_base_inst : label is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of xpm_fifo_base_inst : label is "1'b0";
  attribute FIFO_MEMORY_TYPE_integer : integer;
  attribute FIFO_MEMORY_TYPE_integer of xpm_fifo_base_inst : label is 0;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of xpm_fifo_base_inst : label is 0;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of xpm_fifo_base_inst : label is 1024;
  attribute FIFO_READ_LATENCY of xpm_fifo_base_inst : label is 1;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of xpm_fifo_base_inst : label is 32768;
  attribute FIFO_WRITE_DEPTH of xpm_fifo_base_inst : label is 1024;
  attribute FULL_RESET_VALUE of xpm_fifo_base_inst : label is 1;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of xpm_fifo_base_inst : label is "1'b1";
  attribute KEEP_HIERARCHY of xpm_fifo_base_inst : label is "soft";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of xpm_fifo_base_inst : label is 8;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of xpm_fifo_base_inst : label is 1019;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of xpm_fifo_base_inst : label is 252;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of xpm_fifo_base_inst : label is 1019;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PROG_EMPTY_THRESH of xpm_fifo_base_inst : label is 10;
  attribute PROG_FULL_THRESH of xpm_fifo_base_inst : label is 254;
  attribute RD_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 11;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 11;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of xpm_fifo_base_inst : label is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of xpm_fifo_base_inst : label is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of xpm_fifo_base_inst : label is 10;
  attribute READ_DATA_WIDTH of xpm_fifo_base_inst : label is 32;
  attribute READ_MODE_integer : integer;
  attribute READ_MODE_integer of xpm_fifo_base_inst : label is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of xpm_fifo_base_inst : label is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of xpm_fifo_base_inst : label is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of xpm_fifo_base_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_fifo_base_inst : label is 0;
  attribute USE_ADV_FEATURES of xpm_fifo_base_inst : label is "0707";
  attribute VERSION : integer;
  attribute VERSION of xpm_fifo_base_inst : label is 0;
  attribute WAKEUP_TIME of xpm_fifo_base_inst : label is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of xpm_fifo_base_inst : label is 1;
  attribute WRITE_DATA_WIDTH of xpm_fifo_base_inst : label is 32;
  attribute WR_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 11;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 11;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of xpm_fifo_base_inst : label is 10;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of xpm_fifo_base_inst : label is 10;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of xpm_fifo_base_inst : label is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of xpm_fifo_base_inst : label is 5;
  attribute XPM_MODULE of xpm_fifo_base_inst : label is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of xpm_fifo_base_inst : label is 3;
  attribute invalid : integer;
  attribute invalid of xpm_fifo_base_inst : label is 0;
  attribute stage1_valid : integer;
  attribute stage1_valid of xpm_fifo_base_inst : label is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of xpm_fifo_base_inst : label is 1;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  dout(31) <= \<const0>\;
  dout(30) <= \<const0>\;
  dout(29) <= \<const0>\;
  dout(28) <= \<const0>\;
  dout(27) <= \<const0>\;
  dout(26) <= \<const0>\;
  dout(25) <= \<const0>\;
  dout(24) <= \<const0>\;
  dout(23) <= \<const0>\;
  dout(22) <= \<const0>\;
  dout(21) <= \<const0>\;
  dout(20) <= \<const0>\;
  dout(19) <= \<const0>\;
  dout(18) <= \<const0>\;
  dout(17) <= \<const0>\;
  dout(16) <= \<const0>\;
  dout(15) <= \<const0>\;
  dout(14) <= \<const0>\;
  dout(13) <= \<const0>\;
  dout(12) <= \<const0>\;
  dout(11) <= \<const0>\;
  dout(10) <= \<const0>\;
  dout(9) <= \<const0>\;
  dout(8) <= \<const0>\;
  dout(7) <= \<const0>\;
  dout(6) <= \<const0>\;
  dout(5) <= \<const0>\;
  dout(4) <= \<const0>\;
  dout(3) <= \<const0>\;
  dout(2) <= \<const0>\;
  dout(1) <= \<const0>\;
  dout(0) <= \<const0>\;
  empty <= \<const0>\;
  full <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  rd_data_count(10) <= \<const0>\;
  rd_data_count(9) <= \<const0>\;
  rd_data_count(8) <= \<const0>\;
  rd_data_count(7) <= \<const0>\;
  rd_data_count(6) <= \<const0>\;
  rd_data_count(5) <= \<const0>\;
  rd_data_count(4) <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(10) <= \<const0>\;
  wr_data_count(9) <= \<const0>\;
  wr_data_count(8) <= \<const0>\;
  wr_data_count(7) <= \<const0>\;
  wr_data_count(6) <= \<const0>\;
  wr_data_count(5) <= \<const0>\;
  wr_data_count(4) <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
xpm_fifo_base_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__3\
     port map (
      almost_empty => NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED,
      almost_full => NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED,
      data_valid => NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED,
      dbiterr => NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED,
      din(31 downto 0) => din(31 downto 0),
      dout(31) => xpm_fifo_base_inst_n_18,
      dout(30) => xpm_fifo_base_inst_n_19,
      dout(29) => xpm_fifo_base_inst_n_20,
      dout(28) => xpm_fifo_base_inst_n_21,
      dout(27) => xpm_fifo_base_inst_n_22,
      dout(26) => xpm_fifo_base_inst_n_23,
      dout(25) => xpm_fifo_base_inst_n_24,
      dout(24) => xpm_fifo_base_inst_n_25,
      dout(23) => xpm_fifo_base_inst_n_26,
      dout(22) => xpm_fifo_base_inst_n_27,
      dout(21) => xpm_fifo_base_inst_n_28,
      dout(20) => xpm_fifo_base_inst_n_29,
      dout(19) => xpm_fifo_base_inst_n_30,
      dout(18) => xpm_fifo_base_inst_n_31,
      dout(17) => xpm_fifo_base_inst_n_32,
      dout(16) => xpm_fifo_base_inst_n_33,
      dout(15) => xpm_fifo_base_inst_n_34,
      dout(14) => xpm_fifo_base_inst_n_35,
      dout(13) => xpm_fifo_base_inst_n_36,
      dout(12) => xpm_fifo_base_inst_n_37,
      dout(11) => xpm_fifo_base_inst_n_38,
      dout(10) => xpm_fifo_base_inst_n_39,
      dout(9) => xpm_fifo_base_inst_n_40,
      dout(8) => xpm_fifo_base_inst_n_41,
      dout(7) => xpm_fifo_base_inst_n_42,
      dout(6) => xpm_fifo_base_inst_n_43,
      dout(5) => xpm_fifo_base_inst_n_44,
      dout(4) => xpm_fifo_base_inst_n_45,
      dout(3) => xpm_fifo_base_inst_n_46,
      dout(2) => xpm_fifo_base_inst_n_47,
      dout(1) => xpm_fifo_base_inst_n_48,
      dout(0) => xpm_fifo_base_inst_n_49,
      empty => NLW_xpm_fifo_base_inst_empty_UNCONNECTED,
      full => NLW_xpm_fifo_base_inst_full_UNCONNECTED,
      full_n => NLW_xpm_fifo_base_inst_full_n_UNCONNECTED,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => NLW_xpm_fifo_base_inst_overflow_UNCONNECTED,
      prog_empty => NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED,
      prog_full => prog_full,
      rd_clk => '0',
      rd_data_count(10 downto 0) => NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED(10 downto 0),
      rd_en => '0',
      rd_rst_busy => NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED,
      rst => rst,
      sbiterr => NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED,
      sleep => sleep,
      underflow => NLW_xpm_fifo_base_inst_underflow_UNCONNECTED,
      wr_ack => NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED,
      wr_clk => wr_clk,
      wr_data_count(10 downto 0) => NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED(10 downto 0),
      wr_en => wr_en,
      wr_rst_busy => NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized0__1\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    full : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 7 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 7 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized0__1\ : entity is 0;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized0__1\ : entity is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized0__1\ : entity is "no_ecc";
  attribute EN_ADV_FEATURE_SYNC : string;
  attribute EN_ADV_FEATURE_SYNC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized0__1\ : entity is "16'b0000011100000111";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized0__1\ : entity is "auto";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized0__1\ : entity is 1;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized0__1\ : entity is 256;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized0__1\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized0__1\ : entity is "xpm_fifo_sync";
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized0__1\ : entity is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized0__1\ : entity is 10;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized0__1\ : entity is 1;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized0__1\ : entity is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized0__1\ : entity is 0;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized0__1\ : entity is 1;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized0__1\ : entity is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized0__1\ : entity is 8;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized0__1\ : entity is 32;
  attribute READ_MODE : string;
  attribute READ_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized0__1\ : entity is "fwft";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized0__1\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized0__1\ : entity is "0707";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized0__1\ : entity is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized0__1\ : entity is 32;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized0__1\ : entity is 8;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized0__1\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized0__1\ : entity is "soft";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized0__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized0__1\ is
  signal \<const0>\ : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_full_n_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_dout_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute CASCADE_HEIGHT of xpm_fifo_base_inst : label is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of xpm_fifo_base_inst : label is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of xpm_fifo_base_inst : label is 1;
  attribute DOUT_RESET_VALUE of xpm_fifo_base_inst : label is "0";
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of xpm_fifo_base_inst : label is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of xpm_fifo_base_inst : label is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of xpm_fifo_base_inst : label is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of xpm_fifo_base_inst : label is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of xpm_fifo_base_inst : label is "1'b0";
  attribute FIFO_MEMORY_TYPE_integer : integer;
  attribute FIFO_MEMORY_TYPE_integer of xpm_fifo_base_inst : label is 0;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of xpm_fifo_base_inst : label is 0;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of xpm_fifo_base_inst : label is 256;
  attribute FIFO_READ_LATENCY of xpm_fifo_base_inst : label is 1;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of xpm_fifo_base_inst : label is 8192;
  attribute FIFO_WRITE_DEPTH of xpm_fifo_base_inst : label is 256;
  attribute FULL_RESET_VALUE of xpm_fifo_base_inst : label is 1;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of xpm_fifo_base_inst : label is "1'b1";
  attribute KEEP_HIERARCHY of xpm_fifo_base_inst : label is "soft";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of xpm_fifo_base_inst : label is 8;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of xpm_fifo_base_inst : label is 251;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of xpm_fifo_base_inst : label is 8;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of xpm_fifo_base_inst : label is 251;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PROG_EMPTY_THRESH of xpm_fifo_base_inst : label is 10;
  attribute PROG_FULL_THRESH of xpm_fifo_base_inst : label is 10;
  attribute RD_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 8;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 9;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of xpm_fifo_base_inst : label is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of xpm_fifo_base_inst : label is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of xpm_fifo_base_inst : label is 8;
  attribute READ_DATA_WIDTH of xpm_fifo_base_inst : label is 32;
  attribute READ_MODE_integer : integer;
  attribute READ_MODE_integer of xpm_fifo_base_inst : label is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of xpm_fifo_base_inst : label is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of xpm_fifo_base_inst : label is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of xpm_fifo_base_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_fifo_base_inst : label is 0;
  attribute USE_ADV_FEATURES of xpm_fifo_base_inst : label is "0707";
  attribute VERSION : integer;
  attribute VERSION of xpm_fifo_base_inst : label is 0;
  attribute WAKEUP_TIME of xpm_fifo_base_inst : label is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of xpm_fifo_base_inst : label is 1;
  attribute WRITE_DATA_WIDTH of xpm_fifo_base_inst : label is 32;
  attribute WR_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 8;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 9;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of xpm_fifo_base_inst : label is 8;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of xpm_fifo_base_inst : label is 8;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of xpm_fifo_base_inst : label is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of xpm_fifo_base_inst : label is 5;
  attribute XPM_MODULE of xpm_fifo_base_inst : label is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of xpm_fifo_base_inst : label is 3;
  attribute invalid : integer;
  attribute invalid of xpm_fifo_base_inst : label is 0;
  attribute stage1_valid : integer;
  attribute stage1_valid of xpm_fifo_base_inst : label is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of xpm_fifo_base_inst : label is 1;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  dout(31) <= \<const0>\;
  dout(30) <= \<const0>\;
  dout(29) <= \<const0>\;
  dout(28) <= \<const0>\;
  dout(27) <= \<const0>\;
  dout(26) <= \<const0>\;
  dout(25) <= \<const0>\;
  dout(24) <= \<const0>\;
  dout(23) <= \<const0>\;
  dout(22) <= \<const0>\;
  dout(21) <= \<const0>\;
  dout(20) <= \<const0>\;
  dout(19) <= \<const0>\;
  dout(18) <= \<const0>\;
  dout(17) <= \<const0>\;
  dout(16) <= \<const0>\;
  dout(15) <= \<const0>\;
  dout(14) <= \<const0>\;
  dout(13) <= \<const0>\;
  dout(12) <= \<const0>\;
  dout(11) <= \<const0>\;
  dout(10) <= \<const0>\;
  dout(9) <= \<const0>\;
  dout(8) <= \<const0>\;
  dout(7) <= \<const0>\;
  dout(6) <= \<const0>\;
  dout(5) <= \<const0>\;
  dout(4) <= \<const0>\;
  dout(3) <= \<const0>\;
  dout(2) <= \<const0>\;
  dout(1) <= \<const0>\;
  dout(0) <= \<const0>\;
  empty <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(7) <= \<const0>\;
  rd_data_count(6) <= \<const0>\;
  rd_data_count(5) <= \<const0>\;
  rd_data_count(4) <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(7) <= \<const0>\;
  wr_data_count(6) <= \<const0>\;
  wr_data_count(5) <= \<const0>\;
  wr_data_count(4) <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
xpm_fifo_base_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0__1\
     port map (
      almost_empty => NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED,
      almost_full => NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED,
      data_valid => NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED,
      dbiterr => NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED,
      din(31 downto 0) => B"00000000000000000000000000000000",
      dout(31 downto 0) => NLW_xpm_fifo_base_inst_dout_UNCONNECTED(31 downto 0),
      empty => NLW_xpm_fifo_base_inst_empty_UNCONNECTED,
      full => full,
      full_n => NLW_xpm_fifo_base_inst_full_n_UNCONNECTED,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => NLW_xpm_fifo_base_inst_overflow_UNCONNECTED,
      prog_empty => NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED,
      prog_full => NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED,
      rd_clk => '0',
      rd_data_count(7 downto 0) => NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED(7 downto 0),
      rd_en => rd_en,
      rd_rst_busy => NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED,
      rst => rst,
      sbiterr => NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED,
      sleep => sleep,
      underflow => NLW_xpm_fifo_base_inst_underflow_UNCONNECTED,
      wr_ack => NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED,
      wr_clk => wr_clk,
      wr_data_count(7 downto 0) => NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED(7 downto 0),
      wr_en => wr_en,
      wr_rst_busy => NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_ro_rtl_int is
  port (
    awvalid_r_reg : out STD_LOGIC;
    s_axi_control_BVALID : out STD_LOGIC;
    \FSM_onehot_wstate_reg[1]\ : out STD_LOGIC;
    s_axi_control_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem_AWADDR : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_control_AWREADY : out STD_LOGIC;
    FSM_sequential_rstate_reg : out STD_LOGIC;
    s_axi_control_ARREADY : out STD_LOGIC;
    interrupt : out STD_LOGIC;
    arvalid_r_reg : out STD_LOGIC;
    \id_reg[0]\ : out STD_LOGIC;
    m_axi_gmem_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_gmem_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_gmem_ARADDR : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_gmem_WLAST : out STD_LOGIC;
    m_axi_gmem_BVALID : in STD_LOGIC;
    m_axi_gmem_AWREADY : in STD_LOGIC;
    s_axi_control_ARADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ap_clk : in STD_LOGIC;
    s_axi_control_AWADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axi_control_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_ARVALID : in STD_LOGIC;
    s_axi_control_RREADY : in STD_LOGIC;
    s_axi_control_AWVALID : in STD_LOGIC;
    s_axi_control_WVALID : in STD_LOGIC;
    s_axi_control_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_control_BREADY : in STD_LOGIC;
    m_axi_gmem_RLAST : in STD_LOGIC;
    m_axi_gmem_RVALID : in STD_LOGIC;
    m_axi_gmem_RID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem_ARREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_ro_rtl_int;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_ro_rtl_int is
  signal \adder_tdata[1]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal adder_tvalid : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \addr_reg[0]_3\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \addr_reg[1]_4\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal ap_done : STD_LOGIC;
  signal ap_idle : STD_LOGIC;
  signal ap_start : STD_LOGIC;
  signal ap_start_pulse : STD_LOGIC;
  signal ap_start_r : STD_LOGIC;
  signal areset : STD_LOGIC;
  signal areset_i_1_n_0 : STD_LOGIC;
  signal ctrl_rd_fifo_prog_full : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal final_burst_len0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal inst_axi_write_master_n_65 : STD_LOGIC;
  signal inst_axi_write_master_n_76 : STD_LOGIC;
  signal inst_krnl_ro_control_s_axi_n_132 : STD_LOGIC;
  signal inst_krnl_ro_control_s_axi_n_157 : STD_LOGIC;
  signal inst_krnl_ro_control_s_axi_n_158 : STD_LOGIC;
  signal inst_krnl_ro_control_s_axi_n_159 : STD_LOGIC;
  signal inst_krnl_ro_control_s_axi_n_160 : STD_LOGIC;
  signal inst_krnl_ro_control_s_axi_n_161 : STD_LOGIC;
  signal inst_krnl_ro_control_s_axi_n_162 : STD_LOGIC;
  signal inst_krnl_ro_control_s_axi_n_163 : STD_LOGIC;
  signal inst_krnl_ro_control_s_axi_n_164 : STD_LOGIC;
  signal inst_krnl_ro_control_s_axi_n_165 : STD_LOGIC;
  signal inst_krnl_ro_control_s_axi_n_166 : STD_LOGIC;
  signal inst_krnl_ro_control_s_axi_n_167 : STD_LOGIC;
  signal inst_krnl_ro_control_s_axi_n_168 : STD_LOGIC;
  signal inst_krnl_ro_control_s_axi_n_169 : STD_LOGIC;
  signal inst_krnl_ro_control_s_axi_n_170 : STD_LOGIC;
  signal inst_krnl_ro_control_s_axi_n_171 : STD_LOGIC;
  signal inst_krnl_ro_control_s_axi_n_172 : STD_LOGIC;
  signal inst_krnl_ro_control_s_axi_n_173 : STD_LOGIC;
  signal inst_krnl_ro_control_s_axi_n_174 : STD_LOGIC;
  signal inst_krnl_ro_control_s_axi_n_175 : STD_LOGIC;
  signal inst_krnl_ro_control_s_axi_n_176 : STD_LOGIC;
  signal inst_krnl_ro_control_s_axi_n_177 : STD_LOGIC;
  signal inst_krnl_ro_control_s_axi_n_178 : STD_LOGIC;
  signal inst_krnl_ro_control_s_axi_n_179 : STD_LOGIC;
  signal inst_krnl_ro_control_s_axi_n_180 : STD_LOGIC;
  signal inst_krnl_ro_control_s_axi_n_181 : STD_LOGIC;
  signal inst_krnl_ro_control_s_axi_n_182 : STD_LOGIC;
  signal inst_krnl_ro_control_s_axi_n_183 : STD_LOGIC;
  signal inst_krnl_ro_control_s_axi_n_184 : STD_LOGIC;
  signal inst_krnl_ro_control_s_axi_n_185 : STD_LOGIC;
  signal inst_krnl_ro_control_s_axi_n_186 : STD_LOGIC;
  signal inst_krnl_ro_control_s_axi_n_187 : STD_LOGIC;
  signal inst_krnl_ro_control_s_axi_n_188 : STD_LOGIC;
  signal inst_krnl_ro_control_s_axi_n_189 : STD_LOGIC;
  signal inst_krnl_ro_control_s_axi_n_190 : STD_LOGIC;
  signal inst_krnl_ro_control_s_axi_n_191 : STD_LOGIC;
  signal inst_krnl_ro_control_s_axi_n_192 : STD_LOGIC;
  signal inst_krnl_ro_control_s_axi_n_193 : STD_LOGIC;
  signal inst_krnl_ro_control_s_axi_n_194 : STD_LOGIC;
  signal inst_krnl_ro_control_s_axi_n_195 : STD_LOGIC;
  signal inst_krnl_ro_control_s_axi_n_196 : STD_LOGIC;
  signal inst_krnl_ro_control_s_axi_n_197 : STD_LOGIC;
  signal inst_krnl_ro_control_s_axi_n_198 : STD_LOGIC;
  signal inst_krnl_ro_control_s_axi_n_199 : STD_LOGIC;
  signal inst_krnl_ro_control_s_axi_n_2 : STD_LOGIC;
  signal inst_krnl_ro_control_s_axi_n_200 : STD_LOGIC;
  signal inst_krnl_ro_control_s_axi_n_201 : STD_LOGIC;
  signal inst_krnl_ro_control_s_axi_n_202 : STD_LOGIC;
  signal inst_krnl_ro_control_s_axi_n_203 : STD_LOGIC;
  signal inst_krnl_ro_control_s_axi_n_204 : STD_LOGIC;
  signal inst_krnl_ro_control_s_axi_n_205 : STD_LOGIC;
  signal inst_krnl_ro_control_s_axi_n_206 : STD_LOGIC;
  signal inst_krnl_ro_control_s_axi_n_207 : STD_LOGIC;
  signal inst_krnl_ro_control_s_axi_n_208 : STD_LOGIC;
  signal inst_krnl_ro_control_s_axi_n_209 : STD_LOGIC;
  signal inst_krnl_ro_control_s_axi_n_210 : STD_LOGIC;
  signal inst_krnl_ro_control_s_axi_n_211 : STD_LOGIC;
  signal inst_krnl_ro_control_s_axi_n_212 : STD_LOGIC;
  signal inst_krnl_ro_control_s_axi_n_213 : STD_LOGIC;
  signal inst_krnl_ro_control_s_axi_n_214 : STD_LOGIC;
  signal inst_krnl_ro_control_s_axi_n_215 : STD_LOGIC;
  signal inst_krnl_ro_control_s_axi_n_216 : STD_LOGIC;
  signal inst_krnl_ro_control_s_axi_n_217 : STD_LOGIC;
  signal inst_krnl_ro_control_s_axi_n_218 : STD_LOGIC;
  signal inst_krnl_ro_control_s_axi_n_219 : STD_LOGIC;
  signal inst_krnl_ro_control_s_axi_n_220 : STD_LOGIC;
  signal inst_krnl_ro_control_s_axi_n_221 : STD_LOGIC;
  signal inst_krnl_ro_control_s_axi_n_222 : STD_LOGIC;
  signal inst_krnl_ro_control_s_axi_n_223 : STD_LOGIC;
  signal inst_krnl_ro_control_s_axi_n_224 : STD_LOGIC;
  signal inst_krnl_ro_control_s_axi_n_225 : STD_LOGIC;
  signal inst_krnl_ro_control_s_axi_n_226 : STD_LOGIC;
  signal inst_krnl_ro_control_s_axi_n_227 : STD_LOGIC;
  signal inst_krnl_ro_control_s_axi_n_228 : STD_LOGIC;
  signal inst_krnl_ro_control_s_axi_n_229 : STD_LOGIC;
  signal inst_krnl_ro_control_s_axi_n_230 : STD_LOGIC;
  signal inst_krnl_ro_control_s_axi_n_231 : STD_LOGIC;
  signal inst_krnl_ro_control_s_axi_n_232 : STD_LOGIC;
  signal inst_krnl_ro_control_s_axi_n_233 : STD_LOGIC;
  signal inst_krnl_ro_control_s_axi_n_234 : STD_LOGIC;
  signal inst_krnl_ro_control_s_axi_n_235 : STD_LOGIC;
  signal inst_krnl_ro_control_s_axi_n_236 : STD_LOGIC;
  signal inst_krnl_ro_control_s_axi_n_237 : STD_LOGIC;
  signal inst_krnl_ro_control_s_axi_n_238 : STD_LOGIC;
  signal inst_krnl_ro_control_s_axi_n_239 : STD_LOGIC;
  signal inst_krnl_ro_control_s_axi_n_240 : STD_LOGIC;
  signal inst_krnl_ro_control_s_axi_n_241 : STD_LOGIC;
  signal inst_krnl_ro_control_s_axi_n_242 : STD_LOGIC;
  signal inst_krnl_ro_control_s_axi_n_243 : STD_LOGIC;
  signal inst_krnl_ro_control_s_axi_n_244 : STD_LOGIC;
  signal inst_krnl_ro_control_s_axi_n_245 : STD_LOGIC;
  signal inst_krnl_ro_control_s_axi_n_246 : STD_LOGIC;
  signal inst_krnl_ro_control_s_axi_n_247 : STD_LOGIC;
  signal inst_krnl_ro_control_s_axi_n_248 : STD_LOGIC;
  signal inst_krnl_ro_control_s_axi_n_249 : STD_LOGIC;
  signal inst_krnl_ro_control_s_axi_n_250 : STD_LOGIC;
  signal inst_krnl_ro_control_s_axi_n_251 : STD_LOGIC;
  signal inst_krnl_ro_control_s_axi_n_252 : STD_LOGIC;
  signal inst_krnl_ro_control_s_axi_n_253 : STD_LOGIC;
  signal inst_krnl_ro_control_s_axi_n_254 : STD_LOGIC;
  signal inst_krnl_ro_control_s_axi_n_255 : STD_LOGIC;
  signal inst_krnl_ro_control_s_axi_n_256 : STD_LOGIC;
  signal inst_krnl_ro_control_s_axi_n_257 : STD_LOGIC;
  signal inst_krnl_ro_control_s_axi_n_258 : STD_LOGIC;
  signal inst_krnl_ro_control_s_axi_n_259 : STD_LOGIC;
  signal inst_krnl_ro_control_s_axi_n_260 : STD_LOGIC;
  signal inst_krnl_ro_control_s_axi_n_261 : STD_LOGIC;
  signal inst_krnl_ro_control_s_axi_n_262 : STD_LOGIC;
  signal inst_krnl_ro_control_s_axi_n_263 : STD_LOGIC;
  signal inst_krnl_ro_control_s_axi_n_264 : STD_LOGIC;
  signal inst_krnl_ro_control_s_axi_n_265 : STD_LOGIC;
  signal inst_krnl_ro_control_s_axi_n_266 : STD_LOGIC;
  signal inst_krnl_ro_control_s_axi_n_47 : STD_LOGIC;
  signal inst_krnl_ro_control_s_axi_n_48 : STD_LOGIC;
  signal inst_krnl_ro_control_s_axi_n_49 : STD_LOGIC;
  signal inst_krnl_ro_control_s_axi_n_50 : STD_LOGIC;
  signal inst_krnl_ro_control_s_axi_n_51 : STD_LOGIC;
  signal inst_krnl_ro_control_s_axi_n_52 : STD_LOGIC;
  signal inst_krnl_ro_control_s_axi_n_53 : STD_LOGIC;
  signal inst_krnl_ro_control_s_axi_n_54 : STD_LOGIC;
  signal inst_krnl_ro_control_s_axi_n_55 : STD_LOGIC;
  signal inst_krnl_ro_control_s_axi_n_56 : STD_LOGIC;
  signal inst_krnl_ro_control_s_axi_n_57 : STD_LOGIC;
  signal inst_krnl_ro_control_s_axi_n_58 : STD_LOGIC;
  signal inst_krnl_ro_control_s_axi_n_59 : STD_LOGIC;
  signal inst_krnl_ro_control_s_axi_n_6 : STD_LOGIC;
  signal inst_krnl_ro_control_s_axi_n_60 : STD_LOGIC;
  signal inst_krnl_ro_control_s_axi_n_61 : STD_LOGIC;
  signal inst_krnl_ro_control_s_axi_n_62 : STD_LOGIC;
  signal inst_krnl_ro_control_s_axi_n_63 : STD_LOGIC;
  signal inst_krnl_ro_control_s_axi_n_64 : STD_LOGIC;
  signal inst_krnl_ro_control_s_axi_n_65 : STD_LOGIC;
  signal inst_krnl_ro_control_s_axi_n_66 : STD_LOGIC;
  signal inst_krnl_ro_control_s_axi_n_9 : STD_LOGIC;
  signal \inst_rd_xpm_fifo_sync_n_17_[0]\ : STD_LOGIC;
  signal \inst_rd_xpm_fifo_sync_n_18_[0]\ : STD_LOGIC;
  signal \inst_rd_xpm_fifo_sync_n_19_[0]\ : STD_LOGIC;
  signal \inst_rd_xpm_fifo_sync_n_20_[0]\ : STD_LOGIC;
  signal \inst_rd_xpm_fifo_sync_n_21_[0]\ : STD_LOGIC;
  signal \inst_rd_xpm_fifo_sync_n_22_[0]\ : STD_LOGIC;
  signal \inst_rd_xpm_fifo_sync_n_23_[0]\ : STD_LOGIC;
  signal \inst_rd_xpm_fifo_sync_n_24_[0]\ : STD_LOGIC;
  signal \inst_rd_xpm_fifo_sync_n_25_[0]\ : STD_LOGIC;
  signal \inst_rd_xpm_fifo_sync_n_26_[0]\ : STD_LOGIC;
  signal \inst_rd_xpm_fifo_sync_n_27_[0]\ : STD_LOGIC;
  signal \inst_rd_xpm_fifo_sync_n_28_[0]\ : STD_LOGIC;
  signal \inst_rd_xpm_fifo_sync_n_29_[0]\ : STD_LOGIC;
  signal \inst_rd_xpm_fifo_sync_n_30_[0]\ : STD_LOGIC;
  signal \inst_rd_xpm_fifo_sync_n_31_[0]\ : STD_LOGIC;
  signal \inst_rd_xpm_fifo_sync_n_32_[0]\ : STD_LOGIC;
  signal \inst_rd_xpm_fifo_sync_n_33_[0]\ : STD_LOGIC;
  signal \inst_rd_xpm_fifo_sync_n_34_[0]\ : STD_LOGIC;
  signal \inst_rd_xpm_fifo_sync_n_35_[0]\ : STD_LOGIC;
  signal \inst_rd_xpm_fifo_sync_n_36_[0]\ : STD_LOGIC;
  signal \inst_rd_xpm_fifo_sync_n_37_[0]\ : STD_LOGIC;
  signal \inst_rd_xpm_fifo_sync_n_38_[0]\ : STD_LOGIC;
  signal \inst_rd_xpm_fifo_sync_n_39_[0]\ : STD_LOGIC;
  signal \inst_rd_xpm_fifo_sync_n_40_[0]\ : STD_LOGIC;
  signal \inst_rd_xpm_fifo_sync_n_41_[0]\ : STD_LOGIC;
  signal \inst_rd_xpm_fifo_sync_n_42_[0]\ : STD_LOGIC;
  signal \inst_rd_xpm_fifo_sync_n_43_[0]\ : STD_LOGIC;
  signal \inst_rd_xpm_fifo_sync_n_44_[0]\ : STD_LOGIC;
  signal \inst_rd_xpm_fifo_sync_n_45_[0]\ : STD_LOGIC;
  signal \inst_rd_xpm_fifo_sync_n_46_[0]\ : STD_LOGIC;
  signal \inst_rd_xpm_fifo_sync_n_47_[0]\ : STD_LOGIC;
  signal \inst_rd_xpm_fifo_sync_n_48_[0]\ : STD_LOGIC;
  signal inst_ro_sensor_i_1_n_0 : STD_LOGIC;
  signal inst_ro_sensor_i_2_n_0 : STD_LOGIC;
  signal \inst_wr_xpm_fifo_sync_n_0_[1]\ : STD_LOGIC;
  signal length_r : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal num_transactions0 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \rd_fifo_tdata[1]_2\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \rd_fifo_tdata[3]_1\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal rd_fifo_tready : STD_LOGIC_VECTOR ( 3 to 3 );
  signal rd_tvalid : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sent_mul : STD_LOGIC;
  signal wm_ctrl_length : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal wm_ctrl_offset : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal wm_ctrl_start : STD_LOGIC;
  signal wm_ctrl_start0 : STD_LOGIC;
  signal \NLW_inst_rd_xpm_fifo_sync[0]_almost_empty_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_inst_rd_xpm_fifo_sync[0]_almost_full_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_inst_rd_xpm_fifo_sync[0]_data_valid_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_inst_rd_xpm_fifo_sync[0]_dbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_inst_rd_xpm_fifo_sync[0]_empty_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_inst_rd_xpm_fifo_sync[0]_full_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_inst_rd_xpm_fifo_sync[0]_overflow_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_inst_rd_xpm_fifo_sync[0]_prog_empty_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_inst_rd_xpm_fifo_sync[0]_rd_rst_busy_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_inst_rd_xpm_fifo_sync[0]_sbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_inst_rd_xpm_fifo_sync[0]_underflow_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_inst_rd_xpm_fifo_sync[0]_wr_ack_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_inst_rd_xpm_fifo_sync[0]_wr_rst_busy_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_inst_rd_xpm_fifo_sync[0]_rd_data_count_UNCONNECTED\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \NLW_inst_rd_xpm_fifo_sync[0]_wr_data_count_UNCONNECTED\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \NLW_inst_rd_xpm_fifo_sync[1]_almost_empty_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_inst_rd_xpm_fifo_sync[1]_almost_full_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_inst_rd_xpm_fifo_sync[1]_data_valid_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_inst_rd_xpm_fifo_sync[1]_dbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_inst_rd_xpm_fifo_sync[1]_empty_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_inst_rd_xpm_fifo_sync[1]_full_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_inst_rd_xpm_fifo_sync[1]_overflow_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_inst_rd_xpm_fifo_sync[1]_prog_empty_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_inst_rd_xpm_fifo_sync[1]_rd_rst_busy_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_inst_rd_xpm_fifo_sync[1]_sbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_inst_rd_xpm_fifo_sync[1]_underflow_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_inst_rd_xpm_fifo_sync[1]_wr_ack_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_inst_rd_xpm_fifo_sync[1]_wr_rst_busy_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_inst_rd_xpm_fifo_sync[1]_rd_data_count_UNCONNECTED\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \NLW_inst_rd_xpm_fifo_sync[1]_wr_data_count_UNCONNECTED\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \NLW_inst_rd_xpm_fifo_sync[3]_almost_empty_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_inst_rd_xpm_fifo_sync[3]_almost_full_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_inst_rd_xpm_fifo_sync[3]_data_valid_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_inst_rd_xpm_fifo_sync[3]_dbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_inst_rd_xpm_fifo_sync[3]_full_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_inst_rd_xpm_fifo_sync[3]_overflow_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_inst_rd_xpm_fifo_sync[3]_prog_empty_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_inst_rd_xpm_fifo_sync[3]_prog_full_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_inst_rd_xpm_fifo_sync[3]_rd_rst_busy_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_inst_rd_xpm_fifo_sync[3]_sbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_inst_rd_xpm_fifo_sync[3]_underflow_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_inst_rd_xpm_fifo_sync[3]_wr_ack_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_inst_rd_xpm_fifo_sync[3]_wr_rst_busy_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_inst_rd_xpm_fifo_sync[3]_rd_data_count_UNCONNECTED\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \NLW_inst_rd_xpm_fifo_sync[3]_wr_data_count_UNCONNECTED\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \NLW_inst_wr_xpm_fifo_sync[1]_almost_empty_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_inst_wr_xpm_fifo_sync[1]_almost_full_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_inst_wr_xpm_fifo_sync[1]_data_valid_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_inst_wr_xpm_fifo_sync[1]_dbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_inst_wr_xpm_fifo_sync[1]_empty_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_inst_wr_xpm_fifo_sync[1]_overflow_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_inst_wr_xpm_fifo_sync[1]_prog_empty_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_inst_wr_xpm_fifo_sync[1]_prog_full_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_inst_wr_xpm_fifo_sync[1]_rd_rst_busy_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_inst_wr_xpm_fifo_sync[1]_sbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_inst_wr_xpm_fifo_sync[1]_underflow_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_inst_wr_xpm_fifo_sync[1]_wr_ack_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_inst_wr_xpm_fifo_sync[1]_wr_rst_busy_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_inst_wr_xpm_fifo_sync[1]_dout_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_inst_wr_xpm_fifo_sync[1]_rd_data_count_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_inst_wr_xpm_fifo_sync[1]_wr_data_count_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \inst_rd_xpm_fifo_sync[0]\ : label is 0;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \inst_rd_xpm_fifo_sync[0]\ : label is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of \inst_rd_xpm_fifo_sync[0]\ : label is "no_ecc";
  attribute EN_ADV_FEATURE_SYNC : string;
  attribute EN_ADV_FEATURE_SYNC of \inst_rd_xpm_fifo_sync[0]\ : label is "16'b0000011100000111";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of \inst_rd_xpm_fifo_sync[0]\ : label is "auto";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \inst_rd_xpm_fifo_sync[0]\ : label is 1;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \inst_rd_xpm_fifo_sync[0]\ : label is 1024;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \inst_rd_xpm_fifo_sync[0]\ : label is 1;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \inst_rd_xpm_fifo_sync[0]\ : label is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \inst_rd_xpm_fifo_sync[0]\ : label is 254;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of \inst_rd_xpm_fifo_sync[0]\ : label is 1;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \inst_rd_xpm_fifo_sync[0]\ : label is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of \inst_rd_xpm_fifo_sync[0]\ : label is 0;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of \inst_rd_xpm_fifo_sync[0]\ : label is 1;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of \inst_rd_xpm_fifo_sync[0]\ : label is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \inst_rd_xpm_fifo_sync[0]\ : label is 11;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \inst_rd_xpm_fifo_sync[0]\ : label is 32;
  attribute READ_MODE : string;
  attribute READ_MODE of \inst_rd_xpm_fifo_sync[0]\ : label is "fwft";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \inst_rd_xpm_fifo_sync[0]\ : label is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \inst_rd_xpm_fifo_sync[0]\ : label is "0707";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \inst_rd_xpm_fifo_sync[0]\ : label is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \inst_rd_xpm_fifo_sync[0]\ : label is 32;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \inst_rd_xpm_fifo_sync[0]\ : label is 11;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \inst_rd_xpm_fifo_sync[0]\ : label is "TRUE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \inst_rd_xpm_fifo_sync[0]_i_1\ : label is "soft_lutpair355";
  attribute CASCADE_HEIGHT of \inst_rd_xpm_fifo_sync[1]\ : label is 0;
  attribute DOUT_RESET_VALUE of \inst_rd_xpm_fifo_sync[1]\ : label is "0";
  attribute ECC_MODE of \inst_rd_xpm_fifo_sync[1]\ : label is "no_ecc";
  attribute EN_ADV_FEATURE_SYNC of \inst_rd_xpm_fifo_sync[1]\ : label is "16'b0000011100000111";
  attribute FIFO_MEMORY_TYPE of \inst_rd_xpm_fifo_sync[1]\ : label is "auto";
  attribute FIFO_READ_LATENCY of \inst_rd_xpm_fifo_sync[1]\ : label is 1;
  attribute FIFO_WRITE_DEPTH of \inst_rd_xpm_fifo_sync[1]\ : label is 1024;
  attribute FULL_RESET_VALUE of \inst_rd_xpm_fifo_sync[1]\ : label is 1;
  attribute PROG_EMPTY_THRESH of \inst_rd_xpm_fifo_sync[1]\ : label is 10;
  attribute PROG_FULL_THRESH of \inst_rd_xpm_fifo_sync[1]\ : label is 254;
  attribute P_COMMON_CLOCK of \inst_rd_xpm_fifo_sync[1]\ : label is 1;
  attribute P_ECC_MODE of \inst_rd_xpm_fifo_sync[1]\ : label is 0;
  attribute P_FIFO_MEMORY_TYPE of \inst_rd_xpm_fifo_sync[1]\ : label is 0;
  attribute P_READ_MODE of \inst_rd_xpm_fifo_sync[1]\ : label is 1;
  attribute P_WAKEUP_TIME of \inst_rd_xpm_fifo_sync[1]\ : label is 2;
  attribute RD_DATA_COUNT_WIDTH of \inst_rd_xpm_fifo_sync[1]\ : label is 11;
  attribute READ_DATA_WIDTH of \inst_rd_xpm_fifo_sync[1]\ : label is 32;
  attribute READ_MODE of \inst_rd_xpm_fifo_sync[1]\ : label is "fwft";
  attribute SIM_ASSERT_CHK of \inst_rd_xpm_fifo_sync[1]\ : label is 0;
  attribute USE_ADV_FEATURES of \inst_rd_xpm_fifo_sync[1]\ : label is "0707";
  attribute WAKEUP_TIME of \inst_rd_xpm_fifo_sync[1]\ : label is 0;
  attribute WRITE_DATA_WIDTH of \inst_rd_xpm_fifo_sync[1]\ : label is 32;
  attribute WR_DATA_COUNT_WIDTH of \inst_rd_xpm_fifo_sync[1]\ : label is 11;
  attribute XPM_MODULE of \inst_rd_xpm_fifo_sync[1]\ : label is "TRUE";
  attribute SOFT_HLUTNM of \inst_rd_xpm_fifo_sync[1]_i_1\ : label is "soft_lutpair355";
  attribute CASCADE_HEIGHT of \inst_rd_xpm_fifo_sync[3]\ : label is 0;
  attribute DOUT_RESET_VALUE of \inst_rd_xpm_fifo_sync[3]\ : label is "0";
  attribute ECC_MODE of \inst_rd_xpm_fifo_sync[3]\ : label is "no_ecc";
  attribute EN_ADV_FEATURE_SYNC of \inst_rd_xpm_fifo_sync[3]\ : label is "16'b0000011100000111";
  attribute FIFO_MEMORY_TYPE of \inst_rd_xpm_fifo_sync[3]\ : label is "auto";
  attribute FIFO_READ_LATENCY of \inst_rd_xpm_fifo_sync[3]\ : label is 1;
  attribute FIFO_WRITE_DEPTH of \inst_rd_xpm_fifo_sync[3]\ : label is 1024;
  attribute FULL_RESET_VALUE of \inst_rd_xpm_fifo_sync[3]\ : label is 1;
  attribute PROG_EMPTY_THRESH of \inst_rd_xpm_fifo_sync[3]\ : label is 10;
  attribute PROG_FULL_THRESH of \inst_rd_xpm_fifo_sync[3]\ : label is 254;
  attribute P_COMMON_CLOCK of \inst_rd_xpm_fifo_sync[3]\ : label is 1;
  attribute P_ECC_MODE of \inst_rd_xpm_fifo_sync[3]\ : label is 0;
  attribute P_FIFO_MEMORY_TYPE of \inst_rd_xpm_fifo_sync[3]\ : label is 0;
  attribute P_READ_MODE of \inst_rd_xpm_fifo_sync[3]\ : label is 1;
  attribute P_WAKEUP_TIME of \inst_rd_xpm_fifo_sync[3]\ : label is 2;
  attribute RD_DATA_COUNT_WIDTH of \inst_rd_xpm_fifo_sync[3]\ : label is 11;
  attribute READ_DATA_WIDTH of \inst_rd_xpm_fifo_sync[3]\ : label is 32;
  attribute READ_MODE of \inst_rd_xpm_fifo_sync[3]\ : label is "fwft";
  attribute SIM_ASSERT_CHK of \inst_rd_xpm_fifo_sync[3]\ : label is 0;
  attribute USE_ADV_FEATURES of \inst_rd_xpm_fifo_sync[3]\ : label is "0707";
  attribute WAKEUP_TIME of \inst_rd_xpm_fifo_sync[3]\ : label is 0;
  attribute WRITE_DATA_WIDTH of \inst_rd_xpm_fifo_sync[3]\ : label is 32;
  attribute WR_DATA_COUNT_WIDTH of \inst_rd_xpm_fifo_sync[3]\ : label is 11;
  attribute XPM_MODULE of \inst_rd_xpm_fifo_sync[3]\ : label is "TRUE";
  attribute CLOCKS_PER_BIT : integer;
  attribute CLOCKS_PER_BIT of inst_ro_sensor : label is 8388608;
  attribute CONTINUE_MEASURE : string;
  attribute CONTINUE_MEASURE of inst_ro_sensor : label is "3'b010";
  attribute COUNTER_BIT : integer;
  attribute COUNTER_BIT of inst_ro_sensor : label is 32;
  attribute C_DATA_WIDTH : integer;
  attribute C_DATA_WIDTH of inst_ro_sensor : label is 32;
  attribute C_NUM_CHANNELS_RO : integer;
  attribute C_NUM_CHANNELS_RO of inst_ro_sensor : label is 1;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of inst_ro_sensor : label is std.standard.true;
  attribute IDLE : string;
  attribute IDLE of inst_ro_sensor : label is "3'b000";
  attribute ROMEASURE : string;
  attribute ROMEASURE of inst_ro_sensor : label is "3'b001";
  attribute RO_TYPE : integer;
  attribute RO_TYPE of inst_ro_sensor : label is 1;
  attribute STAGES : integer;
  attribute STAGES of inst_ro_sensor : label is 2;
  attribute CASCADE_HEIGHT of \inst_wr_xpm_fifo_sync[1]\ : label is 0;
  attribute DOUT_RESET_VALUE of \inst_wr_xpm_fifo_sync[1]\ : label is "0";
  attribute ECC_MODE of \inst_wr_xpm_fifo_sync[1]\ : label is "no_ecc";
  attribute EN_ADV_FEATURE_SYNC of \inst_wr_xpm_fifo_sync[1]\ : label is "16'b0000011100000111";
  attribute FIFO_MEMORY_TYPE of \inst_wr_xpm_fifo_sync[1]\ : label is "auto";
  attribute FIFO_READ_LATENCY of \inst_wr_xpm_fifo_sync[1]\ : label is 1;
  attribute FIFO_WRITE_DEPTH of \inst_wr_xpm_fifo_sync[1]\ : label is 256;
  attribute FULL_RESET_VALUE of \inst_wr_xpm_fifo_sync[1]\ : label is 1;
  attribute PROG_EMPTY_THRESH of \inst_wr_xpm_fifo_sync[1]\ : label is 10;
  attribute PROG_FULL_THRESH of \inst_wr_xpm_fifo_sync[1]\ : label is 10;
  attribute P_COMMON_CLOCK of \inst_wr_xpm_fifo_sync[1]\ : label is 1;
  attribute P_ECC_MODE of \inst_wr_xpm_fifo_sync[1]\ : label is 0;
  attribute P_FIFO_MEMORY_TYPE of \inst_wr_xpm_fifo_sync[1]\ : label is 0;
  attribute P_READ_MODE of \inst_wr_xpm_fifo_sync[1]\ : label is 1;
  attribute P_WAKEUP_TIME of \inst_wr_xpm_fifo_sync[1]\ : label is 2;
  attribute RD_DATA_COUNT_WIDTH of \inst_wr_xpm_fifo_sync[1]\ : label is 8;
  attribute READ_DATA_WIDTH of \inst_wr_xpm_fifo_sync[1]\ : label is 32;
  attribute READ_MODE of \inst_wr_xpm_fifo_sync[1]\ : label is "fwft";
  attribute SIM_ASSERT_CHK of \inst_wr_xpm_fifo_sync[1]\ : label is 0;
  attribute USE_ADV_FEATURES of \inst_wr_xpm_fifo_sync[1]\ : label is "0707";
  attribute WAKEUP_TIME of \inst_wr_xpm_fifo_sync[1]\ : label is 0;
  attribute WRITE_DATA_WIDTH of \inst_wr_xpm_fifo_sync[1]\ : label is 32;
  attribute WR_DATA_COUNT_WIDTH of \inst_wr_xpm_fifo_sync[1]\ : label is 8;
  attribute XPM_MODULE of \inst_wr_xpm_fifo_sync[1]\ : label is "TRUE";
begin
ap_done_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => inst_krnl_ro_control_s_axi_n_2,
      Q => ap_done,
      R => '0'
    );
ap_idle_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => inst_krnl_ro_control_s_axi_n_47,
      Q => ap_idle,
      R => '0'
    );
ap_start_r_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_start,
      Q => ap_start_r,
      R => '0'
    );
areset_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_rst_n,
      O => areset_i_1_n_0
    );
areset_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => areset_i_1_n_0,
      Q => areset,
      R => '0'
    );
inst_axi_read_master: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_ro_rtl_axi_read_master
     port map (
      D(23 downto 0) => num_transactions0(23 downto 0),
      O(7) => inst_krnl_ro_control_s_axi_n_157,
      O(6) => inst_krnl_ro_control_s_axi_n_158,
      O(5) => inst_krnl_ro_control_s_axi_n_159,
      O(4) => inst_krnl_ro_control_s_axi_n_160,
      O(3) => inst_krnl_ro_control_s_axi_n_161,
      O(2) => inst_krnl_ro_control_s_axi_n_162,
      O(1) => inst_krnl_ro_control_s_axi_n_163,
      O(0) => inst_krnl_ro_control_s_axi_n_164,
      \addr_reg[0][0]_0\ => inst_krnl_ro_control_s_axi_n_48,
      \addr_reg[0][1]_0\ => inst_krnl_ro_control_s_axi_n_49,
      \addr_reg[0][24]_0\(7) => inst_krnl_ro_control_s_axi_n_165,
      \addr_reg[0][24]_0\(6) => inst_krnl_ro_control_s_axi_n_166,
      \addr_reg[0][24]_0\(5) => inst_krnl_ro_control_s_axi_n_167,
      \addr_reg[0][24]_0\(4) => inst_krnl_ro_control_s_axi_n_168,
      \addr_reg[0][24]_0\(3) => inst_krnl_ro_control_s_axi_n_169,
      \addr_reg[0][24]_0\(2) => inst_krnl_ro_control_s_axi_n_170,
      \addr_reg[0][24]_0\(1) => inst_krnl_ro_control_s_axi_n_171,
      \addr_reg[0][24]_0\(0) => inst_krnl_ro_control_s_axi_n_172,
      \addr_reg[0][2]_0\ => inst_krnl_ro_control_s_axi_n_50,
      \addr_reg[0][32]_0\(7) => inst_krnl_ro_control_s_axi_n_173,
      \addr_reg[0][32]_0\(6) => inst_krnl_ro_control_s_axi_n_174,
      \addr_reg[0][32]_0\(5) => inst_krnl_ro_control_s_axi_n_175,
      \addr_reg[0][32]_0\(4) => inst_krnl_ro_control_s_axi_n_176,
      \addr_reg[0][32]_0\(3) => inst_krnl_ro_control_s_axi_n_177,
      \addr_reg[0][32]_0\(2) => inst_krnl_ro_control_s_axi_n_178,
      \addr_reg[0][32]_0\(1) => inst_krnl_ro_control_s_axi_n_179,
      \addr_reg[0][32]_0\(0) => inst_krnl_ro_control_s_axi_n_180,
      \addr_reg[0][3]_0\ => inst_krnl_ro_control_s_axi_n_51,
      \addr_reg[0][40]_0\(7) => inst_krnl_ro_control_s_axi_n_181,
      \addr_reg[0][40]_0\(6) => inst_krnl_ro_control_s_axi_n_182,
      \addr_reg[0][40]_0\(5) => inst_krnl_ro_control_s_axi_n_183,
      \addr_reg[0][40]_0\(4) => inst_krnl_ro_control_s_axi_n_184,
      \addr_reg[0][40]_0\(3) => inst_krnl_ro_control_s_axi_n_185,
      \addr_reg[0][40]_0\(2) => inst_krnl_ro_control_s_axi_n_186,
      \addr_reg[0][40]_0\(1) => inst_krnl_ro_control_s_axi_n_187,
      \addr_reg[0][40]_0\(0) => inst_krnl_ro_control_s_axi_n_188,
      \addr_reg[0][48]_0\(7) => inst_krnl_ro_control_s_axi_n_189,
      \addr_reg[0][48]_0\(6) => inst_krnl_ro_control_s_axi_n_190,
      \addr_reg[0][48]_0\(5) => inst_krnl_ro_control_s_axi_n_191,
      \addr_reg[0][48]_0\(4) => inst_krnl_ro_control_s_axi_n_192,
      \addr_reg[0][48]_0\(3) => inst_krnl_ro_control_s_axi_n_193,
      \addr_reg[0][48]_0\(2) => inst_krnl_ro_control_s_axi_n_194,
      \addr_reg[0][48]_0\(1) => inst_krnl_ro_control_s_axi_n_195,
      \addr_reg[0][48]_0\(0) => inst_krnl_ro_control_s_axi_n_196,
      \addr_reg[0][4]_0\ => inst_krnl_ro_control_s_axi_n_52,
      \addr_reg[0][56]_0\(7) => inst_krnl_ro_control_s_axi_n_197,
      \addr_reg[0][56]_0\(6) => inst_krnl_ro_control_s_axi_n_198,
      \addr_reg[0][56]_0\(5) => inst_krnl_ro_control_s_axi_n_199,
      \addr_reg[0][56]_0\(4) => inst_krnl_ro_control_s_axi_n_200,
      \addr_reg[0][56]_0\(3) => inst_krnl_ro_control_s_axi_n_201,
      \addr_reg[0][56]_0\(2) => inst_krnl_ro_control_s_axi_n_202,
      \addr_reg[0][56]_0\(1) => inst_krnl_ro_control_s_axi_n_203,
      \addr_reg[0][56]_0\(0) => inst_krnl_ro_control_s_axi_n_204,
      \addr_reg[0][5]_0\ => inst_krnl_ro_control_s_axi_n_53,
      \addr_reg[0][63]_0\(6) => inst_krnl_ro_control_s_axi_n_205,
      \addr_reg[0][63]_0\(5) => inst_krnl_ro_control_s_axi_n_206,
      \addr_reg[0][63]_0\(4) => inst_krnl_ro_control_s_axi_n_207,
      \addr_reg[0][63]_0\(3) => inst_krnl_ro_control_s_axi_n_208,
      \addr_reg[0][63]_0\(2) => inst_krnl_ro_control_s_axi_n_209,
      \addr_reg[0][63]_0\(1) => inst_krnl_ro_control_s_axi_n_210,
      \addr_reg[0][63]_0\(0) => inst_krnl_ro_control_s_axi_n_211,
      \addr_reg[0][6]_0\ => inst_krnl_ro_control_s_axi_n_54,
      \addr_reg[0][7]_0\ => inst_krnl_ro_control_s_axi_n_55,
      \addr_reg[0][8]_0\ => inst_krnl_ro_control_s_axi_n_56,
      \addr_reg[0]_3\(63 downto 0) => \addr_reg[0]_3\(63 downto 0),
      \addr_reg[1][0]_0\ => inst_krnl_ro_control_s_axi_n_57,
      \addr_reg[1][16]_0\(7) => inst_krnl_ro_control_s_axi_n_212,
      \addr_reg[1][16]_0\(6) => inst_krnl_ro_control_s_axi_n_213,
      \addr_reg[1][16]_0\(5) => inst_krnl_ro_control_s_axi_n_214,
      \addr_reg[1][16]_0\(4) => inst_krnl_ro_control_s_axi_n_215,
      \addr_reg[1][16]_0\(3) => inst_krnl_ro_control_s_axi_n_216,
      \addr_reg[1][16]_0\(2) => inst_krnl_ro_control_s_axi_n_217,
      \addr_reg[1][16]_0\(1) => inst_krnl_ro_control_s_axi_n_218,
      \addr_reg[1][16]_0\(0) => inst_krnl_ro_control_s_axi_n_219,
      \addr_reg[1][1]_0\ => inst_krnl_ro_control_s_axi_n_58,
      \addr_reg[1][24]_0\(7) => inst_krnl_ro_control_s_axi_n_220,
      \addr_reg[1][24]_0\(6) => inst_krnl_ro_control_s_axi_n_221,
      \addr_reg[1][24]_0\(5) => inst_krnl_ro_control_s_axi_n_222,
      \addr_reg[1][24]_0\(4) => inst_krnl_ro_control_s_axi_n_223,
      \addr_reg[1][24]_0\(3) => inst_krnl_ro_control_s_axi_n_224,
      \addr_reg[1][24]_0\(2) => inst_krnl_ro_control_s_axi_n_225,
      \addr_reg[1][24]_0\(1) => inst_krnl_ro_control_s_axi_n_226,
      \addr_reg[1][24]_0\(0) => inst_krnl_ro_control_s_axi_n_227,
      \addr_reg[1][2]_0\ => inst_krnl_ro_control_s_axi_n_59,
      \addr_reg[1][32]_0\(7) => inst_krnl_ro_control_s_axi_n_228,
      \addr_reg[1][32]_0\(6) => inst_krnl_ro_control_s_axi_n_229,
      \addr_reg[1][32]_0\(5) => inst_krnl_ro_control_s_axi_n_230,
      \addr_reg[1][32]_0\(4) => inst_krnl_ro_control_s_axi_n_231,
      \addr_reg[1][32]_0\(3) => inst_krnl_ro_control_s_axi_n_232,
      \addr_reg[1][32]_0\(2) => inst_krnl_ro_control_s_axi_n_233,
      \addr_reg[1][32]_0\(1) => inst_krnl_ro_control_s_axi_n_234,
      \addr_reg[1][32]_0\(0) => inst_krnl_ro_control_s_axi_n_235,
      \addr_reg[1][3]_0\ => inst_krnl_ro_control_s_axi_n_60,
      \addr_reg[1][40]_0\(7) => inst_krnl_ro_control_s_axi_n_236,
      \addr_reg[1][40]_0\(6) => inst_krnl_ro_control_s_axi_n_237,
      \addr_reg[1][40]_0\(5) => inst_krnl_ro_control_s_axi_n_238,
      \addr_reg[1][40]_0\(4) => inst_krnl_ro_control_s_axi_n_239,
      \addr_reg[1][40]_0\(3) => inst_krnl_ro_control_s_axi_n_240,
      \addr_reg[1][40]_0\(2) => inst_krnl_ro_control_s_axi_n_241,
      \addr_reg[1][40]_0\(1) => inst_krnl_ro_control_s_axi_n_242,
      \addr_reg[1][40]_0\(0) => inst_krnl_ro_control_s_axi_n_243,
      \addr_reg[1][48]_0\(7) => inst_krnl_ro_control_s_axi_n_244,
      \addr_reg[1][48]_0\(6) => inst_krnl_ro_control_s_axi_n_245,
      \addr_reg[1][48]_0\(5) => inst_krnl_ro_control_s_axi_n_246,
      \addr_reg[1][48]_0\(4) => inst_krnl_ro_control_s_axi_n_247,
      \addr_reg[1][48]_0\(3) => inst_krnl_ro_control_s_axi_n_248,
      \addr_reg[1][48]_0\(2) => inst_krnl_ro_control_s_axi_n_249,
      \addr_reg[1][48]_0\(1) => inst_krnl_ro_control_s_axi_n_250,
      \addr_reg[1][48]_0\(0) => inst_krnl_ro_control_s_axi_n_251,
      \addr_reg[1][4]_0\ => inst_krnl_ro_control_s_axi_n_61,
      \addr_reg[1][56]_0\(7) => inst_krnl_ro_control_s_axi_n_252,
      \addr_reg[1][56]_0\(6) => inst_krnl_ro_control_s_axi_n_253,
      \addr_reg[1][56]_0\(5) => inst_krnl_ro_control_s_axi_n_254,
      \addr_reg[1][56]_0\(4) => inst_krnl_ro_control_s_axi_n_255,
      \addr_reg[1][56]_0\(3) => inst_krnl_ro_control_s_axi_n_256,
      \addr_reg[1][56]_0\(2) => inst_krnl_ro_control_s_axi_n_257,
      \addr_reg[1][56]_0\(1) => inst_krnl_ro_control_s_axi_n_258,
      \addr_reg[1][56]_0\(0) => inst_krnl_ro_control_s_axi_n_259,
      \addr_reg[1][5]_0\ => inst_krnl_ro_control_s_axi_n_62,
      \addr_reg[1][63]_0\(6) => inst_krnl_ro_control_s_axi_n_260,
      \addr_reg[1][63]_0\(5) => inst_krnl_ro_control_s_axi_n_261,
      \addr_reg[1][63]_0\(4) => inst_krnl_ro_control_s_axi_n_262,
      \addr_reg[1][63]_0\(3) => inst_krnl_ro_control_s_axi_n_263,
      \addr_reg[1][63]_0\(2) => inst_krnl_ro_control_s_axi_n_264,
      \addr_reg[1][63]_0\(1) => inst_krnl_ro_control_s_axi_n_265,
      \addr_reg[1][63]_0\(0) => inst_krnl_ro_control_s_axi_n_266,
      \addr_reg[1][6]_0\ => inst_krnl_ro_control_s_axi_n_63,
      \addr_reg[1][7]_0\ => inst_krnl_ro_control_s_axi_n_64,
      \addr_reg[1][8]_0\ => inst_krnl_ro_control_s_axi_n_65,
      \addr_reg[1]_4\(63 downto 0) => \addr_reg[1]_4\(63 downto 0),
      ap_clk => ap_clk,
      ap_start_pulse => ap_start_pulse,
      areset => areset,
      arvalid_r_reg_0 => arvalid_r_reg,
      \final_burst_len_reg[7]_0\(7 downto 5) => final_burst_len0(7 downto 5),
      \final_burst_len_reg[7]_0\(4) => inst_krnl_ro_control_s_axi_n_6,
      \final_burst_len_reg[7]_0\(3 downto 2) => final_burst_len0(3 downto 2),
      \final_burst_len_reg[7]_0\(1) => inst_krnl_ro_control_s_axi_n_9,
      \final_burst_len_reg[7]_0\(0) => final_burst_len0(0),
      \id_reg[0]_0\ => \id_reg[0]\,
      m_axi_gmem_ARADDR(63 downto 0) => m_axi_gmem_ARADDR(63 downto 0),
      m_axi_gmem_ARLEN(7 downto 0) => m_axi_gmem_ARLEN(7 downto 0),
      m_axi_gmem_ARREADY => m_axi_gmem_ARREADY,
      m_axi_gmem_RID(0) => m_axi_gmem_RID(0),
      m_axi_gmem_RLAST => m_axi_gmem_RLAST,
      m_axi_gmem_RVALID => m_axi_gmem_RVALID,
      prog_full(1 downto 0) => ctrl_rd_fifo_prog_full(1 downto 0)
    );
inst_axi_write_master: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_ro_rtl_axi_write_master
     port map (
      Q(63 downto 0) => wm_ctrl_offset(63 downto 0),
      ap_clk => ap_clk,
      areset => areset,
      awvalid_r_reg_0 => awvalid_r_reg,
      is_zero_r_reg => inst_axi_write_master_n_65,
      m_axi_gmem_AWADDR(63 downto 0) => m_axi_gmem_AWADDR(63 downto 0),
      m_axi_gmem_AWLEN(7 downto 0) => m_axi_gmem_AWLEN(7 downto 0),
      m_axi_gmem_AWREADY => m_axi_gmem_AWREADY,
      m_axi_gmem_BVALID => m_axi_gmem_BVALID,
      m_axi_gmem_BVALID_0 => inst_axi_write_master_n_76,
      m_axi_gmem_WLAST => m_axi_gmem_WLAST,
      sent_mul => sent_mul,
      wm_ctrl_length(31 downto 0) => wm_ctrl_length(31 downto 0),
      wm_ctrl_start => wm_ctrl_start,
      wm_ctrl_start0 => wm_ctrl_start0
    );
inst_krnl_ro_control_s_axi: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_ro_rtl_control_s_axi
     port map (
      D(63 downto 0) => \p_0_in__0\(63 downto 0),
      \FSM_onehot_wstate_reg[1]_0\ => \FSM_onehot_wstate_reg[1]\,
      FSM_sequential_rstate_reg_0 => FSM_sequential_rstate_reg,
      O(7) => inst_krnl_ro_control_s_axi_n_157,
      O(6) => inst_krnl_ro_control_s_axi_n_158,
      O(5) => inst_krnl_ro_control_s_axi_n_159,
      O(4) => inst_krnl_ro_control_s_axi_n_160,
      O(3) => inst_krnl_ro_control_s_axi_n_161,
      O(2) => inst_krnl_ro_control_s_axi_n_162,
      O(1) => inst_krnl_ro_control_s_axi_n_163,
      O(0) => inst_krnl_ro_control_s_axi_n_164,
      Q(30 downto 0) => length_r(31 downto 1),
      \addr_reg[0]_3\(63 downto 0) => \addr_reg[0]_3\(63 downto 0),
      \addr_reg[1]_4\(63 downto 0) => \addr_reg[1]_4\(63 downto 0),
      ap_clk => ap_clk,
      ap_done => ap_done,
      ap_done_reg => inst_axi_write_master_n_65,
      ap_idle => ap_idle,
      ap_idle_reg => inst_krnl_ro_control_s_axi_n_47,
      ap_start => ap_start,
      ap_start_pulse => ap_start_pulse,
      ap_start_r => ap_start_r,
      ap_start_r_reg => inst_krnl_ro_control_s_axi_n_66,
      ap_start_r_reg_0(7) => inst_krnl_ro_control_s_axi_n_212,
      ap_start_r_reg_0(6) => inst_krnl_ro_control_s_axi_n_213,
      ap_start_r_reg_0(5) => inst_krnl_ro_control_s_axi_n_214,
      ap_start_r_reg_0(4) => inst_krnl_ro_control_s_axi_n_215,
      ap_start_r_reg_0(3) => inst_krnl_ro_control_s_axi_n_216,
      ap_start_r_reg_0(2) => inst_krnl_ro_control_s_axi_n_217,
      ap_start_r_reg_0(1) => inst_krnl_ro_control_s_axi_n_218,
      ap_start_r_reg_0(0) => inst_krnl_ro_control_s_axi_n_219,
      areset => areset,
      \int_a_reg[0]_0\ => inst_krnl_ro_control_s_axi_n_57,
      \int_a_reg[1]_0\ => inst_krnl_ro_control_s_axi_n_58,
      \int_a_reg[24]_0\(7) => inst_krnl_ro_control_s_axi_n_220,
      \int_a_reg[24]_0\(6) => inst_krnl_ro_control_s_axi_n_221,
      \int_a_reg[24]_0\(5) => inst_krnl_ro_control_s_axi_n_222,
      \int_a_reg[24]_0\(4) => inst_krnl_ro_control_s_axi_n_223,
      \int_a_reg[24]_0\(3) => inst_krnl_ro_control_s_axi_n_224,
      \int_a_reg[24]_0\(2) => inst_krnl_ro_control_s_axi_n_225,
      \int_a_reg[24]_0\(1) => inst_krnl_ro_control_s_axi_n_226,
      \int_a_reg[24]_0\(0) => inst_krnl_ro_control_s_axi_n_227,
      \int_a_reg[2]_0\ => inst_krnl_ro_control_s_axi_n_59,
      \int_a_reg[32]_0\(7) => inst_krnl_ro_control_s_axi_n_228,
      \int_a_reg[32]_0\(6) => inst_krnl_ro_control_s_axi_n_229,
      \int_a_reg[32]_0\(5) => inst_krnl_ro_control_s_axi_n_230,
      \int_a_reg[32]_0\(4) => inst_krnl_ro_control_s_axi_n_231,
      \int_a_reg[32]_0\(3) => inst_krnl_ro_control_s_axi_n_232,
      \int_a_reg[32]_0\(2) => inst_krnl_ro_control_s_axi_n_233,
      \int_a_reg[32]_0\(1) => inst_krnl_ro_control_s_axi_n_234,
      \int_a_reg[32]_0\(0) => inst_krnl_ro_control_s_axi_n_235,
      \int_a_reg[3]_0\ => inst_krnl_ro_control_s_axi_n_60,
      \int_a_reg[40]_0\(7) => inst_krnl_ro_control_s_axi_n_236,
      \int_a_reg[40]_0\(6) => inst_krnl_ro_control_s_axi_n_237,
      \int_a_reg[40]_0\(5) => inst_krnl_ro_control_s_axi_n_238,
      \int_a_reg[40]_0\(4) => inst_krnl_ro_control_s_axi_n_239,
      \int_a_reg[40]_0\(3) => inst_krnl_ro_control_s_axi_n_240,
      \int_a_reg[40]_0\(2) => inst_krnl_ro_control_s_axi_n_241,
      \int_a_reg[40]_0\(1) => inst_krnl_ro_control_s_axi_n_242,
      \int_a_reg[40]_0\(0) => inst_krnl_ro_control_s_axi_n_243,
      \int_a_reg[48]_0\(7) => inst_krnl_ro_control_s_axi_n_244,
      \int_a_reg[48]_0\(6) => inst_krnl_ro_control_s_axi_n_245,
      \int_a_reg[48]_0\(5) => inst_krnl_ro_control_s_axi_n_246,
      \int_a_reg[48]_0\(4) => inst_krnl_ro_control_s_axi_n_247,
      \int_a_reg[48]_0\(3) => inst_krnl_ro_control_s_axi_n_248,
      \int_a_reg[48]_0\(2) => inst_krnl_ro_control_s_axi_n_249,
      \int_a_reg[48]_0\(1) => inst_krnl_ro_control_s_axi_n_250,
      \int_a_reg[48]_0\(0) => inst_krnl_ro_control_s_axi_n_251,
      \int_a_reg[4]_0\ => inst_krnl_ro_control_s_axi_n_61,
      \int_a_reg[56]_0\(7) => inst_krnl_ro_control_s_axi_n_252,
      \int_a_reg[56]_0\(6) => inst_krnl_ro_control_s_axi_n_253,
      \int_a_reg[56]_0\(5) => inst_krnl_ro_control_s_axi_n_254,
      \int_a_reg[56]_0\(4) => inst_krnl_ro_control_s_axi_n_255,
      \int_a_reg[56]_0\(3) => inst_krnl_ro_control_s_axi_n_256,
      \int_a_reg[56]_0\(2) => inst_krnl_ro_control_s_axi_n_257,
      \int_a_reg[56]_0\(1) => inst_krnl_ro_control_s_axi_n_258,
      \int_a_reg[56]_0\(0) => inst_krnl_ro_control_s_axi_n_259,
      \int_a_reg[5]_0\ => inst_krnl_ro_control_s_axi_n_62,
      \int_a_reg[63]_0\(6) => inst_krnl_ro_control_s_axi_n_260,
      \int_a_reg[63]_0\(5) => inst_krnl_ro_control_s_axi_n_261,
      \int_a_reg[63]_0\(4) => inst_krnl_ro_control_s_axi_n_262,
      \int_a_reg[63]_0\(3) => inst_krnl_ro_control_s_axi_n_263,
      \int_a_reg[63]_0\(2) => inst_krnl_ro_control_s_axi_n_264,
      \int_a_reg[63]_0\(1) => inst_krnl_ro_control_s_axi_n_265,
      \int_a_reg[63]_0\(0) => inst_krnl_ro_control_s_axi_n_266,
      \int_a_reg[6]_0\ => inst_krnl_ro_control_s_axi_n_63,
      \int_a_reg[7]_0\ => inst_krnl_ro_control_s_axi_n_64,
      \int_a_reg[8]_0\ => inst_krnl_ro_control_s_axi_n_65,
      \int_length_r_reg[0]_0\(0) => inst_krnl_ro_control_s_axi_n_132,
      \int_length_r_reg[30]_0\(23 downto 0) => num_transactions0(23 downto 0),
      \int_length_r_reg[7]_0\(7 downto 5) => final_burst_len0(7 downto 5),
      \int_length_r_reg[7]_0\(4) => inst_krnl_ro_control_s_axi_n_6,
      \int_length_r_reg[7]_0\(3 downto 2) => final_burst_len0(3 downto 2),
      \int_length_r_reg[7]_0\(1) => inst_krnl_ro_control_s_axi_n_9,
      \int_length_r_reg[7]_0\(0) => final_burst_len0(0),
      \int_ro_in_reg[0]_0\ => inst_krnl_ro_control_s_axi_n_48,
      \int_ro_in_reg[1]_0\ => inst_krnl_ro_control_s_axi_n_49,
      \int_ro_in_reg[24]_0\(7) => inst_krnl_ro_control_s_axi_n_165,
      \int_ro_in_reg[24]_0\(6) => inst_krnl_ro_control_s_axi_n_166,
      \int_ro_in_reg[24]_0\(5) => inst_krnl_ro_control_s_axi_n_167,
      \int_ro_in_reg[24]_0\(4) => inst_krnl_ro_control_s_axi_n_168,
      \int_ro_in_reg[24]_0\(3) => inst_krnl_ro_control_s_axi_n_169,
      \int_ro_in_reg[24]_0\(2) => inst_krnl_ro_control_s_axi_n_170,
      \int_ro_in_reg[24]_0\(1) => inst_krnl_ro_control_s_axi_n_171,
      \int_ro_in_reg[24]_0\(0) => inst_krnl_ro_control_s_axi_n_172,
      \int_ro_in_reg[2]_0\ => inst_krnl_ro_control_s_axi_n_50,
      \int_ro_in_reg[32]_0\(7) => inst_krnl_ro_control_s_axi_n_173,
      \int_ro_in_reg[32]_0\(6) => inst_krnl_ro_control_s_axi_n_174,
      \int_ro_in_reg[32]_0\(5) => inst_krnl_ro_control_s_axi_n_175,
      \int_ro_in_reg[32]_0\(4) => inst_krnl_ro_control_s_axi_n_176,
      \int_ro_in_reg[32]_0\(3) => inst_krnl_ro_control_s_axi_n_177,
      \int_ro_in_reg[32]_0\(2) => inst_krnl_ro_control_s_axi_n_178,
      \int_ro_in_reg[32]_0\(1) => inst_krnl_ro_control_s_axi_n_179,
      \int_ro_in_reg[32]_0\(0) => inst_krnl_ro_control_s_axi_n_180,
      \int_ro_in_reg[3]_0\ => inst_krnl_ro_control_s_axi_n_51,
      \int_ro_in_reg[40]_0\(7) => inst_krnl_ro_control_s_axi_n_181,
      \int_ro_in_reg[40]_0\(6) => inst_krnl_ro_control_s_axi_n_182,
      \int_ro_in_reg[40]_0\(5) => inst_krnl_ro_control_s_axi_n_183,
      \int_ro_in_reg[40]_0\(4) => inst_krnl_ro_control_s_axi_n_184,
      \int_ro_in_reg[40]_0\(3) => inst_krnl_ro_control_s_axi_n_185,
      \int_ro_in_reg[40]_0\(2) => inst_krnl_ro_control_s_axi_n_186,
      \int_ro_in_reg[40]_0\(1) => inst_krnl_ro_control_s_axi_n_187,
      \int_ro_in_reg[40]_0\(0) => inst_krnl_ro_control_s_axi_n_188,
      \int_ro_in_reg[48]_0\(7) => inst_krnl_ro_control_s_axi_n_189,
      \int_ro_in_reg[48]_0\(6) => inst_krnl_ro_control_s_axi_n_190,
      \int_ro_in_reg[48]_0\(5) => inst_krnl_ro_control_s_axi_n_191,
      \int_ro_in_reg[48]_0\(4) => inst_krnl_ro_control_s_axi_n_192,
      \int_ro_in_reg[48]_0\(3) => inst_krnl_ro_control_s_axi_n_193,
      \int_ro_in_reg[48]_0\(2) => inst_krnl_ro_control_s_axi_n_194,
      \int_ro_in_reg[48]_0\(1) => inst_krnl_ro_control_s_axi_n_195,
      \int_ro_in_reg[48]_0\(0) => inst_krnl_ro_control_s_axi_n_196,
      \int_ro_in_reg[4]_0\ => inst_krnl_ro_control_s_axi_n_52,
      \int_ro_in_reg[56]_0\(7) => inst_krnl_ro_control_s_axi_n_197,
      \int_ro_in_reg[56]_0\(6) => inst_krnl_ro_control_s_axi_n_198,
      \int_ro_in_reg[56]_0\(5) => inst_krnl_ro_control_s_axi_n_199,
      \int_ro_in_reg[56]_0\(4) => inst_krnl_ro_control_s_axi_n_200,
      \int_ro_in_reg[56]_0\(3) => inst_krnl_ro_control_s_axi_n_201,
      \int_ro_in_reg[56]_0\(2) => inst_krnl_ro_control_s_axi_n_202,
      \int_ro_in_reg[56]_0\(1) => inst_krnl_ro_control_s_axi_n_203,
      \int_ro_in_reg[56]_0\(0) => inst_krnl_ro_control_s_axi_n_204,
      \int_ro_in_reg[5]_0\ => inst_krnl_ro_control_s_axi_n_53,
      \int_ro_in_reg[63]_0\(6) => inst_krnl_ro_control_s_axi_n_205,
      \int_ro_in_reg[63]_0\(5) => inst_krnl_ro_control_s_axi_n_206,
      \int_ro_in_reg[63]_0\(4) => inst_krnl_ro_control_s_axi_n_207,
      \int_ro_in_reg[63]_0\(3) => inst_krnl_ro_control_s_axi_n_208,
      \int_ro_in_reg[63]_0\(2) => inst_krnl_ro_control_s_axi_n_209,
      \int_ro_in_reg[63]_0\(1) => inst_krnl_ro_control_s_axi_n_210,
      \int_ro_in_reg[63]_0\(0) => inst_krnl_ro_control_s_axi_n_211,
      \int_ro_in_reg[6]_0\ => inst_krnl_ro_control_s_axi_n_54,
      \int_ro_in_reg[7]_0\ => inst_krnl_ro_control_s_axi_n_55,
      \int_ro_in_reg[8]_0\ => inst_krnl_ro_control_s_axi_n_56,
      interrupt => interrupt,
      m_axi_gmem_BVALID => m_axi_gmem_BVALID,
      s_axi_control_ARADDR(6 downto 0) => s_axi_control_ARADDR(6 downto 0),
      s_axi_control_ARREADY => s_axi_control_ARREADY,
      s_axi_control_ARVALID => s_axi_control_ARVALID,
      s_axi_control_AWADDR(6 downto 0) => s_axi_control_AWADDR(6 downto 0),
      s_axi_control_AWREADY => s_axi_control_AWREADY,
      s_axi_control_AWVALID => s_axi_control_AWVALID,
      s_axi_control_BREADY => s_axi_control_BREADY,
      s_axi_control_BVALID => s_axi_control_BVALID,
      s_axi_control_RDATA(31 downto 0) => s_axi_control_RDATA(31 downto 0),
      s_axi_control_RREADY => s_axi_control_RREADY,
      s_axi_control_WDATA(31 downto 0) => s_axi_control_WDATA(31 downto 0),
      s_axi_control_WSTRB(3 downto 0) => s_axi_control_WSTRB(3 downto 0),
      s_axi_control_WVALID => s_axi_control_WVALID,
      sent_mul => sent_mul,
      sent_mul_reg => inst_krnl_ro_control_s_axi_n_2
    );
\inst_rd_xpm_fifo_sync[0]\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync
     port map (
      almost_empty => \NLW_inst_rd_xpm_fifo_sync[0]_almost_empty_UNCONNECTED\,
      almost_full => \NLW_inst_rd_xpm_fifo_sync[0]_almost_full_UNCONNECTED\,
      data_valid => \NLW_inst_rd_xpm_fifo_sync[0]_data_valid_UNCONNECTED\,
      dbiterr => \NLW_inst_rd_xpm_fifo_sync[0]_dbiterr_UNCONNECTED\,
      din(31 downto 0) => m_axi_gmem_RDATA(31 downto 0),
      dout(31) => \inst_rd_xpm_fifo_sync_n_17_[0]\,
      dout(30) => \inst_rd_xpm_fifo_sync_n_18_[0]\,
      dout(29) => \inst_rd_xpm_fifo_sync_n_19_[0]\,
      dout(28) => \inst_rd_xpm_fifo_sync_n_20_[0]\,
      dout(27) => \inst_rd_xpm_fifo_sync_n_21_[0]\,
      dout(26) => \inst_rd_xpm_fifo_sync_n_22_[0]\,
      dout(25) => \inst_rd_xpm_fifo_sync_n_23_[0]\,
      dout(24) => \inst_rd_xpm_fifo_sync_n_24_[0]\,
      dout(23) => \inst_rd_xpm_fifo_sync_n_25_[0]\,
      dout(22) => \inst_rd_xpm_fifo_sync_n_26_[0]\,
      dout(21) => \inst_rd_xpm_fifo_sync_n_27_[0]\,
      dout(20) => \inst_rd_xpm_fifo_sync_n_28_[0]\,
      dout(19) => \inst_rd_xpm_fifo_sync_n_29_[0]\,
      dout(18) => \inst_rd_xpm_fifo_sync_n_30_[0]\,
      dout(17) => \inst_rd_xpm_fifo_sync_n_31_[0]\,
      dout(16) => \inst_rd_xpm_fifo_sync_n_32_[0]\,
      dout(15) => \inst_rd_xpm_fifo_sync_n_33_[0]\,
      dout(14) => \inst_rd_xpm_fifo_sync_n_34_[0]\,
      dout(13) => \inst_rd_xpm_fifo_sync_n_35_[0]\,
      dout(12) => \inst_rd_xpm_fifo_sync_n_36_[0]\,
      dout(11) => \inst_rd_xpm_fifo_sync_n_37_[0]\,
      dout(10) => \inst_rd_xpm_fifo_sync_n_38_[0]\,
      dout(9) => \inst_rd_xpm_fifo_sync_n_39_[0]\,
      dout(8) => \inst_rd_xpm_fifo_sync_n_40_[0]\,
      dout(7) => \inst_rd_xpm_fifo_sync_n_41_[0]\,
      dout(6) => \inst_rd_xpm_fifo_sync_n_42_[0]\,
      dout(5) => \inst_rd_xpm_fifo_sync_n_43_[0]\,
      dout(4) => \inst_rd_xpm_fifo_sync_n_44_[0]\,
      dout(3) => \inst_rd_xpm_fifo_sync_n_45_[0]\,
      dout(2) => \inst_rd_xpm_fifo_sync_n_46_[0]\,
      dout(1) => \inst_rd_xpm_fifo_sync_n_47_[0]\,
      dout(0) => \inst_rd_xpm_fifo_sync_n_48_[0]\,
      empty => \NLW_inst_rd_xpm_fifo_sync[0]_empty_UNCONNECTED\,
      full => \NLW_inst_rd_xpm_fifo_sync[0]_full_UNCONNECTED\,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => \NLW_inst_rd_xpm_fifo_sync[0]_overflow_UNCONNECTED\,
      prog_empty => \NLW_inst_rd_xpm_fifo_sync[0]_prog_empty_UNCONNECTED\,
      prog_full => ctrl_rd_fifo_prog_full(0),
      rd_data_count(10 downto 0) => \NLW_inst_rd_xpm_fifo_sync[0]_rd_data_count_UNCONNECTED\(10 downto 0),
      rd_en => '0',
      rd_rst_busy => \NLW_inst_rd_xpm_fifo_sync[0]_rd_rst_busy_UNCONNECTED\,
      rst => areset,
      sbiterr => \NLW_inst_rd_xpm_fifo_sync[0]_sbiterr_UNCONNECTED\,
      sleep => '0',
      underflow => \NLW_inst_rd_xpm_fifo_sync[0]_underflow_UNCONNECTED\,
      wr_ack => \NLW_inst_rd_xpm_fifo_sync[0]_wr_ack_UNCONNECTED\,
      wr_clk => ap_clk,
      wr_data_count(10 downto 0) => \NLW_inst_rd_xpm_fifo_sync[0]_wr_data_count_UNCONNECTED\(10 downto 0),
      wr_en => rd_tvalid(0),
      wr_rst_busy => \NLW_inst_rd_xpm_fifo_sync[0]_wr_rst_busy_UNCONNECTED\
    );
\inst_rd_xpm_fifo_sync[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => m_axi_gmem_RVALID,
      I1 => m_axi_gmem_RID(0),
      O => rd_tvalid(0)
    );
\inst_rd_xpm_fifo_sync[1]\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__3\
     port map (
      almost_empty => \NLW_inst_rd_xpm_fifo_sync[1]_almost_empty_UNCONNECTED\,
      almost_full => \NLW_inst_rd_xpm_fifo_sync[1]_almost_full_UNCONNECTED\,
      data_valid => \NLW_inst_rd_xpm_fifo_sync[1]_data_valid_UNCONNECTED\,
      dbiterr => \NLW_inst_rd_xpm_fifo_sync[1]_dbiterr_UNCONNECTED\,
      din(31 downto 0) => m_axi_gmem_RDATA(31 downto 0),
      dout(31 downto 0) => \rd_fifo_tdata[1]_2\(31 downto 0),
      empty => \NLW_inst_rd_xpm_fifo_sync[1]_empty_UNCONNECTED\,
      full => \NLW_inst_rd_xpm_fifo_sync[1]_full_UNCONNECTED\,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => \NLW_inst_rd_xpm_fifo_sync[1]_overflow_UNCONNECTED\,
      prog_empty => \NLW_inst_rd_xpm_fifo_sync[1]_prog_empty_UNCONNECTED\,
      prog_full => ctrl_rd_fifo_prog_full(1),
      rd_data_count(10 downto 0) => \NLW_inst_rd_xpm_fifo_sync[1]_rd_data_count_UNCONNECTED\(10 downto 0),
      rd_en => '0',
      rd_rst_busy => \NLW_inst_rd_xpm_fifo_sync[1]_rd_rst_busy_UNCONNECTED\,
      rst => areset,
      sbiterr => \NLW_inst_rd_xpm_fifo_sync[1]_sbiterr_UNCONNECTED\,
      sleep => '0',
      underflow => \NLW_inst_rd_xpm_fifo_sync[1]_underflow_UNCONNECTED\,
      wr_ack => \NLW_inst_rd_xpm_fifo_sync[1]_wr_ack_UNCONNECTED\,
      wr_clk => ap_clk,
      wr_data_count(10 downto 0) => \NLW_inst_rd_xpm_fifo_sync[1]_wr_data_count_UNCONNECTED\(10 downto 0),
      wr_en => rd_tvalid(1),
      wr_rst_busy => \NLW_inst_rd_xpm_fifo_sync[1]_wr_rst_busy_UNCONNECTED\
    );
\inst_rd_xpm_fifo_sync[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => m_axi_gmem_RID(0),
      I1 => m_axi_gmem_RVALID,
      O => rd_tvalid(1)
    );
\inst_rd_xpm_fifo_sync[3]\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__1\
     port map (
      almost_empty => \NLW_inst_rd_xpm_fifo_sync[3]_almost_empty_UNCONNECTED\,
      almost_full => \NLW_inst_rd_xpm_fifo_sync[3]_almost_full_UNCONNECTED\,
      data_valid => \NLW_inst_rd_xpm_fifo_sync[3]_data_valid_UNCONNECTED\,
      dbiterr => \NLW_inst_rd_xpm_fifo_sync[3]_dbiterr_UNCONNECTED\,
      din(31 downto 0) => m_axi_gmem_RDATA(31 downto 0),
      dout(31 downto 0) => \rd_fifo_tdata[3]_1\(31 downto 0),
      empty => p_0_in,
      full => \NLW_inst_rd_xpm_fifo_sync[3]_full_UNCONNECTED\,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => \NLW_inst_rd_xpm_fifo_sync[3]_overflow_UNCONNECTED\,
      prog_empty => \NLW_inst_rd_xpm_fifo_sync[3]_prog_empty_UNCONNECTED\,
      prog_full => \NLW_inst_rd_xpm_fifo_sync[3]_prog_full_UNCONNECTED\,
      rd_data_count(10 downto 0) => \NLW_inst_rd_xpm_fifo_sync[3]_rd_data_count_UNCONNECTED\(10 downto 0),
      rd_en => rd_fifo_tready(3),
      rd_rst_busy => \NLW_inst_rd_xpm_fifo_sync[3]_rd_rst_busy_UNCONNECTED\,
      rst => areset,
      sbiterr => \NLW_inst_rd_xpm_fifo_sync[3]_sbiterr_UNCONNECTED\,
      sleep => '0',
      underflow => \NLW_inst_rd_xpm_fifo_sync[3]_underflow_UNCONNECTED\,
      wr_ack => \NLW_inst_rd_xpm_fifo_sync[3]_wr_ack_UNCONNECTED\,
      wr_clk => ap_clk,
      wr_data_count(10 downto 0) => \NLW_inst_rd_xpm_fifo_sync[3]_wr_data_count_UNCONNECTED\(10 downto 0),
      wr_en => '0',
      wr_rst_busy => \NLW_inst_rd_xpm_fifo_sync[3]_wr_rst_busy_UNCONNECTED\
    );
inst_ro_sensor: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ro_sensor
     port map (
      aclk => ap_clk,
      areset => areset,
      m_tdata(31 downto 0) => \adder_tdata[1]_0\(31 downto 0),
      m_tready => inst_ro_sensor_i_2_n_0,
      m_tvalid => adder_tvalid(1),
      \s_tdata[0]\(31 downto 0) => \rd_fifo_tdata[3]_1\(31 downto 0),
      s_tready(0) => rd_fifo_tready(3),
      s_tvalid(0) => inst_ro_sensor_i_1_n_0
    );
inst_ro_sensor_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in,
      O => inst_ro_sensor_i_1_n_0
    );
inst_ro_sensor_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \inst_wr_xpm_fifo_sync_n_0_[1]\,
      O => inst_ro_sensor_i_2_n_0
    );
\inst_wr_xpm_fifo_sync[1]\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized0__1\
     port map (
      almost_empty => \NLW_inst_wr_xpm_fifo_sync[1]_almost_empty_UNCONNECTED\,
      almost_full => \NLW_inst_wr_xpm_fifo_sync[1]_almost_full_UNCONNECTED\,
      data_valid => \NLW_inst_wr_xpm_fifo_sync[1]_data_valid_UNCONNECTED\,
      dbiterr => \NLW_inst_wr_xpm_fifo_sync[1]_dbiterr_UNCONNECTED\,
      din(31 downto 0) => B"00000000000000000000000000000000",
      dout(31 downto 0) => \NLW_inst_wr_xpm_fifo_sync[1]_dout_UNCONNECTED\(31 downto 0),
      empty => \NLW_inst_wr_xpm_fifo_sync[1]_empty_UNCONNECTED\,
      full => \inst_wr_xpm_fifo_sync_n_0_[1]\,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => \NLW_inst_wr_xpm_fifo_sync[1]_overflow_UNCONNECTED\,
      prog_empty => \NLW_inst_wr_xpm_fifo_sync[1]_prog_empty_UNCONNECTED\,
      prog_full => \NLW_inst_wr_xpm_fifo_sync[1]_prog_full_UNCONNECTED\,
      rd_data_count(7 downto 0) => \NLW_inst_wr_xpm_fifo_sync[1]_rd_data_count_UNCONNECTED\(7 downto 0),
      rd_en => '0',
      rd_rst_busy => \NLW_inst_wr_xpm_fifo_sync[1]_rd_rst_busy_UNCONNECTED\,
      rst => areset,
      sbiterr => \NLW_inst_wr_xpm_fifo_sync[1]_sbiterr_UNCONNECTED\,
      sleep => '0',
      underflow => \NLW_inst_wr_xpm_fifo_sync[1]_underflow_UNCONNECTED\,
      wr_ack => \NLW_inst_wr_xpm_fifo_sync[1]_wr_ack_UNCONNECTED\,
      wr_clk => ap_clk,
      wr_data_count(7 downto 0) => \NLW_inst_wr_xpm_fifo_sync[1]_wr_data_count_UNCONNECTED\(7 downto 0),
      wr_en => adder_tvalid(1),
      wr_rst_busy => \NLW_inst_wr_xpm_fifo_sync[1]_wr_rst_busy_UNCONNECTED\
    );
sent_mul_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => inst_axi_write_master_n_76,
      Q => sent_mul,
      R => ap_start_pulse
    );
\wm_ctrl_length_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => inst_krnl_ro_control_s_axi_n_132,
      Q => wm_ctrl_length(0),
      R => '0'
    );
\wm_ctrl_length_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => length_r(10),
      Q => wm_ctrl_length(10),
      R => inst_krnl_ro_control_s_axi_n_66
    );
\wm_ctrl_length_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => length_r(11),
      Q => wm_ctrl_length(11),
      R => inst_krnl_ro_control_s_axi_n_66
    );
\wm_ctrl_length_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => length_r(12),
      Q => wm_ctrl_length(12),
      R => inst_krnl_ro_control_s_axi_n_66
    );
\wm_ctrl_length_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => length_r(13),
      Q => wm_ctrl_length(13),
      R => inst_krnl_ro_control_s_axi_n_66
    );
\wm_ctrl_length_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => length_r(14),
      Q => wm_ctrl_length(14),
      R => inst_krnl_ro_control_s_axi_n_66
    );
\wm_ctrl_length_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => length_r(15),
      Q => wm_ctrl_length(15),
      R => inst_krnl_ro_control_s_axi_n_66
    );
\wm_ctrl_length_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => length_r(16),
      Q => wm_ctrl_length(16),
      R => inst_krnl_ro_control_s_axi_n_66
    );
\wm_ctrl_length_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => length_r(17),
      Q => wm_ctrl_length(17),
      R => inst_krnl_ro_control_s_axi_n_66
    );
\wm_ctrl_length_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => length_r(18),
      Q => wm_ctrl_length(18),
      R => inst_krnl_ro_control_s_axi_n_66
    );
\wm_ctrl_length_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => length_r(19),
      Q => wm_ctrl_length(19),
      R => inst_krnl_ro_control_s_axi_n_66
    );
\wm_ctrl_length_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => length_r(1),
      Q => wm_ctrl_length(1),
      R => inst_krnl_ro_control_s_axi_n_66
    );
\wm_ctrl_length_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => length_r(20),
      Q => wm_ctrl_length(20),
      R => inst_krnl_ro_control_s_axi_n_66
    );
\wm_ctrl_length_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => length_r(21),
      Q => wm_ctrl_length(21),
      R => inst_krnl_ro_control_s_axi_n_66
    );
\wm_ctrl_length_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => length_r(22),
      Q => wm_ctrl_length(22),
      R => inst_krnl_ro_control_s_axi_n_66
    );
\wm_ctrl_length_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => length_r(23),
      Q => wm_ctrl_length(23),
      R => inst_krnl_ro_control_s_axi_n_66
    );
\wm_ctrl_length_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => length_r(24),
      Q => wm_ctrl_length(24),
      R => inst_krnl_ro_control_s_axi_n_66
    );
\wm_ctrl_length_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => length_r(25),
      Q => wm_ctrl_length(25),
      R => inst_krnl_ro_control_s_axi_n_66
    );
\wm_ctrl_length_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => length_r(26),
      Q => wm_ctrl_length(26),
      R => inst_krnl_ro_control_s_axi_n_66
    );
\wm_ctrl_length_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => length_r(27),
      Q => wm_ctrl_length(27),
      R => inst_krnl_ro_control_s_axi_n_66
    );
\wm_ctrl_length_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => length_r(28),
      Q => wm_ctrl_length(28),
      R => inst_krnl_ro_control_s_axi_n_66
    );
\wm_ctrl_length_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => length_r(29),
      Q => wm_ctrl_length(29),
      R => inst_krnl_ro_control_s_axi_n_66
    );
\wm_ctrl_length_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => length_r(2),
      Q => wm_ctrl_length(2),
      R => inst_krnl_ro_control_s_axi_n_66
    );
\wm_ctrl_length_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => length_r(30),
      Q => wm_ctrl_length(30),
      R => inst_krnl_ro_control_s_axi_n_66
    );
\wm_ctrl_length_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => length_r(31),
      Q => wm_ctrl_length(31),
      R => inst_krnl_ro_control_s_axi_n_66
    );
\wm_ctrl_length_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => length_r(3),
      Q => wm_ctrl_length(3),
      R => inst_krnl_ro_control_s_axi_n_66
    );
\wm_ctrl_length_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => length_r(4),
      Q => wm_ctrl_length(4),
      R => inst_krnl_ro_control_s_axi_n_66
    );
\wm_ctrl_length_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => length_r(5),
      Q => wm_ctrl_length(5),
      R => inst_krnl_ro_control_s_axi_n_66
    );
\wm_ctrl_length_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => length_r(6),
      Q => wm_ctrl_length(6),
      R => inst_krnl_ro_control_s_axi_n_66
    );
\wm_ctrl_length_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => length_r(7),
      Q => wm_ctrl_length(7),
      R => inst_krnl_ro_control_s_axi_n_66
    );
\wm_ctrl_length_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => length_r(8),
      Q => wm_ctrl_length(8),
      R => inst_krnl_ro_control_s_axi_n_66
    );
\wm_ctrl_length_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => length_r(9),
      Q => wm_ctrl_length(9),
      R => inst_krnl_ro_control_s_axi_n_66
    );
\wm_ctrl_offset_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_0_in__0\(0),
      Q => wm_ctrl_offset(0),
      R => '0'
    );
\wm_ctrl_offset_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_0_in__0\(10),
      Q => wm_ctrl_offset(10),
      R => '0'
    );
\wm_ctrl_offset_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_0_in__0\(11),
      Q => wm_ctrl_offset(11),
      R => '0'
    );
\wm_ctrl_offset_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_0_in__0\(12),
      Q => wm_ctrl_offset(12),
      R => '0'
    );
\wm_ctrl_offset_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_0_in__0\(13),
      Q => wm_ctrl_offset(13),
      R => '0'
    );
\wm_ctrl_offset_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_0_in__0\(14),
      Q => wm_ctrl_offset(14),
      R => '0'
    );
\wm_ctrl_offset_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_0_in__0\(15),
      Q => wm_ctrl_offset(15),
      R => '0'
    );
\wm_ctrl_offset_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_0_in__0\(16),
      Q => wm_ctrl_offset(16),
      R => '0'
    );
\wm_ctrl_offset_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_0_in__0\(17),
      Q => wm_ctrl_offset(17),
      R => '0'
    );
\wm_ctrl_offset_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_0_in__0\(18),
      Q => wm_ctrl_offset(18),
      R => '0'
    );
\wm_ctrl_offset_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_0_in__0\(19),
      Q => wm_ctrl_offset(19),
      R => '0'
    );
\wm_ctrl_offset_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_0_in__0\(1),
      Q => wm_ctrl_offset(1),
      R => '0'
    );
\wm_ctrl_offset_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_0_in__0\(20),
      Q => wm_ctrl_offset(20),
      R => '0'
    );
\wm_ctrl_offset_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_0_in__0\(21),
      Q => wm_ctrl_offset(21),
      R => '0'
    );
\wm_ctrl_offset_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_0_in__0\(22),
      Q => wm_ctrl_offset(22),
      R => '0'
    );
\wm_ctrl_offset_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_0_in__0\(23),
      Q => wm_ctrl_offset(23),
      R => '0'
    );
\wm_ctrl_offset_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_0_in__0\(24),
      Q => wm_ctrl_offset(24),
      R => '0'
    );
\wm_ctrl_offset_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_0_in__0\(25),
      Q => wm_ctrl_offset(25),
      R => '0'
    );
\wm_ctrl_offset_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_0_in__0\(26),
      Q => wm_ctrl_offset(26),
      R => '0'
    );
\wm_ctrl_offset_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_0_in__0\(27),
      Q => wm_ctrl_offset(27),
      R => '0'
    );
\wm_ctrl_offset_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_0_in__0\(28),
      Q => wm_ctrl_offset(28),
      R => '0'
    );
\wm_ctrl_offset_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_0_in__0\(29),
      Q => wm_ctrl_offset(29),
      R => '0'
    );
\wm_ctrl_offset_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_0_in__0\(2),
      Q => wm_ctrl_offset(2),
      R => '0'
    );
\wm_ctrl_offset_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_0_in__0\(30),
      Q => wm_ctrl_offset(30),
      R => '0'
    );
\wm_ctrl_offset_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_0_in__0\(31),
      Q => wm_ctrl_offset(31),
      R => '0'
    );
\wm_ctrl_offset_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_0_in__0\(32),
      Q => wm_ctrl_offset(32),
      R => '0'
    );
\wm_ctrl_offset_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_0_in__0\(33),
      Q => wm_ctrl_offset(33),
      R => '0'
    );
\wm_ctrl_offset_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_0_in__0\(34),
      Q => wm_ctrl_offset(34),
      R => '0'
    );
\wm_ctrl_offset_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_0_in__0\(35),
      Q => wm_ctrl_offset(35),
      R => '0'
    );
\wm_ctrl_offset_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_0_in__0\(36),
      Q => wm_ctrl_offset(36),
      R => '0'
    );
\wm_ctrl_offset_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_0_in__0\(37),
      Q => wm_ctrl_offset(37),
      R => '0'
    );
\wm_ctrl_offset_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_0_in__0\(38),
      Q => wm_ctrl_offset(38),
      R => '0'
    );
\wm_ctrl_offset_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_0_in__0\(39),
      Q => wm_ctrl_offset(39),
      R => '0'
    );
\wm_ctrl_offset_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_0_in__0\(3),
      Q => wm_ctrl_offset(3),
      R => '0'
    );
\wm_ctrl_offset_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_0_in__0\(40),
      Q => wm_ctrl_offset(40),
      R => '0'
    );
\wm_ctrl_offset_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_0_in__0\(41),
      Q => wm_ctrl_offset(41),
      R => '0'
    );
\wm_ctrl_offset_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_0_in__0\(42),
      Q => wm_ctrl_offset(42),
      R => '0'
    );
\wm_ctrl_offset_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_0_in__0\(43),
      Q => wm_ctrl_offset(43),
      R => '0'
    );
\wm_ctrl_offset_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_0_in__0\(44),
      Q => wm_ctrl_offset(44),
      R => '0'
    );
\wm_ctrl_offset_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_0_in__0\(45),
      Q => wm_ctrl_offset(45),
      R => '0'
    );
\wm_ctrl_offset_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_0_in__0\(46),
      Q => wm_ctrl_offset(46),
      R => '0'
    );
\wm_ctrl_offset_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_0_in__0\(47),
      Q => wm_ctrl_offset(47),
      R => '0'
    );
\wm_ctrl_offset_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_0_in__0\(48),
      Q => wm_ctrl_offset(48),
      R => '0'
    );
\wm_ctrl_offset_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_0_in__0\(49),
      Q => wm_ctrl_offset(49),
      R => '0'
    );
\wm_ctrl_offset_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_0_in__0\(4),
      Q => wm_ctrl_offset(4),
      R => '0'
    );
\wm_ctrl_offset_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_0_in__0\(50),
      Q => wm_ctrl_offset(50),
      R => '0'
    );
\wm_ctrl_offset_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_0_in__0\(51),
      Q => wm_ctrl_offset(51),
      R => '0'
    );
\wm_ctrl_offset_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_0_in__0\(52),
      Q => wm_ctrl_offset(52),
      R => '0'
    );
\wm_ctrl_offset_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_0_in__0\(53),
      Q => wm_ctrl_offset(53),
      R => '0'
    );
\wm_ctrl_offset_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_0_in__0\(54),
      Q => wm_ctrl_offset(54),
      R => '0'
    );
\wm_ctrl_offset_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_0_in__0\(55),
      Q => wm_ctrl_offset(55),
      R => '0'
    );
\wm_ctrl_offset_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_0_in__0\(56),
      Q => wm_ctrl_offset(56),
      R => '0'
    );
\wm_ctrl_offset_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_0_in__0\(57),
      Q => wm_ctrl_offset(57),
      R => '0'
    );
\wm_ctrl_offset_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_0_in__0\(58),
      Q => wm_ctrl_offset(58),
      R => '0'
    );
\wm_ctrl_offset_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_0_in__0\(59),
      Q => wm_ctrl_offset(59),
      R => '0'
    );
\wm_ctrl_offset_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_0_in__0\(5),
      Q => wm_ctrl_offset(5),
      R => '0'
    );
\wm_ctrl_offset_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_0_in__0\(60),
      Q => wm_ctrl_offset(60),
      R => '0'
    );
\wm_ctrl_offset_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_0_in__0\(61),
      Q => wm_ctrl_offset(61),
      R => '0'
    );
\wm_ctrl_offset_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_0_in__0\(62),
      Q => wm_ctrl_offset(62),
      R => '0'
    );
\wm_ctrl_offset_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_0_in__0\(63),
      Q => wm_ctrl_offset(63),
      R => '0'
    );
\wm_ctrl_offset_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_0_in__0\(6),
      Q => wm_ctrl_offset(6),
      R => '0'
    );
\wm_ctrl_offset_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_0_in__0\(7),
      Q => wm_ctrl_offset(7),
      R => '0'
    );
\wm_ctrl_offset_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_0_in__0\(8),
      Q => wm_ctrl_offset(8),
      R => '0'
    );
\wm_ctrl_offset_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_0_in__0\(9),
      Q => wm_ctrl_offset(9),
      R => '0'
    );
wm_ctrl_start_reg: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => wm_ctrl_start0,
      Q => wm_ctrl_start,
      S => ap_start_pulse
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    m_axi_gmem_AWVALID : out STD_LOGIC;
    m_axi_gmem_AWREADY : in STD_LOGIC;
    m_axi_gmem_AWADDR : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_gmem_AWID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_gmem_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem_AWLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem_AWREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem_WVALID : out STD_LOGIC;
    m_axi_gmem_WREADY : in STD_LOGIC;
    m_axi_gmem_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem_WLAST : out STD_LOGIC;
    m_axi_gmem_ARVALID : out STD_LOGIC;
    m_axi_gmem_ARREADY : in STD_LOGIC;
    m_axi_gmem_ARADDR : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_gmem_ARID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_gmem_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem_ARLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem_ARREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem_RVALID : in STD_LOGIC;
    m_axi_gmem_RREADY : out STD_LOGIC;
    m_axi_gmem_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem_RLAST : in STD_LOGIC;
    m_axi_gmem_RID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem_BVALID : in STD_LOGIC;
    m_axi_gmem_BREADY : out STD_LOGIC;
    m_axi_gmem_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem_BID : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_control_AWVALID : in STD_LOGIC;
    s_axi_control_AWREADY : out STD_LOGIC;
    s_axi_control_AWADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axi_control_WVALID : in STD_LOGIC;
    s_axi_control_WREADY : out STD_LOGIC;
    s_axi_control_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_control_ARVALID : in STD_LOGIC;
    s_axi_control_ARREADY : out STD_LOGIC;
    s_axi_control_ARADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axi_control_RVALID : out STD_LOGIC;
    s_axi_control_RREADY : in STD_LOGIC;
    s_axi_control_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_BVALID : out STD_LOGIC;
    s_axi_control_BREADY : in STD_LOGIC;
    s_axi_control_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    interrupt : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "ulp_krnl_ro_rtl_1_0,krnl_ro_rtl_int,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "package_project";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "krnl_ro_rtl_int,Vivado 2021.1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of ap_clk : signal is "xilinx.com:signal:clock:1.0 ap_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of ap_clk : signal is "XIL_INTERFACENAME ap_clk, ASSOCIATED_RESET ap_rst_n, ASSOCIATED_BUSIF m_axi_gmem:s_axi_control, FREQ_HZ 300000000, FREQ_TOLERANCE_HZ 0, PHASE 0, CLK_DOMAIN cd_kernel_ref_clk_00, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ap_rst_n : signal is "xilinx.com:signal:reset:1.0 ap_rst_n RST";
  attribute X_INTERFACE_PARAMETER of ap_rst_n : signal is "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of interrupt : signal is "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT";
  attribute X_INTERFACE_PARAMETER of interrupt : signal is "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1";
  attribute X_INTERFACE_INFO of m_axi_gmem_ARREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem ARREADY";
  attribute X_INTERFACE_INFO of m_axi_gmem_ARVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem ARVALID";
  attribute X_INTERFACE_INFO of m_axi_gmem_AWREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem AWREADY";
  attribute X_INTERFACE_INFO of m_axi_gmem_AWVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem AWVALID";
  attribute X_INTERFACE_INFO of m_axi_gmem_BREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem BREADY";
  attribute X_INTERFACE_INFO of m_axi_gmem_BVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem BVALID";
  attribute X_INTERFACE_INFO of m_axi_gmem_RLAST : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem RLAST";
  attribute X_INTERFACE_INFO of m_axi_gmem_RREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem RREADY";
  attribute X_INTERFACE_INFO of m_axi_gmem_RVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem RVALID";
  attribute X_INTERFACE_INFO of m_axi_gmem_WLAST : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem WLAST";
  attribute X_INTERFACE_INFO of m_axi_gmem_WREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem WREADY";
  attribute X_INTERFACE_INFO of m_axi_gmem_WVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem WVALID";
  attribute X_INTERFACE_INFO of s_axi_control_ARREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control ARREADY";
  attribute X_INTERFACE_INFO of s_axi_control_ARVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control ARVALID";
  attribute X_INTERFACE_INFO of s_axi_control_AWREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control AWREADY";
  attribute X_INTERFACE_INFO of s_axi_control_AWVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control AWVALID";
  attribute X_INTERFACE_INFO of s_axi_control_BREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control BREADY";
  attribute X_INTERFACE_INFO of s_axi_control_BVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control BVALID";
  attribute X_INTERFACE_INFO of s_axi_control_RREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control RREADY";
  attribute X_INTERFACE_INFO of s_axi_control_RVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control RVALID";
  attribute X_INTERFACE_INFO of s_axi_control_WREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control WREADY";
  attribute X_INTERFACE_INFO of s_axi_control_WVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control WVALID";
  attribute X_INTERFACE_INFO of m_axi_gmem_ARADDR : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem ARADDR";
  attribute X_INTERFACE_INFO of m_axi_gmem_ARBURST : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem ARBURST";
  attribute X_INTERFACE_INFO of m_axi_gmem_ARCACHE : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem ARCACHE";
  attribute X_INTERFACE_INFO of m_axi_gmem_ARID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem ARID";
  attribute X_INTERFACE_INFO of m_axi_gmem_ARLEN : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem ARLEN";
  attribute X_INTERFACE_INFO of m_axi_gmem_ARLOCK : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem ARLOCK";
  attribute X_INTERFACE_INFO of m_axi_gmem_ARPROT : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem ARPROT";
  attribute X_INTERFACE_INFO of m_axi_gmem_ARQOS : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem ARQOS";
  attribute X_INTERFACE_INFO of m_axi_gmem_ARREGION : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem ARREGION";
  attribute X_INTERFACE_INFO of m_axi_gmem_ARSIZE : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem ARSIZE";
  attribute X_INTERFACE_INFO of m_axi_gmem_AWADDR : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem AWADDR";
  attribute X_INTERFACE_INFO of m_axi_gmem_AWBURST : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem AWBURST";
  attribute X_INTERFACE_INFO of m_axi_gmem_AWCACHE : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem AWCACHE";
  attribute X_INTERFACE_INFO of m_axi_gmem_AWID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem AWID";
  attribute X_INTERFACE_INFO of m_axi_gmem_AWLEN : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem AWLEN";
  attribute X_INTERFACE_INFO of m_axi_gmem_AWLOCK : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem AWLOCK";
  attribute X_INTERFACE_INFO of m_axi_gmem_AWPROT : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem AWPROT";
  attribute X_INTERFACE_INFO of m_axi_gmem_AWQOS : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem AWQOS";
  attribute X_INTERFACE_INFO of m_axi_gmem_AWREGION : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem AWREGION";
  attribute X_INTERFACE_INFO of m_axi_gmem_AWSIZE : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem AWSIZE";
  attribute X_INTERFACE_INFO of m_axi_gmem_BID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem BID";
  attribute X_INTERFACE_PARAMETER of m_axi_gmem_BID : signal is "XIL_INTERFACENAME m_axi_gmem, DATA_WIDTH 32, PROTOCOL AXI4, FREQ_HZ 300000000, ID_WIDTH 1, ADDR_WIDTH 64, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 256, PHASE 0, CLK_DOMAIN cd_kernel_ref_clk_00, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of m_axi_gmem_BRESP : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem BRESP";
  attribute X_INTERFACE_INFO of m_axi_gmem_RDATA : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem RDATA";
  attribute X_INTERFACE_INFO of m_axi_gmem_RID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem RID";
  attribute X_INTERFACE_INFO of m_axi_gmem_RRESP : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem RRESP";
  attribute X_INTERFACE_INFO of m_axi_gmem_WDATA : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem WDATA";
  attribute X_INTERFACE_INFO of m_axi_gmem_WSTRB : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem WSTRB";
  attribute X_INTERFACE_INFO of s_axi_control_ARADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_control ARADDR";
  attribute X_INTERFACE_INFO of s_axi_control_AWADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_control AWADDR";
  attribute X_INTERFACE_INFO of s_axi_control_BRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_control BRESP";
  attribute X_INTERFACE_PARAMETER of s_axi_control_BRESP : signal is "XIL_INTERFACENAME s_axi_control, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 300000000, ID_WIDTH 0, ADDR_WIDTH 7, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0, CLK_DOMAIN cd_kernel_ref_clk_00, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_control_RDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_control RDATA";
  attribute X_INTERFACE_INFO of s_axi_control_RRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_control RRESP";
  attribute X_INTERFACE_INFO of s_axi_control_WDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_control WDATA";
  attribute X_INTERFACE_INFO of s_axi_control_WSTRB : signal is "xilinx.com:interface:aximm:1.0 s_axi_control WSTRB";
begin
  m_axi_gmem_ARBURST(1) <= \<const0>\;
  m_axi_gmem_ARBURST(0) <= \<const1>\;
  m_axi_gmem_ARCACHE(3) <= \<const0>\;
  m_axi_gmem_ARCACHE(2) <= \<const0>\;
  m_axi_gmem_ARCACHE(1) <= \<const1>\;
  m_axi_gmem_ARCACHE(0) <= \<const1>\;
  m_axi_gmem_ARLOCK(1) <= \<const0>\;
  m_axi_gmem_ARLOCK(0) <= \<const0>\;
  m_axi_gmem_ARPROT(2) <= \<const0>\;
  m_axi_gmem_ARPROT(1) <= \<const0>\;
  m_axi_gmem_ARPROT(0) <= \<const0>\;
  m_axi_gmem_ARQOS(3) <= \<const0>\;
  m_axi_gmem_ARQOS(2) <= \<const0>\;
  m_axi_gmem_ARQOS(1) <= \<const0>\;
  m_axi_gmem_ARQOS(0) <= \<const0>\;
  m_axi_gmem_ARREGION(3) <= \<const0>\;
  m_axi_gmem_ARREGION(2) <= \<const0>\;
  m_axi_gmem_ARREGION(1) <= \<const0>\;
  m_axi_gmem_ARREGION(0) <= \<const0>\;
  m_axi_gmem_ARSIZE(2) <= \<const0>\;
  m_axi_gmem_ARSIZE(1) <= \<const1>\;
  m_axi_gmem_ARSIZE(0) <= \<const0>\;
  m_axi_gmem_AWBURST(1) <= \<const0>\;
  m_axi_gmem_AWBURST(0) <= \<const1>\;
  m_axi_gmem_AWCACHE(3) <= \<const0>\;
  m_axi_gmem_AWCACHE(2) <= \<const0>\;
  m_axi_gmem_AWCACHE(1) <= \<const1>\;
  m_axi_gmem_AWCACHE(0) <= \<const1>\;
  m_axi_gmem_AWID(0) <= \<const0>\;
  m_axi_gmem_AWLOCK(1) <= \<const0>\;
  m_axi_gmem_AWLOCK(0) <= \<const0>\;
  m_axi_gmem_AWPROT(2) <= \<const0>\;
  m_axi_gmem_AWPROT(1) <= \<const0>\;
  m_axi_gmem_AWPROT(0) <= \<const0>\;
  m_axi_gmem_AWQOS(3) <= \<const0>\;
  m_axi_gmem_AWQOS(2) <= \<const0>\;
  m_axi_gmem_AWQOS(1) <= \<const0>\;
  m_axi_gmem_AWQOS(0) <= \<const0>\;
  m_axi_gmem_AWREGION(3) <= \<const0>\;
  m_axi_gmem_AWREGION(2) <= \<const0>\;
  m_axi_gmem_AWREGION(1) <= \<const0>\;
  m_axi_gmem_AWREGION(0) <= \<const0>\;
  m_axi_gmem_AWSIZE(2) <= \<const0>\;
  m_axi_gmem_AWSIZE(1) <= \<const1>\;
  m_axi_gmem_AWSIZE(0) <= \<const0>\;
  m_axi_gmem_BREADY <= \<const1>\;
  m_axi_gmem_RREADY <= \<const1>\;
  m_axi_gmem_WDATA(31) <= \<const0>\;
  m_axi_gmem_WDATA(30) <= \<const0>\;
  m_axi_gmem_WDATA(29) <= \<const0>\;
  m_axi_gmem_WDATA(28) <= \<const0>\;
  m_axi_gmem_WDATA(27) <= \<const0>\;
  m_axi_gmem_WDATA(26) <= \<const0>\;
  m_axi_gmem_WDATA(25) <= \<const0>\;
  m_axi_gmem_WDATA(24) <= \<const0>\;
  m_axi_gmem_WDATA(23) <= \<const0>\;
  m_axi_gmem_WDATA(22) <= \<const0>\;
  m_axi_gmem_WDATA(21) <= \<const0>\;
  m_axi_gmem_WDATA(20) <= \<const0>\;
  m_axi_gmem_WDATA(19) <= \<const0>\;
  m_axi_gmem_WDATA(18) <= \<const0>\;
  m_axi_gmem_WDATA(17) <= \<const0>\;
  m_axi_gmem_WDATA(16) <= \<const0>\;
  m_axi_gmem_WDATA(15) <= \<const0>\;
  m_axi_gmem_WDATA(14) <= \<const0>\;
  m_axi_gmem_WDATA(13) <= \<const0>\;
  m_axi_gmem_WDATA(12) <= \<const0>\;
  m_axi_gmem_WDATA(11) <= \<const0>\;
  m_axi_gmem_WDATA(10) <= \<const0>\;
  m_axi_gmem_WDATA(9) <= \<const0>\;
  m_axi_gmem_WDATA(8) <= \<const0>\;
  m_axi_gmem_WDATA(7) <= \<const0>\;
  m_axi_gmem_WDATA(6) <= \<const0>\;
  m_axi_gmem_WDATA(5) <= \<const0>\;
  m_axi_gmem_WDATA(4) <= \<const0>\;
  m_axi_gmem_WDATA(3) <= \<const0>\;
  m_axi_gmem_WDATA(2) <= \<const0>\;
  m_axi_gmem_WDATA(1) <= \<const0>\;
  m_axi_gmem_WDATA(0) <= \<const0>\;
  m_axi_gmem_WSTRB(3) <= \<const1>\;
  m_axi_gmem_WSTRB(2) <= \<const1>\;
  m_axi_gmem_WSTRB(1) <= \<const1>\;
  m_axi_gmem_WSTRB(0) <= \<const1>\;
  m_axi_gmem_WVALID <= \<const0>\;
  s_axi_control_BRESP(1) <= \<const0>\;
  s_axi_control_BRESP(0) <= \<const0>\;
  s_axi_control_RRESP(1) <= \<const0>\;
  s_axi_control_RRESP(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_ro_rtl_int
     port map (
      \FSM_onehot_wstate_reg[1]\ => s_axi_control_WREADY,
      FSM_sequential_rstate_reg => s_axi_control_RVALID,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      arvalid_r_reg => m_axi_gmem_ARVALID,
      awvalid_r_reg => m_axi_gmem_AWVALID,
      \id_reg[0]\ => m_axi_gmem_ARID(0),
      interrupt => interrupt,
      m_axi_gmem_ARADDR(63 downto 0) => m_axi_gmem_ARADDR(63 downto 0),
      m_axi_gmem_ARLEN(7 downto 0) => m_axi_gmem_ARLEN(7 downto 0),
      m_axi_gmem_ARREADY => m_axi_gmem_ARREADY,
      m_axi_gmem_AWADDR(63 downto 0) => m_axi_gmem_AWADDR(63 downto 0),
      m_axi_gmem_AWLEN(7 downto 0) => m_axi_gmem_AWLEN(7 downto 0),
      m_axi_gmem_AWREADY => m_axi_gmem_AWREADY,
      m_axi_gmem_BVALID => m_axi_gmem_BVALID,
      m_axi_gmem_RDATA(31 downto 0) => m_axi_gmem_RDATA(31 downto 0),
      m_axi_gmem_RID(0) => m_axi_gmem_RID(0),
      m_axi_gmem_RLAST => m_axi_gmem_RLAST,
      m_axi_gmem_RVALID => m_axi_gmem_RVALID,
      m_axi_gmem_WLAST => m_axi_gmem_WLAST,
      s_axi_control_ARADDR(6 downto 0) => s_axi_control_ARADDR(6 downto 0),
      s_axi_control_ARREADY => s_axi_control_ARREADY,
      s_axi_control_ARVALID => s_axi_control_ARVALID,
      s_axi_control_AWADDR(6 downto 0) => s_axi_control_AWADDR(6 downto 0),
      s_axi_control_AWREADY => s_axi_control_AWREADY,
      s_axi_control_AWVALID => s_axi_control_AWVALID,
      s_axi_control_BREADY => s_axi_control_BREADY,
      s_axi_control_BVALID => s_axi_control_BVALID,
      s_axi_control_RDATA(31 downto 0) => s_axi_control_RDATA(31 downto 0),
      s_axi_control_RREADY => s_axi_control_RREADY,
      s_axi_control_WDATA(31 downto 0) => s_axi_control_WDATA(31 downto 0),
      s_axi_control_WSTRB(3 downto 0) => s_axi_control_WSTRB(3 downto 0),
      s_axi_control_WVALID => s_axi_control_WVALID
    );
end STRUCTURE;
