/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [3:0] _03_;
  wire [4:0] _04_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [14:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [4:0] celloutsig_0_13z;
  wire [28:0] celloutsig_0_15z;
  wire [2:0] celloutsig_0_16z;
  wire [3:0] celloutsig_0_17z;
  wire [11:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [2:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [2:0] celloutsig_0_22z;
  wire [5:0] celloutsig_0_23z;
  wire [5:0] celloutsig_0_24z;
  wire [5:0] celloutsig_0_25z;
  wire [19:0] celloutsig_0_26z;
  wire [5:0] celloutsig_0_27z;
  wire [22:0] celloutsig_0_28z;
  wire [2:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire celloutsig_0_35z;
  wire [9:0] celloutsig_0_37z;
  wire celloutsig_0_3z;
  wire [3:0] celloutsig_0_42z;
  wire [7:0] celloutsig_0_4z;
  wire [3:0] celloutsig_0_67z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [4:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [13:0] celloutsig_1_4z;
  wire [5:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire [4:0] celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_30z = ~(_00_ & celloutsig_0_28z[13]);
  assign celloutsig_1_8z = ~(celloutsig_1_0z & celloutsig_1_2z);
  assign celloutsig_0_3z = ~((celloutsig_0_1z[0] | celloutsig_0_0z) & (celloutsig_0_0z | celloutsig_0_2z[2]));
  assign celloutsig_0_33z = ~((celloutsig_0_24z[0] | _00_) & (celloutsig_0_17z[3] | celloutsig_0_3z));
  assign celloutsig_1_2z = ~((celloutsig_1_1z[3] | celloutsig_1_1z[2]) & (celloutsig_1_1z[2] | celloutsig_1_0z));
  assign celloutsig_1_6z = ~((celloutsig_1_1z[2] | celloutsig_1_4z[5]) & (celloutsig_1_3z | celloutsig_1_1z[1]));
  assign celloutsig_1_11z = ~((celloutsig_1_3z | celloutsig_1_2z) & (celloutsig_1_8z | celloutsig_1_9z[4]));
  assign celloutsig_1_14z = ~((celloutsig_1_5z[1] | celloutsig_1_0z) & (celloutsig_1_10z | celloutsig_1_2z));
  assign celloutsig_1_15z = ~((celloutsig_1_4z[7] | in_data[103]) & (celloutsig_1_2z | celloutsig_1_9z[0]));
  assign celloutsig_1_18z = ~((celloutsig_1_15z | celloutsig_1_8z) & (celloutsig_1_15z | celloutsig_1_9z[0]));
  assign celloutsig_0_8z = ~((in_data[78] | celloutsig_0_1z[1]) & (celloutsig_0_6z | celloutsig_0_4z[1]));
  assign celloutsig_1_19z = ~((celloutsig_1_4z[8] | celloutsig_1_14z) & (celloutsig_1_13z | celloutsig_1_13z));
  assign celloutsig_1_5z = { in_data[109:105], celloutsig_1_0z } + { in_data[175:173], celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_0_25z = { celloutsig_0_23z[5:1], celloutsig_0_0z } + celloutsig_0_23z;
  assign celloutsig_0_28z = { celloutsig_0_16z, celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_2z } + { celloutsig_0_11z[4:3], celloutsig_0_26z, celloutsig_0_3z };
  reg [3:0] _20_;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _20_ <= 4'h0;
    else _20_ <= in_data[85:82];
  assign { _00_, _03_[2:0] } = _20_;
  reg [5:0] _21_;
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[0])
    if (!clkin_data[0]) _21_ <= 6'h00;
    else _21_ <= celloutsig_0_25z;
  assign out_data[5:0] = _21_;
  reg [4:0] _22_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _22_ <= 5'h00;
    else _22_ <= { _00_, _03_[2:1], celloutsig_0_8z, celloutsig_0_6z };
  assign { _01_, _02_, _04_[2:0] } = _22_;
  assign celloutsig_1_9z = celloutsig_1_1z / { 1'h1, in_data[152:149] };
  assign celloutsig_0_11z = { celloutsig_0_2z[2], celloutsig_0_6z, celloutsig_0_4z, _00_, _03_[2:0], celloutsig_0_7z } / { 1'h1, celloutsig_0_1z[1:0], celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_0z };
  assign celloutsig_0_27z = { celloutsig_0_22z, celloutsig_0_16z } / { 1'h1, celloutsig_0_23z[1:0], celloutsig_0_1z };
  assign celloutsig_1_0z = in_data[152:142] == in_data[186:176];
  assign celloutsig_0_12z = in_data[46:37] == { celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_1z };
  assign celloutsig_0_0z = in_data[59:56] === in_data[73:70];
  assign celloutsig_0_19z = in_data[67:65] === { _04_[0], celloutsig_0_9z, celloutsig_0_6z };
  assign celloutsig_0_20z = celloutsig_0_15z[3:1] === celloutsig_0_18z[3:1];
  assign celloutsig_1_13z = { celloutsig_1_10z, celloutsig_1_1z } || { in_data[109:108], celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_11z, celloutsig_1_10z };
  assign celloutsig_0_17z = { celloutsig_0_12z, celloutsig_0_16z } % { 1'h1, celloutsig_0_13z[2:0] };
  assign celloutsig_0_22z = celloutsig_0_1z % { 1'h1, celloutsig_0_7z, celloutsig_0_19z };
  assign celloutsig_0_23z = { celloutsig_0_17z[3], celloutsig_0_13z } % { 1'h1, celloutsig_0_11z[12:8] };
  assign celloutsig_0_31z = { celloutsig_0_13z[4:1], celloutsig_0_27z, celloutsig_0_24z } != { celloutsig_0_11z[8:0], celloutsig_0_25z, celloutsig_0_20z };
  assign celloutsig_1_3z = in_data[163:138] != in_data[178:153];
  assign celloutsig_0_9z = { in_data[67:56], celloutsig_0_4z, _00_, _03_[2:0], celloutsig_0_6z } != { celloutsig_0_4z[2:1], celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_1z, _00_, _03_[2:0], celloutsig_0_6z, celloutsig_0_7z, _00_, _03_[2:0] };
  assign celloutsig_0_37z = { celloutsig_0_1z, celloutsig_0_17z, celloutsig_0_22z } << { celloutsig_0_12z, celloutsig_0_4z, celloutsig_0_19z };
  assign celloutsig_1_1z = in_data[132:128] << { in_data[172:171], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_1z = in_data[88:86] << { in_data[92], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_18z = in_data[54:43] << { _03_[2:1], celloutsig_0_0z, celloutsig_0_7z, _01_, _02_, _04_[2:0], celloutsig_0_1z };
  assign celloutsig_0_15z = { celloutsig_0_11z, celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_2z } >> { celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_4z, _00_, _03_[2:0], celloutsig_0_7z };
  assign celloutsig_0_26z = { celloutsig_0_11z[13:2], celloutsig_0_19z, _00_, _03_[2:0], celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_7z } >> { celloutsig_0_15z[23:19], celloutsig_0_11z };
  assign celloutsig_0_67z = { celloutsig_0_42z[3:1], celloutsig_0_33z } - celloutsig_0_23z[4:1];
  assign celloutsig_1_4z = { in_data[165:160], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z } - { in_data[188:177], celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_0_13z = { celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_10z } - { celloutsig_0_11z[2:1], celloutsig_0_2z };
  assign celloutsig_0_24z = { celloutsig_0_13z[3:2], celloutsig_0_22z, celloutsig_0_8z } - { celloutsig_0_11z[12:9], celloutsig_0_20z, celloutsig_0_7z };
  assign celloutsig_0_42z = { celloutsig_0_30z, celloutsig_0_35z, celloutsig_0_9z, celloutsig_0_6z } ~^ { celloutsig_0_37z[3:1], celloutsig_0_31z };
  assign celloutsig_0_16z = { in_data[37:36], celloutsig_0_7z } ~^ { in_data[45], celloutsig_0_3z, celloutsig_0_6z };
  assign celloutsig_0_2z = in_data[5:3] ~^ celloutsig_0_1z;
  assign celloutsig_0_4z = { celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_2z } ^ { in_data[40:34], celloutsig_0_3z };
  assign celloutsig_0_35z = ~((celloutsig_0_13z[4] & _04_[0]) | _04_[1]);
  assign celloutsig_0_6z = ~((in_data[0] & in_data[66]) | _03_[1]);
  assign celloutsig_0_7z = ~((celloutsig_0_4z[4] & celloutsig_0_6z) | celloutsig_0_6z);
  assign celloutsig_1_10z = ~((celloutsig_1_5z[3] & celloutsig_1_0z) | in_data[127]);
  assign celloutsig_0_10z = ~((celloutsig_0_0z & celloutsig_0_1z[2]) | celloutsig_0_8z);
  assign _03_[3] = _00_;
  assign _04_[4:3] = { _01_, _02_ };
  assign { out_data[128], out_data[96], out_data[35:32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_67z };
endmodule
