{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1666966620917 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1666966620917 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 28 18:17:00 2022 " "Processing started: Fri Oct 28 18:17:00 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1666966620917 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1666966620917 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off arm32bit -c arm32bit --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off arm32bit -c arm32bit --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1666966620917 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1666966621175 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1666966621175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_soc_baseline.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_soc_baseline.v" { { "Info" "ISGN_ENTITY_NAME" "1 de0_nano_soc_baseline " "Found entity 1: de0_nano_soc_baseline" {  } { { "de0_nano_soc_baseline.v" "" { Text "D:/MEGA/SDSU/2022 Fall/Electrical Engineering 475/Arm Processor/arm32bit/de0_nano_soc_baseline.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666966626434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1666966626434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src1mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file src1mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 src1mux " "Found entity 1: src1mux" {  } { { "src1mux.sv" "" { Text "D:/MEGA/SDSU/2022 Fall/Electrical Engineering 475/Arm Processor/arm32bit/src1mux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666966626434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1666966626434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.sv" "" { Text "D:/MEGA/SDSU/2022 Fall/Electrical Engineering 475/Arm Processor/arm32bit/testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666966626435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1666966626435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "x_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file x_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 X_mux " "Found entity 1: X_mux" {  } { { "X_mux.sv" "" { Text "D:/MEGA/SDSU/2022 Fall/Electrical Engineering 475/Arm Processor/arm32bit/X_mux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666966626436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1666966626436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "y_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file y_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Y_mux " "Found entity 1: Y_mux" {  } { { "Y_mux.sv" "" { Text "D:/MEGA/SDSU/2022 Fall/Electrical Engineering 475/Arm Processor/arm32bit/Y_mux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666966626436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1666966626436 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "testbench " "Elaborating entity \"testbench\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1666966626458 ""}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clk testbench.sv(16) " "Verilog HDL warning at testbench.sv(16): assignments to clk create a combinational loop" {  } { { "testbench.sv" "" { Text "D:/MEGA/SDSU/2022 Fall/Electrical Engineering 475/Arm Processor/arm32bit/testbench.sv" 16 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Design Software" 0 -1 1666966626459 "|testbench"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "src1mux src1mux:src1mux_test " "Elaborating entity \"src1mux\" for hierarchy \"src1mux:src1mux_test\"" {  } { { "testbench.sv" "src1mux_test" { Text "D:/MEGA/SDSU/2022 Fall/Electrical Engineering 475/Arm Processor/arm32bit/testbench.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1666966626464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "X_mux X_mux:X_mux_test " "Elaborating entity \"X_mux\" for hierarchy \"X_mux:X_mux_test\"" {  } { { "testbench.sv" "X_mux_test" { Text "D:/MEGA/SDSU/2022 Fall/Electrical Engineering 475/Arm Processor/arm32bit/testbench.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1666966626465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Y_mux Y_mux:Y_mux_test " "Elaborating entity \"Y_mux\" for hierarchy \"Y_mux:Y_mux_test\"" {  } { { "testbench.sv" "Y_mux_test" { Text "D:/MEGA/SDSU/2022 Fall/Electrical Engineering 475/Arm Processor/arm32bit/testbench.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1666966626469 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rn\[31\] " "Net \"Rn\[31\]\" is missing source, defaulting to GND" {  } { { "testbench.sv" "Rn\[31\]" { Text "D:/MEGA/SDSU/2022 Fall/Electrical Engineering 475/Arm Processor/arm32bit/testbench.sv" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1666966626483 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rn\[30\] " "Net \"Rn\[30\]\" is missing source, defaulting to GND" {  } { { "testbench.sv" "Rn\[30\]" { Text "D:/MEGA/SDSU/2022 Fall/Electrical Engineering 475/Arm Processor/arm32bit/testbench.sv" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1666966626483 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rn\[29\] " "Net \"Rn\[29\]\" is missing source, defaulting to GND" {  } { { "testbench.sv" "Rn\[29\]" { Text "D:/MEGA/SDSU/2022 Fall/Electrical Engineering 475/Arm Processor/arm32bit/testbench.sv" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1666966626483 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rn\[28\] " "Net \"Rn\[28\]\" is missing source, defaulting to GND" {  } { { "testbench.sv" "Rn\[28\]" { Text "D:/MEGA/SDSU/2022 Fall/Electrical Engineering 475/Arm Processor/arm32bit/testbench.sv" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1666966626483 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rn\[27\] " "Net \"Rn\[27\]\" is missing source, defaulting to GND" {  } { { "testbench.sv" "Rn\[27\]" { Text "D:/MEGA/SDSU/2022 Fall/Electrical Engineering 475/Arm Processor/arm32bit/testbench.sv" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1666966626483 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rn\[26\] " "Net \"Rn\[26\]\" is missing source, defaulting to GND" {  } { { "testbench.sv" "Rn\[26\]" { Text "D:/MEGA/SDSU/2022 Fall/Electrical Engineering 475/Arm Processor/arm32bit/testbench.sv" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1666966626483 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rn\[25\] " "Net \"Rn\[25\]\" is missing source, defaulting to GND" {  } { { "testbench.sv" "Rn\[25\]" { Text "D:/MEGA/SDSU/2022 Fall/Electrical Engineering 475/Arm Processor/arm32bit/testbench.sv" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1666966626483 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rn\[24\] " "Net \"Rn\[24\]\" is missing source, defaulting to GND" {  } { { "testbench.sv" "Rn\[24\]" { Text "D:/MEGA/SDSU/2022 Fall/Electrical Engineering 475/Arm Processor/arm32bit/testbench.sv" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1666966626483 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rn\[23\] " "Net \"Rn\[23\]\" is missing source, defaulting to GND" {  } { { "testbench.sv" "Rn\[23\]" { Text "D:/MEGA/SDSU/2022 Fall/Electrical Engineering 475/Arm Processor/arm32bit/testbench.sv" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1666966626483 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rn\[22\] " "Net \"Rn\[22\]\" is missing source, defaulting to GND" {  } { { "testbench.sv" "Rn\[22\]" { Text "D:/MEGA/SDSU/2022 Fall/Electrical Engineering 475/Arm Processor/arm32bit/testbench.sv" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1666966626483 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rn\[21\] " "Net \"Rn\[21\]\" is missing source, defaulting to GND" {  } { { "testbench.sv" "Rn\[21\]" { Text "D:/MEGA/SDSU/2022 Fall/Electrical Engineering 475/Arm Processor/arm32bit/testbench.sv" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1666966626483 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rn\[20\] " "Net \"Rn\[20\]\" is missing source, defaulting to GND" {  } { { "testbench.sv" "Rn\[20\]" { Text "D:/MEGA/SDSU/2022 Fall/Electrical Engineering 475/Arm Processor/arm32bit/testbench.sv" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1666966626483 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rn\[19\] " "Net \"Rn\[19\]\" is missing source, defaulting to GND" {  } { { "testbench.sv" "Rn\[19\]" { Text "D:/MEGA/SDSU/2022 Fall/Electrical Engineering 475/Arm Processor/arm32bit/testbench.sv" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1666966626483 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rn\[18\] " "Net \"Rn\[18\]\" is missing source, defaulting to GND" {  } { { "testbench.sv" "Rn\[18\]" { Text "D:/MEGA/SDSU/2022 Fall/Electrical Engineering 475/Arm Processor/arm32bit/testbench.sv" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1666966626483 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rn\[17\] " "Net \"Rn\[17\]\" is missing source, defaulting to GND" {  } { { "testbench.sv" "Rn\[17\]" { Text "D:/MEGA/SDSU/2022 Fall/Electrical Engineering 475/Arm Processor/arm32bit/testbench.sv" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1666966626483 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rn\[16\] " "Net \"Rn\[16\]\" is missing source, defaulting to GND" {  } { { "testbench.sv" "Rn\[16\]" { Text "D:/MEGA/SDSU/2022 Fall/Electrical Engineering 475/Arm Processor/arm32bit/testbench.sv" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1666966626483 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rn\[15\] " "Net \"Rn\[15\]\" is missing source, defaulting to GND" {  } { { "testbench.sv" "Rn\[15\]" { Text "D:/MEGA/SDSU/2022 Fall/Electrical Engineering 475/Arm Processor/arm32bit/testbench.sv" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1666966626483 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rn\[14\] " "Net \"Rn\[14\]\" is missing source, defaulting to GND" {  } { { "testbench.sv" "Rn\[14\]" { Text "D:/MEGA/SDSU/2022 Fall/Electrical Engineering 475/Arm Processor/arm32bit/testbench.sv" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1666966626483 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rn\[13\] " "Net \"Rn\[13\]\" is missing source, defaulting to GND" {  } { { "testbench.sv" "Rn\[13\]" { Text "D:/MEGA/SDSU/2022 Fall/Electrical Engineering 475/Arm Processor/arm32bit/testbench.sv" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1666966626483 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rn\[12\] " "Net \"Rn\[12\]\" is missing source, defaulting to GND" {  } { { "testbench.sv" "Rn\[12\]" { Text "D:/MEGA/SDSU/2022 Fall/Electrical Engineering 475/Arm Processor/arm32bit/testbench.sv" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1666966626483 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rn\[11\] " "Net \"Rn\[11\]\" is missing source, defaulting to GND" {  } { { "testbench.sv" "Rn\[11\]" { Text "D:/MEGA/SDSU/2022 Fall/Electrical Engineering 475/Arm Processor/arm32bit/testbench.sv" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1666966626483 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rn\[10\] " "Net \"Rn\[10\]\" is missing source, defaulting to GND" {  } { { "testbench.sv" "Rn\[10\]" { Text "D:/MEGA/SDSU/2022 Fall/Electrical Engineering 475/Arm Processor/arm32bit/testbench.sv" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1666966626483 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rn\[9\] " "Net \"Rn\[9\]\" is missing source, defaulting to GND" {  } { { "testbench.sv" "Rn\[9\]" { Text "D:/MEGA/SDSU/2022 Fall/Electrical Engineering 475/Arm Processor/arm32bit/testbench.sv" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1666966626483 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rn\[8\] " "Net \"Rn\[8\]\" is missing source, defaulting to GND" {  } { { "testbench.sv" "Rn\[8\]" { Text "D:/MEGA/SDSU/2022 Fall/Electrical Engineering 475/Arm Processor/arm32bit/testbench.sv" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1666966626483 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rn\[7\] " "Net \"Rn\[7\]\" is missing source, defaulting to GND" {  } { { "testbench.sv" "Rn\[7\]" { Text "D:/MEGA/SDSU/2022 Fall/Electrical Engineering 475/Arm Processor/arm32bit/testbench.sv" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1666966626483 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rn\[6\] " "Net \"Rn\[6\]\" is missing source, defaulting to GND" {  } { { "testbench.sv" "Rn\[6\]" { Text "D:/MEGA/SDSU/2022 Fall/Electrical Engineering 475/Arm Processor/arm32bit/testbench.sv" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1666966626483 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rn\[5\] " "Net \"Rn\[5\]\" is missing source, defaulting to GND" {  } { { "testbench.sv" "Rn\[5\]" { Text "D:/MEGA/SDSU/2022 Fall/Electrical Engineering 475/Arm Processor/arm32bit/testbench.sv" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1666966626483 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rn\[4\] " "Net \"Rn\[4\]\" is missing source, defaulting to GND" {  } { { "testbench.sv" "Rn\[4\]" { Text "D:/MEGA/SDSU/2022 Fall/Electrical Engineering 475/Arm Processor/arm32bit/testbench.sv" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1666966626483 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rn\[3\] " "Net \"Rn\[3\]\" is missing source, defaulting to GND" {  } { { "testbench.sv" "Rn\[3\]" { Text "D:/MEGA/SDSU/2022 Fall/Electrical Engineering 475/Arm Processor/arm32bit/testbench.sv" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1666966626483 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rn\[2\] " "Net \"Rn\[2\]\" is missing source, defaulting to GND" {  } { { "testbench.sv" "Rn\[2\]" { Text "D:/MEGA/SDSU/2022 Fall/Electrical Engineering 475/Arm Processor/arm32bit/testbench.sv" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1666966626483 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rn\[1\] " "Net \"Rn\[1\]\" is missing source, defaulting to GND" {  } { { "testbench.sv" "Rn\[1\]" { Text "D:/MEGA/SDSU/2022 Fall/Electrical Engineering 475/Arm Processor/arm32bit/testbench.sv" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1666966626483 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rn\[0\] " "Net \"Rn\[0\]\" is missing source, defaulting to GND" {  } { { "testbench.sv" "Rn\[0\]" { Text "D:/MEGA/SDSU/2022 Fall/Electrical Engineering 475/Arm Processor/arm32bit/testbench.sv" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1666966626483 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs\[31\] " "Net \"Rs\[31\]\" is missing source, defaulting to GND" {  } { { "testbench.sv" "Rs\[31\]" { Text "D:/MEGA/SDSU/2022 Fall/Electrical Engineering 475/Arm Processor/arm32bit/testbench.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1666966626483 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs\[30\] " "Net \"Rs\[30\]\" is missing source, defaulting to GND" {  } { { "testbench.sv" "Rs\[30\]" { Text "D:/MEGA/SDSU/2022 Fall/Electrical Engineering 475/Arm Processor/arm32bit/testbench.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1666966626483 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs\[29\] " "Net \"Rs\[29\]\" is missing source, defaulting to GND" {  } { { "testbench.sv" "Rs\[29\]" { Text "D:/MEGA/SDSU/2022 Fall/Electrical Engineering 475/Arm Processor/arm32bit/testbench.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1666966626483 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs\[28\] " "Net \"Rs\[28\]\" is missing source, defaulting to GND" {  } { { "testbench.sv" "Rs\[28\]" { Text "D:/MEGA/SDSU/2022 Fall/Electrical Engineering 475/Arm Processor/arm32bit/testbench.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1666966626483 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs\[27\] " "Net \"Rs\[27\]\" is missing source, defaulting to GND" {  } { { "testbench.sv" "Rs\[27\]" { Text "D:/MEGA/SDSU/2022 Fall/Electrical Engineering 475/Arm Processor/arm32bit/testbench.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1666966626483 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs\[26\] " "Net \"Rs\[26\]\" is missing source, defaulting to GND" {  } { { "testbench.sv" "Rs\[26\]" { Text "D:/MEGA/SDSU/2022 Fall/Electrical Engineering 475/Arm Processor/arm32bit/testbench.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1666966626483 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs\[25\] " "Net \"Rs\[25\]\" is missing source, defaulting to GND" {  } { { "testbench.sv" "Rs\[25\]" { Text "D:/MEGA/SDSU/2022 Fall/Electrical Engineering 475/Arm Processor/arm32bit/testbench.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1666966626483 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs\[24\] " "Net \"Rs\[24\]\" is missing source, defaulting to GND" {  } { { "testbench.sv" "Rs\[24\]" { Text "D:/MEGA/SDSU/2022 Fall/Electrical Engineering 475/Arm Processor/arm32bit/testbench.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1666966626483 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs\[23\] " "Net \"Rs\[23\]\" is missing source, defaulting to GND" {  } { { "testbench.sv" "Rs\[23\]" { Text "D:/MEGA/SDSU/2022 Fall/Electrical Engineering 475/Arm Processor/arm32bit/testbench.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1666966626483 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs\[22\] " "Net \"Rs\[22\]\" is missing source, defaulting to GND" {  } { { "testbench.sv" "Rs\[22\]" { Text "D:/MEGA/SDSU/2022 Fall/Electrical Engineering 475/Arm Processor/arm32bit/testbench.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1666966626483 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs\[21\] " "Net \"Rs\[21\]\" is missing source, defaulting to GND" {  } { { "testbench.sv" "Rs\[21\]" { Text "D:/MEGA/SDSU/2022 Fall/Electrical Engineering 475/Arm Processor/arm32bit/testbench.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1666966626483 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs\[20\] " "Net \"Rs\[20\]\" is missing source, defaulting to GND" {  } { { "testbench.sv" "Rs\[20\]" { Text "D:/MEGA/SDSU/2022 Fall/Electrical Engineering 475/Arm Processor/arm32bit/testbench.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1666966626483 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs\[19\] " "Net \"Rs\[19\]\" is missing source, defaulting to GND" {  } { { "testbench.sv" "Rs\[19\]" { Text "D:/MEGA/SDSU/2022 Fall/Electrical Engineering 475/Arm Processor/arm32bit/testbench.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1666966626483 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs\[18\] " "Net \"Rs\[18\]\" is missing source, defaulting to GND" {  } { { "testbench.sv" "Rs\[18\]" { Text "D:/MEGA/SDSU/2022 Fall/Electrical Engineering 475/Arm Processor/arm32bit/testbench.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1666966626483 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs\[17\] " "Net \"Rs\[17\]\" is missing source, defaulting to GND" {  } { { "testbench.sv" "Rs\[17\]" { Text "D:/MEGA/SDSU/2022 Fall/Electrical Engineering 475/Arm Processor/arm32bit/testbench.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1666966626483 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs\[16\] " "Net \"Rs\[16\]\" is missing source, defaulting to GND" {  } { { "testbench.sv" "Rs\[16\]" { Text "D:/MEGA/SDSU/2022 Fall/Electrical Engineering 475/Arm Processor/arm32bit/testbench.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1666966626483 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs\[15\] " "Net \"Rs\[15\]\" is missing source, defaulting to GND" {  } { { "testbench.sv" "Rs\[15\]" { Text "D:/MEGA/SDSU/2022 Fall/Electrical Engineering 475/Arm Processor/arm32bit/testbench.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1666966626483 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs\[14\] " "Net \"Rs\[14\]\" is missing source, defaulting to GND" {  } { { "testbench.sv" "Rs\[14\]" { Text "D:/MEGA/SDSU/2022 Fall/Electrical Engineering 475/Arm Processor/arm32bit/testbench.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1666966626483 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs\[13\] " "Net \"Rs\[13\]\" is missing source, defaulting to GND" {  } { { "testbench.sv" "Rs\[13\]" { Text "D:/MEGA/SDSU/2022 Fall/Electrical Engineering 475/Arm Processor/arm32bit/testbench.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1666966626483 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs\[12\] " "Net \"Rs\[12\]\" is missing source, defaulting to GND" {  } { { "testbench.sv" "Rs\[12\]" { Text "D:/MEGA/SDSU/2022 Fall/Electrical Engineering 475/Arm Processor/arm32bit/testbench.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1666966626483 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs\[11\] " "Net \"Rs\[11\]\" is missing source, defaulting to GND" {  } { { "testbench.sv" "Rs\[11\]" { Text "D:/MEGA/SDSU/2022 Fall/Electrical Engineering 475/Arm Processor/arm32bit/testbench.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1666966626483 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs\[10\] " "Net \"Rs\[10\]\" is missing source, defaulting to GND" {  } { { "testbench.sv" "Rs\[10\]" { Text "D:/MEGA/SDSU/2022 Fall/Electrical Engineering 475/Arm Processor/arm32bit/testbench.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1666966626483 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs\[9\] " "Net \"Rs\[9\]\" is missing source, defaulting to GND" {  } { { "testbench.sv" "Rs\[9\]" { Text "D:/MEGA/SDSU/2022 Fall/Electrical Engineering 475/Arm Processor/arm32bit/testbench.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1666966626483 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs\[8\] " "Net \"Rs\[8\]\" is missing source, defaulting to GND" {  } { { "testbench.sv" "Rs\[8\]" { Text "D:/MEGA/SDSU/2022 Fall/Electrical Engineering 475/Arm Processor/arm32bit/testbench.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1666966626483 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs\[7\] " "Net \"Rs\[7\]\" is missing source, defaulting to GND" {  } { { "testbench.sv" "Rs\[7\]" { Text "D:/MEGA/SDSU/2022 Fall/Electrical Engineering 475/Arm Processor/arm32bit/testbench.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1666966626483 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs\[6\] " "Net \"Rs\[6\]\" is missing source, defaulting to GND" {  } { { "testbench.sv" "Rs\[6\]" { Text "D:/MEGA/SDSU/2022 Fall/Electrical Engineering 475/Arm Processor/arm32bit/testbench.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1666966626483 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs\[5\] " "Net \"Rs\[5\]\" is missing source, defaulting to GND" {  } { { "testbench.sv" "Rs\[5\]" { Text "D:/MEGA/SDSU/2022 Fall/Electrical Engineering 475/Arm Processor/arm32bit/testbench.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1666966626483 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs\[4\] " "Net \"Rs\[4\]\" is missing source, defaulting to GND" {  } { { "testbench.sv" "Rs\[4\]" { Text "D:/MEGA/SDSU/2022 Fall/Electrical Engineering 475/Arm Processor/arm32bit/testbench.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1666966626483 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs\[3\] " "Net \"Rs\[3\]\" is missing source, defaulting to GND" {  } { { "testbench.sv" "Rs\[3\]" { Text "D:/MEGA/SDSU/2022 Fall/Electrical Engineering 475/Arm Processor/arm32bit/testbench.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1666966626483 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs\[2\] " "Net \"Rs\[2\]\" is missing source, defaulting to GND" {  } { { "testbench.sv" "Rs\[2\]" { Text "D:/MEGA/SDSU/2022 Fall/Electrical Engineering 475/Arm Processor/arm32bit/testbench.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1666966626483 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs\[1\] " "Net \"Rs\[1\]\" is missing source, defaulting to GND" {  } { { "testbench.sv" "Rs\[1\]" { Text "D:/MEGA/SDSU/2022 Fall/Electrical Engineering 475/Arm Processor/arm32bit/testbench.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1666966626483 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Rs\[0\] " "Net \"Rs\[0\]\" is missing source, defaulting to GND" {  } { { "testbench.sv" "Rs\[0\]" { Text "D:/MEGA/SDSU/2022 Fall/Electrical Engineering 475/Arm Processor/arm32bit/testbench.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1666966626483 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "select\[1\] " "Net \"select\[1\]\" is missing source, defaulting to GND" {  } { { "testbench.sv" "select\[1\]" { Text "D:/MEGA/SDSU/2022 Fall/Electrical Engineering 475/Arm Processor/arm32bit/testbench.sv" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1666966626483 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "select\[0\] " "Net \"select\[0\]\" is missing source, defaulting to GND" {  } { { "testbench.sv" "select\[0\]" { Text "D:/MEGA/SDSU/2022 Fall/Electrical Engineering 475/Arm Processor/arm32bit/testbench.sv" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1666966626483 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1666966626483 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1666966626500 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 70 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 70 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4780 " "Peak virtual memory: 4780 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1666966626517 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 28 18:17:06 2022 " "Processing ended: Fri Oct 28 18:17:06 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1666966626517 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1666966626517 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1666966626517 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1666966626517 ""}
