Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date             : Mon Oct 24 22:04:02 2022
| Host             : Ding-Legion running 64-bit major release  (build 9200)
| Command          : report_power -file main_progress_power_routed.rpt -pb main_progress_power_summary_routed.pb -rpx main_progress_power_routed.rpx
| Design           : main_progress
| Device           : xc7a35tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-----------------------------------+
| Total On-Chip Power (W)  | 100.709 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                      |
| Power Budget Margin (W)  | NA                                |
| Dynamic (W)              | 100.223                           |
| Device Static (W)        | 0.486                             |
| Effective TJA (C/W)      | 4.8                               |
| Max Ambient (C)          | 0.0                               |
| Junction Temperature (C) | 125.0                             |
| Confidence Level         | Low                               |
| Setting File             | ---                               |
| Simulation Activity File | ---                               |
| Design Nets Matched      | NA                                |
+--------------------------+-----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Slice Logic             |    43.199 |    13158 |       --- |             --- |
|   LUT as Logic          |    33.036 |     3447 |     20800 |           16.57 |
|   Register              |     5.078 |     7396 |     41600 |           17.78 |
|   CARRY4                |     5.074 |      766 |      8150 |            9.40 |
|   BUFG                  |     0.006 |        1 |        32 |            3.13 |
|   LUT as Shift Register |     0.004 |        8 |      9600 |            0.08 |
|   Others                |     0.000 |     1170 |       --- |             --- |
| Signals                 |    40.185 |     8830 |       --- |             --- |
| Block RAM               |     0.005 |      0.5 |        50 |            1.00 |
| DSPs                    |     2.739 |        3 |        90 |            3.33 |
| I/O                     |    13.975 |       88 |       210 |           41.90 |
| XADC                    |     0.121 |        1 |       --- |             --- |
| Static Power            |     0.486 |          |           |                 |
| Total                   |   100.709 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |    86.567 |      86.226 |      0.341 |
| Vccaux    |       1.800 |     0.563 |       0.510 |      0.053 |
| Vcco33    |       3.300 |     3.937 |       3.936 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.010 |       0.000 |      0.010 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.070 |       0.050 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------+-----------+
| Name                           | Power (W) |
+--------------------------------+-----------+
| main_progress                  |   100.223 |
|   btn                          |     0.469 |
|   div_gen_0                    |    34.182 |
|     U0                         |    34.182 |
|       i_synth                  |    34.182 |
|   div_gen_1                    |    32.501 |
|     U0                         |    32.501 |
|       i_synth                  |    32.501 |
|   freq_div                     |     0.248 |
|   freq_set2display             |     1.230 |
|   freq_set2display1            |     1.245 |
|   freq_set2display_meas_period |     1.226 |
|   freq_set2display_set_period  |     1.071 |
|   led1                         |     0.182 |
|   led2                         |     0.221 |
|   measure0                     |     1.010 |
|   sin0                         |     7.374 |
|     rom_sin                    |     0.010 |
|       U0                       |     0.010 |
|   xadc_wiz                     |     0.185 |
+--------------------------------+-----------+


