INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Documents/GitHub/NCTUCourses/CO2022SPRING/CO_LAB3/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Documents/GitHub/NCTUCourses/CO2022SPRING/CO_LAB3/ALU_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Documents/GitHub/NCTUCourses/CO2022SPRING/CO_LAB3/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Documents/GitHub/NCTUCourses/CO2022SPRING/CO_LAB3/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Documents/GitHub/NCTUCourses/CO2022SPRING/CO_LAB3/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Documents/GitHub/NCTUCourses/CO2022SPRING/CO_LAB3/Instr_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Documents/GitHub/NCTUCourses/CO2022SPRING/CO_LAB3/MUX_2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Documents/GitHub/NCTUCourses/CO2022SPRING/CO_LAB3/MUX_3to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Documents/GitHub/NCTUCourses/CO2022SPRING/CO_LAB3/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Documents/GitHub/NCTUCourses/CO2022SPRING/CO_LAB3/Reg_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_File
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Documents/GitHub/NCTUCourses/CO2022SPRING/CO_LAB3/Shift_Left_Two_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shift_Left_Two_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Documents/GitHub/NCTUCourses/CO2022SPRING/CO_LAB3/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Documents/GitHub/NCTUCourses/CO2022SPRING/CO_LAB3/Simple_Single_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Simple_Single_CPU
INFO: [VRFC 10-2458] undeclared symbol jump, assumed default net type wire [C:/Users/user/Documents/GitHub/NCTUCourses/CO2022SPRING/CO_LAB3/Simple_Single_CPU.v:77]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Documents/GitHub/NCTUCourses/CO2022SPRING/CO_LAB3/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
