// Seed: 1146238921
module module_0 (
    id_1
);
  input wire id_1;
  always @(posedge 1'h0 or negedge id_1) begin
    begin
      id_2 <= id_2;
      if (1 == id_2) begin
        #1;
        id_2 <= 1;
        if (id_1) id_2 <= 1;
      end
    end
    id_3 = #id_4 1'b0;
  end
endmodule
module module_1 (
    output uwire id_0,
    input wand id_1,
    input tri id_2,
    input tri id_3,
    input wor id_4,
    output supply1 id_5,
    output supply1 id_6,
    output wire id_7
);
  wire id_9;
  module_0(
      id_9
  );
endmodule
