{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1668469717187 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668469717187 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 14 20:48:37 2022 " "Processing started: Mon Nov 14 20:48:37 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668469717187 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1668469717187 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off module_sender_receiver -c module_sender_receiver --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off module_sender_receiver -c module_sender_receiver --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1668469717187 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1668469717473 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1668469717473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sender.v 1 1 " "Found 1 design units, including 1 entities, in source file sender.v" { { "Info" "ISGN_ENTITY_NAME" "1 sender " "Found entity 1: sender" {  } { { "sender.v" "" { Text "C:/Users/raiel/Documents/PCID_prova1/sender.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668469724957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1668469724957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "receiver.v 1 1 " "Found 1 design units, including 1 entities, in source file receiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 receiver " "Found entity 1: receiver" {  } { { "receiver.v" "" { Text "C:/Users/raiel/Documents/PCID_prova1/receiver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668469724960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1668469724960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "module_sender_bdf.bdf 1 1 " "Found 1 design units, including 1 entities, in source file module_sender_bdf.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 module_sender_bdf " "Found entity 1: module_sender_bdf" {  } { { "module_sender_bdf.bdf" "" { Schematic "C:/Users/raiel/Documents/PCID_prova1/module_sender_bdf.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668469724962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1668469724962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-SYN " "Found design unit 1: ram-SYN" {  } { { "RAM.vhd" "" { Text "C:/Users/raiel/Documents/PCID_prova1/RAM.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668469725383 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.vhd" "" { Text "C:/Users/raiel/Documents/PCID_prova1/RAM.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668469725383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1668469725383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "module_receiver_bdf.bdf 1 1 " "Found 1 design units, including 1 entities, in source file module_receiver_bdf.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 module_receiver_bdf " "Found entity 1: module_receiver_bdf" {  } { { "module_receiver_bdf.bdf" "" { Schematic "C:/Users/raiel/Documents/PCID_prova1/module_receiver_bdf.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668469725387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1668469725387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "module_sender_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file module_sender_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 module_sender_tb " "Found entity 1: module_sender_tb" {  } { { "module_sender_tb.v" "" { Text "C:/Users/raiel/Documents/PCID_prova1/module_sender_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668469725389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1668469725389 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Ready module_sender_tb.v(15) " "Verilog HDL Implicit Net warning at module_sender_tb.v(15): created implicit net for \"Ready\"" {  } { { "module_sender_tb.v" "" { Text "C:/Users/raiel/Documents/PCID_prova1/module_sender_tb.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1668469725389 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Address module_sender_tb.v(20) " "Verilog HDL Implicit Net warning at module_sender_tb.v(20): created implicit net for \"Address\"" {  } { { "module_sender_tb.v" "" { Text "C:/Users/raiel/Documents/PCID_prova1/module_sender_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1668469725389 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "module_sender_tb.v(24) " "Verilog HDL Instantiation warning at module_sender_tb.v(24): instance has no name" {  } { { "module_sender_tb.v" "" { Text "C:/Users/raiel/Documents/PCID_prova1/module_sender_tb.v" 24 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Design Software" 0 -1 1668469725389 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "module_sender_tb " "Elaborating entity \"module_sender_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1668469725417 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i module_sender_tb.v(28) " "Verilog HDL or VHDL warning at module_sender_tb.v(28): object \"i\" assigned a value but never read" {  } { { "module_sender_tb.v" "" { Text "C:/Users/raiel/Documents/PCID_prova1/module_sender_tb.v" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1668469725419 "|module_sender_tb"}
{ "Error" "EVRFX_VERI_INST_PORTS_EXCEEDS_MODULE_DECLARATION" "<unnamed instance> 10 module_sender_tb 0 module_sender_tb.v(24) " "Verilog HDL Module Instantiation error at module_sender_tb.v(24): instance \"<unnamed instance>\" specifies 10 actual port connections but module \"module_sender_tb\" only expects 0" {  } { { "module_sender_tb.v" "" { Text "C:/Users/raiel/Documents/PCID_prova1/module_sender_tb.v" 24 0 0 } }  } 0 10285 "Verilog HDL Module Instantiation error at %5!s!: instance \"%1!s!\" specifies %2!d! actual port connections but module \"%3!s!\" only expects %4!d!" 0 0 "Design Software" 0 -1 1668469725419 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Design Software" 0 -1 1668469725420 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 2 s 5 s Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 2 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4774 " "Peak virtual memory: 4774 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668469725496 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Nov 14 20:48:45 2022 " "Processing ended: Mon Nov 14 20:48:45 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668469725496 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668469725496 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668469725496 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1668469725496 ""}
