#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Fri Jul 12 11:29:13 2019
# Process ID: 7136
# Current directory: C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_G
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7496 C:\Users\IDEAL-INFO\Desktop\VHDL V2\Update_G\Update_G.xpr
# Log file: C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_G/vivado.log
# Journal file: C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_G\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_G/Update_G.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.1/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 827.914 ; gain = 131.539
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_G/Update_G.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Update_G_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_G/Update_G.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Update_G_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_G/Update_G.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity g_best
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_G/Update_G_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Update_G_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_G/Update_G.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 986da63292e74289b5e5c054ad0372d5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Update_G_tb_behav xil_defaultlib.Update_G_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.pkg
Compiling architecture behavioral of entity xil_defaultlib.g_best [g_best_default]
Compiling architecture behavioral of entity xil_defaultlib.update_g_tb
Built simulation snapshot Update_G_tb_behav

****** Webtalk v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/IDEAL-INFO/Desktop/VHDL -notrace
couldn't read file "C:/Users/IDEAL-INFO/Desktop/VHDL": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Fri Jul 12 11:33:56 2019...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 835.480 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_G/Update_G.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Update_G_tb_behav -key {Behavioral:sim_1:Functional:Update_G_tb} -tclbatch {Update_G_tb.tcl} -view {{C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_G/test_g_best_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config {C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_G/test_g_best_behav.wcfg}
source Update_G_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Update_G_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 847.945 ; gain = 12.465
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 863.883 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jul 12 17:09:01 2019...
